{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653190050635 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653190050653 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 22 11:27:30 2022 " "Processing started: Sun May 22 11:27:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653190050653 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190050653 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Smart_camera -c Smart_camera " "Command: quartus_map --read_settings_files=on --write_settings_files=off Smart_camera -c Smart_camera" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190050653 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653190052309 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653190052309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtx_default_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtx_default_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 L1AhbMtx_default_slave " "Found entity 1: L1AhbMtx_default_slave" {  } { { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtx_default_slave.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtx_default_slave.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190069750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190069750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxarbm4.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxarbm4.v" { { "Info" "ISGN_ENTITY_NAME" "1 L1AhbMtxArbM4 " "Found entity 1: L1AhbMtxArbM4" {  } { { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM4.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM4.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190069801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190069801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxarbm3.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxarbm3.v" { { "Info" "ISGN_ENTITY_NAME" "1 L1AhbMtxArbM3 " "Found entity 1: L1AhbMtxArbM3" {  } { { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM3.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190069812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190069812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxarbm2.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxarbm2.v" { { "Info" "ISGN_ENTITY_NAME" "1 L1AhbMtxArbM2 " "Found entity 1: L1AhbMtxArbM2" {  } { { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM2.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190069822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190069822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxarbm1.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxarbm1.v" { { "Info" "ISGN_ENTITY_NAME" "1 L1AhbMtxArbM1 " "Found entity 1: L1AhbMtxArbM1" {  } { { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM1.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM1.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190069833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190069833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxarbm0.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxarbm0.v" { { "Info" "ISGN_ENTITY_NAME" "1 L1AhbMtxArbM0 " "Found entity 1: L1AhbMtxArbM0" {  } { { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM0.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM0.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190069860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190069860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxoutstgm4.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxoutstgm4.v" { { "Info" "ISGN_ENTITY_NAME" "1 L1AhbMtxOutStgM4 " "Found entity 1: L1AhbMtxOutStgM4" {  } { { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM4.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM4.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190069874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190069874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxoutstgm3.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxoutstgm3.v" { { "Info" "ISGN_ENTITY_NAME" "1 L1AhbMtxOutStgM3 " "Found entity 1: L1AhbMtxOutStgM3" {  } { { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM3.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190069887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190069887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxoutstgm2.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxoutstgm2.v" { { "Info" "ISGN_ENTITY_NAME" "1 L1AhbMtxOutStgM2 " "Found entity 1: L1AhbMtxOutStgM2" {  } { { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM2.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM2.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190069897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190069897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxoutstgm1.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxoutstgm1.v" { { "Info" "ISGN_ENTITY_NAME" "1 L1AhbMtxOutStgM1 " "Found entity 1: L1AhbMtxOutStgM1" {  } { { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM1.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM1.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190069910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190069910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxoutstgm0.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxoutstgm0.v" { { "Info" "ISGN_ENTITY_NAME" "1 L1AhbMtxOutStgM0 " "Found entity 1: L1AhbMtxOutStgM0" {  } { { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM0.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM0.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190069923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190069923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxdecs4.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxdecs4.v" { { "Info" "ISGN_ENTITY_NAME" "1 L1AhbMtxDecS4 " "Found entity 1: L1AhbMtxDecS4" {  } { { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS4.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS4.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190069935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190069935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxdecs3.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxdecs3.v" { { "Info" "ISGN_ENTITY_NAME" "1 L1AhbMtxDecS3 " "Found entity 1: L1AhbMtxDecS3" {  } { { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS3.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190069946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190069946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxdecs2.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxdecs2.v" { { "Info" "ISGN_ENTITY_NAME" "1 L1AhbMtxDecS2 " "Found entity 1: L1AhbMtxDecS2" {  } { { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS2.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS2.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190069958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190069958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxdecs1.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxdecs1.v" { { "Info" "ISGN_ENTITY_NAME" "1 L1AhbMtxDecS1 " "Found entity 1: L1AhbMtxDecS1" {  } { { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS1.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS1.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190069968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190069968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxdecs0.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxdecs0.v" { { "Info" "ISGN_ENTITY_NAME" "1 L1AhbMtxDecS0 " "Found entity 1: L1AhbMtxDecS0" {  } { { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS0.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS0.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190069981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190069981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxinstg.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxinstg.v" { { "Info" "ISGN_ENTITY_NAME" "1 L1AhbMtxInStg " "Found entity 1: L1AhbMtxInStg" {  } { { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190070001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190070001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtx.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtx.v" { { "Info" "ISGN_ENTITY_NAME" "1 L1AhbMtx " "Found entity 1: L1AhbMtx" {  } { { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190070007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190070007 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SmartCamera.v(796) " "Verilog HDL information at SmartCamera.v(796): always construct contains both blocking and non-blocking assignments" {  } { { "src/sources/peripheral/webcamera/SmartCamera.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v" 796 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1653190070011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/smartcamera.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/smartcamera.v" { { "Info" "ISGN_ENTITY_NAME" "1 SmartCamera " "Found entity 1: SmartCamera" {  } { { "src/sources/peripheral/webcamera/SmartCamera.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190070013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190070013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/frequency_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/frequency_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_counter " "Found entity 1: frequency_counter" {  } { { "src/sources/peripheral/webcamera/frequency_counter.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/frequency_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190070033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190070033 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "fre_meter.v(10) " "Verilog HDL Event Control warning at fre_meter.v(10): Event Control contains a complex event expression" {  } { { "src/sources/peripheral/webcamera/fre_meter.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/fre_meter.v" 10 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1653190070040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/fre_meter.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/fre_meter.v" { { "Info" "ISGN_ENTITY_NAME" "1 fre_meter " "Found entity 1: fre_meter" {  } { { "src/sources/peripheral/webcamera/fre_meter.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/fre_meter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190070042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190070042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/vip/vip_rgb888_ycbcr444.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/vip/vip_rgb888_ycbcr444.v" { { "Info" "ISGN_ENTITY_NAME" "1 VIP_RGB888_YCbCr444 " "Found entity 1: VIP_RGB888_YCbCr444" {  } { { "src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190070069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190070069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/vip/vip_matrix_generate_9x9_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/vip/vip_matrix_generate_9x9_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 VIP_Matrix_Generate_9X9_1Bit " "Found entity 1: VIP_Matrix_Generate_9X9_1Bit" {  } { { "src/sources/peripheral/webcamera/VIP/VIP_Matrix_Generate_9X9_1Bit.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_Matrix_Generate_9X9_1Bit.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190070081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190070081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/vip/vip_matrix_generate_3x3_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/vip/vip_matrix_generate_3x3_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 VIP_Matrix_Generate_3X3_1Bit " "Found entity 1: VIP_Matrix_Generate_3X3_1Bit" {  } { { "src/sources/peripheral/webcamera/VIP/VIP_Matrix_Generate_3X3_1Bit.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_Matrix_Generate_3X3_1Bit.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190070093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190070093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/vip/vip_bit_erosion_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/vip/vip_bit_erosion_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 VIP_Bit_Erosion_Detector " "Found entity 1: VIP_Bit_Erosion_Detector" {  } { { "src/sources/peripheral/webcamera/VIP/VIP_Bit_Erosion_Detector.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_Bit_Erosion_Detector.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190070106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190070106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/vip/vip_bit_dilation_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/vip/vip_bit_dilation_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 VIP_Bit_Dilation_Detector " "Found entity 1: VIP_Bit_Dilation_Detector" {  } { { "src/sources/peripheral/webcamera/VIP/VIP_Bit_Dilation_Detector.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_Bit_Dilation_Detector.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190070119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190070119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/vip/position.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/vip/position.v" { { "Info" "ISGN_ENTITY_NAME" "1 position " "Found entity 1: position" {  } { { "src/sources/peripheral/webcamera/VIP/position.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/position.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190070130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190070130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/vip/ip/line_shift_ram_9_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/vip/ip/line_shift_ram_9_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Shift_RAM_9_1Bit " "Found entity 1: Line_Shift_RAM_9_1Bit" {  } { { "src/sources/peripheral/webcamera/VIP/ip/Line_Shift_RAM_9_1Bit.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/ip/Line_Shift_RAM_9_1Bit.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190070135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190070135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/vip/ip/line_shift_ram_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/vip/ip/line_shift_ram_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Shift_RAM_1Bit " "Found entity 1: Line_Shift_RAM_1Bit" {  } { { "src/sources/peripheral/webcamera/VIP/ip/Line_Shift_RAM_1Bit.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/ip/Line_Shift_RAM_1Bit.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190070138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190070138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/vga/vga_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/vga/vga_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_driver " "Found entity 1: vga_driver" {  } { { "src/sources/peripheral/webcamera/VGA/vga_driver.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VGA/vga_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190070149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190070149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/uart/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/uart/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "src/sources/peripheral/webcamera/UART/uart_tx.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/UART/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190070153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190070153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/uart/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/uart/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "src/sources/peripheral/webcamera/UART/uart_rx.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/UART/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190070164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190070164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/sdram/sdram_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/sdram/sdram_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_top " "Found entity 1: sdram_top" {  } { { "src/sources/peripheral/webcamera/sdram/sdram_top.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/sdram/sdram_top.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190070191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190070191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/sdram/sdram_para.v 0 0 " "Found 0 design units, including 0 entities, in source file src/sources/peripheral/webcamera/sdram/sdram_para.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190070211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/sdram/sdram_fifo_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/sdram/sdram_fifo_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_fifo_ctrl " "Found entity 1: sdram_fifo_ctrl" {  } { { "src/sources/peripheral/webcamera/sdram/sdram_fifo_ctrl.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/sdram/sdram_fifo_ctrl.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190070228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190070228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/sdram/sdram_data.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/sdram/sdram_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_data " "Found entity 1: sdram_data" {  } { { "src/sources/peripheral/webcamera/sdram/sdram_data.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/sdram/sdram_data.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190070289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190070289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/sdram/sdram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/sdram/sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_ctrl " "Found entity 1: sdram_ctrl" {  } { { "src/sources/peripheral/webcamera/sdram/sdram_ctrl.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/sdram/sdram_ctrl.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190070312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190070312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/sdram/sdram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/sdram/sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller " "Found entity 1: sdram_controller" {  } { { "src/sources/peripheral/webcamera/sdram/sdram_controller.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/sdram/sdram_controller.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190070337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190070337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/sdram/sdram_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/sdram/sdram_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_cmd " "Found entity 1: sdram_cmd" {  } { { "src/sources/peripheral/webcamera/sdram/sdram_cmd.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/sdram/sdram_cmd.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190070357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190070357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/jpeg_core/jpeg_output_y_ram.v 2 2 " "Found 2 design units, including 2 entities, in source file src/sources/peripheral/webcamera/jpeg_core/jpeg_output_y_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 jpeg_output_y_ram " "Found entity 1: jpeg_output_y_ram" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_output_y_ram.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output_y_ram.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190070375 ""} { "Info" "ISGN_ENTITY_NAME" "2 jpeg_output_y_ram_ram_dp_512_9 " "Found entity 2: jpeg_output_y_ram_ram_dp_512_9" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_output_y_ram.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output_y_ram.v" 192 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190070375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190070375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/jpeg_core/jpeg_output_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/jpeg_core/jpeg_output_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 jpeg_output_fifo " "Found entity 1: jpeg_output_fifo" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_output_fifo.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output_fifo.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190070381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190070381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/jpeg_core/jpeg_output_cx_ram.v 2 2 " "Found 2 design units, including 2 entities, in source file src/sources/peripheral/webcamera/jpeg_core/jpeg_output_cx_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 jpeg_output_cx_ram " "Found entity 1: jpeg_output_cx_ram" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_output_cx_ram.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output_cx_ram.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190070398 ""} { "Info" "ISGN_ENTITY_NAME" "2 jpeg_output_cx_ram_ram_dp_256_8 " "Found entity 2: jpeg_output_cx_ram_ram_dp_256_8" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_output_cx_ram.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output_cx_ram.v" 488 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190070398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190070398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 jpeg_output " "Found entity 1: jpeg_output" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190070421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190070421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/jpeg_core/jpeg_mcu_proc.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/jpeg_core/jpeg_mcu_proc.v" { { "Info" "ISGN_ENTITY_NAME" "1 jpeg_mcu_proc " "Found entity 1: jpeg_mcu_proc" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_mcu_proc.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_mcu_proc.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190070444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190070444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/jpeg_core/jpeg_mcu_id.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/jpeg_core/jpeg_mcu_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 jpeg_mcu_id " "Found entity 1: jpeg_mcu_id" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_mcu_id.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_mcu_id.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190070466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190070466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/jpeg_core/jpeg_input.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/jpeg_core/jpeg_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 jpeg_input " "Found entity 1: jpeg_input" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_input.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_input.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190070491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190070491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v" { { "Info" "ISGN_ENTITY_NAME" "1 jpeg_idct_y " "Found entity 1: jpeg_idct_y" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190070512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190070512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_x.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_x.v" { { "Info" "ISGN_ENTITY_NAME" "1 jpeg_idct_x " "Found entity 1: jpeg_idct_x" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_x.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_x.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190070532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190070532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_transpose_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_transpose_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 jpeg_idct_transpose_ram " "Found entity 1: jpeg_idct_transpose_ram" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_transpose_ram.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_transpose_ram.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190070547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190070547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_transpose.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_transpose.v" { { "Info" "ISGN_ENTITY_NAME" "1 jpeg_idct_transpose " "Found entity 1: jpeg_idct_transpose" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_transpose.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_transpose.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190070565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190070565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 jpeg_idct_ram_dp " "Found entity 1: jpeg_idct_ram_dp" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram_dp.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram_dp.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190070586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190070586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 jpeg_idct_ram " "Found entity 1: jpeg_idct_ram" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190070609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190070609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 jpeg_idct_fifo " "Found entity 1: jpeg_idct_fifo" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_fifo.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_fifo.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190070631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190070631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/jpeg_core/jpeg_idct.v" { { "Info" "ISGN_ENTITY_NAME" "1 jpeg_idct " "Found entity 1: jpeg_idct" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190070652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190070652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/jpeg_core/jpeg_dqt.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/jpeg_core/jpeg_dqt.v" { { "Info" "ISGN_ENTITY_NAME" "1 jpeg_dqt " "Found entity 1: jpeg_dqt" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_dqt.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_dqt.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190070671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190070671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/jpeg_core/jpeg_dht_std_y_dc.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/jpeg_core/jpeg_dht_std_y_dc.v" { { "Info" "ISGN_ENTITY_NAME" "1 jpeg_dht_std_y_dc " "Found entity 1: jpeg_dht_std_y_dc" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_dht_std_y_dc.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_dht_std_y_dc.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190070691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190070691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/jpeg_core/jpeg_dht_std_y_ac.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/jpeg_core/jpeg_dht_std_y_ac.v" { { "Info" "ISGN_ENTITY_NAME" "1 jpeg_dht_std_y_ac " "Found entity 1: jpeg_dht_std_y_ac" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_dht_std_y_ac.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_dht_std_y_ac.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190070717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190070717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/jpeg_core/jpeg_dht_std_cx_dc.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/jpeg_core/jpeg_dht_std_cx_dc.v" { { "Info" "ISGN_ENTITY_NAME" "1 jpeg_dht_std_cx_dc " "Found entity 1: jpeg_dht_std_cx_dc" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_dht_std_cx_dc.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_dht_std_cx_dc.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190070746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190070746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/jpeg_core/jpeg_dht_std_cx_ac.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/jpeg_core/jpeg_dht_std_cx_ac.v" { { "Info" "ISGN_ENTITY_NAME" "1 jpeg_dht_std_cx_ac " "Found entity 1: jpeg_dht_std_cx_ac" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_dht_std_cx_ac.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_dht_std_cx_ac.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190070774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190070774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/jpeg_core/jpeg_dht.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/jpeg_core/jpeg_dht.v" { { "Info" "ISGN_ENTITY_NAME" "1 jpeg_dht " "Found entity 1: jpeg_dht" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_dht.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_dht.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190070795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190070795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/jpeg_core/jpeg_core.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/jpeg_core/jpeg_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 jpeg_core " "Found entity 1: jpeg_core" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_core.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_core.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190070847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190070847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/jpeg_core/jpeg_bitbuffer.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/jpeg_core/jpeg_bitbuffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 jpeg_bitbuffer " "Found entity 1: jpeg_bitbuffer" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_bitbuffer.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_bitbuffer.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190070870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190070870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/ip/video_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/ip/video_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_pll " "Found entity 1: video_pll" {  } { { "src/sources/peripheral/webcamera/IP/video_pll.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/video_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190070874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190070874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/ip/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/ip/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "src/sources/peripheral/webcamera/IP/ram.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190070879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190070879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/ip/pll_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/ip/pll_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_clk " "Found entity 1: pll_clk" {  } { { "src/sources/peripheral/webcamera/IP/pll_clk.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/pll_clk.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190070883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190070883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/ip/eth_rx_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/ip/eth_rx_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Eth_RX_FIFO " "Found entity 1: Eth_RX_FIFO" {  } { { "src/sources/peripheral/webcamera/IP/Eth_RX_FIFO.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/Eth_RX_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190070887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190070887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/ip/afifo_40_1024.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/ip/afifo_40_1024.v" { { "Info" "ISGN_ENTITY_NAME" "1 afifo_40_1024 " "Found entity 1: afifo_40_1024" {  } { { "src/sources/peripheral/webcamera/IP/afifo_40_1024.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/afifo_40_1024.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190070891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190070891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/ip/afifo_16_1024.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/ip/afifo_16_1024.v" { { "Info" "ISGN_ENTITY_NAME" "1 afifo_16_1024 " "Found entity 1: afifo_16_1024" {  } { { "src/sources/peripheral/webcamera/IP/afifo_16_1024.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/afifo_16_1024.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190070896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190070896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/ethernet/tcp.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/ethernet/tcp.v" { { "Info" "ISGN_ENTITY_NAME" "1 TCP " "Found entity 1: TCP" {  } { { "src/sources/peripheral/webcamera/Ethernet/TCP.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/TCP.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190070905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190070905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/ethernet/smc.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/ethernet/smc.v" { { "Info" "ISGN_ENTITY_NAME" "1 SMC " "Found entity 1: SMC" {  } { { "src/sources/peripheral/webcamera/Ethernet/SMC.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/SMC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190070927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190070927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/ethernet/ipsend.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/ethernet/ipsend.v" { { "Info" "ISGN_ENTITY_NAME" "1 ipsend " "Found entity 1: ipsend" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190070941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190070941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/ethernet/iprecieve.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/ethernet/iprecieve.v" { { "Info" "ISGN_ENTITY_NAME" "1 iprecieve " "Found entity 1: iprecieve" {  } { { "src/sources/peripheral/webcamera/Ethernet/iprecieve.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/iprecieve.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190070947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190070947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/ethernet/crc.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/ethernet/crc.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc " "Found entity 1: crc" {  } { { "src/sources/peripheral/webcamera/Ethernet/crc.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/crc.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190070952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190070952 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "CH9350.v(118) " "Verilog HDL information at CH9350.v(118): always construct contains both blocking and non-blocking assignments" {  } { { "src/sources/peripheral/webcamera/box/CH9350.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/box/CH9350.v" 118 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1653190070963 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "CH9350.v(130) " "Verilog HDL information at CH9350.v(130): always construct contains both blocking and non-blocking assignments" {  } { { "src/sources/peripheral/webcamera/box/CH9350.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/box/CH9350.v" 130 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1653190070963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/box/ch9350.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/box/ch9350.v" { { "Info" "ISGN_ENTITY_NAME" "1 CH9350 " "Found entity 1: CH9350" {  } { { "src/sources/peripheral/webcamera/box/CH9350.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/box/CH9350.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190070965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190070965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/box/box.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/box/box.v" { { "Info" "ISGN_ENTITY_NAME" "1 box " "Found entity 1: box" {  } { { "src/sources/peripheral/webcamera/box/box.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/box/box.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190071081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190071081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/cmsdk_fpga_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/cmsdk_fpga_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_fpga_sram " "Found entity 1: cmsdk_fpga_sram" {  } { { "src/sources/peripheral/cmsdk_fpga_sram.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/cmsdk_fpga_sram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190071086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190071086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/cmsdk_apb_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/cmsdk_apb_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_apb_uart " "Found entity 1: cmsdk_apb_uart" {  } { { "src/sources/peripheral/cmsdk_apb_uart.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/cmsdk_apb_uart.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190071091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190071091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/cmsdk_ahb_to_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/cmsdk_ahb_to_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_ahb_to_sram " "Found entity 1: cmsdk_ahb_to_sram" {  } { { "src/sources/peripheral/cmsdk_ahb_to_sram.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/cmsdk_ahb_to_sram.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190071095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190071095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/cmsdk_ahb_default_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/cmsdk_ahb_default_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_ahb_default_slave " "Found entity 1: cmsdk_ahb_default_slave" {  } { { "src/sources/peripheral/cmsdk_ahb_default_slave.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/cmsdk_ahb_default_slave.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190071171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190071171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/new/cmsdk_iop_gpio.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/new/cmsdk_iop_gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_iop_gpio " "Found entity 1: cmsdk_iop_gpio" {  } { { "src/sources/new/cmsdk_iop_gpio.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/new/cmsdk_iop_gpio.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190071266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190071266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/new/cmsdk_ahb_to_iop.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/new/cmsdk_ahb_to_iop.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_ahb_to_iop " "Found entity 1: cmsdk_ahb_to_iop" {  } { { "src/sources/new/cmsdk_ahb_to_iop.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/new/cmsdk_ahb_to_iop.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190071272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190071272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/new/cmsdk_ahb_gpio.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/new/cmsdk_ahb_gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_ahb_gpio " "Found entity 1: cmsdk_ahb_gpio" {  } { { "src/sources/new/cmsdk_ahb_gpio.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/new/cmsdk_ahb_gpio.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190071275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190071275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/core/cortexm3ds_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/core/cortexm3ds_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 cortexm3ds_logic " "Found entity 1: cortexm3ds_logic" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190071577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190071577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/bus/sys_apb/cmsdk_apb_slave_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/bus/sys_apb/cmsdk_apb_slave_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_apb_slave_mux " "Found entity 1: cmsdk_apb_slave_mux" {  } { { "src/sources/bus/sys_apb/cmsdk_apb_slave_mux.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_apb/cmsdk_apb_slave_mux.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190071582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190071582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/bus/sys_apb/cmsdk_ahb_to_apb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/bus/sys_apb/cmsdk_ahb_to_apb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_ahb_to_apb " "Found entity 1: cmsdk_ahb_to_apb" {  } { { "src/sources/bus/sys_apb/cmsdk_ahb_to_apb.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_apb/cmsdk_ahb_to_apb.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190071587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190071587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/cortexm3.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/cortexm3.v" { { "Info" "ISGN_ENTITY_NAME" "1 CortexM3 " "Found entity 1: CortexM3" {  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190071596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190071596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/fpga_sram_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/fpga_sram_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_sram_ip " "Found entity 1: fpga_sram_ip" {  } { { "src/sources/peripheral/fpga_sram_ip.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/fpga_sram_ip.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190071601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190071601 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SmartCamera.v(415) " "Verilog HDL or VHDL warning at SmartCamera.v(415): conditional expression evaluates to a constant" {  } { { "src/sources/peripheral/webcamera/SmartCamera.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v" 415 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1653190071779 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CortexM3 " "Elaborating entity \"CortexM3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653190073714 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "CortexM3.v(1003) " "Verilog HDL Case Statement warning at CortexM3.v(1003): incomplete case statement has no default case item" {  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 1003 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1653190073773 "|CortexM3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tx_str CortexM3.v(1003) " "Verilog HDL Always Construct warning at CortexM3.v(1003): inferring latch(es) for variable \"tx_str\", which holds its previous value in one or more paths through the always construct" {  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 1003 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653190073773 "|CortexM3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_str\[0\] CortexM3.v(1003) " "Inferred latch for \"tx_str\[0\]\" at CortexM3.v(1003)" {  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 1003 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190073773 "|CortexM3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_str\[1\] CortexM3.v(1003) " "Inferred latch for \"tx_str\[1\]\" at CortexM3.v(1003)" {  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 1003 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190073773 "|CortexM3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_str\[2\] CortexM3.v(1003) " "Inferred latch for \"tx_str\[2\]\" at CortexM3.v(1003)" {  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 1003 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190073773 "|CortexM3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_str\[3\] CortexM3.v(1003) " "Inferred latch for \"tx_str\[3\]\" at CortexM3.v(1003)" {  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 1003 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190073773 "|CortexM3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_str\[4\] CortexM3.v(1003) " "Inferred latch for \"tx_str\[4\]\" at CortexM3.v(1003)" {  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 1003 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190073773 "|CortexM3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_str\[5\] CortexM3.v(1003) " "Inferred latch for \"tx_str\[5\]\" at CortexM3.v(1003)" {  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 1003 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190073773 "|CortexM3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_str\[6\] CortexM3.v(1003) " "Inferred latch for \"tx_str\[6\]\" at CortexM3.v(1003)" {  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 1003 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190073773 "|CortexM3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_str\[7\] CortexM3.v(1003) " "Inferred latch for \"tx_str\[7\]\" at CortexM3.v(1003)" {  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 1003 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190073773 "|CortexM3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cortexm3ds_logic cortexm3ds_logic:ulogic " "Elaborating entity \"cortexm3ds_logic\" for hierarchy \"cortexm3ds_logic:ulogic\"" {  } { { "src/sources/CortexM3.v" "ulogic" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190073805 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Aka7z6 cortexm3ds_logic.v(6061) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object \"Aka7z6\" assigned a value but never read" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6061 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653190074049 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Xka7z6 cortexm3ds_logic.v(6061) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object \"Xka7z6\" assigned a value but never read" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6061 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653190074049 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ula7z6 cortexm3ds_logic.v(6061) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object \"Ula7z6\" assigned a value but never read" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6061 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653190074050 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Rma7z6 cortexm3ds_logic.v(6061) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object \"Rma7z6\" assigned a value but never read" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6061 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653190074050 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ona7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Ona7z6\" assigned a value but never read" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653190074050 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Loa7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Loa7z6\" assigned a value but never read" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653190074050 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ipa7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Ipa7z6\" assigned a value but never read" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653190074050 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Fqa7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Fqa7z6\" assigned a value but never read" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653190074050 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cra7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Cra7z6\" assigned a value but never read" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653190074050 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Zra7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Zra7z6\" assigned a value but never read" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653190074050 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Xsa7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Xsa7z6\" assigned a value but never read" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653190074050 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Vta7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Vta7z6\" assigned a value but never read" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653190074050 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Tua7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Tua7z6\" assigned a value but never read" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653190074050 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Rva7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Rva7z6\" assigned a value but never read" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653190074050 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Pwa7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"Pwa7z6\" assigned a value but never read" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653190074050 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Nxa7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"Nxa7z6\" assigned a value but never read" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653190074050 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Lya7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"Lya7z6\" assigned a value but never read" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653190074050 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Jza7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"Jza7z6\" assigned a value but never read" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653190074050 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H0b7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"H0b7z6\" assigned a value but never read" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653190074050 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "F1b7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"F1b7z6\" assigned a value but never read" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653190074050 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D2b7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"D2b7z6\" assigned a value but never read" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653190074050 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "B3b7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"B3b7z6\" assigned a value but never read" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653190074050 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Z3b7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"Z3b7z6\" assigned a value but never read" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653190074050 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "X4b7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"X4b7z6\" assigned a value but never read" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653190074050 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "V5b7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"V5b7z6\" assigned a value but never read" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653190074050 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T6b7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"T6b7z6\" assigned a value but never read" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653190074051 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R7b7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"R7b7z6\" assigned a value but never read" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653190074051 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "P8b7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"P8b7z6\" assigned a value but never read" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653190074051 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "N9b7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"N9b7z6\" assigned a value but never read" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653190074051 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Lab7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"Lab7z6\" assigned a value but never read" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653190074051 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Jbb7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"Jbb7z6\" assigned a value but never read" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653190074051 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Hcb7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"Hcb7z6\" assigned a value but never read" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653190074051 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Fdb7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"Fdb7z6\" assigned a value but never read" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653190074051 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Deb7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"Deb7z6\" assigned a value but never read" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653190074051 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Bfb7z6 cortexm3ds_logic.v(6065) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object \"Bfb7z6\" assigned a value but never read" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6065 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653190074051 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Zfb7z6 cortexm3ds_logic.v(6065) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object \"Zfb7z6\" assigned a value but never read" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6065 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653190074051 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Xgb7z6 cortexm3ds_logic.v(6065) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object \"Xgb7z6\" assigned a value but never read" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6065 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653190074051 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Vhb7z6 cortexm3ds_logic.v(6065) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object \"Vhb7z6\" assigned a value but never read" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6065 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653190074051 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 5 cortexm3ds_logic.v(12998) " "Verilog HDL assignment warning at cortexm3ds_logic.v(12998): truncated value with size 33 to match size of target (5)" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 12998 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653190074051 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 5 cortexm3ds_logic.v(13001) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13001): truncated value with size 33 to match size of target (5)" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 13001 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653190074051 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 31 cortexm3ds_logic.v(13008) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13008): truncated value with size 33 to match size of target (31)" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 13008 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653190074051 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 12 cortexm3ds_logic.v(13043) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13043): truncated value with size 33 to match size of target (12)" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 13043 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653190074051 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 cortexm3ds_logic.v(13067) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13067): truncated value with size 33 to match size of target (32)" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 13067 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653190074051 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 30 cortexm3ds_logic.v(13072) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13072): truncated value with size 33 to match size of target (30)" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 13072 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653190074051 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 31 cortexm3ds_logic.v(13110) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13110): truncated value with size 33 to match size of target (31)" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 13110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653190074051 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 31 cortexm3ds_logic.v(13119) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13119): truncated value with size 33 to match size of target (31)" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 13119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653190074051 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 cortexm3ds_logic.v(13128) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13128): truncated value with size 33 to match size of target (32)" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 13128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653190074051 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 cortexm3ds_logic.v(13134) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13134): truncated value with size 33 to match size of target (32)" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 13134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653190074051 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 10 cortexm3ds_logic.v(13142) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13142): truncated value with size 33 to match size of target (10)" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 13142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653190074051 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 10 cortexm3ds_logic.v(13146) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13146): truncated value with size 33 to match size of target (10)" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 13146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653190074051 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 cortexm3ds_logic.v(13157) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13157): truncated value with size 33 to match size of target (32)" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 13157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653190074051 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 cortexm3ds_logic.v(13170) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13170): truncated value with size 33 to match size of target (32)" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 13170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653190074052 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 16 cortexm3ds_logic.v(13185) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13185): truncated value with size 33 to match size of target (16)" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 13185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653190074052 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 16 cortexm3ds_logic.v(13187) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13187): truncated value with size 33 to match size of target (16)" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 13187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653190074052 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 5 cortexm3ds_logic.v(13223) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13223): truncated value with size 33 to match size of target (5)" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 13223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653190074052 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 31 cortexm3ds_logic.v(13233) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13233): truncated value with size 33 to match size of target (31)" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 13233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653190074052 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 31 cortexm3ds_logic.v(13240) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13240): truncated value with size 33 to match size of target (31)" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 13240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653190074052 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 31 cortexm3ds_logic.v(13244) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13244): truncated value with size 33 to match size of target (31)" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 13244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653190074052 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 cortexm3ds_logic.v(13253) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13253): truncated value with size 33 to match size of target (32)" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 13253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653190074052 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 cortexm3ds_logic.v(13255) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13255): truncated value with size 33 to match size of target (32)" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 13255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653190074052 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L1AhbMtx L1AhbMtx:L1AhbMtx " "Elaborating entity \"L1AhbMtx\" for hierarchy \"L1AhbMtx:L1AhbMtx\"" {  } { { "src/sources/CortexM3.v" "L1AhbMtx" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190074060 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SCANOUTHCLK L1AhbMtx.v(507) " "Output port \"SCANOUTHCLK\" at L1AhbMtx.v(507) has no driver" {  } { { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v" 507 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653190074085 "|CortexM3|L1AhbMtx:L1AhbMtx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L1AhbMtxInStg L1AhbMtx:L1AhbMtx\|L1AhbMtxInStg:u_L1AhbMtxInStg_0 " "Elaborating entity \"L1AhbMtxInStg\" for hierarchy \"L1AhbMtx:L1AhbMtx\|L1AhbMtxInStg:u_L1AhbMtxInStg_0\"" {  } { { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v" "u_L1AhbMtxInStg_0" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190074086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L1AhbMtxDecS0 L1AhbMtx:L1AhbMtx\|L1AhbMtxDecS0:u_l1ahbmtxdecs0 " "Elaborating entity \"L1AhbMtxDecS0\" for hierarchy \"L1AhbMtx:L1AhbMtx\|L1AhbMtxDecS0:u_l1ahbmtxdecs0\"" {  } { { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v" "u_l1ahbmtxdecs0" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v" 1118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190074112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L1AhbMtx_default_slave L1AhbMtx:L1AhbMtx\|L1AhbMtxDecS0:u_l1ahbmtxdecs0\|L1AhbMtx_default_slave:u_L1AhbMtx_default_slave " "Elaborating entity \"L1AhbMtx_default_slave\" for hierarchy \"L1AhbMtx:L1AhbMtx\|L1AhbMtxDecS0:u_l1ahbmtxdecs0\|L1AhbMtx_default_slave:u_L1AhbMtx_default_slave\"" {  } { { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS0.v" "u_L1AhbMtx_default_slave" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS0.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190074153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L1AhbMtxDecS1 L1AhbMtx:L1AhbMtx\|L1AhbMtxDecS1:u_l1ahbmtxdecs1 " "Elaborating entity \"L1AhbMtxDecS1\" for hierarchy \"L1AhbMtx:L1AhbMtx\|L1AhbMtxDecS1:u_l1ahbmtxdecs1\"" {  } { { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v" "u_l1ahbmtxdecs1" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v" 1149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190074195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L1AhbMtxDecS2 L1AhbMtx:L1AhbMtx\|L1AhbMtxDecS2:u_l1ahbmtxdecs2 " "Elaborating entity \"L1AhbMtxDecS2\" for hierarchy \"L1AhbMtx:L1AhbMtx\|L1AhbMtxDecS2:u_l1ahbmtxdecs2\"" {  } { { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v" "u_l1ahbmtxdecs2" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v" 1204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190074220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L1AhbMtxDecS3 L1AhbMtx:L1AhbMtx\|L1AhbMtxDecS3:u_l1ahbmtxdecs3 " "Elaborating entity \"L1AhbMtxDecS3\" for hierarchy \"L1AhbMtx:L1AhbMtx\|L1AhbMtxDecS3:u_l1ahbmtxdecs3\"" {  } { { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v" "u_l1ahbmtxdecs3" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v" 1251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190074242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L1AhbMtxDecS4 L1AhbMtx:L1AhbMtx\|L1AhbMtxDecS4:u_l1ahbmtxdecs4 " "Elaborating entity \"L1AhbMtxDecS4\" for hierarchy \"L1AhbMtx:L1AhbMtx\|L1AhbMtxDecS4:u_l1ahbmtxdecs4\"" {  } { { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v" "u_l1ahbmtxdecs4" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v" 1298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190074257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L1AhbMtxOutStgM0 L1AhbMtx:L1AhbMtx\|L1AhbMtxOutStgM0:u_l1ahbmtxoutstgm0_0 " "Elaborating entity \"L1AhbMtxOutStgM0\" for hierarchy \"L1AhbMtx:L1AhbMtx\|L1AhbMtxOutStgM0:u_l1ahbmtxoutstgm0_0\"" {  } { { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v" "u_l1ahbmtxoutstgm0_0" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v" 1359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190074273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L1AhbMtxArbM0 L1AhbMtx:L1AhbMtx\|L1AhbMtxOutStgM0:u_l1ahbmtxoutstgm0_0\|L1AhbMtxArbM0:u_output_arb " "Elaborating entity \"L1AhbMtxArbM0\" for hierarchy \"L1AhbMtx:L1AhbMtx\|L1AhbMtxOutStgM0:u_l1ahbmtxoutstgm0_0\|L1AhbMtxArbM0:u_output_arb\"" {  } { { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM0.v" "u_output_arb" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM0.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190074300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L1AhbMtxOutStgM1 L1AhbMtx:L1AhbMtx\|L1AhbMtxOutStgM1:u_l1ahbmtxoutstgm1_1 " "Elaborating entity \"L1AhbMtxOutStgM1\" for hierarchy \"L1AhbMtx:L1AhbMtx\|L1AhbMtxOutStgM1:u_l1ahbmtxoutstgm1_1\"" {  } { { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v" "u_l1ahbmtxoutstgm1_1" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v" 1439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190074312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L1AhbMtxArbM1 L1AhbMtx:L1AhbMtx\|L1AhbMtxOutStgM1:u_l1ahbmtxoutstgm1_1\|L1AhbMtxArbM1:u_output_arb " "Elaborating entity \"L1AhbMtxArbM1\" for hierarchy \"L1AhbMtx:L1AhbMtx\|L1AhbMtxOutStgM1:u_l1ahbmtxoutstgm1_1\|L1AhbMtxArbM1:u_output_arb\"" {  } { { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM1.v" "u_output_arb" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM1.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190074323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L1AhbMtxOutStgM2 L1AhbMtx:L1AhbMtx\|L1AhbMtxOutStgM2:u_l1ahbmtxoutstgm2_2 " "Elaborating entity \"L1AhbMtxOutStgM2\" for hierarchy \"L1AhbMtx:L1AhbMtx\|L1AhbMtxOutStgM2:u_l1ahbmtxoutstgm2_2\"" {  } { { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v" "u_l1ahbmtxoutstgm2_2" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v" 1487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190074337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L1AhbMtxArbM2 L1AhbMtx:L1AhbMtx\|L1AhbMtxOutStgM2:u_l1ahbmtxoutstgm2_2\|L1AhbMtxArbM2:u_output_arb " "Elaborating entity \"L1AhbMtxArbM2\" for hierarchy \"L1AhbMtx:L1AhbMtx\|L1AhbMtxOutStgM2:u_l1ahbmtxoutstgm2_2\|L1AhbMtxArbM2:u_output_arb\"" {  } { { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM2.v" "u_output_arb" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM2.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190074367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L1AhbMtxOutStgM3 L1AhbMtx:L1AhbMtx\|L1AhbMtxOutStgM3:u_l1ahbmtxoutstgm3_3 " "Elaborating entity \"L1AhbMtxOutStgM3\" for hierarchy \"L1AhbMtx:L1AhbMtx\|L1AhbMtxOutStgM3:u_l1ahbmtxoutstgm3_3\"" {  } { { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v" "u_l1ahbmtxoutstgm3_3" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v" 1567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190074383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L1AhbMtxArbM3 L1AhbMtx:L1AhbMtx\|L1AhbMtxOutStgM3:u_l1ahbmtxoutstgm3_3\|L1AhbMtxArbM3:u_output_arb " "Elaborating entity \"L1AhbMtxArbM3\" for hierarchy \"L1AhbMtx:L1AhbMtx\|L1AhbMtxOutStgM3:u_l1ahbmtxoutstgm3_3\|L1AhbMtxArbM3:u_output_arb\"" {  } { { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM3.v" "u_output_arb" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM3.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190074402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L1AhbMtxOutStgM4 L1AhbMtx:L1AhbMtx\|L1AhbMtxOutStgM4:u_l1ahbmtxoutstgm4_4 " "Elaborating entity \"L1AhbMtxOutStgM4\" for hierarchy \"L1AhbMtx:L1AhbMtx\|L1AhbMtxOutStgM4:u_l1ahbmtxoutstgm4_4\"" {  } { { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v" "u_l1ahbmtxoutstgm4_4" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v" 1647 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190074414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L1AhbMtxArbM4 L1AhbMtx:L1AhbMtx\|L1AhbMtxOutStgM4:u_l1ahbmtxoutstgm4_4\|L1AhbMtxArbM4:u_output_arb " "Elaborating entity \"L1AhbMtxArbM4\" for hierarchy \"L1AhbMtx:L1AhbMtx\|L1AhbMtxOutStgM4:u_l1ahbmtxoutstgm4_4\|L1AhbMtxArbM4:u_output_arb\"" {  } { { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM4.v" "u_output_arb" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM4.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190074442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_ahb_gpio cmsdk_ahb_gpio:GPIO " "Elaborating entity \"cmsdk_ahb_gpio\" for hierarchy \"cmsdk_ahb_gpio:GPIO\"" {  } { { "src/sources/CortexM3.v" "GPIO" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190074455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_ahb_to_iop cmsdk_ahb_gpio:GPIO\|cmsdk_ahb_to_iop:u_ahb_to_gpio " "Elaborating entity \"cmsdk_ahb_to_iop\" for hierarchy \"cmsdk_ahb_gpio:GPIO\|cmsdk_ahb_to_iop:u_ahb_to_gpio\"" {  } { { "src/sources/new/cmsdk_ahb_gpio.v" "u_ahb_to_gpio" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/new/cmsdk_ahb_gpio.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190074464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_iop_gpio cmsdk_ahb_gpio:GPIO\|cmsdk_iop_gpio:u_iop_gpio " "Elaborating entity \"cmsdk_iop_gpio\" for hierarchy \"cmsdk_ahb_gpio:GPIO\|cmsdk_iop_gpio:u_iop_gpio\"" {  } { { "src/sources/new/cmsdk_ahb_gpio.v" "u_iop_gpio" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/new/cmsdk_ahb_gpio.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190074501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_ahb_to_apb cmsdk_ahb_to_apb:ApbBridge " "Elaborating entity \"cmsdk_ahb_to_apb\" for hierarchy \"cmsdk_ahb_to_apb:ApbBridge\"" {  } { { "src/sources/CortexM3.v" "ApbBridge" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190074520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_apb_slave_mux cmsdk_apb_slave_mux:ApbSystem " "Elaborating entity \"cmsdk_apb_slave_mux\" for hierarchy \"cmsdk_apb_slave_mux:ApbSystem\"" {  } { { "src/sources/CortexM3.v" "ApbSystem" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190074536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_apb_uart cmsdk_apb_uart:UART " "Elaborating entity \"cmsdk_apb_uart\" for hierarchy \"cmsdk_apb_uart:UART\"" {  } { { "src/sources/CortexM3.v" "UART" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190074547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SmartCamera SmartCamera:SmartCamera_inst " "Elaborating entity \"SmartCamera\" for hierarchy \"SmartCamera:SmartCamera_inst\"" {  } { { "src/sources/CortexM3.v" "SmartCamera_inst" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190074563 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jpeg_core_data SmartCamera.v(115) " "Verilog HDL or VHDL warning at SmartCamera.v(115): object \"jpeg_core_data\" assigned a value but never read" {  } { { "src/sources/peripheral/webcamera/SmartCamera.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653190074585 "|CortexM3|SmartCamera:SmartCamera_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_clk SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk " "Elaborating entity \"pll_clk\" for hierarchy \"SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\"" {  } { { "src/sources/peripheral/webcamera/SmartCamera.v" "u_pll_clk" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190074593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\"" {  } { { "src/sources/peripheral/webcamera/IP/pll_clk.v" "altpll_component" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/pll_clk.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190074907 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\"" {  } { { "src/sources/peripheral/webcamera/IP/pll_clk.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/pll_clk.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190074921 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component " "Instantiated megafunction \"SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190074923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190074923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190074923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 6 " "Parameter \"clk0_multiply_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190074923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190074923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5 " "Parameter \"clk1_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190074923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190074923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 12 " "Parameter \"clk1_multiply_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190074923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190074923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 5 " "Parameter \"clk2_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190074923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190074923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 12 " "Parameter \"clk2_multiply_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190074923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift -1736 " "Parameter \"clk2_phase_shift\" = \"-1736\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190074923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190074923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190074923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190074923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_clk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190074923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190074923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190074923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190074923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190074923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190074923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190074923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190074923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190074923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190074923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190074923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190074923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190074923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190074923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190074923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190074923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190074923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190074923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190074923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190074923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190074923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190074923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190074923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190074923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190074923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190074923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190074923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190074923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190074923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190074923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190074923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190074923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190074923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190074923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190074923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190074923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190074923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190074923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190074923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190074923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190074923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190074923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190074923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190074923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190074923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190074923 ""}  } { { "src/sources/peripheral/webcamera/IP/pll_clk.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/pll_clk.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653190074923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_clk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_clk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_clk_altpll " "Found entity 1: pll_clk_altpll" {  } { { "db/pll_clk_altpll.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/pll_clk_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190075151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_clk_altpll SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated " "Elaborating entity \"pll_clk_altpll\" for hierarchy \"SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "g:/software/quartusprimestd/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190075152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SMC SmartCamera:SmartCamera_inst\|SMC:SMC_inst " "Elaborating entity \"SMC\" for hierarchy \"SmartCamera:SmartCamera_inst\|SMC:SMC_inst\"" {  } { { "src/sources/peripheral/webcamera/SmartCamera.v" "SMC_inst" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190075189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TCP SmartCamera:SmartCamera_inst\|TCP:TCP_inst " "Elaborating entity \"TCP\" for hierarchy \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\"" {  } { { "src/sources/peripheral/webcamera/SmartCamera.v" "TCP_inst" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190075206 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 TCP.v(140) " "Verilog HDL assignment warning at TCP.v(140): truncated value with size 32 to match size of target (5)" {  } { { "src/sources/peripheral/webcamera/Ethernet/TCP.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/TCP.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653190075222 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ram:RAM_Send " "Elaborating entity \"ram\" for hierarchy \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ram:RAM_Send\"" {  } { { "src/sources/peripheral/webcamera/Ethernet/TCP.v" "RAM_Send" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/TCP.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190075230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ram:RAM_Send\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ram:RAM_Send\|altsyncram:altsyncram_component\"" {  } { { "src/sources/peripheral/webcamera/IP/ram.v" "altsyncram_component" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/ram.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190075335 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ram:RAM_Send\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ram:RAM_Send\|altsyncram:altsyncram_component\"" {  } { { "src/sources/peripheral/webcamera/IP/ram.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/ram.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190075348 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ram:RAM_Send\|altsyncram:altsyncram_component " "Instantiated megafunction \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ram:RAM_Send\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190075348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190075348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190075348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190075348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190075348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190075348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190075348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190075348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190075348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190075348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190075348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190075348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190075348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190075348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190075348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190075348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190075348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190075348 ""}  } { { "src/sources/peripheral/webcamera/IP/ram.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/ram.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653190075348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ij1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ij1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ij1 " "Found entity 1: altsyncram_0ij1" {  } { { "db/altsyncram_0ij1.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/altsyncram_0ij1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190075434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0ij1 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ram:RAM_Send\|altsyncram:altsyncram_component\|altsyncram_0ij1:auto_generated " "Elaborating entity \"altsyncram_0ij1\" for hierarchy \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ram:RAM_Send\|altsyncram:altsyncram_component\|altsyncram_0ij1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "g:/software/quartusprimestd/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190075436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|crc:crc_inst " "Elaborating entity \"crc\" for hierarchy \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|crc:crc_inst\"" {  } { { "src/sources/peripheral/webcamera/Ethernet/TCP.v" "crc_inst" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/TCP.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190075462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipsend SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ipsend:ipsend_inst " "Elaborating entity \"ipsend\" for hierarchy \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ipsend:ipsend_inst\"" {  } { { "src/sources/peripheral/webcamera/Ethernet/TCP.v" "ipsend_inst" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/TCP.v" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190075471 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ipsend.v(80) " "Verilog HDL assignment warning at ipsend.v(80): truncated value with size 32 to match size of target (16)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653190075525 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ipsend.v(137) " "Verilog HDL assignment warning at ipsend.v(137): truncated value with size 32 to match size of target (5)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653190075525 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "preamble.data_a 0 ipsend.v(40) " "Net \"preamble.data_a\" at ipsend.v(40) has no driver or initial value, using a default initial value '0'" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1653190075525 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "preamble.waddr_a 0 ipsend.v(40) " "Net \"preamble.waddr_a\" at ipsend.v(40) has no driver or initial value, using a default initial value '0'" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1653190075525 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mac_addr.data_a 0 ipsend.v(41) " "Net \"mac_addr.data_a\" at ipsend.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1653190075525 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mac_addr.waddr_a 0 ipsend.v(41) " "Net \"mac_addr.waddr_a\" at ipsend.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1653190075525 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "preamble.we_a 0 ipsend.v(40) " "Net \"preamble.we_a\" at ipsend.v(40) has no driver or initial value, using a default initial value '0'" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1653190075525 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mac_addr.we_a 0 ipsend.v(41) " "Net \"mac_addr.we_a\" at ipsend.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1653190075525 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[0\]\[0\] ipsend.v(74) " "Inferred latch for \"ip_header\[0\]\[0\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075526 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[0\]\[1\] ipsend.v(74) " "Inferred latch for \"ip_header\[0\]\[1\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075526 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[0\]\[2\] ipsend.v(74) " "Inferred latch for \"ip_header\[0\]\[2\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075526 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[0\]\[3\] ipsend.v(74) " "Inferred latch for \"ip_header\[0\]\[3\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075526 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[0\]\[4\] ipsend.v(74) " "Inferred latch for \"ip_header\[0\]\[4\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075526 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[0\]\[5\] ipsend.v(74) " "Inferred latch for \"ip_header\[0\]\[5\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075526 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[0\]\[6\] ipsend.v(74) " "Inferred latch for \"ip_header\[0\]\[6\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075526 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[0\]\[7\] ipsend.v(74) " "Inferred latch for \"ip_header\[0\]\[7\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075526 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[0\]\[8\] ipsend.v(74) " "Inferred latch for \"ip_header\[0\]\[8\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075526 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[0\]\[9\] ipsend.v(74) " "Inferred latch for \"ip_header\[0\]\[9\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075526 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[0\]\[10\] ipsend.v(74) " "Inferred latch for \"ip_header\[0\]\[10\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075526 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[0\]\[11\] ipsend.v(74) " "Inferred latch for \"ip_header\[0\]\[11\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075526 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[0\]\[12\] ipsend.v(74) " "Inferred latch for \"ip_header\[0\]\[12\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075526 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[0\]\[13\] ipsend.v(74) " "Inferred latch for \"ip_header\[0\]\[13\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075526 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[0\]\[14\] ipsend.v(74) " "Inferred latch for \"ip_header\[0\]\[14\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075526 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[0\]\[15\] ipsend.v(74) " "Inferred latch for \"ip_header\[0\]\[15\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075526 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[0\]\[16\] ipsend.v(74) " "Inferred latch for \"ip_header\[0\]\[16\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075526 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[0\]\[17\] ipsend.v(74) " "Inferred latch for \"ip_header\[0\]\[17\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075526 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[0\]\[18\] ipsend.v(74) " "Inferred latch for \"ip_header\[0\]\[18\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075526 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[0\]\[19\] ipsend.v(74) " "Inferred latch for \"ip_header\[0\]\[19\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075526 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[0\]\[20\] ipsend.v(74) " "Inferred latch for \"ip_header\[0\]\[20\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075526 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[0\]\[21\] ipsend.v(74) " "Inferred latch for \"ip_header\[0\]\[21\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075526 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[0\]\[22\] ipsend.v(74) " "Inferred latch for \"ip_header\[0\]\[22\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075526 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[0\]\[23\] ipsend.v(74) " "Inferred latch for \"ip_header\[0\]\[23\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075526 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[0\]\[24\] ipsend.v(74) " "Inferred latch for \"ip_header\[0\]\[24\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075527 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[0\]\[25\] ipsend.v(74) " "Inferred latch for \"ip_header\[0\]\[25\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075527 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[0\]\[26\] ipsend.v(74) " "Inferred latch for \"ip_header\[0\]\[26\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075527 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[0\]\[27\] ipsend.v(74) " "Inferred latch for \"ip_header\[0\]\[27\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075527 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[0\]\[28\] ipsend.v(74) " "Inferred latch for \"ip_header\[0\]\[28\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075527 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[0\]\[29\] ipsend.v(74) " "Inferred latch for \"ip_header\[0\]\[29\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075527 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[0\]\[30\] ipsend.v(74) " "Inferred latch for \"ip_header\[0\]\[30\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075527 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[0\]\[31\] ipsend.v(74) " "Inferred latch for \"ip_header\[0\]\[31\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075527 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[1\]\[0\] ipsend.v(74) " "Inferred latch for \"ip_header\[1\]\[0\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075527 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[1\]\[1\] ipsend.v(74) " "Inferred latch for \"ip_header\[1\]\[1\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075527 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[1\]\[2\] ipsend.v(74) " "Inferred latch for \"ip_header\[1\]\[2\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075527 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[1\]\[3\] ipsend.v(74) " "Inferred latch for \"ip_header\[1\]\[3\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075527 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[1\]\[4\] ipsend.v(74) " "Inferred latch for \"ip_header\[1\]\[4\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075527 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[1\]\[5\] ipsend.v(74) " "Inferred latch for \"ip_header\[1\]\[5\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075527 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[1\]\[6\] ipsend.v(74) " "Inferred latch for \"ip_header\[1\]\[6\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075527 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[1\]\[7\] ipsend.v(74) " "Inferred latch for \"ip_header\[1\]\[7\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075527 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[1\]\[8\] ipsend.v(74) " "Inferred latch for \"ip_header\[1\]\[8\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075527 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[1\]\[9\] ipsend.v(74) " "Inferred latch for \"ip_header\[1\]\[9\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075527 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[1\]\[10\] ipsend.v(74) " "Inferred latch for \"ip_header\[1\]\[10\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075527 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[1\]\[11\] ipsend.v(74) " "Inferred latch for \"ip_header\[1\]\[11\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075527 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[1\]\[12\] ipsend.v(74) " "Inferred latch for \"ip_header\[1\]\[12\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075527 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[1\]\[13\] ipsend.v(74) " "Inferred latch for \"ip_header\[1\]\[13\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075527 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[1\]\[14\] ipsend.v(74) " "Inferred latch for \"ip_header\[1\]\[14\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075527 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[1\]\[15\] ipsend.v(74) " "Inferred latch for \"ip_header\[1\]\[15\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075527 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[1\]\[16\] ipsend.v(74) " "Inferred latch for \"ip_header\[1\]\[16\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075528 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[1\]\[17\] ipsend.v(74) " "Inferred latch for \"ip_header\[1\]\[17\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075528 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[1\]\[18\] ipsend.v(74) " "Inferred latch for \"ip_header\[1\]\[18\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075528 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[1\]\[19\] ipsend.v(74) " "Inferred latch for \"ip_header\[1\]\[19\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075528 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[1\]\[20\] ipsend.v(74) " "Inferred latch for \"ip_header\[1\]\[20\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075528 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[1\]\[21\] ipsend.v(74) " "Inferred latch for \"ip_header\[1\]\[21\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075528 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[1\]\[22\] ipsend.v(74) " "Inferred latch for \"ip_header\[1\]\[22\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075528 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[1\]\[23\] ipsend.v(74) " "Inferred latch for \"ip_header\[1\]\[23\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075528 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[1\]\[24\] ipsend.v(74) " "Inferred latch for \"ip_header\[1\]\[24\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075528 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[1\]\[25\] ipsend.v(74) " "Inferred latch for \"ip_header\[1\]\[25\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075528 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[1\]\[26\] ipsend.v(74) " "Inferred latch for \"ip_header\[1\]\[26\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075528 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[1\]\[27\] ipsend.v(74) " "Inferred latch for \"ip_header\[1\]\[27\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075528 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[1\]\[28\] ipsend.v(74) " "Inferred latch for \"ip_header\[1\]\[28\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075528 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[1\]\[29\] ipsend.v(74) " "Inferred latch for \"ip_header\[1\]\[29\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075528 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[1\]\[30\] ipsend.v(74) " "Inferred latch for \"ip_header\[1\]\[30\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075528 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[1\]\[31\] ipsend.v(74) " "Inferred latch for \"ip_header\[1\]\[31\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075528 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[2\]\[16\] ipsend.v(74) " "Inferred latch for \"ip_header\[2\]\[16\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075528 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[2\]\[17\] ipsend.v(74) " "Inferred latch for \"ip_header\[2\]\[17\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075528 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[2\]\[18\] ipsend.v(74) " "Inferred latch for \"ip_header\[2\]\[18\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075528 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[2\]\[19\] ipsend.v(74) " "Inferred latch for \"ip_header\[2\]\[19\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075528 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[2\]\[20\] ipsend.v(74) " "Inferred latch for \"ip_header\[2\]\[20\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075528 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[2\]\[21\] ipsend.v(74) " "Inferred latch for \"ip_header\[2\]\[21\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075528 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[2\]\[22\] ipsend.v(74) " "Inferred latch for \"ip_header\[2\]\[22\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075528 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[2\]\[23\] ipsend.v(74) " "Inferred latch for \"ip_header\[2\]\[23\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075528 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[2\]\[24\] ipsend.v(74) " "Inferred latch for \"ip_header\[2\]\[24\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075528 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[2\]\[25\] ipsend.v(74) " "Inferred latch for \"ip_header\[2\]\[25\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075528 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[2\]\[26\] ipsend.v(74) " "Inferred latch for \"ip_header\[2\]\[26\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075529 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[2\]\[27\] ipsend.v(74) " "Inferred latch for \"ip_header\[2\]\[27\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075529 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[2\]\[28\] ipsend.v(74) " "Inferred latch for \"ip_header\[2\]\[28\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075529 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[2\]\[29\] ipsend.v(74) " "Inferred latch for \"ip_header\[2\]\[29\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075529 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[2\]\[30\] ipsend.v(74) " "Inferred latch for \"ip_header\[2\]\[30\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075529 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[2\]\[31\] ipsend.v(74) " "Inferred latch for \"ip_header\[2\]\[31\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075529 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[3\]\[0\] ipsend.v(74) " "Inferred latch for \"ip_header\[3\]\[0\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075529 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[3\]\[1\] ipsend.v(74) " "Inferred latch for \"ip_header\[3\]\[1\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075529 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[3\]\[2\] ipsend.v(74) " "Inferred latch for \"ip_header\[3\]\[2\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075529 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[3\]\[3\] ipsend.v(74) " "Inferred latch for \"ip_header\[3\]\[3\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075529 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[3\]\[4\] ipsend.v(74) " "Inferred latch for \"ip_header\[3\]\[4\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075529 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[3\]\[5\] ipsend.v(74) " "Inferred latch for \"ip_header\[3\]\[5\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075529 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[3\]\[6\] ipsend.v(74) " "Inferred latch for \"ip_header\[3\]\[6\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075529 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[3\]\[7\] ipsend.v(74) " "Inferred latch for \"ip_header\[3\]\[7\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075529 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[3\]\[8\] ipsend.v(74) " "Inferred latch for \"ip_header\[3\]\[8\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075529 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[3\]\[9\] ipsend.v(74) " "Inferred latch for \"ip_header\[3\]\[9\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075529 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[3\]\[10\] ipsend.v(74) " "Inferred latch for \"ip_header\[3\]\[10\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075529 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[3\]\[11\] ipsend.v(74) " "Inferred latch for \"ip_header\[3\]\[11\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075529 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[3\]\[12\] ipsend.v(74) " "Inferred latch for \"ip_header\[3\]\[12\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075529 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[3\]\[13\] ipsend.v(74) " "Inferred latch for \"ip_header\[3\]\[13\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075529 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[3\]\[14\] ipsend.v(74) " "Inferred latch for \"ip_header\[3\]\[14\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075530 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[3\]\[15\] ipsend.v(74) " "Inferred latch for \"ip_header\[3\]\[15\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075530 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[3\]\[16\] ipsend.v(74) " "Inferred latch for \"ip_header\[3\]\[16\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075530 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[3\]\[17\] ipsend.v(74) " "Inferred latch for \"ip_header\[3\]\[17\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075530 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[3\]\[18\] ipsend.v(74) " "Inferred latch for \"ip_header\[3\]\[18\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075530 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[3\]\[19\] ipsend.v(74) " "Inferred latch for \"ip_header\[3\]\[19\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075530 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[3\]\[20\] ipsend.v(74) " "Inferred latch for \"ip_header\[3\]\[20\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075530 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[3\]\[21\] ipsend.v(74) " "Inferred latch for \"ip_header\[3\]\[21\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075530 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[3\]\[22\] ipsend.v(74) " "Inferred latch for \"ip_header\[3\]\[22\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075530 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[3\]\[23\] ipsend.v(74) " "Inferred latch for \"ip_header\[3\]\[23\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075530 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[3\]\[24\] ipsend.v(74) " "Inferred latch for \"ip_header\[3\]\[24\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075530 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[3\]\[25\] ipsend.v(74) " "Inferred latch for \"ip_header\[3\]\[25\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075530 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[3\]\[26\] ipsend.v(74) " "Inferred latch for \"ip_header\[3\]\[26\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075530 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[3\]\[27\] ipsend.v(74) " "Inferred latch for \"ip_header\[3\]\[27\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075530 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[3\]\[28\] ipsend.v(74) " "Inferred latch for \"ip_header\[3\]\[28\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075530 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[3\]\[29\] ipsend.v(74) " "Inferred latch for \"ip_header\[3\]\[29\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075530 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[3\]\[30\] ipsend.v(74) " "Inferred latch for \"ip_header\[3\]\[30\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075530 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[3\]\[31\] ipsend.v(74) " "Inferred latch for \"ip_header\[3\]\[31\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075530 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[4\]\[0\] ipsend.v(74) " "Inferred latch for \"ip_header\[4\]\[0\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075530 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[4\]\[1\] ipsend.v(74) " "Inferred latch for \"ip_header\[4\]\[1\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075530 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[4\]\[2\] ipsend.v(74) " "Inferred latch for \"ip_header\[4\]\[2\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075530 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[4\]\[3\] ipsend.v(74) " "Inferred latch for \"ip_header\[4\]\[3\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075530 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[4\]\[4\] ipsend.v(74) " "Inferred latch for \"ip_header\[4\]\[4\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075530 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[4\]\[5\] ipsend.v(74) " "Inferred latch for \"ip_header\[4\]\[5\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075530 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[4\]\[6\] ipsend.v(74) " "Inferred latch for \"ip_header\[4\]\[6\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075531 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[4\]\[7\] ipsend.v(74) " "Inferred latch for \"ip_header\[4\]\[7\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075531 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[4\]\[8\] ipsend.v(74) " "Inferred latch for \"ip_header\[4\]\[8\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075531 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[4\]\[9\] ipsend.v(74) " "Inferred latch for \"ip_header\[4\]\[9\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075531 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[4\]\[10\] ipsend.v(74) " "Inferred latch for \"ip_header\[4\]\[10\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075531 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[4\]\[11\] ipsend.v(74) " "Inferred latch for \"ip_header\[4\]\[11\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075531 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[4\]\[12\] ipsend.v(74) " "Inferred latch for \"ip_header\[4\]\[12\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075531 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[4\]\[13\] ipsend.v(74) " "Inferred latch for \"ip_header\[4\]\[13\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075531 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[4\]\[14\] ipsend.v(74) " "Inferred latch for \"ip_header\[4\]\[14\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075531 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[4\]\[15\] ipsend.v(74) " "Inferred latch for \"ip_header\[4\]\[15\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075531 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[4\]\[16\] ipsend.v(74) " "Inferred latch for \"ip_header\[4\]\[16\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075531 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[4\]\[17\] ipsend.v(74) " "Inferred latch for \"ip_header\[4\]\[17\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075531 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[4\]\[18\] ipsend.v(74) " "Inferred latch for \"ip_header\[4\]\[18\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075531 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[4\]\[19\] ipsend.v(74) " "Inferred latch for \"ip_header\[4\]\[19\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075531 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[4\]\[20\] ipsend.v(74) " "Inferred latch for \"ip_header\[4\]\[20\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075531 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[4\]\[21\] ipsend.v(74) " "Inferred latch for \"ip_header\[4\]\[21\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075531 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[4\]\[22\] ipsend.v(74) " "Inferred latch for \"ip_header\[4\]\[22\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075531 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[4\]\[23\] ipsend.v(74) " "Inferred latch for \"ip_header\[4\]\[23\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075531 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[4\]\[24\] ipsend.v(74) " "Inferred latch for \"ip_header\[4\]\[24\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075531 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[4\]\[25\] ipsend.v(74) " "Inferred latch for \"ip_header\[4\]\[25\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075531 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[4\]\[26\] ipsend.v(74) " "Inferred latch for \"ip_header\[4\]\[26\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075531 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[4\]\[27\] ipsend.v(74) " "Inferred latch for \"ip_header\[4\]\[27\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075531 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[4\]\[28\] ipsend.v(74) " "Inferred latch for \"ip_header\[4\]\[28\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075531 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[4\]\[29\] ipsend.v(74) " "Inferred latch for \"ip_header\[4\]\[29\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075531 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[4\]\[30\] ipsend.v(74) " "Inferred latch for \"ip_header\[4\]\[30\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075531 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[4\]\[31\] ipsend.v(74) " "Inferred latch for \"ip_header\[4\]\[31\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075532 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[5\]\[0\] ipsend.v(74) " "Inferred latch for \"ip_header\[5\]\[0\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075532 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[5\]\[1\] ipsend.v(74) " "Inferred latch for \"ip_header\[5\]\[1\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075532 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[5\]\[2\] ipsend.v(74) " "Inferred latch for \"ip_header\[5\]\[2\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075532 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[5\]\[3\] ipsend.v(74) " "Inferred latch for \"ip_header\[5\]\[3\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075532 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[5\]\[4\] ipsend.v(74) " "Inferred latch for \"ip_header\[5\]\[4\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075532 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[5\]\[5\] ipsend.v(74) " "Inferred latch for \"ip_header\[5\]\[5\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075532 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[5\]\[6\] ipsend.v(74) " "Inferred latch for \"ip_header\[5\]\[6\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075532 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[5\]\[7\] ipsend.v(74) " "Inferred latch for \"ip_header\[5\]\[7\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075532 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[5\]\[8\] ipsend.v(74) " "Inferred latch for \"ip_header\[5\]\[8\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075532 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[5\]\[9\] ipsend.v(74) " "Inferred latch for \"ip_header\[5\]\[9\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075532 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[5\]\[10\] ipsend.v(74) " "Inferred latch for \"ip_header\[5\]\[10\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075532 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[5\]\[11\] ipsend.v(74) " "Inferred latch for \"ip_header\[5\]\[11\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075532 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[5\]\[12\] ipsend.v(74) " "Inferred latch for \"ip_header\[5\]\[12\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075532 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[5\]\[13\] ipsend.v(74) " "Inferred latch for \"ip_header\[5\]\[13\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075532 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[5\]\[14\] ipsend.v(74) " "Inferred latch for \"ip_header\[5\]\[14\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075532 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[5\]\[15\] ipsend.v(74) " "Inferred latch for \"ip_header\[5\]\[15\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075532 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[5\]\[16\] ipsend.v(74) " "Inferred latch for \"ip_header\[5\]\[16\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075532 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[5\]\[17\] ipsend.v(74) " "Inferred latch for \"ip_header\[5\]\[17\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075532 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[5\]\[18\] ipsend.v(74) " "Inferred latch for \"ip_header\[5\]\[18\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075532 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[5\]\[19\] ipsend.v(74) " "Inferred latch for \"ip_header\[5\]\[19\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075532 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[5\]\[20\] ipsend.v(74) " "Inferred latch for \"ip_header\[5\]\[20\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075532 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[5\]\[21\] ipsend.v(74) " "Inferred latch for \"ip_header\[5\]\[21\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075532 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[5\]\[22\] ipsend.v(74) " "Inferred latch for \"ip_header\[5\]\[22\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075532 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[5\]\[23\] ipsend.v(74) " "Inferred latch for \"ip_header\[5\]\[23\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075532 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[5\]\[24\] ipsend.v(74) " "Inferred latch for \"ip_header\[5\]\[24\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075532 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[5\]\[25\] ipsend.v(74) " "Inferred latch for \"ip_header\[5\]\[25\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075533 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[5\]\[26\] ipsend.v(74) " "Inferred latch for \"ip_header\[5\]\[26\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075533 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[5\]\[27\] ipsend.v(74) " "Inferred latch for \"ip_header\[5\]\[27\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075533 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[5\]\[28\] ipsend.v(74) " "Inferred latch for \"ip_header\[5\]\[28\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075533 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[5\]\[29\] ipsend.v(74) " "Inferred latch for \"ip_header\[5\]\[29\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075533 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[5\]\[30\] ipsend.v(74) " "Inferred latch for \"ip_header\[5\]\[30\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075533 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[5\]\[31\] ipsend.v(74) " "Inferred latch for \"ip_header\[5\]\[31\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075533 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[6\]\[0\] ipsend.v(74) " "Inferred latch for \"ip_header\[6\]\[0\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075533 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[6\]\[1\] ipsend.v(74) " "Inferred latch for \"ip_header\[6\]\[1\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075533 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[6\]\[2\] ipsend.v(74) " "Inferred latch for \"ip_header\[6\]\[2\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075533 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[6\]\[3\] ipsend.v(74) " "Inferred latch for \"ip_header\[6\]\[3\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075533 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[6\]\[4\] ipsend.v(74) " "Inferred latch for \"ip_header\[6\]\[4\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075533 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[6\]\[5\] ipsend.v(74) " "Inferred latch for \"ip_header\[6\]\[5\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075533 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[6\]\[6\] ipsend.v(74) " "Inferred latch for \"ip_header\[6\]\[6\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075533 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[6\]\[7\] ipsend.v(74) " "Inferred latch for \"ip_header\[6\]\[7\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075533 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[6\]\[8\] ipsend.v(74) " "Inferred latch for \"ip_header\[6\]\[8\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075533 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[6\]\[9\] ipsend.v(74) " "Inferred latch for \"ip_header\[6\]\[9\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075533 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[6\]\[10\] ipsend.v(74) " "Inferred latch for \"ip_header\[6\]\[10\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075533 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[6\]\[11\] ipsend.v(74) " "Inferred latch for \"ip_header\[6\]\[11\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075533 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[6\]\[12\] ipsend.v(74) " "Inferred latch for \"ip_header\[6\]\[12\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075533 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[6\]\[13\] ipsend.v(74) " "Inferred latch for \"ip_header\[6\]\[13\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075533 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[6\]\[14\] ipsend.v(74) " "Inferred latch for \"ip_header\[6\]\[14\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075533 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[6\]\[15\] ipsend.v(74) " "Inferred latch for \"ip_header\[6\]\[15\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075533 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[6\]\[16\] ipsend.v(74) " "Inferred latch for \"ip_header\[6\]\[16\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075534 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[6\]\[17\] ipsend.v(74) " "Inferred latch for \"ip_header\[6\]\[17\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075534 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[6\]\[18\] ipsend.v(74) " "Inferred latch for \"ip_header\[6\]\[18\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075534 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[6\]\[19\] ipsend.v(74) " "Inferred latch for \"ip_header\[6\]\[19\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075534 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[6\]\[20\] ipsend.v(74) " "Inferred latch for \"ip_header\[6\]\[20\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075534 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[6\]\[21\] ipsend.v(74) " "Inferred latch for \"ip_header\[6\]\[21\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075534 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[6\]\[22\] ipsend.v(74) " "Inferred latch for \"ip_header\[6\]\[22\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075534 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[6\]\[23\] ipsend.v(74) " "Inferred latch for \"ip_header\[6\]\[23\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075534 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[6\]\[24\] ipsend.v(74) " "Inferred latch for \"ip_header\[6\]\[24\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075534 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[6\]\[25\] ipsend.v(74) " "Inferred latch for \"ip_header\[6\]\[25\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075534 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[6\]\[26\] ipsend.v(74) " "Inferred latch for \"ip_header\[6\]\[26\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075534 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[6\]\[27\] ipsend.v(74) " "Inferred latch for \"ip_header\[6\]\[27\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075534 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[6\]\[28\] ipsend.v(74) " "Inferred latch for \"ip_header\[6\]\[28\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075534 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[6\]\[29\] ipsend.v(74) " "Inferred latch for \"ip_header\[6\]\[29\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075534 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[6\]\[30\] ipsend.v(74) " "Inferred latch for \"ip_header\[6\]\[30\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075534 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[6\]\[31\] ipsend.v(74) " "Inferred latch for \"ip_header\[6\]\[31\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075534 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[7\]\[0\] ipsend.v(74) " "Inferred latch for \"ip_header\[7\]\[0\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075534 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[7\]\[1\] ipsend.v(74) " "Inferred latch for \"ip_header\[7\]\[1\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075534 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[7\]\[2\] ipsend.v(74) " "Inferred latch for \"ip_header\[7\]\[2\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075534 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[7\]\[3\] ipsend.v(74) " "Inferred latch for \"ip_header\[7\]\[3\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075534 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[7\]\[4\] ipsend.v(74) " "Inferred latch for \"ip_header\[7\]\[4\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075534 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[7\]\[5\] ipsend.v(74) " "Inferred latch for \"ip_header\[7\]\[5\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075534 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[7\]\[6\] ipsend.v(74) " "Inferred latch for \"ip_header\[7\]\[6\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075534 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[7\]\[7\] ipsend.v(74) " "Inferred latch for \"ip_header\[7\]\[7\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075534 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[7\]\[8\] ipsend.v(74) " "Inferred latch for \"ip_header\[7\]\[8\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075534 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[7\]\[9\] ipsend.v(74) " "Inferred latch for \"ip_header\[7\]\[9\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075535 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[7\]\[10\] ipsend.v(74) " "Inferred latch for \"ip_header\[7\]\[10\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075535 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[7\]\[11\] ipsend.v(74) " "Inferred latch for \"ip_header\[7\]\[11\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075535 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[7\]\[12\] ipsend.v(74) " "Inferred latch for \"ip_header\[7\]\[12\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075535 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[7\]\[13\] ipsend.v(74) " "Inferred latch for \"ip_header\[7\]\[13\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075535 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[7\]\[14\] ipsend.v(74) " "Inferred latch for \"ip_header\[7\]\[14\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075535 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[7\]\[15\] ipsend.v(74) " "Inferred latch for \"ip_header\[7\]\[15\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075535 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[7\]\[16\] ipsend.v(74) " "Inferred latch for \"ip_header\[7\]\[16\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075535 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[7\]\[17\] ipsend.v(74) " "Inferred latch for \"ip_header\[7\]\[17\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075535 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[7\]\[18\] ipsend.v(74) " "Inferred latch for \"ip_header\[7\]\[18\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075535 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[7\]\[19\] ipsend.v(74) " "Inferred latch for \"ip_header\[7\]\[19\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075535 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[7\]\[20\] ipsend.v(74) " "Inferred latch for \"ip_header\[7\]\[20\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075535 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[7\]\[21\] ipsend.v(74) " "Inferred latch for \"ip_header\[7\]\[21\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075535 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[7\]\[22\] ipsend.v(74) " "Inferred latch for \"ip_header\[7\]\[22\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075535 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[7\]\[23\] ipsend.v(74) " "Inferred latch for \"ip_header\[7\]\[23\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075535 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[7\]\[24\] ipsend.v(74) " "Inferred latch for \"ip_header\[7\]\[24\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075535 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[7\]\[25\] ipsend.v(74) " "Inferred latch for \"ip_header\[7\]\[25\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075535 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[7\]\[26\] ipsend.v(74) " "Inferred latch for \"ip_header\[7\]\[26\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075535 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[7\]\[27\] ipsend.v(74) " "Inferred latch for \"ip_header\[7\]\[27\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075535 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[7\]\[28\] ipsend.v(74) " "Inferred latch for \"ip_header\[7\]\[28\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075535 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[7\]\[29\] ipsend.v(74) " "Inferred latch for \"ip_header\[7\]\[29\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075535 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[7\]\[30\] ipsend.v(74) " "Inferred latch for \"ip_header\[7\]\[30\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075535 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[7\]\[31\] ipsend.v(74) " "Inferred latch for \"ip_header\[7\]\[31\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075535 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[8\]\[0\] ipsend.v(74) " "Inferred latch for \"ip_header\[8\]\[0\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075535 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[8\]\[1\] ipsend.v(74) " "Inferred latch for \"ip_header\[8\]\[1\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075536 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[8\]\[2\] ipsend.v(74) " "Inferred latch for \"ip_header\[8\]\[2\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075536 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[8\]\[3\] ipsend.v(74) " "Inferred latch for \"ip_header\[8\]\[3\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075536 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[8\]\[4\] ipsend.v(74) " "Inferred latch for \"ip_header\[8\]\[4\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075536 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[8\]\[5\] ipsend.v(74) " "Inferred latch for \"ip_header\[8\]\[5\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075536 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[8\]\[6\] ipsend.v(74) " "Inferred latch for \"ip_header\[8\]\[6\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075536 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[8\]\[7\] ipsend.v(74) " "Inferred latch for \"ip_header\[8\]\[7\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075536 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[8\]\[8\] ipsend.v(74) " "Inferred latch for \"ip_header\[8\]\[8\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075536 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[8\]\[9\] ipsend.v(74) " "Inferred latch for \"ip_header\[8\]\[9\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075536 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[8\]\[10\] ipsend.v(74) " "Inferred latch for \"ip_header\[8\]\[10\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075536 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[8\]\[11\] ipsend.v(74) " "Inferred latch for \"ip_header\[8\]\[11\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075536 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[8\]\[12\] ipsend.v(74) " "Inferred latch for \"ip_header\[8\]\[12\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075536 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[8\]\[13\] ipsend.v(74) " "Inferred latch for \"ip_header\[8\]\[13\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075536 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[8\]\[14\] ipsend.v(74) " "Inferred latch for \"ip_header\[8\]\[14\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075536 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[8\]\[15\] ipsend.v(74) " "Inferred latch for \"ip_header\[8\]\[15\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075536 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[8\]\[16\] ipsend.v(74) " "Inferred latch for \"ip_header\[8\]\[16\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075536 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[8\]\[17\] ipsend.v(74) " "Inferred latch for \"ip_header\[8\]\[17\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075536 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[8\]\[18\] ipsend.v(74) " "Inferred latch for \"ip_header\[8\]\[18\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075536 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[8\]\[19\] ipsend.v(74) " "Inferred latch for \"ip_header\[8\]\[19\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075536 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[8\]\[20\] ipsend.v(74) " "Inferred latch for \"ip_header\[8\]\[20\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075536 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[8\]\[21\] ipsend.v(74) " "Inferred latch for \"ip_header\[8\]\[21\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075536 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[8\]\[22\] ipsend.v(74) " "Inferred latch for \"ip_header\[8\]\[22\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075536 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[8\]\[23\] ipsend.v(74) " "Inferred latch for \"ip_header\[8\]\[23\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075536 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[8\]\[24\] ipsend.v(74) " "Inferred latch for \"ip_header\[8\]\[24\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075536 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[8\]\[25\] ipsend.v(74) " "Inferred latch for \"ip_header\[8\]\[25\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075536 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[8\]\[26\] ipsend.v(74) " "Inferred latch for \"ip_header\[8\]\[26\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075536 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[8\]\[27\] ipsend.v(74) " "Inferred latch for \"ip_header\[8\]\[27\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075537 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[8\]\[28\] ipsend.v(74) " "Inferred latch for \"ip_header\[8\]\[28\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075537 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[8\]\[29\] ipsend.v(74) " "Inferred latch for \"ip_header\[8\]\[29\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075537 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[8\]\[30\] ipsend.v(74) " "Inferred latch for \"ip_header\[8\]\[30\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075537 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[8\]\[31\] ipsend.v(74) " "Inferred latch for \"ip_header\[8\]\[31\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075537 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[9\]\[0\] ipsend.v(74) " "Inferred latch for \"ip_header\[9\]\[0\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075537 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[9\]\[1\] ipsend.v(74) " "Inferred latch for \"ip_header\[9\]\[1\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075537 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[9\]\[2\] ipsend.v(74) " "Inferred latch for \"ip_header\[9\]\[2\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075537 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[9\]\[3\] ipsend.v(74) " "Inferred latch for \"ip_header\[9\]\[3\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075537 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[9\]\[4\] ipsend.v(74) " "Inferred latch for \"ip_header\[9\]\[4\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075537 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[9\]\[5\] ipsend.v(74) " "Inferred latch for \"ip_header\[9\]\[5\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075537 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[9\]\[6\] ipsend.v(74) " "Inferred latch for \"ip_header\[9\]\[6\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075537 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[9\]\[7\] ipsend.v(74) " "Inferred latch for \"ip_header\[9\]\[7\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075537 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[9\]\[8\] ipsend.v(74) " "Inferred latch for \"ip_header\[9\]\[8\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075537 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[9\]\[9\] ipsend.v(74) " "Inferred latch for \"ip_header\[9\]\[9\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075537 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[9\]\[10\] ipsend.v(74) " "Inferred latch for \"ip_header\[9\]\[10\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075537 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[9\]\[11\] ipsend.v(74) " "Inferred latch for \"ip_header\[9\]\[11\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075537 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[9\]\[12\] ipsend.v(74) " "Inferred latch for \"ip_header\[9\]\[12\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075537 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[9\]\[13\] ipsend.v(74) " "Inferred latch for \"ip_header\[9\]\[13\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075537 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[9\]\[14\] ipsend.v(74) " "Inferred latch for \"ip_header\[9\]\[14\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075537 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[9\]\[15\] ipsend.v(74) " "Inferred latch for \"ip_header\[9\]\[15\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190075537 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fre_meter SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|fre_meter:fre_meter_inst00 " "Elaborating entity \"fre_meter\" for hierarchy \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|fre_meter:fre_meter_inst00\"" {  } { { "src/sources/peripheral/webcamera/Ethernet/TCP.v" "fre_meter_inst00" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/TCP.v" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190075540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_RX_FIFO SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst " "Elaborating entity \"Eth_RX_FIFO\" for hierarchy \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\"" {  } { { "src/sources/peripheral/webcamera/Ethernet/TCP.v" "Eth_RX_FIFO_inst" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/TCP.v" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190075552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\"" {  } { { "src/sources/peripheral/webcamera/IP/Eth_RX_FIFO.v" "dcfifo_component" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/Eth_RX_FIFO.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190076135 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\"" {  } { { "src/sources/peripheral/webcamera/IP/Eth_RX_FIFO.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/Eth_RX_FIFO.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190076246 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190076246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 65536 " "Parameter \"lpm_numwords\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190076246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190076246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190076246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190076246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 16 " "Parameter \"lpm_widthu\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190076246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190076246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190076246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190076246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190076246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190076246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190076246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190076246 ""}  } { { "src/sources/peripheral/webcamera/IP/Eth_RX_FIFO.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/Eth_RX_FIFO.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653190076246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_i3m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_i3m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_i3m1 " "Found entity 1: dcfifo_i3m1" {  } { { "db/dcfifo_i3m1.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_i3m1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190076424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190076424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_i3m1 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated " "Elaborating entity \"dcfifo_i3m1\" for hierarchy \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "g:/software/quartusprimestd/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190076428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_dib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_dib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_dib " "Found entity 1: a_gray2bin_dib" {  } { { "db/a_gray2bin_dib.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/a_gray2bin_dib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190076467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190076467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_dib SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|a_gray2bin_dib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_dib\" for hierarchy \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|a_gray2bin_dib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_i3m1.tdf" "rdptr_g_gray2bin" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_i3m1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190076473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_c77.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_c77.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_c77 " "Found entity 1: a_graycounter_c77" {  } { { "db/a_graycounter_c77.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/a_graycounter_c77.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190076583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190076583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_c77 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|a_graycounter_c77:rdptr_g1p " "Elaborating entity \"a_graycounter_c77\" for hierarchy \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|a_graycounter_c77:rdptr_g1p\"" {  } { { "db/dcfifo_i3m1.tdf" "rdptr_g1p" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_i3m1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190076588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_8lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_8lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_8lc " "Found entity 1: a_graycounter_8lc" {  } { { "db/a_graycounter_8lc.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/a_graycounter_8lc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190076886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190076886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_8lc SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|a_graycounter_8lc:wrptr_g1p " "Elaborating entity \"a_graycounter_8lc\" for hierarchy \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|a_graycounter_8lc:wrptr_g1p\"" {  } { { "db/dcfifo_i3m1.tdf" "wrptr_g1p" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_i3m1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190076889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mv61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mv61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mv61 " "Found entity 1: altsyncram_mv61" {  } { { "db/altsyncram_mv61.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/altsyncram_mv61.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190076973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190076973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mv61 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|altsyncram_mv61:fifo_ram " "Elaborating entity \"altsyncram_mv61\" for hierarchy \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|altsyncram_mv61:fifo_ram\"" {  } { { "db/dcfifo_i3m1.tdf" "fifo_ram" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_i3m1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190076977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_i87.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_i87.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_i87 " "Found entity 1: decode_i87" {  } { { "db/decode_i87.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/decode_i87.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190077084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190077084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_i87 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|altsyncram_mv61:fifo_ram\|decode_i87:decode14 " "Elaborating entity \"decode_i87\" for hierarchy \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|altsyncram_mv61:fifo_ram\|decode_i87:decode14\"" {  } { { "db/altsyncram_mv61.tdf" "decode14" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/altsyncram_mv61.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190077089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_238.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_238.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_238 " "Found entity 1: mux_238" {  } { { "db/mux_238.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/mux_238.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190077174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190077174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_238 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|altsyncram_mv61:fifo_ram\|mux_238:mux15 " "Elaborating entity \"mux_238\" for hierarchy \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|altsyncram_mv61:fifo_ram\|mux_238:mux15\"" {  } { { "db/altsyncram_mv61.tdf" "mux15" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/altsyncram_mv61.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190077182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ve9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ve9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ve9 " "Found entity 1: dffpipe_ve9" {  } { { "db/dffpipe_ve9.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dffpipe_ve9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190077233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190077233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ve9 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|dffpipe_ve9:rs_brp " "Elaborating entity \"dffpipe_ve9\" for hierarchy \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|dffpipe_ve9:rs_brp\"" {  } { { "db/dcfifo_i3m1.tdf" "rs_brp" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_i3m1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190077237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_fpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_fpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_fpl " "Found entity 1: alt_synch_pipe_fpl" {  } { { "db/alt_synch_pipe_fpl.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/alt_synch_pipe_fpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190077325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190077325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_fpl SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|alt_synch_pipe_fpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_fpl\" for hierarchy \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|alt_synch_pipe_fpl:rs_dgwp\"" {  } { { "db/dcfifo_i3m1.tdf" "rs_dgwp" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_i3m1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190077334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0f9 " "Found entity 1: dffpipe_0f9" {  } { { "db/dffpipe_0f9.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dffpipe_0f9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190077370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190077370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0f9 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|alt_synch_pipe_fpl:rs_dgwp\|dffpipe_0f9:dffpipe17 " "Elaborating entity \"dffpipe_0f9\" for hierarchy \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|alt_synch_pipe_fpl:rs_dgwp\|dffpipe_0f9:dffpipe17\"" {  } { { "db/alt_synch_pipe_fpl.tdf" "dffpipe17" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/alt_synch_pipe_fpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190077383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_gpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_gpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_gpl " "Found entity 1: alt_synch_pipe_gpl" {  } { { "db/alt_synch_pipe_gpl.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/alt_synch_pipe_gpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190077447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190077447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_gpl SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|alt_synch_pipe_gpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_gpl\" for hierarchy \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|alt_synch_pipe_gpl:ws_dgrp\"" {  } { { "db/dcfifo_i3m1.tdf" "ws_dgrp" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_i3m1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190077453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1f9 " "Found entity 1: dffpipe_1f9" {  } { { "db/dffpipe_1f9.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dffpipe_1f9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190077498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190077498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1f9 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|alt_synch_pipe_gpl:ws_dgrp\|dffpipe_1f9:dffpipe20 " "Elaborating entity \"dffpipe_1f9\" for hierarchy \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|alt_synch_pipe_gpl:ws_dgrp\|dffpipe_1f9:dffpipe20\"" {  } { { "db/alt_synch_pipe_gpl.tdf" "dffpipe20" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/alt_synch_pipe_gpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190077504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_u76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_u76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_u76 " "Found entity 1: cmpr_u76" {  } { { "db/cmpr_u76.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/cmpr_u76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190077607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190077607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_u76 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|cmpr_u76:rdempty_eq_comp " "Elaborating entity \"cmpr_u76\" for hierarchy \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|cmpr_u76:rdempty_eq_comp\"" {  } { { "db/dcfifo_i3m1.tdf" "rdempty_eq_comp" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_i3m1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190077611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iprecieve SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst " "Elaborating entity \"iprecieve\" for hierarchy \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\"" {  } { { "src/sources/peripheral/webcamera/Ethernet/TCP.v" "iprecieve_inst" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/TCP.v" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190077653 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 iprecieve.v(164) " "Verilog HDL assignment warning at iprecieve.v(164): truncated value with size 32 to match size of target (16)" {  } { { "src/sources/peripheral/webcamera/Ethernet/iprecieve.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/iprecieve.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653190077687 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|iprecieve:iprecieve_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_counter SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst " "Elaborating entity \"frequency_counter\" for hierarchy \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\"" {  } { { "src/sources/peripheral/webcamera/Ethernet/TCP.v" "frequency_counter_inst" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/TCP.v" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190077691 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 frequency_counter.v(112) " "Verilog HDL assignment warning at frequency_counter.v(112): truncated value with size 20 to match size of target (4)" {  } { { "src/sources/peripheral/webcamera/frequency_counter.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/frequency_counter.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653190077706 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|frequency_counter:frequency_counter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 frequency_counter.v(118) " "Verilog HDL assignment warning at frequency_counter.v(118): truncated value with size 20 to match size of target (4)" {  } { { "src/sources/peripheral/webcamera/frequency_counter.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/frequency_counter.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653190077706 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|frequency_counter:frequency_counter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 frequency_counter.v(124) " "Verilog HDL assignment warning at frequency_counter.v(124): truncated value with size 20 to match size of target (4)" {  } { { "src/sources/peripheral/webcamera/frequency_counter.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/frequency_counter.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653190077706 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|frequency_counter:frequency_counter_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Array\[10\] 0 frequency_counter.v(56) " "Net \"Array\[10\]\" at frequency_counter.v(56) has no driver or initial value, using a default initial value '0'" {  } { { "src/sources/peripheral/webcamera/frequency_counter.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/frequency_counter.v" 56 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1653190077706 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|frequency_counter:frequency_counter_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jpeg_core SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst " "Elaborating entity \"jpeg_core\" for hierarchy \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\"" {  } { { "src/sources/peripheral/webcamera/SmartCamera.v" "jpeg_core_inst" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190077712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jpeg_input SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_input:u_jpeg_input " "Elaborating entity \"jpeg_input\" for hierarchy \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_input:u_jpeg_input\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_core.v" "u_jpeg_input" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_core.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190077727 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "img_precision_q jpeg_input.v(377) " "Verilog HDL or VHDL warning at jpeg_input.v(377): object \"img_precision_q\" assigned a value but never read" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_input.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_input.v" 377 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653190077741 "|CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_input:u_jpeg_input"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jpeg_dht SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_dht:u_jpeg_dht " "Elaborating entity \"jpeg_dht\" for hierarchy \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_dht:u_jpeg_dht\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_core.v" "u_jpeg_dht" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_core.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190077743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jpeg_dht_std_y_dc SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_dht:u_jpeg_dht\|jpeg_dht_std_y_dc:u_fixed_y_dc " "Elaborating entity \"jpeg_dht_std_y_dc\" for hierarchy \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_dht:u_jpeg_dht\|jpeg_dht_std_y_dc:u_fixed_y_dc\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_dht.v" "u_fixed_y_dc" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_dht.v" 741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190077757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jpeg_dht_std_y_ac SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_dht:u_jpeg_dht\|jpeg_dht_std_y_ac:u_fixed_y_ac " "Elaborating entity \"jpeg_dht_std_y_ac\" for hierarchy \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_dht:u_jpeg_dht\|jpeg_dht_std_y_ac:u_fixed_y_ac\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_dht.v" "u_fixed_y_ac" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_dht.v" 755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190077772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jpeg_dht_std_cx_dc SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_dht:u_jpeg_dht\|jpeg_dht_std_cx_dc:u_fixed_cx_dc " "Elaborating entity \"jpeg_dht_std_cx_dc\" for hierarchy \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_dht:u_jpeg_dht\|jpeg_dht_std_cx_dc:u_fixed_cx_dc\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_dht.v" "u_fixed_cx_dc" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_dht.v" 769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190077791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jpeg_dht_std_cx_ac SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_dht:u_jpeg_dht\|jpeg_dht_std_cx_ac:u_fixed_cx_ac " "Elaborating entity \"jpeg_dht_std_cx_ac\" for hierarchy \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_dht:u_jpeg_dht\|jpeg_dht_std_cx_ac:u_fixed_cx_ac\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_dht.v" "u_fixed_cx_ac" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_dht.v" 783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190077831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jpeg_idct SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct " "Elaborating entity \"jpeg_idct\" for hierarchy \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_core.v" "u_jpeg_idct" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_core.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190077864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jpeg_idct_ram SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_ram:u_input " "Elaborating entity \"jpeg_idct_ram\" for hierarchy \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_ram:u_input\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct.v" "u_input" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190077877 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 jpeg_idct_ram.v(370) " "Verilog HDL assignment warning at jpeg_idct_ram.v(370): truncated value with size 32 to match size of target (4)" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram.v" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653190077899 "|CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_ram:u_input"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 jpeg_idct_ram.v(371) " "Verilog HDL assignment warning at jpeg_idct_ram.v(371): truncated value with size 32 to match size of target (4)" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram.v" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653190077899 "|CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_ram:u_input"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 jpeg_idct_ram.v(373) " "Verilog HDL assignment warning at jpeg_idct_ram.v(373): truncated value with size 32 to match size of target (4)" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram.v" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653190077899 "|CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_ram:u_input"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 jpeg_idct_ram.v(374) " "Verilog HDL assignment warning at jpeg_idct_ram.v(374): truncated value with size 32 to match size of target (4)" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram.v" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653190077899 "|CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_ram:u_input"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 jpeg_idct_ram.v(375) " "Verilog HDL assignment warning at jpeg_idct_ram.v(375): truncated value with size 32 to match size of target (4)" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram.v" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653190077900 "|CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_ram:u_input"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 jpeg_idct_ram.v(376) " "Verilog HDL assignment warning at jpeg_idct_ram.v(376): truncated value with size 32 to match size of target (4)" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram.v" 376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653190077900 "|CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_ram:u_input"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 jpeg_idct_ram.v(377) " "Verilog HDL assignment warning at jpeg_idct_ram.v(377): truncated value with size 32 to match size of target (4)" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram.v" 377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653190077900 "|CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_ram:u_input"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jpeg_idct_ram_dp SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_ram:u_input\|jpeg_idct_ram_dp:u_ram0 " "Elaborating entity \"jpeg_idct_ram_dp\" for hierarchy \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_ram:u_input\|jpeg_idct_ram_dp:u_ram0\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram.v" "u_ram0" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190077902 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data0_o jpeg_idct_ram_dp.v(49) " "Output port \"data0_o\" at jpeg_idct_ram_dp.v(49) has no driver" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram_dp.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram_dp.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653190077923 "|CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_ram:u_input|jpeg_idct_ram_dp:u_ram0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_ram:u_input\|jpeg_idct_ram_dp:u_ram0\|altsyncram:ram\[0\]\[15\]__1 " "Elaborating entity \"altsyncram\" for hierarchy \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_ram:u_input\|jpeg_idct_ram_dp:u_ram0\|altsyncram:ram\[0\]\[15\]__1\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190077937 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_ram:u_input\|jpeg_idct_ram_dp:u_ram0\|altsyncram:ram\[0\]\[15\]__1 " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_ram:u_input\|jpeg_idct_ram_dp:u_ram0\|altsyncram:ram\[0\]\[15\]__1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190077950 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_ram:u_input\|jpeg_idct_ram_dp:u_ram0\|altsyncram:ram\[0\]\[15\]__1 " "Instantiated megafunction \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_ram:u_input\|jpeg_idct_ram_dp:u_ram0\|altsyncram:ram\[0\]\[15\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190077950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190077950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190077950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190077950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190077950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190077950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190077950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190077950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190077950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190077950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190077950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190077950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190077950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190077950 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653190077950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40d1 " "Found entity 1: altsyncram_40d1" {  } { { "db/altsyncram_40d1.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/altsyncram_40d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190078031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190078031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_40d1 SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_ram:u_input\|jpeg_idct_ram_dp:u_ram0\|altsyncram:ram\[0\]\[15\]__1\|altsyncram_40d1:auto_generated " "Elaborating entity \"altsyncram_40d1\" for hierarchy \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_ram:u_input\|jpeg_idct_ram_dp:u_ram0\|altsyncram:ram\[0\]\[15\]__1\|altsyncram_40d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "g:/software/quartusprimestd/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190078033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jpeg_idct_x SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_x:u_idct_x " "Elaborating entity \"jpeg_idct_x\" for hierarchy \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_x:u_idct_x\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct.v" "u_idct_x" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190078170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jpeg_idct_transpose SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_transpose:u_transpose " "Elaborating entity \"jpeg_idct_transpose\" for hierarchy \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_transpose:u_transpose\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct.v" "u_transpose" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190078200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jpeg_idct_transpose_ram SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_transpose:u_transpose\|jpeg_idct_transpose_ram:u_ram0 " "Elaborating entity \"jpeg_idct_transpose_ram\" for hierarchy \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_transpose:u_transpose\|jpeg_idct_transpose_ram:u_ram0\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_transpose.v" "u_ram0" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_transpose.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190078234 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "ram_read0_q jpeg_idct_transpose_ram.v(61) " "Verilog HDL warning at jpeg_idct_transpose_ram.v(61): object ram_read0_q used but never assigned" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_transpose_ram.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_transpose_ram.v" 61 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1653190078253 "|CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_transpose:u_transpose|jpeg_idct_transpose_ram:u_ram0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram_read0_q 0 jpeg_idct_transpose_ram.v(61) " "Net \"ram_read0_q\" at jpeg_idct_transpose_ram.v(61) has no driver or initial value, using a default initial value '0'" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_transpose_ram.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_transpose_ram.v" 61 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1653190078253 "|CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_transpose:u_transpose|jpeg_idct_transpose_ram:u_ram0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_transpose:u_transpose\|jpeg_idct_transpose_ram:u_ram0\|altsyncram:ram\[0\]\[31\]__2 " "Elaborating entity \"altsyncram\" for hierarchy \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_transpose:u_transpose\|jpeg_idct_transpose_ram:u_ram0\|altsyncram:ram\[0\]\[31\]__2\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190078267 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_transpose:u_transpose\|jpeg_idct_transpose_ram:u_ram0\|altsyncram:ram\[0\]\[31\]__2 " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_transpose:u_transpose\|jpeg_idct_transpose_ram:u_ram0\|altsyncram:ram\[0\]\[31\]__2\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190078277 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_transpose:u_transpose\|jpeg_idct_transpose_ram:u_ram0\|altsyncram:ram\[0\]\[31\]__2 " "Instantiated megafunction \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_transpose:u_transpose\|jpeg_idct_transpose_ram:u_ram0\|altsyncram:ram\[0\]\[31\]__2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190078277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190078277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190078277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190078277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190078277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190078277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190078277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190078277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190078277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190078277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190078277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190078277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190078277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190078277 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653190078277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kvc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kvc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kvc1 " "Found entity 1: altsyncram_kvc1" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/altsyncram_kvc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190078370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190078370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kvc1 SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_transpose:u_transpose\|jpeg_idct_transpose_ram:u_ram0\|altsyncram:ram\[0\]\[31\]__2\|altsyncram_kvc1:auto_generated " "Elaborating entity \"altsyncram_kvc1\" for hierarchy \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_transpose:u_transpose\|jpeg_idct_transpose_ram:u_ram0\|altsyncram:ram\[0\]\[31\]__2\|altsyncram_kvc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "g:/software/quartusprimestd/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190078371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jpeg_idct_y SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_y:u_idct_y " "Elaborating entity \"jpeg_idct_y\" for hierarchy \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_y:u_idct_y\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct.v" "u_idct_y" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190078501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jpeg_idct_fifo SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_fifo:u_id_fifo " "Elaborating entity \"jpeg_idct_fifo\" for hierarchy \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_fifo:u_id_fifo\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct.v" "u_id_fifo" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190078540 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 jpeg_idct_fifo.v(96) " "Verilog HDL assignment warning at jpeg_idct_fifo.v(96): truncated value with size 32 to match size of target (3)" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_fifo.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_fifo.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653190078556 "|CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_fifo:u_id_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 jpeg_idct_fifo.v(101) " "Verilog HDL assignment warning at jpeg_idct_fifo.v(101): truncated value with size 32 to match size of target (3)" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_fifo.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_fifo.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653190078556 "|CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_fifo:u_id_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 jpeg_idct_fifo.v(105) " "Verilog HDL assignment warning at jpeg_idct_fifo.v(105): truncated value with size 32 to match size of target (4)" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_fifo.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_fifo.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653190078556 "|CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_fifo:u_id_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 jpeg_idct_fifo.v(108) " "Verilog HDL assignment warning at jpeg_idct_fifo.v(108): truncated value with size 32 to match size of target (4)" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_fifo.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_fifo.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653190078556 "|CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_fifo:u_id_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jpeg_dqt SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_dqt:u_jpeg_dqt " "Elaborating entity \"jpeg_dqt\" for hierarchy \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_dqt:u_jpeg_dqt\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_core.v" "u_jpeg_dqt" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_core.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190078558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jpeg_output SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output " "Elaborating entity \"jpeg_output\" for hierarchy \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_core.v" "u_jpeg_output" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_core.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190078576 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 jpeg_output.v(299) " "Verilog HDL assignment warning at jpeg_output.v(299): truncated value with size 32 to match size of target (16)" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653190078594 "|CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 jpeg_output.v(300) " "Verilog HDL assignment warning at jpeg_output.v(300): truncated value with size 32 to match size of target (16)" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653190078594 "|CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jpeg_output_y_ram SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|jpeg_output_y_ram:u_ram_y " "Elaborating entity \"jpeg_output_y_ram\" for hierarchy \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|jpeg_output_y_ram:u_ram_y\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v" "u_ram_y" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190078596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jpeg_output_y_ram_ram_dp_512_9 SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|jpeg_output_y_ram:u_ram_y\|jpeg_output_y_ram_ram_dp_512_9:u_ram " "Elaborating entity \"jpeg_output_y_ram_ram_dp_512_9\" for hierarchy \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|jpeg_output_y_ram:u_ram_y\|jpeg_output_y_ram_ram_dp_512_9:u_ram\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_output_y_ram.v" "u_ram" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output_y_ram.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190078613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jpeg_output_cx_ram SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|jpeg_output_cx_ram:u_ram_cb " "Elaborating entity \"jpeg_output_cx_ram\" for hierarchy \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|jpeg_output_cx_ram:u_ram_cb\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v" "u_ram_cb" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190078625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jpeg_output_cx_ram_ram_dp_256_8 SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|jpeg_output_cx_ram:u_ram_cb\|jpeg_output_cx_ram_ram_dp_256_8:u_ram " "Elaborating entity \"jpeg_output_cx_ram_ram_dp_256_8\" for hierarchy \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|jpeg_output_cx_ram:u_ram_cb\|jpeg_output_cx_ram_ram_dp_256_8:u_ram\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_output_cx_ram.v" "u_ram" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output_cx_ram.v" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190078642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jpeg_output_fifo SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|jpeg_output_fifo:u_info " "Elaborating entity \"jpeg_output_fifo\" for hierarchy \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|jpeg_output_fifo:u_info\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v" "u_info" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190078657 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 jpeg_output_fifo.v(96) " "Verilog HDL assignment warning at jpeg_output_fifo.v(96): truncated value with size 32 to match size of target (3)" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_output_fifo.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output_fifo.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653190078671 "|CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_fifo:u_info"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 jpeg_output_fifo.v(101) " "Verilog HDL assignment warning at jpeg_output_fifo.v(101): truncated value with size 32 to match size of target (3)" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_output_fifo.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output_fifo.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653190078671 "|CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_fifo:u_info"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 jpeg_output_fifo.v(105) " "Verilog HDL assignment warning at jpeg_output_fifo.v(105): truncated value with size 32 to match size of target (4)" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_output_fifo.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output_fifo.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653190078671 "|CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_fifo:u_info"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 jpeg_output_fifo.v(108) " "Verilog HDL assignment warning at jpeg_output_fifo.v(108): truncated value with size 32 to match size of target (4)" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_output_fifo.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output_fifo.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653190078671 "|CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_fifo:u_info"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jpeg_bitbuffer SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_bitbuffer:u_jpeg_bitbuffer " "Elaborating entity \"jpeg_bitbuffer\" for hierarchy \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_bitbuffer:u_jpeg_bitbuffer\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_core.v" "u_jpeg_bitbuffer" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_core.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190078674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jpeg_mcu_proc SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_mcu_proc:u_jpeg_mcu_proc " "Elaborating entity \"jpeg_mcu_proc\" for hierarchy \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_mcu_proc:u_jpeg_mcu_proc\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_core.v" "u_jpeg_mcu_proc" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_core.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190078689 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "code_bits_q jpeg_mcu_proc.v(122) " "Verilog HDL or VHDL warning at jpeg_mcu_proc.v(122): object \"code_bits_q\" assigned a value but never read" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_mcu_proc.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_mcu_proc.v" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653190078707 "|CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_mcu_proc:u_jpeg_mcu_proc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 jpeg_mcu_proc.v(298) " "Verilog HDL assignment warning at jpeg_mcu_proc.v(298): truncated value with size 32 to match size of target (16)" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_mcu_proc.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_mcu_proc.v" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653190078707 "|CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_mcu_proc:u_jpeg_mcu_proc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jpeg_mcu_id SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_mcu_proc:u_jpeg_mcu_proc\|jpeg_mcu_id:u_id " "Elaborating entity \"jpeg_mcu_id\" for hierarchy \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_mcu_proc:u_jpeg_mcu_proc\|jpeg_mcu_id:u_id\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_mcu_proc.v" "u_id" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_mcu_proc.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190078709 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 jpeg_mcu_id.v(116) " "Verilog HDL assignment warning at jpeg_mcu_id.v(116): truncated value with size 32 to match size of target (16)" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_mcu_id.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_mcu_id.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653190078724 "|CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_mcu_proc:u_jpeg_mcu_proc|jpeg_mcu_id:u_id"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 jpeg_mcu_id.v(117) " "Verilog HDL assignment warning at jpeg_mcu_id.v(117): truncated value with size 32 to match size of target (16)" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_mcu_id.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_mcu_id.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653190078724 "|CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_mcu_proc:u_jpeg_mcu_proc|jpeg_mcu_id:u_id"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 jpeg_mcu_id.v(118) " "Verilog HDL assignment warning at jpeg_mcu_id.v(118): truncated value with size 32 to match size of target (16)" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_mcu_id.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_mcu_id.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653190078724 "|CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_mcu_proc:u_jpeg_mcu_proc|jpeg_mcu_id:u_id"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 jpeg_mcu_id.v(162) " "Verilog HDL assignment warning at jpeg_mcu_id.v(162): truncated value with size 32 to match size of target (16)" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_mcu_id.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_mcu_id.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653190078724 "|CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_mcu_proc:u_jpeg_mcu_proc|jpeg_mcu_id:u_id"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VIP_RGB888_YCbCr444 SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst " "Elaborating entity \"VIP_RGB888_YCbCr444\" for hierarchy \"SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\"" {  } { { "src/sources/peripheral/webcamera/SmartCamera.v" "VIP_RGB888_YCbCr444_inst" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190078727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_top SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst " "Elaborating entity \"sdram_top\" for hierarchy \"SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\"" {  } { { "src/sources/peripheral/webcamera/SmartCamera.v" "sdram_top_inst" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v" 490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190078745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_fifo_ctrl SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl " "Elaborating entity \"sdram_fifo_ctrl\" for hierarchy \"SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\"" {  } { { "src/sources/peripheral/webcamera/sdram/sdram_top.v" "u_sdram_fifo_ctrl" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/sdram/sdram_top.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190078757 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wr_ack_r2 sdram_fifo_ctrl.v(61) " "Verilog HDL or VHDL warning at sdram_fifo_ctrl.v(61): object \"wr_ack_r2\" assigned a value but never read" {  } { { "src/sources/peripheral/webcamera/sdram/sdram_fifo_ctrl.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/sdram/sdram_fifo_ctrl.v" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653190078770 "|CortexM3|SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "afifo_40_1024 SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_40_1024:wr_fifo " "Elaborating entity \"afifo_40_1024\" for hierarchy \"SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_40_1024:wr_fifo\"" {  } { { "src/sources/peripheral/webcamera/sdram/sdram_fifo_ctrl.v" "wr_fifo" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/sdram/sdram_fifo_ctrl.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190078779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_40_1024:wr_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_40_1024:wr_fifo\|dcfifo:dcfifo_component\"" {  } { { "src/sources/peripheral/webcamera/IP/afifo_40_1024.v" "dcfifo_component" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/afifo_40_1024.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190079165 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_40_1024:wr_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_40_1024:wr_fifo\|dcfifo:dcfifo_component\"" {  } { { "src/sources/peripheral/webcamera/IP/afifo_40_1024.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/afifo_40_1024.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190079187 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_40_1024:wr_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_40_1024:wr_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190079187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190079187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190079187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190079187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 40 " "Parameter \"lpm_width\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190079187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190079187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190079187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190079187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190079187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190079187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190079187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190079187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190079187 ""}  } { { "src/sources/peripheral/webcamera/IP/afifo_40_1024.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/afifo_40_1024.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653190079187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_0ul1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_0ul1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_0ul1 " "Found entity 1: dcfifo_0ul1" {  } { { "db/dcfifo_0ul1.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_0ul1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190079267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190079267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_0ul1 SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_40_1024:wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0ul1:auto_generated " "Elaborating entity \"dcfifo_0ul1\" for hierarchy \"SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_40_1024:wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0ul1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "g:/software/quartusprimestd/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190079269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_7ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_7ib " "Found entity 1: a_gray2bin_7ib" {  } { { "db/a_gray2bin_7ib.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/a_gray2bin_7ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190079301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190079301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_7ib SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_40_1024:wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0ul1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_7ib\" for hierarchy \"SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_40_1024:wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0ul1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_0ul1.tdf" "rdptr_g_gray2bin" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_0ul1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190079305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_677.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_677 " "Found entity 1: a_graycounter_677" {  } { { "db/a_graycounter_677.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/a_graycounter_677.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190079408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190079408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_677 SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_40_1024:wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0ul1:auto_generated\|a_graycounter_677:rdptr_g1p " "Elaborating entity \"a_graycounter_677\" for hierarchy \"SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_40_1024:wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0ul1:auto_generated\|a_graycounter_677:rdptr_g1p\"" {  } { { "db/dcfifo_0ul1.tdf" "rdptr_g1p" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_0ul1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190079411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_2lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_2lc " "Found entity 1: a_graycounter_2lc" {  } { { "db/a_graycounter_2lc.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/a_graycounter_2lc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190079496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190079496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_2lc SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_40_1024:wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0ul1:auto_generated\|a_graycounter_2lc:wrptr_g1p " "Elaborating entity \"a_graycounter_2lc\" for hierarchy \"SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_40_1024:wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0ul1:auto_generated\|a_graycounter_2lc:wrptr_g1p\"" {  } { { "db/dcfifo_0ul1.tdf" "wrptr_g1p" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_0ul1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190079500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2271.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2271.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2271 " "Found entity 1: altsyncram_2271" {  } { { "db/altsyncram_2271.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/altsyncram_2271.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190079655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190079655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2271 SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_40_1024:wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0ul1:auto_generated\|altsyncram_2271:fifo_ram " "Elaborating entity \"altsyncram_2271\" for hierarchy \"SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_40_1024:wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0ul1:auto_generated\|altsyncram_2271:fifo_ram\"" {  } { { "db/dcfifo_0ul1.tdf" "fifo_ram" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_0ul1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190079661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190079706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190079706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_40_1024:wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0ul1:auto_generated\|dffpipe_pe9:rs_brp " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_40_1024:wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0ul1:auto_generated\|dffpipe_pe9:rs_brp\"" {  } { { "db/dcfifo_0ul1.tdf" "rs_brp" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_0ul1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190079711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_9pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_9pl " "Found entity 1: alt_synch_pipe_9pl" {  } { { "db/alt_synch_pipe_9pl.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/alt_synch_pipe_9pl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190079761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190079761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_9pl SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_40_1024:wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0ul1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_9pl\" for hierarchy \"SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_40_1024:wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0ul1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp\"" {  } { { "db/dcfifo_0ul1.tdf" "rs_dgwp" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_0ul1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190079770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190079803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190079803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_40_1024:wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0ul1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp\|dffpipe_qe9:dffpipe13 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_40_1024:wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0ul1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp\|dffpipe_qe9:dffpipe13\"" {  } { { "db/alt_synch_pipe_9pl.tdf" "dffpipe13" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/alt_synch_pipe_9pl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190079809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_apl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_apl " "Found entity 1: alt_synch_pipe_apl" {  } { { "db/alt_synch_pipe_apl.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/alt_synch_pipe_apl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190079847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190079847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_apl SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_40_1024:wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0ul1:auto_generated\|alt_synch_pipe_apl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_apl\" for hierarchy \"SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_40_1024:wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0ul1:auto_generated\|alt_synch_pipe_apl:ws_dgrp\"" {  } { { "db/dcfifo_0ul1.tdf" "ws_dgrp" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_0ul1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190079851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190079878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190079878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_40_1024:wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0ul1:auto_generated\|alt_synch_pipe_apl:ws_dgrp\|dffpipe_re9:dffpipe16 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_40_1024:wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0ul1:auto_generated\|alt_synch_pipe_apl:ws_dgrp\|dffpipe_re9:dffpipe16\"" {  } { { "db/alt_synch_pipe_apl.tdf" "dffpipe16" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/alt_synch_pipe_apl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190079885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_o76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_o76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_o76 " "Found entity 1: cmpr_o76" {  } { { "db/cmpr_o76.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/cmpr_o76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190079956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190079956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_o76 SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_40_1024:wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0ul1:auto_generated\|cmpr_o76:rdempty_eq_comp " "Elaborating entity \"cmpr_o76\" for hierarchy \"SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_40_1024:wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0ul1:auto_generated\|cmpr_o76:rdempty_eq_comp\"" {  } { { "db/dcfifo_0ul1.tdf" "rdempty_eq_comp" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_0ul1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190079960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "afifo_16_1024 SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_16_1024:rd_fifo " "Elaborating entity \"afifo_16_1024\" for hierarchy \"SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_16_1024:rd_fifo\"" {  } { { "src/sources/peripheral/webcamera/sdram/sdram_fifo_ctrl.v" "rd_fifo" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/sdram/sdram_fifo_ctrl.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190080002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_16_1024:rd_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_16_1024:rd_fifo\|dcfifo:dcfifo_component\"" {  } { { "src/sources/peripheral/webcamera/IP/afifo_16_1024.v" "dcfifo_component" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/afifo_16_1024.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190080337 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_16_1024:rd_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_16_1024:rd_fifo\|dcfifo:dcfifo_component\"" {  } { { "src/sources/peripheral/webcamera/IP/afifo_16_1024.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/afifo_16_1024.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190080494 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_16_1024:rd_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_16_1024:rd_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190080494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190080494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190080494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190080494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190080494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190080494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190080494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190080494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190080494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190080494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190080494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190080494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190080494 ""}  } { { "src/sources/peripheral/webcamera/IP/afifo_16_1024.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/afifo_16_1024.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653190080494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_6ul1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_6ul1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_6ul1 " "Found entity 1: dcfifo_6ul1" {  } { { "db/dcfifo_6ul1.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_6ul1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190080565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190080565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_6ul1 SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_16_1024:rd_fifo\|dcfifo:dcfifo_component\|dcfifo_6ul1:auto_generated " "Elaborating entity \"dcfifo_6ul1\" for hierarchy \"SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_16_1024:rd_fifo\|dcfifo:dcfifo_component\|dcfifo_6ul1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "g:/software/quartusprimestd/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190080567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8271.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8271.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8271 " "Found entity 1: altsyncram_8271" {  } { { "db/altsyncram_8271.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/altsyncram_8271.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190080668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190080668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8271 SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_16_1024:rd_fifo\|dcfifo:dcfifo_component\|dcfifo_6ul1:auto_generated\|altsyncram_8271:fifo_ram " "Elaborating entity \"altsyncram_8271\" for hierarchy \"SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_16_1024:rd_fifo\|dcfifo:dcfifo_component\|dcfifo_6ul1:auto_generated\|altsyncram_8271:fifo_ram\"" {  } { { "db/dcfifo_6ul1.tdf" "fifo_ram" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_6ul1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190080671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_bpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_bpl " "Found entity 1: alt_synch_pipe_bpl" {  } { { "db/alt_synch_pipe_bpl.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/alt_synch_pipe_bpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190080712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190080712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_bpl SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_16_1024:rd_fifo\|dcfifo:dcfifo_component\|dcfifo_6ul1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_bpl\" for hierarchy \"SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_16_1024:rd_fifo\|dcfifo:dcfifo_component\|dcfifo_6ul1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp\"" {  } { { "db/dcfifo_6ul1.tdf" "rs_dgwp" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_6ul1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190080716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dffpipe_se9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190080741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190080741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_16_1024:rd_fifo\|dcfifo:dcfifo_component\|dcfifo_6ul1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp\|dffpipe_se9:dffpipe6 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_16_1024:rd_fifo\|dcfifo:dcfifo_component\|dcfifo_6ul1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp\|dffpipe_se9:dffpipe6\"" {  } { { "db/alt_synch_pipe_bpl.tdf" "dffpipe6" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/alt_synch_pipe_bpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190080747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_cpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_cpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_cpl " "Found entity 1: alt_synch_pipe_cpl" {  } { { "db/alt_synch_pipe_cpl.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/alt_synch_pipe_cpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190080790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190080790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_cpl SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_16_1024:rd_fifo\|dcfifo:dcfifo_component\|dcfifo_6ul1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_cpl\" for hierarchy \"SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_16_1024:rd_fifo\|dcfifo:dcfifo_component\|dcfifo_6ul1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp\"" {  } { { "db/dcfifo_6ul1.tdf" "ws_dgrp" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_6ul1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190080797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_te9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_te9 " "Found entity 1: dffpipe_te9" {  } { { "db/dffpipe_te9.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dffpipe_te9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190080828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190080828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_te9 SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_16_1024:rd_fifo\|dcfifo:dcfifo_component\|dcfifo_6ul1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp\|dffpipe_te9:dffpipe9 " "Elaborating entity \"dffpipe_te9\" for hierarchy \"SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_16_1024:rd_fifo\|dcfifo:dcfifo_component\|dcfifo_6ul1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp\|dffpipe_te9:dffpipe9\"" {  } { { "db/alt_synch_pipe_cpl.tdf" "dffpipe9" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/alt_synch_pipe_cpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190080833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_controller SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller " "Elaborating entity \"sdram_controller\" for hierarchy \"SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller\"" {  } { { "src/sources/peripheral/webcamera/sdram/sdram_top.v" "u_sdram_controller" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/sdram/sdram_top.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190080875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_ctrl SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller\|sdram_ctrl:u_sdram_ctrl " "Elaborating entity \"sdram_ctrl\" for hierarchy \"SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller\|sdram_ctrl:u_sdram_ctrl\"" {  } { { "src/sources/peripheral/webcamera/sdram/sdram_controller.v" "u_sdram_ctrl" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/sdram/sdram_controller.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190080891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_cmd SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller\|sdram_cmd:u_sdram_cmd " "Elaborating entity \"sdram_cmd\" for hierarchy \"SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller\|sdram_cmd:u_sdram_cmd\"" {  } { { "src/sources/peripheral/webcamera/sdram/sdram_controller.v" "u_sdram_cmd" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/sdram/sdram_controller.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190080907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_data SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller\|sdram_data:u_sdram_data " "Elaborating entity \"sdram_data\" for hierarchy \"SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller\|sdram_data:u_sdram_data\"" {  } { { "src/sources/peripheral/webcamera/sdram/sdram_controller.v" "u_sdram_data" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/sdram/sdram_controller.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190080922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_pll SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0 " "Elaborating entity \"video_pll\" for hierarchy \"SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\"" {  } { { "src/sources/peripheral/webcamera/SmartCamera.v" "video_pll_m0" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190080943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component\"" {  } { { "src/sources/peripheral/webcamera/IP/video_pll.v" "altpll_component" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/video_pll.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190081036 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component\"" {  } { { "src/sources/peripheral/webcamera/IP/video_pll.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/video_pll.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190081048 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component " "Instantiated megafunction \"SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190081049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190081049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190081049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190081049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190081049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190081049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190081049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190081049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=video_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=video_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190081049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190081049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190081049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190081049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190081049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190081049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190081049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190081049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190081049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190081049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190081049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190081049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190081049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190081049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190081049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190081049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190081049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190081049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190081049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190081049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190081049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190081049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190081049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190081049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190081049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190081049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190081049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190081049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190081049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190081049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190081049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190081049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190081049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190081049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190081049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190081049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190081049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190081049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190081049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190081049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190081049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190081049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190081049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190081049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190081049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190081049 ""}  } { { "src/sources/peripheral/webcamera/IP/video_pll.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/video_pll.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653190081049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/video_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/video_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_pll_altpll " "Found entity 1: video_pll_altpll" {  } { { "db/video_pll_altpll.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/video_pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190081117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190081117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_pll_altpll SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated " "Elaborating entity \"video_pll_altpll\" for hierarchy \"SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "g:/software/quartusprimestd/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190081120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_driver SmartCamera:SmartCamera_inst\|vga_driver:vga_driver_inst " "Elaborating entity \"vga_driver\" for hierarchy \"SmartCamera:SmartCamera_inst\|vga_driver:vga_driver_inst\"" {  } { { "src/sources/peripheral/webcamera/SmartCamera.v" "vga_driver_inst" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v" 524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190081145 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_driver.v(68) " "Verilog HDL assignment warning at vga_driver.v(68): truncated value with size 32 to match size of target (16)" {  } { { "src/sources/peripheral/webcamera/VGA/vga_driver.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VGA/vga_driver.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653190081170 "|CortexM3|SmartCamera:SmartCamera_inst|vga_driver:vga_driver_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_driver.v(69) " "Verilog HDL assignment warning at vga_driver.v(69): truncated value with size 32 to match size of target (16)" {  } { { "src/sources/peripheral/webcamera/VGA/vga_driver.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VGA/vga_driver.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653190081170 "|CortexM3|SmartCamera:SmartCamera_inst|vga_driver:vga_driver_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VIP_Bit_Erosion_Detector SmartCamera:SmartCamera_inst\|VIP_Bit_Erosion_Detector:u2_VIP_Bit_Erosion_Detector " "Elaborating entity \"VIP_Bit_Erosion_Detector\" for hierarchy \"SmartCamera:SmartCamera_inst\|VIP_Bit_Erosion_Detector:u2_VIP_Bit_Erosion_Detector\"" {  } { { "src/sources/peripheral/webcamera/SmartCamera.v" "u2_VIP_Bit_Erosion_Detector" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v" 539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190081172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VIP_Matrix_Generate_9X9_1Bit SmartCamera:SmartCamera_inst\|VIP_Bit_Erosion_Detector:u2_VIP_Bit_Erosion_Detector\|VIP_Matrix_Generate_9X9_1Bit:u_VIP_Matrix_Generate_9X9_1Bit " "Elaborating entity \"VIP_Matrix_Generate_9X9_1Bit\" for hierarchy \"SmartCamera:SmartCamera_inst\|VIP_Bit_Erosion_Detector:u2_VIP_Bit_Erosion_Detector\|VIP_Matrix_Generate_9X9_1Bit:u_VIP_Matrix_Generate_9X9_1Bit\"" {  } { { "src/sources/peripheral/webcamera/VIP/VIP_Bit_Erosion_Detector.v" "u_VIP_Matrix_Generate_9X9_1Bit" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_Bit_Erosion_Detector.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190081185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Line_Shift_RAM_9_1Bit SmartCamera:SmartCamera_inst\|VIP_Bit_Erosion_Detector:u2_VIP_Bit_Erosion_Detector\|VIP_Matrix_Generate_9X9_1Bit:u_VIP_Matrix_Generate_9X9_1Bit\|Line_Shift_RAM_9_1Bit:u_Line_Shift_RAM_9_1Bit " "Elaborating entity \"Line_Shift_RAM_9_1Bit\" for hierarchy \"SmartCamera:SmartCamera_inst\|VIP_Bit_Erosion_Detector:u2_VIP_Bit_Erosion_Detector\|VIP_Matrix_Generate_9X9_1Bit:u_VIP_Matrix_Generate_9X9_1Bit\|Line_Shift_RAM_9_1Bit:u_Line_Shift_RAM_9_1Bit\"" {  } { { "src/sources/peripheral/webcamera/VIP/VIP_Matrix_Generate_9X9_1Bit.v" "u_Line_Shift_RAM_9_1Bit" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_Matrix_Generate_9X9_1Bit.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190081212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps SmartCamera:SmartCamera_inst\|VIP_Bit_Erosion_Detector:u2_VIP_Bit_Erosion_Detector\|VIP_Matrix_Generate_9X9_1Bit:u_VIP_Matrix_Generate_9X9_1Bit\|Line_Shift_RAM_9_1Bit:u_Line_Shift_RAM_9_1Bit\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborating entity \"altshift_taps\" for hierarchy \"SmartCamera:SmartCamera_inst\|VIP_Bit_Erosion_Detector:u2_VIP_Bit_Erosion_Detector\|VIP_Matrix_Generate_9X9_1Bit:u_VIP_Matrix_Generate_9X9_1Bit\|Line_Shift_RAM_9_1Bit:u_Line_Shift_RAM_9_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "src/sources/peripheral/webcamera/VIP/ip/Line_Shift_RAM_9_1Bit.v" "ALTSHIFT_TAPS_component" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/ip/Line_Shift_RAM_9_1Bit.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190081470 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SmartCamera:SmartCamera_inst\|VIP_Bit_Erosion_Detector:u2_VIP_Bit_Erosion_Detector\|VIP_Matrix_Generate_9X9_1Bit:u_VIP_Matrix_Generate_9X9_1Bit\|Line_Shift_RAM_9_1Bit:u_Line_Shift_RAM_9_1Bit\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|VIP_Bit_Erosion_Detector:u2_VIP_Bit_Erosion_Detector\|VIP_Matrix_Generate_9X9_1Bit:u_VIP_Matrix_Generate_9X9_1Bit\|Line_Shift_RAM_9_1Bit:u_Line_Shift_RAM_9_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "src/sources/peripheral/webcamera/VIP/ip/Line_Shift_RAM_9_1Bit.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/ip/Line_Shift_RAM_9_1Bit.v" 110 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190081477 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SmartCamera:SmartCamera_inst\|VIP_Bit_Erosion_Detector:u2_VIP_Bit_Erosion_Detector\|VIP_Matrix_Generate_9X9_1Bit:u_VIP_Matrix_Generate_9X9_1Bit\|Line_Shift_RAM_9_1Bit:u_Line_Shift_RAM_9_1Bit\|altshift_taps:ALTSHIFT_TAPS_component " "Instantiated megafunction \"SmartCamera:SmartCamera_inst\|VIP_Bit_Erosion_Detector:u2_VIP_Bit_Erosion_Detector\|VIP_Matrix_Generate_9X9_1Bit:u_VIP_Matrix_Generate_9X9_1Bit\|Line_Shift_RAM_9_1Bit:u_Line_Shift_RAM_9_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190081477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190081477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190081477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 8 " "Parameter \"number_of_taps\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190081477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 640 " "Parameter \"tap_distance\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190081477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190081477 ""}  } { { "src/sources/peripheral/webcamera/VIP/ip/Line_Shift_RAM_9_1Bit.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/ip/Line_Shift_RAM_9_1Bit.v" 110 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653190081477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_m501.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_m501.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_m501 " "Found entity 1: shift_taps_m501" {  } { { "db/shift_taps_m501.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/shift_taps_m501.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190081590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190081590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_m501 SmartCamera:SmartCamera_inst\|VIP_Bit_Erosion_Detector:u2_VIP_Bit_Erosion_Detector\|VIP_Matrix_Generate_9X9_1Bit:u_VIP_Matrix_Generate_9X9_1Bit\|Line_Shift_RAM_9_1Bit:u_Line_Shift_RAM_9_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_m501:auto_generated " "Elaborating entity \"shift_taps_m501\" for hierarchy \"SmartCamera:SmartCamera_inst\|VIP_Bit_Erosion_Detector:u2_VIP_Bit_Erosion_Detector\|VIP_Matrix_Generate_9X9_1Bit:u_VIP_Matrix_Generate_9X9_1Bit\|Line_Shift_RAM_9_1Bit:u_Line_Shift_RAM_9_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_m501:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "g:/software/quartusprimestd/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190081592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3ma1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3ma1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3ma1 " "Found entity 1: altsyncram_3ma1" {  } { { "db/altsyncram_3ma1.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/altsyncram_3ma1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190081681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190081681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3ma1 SmartCamera:SmartCamera_inst\|VIP_Bit_Erosion_Detector:u2_VIP_Bit_Erosion_Detector\|VIP_Matrix_Generate_9X9_1Bit:u_VIP_Matrix_Generate_9X9_1Bit\|Line_Shift_RAM_9_1Bit:u_Line_Shift_RAM_9_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_m501:auto_generated\|altsyncram_3ma1:altsyncram2 " "Elaborating entity \"altsyncram_3ma1\" for hierarchy \"SmartCamera:SmartCamera_inst\|VIP_Bit_Erosion_Detector:u2_VIP_Bit_Erosion_Detector\|VIP_Matrix_Generate_9X9_1Bit:u_VIP_Matrix_Generate_9X9_1Bit\|Line_Shift_RAM_9_1Bit:u_Line_Shift_RAM_9_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_m501:auto_generated\|altsyncram_3ma1:altsyncram2\"" {  } { { "db/shift_taps_m501.tdf" "altsyncram2" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/shift_taps_m501.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190081686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3uf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3uf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3uf " "Found entity 1: cntr_3uf" {  } { { "db/cntr_3uf.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/cntr_3uf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190081821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190081821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3uf SmartCamera:SmartCamera_inst\|VIP_Bit_Erosion_Detector:u2_VIP_Bit_Erosion_Detector\|VIP_Matrix_Generate_9X9_1Bit:u_VIP_Matrix_Generate_9X9_1Bit\|Line_Shift_RAM_9_1Bit:u_Line_Shift_RAM_9_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_m501:auto_generated\|cntr_3uf:cntr1 " "Elaborating entity \"cntr_3uf\" for hierarchy \"SmartCamera:SmartCamera_inst\|VIP_Bit_Erosion_Detector:u2_VIP_Bit_Erosion_Detector\|VIP_Matrix_Generate_9X9_1Bit:u_VIP_Matrix_Generate_9X9_1Bit\|Line_Shift_RAM_9_1Bit:u_Line_Shift_RAM_9_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_m501:auto_generated\|cntr_3uf:cntr1\"" {  } { { "db/shift_taps_m501.tdf" "cntr1" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/shift_taps_m501.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190081826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7ic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7ic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7ic " "Found entity 1: cmpr_7ic" {  } { { "db/cmpr_7ic.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/cmpr_7ic.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190081939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190081939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7ic SmartCamera:SmartCamera_inst\|VIP_Bit_Erosion_Detector:u2_VIP_Bit_Erosion_Detector\|VIP_Matrix_Generate_9X9_1Bit:u_VIP_Matrix_Generate_9X9_1Bit\|Line_Shift_RAM_9_1Bit:u_Line_Shift_RAM_9_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_m501:auto_generated\|cntr_3uf:cntr1\|cmpr_7ic:cmpr4 " "Elaborating entity \"cmpr_7ic\" for hierarchy \"SmartCamera:SmartCamera_inst\|VIP_Bit_Erosion_Detector:u2_VIP_Bit_Erosion_Detector\|VIP_Matrix_Generate_9X9_1Bit:u_VIP_Matrix_Generate_9X9_1Bit\|Line_Shift_RAM_9_1Bit:u_Line_Shift_RAM_9_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_m501:auto_generated\|cntr_3uf:cntr1\|cmpr_7ic:cmpr4\"" {  } { { "db/cntr_3uf.tdf" "cmpr4" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/cntr_3uf.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190081944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VIP_Bit_Dilation_Detector SmartCamera:SmartCamera_inst\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector " "Elaborating entity \"VIP_Bit_Dilation_Detector\" for hierarchy \"SmartCamera:SmartCamera_inst\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\"" {  } { { "src/sources/peripheral/webcamera/SmartCamera.v" "u_VIP_Bit_Dilation_Detector" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190081979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VIP_Matrix_Generate_3X3_1Bit SmartCamera:SmartCamera_inst\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit " "Elaborating entity \"VIP_Matrix_Generate_3X3_1Bit\" for hierarchy \"SmartCamera:SmartCamera_inst\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\"" {  } { { "src/sources/peripheral/webcamera/VIP/VIP_Bit_Dilation_Detector.v" "u_VIP_Matrix_Generate_3X3_1Bit" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_Bit_Dilation_Detector.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190082007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Line_Shift_RAM_1Bit SmartCamera:SmartCamera_inst\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit " "Elaborating entity \"Line_Shift_RAM_1Bit\" for hierarchy \"SmartCamera:SmartCamera_inst\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\"" {  } { { "src/sources/peripheral/webcamera/VIP/VIP_Matrix_Generate_3X3_1Bit.v" "u_Line_Shift_RAM_1Bit" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_Matrix_Generate_3X3_1Bit.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190082032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps SmartCamera:SmartCamera_inst\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborating entity \"altshift_taps\" for hierarchy \"SmartCamera:SmartCamera_inst\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "src/sources/peripheral/webcamera/VIP/ip/Line_Shift_RAM_1Bit.v" "ALTSHIFT_TAPS_component" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/ip/Line_Shift_RAM_1Bit.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190082283 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SmartCamera:SmartCamera_inst\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "src/sources/peripheral/webcamera/VIP/ip/Line_Shift_RAM_1Bit.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/ip/Line_Shift_RAM_1Bit.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190082361 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SmartCamera:SmartCamera_inst\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component " "Instantiated megafunction \"SmartCamera:SmartCamera_inst\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190082361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190082361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190082361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 6 " "Parameter \"number_of_taps\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190082361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 640 " "Parameter \"tap_distance\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190082361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190082361 ""}  } { { "src/sources/peripheral/webcamera/VIP/ip/Line_Shift_RAM_1Bit.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/ip/Line_Shift_RAM_1Bit.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653190082361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_k501.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_k501.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_k501 " "Found entity 1: shift_taps_k501" {  } { { "db/shift_taps_k501.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/shift_taps_k501.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190082426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190082426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_k501 SmartCamera:SmartCamera_inst\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_k501:auto_generated " "Elaborating entity \"shift_taps_k501\" for hierarchy \"SmartCamera:SmartCamera_inst\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_k501:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "g:/software/quartusprimestd/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190082431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vla1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vla1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vla1 " "Found entity 1: altsyncram_vla1" {  } { { "db/altsyncram_vla1.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/altsyncram_vla1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190082614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190082614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vla1 SmartCamera:SmartCamera_inst\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_k501:auto_generated\|altsyncram_vla1:altsyncram2 " "Elaborating entity \"altsyncram_vla1\" for hierarchy \"SmartCamera:SmartCamera_inst\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_k501:auto_generated\|altsyncram_vla1:altsyncram2\"" {  } { { "db/shift_taps_k501.tdf" "altsyncram2" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/shift_taps_k501.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190082619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "position SmartCamera:SmartCamera_inst\|position:u_position " "Elaborating entity \"position\" for hierarchy \"SmartCamera:SmartCamera_inst\|position:u_position\"" {  } { { "src/sources/peripheral/webcamera/SmartCamera.v" "u_position" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v" 562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190082665 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debug_xmaxr position.v(27) " "Verilog HDL or VHDL warning at position.v(27): object \"debug_xmaxr\" assigned a value but never read" {  } { { "src/sources/peripheral/webcamera/VIP/position.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/position.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653190082678 "|CortexM3|SmartCamera:SmartCamera_inst|position:u_position"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_maxr2 position.v(40) " "Verilog HDL or VHDL warning at position.v(40): object \"x_maxr2\" assigned a value but never read" {  } { { "src/sources/peripheral/webcamera/VIP/position.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/position.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653190082678 "|CortexM3|SmartCamera:SmartCamera_inst|position:u_position"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debug_xminr position.v(41) " "Verilog HDL or VHDL warning at position.v(41): object \"debug_xminr\" assigned a value but never read" {  } { { "src/sources/peripheral/webcamera/VIP/position.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/position.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653190082678 "|CortexM3|SmartCamera:SmartCamera_inst|position:u_position"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_minr2 position.v(55) " "Verilog HDL or VHDL warning at position.v(55): object \"x_minr2\" assigned a value but never read" {  } { { "src/sources/peripheral/webcamera/VIP/position.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/position.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653190082678 "|CortexM3|SmartCamera:SmartCamera_inst|position:u_position"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debug_ymaxr position.v(57) " "Verilog HDL or VHDL warning at position.v(57): object \"debug_ymaxr\" assigned a value but never read" {  } { { "src/sources/peripheral/webcamera/VIP/position.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/position.v" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653190082678 "|CortexM3|SmartCamera:SmartCamera_inst|position:u_position"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_maxr2 position.v(72) " "Verilog HDL or VHDL warning at position.v(72): object \"y_maxr2\" assigned a value but never read" {  } { { "src/sources/peripheral/webcamera/VIP/position.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/position.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653190082678 "|CortexM3|SmartCamera:SmartCamera_inst|position:u_position"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debug_yminr position.v(73) " "Verilog HDL or VHDL warning at position.v(73): object \"debug_yminr\" assigned a value but never read" {  } { { "src/sources/peripheral/webcamera/VIP/position.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/position.v" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653190082679 "|CortexM3|SmartCamera:SmartCamera_inst|position:u_position"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_minr2 position.v(88) " "Verilog HDL or VHDL warning at position.v(88): object \"y_minr2\" assigned a value but never read" {  } { { "src/sources/peripheral/webcamera/VIP/position.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/position.v" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653190082679 "|CortexM3|SmartCamera:SmartCamera_inst|position:u_position"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CH9350 SmartCamera:SmartCamera_inst\|CH9350:CH9350_inst " "Elaborating entity \"CH9350\" for hierarchy \"SmartCamera:SmartCamera_inst\|CH9350:CH9350_inst\"" {  } { { "src/sources/peripheral/webcamera/SmartCamera.v" "CH9350_inst" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v" 583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190082681 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_data_d2 CH9350.v(29) " "Verilog HDL or VHDL warning at CH9350.v(29): object \"rx_data_d2\" assigned a value but never read" {  } { { "src/sources/peripheral/webcamera/box/CH9350.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/box/CH9350.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653190082693 "|CortexM3|SmartCamera:SmartCamera_inst|CH9350:CH9350_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx SmartCamera:SmartCamera_inst\|CH9350:CH9350_inst\|uart_rx:uart_rx_inst " "Elaborating entity \"uart_rx\" for hierarchy \"SmartCamera:SmartCamera_inst\|CH9350:CH9350_inst\|uart_rx:uart_rx_inst\"" {  } { { "src/sources/peripheral/webcamera/box/CH9350.v" "uart_rx_inst" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/box/CH9350.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190082696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "box SmartCamera:SmartCamera_inst\|box:box_inst " "Elaborating entity \"box\" for hierarchy \"SmartCamera:SmartCamera_inst\|box:box_inst\"" {  } { { "src/sources/peripheral/webcamera/SmartCamera.v" "box_inst" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v" 612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190082713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx SmartCamera:SmartCamera_inst\|uart_tx:uart_tx_inst " "Elaborating entity \"uart_tx\" for hierarchy \"SmartCamera:SmartCamera_inst\|uart_tx:uart_tx_inst\"" {  } { { "src/sources/peripheral/webcamera/SmartCamera.v" "uart_tx_inst" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v" 695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190082739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_ahb_to_sram cmsdk_ahb_to_sram:AhbItcm " "Elaborating entity \"cmsdk_ahb_to_sram\" for hierarchy \"cmsdk_ahb_to_sram:AhbItcm\"" {  } { { "src/sources/CortexM3.v" "AhbItcm" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 923 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190082761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_fpga_sram cmsdk_fpga_sram:ITCM " "Elaborating entity \"cmsdk_fpga_sram\" for hierarchy \"cmsdk_fpga_sram:ITCM\"" {  } { { "src/sources/CortexM3.v" "ITCM" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190082789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_sram_ip cmsdk_fpga_sram:ITCM\|fpga_sram_ip:fpga_sram_ip_inst " "Elaborating entity \"fpga_sram_ip\" for hierarchy \"cmsdk_fpga_sram:ITCM\|fpga_sram_ip:fpga_sram_ip_inst\"" {  } { { "src/sources/peripheral/cmsdk_fpga_sram.v" "fpga_sram_ip_inst" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/cmsdk_fpga_sram.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190082818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cmsdk_fpga_sram:ITCM\|fpga_sram_ip:fpga_sram_ip_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"cmsdk_fpga_sram:ITCM\|fpga_sram_ip:fpga_sram_ip_inst\|altsyncram:altsyncram_component\"" {  } { { "src/sources/peripheral/fpga_sram_ip.v" "altsyncram_component" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/fpga_sram_ip.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190083084 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cmsdk_fpga_sram:ITCM\|fpga_sram_ip:fpga_sram_ip_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"cmsdk_fpga_sram:ITCM\|fpga_sram_ip:fpga_sram_ip_inst\|altsyncram:altsyncram_component\"" {  } { { "src/sources/peripheral/fpga_sram_ip.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/fpga_sram_ip.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190083101 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cmsdk_fpga_sram:ITCM\|fpga_sram_ip:fpga_sram_ip_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"cmsdk_fpga_sram:ITCM\|fpga_sram_ip:fpga_sram_ip_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190083101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190083101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190083101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../software/image.hex " "Parameter \"init_file\" = \"../../software/image.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190083101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190083101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190083101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190083101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190083101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190083101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190083101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190083101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190083101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190083101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190083101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190083101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190083101 ""}  } { { "src/sources/peripheral/fpga_sram_ip.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/fpga_sram_ip.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653190083101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_igl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_igl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_igl1 " "Found entity 1: altsyncram_igl1" {  } { { "db/altsyncram_igl1.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/altsyncram_igl1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190083176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190083176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_igl1 cmsdk_fpga_sram:ITCM\|fpga_sram_ip:fpga_sram_ip_inst\|altsyncram:altsyncram_component\|altsyncram_igl1:auto_generated " "Elaborating entity \"altsyncram_igl1\" for hierarchy \"cmsdk_fpga_sram:ITCM\|fpga_sram_ip:fpga_sram_ip_inst\|altsyncram:altsyncram_component\|altsyncram_igl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "g:/software/quartusprimestd/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190083179 ""}
{ "Critical Warning" "WCDB_CDB_CANT_READ_CONTENT_FILE" "../../software/image.hex " "Can't read Memory Initialization File or Hexadecimal (Intel-Format) File ../../software/image.hex -- setting all initial values to 0" {  } { { "src/sources/peripheral/fpga_sram_ip.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/fpga_sram_ip.v" 88 0 0 } }  } 1 127002 "Can't read Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1653190083626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/decode_jsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190084187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190084187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa cmsdk_fpga_sram:ITCM\|fpga_sram_ip:fpga_sram_ip_inst\|altsyncram:altsyncram_component\|altsyncram_igl1:auto_generated\|decode_jsa:decode3 " "Elaborating entity \"decode_jsa\" for hierarchy \"cmsdk_fpga_sram:ITCM\|fpga_sram_ip:fpga_sram_ip_inst\|altsyncram:altsyncram_component\|altsyncram_igl1:auto_generated\|decode_jsa:decode3\"" {  } { { "db/altsyncram_igl1.tdf" "decode3" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/altsyncram_igl1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190084194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8a " "Found entity 1: decode_c8a" {  } { { "db/decode_c8a.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/decode_c8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190084304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190084304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c8a cmsdk_fpga_sram:ITCM\|fpga_sram_ip:fpga_sram_ip_inst\|altsyncram:altsyncram_component\|altsyncram_igl1:auto_generated\|decode_c8a:rden_decode " "Elaborating entity \"decode_c8a\" for hierarchy \"cmsdk_fpga_sram:ITCM\|fpga_sram_ip:fpga_sram_ip_inst\|altsyncram:altsyncram_component\|altsyncram_igl1:auto_generated\|decode_c8a:rden_decode\"" {  } { { "db/altsyncram_igl1.tdf" "rden_decode" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/altsyncram_igl1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190084304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_gob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_gob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gob " "Found entity 1: mux_gob" {  } { { "db/mux_gob.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/mux_gob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190084414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190084414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_gob cmsdk_fpga_sram:ITCM\|fpga_sram_ip:fpga_sram_ip_inst\|altsyncram:altsyncram_component\|altsyncram_igl1:auto_generated\|mux_gob:mux2 " "Elaborating entity \"mux_gob\" for hierarchy \"cmsdk_fpga_sram:ITCM\|fpga_sram_ip:fpga_sram_ip_inst\|altsyncram:altsyncram_component\|altsyncram_igl1:auto_generated\|mux_gob:mux2\"" {  } { { "db/altsyncram_igl1.tdf" "mux2" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/altsyncram_igl1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190084424 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "HRESP_AHBL1P4\[1\] " "Net \"HRESP_AHBL1P4\[1\]\" is missing source, defaulting to GND" {  } { { "src/sources/CortexM3.v" "HRESP_AHBL1P4\[1\]" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 384 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653190087889 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1653190087889 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "HRESP_AHBL1P4\[1\] " "Net \"HRESP_AHBL1P4\[1\]\" is missing source, defaulting to GND" {  } { { "src/sources/CortexM3.v" "HRESP_AHBL1P4\[1\]" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 384 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653190087899 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1653190087899 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SmartCamera:SmartCamera_inst\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_k501:auto_generated\|altsyncram_vla1:altsyncram2\|q_b\[2\] " "Synthesized away node \"SmartCamera:SmartCamera_inst\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_k501:auto_generated\|altsyncram_vla1:altsyncram2\|q_b\[2\]\"" {  } { { "db/altsyncram_vla1.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/altsyncram_vla1.tdf" 98 2 0 } } { "db/shift_taps_k501.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/shift_taps_k501.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "g:/software/quartusprimestd/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "src/sources/peripheral/webcamera/VIP/ip/Line_Shift_RAM_1Bit.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/ip/Line_Shift_RAM_1Bit.v" 100 0 0 } } { "src/sources/peripheral/webcamera/VIP/VIP_Matrix_Generate_3X3_1Bit.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_Matrix_Generate_3X3_1Bit.v" 94 0 0 } } { "src/sources/peripheral/webcamera/VIP/VIP_Bit_Dilation_Detector.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_Bit_Dilation_Detector.v" 85 0 0 } } { "src/sources/peripheral/webcamera/SmartCamera.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v" 552 0 0 } } { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 892 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653190090040 "|CortexM3|SmartCamera:SmartCamera_inst|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_k501:auto_generated|altsyncram_vla1:altsyncram2|ram_block3a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SmartCamera:SmartCamera_inst\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_k501:auto_generated\|altsyncram_vla1:altsyncram2\|q_b\[3\] " "Synthesized away node \"SmartCamera:SmartCamera_inst\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_k501:auto_generated\|altsyncram_vla1:altsyncram2\|q_b\[3\]\"" {  } { { "db/altsyncram_vla1.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/altsyncram_vla1.tdf" 128 2 0 } } { "db/shift_taps_k501.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/shift_taps_k501.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "g:/software/quartusprimestd/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "src/sources/peripheral/webcamera/VIP/ip/Line_Shift_RAM_1Bit.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/ip/Line_Shift_RAM_1Bit.v" 100 0 0 } } { "src/sources/peripheral/webcamera/VIP/VIP_Matrix_Generate_3X3_1Bit.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_Matrix_Generate_3X3_1Bit.v" 94 0 0 } } { "src/sources/peripheral/webcamera/VIP/VIP_Bit_Dilation_Detector.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_Bit_Dilation_Detector.v" 85 0 0 } } { "src/sources/peripheral/webcamera/SmartCamera.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v" 552 0 0 } } { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 892 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653190090040 "|CortexM3|SmartCamera:SmartCamera_inst|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_k501:auto_generated|altsyncram_vla1:altsyncram2|ram_block3a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SmartCamera:SmartCamera_inst\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_k501:auto_generated\|altsyncram_vla1:altsyncram2\|q_b\[4\] " "Synthesized away node \"SmartCamera:SmartCamera_inst\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_k501:auto_generated\|altsyncram_vla1:altsyncram2\|q_b\[4\]\"" {  } { { "db/altsyncram_vla1.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/altsyncram_vla1.tdf" 158 2 0 } } { "db/shift_taps_k501.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/shift_taps_k501.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "g:/software/quartusprimestd/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "src/sources/peripheral/webcamera/VIP/ip/Line_Shift_RAM_1Bit.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/ip/Line_Shift_RAM_1Bit.v" 100 0 0 } } { "src/sources/peripheral/webcamera/VIP/VIP_Matrix_Generate_3X3_1Bit.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_Matrix_Generate_3X3_1Bit.v" 94 0 0 } } { "src/sources/peripheral/webcamera/VIP/VIP_Bit_Dilation_Detector.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_Bit_Dilation_Detector.v" 85 0 0 } } { "src/sources/peripheral/webcamera/SmartCamera.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v" 552 0 0 } } { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 892 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653190090040 "|CortexM3|SmartCamera:SmartCamera_inst|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_k501:auto_generated|altsyncram_vla1:altsyncram2|ram_block3a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SmartCamera:SmartCamera_inst\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_k501:auto_generated\|altsyncram_vla1:altsyncram2\|q_b\[5\] " "Synthesized away node \"SmartCamera:SmartCamera_inst\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_k501:auto_generated\|altsyncram_vla1:altsyncram2\|q_b\[5\]\"" {  } { { "db/altsyncram_vla1.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/altsyncram_vla1.tdf" 188 2 0 } } { "db/shift_taps_k501.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/shift_taps_k501.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "g:/software/quartusprimestd/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "src/sources/peripheral/webcamera/VIP/ip/Line_Shift_RAM_1Bit.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/ip/Line_Shift_RAM_1Bit.v" 100 0 0 } } { "src/sources/peripheral/webcamera/VIP/VIP_Matrix_Generate_3X3_1Bit.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_Matrix_Generate_3X3_1Bit.v" 94 0 0 } } { "src/sources/peripheral/webcamera/VIP/VIP_Bit_Dilation_Detector.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_Bit_Dilation_Detector.v" 85 0 0 } } { "src/sources/peripheral/webcamera/SmartCamera.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v" 552 0 0 } } { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 892 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653190090040 "|CortexM3|SmartCamera:SmartCamera_inst|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_k501:auto_generated|altsyncram_vla1:altsyncram2|ram_block3a5"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1653190090040 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1653190090040 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "9 " "Found 9 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ipsend:ipsend_inst\|preamble " "RAM logic \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ipsend:ipsend_inst\|preamble\" is uninferred due to inappropriate RAM size" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "preamble" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 40 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1653190122739 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ipsend:ipsend_inst\|mac_addr " "RAM logic \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ipsend:ipsend_inst\|mac_addr\" is uninferred due to inappropriate RAM size" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "mac_addr" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 41 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1653190122739 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_fifo:u_id_fifo\|ram_q " "RAM logic \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_fifo:u_id_fifo\|ram_q\" is uninferred due to inappropriate RAM size" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_fifo.v" "ram_q" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_fifo.v" 69 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1653190122739 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|jpeg_output_fifo:u_info\|ram_q " "RAM logic \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|jpeg_output_fifo:u_info\|ram_q\" is uninferred due to inappropriate RAM size" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_output_fifo.v" "ram_q" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output_fifo.v" 69 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1653190122739 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_y:u_idct_y\|Ram0 " "RAM logic \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_y:u_idct_y\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v" "Ram0" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v" 430 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1653190122739 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|jpeg_output_y_ram:u_ram_y\|jpeg_output_y_ram_ram_dp_512_9:u_ram\|ram " "RAM logic \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|jpeg_output_y_ram:u_ram_y\|jpeg_output_y_ram_ram_dp_512_9:u_ram\|ram\" is uninferred due to asynchronous read logic" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_output_y_ram.v" "ram" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output_y_ram.v" 212 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1653190122739 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|jpeg_output_cx_ram:u_ram_cb\|jpeg_output_cx_ram_ram_dp_256_8:u_ram\|ram " "RAM logic \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|jpeg_output_cx_ram:u_ram_cb\|jpeg_output_cx_ram_ram_dp_256_8:u_ram\|ram\" is uninferred due to asynchronous read logic" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_output_cx_ram.v" "ram" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output_cx_ram.v" 508 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1653190122739 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|jpeg_output_cx_ram:u_ram_cr\|jpeg_output_cx_ram_ram_dp_256_8:u_ram\|ram " "RAM logic \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|jpeg_output_cx_ram:u_ram_cr\|jpeg_output_cx_ram_ram_dp_256_8:u_ram\|ram\" is uninferred due to asynchronous read logic" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_output_cx_ram.v" "ram" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output_cx_ram.v" 508 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1653190122739 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_dqt:u_jpeg_dqt\|Ram0 " "RAM logic \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_dqt:u_jpeg_dqt\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_dqt.v" "Ram0" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_dqt.v" 127 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1653190122739 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1653190122739 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 14 F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/Smart_camera.ram1_ipsend_dcf860f0.hdl.mif " "Memory depth (16) in the design file differs from memory depth (14) in the Memory Initialization File \"F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/Smart_camera.ram1_ipsend_dcf860f0.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1653190195625 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|jpeg_output_y_ram:u_ram_y\|jpeg_output_y_ram_ram_dp_512_9:u_ram\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|jpeg_output_y_ram:u_ram_y\|jpeg_output_y_ram_ram_dp_512_9:u_ram\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653190205894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653190205894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653190205894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653190205894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653190205894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653190205894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653190205894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653190205894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653190205894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653190205894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653190205894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653190205894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653190205894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653190205894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653190205894 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653190205894 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|jpeg_output_cx_ram:u_ram_cb\|jpeg_output_cx_ram_ram_dp_256_8:u_ram\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|jpeg_output_cx_ram:u_ram_cb\|jpeg_output_cx_ram_ram_dp_256_8:u_ram\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653190205894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653190205894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653190205894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653190205894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653190205894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653190205894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653190205894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653190205894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653190205894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653190205894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653190205894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653190205894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653190205894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653190205894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653190205894 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653190205894 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|jpeg_output_cx_ram:u_ram_cr\|jpeg_output_cx_ram_ram_dp_256_8:u_ram\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|jpeg_output_cx_ram:u_ram_cr\|jpeg_output_cx_ram_ram_dp_256_8:u_ram\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653190205894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653190205894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653190205894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653190205894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653190205894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653190205894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653190205894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653190205894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653190205894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653190205894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653190205894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653190205894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653190205894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653190205894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653190205894 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653190205894 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_dqt:u_jpeg_dqt\|table_dqt_q_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_dqt:u_jpeg_dqt\|table_dqt_q_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653190205894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653190205894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653190205894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653190205894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653190205894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653190205894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653190205894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653190205894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653190205894 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653190205894 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653190205894 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1653190205894 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "29 " "Inferred 29 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|Mod0\"" {  } { { "src/sources/peripheral/webcamera/frequency_counter.v" "Mod0" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/frequency_counter.v" 124 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653190205910 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|Div0\"" {  } { { "src/sources/peripheral/webcamera/frequency_counter.v" "Div0" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/frequency_counter.v" 112 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653190205910 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|Mod1\"" {  } { { "src/sources/peripheral/webcamera/frequency_counter.v" "Mod1" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/frequency_counter.v" 124 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653190205910 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|Mod2\"" {  } { { "src/sources/peripheral/webcamera/frequency_counter.v" "Mod2" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/frequency_counter.v" 124 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653190205910 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|Div1\"" {  } { { "src/sources/peripheral/webcamera/frequency_counter.v" "Div1" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/frequency_counter.v" 118 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653190205910 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_y:u_idct_y\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_y:u_idct_y\|Mult5\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v" "Mult5" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v" 342 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653190205910 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_y:u_idct_y\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_y:u_idct_y\|Mult6\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v" "Mult6" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v" 343 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653190205910 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cortexm3ds_logic:ulogic\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cortexm3ds_logic:ulogic\|Mult0\"" {  } { { "src/sources/core/cortexm3ds_logic.v" "Mult0" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 13205 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653190205910 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_y:u_idct_y\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_y:u_idct_y\|Mult4\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v" "Mult4" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653190205910 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "cortexm3ds_logic:ulogic\|Add25 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"cortexm3ds_logic:ulogic\|Add25\"" {  } { { "src/sources/core/cortexm3ds_logic.v" "Add25" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 13168 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653190205910 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_y:u_idct_y\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_y:u_idct_y\|Mult2\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v" "Mult2" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v" 193 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653190205910 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_y:u_idct_y\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_y:u_idct_y\|Mult3\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v" "Mult3" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v" 194 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653190205910 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_y:u_idct_y\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_y:u_idct_y\|Mult0\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v" "Mult0" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v" 191 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653190205910 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_y:u_idct_y\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_y:u_idct_y\|Mult1\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v" "Mult1" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v" 192 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653190205910 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|Mult5\"" {  } { { "src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" "Mult5" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" 63 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653190205910 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|Mult2\"" {  } { { "src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" "Mult2" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653190205910 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|Mult0\"" {  } { { "src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" "Mult0" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" 57 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653190205910 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|Mult3\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v" "Mult3" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v" 243 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653190205910 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_x:u_idct_x\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_x:u_idct_x\|Mult5\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_x.v" "Mult5" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_x.v" 342 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653190205910 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_x:u_idct_x\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_x:u_idct_x\|Mult6\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_x.v" "Mult6" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_x.v" 343 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653190205910 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|Mult1\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v" "Mult1" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v" 241 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653190205910 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|Mult0\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v" "Mult0" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v" 240 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653190205910 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_x:u_idct_x\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_x:u_idct_x\|Mult4\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_x.v" "Mult4" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_x.v" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653190205910 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|Mult2\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v" "Mult2" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v" 242 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653190205910 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_x:u_idct_x\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_x:u_idct_x\|Mult2\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_x.v" "Mult2" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_x.v" 193 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653190205910 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_x:u_idct_x\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_x:u_idct_x\|Mult3\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_x.v" "Mult3" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_x.v" 194 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653190205910 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_x:u_idct_x\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_x:u_idct_x\|Mult0\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_x.v" "Mult0" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_x.v" 191 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653190205910 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_x:u_idct_x\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_x:u_idct_x\|Mult1\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_x.v" "Mult1" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_x.v" 192 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653190205910 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_dqt:u_jpeg_dqt\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_dqt:u_jpeg_dqt\|Mult0\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_dqt.v" "Mult0" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_dqt.v" 256 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653190205910 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1653190205910 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|jpeg_output_y_ram:u_ram_y\|jpeg_output_y_ram_ram_dp_512_9:u_ram\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|jpeg_output_y_ram:u_ram_y\|jpeg_output_y_ram_ram_dp_512_9:u_ram\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190206127 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|jpeg_output_y_ram:u_ram_y\|jpeg_output_y_ram_ram_dp_512_9:u_ram\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|jpeg_output_y_ram:u_ram_y\|jpeg_output_y_ram_ram_dp_512_9:u_ram\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190206127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190206127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190206127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190206127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190206127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190206127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190206127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190206127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190206127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190206127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190206127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190206127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190206127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190206127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190206127 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653190206127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_svg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_svg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_svg1 " "Found entity 1: altsyncram_svg1" {  } { { "db/altsyncram_svg1.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/altsyncram_svg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190206196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190206196 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|jpeg_output_cx_ram:u_ram_cb\|jpeg_output_cx_ram_ram_dp_256_8:u_ram\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|jpeg_output_cx_ram:u_ram_cb\|jpeg_output_cx_ram_ram_dp_256_8:u_ram\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190206236 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|jpeg_output_cx_ram:u_ram_cb\|jpeg_output_cx_ram_ram_dp_256_8:u_ram\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|jpeg_output_cx_ram:u_ram_cb\|jpeg_output_cx_ram_ram_dp_256_8:u_ram\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190206236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190206236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190206236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190206236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190206236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190206236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190206236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190206236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190206236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190206236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190206236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190206236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190206236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190206236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190206236 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653190206236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40h1 " "Found entity 1: altsyncram_40h1" {  } { { "db/altsyncram_40h1.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/altsyncram_40h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190206306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190206306 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_dqt:u_jpeg_dqt\|altsyncram:table_dqt_q_rtl_0 " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_dqt:u_jpeg_dqt\|altsyncram:table_dqt_q_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190206393 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_dqt:u_jpeg_dqt\|altsyncram:table_dqt_q_rtl_0 " "Instantiated megafunction \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_dqt:u_jpeg_dqt\|altsyncram:table_dqt_q_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190206393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190206393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190206393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190206393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190206393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190206393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190206393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190206393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190206393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190206393 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653190206393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ec81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ec81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ec81 " "Found entity 1: altsyncram_ec81" {  } { { "db/altsyncram_ec81.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/altsyncram_ec81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190206464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190206464 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|lpm_divide:Mod0\"" {  } { { "src/sources/peripheral/webcamera/frequency_counter.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/frequency_counter.v" 124 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190206619 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|lpm_divide:Mod0 " "Instantiated megafunction \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190206620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190206620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190206620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190206620 ""}  } { { "src/sources/peripheral/webcamera/frequency_counter.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/frequency_counter.v" 124 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653190206620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_dcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dcm " "Found entity 1: lpm_divide_dcm" {  } { { "db/lpm_divide_dcm.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/lpm_divide_dcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190206702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190206702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_2nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_2nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_2nh " "Found entity 1: sign_div_unsign_2nh" {  } { { "db/sign_div_unsign_2nh.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/sign_div_unsign_2nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190206742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190206742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o9f " "Found entity 1: alt_u_div_o9f" {  } { { "db/alt_u_div_o9f.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/alt_u_div_o9f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190206830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190206830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190206943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190206943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190207018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190207018 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|lpm_divide:Div0\"" {  } { { "src/sources/peripheral/webcamera/frequency_counter.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/frequency_counter.v" 112 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190207139 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|lpm_divide:Div0 " "Instantiated megafunction \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190207139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190207139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190207139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190207139 ""}  } { { "src/sources/peripheral/webcamera/frequency_counter.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/frequency_counter.v" 112 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653190207139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vim " "Found entity 1: lpm_divide_vim" {  } { { "db/lpm_divide_vim.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/lpm_divide_vim.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190207202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190207202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190207240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190207240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_27f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_27f " "Found entity 1: alt_u_div_27f" {  } { { "db/alt_u_div_27f.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/alt_u_div_27f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190207277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190207277 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|lpm_divide:Mod1\"" {  } { { "src/sources/peripheral/webcamera/frequency_counter.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/frequency_counter.v" 124 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190207337 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|lpm_divide:Mod1 " "Instantiated megafunction \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190207337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190207337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190207337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190207337 ""}  } { { "src/sources/peripheral/webcamera/frequency_counter.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/frequency_counter.v" 124 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653190207337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2bm " "Found entity 1: lpm_divide_2bm" {  } { { "db/lpm_divide_2bm.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/lpm_divide_2bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190207399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190207399 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|lpm_divide:Mod2\"" {  } { { "src/sources/peripheral/webcamera/frequency_counter.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/frequency_counter.v" 124 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190207473 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|lpm_divide:Mod2 " "Instantiated megafunction \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190207473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190207473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190207473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190207473 ""}  } { { "src/sources/peripheral/webcamera/frequency_counter.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/frequency_counter.v" 124 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653190207473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l9m " "Found entity 1: lpm_divide_l9m" {  } { { "db/lpm_divide_l9m.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/lpm_divide_l9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190207537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190207537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190207570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190207570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_84f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_84f " "Found entity 1: alt_u_div_84f" {  } { { "db/alt_u_div_84f.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/alt_u_div_84f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190207604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190207604 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|lpm_divide:Div1\"" {  } { { "src/sources/peripheral/webcamera/frequency_counter.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/frequency_counter.v" 118 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190207653 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|lpm_divide:Div1 " "Instantiated megafunction \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190207653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190207653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190207653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190207653 ""}  } { { "src/sources/peripheral/webcamera/frequency_counter.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/frequency_counter.v" 118 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653190207653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ihm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ihm " "Found entity 1: lpm_divide_ihm" {  } { { "db/lpm_divide_ihm.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/lpm_divide_ihm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190207713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190207713 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_y:u_idct_y\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_y:u_idct_y\|lpm_mult:Mult5\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v" 342 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190207940 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_y:u_idct_y\|lpm_mult:Mult5 " "Instantiated megafunction \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_y:u_idct_y\|lpm_mult:Mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190207941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190207941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 41 " "Parameter \"LPM_WIDTHP\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190207941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 41 " "Parameter \"LPM_WIDTHR\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190207941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190207941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190207941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190207941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190207941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190207941 ""}  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v" 342 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653190207941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_78t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_78t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_78t " "Found entity 1: mult_78t" {  } { { "db/mult_78t.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/mult_78t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190208034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190208034 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cortexm3ds_logic:ulogic\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"cortexm3ds_logic:ulogic\|lpm_mult:Mult0\"" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 13205 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190208141 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cortexm3ds_logic:ulogic\|lpm_mult:Mult0 " "Instantiated megafunction \"cortexm3ds_logic:ulogic\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190208141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190208141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190208141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190208141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190208141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190208141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190208141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190208141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190208141 ""}  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 13205 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653190208141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/mult_7dt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190208208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190208208 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_y:u_idct_y\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_y:u_idct_y\|lpm_mult:Mult4\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v" 195 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190208242 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_y:u_idct_y\|lpm_mult:Mult4 " "Instantiated megafunction \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_y:u_idct_y\|lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190208242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190208242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 45 " "Parameter \"LPM_WIDTHP\" = \"45\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190208242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 45 " "Parameter \"LPM_WIDTHR\" = \"45\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190208242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190208242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190208242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190208242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190208242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190208242 ""}  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v" 195 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653190208242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_26t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_26t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_26t " "Found entity 1: mult_26t" {  } { { "db/mult_26t.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/mult_26t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190208306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190208306 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cortexm3ds_logic:ulogic\|lpm_add_sub:Add25 " "Elaborated megafunction instantiation \"cortexm3ds_logic:ulogic\|lpm_add_sub:Add25\"" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 13168 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190208561 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cortexm3ds_logic:ulogic\|lpm_add_sub:Add25 " "Instantiated megafunction \"cortexm3ds_logic:ulogic\|lpm_add_sub:Add25\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190208561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190208561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190208561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190208561 ""}  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 13168 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653190208561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pvi " "Found entity 1: add_sub_pvi" {  } { { "db/add_sub_pvi.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/add_sub_pvi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190208626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190208626 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_y:u_idct_y\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_y:u_idct_y\|lpm_mult:Mult2\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v" 193 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190208663 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_y:u_idct_y\|lpm_mult:Mult2 " "Instantiated megafunction \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_y:u_idct_y\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190208663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190208663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 45 " "Parameter \"LPM_WIDTHP\" = \"45\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190208663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 45 " "Parameter \"LPM_WIDTHR\" = \"45\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190208663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190208663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190208663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190208663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190208663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190208663 ""}  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v" 193 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653190208663 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_y:u_idct_y\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_y:u_idct_y\|lpm_mult:Mult0\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v" 191 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190208716 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_y:u_idct_y\|lpm_mult:Mult0 " "Instantiated megafunction \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_y:u_idct_y\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190208716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190208716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 45 " "Parameter \"LPM_WIDTHP\" = \"45\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190208716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 45 " "Parameter \"LPM_WIDTHR\" = \"45\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190208716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190208716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190208716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190208716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190208716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190208716 ""}  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v" 191 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653190208716 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult5\"" {  } { { "src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" 63 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190208793 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult5 " "Instantiated megafunction \"SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190208793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190208793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190208793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190208793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190208793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190208793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190208793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190208793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190208793 ""}  } { { "src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" 63 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653190208793 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult5\|multcore:mult_core SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult5\|multcore:mult_core\", which is child of megafunction instantiation \"SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult5\"" {  } { { "lpm_mult.tdf" "" { Text "g:/software/quartusprimestd/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" 63 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190208938 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult5\"" {  } { { "multcore.tdf" "" { Text "g:/software/quartusprimestd/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" 63 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190209005 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult5\"" {  } { { "mpar_add.tdf" "" { Text "g:/software/quartusprimestd/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" 63 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190209052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bfh " "Found entity 1: add_sub_bfh" {  } { { "db/add_sub_bfh.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/add_sub_bfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190209121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190209121 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult5\|altshift:external_latency_ffs SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult5\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult5\"" {  } { { "lpm_mult.tdf" "" { Text "g:/software/quartusprimestd/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" 63 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190209173 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult2\"" {  } { { "src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" 60 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190209192 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult2 " "Instantiated megafunction \"SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190209192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190209192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190209192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190209192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190209192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190209192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190209192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190209192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190209192 ""}  } { { "src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" 60 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653190209192 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult2\|multcore:mult_core SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "g:/software/quartusprimestd/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" 60 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190209229 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "g:/software/quartusprimestd/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" 60 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190209265 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "g:/software/quartusprimestd/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" 60 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190209303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lgh " "Found entity 1: add_sub_lgh" {  } { { "db/add_sub_lgh.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/add_sub_lgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190209372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190209372 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult2\|altshift:external_latency_ffs SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult2\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "g:/software/quartusprimestd/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" 60 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190209429 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult0\"" {  } { { "src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" 57 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190209453 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190209453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190209453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190209453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190209453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190209453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190209453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190209453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190209453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190209453 ""}  } { { "src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" 57 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653190209453 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult0\|multcore:mult_core SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "g:/software/quartusprimestd/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" 57 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190209481 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "g:/software/quartusprimestd/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" 57 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190209523 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "g:/software/quartusprimestd/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" 57 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190209551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kgh " "Found entity 1: add_sub_kgh" {  } { { "db/add_sub_kgh.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/add_sub_kgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190209617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190209617 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "g:/software/quartusprimestd/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" 57 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190209658 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|lpm_mult:Mult3\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v" 243 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190209681 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|lpm_mult:Mult3 " "Instantiated megafunction \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190209681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190209681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 46 " "Parameter \"LPM_WIDTHP\" = \"46\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190209681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 46 " "Parameter \"LPM_WIDTHR\" = \"46\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190209681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190209681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190209681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190209681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190209681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190209681 ""}  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v" 243 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653190209681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_o9t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_o9t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_o9t " "Found entity 1: mult_o9t" {  } { { "db/mult_o9t.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/mult_o9t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190209753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190209753 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|lpm_mult:Mult1\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v" 241 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190209838 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|lpm_mult:Mult1 " "Instantiated megafunction \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190209838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190209838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 45 " "Parameter \"LPM_WIDTHP\" = \"45\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190209838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 45 " "Parameter \"LPM_WIDTHR\" = \"45\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190209838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190209838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190209838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190209838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190209838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190209838 ""}  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v" 241 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653190209838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_m9t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_m9t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_m9t " "Found entity 1: mult_m9t" {  } { { "db/mult_m9t.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/mult_m9t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190209903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190209903 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|lpm_mult:Mult0\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v" 240 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190209942 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|lpm_mult:Mult0 " "Instantiated megafunction \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190209942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190209942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 46 " "Parameter \"LPM_WIDTHP\" = \"46\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190209942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 46 " "Parameter \"LPM_WIDTHR\" = \"46\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190209942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190209942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190209942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190209942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190209942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190209942 ""}  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v" 240 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653190209942 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_x:u_idct_x\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_x:u_idct_x\|lpm_mult:Mult4\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_x.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_x.v" 195 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190209993 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_x:u_idct_x\|lpm_mult:Mult4 " "Instantiated megafunction \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_x:u_idct_x\|lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190209994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190209994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190209994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190209994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190209994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190209994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190209994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190209994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190209994 ""}  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_x.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_x.v" 195 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653190209994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_v5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_v5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_v5t " "Found entity 1: mult_v5t" {  } { { "db/mult_v5t.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/mult_v5t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190210062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190210062 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|lpm_mult:Mult2\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v" 242 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190210102 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|lpm_mult:Mult2 " "Instantiated megafunction \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190210102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190210102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 44 " "Parameter \"LPM_WIDTHP\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190210102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 44 " "Parameter \"LPM_WIDTHR\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190210102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190210102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190210102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190210102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190210102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190210102 ""}  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v" 242 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653190210102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_k9t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_k9t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_k9t " "Found entity 1: mult_k9t" {  } { { "db/mult_k9t.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/mult_k9t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190210168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190210168 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_x:u_idct_x\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_x:u_idct_x\|lpm_mult:Mult2\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_x.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_x.v" 193 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190210222 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_x:u_idct_x\|lpm_mult:Mult2 " "Instantiated megafunction \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_x:u_idct_x\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190210222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190210222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 29 " "Parameter \"LPM_WIDTHP\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190210222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 29 " "Parameter \"LPM_WIDTHR\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190210222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190210222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190210222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190210222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190210222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190210222 ""}  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_x.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_x.v" 193 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653190210222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_66t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_66t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_66t " "Found entity 1: mult_66t" {  } { { "db/mult_66t.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/mult_66t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190210298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190210298 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_x:u_idct_x\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_x:u_idct_x\|lpm_mult:Mult0\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_x.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_x.v" 191 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190210351 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_x:u_idct_x\|lpm_mult:Mult0 " "Instantiated megafunction \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_x:u_idct_x\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190210351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190210351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 29 " "Parameter \"LPM_WIDTHP\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190210351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 29 " "Parameter \"LPM_WIDTHR\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190210351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190210351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190210351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190210351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190210351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190210351 ""}  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_x.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_x.v" 191 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653190210351 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_dqt:u_jpeg_dqt\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_dqt:u_jpeg_dqt\|lpm_mult:Mult0\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_dqt.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_dqt.v" 256 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190210516 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_dqt:u_jpeg_dqt\|lpm_mult:Mult0 " "Instantiated megafunction \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_dqt:u_jpeg_dqt\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190210516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190210516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190210516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190210516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190210516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190210516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190210516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190210516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190210516 ""}  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_dqt.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_dqt.v" 256 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653190210516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_pbt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_pbt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_pbt " "Found entity 1: mult_pbt" {  } { { "db/mult_pbt.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/mult_pbt.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653190210590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190210590 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cortexm3ds_logic:ulogic\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"cortexm3ds_logic:ulogic\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/mult_7dt.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "g:/software/quartusprimestd/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 13205 -1 0 } } { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 260 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653190212608 "|CortexM3|cortexm3ds_logic:ulogic|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cortexm3ds_logic:ulogic\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"cortexm3ds_logic:ulogic\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/mult_7dt.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "g:/software/quartusprimestd/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 13205 -1 0 } } { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 260 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653190212608 "|CortexM3|cortexm3ds_logic:ulogic|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1653190212608 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1653190212608 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "13 " "13 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1653190218445 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "684 " "Ignored 684 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "684 " "Ignored 684 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1653190219022 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1653190219022 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ipsend:ipsend_inst\|ip_header\[8\]\[29\] SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ipsend:ipsend_inst\|ip_header\[0\]\[4\] " "Duplicate LATCH primitive \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ipsend:ipsend_inst\|ip_header\[8\]\[29\]\" merged with LATCH primitive \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ipsend:ipsend_inst\|ip_header\[0\]\[4\]\"" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190219508 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ipsend:ipsend_inst\|ip_header\[8\]\[17\] SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ipsend:ipsend_inst\|ip_header\[0\]\[4\] " "Duplicate LATCH primitive \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ipsend:ipsend_inst\|ip_header\[8\]\[17\]\" merged with LATCH primitive \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ipsend:ipsend_inst\|ip_header\[0\]\[4\]\"" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190219508 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "tx_str\[6\] tx_str\[2\] " "Duplicate LATCH primitive \"tx_str\[6\]\" merged with LATCH primitive \"tx_str\[2\]\"" {  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 1003 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1653190219508 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1653190219508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tx_str\[2\] " "Latch tx_str\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tx_cnt\[7\] " "Ports D and ENA on the latch are fed by the same signal tx_cnt\[7\]" {  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 1027 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653190219627 ""}  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 1003 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653190219627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tx_str\[1\] " "Latch tx_str\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tx_cnt\[7\] " "Ports D and ENA on the latch are fed by the same signal tx_cnt\[7\]" {  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 1027 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653190219628 ""}  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 1003 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653190219628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tx_str\[0\] " "Latch tx_str\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tx_cnt\[7\] " "Ports D and ENA on the latch are fed by the same signal tx_cnt\[7\]" {  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 1027 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653190219628 ""}  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 1003 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653190219628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tx_str\[3\] " "Latch tx_str\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tx_cnt\[7\] " "Ports D and ENA on the latch are fed by the same signal tx_cnt\[7\]" {  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 1027 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653190219628 ""}  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 1003 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653190219628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tx_str\[5\] " "Latch tx_str\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tx_cnt\[7\] " "Ports D and ENA on the latch are fed by the same signal tx_cnt\[7\]" {  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 1027 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653190219628 ""}  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 1003 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653190219628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tx_str\[4\] " "Latch tx_str\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tx_cnt\[7\] " "Ports D and ENA on the latch are fed by the same signal tx_cnt\[7\]" {  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 1027 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653190219628 ""}  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 1003 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653190219628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tx_str\[7\] " "Latch tx_str\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tx_cnt\[7\] " "Ports D and ENA on the latch are fed by the same signal tx_cnt\[7\]" {  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 1027 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653190219628 ""}  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 1003 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653190219628 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/sources/peripheral/cmsdk_apb_uart.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/cmsdk_apb_uart.v" 475 -1 0 } } { "src/sources/peripheral/webcamera/UART/uart_tx.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/UART/uart_tx.v" 124 -1 0 } } { "src/sources/peripheral/webcamera/SmartCamera.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v" 178 -1 0 } } { "src/sources/peripheral/webcamera/sdram/sdram_cmd.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/sdram/sdram_cmd.v" 78 -1 0 } } { "src/sources/peripheral/webcamera/frequency_counter.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/frequency_counter.v" 107 -1 0 } } { "src/sources/peripheral/webcamera/Ethernet/crc.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/crc.v" 68 -1 0 } } { "src/sources/peripheral/webcamera/UART/uart_rx.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/UART/uart_rx.v" 104 -1 0 } } { "src/sources/peripheral/webcamera/VIP/position.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/position.v" 80 -1 0 } } { "src/sources/peripheral/webcamera/VIP/position.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/position.v" 48 -1 0 } } { "db/a_graycounter_677.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/a_graycounter_677.tdf" 32 2 0 } } { "src/sources/peripheral/webcamera/Ethernet/SMC.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/SMC.v" 18 -1 0 } } { "src/sources/peripheral/webcamera/Ethernet/SMC.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/SMC.v" 17 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6631 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6588 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6943 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6564 -1 0 } } { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM2.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM2.v" 78 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6592 -1 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/a_graycounter_2lc.tdf" 32 2 0 } } { "db/a_graycounter_677.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/a_graycounter_677.tdf" 46 2 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6732 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6611 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6655 -1 0 } } { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtx_default_slave.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtx_default_slave.v" 124 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6759 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 85711 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6578 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6788 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 79345 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 79351 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 79357 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6721 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6853 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6720 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 79327 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 79363 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 84200 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6838 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6758 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6575 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 7053 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 7054 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 7055 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6840 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 84791 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 84611 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6852 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6565 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6589 -1 0 } } { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM4.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM4.v" 78 -1 0 } } { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM3.v" 78 -1 0 } } { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM1.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM1.v" 78 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6553 -1 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/a_graycounter_2lc.tdf" 46 2 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 76431 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6619 -1 0 } } { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM0.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM0.v" 76 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6719 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 93639 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6556 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6573 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 7027 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 74273 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6637 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6653 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 84266 -1 0 } } { "src/sources/peripheral/cmsdk_apb_uart.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/cmsdk_apb_uart.v" 511 -1 0 } } { "db/a_graycounter_8lc.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/a_graycounter_8lc.tdf" 32 2 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 79996 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 79387 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 79339 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 91049 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 91055 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 91061 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 91043 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 91067 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 74230 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6972 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6842 -1 0 } } { "db/a_graycounter_c77.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/a_graycounter_c77.tdf" 32 2 0 } } { "src/sources/peripheral/cmsdk_apb_uart.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/cmsdk_apb_uart.v" 497 -1 0 } } { "db/a_graycounter_8lc.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/a_graycounter_8lc.tdf" 57 2 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 7021 -1 0 } } { "db/a_graycounter_c77.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/a_graycounter_c77.tdf" 57 2 0 } } { "src/sources/peripheral/cmsdk_apb_uart.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/cmsdk_apb_uart.v" 168 -1 0 } } { "db/a_graycounter_8lc.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/a_graycounter_8lc.tdf" 52 2 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6743 -1 0 } } { "db/a_graycounter_c77.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/a_graycounter_c77.tdf" 52 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1653190220526 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1653190220528 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SmartCamera:SmartCamera_inst\|SMC:SMC_inst\|bit_count\[0\] SmartCamera:SmartCamera_inst\|SMC:SMC_inst\|bit_count\[0\]~_emulated SmartCamera:SmartCamera_inst\|SMC:SMC_inst\|bit_count\[0\]~1 " "Register \"SmartCamera:SmartCamera_inst\|SMC:SMC_inst\|bit_count\[0\]\" is converted into an equivalent circuit using register \"SmartCamera:SmartCamera_inst\|SMC:SMC_inst\|bit_count\[0\]~_emulated\" and latch \"SmartCamera:SmartCamera_inst\|SMC:SMC_inst\|bit_count\[0\]~1\"" {  } { { "src/sources/peripheral/webcamera/Ethernet/SMC.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/SMC.v" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1653190220534 "|CortexM3|SmartCamera:SmartCamera_inst|SMC:SMC_inst|bit_count[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1653190220534 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "e_reset VCC " "Pin \"e_reset\" is stuck at VCC" {  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653190286599 "|CortexM3|e_reset"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_data\[7\] VCC " "Pin \"seg_data\[7\]\" is stuck at VCC" {  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653190286599 "|CortexM3|seg_data[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1653190286599 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1653190288819 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "208 " "208 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1653190335834 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/output_files/Smart_camera.map.smsg " "Generated suppressed messages file F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/output_files/Smart_camera.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190338325 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1653190341858 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653190341858 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "e_rxer " "No output dependent on input pin \"e_rxer\"" {  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653190345805 "|CortexM3|e_rxer"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1653190345805 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "40859 " "Implemented 40859 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1653190345805 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1653190345805 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "34 " "Implemented 34 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1653190345805 ""} { "Info" "ICUT_CUT_TM_LCELLS" "40088 " "Implemented 40088 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1653190345805 ""} { "Info" "ICUT_CUT_TM_RAMS" "586 " "Implemented 586 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1653190345805 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1653190345805 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "70 " "Implemented 70 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1653190345805 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1653190345805 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 158 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 158 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5156 " "Peak virtual memory: 5156 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653190345985 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 22 11:32:25 2022 " "Processing ended: Sun May 22 11:32:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653190345985 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:55 " "Elapsed time: 00:04:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653190345985 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:56 " "Total CPU time (on all processors): 00:04:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653190345985 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190345985 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1653190349296 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653190349306 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 22 11:32:27 2022 " "Processing started: Sun May 22 11:32:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653190349306 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1653190349306 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Smart_camera -c Smart_camera " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Smart_camera -c Smart_camera" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1653190349306 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1653190351936 ""}
{ "Info" "0" "" "Project  = Smart_camera" {  } {  } 0 0 "Project  = Smart_camera" 0 0 "Fitter" 0 0 1653190351936 ""}
{ "Info" "0" "" "Revision = Smart_camera" {  } {  } 0 0 "Revision = Smart_camera" 0 0 "Fitter" 0 0 1653190351936 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1653190352716 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1653190352716 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Smart_camera EP4CE55F23C8 " "Selected device EP4CE55F23C8 for design \"Smart_camera\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1653190353217 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1653190353367 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1653190353367 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[0\] 6 5 0 0 " "Implementing clock multiplication of 6, clock division of 5, and phase shift of 0 degrees (0 ps) for SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_clk_altpll.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/pll_clk_altpll.v" 43 -1 0 } } { "" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 8577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1653190353847 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[1\] 12 5 0 0 " "Implementing clock multiplication of 12, clock division of 5, and phase shift of 0 degrees (0 ps) for SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_clk_altpll.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/pll_clk_altpll.v" 43 -1 0 } } { "" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 8578 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1653190353847 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[2\] 12 5 -75 -1736 " "Implementing clock multiplication of 12, clock division of 5, and phase shift of -75 degrees (-1736 ps) for SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_clk_altpll.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/pll_clk_altpll.v" 43 -1 0 } } { "" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 8579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1653190353847 ""}  } { { "db/pll_clk_altpll.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/pll_clk_altpll.v" 43 -1 0 } } { "" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 8577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1653190353847 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/video_pll_altpll.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/video_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 1296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1653190353857 ""}  } { { "db/video_pll_altpll.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/video_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 1296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1653190353857 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1653190355077 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C8 " "Device EP4CE15F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653190356627 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C8 " "Device EP4CE40F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653190356627 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C8 " "Device EP4CE30F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653190356627 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C8 " "Device EP4CE75F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653190356627 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Device EP4CE115F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653190356627 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1653190356627 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "g:/software/quartusprimestd/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/software/quartusprimestd/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 78886 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1653190356767 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "g:/software/quartusprimestd/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/software/quartusprimestd/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 78888 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1653190356767 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "g:/software/quartusprimestd/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/software/quartusprimestd/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 78890 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1653190356767 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "g:/software/quartusprimestd/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/software/quartusprimestd/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 78892 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1653190356767 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1653190356767 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1653190356847 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1653190360846 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 113 " "No exact pin location assignment(s) for 2 pins of 113 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1653190362776 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 " "The parameters of the PLL SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 and the PLL SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 and PLL SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 36 " "The value of the parameter \"M\" for the PLL atom SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 is 36" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1653190362995 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 12 " "The value of the parameter \"M\" for the PLL atom SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 is 12" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1653190362995 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1653190362995 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "N SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 " "The values of the parameter \"N\" do not match for the PLL atoms SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 and PLL SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 5 " "The value of the parameter \"N\" for the PLL atom SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 is 5" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1653190362995 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 1 " "The value of the parameter \"N\" for the PLL atom SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1653190362995 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1653190362995 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "LOOP FILTER R SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 " "The values of the parameter \"LOOP FILTER R\" do not match for the PLL atoms SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 and PLL SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 6000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 is 6000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1653190362995 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 4000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 is 4000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1653190362995 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1653190362995 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 and PLL SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 11073 " "The value of the parameter \"Min Lock Period\" for the PLL atom SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 is 11073" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1653190362995 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 18456 " "The value of the parameter \"Min Lock Period\" for the PLL atom SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 is 18456" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1653190362995 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1653190362995 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 and PLL SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 20408 " "The value of the parameter \"Max Lock Period\" for the PLL atom SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 is 20408" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1653190362995 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 39996 " "The value of the parameter \"Max Lock Period\" for the PLL atom SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 is 39996" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1653190362995 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1653190362995 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M_PH SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 " "The values of the parameter \"M_PH\" do not match for the PLL atoms SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 and PLL SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M_PH SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 5 " "The value of the parameter \"M_PH\" for the PLL atom SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 is 5" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1653190362995 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M_PH SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 0 " "The value of the parameter \"M_PH\" for the PLL atom SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 is 0" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1653190362995 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1653190362995 ""}  } { { "db/video_pll_altpll.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/video_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 1296 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 8577 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/pll_clk_altpll.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/pll_clk_altpll.v" 77 -1 0 } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1653190362995 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 0 Pin_T2 " "PLL \"SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_T2\"" {  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 892 0 0 } } { "db/video_pll_altpll.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/video_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 1296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1653190363156 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "203 " "The Timing Analyzer is analyzing 203 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1653190367956 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_0ul1 " "Entity dcfifo_0ul1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653190368006 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653190368006 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1653190368006 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_6ul1 " "Entity dcfifo_6ul1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653190368006 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653190368006 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1653190368006 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_i3m1 " "Entity dcfifo_i3m1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1f9:dffpipe20\|dffe21a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1f9:dffpipe20\|dffe21a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653190368006 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_0f9:dffpipe17\|dffe18a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_0f9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653190368006 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1653190368006 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1653190368006 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Smart_camera.sdc " "Synopsys Design Constraints File file not found: 'Smart_camera.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1653190368177 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1653190368177 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1653190368207 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "SmartCamera_inst\|TCP_inst\|ipsend_inst\|ip_header\[1\]\[16\]~0\|combout " "Node \"SmartCamera_inst\|TCP_inst\|ipsend_inst\|ip_header\[1\]\[16\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653190368337 ""} { "Warning" "WSTA_SCC_NODE" "SmartCamera_inst\|TCP_inst\|ipsend_inst\|ip_header\[1\]\[16\]~0\|datad " "Node \"SmartCamera_inst\|TCP_inst\|ipsend_inst\|ip_header\[1\]\[16\]~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653190368337 ""}  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1653190368337 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1653190368867 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1653190368877 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1653190368887 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK50m~input (placed in PIN T2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLK50m~input (placed in PIN T2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653190371957 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tx_cnt\[7\] " "Destination node tx_cnt\[7\]" {  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 1027 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 24775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653190371957 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tx_cnt\[6\] " "Destination node tx_cnt\[6\]" {  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 1027 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 24776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653190371957 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tx_cnt\[5\] " "Destination node tx_cnt\[5\]" {  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 1027 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 24777 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653190371957 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tx_cnt\[4\] " "Destination node tx_cnt\[4\]" {  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 1027 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 24778 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653190371957 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tx_cnt\[2\] " "Destination node tx_cnt\[2\]" {  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 1027 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 24780 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653190371957 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tx_cnt\[1\] " "Destination node tx_cnt\[1\]" {  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 1027 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 24781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653190371957 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tx_cnt\[3\] " "Destination node tx_cnt\[3\]" {  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 1027 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 24779 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653190371957 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1653190371957 ""}  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 78866 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653190371957 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653190371957 ""}  } { { "db/pll_clk_altpll.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/pll_clk_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 8577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653190371957 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653190371957 ""}  } { { "db/pll_clk_altpll.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/pll_clk_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 8577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653190371957 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1) " "Automatically promoted node SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653190371957 ""}  } { { "db/pll_clk_altpll.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/pll_clk_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 8577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653190371957 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3) " "Automatically promoted node SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653190371957 ""}  } { { "db/video_pll_altpll.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/video_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 1296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653190371957 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Send_Task  " "Automatically promoted node SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Send_Task " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653190371957 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ipsend:ipsend_inst\|txen " "Destination node SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ipsend:ipsend_inst\|txen" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 8136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653190371957 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ipsend:ipsend_inst\|txer " "Destination node SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ipsend:ipsend_inst\|txer" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 28 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 8080 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653190371957 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ipsend:ipsend_inst\|rd_data_counter\[1\] " "Destination node SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ipsend:ipsend_inst\|rd_data_counter\[1\]" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 7956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653190371957 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ipsend:ipsend_inst\|rd_data_counter\[2\] " "Destination node SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ipsend:ipsend_inst\|rd_data_counter\[2\]" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 7955 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653190371957 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ipsend:ipsend_inst\|rd_data_counter\[3\] " "Destination node SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ipsend:ipsend_inst\|rd_data_counter\[3\]" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 7954 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653190371957 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ipsend:ipsend_inst\|rd_data_counter\[4\] " "Destination node SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ipsend:ipsend_inst\|rd_data_counter\[4\]" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 7953 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653190371957 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ipsend:ipsend_inst\|rd_data_counter\[5\] " "Destination node SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ipsend:ipsend_inst\|rd_data_counter\[5\]" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 7952 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653190371957 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ipsend:ipsend_inst\|rd_data_counter\[6\] " "Destination node SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ipsend:ipsend_inst\|rd_data_counter\[6\]" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 7951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653190371957 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ipsend:ipsend_inst\|rd_data_counter\[7\] " "Destination node SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ipsend:ipsend_inst\|rd_data_counter\[7\]" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 7950 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653190371957 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ipsend:ipsend_inst\|rd_data_counter\[8\] " "Destination node SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ipsend:ipsend_inst\|rd_data_counter\[8\]" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 7949 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653190371957 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1653190371957 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1653190371957 ""}  } { { "src/sources/peripheral/webcamera/Ethernet/TCP.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/TCP.v" 66 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 8485 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653190371957 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|comb~0  " "Automatically promoted node SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653190371957 ""}  } { { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 26222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653190371957 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|data_o_valid  " "Automatically promoted node SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|data_o_valid " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653190371957 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|wrptr_g\[16\] " "Destination node SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|wrptr_g\[16\]" {  } { { "db/dcfifo_i3m1.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_i3m1.tdf" 64 9 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 7573 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653190371957 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|wrptr_g\[15\] " "Destination node SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|wrptr_g\[15\]" {  } { { "db/dcfifo_i3m1.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_i3m1.tdf" 64 9 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 7574 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653190371957 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|wrptr_g\[14\] " "Destination node SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|wrptr_g\[14\]" {  } { { "db/dcfifo_i3m1.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_i3m1.tdf" 64 9 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 7575 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653190371957 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|wrptr_g\[13\] " "Destination node SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|wrptr_g\[13\]" {  } { { "db/dcfifo_i3m1.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_i3m1.tdf" 64 9 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 7576 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653190371957 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|wrptr_g\[12\] " "Destination node SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|wrptr_g\[12\]" {  } { { "db/dcfifo_i3m1.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_i3m1.tdf" 64 9 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 7577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653190371957 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|wrptr_g\[11\] " "Destination node SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|wrptr_g\[11\]" {  } { { "db/dcfifo_i3m1.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_i3m1.tdf" 64 9 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 7578 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653190371957 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|wrptr_g\[10\] " "Destination node SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|wrptr_g\[10\]" {  } { { "db/dcfifo_i3m1.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_i3m1.tdf" 64 9 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 7579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653190371957 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|wrptr_g\[9\] " "Destination node SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|wrptr_g\[9\]" {  } { { "db/dcfifo_i3m1.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_i3m1.tdf" 64 9 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 7580 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653190371957 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|wrptr_g\[8\] " "Destination node SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|wrptr_g\[8\]" {  } { { "db/dcfifo_i3m1.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_i3m1.tdf" 64 9 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 7581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653190371957 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|wrptr_g\[7\] " "Destination node SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|wrptr_g\[7\]" {  } { { "db/dcfifo_i3m1.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_i3m1.tdf" 64 9 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 7582 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653190371957 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1653190371957 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1653190371957 ""}  } { { "src/sources/peripheral/webcamera/Ethernet/iprecieve.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/iprecieve.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 7165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653190371957 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|input_low  " "Automatically promoted node SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|input_low " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653190371957 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|input_low~0 " "Destination node SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|input_low~0" {  } { { "src/sources/peripheral/webcamera/frequency_counter.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/frequency_counter.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 48134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653190371957 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1653190371957 ""}  } { { "src/sources/peripheral/webcamera/frequency_counter.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/frequency_counter.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 6582 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653190371957 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SmartCamera:SmartCamera_inst\|wire_2Hz  " "Automatically promoted node SmartCamera:SmartCamera_inst\|wire_2Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653190371957 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|wire_2Hz~0 " "Destination node SmartCamera:SmartCamera_inst\|wire_2Hz~0" {  } { { "src/sources/peripheral/webcamera/SmartCamera.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v" 624 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 32645 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653190371957 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1653190371957 ""}  } { { "src/sources/peripheral/webcamera/SmartCamera.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v" 624 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 9342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653190371957 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SmartCamera:SmartCamera_inst\|frame_vsync  " "Automatically promoted node SmartCamera:SmartCamera_inst\|frame_vsync " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653190371957 ""}  } { { "src/sources/peripheral/webcamera/SmartCamera.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v" 116 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 9333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653190371957 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller\|sdram_cmd:u_sdram_cmd\|sdram_dqm_reg\[0\]  " "Automatically promoted node SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller\|sdram_cmd:u_sdram_cmd\|sdram_dqm_reg\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653190371957 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller\|sdram_cmd:u_sdram_cmd\|sdram_dqm\[0\]~0 " "Destination node SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller\|sdram_cmd:u_sdram_cmd\|sdram_dqm\[0\]~0" {  } { { "src/sources/peripheral/webcamera/sdram/sdram_cmd.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/sdram/sdram_cmd.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 31217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653190371957 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller\|sdram_cmd:u_sdram_cmd\|sdram_dqm_reg\[0\]~9 " "Destination node SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller\|sdram_cmd:u_sdram_cmd\|sdram_dqm_reg\[0\]~9" {  } { { "src/sources/peripheral/webcamera/sdram/sdram_cmd.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/sdram/sdram_cmd.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 67210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653190371957 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1653190371957 ""}  } { { "src/sources/peripheral/webcamera/sdram/sdram_cmd.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/sdram/sdram_cmd.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 1379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653190371957 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SmartCamera:SmartCamera_inst\|SMC:SMC_inst\|clk_1M  " "Automatically promoted node SmartCamera:SmartCamera_inst\|SMC:SMC_inst\|clk_1M " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653190371957 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|SMC:SMC_inst\|MDC " "Destination node SmartCamera:SmartCamera_inst\|SMC:SMC_inst\|MDC" {  } { { "src/sources/peripheral/webcamera/Ethernet/SMC.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/SMC.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 8556 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653190371957 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|SMC:SMC_inst\|clk_1M~0 " "Destination node SmartCamera:SmartCamera_inst\|SMC:SMC_inst\|clk_1M~0" {  } { { "src/sources/peripheral/webcamera/Ethernet/SMC.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/SMC.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 30858 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653190371957 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1653190371957 ""}  } { { "src/sources/peripheral/webcamera/Ethernet/SMC.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/SMC.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 8559 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653190371957 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WideOr8~1  " "Automatically promoted node WideOr8~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653190371957 ""}  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 1003 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 47990 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653190371957 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|data_receive  " "Automatically promoted node SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|data_receive " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653190371957 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|Selector33~0 " "Destination node SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|Selector33~0" {  } { { "src/sources/peripheral/webcamera/Ethernet/iprecieve.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/iprecieve.v" 60 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 53411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653190371957 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1653190371957 ""}  } { { "src/sources/peripheral/webcamera/Ethernet/iprecieve.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/iprecieve.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 7207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653190371957 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cortexm3ds_logic:ulogic\|H8bdt6~0  " "Automatically promoted node cortexm3ds_logic:ulogic\|H8bdt6~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653190371957 ""}  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 174 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 32486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653190371957 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SmartCamera:SmartCamera_inst\|rst_n~0  " "Automatically promoted node SmartCamera:SmartCamera_inst\|rst_n~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653190371957 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_ram:u_input\|block_ready_q\[3\] " "Destination node SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_ram:u_input\|block_ready_q\[3\]" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram.v" 279 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 5848 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653190371957 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_ram:u_input\|block_ready_q\[2\] " "Destination node SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_ram:u_input\|block_ready_q\[2\]" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram.v" 279 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 5849 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653190371957 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_ram:u_input\|block_ready_q\[1\] " "Destination node SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_ram:u_input\|block_ready_q\[1\]" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram.v" 279 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 5915 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653190371957 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_ram:u_input\|block_ready_q\[0\] " "Destination node SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_ram:u_input\|block_ready_q\[0\]" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram.v" 279 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 5916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653190371957 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_dqt:u_jpeg_dqt\|inport_eob_q " "Destination node SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_dqt:u_jpeg_dqt\|inport_eob_q" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_dqt.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_dqt.v" 205 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 3009 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653190371957 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_bitbuffer:u_jpeg_bitbuffer\|drain_q " "Destination node SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_bitbuffer:u_jpeg_bitbuffer\|drain_q" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_bitbuffer.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_bitbuffer.v" 60 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 2456 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653190371957 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_mcu_proc:u_jpeg_mcu_proc\|jpeg_mcu_id:u_id\|end_of_image_q " "Destination node SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_mcu_proc:u_jpeg_mcu_proc\|jpeg_mcu_id:u_id\|end_of_image_q" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_mcu_id.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_mcu_id.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 2160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653190371957 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_dht:u_jpeg_dht\|lookup_valid_q " "Destination node SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_dht:u_jpeg_dht\|lookup_valid_q" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_dht.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_dht.v" 790 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 6279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653190371957 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_input:u_jpeg_input\|eof_q " "Destination node SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_input:u_jpeg_input\|eof_q" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_input.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_input.v" 527 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 6422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653190371957 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_input:u_jpeg_input\|start_q " "Destination node SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_input:u_jpeg_input\|start_q" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_input.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_input.v" 539 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 6421 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653190371957 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1653190371957 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1653190371957 ""}  } { { "src/sources/peripheral/webcamera/SmartCamera.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 31892 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653190371957 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cortexm3ds_logic:ulogic\|Ik2nz6  " "Automatically promoted node cortexm3ds_logic:ulogic\|Ik2nz6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653190371957 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cortexm3ds_logic:ulogic\|H8bdt6~0 " "Destination node cortexm3ds_logic:ulogic\|H8bdt6~0" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 174 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 32486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653190371957 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1653190371957 ""}  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6524 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 19800 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653190371957 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpuresetn  " "Automatically promoted node cpuresetn " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653190371957 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|System_reg\[9\]\[0\] " "Destination node SmartCamera:SmartCamera_inst\|System_reg\[9\]\[0\]" {  } { { "src/sources/peripheral/webcamera/SmartCamera.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v" 209 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 8806 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653190371957 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|System_reg\[9\]\[6\] " "Destination node SmartCamera:SmartCamera_inst\|System_reg\[9\]\[6\]" {  } { { "src/sources/peripheral/webcamera/SmartCamera.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v" 209 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 8800 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653190371957 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|System_reg\[9\]\[7\] " "Destination node SmartCamera:SmartCamera_inst\|System_reg\[9\]\[7\]" {  } { { "src/sources/peripheral/webcamera/SmartCamera.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v" 209 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 8799 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653190371957 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|System_reg\[8\]\[16\] " "Destination node SmartCamera:SmartCamera_inst\|System_reg\[8\]\[16\]" {  } { { "src/sources/peripheral/webcamera/SmartCamera.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v" 209 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 8817 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653190371957 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|System_reg\[9\]\[16\] " "Destination node SmartCamera:SmartCamera_inst\|System_reg\[9\]\[16\]" {  } { { "src/sources/peripheral/webcamera/SmartCamera.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v" 209 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 8790 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653190371957 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|System_reg\[9\]\[4\] " "Destination node SmartCamera:SmartCamera_inst\|System_reg\[9\]\[4\]" {  } { { "src/sources/peripheral/webcamera/SmartCamera.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v" 209 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 8802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653190371957 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|System_reg\[8\]\[20\] " "Destination node SmartCamera:SmartCamera_inst\|System_reg\[8\]\[20\]" {  } { { "src/sources/peripheral/webcamera/SmartCamera.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v" 209 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 8813 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653190371957 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|System_reg\[9\]\[20\] " "Destination node SmartCamera:SmartCamera_inst\|System_reg\[9\]\[20\]" {  } { { "src/sources/peripheral/webcamera/SmartCamera.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v" 209 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 8786 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653190371957 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|System_reg\[8\]\[24\] " "Destination node SmartCamera:SmartCamera_inst\|System_reg\[8\]\[24\]" {  } { { "src/sources/peripheral/webcamera/SmartCamera.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v" 209 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 8809 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653190371957 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SmartCamera:SmartCamera_inst\|System_reg\[9\]\[24\] " "Destination node SmartCamera:SmartCamera_inst\|System_reg\[9\]\[24\]" {  } { { "src/sources/peripheral/webcamera/SmartCamera.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v" 209 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 8782 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653190371957 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1653190371957 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1653190371957 ""}  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 24791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653190371957 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cortexm3ds_logic:ulogic\|Ym2nz6  " "Automatically promoted node cortexm3ds_logic:ulogic\|Ym2nz6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653190371957 ""}  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6524 -1 0 } } { "temporary_test_loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 0 { 0 ""} 0 19804 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653190371957 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1653190376608 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1653190376658 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1653190376658 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1653190376728 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1653190376808 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1653190376888 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1653190380208 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "385 Embedded multiplier block " "Packed 385 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1653190380258 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "8 " "Created 8 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1653190380258 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1653190380258 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 1 1 0 " "Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 1 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1653190380578 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1653190380578 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1653190380578 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 11 22 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653190380578 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 20 21 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 20 total pin(s) used --  21 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653190380578 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 28 14 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 28 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653190380578 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 6 37 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653190380578 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 14 27 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 14 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653190380578 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 18 21 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 18 total pin(s) used --  21 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653190380578 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 43 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653190380578 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 18 25 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 18 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653190380578 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1653190380578 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1653190380578 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 clk\[2\] sdram_clk~output " "PLL \"SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"sdram_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_clk_altpll.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/pll_clk_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "g:/software/quartusprimestd/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "src/sources/peripheral/webcamera/IP/pll_clk.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/pll_clk.v" 98 0 0 } } { "src/sources/peripheral/webcamera/SmartCamera.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v" 194 0 0 } } { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 892 0 0 } } { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 45 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1653190380928 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:28 " "Fitter preparation operations ending: elapsed time is 00:00:28" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653190384979 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1653190385249 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1653190391290 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:29 " "Fitter placement preparation operations ending: elapsed time is 00:00:29" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653190420579 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1653190421019 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1653190670937 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:04:10 " "Fitter placement operations ending: elapsed time is 00:04:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653190670937 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1653190677758 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "26 " "Router estimated average interconnect usage is 26% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "49 X33_Y32 X43_Y42 " "Router estimated peak interconnect usage is 49% of the available device resources in the region that extends from location X33_Y32 to location X43_Y42" {  } { { "loc" "" { Generic "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/" { { 1 { 0 "Router estimated peak interconnect usage is 49% of the available device resources in the region that extends from location X33_Y32 to location X43_Y42"} { { 12 { 0 ""} 33 32 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1653190727156 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1653190727156 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1653190773711 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1653190773711 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:33 " "Fitter routing operations ending: elapsed time is 00:01:33" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653190773721 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 74.96 " "Total time spent on timing analysis during the Fitter is 74.96 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1653190775011 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1653190775421 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1653190781051 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1653190781071 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1653190788182 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:20 " "Fitter post-fit operations ending: elapsed time is 00:00:20" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653190795523 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/output_files/Smart_camera.fit.smsg " "Generated suppressed messages file F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/output_files/Smart_camera.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1653190804193 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5861 " "Peak virtual memory: 5861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653190811574 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 22 11:40:11 2022 " "Processing ended: Sun May 22 11:40:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653190811574 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:07:44 " "Elapsed time: 00:07:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653190811574 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:11:42 " "Total CPU time (on all processors): 00:11:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653190811574 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1653190811574 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1653190813854 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653190813864 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 22 11:40:13 2022 " "Processing started: Sun May 22 11:40:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653190813864 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1653190813864 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Smart_camera -c Smart_camera " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Smart_camera -c Smart_camera" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1653190813864 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1653190815024 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1653190818407 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1653190818567 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653190819277 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 22 11:40:19 2022 " "Processing ended: Sun May 22 11:40:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653190819277 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653190819277 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653190819277 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1653190819277 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1653190820277 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1653190821757 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653190821757 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 22 11:40:20 2022 " "Processing started: Sun May 22 11:40:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653190821757 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1653190821757 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Smart_camera -c Smart_camera " "Command: quartus_sta Smart_camera -c Smart_camera" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1653190821757 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1653190821967 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1653190823617 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1653190823617 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653190823677 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653190823677 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "203 " "The Timing Analyzer is analyzing 203 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1653190825267 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_0ul1 " "Entity dcfifo_0ul1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653190826367 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653190826367 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1653190826367 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_6ul1 " "Entity dcfifo_6ul1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653190826367 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653190826367 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1653190826367 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_i3m1 " "Entity dcfifo_i3m1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1f9:dffpipe20\|dffe21a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1f9:dffpipe20\|dffe21a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653190826367 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_0f9:dffpipe17\|dffe18a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_0f9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653190826367 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1653190826367 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1653190826367 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Smart_camera.sdc " "Synopsys Design Constraints File file not found: 'Smart_camera.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1653190826607 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1653190826607 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK50m CLK50m " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK50m CLK50m" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1653190826627 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{SmartCamera_inst\|u_pll_clk\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 6 -duty_cycle 50.00 -name \{SmartCamera_inst\|u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{SmartCamera_inst\|u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{SmartCamera_inst\|u_pll_clk\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 6 -duty_cycle 50.00 -name \{SmartCamera_inst\|u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{SmartCamera_inst\|u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1653190826627 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{SmartCamera_inst\|u_pll_clk\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 12 -duty_cycle 50.00 -name \{SmartCamera_inst\|u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{SmartCamera_inst\|u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{SmartCamera_inst\|u_pll_clk\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 12 -duty_cycle 50.00 -name \{SmartCamera_inst\|u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{SmartCamera_inst\|u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1653190826627 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{SmartCamera_inst\|u_pll_clk\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 12 -phase -75.00 -duty_cycle 50.00 -name \{SmartCamera_inst\|u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{SmartCamera_inst\|u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{SmartCamera_inst\|u_pll_clk\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 12 -phase -75.00 -duty_cycle 50.00 -name \{SmartCamera_inst\|u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{SmartCamera_inst\|u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1653190826627 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{SmartCamera_inst\|video_pll_m0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{SmartCamera_inst\|video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{SmartCamera_inst\|video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{SmartCamera_inst\|video_pll_m0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{SmartCamera_inst\|video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{SmartCamera_inst\|video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1653190826627 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653190826627 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1653190826627 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SWCLK SWCLK " "create_clock -period 1.000 -name SWCLK SWCLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653190826677 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name e_rxc e_rxc " "create_clock -period 1.000 -name e_rxc e_rxc" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653190826677 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|data_o_valid SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|data_o_valid " "create_clock -period 1.000 -name SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|data_o_valid SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|data_o_valid" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653190826677 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|pixel_x_q\[0\] SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|pixel_x_q\[0\] " "create_clock -period 1.000 -name SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|pixel_x_q\[0\] SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|pixel_x_q\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653190826677 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|data_receive SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|data_receive " "create_clock -period 1.000 -name SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|data_receive SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|data_receive" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653190826677 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name e_txc e_txc " "create_clock -period 1.000 -name e_txc e_txc" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653190826677 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Send_Task SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Send_Task " "create_clock -period 1.000 -name SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Send_Task SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Send_Task" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653190826677 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller\|sdram_cmd:u_sdram_cmd\|sdram_dqm_reg\[0\] SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller\|sdram_cmd:u_sdram_cmd\|sdram_dqm_reg\[0\] " "create_clock -period 1.000 -name SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller\|sdram_cmd:u_sdram_cmd\|sdram_dqm_reg\[0\] SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller\|sdram_cmd:u_sdram_cmd\|sdram_dqm_reg\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653190826677 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SmartCamera:SmartCamera_inst\|wire_2Hz SmartCamera:SmartCamera_inst\|wire_2Hz " "create_clock -period 1.000 -name SmartCamera:SmartCamera_inst\|wire_2Hz SmartCamera:SmartCamera_inst\|wire_2Hz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653190826677 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|input_low SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|input_low " "create_clock -period 1.000 -name SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|input_low SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|input_low" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653190826677 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name tx_cnt\[0\] tx_cnt\[0\] " "create_clock -period 1.000 -name tx_cnt\[0\] tx_cnt\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653190826677 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SmartCamera:SmartCamera_inst\|SMC:SMC_inst\|clk_1M SmartCamera:SmartCamera_inst\|SMC:SMC_inst\|clk_1M " "create_clock -period 1.000 -name SmartCamera:SmartCamera_inst\|SMC:SMC_inst\|clk_1M SmartCamera:SmartCamera_inst\|SMC:SMC_inst\|clk_1M" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653190826677 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653190826677 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "SmartCamera_inst\|TCP_inst\|ipsend_inst\|ip_header\[1\]\[16\]~0\|combout " "Node \"SmartCamera_inst\|TCP_inst\|ipsend_inst\|ip_header\[1\]\[16\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653190826747 ""} { "Warning" "WSTA_SCC_NODE" "SmartCamera_inst\|TCP_inst\|ipsend_inst\|ip_header\[1\]\[16\]~0\|datad " "Node \"SmartCamera_inst\|TCP_inst\|ipsend_inst\|ip_header\[1\]\[16\]~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653190826747 ""}  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1653190826747 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1653190827117 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653190827117 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1653190827218 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1653190827268 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1653190831688 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1653190831688 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -40.473 " "Worst-case setup slack is -40.473" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190831698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190831698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -40.473          -41334.288 CLK50m  " "  -40.473          -41334.288 CLK50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190831698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -28.409           -1982.094 e_txc  " "  -28.409           -1982.094 e_txc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190831698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.224           -3685.495 e_rxc  " "   -7.224           -3685.495 e_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190831698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.235          -16106.254 SmartCamera_inst\|u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -6.235          -16106.254 SmartCamera_inst\|u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190831698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.714             -17.815 SmartCamera_inst\|u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -5.714             -17.815 SmartCamera_inst\|u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190831698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.404            -731.482 SWCLK  " "   -5.404            -731.482 SWCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190831698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.847              -4.847 SmartCamera_inst\|video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.847              -4.847 SmartCamera_inst\|video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190831698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.706            -165.603 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Send_Task  " "   -4.706            -165.603 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Send_Task " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190831698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.649             -31.015 SmartCamera:SmartCamera_inst\|SMC:SMC_inst\|clk_1M  " "   -4.649             -31.015 SmartCamera:SmartCamera_inst\|SMC:SMC_inst\|clk_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190831698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.943             -25.739 tx_cnt\[0\]  " "   -3.943             -25.739 tx_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190831698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.596             -82.803 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|data_o_valid  " "   -3.596             -82.803 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|data_o_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190831698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.929             -46.864 SmartCamera:SmartCamera_inst\|wire_2Hz  " "   -2.929             -46.864 SmartCamera:SmartCamera_inst\|wire_2Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190831698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.548             -15.288 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|data_receive  " "   -2.548             -15.288 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|data_receive " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190831698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.317             -32.250 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|input_low  " "   -2.317             -32.250 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|input_low " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190831698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.740             -13.920 SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller\|sdram_cmd:u_sdram_cmd\|sdram_dqm_reg\[0\]  " "   -1.740             -13.920 SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller\|sdram_cmd:u_sdram_cmd\|sdram_dqm_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190831698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.332              -8.161 SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|pixel_x_q\[0\]  " "   -1.332              -8.161 SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|pixel_x_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190831698 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653190831698 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.858 " "Worst-case hold slack is -0.858" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190832158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190832158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.858              -0.858 SmartCamera_inst\|u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.858              -0.858 SmartCamera_inst\|u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190832158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.610              -1.378 CLK50m  " "   -0.610              -1.378 CLK50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190832158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.529             -10.994 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Send_Task  " "   -0.529             -10.994 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Send_Task " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190832158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.075               0.000 SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|pixel_x_q\[0\]  " "    0.075               0.000 SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|pixel_x_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190832158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.225               0.000 SWCLK  " "    0.225               0.000 SWCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190832158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 SmartCamera_inst\|u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.340               0.000 SmartCamera_inst\|u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190832158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.429               0.000 e_rxc  " "    0.429               0.000 e_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190832158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 e_txc  " "    0.430               0.000 e_txc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190832158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.441               0.000 SmartCamera_inst\|video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.441               0.000 SmartCamera_inst\|video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190832158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.459               0.000 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|data_o_valid  " "    0.459               0.000 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|data_o_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190832158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.491               0.000 SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller\|sdram_cmd:u_sdram_cmd\|sdram_dqm_reg\[0\]  " "    0.491               0.000 SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller\|sdram_cmd:u_sdram_cmd\|sdram_dqm_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190832158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.505               0.000 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|input_low  " "    0.505               0.000 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|input_low " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190832158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.671               0.000 SmartCamera:SmartCamera_inst\|SMC:SMC_inst\|clk_1M  " "    0.671               0.000 SmartCamera:SmartCamera_inst\|SMC:SMC_inst\|clk_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190832158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.757               0.000 SmartCamera:SmartCamera_inst\|wire_2Hz  " "    0.757               0.000 SmartCamera:SmartCamera_inst\|wire_2Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190832158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.779               0.000 tx_cnt\[0\]  " "    0.779               0.000 tx_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190832158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.312               0.000 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|data_receive  " "    1.312               0.000 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|data_receive " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190832158 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653190832158 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -8.079 " "Worst-case recovery slack is -8.079" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190832318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190832318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.079           -2231.574 SmartCamera_inst\|u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -8.079           -2231.574 SmartCamera_inst\|u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190832318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.260           -2734.735 SmartCamera_inst\|u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -7.260           -2734.735 SmartCamera_inst\|u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190832318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.533            -994.722 e_rxc  " "   -5.533            -994.722 e_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190832318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.787             -76.592 SmartCamera:SmartCamera_inst\|wire_2Hz  " "   -4.787             -76.592 SmartCamera:SmartCamera_inst\|wire_2Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190832318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.621             -30.127 SmartCamera:SmartCamera_inst\|SMC:SMC_inst\|clk_1M  " "   -4.621             -30.127 SmartCamera:SmartCamera_inst\|SMC:SMC_inst\|clk_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190832318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.921             -73.150 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|input_low  " "   -3.921             -73.150 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|input_low " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190832318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.548            -483.899 SWCLK  " "   -3.548            -483.899 SWCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190832318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.009            -139.374 SmartCamera_inst\|video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.009            -139.374 SmartCamera_inst\|video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190832318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.438             -93.823 e_txc  " "   -1.438             -93.823 e_txc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190832318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423             -11.384 SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller\|sdram_cmd:u_sdram_cmd\|sdram_dqm_reg\[0\]  " "   -1.423             -11.384 SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller\|sdram_cmd:u_sdram_cmd\|sdram_dqm_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190832318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.922             -29.262 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|data_o_valid  " "   -0.922             -29.262 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|data_o_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190832318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.641              -5.128 SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|pixel_x_q\[0\]  " "   -0.641              -5.128 SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|pixel_x_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190832318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.349              -2.094 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|data_receive  " "   -0.349              -2.094 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|data_receive " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190832318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.256               0.000 CLK50m  " "   11.256               0.000 CLK50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190832318 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653190832318 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.032 " "Worst-case removal slack is -0.032" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190832448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190832448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.032              -0.256 SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|pixel_x_q\[0\]  " "   -0.032              -0.256 SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|pixel_x_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190832448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.315               0.000 e_rxc  " "    0.315               0.000 e_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190832448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.533               0.000 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|data_o_valid  " "    0.533               0.000 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|data_o_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190832448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.708               0.000 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|data_receive  " "    0.708               0.000 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|data_receive " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190832448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.882               0.000 e_txc  " "    0.882               0.000 e_txc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190832448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.994               0.000 SmartCamera_inst\|video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.994               0.000 SmartCamera_inst\|video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190832448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.215               0.000 SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller\|sdram_cmd:u_sdram_cmd\|sdram_dqm_reg\[0\]  " "    1.215               0.000 SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller\|sdram_cmd:u_sdram_cmd\|sdram_dqm_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190832448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.440               0.000 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|input_low  " "    1.440               0.000 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|input_low " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190832448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.511               0.000 SmartCamera_inst\|u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.511               0.000 SmartCamera_inst\|u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190832448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.266               0.000 SmartCamera:SmartCamera_inst\|SMC:SMC_inst\|clk_1M  " "    2.266               0.000 SmartCamera:SmartCamera_inst\|SMC:SMC_inst\|clk_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190832448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.889               0.000 SWCLK  " "    2.889               0.000 SWCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190832448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.261               0.000 CLK50m  " "    4.261               0.000 CLK50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190832448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.936               0.000 SmartCamera:SmartCamera_inst\|wire_2Hz  " "    4.936               0.000 SmartCamera:SmartCamera_inst\|wire_2Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190832448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.713               0.000 SmartCamera_inst\|u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.713               0.000 SmartCamera_inst\|u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190832448 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653190832448 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190832468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190832468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201           -1681.881 e_rxc  " "   -3.201           -1681.881 e_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190832468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -462.766 e_txc  " "   -3.201            -462.766 e_txc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190832468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -303.384 SWCLK  " "   -3.000            -303.384 SWCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190832468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -47.584 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|data_o_valid  " "   -1.487             -47.584 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|data_o_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190832468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -29.740 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|input_low  " "   -1.487             -29.740 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|input_low " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190832468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -23.792 SmartCamera:SmartCamera_inst\|wire_2Hz  " "   -1.487             -23.792 SmartCamera:SmartCamera_inst\|wire_2Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190832468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -12.216 SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|pixel_x_q\[0\]  " "   -1.487             -12.216 SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|pixel_x_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190832468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 SmartCamera:SmartCamera_inst\|SMC:SMC_inst\|clk_1M  " "   -1.487             -11.896 SmartCamera:SmartCamera_inst\|SMC:SMC_inst\|clk_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190832468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller\|sdram_cmd:u_sdram_cmd\|sdram_dqm_reg\[0\]  " "   -1.487             -11.896 SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller\|sdram_cmd:u_sdram_cmd\|sdram_dqm_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190832468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -8.922 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|data_receive  " "   -1.487              -8.922 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|data_receive " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190832468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.369               0.000 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Send_Task  " "    0.369               0.000 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Send_Task " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190832468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.380               0.000 tx_cnt\[0\]  " "    0.380               0.000 tx_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190832468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.818               0.000 SmartCamera_inst\|u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.818               0.000 SmartCamera_inst\|u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190832468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.889               0.000 SmartCamera_inst\|u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.889               0.000 SmartCamera_inst\|u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190832468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.683               0.000 CLK50m  " "    9.683               0.000 CLK50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190832468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.677               0.000 SmartCamera_inst\|video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.677               0.000 SmartCamera_inst\|video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190832468 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653190832468 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 192 synchronizer chains. " "Report Metastability: Found 192 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1653190835318 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653190835318 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1653190835348 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1653190835508 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1653190843029 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653190844959 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1653190846039 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1653190846039 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -35.236 " "Worst-case setup slack is -35.236" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -35.236          -35334.736 CLK50m  " "  -35.236          -35334.736 CLK50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -26.029           -1811.747 e_txc  " "  -26.029           -1811.747 e_txc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.860           -3416.925 e_rxc  " "   -6.860           -3416.925 e_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.088          -13634.179 SmartCamera_inst\|u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -5.088          -13634.179 SmartCamera_inst\|u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.067            -677.686 SWCLK  " "   -5.067            -677.686 SWCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.063             -15.530 SmartCamera_inst\|u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -5.063             -15.530 SmartCamera_inst\|u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.371            -164.382 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Send_Task  " "   -4.371            -164.382 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Send_Task " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.263             -28.475 SmartCamera:SmartCamera_inst\|SMC:SMC_inst\|clk_1M  " "   -4.263             -28.475 SmartCamera:SmartCamera_inst\|SMC:SMC_inst\|clk_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.215              -4.215 SmartCamera_inst\|video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.215              -4.215 SmartCamera_inst\|video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.726             -24.030 tx_cnt\[0\]  " "   -3.726             -24.030 tx_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.134             -72.562 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|data_o_valid  " "   -3.134             -72.562 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|data_o_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.959             -47.344 SmartCamera:SmartCamera_inst\|wire_2Hz  " "   -2.959             -47.344 SmartCamera:SmartCamera_inst\|wire_2Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.459             -14.754 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|data_receive  " "   -2.459             -14.754 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|data_receive " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.987             -27.355 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|input_low  " "   -1.987             -27.355 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|input_low " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.649             -13.192 SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller\|sdram_cmd:u_sdram_cmd\|sdram_dqm_reg\[0\]  " "   -1.649             -13.192 SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller\|sdram_cmd:u_sdram_cmd\|sdram_dqm_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.085              -6.588 SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|pixel_x_q\[0\]  " "   -1.085              -6.588 SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|pixel_x_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846049 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653190846049 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.935 " "Worst-case hold slack is -0.935" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.935              -0.935 SmartCamera_inst\|u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.935              -0.935 SmartCamera_inst\|u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.357              -1.986 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Send_Task  " "   -0.357              -1.986 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Send_Task " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.340              -0.653 CLK50m  " "   -0.340              -0.653 CLK50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.140              -1.120 SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|pixel_x_q\[0\]  " "   -0.140              -1.120 SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|pixel_x_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.068               0.000 SWCLK  " "    0.068               0.000 SWCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 SmartCamera_inst\|u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.148               0.000 SmartCamera_inst\|u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.331               0.000 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|data_o_valid  " "    0.331               0.000 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|data_o_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.350               0.000 e_rxc  " "    0.350               0.000 e_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388               0.000 e_txc  " "    0.388               0.000 e_txc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.397               0.000 SmartCamera_inst\|video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.397               0.000 SmartCamera_inst\|video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller\|sdram_cmd:u_sdram_cmd\|sdram_dqm_reg\[0\]  " "    0.455               0.000 SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller\|sdram_cmd:u_sdram_cmd\|sdram_dqm_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|input_low  " "    0.466               0.000 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|input_low " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.620               0.000 SmartCamera:SmartCamera_inst\|SMC:SMC_inst\|clk_1M  " "    0.620               0.000 SmartCamera:SmartCamera_inst\|SMC:SMC_inst\|clk_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.702               0.000 SmartCamera:SmartCamera_inst\|wire_2Hz  " "    0.702               0.000 SmartCamera:SmartCamera_inst\|wire_2Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.733               0.000 tx_cnt\[0\]  " "    0.733               0.000 tx_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.317               0.000 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|data_receive  " "    1.317               0.000 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|data_receive " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846479 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653190846479 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.221 " "Worst-case recovery slack is -7.221" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.221           -1981.079 SmartCamera_inst\|u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -7.221           -1981.079 SmartCamera_inst\|u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.398           -2362.346 SmartCamera_inst\|u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -6.398           -2362.346 SmartCamera_inst\|u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.071            -895.726 e_rxc  " "   -5.071            -895.726 e_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.355             -69.680 SmartCamera:SmartCamera_inst\|wire_2Hz  " "   -4.355             -69.680 SmartCamera:SmartCamera_inst\|wire_2Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.183             -27.257 SmartCamera:SmartCamera_inst\|SMC:SMC_inst\|clk_1M  " "   -4.183             -27.257 SmartCamera:SmartCamera_inst\|SMC:SMC_inst\|clk_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.642             -67.020 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|input_low  " "   -3.642             -67.020 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|input_low " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.181            -429.614 SWCLK  " "   -3.181            -429.614 SWCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.794            -122.814 SmartCamera_inst\|video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.794            -122.814 SmartCamera_inst\|video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.411             -11.288 SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller\|sdram_cmd:u_sdram_cmd\|sdram_dqm_reg\[0\]  " "   -1.411             -11.288 SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller\|sdram_cmd:u_sdram_cmd\|sdram_dqm_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.317             -81.459 e_txc  " "   -1.317             -81.459 e_txc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.813             -25.841 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|data_o_valid  " "   -0.813             -25.841 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|data_o_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.580              -4.640 SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|pixel_x_q\[0\]  " "   -0.580              -4.640 SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|pixel_x_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.238              -1.428 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|data_receive  " "   -0.238              -1.428 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|data_receive " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.792               0.000 CLK50m  " "   11.792               0.000 CLK50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846629 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653190846629 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.262 " "Worst-case removal slack is -0.262" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.262              -2.096 SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|pixel_x_q\[0\]  " "   -0.262              -2.096 SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|pixel_x_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.130               0.000 e_rxc  " "    0.130               0.000 e_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.380               0.000 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|data_o_valid  " "    0.380               0.000 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|data_o_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.593               0.000 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|data_receive  " "    0.593               0.000 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|data_receive " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.752               0.000 e_txc  " "    0.752               0.000 e_txc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.897               0.000 SmartCamera_inst\|video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.897               0.000 SmartCamera_inst\|video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.201               0.000 SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller\|sdram_cmd:u_sdram_cmd\|sdram_dqm_reg\[0\]  " "    1.201               0.000 SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller\|sdram_cmd:u_sdram_cmd\|sdram_dqm_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.293               0.000 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|input_low  " "    1.293               0.000 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|input_low " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.334               0.000 SmartCamera_inst\|u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.334               0.000 SmartCamera_inst\|u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.038               0.000 SmartCamera:SmartCamera_inst\|SMC:SMC_inst\|clk_1M  " "    2.038               0.000 SmartCamera:SmartCamera_inst\|SMC:SMC_inst\|clk_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.564               0.000 SWCLK  " "    2.564               0.000 SWCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.829               0.000 CLK50m  " "    3.829               0.000 CLK50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.481               0.000 SmartCamera:SmartCamera_inst\|wire_2Hz  " "    4.481               0.000 SmartCamera:SmartCamera_inst\|wire_2Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.937               0.000 SmartCamera_inst\|u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.937               0.000 SmartCamera_inst\|u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846769 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653190846769 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201           -1734.965 e_rxc  " "   -3.201           -1734.965 e_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -462.766 e_txc  " "   -3.201            -462.766 e_txc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -316.260 SWCLK  " "   -3.000            -316.260 SWCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -48.330 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|data_o_valid  " "   -1.487             -48.330 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|data_o_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -29.740 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|input_low  " "   -1.487             -29.740 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|input_low " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -23.792 SmartCamera:SmartCamera_inst\|wire_2Hz  " "   -1.487             -23.792 SmartCamera:SmartCamera_inst\|wire_2Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -14.412 SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|pixel_x_q\[0\]  " "   -1.487             -14.412 SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|pixel_x_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 SmartCamera:SmartCamera_inst\|SMC:SMC_inst\|clk_1M  " "   -1.487             -11.896 SmartCamera:SmartCamera_inst\|SMC:SMC_inst\|clk_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller\|sdram_cmd:u_sdram_cmd\|sdram_dqm_reg\[0\]  " "   -1.487             -11.896 SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller\|sdram_cmd:u_sdram_cmd\|sdram_dqm_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -8.922 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|data_receive  " "   -1.487              -8.922 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|data_receive " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.217               0.000 tx_cnt\[0\]  " "    0.217               0.000 tx_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.228               0.000 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Send_Task  " "    0.228               0.000 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Send_Task " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.801               0.000 SmartCamera_inst\|u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.801               0.000 SmartCamera_inst\|u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.911               0.000 SmartCamera_inst\|u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.911               0.000 SmartCamera_inst\|u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.604               0.000 CLK50m  " "    9.604               0.000 CLK50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.684               0.000 SmartCamera_inst\|video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.684               0.000 SmartCamera_inst\|video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190846799 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653190846799 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 192 synchronizer chains. " "Report Metastability: Found 192 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1653190850152 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653190850152 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1653190850182 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653190851332 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1653190851772 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1653190851772 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.226 " "Worst-case setup slack is -11.226" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190851802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190851802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.226            -689.675 e_txc  " "  -11.226            -689.675 e_txc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190851802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.967            -452.611 CLK50m  " "   -5.967            -452.611 CLK50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190851802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.491           -1083.849 e_rxc  " "   -2.491           -1083.849 e_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190851802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.846            -203.799 SWCLK  " "   -1.846            -203.799 SWCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190851802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.845              -5.732 SmartCamera_inst\|u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -1.845              -5.732 SmartCamera_inst\|u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190851802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.628              -1.628 SmartCamera_inst\|video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.628              -1.628 SmartCamera_inst\|video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190851802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.579             -10.163 SmartCamera:SmartCamera_inst\|SMC:SMC_inst\|clk_1M  " "   -1.579             -10.163 SmartCamera:SmartCamera_inst\|SMC:SMC_inst\|clk_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190851802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.482             -20.136 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Send_Task  " "   -1.482             -20.136 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Send_Task " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190851802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.304              -8.316 tx_cnt\[0\]  " "   -1.304              -8.316 tx_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190851802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.056           -1420.049 SmartCamera_inst\|u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.056           -1420.049 SmartCamera_inst\|u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190851802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.035             -17.807 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|data_o_valid  " "   -1.035             -17.807 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|data_o_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190851802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.890             -14.240 SmartCamera:SmartCamera_inst\|wire_2Hz  " "   -0.890             -14.240 SmartCamera:SmartCamera_inst\|wire_2Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190851802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.459              -3.328 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|input_low  " "   -0.459              -3.328 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|input_low " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190851802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.449              -2.694 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|data_receive  " "   -0.449              -2.694 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|data_receive " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190851802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.342              -2.736 SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller\|sdram_cmd:u_sdram_cmd\|sdram_dqm_reg\[0\]  " "   -0.342              -2.736 SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller\|sdram_cmd:u_sdram_cmd\|sdram_dqm_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190851802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.018              -0.018 SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|pixel_x_q\[0\]  " "   -0.018              -0.018 SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|pixel_x_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190851802 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653190851802 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.342 " "Worst-case hold slack is -0.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190852242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190852242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.342              -0.342 SmartCamera_inst\|u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.342              -0.342 SmartCamera_inst\|u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190852242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.113              -0.337 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Send_Task  " "   -0.113              -0.337 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Send_Task " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190852242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.092              -0.390 CLK50m  " "   -0.092              -0.390 CLK50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190852242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.117               0.000 e_rxc  " "    0.117               0.000 e_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190852242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.127               0.000 SmartCamera_inst\|u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.127               0.000 SmartCamera_inst\|u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190852242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.132               0.000 e_txc  " "    0.132               0.000 e_txc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190852242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 SmartCamera_inst\|video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.149               0.000 SmartCamera_inst\|video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190852242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194               0.000 SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller\|sdram_cmd:u_sdram_cmd\|sdram_dqm_reg\[0\]  " "    0.194               0.000 SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller\|sdram_cmd:u_sdram_cmd\|sdram_dqm_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190852242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.196               0.000 SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|pixel_x_q\[0\]  " "    0.196               0.000 SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|pixel_x_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190852242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 SWCLK  " "    0.201               0.000 SWCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190852242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.202               0.000 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|input_low  " "    0.202               0.000 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|input_low " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190852242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.212               0.000 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|data_o_valid  " "    0.212               0.000 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|data_o_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190852242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.282               0.000 SmartCamera:SmartCamera_inst\|SMC:SMC_inst\|clk_1M  " "    0.282               0.000 SmartCamera:SmartCamera_inst\|SMC:SMC_inst\|clk_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190852242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 SmartCamera:SmartCamera_inst\|wire_2Hz  " "    0.301               0.000 SmartCamera:SmartCamera_inst\|wire_2Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190852242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.303               0.000 tx_cnt\[0\]  " "    0.303               0.000 tx_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190852242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.395               0.000 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|data_receive  " "    0.395               0.000 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|data_receive " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190852242 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653190852242 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.482 " "Worst-case recovery slack is -3.482" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190852392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190852392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.482            -863.109 SmartCamera_inst\|u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -3.482            -863.109 SmartCamera_inst\|u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190852392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.657            -765.893 SmartCamera_inst\|u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.657            -765.893 SmartCamera_inst\|u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190852392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.067            -361.785 e_rxc  " "   -2.067            -361.785 e_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190852392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.774             -28.384 SmartCamera:SmartCamera_inst\|wire_2Hz  " "   -1.774             -28.384 SmartCamera:SmartCamera_inst\|wire_2Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190852392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.726             -10.304 SmartCamera:SmartCamera_inst\|SMC:SMC_inst\|clk_1M  " "   -1.726             -10.304 SmartCamera:SmartCamera_inst\|SMC:SMC_inst\|clk_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190852392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.433             -26.030 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|input_low  " "   -1.433             -26.030 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|input_low " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190852392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.106            -140.626 SWCLK  " "   -1.106            -140.626 SWCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190852392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.849             -25.612 e_txc  " "   -0.849             -25.612 e_txc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190852392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.259              -2.072 SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller\|sdram_cmd:u_sdram_cmd\|sdram_dqm_reg\[0\]  " "   -0.259              -2.072 SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller\|sdram_cmd:u_sdram_cmd\|sdram_dqm_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190852392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.023              -0.161 SmartCamera_inst\|video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.023              -0.161 SmartCamera_inst\|video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190852392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.046               0.000 SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|pixel_x_q\[0\]  " "    0.046               0.000 SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|pixel_x_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190852392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.064               0.000 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|data_o_valid  " "    0.064               0.000 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|data_o_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190852392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.328               0.000 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|data_receive  " "    0.328               0.000 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|data_receive " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190852392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.833               0.000 CLK50m  " "   15.833               0.000 CLK50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190852392 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653190852392 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.106 " "Worst-case removal slack is 0.106" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190852542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190852542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.106               0.000 e_txc  " "    0.106               0.000 e_txc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190852542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|pixel_x_q\[0\]  " "    0.178               0.000 SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|pixel_x_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190852542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 e_rxc  " "    0.201               0.000 e_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190852542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.221               0.000 SmartCamera_inst\|video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.221               0.000 SmartCamera_inst\|video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190852542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.271               0.000 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|data_o_valid  " "    0.271               0.000 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|data_o_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190852542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.289               0.000 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|data_receive  " "    0.289               0.000 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|data_receive " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190852542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.580               0.000 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|input_low  " "    0.580               0.000 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|input_low " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190852542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.652               0.000 SmartCamera_inst\|u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.652               0.000 SmartCamera_inst\|u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190852542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.655               0.000 SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller\|sdram_cmd:u_sdram_cmd\|sdram_dqm_reg\[0\]  " "    0.655               0.000 SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller\|sdram_cmd:u_sdram_cmd\|sdram_dqm_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190852542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.954               0.000 SmartCamera:SmartCamera_inst\|SMC:SMC_inst\|clk_1M  " "    0.954               0.000 SmartCamera:SmartCamera_inst\|SMC:SMC_inst\|clk_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190852542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.377               0.000 SWCLK  " "    1.377               0.000 SWCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190852542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.968               0.000 CLK50m  " "    1.968               0.000 CLK50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190852542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.240               0.000 SmartCamera:SmartCamera_inst\|wire_2Hz  " "    2.240               0.000 SmartCamera:SmartCamera_inst\|wire_2Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190852542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.161               0.000 SmartCamera_inst\|u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.161               0.000 SmartCamera_inst\|u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190852542 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653190852542 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190852582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190852582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1083.443 e_rxc  " "   -3.000           -1083.443 e_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190852582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -312.871 e_txc  " "   -3.000            -312.871 e_txc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190852582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -233.823 SWCLK  " "   -3.000            -233.823 SWCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190852582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -32.000 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|data_o_valid  " "   -1.000             -32.000 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|data_o_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190852582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -20.000 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|input_low  " "   -1.000             -20.000 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|input_low " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190852582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -16.000 SmartCamera:SmartCamera_inst\|wire_2Hz  " "   -1.000             -16.000 SmartCamera:SmartCamera_inst\|wire_2Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190852582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 SmartCamera:SmartCamera_inst\|SMC:SMC_inst\|clk_1M  " "   -1.000              -8.000 SmartCamera:SmartCamera_inst\|SMC:SMC_inst\|clk_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190852582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|pixel_x_q\[0\]  " "   -1.000              -8.000 SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|pixel_x_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190852582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller\|sdram_cmd:u_sdram_cmd\|sdram_dqm_reg\[0\]  " "   -1.000              -8.000 SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller\|sdram_cmd:u_sdram_cmd\|sdram_dqm_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190852582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.000 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|data_receive  " "   -1.000              -6.000 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\|data_receive " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190852582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Send_Task  " "    0.307               0.000 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Send_Task " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190852582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 tx_cnt\[0\]  " "    0.338               0.000 tx_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190852582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.918               0.000 SmartCamera_inst\|u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.918               0.000 SmartCamera_inst\|u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190852582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.079               0.000 SmartCamera_inst\|u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    8.079               0.000 SmartCamera_inst\|u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190852582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.375               0.000 CLK50m  " "    9.375               0.000 CLK50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190852582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.754               0.000 SmartCamera_inst\|video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.754               0.000 SmartCamera_inst\|video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653190852582 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653190852582 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 192 synchronizer chains. " "Report Metastability: Found 192 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1653190857195 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653190857195 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1653190858245 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1653190858255 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 9 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5183 " "Peak virtual memory: 5183 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653190858975 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 22 11:40:58 2022 " "Processing ended: Sun May 22 11:40:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653190858975 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653190858975 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653190858975 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1653190858975 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 179 s " "Quartus Prime Full Compilation was successful. 0 errors, 179 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1653190860325 ""}
