** Name: SimpleTwoStageOpAmp_SimpleOpAmp77_8

.MACRO SimpleTwoStageOpAmp_SimpleOpAmp77_8 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 ibias ibias outSourceVoltageBiasXXnXX1 outSourceVoltageBiasXXnXX1 nmos4 L=3e-6 W=8e-6
mDiodeTransistorNmos2 outSourceVoltageBiasXXnXX1 outSourceVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=3e-6 W=15e-6
mDiodeTransistorNmos3 FirstStageYinnerOutputLoad2 FirstStageYinnerOutputLoad2 FirstStageYinnerTransistorStack1Load2 FirstStageYinnerTransistorStack1Load2 nmos4 L=10e-6 W=22e-6
mDiodeTransistorNmos4 FirstStageYinnerTransistorStack1Load2 FirstStageYinnerTransistorStack1Load2 sourceNmos sourceNmos nmos4 L=10e-6 W=28e-6
mDiodeTransistorPmos5 inputVoltageBiasXXpXX1 inputVoltageBiasXXpXX1 outSourceVoltageBiasXXpXX1 outSourceVoltageBiasXXpXX1 pmos4 L=2e-6 W=126e-6
mDiodeTransistorPmos6 outSourceVoltageBiasXXpXX1 outSourceVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=2e-6 W=323e-6
mNormalTransistorNmos7 inputVoltageBiasXXpXX1 outSourceVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=3e-6 W=196e-6
mNormalTransistorNmos8 out ibias SecondStageYinnerStageBias SecondStageYinnerStageBias nmos4 L=3e-6 W=159e-6
mNormalTransistorNmos9 outFirstStage FirstStageYinnerOutputLoad2 FirstStageYinnerTransistorStack2Load2 FirstStageYinnerTransistorStack2Load2 nmos4 L=10e-6 W=22e-6
mNormalTransistorNmos10 FirstStageYinnerStageBias outSourceVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=3e-6 W=23e-6
mNormalTransistorNmos11 FirstStageYinnerTransistorStack2Load2 FirstStageYinnerTransistorStack1Load2 sourceNmos sourceNmos nmos4 L=10e-6 W=28e-6
mNormalTransistorNmos12 FirstStageYsourceGCC1 in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=3e-6 W=12e-6
mNormalTransistorNmos13 FirstStageYsourceGCC2 in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=3e-6 W=12e-6
mNormalTransistorNmos14 FirstStageYsourceTransconductance ibias FirstStageYinnerStageBias FirstStageYinnerStageBias nmos4 L=3e-6 W=10e-6
mNormalTransistorNmos15 SecondStageYinnerStageBias outSourceVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=3e-6 W=587e-6
mNormalTransistorPmos16 out outFirstStage sourcePmos sourcePmos pmos4 L=7e-6 W=266e-6
mNormalTransistorPmos17 outFirstStage inputVoltageBiasXXpXX1 FirstStageYsourceGCC2 FirstStageYsourceGCC2 pmos4 L=2e-6 W=67e-6
mNormalTransistorPmos18 FirstStageYinnerOutputLoad2 inputVoltageBiasXXpXX1 FirstStageYsourceGCC1 FirstStageYsourceGCC1 pmos4 L=2e-6 W=67e-6
mNormalTransistorPmos19 FirstStageYsourceGCC1 outSourceVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=2e-6 W=58e-6
mNormalTransistorPmos20 FirstStageYsourceGCC2 outSourceVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=2e-6 W=58e-6
Capacitor1 out sourceNmos 10e-12
Capacitor2 outFirstStage out 4.30001e-12
.EOM SimpleTwoStageOpAmp_SimpleOpAmp77_8

** Expected Performance Values: 
** Gain: 126 dB
** Power consumption: 2.85701 mW
** Area: 7326 (mu_m)^2
** Transit frequency: 3.73801 MHz
** Transit frequency with error factor: 3.73791 MHz
** Slew rate: 3.52305 V/mu_s
** Phase margin: 55.004Â°
** CMRR: 142 dB
** VoutMax: 4.25 V
** VoutMin: 0.850001 V
** VcmMax: 5.19001 V
** VcmMin: 1.35001 V


** Expected Currents: 
** NormalTransistorNmos: 129.786 muA
** NormalTransistorPmos: -15.2389 muA
** NormalTransistorPmos: -22.8569 muA
** NormalTransistorPmos: -15.2429 muA
** NormalTransistorPmos: -22.8629 muA
** DiodeTransistorNmos: 15.2401 muA
** DiodeTransistorNmos: 15.2411 muA
** NormalTransistorNmos: 15.2421 muA
** NormalTransistorNmos: 15.2411 muA
** NormalTransistorNmos: 15.2371 muA
** NormalTransistorNmos: 15.2361 muA
** NormalTransistorNmos: 7.61901 muA
** NormalTransistorNmos: 7.61901 muA
** NormalTransistorNmos: 385.829 muA
** NormalTransistorNmos: 385.828 muA
** NormalTransistorPmos: -385.828 muA
** DiodeTransistorNmos: 9.99901 muA
** DiodeTransistorNmos: 9.99801 muA
** DiodeTransistorPmos: -129.785 muA
** DiodeTransistorPmos: -129.784 muA


** Expected Voltages: 
** ibias: 1.17301  V
** in1: 2.5  V
** in2: 2.5  V
** inputVoltageBiasXXpXX1: 3.32201  V
** out: 2.5  V
** outFirstStage: 3.68601  V
** outSourceVoltageBiasXXnXX1: 0.558001  V
** outSourceVoltageBiasXXpXX1: 4.22501  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerOutputLoad2: 1.34801  V
** innerStageBias: 0.535001  V
** innerTransistorStack1Load2: 0.658001  V
** innerTransistorStack2Load2: 0.656001  V
** sourceGCC1: 4.04501  V
** sourceGCC2: 4.04501  V
** sourceTransconductance: 1.94501  V
** innerStageBias: 0.474001  V


.END