{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1477938843051 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1477938843051 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 31 16:34:02 2016 " "Processing started: Mon Oct 31 16:34:02 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1477938843051 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1477938843051 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off toFPGA -c toFPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off toFPGA -c toFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1477938843051 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1477938844211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/arquitetura.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/arquitetura.v" { { "Info" "ISGN_ENTITY_NAME" "1 arquitetura " "Found entity 1: arquitetura" {  } { { "synthesis/arquitetura.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/arquitetura.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938844291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477938844291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/arquitetura_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/arquitetura_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arquitetura_irq_mapper " "Found entity 1: arquitetura_irq_mapper" {  } { { "synthesis/submodules/arquitetura_irq_mapper.sv" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938844291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477938844291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938844291 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938844291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477938844291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/arquitetura_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/arquitetura_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arquitetura_rsp_xbar_mux_001 " "Found entity 1: arquitetura_rsp_xbar_mux_001" {  } { { "synthesis/submodules/arquitetura_rsp_xbar_mux_001.sv" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938844291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477938844291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/arquitetura_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/arquitetura_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arquitetura_rsp_xbar_mux " "Found entity 1: arquitetura_rsp_xbar_mux" {  } { { "synthesis/submodules/arquitetura_rsp_xbar_mux.sv" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938844301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477938844301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/arquitetura_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/arquitetura_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arquitetura_rsp_xbar_demux_002 " "Found entity 1: arquitetura_rsp_xbar_demux_002" {  } { { "synthesis/submodules/arquitetura_rsp_xbar_demux_002.sv" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938844301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477938844301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/arquitetura_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/arquitetura_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arquitetura_rsp_xbar_demux " "Found entity 1: arquitetura_rsp_xbar_demux" {  } { { "synthesis/submodules/arquitetura_rsp_xbar_demux.sv" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938844301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477938844301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/arquitetura_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/arquitetura_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arquitetura_cmd_xbar_mux " "Found entity 1: arquitetura_cmd_xbar_mux" {  } { { "synthesis/submodules/arquitetura_cmd_xbar_mux.sv" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938844311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477938844311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/arquitetura_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/arquitetura_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arquitetura_cmd_xbar_demux_001 " "Found entity 1: arquitetura_cmd_xbar_demux_001" {  } { { "synthesis/submodules/arquitetura_cmd_xbar_demux_001.sv" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938844311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477938844311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/arquitetura_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/arquitetura_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arquitetura_cmd_xbar_demux " "Found entity 1: arquitetura_cmd_xbar_demux" {  } { { "synthesis/submodules/arquitetura_cmd_xbar_demux.sv" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938844311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477938844311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "synthesis/submodules/altera_reset_controller.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938844321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477938844321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938844321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477938844321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938844321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477938844321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938844321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477938844321 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel arquitetura_id_router_002.sv(48) " "Verilog HDL Declaration information at arquitetura_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "synthesis/submodules/arquitetura_id_router_002.sv" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1477938844321 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel arquitetura_id_router_002.sv(49) " "Verilog HDL Declaration information at arquitetura_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "synthesis/submodules/arquitetura_id_router_002.sv" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1477938844321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/arquitetura_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/arquitetura_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arquitetura_id_router_002_default_decode " "Found entity 1: arquitetura_id_router_002_default_decode" {  } { { "synthesis/submodules/arquitetura_id_router_002.sv" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938844331 ""} { "Info" "ISGN_ENTITY_NAME" "2 arquitetura_id_router_002 " "Found entity 2: arquitetura_id_router_002" {  } { { "synthesis/submodules/arquitetura_id_router_002.sv" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938844331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477938844331 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel arquitetura_id_router.sv(48) " "Verilog HDL Declaration information at arquitetura_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "synthesis/submodules/arquitetura_id_router.sv" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1477938844331 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel arquitetura_id_router.sv(49) " "Verilog HDL Declaration information at arquitetura_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "synthesis/submodules/arquitetura_id_router.sv" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1477938844331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/arquitetura_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/arquitetura_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arquitetura_id_router_default_decode " "Found entity 1: arquitetura_id_router_default_decode" {  } { { "synthesis/submodules/arquitetura_id_router.sv" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938844331 ""} { "Info" "ISGN_ENTITY_NAME" "2 arquitetura_id_router " "Found entity 2: arquitetura_id_router" {  } { { "synthesis/submodules/arquitetura_id_router.sv" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938844331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477938844331 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel arquitetura_addr_router_001.sv(48) " "Verilog HDL Declaration information at arquitetura_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "synthesis/submodules/arquitetura_addr_router_001.sv" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1477938844331 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel arquitetura_addr_router_001.sv(49) " "Verilog HDL Declaration information at arquitetura_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "synthesis/submodules/arquitetura_addr_router_001.sv" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1477938844351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/arquitetura_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/arquitetura_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arquitetura_addr_router_001_default_decode " "Found entity 1: arquitetura_addr_router_001_default_decode" {  } { { "synthesis/submodules/arquitetura_addr_router_001.sv" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938844351 ""} { "Info" "ISGN_ENTITY_NAME" "2 arquitetura_addr_router_001 " "Found entity 2: arquitetura_addr_router_001" {  } { { "synthesis/submodules/arquitetura_addr_router_001.sv" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938844351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477938844351 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel arquitetura_addr_router.sv(48) " "Verilog HDL Declaration information at arquitetura_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "synthesis/submodules/arquitetura_addr_router.sv" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1477938844351 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel arquitetura_addr_router.sv(49) " "Verilog HDL Declaration information at arquitetura_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "synthesis/submodules/arquitetura_addr_router.sv" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1477938844351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/arquitetura_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/arquitetura_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arquitetura_addr_router_default_decode " "Found entity 1: arquitetura_addr_router_default_decode" {  } { { "synthesis/submodules/arquitetura_addr_router.sv" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938844351 ""} { "Info" "ISGN_ENTITY_NAME" "2 arquitetura_addr_router " "Found entity 2: arquitetura_addr_router" {  } { { "synthesis/submodules/arquitetura_addr_router.sv" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938844351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477938844351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938844351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477938844351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938844351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477938844351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938844361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477938844361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938844361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477938844361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938844361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477938844361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938844361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477938844361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/scheduler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/submodules/scheduler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Scheduler-Behavioral " "Found design unit 1: Scheduler-Behavioral" {  } { { "synthesis/submodules/scheduler.vhd" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/scheduler.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938844858 ""} { "Info" "ISGN_ENTITY_NAME" "1 Scheduler " "Found entity 1: Scheduler" {  } { { "synthesis/submodules/scheduler.vhd" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/scheduler.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938844858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477938844858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/scheduler_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/submodules/scheduler_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scheduler_adapter-Structure " "Found design unit 1: scheduler_adapter-Structure" {  } { { "synthesis/submodules/scheduler_adapter.vhd" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/scheduler_adapter.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938844858 ""} { "Info" "ISGN_ENTITY_NAME" "1 scheduler_adapter " "Found entity 1: scheduler_adapter" {  } { { "synthesis/submodules/scheduler_adapter.vhd" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/scheduler_adapter.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938844858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477938844858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/scheduler_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/submodules/scheduler_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scheduler_interface-Structure " "Found design unit 1: scheduler_interface-Structure" {  } { { "synthesis/submodules/scheduler_interface.vhd" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/scheduler_interface.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938844858 ""} { "Info" "ISGN_ENTITY_NAME" "1 scheduler_interface " "Found entity 1: scheduler_interface" {  } { { "synthesis/submodules/scheduler_interface.vhd" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/scheduler_interface.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938844858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477938844858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/arquitetura_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file synthesis/submodules/arquitetura_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 arquitetura_jtag_uart_0_sim_scfifo_w " "Found entity 1: arquitetura_jtag_uart_0_sim_scfifo_w" {  } { { "synthesis/submodules/arquitetura_jtag_uart_0.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938844868 ""} { "Info" "ISGN_ENTITY_NAME" "2 arquitetura_jtag_uart_0_scfifo_w " "Found entity 2: arquitetura_jtag_uart_0_scfifo_w" {  } { { "synthesis/submodules/arquitetura_jtag_uart_0.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938844868 ""} { "Info" "ISGN_ENTITY_NAME" "3 arquitetura_jtag_uart_0_sim_scfifo_r " "Found entity 3: arquitetura_jtag_uart_0_sim_scfifo_r" {  } { { "synthesis/submodules/arquitetura_jtag_uart_0.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938844868 ""} { "Info" "ISGN_ENTITY_NAME" "4 arquitetura_jtag_uart_0_scfifo_r " "Found entity 4: arquitetura_jtag_uart_0_scfifo_r" {  } { { "synthesis/submodules/arquitetura_jtag_uart_0.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938844868 ""} { "Info" "ISGN_ENTITY_NAME" "5 arquitetura_jtag_uart_0 " "Found entity 5: arquitetura_jtag_uart_0" {  } { { "synthesis/submodules/arquitetura_jtag_uart_0.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938844868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477938844868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/arquitetura_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/arquitetura_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 arquitetura_onchip_memory2_0 " "Found entity 1: arquitetura_onchip_memory2_0" {  } { { "synthesis/submodules/arquitetura_onchip_memory2_0.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938844868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477938844868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/arquitetura_nios2_qsys_0.v 27 27 " "Found 27 design units, including 27 entities, in source file synthesis/submodules/arquitetura_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 arquitetura_nios2_qsys_0_ic_data_module " "Found entity 1: arquitetura_nios2_qsys_0_ic_data_module" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938845716 ""} { "Info" "ISGN_ENTITY_NAME" "2 arquitetura_nios2_qsys_0_ic_tag_module " "Found entity 2: arquitetura_nios2_qsys_0_ic_tag_module" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938845716 ""} { "Info" "ISGN_ENTITY_NAME" "3 arquitetura_nios2_qsys_0_bht_module " "Found entity 3: arquitetura_nios2_qsys_0_bht_module" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938845716 ""} { "Info" "ISGN_ENTITY_NAME" "4 arquitetura_nios2_qsys_0_register_bank_a_module " "Found entity 4: arquitetura_nios2_qsys_0_register_bank_a_module" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938845716 ""} { "Info" "ISGN_ENTITY_NAME" "5 arquitetura_nios2_qsys_0_register_bank_b_module " "Found entity 5: arquitetura_nios2_qsys_0_register_bank_b_module" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938845716 ""} { "Info" "ISGN_ENTITY_NAME" "6 arquitetura_nios2_qsys_0_dc_tag_module " "Found entity 6: arquitetura_nios2_qsys_0_dc_tag_module" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938845716 ""} { "Info" "ISGN_ENTITY_NAME" "7 arquitetura_nios2_qsys_0_dc_data_module " "Found entity 7: arquitetura_nios2_qsys_0_dc_data_module" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 407 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938845716 ""} { "Info" "ISGN_ENTITY_NAME" "8 arquitetura_nios2_qsys_0_dc_victim_module " "Found entity 8: arquitetura_nios2_qsys_0_dc_victim_module" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 473 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938845716 ""} { "Info" "ISGN_ENTITY_NAME" "9 arquitetura_nios2_qsys_0_nios2_oci_debug " "Found entity 9: arquitetura_nios2_qsys_0_nios2_oci_debug" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 538 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938845716 ""} { "Info" "ISGN_ENTITY_NAME" "10 arquitetura_nios2_qsys_0_ociram_sp_ram_module " "Found entity 10: arquitetura_nios2_qsys_0_ociram_sp_ram_module" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 679 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938845716 ""} { "Info" "ISGN_ENTITY_NAME" "11 arquitetura_nios2_qsys_0_nios2_ocimem " "Found entity 11: arquitetura_nios2_qsys_0_nios2_ocimem" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 737 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938845716 ""} { "Info" "ISGN_ENTITY_NAME" "12 arquitetura_nios2_qsys_0_nios2_avalon_reg " "Found entity 12: arquitetura_nios2_qsys_0_nios2_avalon_reg" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 915 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938845716 ""} { "Info" "ISGN_ENTITY_NAME" "13 arquitetura_nios2_qsys_0_nios2_oci_break " "Found entity 13: arquitetura_nios2_qsys_0_nios2_oci_break" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 1007 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938845716 ""} { "Info" "ISGN_ENTITY_NAME" "14 arquitetura_nios2_qsys_0_nios2_oci_xbrk " "Found entity 14: arquitetura_nios2_qsys_0_nios2_oci_xbrk" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 1301 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938845716 ""} { "Info" "ISGN_ENTITY_NAME" "15 arquitetura_nios2_qsys_0_nios2_oci_dbrk " "Found entity 15: arquitetura_nios2_qsys_0_nios2_oci_dbrk" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 1561 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938845716 ""} { "Info" "ISGN_ENTITY_NAME" "16 arquitetura_nios2_qsys_0_nios2_oci_itrace " "Found entity 16: arquitetura_nios2_qsys_0_nios2_oci_itrace" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 1749 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938845716 ""} { "Info" "ISGN_ENTITY_NAME" "17 arquitetura_nios2_qsys_0_nios2_oci_td_mode " "Found entity 17: arquitetura_nios2_qsys_0_nios2_oci_td_mode" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 2106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938845716 ""} { "Info" "ISGN_ENTITY_NAME" "18 arquitetura_nios2_qsys_0_nios2_oci_dtrace " "Found entity 18: arquitetura_nios2_qsys_0_nios2_oci_dtrace" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 2173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938845716 ""} { "Info" "ISGN_ENTITY_NAME" "19 arquitetura_nios2_qsys_0_nios2_oci_compute_tm_count " "Found entity 19: arquitetura_nios2_qsys_0_nios2_oci_compute_tm_count" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 2267 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938845716 ""} { "Info" "ISGN_ENTITY_NAME" "20 arquitetura_nios2_qsys_0_nios2_oci_fifowp_inc " "Found entity 20: arquitetura_nios2_qsys_0_nios2_oci_fifowp_inc" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 2338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938845716 ""} { "Info" "ISGN_ENTITY_NAME" "21 arquitetura_nios2_qsys_0_nios2_oci_fifocount_inc " "Found entity 21: arquitetura_nios2_qsys_0_nios2_oci_fifocount_inc" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 2380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938845716 ""} { "Info" "ISGN_ENTITY_NAME" "22 arquitetura_nios2_qsys_0_nios2_oci_fifo " "Found entity 22: arquitetura_nios2_qsys_0_nios2_oci_fifo" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 2426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938845716 ""} { "Info" "ISGN_ENTITY_NAME" "23 arquitetura_nios2_qsys_0_nios2_oci_pib " "Found entity 23: arquitetura_nios2_qsys_0_nios2_oci_pib" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 2931 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938845716 ""} { "Info" "ISGN_ENTITY_NAME" "24 arquitetura_nios2_qsys_0_nios2_oci_im " "Found entity 24: arquitetura_nios2_qsys_0_nios2_oci_im" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 2999 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938845716 ""} { "Info" "ISGN_ENTITY_NAME" "25 arquitetura_nios2_qsys_0_nios2_performance_monitors " "Found entity 25: arquitetura_nios2_qsys_0_nios2_performance_monitors" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 3115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938845716 ""} { "Info" "ISGN_ENTITY_NAME" "26 arquitetura_nios2_qsys_0_nios2_oci " "Found entity 26: arquitetura_nios2_qsys_0_nios2_oci" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 3131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938845716 ""} { "Info" "ISGN_ENTITY_NAME" "27 arquitetura_nios2_qsys_0 " "Found entity 27: arquitetura_nios2_qsys_0" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 3701 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938845716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477938845716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/arquitetura_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/arquitetura_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 arquitetura_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: arquitetura_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938845716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477938845716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/arquitetura_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/arquitetura_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 arquitetura_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: arquitetura_nios2_qsys_0_jtag_debug_module_tck" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938845726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477938845726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/arquitetura_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/arquitetura_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 arquitetura_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: arquitetura_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938845726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477938845726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/arquitetura_nios2_qsys_0_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/arquitetura_nios2_qsys_0_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 arquitetura_nios2_qsys_0_mult_cell " "Found entity 1: arquitetura_nios2_qsys_0_mult_cell" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0_mult_cell.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938845726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477938845726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/arquitetura_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/arquitetura_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 arquitetura_nios2_qsys_0_oci_test_bench " "Found entity 1: arquitetura_nios2_qsys_0_oci_test_bench" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0_oci_test_bench.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938845726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477938845726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/arquitetura_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/arquitetura_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 arquitetura_nios2_qsys_0_test_bench " "Found entity 1: arquitetura_nios2_qsys_0_test_bench" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0_test_bench.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938845726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477938845726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tofpga.v 1 1 " "Found 1 design units, including 1 entities, in source file tofpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 toFPGA " "Found entity 1: toFPGA" {  } { { "toFPGA.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/toFPGA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938845736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477938845736 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "arquitetura_nios2_qsys_0.v(2074) " "Verilog HDL or VHDL warning at arquitetura_nios2_qsys_0.v(2074): conditional expression evaluates to a constant" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 2074 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1477938845756 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "arquitetura_nios2_qsys_0.v(2076) " "Verilog HDL or VHDL warning at arquitetura_nios2_qsys_0.v(2076): conditional expression evaluates to a constant" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 2076 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1477938845756 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "arquitetura_nios2_qsys_0.v(2232) " "Verilog HDL or VHDL warning at arquitetura_nios2_qsys_0.v(2232): conditional expression evaluates to a constant" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 2232 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1477938845766 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "arquitetura_nios2_qsys_0.v(3060) " "Verilog HDL or VHDL warning at arquitetura_nios2_qsys_0.v(3060): conditional expression evaluates to a constant" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 3060 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1477938845766 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toFPGA " "Elaborating entity \"toFPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1477938845956 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[8..1\] toFPGA.v(4) " "Output port \"LEDG\[8..1\]\" at toFPGA.v(4) has no driver" {  } { { "toFPGA.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/toFPGA.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1477938845956 "|toFPGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura arquitetura:U0 " "Elaborating entity \"arquitetura\" for hierarchy \"arquitetura:U0\"" {  } { { "toFPGA.v" "U0" { Text "D:/aulas/SO2/projeto_final/to_fpga/toFPGA.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938845966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_nios2_qsys_0 arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"arquitetura_nios2_qsys_0\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\"" {  } { { "synthesis/arquitetura.v" "nios2_qsys_0" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/arquitetura.v" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938846206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_nios2_qsys_0_test_bench arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_test_bench:the_arquitetura_nios2_qsys_0_test_bench " "Elaborating entity \"arquitetura_nios2_qsys_0_test_bench\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_test_bench:the_arquitetura_nios2_qsys_0_test_bench\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "the_arquitetura_nios2_qsys_0_test_bench" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 6001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938846676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_nios2_qsys_0_ic_data_module arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data " "Elaborating entity \"arquitetura_nios2_qsys_0_ic_data_module\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "arquitetura_nios2_qsys_0_ic_data" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 7026 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938846686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "the_altsyncram" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938846726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qed1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qed1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qed1 " "Found entity 1: altsyncram_qed1" {  } { { "db/altsyncram_qed1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_qed1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938846806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477938846806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qed1 arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated " "Elaborating entity \"altsyncram_qed1\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938846806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_nios2_qsys_0_ic_tag_module arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag " "Elaborating entity \"arquitetura_nios2_qsys_0_ic_tag_module\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "arquitetura_nios2_qsys_0_ic_tag" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 7092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938846816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "the_altsyncram" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938846896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_15i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_15i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_15i1 " "Found entity 1: altsyncram_15i1" {  } { { "db/altsyncram_15i1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_15i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938846986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477938846986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_15i1 arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_15i1:auto_generated " "Elaborating entity \"altsyncram_15i1\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_15i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938846986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_nios2_qsys_0_bht_module arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_bht_module:arquitetura_nios2_qsys_0_bht " "Elaborating entity \"arquitetura_nios2_qsys_0_bht_module\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_bht_module:arquitetura_nios2_qsys_0_bht\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "arquitetura_nios2_qsys_0_bht" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 7296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938847068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_bht_module:arquitetura_nios2_qsys_0_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_bht_module:arquitetura_nios2_qsys_0_bht\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "the_altsyncram" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938847078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_goh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_goh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_goh1 " "Found entity 1: altsyncram_goh1" {  } { { "db/altsyncram_goh1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_goh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938847148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477938847148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_goh1 arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_bht_module:arquitetura_nios2_qsys_0_bht\|altsyncram:the_altsyncram\|altsyncram_goh1:auto_generated " "Elaborating entity \"altsyncram_goh1\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_bht_module:arquitetura_nios2_qsys_0_bht\|altsyncram:the_altsyncram\|altsyncram_goh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938847148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_nios2_qsys_0_register_bank_a_module arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a " "Elaborating entity \"arquitetura_nios2_qsys_0_register_bank_a_module\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "arquitetura_nios2_qsys_0_register_bank_a" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 7442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938847158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "the_altsyncram" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938847168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g6h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g6h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g6h1 " "Found entity 1: altsyncram_g6h1" {  } { { "db/altsyncram_g6h1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_g6h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938847248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477938847248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g6h1 arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated " "Elaborating entity \"altsyncram_g6h1\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938847248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_nios2_qsys_0_register_bank_b_module arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b " "Elaborating entity \"arquitetura_nios2_qsys_0_register_bank_b_module\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "arquitetura_nios2_qsys_0_register_bank_b" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 7463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938847278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "the_altsyncram" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938847288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h6h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h6h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h6h1 " "Found entity 1: altsyncram_h6h1" {  } { { "db/altsyncram_h6h1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_h6h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938847368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477938847368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h6h1 arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated " "Elaborating entity \"altsyncram_h6h1\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938847368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_nios2_qsys_0_dc_tag_module arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_tag_module:arquitetura_nios2_qsys_0_dc_tag " "Elaborating entity \"arquitetura_nios2_qsys_0_dc_tag_module\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_tag_module:arquitetura_nios2_qsys_0_dc_tag\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "arquitetura_nios2_qsys_0_dc_tag" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 7896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938847408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_tag_module:arquitetura_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_tag_module:arquitetura_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "the_altsyncram" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938847428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4dh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4dh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4dh1 " "Found entity 1: altsyncram_4dh1" {  } { { "db/altsyncram_4dh1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_4dh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938847528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477938847528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4dh1 arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_tag_module:arquitetura_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram\|altsyncram_4dh1:auto_generated " "Elaborating entity \"altsyncram_4dh1\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_tag_module:arquitetura_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram\|altsyncram_4dh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938847528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_nios2_qsys_0_dc_data_module arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data " "Elaborating entity \"arquitetura_nios2_qsys_0_dc_data_module\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "arquitetura_nios2_qsys_0_dc_data" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 7950 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938847578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "the_altsyncram" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938847588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_29f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_29f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_29f1 " "Found entity 1: altsyncram_29f1" {  } { { "db/altsyncram_29f1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_29f1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938847678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477938847678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_29f1 arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated " "Elaborating entity \"altsyncram_29f1\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938847678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_nios2_qsys_0_dc_victim_module arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim " "Elaborating entity \"arquitetura_nios2_qsys_0_dc_victim_module\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "arquitetura_nios2_qsys_0_dc_victim" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 8077 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938847678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "the_altsyncram" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938847698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9vc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9vc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9vc1 " "Found entity 1: altsyncram_9vc1" {  } { { "db/altsyncram_9vc1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_9vc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938847778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477938847778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9vc1 arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated " "Elaborating entity \"altsyncram_9vc1\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938847778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_nios2_qsys_0_mult_cell arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell " "Elaborating entity \"arquitetura_nios2_qsys_0_mult_cell\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "the_arquitetura_nios2_qsys_0_mult_cell" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 9729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938847788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0_mult_cell.v" "the_altmult_add_part_1" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0_mult_cell.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938847808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_mpt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_mpt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_mpt2 " "Found entity 1: altera_mult_add_mpt2" {  } { { "db/altera_mult_add_mpt2.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altera_mult_add_mpt2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938847889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477938847889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_mpt2 arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated " "Elaborating entity \"altera_mult_add_mpt2\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add.tdf" 312 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938847889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_mpt2.v" "altera_mult_add_rtl1" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938847929 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "systolic_adder_output altera_mult_add_rtl.v(642) " "Verilog HDL warning at altera_mult_add_rtl.v(642): object systolic_adder_output used but never assigned" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 642 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1477938847949 "|toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938847999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938848019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_with_ext_function arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0 " "Elaborating entity \"ama_register_with_ext_function\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938848029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block " "Elaborating entity \"ama_register_function\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block\"" {  } { { "altera_mult_add_rtl.v" "data_register_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938848039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data_signed_extension_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938848049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938848129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_with_ext_function arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0 " "Elaborating entity \"ama_register_with_ext_function\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938848139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block " "Elaborating entity \"ama_register_function\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block\"" {  } { { "altera_mult_add_rtl.v" "data_register_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938848149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data_signed_extension_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938848159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_scanchain arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block " "Elaborating entity \"ama_scanchain\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block\"" {  } { { "altera_mult_add_rtl.v" "scanchain_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938848199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938848249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938848259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938848279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938848299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938848399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938848449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938848459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938848481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938848491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938848511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_accumulator_function arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block " "Elaborating entity \"ama_accumulator_function\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\"" {  } { { "altera_mult_add_rtl.v" "accumulator_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938848531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938848541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborating entity \"altera_mult_add\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0_mult_cell.v" "the_altmult_add_part_2" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0_mult_cell.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938848571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_opt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_opt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_opt2 " "Found entity 1: altera_mult_add_opt2" {  } { { "db/altera_mult_add_opt2.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altera_mult_add_opt2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938848641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477938848641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_opt2 arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated " "Elaborating entity \"altera_mult_add_opt2\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add.tdf" 312 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938848651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_opt2.v" "altera_mult_add_rtl1" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altera_mult_add_opt2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938848671 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "systolic_adder_output altera_mult_add_rtl.v(642) " "Verilog HDL warning at altera_mult_add_rtl.v(642): object systolic_adder_output used but never assigned" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 642 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1477938848691 "|toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_accumulator_function arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block " "Elaborating entity \"ama_accumulator_function\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\"" {  } { { "altera_mult_add_rtl.v" "accumulator_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938849094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_nios2_qsys_0_nios2_oci arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci " "Elaborating entity \"arquitetura_nios2_qsys_0_nios2_oci\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "the_arquitetura_nios2_qsys_0_nios2_oci" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 9969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938849104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_nios2_qsys_0_nios2_oci_debug arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_oci_debug:the_arquitetura_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"arquitetura_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_oci_debug:the_arquitetura_nios2_qsys_0_nios2_oci_debug\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "the_arquitetura_nios2_qsys_0_nios2_oci_debug" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 3349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938849154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_oci_debug:the_arquitetura_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_oci_debug:the_arquitetura_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938849174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_nios2_qsys_0_nios2_ocimem arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"arquitetura_nios2_qsys_0_nios2_ocimem\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "the_arquitetura_nios2_qsys_0_nios2_ocimem" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 3368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938849174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_nios2_qsys_0_ociram_sp_ram_module arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"arquitetura_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "arquitetura_nios2_qsys_0_ociram_sp_ram" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938849194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "the_altsyncram" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938849214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bn81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bn81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bn81 " "Found entity 1: altsyncram_bn81" {  } { { "db/altsyncram_bn81.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_bn81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938849294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477938849294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bn81 arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated " "Elaborating entity \"altsyncram_bn81\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938849294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_nios2_qsys_0_nios2_avalon_reg arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_avalon_reg:the_arquitetura_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"arquitetura_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_avalon_reg:the_arquitetura_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "the_arquitetura_nios2_qsys_0_nios2_avalon_reg" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 3387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938849324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_nios2_qsys_0_nios2_oci_break arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_oci_break:the_arquitetura_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"arquitetura_nios2_qsys_0_nios2_oci_break\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_oci_break:the_arquitetura_nios2_qsys_0_nios2_oci_break\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "the_arquitetura_nios2_qsys_0_nios2_oci_break" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 3418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938849334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_nios2_qsys_0_nios2_oci_xbrk arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_oci_xbrk:the_arquitetura_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"arquitetura_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_oci_xbrk:the_arquitetura_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "the_arquitetura_nios2_qsys_0_nios2_oci_xbrk" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 3441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938849354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_nios2_qsys_0_nios2_oci_dbrk arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_oci_dbrk:the_arquitetura_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"arquitetura_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_oci_dbrk:the_arquitetura_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "the_arquitetura_nios2_qsys_0_nios2_oci_dbrk" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 3468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938849364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_nios2_qsys_0_nios2_oci_itrace arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_oci_itrace:the_arquitetura_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"arquitetura_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_oci_itrace:the_arquitetura_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "the_arquitetura_nios2_qsys_0_nios2_oci_itrace" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 3509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938849374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_nios2_qsys_0_nios2_oci_dtrace arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_oci_dtrace:the_arquitetura_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"arquitetura_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_oci_dtrace:the_arquitetura_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "the_arquitetura_nios2_qsys_0_nios2_oci_dtrace" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 3524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938849384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_nios2_qsys_0_nios2_oci_td_mode arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_oci_dtrace:the_arquitetura_nios2_qsys_0_nios2_oci_dtrace\|arquitetura_nios2_qsys_0_nios2_oci_td_mode:arquitetura_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"arquitetura_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_oci_dtrace:the_arquitetura_nios2_qsys_0_nios2_oci_dtrace\|arquitetura_nios2_qsys_0_nios2_oci_td_mode:arquitetura_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "arquitetura_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 2221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938849404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_nios2_qsys_0_nios2_oci_fifo arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_oci_fifo:the_arquitetura_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"arquitetura_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_oci_fifo:the_arquitetura_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "the_arquitetura_nios2_qsys_0_nios2_oci_fifo" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 3543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938849404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_nios2_qsys_0_nios2_oci_compute_tm_count arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_oci_fifo:the_arquitetura_nios2_qsys_0_nios2_oci_fifo\|arquitetura_nios2_qsys_0_nios2_oci_compute_tm_count:arquitetura_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"arquitetura_nios2_qsys_0_nios2_oci_compute_tm_count\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_oci_fifo:the_arquitetura_nios2_qsys_0_nios2_oci_fifo\|arquitetura_nios2_qsys_0_nios2_oci_compute_tm_count:arquitetura_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "arquitetura_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 2553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938849454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_nios2_qsys_0_nios2_oci_fifowp_inc arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_oci_fifo:the_arquitetura_nios2_qsys_0_nios2_oci_fifo\|arquitetura_nios2_qsys_0_nios2_oci_fifowp_inc:arquitetura_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"arquitetura_nios2_qsys_0_nios2_oci_fifowp_inc\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_oci_fifo:the_arquitetura_nios2_qsys_0_nios2_oci_fifo\|arquitetura_nios2_qsys_0_nios2_oci_fifowp_inc:arquitetura_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "arquitetura_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 2563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938849454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_nios2_qsys_0_nios2_oci_fifocount_inc arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_oci_fifo:the_arquitetura_nios2_qsys_0_nios2_oci_fifo\|arquitetura_nios2_qsys_0_nios2_oci_fifocount_inc:arquitetura_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"arquitetura_nios2_qsys_0_nios2_oci_fifocount_inc\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_oci_fifo:the_arquitetura_nios2_qsys_0_nios2_oci_fifo\|arquitetura_nios2_qsys_0_nios2_oci_fifocount_inc:arquitetura_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "arquitetura_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 2573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938849464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_nios2_qsys_0_oci_test_bench arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_oci_fifo:the_arquitetura_nios2_qsys_0_nios2_oci_fifo\|arquitetura_nios2_qsys_0_oci_test_bench:the_arquitetura_nios2_qsys_0_oci_test_bench " "Elaborating entity \"arquitetura_nios2_qsys_0_oci_test_bench\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_oci_fifo:the_arquitetura_nios2_qsys_0_nios2_oci_fifo\|arquitetura_nios2_qsys_0_oci_test_bench:the_arquitetura_nios2_qsys_0_oci_test_bench\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "the_arquitetura_nios2_qsys_0_oci_test_bench" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938849464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_nios2_qsys_0_nios2_oci_pib arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_oci_pib:the_arquitetura_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"arquitetura_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_oci_pib:the_arquitetura_nios2_qsys_0_nios2_oci_pib\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "the_arquitetura_nios2_qsys_0_nios2_oci_pib" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 3553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938849474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_nios2_qsys_0_nios2_oci_im arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_oci_im:the_arquitetura_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"arquitetura_nios2_qsys_0_nios2_oci_im\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_oci_im:the_arquitetura_nios2_qsys_0_nios2_oci_im\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "the_arquitetura_nios2_qsys_0_nios2_oci_im" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 3574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938849474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_nios2_qsys_0_jtag_debug_module_wrapper arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_jtag_debug_module_wrapper:the_arquitetura_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"arquitetura_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_jtag_debug_module_wrapper:the_arquitetura_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "the_arquitetura_nios2_qsys_0_jtag_debug_module_wrapper" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 3679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938849484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_nios2_qsys_0_jtag_debug_module_tck arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_jtag_debug_module_wrapper:the_arquitetura_nios2_qsys_0_jtag_debug_module_wrapper\|arquitetura_nios2_qsys_0_jtag_debug_module_tck:the_arquitetura_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"arquitetura_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_jtag_debug_module_wrapper:the_arquitetura_nios2_qsys_0_jtag_debug_module_wrapper\|arquitetura_nios2_qsys_0_jtag_debug_module_tck:the_arquitetura_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_arquitetura_nios2_qsys_0_jtag_debug_module_tck" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938849494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_nios2_qsys_0_jtag_debug_module_sysclk arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_jtag_debug_module_wrapper:the_arquitetura_nios2_qsys_0_jtag_debug_module_wrapper\|arquitetura_nios2_qsys_0_jtag_debug_module_sysclk:the_arquitetura_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"arquitetura_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_jtag_debug_module_wrapper:the_arquitetura_nios2_qsys_0_jtag_debug_module_wrapper\|arquitetura_nios2_qsys_0_jtag_debug_module_sysclk:the_arquitetura_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_arquitetura_nios2_qsys_0_jtag_debug_module_sysclk" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938849504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_jtag_debug_module_wrapper:the_arquitetura_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:arquitetura_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_jtag_debug_module_wrapper:the_arquitetura_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:arquitetura_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0_jtag_debug_module_wrapper.v" "arquitetura_nios2_qsys_0_jtag_debug_module_phy" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938849524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_jtag_debug_module_wrapper:the_arquitetura_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:arquitetura_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_jtag_debug_module_wrapper:the_arquitetura_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:arquitetura_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938849534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_onchip_memory2_0 arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"arquitetura_onchip_memory2_0\" for hierarchy \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\"" {  } { { "synthesis/arquitetura.v" "onchip_memory2_0" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/arquitetura.v" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938849544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/arquitetura_onchip_memory2_0.v" "the_altsyncram" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938853236 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/arquitetura_onchip_memory2_0.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938853267 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938853267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file arquitetura_onchip_memory2_0.hex " "Parameter \"init_file\" = \"arquitetura_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938853267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938853267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 262144 " "Parameter \"maximum_depth\" = \"262144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938853267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 262144 " "Parameter \"numwords_a\" = \"262144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938853267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938853267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938853267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938853267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938853267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938853267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938853267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 18 " "Parameter \"widthad_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938853267 ""}  } { { "synthesis/submodules/arquitetura_onchip_memory2_0.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1477938853267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5jd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5jd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5jd1 " "Found entity 1: altsyncram_5jd1" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938853697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477938853697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5jd1 arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated " "Elaborating entity \"altsyncram_5jd1\" for hierarchy \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938853697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_upa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_upa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_upa " "Found entity 1: decode_upa" {  } { { "db/decode_upa.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/decode_upa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938867955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477938867955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_upa arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|decode_upa:decode3 " "Elaborating entity \"decode_upa\" for hierarchy \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|decode_upa:decode3\"" {  } { { "db/altsyncram_5jd1.tdf" "decode3" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938867957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rlb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rlb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rlb " "Found entity 1: mux_rlb" {  } { { "db/mux_rlb.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/mux_rlb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938868173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477938868173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_rlb arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|mux_rlb:mux2 " "Elaborating entity \"mux_rlb\" for hierarchy \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|mux_rlb:mux2\"" {  } { { "db/altsyncram_5jd1.tdf" "mux2" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938868173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_jtag_uart_0 arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"arquitetura_jtag_uart_0\" for hierarchy \"arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\"" {  } { { "synthesis/arquitetura.v" "jtag_uart_0" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/arquitetura.v" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938870147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_jtag_uart_0_scfifo_w arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w " "Elaborating entity \"arquitetura_jtag_uart_0_scfifo_w\" for hierarchy \"arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w\"" {  } { { "synthesis/submodules/arquitetura_jtag_uart_0.v" "the_arquitetura_jtag_uart_0_scfifo_w" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938870157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "synthesis/submodules/arquitetura_jtag_uart_0.v" "wfifo" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938870207 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "synthesis/submodules/arquitetura_jtag_uart_0.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938870207 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938870207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938870207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938870207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938870207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938870207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938870207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938870207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938870207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938870207 ""}  } { { "synthesis/submodules/arquitetura_jtag_uart_0.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1477938870207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938870277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477938870277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Elaborating entity \"scfifo_1n21\" for hierarchy \"arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938870277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938870287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477938870287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938870287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938870297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477938870297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938870307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/cntr_rj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938870377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477938870377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Elaborating entity \"cntr_rj7\" for hierarchy \"arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938870377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/dpram_5h21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938870447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477938870447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Elaborating entity \"dpram_5h21\" for hierarchy \"arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938870447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938870531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477938870531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Elaborating entity \"altsyncram_9tl1\" for hierarchy \"arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/dpram_5h21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938870531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/cntr_fjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938870601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477938870601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Elaborating entity \"cntr_fjb\" for hierarchy \"arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938870601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_jtag_uart_0_scfifo_r arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_r:the_arquitetura_jtag_uart_0_scfifo_r " "Elaborating entity \"arquitetura_jtag_uart_0_scfifo_r\" for hierarchy \"arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_r:the_arquitetura_jtag_uart_0_scfifo_r\"" {  } { { "synthesis/submodules/arquitetura_jtag_uart_0.v" "the_arquitetura_jtag_uart_0_scfifo_r" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938870611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:arquitetura_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:arquitetura_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "synthesis/submodules/arquitetura_jtag_uart_0.v" "arquitetura_jtag_uart_0_alt_jtag_atlantic" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938870741 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:arquitetura_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:arquitetura_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "synthesis/submodules/arquitetura_jtag_uart_0.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938870761 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:arquitetura_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:arquitetura_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938870761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938870761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938870761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938870761 ""}  } { { "synthesis/submodules/arquitetura_jtag_uart_0.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1477938870761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scheduler_interface arquitetura:U0\|scheduler_interface:scheduler_0 " "Elaborating entity \"scheduler_interface\" for hierarchy \"arquitetura:U0\|scheduler_interface:scheduler_0\"" {  } { { "synthesis/arquitetura.v" "scheduler_0" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/arquitetura.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938870771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scheduler_adapter arquitetura:U0\|scheduler_interface:scheduler_0\|scheduler_adapter:Adapter_block " "Elaborating entity \"scheduler_adapter\" for hierarchy \"arquitetura:U0\|scheduler_interface:scheduler_0\|scheduler_adapter:Adapter_block\"" {  } { { "synthesis/submodules/scheduler_interface.vhd" "Adapter_block" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/scheduler_interface.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938870781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Scheduler arquitetura:U0\|scheduler_interface:scheduler_0\|Scheduler:Scheduler_block " "Elaborating entity \"Scheduler\" for hierarchy \"arquitetura:U0\|scheduler_interface:scheduler_0\|Scheduler:Scheduler_block\"" {  } { { "synthesis/submodules/scheduler_interface.vhd" "Scheduler_block" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/scheduler_interface.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938870781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator arquitetura:U0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"arquitetura:U0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "synthesis/arquitetura.v" "nios2_qsys_0_instruction_master_translator" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/arquitetura.v" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938870801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator arquitetura:U0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"arquitetura:U0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "synthesis/arquitetura.v" "nios2_qsys_0_data_master_translator" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/arquitetura.v" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938870821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator arquitetura:U0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"arquitetura:U0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "synthesis/arquitetura.v" "nios2_qsys_0_jtag_debug_module_translator" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/arquitetura.v" 624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938870841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator arquitetura:U0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"arquitetura:U0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "synthesis/arquitetura.v" "onchip_memory2_0_s1_translator" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/arquitetura.v" 690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938870861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator arquitetura:U0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"arquitetura:U0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "synthesis/arquitetura.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/arquitetura.v" 756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938870881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator arquitetura:U0\|altera_merlin_slave_translator:scheduler_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"arquitetura:U0\|altera_merlin_slave_translator:scheduler_0_avalon_slave_0_translator\"" {  } { { "synthesis/arquitetura.v" "scheduler_0_avalon_slave_0_translator" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/arquitetura.v" 822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938870901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent arquitetura:U0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"arquitetura:U0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "synthesis/arquitetura.v" "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/arquitetura.v" 902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938870921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent arquitetura:U0\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"arquitetura:U0\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "synthesis/arquitetura.v" "nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/arquitetura.v" 982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938870946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent arquitetura:U0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"arquitetura:U0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "synthesis/arquitetura.v" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/arquitetura.v" 1063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938870955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor arquitetura:U0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"arquitetura:U0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938870985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo arquitetura:U0\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"arquitetura:U0\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "synthesis/arquitetura.v" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/arquitetura.v" 1104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938870995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_addr_router arquitetura:U0\|arquitetura_addr_router:addr_router " "Elaborating entity \"arquitetura_addr_router\" for hierarchy \"arquitetura:U0\|arquitetura_addr_router:addr_router\"" {  } { { "synthesis/arquitetura.v" "addr_router" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/arquitetura.v" 1486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938871055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_addr_router_default_decode arquitetura:U0\|arquitetura_addr_router:addr_router\|arquitetura_addr_router_default_decode:the_default_decode " "Elaborating entity \"arquitetura_addr_router_default_decode\" for hierarchy \"arquitetura:U0\|arquitetura_addr_router:addr_router\|arquitetura_addr_router_default_decode:the_default_decode\"" {  } { { "synthesis/submodules/arquitetura_addr_router.sv" "the_default_decode" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_addr_router.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938871085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_addr_router_001 arquitetura:U0\|arquitetura_addr_router_001:addr_router_001 " "Elaborating entity \"arquitetura_addr_router_001\" for hierarchy \"arquitetura:U0\|arquitetura_addr_router_001:addr_router_001\"" {  } { { "synthesis/arquitetura.v" "addr_router_001" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/arquitetura.v" 1502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938871085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_addr_router_001_default_decode arquitetura:U0\|arquitetura_addr_router_001:addr_router_001\|arquitetura_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"arquitetura_addr_router_001_default_decode\" for hierarchy \"arquitetura:U0\|arquitetura_addr_router_001:addr_router_001\|arquitetura_addr_router_001_default_decode:the_default_decode\"" {  } { { "synthesis/submodules/arquitetura_addr_router_001.sv" "the_default_decode" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_addr_router_001.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938871115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_id_router arquitetura:U0\|arquitetura_id_router:id_router " "Elaborating entity \"arquitetura_id_router\" for hierarchy \"arquitetura:U0\|arquitetura_id_router:id_router\"" {  } { { "synthesis/arquitetura.v" "id_router" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/arquitetura.v" 1518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938871125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_id_router_default_decode arquitetura:U0\|arquitetura_id_router:id_router\|arquitetura_id_router_default_decode:the_default_decode " "Elaborating entity \"arquitetura_id_router_default_decode\" for hierarchy \"arquitetura:U0\|arquitetura_id_router:id_router\|arquitetura_id_router_default_decode:the_default_decode\"" {  } { { "synthesis/submodules/arquitetura_id_router.sv" "the_default_decode" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938871135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_id_router_002 arquitetura:U0\|arquitetura_id_router_002:id_router_002 " "Elaborating entity \"arquitetura_id_router_002\" for hierarchy \"arquitetura:U0\|arquitetura_id_router_002:id_router_002\"" {  } { { "synthesis/arquitetura.v" "id_router_002" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/arquitetura.v" 1550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938871135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_id_router_002_default_decode arquitetura:U0\|arquitetura_id_router_002:id_router_002\|arquitetura_id_router_002_default_decode:the_default_decode " "Elaborating entity \"arquitetura_id_router_002_default_decode\" for hierarchy \"arquitetura:U0\|arquitetura_id_router_002:id_router_002\|arquitetura_id_router_002_default_decode:the_default_decode\"" {  } { { "synthesis/submodules/arquitetura_id_router_002.sv" "the_default_decode" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938871155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter arquitetura:U0\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"arquitetura:U0\|altera_merlin_traffic_limiter:limiter\"" {  } { { "synthesis/arquitetura.v" "limiter" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/arquitetura.v" 1611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938871165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller arquitetura:U0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"arquitetura:U0\|altera_reset_controller:rst_controller\"" {  } { { "synthesis/arquitetura.v" "rst_controller" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/arquitetura.v" 1683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938871185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer arquitetura:U0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"arquitetura:U0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938871185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller arquitetura:U0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"arquitetura:U0\|altera_reset_controller:rst_controller_001\"" {  } { { "synthesis/arquitetura.v" "rst_controller_001" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/arquitetura.v" 1710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938871195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_cmd_xbar_demux arquitetura:U0\|arquitetura_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"arquitetura_cmd_xbar_demux\" for hierarchy \"arquitetura:U0\|arquitetura_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "synthesis/arquitetura.v" "cmd_xbar_demux" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/arquitetura.v" 1733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938871195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_cmd_xbar_demux_001 arquitetura:U0\|arquitetura_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"arquitetura_cmd_xbar_demux_001\" for hierarchy \"arquitetura:U0\|arquitetura_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "synthesis/arquitetura.v" "cmd_xbar_demux_001" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/arquitetura.v" 1768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938871205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_cmd_xbar_mux arquitetura:U0\|arquitetura_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"arquitetura_cmd_xbar_mux\" for hierarchy \"arquitetura:U0\|arquitetura_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "synthesis/arquitetura.v" "cmd_xbar_mux" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/arquitetura.v" 1791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938871215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator arquitetura:U0\|arquitetura_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"arquitetura:U0\|arquitetura_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "synthesis/submodules/arquitetura_cmd_xbar_mux.sv" "arb" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938871235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder arquitetura:U0\|arquitetura_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"arquitetura:U0\|arquitetura_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938871245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_rsp_xbar_demux arquitetura:U0\|arquitetura_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"arquitetura_rsp_xbar_demux\" for hierarchy \"arquitetura:U0\|arquitetura_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "synthesis/arquitetura.v" "rsp_xbar_demux" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/arquitetura.v" 1837 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938871245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_rsp_xbar_demux_002 arquitetura:U0\|arquitetura_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"arquitetura_rsp_xbar_demux_002\" for hierarchy \"arquitetura:U0\|arquitetura_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "synthesis/arquitetura.v" "rsp_xbar_demux_002" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/arquitetura.v" 1877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938871265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_rsp_xbar_mux arquitetura:U0\|arquitetura_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"arquitetura_rsp_xbar_mux\" for hierarchy \"arquitetura:U0\|arquitetura_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "synthesis/arquitetura.v" "rsp_xbar_mux" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/arquitetura.v" 1917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938871267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator arquitetura:U0\|arquitetura_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"arquitetura:U0\|arquitetura_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "synthesis/submodules/arquitetura_rsp_xbar_mux.sv" "arb" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938871287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_rsp_xbar_mux_001 arquitetura:U0\|arquitetura_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"arquitetura_rsp_xbar_mux_001\" for hierarchy \"arquitetura:U0\|arquitetura_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "synthesis/arquitetura.v" "rsp_xbar_mux_001" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/arquitetura.v" 1952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938871297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator arquitetura:U0\|arquitetura_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"arquitetura:U0\|arquitetura_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "synthesis/submodules/arquitetura_rsp_xbar_mux_001.sv" "arb" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_rsp_xbar_mux_001.sv" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938871317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder arquitetura:U0\|arquitetura_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"arquitetura:U0\|arquitetura_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938871327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_irq_mapper arquitetura:U0\|arquitetura_irq_mapper:irq_mapper " "Elaborating entity \"arquitetura_irq_mapper\" for hierarchy \"arquitetura:U0\|arquitetura_irq_mapper:irq_mapper\"" {  } { { "synthesis/arquitetura.v" "irq_mapper" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/arquitetura.v" 1960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938871327 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_arquitetura_nios2_qsys_0_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_arquitetura_nios2_qsys_0_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "the_arquitetura_nios2_qsys_0_nios2_oci_itrace" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 3509 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1477938873125 "|toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_oci_itrace:the_arquitetura_nios2_qsys_0_nios2_oci_itrace"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|Add18 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|Add18\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "Add18" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 8661 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938903649 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938903649 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938903649 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1477938903649 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|lpm_add_sub:Add18 " "Elaborated megafunction instantiation \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|lpm_add_sub:Add18\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 8661 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938903692 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|lpm_add_sub:Add18 " "Instantiated megafunction \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|lpm_add_sub:Add18\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938903692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938903692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938903692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938903692 ""}  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 8661 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1477938903692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8ri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8ri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8ri " "Found entity 1: add_sub_8ri" {  } { { "db/add_sub_8ri.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/add_sub_8ri.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938903822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477938903822 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938903852 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938903852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938903852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938903852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938903852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938903852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938903852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938903852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938903852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938903852 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1477938903852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_1l01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_1l01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_1l01 " "Found entity 1: mult_1l01" {  } { { "db/mult_1l01.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/mult_1l01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938903932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477938903932 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938903942 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938903942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938903942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938903942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938903942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938903942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938903942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938903942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938903942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477938903942 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1477938903942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_1s01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_1s01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_1s01 " "Found entity 1: mult_1s01" {  } { { "db/mult_1s01.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/mult_1s01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477938904012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477938904012 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Quartus II" 0 -1 1477938905982 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Quartus II" 0 -1 1477938905982 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Quartus II" 0 -1 1477938906273 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Quartus II" 0 -1 1477938906273 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Quartus II" 0 -1 1477938906273 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Quartus II" 0 -1 1477938906273 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Quartus II" 0 -1 1477938906273 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1477938906293 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 5901 -1 0 } } { "synthesis/submodules/arquitetura_jtag_uart_0.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_jtag_uart_0.v" 393 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 5505 -1 0 } } { "synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "synthesis/submodules/arquitetura_jtag_uart_0.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_jtag_uart_0.v" 348 -1 0 } } { "synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 5933 -1 0 } } { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 9157 -1 0 } } { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 990 -1 0 } } { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 9306 -1 0 } } { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 5864 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1477938906965 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1477938906965 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "toFPGA.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/toFPGA.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1477938914126 "|toFPGA|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "toFPGA.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/toFPGA.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1477938914126 "|toFPGA|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "toFPGA.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/toFPGA.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1477938914126 "|toFPGA|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "toFPGA.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/toFPGA.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1477938914126 "|toFPGA|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "toFPGA.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/toFPGA.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1477938914126 "|toFPGA|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "toFPGA.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/toFPGA.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1477938914126 "|toFPGA|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "toFPGA.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/toFPGA.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1477938914126 "|toFPGA|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "toFPGA.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/toFPGA.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1477938914126 "|toFPGA|LEDG[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1477938914126 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1477938923896 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1477938924726 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1477938924726 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1477938924826 "|toFPGA|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1477938924826 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/aulas/SO2/projeto_final/to_fpga/output_files/toFPGA.map.smsg " "Generated suppressed messages file D:/aulas/SO2/projeto_final/to_fpga/output_files/toFPGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1477938925457 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1477938928159 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938928159 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "toFPGA.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/toFPGA.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938929498 "|toFPGA|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "toFPGA.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/toFPGA.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938929498 "|toFPGA|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "toFPGA.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/toFPGA.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938929498 "|toFPGA|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1477938929498 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10109 " "Implemented 10109 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1477938929498 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1477938929498 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7797 " "Implemented 7797 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1477938929498 ""} { "Info" "ICUT_CUT_TM_RAMS" "2289 " "Implemented 2289 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1477938929498 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1477938929498 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1477938929498 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "698 " "Peak virtual memory: 698 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1477938929608 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 31 16:35:29 2016 " "Processing ended: Mon Oct 31 16:35:29 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1477938929608 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:27 " "Elapsed time: 00:01:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1477938929608 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:26 " "Total CPU time (on all processors): 00:01:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1477938929608 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1477938929608 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1477938930809 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1477938930809 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 31 16:35:30 2016 " "Processing started: Mon Oct 31 16:35:30 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1477938930809 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1477938930809 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off toFPGA -c toFPGA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off toFPGA -c toFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1477938930809 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1477938930889 ""}
{ "Info" "0" "" "Project  = toFPGA" {  } {  } 0 0 "Project  = toFPGA" 0 0 "Fitter" 0 0 1477938930889 ""}
{ "Info" "0" "" "Revision = toFPGA" {  } {  } 0 0 "Revision = toFPGA" 0 0 "Fitter" 0 0 1477938930889 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1477938931542 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "toFPGA EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"toFPGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1477938931782 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1477938931812 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1477938931812 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1477938932248 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1477938932268 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1477938933072 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1477938933072 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1477938933072 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/aulas/SO2/projeto_final/to_fpga/" { { 0 { 0 ""} 0 52705 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1477938933102 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/aulas/SO2/projeto_final/to_fpga/" { { 0 { 0 ""} 0 52706 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1477938933102 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/aulas/SO2/projeto_final/to_fpga/" { { 0 { 0 ""} 0 52707 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1477938933102 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1477938933102 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1477938933279 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477938935218 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477938935218 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477938935218 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477938935218 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477938935218 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477938935218 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477938935218 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477938935218 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477938935218 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477938935218 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1477938935218 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477938935218 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477938935218 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477938935218 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477938935218 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477938935218 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477938935218 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477938935218 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477938935218 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477938935218 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477938935218 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477938935218 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477938935218 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477938935218 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477938935218 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477938935218 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477938935218 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477938935218 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477938935218 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477938935218 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477938935218 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477938935218 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477938935218 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477938935218 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477938935218 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477938935218 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477938935218 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1477938935218 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477938935218 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1477938935218 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477938935218 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1477938935218 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477938935218 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1477938935218 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1477938935218 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1477938935218 ""}
{ "Info" "ISTA_SDC_FOUND" "synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1477938935919 ""}
{ "Info" "ISTA_SDC_FOUND" "synthesis/submodules/arquitetura_nios2_qsys_0.sdc " "Reading SDC File: 'synthesis/submodules/arquitetura_nios2_qsys_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1477938935949 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1477938936454 "|toFPGA|CLOCK_50"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1477938937050 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1477938937050 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1477938937050 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1477938937050 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1477938937050 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1477938938133 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "toFPGA.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/toFPGA.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/aulas/SO2/projeto_final/to_fpga/" { { 0 { 0 ""} 0 402 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477938938133 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1477938938133 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/aulas/SO2/projeto_final/to_fpga/" { { 0 { 0 ""} 0 9067 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477938938133 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1\|JEQQ5299_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1\|JEQQ5299_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1477938938133 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1\|JEQQ5299_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1\|JEQQ5299_7~0" {  } { { "pzdyqx.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1|JEQQ5299_7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/aulas/SO2/projeto_final/to_fpga/" { { 0 { 0 ""} 0 52258 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1477938938133 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1477938938133 ""}  } { { "pzdyqx.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1\|JEQQ5299_7" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1|JEQQ5299_7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/aulas/SO2/projeto_final/to_fpga/" { { 0 { 0 ""} 0 52095 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477938938133 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1\|BITP7563_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1\|BITP7563_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1477938938133 ""}  } { { "pzdyqx.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/pzdyqx.vhd" 828 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1\|BITP7563_0" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1|BITP7563_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/aulas/SO2/projeto_final/to_fpga/" { { 0 { 0 ""} 0 52116 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477938938133 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1477938938133 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_oci_debug:the_arquitetura_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_oci_debug:the_arquitetura_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_oci_debug:the_arquitetura_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_oci_debug:the_arquitetura_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/aulas/SO2/projeto_final/to_fpga/" { { 0 { 0 ""} 0 5562 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1477938938133 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1477938938133 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|hq3myc14108phmpo7y7qmhbp98hy0vq~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/aulas/SO2/projeto_final/to_fpga/" { { 0 { 0 ""} 0 9059 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477938938133 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "arquitetura:U0\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node arquitetura:U0\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1477938938133 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " "Destination node arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|hq3myc14108phmpo7y7qmhbp98hy0vq~0" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|hq3myc14108phmpo7y7qmhbp98hy0vq~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/aulas/SO2/projeto_final/to_fpga/" { { 0 { 0 ""} 0 9059 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1477938938133 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arquitetura:U0\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node arquitetura:U0\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "synthesis/submodules/altera_reset_controller.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/altera_reset_controller.v" 177 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|altera_reset_controller:rst_controller|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/aulas/SO2/projeto_final/to_fpga/" { { 0 { 0 ""} 0 9757 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1477938938133 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1477938938133 ""}  } { { "synthesis/submodules/altera_reset_controller.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/altera_reset_controller.v" 172 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|altera_reset_controller:rst_controller|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/aulas/SO2/projeto_final/to_fpga/" { { 0 { 0 ""} 0 1024 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477938938133 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "arquitetura:U0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node arquitetura:U0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1477938938133 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arquitetura:U0\|scheduler_interface:scheduler_0\|Scheduler:Scheduler_block\|s_enqueue_bitmap\[7\] " "Destination node arquitetura:U0\|scheduler_interface:scheduler_0\|Scheduler:Scheduler_block\|s_enqueue_bitmap\[7\]" {  } { { "synthesis/submodules/scheduler.vhd" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/scheduler.vhd" 137 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|scheduler_interface:scheduler_0|Scheduler:Scheduler_block|s_enqueue_bitmap[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/aulas/SO2/projeto_final/to_fpga/" { { 0 { 0 ""} 0 1862 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1477938938133 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arquitetura:U0\|scheduler_interface:scheduler_0\|Scheduler:Scheduler_block\|s_enqueue_bitmap\[6\] " "Destination node arquitetura:U0\|scheduler_interface:scheduler_0\|Scheduler:Scheduler_block\|s_enqueue_bitmap\[6\]" {  } { { "synthesis/submodules/scheduler.vhd" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/scheduler.vhd" 137 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|scheduler_interface:scheduler_0|Scheduler:Scheduler_block|s_enqueue_bitmap[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/aulas/SO2/projeto_final/to_fpga/" { { 0 { 0 ""} 0 1861 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1477938938133 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arquitetura:U0\|scheduler_interface:scheduler_0\|Scheduler:Scheduler_block\|s_enqueue_bitmap\[5\] " "Destination node arquitetura:U0\|scheduler_interface:scheduler_0\|Scheduler:Scheduler_block\|s_enqueue_bitmap\[5\]" {  } { { "synthesis/submodules/scheduler.vhd" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/scheduler.vhd" 137 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|scheduler_interface:scheduler_0|Scheduler:Scheduler_block|s_enqueue_bitmap[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/aulas/SO2/projeto_final/to_fpga/" { { 0 { 0 ""} 0 1860 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1477938938133 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arquitetura:U0\|scheduler_interface:scheduler_0\|Scheduler:Scheduler_block\|s_enqueue_bitmap\[4\] " "Destination node arquitetura:U0\|scheduler_interface:scheduler_0\|Scheduler:Scheduler_block\|s_enqueue_bitmap\[4\]" {  } { { "synthesis/submodules/scheduler.vhd" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/scheduler.vhd" 137 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|scheduler_interface:scheduler_0|Scheduler:Scheduler_block|s_enqueue_bitmap[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/aulas/SO2/projeto_final/to_fpga/" { { 0 { 0 ""} 0 1859 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1477938938133 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arquitetura:U0\|scheduler_interface:scheduler_0\|Scheduler:Scheduler_block\|s_enqueue_bitmap\[3\] " "Destination node arquitetura:U0\|scheduler_interface:scheduler_0\|Scheduler:Scheduler_block\|s_enqueue_bitmap\[3\]" {  } { { "synthesis/submodules/scheduler.vhd" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/scheduler.vhd" 137 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|scheduler_interface:scheduler_0|Scheduler:Scheduler_block|s_enqueue_bitmap[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/aulas/SO2/projeto_final/to_fpga/" { { 0 { 0 ""} 0 1858 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1477938938133 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arquitetura:U0\|scheduler_interface:scheduler_0\|Scheduler:Scheduler_block\|s_enqueue_bitmap\[2\] " "Destination node arquitetura:U0\|scheduler_interface:scheduler_0\|Scheduler:Scheduler_block\|s_enqueue_bitmap\[2\]" {  } { { "synthesis/submodules/scheduler.vhd" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/scheduler.vhd" 137 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|scheduler_interface:scheduler_0|Scheduler:Scheduler_block|s_enqueue_bitmap[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/aulas/SO2/projeto_final/to_fpga/" { { 0 { 0 ""} 0 1857 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1477938938133 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arquitetura:U0\|scheduler_interface:scheduler_0\|Scheduler:Scheduler_block\|s_enqueue_bitmap\[1\] " "Destination node arquitetura:U0\|scheduler_interface:scheduler_0\|Scheduler:Scheduler_block\|s_enqueue_bitmap\[1\]" {  } { { "synthesis/submodules/scheduler.vhd" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/scheduler.vhd" 137 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|scheduler_interface:scheduler_0|Scheduler:Scheduler_block|s_enqueue_bitmap[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/aulas/SO2/projeto_final/to_fpga/" { { 0 { 0 ""} 0 1856 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1477938938133 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arquitetura:U0\|scheduler_interface:scheduler_0\|Scheduler:Scheduler_block\|s_enqueue_bitmap\[0\] " "Destination node arquitetura:U0\|scheduler_interface:scheduler_0\|Scheduler:Scheduler_block\|s_enqueue_bitmap\[0\]" {  } { { "synthesis/submodules/scheduler.vhd" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/scheduler.vhd" 137 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|scheduler_interface:scheduler_0|Scheduler:Scheduler_block|s_enqueue_bitmap[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/aulas/SO2/projeto_final/to_fpga/" { { 0 { 0 ""} 0 1855 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1477938938133 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arquitetura:U0\|scheduler_interface:scheduler_0\|Scheduler:Scheduler_block\|s_full " "Destination node arquitetura:U0\|scheduler_interface:scheduler_0\|Scheduler:Scheduler_block\|s_full" {  } { { "synthesis/submodules/scheduler.vhd" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/scheduler.vhd" 112 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|scheduler_interface:scheduler_0|Scheduler:Scheduler_block|s_full } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/aulas/SO2/projeto_final/to_fpga/" { { 0 { 0 ""} 0 1875 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1477938938133 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arquitetura:U0\|scheduler_interface:scheduler_0\|Scheduler:Scheduler_block\|s_next_table\[7\]\[1\] " "Destination node arquitetura:U0\|scheduler_interface:scheduler_0\|Scheduler:Scheduler_block\|s_next_table\[7\]\[1\]" {  } { { "synthesis/submodules/scheduler.vhd" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/scheduler.vhd" 137 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|scheduler_interface:scheduler_0|Scheduler:Scheduler_block|s_next_table[7][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/aulas/SO2/projeto_final/to_fpga/" { { 0 { 0 ""} 0 1189 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1477938938133 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1477938938133 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1477938938133 ""}  } { { "synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/aulas/SO2/projeto_final/to_fpga/" { { 0 { 0 ""} 0 8702 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477938938133 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1477938938133 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/aulas/SO2/projeto_final/to_fpga/" { { 0 { 0 ""} 0 52696 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1477938938133 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1477938938133 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/aulas/SO2/projeto_final/to_fpga/" { { 0 { 0 ""} 0 52402 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477938938133 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1477938938133 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/aulas/SO2/projeto_final/to_fpga/" { { 0 { 0 ""} 0 52558 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1477938938133 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/aulas/SO2/projeto_final/to_fpga/" { { 0 { 0 ""} 0 52559 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1477938938133 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/aulas/SO2/projeto_final/to_fpga/" { { 0 { 0 ""} 0 52697 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1477938938133 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1477938938133 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/aulas/SO2/projeto_final/to_fpga/" { { 0 { 0 ""} 0 52281 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477938938133 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PUDL0439:ESUL0435\|JAQF4326~0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PUDL0439:ESUL0435\|JAQF4326~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1477938938133 ""}  } { { "pzdyqx.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/pzdyqx.vhd" 1009 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|JAQF4326~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/aulas/SO2/projeto_final/to_fpga/" { { 0 { 0 ""} 0 52166 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477938938133 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|process_0~0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|process_0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1477938938133 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/aulas/SO2/projeto_final/to_fpga/" { { 0 { 0 ""} 0 52159 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477938938133 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "arquitetura:U0\|altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node arquitetura:U0\|altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1477938938133 ""}  } { { "synthesis/submodules/altera_reset_controller.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/altera_reset_controller.v" 68 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|altera_reset_controller:rst_controller|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/aulas/SO2/projeto_final/to_fpga/" { { 0 { 0 ""} 0 13514 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477938938133 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1477938941867 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1477938941887 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1477938941887 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1477938941917 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1477938941947 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1477938941977 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1477938942282 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "2 EC " "Packed 2 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1477938942312 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier block " "Packed 64 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1477938942312 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier output " "Packed 48 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1477938942312 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "32 " "Created 32 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1477938942312 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1477938942312 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_27 " "Node \"CLOCK_27\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_0 " "Node \"DRAM_BA_0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_1 " "Node \"DRAM_BA_1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CLK " "Node \"ENET_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CMD " "Node \"ENET_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CS_N " "Node \"ENET_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[0\] " "Node \"ENET_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[10\] " "Node \"ENET_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[11\] " "Node \"ENET_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[12\] " "Node \"ENET_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[13\] " "Node \"ENET_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[14\] " "Node \"ENET_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[15\] " "Node \"ENET_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[1\] " "Node \"ENET_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[2\] " "Node \"ENET_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[3\] " "Node \"ENET_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[4\] " "Node \"ENET_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[5\] " "Node \"ENET_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[6\] " "Node \"ENET_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[7\] " "Node \"ENET_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[8\] " "Node \"ENET_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[9\] " "Node \"ENET_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_INT " "Node \"ENET_INT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RD_N " "Node \"ENET_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RST_N " "Node \"ENET_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_WR_N " "Node \"ENET_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_CLOCK " "Node \"EXT_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[0\] " "Node \"HEX6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[1\] " "Node \"HEX6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[2\] " "Node \"HEX6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[3\] " "Node \"HEX6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[4\] " "Node \"HEX6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[5\] " "Node \"HEX6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[6\] " "Node \"HEX6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[0\] " "Node \"HEX7\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[1\] " "Node \"HEX7\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[2\] " "Node \"HEX7\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[3\] " "Node \"HEX7\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[4\] " "Node \"HEX7\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[5\] " "Node \"HEX7\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[6\] " "Node \"HEX7\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[10\] " "Node \"LEDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[11\] " "Node \"LEDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[12\] " "Node \"LEDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[13\] " "Node \"LEDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[14\] " "Node \"LEDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[15\] " "Node \"LEDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[16\] " "Node \"LEDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[17\] " "Node \"LEDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK0_N " "Node \"OTG_DACK0_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK0_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK1_N " "Node \"OTG_DACK1_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK1_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ0 " "Node \"OTG_DREQ0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ1 " "Node \"OTG_DREQ1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT0 " "Node \"OTG_INT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT1 " "Node \"OTG_INT1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT " "Node \"SD_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT3 " "Node \"SD_DAT3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[10\] " "Node \"SW\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[11\] " "Node \"SW\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[12\] " "Node \"SW\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[13\] " "Node \"SW\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[14\] " "Node \"SW\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[15\] " "Node \"SW\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[16\] " "Node \"SW\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[17\] " "Node \"SW\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCK " "Node \"TCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCS " "Node \"TCS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDI " "Node \"TDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDO " "Node \"TDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET " "Node \"TD_RESET\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK " "Node \"VGA_BLANK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[8\] " "Node \"VGA_B\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[9\] " "Node \"VGA_B\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[8\] " "Node \"VGA_G\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[9\] " "Node \"VGA_G\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[8\] " "Node \"VGA_R\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[9\] " "Node \"VGA_R\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC " "Node \"VGA_SYNC\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1477938942763 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1477938942763 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1477938942793 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1477938948015 ""}
{ "Error" "EFITAPI_FITAPI_VPR_STATUS_FAILED_MORE_RAMS_OF_TYPE_NEEDED_THAN_ARE_IN_COMPILATION_DEVICE" "105 M4K " "Selected device has 105 RAM location(s) of type M4K.  However, the current design needs more than 105 to successfully fit" { { "Info" "IFITAPI_FITAPI_VPR_RAM_CELLS_CONSTRAINED_TO_ONE_BLOCK_TYPE" "M4K " "List of RAM cells constrained to M4K locations" { { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[0\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_bn81.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_bn81.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[0\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_bn81:auto_generated|q_a[0] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[1\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_bn81.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_bn81.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[1\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_bn81:auto_generated|q_a[1] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[2\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_bn81.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_bn81.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[2\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_bn81:auto_generated|q_a[2] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[3\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_bn81.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_bn81.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[3\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_bn81:auto_generated|q_a[3] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[4\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_bn81.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_bn81.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[4\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_bn81:auto_generated|q_a[4] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[24\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_bn81.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_bn81.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[24\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_bn81:auto_generated|q_a[24] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[5\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_bn81.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_bn81.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[5\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_bn81:auto_generated|q_a[5] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[25\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_bn81.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_bn81.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[25\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_bn81:auto_generated|q_a[25] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[27\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_bn81.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_bn81.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[27\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_bn81:auto_generated|q_a[27] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[26\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_bn81.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_bn81.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[26\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_bn81:auto_generated|q_a[26] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[16\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_bn81.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_bn81.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[16\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_bn81:auto_generated|q_a[16] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[28\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_bn81.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_bn81.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[28\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_bn81:auto_generated|q_a[28] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[29\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_bn81.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_bn81.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[29\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_bn81:auto_generated|q_a[29] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[30\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_bn81.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_bn81.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[30\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_bn81:auto_generated|q_a[30] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[31\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_bn81.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_bn81.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[31\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_bn81:auto_generated|q_a[31] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[6\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_bn81.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_bn81.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[6\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_bn81:auto_generated|q_a[6] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[17\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_bn81.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_bn81.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[17\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_bn81:auto_generated|q_a[17] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[20\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_bn81.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_bn81.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[20\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_bn81:auto_generated|q_a[20] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[19\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_bn81.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_bn81.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[19\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_bn81:auto_generated|q_a[19] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[7\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_bn81.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_bn81.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[7\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_bn81:auto_generated|q_a[7] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[18\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_bn81.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_bn81.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[18\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_bn81:auto_generated|q_a[18] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[23\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_bn81.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_bn81.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[23\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_bn81:auto_generated|q_a[23] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[21\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_bn81.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_bn81.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[21\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_bn81:auto_generated|q_a[21] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[10\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_bn81.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_bn81.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[10\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_bn81:auto_generated|q_a[10] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[15\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_bn81.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_bn81.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[15\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_bn81:auto_generated|q_a[15] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[9\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_bn81.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_bn81.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[9\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_bn81:auto_generated|q_a[9] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[8\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_bn81.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_bn81.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[8\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_bn81:auto_generated|q_a[8] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[22\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_bn81.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_bn81.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[22\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_bn81:auto_generated|q_a[22] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[14\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_bn81.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_bn81.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[14\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_bn81:auto_generated|q_a[14] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[13\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_bn81.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_bn81.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[13\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_bn81:auto_generated|q_a[13] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[12\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_bn81.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_bn81.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[12\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_bn81:auto_generated|q_a[12] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[11\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_bn81.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_bn81.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\|q_a\[11\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_bn81:auto_generated|q_a[11] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[7\] " "Node \"arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[7\]\"" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_9tl1.tdf" 35 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[7\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|q_b[7] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[0\] " "Node \"arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[0\]\"" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_9tl1.tdf" 35 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[0\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|q_b[0] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[1\] " "Node \"arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[1\]\"" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_9tl1.tdf" 35 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[1\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|q_b[1] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[2\] " "Node \"arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[2\]\"" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_9tl1.tdf" 35 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[2\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|q_b[2] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[3\] " "Node \"arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[3\]\"" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_9tl1.tdf" 35 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[3\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|q_b[3] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[4\] " "Node \"arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[4\]\"" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_9tl1.tdf" 35 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[4\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|q_b[4] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[5\] " "Node \"arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[5\]\"" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_9tl1.tdf" 35 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[5\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|q_b[5] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[6\] " "Node \"arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[6\]\"" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_9tl1.tdf" 35 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[6\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|q_b[6] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_tag_module:arquitetura_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram\|altsyncram_4dh1:auto_generated\|q_b\[1\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_tag_module:arquitetura_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram\|altsyncram_4dh1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_4dh1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_4dh1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_tag_module:arquitetura_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram\|altsyncram_4dh1:auto_generated\|q_b\[1\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_tag_module:arquitetura_nios2_qsys_0_dc_tag|altsyncram:the_altsyncram|altsyncram_4dh1:auto_generated|q_b[1] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_tag_module:arquitetura_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram\|altsyncram_4dh1:auto_generated\|q_b\[0\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_tag_module:arquitetura_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram\|altsyncram_4dh1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_4dh1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_4dh1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_tag_module:arquitetura_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram\|altsyncram_4dh1:auto_generated\|q_b\[0\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_tag_module:arquitetura_nios2_qsys_0_dc_tag|altsyncram:the_altsyncram|altsyncram_4dh1:auto_generated|q_b[0] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_tag_module:arquitetura_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram\|altsyncram_4dh1:auto_generated\|q_b\[3\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_tag_module:arquitetura_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram\|altsyncram_4dh1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_4dh1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_4dh1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_tag_module:arquitetura_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram\|altsyncram_4dh1:auto_generated\|q_b\[3\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_tag_module:arquitetura_nios2_qsys_0_dc_tag|altsyncram:the_altsyncram|altsyncram_4dh1:auto_generated|q_b[3] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_tag_module:arquitetura_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram\|altsyncram_4dh1:auto_generated\|q_b\[2\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_tag_module:arquitetura_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram\|altsyncram_4dh1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_4dh1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_4dh1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_tag_module:arquitetura_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram\|altsyncram_4dh1:auto_generated\|q_b\[2\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_tag_module:arquitetura_nios2_qsys_0_dc_tag|altsyncram:the_altsyncram|altsyncram_4dh1:auto_generated|q_b[2] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_tag_module:arquitetura_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram\|altsyncram_4dh1:auto_generated\|q_b\[5\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_tag_module:arquitetura_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram\|altsyncram_4dh1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_4dh1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_4dh1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_tag_module:arquitetura_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram\|altsyncram_4dh1:auto_generated\|q_b\[5\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_tag_module:arquitetura_nios2_qsys_0_dc_tag|altsyncram:the_altsyncram|altsyncram_4dh1:auto_generated|q_b[5] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_tag_module:arquitetura_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram\|altsyncram_4dh1:auto_generated\|q_b\[4\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_tag_module:arquitetura_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram\|altsyncram_4dh1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_4dh1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_4dh1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_tag_module:arquitetura_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram\|altsyncram_4dh1:auto_generated\|q_b\[4\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_tag_module:arquitetura_nios2_qsys_0_dc_tag|altsyncram:the_altsyncram|altsyncram_4dh1:auto_generated|q_b[4] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_tag_module:arquitetura_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram\|altsyncram_4dh1:auto_generated\|q_b\[7\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_tag_module:arquitetura_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram\|altsyncram_4dh1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_4dh1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_4dh1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_tag_module:arquitetura_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram\|altsyncram_4dh1:auto_generated\|q_b\[7\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_tag_module:arquitetura_nios2_qsys_0_dc_tag|altsyncram:the_altsyncram|altsyncram_4dh1:auto_generated|q_b[7] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_tag_module:arquitetura_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram\|altsyncram_4dh1:auto_generated\|q_b\[6\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_tag_module:arquitetura_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram\|altsyncram_4dh1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_4dh1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_4dh1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_tag_module:arquitetura_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram\|altsyncram_4dh1:auto_generated\|q_b\[6\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_tag_module:arquitetura_nios2_qsys_0_dc_tag|altsyncram:the_altsyncram|altsyncram_4dh1:auto_generated|q_b[6] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_tag_module:arquitetura_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram\|altsyncram_4dh1:auto_generated\|q_b\[9\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_tag_module:arquitetura_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram\|altsyncram_4dh1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_4dh1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_4dh1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_tag_module:arquitetura_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram\|altsyncram_4dh1:auto_generated\|q_b\[9\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_tag_module:arquitetura_nios2_qsys_0_dc_tag|altsyncram:the_altsyncram|altsyncram_4dh1:auto_generated|q_b[9] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_tag_module:arquitetura_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram\|altsyncram_4dh1:auto_generated\|q_b\[8\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_tag_module:arquitetura_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram\|altsyncram_4dh1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_4dh1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_4dh1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_tag_module:arquitetura_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram\|altsyncram_4dh1:auto_generated\|q_b\[8\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_tag_module:arquitetura_nios2_qsys_0_dc_tag|altsyncram:the_altsyncram|altsyncram_4dh1:auto_generated|q_b[8] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_tag_module:arquitetura_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram\|altsyncram_4dh1:auto_generated\|q_b\[11\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_tag_module:arquitetura_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram\|altsyncram_4dh1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_4dh1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_4dh1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_tag_module:arquitetura_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram\|altsyncram_4dh1:auto_generated\|q_b\[11\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_tag_module:arquitetura_nios2_qsys_0_dc_tag|altsyncram:the_altsyncram|altsyncram_4dh1:auto_generated|q_b[11] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_tag_module:arquitetura_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram\|altsyncram_4dh1:auto_generated\|q_b\[10\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_tag_module:arquitetura_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram\|altsyncram_4dh1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_4dh1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_4dh1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_tag_module:arquitetura_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram\|altsyncram_4dh1:auto_generated\|q_b\[10\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_tag_module:arquitetura_nios2_qsys_0_dc_tag|altsyncram:the_altsyncram|altsyncram_4dh1:auto_generated|q_b[10] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_tag_module:arquitetura_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram\|altsyncram_4dh1:auto_generated\|q_b\[12\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_tag_module:arquitetura_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram\|altsyncram_4dh1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_4dh1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_4dh1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_tag_module:arquitetura_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram\|altsyncram_4dh1:auto_generated\|q_b\[12\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_tag_module:arquitetura_nios2_qsys_0_dc_tag|altsyncram:the_altsyncram|altsyncram_4dh1:auto_generated|q_b[12] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[0\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_9vc1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_9vc1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[0\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|q_b[0] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[7\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_9vc1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_9vc1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[7\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|q_b[7] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[1\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_9vc1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_9vc1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[1\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|q_b[1] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[2\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_9vc1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_9vc1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[2\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|q_b[2] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[3\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_9vc1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_9vc1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[3\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|q_b[3] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[4\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_9vc1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_9vc1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[4\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|q_b[4] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[24\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_9vc1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_9vc1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[24\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|q_b[24] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[10\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_9vc1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_9vc1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[10\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|q_b[10] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[26\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_9vc1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_9vc1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[26\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|q_b[26] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[15\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_9vc1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_9vc1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[15\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|q_b[15] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[23\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_9vc1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_9vc1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[23\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|q_b[23] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[31\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_9vc1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_9vc1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[31\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|q_b[31] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[9\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_9vc1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_9vc1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[9\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|q_b[9] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[25\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_9vc1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_9vc1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[25\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|q_b[25] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[8\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_9vc1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_9vc1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[8\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|q_b[8] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[6\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_9vc1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_9vc1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[6\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|q_b[6] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[22\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_9vc1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_9vc1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[22\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|q_b[22] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[14\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_9vc1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_9vc1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[14\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|q_b[14] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[30\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_9vc1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_9vc1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[30\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|q_b[30] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[5\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_9vc1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_9vc1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[5\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|q_b[5] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[21\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_9vc1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_9vc1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[21\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|q_b[21] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[13\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_9vc1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_9vc1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[13\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|q_b[13] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[29\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_9vc1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_9vc1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[29\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|q_b[29] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[20\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_9vc1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_9vc1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[20\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|q_b[20] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[12\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_9vc1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_9vc1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[12\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|q_b[12] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[28\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_9vc1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_9vc1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[28\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|q_b[28] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[19\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_9vc1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_9vc1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[19\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|q_b[19] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[11\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_9vc1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_9vc1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[11\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|q_b[11] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[27\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_9vc1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_9vc1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[27\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|q_b[27] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[18\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_9vc1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_9vc1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[18\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|q_b[18] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[17\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_9vc1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_9vc1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[17\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|q_b[17] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[16\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_9vc1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_9vc1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\|q_b\[16\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|q_b[16] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[10\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_h6h1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_h6h1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[10\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_h6h1:auto_generated|q_b[10] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[9\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_h6h1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_h6h1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[9\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_h6h1:auto_generated|q_b[9] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[8\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_h6h1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_h6h1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[8\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_h6h1:auto_generated|q_b[8] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[7\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_h6h1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_h6h1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[7\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_h6h1:auto_generated|q_b[7] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[6\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_h6h1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_h6h1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[6\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_h6h1:auto_generated|q_b[6] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[5\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_h6h1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_h6h1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[5\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_h6h1:auto_generated|q_b[5] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[4\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_h6h1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_h6h1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[4\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_h6h1:auto_generated|q_b[4] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[3\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_h6h1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_h6h1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[3\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_h6h1:auto_generated|q_b[3] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[2\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_h6h1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_h6h1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[2\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_h6h1:auto_generated|q_b[2] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[1\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_h6h1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_h6h1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[1\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_h6h1:auto_generated|q_b[1] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[0\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_h6h1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_h6h1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[0\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_h6h1:auto_generated|q_b[0] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[24\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_h6h1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_h6h1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[24\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_h6h1:auto_generated|q_b[24] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[21\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_h6h1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_h6h1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[21\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_h6h1:auto_generated|q_b[21] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[20\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_h6h1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_h6h1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[20\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_h6h1:auto_generated|q_b[20] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[19\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_h6h1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_h6h1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[19\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_h6h1:auto_generated|q_b[19] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[18\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_h6h1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_h6h1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[18\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_h6h1:auto_generated|q_b[18] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[17\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_h6h1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_h6h1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[17\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_h6h1:auto_generated|q_b[17] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[16\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_h6h1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_h6h1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[16\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_h6h1:auto_generated|q_b[16] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[15\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_h6h1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_h6h1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[15\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_h6h1:auto_generated|q_b[15] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[13\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_h6h1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_h6h1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[13\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_h6h1:auto_generated|q_b[13] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[12\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_h6h1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_h6h1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[12\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_h6h1:auto_generated|q_b[12] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[11\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_h6h1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_h6h1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[11\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_h6h1:auto_generated|q_b[11] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[14\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_h6h1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_h6h1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[14\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_h6h1:auto_generated|q_b[14] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[22\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_h6h1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_h6h1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[22\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_h6h1:auto_generated|q_b[22] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[23\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_h6h1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_h6h1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[23\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_h6h1:auto_generated|q_b[23] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[25\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_h6h1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_h6h1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[25\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_h6h1:auto_generated|q_b[25] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[26\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_h6h1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_h6h1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[26\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_h6h1:auto_generated|q_b[26] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[27\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_h6h1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_h6h1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[27\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_h6h1:auto_generated|q_b[27] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[28\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_h6h1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_h6h1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[28\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_h6h1:auto_generated|q_b[28] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[29\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_h6h1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_h6h1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[29\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_h6h1:auto_generated|q_b[29] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[30\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_h6h1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_h6h1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[30\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_h6h1:auto_generated|q_b[30] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[31\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_h6h1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_h6h1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\|q_b\[31\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_h6h1:auto_generated|q_b[31] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[10\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_g6h1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_g6h1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[10\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_g6h1:auto_generated|q_b[10] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[9\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_g6h1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_g6h1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[9\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_g6h1:auto_generated|q_b[9] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[8\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_g6h1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_g6h1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[8\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_g6h1:auto_generated|q_b[8] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[7\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_g6h1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_g6h1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[7\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_g6h1:auto_generated|q_b[7] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[6\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_g6h1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_g6h1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[6\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_g6h1:auto_generated|q_b[6] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[5\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_g6h1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_g6h1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[5\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_g6h1:auto_generated|q_b[5] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[4\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_g6h1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_g6h1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[4\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_g6h1:auto_generated|q_b[4] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[3\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_g6h1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_g6h1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[3\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_g6h1:auto_generated|q_b[3] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[2\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_g6h1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_g6h1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[2\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_g6h1:auto_generated|q_b[2] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[1\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_g6h1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_g6h1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[1\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_g6h1:auto_generated|q_b[1] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[0\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_g6h1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_g6h1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[0\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_g6h1:auto_generated|q_b[0] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[24\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_g6h1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_g6h1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[24\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_g6h1:auto_generated|q_b[24] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[21\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_g6h1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_g6h1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[21\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_g6h1:auto_generated|q_b[21] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[20\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_g6h1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_g6h1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[20\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_g6h1:auto_generated|q_b[20] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[19\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_g6h1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_g6h1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[19\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_g6h1:auto_generated|q_b[19] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[18\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_g6h1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_g6h1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[18\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_g6h1:auto_generated|q_b[18] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[17\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_g6h1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_g6h1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[17\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_g6h1:auto_generated|q_b[17] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[16\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_g6h1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_g6h1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[16\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_g6h1:auto_generated|q_b[16] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[15\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_g6h1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_g6h1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[15\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_g6h1:auto_generated|q_b[15] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[13\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_g6h1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_g6h1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[13\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_g6h1:auto_generated|q_b[13] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[12\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_g6h1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_g6h1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[12\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_g6h1:auto_generated|q_b[12] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[11\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_g6h1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_g6h1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[11\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_g6h1:auto_generated|q_b[11] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[14\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_g6h1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_g6h1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[14\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_g6h1:auto_generated|q_b[14] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[22\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_g6h1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_g6h1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[22\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_g6h1:auto_generated|q_b[22] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[23\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_g6h1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_g6h1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[23\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_g6h1:auto_generated|q_b[23] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[25\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_g6h1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_g6h1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[25\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_g6h1:auto_generated|q_b[25] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[26\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_g6h1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_g6h1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[26\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_g6h1:auto_generated|q_b[26] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[27\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_g6h1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_g6h1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[27\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_g6h1:auto_generated|q_b[27] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[28\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_g6h1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_g6h1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[28\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_g6h1:auto_generated|q_b[28] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[29\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_g6h1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_g6h1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[29\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_g6h1:auto_generated|q_b[29] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[30\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_g6h1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_g6h1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[30\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_g6h1:auto_generated|q_b[30] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[31\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_g6h1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_g6h1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\|q_b\[31\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_g6h1:auto_generated|q_b[31] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_15i1:auto_generated\|q_b\[9\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_15i1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_15i1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_15i1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_15i1:auto_generated\|q_b\[9\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_15i1:auto_generated|q_b[9] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_15i1:auto_generated\|q_b\[8\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_15i1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_15i1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_15i1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_15i1:auto_generated\|q_b\[8\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_15i1:auto_generated|q_b[8] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_15i1:auto_generated\|q_b\[11\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_15i1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_15i1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_15i1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_15i1:auto_generated\|q_b\[11\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_15i1:auto_generated|q_b[11] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_15i1:auto_generated\|q_b\[10\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_15i1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_15i1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_15i1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_15i1:auto_generated\|q_b\[10\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_15i1:auto_generated|q_b[10] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_15i1:auto_generated\|q_b\[13\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_15i1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_15i1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_15i1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_15i1:auto_generated\|q_b\[13\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_15i1:auto_generated|q_b[13] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_15i1:auto_generated\|q_b\[12\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_15i1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_15i1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_15i1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_15i1:auto_generated\|q_b\[12\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_15i1:auto_generated|q_b[12] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_15i1:auto_generated\|q_b\[14\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_15i1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_15i1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_15i1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_15i1:auto_generated\|q_b\[14\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_15i1:auto_generated|q_b[14] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_15i1:auto_generated\|q_b\[15\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_15i1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_15i1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_15i1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_15i1:auto_generated\|q_b\[15\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_15i1:auto_generated|q_b[15] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_15i1:auto_generated\|q_b\[17\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_15i1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_15i1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_15i1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_15i1:auto_generated\|q_b\[17\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_15i1:auto_generated|q_b[17] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_15i1:auto_generated\|q_b\[16\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_15i1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_15i1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_15i1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_15i1:auto_generated\|q_b\[16\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_15i1:auto_generated|q_b[16] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_15i1:auto_generated\|q_b\[5\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_15i1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_15i1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_15i1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_15i1:auto_generated\|q_b\[5\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_15i1:auto_generated|q_b[5] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_15i1:auto_generated\|q_b\[6\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_15i1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_15i1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_15i1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_15i1:auto_generated\|q_b\[6\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_15i1:auto_generated|q_b[6] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_15i1:auto_generated\|q_b\[4\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_15i1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_15i1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_15i1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_15i1:auto_generated\|q_b\[4\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_15i1:auto_generated|q_b[4] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_15i1:auto_generated\|q_b\[7\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_15i1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_15i1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_15i1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_15i1:auto_generated\|q_b\[7\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_15i1:auto_generated|q_b[7] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_15i1:auto_generated\|q_b\[2\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_15i1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_15i1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_15i1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_15i1:auto_generated\|q_b\[2\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_15i1:auto_generated|q_b[2] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_15i1:auto_generated\|q_b\[1\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_15i1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_15i1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_15i1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_15i1:auto_generated\|q_b\[1\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_15i1:auto_generated|q_b[1] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_15i1:auto_generated\|q_b\[0\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_15i1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_15i1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_15i1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_15i1:auto_generated\|q_b\[0\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_15i1:auto_generated|q_b[0] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_15i1:auto_generated\|q_b\[3\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_15i1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_15i1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_15i1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_15i1:auto_generated\|q_b\[3\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_15i1:auto_generated|q_b[3] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[14\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_qed1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_qed1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[14\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|q_b[14] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[16\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_qed1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_qed1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[16\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|q_b[16] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[15\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_qed1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_qed1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[15\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|q_b[15] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[13\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_qed1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_qed1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[13\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|q_b[13] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[12\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_qed1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_qed1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[12\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|q_b[12] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[11\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_qed1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_qed1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[11\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|q_b[11] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[5\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_qed1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_qed1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[5\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|q_b[5] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[4\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_qed1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_qed1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[4\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|q_b[4] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[3\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_qed1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_qed1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[3\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|q_b[3] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[1\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_qed1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_qed1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[1\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|q_b[1] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[2\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_qed1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_qed1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[2\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|q_b[2] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[0\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_qed1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_qed1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[0\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|q_b[0] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[22\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_qed1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_qed1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[22\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|q_b[22] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[23\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_qed1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_qed1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[23\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|q_b[23] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[24\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_qed1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_qed1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[24\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|q_b[24] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[25\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_qed1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_qed1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[25\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|q_b[25] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[26\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_qed1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_qed1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[26\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|q_b[26] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[27\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_qed1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_qed1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[27\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|q_b[27] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[28\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_qed1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_qed1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[28\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|q_b[28] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[29\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_qed1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_qed1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[29\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|q_b[29] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[30\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_qed1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_qed1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[30\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|q_b[30] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[31\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_qed1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_qed1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[31\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|q_b[31] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[10\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_qed1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_qed1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[10\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|q_b[10] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[9\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_qed1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_qed1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[9\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|q_b[9] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[8\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_qed1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_qed1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[8\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|q_b[8] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[7\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_qed1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_qed1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[7\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|q_b[7] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[6\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_qed1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_qed1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[6\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|q_b[6] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[18\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_qed1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_qed1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[18\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|q_b[18] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[17\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_qed1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_qed1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[17\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|q_b[17] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[20\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_qed1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_qed1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[20\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|q_b[20] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[19\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_qed1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_qed1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[19\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|q_b[19] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[21\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_qed1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_qed1.tdf" 33 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[21\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|q_b[21] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[15\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_29f1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_29f1.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[15\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|q_b[15] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[23\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_29f1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_29f1.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[23\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|q_b[23] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[7\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_29f1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_29f1.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[7\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|q_b[7] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[31\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_29f1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_29f1.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[31\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|q_b[31] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[26\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_29f1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_29f1.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[26\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|q_b[26] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[10\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_29f1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_29f1.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[10\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|q_b[10] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[25\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_29f1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_29f1.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[25\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|q_b[25] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[9\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_29f1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_29f1.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[9\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|q_b[9] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[24\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_29f1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_29f1.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[24\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|q_b[24] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[8\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_29f1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_29f1.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[8\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|q_b[8] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[30\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_29f1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_29f1.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[30\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|q_b[30] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[14\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_29f1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_29f1.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[14\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|q_b[14] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[22\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_29f1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_29f1.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[22\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|q_b[22] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[6\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_29f1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_29f1.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[6\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|q_b[6] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[21\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_29f1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_29f1.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[21\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|q_b[21] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[29\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_29f1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_29f1.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[29\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|q_b[29] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[13\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_29f1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_29f1.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[13\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|q_b[13] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[5\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_29f1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_29f1.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[5\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|q_b[5] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[28\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_29f1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_29f1.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[28\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|q_b[28] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[12\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_29f1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_29f1.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[12\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|q_b[12] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[20\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_29f1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_29f1.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[20\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|q_b[20] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[4\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_29f1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_29f1.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[4\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|q_b[4] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[19\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_29f1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_29f1.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[19\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|q_b[19] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[27\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_29f1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_29f1.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[27\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|q_b[27] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[11\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_29f1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_29f1.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[11\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|q_b[11] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[3\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_29f1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_29f1.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[3\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|q_b[3] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[18\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_29f1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_29f1.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[18\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|q_b[18] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[2\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_29f1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_29f1.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[2\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|q_b[2] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[17\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_29f1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_29f1.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[17\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|q_b[17] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[1\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_29f1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_29f1.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[1\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|q_b[1] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[16\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_29f1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_29f1.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[16\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|q_b[16] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[0\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_29f1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_29f1.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\|q_b\[0\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated|q_b[0] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|D_bht_data\[1\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|D_bht_data\[1\]\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 7312 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|D_bht_data\[1\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|D_bht_data[1] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|D_bht_data\[0\] " "Node \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|D_bht_data\[0\]\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 7312 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|D_bht_data\[0\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|D_bht_data[0] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1706 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1706\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 35872 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1706" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1706 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1722 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1722\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 36208 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1722" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1722 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1711 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1711\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 35977 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1711" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1711 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1719 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1719\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 36145 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1719" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1719 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1703 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1703\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 35809 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1703" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1703 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1727 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1727\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 36313 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1727" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1727 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1705 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1705\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 35851 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1705" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1705 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1721 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1721\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 36187 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1721" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1721 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1704 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1704\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 35830 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1704" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1704 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1720 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1720\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 36166 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1720" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1720 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1702 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1702\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 35788 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1702" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1702 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1718 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1718\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 36124 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1718" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1718 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1710 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1710\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 35956 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1710" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1710 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1726 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1726\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 36292 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1726" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1726 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1701 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1701\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 35767 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1701" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1701 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1717 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1717\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 36103 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1717" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1717 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1709 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1709\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 35935 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1709" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1709 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1725 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1725\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 36271 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1725" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1725 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1700 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1700\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 35746 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1700" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1700 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1716 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1716\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 36082 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1716" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1716 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1708 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1708\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 35914 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1708" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1708 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1724 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1724\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 36250 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1724" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1724 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1699 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1699\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 35725 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1699" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1699 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1715 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1715\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 36061 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1715" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1715 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1707 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1707\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 35893 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1707" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1707 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1723 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1723\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 36229 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1723" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1723 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1698 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1698\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 35704 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1698" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1698 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1714 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1714\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 36040 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1714" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1714 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1697 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1697\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 35683 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1697" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1697 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1713 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1713\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 36019 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1713" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1713 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1696 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1696\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 35662 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1696" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1696 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1712 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1712\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 35998 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1712" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1712 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1738 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1738\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 36544 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1738" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1738 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1754 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1754\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 36880 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1754" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1754 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1743 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1743\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 36649 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1743" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1743 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1751 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1751\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 36817 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1751" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1751 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1735 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1735\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 36481 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1735" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1735 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1759 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1759\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 36985 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1759" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1759 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1737 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1737\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 36523 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1737" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1737 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1753 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1753\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 36859 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1753" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1753 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1736 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1736\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 36502 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1736" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1736 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1752 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1752\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 36838 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1752" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1752 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1734 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1734\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 36460 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1734" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1734 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1750 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1750\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 36796 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1750" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1750 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1742 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1742\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 36628 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1742" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1742 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1758 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1758\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 36964 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1758" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1758 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1733 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1733\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 36439 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1733" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1733 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1749 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1749\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 36775 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1749" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1749 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1741 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1741\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 36607 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1741" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1741 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1757 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1757\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 36943 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1757" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1757 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1732 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1732\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 36418 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1732" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1732 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1748 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1748\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 36754 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1748" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1748 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1740 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1740\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 36586 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1740" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1740 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1756 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1756\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 36922 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1756" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1756 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1731 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1731\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 36397 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1731" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1731 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1747 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1747\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 36733 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1747" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1747 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1739 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1739\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 36565 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1739" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1739 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1755 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1755\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 36901 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1755" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1755 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1730 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1730\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 36376 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1730" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1730 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1746 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1746\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 36712 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1746" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1746 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1729 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1729\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 36355 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1729" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1729 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1745 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1745\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 36691 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1745" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1745 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1728 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1728\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 36334 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1728" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1728 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1744 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1744\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 36670 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1744" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1744 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1674 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1674\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 35200 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1674" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1674 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1690 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1690\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 35536 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1690" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1690 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1679 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1679\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 35305 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1679" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1679 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1687 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1687\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 35473 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1687" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1687 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1671 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1671\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 35137 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1671" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1671 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1695 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1695\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 35641 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1695" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1695 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1673 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1673\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 35179 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1673" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1673 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1689 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1689\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 35515 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1689" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1689 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1672 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1672\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 35158 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1672" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1672 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1688 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1688\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 35494 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1688" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1688 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1670 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1670\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 35116 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1670" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1670 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1686 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1686\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 35452 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1686" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1686 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1678 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1678\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 35284 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1678" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1678 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1694 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1694\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 35620 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1694" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1694 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1669 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1669\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 35095 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1669" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1669 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1685 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1685\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 35431 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1685" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1685 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1677 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1677\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 35263 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1677" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1677 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1693 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1693\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 35599 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1693" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1693 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1668 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1668\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 35074 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1668" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1668 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1684 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1684\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 35410 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1684" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1684 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1676 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1676\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 35242 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1676" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1676 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1692 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1692\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 35578 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1692" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1692 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1667 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1667\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 35053 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1667" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1667 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1683 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1683\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 35389 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1683" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1683 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1675 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1675\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 35221 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1675" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1675 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1691 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1691\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 35557 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1691" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1691 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1666 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1666\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 35032 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1666" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1666 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1682 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1682\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 35368 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1682" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1682 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1665 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1665\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 35011 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1665" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1665 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1681 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1681\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 35347 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1681" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1681 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1664 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1664\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 34990 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1664" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1664 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1680 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1680\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 35326 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1680" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1680 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1770 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1770\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 37216 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1770" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1770 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1786 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1786\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 37552 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1786" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1786 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1775 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1775\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 37321 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1775" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1775 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1783 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1783\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 37489 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1783" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1783 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1767 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1767\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 37153 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1767" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1767 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1791 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1791\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 37657 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1791" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1791 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1769 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1769\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 37195 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1769" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1769 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1785 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1785\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 37531 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1785" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1785 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1768 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1768\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 37174 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1768" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1768 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1784 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1784\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 37510 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1784" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1784 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1766 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1766\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 37132 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1766" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1766 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1782 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1782\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 37468 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1782" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1782 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1774 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1774\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 37300 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1774" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1774 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1790 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1790\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 37636 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1790" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1790 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1765 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1765\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 37111 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1765" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1765 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1781 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1781\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 37447 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1781" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1781 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1773 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1773\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 37279 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1773" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1773 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1789 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1789\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 37615 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1789" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1789 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1764 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1764\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 37090 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1764" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1764 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1780 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1780\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 37426 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1780" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1780 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1772 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1772\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 37258 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1772" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1772 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1788 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1788\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 37594 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1788" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1788 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1763 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1763\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 37069 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1763" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1763 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1779 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1779\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 37405 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1779" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1779 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1771 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1771\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 37237 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1771" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1771 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1787 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1787\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 37573 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1787" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1787 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1762 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1762\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 37048 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1762" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1762 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1778 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1778\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 37384 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1778" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1778 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1761 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1761\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 37027 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1761" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1761 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1777 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1777\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 37363 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1777" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1777 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1760 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1760\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 37006 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1760" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1760 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1776 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1776\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 37342 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1776" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1776 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1578 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1578\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 33184 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1578" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1578 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1594 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1594\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 33520 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1594" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1594 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1583 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1583\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 33289 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1583" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1583 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1591 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1591\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 33457 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1591" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1591 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1575 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1575\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 33121 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1575" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1575 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1599 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1599\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 33625 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1599" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1599 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1577 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1577\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 33163 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1577" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1577 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1593 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1593\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 33499 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1593" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1593 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1576 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1576\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 33142 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1576" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1576 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1592 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1592\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 33478 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1592" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1592 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1574 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1574\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 33100 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1574" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1574 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1590 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1590\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 33436 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1590" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1590 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1582 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1582\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 33268 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1582" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1582 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1598 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1598\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 33604 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1598" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1598 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1573 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1573\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 33079 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1573" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1573 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1589 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1589\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 33415 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1589" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1589 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1581 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1581\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 33247 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1581" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1581 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1597 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1597\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 33583 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1597" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1597 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1572 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1572\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 33058 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1572" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1572 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1588 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1588\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 33394 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1588" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1588 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1580 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1580\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 33226 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1580" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1580 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1596 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1596\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 33562 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1596" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1596 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1571 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1571\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 33037 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1571" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1571 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1587 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1587\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 33373 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1587" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1587 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1579 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1579\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 33205 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1579" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1579 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1595 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1595\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 33541 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1595" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1595 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1570 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1570\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 33016 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1570" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1570 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1586 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1586\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 33352 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1586" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1586 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1569 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1569\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 32995 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1569" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1569 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1585 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1585\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 33331 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1585" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1585 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1568 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1568\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 32974 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1568" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1568 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1584 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1584\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 33310 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1584" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1584 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1610 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1610\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 33856 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1610" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1610 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1626 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1626\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 34192 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1626" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1626 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1615 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1615\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 33961 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1615" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1615 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1623 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1623\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 34129 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1623" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1623 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1607 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1607\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 33793 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1607" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1607 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1631 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1631\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 34297 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1631" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1631 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1609 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1609\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 33835 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1609" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1609 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1625 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1625\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 34171 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1625" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1625 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1608 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1608\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 33814 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1608" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1608 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1624 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1624\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 34150 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1624" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1624 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1606 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1606\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 33772 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1606" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1606 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1622 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1622\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 34108 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1622" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1622 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1614 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1614\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 33940 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1614" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1614 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1630 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1630\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 34276 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1630" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1630 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1605 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1605\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 33751 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1605" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1605 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1621 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1621\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 34087 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1621" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1621 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1613 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1613\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 33919 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1613" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1613 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1629 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1629\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 34255 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1629" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1629 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1604 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1604\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 33730 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1604" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1604 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1620 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1620\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 34066 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1620" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1620 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1612 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1612\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 33898 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1612" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1612 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1628 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1628\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 34234 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1628" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1628 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1603 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1603\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 33709 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1603" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1603 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1619 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1619\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 34045 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1619" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1619 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1611 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1611\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 33877 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1611" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1611 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1627 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1627\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 34213 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1627" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1627 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1602 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1602\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 33688 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1602" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1602 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1618 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1618\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 34024 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1618" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1618 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1601 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1601\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 33667 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1601" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1601 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1617 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1617\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 34003 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1617" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1617 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1600 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1600\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 33646 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1600" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1600 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1616 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1616\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 33982 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1616" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1616 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1546 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1546\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 32512 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1546" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1546 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1562 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1562\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 32848 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1562" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1562 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1551 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1551\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 32617 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1551" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1551 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1559 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1559\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 32785 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1559" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1559 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1543 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1543\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 32449 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1543" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1543 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1567 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1567\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 32953 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1567" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1567 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1545 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1545\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 32491 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1545" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1545 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1561 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1561\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 32827 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1561" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1561 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1544 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1544\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 32470 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1544" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1544 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1560 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1560\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 32806 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1560" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1560 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1542 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1542\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 32428 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1542" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1542 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1558 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1558\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 32764 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1558" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1558 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1550 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1550\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 32596 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1550" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1550 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1566 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1566\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 32932 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1566" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1566 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1541 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1541\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 32407 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1541" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1541 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1557 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1557\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 32743 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1557" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1557 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1549 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1549\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 32575 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1549" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1549 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1565 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1565\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 32911 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1565" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1565 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1540 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1540\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 32386 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1540" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1540 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1556 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1556\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 32722 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1556" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1556 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1548 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1548\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 32554 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1548" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1548 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1564 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1564\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 32890 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1564" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1564 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1539 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1539\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 32365 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1539" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1539 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1555 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1555\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 32701 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1555" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1555 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1547 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1547\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 32533 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1547" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1547 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1563 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1563\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 32869 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1563" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1563 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1538 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1538\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 32344 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1538" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1538 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1554 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1554\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 32680 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1554" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1554 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1537 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1537\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 32323 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1537" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1537 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1553 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1553\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 32659 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1553" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1553 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1536 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1536\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 32302 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1536" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1536 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1552 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1552\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 32638 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1552" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1552 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1642 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1642\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 34528 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1642" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1642 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1658 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1658\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 34864 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1658" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1658 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1647 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1647\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 34633 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1647" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1647 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1655 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1655\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 34801 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1655" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1655 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1639 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1639\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 34465 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1639" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1639 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1663 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1663\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 34969 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1663" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1663 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1641 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1641\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 34507 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1641" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1641 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1657 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1657\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 34843 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1657" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1657 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1640 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1640\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 34486 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1640" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1640 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1656 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1656\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 34822 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1656" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1656 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1638 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1638\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 34444 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1638" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1638 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1654 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1654\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 34780 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1654" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1654 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1646 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1646\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 34612 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1646" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1646 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1662 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1662\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 34948 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1662" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1662 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1637 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1637\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 34423 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1637" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1637 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1653 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1653\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 34759 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1653" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1653 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1645 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1645\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 34591 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1645" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1645 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1661 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1661\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 34927 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1661" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1661 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1636 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1636\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 34402 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1636" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1636 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1652 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1652\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 34738 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1652" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1652 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1644 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1644\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 34570 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1644" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1644 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1660 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1660\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 34906 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1660" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1660 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1635 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1635\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 34381 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1635" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1635 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1651 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1651\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 34717 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1651" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1651 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1643 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1643\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 34549 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1643" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1643 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1659 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1659\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 34885 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1659" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1659 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1634 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1634\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 34360 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1634" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1634 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1650 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1650\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 34696 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1650" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1650 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1633 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1633\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 34339 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1633" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1633 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1649 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1649\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 34675 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1649" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1649 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1632 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1632\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 34318 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1632" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1632 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1648 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1648\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 34654 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1648" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1648 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1866 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1866\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 39232 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1866" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1866 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1882 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1882\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 39568 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1882" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1882 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1871 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1871\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 39337 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1871" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1871 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1879 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1879\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 39505 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1879" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1879 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1863 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1863\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 39169 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1863" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1863 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1887 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1887\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 39673 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1887" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1887 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1865 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1865\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 39211 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1865" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1865 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1881 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1881\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 39547 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1881" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1881 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1864 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1864\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 39190 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1864" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1864 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1880 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1880\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 39526 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1880" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1880 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1862 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1862\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 39148 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1862" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1862 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1878 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1878\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 39484 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1878" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1878 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1870 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1870\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 39316 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1870" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1870 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1886 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1886\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 39652 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1886" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1886 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1861 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1861\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 39127 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1861" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1861 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1877 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1877\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 39463 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1877" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1877 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1869 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1869\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 39295 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1869" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1869 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1885 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1885\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 39631 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1885" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1885 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1860 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1860\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 39106 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1860" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1860 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1876 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1876\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 39442 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1876" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1876 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1868 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1868\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 39274 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1868" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1868 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1884 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1884\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 39610 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1884" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1884 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1859 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1859\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 39085 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1859" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1859 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1875 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1875\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 39421 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1875" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1875 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1867 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1867\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 39253 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1867" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1867 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1883 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1883\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 39589 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1883" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1883 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1858 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1858\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 39064 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1858" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1858 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1874 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1874\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 39400 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1874" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1874 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1857 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1857\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 39043 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1857" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1857 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1873 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1873\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 39379 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1873" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1873 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1856 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1856\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 39022 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1856" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1856 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1872 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1872\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 39358 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1872" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1872 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1802 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1802\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 37888 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1802" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1802 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1818 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1818\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 38224 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1818" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1818 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1807 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1807\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 37993 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1807" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1807 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1815 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1815\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 38161 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1815" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1815 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1799 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1799\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 37825 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1799" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1799 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1823 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1823\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 38329 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1823" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1823 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1801 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1801\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 37867 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1801" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1801 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1817 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1817\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 38203 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1817" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1817 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1800 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1800\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 37846 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1800" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1800 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1816 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1816\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 38182 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1816" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1816 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1798 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1798\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 37804 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1798" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1798 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1814 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1814\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 38140 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1814" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1814 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1806 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1806\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 37972 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1806" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1806 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1822 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1822\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 38308 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1822" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1822 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1797 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1797\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 37783 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1797" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1797 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1813 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1813\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 38119 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1813" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1813 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1805 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1805\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 37951 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1805" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1805 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1821 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1821\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 38287 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1821" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1821 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1796 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1796\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 37762 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1796" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1796 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1812 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1812\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 38098 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1812" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1812 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1804 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1804\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 37930 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1804" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1804 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1820 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1820\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 38266 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1820" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1820 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1795 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1795\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 37741 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1795" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1795 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1811 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1811\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 38077 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1811" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1811 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1803 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1803\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 37909 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1803" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1803 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1819 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1819\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 38245 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1819" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1819 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1794 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1794\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 37720 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1794" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1794 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1810 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1810\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 38056 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1810" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1810 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1793 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1793\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 37699 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1793" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1793 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1809 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1809\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 38035 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1809" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1809 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1792 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1792\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 37678 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1792" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1792 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1808 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1808\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 38014 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1808" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1808 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1898 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1898\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 39904 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1898" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1898 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1914 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1914\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 40240 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1914" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1914 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1903 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1903\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 40009 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1903" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1903 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1911 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1911\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 40177 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1911" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1911 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1895 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1895\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 39841 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1895" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1895 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1919 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1919\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 40345 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1919" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1919 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1897 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1897\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 39883 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1897" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1897 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1913 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1913\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 40219 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1913" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1913 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1896 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1896\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 39862 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1896" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1896 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1912 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1912\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 40198 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1912" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1912 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1894 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1894\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 39820 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1894" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1894 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1910 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1910\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 40156 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1910" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1910 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1902 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1902\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 39988 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1902" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1902 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1918 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1918\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 40324 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1918" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1918 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1893 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1893\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 39799 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1893" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1893 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1909 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1909\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 40135 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1909" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1909 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1901 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1901\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 39967 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1901" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1901 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1917 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1917\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 40303 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1917" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1917 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1892 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1892\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 39778 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1892" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1892 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1908 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1908\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 40114 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1908" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1908 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1900 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1900\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 39946 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1900" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1900 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1916 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1916\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 40282 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1916" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1916 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1891 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1891\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 39757 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1891" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1891 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1907 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1907\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 40093 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1907" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1907 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1899 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1899\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 39925 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1899" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1899 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1915 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1915\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 40261 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1915" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1915 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1890 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1890\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 39736 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1890" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1890 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1906 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1906\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 40072 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1906" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1906 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1889 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1889\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 39715 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1889" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1889 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1905 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1905\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 40051 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1905" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1905 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1888 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1888\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 39694 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1888" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1888 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1904 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1904\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 40030 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1904" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1904 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1834 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1834\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 38560 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1834" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1834 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1850 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1850\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 38896 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1850" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1850 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1839 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1839\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 38665 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1839" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1839 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1847 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1847\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 38833 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1847" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1847 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1831 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1831\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 38497 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1831" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1831 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1855 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1855\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 39001 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1855" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1855 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1833 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1833\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 38539 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1833" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1833 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1849 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1849\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 38875 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1849" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1849 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1832 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1832\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 38518 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1832" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1832 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1848 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1848\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 38854 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1848" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1848 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1830 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1830\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 38476 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1830" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1830 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1846 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1846\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 38812 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1846" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1846 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1838 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1838\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 38644 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1838" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1838 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1854 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1854\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 38980 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1854" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1854 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1829 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1829\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 38455 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1829" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1829 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1845 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1845\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 38791 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1845" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1845 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1837 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1837\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 38623 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1837" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1837 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1853 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1853\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 38959 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1853" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1853 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1828 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1828\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 38434 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1828" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1828 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1844 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1844\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 38770 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1844" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1844 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1836 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1836\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 38602 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1836" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1836 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1852 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1852\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 38938 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1852" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1852 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1827 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1827\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 38413 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1827" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1827 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1843 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1843\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 38749 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1843" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1843 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1835 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1835\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 38581 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1835" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1835 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1851 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1851\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 38917 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1851" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1851 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1826 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1826\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 38392 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1826" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1826 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1842 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1842\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 38728 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1842" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1842 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1825 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1825\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 38371 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1825" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1825 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1841 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1841\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 38707 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1841" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1841 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1824 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1824\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 38350 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1824" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1824 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1840 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1840\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 38686 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1840" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1840 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1994 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1994\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 41920 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1994" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1994 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2010 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2010\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 42256 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2010" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a2010 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1999 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1999\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 42025 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1999" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1999 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2007 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2007\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 42193 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2007" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a2007 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1991 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1991\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 41857 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1991" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1991 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2015 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2015\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 42361 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2015" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a2015 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1993 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1993\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 41899 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1993" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1993 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2009 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2009\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 42235 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2009" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a2009 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1992 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1992\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 41878 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1992" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1992 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2008 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2008\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 42214 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2008" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a2008 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1990 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1990\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 41836 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1990" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1990 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2006 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2006\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 42172 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2006" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a2006 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1998 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1998\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 42004 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1998" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1998 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2014 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2014\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 42340 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2014" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a2014 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1989 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1989\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 41815 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1989" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1989 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2005 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2005\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 42151 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2005" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a2005 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1997 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1997\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 41983 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1997" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1997 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2013 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2013\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 42319 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2013" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a2013 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1988 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1988\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 41794 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1988" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1988 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2004 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2004\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 42130 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2004" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a2004 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1996 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1996\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 41962 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1996" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1996 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2012 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2012\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 42298 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2012" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a2012 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1987 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1987\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 41773 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1987" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1987 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2003 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2003\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 42109 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2003" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a2003 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1995 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1995\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 41941 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1995" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1995 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2011 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2011\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 42277 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2011" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a2011 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1986 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1986\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 41752 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1986" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1986 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2002 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2002\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 42088 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2002" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a2002 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1985 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1985\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 41731 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1985" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1985 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2001 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2001\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 42067 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2001" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a2001 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1984 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1984\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 41710 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1984" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1984 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2000 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2000\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 42046 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2000" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a2000 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1930 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1930\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 40576 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1930" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1930 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1946 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1946\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 40912 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1946" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1946 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1935 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1935\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 40681 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1935" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1935 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1943 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1943\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 40849 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1943" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1943 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1927 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1927\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 40513 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1927" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1927 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1951 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1951\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 41017 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1951" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1951 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1929 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1929\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 40555 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1929" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1929 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1945 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1945\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 40891 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1945" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1945 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1928 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1928\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 40534 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1928" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1928 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1944 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1944\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 40870 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1944" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1944 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1926 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1926\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 40492 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1926" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1926 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1942 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1942\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 40828 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1942" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1942 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1934 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1934\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 40660 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1934" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1934 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1950 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1950\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 40996 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1950" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1950 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1925 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1925\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 40471 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1925" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1925 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1941 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1941\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 40807 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1941" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1941 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1933 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1933\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 40639 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1933" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1933 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1949 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1949\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 40975 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1949" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1949 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1924 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1924\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 40450 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1924" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1924 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1940 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1940\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 40786 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1940" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1940 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1932 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1932\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 40618 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1932" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1932 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1948 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1948\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 40954 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1948" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1948 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1923 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1923\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 40429 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1923" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1923 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1939 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1939\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 40765 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1939" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1939 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1931 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1931\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 40597 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1931" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1931 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1947 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1947\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 40933 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1947" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1947 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1922 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1922\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 40408 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1922" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1922 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1938 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1938\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 40744 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1938" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1938 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1921 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1921\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 40387 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1921" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1921 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1937 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1937\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 40723 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1937" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1937 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1920 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1920\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 40366 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1920" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1920 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1936 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1936\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 40702 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1936" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1936 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2026 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2026\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 42592 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2026" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a2026 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2042 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2042\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 42928 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2042" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a2042 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2031 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2031\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 42697 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2031" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a2031 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2039 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2039\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 42865 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2039" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a2039 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2023 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2023\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 42529 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2023" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a2023 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2047 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2047\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 43033 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2047" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a2047 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2025 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2025\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 42571 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2025" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a2025 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2041 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2041\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 42907 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2041" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a2041 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2024 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2024\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 42550 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2024" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a2024 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2040 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2040\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 42886 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2040" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a2040 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2022 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2022\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 42508 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2022" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a2022 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2038 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2038\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 42844 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2038" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a2038 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2030 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2030\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 42676 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2030" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a2030 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2046 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2046\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 43012 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2046" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a2046 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2021 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2021\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 42487 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2021" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a2021 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2037 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2037\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 42823 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2037" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a2037 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2029 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2029\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 42655 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2029" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a2029 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2045 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2045\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 42991 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2045" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a2045 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2020 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2020\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 42466 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2020" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a2020 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2036 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2036\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 42802 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2036" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a2036 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2028 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2028\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 42634 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2028" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a2028 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2044 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2044\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 42970 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2044" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a2044 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2019 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2019\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 42445 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2019" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a2019 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2035 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2035\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 42781 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2035" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a2035 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2027 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2027\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 42613 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2027" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a2027 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2043 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2043\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 42949 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2043" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a2043 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2018 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2018\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 42424 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2018" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a2018 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2034 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2034\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 42760 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2034" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a2034 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2017 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2017\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 42403 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2017" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a2017 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2033 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2033\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 42739 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2033" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a2033 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2016 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2016\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 42382 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2016" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a2016 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2032 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2032\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 42718 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2032" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a2032 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1962 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1962\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 41248 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1962" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1962 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1978 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1978\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 41584 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1978" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1978 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1967 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1967\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 41353 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1967" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1967 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1975 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1975\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 41521 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1975" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1975 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1959 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1959\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 41185 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1959" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1959 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1983 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1983\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 41689 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1983" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1983 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1961 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1961\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 41227 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1961" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1961 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1977 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1977\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 41563 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1977" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1977 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1960 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1960\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 41206 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1960" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1960 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1976 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1976\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 41542 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1976" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1976 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1958 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1958\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 41164 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1958" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1958 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1974 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1974\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 41500 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1974" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1974 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1966 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1966\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 41332 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1966" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1966 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1982 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1982\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 41668 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1982" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1982 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1957 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1957\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 41143 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1957" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1957 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1973 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1973\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 41479 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1973" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1973 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1965 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1965\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 41311 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1965" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1965 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1981 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1981\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 41647 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1981" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1981 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1956 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1956\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 41122 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1956" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1956 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1972 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1972\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 41458 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1972" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1972 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1964 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1964\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 41290 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1964" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1964 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1980 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1980\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 41626 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1980" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1980 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1955 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1955\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 41101 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1955" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1955 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1971 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1971\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 41437 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1971" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1971 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1963 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1963\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 41269 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1963" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1963 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1979 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1979\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 41605 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1979" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1979 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1954 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1954\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 41080 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1954" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1954 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1970 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1970\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 41416 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1970" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1970 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1953 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1953\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 41059 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1953" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1953 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1969 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1969\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 41395 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1969" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1969 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1952 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1952\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 41038 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1952" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1952 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1968 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1968\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 41374 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1968" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1968 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a170 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 3616 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a170" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a170 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a186 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 3952 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a186" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a186 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a175 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 3721 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a175" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a175 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a183 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 3889 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a183" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a183 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a167 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a167\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 3553 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a167" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a167 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a191 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 4057 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a191" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a191 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a169 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 3595 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a169" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a169 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a185 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 3931 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a185" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a185 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a168 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 3574 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a168" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a168 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a184 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 3910 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a184" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a184 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a166 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a166\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 3532 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a166" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a166 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a182 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 3868 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a182" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a182 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a174 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 3700 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a174" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a174 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a190 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 4036 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a190" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a190 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a165 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a165\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 3511 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a165" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a165 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a181 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 3847 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a181" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a181 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a173 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 3679 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a173" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a173 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a189 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 4015 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a189" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a189 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a164 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a164\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 3490 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a164" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a164 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a180 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 3826 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a180" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a180 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a172 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 3658 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a172" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a172 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a188 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 3994 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a188" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a188 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a163 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a163\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 3469 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a163" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a163 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a179 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 3805 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a179" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a179 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a171 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 3637 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a171" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a171 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a187 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 3973 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a187" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a187 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a162 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a162\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 3448 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a162" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a162 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a178 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 3784 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a178" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a178 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a161 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 3427 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a161" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a161 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a177 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 3763 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a177" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a177 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a160 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 3406 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a160" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a160 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a176 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 3742 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a176" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a176 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a202 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a202\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 4288 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a202" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a202 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a218 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a218\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 4624 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a218" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a218 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a207 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 4393 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a207" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a207 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a215 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 4561 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a215" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a215 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a199 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a199\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 4225 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a199" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a199 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a223 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 4729 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a223" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a223 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a201 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a201\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 4267 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a201" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a201 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a217 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a217\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 4603 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a217" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a217 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a200 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a200\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 4246 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a200" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a200 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a216 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a216\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 4582 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a216" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a216 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a198 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a198\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 4204 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a198" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a198 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a214 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 4540 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a214" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a214 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a206 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 4372 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a206" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a206 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a222 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a222\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 4708 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a222" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a222 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a197 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 4183 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a197" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a197 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a213 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 4519 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a213" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a213 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a205 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 4351 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a205" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a205 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a221 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a221\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 4687 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a221" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a221 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a196 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 4162 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a196" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a196 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a212 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 4498 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a212" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a212 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a204 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 4330 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a204" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a204 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a220 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 4666 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a220" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a220 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a195 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a195\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 4141 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a195" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a195 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a211 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 4477 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a211" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a211 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a203 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 4309 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a203" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a203 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a219 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a219\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 4645 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a219" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a219 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a194 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 4120 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a194" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a194 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a210 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 4456 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a210" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a210 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a193 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 4099 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a193" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a193 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a209 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 4435 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a209" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a209 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a192 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 4078 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a192" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a192 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a208 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 4414 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a208" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a208 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a138 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 2944 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a138" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a138 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a154 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 3280 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a154" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a154 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a143 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 3049 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a143" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a143 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a151 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 3217 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a151" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a151 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a135 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 2881 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a135" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a135 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a159 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 3385 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a159" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a159 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a137 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 2923 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a137" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a137 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a153 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 3259 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a153" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a153 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a136 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 2902 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a136" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a136 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a152 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 3238 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a152" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a152 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a134 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 2860 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a134" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a134 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a150 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 3196 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a150" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a150 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a142 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 3028 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a142" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a142 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a158 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 3364 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a158" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a158 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a133 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 2839 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a133" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a133 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a149 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 3175 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a149" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a149 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a141 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 3007 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a141" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a141 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a157 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 3343 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a157" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a157 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a132 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 2818 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a132" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a132 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a148 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 3154 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a148" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a148 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a140 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 2986 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a140" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a140 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a156 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 3322 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a156" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a156 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a131 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 2797 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a131" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a131 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a147 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 3133 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a147" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a147 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a139 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 2965 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a139" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a139 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a155 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 3301 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a155" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a155 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a130 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 2776 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a130" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a130 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a146 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 3112 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a146" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a146 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a129 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 2755 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a129" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a129 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a145 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 3091 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a145" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a145 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a128 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 2734 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a128" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a128 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a144 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 3070 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a144" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a144 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a234 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a234\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 4960 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a234" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a234 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a250 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a250\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 5296 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a250" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a250 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a239 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a239\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 5065 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a239" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a239 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a247 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a247\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 5233 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a247" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a247 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a231 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a231\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 4897 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a231" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a231 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a255 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a255\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 5401 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a255" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a255 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a233 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a233\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 4939 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a233" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a233 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a249 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a249\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 5275 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a249" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a249 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a232 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a232\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 4918 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a232" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a232 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a248 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a248\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 5254 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a248" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a248 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a230 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a230\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 4876 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a230" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a230 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a246 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a246\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 5212 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a246" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a246 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a238 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a238\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 5044 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a238" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a238 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a254 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a254\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 5380 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a254" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a254 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a229 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a229\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 4855 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a229" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a229 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a245 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a245\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 5191 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a245" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a245 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a237 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a237\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 5023 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a237" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a237 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a253 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a253\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 5359 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a253" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a253 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a228 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a228\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 4834 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a228" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a228 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a244 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a244\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 5170 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a244" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a244 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a236 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a236\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 5002 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a236" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a236 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a252 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a252\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 5338 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a252" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a252 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a227 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a227\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 4813 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a227" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a227 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a243 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a243\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 5149 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a243" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a243 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a235 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a235\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 4981 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a235" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a235 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a251 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a251\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 5317 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a251" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a251 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a226 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a226\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 4792 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a226" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a226 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a242 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a242\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 5128 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a242" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a242 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a225 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a225\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 4771 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a225" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a225 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a241 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a241\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 5107 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a241" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a241 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a224 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a224\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 4750 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a224" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a224 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a240 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a240\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 5086 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a240" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a240 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a42 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 928 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a42" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a42 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a58 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 1264 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a58" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a58 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a47 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 1033 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a47" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a47 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a55 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 1201 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a55" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a55 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a39 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 865 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a39" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a39 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a63 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 1369 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a63" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a63 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a41 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 907 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a41" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a41 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a57 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 1243 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a57" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a57 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a40 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 886 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a40" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a40 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a56 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 1222 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a56" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a56 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a38 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 844 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a38" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a38 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a54 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 1180 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a54" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a54 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a46 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 1012 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a46" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a46 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a62 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 1348 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a62" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a62 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a37 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 823 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a37" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a37 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a53 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 1159 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a53" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a53 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a45 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 991 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a45" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a45 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a61 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 1327 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a61" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a61 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a36 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 802 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a36" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a36 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a52 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 1138 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a52" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a52 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a44 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 970 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a44" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a44 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a60 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 1306 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a60" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a60 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a35 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 781 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a35" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a35 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a51 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 1117 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a51" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a51 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a43 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 949 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a43" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a43 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a59 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 1285 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a59" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a59 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a34 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 760 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a34" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a34 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a50 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 1096 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a50" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a50 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a33 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 739 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a33" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a33 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a49 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 1075 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a49" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a49 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a32 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 718 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a32" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a32 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a48 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 1054 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a48" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a48 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a74 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 1600 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a74" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a74 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a90 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 1936 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a90" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a90 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a79 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 1705 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a79" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a79 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a87 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 1873 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a87" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a87 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a71 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 1537 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a71" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a71 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a95 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 2041 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a95" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a95 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a73 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 1579 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a73" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a73 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a89 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 1915 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a89" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a89 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a72 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 1558 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a72" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a72 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a88 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 1894 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a88" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a88 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a70 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 1516 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a70" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a70 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a86 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 1852 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a86" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a86 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a78 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 1684 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a78" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a78 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a94 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 2020 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a94" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a94 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a69 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 1495 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a69" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a69 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a85 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 1831 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a85" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a85 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a77 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 1663 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a77" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a77 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a93 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 1999 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a93" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a93 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a68 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 1474 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a68" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a68 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a84 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 1810 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a84" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a84 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a76 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 1642 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a76" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a76 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a92 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 1978 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a92" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a92 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a67 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 1453 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a67" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a67 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a83 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 1789 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a83" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a83 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a75 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 1621 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a75" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a75 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a91 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 1957 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a91" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a91 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a66 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 1432 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a66" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a66 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a82 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 1768 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a82" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a82 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a65 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 1411 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a65" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a65 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a81 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 1747 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a81" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a81 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a64 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 1390 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a64" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a64 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a80 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 1726 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a80" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a80 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a10 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 256 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a10" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a10 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a26 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 592 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a26" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a26 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a15 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 361 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a15" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a15 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a23 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 529 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a23" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a23 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a7 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 193 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a7" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a7 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a31 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 697 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a31" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a31 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a9 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 235 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a9" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a9 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a25 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 571 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a25" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a25 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a8 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 214 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a8" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a8 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a24 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 550 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a24" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a24 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a6 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 172 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a6" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a6 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a22 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 508 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a22" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a22 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a14 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 340 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a14" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a14 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a30 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 676 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a30" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a30 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a5 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 151 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a5" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a5 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a21 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 487 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a21" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a21 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a13 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 319 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a13" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a13 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a29 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 655 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a29" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a29 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a4 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 130 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a4" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a4 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a20 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 466 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a20" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a20 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a12 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 298 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a12" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a12 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a28 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 634 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a28" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a28 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a3 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 109 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a3" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a3 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a19 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 445 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a19" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a19 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a11 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 277 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a11" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a11 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a27 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 613 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a27" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a27 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 88 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a2" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a2 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a18 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 424 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a18" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a18 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 67 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a17 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 403 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a17" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a17 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a0 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 46 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a0" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a0 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a16 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 382 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a16" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a16 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a106 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 2272 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a106" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a106 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a122 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 2608 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a122" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a122 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a111 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 2377 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a111" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a111 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a119 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 2545 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a119" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a119 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a103 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 2209 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a103" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a103 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a127 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 2713 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a127" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a127 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a105 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 2251 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a105" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a105 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a121 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 2587 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a121" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a121 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a104 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 2230 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a104" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a104 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a120 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 2566 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a120" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a120 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a102 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 2188 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a102" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a102 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a118 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 2524 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a118" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a118 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a110 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 2356 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a110" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a110 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a126 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 2692 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a126" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a126 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a101 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 2167 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a101" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a101 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a117 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 2503 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a117" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a117 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a109 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 2335 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a109" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a109 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a125 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 2671 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a125" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a125 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a100 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 2146 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a100" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a100 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a116 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 2482 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a116" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a116 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a108 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 2314 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a108" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a108 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a124 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 2650 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a124" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a124 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a99 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 2125 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a99" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a99 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a115 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 2461 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a115" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a115 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a107 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 2293 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a107" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a107 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a123 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 2629 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a123" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a123 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a98 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 2104 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a98" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a98 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a114 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 2440 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a114" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a114 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a97 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 2083 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a97" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a97 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a113 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 2419 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a113" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a113 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a96 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 2062 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a96" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a96 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a112 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 2398 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a112" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a112 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a330 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a330\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 6976 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a330" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a330 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a346 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a346\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 7312 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a346" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a346 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a335 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a335\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 7081 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a335" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a335 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a343 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a343\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 7249 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a343" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a343 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a327 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a327\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 6913 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a327" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a327 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a351 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a351\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 7417 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a351" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a351 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a329 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a329\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 6955 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a329" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a329 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a345 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a345\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 7291 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a345" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a345 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a328 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a328\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 6934 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a328" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a328 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a344 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a344\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 7270 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a344" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a344 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a326 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a326\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 6892 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a326" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a326 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a342 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a342\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 7228 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a342" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a342 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a334 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a334\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 7060 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a334" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a334 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a350 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a350\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 7396 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a350" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a350 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a325 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a325\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 6871 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a325" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a325 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a341 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a341\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 7207 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a341" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a341 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a333 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a333\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 7039 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a333" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a333 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a349 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a349\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 7375 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a349" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a349 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a324 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a324\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 6850 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a324" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a324 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a340 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a340\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 7186 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a340" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a340 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a332 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a332\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 7018 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a332" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a332 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a348 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a348\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 7354 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a348" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a348 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a323 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a323\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 6829 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a323" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a323 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a339 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a339\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 7165 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a339" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a339 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a331 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a331\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 6997 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a331" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a331 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a347 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a347\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 7333 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a347" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a347 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a322 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a322\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 6808 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a322" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a322 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a338 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a338\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 7144 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a338" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a338 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a321 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a321\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 6787 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a321" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a321 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a337 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a337\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 7123 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a337" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a337 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a320 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a320\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 6766 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a320" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a320 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a336 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a336\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 7102 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a336" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a336 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a266 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a266\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 5632 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a266" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a266 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a282 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a282\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 5968 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a282" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a282 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a271 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a271\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 5737 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a271" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a271 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a279 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a279\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 5905 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a279" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a279 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a263 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a263\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 5569 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a263" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a263 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a287 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a287\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 6073 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a287" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a287 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a265 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a265\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 5611 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a265" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a265 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a281 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a281\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 5947 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a281" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a281 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a264 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a264\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 5590 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a264" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a264 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a280 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a280\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 5926 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a280" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a280 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a262 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a262\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 5548 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a262" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a262 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a278 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a278\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 5884 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a278" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a278 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a270 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a270\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 5716 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a270" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a270 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a286 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a286\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 6052 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a286" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a286 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a261 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a261\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 5527 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a261" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a261 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a277 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a277\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 5863 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a277" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a277 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a269 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a269\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 5695 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a269" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a269 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a285 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a285\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 6031 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a285" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a285 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a260 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a260\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 5506 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a260" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a260 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a276 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a276\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 5842 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a276" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a276 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a268 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a268\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 5674 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a268" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a268 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a284 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a284\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 6010 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a284" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a284 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a259 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a259\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 5485 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a259" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a259 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a275 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a275\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 5821 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a275" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a275 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a267 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a267\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 5653 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a267" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a267 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a283 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a283\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 5989 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a283" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a283 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a258 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a258\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 5464 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a258" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a258 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a274 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a274\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 5800 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a274" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a274 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a257 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a257\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 5443 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a257" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a257 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a273 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a273\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 5779 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a273" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a273 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a256 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a256\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 5422 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a256" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a256 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a272 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a272\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 5758 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a272" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a272 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a362 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a362\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 7648 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a362" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a362 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a378 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a378\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 7984 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a378" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a378 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a367 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a367\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 7753 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a367" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a367 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a375 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a375\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 7921 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a375" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a375 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a359 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a359\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 7585 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a359" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a359 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a383 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a383\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 8089 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a383" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a383 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a361 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a361\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 7627 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a361" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a361 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a377 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a377\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 7963 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a377" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a377 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a360 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a360\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 7606 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a360" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a360 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a376 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a376\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 7942 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a376" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a376 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a358 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a358\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 7564 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a358" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a358 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a374 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a374\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 7900 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a374" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a374 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a366 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a366\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 7732 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a366" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a366 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a382 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a382\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 8068 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a382" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a382 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a357 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a357\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 7543 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a357" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a357 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a373 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a373\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 7879 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a373" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a373 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a365 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a365\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 7711 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a365" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a365 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a381 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a381\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 8047 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a381" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a381 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a356 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a356\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 7522 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a356" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a356 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a372 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a372\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 7858 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a372" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a372 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a364 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a364\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 7690 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a364" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a364 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a380 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a380\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 8026 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a380" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a380 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a355 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a355\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 7501 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a355" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a355 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a371 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a371\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 7837 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a371" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a371 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a363 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a363\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 7669 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a363" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a363 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a379 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a379\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 8005 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a379" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a379 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a354 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a354\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 7480 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a354" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a354 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a370 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a370\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 7816 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a370" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a370 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a353 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a353\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 7459 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a353" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a353 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a369 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a369\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 7795 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a369" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a369 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a352 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a352\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 7438 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a352" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a352 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a368 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a368\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 7774 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a368" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a368 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a298 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a298\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 6304 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a298" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a298 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a314 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a314\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 6640 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a314" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a314 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a303 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a303\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 6409 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a303" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a303 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a311 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a311\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 6577 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a311" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a311 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a295 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a295\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 6241 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a295" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a295 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a319 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a319\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 6745 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a319" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a319 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a297 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a297\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 6283 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a297" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a297 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a313 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a313\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 6619 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a313" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a313 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a296 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a296\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 6262 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a296" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a296 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a312 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a312\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 6598 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a312" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a312 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a294 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a294\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 6220 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a294" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a294 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a310 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a310\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 6556 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a310" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a310 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a302 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a302\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 6388 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a302" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a302 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a318 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a318\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 6724 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a318" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a318 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a293 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a293\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 6199 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a293" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a293 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a309 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a309\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 6535 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a309" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a309 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a301 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a301\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 6367 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a301" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a301 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a317 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a317\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 6703 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a317" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a317 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a292 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a292\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 6178 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a292" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a292 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a308 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a308\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 6514 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a308" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a308 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a300 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a300\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 6346 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a300" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a300 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a316 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a316\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 6682 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a316" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a316 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a291 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a291\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 6157 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a291" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a291 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a307 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a307\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 6493 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a307" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a307 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a299 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a299\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 6325 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a299" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a299 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a315 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a315\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 6661 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a315" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a315 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a290 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a290\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 6136 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a290" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a290 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a306 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a306\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 6472 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a306" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a306 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a289 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a289\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 6115 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a289" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a289 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a305 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a305\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 6451 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a305" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a305 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a288 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a288\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 6094 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a288" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a288 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a304 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a304\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 6430 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a304" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a304 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a458 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a458\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 9664 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a458" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a458 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a474 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a474\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 10000 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a474" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a474 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a463 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a463\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 9769 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a463" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a463 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a471 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a471\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 9937 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a471" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a471 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a455 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a455\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 9601 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a455" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a455 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a479 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a479\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 10105 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a479" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a479 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a457 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a457\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 9643 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a457" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a457 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a473 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a473\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 9979 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a473" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a473 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a456 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a456\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 9622 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a456" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a456 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a472 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a472\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 9958 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a472" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a472 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a454 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a454\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 9580 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a454" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a454 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a470 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a470\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 9916 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a470" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a470 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a462 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a462\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 9748 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a462" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a462 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a478 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a478\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 10084 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a478" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a478 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a453 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a453\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 9559 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a453" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a453 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a469 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a469\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 9895 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a469" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a469 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a461 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a461\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 9727 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a461" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a461 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a477 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a477\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 10063 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a477" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a477 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a452 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a452\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 9538 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a452" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a452 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a468 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a468\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 9874 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a468" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a468 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a460 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a460\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 9706 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a460" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a460 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a476 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a476\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 10042 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a476" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a476 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a451 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a451\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 9517 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a451" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a451 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a467 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a467\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 9853 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a467" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a467 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a459 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a459\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 9685 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a459" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a459 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a475 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a475\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 10021 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a475" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a475 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a450 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a450\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 9496 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a450" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a450 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a466 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a466\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 9832 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a466" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a466 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a449 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a449\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 9475 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a449" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a449 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a465 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a465\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 9811 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a465" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a465 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a448 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a448\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 9454 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a448" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a448 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a464 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a464\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 9790 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a464" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a464 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a394 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a394\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 8320 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a394" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a394 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a410 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a410\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 8656 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a410" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a410 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a399 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a399\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 8425 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a399" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a399 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a407 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a407\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 8593 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a407" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a407 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a391 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a391\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 8257 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a391" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a391 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a415 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a415\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 8761 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a415" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a415 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a393 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a393\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 8299 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a393" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a393 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a409 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a409\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 8635 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a409" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a409 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a392 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a392\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 8278 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a392" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a392 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a408 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a408\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 8614 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a408" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a408 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a390 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a390\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 8236 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a390" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a390 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a406 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a406\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 8572 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a406" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a406 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a398 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a398\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 8404 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a398" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a398 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a414 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a414\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 8740 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a414" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a414 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a389 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a389\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 8215 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a389" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a389 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a405 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a405\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 8551 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a405" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a405 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a397 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a397\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 8383 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a397" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a397 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a413 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a413\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 8719 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a413" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a413 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a388 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a388\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 8194 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a388" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a388 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a404 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a404\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 8530 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a404" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a404 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a396 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a396\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 8362 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a396" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a396 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a412 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a412\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 8698 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a412" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a412 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a387 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a387\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 8173 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a387" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a387 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a403 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a403\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 8509 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a403" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a403 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a395 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a395\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 8341 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a395" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a395 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a411 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a411\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 8677 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a411" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a411 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a386 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a386\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 8152 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a386" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a386 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a402 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a402\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 8488 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a402" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a402 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a385 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a385\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 8131 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a385" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a385 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a401 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a401\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 8467 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a401" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a401 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a384 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a384\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 8110 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a384" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a384 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a400 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a400\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 8446 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a400" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a400 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a490 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a490\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 10336 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a490" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a490 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a506 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a506\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 10672 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a506" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a506 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a495 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a495\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 10441 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a495" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a495 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a503 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a503\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 10609 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a503" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a503 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a487 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a487\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 10273 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a487" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a487 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a511 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a511\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 10777 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a511" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a511 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a489 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a489\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 10315 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a489" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a489 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a505 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a505\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 10651 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a505" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a505 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a488 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a488\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 10294 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a488" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a488 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a504 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a504\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 10630 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a504" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a504 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a486 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a486\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 10252 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a486" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a486 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a502 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a502\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 10588 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a502" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a502 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a494 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a494\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 10420 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a494" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a494 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a510 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a510\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 10756 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a510" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a510 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a485 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a485\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 10231 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a485" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a485 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a501 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a501\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 10567 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a501" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a501 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a493 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a493\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 10399 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a493" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a493 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a509 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a509\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 10735 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a509" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a509 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a484 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a484\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 10210 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a484" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a484 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a500 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a500\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 10546 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a500" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a500 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a492 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a492\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 10378 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a492" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a492 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a508 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a508\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 10714 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a508" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a508 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a483 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a483\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 10189 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a483" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a483 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a499 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a499\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 10525 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a499" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a499 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a491 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a491\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 10357 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a491" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a491 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a507 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a507\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 10693 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a507" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a507 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a482 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a482\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 10168 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a482" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a482 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a498 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a498\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 10504 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a498" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a498 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a481 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a481\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 10147 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a481" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a481 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a497 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a497\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 10483 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a497" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a497 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a480 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a480\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 10126 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a480" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a480 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a496 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a496\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 10462 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a496" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a496 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a426 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a426\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 8992 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a426" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a426 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a442 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a442\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 9328 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a442" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a442 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a431 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a431\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 9097 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a431" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a431 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a439 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a439\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 9265 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a439" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a439 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a423 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a423\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 8929 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a423" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a423 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a447 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a447\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 9433 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a447" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a447 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a425 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a425\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 8971 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a425" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a425 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a441 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a441\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 9307 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a441" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a441 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a424 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a424\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 8950 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a424" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a424 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a440 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a440\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 9286 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a440" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a440 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a422 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a422\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 8908 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a422" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a422 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a438 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a438\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 9244 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a438" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a438 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a430 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a430\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 9076 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a430" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a430 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a446 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a446\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 9412 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a446" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a446 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a421 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a421\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 8887 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a421" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a421 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a437 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a437\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 9223 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a437" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a437 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a429 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a429\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 9055 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a429" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a429 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a445 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a445\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 9391 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a445" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a445 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a420 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a420\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 8866 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a420" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a420 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a436 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a436\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 9202 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a436" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a436 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a428 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a428\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 9034 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a428" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a428 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a444 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a444\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 9370 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a444" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a444 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a419 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a419\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 8845 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a419" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a419 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a435 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a435\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 9181 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a435" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a435 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a427 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a427\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 9013 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a427" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a427 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a443 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a443\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 9349 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a443" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a443 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a418 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a418\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 8824 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a418" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a418 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a434 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a434\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 9160 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a434" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a434 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a417 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a417\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 8803 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a417" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a417 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a433 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a433\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 9139 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a433" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a433 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a416 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a416\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 8782 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a416" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a416 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a432 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a432\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 9118 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a432" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a432 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1194 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1194\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 25120 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1194" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1194 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1210 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1210\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 25456 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1210" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1210 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1199 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1199\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 25225 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1199" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1199 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1207 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1207\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 25393 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1207" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1207 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1191 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1191\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 25057 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1191" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1191 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1215 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1215\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 25561 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1215" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1215 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1193 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1193\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 25099 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1193" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1193 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1209 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1209\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 25435 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1209" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1209 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1192 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1192\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 25078 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1192" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1192 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1208 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1208\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 25414 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1208" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1208 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1190 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1190\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 25036 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1190" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1190 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1206 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1206\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 25372 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1206" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1206 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1198 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1198\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 25204 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1198" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1198 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1214 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1214\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 25540 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1214" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1214 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1189 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1189\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 25015 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1189" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1189 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1205 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1205\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 25351 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1205" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1205 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1197 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1197\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 25183 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1197" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1197 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1213 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1213\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 25519 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1213" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1213 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1188 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1188\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 24994 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1188" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1188 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1204 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1204\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 25330 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1204" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1204 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1196 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1196\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 25162 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1196" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1196 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1212 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1212\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 25498 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1212" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1212 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1187 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1187\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 24973 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1187" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1187 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1203 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1203\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 25309 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1203" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1203 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1195 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1195\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 25141 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1195" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1195 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1211 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1211\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 25477 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1211" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1211 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1186 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1186\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 24952 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1186" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1186 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1202 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1202\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 25288 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1202" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1202 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1185 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1185\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 24931 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1185" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1185 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1201 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1201\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 25267 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1201" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1201 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1184 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1184\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 24910 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1184" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1184 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1200 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1200\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 25246 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1200" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1200 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1226 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1226\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 25792 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1226" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1226 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1242 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1242\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 26128 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1242" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1242 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1231 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1231\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 25897 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1231" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1231 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1239 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1239\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 26065 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1239" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1239 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1223 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1223\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 25729 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1223" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1223 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1247 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1247\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 26233 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1247" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1247 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1225 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1225\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 25771 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1225" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1225 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1241 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1241\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 26107 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1241" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1241 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1224 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1224\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 25750 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1224" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1224 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1240 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1240\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 26086 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1240" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1240 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1222 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1222\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 25708 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1222" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1222 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1238 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1238\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 26044 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1238" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1238 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1230 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1230\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 25876 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1230" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1230 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1246 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1246\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 26212 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1246" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1246 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1221 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1221\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 25687 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1221" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1221 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1237 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1237\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 26023 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1237" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1237 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1229 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1229\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 25855 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1229" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1229 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1245 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1245\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 26191 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1245" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1245 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1220 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1220\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 25666 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1220" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1220 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1236 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1236\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 26002 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1236" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1236 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1228 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1228\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 25834 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1228" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1228 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1244 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1244\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 26170 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1244" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1244 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1219 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1219\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 25645 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1219" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1219 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1235 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1235\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 25981 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1235" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1235 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1227 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1227\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 25813 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1227" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1227 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1243 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1243\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 26149 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1243" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1243 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1218 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1218\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 25624 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1218" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1218 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1234 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1234\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 25960 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1234" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1234 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1217 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1217\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 25603 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1217" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1217 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1233 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1233\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 25939 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1233" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1233 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1216 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1216\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 25582 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1216" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1216 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1232 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1232\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 25918 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1232" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1232 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1162 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1162\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 24448 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1162" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1162 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1178 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1178\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 24784 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1178" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1178 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1167 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1167\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 24553 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1167" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1167 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1175 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1175\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 24721 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1175" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1175 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1159 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1159\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 24385 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1159" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1159 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1183 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1183\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 24889 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1183" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1183 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1161 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1161\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 24427 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1161" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1161 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1177 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1177\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 24763 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1177" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1177 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1160 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1160\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 24406 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1160" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1160 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1176 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1176\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 24742 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1176" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1176 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1158 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1158\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 24364 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1158" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1158 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1174 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1174\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 24700 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1174" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1174 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1166 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1166\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 24532 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1166" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1166 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1182 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1182\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 24868 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1182" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1182 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1157 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1157\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 24343 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1157" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1157 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1173 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1173\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 24679 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1173" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1173 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1165 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1165\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 24511 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1165" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1165 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1181 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1181\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 24847 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1181" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1181 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1156 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1156\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 24322 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1156" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1156 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1172 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1172\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 24658 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1172" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1172 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1164 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1164\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 24490 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1164" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1164 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1180 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1180\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 24826 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1180" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1180 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1155 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1155\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 24301 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1155" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1155 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1171 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1171\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 24637 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1171" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1171 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1163 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1163\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 24469 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1163" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1163 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1179 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1179\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 24805 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1179" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1179 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1154 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1154\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 24280 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1154" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1154 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1170 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1170\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 24616 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1170" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1170 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1153 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1153\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 24259 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1153" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1153 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1169 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1169\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 24595 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1169" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1169 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1152 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1152\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 24238 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1152" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1152 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1168 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1168\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 24574 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1168" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1168 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1258 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1258\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 26464 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1258" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1258 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1274 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1274\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 26800 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1274" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1274 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1263 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1263\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 26569 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1263" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1263 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1271 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1271\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 26737 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1271" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1271 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1255 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1255\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 26401 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1255" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1255 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1279 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1279\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 26905 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1279" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1279 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1257 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1257\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 26443 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1257" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1257 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1273 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1273\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 26779 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1273" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1273 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1256 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1256\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 26422 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1256" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1256 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1272 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1272\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 26758 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1272" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1272 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1254 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1254\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 26380 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1254" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1254 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1270 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1270\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 26716 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1270" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1270 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1262 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1262\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 26548 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1262" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1262 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1278 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1278\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 26884 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1278" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1278 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1253 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1253\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 26359 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1253" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1253 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1269 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1269\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 26695 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1269" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1269 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1261 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1261\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 26527 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1261" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1261 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1277 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1277\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 26863 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1277" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1277 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1252 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1252\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 26338 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1252" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1252 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1268 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1268\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 26674 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1268" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1268 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1260 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1260\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 26506 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1260" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1260 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1276 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1276\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 26842 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1276" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1276 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1251 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1251\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 26317 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1251" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1251 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1267 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1267\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 26653 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1267" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1267 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1259 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1259\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 26485 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1259" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1259 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1275 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1275\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 26821 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1275" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1275 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1250 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1250\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 26296 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1250" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1250 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1266 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1266\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 26632 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1266" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1266 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1249 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1249\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 26275 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1249" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1249 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1265 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1265\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 26611 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1265" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1265 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1248 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1248\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 26254 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1248" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1248 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1264 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1264\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 26590 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1264" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1264 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1066 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1066\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 22432 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1066" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1066 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1082 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1082\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 22768 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1082" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1082 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1071 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1071\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 22537 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1071" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1071 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1079 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1079\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 22705 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1079" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1079 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1063 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1063\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 22369 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1063" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1063 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1087 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1087\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 22873 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1087" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1087 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1065 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1065\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 22411 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1065" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1065 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1081 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1081\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 22747 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1081" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1081 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1064 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1064\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 22390 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1064" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1064 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1080 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1080\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 22726 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1080" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1080 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1062 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1062\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 22348 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1062" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1062 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1078 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1078\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 22684 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1078" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1078 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1070 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1070\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 22516 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1070" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1070 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1086 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1086\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 22852 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1086" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1086 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1061 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1061\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 22327 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1061" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1061 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1077 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1077\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 22663 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1077" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1077 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1069 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1069\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 22495 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1069" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1069 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1085 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1085\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 22831 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1085" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1085 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1060 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1060\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 22306 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1060" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1060 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1076 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1076\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 22642 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1076" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1076 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1068 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1068\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 22474 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1068" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1068 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1084 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1084\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 22810 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1084" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1084 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1059 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1059\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 22285 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1059" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1059 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1075 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1075\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 22621 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1075" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1075 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1067 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1067\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 22453 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1067" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1067 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1083 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1083\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 22789 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1083" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1083 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1058 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1058\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 22264 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1058" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1058 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1074 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1074\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 22600 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1074" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1074 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1057 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1057\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 22243 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1057" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1057 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1073 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1073\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 22579 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1073" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1073 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1056 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1056\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 22222 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1056" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1056 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1072 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1072\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 22558 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1072" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1072 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1098 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1098\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 23104 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1098" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1098 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1114 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1114\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 23440 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1114" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1114 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1103 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1103\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 23209 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1103" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1103 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1111 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1111\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 23377 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1111" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1111 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1095 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1095\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 23041 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1095" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1095 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1119 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1119\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 23545 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1119" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1119 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1097 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1097\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 23083 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1097" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1097 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1113 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1113\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 23419 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1113" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1113 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1096 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1096\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 23062 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1096" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1096 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1112 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1112\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 23398 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1112" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1112 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1094 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1094\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 23020 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1094" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1094 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1110 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1110\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 23356 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1110" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1110 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1102 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1102\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 23188 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1102" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1102 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1118 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1118\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 23524 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1118" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1118 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1093 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1093\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 22999 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1093" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1093 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1109 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1109\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 23335 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1109" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1109 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1101 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1101\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 23167 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1101" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1101 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1117 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1117\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 23503 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1117" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1117 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1092 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1092\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 22978 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1092" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1092 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1108 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1108\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 23314 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1108" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1108 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1100 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1100\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 23146 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1100" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1100 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1116 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1116\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 23482 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1116" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1116 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1091 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1091\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 22957 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1091" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1091 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1107 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1107\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 23293 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1107" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1107 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1099 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1099\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 23125 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1099" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1099 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1115 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1115\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 23461 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1115" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1115 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1090 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1090\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 22936 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1090" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1090 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1106 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1106\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 23272 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1106" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1106 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1089 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1089\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 22915 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1089" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1089 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1105 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1105\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 23251 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1105" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1105 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1088 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1088\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 22894 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1088" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1088 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1104 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1104\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 23230 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1104" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1104 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1034 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1034\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 21760 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1034" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1034 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1050 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1050\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 22096 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1050" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1050 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1039 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1039\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 21865 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1039" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1039 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1047 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1047\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 22033 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1047" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1047 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1031 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1031\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 21697 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1031" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1031 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1055 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1055\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 22201 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1055" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1055 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1033 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1033\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 21739 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1033" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1033 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1049 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1049\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 22075 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1049" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1049 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1032 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1032\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 21718 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1032" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1032 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1048 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1048\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 22054 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1048" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1048 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1030 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1030\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 21676 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1030" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1030 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1046 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1046\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 22012 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1046" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1046 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1038 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1038\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 21844 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1038" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1038 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1054 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1054\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 22180 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1054" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1054 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1029 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1029\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 21655 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1029" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1029 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1045 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1045\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 21991 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1045" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1045 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1037 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1037\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 21823 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1037" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1037 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1053 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1053\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 22159 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1053" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1053 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1028 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1028\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 21634 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1028" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1028 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1044 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1044\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 21970 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1044" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1044 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1036 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1036\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 21802 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1036" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1036 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1052 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1052\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 22138 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1052" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1052 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1027 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1027\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 21613 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1027" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1027 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1043 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1043\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 21949 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1043" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1043 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1035 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1035\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 21781 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1035" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1035 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1051 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1051\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 22117 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1051" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1051 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1026 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1026\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 21592 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1026" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1026 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1042 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1042\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 21928 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1042" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1042 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1025 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1025\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 21571 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1025" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1025 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1041 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1041\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 21907 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1041" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1041 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1024 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1024\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 21550 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1024" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1024 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1040 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1040\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 21886 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1040" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1040 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1130 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1130\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 23776 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1130" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1130 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1146 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1146\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 24112 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1146" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1146 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1135 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1135\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 23881 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1135" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1135 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1143 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1143\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 24049 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1143" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1143 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1127 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1127\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 23713 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1127" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1127 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1151 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1151\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 24217 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1151" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1151 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1129 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1129\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 23755 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1129" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1129 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1145 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1145\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 24091 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1145" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1145 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1128 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1128\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 23734 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1128" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1128 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1144 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1144\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 24070 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1144" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1144 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1126 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1126\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 23692 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1126" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1126 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1142 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1142\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 24028 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1142" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1142 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1134 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1134\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 23860 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1134" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1134 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1150 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1150\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 24196 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1150" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1150 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1125 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1125\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 23671 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1125" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1125 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1141 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1141\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 24007 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1141" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1141 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1133 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1133\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 23839 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1133" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1133 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1149 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1149\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 24175 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1149" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1149 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1124 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1124\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 23650 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1124" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1124 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1140 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1140\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 23986 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1140" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1140 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1132 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1132\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 23818 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1132" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1132 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1148 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1148\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 24154 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1148" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1148 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1123 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1123\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 23629 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1123" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1123 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1139 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1139\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 23965 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1139" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1139 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1131 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1131\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 23797 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1131" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1131 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1147 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1147\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 24133 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1147" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1147 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1122 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1122\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 23608 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1122" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1122 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1138 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1138\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 23944 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1138" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1138 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1121 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1121\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 23587 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1121" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1121 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1137 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1137\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 23923 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1137" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1137 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1120 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1120\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 23566 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1120" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1120 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1136 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1136\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 23902 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1136" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1136 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1354 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1354\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 28480 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1354" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1354 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1370 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1370\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 28816 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1370" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1370 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1359 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1359\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 28585 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1359" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1359 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1367 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1367\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 28753 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1367" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1367 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1351 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1351\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 28417 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1351" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1351 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1375 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1375\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 28921 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1375" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1375 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1353 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1353\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 28459 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1353" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1353 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1369 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1369\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 28795 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1369" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1369 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1352 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1352\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 28438 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1352" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1352 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1368 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1368\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 28774 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1368" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1368 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1350 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1350\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 28396 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1350" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1350 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1366 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1366\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 28732 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1366" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1366 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1358 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1358\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 28564 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1358" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1358 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1374 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1374\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 28900 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1374" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1374 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1349 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1349\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 28375 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1349" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1349 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1365 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1365\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 28711 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1365" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1365 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1357 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1357\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 28543 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1357" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1357 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1373 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1373\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 28879 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1373" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1373 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1348 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1348\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 28354 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1348" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1348 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1364 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1364\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 28690 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1364" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1364 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1356 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1356\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 28522 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1356" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1356 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1372 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1372\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 28858 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1372" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1372 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1347 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1347\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 28333 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1347" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1347 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1363 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1363\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 28669 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1363" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1363 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1355 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1355\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 28501 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1355" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1355 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1371 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1371\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 28837 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1371" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1371 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1346 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1346\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 28312 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1346" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1346 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1362 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1362\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 28648 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1362" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1362 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1345 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1345\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 28291 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1345" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1345 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1361 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1361\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 28627 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1361" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1361 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1344 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1344\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 28270 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1344" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1344 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1360 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1360\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 28606 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1360" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1360 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1290 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1290\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 27136 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1290" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1290 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1306 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1306\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 27472 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1306" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1306 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1295 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1295\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 27241 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1295" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1295 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1303 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1303\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 27409 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1303" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1303 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1287 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1287\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 27073 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1287" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1287 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1311 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1311\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 27577 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1311" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1311 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1289 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1289\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 27115 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1289" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1289 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1305 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1305\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 27451 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1305" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1305 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1288 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1288\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 27094 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1288" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1288 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1304 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1304\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 27430 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1304" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1304 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1286 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1286\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 27052 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1286" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1286 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1302 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1302\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 27388 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1302" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1302 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1294 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1294\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 27220 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1294" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1294 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1310 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1310\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 27556 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1310" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1310 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1285 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1285\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 27031 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1285" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1285 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1301 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1301\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 27367 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1301" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1301 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1293 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1293\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 27199 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1293" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1293 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1309 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1309\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 27535 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1309" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1309 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1284 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1284\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 27010 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1284" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1284 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1300 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1300\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 27346 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1300" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1300 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1292 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1292\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 27178 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1292" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1292 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1308 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1308\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 27514 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1308" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1308 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1283 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1283\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 26989 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1283" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1283 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1299 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1299\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 27325 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1299" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1299 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1291 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1291\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 27157 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1291" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1291 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1307 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1307\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 27493 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1307" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1307 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1282 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1282\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 26968 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1282" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1282 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1298 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1298\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 27304 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1298" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1298 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1281 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1281\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 26947 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1281" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1281 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1297 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1297\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 27283 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1297" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1297 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1280 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1280\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 26926 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1280" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1280 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1296 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1296\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 27262 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1296" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1296 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1386 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1386\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 29152 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1386" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1386 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1402 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1402\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 29488 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1402" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1402 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1391 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1391\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 29257 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1391" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1391 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1399 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1399\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 29425 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1399" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1399 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1383 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1383\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 29089 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1383" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1383 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1407 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1407\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 29593 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1407" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1407 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1385 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1385\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 29131 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1385" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1385 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1401 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1401\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 29467 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1401" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1401 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1384 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1384\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 29110 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1384" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1384 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1400 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1400\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 29446 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1400" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1400 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1382 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1382\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 29068 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1382" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1382 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1398 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1398\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 29404 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1398" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1398 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1390 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1390\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 29236 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1390" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1390 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1406 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1406\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 29572 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1406" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1406 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1381 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1381\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 29047 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1381" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1381 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1397 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1397\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 29383 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1397" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1397 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1389 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1389\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 29215 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1389" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1389 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1405 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1405\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 29551 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1405" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1405 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1380 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1380\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 29026 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1380" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1380 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1396 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1396\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 29362 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1396" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1396 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1388 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1388\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 29194 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1388" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1388 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1404 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1404\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 29530 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1404" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1404 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1379 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1379\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 29005 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1379" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1379 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1395 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1395\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 29341 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1395" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1395 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1387 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1387\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 29173 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1387" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1387 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1403 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1403\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 29509 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1403" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1403 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1378 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1378\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 28984 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1378" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1378 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1394 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1394\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 29320 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1394" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1394 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1377 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1377\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 28963 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1377" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1377 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1393 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1393\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 29299 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1393" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1393 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1376 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1376\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 28942 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1376" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1376 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1392 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1392\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 29278 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1392" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1392 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1322 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1322\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 27808 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1322" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1322 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1338 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1338\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 28144 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1338" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1338 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1327 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1327\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 27913 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1327" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1327 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1335 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1335\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 28081 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1335" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1335 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1319 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1319\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 27745 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1319" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1319 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1343 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1343\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 28249 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1343" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1343 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1321 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1321\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 27787 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1321" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1321 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1337 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1337\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 28123 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1337" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1337 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1320 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1320\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 27766 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1320" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1320 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1336 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1336\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 28102 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1336" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1336 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1318 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1318\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 27724 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1318" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1318 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1334 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1334\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 28060 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1334" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1334 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1326 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1326\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 27892 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1326" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1326 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1342 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1342\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 28228 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1342" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1342 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1317 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1317\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 27703 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1317" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1317 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1333 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1333\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 28039 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1333" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1333 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1325 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1325\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 27871 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1325" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1325 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1341 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1341\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 28207 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1341" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1341 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1316 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1316\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 27682 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1316" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1316 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1332 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1332\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 28018 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1332" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1332 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1324 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1324\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 27850 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1324" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1324 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1340 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1340\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 28186 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1340" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1340 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1315 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1315\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 27661 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1315" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1315 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1331 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1331\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 27997 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1331" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1331 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1323 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1323\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 27829 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1323" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1323 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1339 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1339\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 28165 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1339" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1339 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1314 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1314\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 27640 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1314" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1314 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1330 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1330\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 27976 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1330" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1330 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1313 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1313\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 27619 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1313" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1313 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1329 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1329\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 27955 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1329" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1329 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1312 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1312\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 27598 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1312" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1312 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1328 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1328\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 27934 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1328" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1328 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1482 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1482\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 31168 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1482" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1482 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1498 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1498\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 31504 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1498" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1498 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1487 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1487\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 31273 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1487" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1487 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1495 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1495\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 31441 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1495" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1495 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1479 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1479\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 31105 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1479" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1479 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1503 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1503\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 31609 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1503" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1503 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1481 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1481\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 31147 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1481" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1481 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1497 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1497\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 31483 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1497" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1497 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1480 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1480\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 31126 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1480" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1480 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1496 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1496\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 31462 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1496" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1496 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1478 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1478\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 31084 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1478" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1478 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1494 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1494\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 31420 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1494" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1494 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1486 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1486\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 31252 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1486" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1486 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1502 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1502\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 31588 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1502" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1502 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1477 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1477\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 31063 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1477" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1477 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1493 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1493\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 31399 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1493" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1493 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1485 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1485\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 31231 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1485" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1485 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1501 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1501\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 31567 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1501" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1501 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1476 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1476\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 31042 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1476" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1476 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1492 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1492\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 31378 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1492" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1492 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1484 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1484\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 31210 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1484" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1484 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1500 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1500\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 31546 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1500" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1500 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1475 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1475\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 31021 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1475" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1475 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1491 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1491\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 31357 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1491" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1491 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1483 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1483\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 31189 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1483" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1483 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1499 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1499\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 31525 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1499" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1499 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1474 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1474\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 31000 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1474" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1474 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1490 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1490\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 31336 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1490" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1490 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1473 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1473\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 30979 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1473" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1473 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1489 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1489\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 31315 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1489" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1489 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1472 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1472\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 30958 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1472" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1472 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1488 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1488\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 31294 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1488" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1488 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1418 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1418\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 29824 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1418" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1418 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1434 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1434\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 30160 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1434" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1434 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1423 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1423\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 29929 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1423" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1423 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1431 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1431\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 30097 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1431" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1431 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1415 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1415\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 29761 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1415" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1415 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1439 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1439\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 30265 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1439" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1439 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1417 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1417\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 29803 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1417" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1417 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1433 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1433\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 30139 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1433" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1433 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1416 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1416\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 29782 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1416" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1416 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1432 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1432\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 30118 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1432" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1432 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1414 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1414\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 29740 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1414" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1414 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1430 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1430\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 30076 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1430" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1430 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1422 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1422\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 29908 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1422" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1422 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1438 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1438\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 30244 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1438" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1438 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1413 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1413\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 29719 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1413" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1413 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1429 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1429\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 30055 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1429" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1429 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1421 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1421\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 29887 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1421" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1421 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1437 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1437\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 30223 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1437" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1437 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1412 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1412\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 29698 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1412" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1412 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1428 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1428\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 30034 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1428" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1428 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1420 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1420\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 29866 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1420" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1420 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1436 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1436\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 30202 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1436" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1436 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1411 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1411\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 29677 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1411" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1411 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1427 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1427\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 30013 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1427" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1427 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1419 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1419\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 29845 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1419" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1419 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1435 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1435\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 30181 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1435" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1435 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1410 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1410\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 29656 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1410" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1410 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1426 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1426\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 29992 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1426" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1426 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1409 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1409\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 29635 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1409" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1409 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1425 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1425\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 29971 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1425" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1425 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1408 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1408\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 29614 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1408" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1408 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1424 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1424\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 29950 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1424" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1424 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1514 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1514\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 31840 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1514" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1514 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1530 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1530\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 32176 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1530" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1530 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1519 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1519\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 31945 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1519" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1519 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1527 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1527\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 32113 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1527" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1527 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1511 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1511\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 31777 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1511" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1511 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1535 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1535\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 32281 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1535" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1535 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1513 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1513\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 31819 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1513" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1513 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1529 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1529\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 32155 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1529" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1529 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1512 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1512\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 31798 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1512" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1512 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1528 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1528\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 32134 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1528" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1528 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1510 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1510\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 31756 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1510" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1510 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1526 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1526\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 32092 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1526" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1526 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1518 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1518\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 31924 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1518" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1518 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1534 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1534\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 32260 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1534" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1534 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1509 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1509\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 31735 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1509" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1509 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1525 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1525\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 32071 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1525" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1525 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1517 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1517\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 31903 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1517" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1517 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1533 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1533\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 32239 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1533" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1533 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1508 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1508\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 31714 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1508" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1508 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1524 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1524\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 32050 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1524" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1524 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1516 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1516\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 31882 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1516" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1516 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1532 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1532\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 32218 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1532" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1532 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1507 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1507\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 31693 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1507" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1507 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1523 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1523\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 32029 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1523" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1523 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1515 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1515\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 31861 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1515" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1515 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1531 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1531\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 32197 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1531" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1531 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1506 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1506\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 31672 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1506" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1506 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1522 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1522\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 32008 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1522" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1522 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1505 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1505\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 31651 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1505" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1505 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1521 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1521\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 31987 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1521" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1521 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1504 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1504\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 31630 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1504" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1504 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1520 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1520\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 31966 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1520" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1520 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1450 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1450\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 30496 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1450" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1450 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1466 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1466\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 30832 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1466" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1466 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1455 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1455\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 30601 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1455" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1455 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1463 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1463\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 30769 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1463" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1463 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1447 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1447\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 30433 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1447" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1447 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1471 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1471\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 30937 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1471" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1471 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1449 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1449\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 30475 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1449" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1449 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1465 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1465\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 30811 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1465" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1465 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1448 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1448\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 30454 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1448" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1448 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1464 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1464\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 30790 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1464" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1464 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1446 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1446\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 30412 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1446" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1446 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1462 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1462\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 30748 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1462" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1462 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1454 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1454\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 30580 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1454" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1454 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1470 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1470\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 30916 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1470" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1470 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1445 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1445\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 30391 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1445" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1445 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1461 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1461\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 30727 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1461" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1461 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1453 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1453\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 30559 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1453" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1453 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1469 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1469\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 30895 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1469" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1469 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1444 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1444\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 30370 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1444" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1444 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1460 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1460\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 30706 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1460" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1460 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1452 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1452\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 30538 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1452" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1452 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1468 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1468\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 30874 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1468" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1468 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1443 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1443\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 30349 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1443" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1443 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1459 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1459\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 30685 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1459" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1459 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1451 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1451\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 30517 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1451" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1451 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1467 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1467\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 30853 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1467" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1467 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1442 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1442\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 30328 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1442" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1442 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1458 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1458\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 30664 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1458" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1458 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1441 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1441\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 30307 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1441" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1441 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1457 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1457\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 30643 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1457" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1457 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1440 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1440\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 30286 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1440" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1440 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1456 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1456\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 30622 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1456" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1456 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a682 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a682\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 14368 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a682" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a682 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a698 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a698\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 14704 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a698" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a698 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a687 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a687\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 14473 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a687" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a687 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a695 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a695\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 14641 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a695" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a695 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a679 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a679\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 14305 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a679" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a679 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a703 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a703\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 14809 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a703" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a703 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a681 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a681\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 14347 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a681" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a681 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a697 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a697\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 14683 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a697" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a697 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a680 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a680\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 14326 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a680" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a680 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a696 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a696\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 14662 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a696" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a696 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a678 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a678\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 14284 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a678" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a678 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a694 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a694\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 14620 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a694" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a694 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a686 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a686\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 14452 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a686" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a686 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a702 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a702\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 14788 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a702" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a702 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a677 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a677\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 14263 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a677" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a677 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a693 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a693\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 14599 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a693" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a693 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a685 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a685\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 14431 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a685" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a685 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a701 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a701\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 14767 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a701" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a701 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a676 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a676\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 14242 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a676" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a676 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a692 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a692\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 14578 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a692" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a692 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a684 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a684\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 14410 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a684" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a684 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a700 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a700\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 14746 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a700" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a700 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a675 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a675\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 14221 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a675" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a675 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a691 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a691\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 14557 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a691" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a691 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a683 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a683\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 14389 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a683" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a683 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a699 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a699\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 14725 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a699" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a699 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a674 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a674\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 14200 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a674" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a674 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a690 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a690\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 14536 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a690" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a690 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a673 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a673\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 14179 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a673" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a673 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a689 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a689\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 14515 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a689" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a689 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a672 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a672\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 14158 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a672" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a672 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a688 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a688\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 14494 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a688" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a688 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a714 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a714\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 15040 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a714" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a714 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a730 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a730\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 15376 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a730" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a730 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a719 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a719\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 15145 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a719" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a719 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a727 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a727\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 15313 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a727" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a727 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a711 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a711\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 14977 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a711" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a711 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a735 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a735\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 15481 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a735" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a735 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a713 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a713\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 15019 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a713" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a713 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a729 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a729\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 15355 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a729" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a729 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a712 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a712\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 14998 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a712" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a712 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a728 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a728\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 15334 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a728" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a728 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a710 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a710\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 14956 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a710" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a710 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a726 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a726\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 15292 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a726" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a726 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a718 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a718\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 15124 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a718" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a718 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a734 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a734\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 15460 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a734" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a734 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a709 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a709\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 14935 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a709" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a709 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a725 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a725\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 15271 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a725" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a725 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a717 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a717\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 15103 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a717" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a717 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a733 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a733\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 15439 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a733" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a733 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a708 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a708\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 14914 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a708" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a708 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a724 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a724\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 15250 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a724" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a724 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a716 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a716\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 15082 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a716" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a716 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a732 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a732\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 15418 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a732" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a732 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a707 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a707\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 14893 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a707" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a707 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a723 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a723\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 15229 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a723" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a723 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a715 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a715\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 15061 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a715" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a715 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a731 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a731\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 15397 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a731" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a731 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a706 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a706\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 14872 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a706" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a706 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a722 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a722\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 15208 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a722" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a722 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a705 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a705\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 14851 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a705" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a705 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a721 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a721\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 15187 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a721" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a721 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a704 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a704\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 14830 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a704" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a704 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a720 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a720\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 15166 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a720" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a720 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a650 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a650\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 13696 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a650" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a650 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a666 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a666\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 14032 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a666" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a666 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a655 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a655\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 13801 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a655" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a655 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a663 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a663\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 13969 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a663" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a663 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a647 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a647\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 13633 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a647" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a647 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a671 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a671\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 14137 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a671" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a671 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a649 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a649\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 13675 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a649" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a649 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a665 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a665\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 14011 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a665" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a665 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a648 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a648\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 13654 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a648" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a648 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a664 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a664\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 13990 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a664" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a664 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a646 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a646\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 13612 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a646" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a646 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a662 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a662\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 13948 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a662" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a662 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a654 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a654\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 13780 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a654" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a654 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a670 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a670\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 14116 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a670" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a670 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a645 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a645\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 13591 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a645" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a645 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a661 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a661\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 13927 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a661" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a661 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a653 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a653\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 13759 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a653" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a653 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a669 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a669\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 14095 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a669" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a669 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a644 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a644\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 13570 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a644" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a644 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a660 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a660\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 13906 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a660" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a660 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a652 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a652\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 13738 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a652" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a652 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a668 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a668\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 14074 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a668" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a668 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a643 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a643\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 13549 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a643" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a643 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a659 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a659\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 13885 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a659" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a659 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a651 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a651\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 13717 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a651" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a651 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a667 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a667\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 14053 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a667" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a667 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a642 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a642\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 13528 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a642" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a642 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a658 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a658\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 13864 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a658" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a658 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a641 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a641\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 13507 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a641" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a641 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a657 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a657\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 13843 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a657" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a657 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a640 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a640\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 13486 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a640" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a640 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a656 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a656\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 13822 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a656" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a656 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a746 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a746\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 15712 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a746" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a746 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a762 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a762\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 16048 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a762" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a762 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a751 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a751\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 15817 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a751" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a751 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a759 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a759\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 15985 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a759" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a759 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a743 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a743\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 15649 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a743" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a743 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a767 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a767\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 16153 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a767" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a767 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a745 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a745\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 15691 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a745" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a745 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a761 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a761\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 16027 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a761" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a761 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a744 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a744\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 15670 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a744" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a744 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a760 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a760\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 16006 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a760" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a760 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a742 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a742\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 15628 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a742" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a742 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a758 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a758\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 15964 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a758" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a758 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a750 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a750\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 15796 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a750" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a750 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a766 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a766\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 16132 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a766" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a766 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a741 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a741\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 15607 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a741" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a741 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a757 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a757\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 15943 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a757" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a757 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a749 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a749\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 15775 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a749" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a749 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a765 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a765\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 16111 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a765" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a765 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a740 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a740\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 15586 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a740" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a740 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a756 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a756\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 15922 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a756" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a756 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a748 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a748\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 15754 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a748" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a748 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a764 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a764\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 16090 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a764" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a764 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a739 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a739\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 15565 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a739" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a739 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a755 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a755\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 15901 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a755" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a755 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a747 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a747\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 15733 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a747" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a747 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a763 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a763\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 16069 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a763" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a763 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a738 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a738\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 15544 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a738" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a738 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a754 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a754\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 15880 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a754" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a754 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a737 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a737\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 15523 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a737" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a737 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a753 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a753\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 15859 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a753" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a753 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a736 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a736\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 15502 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a736" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a736 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a752 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a752\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 15838 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a752" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a752 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a554 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a554\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 11680 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a554" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a554 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a570 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a570\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 12016 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a570" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a570 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a559 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a559\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 11785 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a559" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a559 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a567 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a567\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 11953 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a567" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a567 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a551 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a551\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 11617 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a551" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a551 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a575 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a575\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 12121 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a575" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a575 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a553 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a553\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 11659 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a553" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a553 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a569 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a569\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 11995 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a569" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a569 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a552 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a552\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 11638 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a552" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a552 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a568 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a568\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 11974 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a568" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a568 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a550 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a550\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 11596 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a550" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a550 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a566 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a566\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 11932 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a566" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a566 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a558 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a558\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 11764 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a558" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a558 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a574 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a574\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 12100 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a574" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a574 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a549 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a549\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 11575 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a549" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a549 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a565 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a565\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 11911 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a565" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a565 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a557 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a557\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 11743 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a557" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a557 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a573 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a573\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 12079 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a573" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a573 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a548 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a548\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 11554 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a548" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a548 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a564 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a564\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 11890 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a564" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a564 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a556 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a556\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 11722 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a556" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a556 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a572 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a572\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 12058 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a572" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a572 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a547 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a547\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 11533 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a547" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a547 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a563 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a563\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 11869 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a563" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a563 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a555 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a555\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 11701 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a555" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a555 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a571 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a571\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 12037 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a571" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a571 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a546 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a546\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 11512 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a546" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a546 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a562 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a562\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 11848 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a562" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a562 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a545 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a545\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 11491 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a545" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a545 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a561 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a561\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 11827 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a561" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a561 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a544 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a544\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 11470 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a544" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a544 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a560 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a560\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 11806 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a560" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a560 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a586 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a586\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 12352 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a586" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a586 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a602 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a602\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 12688 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a602" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a602 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a591 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a591\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 12457 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a591" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a591 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a599 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a599\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 12625 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a599" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a599 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a583 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a583\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 12289 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a583" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a583 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a607 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a607\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 12793 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a607" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a607 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a585 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a585\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 12331 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a585" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a585 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a601 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a601\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 12667 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a601" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a601 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a584 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a584\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 12310 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a584" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a584 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a600 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a600\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 12646 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a600" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a600 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a582 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a582\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 12268 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a582" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a582 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a598 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a598\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 12604 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a598" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a598 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a590 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a590\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 12436 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a590" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a590 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a606 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a606\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 12772 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a606" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a606 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a581 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a581\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 12247 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a581" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a581 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a597 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a597\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 12583 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a597" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a597 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a589 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a589\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 12415 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a589" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a589 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a605 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a605\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 12751 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a605" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a605 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a580 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a580\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 12226 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a580" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a580 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a596 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a596\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 12562 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a596" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a596 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a588 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a588\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 12394 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a588" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a588 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a604 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a604\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 12730 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a604" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a604 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a579 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a579\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 12205 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a579" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a579 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a595 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a595\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 12541 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a595" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a595 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a587 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a587\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 12373 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a587" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a587 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a603 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a603\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 12709 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a603" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a603 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a578 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a578\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 12184 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a578" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a578 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a594 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a594\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 12520 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a594" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a594 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a577 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a577\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 12163 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a577" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a577 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a593 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a593\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 12499 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a593" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a593 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a576 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a576\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 12142 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a576" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a576 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a592 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a592\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 12478 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a592" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a592 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a522 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a522\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 11008 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a522" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a522 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a538 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a538\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 11344 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a538" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a538 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a527 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a527\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 11113 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a527" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a527 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a535 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a535\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 11281 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a535" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a535 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a519 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a519\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 10945 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a519" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a519 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a543 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a543\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 11449 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a543" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a543 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a521 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a521\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 10987 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a521" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a521 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a537 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a537\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 11323 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a537" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a537 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a520 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a520\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 10966 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a520" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a520 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a536 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a536\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 11302 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a536" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a536 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a518 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a518\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 10924 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a518" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a518 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a534 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a534\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 11260 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a534" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a534 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a526 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a526\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 11092 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a526" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a526 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a542 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a542\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 11428 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a542" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a542 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a517 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a517\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 10903 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a517" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a517 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a533 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a533\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 11239 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a533" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a533 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a525 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a525\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 11071 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a525" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a525 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a541 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a541\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 11407 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a541" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a541 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a516 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a516\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 10882 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a516" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a516 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a532 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a532\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 11218 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a532" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a532 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a524 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a524\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 11050 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a524" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a524 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a540 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a540\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 11386 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a540" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a540 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a515 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a515\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 10861 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a515" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a515 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a531 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a531\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 11197 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a531" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a531 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a523 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a523\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 11029 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a523" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a523 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a539 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a539\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 11365 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a539" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a539 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a514 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a514\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 10840 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a514" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a514 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a530 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a530\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 11176 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a530" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a530 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a513 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a513\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 10819 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a513" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a513 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a529 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a529\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 11155 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a529" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a529 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a512 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a512\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 10798 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a512" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a512 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a528 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a528\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 11134 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a528" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a528 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a618 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a618\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 13024 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a618" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a618 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a634 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a634\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 13360 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a634" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a634 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a623 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a623\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 13129 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a623" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a623 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a631 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a631\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 13297 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a631" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a631 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a615 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a615\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 12961 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a615" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a615 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a639 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a639\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 13465 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a639" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a639 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a617 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a617\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 13003 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a617" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a617 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a633 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a633\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 13339 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a633" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a633 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a616 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a616\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 12982 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a616" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a616 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a632 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a632\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 13318 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a632" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a632 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a614 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a614\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 12940 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a614" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a614 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a630 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a630\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 13276 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a630" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a630 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a622 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a622\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 13108 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a622" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a622 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a638 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a638\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 13444 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a638" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a638 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a613 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a613\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 12919 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a613" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a613 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a629 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a629\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 13255 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a629" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a629 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a621 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a621\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 13087 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a621" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a621 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a637 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a637\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 13423 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a637" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a637 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a612 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a612\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 12898 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a612" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a612 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a628 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a628\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 13234 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a628" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a628 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a620 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a620\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 13066 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a620" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a620 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a636 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a636\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 13402 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a636" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a636 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a611 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a611\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 12877 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a611" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a611 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a627 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a627\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 13213 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a627" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a627 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a619 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a619\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 13045 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a619" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a619 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a635 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a635\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 13381 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a635" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a635 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a610 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a610\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 12856 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a610" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a610 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a626 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a626\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 13192 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a626" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a626 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a609 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a609\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 12835 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a609" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a609 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a625 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a625\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 13171 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a625" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a625 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a608 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a608\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 12814 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a608" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a608 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a624 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a624\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 13150 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a624" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a624 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a842 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a842\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 17728 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a842" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a842 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a858 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a858\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 18064 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a858" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a858 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a847 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a847\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 17833 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a847" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a847 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a855 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a855\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 18001 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a855" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a855 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a839 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a839\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 17665 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a839" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a839 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a863 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a863\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 18169 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a863" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a863 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a841 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a841\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 17707 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a841" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a841 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a857 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a857\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 18043 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a857" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a857 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a840 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a840\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 17686 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a840" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a840 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a856 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a856\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 18022 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a856" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a856 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a838 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a838\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 17644 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a838" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a838 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a854 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a854\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 17980 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a854" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a854 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a846 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a846\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 17812 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a846" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a846 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a862 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a862\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 18148 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a862" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a862 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a837 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a837\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 17623 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a837" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a837 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a853 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a853\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 17959 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a853" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a853 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a845 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a845\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 17791 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a845" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a845 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a861 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a861\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 18127 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a861" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a861 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a836 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a836\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 17602 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a836" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a836 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a852 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a852\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 17938 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a852" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a852 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a844 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a844\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 17770 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a844" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a844 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a860 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a860\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 18106 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a860" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a860 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a835 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a835\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 17581 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a835" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a835 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a851 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a851\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 17917 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a851" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a851 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a843 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a843\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 17749 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a843" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a843 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a859 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a859\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 18085 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a859" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a859 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a834 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a834\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 17560 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a834" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a834 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a850 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a850\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 17896 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a850" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a850 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a833 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a833\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 17539 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a833" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a833 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a849 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a849\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 17875 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a849" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a849 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a832 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a832\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 17518 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a832" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a832 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a848 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a848\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 17854 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a848" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a848 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a778 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a778\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 16384 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a778" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a778 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a794 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a794\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 16720 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a794" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a794 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a783 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a783\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 16489 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a783" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a783 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a791 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a791\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 16657 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a791" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a791 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a775 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a775\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 16321 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a775" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a775 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a799 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a799\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 16825 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a799" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a799 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a777 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a777\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 16363 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a777" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a777 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a793 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a793\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 16699 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a793" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a793 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a776 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a776\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 16342 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a776" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a776 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a792 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a792\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 16678 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a792" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a792 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a774 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a774\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 16300 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a774" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a774 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a790 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a790\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 16636 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a790" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a790 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a782 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a782\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 16468 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a782" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a782 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a798 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a798\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 16804 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a798" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a798 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a773 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a773\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 16279 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a773" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a773 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a789 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a789\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 16615 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a789" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a789 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a781 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a781\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 16447 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a781" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a781 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a797 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a797\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 16783 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a797" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a797 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a772 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a772\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 16258 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a772" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a772 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a788 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a788\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 16594 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a788" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a788 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a780 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a780\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 16426 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a780" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a780 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a796 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a796\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 16762 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a796" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a796 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a771 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a771\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 16237 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a771" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a771 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a787 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a787\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 16573 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a787" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a787 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a779 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a779\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 16405 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a779" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a779 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a795 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a795\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 16741 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a795" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a795 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a770 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a770\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 16216 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a770" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a770 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a786 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a786\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 16552 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a786" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a786 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a769 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a769\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 16195 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a769" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a769 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a785 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a785\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 16531 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a785" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a785 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a768 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a768\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 16174 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a768" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a768 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a784 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a784\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 16510 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a784" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a784 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a874 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a874\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 18400 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a874" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a874 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a890 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a890\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 18736 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a890" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a890 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a879 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a879\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 18505 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a879" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a879 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a887 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a887\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 18673 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a887" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a887 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a871 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a871\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 18337 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a871" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a871 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a895 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a895\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 18841 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a895" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a895 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a873 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a873\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 18379 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a873" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a873 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a889 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a889\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 18715 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a889" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a889 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a872 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a872\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 18358 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a872" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a872 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a888 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a888\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 18694 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a888" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a888 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a870 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a870\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 18316 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a870" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a870 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a886 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a886\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 18652 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a886" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a886 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a878 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a878\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 18484 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a878" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a878 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a894 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a894\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 18820 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a894" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a894 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a869 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a869\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 18295 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a869" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a869 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a885 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a885\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 18631 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a885" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a885 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a877 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a877\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 18463 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a877" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a877 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a893 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a893\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 18799 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a893" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a893 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a868 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a868\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 18274 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a868" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a868 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a884 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a884\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 18610 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a884" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a884 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a876 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a876\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 18442 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a876" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a876 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a892 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a892\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 18778 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a892" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a892 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a867 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a867\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 18253 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a867" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a867 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a883 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a883\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 18589 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a883" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a883 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a875 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a875\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 18421 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a875" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a875 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a891 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a891\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 18757 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a891" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a891 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a866 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a866\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 18232 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a866" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a866 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a882 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a882\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 18568 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a882" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a882 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a865 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a865\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 18211 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a865" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a865 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a881 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a881\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 18547 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a881" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a881 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a864 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a864\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 18190 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a864" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a864 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a880 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a880\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 18526 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a880" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a880 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a810 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a810\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 17056 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a810" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a810 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a826 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a826\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 17392 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a826" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a826 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a815 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a815\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 17161 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a815" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a815 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a823 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a823\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 17329 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a823" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a823 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a807 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a807\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 16993 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a807" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a807 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a831 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a831\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 17497 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a831" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a831 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a809 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a809\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 17035 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a809" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a809 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a825 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a825\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 17371 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a825" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a825 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a808 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a808\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 17014 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a808" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a808 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a824 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a824\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 17350 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a824" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a824 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a806 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a806\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 16972 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a806" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a806 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a822 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a822\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 17308 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a822" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a822 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a814 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a814\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 17140 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a814" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a814 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a830 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a830\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 17476 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a830" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a830 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a805 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a805\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 16951 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a805" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a805 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a821 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a821\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 17287 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a821" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a821 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a813 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a813\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 17119 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a813" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a813 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a829 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a829\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 17455 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a829" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a829 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a804 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a804\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 16930 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a804" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a804 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a820 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a820\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 17266 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a820" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a820 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a812 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a812\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 17098 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a812" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a812 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a828 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a828\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 17434 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a828" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a828 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a803 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a803\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 16909 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a803" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a803 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a819 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a819\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 17245 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a819" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a819 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a811 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a811\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 17077 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a811" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a811 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a827 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a827\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 17413 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a827" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a827 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a802 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a802\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 16888 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a802" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a802 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a818 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a818\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 17224 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a818" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a818 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a801 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a801\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 16867 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a801" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a801 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a817 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a817\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 17203 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a817" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a817 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a800 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a800\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 16846 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a800" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a800 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a816 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a816\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 17182 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a816" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a816 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a970 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a970\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 20416 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a970" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a970 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a986 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a986\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 20752 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a986" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a986 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a975 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a975\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 20521 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a975" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a975 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a983 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a983\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 20689 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a983" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a983 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a967 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a967\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 20353 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a967" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a967 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a991 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a991\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 20857 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a991" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a991 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a969 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a969\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 20395 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a969" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a969 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a985 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a985\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 20731 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a985" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a985 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a968 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a968\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 20374 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a968" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a968 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a984 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a984\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 20710 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a984" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a984 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a966 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a966\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 20332 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a966" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a966 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a982 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a982\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 20668 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a982" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a982 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a974 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a974\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 20500 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a974" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a974 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a990 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a990\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 20836 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a990" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a990 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a965 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a965\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 20311 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a965" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a965 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a981 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a981\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 20647 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a981" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a981 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a973 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a973\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 20479 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a973" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a973 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a989 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a989\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 20815 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a989" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a989 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a964 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a964\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 20290 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a964" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a964 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a980 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a980\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 20626 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a980" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a980 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a972 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a972\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 20458 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a972" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a972 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a988 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a988\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 20794 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a988" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a988 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a963 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a963\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 20269 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a963" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a963 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a979 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a979\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 20605 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a979" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a979 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a971 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a971\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 20437 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a971" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a971 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a987 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a987\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 20773 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a987" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a987 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a962 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a962\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 20248 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a962" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a962 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a978 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a978\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 20584 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a978" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a978 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a961 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a961\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 20227 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a961" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a961 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a977 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a977\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 20563 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a977" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a977 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a960 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a960\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 20206 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a960" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a960 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a976 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a976\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 20542 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a976" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a976 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a906 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a906\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 19072 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a906" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a906 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a922 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a922\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 19408 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a922" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a922 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a911 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a911\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 19177 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a911" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a911 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a919 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a919\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 19345 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a919" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a919 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a903 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a903\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 19009 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a903" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a903 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a927 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a927\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 19513 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a927" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a927 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a905 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a905\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 19051 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a905" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a905 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a921 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a921\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 19387 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a921" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a921 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a904 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a904\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 19030 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a904" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a904 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a920 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a920\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 19366 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a920" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a920 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a902 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a902\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 18988 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a902" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a902 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a918 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a918\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 19324 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a918" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a918 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a910 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a910\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 19156 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a910" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a910 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a926 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a926\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 19492 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a926" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a926 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a901 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a901\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 18967 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a901" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a901 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a917 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a917\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 19303 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a917" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a917 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a909 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a909\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 19135 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a909" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a909 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a925 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a925\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 19471 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a925" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a925 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a900 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a900\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 18946 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a900" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a900 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a916 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a916\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 19282 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a916" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a916 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a908 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a908\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 19114 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a908" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a908 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a924 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a924\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 19450 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a924" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a924 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a899 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a899\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 18925 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a899" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a899 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a915 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a915\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 19261 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a915" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a915 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a907 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a907\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 19093 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a907" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a907 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a923 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a923\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 19429 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a923" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a923 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a898 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a898\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 18904 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a898" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a898 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a914 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a914\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 19240 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a914" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a914 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a897 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a897\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 18883 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a897" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a897 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a913 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a913\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 19219 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a913" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a913 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a896 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a896\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 18862 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a896" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a896 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a912 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a912\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 19198 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a912" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a912 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1002 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1002\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 21088 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1002" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1002 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1018 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1018\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 21424 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1018" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1018 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1007 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1007\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 21193 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1007" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1007 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1015 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1015\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 21361 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1015" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1015 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a999 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a999\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 21025 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a999" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a999 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1023 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1023\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 21529 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1023" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1023 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1001 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1001\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 21067 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1001" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1001 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1017 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1017\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 21403 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1017" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1017 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1000 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1000\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 21046 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1000" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1000 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1016 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1016\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 21382 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1016" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1016 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a998 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a998\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 21004 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a998" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a998 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1014 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1014\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 21340 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1014" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1014 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1006 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1006\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 21172 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1006" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1006 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1022 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1022\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 21508 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1022" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1022 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a997 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a997\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 20983 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a997" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a997 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1013 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1013\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 21319 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1013" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1013 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1005 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1005\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 21151 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1005" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1005 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1021 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1021\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 21487 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1021" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1021 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a996 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a996\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 20962 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a996" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a996 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1012 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1012\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 21298 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1012" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1012 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1004 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1004\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 21130 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1004" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1004 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1020 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1020\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 21466 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1020" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1020 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a995 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a995\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 20941 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a995" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a995 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1011 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1011\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 21277 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1011" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1011 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1003 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1003\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 21109 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1003" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1003 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1019 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1019\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 21445 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1019" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1019 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a994 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a994\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 20920 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a994" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a994 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1010 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1010\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 21256 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1010" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1010 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a993 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a993\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 20899 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a993" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a993 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1009 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1009\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 21235 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1009" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1009 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a992 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a992\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 20878 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a992" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a992 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1008 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1008\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 21214 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a1008" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a1008 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a938 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a938\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 19744 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a938" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a938 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a954 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a954\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 20080 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a954" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a954 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a943 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a943\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 19849 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a943" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a943 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a951 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a951\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 20017 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a951" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a951 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a935 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a935\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 19681 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a935" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a935 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a959 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a959\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 20185 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a959" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a959 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a937 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a937\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 19723 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a937" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a937 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a953 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a953\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 20059 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a953" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a953 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a936 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a936\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 19702 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a936" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a936 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a952 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a952\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 20038 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a952" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a952 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a934 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a934\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 19660 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a934" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a934 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a950 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a950\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 19996 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a950" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a950 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a942 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a942\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 19828 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a942" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a942 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a958 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a958\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 20164 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a958" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a958 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a933 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a933\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 19639 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a933" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a933 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a949 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a949\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 19975 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a949" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a949 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a941 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a941\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 19807 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a941" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a941 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a957 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a957\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 20143 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a957" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a957 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a932 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a932\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 19618 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a932" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a932 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a948 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a948\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 19954 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a948" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a948 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a940 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a940\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 19786 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a940" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a940 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a956 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a956\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 20122 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a956" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a956 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a931 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a931\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 19597 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a931" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a931 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a947 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a947\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 19933 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a947" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a947 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a939 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a939\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 19765 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a939" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a939 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a955 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a955\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 20101 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a955" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a955 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a930 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a930\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 19576 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a930" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a930 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a946 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a946\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 19912 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a946" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a946 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a929 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a929\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 19555 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a929" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a929 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a945 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a945\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 19891 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a945" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a945 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a928 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a928\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 19534 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a928" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a928 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a944 " "Node \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a944\"" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_5jd1.tdf" 19870 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\|ram_block1a944" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5jd1:auto_generated|ram_block1a944 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_r:the_arquitetura_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[7\] " "Node \"arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_r:the_arquitetura_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[7\]\"" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_9tl1.tdf" 35 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_r:the_arquitetura_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[7\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|arquitetura_jtag_uart_0_scfifo_r:the_arquitetura_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|q_b[7] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_r:the_arquitetura_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[6\] " "Node \"arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_r:the_arquitetura_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[6\]\"" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_9tl1.tdf" 35 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_r:the_arquitetura_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[6\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|arquitetura_jtag_uart_0_scfifo_r:the_arquitetura_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|q_b[6] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_r:the_arquitetura_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[5\] " "Node \"arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_r:the_arquitetura_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[5\]\"" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_9tl1.tdf" 35 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_r:the_arquitetura_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[5\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|arquitetura_jtag_uart_0_scfifo_r:the_arquitetura_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|q_b[5] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_r:the_arquitetura_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[4\] " "Node \"arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_r:the_arquitetura_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[4\]\"" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_9tl1.tdf" 35 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_r:the_arquitetura_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[4\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|arquitetura_jtag_uart_0_scfifo_r:the_arquitetura_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|q_b[4] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_r:the_arquitetura_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[3\] " "Node \"arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_r:the_arquitetura_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[3\]\"" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_9tl1.tdf" 35 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_r:the_arquitetura_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[3\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|arquitetura_jtag_uart_0_scfifo_r:the_arquitetura_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|q_b[3] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_r:the_arquitetura_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[2\] " "Node \"arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_r:the_arquitetura_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[2\]\"" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_9tl1.tdf" 35 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_r:the_arquitetura_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[2\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|arquitetura_jtag_uart_0_scfifo_r:the_arquitetura_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|q_b[2] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_r:the_arquitetura_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[1\] " "Node \"arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_r:the_arquitetura_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[1\]\"" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_9tl1.tdf" 35 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_r:the_arquitetura_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[1\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|arquitetura_jtag_uart_0_scfifo_r:the_arquitetura_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|q_b[1] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_r:the_arquitetura_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[0\] " "Node \"arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_r:the_arquitetura_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[0\]\"" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "D:/aulas/SO2/projeto_final/to_fpga/db/altsyncram_9tl1.tdf" 35 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_r:the_arquitetura_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[0\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arquitetura:U0|arquitetura_jtag_uart_0:jtag_uart_0|arquitetura_jtag_uart_0_scfifo_r:the_arquitetura_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|q_b[0] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477938948649 ""}  } {  } 0 170057 "List of RAM cells constrained to %1!s! locations" 0 0 "Quartus II" 0 -1 1477938948649 ""}  } { { "c:/altera/13.0sp1/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "D:/aulas/SO2/projeto_final/to_fpga/" "MEM" } }  } 0 170048 "Selected device has %1!d! RAM location(s) of type %2!s!.  However, the current design needs more than %1!d! to successfully fit" 0 0 "Fitter" 0 -1 1477938948649 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1477938949042 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.03 " "Total time spent on timing analysis during the Fitter is 0.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1477938949052 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1477938959235 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1477938959270 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1477938959273 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/aulas/SO2/projeto_final/to_fpga/output_files/toFPGA.fit.smsg " "Generated suppressed messages file D:/aulas/SO2/projeto_final/to_fpga/output_files/toFPGA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1477938960598 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 417 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was unsuccessful. 2 errors, 417 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "743 " "Peak virtual memory: 743 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1477938960919 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 31 16:36:00 2016 " "Processing ended: Mon Oct 31 16:36:00 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1477938960919 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1477938960919 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1477938960919 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1477938960919 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 448 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 448 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1477938961976 ""}
