
*** Running vivado
    with args -log DD2_FP_Biquad.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source DD2_FP_Biquad.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source DD2_FP_Biquad.tcl -notrace
Command: synth_design -top DD2_FP_Biquad -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3596 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 344.348 ; gain = 94.633
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DD2_FP_Biquad' [C:/Users/s_evm/workspace/project_adder.xpr/DD_2_FP_Biquad/DD_2_FP_Biquad.srcs/sources_1/new/DD2_FP_Biquad.vhd:56]
INFO: [Synth 8-638] synthesizing module 'DD2_FP_Adder' [C:/Users/s_evm/workspace/project_adder.xpr/DD_2_FP_Biquad/DD_2_FP_Biquad.srcs/sources_1/imports/new/adder.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'DD2_FP_Adder' (1#1) [C:/Users/s_evm/workspace/project_adder.xpr/DD_2_FP_Biquad/DD_2_FP_Biquad.srcs/sources_1/imports/new/adder.vhd:15]
INFO: [Synth 8-638] synthesizing module 'DD2_FP_Multiplier' [C:/Users/s_evm/workspace/project_adder.xpr/DD_2_FP_Biquad/DD_2_FP_Biquad.srcs/sources_1/imports/new/DD2_FP_Multiplier.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element A_mantisse_reg was removed.  [C:/Users/s_evm/workspace/project_adder.xpr/DD_2_FP_Biquad/DD_2_FP_Biquad.srcs/sources_1/imports/new/DD2_FP_Multiplier.vhd:93]
WARNING: [Synth 8-6014] Unused sequential element A_exponent_reg was removed.  [C:/Users/s_evm/workspace/project_adder.xpr/DD_2_FP_Biquad/DD_2_FP_Biquad.srcs/sources_1/imports/new/DD2_FP_Multiplier.vhd:94]
WARNING: [Synth 8-6014] Unused sequential element A_sign_reg was removed.  [C:/Users/s_evm/workspace/project_adder.xpr/DD_2_FP_Biquad/DD_2_FP_Biquad.srcs/sources_1/imports/new/DD2_FP_Multiplier.vhd:95]
WARNING: [Synth 8-6014] Unused sequential element B_mantisse_reg was removed.  [C:/Users/s_evm/workspace/project_adder.xpr/DD_2_FP_Biquad/DD_2_FP_Biquad.srcs/sources_1/imports/new/DD2_FP_Multiplier.vhd:96]
WARNING: [Synth 8-6014] Unused sequential element B_exponent_reg was removed.  [C:/Users/s_evm/workspace/project_adder.xpr/DD_2_FP_Biquad/DD_2_FP_Biquad.srcs/sources_1/imports/new/DD2_FP_Multiplier.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element B_sign_reg was removed.  [C:/Users/s_evm/workspace/project_adder.xpr/DD_2_FP_Biquad/DD_2_FP_Biquad.srcs/sources_1/imports/new/DD2_FP_Multiplier.vhd:98]
WARNING: [Synth 8-6014] Unused sequential element result_exponent_reg was removed.  [C:/Users/s_evm/workspace/project_adder.xpr/DD_2_FP_Biquad/DD_2_FP_Biquad.srcs/sources_1/imports/new/DD2_FP_Multiplier.vhd:102]
WARNING: [Synth 8-6014] Unused sequential element result_mantisse_reg was removed.  [C:/Users/s_evm/workspace/project_adder.xpr/DD_2_FP_Biquad/DD_2_FP_Biquad.srcs/sources_1/imports/new/DD2_FP_Multiplier.vhd:103]
WARNING: [Synth 8-6014] Unused sequential element result_sign_reg was removed.  [C:/Users/s_evm/workspace/project_adder.xpr/DD_2_FP_Biquad/DD_2_FP_Biquad.srcs/sources_1/imports/new/DD2_FP_Multiplier.vhd:104]
WARNING: [Synth 8-6014] Unused sequential element aux2_reg was removed.  [C:/Users/s_evm/workspace/project_adder.xpr/DD_2_FP_Biquad/DD_2_FP_Biquad.srcs/sources_1/imports/new/DD2_FP_Multiplier.vhd:111]
WARNING: [Synth 8-6014] Unused sequential element aux_reg was removed.  [C:/Users/s_evm/workspace/project_adder.xpr/DD_2_FP_Biquad/DD_2_FP_Biquad.srcs/sources_1/imports/new/DD2_FP_Multiplier.vhd:116]
WARNING: [Synth 8-6014] Unused sequential element exponent_sum_reg was removed.  [C:/Users/s_evm/workspace/project_adder.xpr/DD_2_FP_Biquad/DD_2_FP_Biquad.srcs/sources_1/imports/new/DD2_FP_Multiplier.vhd:123]
INFO: [Synth 8-256] done synthesizing module 'DD2_FP_Multiplier' (2#1) [C:/Users/s_evm/workspace/project_adder.xpr/DD_2_FP_Biquad/DD_2_FP_Biquad.srcs/sources_1/imports/new/DD2_FP_Multiplier.vhd:46]
INFO: [Synth 8-226] default block is never used [C:/Users/s_evm/workspace/project_adder.xpr/DD_2_FP_Biquad/DD_2_FP_Biquad.srcs/sources_1/new/DD2_FP_Biquad.vhd:135]
INFO: [Synth 8-226] default block is never used [C:/Users/s_evm/workspace/project_adder.xpr/DD_2_FP_Biquad/DD_2_FP_Biquad.srcs/sources_1/new/DD2_FP_Biquad.vhd:145]
INFO: [Synth 8-226] default block is never used [C:/Users/s_evm/workspace/project_adder.xpr/DD_2_FP_Biquad/DD_2_FP_Biquad.srcs/sources_1/new/DD2_FP_Biquad.vhd:202]
INFO: [Synth 8-226] default block is never used [C:/Users/s_evm/workspace/project_adder.xpr/DD_2_FP_Biquad/DD_2_FP_Biquad.srcs/sources_1/new/DD2_FP_Biquad.vhd:238]
WARNING: [Synth 8-6014] Unused sequential element sum_result_2_reg was removed.  [C:/Users/s_evm/workspace/project_adder.xpr/DD_2_FP_Biquad/DD_2_FP_Biquad.srcs/sources_1/new/DD2_FP_Biquad.vhd:190]
WARNING: [Synth 8-3848] Net start in module/entity DD2_FP_Biquad does not have driver. [C:/Users/s_evm/workspace/project_adder.xpr/DD_2_FP_Biquad/DD_2_FP_Biquad.srcs/sources_1/new/DD2_FP_Biquad.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'DD2_FP_Biquad' (3#1) [C:/Users/s_evm/workspace/project_adder.xpr/DD_2_FP_Biquad/DD_2_FP_Biquad.srcs/sources_1/new/DD2_FP_Biquad.vhd:56]
WARNING: [Synth 8-3331] design DD2_FP_Biquad has unconnected port start
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 385.805 ; gain = 136.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 385.805 ; gain = 136.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 385.805 ; gain = 136.090
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/s_evm/workspace/project_adder.xpr/DD_2_FP_Biquad/DD_2_FP_Biquad.srcs/sources_1/imports/new/adder.vhd:70]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/s_evm/workspace/project_adder.xpr/DD_2_FP_Biquad/DD_2_FP_Biquad.srcs/sources_1/imports/new/adder.vhd:70]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'DD2_FP_Adder'
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/s_evm/workspace/project_adder.xpr/DD_2_FP_Biquad/DD_2_FP_Biquad.srcs/sources_1/imports/new/DD2_FP_Multiplier.vhd:111]
INFO: [Synth 8-5544] ROM "result_exponent" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'var_out_Reg_T2_reg[31:0]' into 'var_in_Reg_T2_reg[31:0]' [C:/Users/s_evm/workspace/project_adder.xpr/DD_2_FP_Biquad/DD_2_FP_Biquad.srcs/sources_1/new/DD2_FP_Biquad.vhd:141]
WARNING: [Synth 8-6014] Unused sequential element var_out_Reg_T2_reg was removed.  [C:/Users/s_evm/workspace/project_adder.xpr/DD_2_FP_Biquad/DD_2_FP_Biquad.srcs/sources_1/new/DD2_FP_Biquad.vhd:141]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'DD2_FP_Biquad'
INFO: [Synth 8-5544] ROM "var_in_Reg_T2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE2 |                              011 |                              011
                 iSTATE3 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'DD2_FP_Adder'
WARNING: [Synth 8-327] inferring latch for variable 'overflow_reg' [C:/Users/s_evm/workspace/project_adder.xpr/DD_2_FP_Biquad/DD_2_FP_Biquad.srcs/sources_1/imports/new/DD2_FP_Multiplier.vhd:89]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE2 |                              011 |                              011
                 iSTATE3 |                              100 |                              100
                 iSTATE4 |                              101 |                              101
                 iSTATE5 |                              110 |                              110
                 iSTATE6 |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'DD2_FP_Biquad'
WARNING: [Synth 8-327] inferring latch for variable 'done_reg' [C:/Users/s_evm/workspace/project_adder.xpr/DD_2_FP_Biquad/DD_2_FP_Biquad.srcs/sources_1/new/DD2_FP_Biquad.vhd:131]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 441.637 ; gain = 191.922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 24    
	   4 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 14    
	               25 Bit    Registers := 3     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 5     
	   8 Input     32 Bit        Muxes := 4     
	   2 Input     25 Bit        Muxes := 49    
	   5 Input     25 Bit        Muxes := 3     
	   5 Input     23 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 45    
	   5 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 139   
	   5 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DD2_FP_Biquad 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 12    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 5     
	   8 Input     32 Bit        Muxes := 4     
	   9 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 20    
	   8 Input      1 Bit        Muxes := 16    
Module DD2_FP_Adder 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 24    
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               25 Bit    Registers := 3     
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 49    
	   5 Input     25 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 45    
	   5 Input      9 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 116   
	   5 Input      1 Bit        Muxes := 7     
Module DD2_FP_Multiplier 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     23 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/s_evm/workspace/project_adder.xpr/DD_2_FP_Biquad/DD_2_FP_Biquad.srcs/sources_1/imports/new/DD2_FP_Multiplier.vhd:111]
DSP Report: Generating DSP multiplier/multOp, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP multiplier/multOp.
DSP Report: operator multiplier/multOp is absorbed into DSP multiplier/multOp.
DSP Report: operator multiplier/multOp is absorbed into DSP multiplier/multOp.
DSP Report: Generating DSP multiplier/multOp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplier/multOp is absorbed into DSP multiplier/multOp.
DSP Report: operator multiplier/multOp is absorbed into DSP multiplier/multOp.
WARNING: [Synth 8-3331] design DD2_FP_Biquad has unconnected port start
INFO: [Synth 8-3886] merging instance 'var_in_Reg_T2_reg[0]' (FDE) to 'var_in_Reg_T2_reg[1]'
INFO: [Synth 8-3886] merging instance 'var_in_Reg_T2_reg[1]' (FDE) to 'var_in_Reg_T2_reg[2]'
INFO: [Synth 8-3886] merging instance 'var_in_Reg_T2_reg[2]' (FDE) to 'var_in_Reg_T2_reg[3]'
INFO: [Synth 8-3886] merging instance 'var_in_Reg_T2_reg[3]' (FDE) to 'var_in_Reg_T2_reg[4]'
INFO: [Synth 8-3886] merging instance 'var_in_Reg_T2_reg[4]' (FDE) to 'var_in_Reg_T2_reg[5]'
INFO: [Synth 8-3886] merging instance 'var_in_Reg_T2_reg[5]' (FDE) to 'var_in_Reg_T2_reg[6]'
INFO: [Synth 8-3886] merging instance 'var_in_Reg_T2_reg[6]' (FDE) to 'var_in_Reg_T2_reg[7]'
INFO: [Synth 8-3886] merging instance 'var_in_Reg_T2_reg[7]' (FDE) to 'var_in_Reg_T2_reg[8]'
INFO: [Synth 8-3886] merging instance 'var_in_Reg_T2_reg[8]' (FDE) to 'var_in_Reg_T2_reg[9]'
INFO: [Synth 8-3886] merging instance 'var_in_Reg_T2_reg[9]' (FDE) to 'var_in_Reg_T2_reg[10]'
INFO: [Synth 8-3886] merging instance 'var_in_Reg_T2_reg[10]' (FDE) to 'var_in_Reg_T2_reg[11]'
INFO: [Synth 8-3886] merging instance 'var_in_Reg_T2_reg[11]' (FDE) to 'var_in_Reg_T2_reg[12]'
INFO: [Synth 8-3886] merging instance 'var_in_Reg_T2_reg[12]' (FDE) to 'var_in_Reg_T2_reg[13]'
INFO: [Synth 8-3886] merging instance 'var_in_Reg_T2_reg[13]' (FDE) to 'var_in_Reg_T2_reg[14]'
INFO: [Synth 8-3886] merging instance 'var_in_Reg_T2_reg[14]' (FDE) to 'var_in_Reg_T2_reg[15]'
INFO: [Synth 8-3886] merging instance 'var_in_Reg_T2_reg[15]' (FDE) to 'var_in_Reg_T2_reg[16]'
INFO: [Synth 8-3886] merging instance 'var_in_Reg_T2_reg[16]' (FDE) to 'var_in_Reg_T2_reg[17]'
INFO: [Synth 8-3886] merging instance 'var_in_Reg_T2_reg[17]' (FDE) to 'var_in_Reg_T2_reg[18]'
INFO: [Synth 8-3886] merging instance 'var_in_Reg_T2_reg[18]' (FDE) to 'var_in_Reg_T2_reg[19]'
INFO: [Synth 8-3886] merging instance 'var_in_Reg_T2_reg[19]' (FDE) to 'var_in_Reg_T2_reg[20]'
INFO: [Synth 8-3886] merging instance 'var_in_Reg_T2_reg[20]' (FDE) to 'var_in_Reg_T2_reg[21]'
INFO: [Synth 8-3886] merging instance 'var_in_Reg_T2_reg[21]' (FDE) to 'var_in_Reg_T2_reg[22]'
INFO: [Synth 8-3886] merging instance 'var_in_Reg_T2_reg[22]' (FDE) to 'var_in_Reg_T2_reg[23]'
INFO: [Synth 8-3886] merging instance 'var_in_Reg_T2_reg[31]' (FDE) to 'var_in_Reg_T2_reg[23]'
INFO: [Synth 8-3886] merging instance 'var_in_Reg_T2_reg[29]' (FDE) to 'var_in_Reg_T2_reg[23]'
INFO: [Synth 8-3886] merging instance 'var_in_Reg_T2_reg[30]' (FDE) to 'var_in_Reg_T2_reg[23]'
INFO: [Synth 8-3886] merging instance 'var_in_Reg_T2_reg[28]' (FDE) to 'var_in_Reg_T2_reg[23]'
INFO: [Synth 8-3886] merging instance 'var_in_Reg_T2_reg[27]' (FDE) to 'var_in_Reg_T2_reg[23]'
INFO: [Synth 8-3886] merging instance 'var_in_Reg_T2_reg[26]' (FDE) to 'var_in_Reg_T2_reg[23]'
INFO: [Synth 8-3886] merging instance 'var_in_Reg_T2_reg[25]' (FDE) to 'var_in_Reg_T2_reg[23]'
INFO: [Synth 8-3886] merging instance 'var_in_Reg_T2_reg[24]' (FDE) to 'var_in_Reg_T2_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adder/B_mantissa_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adder/A_mantissa_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (done_reg)
WARNING: [Synth 8-3332] Sequential element (adder/A_mantissa_reg[24]) is unused and will be removed from module DD2_FP_Biquad.
WARNING: [Synth 8-3332] Sequential element (adder/B_mantissa_reg[24]) is unused and will be removed from module DD2_FP_Biquad.
WARNING: [Synth 8-3332] Sequential element (multiplier/overflow_reg) is unused and will be removed from module DD2_FP_Biquad.
WARNING: [Synth 8-3332] Sequential element (done_reg) is unused and will be removed from module DD2_FP_Biquad.
WARNING: [Synth 8-3332] Sequential element (mul_a_reg[16]) is unused and will be removed from module DD2_FP_Biquad.
WARNING: [Synth 8-3332] Sequential element (mul_a_reg[15]) is unused and will be removed from module DD2_FP_Biquad.
WARNING: [Synth 8-3332] Sequential element (mul_a_reg[14]) is unused and will be removed from module DD2_FP_Biquad.
WARNING: [Synth 8-3332] Sequential element (mul_a_reg[13]) is unused and will be removed from module DD2_FP_Biquad.
WARNING: [Synth 8-3332] Sequential element (mul_a_reg[12]) is unused and will be removed from module DD2_FP_Biquad.
WARNING: [Synth 8-3332] Sequential element (mul_a_reg[11]) is unused and will be removed from module DD2_FP_Biquad.
WARNING: [Synth 8-3332] Sequential element (mul_a_reg[10]) is unused and will be removed from module DD2_FP_Biquad.
WARNING: [Synth 8-3332] Sequential element (mul_a_reg[9]) is unused and will be removed from module DD2_FP_Biquad.
WARNING: [Synth 8-3332] Sequential element (mul_a_reg[8]) is unused and will be removed from module DD2_FP_Biquad.
WARNING: [Synth 8-3332] Sequential element (mul_a_reg[7]) is unused and will be removed from module DD2_FP_Biquad.
WARNING: [Synth 8-3332] Sequential element (mul_a_reg[6]) is unused and will be removed from module DD2_FP_Biquad.
WARNING: [Synth 8-3332] Sequential element (mul_a_reg[5]) is unused and will be removed from module DD2_FP_Biquad.
WARNING: [Synth 8-3332] Sequential element (mul_a_reg[4]) is unused and will be removed from module DD2_FP_Biquad.
WARNING: [Synth 8-3332] Sequential element (mul_a_reg[3]) is unused and will be removed from module DD2_FP_Biquad.
WARNING: [Synth 8-3332] Sequential element (mul_a_reg[2]) is unused and will be removed from module DD2_FP_Biquad.
WARNING: [Synth 8-3332] Sequential element (mul_a_reg[1]) is unused and will be removed from module DD2_FP_Biquad.
WARNING: [Synth 8-3332] Sequential element (mul_a_reg[0]) is unused and will be removed from module DD2_FP_Biquad.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 626.223 ; gain = 376.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|DD2_FP_Biquad     | A*B2           | 25     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|DD2_FP_Multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 626.223 ; gain = 376.508
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 626.223 ; gain = 376.508
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 626.223 ; gain = 376.508
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 626.223 ; gain = 376.508
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 626.223 ; gain = 376.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 626.223 ; gain = 376.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 626.223 ; gain = 376.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 626.223 ; gain = 376.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    23|
|3     |DSP48E1 |     2|
|4     |LUT2    |    84|
|5     |LUT3    |   126|
|6     |LUT4    |   175|
|7     |LUT5    |   152|
|8     |LUT6    |   420|
|9     |FDCE    |    72|
|10    |FDRE    |   436|
|11    |IBUF    |   194|
|12    |OBUF    |    33|
|13    |OBUFT   |     1|
+------+--------+------+

Report Instance Areas: 
+------+-------------+------------------+------+
|      |Instance     |Module            |Cells |
+------+-------------+------------------+------+
|1     |top          |                  |  1719|
|2     |  adder      |DD2_FP_Adder      |   858|
|3     |  multiplier |DD2_FP_Multiplier |   139|
+------+-------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 626.223 ; gain = 376.508
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 41 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 626.223 ; gain = 376.508
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 626.223 ; gain = 376.508
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 219 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
65 Infos, 41 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 648.902 ; gain = 410.711
INFO: [Common 17-1381] The checkpoint 'C:/Users/s_evm/workspace/project_adder.xpr/DD_2_FP_Biquad/DD_2_FP_Biquad.runs/synth_1/DD2_FP_Biquad.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file DD2_FP_Biquad_utilization_synth.rpt -pb DD2_FP_Biquad_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 648.902 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Dec 14 11:41:01 2017...
