/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|* DAG Instruction Selector for the ARM target                                *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/

// *** NOTE: This file is #included into the middle of the target
// *** instruction selector class.  These functions are really methods.

// The main instruction selector code.
SDNode *SelectCode(SDNode *N) {
  // Some target values are emitted as 2 bytes, TARGET_VAL handles
  // this.
  #define TARGET_VAL(X) X & 255, unsigned(X) >> 8
  static const unsigned char MatcherTable[] = {
/*0*/       OPC_SwitchOpcode /*159 cases */, 123|128,72/*9339*/, TARGET_VAL(ISD::ADD),// ->9344
/*5*/         OPC_Scope, 65, /*->72*/ // 49 children in Scope
/*7*/           OPC_RecordChild0, // #0 = $acc
/*8*/           OPC_MoveChild1,
/*9*/           OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*12*/          OPC_MoveChild0,
/*13*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*16*/          OPC_MoveChild0,
/*17*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*20*/          OPC_RecordChild0, // #1 = $a
/*21*/          OPC_CheckChild1Integer, 16, 
/*23*/          OPC_CheckChild1Type, MVT::i32,
/*25*/          OPC_MoveParent,
/*26*/          OPC_CheckChild1Integer, 16, 
/*28*/          OPC_CheckChild1Type, MVT::i32,
/*30*/          OPC_MoveParent,
/*31*/          OPC_MoveChild1,
/*32*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*35*/          OPC_MoveChild0,
/*36*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*39*/          OPC_RecordChild0, // #2 = $b
/*40*/          OPC_CheckChild1Integer, 16, 
/*42*/          OPC_CheckChild1Type, MVT::i32,
/*44*/          OPC_MoveParent,
/*45*/          OPC_CheckChild1Integer, 16, 
/*47*/          OPC_CheckChild1Type, MVT::i32,
/*49*/          OPC_MoveParent,
/*50*/          OPC_MoveParent,
/*51*/          OPC_CheckType, MVT::i32,
/*53*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*55*/          OPC_EmitInteger, MVT::i32, 14, 
/*58*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABB), 0,
                    MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32))) - Complexity = 38
                // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*72*/        /*Scope*/ 65, /*->138*/
/*73*/          OPC_MoveChild0,
/*74*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*77*/          OPC_MoveChild0,
/*78*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*81*/          OPC_MoveChild0,
/*82*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*85*/          OPC_RecordChild0, // #0 = $a
/*86*/          OPC_CheckChild1Integer, 16, 
/*88*/          OPC_CheckChild1Type, MVT::i32,
/*90*/          OPC_MoveParent,
/*91*/          OPC_CheckChild1Integer, 16, 
/*93*/          OPC_CheckChild1Type, MVT::i32,
/*95*/          OPC_MoveParent,
/*96*/          OPC_MoveChild1,
/*97*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*100*/         OPC_MoveChild0,
/*101*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*104*/         OPC_RecordChild0, // #1 = $b
/*105*/         OPC_CheckChild1Integer, 16, 
/*107*/         OPC_CheckChild1Type, MVT::i32,
/*109*/         OPC_MoveParent,
/*110*/         OPC_CheckChild1Integer, 16, 
/*112*/         OPC_CheckChild1Type, MVT::i32,
/*114*/         OPC_MoveParent,
/*115*/         OPC_MoveParent,
/*116*/         OPC_RecordChild1, // #2 = $acc
/*117*/         OPC_CheckType, MVT::i32,
/*119*/         OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*121*/         OPC_EmitInteger, MVT::i32, 14, 
/*124*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*127*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABB), 0,
                    MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), GPR:i32:$acc) - Complexity = 38
                // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*138*/       /*Scope*/ 33|128,2/*289*/, /*->429*/
/*140*/         OPC_RecordChild0, // #0 = $Rn
/*141*/         OPC_MoveChild1,
/*142*/         OPC_Scope, 46, /*->190*/ // 6 children in Scope
/*144*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*147*/           OPC_MoveChild0,
/*148*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*151*/           OPC_RecordChild0, // #1 = $Rm
/*152*/           OPC_RecordChild1, // #2 = $rot
/*153*/           OPC_MoveChild1,
/*154*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*157*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*159*/           OPC_CheckType, MVT::i32,
/*161*/           OPC_MoveParent,
/*162*/           OPC_MoveParent,
/*163*/           OPC_MoveParent,
/*164*/           OPC_CheckType, MVT::i32,
/*166*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*168*/           OPC_EmitConvertToTarget, 2,
/*170*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*173*/           OPC_EmitInteger, MVT::i32, 14, 
/*176*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*179*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$Rn, (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32)) - Complexity = 34
                  // Dst: (UXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*190*/         /*Scope*/ 47, /*->238*/
/*191*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*195*/           OPC_MoveChild0,
/*196*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*199*/           OPC_RecordChild0, // #1 = $Rm
/*200*/           OPC_RecordChild1, // #2 = $rot
/*201*/           OPC_MoveChild1,
/*202*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*205*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*207*/           OPC_CheckType, MVT::i32,
/*209*/           OPC_MoveParent,
/*210*/           OPC_MoveParent,
/*211*/           OPC_MoveParent,
/*212*/           OPC_CheckType, MVT::i32,
/*214*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*216*/           OPC_EmitConvertToTarget, 2,
/*218*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*221*/           OPC_EmitInteger, MVT::i32, 14, 
/*224*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*227*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$Rn, (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32)) - Complexity = 34
                  // Dst: (UXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*238*/         /*Scope*/ 46, /*->285*/
/*239*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*242*/           OPC_MoveChild0,
/*243*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*246*/           OPC_RecordChild0, // #1 = $Rm
/*247*/           OPC_RecordChild1, // #2 = $rot
/*248*/           OPC_MoveChild1,
/*249*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*252*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*254*/           OPC_CheckType, MVT::i32,
/*256*/           OPC_MoveParent,
/*257*/           OPC_MoveParent,
/*258*/           OPC_MoveParent,
/*259*/           OPC_CheckType, MVT::i32,
/*261*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*263*/           OPC_EmitConvertToTarget, 2,
/*265*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*268*/           OPC_EmitInteger, MVT::i32, 14, 
/*271*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*274*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32)) - Complexity = 34
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*285*/         /*Scope*/ 47, /*->333*/
/*286*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*290*/           OPC_MoveChild0,
/*291*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*294*/           OPC_RecordChild0, // #1 = $Rm
/*295*/           OPC_RecordChild1, // #2 = $rot
/*296*/           OPC_MoveChild1,
/*297*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*300*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*302*/           OPC_CheckType, MVT::i32,
/*304*/           OPC_MoveParent,
/*305*/           OPC_MoveParent,
/*306*/           OPC_MoveParent,
/*307*/           OPC_CheckType, MVT::i32,
/*309*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*311*/           OPC_EmitConvertToTarget, 2,
/*313*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*316*/           OPC_EmitInteger, MVT::i32, 14, 
/*319*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*322*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32)) - Complexity = 34
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*333*/         /*Scope*/ 46, /*->380*/
/*334*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*337*/           OPC_MoveChild0,
/*338*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*341*/           OPC_RecordChild0, // #1 = $Rm
/*342*/           OPC_RecordChild1, // #2 = $rot
/*343*/           OPC_MoveChild1,
/*344*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*347*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*349*/           OPC_CheckType, MVT::i32,
/*351*/           OPC_MoveParent,
/*352*/           OPC_MoveParent,
/*353*/           OPC_MoveParent,
/*354*/           OPC_CheckType, MVT::i32,
/*356*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*358*/           OPC_EmitConvertToTarget, 2,
/*360*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*363*/           OPC_EmitInteger, MVT::i32, 14, 
/*366*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*369*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32)) - Complexity = 34
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*380*/         /*Scope*/ 47, /*->428*/
/*381*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*385*/           OPC_MoveChild0,
/*386*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*389*/           OPC_RecordChild0, // #1 = $Rm
/*390*/           OPC_RecordChild1, // #2 = $rot
/*391*/           OPC_MoveChild1,
/*392*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*395*/           OPC_CheckPredicate, 1, // Predicate_imm8_or_16
/*397*/           OPC_CheckType, MVT::i32,
/*399*/           OPC_MoveParent,
/*400*/           OPC_MoveParent,
/*401*/           OPC_MoveParent,
/*402*/           OPC_CheckType, MVT::i32,
/*404*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*406*/           OPC_EmitConvertToTarget, 2,
/*408*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*411*/           OPC_EmitInteger, MVT::i32, 14, 
/*414*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*417*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), 65535:i32)) - Complexity = 34
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*428*/         0, /*End of Scope*/
/*429*/       /*Scope*/ 38|128,2/*294*/, /*->725*/
/*431*/         OPC_MoveChild0,
/*432*/         OPC_Scope, 47, /*->481*/ // 6 children in Scope
/*434*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*437*/           OPC_MoveChild0,
/*438*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*441*/           OPC_RecordChild0, // #0 = $Rm
/*442*/           OPC_RecordChild1, // #1 = $rot
/*443*/           OPC_MoveChild1,
/*444*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*447*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*449*/           OPC_CheckType, MVT::i32,
/*451*/           OPC_MoveParent,
/*452*/           OPC_MoveParent,
/*453*/           OPC_MoveParent,
/*454*/           OPC_RecordChild1, // #2 = $Rn
/*455*/           OPC_CheckType, MVT::i32,
/*457*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*459*/           OPC_EmitConvertToTarget, 1,
/*461*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*464*/           OPC_EmitInteger, MVT::i32, 14, 
/*467*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*470*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32), GPR:i32:$Rn) - Complexity = 34
                  // Dst: (UXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*481*/         /*Scope*/ 48, /*->530*/
/*482*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*486*/           OPC_MoveChild0,
/*487*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*490*/           OPC_RecordChild0, // #0 = $Rm
/*491*/           OPC_RecordChild1, // #1 = $rot
/*492*/           OPC_MoveChild1,
/*493*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*496*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*498*/           OPC_CheckType, MVT::i32,
/*500*/           OPC_MoveParent,
/*501*/           OPC_MoveParent,
/*502*/           OPC_MoveParent,
/*503*/           OPC_RecordChild1, // #2 = $Rn
/*504*/           OPC_CheckType, MVT::i32,
/*506*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*508*/           OPC_EmitConvertToTarget, 1,
/*510*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*513*/           OPC_EmitInteger, MVT::i32, 14, 
/*516*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*519*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32), GPR:i32:$Rn) - Complexity = 34
                  // Dst: (UXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*530*/         /*Scope*/ 47, /*->578*/
/*531*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*534*/           OPC_MoveChild0,
/*535*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*538*/           OPC_RecordChild0, // #0 = $Rm
/*539*/           OPC_RecordChild1, // #1 = $rot
/*540*/           OPC_MoveChild1,
/*541*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*544*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*546*/           OPC_CheckType, MVT::i32,
/*548*/           OPC_MoveParent,
/*549*/           OPC_MoveParent,
/*550*/           OPC_MoveParent,
/*551*/           OPC_RecordChild1, // #2 = $Rn
/*552*/           OPC_CheckType, MVT::i32,
/*554*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*556*/           OPC_EmitConvertToTarget, 1,
/*558*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*561*/           OPC_EmitInteger, MVT::i32, 14, 
/*564*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*567*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32), rGPR:i32:$Rn) - Complexity = 34
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*578*/         /*Scope*/ 48, /*->627*/
/*579*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*583*/           OPC_MoveChild0,
/*584*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*587*/           OPC_RecordChild0, // #0 = $Rm
/*588*/           OPC_RecordChild1, // #1 = $rot
/*589*/           OPC_MoveChild1,
/*590*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*593*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*595*/           OPC_CheckType, MVT::i32,
/*597*/           OPC_MoveParent,
/*598*/           OPC_MoveParent,
/*599*/           OPC_MoveParent,
/*600*/           OPC_RecordChild1, // #2 = $Rn
/*601*/           OPC_CheckType, MVT::i32,
/*603*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*605*/           OPC_EmitConvertToTarget, 1,
/*607*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*610*/           OPC_EmitInteger, MVT::i32, 14, 
/*613*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*616*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32), rGPR:i32:$Rn) - Complexity = 34
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*627*/         /*Scope*/ 47, /*->675*/
/*628*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*631*/           OPC_MoveChild0,
/*632*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*635*/           OPC_RecordChild0, // #0 = $Rm
/*636*/           OPC_RecordChild1, // #1 = $rot
/*637*/           OPC_MoveChild1,
/*638*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*641*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*643*/           OPC_CheckType, MVT::i32,
/*645*/           OPC_MoveParent,
/*646*/           OPC_MoveParent,
/*647*/           OPC_MoveParent,
/*648*/           OPC_RecordChild1, // #2 = $Rn
/*649*/           OPC_CheckType, MVT::i32,
/*651*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*653*/           OPC_EmitConvertToTarget, 1,
/*655*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*658*/           OPC_EmitInteger, MVT::i32, 14, 
/*661*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*664*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32), rGPR:i32:$Rn) - Complexity = 34
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*675*/         /*Scope*/ 48, /*->724*/
/*676*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*680*/           OPC_MoveChild0,
/*681*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*684*/           OPC_RecordChild0, // #0 = $Rm
/*685*/           OPC_RecordChild1, // #1 = $rot
/*686*/           OPC_MoveChild1,
/*687*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*690*/           OPC_CheckPredicate, 1, // Predicate_imm8_or_16
/*692*/           OPC_CheckType, MVT::i32,
/*694*/           OPC_MoveParent,
/*695*/           OPC_MoveParent,
/*696*/           OPC_MoveParent,
/*697*/           OPC_RecordChild1, // #2 = $Rn
/*698*/           OPC_CheckType, MVT::i32,
/*700*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*702*/           OPC_EmitConvertToTarget, 1,
/*704*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*707*/           OPC_EmitInteger, MVT::i32, 14, 
/*710*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*713*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), 65535:i32), rGPR:i32:$Rn) - Complexity = 34
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*724*/         0, /*End of Scope*/
/*725*/       /*Scope*/ 107, /*->833*/
/*726*/         OPC_RecordChild0, // #0 = $acc
/*727*/         OPC_MoveChild1,
/*728*/         OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*731*/         OPC_MoveChild0,
/*732*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*735*/         OPC_Scope, 47, /*->784*/ // 2 children in Scope
/*737*/           OPC_MoveChild0,
/*738*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*741*/           OPC_RecordChild0, // #1 = $a
/*742*/           OPC_CheckChild1Integer, 16, 
/*744*/           OPC_CheckChild1Type, MVT::i32,
/*746*/           OPC_MoveParent,
/*747*/           OPC_CheckChild1Integer, 16, 
/*749*/           OPC_CheckChild1Type, MVT::i32,
/*751*/           OPC_MoveParent,
/*752*/           OPC_MoveChild1,
/*753*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*756*/           OPC_RecordChild0, // #2 = $b
/*757*/           OPC_CheckChild1Integer, 16, 
/*759*/           OPC_CheckChild1Type, MVT::i32,
/*761*/           OPC_MoveParent,
/*762*/           OPC_MoveParent,
/*763*/           OPC_CheckType, MVT::i32,
/*765*/           OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*767*/           OPC_EmitInteger, MVT::i32, 14, 
/*770*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*773*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABT), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32))) - Complexity = 30
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*784*/         /*Scope*/ 47, /*->832*/
/*785*/           OPC_RecordChild0, // #1 = $a
/*786*/           OPC_CheckChild1Integer, 16, 
/*788*/           OPC_CheckChild1Type, MVT::i32,
/*790*/           OPC_MoveParent,
/*791*/           OPC_MoveChild1,
/*792*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*795*/           OPC_MoveChild0,
/*796*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*799*/           OPC_RecordChild0, // #2 = $b
/*800*/           OPC_CheckChild1Integer, 16, 
/*802*/           OPC_CheckChild1Type, MVT::i32,
/*804*/           OPC_MoveParent,
/*805*/           OPC_CheckChild1Integer, 16, 
/*807*/           OPC_CheckChild1Type, MVT::i32,
/*809*/           OPC_MoveParent,
/*810*/           OPC_MoveParent,
/*811*/           OPC_CheckType, MVT::i32,
/*813*/           OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*815*/           OPC_EmitInteger, MVT::i32, 14, 
/*818*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*821*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLATB), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32))) - Complexity = 30
                  // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*832*/         0, /*End of Scope*/
/*833*/       /*Scope*/ 108, /*->942*/
/*834*/         OPC_MoveChild0,
/*835*/         OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*838*/         OPC_MoveChild0,
/*839*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*842*/         OPC_Scope, 48, /*->892*/ // 2 children in Scope
/*844*/           OPC_MoveChild0,
/*845*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*848*/           OPC_RecordChild0, // #0 = $a
/*849*/           OPC_CheckChild1Integer, 16, 
/*851*/           OPC_CheckChild1Type, MVT::i32,
/*853*/           OPC_MoveParent,
/*854*/           OPC_CheckChild1Integer, 16, 
/*856*/           OPC_CheckChild1Type, MVT::i32,
/*858*/           OPC_MoveParent,
/*859*/           OPC_MoveChild1,
/*860*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*863*/           OPC_RecordChild0, // #1 = $b
/*864*/           OPC_CheckChild1Integer, 16, 
/*866*/           OPC_CheckChild1Type, MVT::i32,
/*868*/           OPC_MoveParent,
/*869*/           OPC_MoveParent,
/*870*/           OPC_RecordChild1, // #2 = $acc
/*871*/           OPC_CheckType, MVT::i32,
/*873*/           OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*875*/           OPC_EmitInteger, MVT::i32, 14, 
/*878*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*881*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABT), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32)), GPR:i32:$acc) - Complexity = 30
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*892*/         /*Scope*/ 48, /*->941*/
/*893*/           OPC_RecordChild0, // #0 = $b
/*894*/           OPC_CheckChild1Integer, 16, 
/*896*/           OPC_CheckChild1Type, MVT::i32,
/*898*/           OPC_MoveParent,
/*899*/           OPC_MoveChild1,
/*900*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*903*/           OPC_MoveChild0,
/*904*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*907*/           OPC_RecordChild0, // #1 = $a
/*908*/           OPC_CheckChild1Integer, 16, 
/*910*/           OPC_CheckChild1Type, MVT::i32,
/*912*/           OPC_MoveParent,
/*913*/           OPC_CheckChild1Integer, 16, 
/*915*/           OPC_CheckChild1Type, MVT::i32,
/*917*/           OPC_MoveParent,
/*918*/           OPC_MoveParent,
/*919*/           OPC_RecordChild1, // #2 = $acc
/*920*/           OPC_CheckType, MVT::i32,
/*922*/           OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*924*/           OPC_EmitInteger, MVT::i32, 14, 
/*927*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*930*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABT), 0,
                      MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32)), GPR:i32:$acc) - Complexity = 30
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*941*/         0, /*End of Scope*/
/*942*/       /*Scope*/ 126, /*->1069*/
/*943*/         OPC_RecordChild0, // #0 = $Rn
/*944*/         OPC_MoveChild1,
/*945*/         OPC_Scope, 29, /*->976*/ // 4 children in Scope
/*947*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*950*/           OPC_RecordChild0, // #1 = $Rm
/*951*/           OPC_MoveParent,
/*952*/           OPC_CheckType, MVT::i32,
/*954*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*956*/           OPC_EmitInteger, MVT::i32, 0, 
/*959*/           OPC_EmitInteger, MVT::i32, 14, 
/*962*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*965*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, (and:i32 GPR:i32:$Rm, 255:i32)) - Complexity = 27
                  // Dst: (UXTAB:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*976*/         /*Scope*/ 30, /*->1007*/
/*977*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*981*/           OPC_RecordChild0, // #1 = $Rm
/*982*/           OPC_MoveParent,
/*983*/           OPC_CheckType, MVT::i32,
/*985*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*987*/           OPC_EmitInteger, MVT::i32, 0, 
/*990*/           OPC_EmitInteger, MVT::i32, 14, 
/*993*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*996*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, (and:i32 GPR:i32:$Rm, 65535:i32)) - Complexity = 27
                  // Dst: (UXTAH:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1007*/        /*Scope*/ 29, /*->1037*/
/*1008*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*1011*/          OPC_RecordChild0, // #1 = $Rm
/*1012*/          OPC_MoveParent,
/*1013*/          OPC_CheckType, MVT::i32,
/*1015*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1017*/          OPC_EmitInteger, MVT::i32, 0, 
/*1020*/          OPC_EmitInteger, MVT::i32, 14, 
/*1023*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1026*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 rGPR:i32:$Rm, 255:i32)) - Complexity = 27
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1037*/        /*Scope*/ 30, /*->1068*/
/*1038*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1042*/          OPC_RecordChild0, // #1 = $Rm
/*1043*/          OPC_MoveParent,
/*1044*/          OPC_CheckType, MVT::i32,
/*1046*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1048*/          OPC_EmitInteger, MVT::i32, 0, 
/*1051*/          OPC_EmitInteger, MVT::i32, 14, 
/*1054*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1057*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 rGPR:i32:$Rm, 65535:i32)) - Complexity = 27
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1068*/        0, /*End of Scope*/
/*1069*/      /*Scope*/ 1|128,1/*129*/, /*->1200*/
/*1071*/        OPC_MoveChild0,
/*1072*/        OPC_Scope, 30, /*->1104*/ // 4 children in Scope
/*1074*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*1077*/          OPC_RecordChild0, // #0 = $Rm
/*1078*/          OPC_MoveParent,
/*1079*/          OPC_RecordChild1, // #1 = $Rn
/*1080*/          OPC_CheckType, MVT::i32,
/*1082*/          OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*1084*/          OPC_EmitInteger, MVT::i32, 0, 
/*1087*/          OPC_EmitInteger, MVT::i32, 14, 
/*1090*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1093*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (and:i32 GPR:i32:$Rm, 255:i32), GPR:i32:$Rn) - Complexity = 27
                  // Dst: (UXTAB:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1104*/        /*Scope*/ 31, /*->1136*/
/*1105*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1109*/          OPC_RecordChild0, // #0 = $Rm
/*1110*/          OPC_MoveParent,
/*1111*/          OPC_RecordChild1, // #1 = $Rn
/*1112*/          OPC_CheckType, MVT::i32,
/*1114*/          OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*1116*/          OPC_EmitInteger, MVT::i32, 0, 
/*1119*/          OPC_EmitInteger, MVT::i32, 14, 
/*1122*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1125*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (and:i32 GPR:i32:$Rm, 65535:i32), GPR:i32:$Rn) - Complexity = 27
                  // Dst: (UXTAH:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1136*/        /*Scope*/ 30, /*->1167*/
/*1137*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*1140*/          OPC_RecordChild0, // #0 = $Rm
/*1141*/          OPC_MoveParent,
/*1142*/          OPC_RecordChild1, // #1 = $Rn
/*1143*/          OPC_CheckType, MVT::i32,
/*1145*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1147*/          OPC_EmitInteger, MVT::i32, 0, 
/*1150*/          OPC_EmitInteger, MVT::i32, 14, 
/*1153*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1156*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (and:i32 rGPR:i32:$Rm, 255:i32), rGPR:i32:$Rn) - Complexity = 27
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1167*/        /*Scope*/ 31, /*->1199*/
/*1168*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1172*/          OPC_RecordChild0, // #0 = $Rm
/*1173*/          OPC_MoveParent,
/*1174*/          OPC_RecordChild1, // #1 = $Rn
/*1175*/          OPC_CheckType, MVT::i32,
/*1177*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1179*/          OPC_EmitInteger, MVT::i32, 0, 
/*1182*/          OPC_EmitInteger, MVT::i32, 14, 
/*1185*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1188*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (and:i32 rGPR:i32:$Rm, 65535:i32), rGPR:i32:$Rn) - Complexity = 27
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1199*/        0, /*End of Scope*/
/*1200*/      /*Scope*/ 70, /*->1271*/
/*1201*/        OPC_RecordChild0, // #0 = $Ra
/*1202*/        OPC_MoveChild1,
/*1203*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1206*/        OPC_MoveChild0,
/*1207*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1210*/        OPC_RecordChild0, // #1 = $Rn
/*1211*/        OPC_CheckChild1Integer, 16, 
/*1213*/        OPC_CheckChild1Type, MVT::i32,
/*1215*/        OPC_MoveParent,
/*1216*/        OPC_MoveChild1,
/*1217*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1220*/        OPC_RecordChild0, // #2 = $Rm
/*1221*/        OPC_CheckChild1Integer, 16, 
/*1223*/        OPC_CheckChild1Type, MVT::i32,
/*1225*/        OPC_MoveParent,
/*1226*/        OPC_MoveParent,
/*1227*/        OPC_CheckType, MVT::i32,
/*1229*/        OPC_Scope, 19, /*->1250*/ // 2 children in Scope
/*1231*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*1233*/          OPC_EmitInteger, MVT::i32, 14, 
/*1236*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1239*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLATT), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sra:i32 GPRnopc:i32:$Rm, 16:i32))) - Complexity = 22
                  // Dst: (SMLATT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1250*/        /*Scope*/ 19, /*->1270*/
/*1251*/          OPC_CheckPatternPredicate, 3, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*1253*/          OPC_EmitInteger, MVT::i32, 14, 
/*1256*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1259*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLATT), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32))) - Complexity = 22
                  // Dst: (t2SMLATT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1270*/        0, /*End of Scope*/
/*1271*/      /*Scope*/ 70, /*->1342*/
/*1272*/        OPC_MoveChild0,
/*1273*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1276*/        OPC_MoveChild0,
/*1277*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1280*/        OPC_RecordChild0, // #0 = $Rn
/*1281*/        OPC_CheckChild1Integer, 16, 
/*1283*/        OPC_CheckChild1Type, MVT::i32,
/*1285*/        OPC_MoveParent,
/*1286*/        OPC_MoveChild1,
/*1287*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1290*/        OPC_RecordChild0, // #1 = $Rm
/*1291*/        OPC_CheckChild1Integer, 16, 
/*1293*/        OPC_CheckChild1Type, MVT::i32,
/*1295*/        OPC_MoveParent,
/*1296*/        OPC_MoveParent,
/*1297*/        OPC_RecordChild1, // #2 = $Ra
/*1298*/        OPC_CheckType, MVT::i32,
/*1300*/        OPC_Scope, 19, /*->1321*/ // 2 children in Scope
/*1302*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*1304*/          OPC_EmitInteger, MVT::i32, 14, 
/*1307*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1310*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLATT), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sra:i32 GPRnopc:i32:$Rm, 16:i32)), GPR:i32:$Ra) - Complexity = 22
                  // Dst: (SMLATT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1321*/        /*Scope*/ 19, /*->1341*/
/*1322*/          OPC_CheckPatternPredicate, 3, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*1324*/          OPC_EmitInteger, MVT::i32, 14, 
/*1327*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1330*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLATT), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32)), rGPR:i32:$Ra) - Complexity = 22
                  // Dst: (t2SMLATT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1341*/        0, /*End of Scope*/
/*1342*/      /*Scope*/ 4|128,1/*132*/, /*->1476*/
/*1344*/        OPC_RecordChild0, // #0 = $Ra
/*1345*/        OPC_MoveChild1,
/*1346*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1349*/        OPC_MoveChild0,
/*1350*/        OPC_SwitchOpcode /*2 cases */, 59, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->1413
/*1354*/          OPC_RecordChild0, // #1 = $Rn
/*1355*/          OPC_MoveChild1,
/*1356*/          OPC_CheckValueType, MVT::i16,
/*1358*/          OPC_MoveParent,
/*1359*/          OPC_MoveParent,
/*1360*/          OPC_MoveChild1,
/*1361*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1364*/          OPC_RecordChild0, // #2 = $Rm
/*1365*/          OPC_CheckChild1Integer, 16, 
/*1367*/          OPC_CheckChild1Type, MVT::i32,
/*1369*/          OPC_MoveParent,
/*1370*/          OPC_MoveParent,
/*1371*/          OPC_Scope, 19, /*->1392*/ // 2 children in Scope
/*1373*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*1375*/            OPC_EmitInteger, MVT::i32, 14, 
/*1378*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1381*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABT), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sra:i32 GPRnopc:i32:$Rm, 16:i32))) - Complexity = 17
                    // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1392*/          /*Scope*/ 19, /*->1412*/
/*1393*/            OPC_CheckPatternPredicate, 3, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*1395*/            OPC_EmitInteger, MVT::i32, 14, 
/*1398*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1401*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLABT), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32))) - Complexity = 17
                    // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1412*/          0, /*End of Scope*/
/*1413*/        /*SwitchOpcode*/ 59, TARGET_VAL(ISD::SRA),// ->1475
/*1416*/          OPC_RecordChild0, // #1 = $Rn
/*1417*/          OPC_CheckChild1Integer, 16, 
/*1419*/          OPC_CheckChild1Type, MVT::i32,
/*1421*/          OPC_MoveParent,
/*1422*/          OPC_MoveChild1,
/*1423*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*1426*/          OPC_RecordChild0, // #2 = $Rm
/*1427*/          OPC_MoveChild1,
/*1428*/          OPC_CheckValueType, MVT::i16,
/*1430*/          OPC_MoveParent,
/*1431*/          OPC_MoveParent,
/*1432*/          OPC_MoveParent,
/*1433*/          OPC_Scope, 19, /*->1454*/ // 2 children in Scope
/*1435*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*1437*/            OPC_EmitInteger, MVT::i32, 14, 
/*1440*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1443*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLATB), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other))) - Complexity = 17
                    // Dst: (SMLATB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1454*/          /*Scope*/ 19, /*->1474*/
/*1455*/            OPC_CheckPatternPredicate, 3, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*1457*/            OPC_EmitInteger, MVT::i32, 14, 
/*1460*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1463*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLATB), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other))) - Complexity = 17
                    // Dst: (t2SMLATB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1474*/          0, /*End of Scope*/
/*1475*/        0, // EndSwitchOpcode
/*1476*/      /*Scope*/ 5|128,1/*133*/, /*->1611*/
/*1478*/        OPC_MoveChild0,
/*1479*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1482*/        OPC_MoveChild0,
/*1483*/        OPC_SwitchOpcode /*2 cases */, 60, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->1547
/*1487*/          OPC_RecordChild0, // #0 = $Rn
/*1488*/          OPC_MoveChild1,
/*1489*/          OPC_CheckValueType, MVT::i16,
/*1491*/          OPC_MoveParent,
/*1492*/          OPC_MoveParent,
/*1493*/          OPC_MoveChild1,
/*1494*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1497*/          OPC_RecordChild0, // #1 = $Rm
/*1498*/          OPC_CheckChild1Integer, 16, 
/*1500*/          OPC_CheckChild1Type, MVT::i32,
/*1502*/          OPC_MoveParent,
/*1503*/          OPC_MoveParent,
/*1504*/          OPC_RecordChild1, // #2 = $Ra
/*1505*/          OPC_Scope, 19, /*->1526*/ // 2 children in Scope
/*1507*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*1509*/            OPC_EmitInteger, MVT::i32, 14, 
/*1512*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1515*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABT), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sra:i32 GPRnopc:i32:$Rm, 16:i32)), GPR:i32:$Ra) - Complexity = 17
                    // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1526*/          /*Scope*/ 19, /*->1546*/
/*1527*/            OPC_CheckPatternPredicate, 3, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*1529*/            OPC_EmitInteger, MVT::i32, 14, 
/*1532*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1535*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLABT), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32)), rGPR:i32:$Ra) - Complexity = 17
                    // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1546*/          0, /*End of Scope*/
/*1547*/        /*SwitchOpcode*/ 60, TARGET_VAL(ISD::SRA),// ->1610
/*1550*/          OPC_RecordChild0, // #0 = $Rm
/*1551*/          OPC_CheckChild1Integer, 16, 
/*1553*/          OPC_CheckChild1Type, MVT::i32,
/*1555*/          OPC_MoveParent,
/*1556*/          OPC_MoveChild1,
/*1557*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*1560*/          OPC_RecordChild0, // #1 = $Rn
/*1561*/          OPC_MoveChild1,
/*1562*/          OPC_CheckValueType, MVT::i16,
/*1564*/          OPC_MoveParent,
/*1565*/          OPC_MoveParent,
/*1566*/          OPC_MoveParent,
/*1567*/          OPC_RecordChild1, // #2 = $Ra
/*1568*/          OPC_Scope, 19, /*->1589*/ // 2 children in Scope
/*1570*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*1572*/            OPC_EmitInteger, MVT::i32, 14, 
/*1575*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1578*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABT), 0,
                        MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rm, 16:i32), (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other)), GPR:i32:$Ra) - Complexity = 17
                    // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1589*/          /*Scope*/ 19, /*->1609*/
/*1590*/            OPC_CheckPatternPredicate, 3, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*1592*/            OPC_EmitInteger, MVT::i32, 14, 
/*1595*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1598*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLABT), 0,
                        MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), (sext_inreg:i32 rGPR:i32:$Rn, i16:Other)), rGPR:i32:$Ra) - Complexity = 17
                    // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1609*/          0, /*End of Scope*/
/*1610*/        0, // EndSwitchOpcode
/*1611*/      /*Scope*/ 20|128,1/*148*/, /*->1761*/
/*1613*/        OPC_RecordChild0, // #0 = $Rn
/*1614*/        OPC_Scope, 30, /*->1646*/ // 3 children in Scope
/*1616*/          OPC_RecordChild1, // #1 = $shift
/*1617*/          OPC_CheckType, MVT::i32,
/*1619*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*1621*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*1624*/          OPC_EmitInteger, MVT::i32, 14, 
/*1627*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1630*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1633*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::ADDrsr), 0,
                      MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                  // Src: (add:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (ADDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*1646*/        /*Scope*/ 82, /*->1729*/
/*1647*/          OPC_MoveChild1,
/*1648*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1651*/          OPC_Scope, 37, /*->1690*/ // 2 children in Scope
/*1653*/            OPC_RecordChild0, // #1 = $a
/*1654*/            OPC_MoveChild0,
/*1655*/            OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*1657*/            OPC_MoveParent,
/*1658*/            OPC_MoveChild1,
/*1659*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1662*/            OPC_RecordChild0, // #2 = $b
/*1663*/            OPC_CheckChild1Integer, 16, 
/*1665*/            OPC_CheckChild1Type, MVT::i32,
/*1667*/            OPC_MoveParent,
/*1668*/            OPC_MoveParent,
/*1669*/            OPC_CheckType, MVT::i32,
/*1671*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*1673*/            OPC_EmitInteger, MVT::i32, 14, 
/*1676*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1679*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABT), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32))) - Complexity = 15
                    // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1690*/          /*Scope*/ 37, /*->1728*/
/*1691*/            OPC_MoveChild0,
/*1692*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1695*/            OPC_RecordChild0, // #1 = $a
/*1696*/            OPC_CheckChild1Integer, 16, 
/*1698*/            OPC_CheckChild1Type, MVT::i32,
/*1700*/            OPC_MoveParent,
/*1701*/            OPC_RecordChild1, // #2 = $b
/*1702*/            OPC_MoveChild1,
/*1703*/            OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*1705*/            OPC_MoveParent,
/*1706*/            OPC_MoveParent,
/*1707*/            OPC_CheckType, MVT::i32,
/*1709*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*1711*/            OPC_EmitInteger, MVT::i32, 14, 
/*1714*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1717*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLATB), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$b)) - Complexity = 15
                    // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1728*/          0, /*End of Scope*/
/*1729*/        /*Scope*/ 30, /*->1760*/
/*1730*/          OPC_RecordChild1, // #1 = $Rn
/*1731*/          OPC_CheckType, MVT::i32,
/*1733*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*1735*/          OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*1738*/          OPC_EmitInteger, MVT::i32, 14, 
/*1741*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1744*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1747*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::ADDrsr), 0,
                      MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (add:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (ADDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*1760*/        0, /*End of Scope*/
/*1761*/      /*Scope*/ 84, /*->1846*/
/*1762*/        OPC_MoveChild0,
/*1763*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1766*/        OPC_Scope, 38, /*->1806*/ // 2 children in Scope
/*1768*/          OPC_RecordChild0, // #0 = $a
/*1769*/          OPC_MoveChild0,
/*1770*/          OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*1772*/          OPC_MoveParent,
/*1773*/          OPC_MoveChild1,
/*1774*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1777*/          OPC_RecordChild0, // #1 = $b
/*1778*/          OPC_CheckChild1Integer, 16, 
/*1780*/          OPC_CheckChild1Type, MVT::i32,
/*1782*/          OPC_MoveParent,
/*1783*/          OPC_MoveParent,
/*1784*/          OPC_RecordChild1, // #2 = $acc
/*1785*/          OPC_CheckType, MVT::i32,
/*1787*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*1789*/          OPC_EmitInteger, MVT::i32, 14, 
/*1792*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1795*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABT), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32)), GPR:i32:$acc) - Complexity = 15
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1806*/        /*Scope*/ 38, /*->1845*/
/*1807*/          OPC_MoveChild0,
/*1808*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1811*/          OPC_RecordChild0, // #0 = $b
/*1812*/          OPC_CheckChild1Integer, 16, 
/*1814*/          OPC_CheckChild1Type, MVT::i32,
/*1816*/          OPC_MoveParent,
/*1817*/          OPC_RecordChild1, // #1 = $a
/*1818*/          OPC_MoveChild1,
/*1819*/          OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*1821*/          OPC_MoveParent,
/*1822*/          OPC_MoveParent,
/*1823*/          OPC_RecordChild1, // #2 = $acc
/*1824*/          OPC_CheckType, MVT::i32,
/*1826*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*1828*/          OPC_EmitInteger, MVT::i32, 14, 
/*1831*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1834*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABT), 0,
                      MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$a), GPR:i32:$acc) - Complexity = 15
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1845*/        0, /*End of Scope*/
/*1846*/      /*Scope*/ 94|128,1/*222*/, /*->2070*/
/*1848*/        OPC_RecordChild0, // #0 = $Rn
/*1849*/        OPC_MoveChild1,
/*1850*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*1853*/        OPC_MoveChild0,
/*1854*/        OPC_SwitchOpcode /*2 cases */, 1|128,1/*129*/, TARGET_VAL(ISD::ROTR),// ->1988
/*1859*/          OPC_RecordChild0, // #1 = $Rm
/*1860*/          OPC_RecordChild1, // #2 = $rot
/*1861*/          OPC_MoveChild1,
/*1862*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1865*/          OPC_CheckPredicate, 0, // Predicate_rot_imm
/*1867*/          OPC_CheckType, MVT::i32,
/*1869*/          OPC_MoveParent,
/*1870*/          OPC_MoveParent,
/*1871*/          OPC_MoveChild1,
/*1872*/          OPC_Scope, 56, /*->1930*/ // 2 children in Scope
/*1874*/            OPC_CheckValueType, MVT::i8,
/*1876*/            OPC_MoveParent,
/*1877*/            OPC_MoveParent,
/*1878*/            OPC_Scope, 24, /*->1904*/ // 2 children in Scope
/*1880*/              OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*1882*/              OPC_EmitConvertToTarget, 2,
/*1884*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*1887*/              OPC_EmitInteger, MVT::i32, 14, 
/*1890*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1893*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTAB), 0,
                          MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                      // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other)) - Complexity = 13
                      // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*1904*/            /*Scope*/ 24, /*->1929*/
/*1905*/              OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1907*/              OPC_EmitConvertToTarget, 2,
/*1909*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*1912*/              OPC_EmitInteger, MVT::i32, 14, 
/*1915*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1918*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAB), 0,
                          MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                      // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other)) - Complexity = 13
                      // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*1929*/            0, /*End of Scope*/
/*1930*/          /*Scope*/ 56, /*->1987*/
/*1931*/            OPC_CheckValueType, MVT::i16,
/*1933*/            OPC_MoveParent,
/*1934*/            OPC_MoveParent,
/*1935*/            OPC_Scope, 24, /*->1961*/ // 2 children in Scope
/*1937*/              OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*1939*/              OPC_EmitConvertToTarget, 2,
/*1941*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*1944*/              OPC_EmitInteger, MVT::i32, 14, 
/*1947*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1950*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTAH), 0,
                          MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                      // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other)) - Complexity = 13
                      // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*1961*/            /*Scope*/ 24, /*->1986*/
/*1962*/              OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1964*/              OPC_EmitConvertToTarget, 2,
/*1966*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*1969*/              OPC_EmitInteger, MVT::i32, 14, 
/*1972*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1975*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAH), 0,
                          MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                      // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other)) - Complexity = 13
                      // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*1986*/            0, /*End of Scope*/
/*1987*/          0, /*End of Scope*/
/*1988*/        /*SwitchOpcode*/ 78, TARGET_VAL(ISD::SRL),// ->2069
/*1991*/          OPC_RecordChild0, // #1 = $Rm
/*1992*/          OPC_RecordChild1, // #2 = $rot
/*1993*/          OPC_MoveChild1,
/*1994*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1997*/          OPC_CheckType, MVT::i32,
/*1999*/          OPC_Scope, 33, /*->2034*/ // 2 children in Scope
/*2001*/            OPC_CheckPredicate, 0, // Predicate_rot_imm
/*2003*/            OPC_MoveParent,
/*2004*/            OPC_MoveParent,
/*2005*/            OPC_MoveChild1,
/*2006*/            OPC_CheckValueType, MVT::i8,
/*2008*/            OPC_MoveParent,
/*2009*/            OPC_MoveParent,
/*2010*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*2012*/            OPC_EmitConvertToTarget, 2,
/*2014*/            OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2017*/            OPC_EmitInteger, MVT::i32, 14, 
/*2020*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2023*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAB), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                    // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other)) - Complexity = 13
                    // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*2034*/          /*Scope*/ 33, /*->2068*/
/*2035*/            OPC_CheckPredicate, 1, // Predicate_imm8_or_16
/*2037*/            OPC_MoveParent,
/*2038*/            OPC_MoveParent,
/*2039*/            OPC_MoveChild1,
/*2040*/            OPC_CheckValueType, MVT::i16,
/*2042*/            OPC_MoveParent,
/*2043*/            OPC_MoveParent,
/*2044*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*2046*/            OPC_EmitConvertToTarget, 2,
/*2048*/            OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2051*/            OPC_EmitInteger, MVT::i32, 14, 
/*2054*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2057*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAH), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                    // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), i16:Other)) - Complexity = 13
                    // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*2068*/          0, /*End of Scope*/
/*2069*/        0, // EndSwitchOpcode
/*2070*/      /*Scope*/ 97|128,1/*225*/, /*->2297*/
/*2072*/        OPC_MoveChild0,
/*2073*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2076*/        OPC_MoveChild0,
/*2077*/        OPC_SwitchOpcode /*2 cases */, 3|128,1/*131*/, TARGET_VAL(ISD::ROTR),// ->2213
/*2082*/          OPC_RecordChild0, // #0 = $Rm
/*2083*/          OPC_RecordChild1, // #1 = $rot
/*2084*/          OPC_MoveChild1,
/*2085*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2088*/          OPC_CheckPredicate, 0, // Predicate_rot_imm
/*2090*/          OPC_CheckType, MVT::i32,
/*2092*/          OPC_MoveParent,
/*2093*/          OPC_MoveParent,
/*2094*/          OPC_MoveChild1,
/*2095*/          OPC_Scope, 57, /*->2154*/ // 2 children in Scope
/*2097*/            OPC_CheckValueType, MVT::i8,
/*2099*/            OPC_MoveParent,
/*2100*/            OPC_MoveParent,
/*2101*/            OPC_RecordChild1, // #2 = $Rn
/*2102*/            OPC_Scope, 24, /*->2128*/ // 2 children in Scope
/*2104*/              OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*2106*/              OPC_EmitConvertToTarget, 1,
/*2108*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2111*/              OPC_EmitInteger, MVT::i32, 14, 
/*2114*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2117*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTAB), 0,
                          MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                      // Src: (add:i32 (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other), GPR:i32:$Rn) - Complexity = 13
                      // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*2128*/            /*Scope*/ 24, /*->2153*/
/*2129*/              OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*2131*/              OPC_EmitConvertToTarget, 1,
/*2133*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2136*/              OPC_EmitInteger, MVT::i32, 14, 
/*2139*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2142*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAB), 0,
                          MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                      // Src: (add:i32 (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other), rGPR:i32:$Rn) - Complexity = 13
                      // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*2153*/            0, /*End of Scope*/
/*2154*/          /*Scope*/ 57, /*->2212*/
/*2155*/            OPC_CheckValueType, MVT::i16,
/*2157*/            OPC_MoveParent,
/*2158*/            OPC_MoveParent,
/*2159*/            OPC_RecordChild1, // #2 = $Rn
/*2160*/            OPC_Scope, 24, /*->2186*/ // 2 children in Scope
/*2162*/              OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*2164*/              OPC_EmitConvertToTarget, 1,
/*2166*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2169*/              OPC_EmitInteger, MVT::i32, 14, 
/*2172*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2175*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTAH), 0,
                          MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                      // Src: (add:i32 (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other), GPR:i32:$Rn) - Complexity = 13
                      // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*2186*/            /*Scope*/ 24, /*->2211*/
/*2187*/              OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*2189*/              OPC_EmitConvertToTarget, 1,
/*2191*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2194*/              OPC_EmitInteger, MVT::i32, 14, 
/*2197*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2200*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAH), 0,
                          MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                      // Src: (add:i32 (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other), rGPR:i32:$Rn) - Complexity = 13
                      // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*2211*/            0, /*End of Scope*/
/*2212*/          0, /*End of Scope*/
/*2213*/        /*SwitchOpcode*/ 80, TARGET_VAL(ISD::SRL),// ->2296
/*2216*/          OPC_RecordChild0, // #0 = $Rm
/*2217*/          OPC_RecordChild1, // #1 = $rot
/*2218*/          OPC_MoveChild1,
/*2219*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2222*/          OPC_CheckType, MVT::i32,
/*2224*/          OPC_Scope, 34, /*->2260*/ // 2 children in Scope
/*2226*/            OPC_CheckPredicate, 0, // Predicate_rot_imm
/*2228*/            OPC_MoveParent,
/*2229*/            OPC_MoveParent,
/*2230*/            OPC_MoveChild1,
/*2231*/            OPC_CheckValueType, MVT::i8,
/*2233*/            OPC_MoveParent,
/*2234*/            OPC_MoveParent,
/*2235*/            OPC_RecordChild1, // #2 = $Rn
/*2236*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*2238*/            OPC_EmitConvertToTarget, 1,
/*2240*/            OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2243*/            OPC_EmitInteger, MVT::i32, 14, 
/*2246*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2249*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAB), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (add:i32 (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other), rGPR:i32:$Rn) - Complexity = 13
                    // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*2260*/          /*Scope*/ 34, /*->2295*/
/*2261*/            OPC_CheckPredicate, 1, // Predicate_imm8_or_16
/*2263*/            OPC_MoveParent,
/*2264*/            OPC_MoveParent,
/*2265*/            OPC_MoveChild1,
/*2266*/            OPC_CheckValueType, MVT::i16,
/*2268*/            OPC_MoveParent,
/*2269*/            OPC_MoveParent,
/*2270*/            OPC_RecordChild1, // #2 = $Rn
/*2271*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*2273*/            OPC_EmitConvertToTarget, 1,
/*2275*/            OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2278*/            OPC_EmitInteger, MVT::i32, 14, 
/*2281*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2284*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAH), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (add:i32 (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), i16:Other), rGPR:i32:$Rn) - Complexity = 13
                    // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*2295*/          0, /*End of Scope*/
/*2296*/        0, // EndSwitchOpcode
/*2297*/      /*Scope*/ 55|128,1/*183*/, /*->2482*/
/*2299*/        OPC_RecordChild0, // #0 = $Rn
/*2300*/        OPC_Scope, 29, /*->2331*/ // 5 children in Scope
/*2302*/          OPC_RecordChild1, // #1 = $shift
/*2303*/          OPC_CheckType, MVT::i32,
/*2305*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*2307*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*2310*/          OPC_EmitInteger, MVT::i32, 14, 
/*2313*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2316*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2319*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::ADDrsi), 0,
                      MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (ADDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*2331*/        /*Scope*/ 44, /*->2376*/
/*2332*/          OPC_MoveChild1,
/*2333*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2336*/          OPC_MoveChild0,
/*2337*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2340*/          OPC_RecordChild0, // #1 = $Rn
/*2341*/          OPC_MoveChild1,
/*2342*/          OPC_CheckValueType, MVT::i16,
/*2344*/          OPC_MoveParent,
/*2345*/          OPC_MoveParent,
/*2346*/          OPC_MoveChild1,
/*2347*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2350*/          OPC_RecordChild0, // #2 = $Rm
/*2351*/          OPC_MoveChild1,
/*2352*/          OPC_CheckValueType, MVT::i16,
/*2354*/          OPC_MoveParent,
/*2355*/          OPC_MoveParent,
/*2356*/          OPC_MoveParent,
/*2357*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*2359*/          OPC_EmitInteger, MVT::i32, 14, 
/*2362*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2365*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABB), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other))) - Complexity = 12
                  // Dst: (SMLABB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2376*/        /*Scope*/ 29, /*->2406*/
/*2377*/          OPC_RecordChild1, // #1 = $ShiftedRm
/*2378*/          OPC_CheckType, MVT::i32,
/*2380*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*2382*/          OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*2385*/          OPC_EmitInteger, MVT::i32, 14, 
/*2388*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2391*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2394*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ADDrs), 0,
                      MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (add:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2ADDrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*2406*/        /*Scope*/ 44, /*->2451*/
/*2407*/          OPC_MoveChild1,
/*2408*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2411*/          OPC_MoveChild0,
/*2412*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2415*/          OPC_RecordChild0, // #1 = $Rn
/*2416*/          OPC_MoveChild1,
/*2417*/          OPC_CheckValueType, MVT::i16,
/*2419*/          OPC_MoveParent,
/*2420*/          OPC_MoveParent,
/*2421*/          OPC_MoveChild1,
/*2422*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2425*/          OPC_RecordChild0, // #2 = $Rm
/*2426*/          OPC_MoveChild1,
/*2427*/          OPC_CheckValueType, MVT::i16,
/*2429*/          OPC_MoveParent,
/*2430*/          OPC_MoveParent,
/*2431*/          OPC_MoveParent,
/*2432*/          OPC_CheckPatternPredicate, 3, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*2434*/          OPC_EmitInteger, MVT::i32, 14, 
/*2437*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2440*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLABB), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other))) - Complexity = 12
                  // Dst: (t2SMLABB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2451*/        /*Scope*/ 29, /*->2481*/
/*2452*/          OPC_RecordChild1, // #1 = $Rn
/*2453*/          OPC_CheckType, MVT::i32,
/*2455*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*2457*/          OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*2460*/          OPC_EmitInteger, MVT::i32, 14, 
/*2463*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2466*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2469*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::ADDrsi), 0,
                      MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (add:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (ADDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*2481*/        0, /*End of Scope*/
/*2482*/      /*Scope*/ 45, /*->2528*/
/*2483*/        OPC_MoveChild0,
/*2484*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2487*/        OPC_MoveChild0,
/*2488*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2491*/        OPC_RecordChild0, // #0 = $Rn
/*2492*/        OPC_MoveChild1,
/*2493*/        OPC_CheckValueType, MVT::i16,
/*2495*/        OPC_MoveParent,
/*2496*/        OPC_MoveParent,
/*2497*/        OPC_MoveChild1,
/*2498*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2501*/        OPC_RecordChild0, // #1 = $Rm
/*2502*/        OPC_MoveChild1,
/*2503*/        OPC_CheckValueType, MVT::i16,
/*2505*/        OPC_MoveParent,
/*2506*/        OPC_MoveParent,
/*2507*/        OPC_MoveParent,
/*2508*/        OPC_RecordChild1, // #2 = $Ra
/*2509*/        OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*2511*/        OPC_EmitInteger, MVT::i32, 14, 
/*2514*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2517*/        OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABB), 0,
                    MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)), GPR:i32:$Ra) - Complexity = 12
                // Dst: (SMLABB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2528*/      /*Scope*/ 30, /*->2559*/
/*2529*/        OPC_RecordChild0, // #0 = $ShiftedRm
/*2530*/        OPC_RecordChild1, // #1 = $Rn
/*2531*/        OPC_CheckType, MVT::i32,
/*2533*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*2535*/        OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*2538*/        OPC_EmitInteger, MVT::i32, 14, 
/*2541*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2544*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2547*/        OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ADDrs), 0,
                    MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (add:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn) - Complexity = 12
                // Dst: (t2ADDrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*2559*/      /*Scope*/ 45, /*->2605*/
/*2560*/        OPC_MoveChild0,
/*2561*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2564*/        OPC_MoveChild0,
/*2565*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2568*/        OPC_RecordChild0, // #0 = $Rn
/*2569*/        OPC_MoveChild1,
/*2570*/        OPC_CheckValueType, MVT::i16,
/*2572*/        OPC_MoveParent,
/*2573*/        OPC_MoveParent,
/*2574*/        OPC_MoveChild1,
/*2575*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2578*/        OPC_RecordChild0, // #1 = $Rm
/*2579*/        OPC_MoveChild1,
/*2580*/        OPC_CheckValueType, MVT::i16,
/*2582*/        OPC_MoveParent,
/*2583*/        OPC_MoveParent,
/*2584*/        OPC_MoveParent,
/*2585*/        OPC_RecordChild1, // #2 = $Ra
/*2586*/        OPC_CheckPatternPredicate, 3, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*2588*/        OPC_EmitInteger, MVT::i32, 14, 
/*2591*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2594*/        OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLABB), 0,
                    MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), rGPR:i32:$Ra) - Complexity = 12
                // Dst: (t2SMLABB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2605*/      /*Scope*/ 78, /*->2684*/
/*2606*/        OPC_RecordChild0, // #0 = $acc
/*2607*/        OPC_Scope, 36, /*->2645*/ // 2 children in Scope
/*2609*/          OPC_MoveChild1,
/*2610*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2613*/          OPC_RecordChild0, // #1 = $a
/*2614*/          OPC_MoveChild0,
/*2615*/          OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*2617*/          OPC_MoveParent,
/*2618*/          OPC_RecordChild1, // #2 = $b
/*2619*/          OPC_MoveChild1,
/*2620*/          OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*2622*/          OPC_MoveParent,
/*2623*/          OPC_MoveParent,
/*2624*/          OPC_CheckType, MVT::i32,
/*2626*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*2628*/          OPC_EmitInteger, MVT::i32, 14, 
/*2631*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2634*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABB), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b)) - Complexity = 8
                  // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*2645*/        /*Scope*/ 37, /*->2683*/
/*2646*/          OPC_RecordChild1, // #1 = $imm
/*2647*/          OPC_MoveChild1,
/*2648*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2651*/          OPC_CheckPredicate, 3, // Predicate_imm1_255_neg
/*2653*/          OPC_MoveParent,
/*2654*/          OPC_CheckType, MVT::i32,
/*2656*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*2658*/          OPC_EmitConvertToTarget, 1,
/*2660*/          OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*2663*/          OPC_EmitInteger, MVT::i32, 14, 
/*2666*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2669*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2672*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SUBri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm1_255_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 8
                  // Dst: (t2SUBri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm1_255_neg>>:$imm))
/*2683*/        0, /*End of Scope*/
/*2684*/      /*Scope*/ 37, /*->2722*/
/*2685*/        OPC_MoveChild0,
/*2686*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2689*/        OPC_RecordChild0, // #0 = $a
/*2690*/        OPC_MoveChild0,
/*2691*/        OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*2693*/        OPC_MoveParent,
/*2694*/        OPC_RecordChild1, // #1 = $b
/*2695*/        OPC_MoveChild1,
/*2696*/        OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*2698*/        OPC_MoveParent,
/*2699*/        OPC_MoveParent,
/*2700*/        OPC_RecordChild1, // #2 = $acc
/*2701*/        OPC_CheckType, MVT::i32,
/*2703*/        OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*2705*/        OPC_EmitInteger, MVT::i32, 14, 
/*2708*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2711*/        OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABB), 0,
                    MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), GPR:i32:$acc) - Complexity = 8
                // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*2722*/      /*Scope*/ 25|128,3/*409*/, /*->3133*/
/*2724*/        OPC_RecordChild0, // #0 = $Rn
/*2725*/        OPC_RecordChild1, // #1 = $imm
/*2726*/        OPC_MoveChild1,
/*2727*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2730*/        OPC_Scope, 29, /*->2761*/ // 11 children in Scope
/*2732*/          OPC_CheckPredicate, 4, // Predicate_mod_imm
/*2734*/          OPC_MoveParent,
/*2735*/          OPC_CheckType, MVT::i32,
/*2737*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*2739*/          OPC_EmitConvertToTarget, 1,
/*2741*/          OPC_EmitInteger, MVT::i32, 14, 
/*2744*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2747*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2750*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::ADDri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                  // Dst: (ADDri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*2761*/        /*Scope*/ 32, /*->2794*/
/*2762*/          OPC_CheckPredicate, 5, // Predicate_mod_imm_neg
/*2764*/          OPC_MoveParent,
/*2765*/          OPC_CheckType, MVT::i32,
/*2767*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*2769*/          OPC_EmitConvertToTarget, 1,
/*2771*/          OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*2774*/          OPC_EmitInteger, MVT::i32, 14, 
/*2777*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2780*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2783*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SUBri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (SUBri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_mod_imm_neg>>:$imm))
/*2794*/        /*Scope*/ 29, /*->2824*/
/*2795*/          OPC_CheckPredicate, 6, // Predicate_imm0_7
/*2797*/          OPC_MoveParent,
/*2798*/          OPC_CheckType, MVT::i32,
/*2800*/          OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*2802*/          OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*2805*/          OPC_EmitConvertToTarget, 1,
/*2807*/          OPC_EmitInteger, MVT::i32, 14, 
/*2810*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2813*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::tADDi3), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_7>>:$imm3) - Complexity = 7
                  // Dst: (tADDi3:i32 tGPR:i32:$Rm, (imm:i32):$imm3)
/*2824*/        /*Scope*/ 29, /*->2854*/
/*2825*/          OPC_CheckPredicate, 7, // Predicate_imm8_255
/*2827*/          OPC_MoveParent,
/*2828*/          OPC_CheckType, MVT::i32,
/*2830*/          OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*2832*/          OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*2835*/          OPC_EmitConvertToTarget, 1,
/*2837*/          OPC_EmitInteger, MVT::i32, 14, 
/*2840*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2843*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::tADDi8), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm8_255>>:$imm8) - Complexity = 7
                  // Dst: (tADDi8:i32 tGPR:i32:$Rn, (imm:i32):$imm8)
/*2854*/        /*Scope*/ 32, /*->2887*/
/*2855*/          OPC_CheckPredicate, 8, // Predicate_imm0_7_neg
/*2857*/          OPC_MoveParent,
/*2858*/          OPC_CheckType, MVT::i32,
/*2860*/          OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*2862*/          OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*2865*/          OPC_EmitConvertToTarget, 1,
/*2867*/          OPC_EmitNodeXForm, 1, 3, // imm_neg_XFORM
/*2870*/          OPC_EmitInteger, MVT::i32, 14, 
/*2873*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2876*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::tSUBi3), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_7_neg>><<X:imm_neg_XFORM>>:$imm3) - Complexity = 7
                  // Dst: (tSUBi3:i32 tGPR:i32:$Rm, (imm_neg_XFORM:i32 (imm:i32):$imm3))
/*2887*/        /*Scope*/ 32, /*->2920*/
/*2888*/          OPC_CheckPredicate, 9, // Predicate_imm8_255_neg
/*2890*/          OPC_MoveParent,
/*2891*/          OPC_CheckType, MVT::i32,
/*2893*/          OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*2895*/          OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*2898*/          OPC_EmitConvertToTarget, 1,
/*2900*/          OPC_EmitNodeXForm, 1, 3, // imm_neg_XFORM
/*2903*/          OPC_EmitInteger, MVT::i32, 14, 
/*2906*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2909*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::tSUBi8), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm8_255_neg>><<X:imm_neg_XFORM>>:$imm8) - Complexity = 7
                  // Dst: (tSUBi8:i32 tGPR:i32:$Rn, (imm_neg_XFORM:i32 (imm:i32):$imm8))
/*2920*/        /*Scope*/ 29, /*->2950*/
/*2921*/          OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*2923*/          OPC_MoveParent,
/*2924*/          OPC_CheckType, MVT::i32,
/*2926*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*2928*/          OPC_EmitConvertToTarget, 1,
/*2930*/          OPC_EmitInteger, MVT::i32, 14, 
/*2933*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2936*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2939*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ADDri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (add:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2ADDri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*2950*/        /*Scope*/ 25, /*->2976*/
/*2951*/          OPC_CheckPredicate, 11, // Predicate_imm0_4095
/*2953*/          OPC_MoveParent,
/*2954*/          OPC_CheckType, MVT::i32,
/*2956*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*2958*/          OPC_EmitConvertToTarget, 1,
/*2960*/          OPC_EmitInteger, MVT::i32, 14, 
/*2963*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2966*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ADDri12), 0,
                      MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_4095>>:$imm) - Complexity = 7
                  // Dst: (t2ADDri12:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*2976*/        /*Scope*/ 32, /*->3009*/
/*2977*/          OPC_CheckPredicate, 12, // Predicate_t2_so_imm_neg
/*2979*/          OPC_MoveParent,
/*2980*/          OPC_CheckType, MVT::i32,
/*2982*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*2984*/          OPC_EmitConvertToTarget, 1,
/*2986*/          OPC_EmitNodeXForm, 2, 2, // t2_so_imm_neg_XFORM
/*2989*/          OPC_EmitInteger, MVT::i32, 14, 
/*2992*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2995*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2998*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SUBri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2SUBri:i32 GPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*3009*/        /*Scope*/ 28, /*->3038*/
/*3010*/          OPC_CheckPredicate, 13, // Predicate_imm0_4095_neg
/*3012*/          OPC_MoveParent,
/*3013*/          OPC_CheckType, MVT::i32,
/*3015*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3017*/          OPC_EmitConvertToTarget, 1,
/*3019*/          OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*3022*/          OPC_EmitInteger, MVT::i32, 14, 
/*3025*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3028*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SUBri12), 0,
                      MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_4095_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2SUBri12:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_4095_neg>>:$imm))
/*3038*/        /*Scope*/ 93, /*->3132*/
/*3039*/          OPC_CheckPredicate, 14, // Predicate_imm0_65535_neg
/*3041*/          OPC_MoveParent,
/*3042*/          OPC_CheckType, MVT::i32,
/*3044*/          OPC_Scope, 42, /*->3088*/ // 2 children in Scope
/*3046*/            OPC_CheckPatternPredicate, 7, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*3048*/            OPC_EmitConvertToTarget, 1,
/*3050*/            OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*3053*/            OPC_EmitInteger, MVT::i32, 14, 
/*3056*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3059*/            OPC_EmitNode1, TARGET_VAL(ARM::MOVi16), 0,
                        MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*3068*/            OPC_EmitInteger, MVT::i32, 14, 
/*3071*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3074*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3077*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SUBrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 6, 7, 8, 9, 
                    // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                    // Dst: (SUBrr:i32 GPR:i32:$src, (MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*3088*/          /*Scope*/ 42, /*->3131*/
/*3089*/            OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3091*/            OPC_EmitConvertToTarget, 1,
/*3093*/            OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*3096*/            OPC_EmitInteger, MVT::i32, 14, 
/*3099*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3102*/            OPC_EmitNode1, TARGET_VAL(ARM::t2MOVi16), 0,
                        MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*3111*/            OPC_EmitInteger, MVT::i32, 14, 
/*3114*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3117*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3120*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SUBrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 6, 7, 8, 9, 
                    // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                    // Dst: (t2SUBrr:i32 GPR:i32:$src, (t2MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*3131*/          0, /*End of Scope*/
/*3132*/        0, /*End of Scope*/
/*3133*/      /*Scope*/ 90, /*->3224*/
/*3134*/        OPC_MoveChild0,
/*3135*/        OPC_SwitchOpcode /*2 cases */, 56, TARGET_VAL(ISD::MUL),// ->3195
/*3139*/          OPC_RecordChild0, // #0 = $Rn
/*3140*/          OPC_RecordChild1, // #1 = $Rm
/*3141*/          OPC_MoveParent,
/*3142*/          OPC_RecordChild1, // #2 = $Ra
/*3143*/          OPC_CheckType, MVT::i32,
/*3145*/          OPC_Scope, 23, /*->3170*/ // 2 children in Scope
/*3147*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*3149*/            OPC_EmitInteger, MVT::i32, 14, 
/*3152*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3155*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3158*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::MLA), 0,
                        MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                    // Src: (add:i32 (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm), GPRnopc:i32:$Ra) - Complexity = 6
                    // Dst: (MLA:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$Ra)
/*3170*/          /*Scope*/ 23, /*->3194*/
/*3171*/            OPC_CheckPatternPredicate, 9, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops())
/*3173*/            OPC_EmitInteger, MVT::i32, 14, 
/*3176*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3179*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3182*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::MLAv5), 0,
                        MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                    // Src: (add:i32 (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm), GPRnopc:i32:$Ra) - Complexity = 6
                    // Dst: (MLAv5:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$Ra)
/*3194*/          0, /*End of Scope*/
/*3195*/        /*SwitchOpcode*/ 25, TARGET_VAL(ISD::MULHS),// ->3223
/*3198*/          OPC_RecordChild0, // #0 = $Rn
/*3199*/          OPC_RecordChild1, // #1 = $Rm
/*3200*/          OPC_MoveParent,
/*3201*/          OPC_RecordChild1, // #2 = $Ra
/*3202*/          OPC_CheckType, MVT::i32,
/*3204*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*3206*/          OPC_EmitInteger, MVT::i32, 14, 
/*3209*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3212*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SMMLA), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm), GPR:i32:$Ra) - Complexity = 6
                  // Dst: (SMMLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*3223*/        0, // EndSwitchOpcode
/*3224*/      /*Scope*/ 63, /*->3288*/
/*3225*/        OPC_RecordChild0, // #0 = $Rn
/*3226*/        OPC_MoveChild1,
/*3227*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3230*/        OPC_RecordChild0, // #1 = $Rm
/*3231*/        OPC_MoveChild1,
/*3232*/        OPC_Scope, 26, /*->3260*/ // 2 children in Scope
/*3234*/          OPC_CheckValueType, MVT::i8,
/*3236*/          OPC_MoveParent,
/*3237*/          OPC_MoveParent,
/*3238*/          OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*3240*/          OPC_EmitInteger, MVT::i32, 0, 
/*3243*/          OPC_EmitInteger, MVT::i32, 14, 
/*3246*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3249*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i8:Other)) - Complexity = 6
                  // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*3260*/        /*Scope*/ 26, /*->3287*/
/*3261*/          OPC_CheckValueType, MVT::i16,
/*3263*/          OPC_MoveParent,
/*3264*/          OPC_MoveParent,
/*3265*/          OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*3267*/          OPC_EmitInteger, MVT::i32, 0, 
/*3270*/          OPC_EmitInteger, MVT::i32, 14, 
/*3273*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3276*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)) - Complexity = 6
                  // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*3287*/        0, /*End of Scope*/
/*3288*/      /*Scope*/ 59, /*->3348*/
/*3289*/        OPC_MoveChild0,
/*3290*/        OPC_SwitchOpcode /*2 cases */, 25, TARGET_VAL(ISD::MUL),// ->3319
/*3294*/          OPC_RecordChild0, // #0 = $Rn
/*3295*/          OPC_RecordChild1, // #1 = $Rm
/*3296*/          OPC_MoveParent,
/*3297*/          OPC_RecordChild1, // #2 = $Ra
/*3298*/          OPC_CheckType, MVT::i32,
/*3300*/          OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*3302*/          OPC_EmitInteger, MVT::i32, 14, 
/*3305*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3308*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MLA), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm), rGPR:i32:$Ra) - Complexity = 6
                  // Dst: (t2MLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*3319*/        /*SwitchOpcode*/ 25, TARGET_VAL(ISD::MULHS),// ->3347
/*3322*/          OPC_RecordChild0, // #0 = $Rm
/*3323*/          OPC_RecordChild1, // #1 = $Rn
/*3324*/          OPC_MoveParent,
/*3325*/          OPC_RecordChild1, // #2 = $Ra
/*3326*/          OPC_CheckType, MVT::i32,
/*3328*/          OPC_CheckPatternPredicate, 3, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*3330*/          OPC_EmitInteger, MVT::i32, 14, 
/*3333*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3336*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMMLA), 0,
                      MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (mulhs:i32 rGPR:i32:$Rm, rGPR:i32:$Rn), rGPR:i32:$Ra) - Complexity = 6
                  // Dst: (t2SMMLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*3347*/        0, // EndSwitchOpcode
/*3348*/      /*Scope*/ 65|128,1/*193*/, /*->3543*/
/*3350*/        OPC_RecordChild0, // #0 = $Rn
/*3351*/        OPC_MoveChild1,
/*3352*/        OPC_SwitchOpcode /*3 cases */, 58, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->3414
/*3356*/          OPC_RecordChild0, // #1 = $Rm
/*3357*/          OPC_MoveChild1,
/*3358*/          OPC_Scope, 26, /*->3386*/ // 2 children in Scope
/*3360*/            OPC_CheckValueType, MVT::i8,
/*3362*/            OPC_MoveParent,
/*3363*/            OPC_MoveParent,
/*3364*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3366*/            OPC_EmitInteger, MVT::i32, 0, 
/*3369*/            OPC_EmitInteger, MVT::i32, 14, 
/*3372*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3375*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAB), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i8:Other)) - Complexity = 6
                    // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*3386*/          /*Scope*/ 26, /*->3413*/
/*3387*/            OPC_CheckValueType, MVT::i16,
/*3389*/            OPC_MoveParent,
/*3390*/            OPC_MoveParent,
/*3391*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3393*/            OPC_EmitInteger, MVT::i32, 0, 
/*3396*/            OPC_EmitInteger, MVT::i32, 14, 
/*3399*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3402*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAH), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 6
                    // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*3413*/          0, /*End of Scope*/
/*3414*/        /*SwitchOpcode*/ 75, TARGET_VAL(ISD::MUL),// ->3492
/*3417*/          OPC_RecordChild0, // #1 = $Rn
/*3418*/          OPC_RecordChild1, // #2 = $Rm
/*3419*/          OPC_MoveParent,
/*3420*/          OPC_CheckType, MVT::i32,
/*3422*/          OPC_Scope, 23, /*->3447*/ // 3 children in Scope
/*3424*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*3426*/            OPC_EmitInteger, MVT::i32, 14, 
/*3429*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3432*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3435*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::MLA), 0,
                        MVT::i32, 6/*#Ops*/, 1, 2, 0, 3, 4, 5, 
                    // Src: (add:i32 GPRnopc:i32:$Ra, (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)) - Complexity = 6
                    // Dst: (MLA:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$Ra)
/*3447*/          /*Scope*/ 23, /*->3471*/
/*3448*/            OPC_CheckPatternPredicate, 9, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops())
/*3450*/            OPC_EmitInteger, MVT::i32, 14, 
/*3453*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3456*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3459*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::MLAv5), 0,
                        MVT::i32, 6/*#Ops*/, 1, 2, 0, 3, 4, 5, 
                    // Src: (add:i32 GPRnopc:i32:$Ra, (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)) - Complexity = 6
                    // Dst: (MLAv5:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$Ra)
/*3471*/          /*Scope*/ 19, /*->3491*/
/*3472*/            OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*3474*/            OPC_EmitInteger, MVT::i32, 14, 
/*3477*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3480*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MLA), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                    // Dst: (t2MLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*3491*/          0, /*End of Scope*/
/*3492*/        /*SwitchOpcode*/ 47, TARGET_VAL(ISD::MULHS),// ->3542
/*3495*/          OPC_RecordChild0, // #1 = $Rn
/*3496*/          OPC_RecordChild1, // #2 = $Rm
/*3497*/          OPC_MoveParent,
/*3498*/          OPC_CheckType, MVT::i32,
/*3500*/          OPC_Scope, 19, /*->3521*/ // 2 children in Scope
/*3502*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*3504*/            OPC_EmitInteger, MVT::i32, 14, 
/*3507*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3510*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SMMLA), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                    // Dst: (SMMLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*3521*/          /*Scope*/ 19, /*->3541*/
/*3522*/            OPC_CheckPatternPredicate, 3, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*3524*/            OPC_EmitInteger, MVT::i32, 14, 
/*3527*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3530*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMMLA), 0,
                        MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mulhs:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)) - Complexity = 6
                    // Dst: (t2SMMLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*3541*/          0, /*End of Scope*/
/*3542*/        0, // EndSwitchOpcode
/*3543*/      /*Scope*/ 116, /*->3660*/
/*3544*/        OPC_MoveChild0,
/*3545*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3548*/        OPC_RecordChild0, // #0 = $Rm
/*3549*/        OPC_MoveChild1,
/*3550*/        OPC_Scope, 53, /*->3605*/ // 2 children in Scope
/*3552*/          OPC_CheckValueType, MVT::i8,
/*3554*/          OPC_MoveParent,
/*3555*/          OPC_MoveParent,
/*3556*/          OPC_RecordChild1, // #1 = $Rn
/*3557*/          OPC_Scope, 22, /*->3581*/ // 2 children in Scope
/*3559*/            OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*3561*/            OPC_EmitInteger, MVT::i32, 0, 
/*3564*/            OPC_EmitInteger, MVT::i32, 14, 
/*3567*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3570*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTAB), 0,
                        MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i8:Other), GPR:i32:$Rn) - Complexity = 6
                    // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*3581*/          /*Scope*/ 22, /*->3604*/
/*3582*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3584*/            OPC_EmitInteger, MVT::i32, 0, 
/*3587*/            OPC_EmitInteger, MVT::i32, 14, 
/*3590*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3593*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAB), 0,
                        MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (sext_inreg:i32 rGPR:i32:$Rm, i8:Other), rGPR:i32:$Rn) - Complexity = 6
                    // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*3604*/          0, /*End of Scope*/
/*3605*/        /*Scope*/ 53, /*->3659*/
/*3606*/          OPC_CheckValueType, MVT::i16,
/*3608*/          OPC_MoveParent,
/*3609*/          OPC_MoveParent,
/*3610*/          OPC_RecordChild1, // #1 = $Rn
/*3611*/          OPC_Scope, 22, /*->3635*/ // 2 children in Scope
/*3613*/            OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*3615*/            OPC_EmitInteger, MVT::i32, 0, 
/*3618*/            OPC_EmitInteger, MVT::i32, 14, 
/*3621*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3624*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTAH), 0,
                        MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other), GPR:i32:$Rn) - Complexity = 6
                    // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*3635*/          /*Scope*/ 22, /*->3658*/
/*3636*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3638*/            OPC_EmitInteger, MVT::i32, 0, 
/*3641*/            OPC_EmitInteger, MVT::i32, 14, 
/*3644*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3647*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAH), 0,
                        MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn) - Complexity = 6
                    // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*3658*/          0, /*End of Scope*/
/*3659*/        0, /*End of Scope*/
/*3660*/      /*Scope*/ 43|128,2/*299*/, /*->3961*/
/*3662*/        OPC_RecordChild0, // #0 = $Rn
/*3663*/        OPC_Scope, 89, /*->3754*/ // 2 children in Scope
/*3665*/          OPC_RecordChild1, // #1 = $Rm
/*3666*/          OPC_CheckType, MVT::i32,
/*3668*/          OPC_Scope, 22, /*->3692*/ // 3 children in Scope
/*3670*/            OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*3672*/            OPC_EmitInteger, MVT::i32, 14, 
/*3675*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3678*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3681*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::ADDrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                    // Dst: (ADDrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*3692*/          /*Scope*/ 22, /*->3715*/
/*3693*/            OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*3695*/            OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*3698*/            OPC_EmitInteger, MVT::i32, 14, 
/*3701*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3704*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::tADDrr), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tADDrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*3715*/          /*Scope*/ 37, /*->3753*/
/*3716*/            OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3718*/            OPC_EmitInteger, MVT::i32, 14, 
/*3721*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3724*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3727*/            OPC_Scope, 11, /*->3740*/ // 2 children in Scope
/*3729*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ADDrr), 0,
                          MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                      // Dst: (t2ADDrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*3740*/            /*Scope*/ 11, /*->3752*/
/*3741*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ADDrr), 0,
                          MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (add:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 3
                      // Dst: (t2ADDrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*3752*/            0, /*End of Scope*/
/*3753*/          0, /*End of Scope*/
/*3754*/        /*Scope*/ 76|128,1/*204*/, /*->3960*/
/*3756*/          OPC_MoveChild1,
/*3757*/          OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*3760*/          OPC_MoveChild0,
/*3761*/          OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*3764*/          OPC_Scope, 96, /*->3862*/ // 2 children in Scope
/*3766*/            OPC_CheckChild0Integer, 72|128,2/*328*/, 
/*3769*/            OPC_RecordChild1, // #1 = $Vn
/*3770*/            OPC_SwitchType /*3 cases */, 28, MVT::v8i8,// ->3801
/*3773*/              OPC_CheckChild1Type, MVT::v8i8,
/*3775*/              OPC_RecordChild2, // #2 = $Vm
/*3776*/              OPC_CheckChild2Type, MVT::v8i8,
/*3778*/              OPC_MoveParent,
/*3779*/              OPC_MoveParent,
/*3780*/              OPC_CheckType, MVT::v8i16,
/*3782*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*3784*/              OPC_EmitInteger, MVT::i32, 14, 
/*3787*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3790*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALsv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v8i16 QPR:v8i16:$src1, (zext:v8i16 (intrinsic_wo_chain:v8i8 328:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm))) - Complexity = 14
                      // Dst: (VABALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*3801*/            /*SwitchType*/ 28, MVT::v4i16,// ->3831
/*3803*/              OPC_CheckChild1Type, MVT::v4i16,
/*3805*/              OPC_RecordChild2, // #2 = $Vm
/*3806*/              OPC_CheckChild2Type, MVT::v4i16,
/*3808*/              OPC_MoveParent,
/*3809*/              OPC_MoveParent,
/*3810*/              OPC_CheckType, MVT::v4i32,
/*3812*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*3814*/              OPC_EmitInteger, MVT::i32, 14, 
/*3817*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3820*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALsv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v4i32 QPR:v4i32:$src1, (zext:v4i32 (intrinsic_wo_chain:v4i16 328:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm))) - Complexity = 14
                      // Dst: (VABALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*3831*/            /*SwitchType*/ 28, MVT::v2i32,// ->3861
/*3833*/              OPC_CheckChild1Type, MVT::v2i32,
/*3835*/              OPC_RecordChild2, // #2 = $Vm
/*3836*/              OPC_CheckChild2Type, MVT::v2i32,
/*3838*/              OPC_MoveParent,
/*3839*/              OPC_MoveParent,
/*3840*/              OPC_CheckType, MVT::v2i64,
/*3842*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*3844*/              OPC_EmitInteger, MVT::i32, 14, 
/*3847*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3850*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALsv2i64), 0,
                          MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v2i64 QPR:v2i64:$src1, (zext:v2i64 (intrinsic_wo_chain:v2i32 328:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm))) - Complexity = 14
                      // Dst: (VABALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*3861*/            0, // EndSwitchType
/*3862*/          /*Scope*/ 96, /*->3959*/
/*3863*/            OPC_CheckChild0Integer, 73|128,2/*329*/, 
/*3866*/            OPC_RecordChild1, // #1 = $Vn
/*3867*/            OPC_SwitchType /*3 cases */, 28, MVT::v8i8,// ->3898
/*3870*/              OPC_CheckChild1Type, MVT::v8i8,
/*3872*/              OPC_RecordChild2, // #2 = $Vm
/*3873*/              OPC_CheckChild2Type, MVT::v8i8,
/*3875*/              OPC_MoveParent,
/*3876*/              OPC_MoveParent,
/*3877*/              OPC_CheckType, MVT::v8i16,
/*3879*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*3881*/              OPC_EmitInteger, MVT::i32, 14, 
/*3884*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3887*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALuv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v8i16 QPR:v8i16:$src1, (zext:v8i16 (intrinsic_wo_chain:v8i8 329:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm))) - Complexity = 14
                      // Dst: (VABALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*3898*/            /*SwitchType*/ 28, MVT::v4i16,// ->3928
/*3900*/              OPC_CheckChild1Type, MVT::v4i16,
/*3902*/              OPC_RecordChild2, // #2 = $Vm
/*3903*/              OPC_CheckChild2Type, MVT::v4i16,
/*3905*/              OPC_MoveParent,
/*3906*/              OPC_MoveParent,
/*3907*/              OPC_CheckType, MVT::v4i32,
/*3909*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*3911*/              OPC_EmitInteger, MVT::i32, 14, 
/*3914*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3917*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALuv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v4i32 QPR:v4i32:$src1, (zext:v4i32 (intrinsic_wo_chain:v4i16 329:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm))) - Complexity = 14
                      // Dst: (VABALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*3928*/            /*SwitchType*/ 28, MVT::v2i32,// ->3958
/*3930*/              OPC_CheckChild1Type, MVT::v2i32,
/*3932*/              OPC_RecordChild2, // #2 = $Vm
/*3933*/              OPC_CheckChild2Type, MVT::v2i32,
/*3935*/              OPC_MoveParent,
/*3936*/              OPC_MoveParent,
/*3937*/              OPC_CheckType, MVT::v2i64,
/*3939*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*3941*/              OPC_EmitInteger, MVT::i32, 14, 
/*3944*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3947*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALuv2i64), 0,
                          MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v2i64 QPR:v2i64:$src1, (zext:v2i64 (intrinsic_wo_chain:v2i32 329:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm))) - Complexity = 14
                      // Dst: (VABALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*3958*/            0, // EndSwitchType
/*3959*/          0, /*End of Scope*/
/*3960*/        0, /*End of Scope*/
/*3961*/      /*Scope*/ 82|128,1/*210*/, /*->4173*/
/*3963*/        OPC_MoveChild0,
/*3964*/        OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*3967*/        OPC_MoveChild0,
/*3968*/        OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*3971*/        OPC_Scope, 99, /*->4072*/ // 2 children in Scope
/*3973*/          OPC_CheckChild0Integer, 72|128,2/*328*/, 
/*3976*/          OPC_RecordChild1, // #0 = $Vn
/*3977*/          OPC_SwitchType /*3 cases */, 29, MVT::v8i8,// ->4009
/*3980*/            OPC_CheckChild1Type, MVT::v8i8,
/*3982*/            OPC_RecordChild2, // #1 = $Vm
/*3983*/            OPC_CheckChild2Type, MVT::v8i8,
/*3985*/            OPC_MoveParent,
/*3986*/            OPC_MoveParent,
/*3987*/            OPC_RecordChild1, // #2 = $src1
/*3988*/            OPC_CheckType, MVT::v8i16,
/*3990*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*3992*/            OPC_EmitInteger, MVT::i32, 14, 
/*3995*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3998*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALsv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (zext:v8i16 (intrinsic_wo_chain:v8i8 328:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)), QPR:v8i16:$src1) - Complexity = 14
                    // Dst: (VABALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*4009*/          /*SwitchType*/ 29, MVT::v4i16,// ->4040
/*4011*/            OPC_CheckChild1Type, MVT::v4i16,
/*4013*/            OPC_RecordChild2, // #1 = $Vm
/*4014*/            OPC_CheckChild2Type, MVT::v4i16,
/*4016*/            OPC_MoveParent,
/*4017*/            OPC_MoveParent,
/*4018*/            OPC_RecordChild1, // #2 = $src1
/*4019*/            OPC_CheckType, MVT::v4i32,
/*4021*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4023*/            OPC_EmitInteger, MVT::i32, 14, 
/*4026*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4029*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALsv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (zext:v4i32 (intrinsic_wo_chain:v4i16 328:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)), QPR:v4i32:$src1) - Complexity = 14
                    // Dst: (VABALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*4040*/          /*SwitchType*/ 29, MVT::v2i32,// ->4071
/*4042*/            OPC_CheckChild1Type, MVT::v2i32,
/*4044*/            OPC_RecordChild2, // #1 = $Vm
/*4045*/            OPC_CheckChild2Type, MVT::v2i32,
/*4047*/            OPC_MoveParent,
/*4048*/            OPC_MoveParent,
/*4049*/            OPC_RecordChild1, // #2 = $src1
/*4050*/            OPC_CheckType, MVT::v2i64,
/*4052*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4054*/            OPC_EmitInteger, MVT::i32, 14, 
/*4057*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4060*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALsv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i64 (zext:v2i64 (intrinsic_wo_chain:v2i32 328:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)), QPR:v2i64:$src1) - Complexity = 14
                    // Dst: (VABALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*4071*/          0, // EndSwitchType
/*4072*/        /*Scope*/ 99, /*->4172*/
/*4073*/          OPC_CheckChild0Integer, 73|128,2/*329*/, 
/*4076*/          OPC_RecordChild1, // #0 = $Vn
/*4077*/          OPC_SwitchType /*3 cases */, 29, MVT::v8i8,// ->4109
/*4080*/            OPC_CheckChild1Type, MVT::v8i8,
/*4082*/            OPC_RecordChild2, // #1 = $Vm
/*4083*/            OPC_CheckChild2Type, MVT::v8i8,
/*4085*/            OPC_MoveParent,
/*4086*/            OPC_MoveParent,
/*4087*/            OPC_RecordChild1, // #2 = $src1
/*4088*/            OPC_CheckType, MVT::v8i16,
/*4090*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4092*/            OPC_EmitInteger, MVT::i32, 14, 
/*4095*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4098*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALuv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (zext:v8i16 (intrinsic_wo_chain:v8i8 329:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)), QPR:v8i16:$src1) - Complexity = 14
                    // Dst: (VABALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*4109*/          /*SwitchType*/ 29, MVT::v4i16,// ->4140
/*4111*/            OPC_CheckChild1Type, MVT::v4i16,
/*4113*/            OPC_RecordChild2, // #1 = $Vm
/*4114*/            OPC_CheckChild2Type, MVT::v4i16,
/*4116*/            OPC_MoveParent,
/*4117*/            OPC_MoveParent,
/*4118*/            OPC_RecordChild1, // #2 = $src1
/*4119*/            OPC_CheckType, MVT::v4i32,
/*4121*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4123*/            OPC_EmitInteger, MVT::i32, 14, 
/*4126*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4129*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALuv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (zext:v4i32 (intrinsic_wo_chain:v4i16 329:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)), QPR:v4i32:$src1) - Complexity = 14
                    // Dst: (VABALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*4140*/          /*SwitchType*/ 29, MVT::v2i32,// ->4171
/*4142*/            OPC_CheckChild1Type, MVT::v2i32,
/*4144*/            OPC_RecordChild2, // #1 = $Vm
/*4145*/            OPC_CheckChild2Type, MVT::v2i32,
/*4147*/            OPC_MoveParent,
/*4148*/            OPC_MoveParent,
/*4149*/            OPC_RecordChild1, // #2 = $src1
/*4150*/            OPC_CheckType, MVT::v2i64,
/*4152*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4154*/            OPC_EmitInteger, MVT::i32, 14, 
/*4157*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4160*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALuv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i64 (zext:v2i64 (intrinsic_wo_chain:v2i32 329:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)), QPR:v2i64:$src1) - Complexity = 14
                    // Dst: (VABALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*4171*/          0, // EndSwitchType
/*4172*/        0, /*End of Scope*/
/*4173*/      /*Scope*/ 107|128,2/*363*/, /*->4538*/
/*4175*/        OPC_RecordChild0, // #0 = $src1
/*4176*/        OPC_MoveChild1,
/*4177*/        OPC_SwitchOpcode /*3 cases */, 47|128,1/*175*/, TARGET_VAL(ISD::MUL),// ->4357
/*4182*/          OPC_Scope, 2|128,1/*130*/, /*->4315*/ // 2 children in Scope
/*4185*/            OPC_RecordChild0, // #1 = $Vn
/*4186*/            OPC_MoveChild1,
/*4187*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4190*/            OPC_RecordChild0, // #2 = $Vm
/*4191*/            OPC_Scope, 60, /*->4253*/ // 2 children in Scope
/*4193*/              OPC_CheckChild0Type, MVT::v4i16,
/*4195*/              OPC_RecordChild1, // #3 = $lane
/*4196*/              OPC_MoveChild1,
/*4197*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4200*/              OPC_MoveParent,
/*4201*/              OPC_MoveParent,
/*4202*/              OPC_MoveParent,
/*4203*/              OPC_SwitchType /*2 cases */, 22, MVT::v4i16,// ->4228
/*4206*/                OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4208*/                OPC_EmitConvertToTarget, 3,
/*4210*/                OPC_EmitInteger, MVT::i32, 14, 
/*4213*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4216*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i16), 0,
                            MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4228*/              /*SwitchType*/ 22, MVT::v8i16,// ->4252
/*4230*/                OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4232*/                OPC_EmitConvertToTarget, 3,
/*4234*/                OPC_EmitInteger, MVT::i32, 14, 
/*4237*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4240*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv8i16), 0,
                            MVT::v8i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4252*/              0, // EndSwitchType
/*4253*/            /*Scope*/ 60, /*->4314*/
/*4254*/              OPC_CheckChild0Type, MVT::v2i32,
/*4256*/              OPC_RecordChild1, // #3 = $lane
/*4257*/              OPC_MoveChild1,
/*4258*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4261*/              OPC_MoveParent,
/*4262*/              OPC_MoveParent,
/*4263*/              OPC_MoveParent,
/*4264*/              OPC_SwitchType /*2 cases */, 22, MVT::v2i32,// ->4289
/*4267*/                OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4269*/                OPC_EmitConvertToTarget, 3,
/*4271*/                OPC_EmitInteger, MVT::i32, 14, 
/*4274*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4277*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv2i32), 0,
                            MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4289*/              /*SwitchType*/ 22, MVT::v4i32,// ->4313
/*4291*/                OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4293*/                OPC_EmitConvertToTarget, 3,
/*4295*/                OPC_EmitInteger, MVT::i32, 14, 
/*4298*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4301*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i32), 0,
                            MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4313*/              0, // EndSwitchType
/*4314*/            0, /*End of Scope*/
/*4315*/          /*Scope*/ 40, /*->4356*/
/*4316*/            OPC_MoveChild0,
/*4317*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4320*/            OPC_RecordChild0, // #1 = $Vm
/*4321*/            OPC_CheckChild0Type, MVT::v4i16,
/*4323*/            OPC_RecordChild1, // #2 = $lane
/*4324*/            OPC_MoveChild1,
/*4325*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4328*/            OPC_MoveParent,
/*4329*/            OPC_MoveParent,
/*4330*/            OPC_RecordChild1, // #3 = $Vn
/*4331*/            OPC_MoveParent,
/*4332*/            OPC_CheckType, MVT::v4i16,
/*4334*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4336*/            OPC_EmitConvertToTarget, 2,
/*4338*/            OPC_EmitInteger, MVT::i32, 14, 
/*4341*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4344*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i16), 0,
                        MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 12
                    // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4356*/          0, /*End of Scope*/
/*4357*/        /*SwitchOpcode*/ 87, TARGET_VAL(ARMISD::VMULLs),// ->4447
/*4360*/          OPC_RecordChild0, // #1 = $Vn
/*4361*/          OPC_Scope, 41, /*->4404*/ // 2 children in Scope
/*4363*/            OPC_CheckChild0Type, MVT::v4i16,
/*4365*/            OPC_MoveChild1,
/*4366*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4369*/            OPC_RecordChild0, // #2 = $Vm
/*4370*/            OPC_CheckChild0Type, MVT::v4i16,
/*4372*/            OPC_RecordChild1, // #3 = $lane
/*4373*/            OPC_MoveChild1,
/*4374*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4377*/            OPC_MoveParent,
/*4378*/            OPC_MoveParent,
/*4379*/            OPC_MoveParent,
/*4380*/            OPC_CheckType, MVT::v4i32,
/*4382*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4384*/            OPC_EmitConvertToTarget, 3,
/*4386*/            OPC_EmitInteger, MVT::i32, 14, 
/*4389*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4392*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALslsv4i16), 0,
                        MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLALslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4404*/          /*Scope*/ 41, /*->4446*/
/*4405*/            OPC_CheckChild0Type, MVT::v2i32,
/*4407*/            OPC_MoveChild1,
/*4408*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4411*/            OPC_RecordChild0, // #2 = $Vm
/*4412*/            OPC_CheckChild0Type, MVT::v2i32,
/*4414*/            OPC_RecordChild1, // #3 = $lane
/*4415*/            OPC_MoveChild1,
/*4416*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4419*/            OPC_MoveParent,
/*4420*/            OPC_MoveParent,
/*4421*/            OPC_MoveParent,
/*4422*/            OPC_CheckType, MVT::v2i64,
/*4424*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4426*/            OPC_EmitConvertToTarget, 3,
/*4428*/            OPC_EmitInteger, MVT::i32, 14, 
/*4431*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4434*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALslsv2i32), 0,
                        MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLALslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4446*/          0, /*End of Scope*/
/*4447*/        /*SwitchOpcode*/ 87, TARGET_VAL(ARMISD::VMULLu),// ->4537
/*4450*/          OPC_RecordChild0, // #1 = $Vn
/*4451*/          OPC_Scope, 41, /*->4494*/ // 2 children in Scope
/*4453*/            OPC_CheckChild0Type, MVT::v4i16,
/*4455*/            OPC_MoveChild1,
/*4456*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4459*/            OPC_RecordChild0, // #2 = $Vm
/*4460*/            OPC_CheckChild0Type, MVT::v4i16,
/*4462*/            OPC_RecordChild1, // #3 = $lane
/*4463*/            OPC_MoveChild1,
/*4464*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4467*/            OPC_MoveParent,
/*4468*/            OPC_MoveParent,
/*4469*/            OPC_MoveParent,
/*4470*/            OPC_CheckType, MVT::v4i32,
/*4472*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4474*/            OPC_EmitConvertToTarget, 3,
/*4476*/            OPC_EmitInteger, MVT::i32, 14, 
/*4479*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4482*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALsluv4i16), 0,
                        MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLALsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4494*/          /*Scope*/ 41, /*->4536*/
/*4495*/            OPC_CheckChild0Type, MVT::v2i32,
/*4497*/            OPC_MoveChild1,
/*4498*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4501*/            OPC_RecordChild0, // #2 = $Vm
/*4502*/            OPC_CheckChild0Type, MVT::v2i32,
/*4504*/            OPC_RecordChild1, // #3 = $lane
/*4505*/            OPC_MoveChild1,
/*4506*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4509*/            OPC_MoveParent,
/*4510*/            OPC_MoveParent,
/*4511*/            OPC_MoveParent,
/*4512*/            OPC_CheckType, MVT::v2i64,
/*4514*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4516*/            OPC_EmitConvertToTarget, 3,
/*4518*/            OPC_EmitInteger, MVT::i32, 14, 
/*4521*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4524*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALsluv2i32), 0,
                        MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLALsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4536*/          0, /*End of Scope*/
/*4537*/        0, // EndSwitchOpcode
/*4538*/      /*Scope*/ 90, /*->4629*/
/*4539*/        OPC_MoveChild0,
/*4540*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*4543*/        OPC_Scope, 41, /*->4586*/ // 2 children in Scope
/*4545*/          OPC_RecordChild0, // #0 = $Vn
/*4546*/          OPC_MoveChild1,
/*4547*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4550*/          OPC_RecordChild0, // #1 = $Vm
/*4551*/          OPC_CheckChild0Type, MVT::v4i16,
/*4553*/          OPC_RecordChild1, // #2 = $lane
/*4554*/          OPC_MoveChild1,
/*4555*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4558*/          OPC_MoveParent,
/*4559*/          OPC_MoveParent,
/*4560*/          OPC_MoveParent,
/*4561*/          OPC_RecordChild1, // #3 = $src1
/*4562*/          OPC_CheckType, MVT::v4i16,
/*4564*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4566*/          OPC_EmitConvertToTarget, 2,
/*4568*/          OPC_EmitInteger, MVT::i32, 14, 
/*4571*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4574*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i16), 0,
                      MVT::v4i16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v4i16 (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), DPR:v4i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4586*/        /*Scope*/ 41, /*->4628*/
/*4587*/          OPC_MoveChild0,
/*4588*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4591*/          OPC_RecordChild0, // #0 = $Vm
/*4592*/          OPC_CheckChild0Type, MVT::v4i16,
/*4594*/          OPC_RecordChild1, // #1 = $lane
/*4595*/          OPC_MoveChild1,
/*4596*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4599*/          OPC_MoveParent,
/*4600*/          OPC_MoveParent,
/*4601*/          OPC_RecordChild1, // #2 = $Vn
/*4602*/          OPC_MoveParent,
/*4603*/          OPC_RecordChild1, // #3 = $src1
/*4604*/          OPC_CheckType, MVT::v4i16,
/*4606*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4608*/          OPC_EmitConvertToTarget, 1,
/*4610*/          OPC_EmitInteger, MVT::i32, 14, 
/*4613*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4616*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i16), 0,
                      MVT::v4i16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (add:v4i16 (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn), DPR:v4i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4628*/        0, /*End of Scope*/
/*4629*/      /*Scope*/ 45, /*->4675*/
/*4630*/        OPC_RecordChild0, // #0 = $src1
/*4631*/        OPC_MoveChild1,
/*4632*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*4635*/        OPC_MoveChild0,
/*4636*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4639*/        OPC_RecordChild0, // #1 = $Vm
/*4640*/        OPC_CheckChild0Type, MVT::v2i32,
/*4642*/        OPC_RecordChild1, // #2 = $lane
/*4643*/        OPC_MoveChild1,
/*4644*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4647*/        OPC_MoveParent,
/*4648*/        OPC_MoveParent,
/*4649*/        OPC_RecordChild1, // #3 = $Vn
/*4650*/        OPC_MoveParent,
/*4651*/        OPC_CheckType, MVT::v2i32,
/*4653*/        OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4655*/        OPC_EmitConvertToTarget, 2,
/*4657*/        OPC_EmitInteger, MVT::i32, 14, 
/*4660*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4663*/        OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv2i32), 0,
                    MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 12
                // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4675*/      /*Scope*/ 90, /*->4766*/
/*4676*/        OPC_MoveChild0,
/*4677*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*4680*/        OPC_Scope, 41, /*->4723*/ // 2 children in Scope
/*4682*/          OPC_RecordChild0, // #0 = $Vn
/*4683*/          OPC_MoveChild1,
/*4684*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4687*/          OPC_RecordChild0, // #1 = $Vm
/*4688*/          OPC_CheckChild0Type, MVT::v2i32,
/*4690*/          OPC_RecordChild1, // #2 = $lane
/*4691*/          OPC_MoveChild1,
/*4692*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4695*/          OPC_MoveParent,
/*4696*/          OPC_MoveParent,
/*4697*/          OPC_MoveParent,
/*4698*/          OPC_RecordChild1, // #3 = $src1
/*4699*/          OPC_CheckType, MVT::v2i32,
/*4701*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4703*/          OPC_EmitConvertToTarget, 2,
/*4705*/          OPC_EmitInteger, MVT::i32, 14, 
/*4708*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4711*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv2i32), 0,
                      MVT::v2i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v2i32 (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), DPR:v2i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4723*/        /*Scope*/ 41, /*->4765*/
/*4724*/          OPC_MoveChild0,
/*4725*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4728*/          OPC_RecordChild0, // #0 = $Vm
/*4729*/          OPC_CheckChild0Type, MVT::v2i32,
/*4731*/          OPC_RecordChild1, // #1 = $lane
/*4732*/          OPC_MoveChild1,
/*4733*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4736*/          OPC_MoveParent,
/*4737*/          OPC_MoveParent,
/*4738*/          OPC_RecordChild1, // #2 = $Vn
/*4739*/          OPC_MoveParent,
/*4740*/          OPC_RecordChild1, // #3 = $src1
/*4741*/          OPC_CheckType, MVT::v2i32,
/*4743*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4745*/          OPC_EmitConvertToTarget, 1,
/*4747*/          OPC_EmitInteger, MVT::i32, 14, 
/*4750*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4753*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv2i32), 0,
                      MVT::v2i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (add:v2i32 (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn), DPR:v2i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4765*/        0, /*End of Scope*/
/*4766*/      /*Scope*/ 45, /*->4812*/
/*4767*/        OPC_RecordChild0, // #0 = $src1
/*4768*/        OPC_MoveChild1,
/*4769*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*4772*/        OPC_MoveChild0,
/*4773*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4776*/        OPC_RecordChild0, // #1 = $Vm
/*4777*/        OPC_CheckChild0Type, MVT::v4i16,
/*4779*/        OPC_RecordChild1, // #2 = $lane
/*4780*/        OPC_MoveChild1,
/*4781*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4784*/        OPC_MoveParent,
/*4785*/        OPC_MoveParent,
/*4786*/        OPC_RecordChild1, // #3 = $Vn
/*4787*/        OPC_MoveParent,
/*4788*/        OPC_CheckType, MVT::v8i16,
/*4790*/        OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4792*/        OPC_EmitConvertToTarget, 2,
/*4794*/        OPC_EmitInteger, MVT::i32, 14, 
/*4797*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4800*/        OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    MVT::v8i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn)) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4812*/      /*Scope*/ 90, /*->4903*/
/*4813*/        OPC_MoveChild0,
/*4814*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*4817*/        OPC_Scope, 41, /*->4860*/ // 2 children in Scope
/*4819*/          OPC_RecordChild0, // #0 = $Vn
/*4820*/          OPC_MoveChild1,
/*4821*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4824*/          OPC_RecordChild0, // #1 = $Vm
/*4825*/          OPC_CheckChild0Type, MVT::v4i16,
/*4827*/          OPC_RecordChild1, // #2 = $lane
/*4828*/          OPC_MoveChild1,
/*4829*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4832*/          OPC_MoveParent,
/*4833*/          OPC_MoveParent,
/*4834*/          OPC_MoveParent,
/*4835*/          OPC_RecordChild1, // #3 = $src1
/*4836*/          OPC_CheckType, MVT::v8i16,
/*4838*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4840*/          OPC_EmitConvertToTarget, 2,
/*4842*/          OPC_EmitInteger, MVT::i32, 14, 
/*4845*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4848*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      MVT::v8i16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v8i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4860*/        /*Scope*/ 41, /*->4902*/
/*4861*/          OPC_MoveChild0,
/*4862*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4865*/          OPC_RecordChild0, // #0 = $Vm
/*4866*/          OPC_CheckChild0Type, MVT::v4i16,
/*4868*/          OPC_RecordChild1, // #1 = $lane
/*4869*/          OPC_MoveChild1,
/*4870*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4873*/          OPC_MoveParent,
/*4874*/          OPC_MoveParent,
/*4875*/          OPC_RecordChild1, // #2 = $Vn
/*4876*/          OPC_MoveParent,
/*4877*/          OPC_RecordChild1, // #3 = $src1
/*4878*/          OPC_CheckType, MVT::v8i16,
/*4880*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4882*/          OPC_EmitConvertToTarget, 1,
/*4884*/          OPC_EmitInteger, MVT::i32, 14, 
/*4887*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4890*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      MVT::v8i16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (add:v8i16 (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn), QPR:v8i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4902*/        0, /*End of Scope*/
/*4903*/      /*Scope*/ 45, /*->4949*/
/*4904*/        OPC_RecordChild0, // #0 = $src1
/*4905*/        OPC_MoveChild1,
/*4906*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*4909*/        OPC_MoveChild0,
/*4910*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4913*/        OPC_RecordChild0, // #1 = $Vm
/*4914*/        OPC_CheckChild0Type, MVT::v2i32,
/*4916*/        OPC_RecordChild1, // #2 = $lane
/*4917*/        OPC_MoveChild1,
/*4918*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4921*/        OPC_MoveParent,
/*4922*/        OPC_MoveParent,
/*4923*/        OPC_RecordChild1, // #3 = $Vn
/*4924*/        OPC_MoveParent,
/*4925*/        OPC_CheckType, MVT::v4i32,
/*4927*/        OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4929*/        OPC_EmitConvertToTarget, 2,
/*4931*/        OPC_EmitInteger, MVT::i32, 14, 
/*4934*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4937*/        OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i32), 0,
                    MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn)) - Complexity = 12
                // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4949*/      /*Scope*/ 20|128,2/*276*/, /*->5227*/
/*4951*/        OPC_MoveChild0,
/*4952*/        OPC_SwitchOpcode /*3 cases */, 86, TARGET_VAL(ISD::MUL),// ->5042
/*4956*/          OPC_Scope, 41, /*->4999*/ // 2 children in Scope
/*4958*/            OPC_RecordChild0, // #0 = $Vn
/*4959*/            OPC_MoveChild1,
/*4960*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4963*/            OPC_RecordChild0, // #1 = $Vm
/*4964*/            OPC_CheckChild0Type, MVT::v2i32,
/*4966*/            OPC_RecordChild1, // #2 = $lane
/*4967*/            OPC_MoveChild1,
/*4968*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4971*/            OPC_MoveParent,
/*4972*/            OPC_MoveParent,
/*4973*/            OPC_MoveParent,
/*4974*/            OPC_RecordChild1, // #3 = $src1
/*4975*/            OPC_CheckType, MVT::v4i32,
/*4977*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4979*/            OPC_EmitConvertToTarget, 2,
/*4981*/            OPC_EmitInteger, MVT::i32, 14, 
/*4984*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4987*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i32), 0,
                        MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                    // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4999*/          /*Scope*/ 41, /*->5041*/
/*5000*/            OPC_MoveChild0,
/*5001*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5004*/            OPC_RecordChild0, // #0 = $Vm
/*5005*/            OPC_CheckChild0Type, MVT::v2i32,
/*5007*/            OPC_RecordChild1, // #1 = $lane
/*5008*/            OPC_MoveChild1,
/*5009*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5012*/            OPC_MoveParent,
/*5013*/            OPC_MoveParent,
/*5014*/            OPC_RecordChild1, // #2 = $Vn
/*5015*/            OPC_MoveParent,
/*5016*/            OPC_RecordChild1, // #3 = $src1
/*5017*/            OPC_CheckType, MVT::v4i32,
/*5019*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5021*/            OPC_EmitConvertToTarget, 1,
/*5023*/            OPC_EmitInteger, MVT::i32, 14, 
/*5026*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5029*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i32), 0,
                        MVT::v4i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                    // Src: (add:v4i32 (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn), QPR:v4i32:$src1) - Complexity = 12
                    // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5041*/          0, /*End of Scope*/
/*5042*/        /*SwitchOpcode*/ 89, TARGET_VAL(ARMISD::VMULLs),// ->5134
/*5045*/          OPC_RecordChild0, // #0 = $Vn
/*5046*/          OPC_Scope, 42, /*->5090*/ // 2 children in Scope
/*5048*/            OPC_CheckChild0Type, MVT::v4i16,
/*5050*/            OPC_MoveChild1,
/*5051*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5054*/            OPC_RecordChild0, // #1 = $Vm
/*5055*/            OPC_CheckChild0Type, MVT::v4i16,
/*5057*/            OPC_RecordChild1, // #2 = $lane
/*5058*/            OPC_MoveChild1,
/*5059*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5062*/            OPC_MoveParent,
/*5063*/            OPC_MoveParent,
/*5064*/            OPC_MoveParent,
/*5065*/            OPC_RecordChild1, // #3 = $src1
/*5066*/            OPC_CheckType, MVT::v4i32,
/*5068*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5070*/            OPC_EmitConvertToTarget, 2,
/*5072*/            OPC_EmitInteger, MVT::i32, 14, 
/*5075*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5078*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALslsv4i16), 0,
                        MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v4i32 (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                    // Dst: (VMLALslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5090*/          /*Scope*/ 42, /*->5133*/
/*5091*/            OPC_CheckChild0Type, MVT::v2i32,
/*5093*/            OPC_MoveChild1,
/*5094*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5097*/            OPC_RecordChild0, // #1 = $Vm
/*5098*/            OPC_CheckChild0Type, MVT::v2i32,
/*5100*/            OPC_RecordChild1, // #2 = $lane
/*5101*/            OPC_MoveChild1,
/*5102*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5105*/            OPC_MoveParent,
/*5106*/            OPC_MoveParent,
/*5107*/            OPC_MoveParent,
/*5108*/            OPC_RecordChild1, // #3 = $src1
/*5109*/            OPC_CheckType, MVT::v2i64,
/*5111*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5113*/            OPC_EmitConvertToTarget, 2,
/*5115*/            OPC_EmitInteger, MVT::i32, 14, 
/*5118*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5121*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALslsv2i32), 0,
                        MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v2i64 (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 12
                    // Dst: (VMLALslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5133*/          0, /*End of Scope*/
/*5134*/        /*SwitchOpcode*/ 89, TARGET_VAL(ARMISD::VMULLu),// ->5226
/*5137*/          OPC_RecordChild0, // #0 = $Vn
/*5138*/          OPC_Scope, 42, /*->5182*/ // 2 children in Scope
/*5140*/            OPC_CheckChild0Type, MVT::v4i16,
/*5142*/            OPC_MoveChild1,
/*5143*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5146*/            OPC_RecordChild0, // #1 = $Vm
/*5147*/            OPC_CheckChild0Type, MVT::v4i16,
/*5149*/            OPC_RecordChild1, // #2 = $lane
/*5150*/            OPC_MoveChild1,
/*5151*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5154*/            OPC_MoveParent,
/*5155*/            OPC_MoveParent,
/*5156*/            OPC_MoveParent,
/*5157*/            OPC_RecordChild1, // #3 = $src1
/*5158*/            OPC_CheckType, MVT::v4i32,
/*5160*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5162*/            OPC_EmitConvertToTarget, 2,
/*5164*/            OPC_EmitInteger, MVT::i32, 14, 
/*5167*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5170*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALsluv4i16), 0,
                        MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v4i32 (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                    // Dst: (VMLALsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5182*/          /*Scope*/ 42, /*->5225*/
/*5183*/            OPC_CheckChild0Type, MVT::v2i32,
/*5185*/            OPC_MoveChild1,
/*5186*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5189*/            OPC_RecordChild0, // #1 = $Vm
/*5190*/            OPC_CheckChild0Type, MVT::v2i32,
/*5192*/            OPC_RecordChild1, // #2 = $lane
/*5193*/            OPC_MoveChild1,
/*5194*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5197*/            OPC_MoveParent,
/*5198*/            OPC_MoveParent,
/*5199*/            OPC_MoveParent,
/*5200*/            OPC_RecordChild1, // #3 = $src1
/*5201*/            OPC_CheckType, MVT::v2i64,
/*5203*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5205*/            OPC_EmitConvertToTarget, 2,
/*5207*/            OPC_EmitInteger, MVT::i32, 14, 
/*5210*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5213*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALsluv2i32), 0,
                        MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v2i64 (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 12
                    // Dst: (VMLALsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5225*/          0, /*End of Scope*/
/*5226*/        0, // EndSwitchOpcode
/*5227*/      /*Scope*/ 41|128,1/*169*/, /*->5398*/
/*5229*/        OPC_RecordChild0, // #0 = $src1
/*5230*/        OPC_MoveChild1,
/*5231*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5234*/        OPC_Scope, 106, /*->5342*/ // 2 children in Scope
/*5236*/          OPC_RecordChild0, // #1 = $src2
/*5237*/          OPC_MoveChild1,
/*5238*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5241*/          OPC_RecordChild0, // #2 = $src3
/*5242*/          OPC_Scope, 48, /*->5292*/ // 2 children in Scope
/*5244*/            OPC_CheckChild0Type, MVT::v8i16,
/*5246*/            OPC_RecordChild1, // #3 = $lane
/*5247*/            OPC_MoveChild1,
/*5248*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5251*/            OPC_MoveParent,
/*5252*/            OPC_MoveParent,
/*5253*/            OPC_MoveParent,
/*5254*/            OPC_CheckType, MVT::v8i16,
/*5256*/            OPC_EmitConvertToTarget, 3,
/*5258*/            OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*5261*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6
/*5269*/            OPC_EmitConvertToTarget, 3,
/*5271*/            OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*5274*/            OPC_EmitInteger, MVT::i32, 14, 
/*5277*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5280*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv8i16), 0,
                        MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*5292*/          /*Scope*/ 48, /*->5341*/
/*5293*/            OPC_CheckChild0Type, MVT::v4i32,
/*5295*/            OPC_RecordChild1, // #3 = $lane
/*5296*/            OPC_MoveChild1,
/*5297*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5300*/            OPC_MoveParent,
/*5301*/            OPC_MoveParent,
/*5302*/            OPC_MoveParent,
/*5303*/            OPC_CheckType, MVT::v4i32,
/*5305*/            OPC_EmitConvertToTarget, 3,
/*5307*/            OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*5310*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6
/*5318*/            OPC_EmitConvertToTarget, 3,
/*5320*/            OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*5323*/            OPC_EmitInteger, MVT::i32, 14, 
/*5326*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5329*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i32), 0,
                        MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*5341*/          0, /*End of Scope*/
/*5342*/        /*Scope*/ 54, /*->5397*/
/*5343*/          OPC_MoveChild0,
/*5344*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5347*/          OPC_RecordChild0, // #1 = $src3
/*5348*/          OPC_CheckChild0Type, MVT::v8i16,
/*5350*/          OPC_RecordChild1, // #2 = $lane
/*5351*/          OPC_MoveChild1,
/*5352*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5355*/          OPC_MoveParent,
/*5356*/          OPC_MoveParent,
/*5357*/          OPC_RecordChild1, // #3 = $src2
/*5358*/          OPC_MoveParent,
/*5359*/          OPC_CheckType, MVT::v8i16,
/*5361*/          OPC_EmitConvertToTarget, 2,
/*5363*/          OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*5366*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*5374*/          OPC_EmitConvertToTarget, 2,
/*5376*/          OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*5379*/          OPC_EmitInteger, MVT::i32, 14, 
/*5382*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5385*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*5397*/        0, /*End of Scope*/
/*5398*/      /*Scope*/ 118, /*->5517*/
/*5399*/        OPC_MoveChild0,
/*5400*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5403*/        OPC_Scope, 55, /*->5460*/ // 2 children in Scope
/*5405*/          OPC_RecordChild0, // #0 = $src2
/*5406*/          OPC_MoveChild1,
/*5407*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5410*/          OPC_RecordChild0, // #1 = $src3
/*5411*/          OPC_CheckChild0Type, MVT::v8i16,
/*5413*/          OPC_RecordChild1, // #2 = $lane
/*5414*/          OPC_MoveChild1,
/*5415*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5418*/          OPC_MoveParent,
/*5419*/          OPC_MoveParent,
/*5420*/          OPC_MoveParent,
/*5421*/          OPC_RecordChild1, // #3 = $src1
/*5422*/          OPC_CheckType, MVT::v8i16,
/*5424*/          OPC_EmitConvertToTarget, 2,
/*5426*/          OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*5429*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*5437*/          OPC_EmitConvertToTarget, 2,
/*5439*/          OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*5442*/          OPC_EmitInteger, MVT::i32, 14, 
/*5445*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5448*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      MVT::v8i16, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                  // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane)), QPR:v8i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*5460*/        /*Scope*/ 55, /*->5516*/
/*5461*/          OPC_MoveChild0,
/*5462*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5465*/          OPC_RecordChild0, // #0 = $src3
/*5466*/          OPC_CheckChild0Type, MVT::v8i16,
/*5468*/          OPC_RecordChild1, // #1 = $lane
/*5469*/          OPC_MoveChild1,
/*5470*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5473*/          OPC_MoveParent,
/*5474*/          OPC_MoveParent,
/*5475*/          OPC_RecordChild1, // #2 = $src2
/*5476*/          OPC_MoveParent,
/*5477*/          OPC_RecordChild1, // #3 = $src1
/*5478*/          OPC_CheckType, MVT::v8i16,
/*5480*/          OPC_EmitConvertToTarget, 1,
/*5482*/          OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*5485*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v4i16, 2/*#Ops*/, 0, 5,  // Results = #6
/*5493*/          OPC_EmitConvertToTarget, 1,
/*5495*/          OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*5498*/          OPC_EmitInteger, MVT::i32, 14, 
/*5501*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5504*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      MVT::v8i16, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                  // Src: (add:v8i16 (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2), QPR:v8i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*5516*/        0, /*End of Scope*/
/*5517*/      /*Scope*/ 59, /*->5577*/
/*5518*/        OPC_RecordChild0, // #0 = $src1
/*5519*/        OPC_MoveChild1,
/*5520*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5523*/        OPC_MoveChild0,
/*5524*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5527*/        OPC_RecordChild0, // #1 = $src3
/*5528*/        OPC_CheckChild0Type, MVT::v4i32,
/*5530*/        OPC_RecordChild1, // #2 = $lane
/*5531*/        OPC_MoveChild1,
/*5532*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5535*/        OPC_MoveParent,
/*5536*/        OPC_MoveParent,
/*5537*/        OPC_RecordChild1, // #3 = $src2
/*5538*/        OPC_MoveParent,
/*5539*/        OPC_CheckType, MVT::v4i32,
/*5541*/        OPC_EmitConvertToTarget, 2,
/*5543*/        OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*5546*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*5554*/        OPC_EmitConvertToTarget, 2,
/*5556*/        OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*5559*/        OPC_EmitInteger, MVT::i32, 14, 
/*5562*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5565*/        OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i32), 0,
                    MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 12
                // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*5577*/      /*Scope*/ 118, /*->5696*/
/*5578*/        OPC_MoveChild0,
/*5579*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5582*/        OPC_Scope, 55, /*->5639*/ // 2 children in Scope
/*5584*/          OPC_RecordChild0, // #0 = $src2
/*5585*/          OPC_MoveChild1,
/*5586*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5589*/          OPC_RecordChild0, // #1 = $src3
/*5590*/          OPC_CheckChild0Type, MVT::v4i32,
/*5592*/          OPC_RecordChild1, // #2 = $lane
/*5593*/          OPC_MoveChild1,
/*5594*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5597*/          OPC_MoveParent,
/*5598*/          OPC_MoveParent,
/*5599*/          OPC_MoveParent,
/*5600*/          OPC_RecordChild1, // #3 = $src1
/*5601*/          OPC_CheckType, MVT::v4i32,
/*5603*/          OPC_EmitConvertToTarget, 2,
/*5605*/          OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*5608*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*5616*/          OPC_EmitConvertToTarget, 2,
/*5618*/          OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*5621*/          OPC_EmitInteger, MVT::i32, 14, 
/*5624*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5627*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i32), 0,
                      MVT::v4i32, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                  // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*5639*/        /*Scope*/ 55, /*->5695*/
/*5640*/          OPC_MoveChild0,
/*5641*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5644*/          OPC_RecordChild0, // #0 = $src3
/*5645*/          OPC_CheckChild0Type, MVT::v4i32,
/*5647*/          OPC_RecordChild1, // #1 = $lane
/*5648*/          OPC_MoveChild1,
/*5649*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5652*/          OPC_MoveParent,
/*5653*/          OPC_MoveParent,
/*5654*/          OPC_RecordChild1, // #2 = $src2
/*5655*/          OPC_MoveParent,
/*5656*/          OPC_RecordChild1, // #3 = $src1
/*5657*/          OPC_CheckType, MVT::v4i32,
/*5659*/          OPC_EmitConvertToTarget, 1,
/*5661*/          OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*5664*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v2i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*5672*/          OPC_EmitConvertToTarget, 1,
/*5674*/          OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*5677*/          OPC_EmitInteger, MVT::i32, 14, 
/*5680*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5683*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i32), 0,
                      MVT::v4i32, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                  // Src: (add:v4i32 (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*5695*/        0, /*End of Scope*/
/*5696*/      /*Scope*/ 103|128,2/*359*/, /*->6057*/
/*5698*/        OPC_RecordChild0, // #0 = $src1
/*5699*/        OPC_MoveChild1,
/*5700*/        OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*5703*/        OPC_Scope, 46|128,1/*174*/, /*->5880*/ // 2 children in Scope
/*5706*/          OPC_CheckChild0Integer, 72|128,2/*328*/, 
/*5709*/          OPC_RecordChild1, // #1 = $Vn
/*5710*/          OPC_Scope, 27, /*->5739*/ // 6 children in Scope
/*5712*/            OPC_CheckChild1Type, MVT::v8i8,
/*5714*/            OPC_RecordChild2, // #2 = $Vm
/*5715*/            OPC_CheckChild2Type, MVT::v8i8,
/*5717*/            OPC_MoveParent,
/*5718*/            OPC_CheckType, MVT::v8i8,
/*5720*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5722*/            OPC_EmitInteger, MVT::i32, 14, 
/*5725*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5728*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (intrinsic_wo_chain:v8i8 328:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                    // Dst: (VABAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*5739*/          /*Scope*/ 27, /*->5767*/
/*5740*/            OPC_CheckChild1Type, MVT::v4i16,
/*5742*/            OPC_RecordChild2, // #2 = $Vm
/*5743*/            OPC_CheckChild2Type, MVT::v4i16,
/*5745*/            OPC_MoveParent,
/*5746*/            OPC_CheckType, MVT::v4i16,
/*5748*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5750*/            OPC_EmitInteger, MVT::i32, 14, 
/*5753*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5756*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 328:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                    // Dst: (VABAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*5767*/          /*Scope*/ 27, /*->5795*/
/*5768*/            OPC_CheckChild1Type, MVT::v2i32,
/*5770*/            OPC_RecordChild2, // #2 = $Vm
/*5771*/            OPC_CheckChild2Type, MVT::v2i32,
/*5773*/            OPC_MoveParent,
/*5774*/            OPC_CheckType, MVT::v2i32,
/*5776*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5778*/            OPC_EmitInteger, MVT::i32, 14, 
/*5781*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5784*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 328:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                    // Dst: (VABAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*5795*/          /*Scope*/ 27, /*->5823*/
/*5796*/            OPC_CheckChild1Type, MVT::v16i8,
/*5798*/            OPC_RecordChild2, // #2 = $Vm
/*5799*/            OPC_CheckChild2Type, MVT::v16i8,
/*5801*/            OPC_MoveParent,
/*5802*/            OPC_CheckType, MVT::v16i8,
/*5804*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5806*/            OPC_EmitInteger, MVT::i32, 14, 
/*5809*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5812*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (intrinsic_wo_chain:v16i8 328:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 11
                    // Dst: (VABAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*5823*/          /*Scope*/ 27, /*->5851*/
/*5824*/            OPC_CheckChild1Type, MVT::v8i16,
/*5826*/            OPC_RecordChild2, // #2 = $Vm
/*5827*/            OPC_CheckChild2Type, MVT::v8i16,
/*5829*/            OPC_MoveParent,
/*5830*/            OPC_CheckType, MVT::v8i16,
/*5832*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5834*/            OPC_EmitInteger, MVT::i32, 14, 
/*5837*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5840*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 328:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 11
                    // Dst: (VABAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*5851*/          /*Scope*/ 27, /*->5879*/
/*5852*/            OPC_CheckChild1Type, MVT::v4i32,
/*5854*/            OPC_RecordChild2, // #2 = $Vm
/*5855*/            OPC_CheckChild2Type, MVT::v4i32,
/*5857*/            OPC_MoveParent,
/*5858*/            OPC_CheckType, MVT::v4i32,
/*5860*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5862*/            OPC_EmitInteger, MVT::i32, 14, 
/*5865*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5868*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 328:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 11
                    // Dst: (VABAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*5879*/          0, /*End of Scope*/
/*5880*/        /*Scope*/ 46|128,1/*174*/, /*->6056*/
/*5882*/          OPC_CheckChild0Integer, 73|128,2/*329*/, 
/*5885*/          OPC_RecordChild1, // #1 = $Vn
/*5886*/          OPC_Scope, 27, /*->5915*/ // 6 children in Scope
/*5888*/            OPC_CheckChild1Type, MVT::v8i8,
/*5890*/            OPC_RecordChild2, // #2 = $Vm
/*5891*/            OPC_CheckChild2Type, MVT::v8i8,
/*5893*/            OPC_MoveParent,
/*5894*/            OPC_CheckType, MVT::v8i8,
/*5896*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5898*/            OPC_EmitInteger, MVT::i32, 14, 
/*5901*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5904*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (intrinsic_wo_chain:v8i8 329:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                    // Dst: (VABAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*5915*/          /*Scope*/ 27, /*->5943*/
/*5916*/            OPC_CheckChild1Type, MVT::v4i16,
/*5918*/            OPC_RecordChild2, // #2 = $Vm
/*5919*/            OPC_CheckChild2Type, MVT::v4i16,
/*5921*/            OPC_MoveParent,
/*5922*/            OPC_CheckType, MVT::v4i16,
/*5924*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5926*/            OPC_EmitInteger, MVT::i32, 14, 
/*5929*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5932*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 329:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                    // Dst: (VABAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*5943*/          /*Scope*/ 27, /*->5971*/
/*5944*/            OPC_CheckChild1Type, MVT::v2i32,
/*5946*/            OPC_RecordChild2, // #2 = $Vm
/*5947*/            OPC_CheckChild2Type, MVT::v2i32,
/*5949*/            OPC_MoveParent,
/*5950*/            OPC_CheckType, MVT::v2i32,
/*5952*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5954*/            OPC_EmitInteger, MVT::i32, 14, 
/*5957*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5960*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 329:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                    // Dst: (VABAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*5971*/          /*Scope*/ 27, /*->5999*/
/*5972*/            OPC_CheckChild1Type, MVT::v16i8,
/*5974*/            OPC_RecordChild2, // #2 = $Vm
/*5975*/            OPC_CheckChild2Type, MVT::v16i8,
/*5977*/            OPC_MoveParent,
/*5978*/            OPC_CheckType, MVT::v16i8,
/*5980*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5982*/            OPC_EmitInteger, MVT::i32, 14, 
/*5985*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5988*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (intrinsic_wo_chain:v16i8 329:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 11
                    // Dst: (VABAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*5999*/          /*Scope*/ 27, /*->6027*/
/*6000*/            OPC_CheckChild1Type, MVT::v8i16,
/*6002*/            OPC_RecordChild2, // #2 = $Vm
/*6003*/            OPC_CheckChild2Type, MVT::v8i16,
/*6005*/            OPC_MoveParent,
/*6006*/            OPC_CheckType, MVT::v8i16,
/*6008*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6010*/            OPC_EmitInteger, MVT::i32, 14, 
/*6013*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6016*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 329:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 11
                    // Dst: (VABAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*6027*/          /*Scope*/ 27, /*->6055*/
/*6028*/            OPC_CheckChild1Type, MVT::v4i32,
/*6030*/            OPC_RecordChild2, // #2 = $Vm
/*6031*/            OPC_CheckChild2Type, MVT::v4i32,
/*6033*/            OPC_MoveParent,
/*6034*/            OPC_CheckType, MVT::v4i32,
/*6036*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6038*/            OPC_EmitInteger, MVT::i32, 14, 
/*6041*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6044*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 329:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 11
                    // Dst: (VABAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*6055*/          0, /*End of Scope*/
/*6056*/        0, /*End of Scope*/
/*6057*/      /*Scope*/ 65|128,4/*577*/, /*->6636*/
/*6059*/        OPC_MoveChild0,
/*6060*/        OPC_SwitchOpcode /*3 cases */, 110|128,2/*366*/, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),// ->6431
/*6065*/          OPC_Scope, 52|128,1/*180*/, /*->6248*/ // 2 children in Scope
/*6068*/            OPC_CheckChild0Integer, 72|128,2/*328*/, 
/*6071*/            OPC_RecordChild1, // #0 = $Vn
/*6072*/            OPC_Scope, 28, /*->6102*/ // 6 children in Scope
/*6074*/              OPC_CheckChild1Type, MVT::v8i8,
/*6076*/              OPC_RecordChild2, // #1 = $Vm
/*6077*/              OPC_CheckChild2Type, MVT::v8i8,
/*6079*/              OPC_MoveParent,
/*6080*/              OPC_RecordChild1, // #2 = $src1
/*6081*/              OPC_CheckType, MVT::v8i8,
/*6083*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6085*/              OPC_EmitInteger, MVT::i32, 14, 
/*6088*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6091*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv8i8), 0,
                          MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v8i8 (intrinsic_wo_chain:v8i8 328:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 11
                      // Dst: (VABAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*6102*/            /*Scope*/ 28, /*->6131*/
/*6103*/              OPC_CheckChild1Type, MVT::v4i16,
/*6105*/              OPC_RecordChild2, // #1 = $Vm
/*6106*/              OPC_CheckChild2Type, MVT::v4i16,
/*6108*/              OPC_MoveParent,
/*6109*/              OPC_RecordChild1, // #2 = $src1
/*6110*/              OPC_CheckType, MVT::v4i16,
/*6112*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6114*/              OPC_EmitInteger, MVT::i32, 14, 
/*6117*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6120*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv4i16), 0,
                          MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v4i16 (intrinsic_wo_chain:v4i16 328:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 11
                      // Dst: (VABAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*6131*/            /*Scope*/ 28, /*->6160*/
/*6132*/              OPC_CheckChild1Type, MVT::v2i32,
/*6134*/              OPC_RecordChild2, // #1 = $Vm
/*6135*/              OPC_CheckChild2Type, MVT::v2i32,
/*6137*/              OPC_MoveParent,
/*6138*/              OPC_RecordChild1, // #2 = $src1
/*6139*/              OPC_CheckType, MVT::v2i32,
/*6141*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6143*/              OPC_EmitInteger, MVT::i32, 14, 
/*6146*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6149*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv2i32), 0,
                          MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v2i32 (intrinsic_wo_chain:v2i32 328:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 11
                      // Dst: (VABAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*6160*/            /*Scope*/ 28, /*->6189*/
/*6161*/              OPC_CheckChild1Type, MVT::v16i8,
/*6163*/              OPC_RecordChild2, // #1 = $Vm
/*6164*/              OPC_CheckChild2Type, MVT::v16i8,
/*6166*/              OPC_MoveParent,
/*6167*/              OPC_RecordChild1, // #2 = $src1
/*6168*/              OPC_CheckType, MVT::v16i8,
/*6170*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6172*/              OPC_EmitInteger, MVT::i32, 14, 
/*6175*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6178*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv16i8), 0,
                          MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v16i8 (intrinsic_wo_chain:v16i8 328:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 11
                      // Dst: (VABAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*6189*/            /*Scope*/ 28, /*->6218*/
/*6190*/              OPC_CheckChild1Type, MVT::v8i16,
/*6192*/              OPC_RecordChild2, // #1 = $Vm
/*6193*/              OPC_CheckChild2Type, MVT::v8i16,
/*6195*/              OPC_MoveParent,
/*6196*/              OPC_RecordChild1, // #2 = $src1
/*6197*/              OPC_CheckType, MVT::v8i16,
/*6199*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6201*/              OPC_EmitInteger, MVT::i32, 14, 
/*6204*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6207*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v8i16 (intrinsic_wo_chain:v8i16 328:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 11
                      // Dst: (VABAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*6218*/            /*Scope*/ 28, /*->6247*/
/*6219*/              OPC_CheckChild1Type, MVT::v4i32,
/*6221*/              OPC_RecordChild2, // #1 = $Vm
/*6222*/              OPC_CheckChild2Type, MVT::v4i32,
/*6224*/              OPC_MoveParent,
/*6225*/              OPC_RecordChild1, // #2 = $src1
/*6226*/              OPC_CheckType, MVT::v4i32,
/*6228*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6230*/              OPC_EmitInteger, MVT::i32, 14, 
/*6233*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6236*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v4i32 (intrinsic_wo_chain:v4i32 328:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 11
                      // Dst: (VABAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*6247*/            0, /*End of Scope*/
/*6248*/          /*Scope*/ 52|128,1/*180*/, /*->6430*/
/*6250*/            OPC_CheckChild0Integer, 73|128,2/*329*/, 
/*6253*/            OPC_RecordChild1, // #0 = $Vn
/*6254*/            OPC_Scope, 28, /*->6284*/ // 6 children in Scope
/*6256*/              OPC_CheckChild1Type, MVT::v8i8,
/*6258*/              OPC_RecordChild2, // #1 = $Vm
/*6259*/              OPC_CheckChild2Type, MVT::v8i8,
/*6261*/              OPC_MoveParent,
/*6262*/              OPC_RecordChild1, // #2 = $src1
/*6263*/              OPC_CheckType, MVT::v8i8,
/*6265*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6267*/              OPC_EmitInteger, MVT::i32, 14, 
/*6270*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6273*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv8i8), 0,
                          MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v8i8 (intrinsic_wo_chain:v8i8 329:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 11
                      // Dst: (VABAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*6284*/            /*Scope*/ 28, /*->6313*/
/*6285*/              OPC_CheckChild1Type, MVT::v4i16,
/*6287*/              OPC_RecordChild2, // #1 = $Vm
/*6288*/              OPC_CheckChild2Type, MVT::v4i16,
/*6290*/              OPC_MoveParent,
/*6291*/              OPC_RecordChild1, // #2 = $src1
/*6292*/              OPC_CheckType, MVT::v4i16,
/*6294*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6296*/              OPC_EmitInteger, MVT::i32, 14, 
/*6299*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6302*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv4i16), 0,
                          MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v4i16 (intrinsic_wo_chain:v4i16 329:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 11
                      // Dst: (VABAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*6313*/            /*Scope*/ 28, /*->6342*/
/*6314*/              OPC_CheckChild1Type, MVT::v2i32,
/*6316*/              OPC_RecordChild2, // #1 = $Vm
/*6317*/              OPC_CheckChild2Type, MVT::v2i32,
/*6319*/              OPC_MoveParent,
/*6320*/              OPC_RecordChild1, // #2 = $src1
/*6321*/              OPC_CheckType, MVT::v2i32,
/*6323*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6325*/              OPC_EmitInteger, MVT::i32, 14, 
/*6328*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6331*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv2i32), 0,
                          MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v2i32 (intrinsic_wo_chain:v2i32 329:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 11
                      // Dst: (VABAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*6342*/            /*Scope*/ 28, /*->6371*/
/*6343*/              OPC_CheckChild1Type, MVT::v16i8,
/*6345*/              OPC_RecordChild2, // #1 = $Vm
/*6346*/              OPC_CheckChild2Type, MVT::v16i8,
/*6348*/              OPC_MoveParent,
/*6349*/              OPC_RecordChild1, // #2 = $src1
/*6350*/              OPC_CheckType, MVT::v16i8,
/*6352*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6354*/              OPC_EmitInteger, MVT::i32, 14, 
/*6357*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6360*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv16i8), 0,
                          MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v16i8 (intrinsic_wo_chain:v16i8 329:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 11
                      // Dst: (VABAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*6371*/            /*Scope*/ 28, /*->6400*/
/*6372*/              OPC_CheckChild1Type, MVT::v8i16,
/*6374*/              OPC_RecordChild2, // #1 = $Vm
/*6375*/              OPC_CheckChild2Type, MVT::v8i16,
/*6377*/              OPC_MoveParent,
/*6378*/              OPC_RecordChild1, // #2 = $src1
/*6379*/              OPC_CheckType, MVT::v8i16,
/*6381*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6383*/              OPC_EmitInteger, MVT::i32, 14, 
/*6386*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6389*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v8i16 (intrinsic_wo_chain:v8i16 329:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 11
                      // Dst: (VABAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*6400*/            /*Scope*/ 28, /*->6429*/
/*6401*/              OPC_CheckChild1Type, MVT::v4i32,
/*6403*/              OPC_RecordChild2, // #1 = $Vm
/*6404*/              OPC_CheckChild2Type, MVT::v4i32,
/*6406*/              OPC_MoveParent,
/*6407*/              OPC_RecordChild1, // #2 = $src1
/*6408*/              OPC_CheckType, MVT::v4i32,
/*6410*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6412*/              OPC_EmitInteger, MVT::i32, 14, 
/*6415*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6418*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v4i32 (intrinsic_wo_chain:v4i32 329:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 11
                      // Dst: (VABAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*6429*/            0, /*End of Scope*/
/*6430*/          0, /*End of Scope*/
/*6431*/        /*SwitchOpcode*/ 99, TARGET_VAL(ISD::SIGN_EXTEND),// ->6533
/*6434*/          OPC_RecordChild0, // #0 = $Vn
/*6435*/          OPC_Scope, 31, /*->6468*/ // 3 children in Scope
/*6437*/            OPC_CheckChild0Type, MVT::v8i8,
/*6439*/            OPC_MoveParent,
/*6440*/            OPC_MoveChild1,
/*6441*/            OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*6444*/            OPC_RecordChild0, // #1 = $Vm
/*6445*/            OPC_CheckChild0Type, MVT::v8i8,
/*6447*/            OPC_MoveParent,
/*6448*/            OPC_CheckType, MVT::v8i16,
/*6450*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6452*/            OPC_EmitInteger, MVT::i32, 14, 
/*6455*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6458*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDLsv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v8i16 (sext:v8i16 DPR:v8i8:$Vn), (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                    // Dst: (VADDLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*6468*/          /*Scope*/ 31, /*->6500*/
/*6469*/            OPC_CheckChild0Type, MVT::v4i16,
/*6471*/            OPC_MoveParent,
/*6472*/            OPC_MoveChild1,
/*6473*/            OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*6476*/            OPC_RecordChild0, // #1 = $Vm
/*6477*/            OPC_CheckChild0Type, MVT::v4i16,
/*6479*/            OPC_MoveParent,
/*6480*/            OPC_CheckType, MVT::v4i32,
/*6482*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6484*/            OPC_EmitInteger, MVT::i32, 14, 
/*6487*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6490*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDLsv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v4i32 (sext:v4i32 DPR:v4i16:$Vn), (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                    // Dst: (VADDLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*6500*/          /*Scope*/ 31, /*->6532*/
/*6501*/            OPC_CheckChild0Type, MVT::v2i32,
/*6503*/            OPC_MoveParent,
/*6504*/            OPC_MoveChild1,
/*6505*/            OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*6508*/            OPC_RecordChild0, // #1 = $Vm
/*6509*/            OPC_CheckChild0Type, MVT::v2i32,
/*6511*/            OPC_MoveParent,
/*6512*/            OPC_CheckType, MVT::v2i64,
/*6514*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6516*/            OPC_EmitInteger, MVT::i32, 14, 
/*6519*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6522*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDLsv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v2i64 (sext:v2i64 DPR:v2i32:$Vn), (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                    // Dst: (VADDLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*6532*/          0, /*End of Scope*/
/*6533*/        /*SwitchOpcode*/ 99, TARGET_VAL(ISD::ZERO_EXTEND),// ->6635
/*6536*/          OPC_RecordChild0, // #0 = $Vn
/*6537*/          OPC_Scope, 31, /*->6570*/ // 3 children in Scope
/*6539*/            OPC_CheckChild0Type, MVT::v8i8,
/*6541*/            OPC_MoveParent,
/*6542*/            OPC_MoveChild1,
/*6543*/            OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*6546*/            OPC_RecordChild0, // #1 = $Vm
/*6547*/            OPC_CheckChild0Type, MVT::v8i8,
/*6549*/            OPC_MoveParent,
/*6550*/            OPC_CheckType, MVT::v8i16,
/*6552*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6554*/            OPC_EmitInteger, MVT::i32, 14, 
/*6557*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6560*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDLuv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v8i16 (zext:v8i16 DPR:v8i8:$Vn), (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                    // Dst: (VADDLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*6570*/          /*Scope*/ 31, /*->6602*/
/*6571*/            OPC_CheckChild0Type, MVT::v4i16,
/*6573*/            OPC_MoveParent,
/*6574*/            OPC_MoveChild1,
/*6575*/            OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*6578*/            OPC_RecordChild0, // #1 = $Vm
/*6579*/            OPC_CheckChild0Type, MVT::v4i16,
/*6581*/            OPC_MoveParent,
/*6582*/            OPC_CheckType, MVT::v4i32,
/*6584*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6586*/            OPC_EmitInteger, MVT::i32, 14, 
/*6589*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6592*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDLuv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v4i32 (zext:v4i32 DPR:v4i16:$Vn), (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                    // Dst: (VADDLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*6602*/          /*Scope*/ 31, /*->6634*/
/*6603*/            OPC_CheckChild0Type, MVT::v2i32,
/*6605*/            OPC_MoveParent,
/*6606*/            OPC_MoveChild1,
/*6607*/            OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*6610*/            OPC_RecordChild0, // #1 = $Vm
/*6611*/            OPC_CheckChild0Type, MVT::v2i32,
/*6613*/            OPC_MoveParent,
/*6614*/            OPC_CheckType, MVT::v2i64,
/*6616*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6618*/            OPC_EmitInteger, MVT::i32, 14, 
/*6621*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6624*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDLuv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v2i64 (zext:v2i64 DPR:v2i32:$Vn), (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                    // Dst: (VADDLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*6634*/          0, /*End of Scope*/
/*6635*/        0, // EndSwitchOpcode
/*6636*/      /*Scope*/ 28|128,6/*796*/, /*->7434*/
/*6638*/        OPC_RecordChild0, // #0 = $src1
/*6639*/        OPC_MoveChild1,
/*6640*/        OPC_SwitchOpcode /*4 cases */, 66|128,1/*194*/, TARGET_VAL(ARMISD::VSHRs),// ->6839
/*6645*/          OPC_RecordChild0, // #1 = $Vm
/*6646*/          OPC_RecordChild1, // #2 = $SIMM
/*6647*/          OPC_MoveChild1,
/*6648*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6651*/          OPC_MoveParent,
/*6652*/          OPC_MoveParent,
/*6653*/          OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->6677
/*6656*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6658*/            OPC_EmitConvertToTarget, 2,
/*6660*/            OPC_EmitInteger, MVT::i32, 14, 
/*6663*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6666*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*6677*/          /*SwitchType*/ 21, MVT::v4i16,// ->6700
/*6679*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6681*/            OPC_EmitConvertToTarget, 2,
/*6683*/            OPC_EmitInteger, MVT::i32, 14, 
/*6686*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6689*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*6700*/          /*SwitchType*/ 21, MVT::v2i32,// ->6723
/*6702*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6704*/            OPC_EmitConvertToTarget, 2,
/*6706*/            OPC_EmitInteger, MVT::i32, 14, 
/*6709*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6712*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*6723*/          /*SwitchType*/ 21, MVT::v1i64,// ->6746
/*6725*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6727*/            OPC_EmitConvertToTarget, 2,
/*6729*/            OPC_EmitInteger, MVT::i32, 14, 
/*6732*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6735*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv1i64), 0,
                        MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*6746*/          /*SwitchType*/ 21, MVT::v16i8,// ->6769
/*6748*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6750*/            OPC_EmitConvertToTarget, 2,
/*6752*/            OPC_EmitInteger, MVT::i32, 14, 
/*6755*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6758*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*6769*/          /*SwitchType*/ 21, MVT::v8i16,// ->6792
/*6771*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6773*/            OPC_EmitConvertToTarget, 2,
/*6775*/            OPC_EmitInteger, MVT::i32, 14, 
/*6778*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6781*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*6792*/          /*SwitchType*/ 21, MVT::v4i32,// ->6815
/*6794*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6796*/            OPC_EmitConvertToTarget, 2,
/*6798*/            OPC_EmitInteger, MVT::i32, 14, 
/*6801*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6804*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*6815*/          /*SwitchType*/ 21, MVT::v2i64,// ->6838
/*6817*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6819*/            OPC_EmitConvertToTarget, 2,
/*6821*/            OPC_EmitInteger, MVT::i32, 14, 
/*6824*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6827*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*6838*/          0, // EndSwitchType
/*6839*/        /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VSHRu),// ->7037
/*6843*/          OPC_RecordChild0, // #1 = $Vm
/*6844*/          OPC_RecordChild1, // #2 = $SIMM
/*6845*/          OPC_MoveChild1,
/*6846*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6849*/          OPC_MoveParent,
/*6850*/          OPC_MoveParent,
/*6851*/          OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->6875
/*6854*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6856*/            OPC_EmitConvertToTarget, 2,
/*6858*/            OPC_EmitInteger, MVT::i32, 14, 
/*6861*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6864*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*6875*/          /*SwitchType*/ 21, MVT::v4i16,// ->6898
/*6877*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6879*/            OPC_EmitConvertToTarget, 2,
/*6881*/            OPC_EmitInteger, MVT::i32, 14, 
/*6884*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6887*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*6898*/          /*SwitchType*/ 21, MVT::v2i32,// ->6921
/*6900*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6902*/            OPC_EmitConvertToTarget, 2,
/*6904*/            OPC_EmitInteger, MVT::i32, 14, 
/*6907*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6910*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*6921*/          /*SwitchType*/ 21, MVT::v1i64,// ->6944
/*6923*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6925*/            OPC_EmitConvertToTarget, 2,
/*6927*/            OPC_EmitInteger, MVT::i32, 14, 
/*6930*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6933*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv1i64), 0,
                        MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*6944*/          /*SwitchType*/ 21, MVT::v16i8,// ->6967
/*6946*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6948*/            OPC_EmitConvertToTarget, 2,
/*6950*/            OPC_EmitInteger, MVT::i32, 14, 
/*6953*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6956*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*6967*/          /*SwitchType*/ 21, MVT::v8i16,// ->6990
/*6969*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6971*/            OPC_EmitConvertToTarget, 2,
/*6973*/            OPC_EmitInteger, MVT::i32, 14, 
/*6976*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6979*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*6990*/          /*SwitchType*/ 21, MVT::v4i32,// ->7013
/*6992*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6994*/            OPC_EmitConvertToTarget, 2,
/*6996*/            OPC_EmitInteger, MVT::i32, 14, 
/*6999*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7002*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*7013*/          /*SwitchType*/ 21, MVT::v2i64,// ->7036
/*7015*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7017*/            OPC_EmitConvertToTarget, 2,
/*7019*/            OPC_EmitInteger, MVT::i32, 14, 
/*7022*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7025*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*7036*/          0, // EndSwitchType
/*7037*/        /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VRSHRs),// ->7235
/*7041*/          OPC_RecordChild0, // #1 = $Vm
/*7042*/          OPC_RecordChild1, // #2 = $SIMM
/*7043*/          OPC_MoveChild1,
/*7044*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7047*/          OPC_MoveParent,
/*7048*/          OPC_MoveParent,
/*7049*/          OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->7073
/*7052*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7054*/            OPC_EmitConvertToTarget, 2,
/*7056*/            OPC_EmitInteger, MVT::i32, 14, 
/*7059*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7062*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*7073*/          /*SwitchType*/ 21, MVT::v4i16,// ->7096
/*7075*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7077*/            OPC_EmitConvertToTarget, 2,
/*7079*/            OPC_EmitInteger, MVT::i32, 14, 
/*7082*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7085*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*7096*/          /*SwitchType*/ 21, MVT::v2i32,// ->7119
/*7098*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7100*/            OPC_EmitConvertToTarget, 2,
/*7102*/            OPC_EmitInteger, MVT::i32, 14, 
/*7105*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7108*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*7119*/          /*SwitchType*/ 21, MVT::v1i64,// ->7142
/*7121*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7123*/            OPC_EmitConvertToTarget, 2,
/*7125*/            OPC_EmitInteger, MVT::i32, 14, 
/*7128*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7131*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv1i64), 0,
                        MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*7142*/          /*SwitchType*/ 21, MVT::v16i8,// ->7165
/*7144*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7146*/            OPC_EmitConvertToTarget, 2,
/*7148*/            OPC_EmitInteger, MVT::i32, 14, 
/*7151*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7154*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*7165*/          /*SwitchType*/ 21, MVT::v8i16,// ->7188
/*7167*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7169*/            OPC_EmitConvertToTarget, 2,
/*7171*/            OPC_EmitInteger, MVT::i32, 14, 
/*7174*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7177*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*7188*/          /*SwitchType*/ 21, MVT::v4i32,// ->7211
/*7190*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7192*/            OPC_EmitConvertToTarget, 2,
/*7194*/            OPC_EmitInteger, MVT::i32, 14, 
/*7197*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7200*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*7211*/          /*SwitchType*/ 21, MVT::v2i64,// ->7234
/*7213*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7215*/            OPC_EmitConvertToTarget, 2,
/*7217*/            OPC_EmitInteger, MVT::i32, 14, 
/*7220*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7223*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*7234*/          0, // EndSwitchType
/*7235*/        /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VRSHRu),// ->7433
/*7239*/          OPC_RecordChild0, // #1 = $Vm
/*7240*/          OPC_RecordChild1, // #2 = $SIMM
/*7241*/          OPC_MoveChild1,
/*7242*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7245*/          OPC_MoveParent,
/*7246*/          OPC_MoveParent,
/*7247*/          OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->7271
/*7250*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7252*/            OPC_EmitConvertToTarget, 2,
/*7254*/            OPC_EmitInteger, MVT::i32, 14, 
/*7257*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7260*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*7271*/          /*SwitchType*/ 21, MVT::v4i16,// ->7294
/*7273*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7275*/            OPC_EmitConvertToTarget, 2,
/*7277*/            OPC_EmitInteger, MVT::i32, 14, 
/*7280*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7283*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*7294*/          /*SwitchType*/ 21, MVT::v2i32,// ->7317
/*7296*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7298*/            OPC_EmitConvertToTarget, 2,
/*7300*/            OPC_EmitInteger, MVT::i32, 14, 
/*7303*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7306*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*7317*/          /*SwitchType*/ 21, MVT::v1i64,// ->7340
/*7319*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7321*/            OPC_EmitConvertToTarget, 2,
/*7323*/            OPC_EmitInteger, MVT::i32, 14, 
/*7326*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7329*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv1i64), 0,
                        MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*7340*/          /*SwitchType*/ 21, MVT::v16i8,// ->7363
/*7342*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7344*/            OPC_EmitConvertToTarget, 2,
/*7346*/            OPC_EmitInteger, MVT::i32, 14, 
/*7349*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7352*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*7363*/          /*SwitchType*/ 21, MVT::v8i16,// ->7386
/*7365*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7367*/            OPC_EmitConvertToTarget, 2,
/*7369*/            OPC_EmitInteger, MVT::i32, 14, 
/*7372*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7375*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*7386*/          /*SwitchType*/ 21, MVT::v4i32,// ->7409
/*7388*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7390*/            OPC_EmitConvertToTarget, 2,
/*7392*/            OPC_EmitInteger, MVT::i32, 14, 
/*7395*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7398*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*7409*/          /*SwitchType*/ 21, MVT::v2i64,// ->7432
/*7411*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7413*/            OPC_EmitConvertToTarget, 2,
/*7415*/            OPC_EmitInteger, MVT::i32, 14, 
/*7418*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7421*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*7432*/          0, // EndSwitchType
/*7433*/        0, // EndSwitchOpcode
/*7434*/      /*Scope*/ 31|128,6/*799*/, /*->8235*/
/*7436*/        OPC_MoveChild0,
/*7437*/        OPC_SwitchOpcode /*4 cases */, 67|128,1/*195*/, TARGET_VAL(ARMISD::VSHRs),// ->7637
/*7442*/          OPC_RecordChild0, // #0 = $Vm
/*7443*/          OPC_RecordChild1, // #1 = $SIMM
/*7444*/          OPC_MoveChild1,
/*7445*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7448*/          OPC_MoveParent,
/*7449*/          OPC_MoveParent,
/*7450*/          OPC_RecordChild1, // #2 = $src1
/*7451*/          OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->7475
/*7454*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7456*/            OPC_EmitConvertToTarget, 1,
/*7458*/            OPC_EmitInteger, MVT::i32, 14, 
/*7461*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7464*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i8 (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                    // Dst: (VSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*7475*/          /*SwitchType*/ 21, MVT::v4i16,// ->7498
/*7477*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7479*/            OPC_EmitConvertToTarget, 1,
/*7481*/            OPC_EmitInteger, MVT::i32, 14, 
/*7484*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7487*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i16 (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                    // Dst: (VSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*7498*/          /*SwitchType*/ 21, MVT::v2i32,// ->7521
/*7500*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7502*/            OPC_EmitConvertToTarget, 1,
/*7504*/            OPC_EmitInteger, MVT::i32, 14, 
/*7507*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7510*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                    // Dst: (VSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*7521*/          /*SwitchType*/ 21, MVT::v1i64,// ->7544
/*7523*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7525*/            OPC_EmitConvertToTarget, 1,
/*7527*/            OPC_EmitInteger, MVT::i32, 14, 
/*7530*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7533*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv1i64), 0,
                        MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v1i64 (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                    // Dst: (VSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*7544*/          /*SwitchType*/ 21, MVT::v16i8,// ->7567
/*7546*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7548*/            OPC_EmitConvertToTarget, 1,
/*7550*/            OPC_EmitInteger, MVT::i32, 14, 
/*7553*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7556*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v16i8 (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                    // Dst: (VSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*7567*/          /*SwitchType*/ 21, MVT::v8i16,// ->7590
/*7569*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7571*/            OPC_EmitConvertToTarget, 1,
/*7573*/            OPC_EmitInteger, MVT::i32, 14, 
/*7576*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7579*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i16 (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                    // Dst: (VSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*7590*/          /*SwitchType*/ 21, MVT::v4i32,// ->7613
/*7592*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7594*/            OPC_EmitConvertToTarget, 1,
/*7596*/            OPC_EmitInteger, MVT::i32, 14, 
/*7599*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7602*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                    // Dst: (VSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*7613*/          /*SwitchType*/ 21, MVT::v2i64,// ->7636
/*7615*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7617*/            OPC_EmitConvertToTarget, 1,
/*7619*/            OPC_EmitInteger, MVT::i32, 14, 
/*7622*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7625*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i64 (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                    // Dst: (VSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*7636*/          0, // EndSwitchType
/*7637*/        /*SwitchOpcode*/ 67|128,1/*195*/, TARGET_VAL(ARMISD::VSHRu),// ->7836
/*7641*/          OPC_RecordChild0, // #0 = $Vm
/*7642*/          OPC_RecordChild1, // #1 = $SIMM
/*7643*/          OPC_MoveChild1,
/*7644*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7647*/          OPC_MoveParent,
/*7648*/          OPC_MoveParent,
/*7649*/          OPC_RecordChild1, // #2 = $src1
/*7650*/          OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->7674
/*7653*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7655*/            OPC_EmitConvertToTarget, 1,
/*7657*/            OPC_EmitInteger, MVT::i32, 14, 
/*7660*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7663*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i8 (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                    // Dst: (VSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*7674*/          /*SwitchType*/ 21, MVT::v4i16,// ->7697
/*7676*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7678*/            OPC_EmitConvertToTarget, 1,
/*7680*/            OPC_EmitInteger, MVT::i32, 14, 
/*7683*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7686*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i16 (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                    // Dst: (VSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*7697*/          /*SwitchType*/ 21, MVT::v2i32,// ->7720
/*7699*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7701*/            OPC_EmitConvertToTarget, 1,
/*7703*/            OPC_EmitInteger, MVT::i32, 14, 
/*7706*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7709*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i32 (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                    // Dst: (VSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*7720*/          /*SwitchType*/ 21, MVT::v1i64,// ->7743
/*7722*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7724*/            OPC_EmitConvertToTarget, 1,
/*7726*/            OPC_EmitInteger, MVT::i32, 14, 
/*7729*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7732*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv1i64), 0,
                        MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v1i64 (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                    // Dst: (VSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*7743*/          /*SwitchType*/ 21, MVT::v16i8,// ->7766
/*7745*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7747*/            OPC_EmitConvertToTarget, 1,
/*7749*/            OPC_EmitInteger, MVT::i32, 14, 
/*7752*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7755*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v16i8 (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                    // Dst: (VSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*7766*/          /*SwitchType*/ 21, MVT::v8i16,// ->7789
/*7768*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7770*/            OPC_EmitConvertToTarget, 1,
/*7772*/            OPC_EmitInteger, MVT::i32, 14, 
/*7775*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7778*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i16 (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                    // Dst: (VSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*7789*/          /*SwitchType*/ 21, MVT::v4i32,// ->7812
/*7791*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7793*/            OPC_EmitConvertToTarget, 1,
/*7795*/            OPC_EmitInteger, MVT::i32, 14, 
/*7798*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7801*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i32 (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                    // Dst: (VSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*7812*/          /*SwitchType*/ 21, MVT::v2i64,// ->7835
/*7814*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7816*/            OPC_EmitConvertToTarget, 1,
/*7818*/            OPC_EmitInteger, MVT::i32, 14, 
/*7821*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7824*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i64 (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                    // Dst: (VSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*7835*/          0, // EndSwitchType
/*7836*/        /*SwitchOpcode*/ 67|128,1/*195*/, TARGET_VAL(ARMISD::VRSHRs),// ->8035
/*7840*/          OPC_RecordChild0, // #0 = $Vm
/*7841*/          OPC_RecordChild1, // #1 = $SIMM
/*7842*/          OPC_MoveChild1,
/*7843*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7846*/          OPC_MoveParent,
/*7847*/          OPC_MoveParent,
/*7848*/          OPC_RecordChild1, // #2 = $src1
/*7849*/          OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->7873
/*7852*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7854*/            OPC_EmitConvertToTarget, 1,
/*7856*/            OPC_EmitInteger, MVT::i32, 14, 
/*7859*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7862*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i8 (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                    // Dst: (VRSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*7873*/          /*SwitchType*/ 21, MVT::v4i16,// ->7896
/*7875*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7877*/            OPC_EmitConvertToTarget, 1,
/*7879*/            OPC_EmitInteger, MVT::i32, 14, 
/*7882*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7885*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i16 (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                    // Dst: (VRSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*7896*/          /*SwitchType*/ 21, MVT::v2i32,// ->7919
/*7898*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7900*/            OPC_EmitConvertToTarget, 1,
/*7902*/            OPC_EmitInteger, MVT::i32, 14, 
/*7905*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7908*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i32 (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                    // Dst: (VRSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*7919*/          /*SwitchType*/ 21, MVT::v1i64,// ->7942
/*7921*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7923*/            OPC_EmitConvertToTarget, 1,
/*7925*/            OPC_EmitInteger, MVT::i32, 14, 
/*7928*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7931*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv1i64), 0,
                        MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v1i64 (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                    // Dst: (VRSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*7942*/          /*SwitchType*/ 21, MVT::v16i8,// ->7965
/*7944*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7946*/            OPC_EmitConvertToTarget, 1,
/*7948*/            OPC_EmitInteger, MVT::i32, 14, 
/*7951*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7954*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v16i8 (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                    // Dst: (VRSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*7965*/          /*SwitchType*/ 21, MVT::v8i16,// ->7988
/*7967*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7969*/            OPC_EmitConvertToTarget, 1,
/*7971*/            OPC_EmitInteger, MVT::i32, 14, 
/*7974*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7977*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i16 (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                    // Dst: (VRSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*7988*/          /*SwitchType*/ 21, MVT::v4i32,// ->8011
/*7990*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7992*/            OPC_EmitConvertToTarget, 1,
/*7994*/            OPC_EmitInteger, MVT::i32, 14, 
/*7997*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8000*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i32 (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                    // Dst: (VRSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*8011*/          /*SwitchType*/ 21, MVT::v2i64,// ->8034
/*8013*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8015*/            OPC_EmitConvertToTarget, 1,
/*8017*/            OPC_EmitInteger, MVT::i32, 14, 
/*8020*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8023*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i64 (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                    // Dst: (VRSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*8034*/          0, // EndSwitchType
/*8035*/        /*SwitchOpcode*/ 67|128,1/*195*/, TARGET_VAL(ARMISD::VRSHRu),// ->8234
/*8039*/          OPC_RecordChild0, // #0 = $Vm
/*8040*/          OPC_RecordChild1, // #1 = $SIMM
/*8041*/          OPC_MoveChild1,
/*8042*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8045*/          OPC_MoveParent,
/*8046*/          OPC_MoveParent,
/*8047*/          OPC_RecordChild1, // #2 = $src1
/*8048*/          OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->8072
/*8051*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8053*/            OPC_EmitConvertToTarget, 1,
/*8055*/            OPC_EmitInteger, MVT::i32, 14, 
/*8058*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8061*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i8 (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                    // Dst: (VRSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*8072*/          /*SwitchType*/ 21, MVT::v4i16,// ->8095
/*8074*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8076*/            OPC_EmitConvertToTarget, 1,
/*8078*/            OPC_EmitInteger, MVT::i32, 14, 
/*8081*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8084*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i16 (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                    // Dst: (VRSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*8095*/          /*SwitchType*/ 21, MVT::v2i32,// ->8118
/*8097*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8099*/            OPC_EmitConvertToTarget, 1,
/*8101*/            OPC_EmitInteger, MVT::i32, 14, 
/*8104*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8107*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i32 (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                    // Dst: (VRSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*8118*/          /*SwitchType*/ 21, MVT::v1i64,// ->8141
/*8120*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8122*/            OPC_EmitConvertToTarget, 1,
/*8124*/            OPC_EmitInteger, MVT::i32, 14, 
/*8127*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8130*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv1i64), 0,
                        MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v1i64 (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                    // Dst: (VRSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*8141*/          /*SwitchType*/ 21, MVT::v16i8,// ->8164
/*8143*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8145*/            OPC_EmitConvertToTarget, 1,
/*8147*/            OPC_EmitInteger, MVT::i32, 14, 
/*8150*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8153*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v16i8 (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                    // Dst: (VRSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*8164*/          /*SwitchType*/ 21, MVT::v8i16,// ->8187
/*8166*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8168*/            OPC_EmitConvertToTarget, 1,
/*8170*/            OPC_EmitInteger, MVT::i32, 14, 
/*8173*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8176*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i16 (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                    // Dst: (VRSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*8187*/          /*SwitchType*/ 21, MVT::v4i32,// ->8210
/*8189*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8191*/            OPC_EmitConvertToTarget, 1,
/*8193*/            OPC_EmitInteger, MVT::i32, 14, 
/*8196*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8199*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i32 (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                    // Dst: (VRSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*8210*/          /*SwitchType*/ 21, MVT::v2i64,// ->8233
/*8212*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8214*/            OPC_EmitConvertToTarget, 1,
/*8216*/            OPC_EmitInteger, MVT::i32, 14, 
/*8219*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8222*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i64 (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                    // Dst: (VRSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*8233*/          0, // EndSwitchType
/*8234*/        0, // EndSwitchOpcode
/*8235*/      /*Scope*/ 79|128,3/*463*/, /*->8700*/
/*8237*/        OPC_RecordChild0, // #0 = $Vn
/*8238*/        OPC_MoveChild1,
/*8239*/        OPC_SwitchOpcode /*5 cases */, 75, TARGET_VAL(ISD::SIGN_EXTEND),// ->8318
/*8243*/          OPC_RecordChild0, // #1 = $Vm
/*8244*/          OPC_Scope, 23, /*->8269*/ // 3 children in Scope
/*8246*/            OPC_CheckChild0Type, MVT::v8i8,
/*8248*/            OPC_MoveParent,
/*8249*/            OPC_CheckType, MVT::v8i16,
/*8251*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8253*/            OPC_EmitInteger, MVT::i32, 14, 
/*8256*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8259*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWsv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v8i16 QPR:v8i16:$Vn, (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VADDWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*8269*/          /*Scope*/ 23, /*->8293*/
/*8270*/            OPC_CheckChild0Type, MVT::v4i16,
/*8272*/            OPC_MoveParent,
/*8273*/            OPC_CheckType, MVT::v4i32,
/*8275*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8277*/            OPC_EmitInteger, MVT::i32, 14, 
/*8280*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8283*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWsv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v4i32 QPR:v4i32:$Vn, (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VADDWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*8293*/          /*Scope*/ 23, /*->8317*/
/*8294*/            OPC_CheckChild0Type, MVT::v2i32,
/*8296*/            OPC_MoveParent,
/*8297*/            OPC_CheckType, MVT::v2i64,
/*8299*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8301*/            OPC_EmitInteger, MVT::i32, 14, 
/*8304*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8307*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWsv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v2i64 QPR:v2i64:$Vn, (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VADDWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*8317*/          0, /*End of Scope*/
/*8318*/        /*SwitchOpcode*/ 75, TARGET_VAL(ISD::ZERO_EXTEND),// ->8396
/*8321*/          OPC_RecordChild0, // #1 = $Vm
/*8322*/          OPC_Scope, 23, /*->8347*/ // 3 children in Scope
/*8324*/            OPC_CheckChild0Type, MVT::v8i8,
/*8326*/            OPC_MoveParent,
/*8327*/            OPC_CheckType, MVT::v8i16,
/*8329*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8331*/            OPC_EmitInteger, MVT::i32, 14, 
/*8334*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8337*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWuv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v8i16 QPR:v8i16:$Vn, (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VADDWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*8347*/          /*Scope*/ 23, /*->8371*/
/*8348*/            OPC_CheckChild0Type, MVT::v4i16,
/*8350*/            OPC_MoveParent,
/*8351*/            OPC_CheckType, MVT::v4i32,
/*8353*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8355*/            OPC_EmitInteger, MVT::i32, 14, 
/*8358*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8361*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWuv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v4i32 QPR:v4i32:$Vn, (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VADDWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*8371*/          /*Scope*/ 23, /*->8395*/
/*8372*/            OPC_CheckChild0Type, MVT::v2i32,
/*8374*/            OPC_MoveParent,
/*8375*/            OPC_CheckType, MVT::v2i64,
/*8377*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8379*/            OPC_EmitInteger, MVT::i32, 14, 
/*8382*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8385*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWuv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v2i64 QPR:v2i64:$Vn, (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VADDWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*8395*/          0, /*End of Scope*/
/*8396*/        /*SwitchOpcode*/ 3|128,1/*131*/, TARGET_VAL(ISD::MUL),// ->8531
/*8400*/          OPC_RecordChild0, // #1 = $Vn
/*8401*/          OPC_RecordChild1, // #2 = $Vm
/*8402*/          OPC_MoveParent,
/*8403*/          OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->8425
/*8406*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8408*/            OPC_EmitInteger, MVT::i32, 14, 
/*8411*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8414*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLAv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*8425*/          /*SwitchType*/ 19, MVT::v4i16,// ->8446
/*8427*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8429*/            OPC_EmitInteger, MVT::i32, 14, 
/*8432*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8435*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLAv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*8446*/          /*SwitchType*/ 19, MVT::v2i32,// ->8467
/*8448*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8450*/            OPC_EmitInteger, MVT::i32, 14, 
/*8453*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8456*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLAv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*8467*/          /*SwitchType*/ 19, MVT::v16i8,// ->8488
/*8469*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8471*/            OPC_EmitInteger, MVT::i32, 14, 
/*8474*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8477*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 6
                    // Dst: (VMLAv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*8488*/          /*SwitchType*/ 19, MVT::v8i16,// ->8509
/*8490*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8492*/            OPC_EmitInteger, MVT::i32, 14, 
/*8495*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8498*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 6
                    // Dst: (VMLAv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*8509*/          /*SwitchType*/ 19, MVT::v4i32,// ->8530
/*8511*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8513*/            OPC_EmitInteger, MVT::i32, 14, 
/*8516*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8519*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 6
                    // Dst: (VMLAv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*8530*/          0, // EndSwitchType
/*8531*/        /*SwitchOpcode*/ 81, TARGET_VAL(ARMISD::VMULLs),// ->8615
/*8534*/          OPC_RecordChild0, // #1 = $Vn
/*8535*/          OPC_Scope, 25, /*->8562*/ // 3 children in Scope
/*8537*/            OPC_CheckChild0Type, MVT::v8i8,
/*8539*/            OPC_RecordChild1, // #2 = $Vm
/*8540*/            OPC_MoveParent,
/*8541*/            OPC_CheckType, MVT::v8i16,
/*8543*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8545*/            OPC_EmitInteger, MVT::i32, 14, 
/*8548*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8551*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALsv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*8562*/          /*Scope*/ 25, /*->8588*/
/*8563*/            OPC_CheckChild0Type, MVT::v4i16,
/*8565*/            OPC_RecordChild1, // #2 = $Vm
/*8566*/            OPC_MoveParent,
/*8567*/            OPC_CheckType, MVT::v4i32,
/*8569*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8571*/            OPC_EmitInteger, MVT::i32, 14, 
/*8574*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8577*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALsv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*8588*/          /*Scope*/ 25, /*->8614*/
/*8589*/            OPC_CheckChild0Type, MVT::v2i32,
/*8591*/            OPC_RecordChild1, // #2 = $Vm
/*8592*/            OPC_MoveParent,
/*8593*/            OPC_CheckType, MVT::v2i64,
/*8595*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8597*/            OPC_EmitInteger, MVT::i32, 14, 
/*8600*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8603*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALsv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*8614*/          0, /*End of Scope*/
/*8615*/        /*SwitchOpcode*/ 81, TARGET_VAL(ARMISD::VMULLu),// ->8699
/*8618*/          OPC_RecordChild0, // #1 = $Vn
/*8619*/          OPC_Scope, 25, /*->8646*/ // 3 children in Scope
/*8621*/            OPC_CheckChild0Type, MVT::v8i8,
/*8623*/            OPC_RecordChild1, // #2 = $Vm
/*8624*/            OPC_MoveParent,
/*8625*/            OPC_CheckType, MVT::v8i16,
/*8627*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8629*/            OPC_EmitInteger, MVT::i32, 14, 
/*8632*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8635*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALuv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*8646*/          /*Scope*/ 25, /*->8672*/
/*8647*/            OPC_CheckChild0Type, MVT::v4i16,
/*8649*/            OPC_RecordChild1, // #2 = $Vm
/*8650*/            OPC_MoveParent,
/*8651*/            OPC_CheckType, MVT::v4i32,
/*8653*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8655*/            OPC_EmitInteger, MVT::i32, 14, 
/*8658*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8661*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALuv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*8672*/          /*Scope*/ 25, /*->8698*/
/*8673*/            OPC_CheckChild0Type, MVT::v2i32,
/*8675*/            OPC_RecordChild1, // #2 = $Vm
/*8676*/            OPC_MoveParent,
/*8677*/            OPC_CheckType, MVT::v2i64,
/*8679*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8681*/            OPC_EmitInteger, MVT::i32, 14, 
/*8684*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8687*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALuv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*8698*/          0, /*End of Scope*/
/*8699*/        0, // EndSwitchOpcode
/*8700*/      /*Scope*/ 91|128,3/*475*/, /*->9177*/
/*8702*/        OPC_MoveChild0,
/*8703*/        OPC_SwitchOpcode /*5 cases */, 78, TARGET_VAL(ISD::SIGN_EXTEND),// ->8785
/*8707*/          OPC_RecordChild0, // #0 = $Vm
/*8708*/          OPC_Scope, 24, /*->8734*/ // 3 children in Scope
/*8710*/            OPC_CheckChild0Type, MVT::v8i8,
/*8712*/            OPC_MoveParent,
/*8713*/            OPC_RecordChild1, // #1 = $Vn
/*8714*/            OPC_CheckType, MVT::v8i16,
/*8716*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8718*/            OPC_EmitInteger, MVT::i32, 14, 
/*8721*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8724*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWsv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v8i16 (sext:v8i16 DPR:v8i8:$Vm), QPR:v8i16:$Vn) - Complexity = 6
                    // Dst: (VADDWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*8734*/          /*Scope*/ 24, /*->8759*/
/*8735*/            OPC_CheckChild0Type, MVT::v4i16,
/*8737*/            OPC_MoveParent,
/*8738*/            OPC_RecordChild1, // #1 = $Vn
/*8739*/            OPC_CheckType, MVT::v4i32,
/*8741*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8743*/            OPC_EmitInteger, MVT::i32, 14, 
/*8746*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8749*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWsv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v4i32 (sext:v4i32 DPR:v4i16:$Vm), QPR:v4i32:$Vn) - Complexity = 6
                    // Dst: (VADDWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*8759*/          /*Scope*/ 24, /*->8784*/
/*8760*/            OPC_CheckChild0Type, MVT::v2i32,
/*8762*/            OPC_MoveParent,
/*8763*/            OPC_RecordChild1, // #1 = $Vn
/*8764*/            OPC_CheckType, MVT::v2i64,
/*8766*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8768*/            OPC_EmitInteger, MVT::i32, 14, 
/*8771*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8774*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWsv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v2i64 (sext:v2i64 DPR:v2i32:$Vm), QPR:v2i64:$Vn) - Complexity = 6
                    // Dst: (VADDWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*8784*/          0, /*End of Scope*/
/*8785*/        /*SwitchOpcode*/ 78, TARGET_VAL(ISD::ZERO_EXTEND),// ->8866
/*8788*/          OPC_RecordChild0, // #0 = $Vm
/*8789*/          OPC_Scope, 24, /*->8815*/ // 3 children in Scope
/*8791*/            OPC_CheckChild0Type, MVT::v8i8,
/*8793*/            OPC_MoveParent,
/*8794*/            OPC_RecordChild1, // #1 = $Vn
/*8795*/            OPC_CheckType, MVT::v8i16,
/*8797*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8799*/            OPC_EmitInteger, MVT::i32, 14, 
/*8802*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8805*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWuv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v8i16 (zext:v8i16 DPR:v8i8:$Vm), QPR:v8i16:$Vn) - Complexity = 6
                    // Dst: (VADDWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*8815*/          /*Scope*/ 24, /*->8840*/
/*8816*/            OPC_CheckChild0Type, MVT::v4i16,
/*8818*/            OPC_MoveParent,
/*8819*/            OPC_RecordChild1, // #1 = $Vn
/*8820*/            OPC_CheckType, MVT::v4i32,
/*8822*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8824*/            OPC_EmitInteger, MVT::i32, 14, 
/*8827*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8830*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWuv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v4i32 (zext:v4i32 DPR:v4i16:$Vm), QPR:v4i32:$Vn) - Complexity = 6
                    // Dst: (VADDWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*8840*/          /*Scope*/ 24, /*->8865*/
/*8841*/            OPC_CheckChild0Type, MVT::v2i32,
/*8843*/            OPC_MoveParent,
/*8844*/            OPC_RecordChild1, // #1 = $Vn
/*8845*/            OPC_CheckType, MVT::v2i64,
/*8847*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8849*/            OPC_EmitInteger, MVT::i32, 14, 
/*8852*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8855*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWuv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v2i64 (zext:v2i64 DPR:v2i32:$Vm), QPR:v2i64:$Vn) - Complexity = 6
                    // Dst: (VADDWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*8865*/          0, /*End of Scope*/
/*8866*/        /*SwitchOpcode*/ 4|128,1/*132*/, TARGET_VAL(ISD::MUL),// ->9002
/*8870*/          OPC_RecordChild0, // #0 = $Vn
/*8871*/          OPC_RecordChild1, // #1 = $Vm
/*8872*/          OPC_MoveParent,
/*8873*/          OPC_RecordChild1, // #2 = $src1
/*8874*/          OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->8896
/*8877*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8879*/            OPC_EmitInteger, MVT::i32, 14, 
/*8882*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8885*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i8 (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 6
                    // Dst: (VMLAv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*8896*/          /*SwitchType*/ 19, MVT::v4i16,// ->8917
/*8898*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8900*/            OPC_EmitInteger, MVT::i32, 14, 
/*8903*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8906*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i16 (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 6
                    // Dst: (VMLAv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*8917*/          /*SwitchType*/ 19, MVT::v2i32,// ->8938
/*8919*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8921*/            OPC_EmitInteger, MVT::i32, 14, 
/*8924*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8927*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i32 (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 6
                    // Dst: (VMLAv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*8938*/          /*SwitchType*/ 19, MVT::v16i8,// ->8959
/*8940*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8942*/            OPC_EmitInteger, MVT::i32, 14, 
/*8945*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8948*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v16i8 (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 6
                    // Dst: (VMLAv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*8959*/          /*SwitchType*/ 19, MVT::v8i16,// ->8980
/*8961*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8963*/            OPC_EmitInteger, MVT::i32, 14, 
/*8966*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8969*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 6
                    // Dst: (VMLAv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*8980*/          /*SwitchType*/ 19, MVT::v4i32,// ->9001
/*8982*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8984*/            OPC_EmitInteger, MVT::i32, 14, 
/*8987*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8990*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 6
                    // Dst: (VMLAv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*9001*/          0, // EndSwitchType
/*9002*/        /*SwitchOpcode*/ 84, TARGET_VAL(ARMISD::VMULLs),// ->9089
/*9005*/          OPC_RecordChild0, // #0 = $Vn
/*9006*/          OPC_Scope, 26, /*->9034*/ // 3 children in Scope
/*9008*/            OPC_CheckChild0Type, MVT::v8i8,
/*9010*/            OPC_RecordChild1, // #1 = $Vm
/*9011*/            OPC_MoveParent,
/*9012*/            OPC_RecordChild1, // #2 = $src1
/*9013*/            OPC_CheckType, MVT::v8i16,
/*9015*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9017*/            OPC_EmitInteger, MVT::i32, 14, 
/*9020*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9023*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALsv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm), QPR:v8i16:$src1) - Complexity = 6
                    // Dst: (VMLALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*9034*/          /*Scope*/ 26, /*->9061*/
/*9035*/            OPC_CheckChild0Type, MVT::v4i16,
/*9037*/            OPC_RecordChild1, // #1 = $Vm
/*9038*/            OPC_MoveParent,
/*9039*/            OPC_RecordChild1, // #2 = $src1
/*9040*/            OPC_CheckType, MVT::v4i32,
/*9042*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9044*/            OPC_EmitInteger, MVT::i32, 14, 
/*9047*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9050*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALsv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 6
                    // Dst: (VMLALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*9061*/          /*Scope*/ 26, /*->9088*/
/*9062*/            OPC_CheckChild0Type, MVT::v2i32,
/*9064*/            OPC_RecordChild1, // #1 = $Vm
/*9065*/            OPC_MoveParent,
/*9066*/            OPC_RecordChild1, // #2 = $src1
/*9067*/            OPC_CheckType, MVT::v2i64,
/*9069*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9071*/            OPC_EmitInteger, MVT::i32, 14, 
/*9074*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9077*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALsv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i64 (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 6
                    // Dst: (VMLALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9088*/          0, /*End of Scope*/
/*9089*/        /*SwitchOpcode*/ 84, TARGET_VAL(ARMISD::VMULLu),// ->9176
/*9092*/          OPC_RecordChild0, // #0 = $Vn
/*9093*/          OPC_Scope, 26, /*->9121*/ // 3 children in Scope
/*9095*/            OPC_CheckChild0Type, MVT::v8i8,
/*9097*/            OPC_RecordChild1, // #1 = $Vm
/*9098*/            OPC_MoveParent,
/*9099*/            OPC_RecordChild1, // #2 = $src1
/*9100*/            OPC_CheckType, MVT::v8i16,
/*9102*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9104*/            OPC_EmitInteger, MVT::i32, 14, 
/*9107*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9110*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALuv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm), QPR:v8i16:$src1) - Complexity = 6
                    // Dst: (VMLALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*9121*/          /*Scope*/ 26, /*->9148*/
/*9122*/            OPC_CheckChild0Type, MVT::v4i16,
/*9124*/            OPC_RecordChild1, // #1 = $Vm
/*9125*/            OPC_MoveParent,
/*9126*/            OPC_RecordChild1, // #2 = $src1
/*9127*/            OPC_CheckType, MVT::v4i32,
/*9129*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9131*/            OPC_EmitInteger, MVT::i32, 14, 
/*9134*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9137*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALuv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 6
                    // Dst: (VMLALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*9148*/          /*Scope*/ 26, /*->9175*/
/*9149*/            OPC_CheckChild0Type, MVT::v2i32,
/*9151*/            OPC_RecordChild1, // #1 = $Vm
/*9152*/            OPC_MoveParent,
/*9153*/            OPC_RecordChild1, // #2 = $src1
/*9154*/            OPC_CheckType, MVT::v2i64,
/*9156*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9158*/            OPC_EmitInteger, MVT::i32, 14, 
/*9161*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9164*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALuv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i64 (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 6
                    // Dst: (VMLALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9175*/          0, /*End of Scope*/
/*9176*/        0, // EndSwitchOpcode
/*9177*/      /*Scope*/ 36|128,1/*164*/, /*->9343*/
/*9179*/        OPC_RecordChild0, // #0 = $Vn
/*9180*/        OPC_RecordChild1, // #1 = $Vm
/*9181*/        OPC_SwitchType /*8 cases */, 18, MVT::v8i8,// ->9202
/*9184*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9186*/          OPC_EmitInteger, MVT::i32, 14, 
/*9189*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9192*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                  // Dst: (VADDv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*9202*/        /*SwitchType*/ 18, MVT::v4i16,// ->9222
/*9204*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9206*/          OPC_EmitInteger, MVT::i32, 14, 
/*9209*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9212*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VADDv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*9222*/        /*SwitchType*/ 18, MVT::v2i32,// ->9242
/*9224*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9226*/          OPC_EmitInteger, MVT::i32, 14, 
/*9229*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9232*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VADDv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9242*/        /*SwitchType*/ 18, MVT::v16i8,// ->9262
/*9244*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9246*/          OPC_EmitInteger, MVT::i32, 14, 
/*9249*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9252*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                  // Dst: (VADDv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*9262*/        /*SwitchType*/ 18, MVT::v8i16,// ->9282
/*9264*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9266*/          OPC_EmitInteger, MVT::i32, 14, 
/*9269*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9272*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VADDv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*9282*/        /*SwitchType*/ 18, MVT::v4i32,// ->9302
/*9284*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9286*/          OPC_EmitInteger, MVT::i32, 14, 
/*9289*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9292*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VADDv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*9302*/        /*SwitchType*/ 18, MVT::v1i64,// ->9322
/*9304*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9306*/          OPC_EmitInteger, MVT::i32, 14, 
/*9309*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9312*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 3
                  // Dst: (VADDv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*9322*/        /*SwitchType*/ 18, MVT::v2i64,// ->9342
/*9324*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9326*/          OPC_EmitInteger, MVT::i32, 14, 
/*9329*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9332*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 3
                  // Dst: (VADDv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*9342*/        0, // EndSwitchType
/*9343*/      0, /*End of Scope*/
/*9344*/    /*SwitchOpcode*/ 95|128,43/*5599*/, TARGET_VAL(ISD::OR),// ->14947
/*9348*/      OPC_Scope, 101|128,5/*741*/, /*->10092*/ // 17 children in Scope
/*9351*/        OPC_MoveChild0,
/*9352*/        OPC_Scope, 74, /*->9428*/ // 9 children in Scope
/*9354*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*9357*/          OPC_MoveChild0,
/*9358*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*9361*/          OPC_RecordChild0, // #0 = $Rm
/*9362*/          OPC_CheckChild1Integer, 24, 
/*9364*/          OPC_CheckChild1Type, MVT::i32,
/*9366*/          OPC_MoveParent,
/*9367*/          OPC_CheckChild1Integer, 16, 
/*9369*/          OPC_CheckChild1Type, MVT::i32,
/*9371*/          OPC_MoveParent,
/*9372*/          OPC_MoveChild1,
/*9373*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*9376*/          OPC_MoveChild0,
/*9377*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*9380*/          OPC_CheckChild0Same, 0,
/*9382*/          OPC_CheckChild1Integer, 8, 
/*9384*/          OPC_CheckChild1Type, MVT::i32,
/*9386*/          OPC_MoveParent,
/*9387*/          OPC_MoveParent,
/*9388*/          OPC_CheckType, MVT::i32,
/*9390*/          OPC_Scope, 17, /*->9409*/ // 2 children in Scope
/*9392*/            OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*9394*/            OPC_EmitInteger, MVT::i32, 14, 
/*9397*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9400*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::REVSH), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (sra:i32 (shl:i32 GPR:i32:$Rm, 24:i32), 16:i32), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 35
                    // Dst: (REVSH:i32 GPR:i32:$Rm)
/*9409*/          /*Scope*/ 17, /*->9427*/
/*9410*/            OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*9412*/            OPC_EmitInteger, MVT::i32, 14, 
/*9415*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9418*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2REVSH), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (sra:i32 (shl:i32 rGPR:i32:$Rm, 24:i32), 16:i32), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 35
                    // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*9427*/          0, /*End of Scope*/
/*9428*/        /*Scope*/ 74, /*->9503*/
/*9429*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*9432*/          OPC_MoveChild0,
/*9433*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*9436*/          OPC_RecordChild0, // #0 = $Rm
/*9437*/          OPC_CheckChild1Integer, 8, 
/*9439*/          OPC_CheckChild1Type, MVT::i32,
/*9441*/          OPC_MoveParent,
/*9442*/          OPC_MoveParent,
/*9443*/          OPC_MoveChild1,
/*9444*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*9447*/          OPC_MoveChild0,
/*9448*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*9451*/          OPC_CheckChild0Same, 0,
/*9453*/          OPC_CheckChild1Integer, 24, 
/*9455*/          OPC_CheckChild1Type, MVT::i32,
/*9457*/          OPC_MoveParent,
/*9458*/          OPC_CheckChild1Integer, 16, 
/*9460*/          OPC_CheckChild1Type, MVT::i32,
/*9462*/          OPC_MoveParent,
/*9463*/          OPC_CheckType, MVT::i32,
/*9465*/          OPC_Scope, 17, /*->9484*/ // 2 children in Scope
/*9467*/            OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*9469*/            OPC_EmitInteger, MVT::i32, 14, 
/*9472*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9475*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::REVSH), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32), (sra:i32 (shl:i32 GPR:i32:$Rm, 24:i32), 16:i32)) - Complexity = 35
                    // Dst: (REVSH:i32 GPR:i32:$Rm)
/*9484*/          /*Scope*/ 17, /*->9502*/
/*9485*/            OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*9487*/            OPC_EmitInteger, MVT::i32, 14, 
/*9490*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9493*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2REVSH), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32), (sra:i32 (shl:i32 rGPR:i32:$Rm, 24:i32), 16:i32)) - Complexity = 35
                    // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*9502*/          0, /*End of Scope*/
/*9503*/        /*Scope*/ 53, /*->9557*/
/*9504*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*9508*/          OPC_RecordChild0, // #0 = $Rn
/*9509*/          OPC_MoveParent,
/*9510*/          OPC_MoveChild1,
/*9511*/          OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*9517*/          OPC_MoveChild0,
/*9518*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*9521*/          OPC_RecordChild0, // #1 = $Rm
/*9522*/          OPC_RecordChild1, // #2 = $sh
/*9523*/          OPC_MoveChild1,
/*9524*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9527*/          OPC_CheckPredicate, 15, // Predicate_pkh_lsl_amt
/*9529*/          OPC_CheckType, MVT::i32,
/*9531*/          OPC_MoveParent,
/*9532*/          OPC_MoveParent,
/*9533*/          OPC_MoveParent,
/*9534*/          OPC_CheckType, MVT::i32,
/*9536*/          OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*9538*/          OPC_EmitConvertToTarget, 2,
/*9540*/          OPC_EmitInteger, MVT::i32, 14, 
/*9543*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9546*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHBT), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 65535:i32), (and:i32 (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32)) - Complexity = 26
                  // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*9557*/        /*Scope*/ 94, /*->9652*/
/*9558*/          OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*9564*/          OPC_RecordChild0, // #0 = $Rn
/*9565*/          OPC_MoveParent,
/*9566*/          OPC_MoveChild1,
/*9567*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*9571*/          OPC_MoveChild0,
/*9572*/          OPC_SwitchOpcode /*2 cases */, 36, TARGET_VAL(ISD::SRA),// ->9612
/*9576*/            OPC_RecordChild0, // #1 = $Rm
/*9577*/            OPC_RecordChild1, // #2 = $sh
/*9578*/            OPC_MoveChild1,
/*9579*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9582*/            OPC_CheckPredicate, 16, // Predicate_pkh_asr_amt
/*9584*/            OPC_CheckType, MVT::i32,
/*9586*/            OPC_MoveParent,
/*9587*/            OPC_MoveParent,
/*9588*/            OPC_MoveParent,
/*9589*/            OPC_CheckType, MVT::i32,
/*9591*/            OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*9593*/            OPC_EmitConvertToTarget, 2,
/*9595*/            OPC_EmitInteger, MVT::i32, 14, 
/*9598*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9601*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHTB), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 4294901760:i32), (and:i32 (sra:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32)) - Complexity = 26
                    // Dst: (PKHTB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*9612*/          /*SwitchOpcode*/ 36, TARGET_VAL(ISD::SRL),// ->9651
/*9615*/            OPC_RecordChild0, // #1 = $src2
/*9616*/            OPC_RecordChild1, // #2 = $sh
/*9617*/            OPC_MoveChild1,
/*9618*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9621*/            OPC_CheckPredicate, 17, // Predicate_imm1_15
/*9623*/            OPC_CheckType, MVT::i32,
/*9625*/            OPC_MoveParent,
/*9626*/            OPC_MoveParent,
/*9627*/            OPC_MoveParent,
/*9628*/            OPC_CheckType, MVT::i32,
/*9630*/            OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*9632*/            OPC_EmitConvertToTarget, 2,
/*9634*/            OPC_EmitInteger, MVT::i32, 14, 
/*9637*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9640*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHTB), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$src1, 4294901760:i32), (and:i32 (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32)) - Complexity = 26
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*9651*/          0, // EndSwitchOpcode
/*9652*/        /*Scope*/ 53, /*->9706*/
/*9653*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*9657*/          OPC_RecordChild0, // #0 = $Rn
/*9658*/          OPC_MoveParent,
/*9659*/          OPC_MoveChild1,
/*9660*/          OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*9666*/          OPC_MoveChild0,
/*9667*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*9670*/          OPC_RecordChild0, // #1 = $Rm
/*9671*/          OPC_RecordChild1, // #2 = $sh
/*9672*/          OPC_MoveChild1,
/*9673*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9676*/          OPC_CheckPredicate, 15, // Predicate_pkh_lsl_amt
/*9678*/          OPC_CheckType, MVT::i32,
/*9680*/          OPC_MoveParent,
/*9681*/          OPC_MoveParent,
/*9682*/          OPC_MoveParent,
/*9683*/          OPC_CheckType, MVT::i32,
/*9685*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*9687*/          OPC_EmitConvertToTarget, 2,
/*9689*/          OPC_EmitInteger, MVT::i32, 14, 
/*9692*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9695*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHBT), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 rGPR:i32:$Rn, 65535:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32)) - Complexity = 26
                  // Dst: (t2PKHBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*9706*/        /*Scope*/ 17|128,1/*145*/, /*->9853*/
/*9708*/          OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*9714*/          OPC_Scope, 88, /*->9804*/ // 2 children in Scope
/*9716*/            OPC_RecordChild0, // #0 = $Rn
/*9717*/            OPC_MoveParent,
/*9718*/            OPC_MoveChild1,
/*9719*/            OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*9723*/            OPC_MoveChild0,
/*9724*/            OPC_SwitchOpcode /*2 cases */, 36, TARGET_VAL(ISD::SRA),// ->9764
/*9728*/              OPC_RecordChild0, // #1 = $Rm
/*9729*/              OPC_RecordChild1, // #2 = $sh
/*9730*/              OPC_MoveChild1,
/*9731*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9734*/              OPC_CheckPredicate, 16, // Predicate_pkh_asr_amt
/*9736*/              OPC_CheckType, MVT::i32,
/*9738*/              OPC_MoveParent,
/*9739*/              OPC_MoveParent,
/*9740*/              OPC_MoveParent,
/*9741*/              OPC_CheckType, MVT::i32,
/*9743*/              OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*9745*/              OPC_EmitConvertToTarget, 2,
/*9747*/              OPC_EmitInteger, MVT::i32, 14, 
/*9750*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9753*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHTB), 0,
                          MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (or:i32 (and:i32 rGPR:i32:$Rn, 4294901760:i32), (and:i32 (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32)) - Complexity = 26
                      // Dst: (t2PKHTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*9764*/            /*SwitchOpcode*/ 36, TARGET_VAL(ISD::SRL),// ->9803
/*9767*/              OPC_RecordChild0, // #1 = $src2
/*9768*/              OPC_RecordChild1, // #2 = $sh
/*9769*/              OPC_MoveChild1,
/*9770*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9773*/              OPC_CheckPredicate, 17, // Predicate_imm1_15
/*9775*/              OPC_CheckType, MVT::i32,
/*9777*/              OPC_MoveParent,
/*9778*/              OPC_MoveParent,
/*9779*/              OPC_MoveParent,
/*9780*/              OPC_CheckType, MVT::i32,
/*9782*/              OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*9784*/              OPC_EmitConvertToTarget, 2,
/*9786*/              OPC_EmitInteger, MVT::i32, 14, 
/*9789*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9792*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHTB), 0,
                          MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (and:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32)) - Complexity = 26
                      // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*9803*/            0, // EndSwitchOpcode
/*9804*/          /*Scope*/ 47, /*->9852*/
/*9805*/            OPC_MoveChild0,
/*9806*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*9809*/            OPC_RecordChild0, // #0 = $Rm
/*9810*/            OPC_RecordChild1, // #1 = $sh
/*9811*/            OPC_MoveChild1,
/*9812*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9815*/            OPC_CheckPredicate, 15, // Predicate_pkh_lsl_amt
/*9817*/            OPC_CheckType, MVT::i32,
/*9819*/            OPC_MoveParent,
/*9820*/            OPC_MoveParent,
/*9821*/            OPC_MoveParent,
/*9822*/            OPC_MoveChild1,
/*9823*/            OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*9827*/            OPC_RecordChild0, // #2 = $Rn
/*9828*/            OPC_MoveParent,
/*9829*/            OPC_CheckType, MVT::i32,
/*9831*/            OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*9833*/            OPC_EmitConvertToTarget, 1,
/*9835*/            OPC_EmitInteger, MVT::i32, 14, 
/*9838*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9841*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHBT), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32), (and:i32 GPRnopc:i32:$Rn, 65535:i32)) - Complexity = 26
                    // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*9852*/          0, /*End of Scope*/
/*9853*/        /*Scope*/ 53, /*->9907*/
/*9854*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*9858*/          OPC_MoveChild0,
/*9859*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*9862*/          OPC_RecordChild0, // #0 = $Rm
/*9863*/          OPC_RecordChild1, // #1 = $sh
/*9864*/          OPC_MoveChild1,
/*9865*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9868*/          OPC_CheckPredicate, 16, // Predicate_pkh_asr_amt
/*9870*/          OPC_CheckType, MVT::i32,
/*9872*/          OPC_MoveParent,
/*9873*/          OPC_MoveParent,
/*9874*/          OPC_MoveParent,
/*9875*/          OPC_MoveChild1,
/*9876*/          OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*9882*/          OPC_RecordChild0, // #2 = $Rn
/*9883*/          OPC_MoveParent,
/*9884*/          OPC_CheckType, MVT::i32,
/*9886*/          OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*9888*/          OPC_EmitConvertToTarget, 1,
/*9890*/          OPC_EmitInteger, MVT::i32, 14, 
/*9893*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9896*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHTB), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 (sra:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32), (and:i32 GPRnopc:i32:$Rn, 4294901760:i32)) - Complexity = 26
                  // Dst: (PKHTB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*9907*/        /*Scope*/ 53, /*->9961*/
/*9908*/          OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*9914*/          OPC_MoveChild0,
/*9915*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*9918*/          OPC_RecordChild0, // #0 = $Rm
/*9919*/          OPC_RecordChild1, // #1 = $sh
/*9920*/          OPC_MoveChild1,
/*9921*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9924*/          OPC_CheckPredicate, 15, // Predicate_pkh_lsl_amt
/*9926*/          OPC_CheckType, MVT::i32,
/*9928*/          OPC_MoveParent,
/*9929*/          OPC_MoveParent,
/*9930*/          OPC_MoveParent,
/*9931*/          OPC_MoveChild1,
/*9932*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*9936*/          OPC_RecordChild0, // #2 = $Rn
/*9937*/          OPC_MoveParent,
/*9938*/          OPC_CheckType, MVT::i32,
/*9940*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*9942*/          OPC_EmitConvertToTarget, 1,
/*9944*/          OPC_EmitInteger, MVT::i32, 14, 
/*9947*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9950*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHBT), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32), (and:i32 rGPR:i32:$Rn, 65535:i32)) - Complexity = 26
                  // Dst: (t2PKHBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*9961*/        /*Scope*/ 0|128,1/*128*/, /*->10091*/
/*9963*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*9967*/          OPC_MoveChild0,
/*9968*/          OPC_SwitchOpcode /*2 cases */, 45, TARGET_VAL(ISD::SRA),// ->10017
/*9972*/            OPC_RecordChild0, // #0 = $Rm
/*9973*/            OPC_RecordChild1, // #1 = $sh
/*9974*/            OPC_MoveChild1,
/*9975*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9978*/            OPC_CheckPredicate, 16, // Predicate_pkh_asr_amt
/*9980*/            OPC_CheckType, MVT::i32,
/*9982*/            OPC_MoveParent,
/*9983*/            OPC_MoveParent,
/*9984*/            OPC_MoveParent,
/*9985*/            OPC_MoveChild1,
/*9986*/            OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*9992*/            OPC_RecordChild0, // #2 = $Rn
/*9993*/            OPC_MoveParent,
/*9994*/            OPC_CheckType, MVT::i32,
/*9996*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*9998*/            OPC_EmitConvertToTarget, 1,
/*10000*/           OPC_EmitInteger, MVT::i32, 14, 
/*10003*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10006*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHTB), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32), (and:i32 rGPR:i32:$Rn, 4294901760:i32)) - Complexity = 26
                    // Dst: (t2PKHTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*10017*/         /*SwitchOpcode*/ 70, TARGET_VAL(ISD::SRL),// ->10090
/*10020*/           OPC_RecordChild0, // #0 = $src2
/*10021*/           OPC_RecordChild1, // #1 = $sh
/*10022*/           OPC_MoveChild1,
/*10023*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10026*/           OPC_CheckPredicate, 17, // Predicate_imm1_15
/*10028*/           OPC_CheckType, MVT::i32,
/*10030*/           OPC_MoveParent,
/*10031*/           OPC_MoveParent,
/*10032*/           OPC_MoveParent,
/*10033*/           OPC_MoveChild1,
/*10034*/           OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10040*/           OPC_RecordChild0, // #2 = $src1
/*10041*/           OPC_MoveParent,
/*10042*/           OPC_CheckType, MVT::i32,
/*10044*/           OPC_Scope, 21, /*->10067*/ // 2 children in Scope
/*10046*/             OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*10048*/             OPC_EmitConvertToTarget, 1,
/*10050*/             OPC_EmitInteger, MVT::i32, 14, 
/*10053*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10056*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHTB), 0,
                          MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (or:i32 (and:i32 (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32), (and:i32 GPRnopc:i32:$src1, 4294901760:i32)) - Complexity = 26
                      // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*10067*/           /*Scope*/ 21, /*->10089*/
/*10068*/             OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10070*/             OPC_EmitConvertToTarget, 1,
/*10072*/             OPC_EmitInteger, MVT::i32, 14, 
/*10075*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10078*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHTB), 0,
                          MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 26
                      // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*10089*/           0, /*End of Scope*/
/*10090*/         0, // EndSwitchOpcode
/*10091*/       0, /*End of Scope*/
/*10092*/     /*Scope*/ 46, /*->10139*/
/*10093*/       OPC_RecordChild0, // #0 = $Rn
/*10094*/       OPC_MoveChild1,
/*10095*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10098*/       OPC_RecordChild0, // #1 = $ShiftedRm
/*10099*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10110*/       OPC_MoveParent,
/*10111*/       OPC_CheckType, MVT::i32,
/*10113*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*10115*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*10118*/       OPC_EmitInteger, MVT::i32, 14, 
/*10121*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10124*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10127*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORNrs), 0,
                    MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32)) - Complexity = 20
                // Dst: (t2ORNrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*10139*/     /*Scope*/ 66|128,5/*706*/, /*->10847*/
/*10141*/       OPC_MoveChild0,
/*10142*/       OPC_Scope, 45, /*->10189*/ // 11 children in Scope
/*10144*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10147*/         OPC_RecordChild0, // #0 = $ShiftedRm
/*10148*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10159*/         OPC_MoveParent,
/*10160*/         OPC_RecordChild1, // #1 = $Rn
/*10161*/         OPC_CheckType, MVT::i32,
/*10163*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*10165*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*10168*/         OPC_EmitInteger, MVT::i32, 14, 
/*10171*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10174*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10177*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORNrs), 0,
                      MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (or:i32 (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32), rGPR:i32:$Rn) - Complexity = 20
                  // Dst: (t2ORNrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*10189*/       /*Scope*/ 65, /*->10255*/
/*10190*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10194*/         OPC_RecordChild0, // #0 = $Rn
/*10195*/         OPC_MoveParent,
/*10196*/         OPC_MoveChild1,
/*10197*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10203*/         OPC_RecordChild0, // #1 = $Rm
/*10204*/         OPC_MoveParent,
/*10205*/         OPC_CheckType, MVT::i32,
/*10207*/         OPC_Scope, 22, /*->10231*/ // 2 children in Scope
/*10209*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*10211*/           OPC_EmitInteger, MVT::i32, 0, 
/*10214*/           OPC_EmitInteger, MVT::i32, 14, 
/*10217*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10220*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHBT), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 65535:i32), (and:i32 GPRnopc:i32:$Rm, 4294901760:i32)) - Complexity = 19
                    // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*10231*/         /*Scope*/ 22, /*->10254*/
/*10232*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10234*/           OPC_EmitInteger, MVT::i32, 0, 
/*10237*/           OPC_EmitInteger, MVT::i32, 14, 
/*10240*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10243*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHBT), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src1, 65535:i32), (and:i32 rGPR:i32:$src2, 4294901760:i32)) - Complexity = 19
                    // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, 0:i32)
/*10254*/         0, /*End of Scope*/
/*10255*/       /*Scope*/ 65, /*->10321*/
/*10256*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10262*/         OPC_RecordChild0, // #0 = $Rm
/*10263*/         OPC_MoveParent,
/*10264*/         OPC_MoveChild1,
/*10265*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10269*/         OPC_RecordChild0, // #1 = $Rn
/*10270*/         OPC_MoveParent,
/*10271*/         OPC_CheckType, MVT::i32,
/*10273*/         OPC_Scope, 22, /*->10297*/ // 2 children in Scope
/*10275*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*10277*/           OPC_EmitInteger, MVT::i32, 0, 
/*10280*/           OPC_EmitInteger, MVT::i32, 14, 
/*10283*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10286*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHBT), 0,
                        MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$Rm, 4294901760:i32), (and:i32 GPRnopc:i32:$Rn, 65535:i32)) - Complexity = 19
                    // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*10297*/         /*Scope*/ 22, /*->10320*/
/*10298*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10300*/           OPC_EmitInteger, MVT::i32, 0, 
/*10303*/           OPC_EmitInteger, MVT::i32, 14, 
/*10306*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10309*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHBT), 0,
                        MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src2, 4294901760:i32), (and:i32 rGPR:i32:$src1, 65535:i32)) - Complexity = 19
                    // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, 0:i32)
/*10320*/         0, /*End of Scope*/
/*10321*/       /*Scope*/ 45, /*->10367*/
/*10322*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10326*/         OPC_RecordChild0, // #0 = $Rn
/*10327*/         OPC_MoveParent,
/*10328*/         OPC_MoveChild1,
/*10329*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*10332*/         OPC_RecordChild0, // #1 = $Rm
/*10333*/         OPC_RecordChild1, // #2 = $sh
/*10334*/         OPC_MoveChild1,
/*10335*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10338*/         OPC_CheckPredicate, 18, // Predicate_imm16_31
/*10340*/         OPC_CheckType, MVT::i32,
/*10342*/         OPC_MoveParent,
/*10343*/         OPC_MoveParent,
/*10344*/         OPC_CheckType, MVT::i32,
/*10346*/         OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*10348*/         OPC_EmitConvertToTarget, 2,
/*10350*/         OPC_EmitInteger, MVT::i32, 14, 
/*10353*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10356*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHBT), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 65535:i32), (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                  // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*10367*/       /*Scope*/ 87, /*->10455*/
/*10368*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10374*/         OPC_RecordChild0, // #0 = $src1
/*10375*/         OPC_MoveParent,
/*10376*/         OPC_MoveChild1,
/*10377*/         OPC_SwitchOpcode /*2 cases */, 35, TARGET_VAL(ISD::SRL),// ->10416
/*10381*/           OPC_RecordChild0, // #1 = $src2
/*10382*/           OPC_RecordChild1, // #2 = $sh
/*10383*/           OPC_MoveChild1,
/*10384*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10387*/           OPC_CheckPredicate, 19, // Predicate_imm16
/*10389*/           OPC_CheckType, MVT::i32,
/*10391*/           OPC_MoveParent,
/*10392*/           OPC_MoveParent,
/*10393*/           OPC_CheckType, MVT::i32,
/*10395*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*10397*/           OPC_EmitConvertToTarget, 2,
/*10399*/           OPC_EmitInteger, MVT::i32, 14, 
/*10402*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10405*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHTB), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$src1, 4294901760:i32), (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)) - Complexity = 18
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
/*10416*/         /*SwitchOpcode*/ 35, TARGET_VAL(ISD::SRA),// ->10454
/*10419*/           OPC_RecordChild0, // #1 = $src2
/*10420*/           OPC_RecordChild1, // #2 = $sh
/*10421*/           OPC_MoveChild1,
/*10422*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10425*/           OPC_CheckPredicate, 18, // Predicate_imm16_31
/*10427*/           OPC_CheckType, MVT::i32,
/*10429*/           OPC_MoveParent,
/*10430*/           OPC_MoveParent,
/*10431*/           OPC_CheckType, MVT::i32,
/*10433*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*10435*/           OPC_EmitConvertToTarget, 2,
/*10437*/           OPC_EmitInteger, MVT::i32, 14, 
/*10440*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10443*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHTB), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$src1, 4294901760:i32), (sra:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*10454*/         0, // EndSwitchOpcode
/*10455*/       /*Scope*/ 45, /*->10501*/
/*10456*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10460*/         OPC_RecordChild0, // #0 = $src1
/*10461*/         OPC_MoveParent,
/*10462*/         OPC_MoveChild1,
/*10463*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*10466*/         OPC_RecordChild0, // #1 = $src2
/*10467*/         OPC_RecordChild1, // #2 = $sh
/*10468*/         OPC_MoveChild1,
/*10469*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10472*/         OPC_CheckPredicate, 18, // Predicate_imm16_31
/*10474*/         OPC_CheckType, MVT::i32,
/*10476*/         OPC_MoveParent,
/*10477*/         OPC_MoveParent,
/*10478*/         OPC_CheckType, MVT::i32,
/*10480*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10482*/         OPC_EmitConvertToTarget, 2,
/*10484*/         OPC_EmitInteger, MVT::i32, 14, 
/*10487*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10490*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHBT), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 rGPR:i32:$src1, 65535:i32), (shl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                  // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*10501*/       /*Scope*/ 87, /*->10589*/
/*10502*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10508*/         OPC_RecordChild0, // #0 = $src1
/*10509*/         OPC_MoveParent,
/*10510*/         OPC_MoveChild1,
/*10511*/         OPC_SwitchOpcode /*2 cases */, 35, TARGET_VAL(ISD::SRL),// ->10550
/*10515*/           OPC_RecordChild0, // #1 = $src2
/*10516*/           OPC_RecordChild1, // #2 = $sh
/*10517*/           OPC_MoveChild1,
/*10518*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10521*/           OPC_CheckPredicate, 19, // Predicate_imm16
/*10523*/           OPC_CheckType, MVT::i32,
/*10525*/           OPC_MoveParent,
/*10526*/           OPC_MoveParent,
/*10527*/           OPC_CheckType, MVT::i32,
/*10529*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10531*/           OPC_EmitConvertToTarget, 2,
/*10533*/           OPC_EmitInteger, MVT::i32, 14, 
/*10536*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10539*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHTB), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)) - Complexity = 18
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
/*10550*/         /*SwitchOpcode*/ 35, TARGET_VAL(ISD::SRA),// ->10588
/*10553*/           OPC_RecordChild0, // #1 = $src2
/*10554*/           OPC_RecordChild1, // #2 = $sh
/*10555*/           OPC_MoveChild1,
/*10556*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10559*/           OPC_CheckPredicate, 18, // Predicate_imm16_31
/*10561*/           OPC_CheckType, MVT::i32,
/*10563*/           OPC_MoveParent,
/*10564*/           OPC_MoveParent,
/*10565*/           OPC_CheckType, MVT::i32,
/*10567*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10569*/           OPC_EmitConvertToTarget, 2,
/*10571*/           OPC_EmitInteger, MVT::i32, 14, 
/*10574*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10577*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHTB), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (sra:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*10588*/         0, // EndSwitchOpcode
/*10589*/       /*Scope*/ 70, /*->10660*/
/*10590*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*10593*/         OPC_RecordChild0, // #0 = $Rm
/*10594*/         OPC_RecordChild1, // #1 = $sh
/*10595*/         OPC_MoveChild1,
/*10596*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10599*/         OPC_CheckPredicate, 18, // Predicate_imm16_31
/*10601*/         OPC_CheckType, MVT::i32,
/*10603*/         OPC_MoveParent,
/*10604*/         OPC_MoveParent,
/*10605*/         OPC_MoveChild1,
/*10606*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10610*/         OPC_RecordChild0, // #2 = $Rn
/*10611*/         OPC_MoveParent,
/*10612*/         OPC_CheckType, MVT::i32,
/*10614*/         OPC_Scope, 21, /*->10637*/ // 2 children in Scope
/*10616*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*10618*/           OPC_EmitConvertToTarget, 1,
/*10620*/           OPC_EmitInteger, MVT::i32, 14, 
/*10623*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10626*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHBT), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 GPRnopc:i32:$Rn, 65535:i32)) - Complexity = 18
                    // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*10637*/         /*Scope*/ 21, /*->10659*/
/*10638*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10640*/           OPC_EmitConvertToTarget, 1,
/*10642*/           OPC_EmitInteger, MVT::i32, 14, 
/*10645*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10648*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHBT), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (shl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 rGPR:i32:$src1, 65535:i32)) - Complexity = 18
                    // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*10659*/         0, /*End of Scope*/
/*10660*/       /*Scope*/ 72, /*->10733*/
/*10661*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*10664*/         OPC_RecordChild0, // #0 = $src2
/*10665*/         OPC_RecordChild1, // #1 = $sh
/*10666*/         OPC_MoveChild1,
/*10667*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10670*/         OPC_CheckPredicate, 19, // Predicate_imm16
/*10672*/         OPC_CheckType, MVT::i32,
/*10674*/         OPC_MoveParent,
/*10675*/         OPC_MoveParent,
/*10676*/         OPC_MoveChild1,
/*10677*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10683*/         OPC_RecordChild0, // #2 = $src1
/*10684*/         OPC_MoveParent,
/*10685*/         OPC_CheckType, MVT::i32,
/*10687*/         OPC_Scope, 21, /*->10710*/ // 2 children in Scope
/*10689*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*10691*/           OPC_EmitConvertToTarget, 1,
/*10693*/           OPC_EmitInteger, MVT::i32, 14, 
/*10696*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10699*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHTB), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh), (and:i32 GPRnopc:i32:$src1, 4294901760:i32)) - Complexity = 18
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
/*10710*/         /*Scope*/ 21, /*->10732*/
/*10711*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10713*/           OPC_EmitConvertToTarget, 1,
/*10715*/           OPC_EmitInteger, MVT::i32, 14, 
/*10718*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10721*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHTB), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 18
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
/*10732*/         0, /*End of Scope*/
/*10733*/       /*Scope*/ 72, /*->10806*/
/*10734*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*10737*/         OPC_RecordChild0, // #0 = $src2
/*10738*/         OPC_RecordChild1, // #1 = $sh
/*10739*/         OPC_MoveChild1,
/*10740*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10743*/         OPC_CheckPredicate, 18, // Predicate_imm16_31
/*10745*/         OPC_CheckType, MVT::i32,
/*10747*/         OPC_MoveParent,
/*10748*/         OPC_MoveParent,
/*10749*/         OPC_MoveChild1,
/*10750*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10756*/         OPC_RecordChild0, // #2 = $src1
/*10757*/         OPC_MoveParent,
/*10758*/         OPC_CheckType, MVT::i32,
/*10760*/         OPC_Scope, 21, /*->10783*/ // 2 children in Scope
/*10762*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*10764*/           OPC_EmitConvertToTarget, 1,
/*10766*/           OPC_EmitInteger, MVT::i32, 14, 
/*10769*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10772*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHTB), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (sra:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 GPRnopc:i32:$src1, 4294901760:i32)) - Complexity = 18
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*10783*/         /*Scope*/ 21, /*->10805*/
/*10784*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10786*/           OPC_EmitConvertToTarget, 1,
/*10788*/           OPC_EmitInteger, MVT::i32, 14, 
/*10791*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10794*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHTB), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (sra:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 18
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*10805*/         0, /*End of Scope*/
/*10806*/       /*Scope*/ 39, /*->10846*/
/*10807*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10811*/         OPC_RecordChild0, // #0 = $src
/*10812*/         OPC_MoveParent,
/*10813*/         OPC_RecordChild1, // #1 = $imm
/*10814*/         OPC_MoveChild1,
/*10815*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10818*/         OPC_CheckPredicate, 20, // Predicate_lo16AllZero
/*10820*/         OPC_MoveParent,
/*10821*/         OPC_CheckType, MVT::i32,
/*10823*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*10825*/         OPC_EmitConvertToTarget, 1,
/*10827*/         OPC_EmitNodeXForm, 7, 2, // hi16
/*10830*/         OPC_EmitInteger, MVT::i32, 14, 
/*10833*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10836*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVTi16), 0,
                      MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 GPR:i32:$src, 65535:i32), (imm:i32)<<P:Predicate_lo16AllZero>><<X:hi16>>:$imm) - Complexity = 15
                  // Dst: (MOVTi16:i32 GPR:i32:$src, (hi16:i32 (imm:i32):$imm))
/*10846*/       0, /*End of Scope*/
/*10847*/     /*Scope*/ 31, /*->10879*/
/*10848*/       OPC_RecordChild0, // #0 = $Rn
/*10849*/       OPC_RecordChild1, // #1 = $shift
/*10850*/       OPC_CheckType, MVT::i32,
/*10852*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*10854*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*10857*/       OPC_EmitInteger, MVT::i32, 14, 
/*10860*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10863*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10866*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::ORRrsr), 0,
                    MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                // Src: (or:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                // Dst: (ORRrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*10879*/     /*Scope*/ 40, /*->10920*/
/*10880*/       OPC_MoveChild0,
/*10881*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10885*/       OPC_RecordChild0, // #0 = $src
/*10886*/       OPC_MoveParent,
/*10887*/       OPC_RecordChild1, // #1 = $imm
/*10888*/       OPC_MoveChild1,
/*10889*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10892*/       OPC_CheckPredicate, 20, // Predicate_lo16AllZero
/*10894*/       OPC_MoveParent,
/*10895*/       OPC_CheckType, MVT::i32,
/*10897*/       OPC_CheckPatternPredicate, 12, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*10899*/       OPC_EmitConvertToTarget, 1,
/*10901*/       OPC_EmitNodeXForm, 7, 2, // hi16
/*10904*/       OPC_EmitInteger, MVT::i32, 14, 
/*10907*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10910*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVTi16), 0,
                    MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (or:i32 (and:i32 rGPR:i32:$src, 65535:i32), (imm:i32)<<P:Predicate_lo16AllZero>><<X:hi16>>:$imm) - Complexity = 15
                // Dst: (t2MOVTi16:i32 rGPR:i32:$src, (hi16:i32 (imm:i32):$imm))
/*10920*/     /*Scope*/ 8|128,1/*136*/, /*->11058*/
/*10922*/       OPC_RecordChild0, // #0 = $Rn
/*10923*/       OPC_Scope, 50, /*->10975*/ // 3 children in Scope
/*10925*/         OPC_MoveChild1,
/*10926*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10929*/         OPC_RecordChild0, // #1 = $imm
/*10930*/         OPC_MoveChild0,
/*10931*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10934*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*10936*/         OPC_MoveParent,
/*10937*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10948*/         OPC_MoveParent,
/*10949*/         OPC_CheckType, MVT::i32,
/*10951*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*10953*/         OPC_EmitConvertToTarget, 1,
/*10955*/         OPC_EmitInteger, MVT::i32, 14, 
/*10958*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10961*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10964*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORNri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32)) - Complexity = 15
                  // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*10975*/       /*Scope*/ 30, /*->11006*/
/*10976*/         OPC_RecordChild1, // #1 = $Rn
/*10977*/         OPC_CheckType, MVT::i32,
/*10979*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*10981*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*10984*/         OPC_EmitInteger, MVT::i32, 14, 
/*10987*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10990*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10993*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::ORRrsr), 0,
                      MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (or:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (ORRrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*11006*/       /*Scope*/ 50, /*->11057*/
/*11007*/         OPC_MoveChild1,
/*11008*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11011*/         OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11022*/         OPC_RecordChild1, // #1 = $imm
/*11023*/         OPC_MoveChild1,
/*11024*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11027*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*11029*/         OPC_MoveParent,
/*11030*/         OPC_MoveParent,
/*11031*/         OPC_CheckType, MVT::i32,
/*11033*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11035*/         OPC_EmitConvertToTarget, 1,
/*11037*/         OPC_EmitInteger, MVT::i32, 14, 
/*11040*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11043*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11046*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORNri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
                  // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*11057*/       0, /*End of Scope*/
/*11058*/     /*Scope*/ 102, /*->11161*/
/*11059*/       OPC_MoveChild0,
/*11060*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11063*/       OPC_Scope, 47, /*->11112*/ // 2 children in Scope
/*11065*/         OPC_RecordChild0, // #0 = $imm
/*11066*/         OPC_MoveChild0,
/*11067*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11070*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*11072*/         OPC_MoveParent,
/*11073*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11084*/         OPC_MoveParent,
/*11085*/         OPC_RecordChild1, // #1 = $Rn
/*11086*/         OPC_CheckType, MVT::i32,
/*11088*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11090*/         OPC_EmitConvertToTarget, 0,
/*11092*/         OPC_EmitInteger, MVT::i32, 14, 
/*11095*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11098*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11101*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORNri), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (or:i32 (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32), rGPR:i32:$Rn) - Complexity = 15
                  // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*11112*/       /*Scope*/ 47, /*->11160*/
/*11113*/         OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11124*/         OPC_RecordChild1, // #0 = $imm
/*11125*/         OPC_MoveChild1,
/*11126*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11129*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*11131*/         OPC_MoveParent,
/*11132*/         OPC_MoveParent,
/*11133*/         OPC_RecordChild1, // #1 = $Rn
/*11134*/         OPC_CheckType, MVT::i32,
/*11136*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11138*/         OPC_EmitConvertToTarget, 0,
/*11140*/         OPC_EmitInteger, MVT::i32, 14, 
/*11143*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11146*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11149*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORNri), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (or:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm), rGPR:i32:$Rn) - Complexity = 15
                  // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*11160*/       0, /*End of Scope*/
/*11161*/     /*Scope*/ 31|128,1/*159*/, /*->11322*/
/*11163*/       OPC_RecordChild0, // #0 = $Rn
/*11164*/       OPC_Scope, 113, /*->11279*/ // 2 children in Scope
/*11166*/         OPC_RecordChild1, // #1 = $shift
/*11167*/         OPC_CheckType, MVT::i32,
/*11169*/         OPC_Scope, 26, /*->11197*/ // 4 children in Scope
/*11171*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*11173*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*11176*/           OPC_EmitInteger, MVT::i32, 14, 
/*11179*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11182*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11185*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::ORRrsi), 0,
                        MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (or:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (ORRrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*11197*/         /*Scope*/ 26, /*->11224*/
/*11198*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11200*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*11203*/           OPC_EmitInteger, MVT::i32, 14, 
/*11206*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11209*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11212*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORRrs), 0,
                        MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (or:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2ORRrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*11224*/         /*Scope*/ 26, /*->11251*/
/*11225*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*11227*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*11230*/           OPC_EmitInteger, MVT::i32, 14, 
/*11233*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11236*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11239*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::ORRrsi), 0,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (or:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                    // Dst: (ORRrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*11251*/         /*Scope*/ 26, /*->11278*/
/*11252*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11254*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*11257*/           OPC_EmitInteger, MVT::i32, 14, 
/*11260*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11263*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11266*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORRrs), 0,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (or:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                    // Dst: (t2ORRrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*11278*/         0, /*End of Scope*/
/*11279*/       /*Scope*/ 41, /*->11321*/
/*11280*/         OPC_MoveChild1,
/*11281*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11284*/         OPC_RecordChild0, // #1 = $Rm
/*11285*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11296*/         OPC_MoveParent,
/*11297*/         OPC_CheckType, MVT::i32,
/*11299*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11301*/         OPC_EmitInteger, MVT::i32, 14, 
/*11304*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11307*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11310*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORNrr), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 rGPR:i32:$Rm, -1:i32)) - Complexity = 11
                  // Dst: (t2ORNrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*11321*/       0, /*End of Scope*/
/*11322*/     /*Scope*/ 42, /*->11365*/
/*11323*/       OPC_MoveChild0,
/*11324*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11327*/       OPC_RecordChild0, // #0 = $Rm
/*11328*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11339*/       OPC_MoveParent,
/*11340*/       OPC_RecordChild1, // #1 = $Rn
/*11341*/       OPC_CheckType, MVT::i32,
/*11343*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11345*/       OPC_EmitInteger, MVT::i32, 14, 
/*11348*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11351*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11354*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORNrr), 0,
                    MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (or:i32 (xor:i32 rGPR:i32:$Rm, -1:i32), rGPR:i32:$Rn) - Complexity = 11
                // Dst: (t2ORNrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*11365*/     /*Scope*/ 59, /*->11425*/
/*11366*/       OPC_CheckOrImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11372*/       OPC_RecordChild0, // #0 = $src
/*11373*/       OPC_CheckType, MVT::i32,
/*11375*/       OPC_Scope, 23, /*->11400*/ // 2 children in Scope
/*11377*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*11379*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*11384*/         OPC_EmitInteger, MVT::i32, 14, 
/*11387*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11390*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVTi16), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:i32 GPR:i32:$src, 4294901760:i32) - Complexity = 8
                  // Dst: (MOVTi16:i32 GPR:i32:$src, 65535:i32)
/*11400*/       /*Scope*/ 23, /*->11424*/
/*11401*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11403*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*11408*/         OPC_EmitInteger, MVT::i32, 14, 
/*11411*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11414*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVTi16), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:i32 rGPR:i32:$src, 4294901760:i32) - Complexity = 8
                  // Dst: (t2MOVTi16:i32 rGPR:i32:$src, 65535:i32)
/*11424*/       0, /*End of Scope*/
/*11425*/     /*Scope*/ 50|128,1/*178*/, /*->11605*/
/*11427*/       OPC_RecordChild0, // #0 = $Rn
/*11428*/       OPC_RecordChild1, // #1 = $imm
/*11429*/       OPC_Scope, 99, /*->11530*/ // 2 children in Scope
/*11431*/         OPC_MoveChild1,
/*11432*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11435*/         OPC_Scope, 29, /*->11466*/ // 3 children in Scope
/*11437*/           OPC_CheckPredicate, 4, // Predicate_mod_imm
/*11439*/           OPC_MoveParent,
/*11440*/           OPC_CheckType, MVT::i32,
/*11442*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*11444*/           OPC_EmitConvertToTarget, 1,
/*11446*/           OPC_EmitInteger, MVT::i32, 14, 
/*11449*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11452*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11455*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::ORRri), 0,
                        MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (or:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                    // Dst: (ORRri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*11466*/         /*Scope*/ 29, /*->11496*/
/*11467*/           OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*11469*/           OPC_MoveParent,
/*11470*/           OPC_CheckType, MVT::i32,
/*11472*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11474*/           OPC_EmitConvertToTarget, 1,
/*11476*/           OPC_EmitInteger, MVT::i32, 14, 
/*11479*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11482*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11485*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORRri), 0,
                        MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (or:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                    // Dst: (t2ORRri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*11496*/         /*Scope*/ 32, /*->11529*/
/*11497*/           OPC_CheckPredicate, 21, // Predicate_t2_so_imm_not
/*11499*/           OPC_MoveParent,
/*11500*/           OPC_CheckType, MVT::i32,
/*11502*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11504*/           OPC_EmitConvertToTarget, 1,
/*11506*/           OPC_EmitNodeXForm, 8, 2, // t2_so_imm_not_XFORM
/*11509*/           OPC_EmitInteger, MVT::i32, 14, 
/*11512*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11515*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11518*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORNri), 0,
                        MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                    // Src: (or:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm) - Complexity = 7
                    // Dst: (t2ORNri:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*11529*/         0, /*End of Scope*/
/*11530*/       /*Scope*/ 73, /*->11604*/
/*11531*/         OPC_CheckType, MVT::i32,
/*11533*/         OPC_Scope, 22, /*->11557*/ // 3 children in Scope
/*11535*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*11537*/           OPC_EmitInteger, MVT::i32, 14, 
/*11540*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11543*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11546*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::ORRrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                    // Dst: (ORRrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*11557*/         /*Scope*/ 22, /*->11580*/
/*11558*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*11560*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*11563*/           OPC_EmitInteger, MVT::i32, 14, 
/*11566*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11569*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tORR), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (or:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tORR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*11580*/         /*Scope*/ 22, /*->11603*/
/*11581*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11583*/           OPC_EmitInteger, MVT::i32, 14, 
/*11586*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11589*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11592*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORRrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2ORRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*11603*/         0, /*End of Scope*/
/*11604*/       0, /*End of Scope*/
/*11605*/     /*Scope*/ 126|128,22/*2942*/, /*->14549*/
/*11607*/       OPC_MoveChild0,
/*11608*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*11611*/       OPC_Scope, 13|128,5/*653*/, /*->12267*/ // 8 children in Scope
/*11614*/         OPC_RecordChild0, // #0 = $Vn
/*11615*/         OPC_Scope, 94|128,3/*478*/, /*->12096*/ // 2 children in Scope
/*11618*/           OPC_RecordChild1, // #1 = $Vd
/*11619*/           OPC_MoveParent,
/*11620*/           OPC_MoveChild1,
/*11621*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*11624*/           OPC_Scope, 44|128,1/*172*/, /*->11799*/ // 4 children in Scope
/*11627*/             OPC_RecordChild0, // #2 = $Vm
/*11628*/             OPC_MoveChild1,
/*11629*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11632*/             OPC_Scope, 119, /*->11753*/ // 2 children in Scope
/*11634*/               OPC_CheckChild0Same, 1,
/*11636*/               OPC_MoveChild1,
/*11637*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*11640*/               OPC_MoveChild0,
/*11641*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*11644*/               OPC_MoveChild0,
/*11645*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*11648*/               OPC_MoveParent,
/*11649*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*11651*/               OPC_SwitchType /*2 cases */, 48, MVT::v8i8,// ->11702
/*11654*/                 OPC_MoveParent,
/*11655*/                 OPC_MoveParent,
/*11656*/                 OPC_MoveParent,
/*11657*/                 OPC_MoveParent,
/*11658*/                 OPC_SwitchType /*2 cases */, 19, MVT::v2i32,// ->11680
/*11661*/                   OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*11663*/                   OPC_EmitInteger, MVT::i32, 14, 
/*11666*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11669*/                   OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                                MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                            // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                            // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*11680*/                 /*SwitchType*/ 19, MVT::v1i64,// ->11701
/*11682*/                   OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*11684*/                   OPC_EmitInteger, MVT::i32, 14, 
/*11687*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11690*/                   OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                                MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                            // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                            // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*11701*/                 0, // EndSwitchType
/*11702*/               /*SwitchType*/ 48, MVT::v16i8,// ->11752
/*11704*/                 OPC_MoveParent,
/*11705*/                 OPC_MoveParent,
/*11706*/                 OPC_MoveParent,
/*11707*/                 OPC_MoveParent,
/*11708*/                 OPC_SwitchType /*2 cases */, 19, MVT::v4i32,// ->11730
/*11711*/                   OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*11713*/                   OPC_EmitInteger, MVT::i32, 14, 
/*11716*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11719*/                   OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                                MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                            // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                            // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*11730*/                 /*SwitchType*/ 19, MVT::v2i64,// ->11751
/*11732*/                   OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*11734*/                   OPC_EmitInteger, MVT::i32, 14, 
/*11737*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11740*/                   OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                                MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                            // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                            // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*11751*/                 0, // EndSwitchType
/*11752*/               0, // EndSwitchType
/*11753*/             /*Scope*/ 44, /*->11798*/
/*11754*/               OPC_MoveChild0,
/*11755*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*11758*/               OPC_MoveChild0,
/*11759*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*11762*/               OPC_MoveChild0,
/*11763*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*11766*/               OPC_MoveParent,
/*11767*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*11769*/               OPC_CheckType, MVT::v8i8,
/*11771*/               OPC_MoveParent,
/*11772*/               OPC_MoveParent,
/*11773*/               OPC_CheckChild1Same, 1,
/*11775*/               OPC_MoveParent,
/*11776*/               OPC_MoveParent,
/*11777*/               OPC_CheckType, MVT::v2i32,
/*11779*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*11781*/               OPC_EmitInteger, MVT::i32, 14, 
/*11784*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11787*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd))) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*11798*/             0, /*End of Scope*/
/*11799*/           /*Scope*/ 98, /*->11898*/
/*11800*/             OPC_MoveChild0,
/*11801*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11804*/             OPC_Scope, 45, /*->11851*/ // 2 children in Scope
/*11806*/               OPC_CheckChild0Same, 1,
/*11808*/               OPC_MoveChild1,
/*11809*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*11812*/               OPC_MoveChild0,
/*11813*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*11816*/               OPC_MoveChild0,
/*11817*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*11820*/               OPC_MoveParent,
/*11821*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*11823*/               OPC_CheckType, MVT::v8i8,
/*11825*/               OPC_MoveParent,
/*11826*/               OPC_MoveParent,
/*11827*/               OPC_MoveParent,
/*11828*/               OPC_RecordChild1, // #2 = $Vm
/*11829*/               OPC_MoveParent,
/*11830*/               OPC_CheckType, MVT::v2i32,
/*11832*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*11834*/               OPC_EmitInteger, MVT::i32, 14, 
/*11837*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11840*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*11851*/             /*Scope*/ 45, /*->11897*/
/*11852*/               OPC_MoveChild0,
/*11853*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*11856*/               OPC_MoveChild0,
/*11857*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*11860*/               OPC_MoveChild0,
/*11861*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*11864*/               OPC_MoveParent,
/*11865*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*11867*/               OPC_CheckType, MVT::v8i8,
/*11869*/               OPC_MoveParent,
/*11870*/               OPC_MoveParent,
/*11871*/               OPC_CheckChild1Same, 1,
/*11873*/               OPC_MoveParent,
/*11874*/               OPC_RecordChild1, // #2 = $Vm
/*11875*/               OPC_MoveParent,
/*11876*/               OPC_CheckType, MVT::v2i32,
/*11878*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*11880*/               OPC_EmitInteger, MVT::i32, 14, 
/*11883*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11886*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*11897*/             0, /*End of Scope*/
/*11898*/           /*Scope*/ 97, /*->11996*/
/*11899*/             OPC_RecordChild0, // #2 = $Vm
/*11900*/             OPC_MoveChild1,
/*11901*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11904*/             OPC_Scope, 44, /*->11950*/ // 2 children in Scope
/*11906*/               OPC_CheckChild0Same, 0,
/*11908*/               OPC_MoveChild1,
/*11909*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*11912*/               OPC_MoveChild0,
/*11913*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*11916*/               OPC_MoveChild0,
/*11917*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*11920*/               OPC_MoveParent,
/*11921*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*11923*/               OPC_CheckType, MVT::v8i8,
/*11925*/               OPC_MoveParent,
/*11926*/               OPC_MoveParent,
/*11927*/               OPC_MoveParent,
/*11928*/               OPC_MoveParent,
/*11929*/               OPC_CheckType, MVT::v2i32,
/*11931*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*11933*/               OPC_EmitInteger, MVT::i32, 14, 
/*11936*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11939*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*11950*/             /*Scope*/ 44, /*->11995*/
/*11951*/               OPC_MoveChild0,
/*11952*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*11955*/               OPC_MoveChild0,
/*11956*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*11959*/               OPC_MoveChild0,
/*11960*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*11963*/               OPC_MoveParent,
/*11964*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*11966*/               OPC_CheckType, MVT::v8i8,
/*11968*/               OPC_MoveParent,
/*11969*/               OPC_MoveParent,
/*11970*/               OPC_CheckChild1Same, 0,
/*11972*/               OPC_MoveParent,
/*11973*/               OPC_MoveParent,
/*11974*/               OPC_CheckType, MVT::v2i32,
/*11976*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*11978*/               OPC_EmitInteger, MVT::i32, 14, 
/*11981*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11984*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd))) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*11995*/             0, /*End of Scope*/
/*11996*/           /*Scope*/ 98, /*->12095*/
/*11997*/             OPC_MoveChild0,
/*11998*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12001*/             OPC_Scope, 45, /*->12048*/ // 2 children in Scope
/*12003*/               OPC_CheckChild0Same, 0,
/*12005*/               OPC_MoveChild1,
/*12006*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12009*/               OPC_MoveChild0,
/*12010*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12013*/               OPC_MoveChild0,
/*12014*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12017*/               OPC_MoveParent,
/*12018*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12020*/               OPC_CheckType, MVT::v8i8,
/*12022*/               OPC_MoveParent,
/*12023*/               OPC_MoveParent,
/*12024*/               OPC_MoveParent,
/*12025*/               OPC_RecordChild1, // #2 = $Vm
/*12026*/               OPC_MoveParent,
/*12027*/               OPC_CheckType, MVT::v2i32,
/*12029*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12031*/               OPC_EmitInteger, MVT::i32, 14, 
/*12034*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12037*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12048*/             /*Scope*/ 45, /*->12094*/
/*12049*/               OPC_MoveChild0,
/*12050*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12053*/               OPC_MoveChild0,
/*12054*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12057*/               OPC_MoveChild0,
/*12058*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12061*/               OPC_MoveParent,
/*12062*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12064*/               OPC_CheckType, MVT::v8i8,
/*12066*/               OPC_MoveParent,
/*12067*/               OPC_MoveParent,
/*12068*/               OPC_CheckChild1Same, 0,
/*12070*/               OPC_MoveParent,
/*12071*/               OPC_RecordChild1, // #2 = $Vm
/*12072*/               OPC_MoveParent,
/*12073*/               OPC_CheckType, MVT::v2i32,
/*12075*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12077*/               OPC_EmitInteger, MVT::i32, 14, 
/*12080*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12083*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12094*/             0, /*End of Scope*/
/*12095*/           0, /*End of Scope*/
/*12096*/         /*Scope*/ 40|128,1/*168*/, /*->12266*/
/*12098*/           OPC_MoveChild1,
/*12099*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12102*/           OPC_Scope, 80, /*->12184*/ // 2 children in Scope
/*12104*/             OPC_RecordChild0, // #1 = $Vd
/*12105*/             OPC_MoveChild1,
/*12106*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12109*/             OPC_MoveChild0,
/*12110*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12113*/             OPC_MoveChild0,
/*12114*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12117*/             OPC_MoveParent,
/*12118*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12120*/             OPC_CheckType, MVT::v8i8,
/*12122*/             OPC_MoveParent,
/*12123*/             OPC_MoveParent,
/*12124*/             OPC_MoveParent,
/*12125*/             OPC_MoveParent,
/*12126*/             OPC_MoveChild1,
/*12127*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*12130*/             OPC_Scope, 25, /*->12157*/ // 2 children in Scope
/*12132*/               OPC_RecordChild0, // #2 = $Vn
/*12133*/               OPC_CheckChild1Same, 1,
/*12135*/               OPC_MoveParent,
/*12136*/               OPC_CheckType, MVT::v2i32,
/*12138*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12140*/               OPC_EmitInteger, MVT::i32, 14, 
/*12143*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12146*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12157*/             /*Scope*/ 25, /*->12183*/
/*12158*/               OPC_CheckChild0Same, 1,
/*12160*/               OPC_RecordChild1, // #2 = $Vn
/*12161*/               OPC_MoveParent,
/*12162*/               OPC_CheckType, MVT::v2i32,
/*12164*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12166*/               OPC_EmitInteger, MVT::i32, 14, 
/*12169*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12172*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12183*/             0, /*End of Scope*/
/*12184*/           /*Scope*/ 80, /*->12265*/
/*12185*/             OPC_MoveChild0,
/*12186*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12189*/             OPC_MoveChild0,
/*12190*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12193*/             OPC_MoveChild0,
/*12194*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12197*/             OPC_MoveParent,
/*12198*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12200*/             OPC_CheckType, MVT::v8i8,
/*12202*/             OPC_MoveParent,
/*12203*/             OPC_MoveParent,
/*12204*/             OPC_RecordChild1, // #1 = $Vd
/*12205*/             OPC_MoveParent,
/*12206*/             OPC_MoveParent,
/*12207*/             OPC_MoveChild1,
/*12208*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*12211*/             OPC_Scope, 25, /*->12238*/ // 2 children in Scope
/*12213*/               OPC_RecordChild0, // #2 = $Vn
/*12214*/               OPC_CheckChild1Same, 1,
/*12216*/               OPC_MoveParent,
/*12217*/               OPC_CheckType, MVT::v2i32,
/*12219*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12221*/               OPC_EmitInteger, MVT::i32, 14, 
/*12224*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12227*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd)), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12238*/             /*Scope*/ 25, /*->12264*/
/*12239*/               OPC_CheckChild0Same, 1,
/*12241*/               OPC_RecordChild1, // #2 = $Vn
/*12242*/               OPC_MoveParent,
/*12243*/               OPC_CheckType, MVT::v2i32,
/*12245*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12247*/               OPC_EmitInteger, MVT::i32, 14, 
/*12250*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12253*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd)), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12264*/             0, /*End of Scope*/
/*12265*/           0, /*End of Scope*/
/*12266*/         0, /*End of Scope*/
/*12267*/       /*Scope*/ 42|128,1/*170*/, /*->12439*/
/*12269*/         OPC_MoveChild0,
/*12270*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12273*/         OPC_Scope, 81, /*->12356*/ // 2 children in Scope
/*12275*/           OPC_RecordChild0, // #0 = $Vd
/*12276*/           OPC_MoveChild1,
/*12277*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12280*/           OPC_MoveChild0,
/*12281*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12284*/           OPC_MoveChild0,
/*12285*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12288*/           OPC_MoveParent,
/*12289*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12291*/           OPC_CheckType, MVT::v8i8,
/*12293*/           OPC_MoveParent,
/*12294*/           OPC_MoveParent,
/*12295*/           OPC_MoveParent,
/*12296*/           OPC_RecordChild1, // #1 = $Vm
/*12297*/           OPC_MoveParent,
/*12298*/           OPC_MoveChild1,
/*12299*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*12302*/           OPC_Scope, 25, /*->12329*/ // 2 children in Scope
/*12304*/             OPC_RecordChild0, // #2 = $Vn
/*12305*/             OPC_CheckChild1Same, 0,
/*12307*/             OPC_MoveParent,
/*12308*/             OPC_CheckType, MVT::v2i32,
/*12310*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12312*/             OPC_EmitInteger, MVT::i32, 14, 
/*12315*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12318*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                          MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12329*/           /*Scope*/ 25, /*->12355*/
/*12330*/             OPC_CheckChild0Same, 0,
/*12332*/             OPC_RecordChild1, // #2 = $Vn
/*12333*/             OPC_MoveParent,
/*12334*/             OPC_CheckType, MVT::v2i32,
/*12336*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12338*/             OPC_EmitInteger, MVT::i32, 14, 
/*12341*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12344*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                          MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12355*/           0, /*End of Scope*/
/*12356*/         /*Scope*/ 81, /*->12438*/
/*12357*/           OPC_MoveChild0,
/*12358*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12361*/           OPC_MoveChild0,
/*12362*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12365*/           OPC_MoveChild0,
/*12366*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12369*/           OPC_MoveParent,
/*12370*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12372*/           OPC_CheckType, MVT::v8i8,
/*12374*/           OPC_MoveParent,
/*12375*/           OPC_MoveParent,
/*12376*/           OPC_RecordChild1, // #0 = $Vd
/*12377*/           OPC_MoveParent,
/*12378*/           OPC_RecordChild1, // #1 = $Vm
/*12379*/           OPC_MoveParent,
/*12380*/           OPC_MoveChild1,
/*12381*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*12384*/           OPC_Scope, 25, /*->12411*/ // 2 children in Scope
/*12386*/             OPC_RecordChild0, // #2 = $Vn
/*12387*/             OPC_CheckChild1Same, 0,
/*12389*/             OPC_MoveParent,
/*12390*/             OPC_CheckType, MVT::v2i32,
/*12392*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12394*/             OPC_EmitInteger, MVT::i32, 14, 
/*12397*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12400*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                          MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12411*/           /*Scope*/ 25, /*->12437*/
/*12412*/             OPC_CheckChild0Same, 0,
/*12414*/             OPC_RecordChild1, // #2 = $Vn
/*12415*/             OPC_MoveParent,
/*12416*/             OPC_CheckType, MVT::v2i32,
/*12418*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12420*/             OPC_EmitInteger, MVT::i32, 14, 
/*12423*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12426*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                          MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12437*/           0, /*End of Scope*/
/*12438*/         0, /*End of Scope*/
/*12439*/       /*Scope*/ 17|128,4/*529*/, /*->12970*/
/*12441*/         OPC_RecordChild0, // #0 = $Vn
/*12442*/         OPC_Scope, 98|128,2/*354*/, /*->12799*/ // 2 children in Scope
/*12445*/           OPC_RecordChild1, // #1 = $Vd
/*12446*/           OPC_MoveParent,
/*12447*/           OPC_MoveChild1,
/*12448*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*12451*/           OPC_Scope, 49, /*->12502*/ // 4 children in Scope
/*12453*/             OPC_RecordChild0, // #2 = $Vm
/*12454*/             OPC_MoveChild1,
/*12455*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12458*/             OPC_MoveChild0,
/*12459*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12462*/             OPC_MoveChild0,
/*12463*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12466*/             OPC_MoveChild0,
/*12467*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12470*/             OPC_MoveParent,
/*12471*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12473*/             OPC_CheckType, MVT::v8i8,
/*12475*/             OPC_MoveParent,
/*12476*/             OPC_MoveParent,
/*12477*/             OPC_CheckChild1Same, 1,
/*12479*/             OPC_MoveParent,
/*12480*/             OPC_MoveParent,
/*12481*/             OPC_CheckType, MVT::v1i64,
/*12483*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12485*/             OPC_EmitInteger, MVT::i32, 14, 
/*12488*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12491*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                          MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd))) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*12502*/           /*Scope*/ 98, /*->12601*/
/*12503*/             OPC_MoveChild0,
/*12504*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12507*/             OPC_Scope, 45, /*->12554*/ // 2 children in Scope
/*12509*/               OPC_CheckChild0Same, 1,
/*12511*/               OPC_MoveChild1,
/*12512*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12515*/               OPC_MoveChild0,
/*12516*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12519*/               OPC_MoveChild0,
/*12520*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12523*/               OPC_MoveParent,
/*12524*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12526*/               OPC_CheckType, MVT::v8i8,
/*12528*/               OPC_MoveParent,
/*12529*/               OPC_MoveParent,
/*12530*/               OPC_MoveParent,
/*12531*/               OPC_RecordChild1, // #2 = $Vm
/*12532*/               OPC_MoveParent,
/*12533*/               OPC_CheckType, MVT::v1i64,
/*12535*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12537*/               OPC_EmitInteger, MVT::i32, 14, 
/*12540*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12543*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*12554*/             /*Scope*/ 45, /*->12600*/
/*12555*/               OPC_MoveChild0,
/*12556*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12559*/               OPC_MoveChild0,
/*12560*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12563*/               OPC_MoveChild0,
/*12564*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12567*/               OPC_MoveParent,
/*12568*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12570*/               OPC_CheckType, MVT::v8i8,
/*12572*/               OPC_MoveParent,
/*12573*/               OPC_MoveParent,
/*12574*/               OPC_CheckChild1Same, 1,
/*12576*/               OPC_MoveParent,
/*12577*/               OPC_RecordChild1, // #2 = $Vm
/*12578*/               OPC_MoveParent,
/*12579*/               OPC_CheckType, MVT::v1i64,
/*12581*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12583*/               OPC_EmitInteger, MVT::i32, 14, 
/*12586*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12589*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*12600*/             0, /*End of Scope*/
/*12601*/           /*Scope*/ 97, /*->12699*/
/*12602*/             OPC_RecordChild0, // #2 = $Vm
/*12603*/             OPC_MoveChild1,
/*12604*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12607*/             OPC_Scope, 44, /*->12653*/ // 2 children in Scope
/*12609*/               OPC_CheckChild0Same, 0,
/*12611*/               OPC_MoveChild1,
/*12612*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12615*/               OPC_MoveChild0,
/*12616*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12619*/               OPC_MoveChild0,
/*12620*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12623*/               OPC_MoveParent,
/*12624*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12626*/               OPC_CheckType, MVT::v8i8,
/*12628*/               OPC_MoveParent,
/*12629*/               OPC_MoveParent,
/*12630*/               OPC_MoveParent,
/*12631*/               OPC_MoveParent,
/*12632*/               OPC_CheckType, MVT::v1i64,
/*12634*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12636*/               OPC_EmitInteger, MVT::i32, 14, 
/*12639*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12642*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*12653*/             /*Scope*/ 44, /*->12698*/
/*12654*/               OPC_MoveChild0,
/*12655*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12658*/               OPC_MoveChild0,
/*12659*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12662*/               OPC_MoveChild0,
/*12663*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12666*/               OPC_MoveParent,
/*12667*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12669*/               OPC_CheckType, MVT::v8i8,
/*12671*/               OPC_MoveParent,
/*12672*/               OPC_MoveParent,
/*12673*/               OPC_CheckChild1Same, 0,
/*12675*/               OPC_MoveParent,
/*12676*/               OPC_MoveParent,
/*12677*/               OPC_CheckType, MVT::v1i64,
/*12679*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12681*/               OPC_EmitInteger, MVT::i32, 14, 
/*12684*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12687*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd))) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*12698*/             0, /*End of Scope*/
/*12699*/           /*Scope*/ 98, /*->12798*/
/*12700*/             OPC_MoveChild0,
/*12701*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12704*/             OPC_Scope, 45, /*->12751*/ // 2 children in Scope
/*12706*/               OPC_CheckChild0Same, 0,
/*12708*/               OPC_MoveChild1,
/*12709*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12712*/               OPC_MoveChild0,
/*12713*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12716*/               OPC_MoveChild0,
/*12717*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12720*/               OPC_MoveParent,
/*12721*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12723*/               OPC_CheckType, MVT::v8i8,
/*12725*/               OPC_MoveParent,
/*12726*/               OPC_MoveParent,
/*12727*/               OPC_MoveParent,
/*12728*/               OPC_RecordChild1, // #2 = $Vm
/*12729*/               OPC_MoveParent,
/*12730*/               OPC_CheckType, MVT::v1i64,
/*12732*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12734*/               OPC_EmitInteger, MVT::i32, 14, 
/*12737*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12740*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*12751*/             /*Scope*/ 45, /*->12797*/
/*12752*/               OPC_MoveChild0,
/*12753*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12756*/               OPC_MoveChild0,
/*12757*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12760*/               OPC_MoveChild0,
/*12761*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12764*/               OPC_MoveParent,
/*12765*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12767*/               OPC_CheckType, MVT::v8i8,
/*12769*/               OPC_MoveParent,
/*12770*/               OPC_MoveParent,
/*12771*/               OPC_CheckChild1Same, 0,
/*12773*/               OPC_MoveParent,
/*12774*/               OPC_RecordChild1, // #2 = $Vm
/*12775*/               OPC_MoveParent,
/*12776*/               OPC_CheckType, MVT::v1i64,
/*12778*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12780*/               OPC_EmitInteger, MVT::i32, 14, 
/*12783*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12786*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*12797*/             0, /*End of Scope*/
/*12798*/           0, /*End of Scope*/
/*12799*/         /*Scope*/ 40|128,1/*168*/, /*->12969*/
/*12801*/           OPC_MoveChild1,
/*12802*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12805*/           OPC_Scope, 80, /*->12887*/ // 2 children in Scope
/*12807*/             OPC_RecordChild0, // #1 = $Vd
/*12808*/             OPC_MoveChild1,
/*12809*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12812*/             OPC_MoveChild0,
/*12813*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12816*/             OPC_MoveChild0,
/*12817*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12820*/             OPC_MoveParent,
/*12821*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12823*/             OPC_CheckType, MVT::v8i8,
/*12825*/             OPC_MoveParent,
/*12826*/             OPC_MoveParent,
/*12827*/             OPC_MoveParent,
/*12828*/             OPC_MoveParent,
/*12829*/             OPC_MoveChild1,
/*12830*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*12833*/             OPC_Scope, 25, /*->12860*/ // 2 children in Scope
/*12835*/               OPC_RecordChild0, // #2 = $Vn
/*12836*/               OPC_CheckChild1Same, 1,
/*12838*/               OPC_MoveParent,
/*12839*/               OPC_CheckType, MVT::v1i64,
/*12841*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12843*/               OPC_EmitInteger, MVT::i32, 14, 
/*12846*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12849*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*12860*/             /*Scope*/ 25, /*->12886*/
/*12861*/               OPC_CheckChild0Same, 1,
/*12863*/               OPC_RecordChild1, // #2 = $Vn
/*12864*/               OPC_MoveParent,
/*12865*/               OPC_CheckType, MVT::v1i64,
/*12867*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12869*/               OPC_EmitInteger, MVT::i32, 14, 
/*12872*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12875*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*12886*/             0, /*End of Scope*/
/*12887*/           /*Scope*/ 80, /*->12968*/
/*12888*/             OPC_MoveChild0,
/*12889*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12892*/             OPC_MoveChild0,
/*12893*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12896*/             OPC_MoveChild0,
/*12897*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12900*/             OPC_MoveParent,
/*12901*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12903*/             OPC_CheckType, MVT::v8i8,
/*12905*/             OPC_MoveParent,
/*12906*/             OPC_MoveParent,
/*12907*/             OPC_RecordChild1, // #1 = $Vd
/*12908*/             OPC_MoveParent,
/*12909*/             OPC_MoveParent,
/*12910*/             OPC_MoveChild1,
/*12911*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*12914*/             OPC_Scope, 25, /*->12941*/ // 2 children in Scope
/*12916*/               OPC_RecordChild0, // #2 = $Vn
/*12917*/               OPC_CheckChild1Same, 1,
/*12919*/               OPC_MoveParent,
/*12920*/               OPC_CheckType, MVT::v1i64,
/*12922*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12924*/               OPC_EmitInteger, MVT::i32, 14, 
/*12927*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12930*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd)), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*12941*/             /*Scope*/ 25, /*->12967*/
/*12942*/               OPC_CheckChild0Same, 1,
/*12944*/               OPC_RecordChild1, // #2 = $Vn
/*12945*/               OPC_MoveParent,
/*12946*/               OPC_CheckType, MVT::v1i64,
/*12948*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12950*/               OPC_EmitInteger, MVT::i32, 14, 
/*12953*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12956*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd)), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*12967*/             0, /*End of Scope*/
/*12968*/           0, /*End of Scope*/
/*12969*/         0, /*End of Scope*/
/*12970*/       /*Scope*/ 42|128,1/*170*/, /*->13142*/
/*12972*/         OPC_MoveChild0,
/*12973*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12976*/         OPC_Scope, 81, /*->13059*/ // 2 children in Scope
/*12978*/           OPC_RecordChild0, // #0 = $Vd
/*12979*/           OPC_MoveChild1,
/*12980*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12983*/           OPC_MoveChild0,
/*12984*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12987*/           OPC_MoveChild0,
/*12988*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12991*/           OPC_MoveParent,
/*12992*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12994*/           OPC_CheckType, MVT::v8i8,
/*12996*/           OPC_MoveParent,
/*12997*/           OPC_MoveParent,
/*12998*/           OPC_MoveParent,
/*12999*/           OPC_RecordChild1, // #1 = $Vm
/*13000*/           OPC_MoveParent,
/*13001*/           OPC_MoveChild1,
/*13002*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13005*/           OPC_Scope, 25, /*->13032*/ // 2 children in Scope
/*13007*/             OPC_RecordChild0, // #2 = $Vn
/*13008*/             OPC_CheckChild1Same, 0,
/*13010*/             OPC_MoveParent,
/*13011*/             OPC_CheckType, MVT::v1i64,
/*13013*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13015*/             OPC_EmitInteger, MVT::i32, 14, 
/*13018*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13021*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                          MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13032*/           /*Scope*/ 25, /*->13058*/
/*13033*/             OPC_CheckChild0Same, 0,
/*13035*/             OPC_RecordChild1, // #2 = $Vn
/*13036*/             OPC_MoveParent,
/*13037*/             OPC_CheckType, MVT::v1i64,
/*13039*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13041*/             OPC_EmitInteger, MVT::i32, 14, 
/*13044*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13047*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                          MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13058*/           0, /*End of Scope*/
/*13059*/         /*Scope*/ 81, /*->13141*/
/*13060*/           OPC_MoveChild0,
/*13061*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13064*/           OPC_MoveChild0,
/*13065*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13068*/           OPC_MoveChild0,
/*13069*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13072*/           OPC_MoveParent,
/*13073*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13075*/           OPC_CheckType, MVT::v8i8,
/*13077*/           OPC_MoveParent,
/*13078*/           OPC_MoveParent,
/*13079*/           OPC_RecordChild1, // #0 = $Vd
/*13080*/           OPC_MoveParent,
/*13081*/           OPC_RecordChild1, // #1 = $Vm
/*13082*/           OPC_MoveParent,
/*13083*/           OPC_MoveChild1,
/*13084*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13087*/           OPC_Scope, 25, /*->13114*/ // 2 children in Scope
/*13089*/             OPC_RecordChild0, // #2 = $Vn
/*13090*/             OPC_CheckChild1Same, 0,
/*13092*/             OPC_MoveParent,
/*13093*/             OPC_CheckType, MVT::v1i64,
/*13095*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13097*/             OPC_EmitInteger, MVT::i32, 14, 
/*13100*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13103*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                          MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13114*/           /*Scope*/ 25, /*->13140*/
/*13115*/             OPC_CheckChild0Same, 0,
/*13117*/             OPC_RecordChild1, // #2 = $Vn
/*13118*/             OPC_MoveParent,
/*13119*/             OPC_CheckType, MVT::v1i64,
/*13121*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13123*/             OPC_EmitInteger, MVT::i32, 14, 
/*13126*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13129*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                          MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13140*/           0, /*End of Scope*/
/*13141*/         0, /*End of Scope*/
/*13142*/       /*Scope*/ 17|128,4/*529*/, /*->13673*/
/*13144*/         OPC_RecordChild0, // #0 = $Vn
/*13145*/         OPC_Scope, 98|128,2/*354*/, /*->13502*/ // 2 children in Scope
/*13148*/           OPC_RecordChild1, // #1 = $Vd
/*13149*/           OPC_MoveParent,
/*13150*/           OPC_MoveChild1,
/*13151*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13154*/           OPC_Scope, 49, /*->13205*/ // 4 children in Scope
/*13156*/             OPC_RecordChild0, // #2 = $Vm
/*13157*/             OPC_MoveChild1,
/*13158*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13161*/             OPC_MoveChild0,
/*13162*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13165*/             OPC_MoveChild0,
/*13166*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13169*/             OPC_MoveChild0,
/*13170*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13173*/             OPC_MoveParent,
/*13174*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13176*/             OPC_CheckType, MVT::v16i8,
/*13178*/             OPC_MoveParent,
/*13179*/             OPC_MoveParent,
/*13180*/             OPC_CheckChild1Same, 1,
/*13182*/             OPC_MoveParent,
/*13183*/             OPC_MoveParent,
/*13184*/             OPC_CheckType, MVT::v4i32,
/*13186*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13188*/             OPC_EmitInteger, MVT::i32, 14, 
/*13191*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13194*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                          MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd))) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*13205*/           /*Scope*/ 98, /*->13304*/
/*13206*/             OPC_MoveChild0,
/*13207*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13210*/             OPC_Scope, 45, /*->13257*/ // 2 children in Scope
/*13212*/               OPC_CheckChild0Same, 1,
/*13214*/               OPC_MoveChild1,
/*13215*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13218*/               OPC_MoveChild0,
/*13219*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13222*/               OPC_MoveChild0,
/*13223*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13226*/               OPC_MoveParent,
/*13227*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13229*/               OPC_CheckType, MVT::v16i8,
/*13231*/               OPC_MoveParent,
/*13232*/               OPC_MoveParent,
/*13233*/               OPC_MoveParent,
/*13234*/               OPC_RecordChild1, // #2 = $Vm
/*13235*/               OPC_MoveParent,
/*13236*/               OPC_CheckType, MVT::v4i32,
/*13238*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13240*/               OPC_EmitInteger, MVT::i32, 14, 
/*13243*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13246*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*13257*/             /*Scope*/ 45, /*->13303*/
/*13258*/               OPC_MoveChild0,
/*13259*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13262*/               OPC_MoveChild0,
/*13263*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13266*/               OPC_MoveChild0,
/*13267*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13270*/               OPC_MoveParent,
/*13271*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13273*/               OPC_CheckType, MVT::v16i8,
/*13275*/               OPC_MoveParent,
/*13276*/               OPC_MoveParent,
/*13277*/               OPC_CheckChild1Same, 1,
/*13279*/               OPC_MoveParent,
/*13280*/               OPC_RecordChild1, // #2 = $Vm
/*13281*/               OPC_MoveParent,
/*13282*/               OPC_CheckType, MVT::v4i32,
/*13284*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13286*/               OPC_EmitInteger, MVT::i32, 14, 
/*13289*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13292*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*13303*/             0, /*End of Scope*/
/*13304*/           /*Scope*/ 97, /*->13402*/
/*13305*/             OPC_RecordChild0, // #2 = $Vm
/*13306*/             OPC_MoveChild1,
/*13307*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13310*/             OPC_Scope, 44, /*->13356*/ // 2 children in Scope
/*13312*/               OPC_CheckChild0Same, 0,
/*13314*/               OPC_MoveChild1,
/*13315*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13318*/               OPC_MoveChild0,
/*13319*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13322*/               OPC_MoveChild0,
/*13323*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13326*/               OPC_MoveParent,
/*13327*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13329*/               OPC_CheckType, MVT::v16i8,
/*13331*/               OPC_MoveParent,
/*13332*/               OPC_MoveParent,
/*13333*/               OPC_MoveParent,
/*13334*/               OPC_MoveParent,
/*13335*/               OPC_CheckType, MVT::v4i32,
/*13337*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13339*/               OPC_EmitInteger, MVT::i32, 14, 
/*13342*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13345*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*13356*/             /*Scope*/ 44, /*->13401*/
/*13357*/               OPC_MoveChild0,
/*13358*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13361*/               OPC_MoveChild0,
/*13362*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13365*/               OPC_MoveChild0,
/*13366*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13369*/               OPC_MoveParent,
/*13370*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13372*/               OPC_CheckType, MVT::v16i8,
/*13374*/               OPC_MoveParent,
/*13375*/               OPC_MoveParent,
/*13376*/               OPC_CheckChild1Same, 0,
/*13378*/               OPC_MoveParent,
/*13379*/               OPC_MoveParent,
/*13380*/               OPC_CheckType, MVT::v4i32,
/*13382*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13384*/               OPC_EmitInteger, MVT::i32, 14, 
/*13387*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13390*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd))) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*13401*/             0, /*End of Scope*/
/*13402*/           /*Scope*/ 98, /*->13501*/
/*13403*/             OPC_MoveChild0,
/*13404*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13407*/             OPC_Scope, 45, /*->13454*/ // 2 children in Scope
/*13409*/               OPC_CheckChild0Same, 0,
/*13411*/               OPC_MoveChild1,
/*13412*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13415*/               OPC_MoveChild0,
/*13416*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13419*/               OPC_MoveChild0,
/*13420*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13423*/               OPC_MoveParent,
/*13424*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13426*/               OPC_CheckType, MVT::v16i8,
/*13428*/               OPC_MoveParent,
/*13429*/               OPC_MoveParent,
/*13430*/               OPC_MoveParent,
/*13431*/               OPC_RecordChild1, // #2 = $Vm
/*13432*/               OPC_MoveParent,
/*13433*/               OPC_CheckType, MVT::v4i32,
/*13435*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13437*/               OPC_EmitInteger, MVT::i32, 14, 
/*13440*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13443*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*13454*/             /*Scope*/ 45, /*->13500*/
/*13455*/               OPC_MoveChild0,
/*13456*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13459*/               OPC_MoveChild0,
/*13460*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13463*/               OPC_MoveChild0,
/*13464*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13467*/               OPC_MoveParent,
/*13468*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13470*/               OPC_CheckType, MVT::v16i8,
/*13472*/               OPC_MoveParent,
/*13473*/               OPC_MoveParent,
/*13474*/               OPC_CheckChild1Same, 0,
/*13476*/               OPC_MoveParent,
/*13477*/               OPC_RecordChild1, // #2 = $Vm
/*13478*/               OPC_MoveParent,
/*13479*/               OPC_CheckType, MVT::v4i32,
/*13481*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13483*/               OPC_EmitInteger, MVT::i32, 14, 
/*13486*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13489*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*13500*/             0, /*End of Scope*/
/*13501*/           0, /*End of Scope*/
/*13502*/         /*Scope*/ 40|128,1/*168*/, /*->13672*/
/*13504*/           OPC_MoveChild1,
/*13505*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13508*/           OPC_Scope, 80, /*->13590*/ // 2 children in Scope
/*13510*/             OPC_RecordChild0, // #1 = $Vd
/*13511*/             OPC_MoveChild1,
/*13512*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13515*/             OPC_MoveChild0,
/*13516*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13519*/             OPC_MoveChild0,
/*13520*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13523*/             OPC_MoveParent,
/*13524*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13526*/             OPC_CheckType, MVT::v16i8,
/*13528*/             OPC_MoveParent,
/*13529*/             OPC_MoveParent,
/*13530*/             OPC_MoveParent,
/*13531*/             OPC_MoveParent,
/*13532*/             OPC_MoveChild1,
/*13533*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13536*/             OPC_Scope, 25, /*->13563*/ // 2 children in Scope
/*13538*/               OPC_RecordChild0, // #2 = $Vn
/*13539*/               OPC_CheckChild1Same, 1,
/*13541*/               OPC_MoveParent,
/*13542*/               OPC_CheckType, MVT::v4i32,
/*13544*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13546*/               OPC_EmitInteger, MVT::i32, 14, 
/*13549*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13552*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*13563*/             /*Scope*/ 25, /*->13589*/
/*13564*/               OPC_CheckChild0Same, 1,
/*13566*/               OPC_RecordChild1, // #2 = $Vn
/*13567*/               OPC_MoveParent,
/*13568*/               OPC_CheckType, MVT::v4i32,
/*13570*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13572*/               OPC_EmitInteger, MVT::i32, 14, 
/*13575*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13578*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*13589*/             0, /*End of Scope*/
/*13590*/           /*Scope*/ 80, /*->13671*/
/*13591*/             OPC_MoveChild0,
/*13592*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13595*/             OPC_MoveChild0,
/*13596*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13599*/             OPC_MoveChild0,
/*13600*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13603*/             OPC_MoveParent,
/*13604*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13606*/             OPC_CheckType, MVT::v16i8,
/*13608*/             OPC_MoveParent,
/*13609*/             OPC_MoveParent,
/*13610*/             OPC_RecordChild1, // #1 = $Vd
/*13611*/             OPC_MoveParent,
/*13612*/             OPC_MoveParent,
/*13613*/             OPC_MoveChild1,
/*13614*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13617*/             OPC_Scope, 25, /*->13644*/ // 2 children in Scope
/*13619*/               OPC_RecordChild0, // #2 = $Vn
/*13620*/               OPC_CheckChild1Same, 1,
/*13622*/               OPC_MoveParent,
/*13623*/               OPC_CheckType, MVT::v4i32,
/*13625*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13627*/               OPC_EmitInteger, MVT::i32, 14, 
/*13630*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13633*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd)), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*13644*/             /*Scope*/ 25, /*->13670*/
/*13645*/               OPC_CheckChild0Same, 1,
/*13647*/               OPC_RecordChild1, // #2 = $Vn
/*13648*/               OPC_MoveParent,
/*13649*/               OPC_CheckType, MVT::v4i32,
/*13651*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13653*/               OPC_EmitInteger, MVT::i32, 14, 
/*13656*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13659*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd)), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*13670*/             0, /*End of Scope*/
/*13671*/           0, /*End of Scope*/
/*13672*/         0, /*End of Scope*/
/*13673*/       /*Scope*/ 42|128,1/*170*/, /*->13845*/
/*13675*/         OPC_MoveChild0,
/*13676*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13679*/         OPC_Scope, 81, /*->13762*/ // 2 children in Scope
/*13681*/           OPC_RecordChild0, // #0 = $Vd
/*13682*/           OPC_MoveChild1,
/*13683*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13686*/           OPC_MoveChild0,
/*13687*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13690*/           OPC_MoveChild0,
/*13691*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13694*/           OPC_MoveParent,
/*13695*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13697*/           OPC_CheckType, MVT::v16i8,
/*13699*/           OPC_MoveParent,
/*13700*/           OPC_MoveParent,
/*13701*/           OPC_MoveParent,
/*13702*/           OPC_RecordChild1, // #1 = $Vm
/*13703*/           OPC_MoveParent,
/*13704*/           OPC_MoveChild1,
/*13705*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13708*/           OPC_Scope, 25, /*->13735*/ // 2 children in Scope
/*13710*/             OPC_RecordChild0, // #2 = $Vn
/*13711*/             OPC_CheckChild1Same, 0,
/*13713*/             OPC_MoveParent,
/*13714*/             OPC_CheckType, MVT::v4i32,
/*13716*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13718*/             OPC_EmitInteger, MVT::i32, 14, 
/*13721*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13724*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*13735*/           /*Scope*/ 25, /*->13761*/
/*13736*/             OPC_CheckChild0Same, 0,
/*13738*/             OPC_RecordChild1, // #2 = $Vn
/*13739*/             OPC_MoveParent,
/*13740*/             OPC_CheckType, MVT::v4i32,
/*13742*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13744*/             OPC_EmitInteger, MVT::i32, 14, 
/*13747*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13750*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*13761*/           0, /*End of Scope*/
/*13762*/         /*Scope*/ 81, /*->13844*/
/*13763*/           OPC_MoveChild0,
/*13764*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13767*/           OPC_MoveChild0,
/*13768*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13771*/           OPC_MoveChild0,
/*13772*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13775*/           OPC_MoveParent,
/*13776*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13778*/           OPC_CheckType, MVT::v16i8,
/*13780*/           OPC_MoveParent,
/*13781*/           OPC_MoveParent,
/*13782*/           OPC_RecordChild1, // #0 = $Vd
/*13783*/           OPC_MoveParent,
/*13784*/           OPC_RecordChild1, // #1 = $Vm
/*13785*/           OPC_MoveParent,
/*13786*/           OPC_MoveChild1,
/*13787*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13790*/           OPC_Scope, 25, /*->13817*/ // 2 children in Scope
/*13792*/             OPC_RecordChild0, // #2 = $Vn
/*13793*/             OPC_CheckChild1Same, 0,
/*13795*/             OPC_MoveParent,
/*13796*/             OPC_CheckType, MVT::v4i32,
/*13798*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13800*/             OPC_EmitInteger, MVT::i32, 14, 
/*13803*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13806*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*13817*/           /*Scope*/ 25, /*->13843*/
/*13818*/             OPC_CheckChild0Same, 0,
/*13820*/             OPC_RecordChild1, // #2 = $Vn
/*13821*/             OPC_MoveParent,
/*13822*/             OPC_CheckType, MVT::v4i32,
/*13824*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13826*/             OPC_EmitInteger, MVT::i32, 14, 
/*13829*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13832*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*13843*/           0, /*End of Scope*/
/*13844*/         0, /*End of Scope*/
/*13845*/       /*Scope*/ 17|128,4/*529*/, /*->14376*/
/*13847*/         OPC_RecordChild0, // #0 = $Vn
/*13848*/         OPC_Scope, 98|128,2/*354*/, /*->14205*/ // 2 children in Scope
/*13851*/           OPC_RecordChild1, // #1 = $Vd
/*13852*/           OPC_MoveParent,
/*13853*/           OPC_MoveChild1,
/*13854*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13857*/           OPC_Scope, 49, /*->13908*/ // 4 children in Scope
/*13859*/             OPC_RecordChild0, // #2 = $Vm
/*13860*/             OPC_MoveChild1,
/*13861*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13864*/             OPC_MoveChild0,
/*13865*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13868*/             OPC_MoveChild0,
/*13869*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13872*/             OPC_MoveChild0,
/*13873*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13876*/             OPC_MoveParent,
/*13877*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13879*/             OPC_CheckType, MVT::v16i8,
/*13881*/             OPC_MoveParent,
/*13882*/             OPC_MoveParent,
/*13883*/             OPC_CheckChild1Same, 1,
/*13885*/             OPC_MoveParent,
/*13886*/             OPC_MoveParent,
/*13887*/             OPC_CheckType, MVT::v2i64,
/*13889*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13891*/             OPC_EmitInteger, MVT::i32, 14, 
/*13894*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13897*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                          MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd))) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*13908*/           /*Scope*/ 98, /*->14007*/
/*13909*/             OPC_MoveChild0,
/*13910*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13913*/             OPC_Scope, 45, /*->13960*/ // 2 children in Scope
/*13915*/               OPC_CheckChild0Same, 1,
/*13917*/               OPC_MoveChild1,
/*13918*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13921*/               OPC_MoveChild0,
/*13922*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13925*/               OPC_MoveChild0,
/*13926*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13929*/               OPC_MoveParent,
/*13930*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13932*/               OPC_CheckType, MVT::v16i8,
/*13934*/               OPC_MoveParent,
/*13935*/               OPC_MoveParent,
/*13936*/               OPC_MoveParent,
/*13937*/               OPC_RecordChild1, // #2 = $Vm
/*13938*/               OPC_MoveParent,
/*13939*/               OPC_CheckType, MVT::v2i64,
/*13941*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13943*/               OPC_EmitInteger, MVT::i32, 14, 
/*13946*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13949*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*13960*/             /*Scope*/ 45, /*->14006*/
/*13961*/               OPC_MoveChild0,
/*13962*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13965*/               OPC_MoveChild0,
/*13966*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13969*/               OPC_MoveChild0,
/*13970*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13973*/               OPC_MoveParent,
/*13974*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13976*/               OPC_CheckType, MVT::v16i8,
/*13978*/               OPC_MoveParent,
/*13979*/               OPC_MoveParent,
/*13980*/               OPC_CheckChild1Same, 1,
/*13982*/               OPC_MoveParent,
/*13983*/               OPC_RecordChild1, // #2 = $Vm
/*13984*/               OPC_MoveParent,
/*13985*/               OPC_CheckType, MVT::v2i64,
/*13987*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13989*/               OPC_EmitInteger, MVT::i32, 14, 
/*13992*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13995*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*14006*/             0, /*End of Scope*/
/*14007*/           /*Scope*/ 97, /*->14105*/
/*14008*/             OPC_RecordChild0, // #2 = $Vm
/*14009*/             OPC_MoveChild1,
/*14010*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14013*/             OPC_Scope, 44, /*->14059*/ // 2 children in Scope
/*14015*/               OPC_CheckChild0Same, 0,
/*14017*/               OPC_MoveChild1,
/*14018*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14021*/               OPC_MoveChild0,
/*14022*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14025*/               OPC_MoveChild0,
/*14026*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14029*/               OPC_MoveParent,
/*14030*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14032*/               OPC_CheckType, MVT::v16i8,
/*14034*/               OPC_MoveParent,
/*14035*/               OPC_MoveParent,
/*14036*/               OPC_MoveParent,
/*14037*/               OPC_MoveParent,
/*14038*/               OPC_CheckType, MVT::v2i64,
/*14040*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14042*/               OPC_EmitInteger, MVT::i32, 14, 
/*14045*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14048*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*14059*/             /*Scope*/ 44, /*->14104*/
/*14060*/               OPC_MoveChild0,
/*14061*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14064*/               OPC_MoveChild0,
/*14065*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14068*/               OPC_MoveChild0,
/*14069*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14072*/               OPC_MoveParent,
/*14073*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14075*/               OPC_CheckType, MVT::v16i8,
/*14077*/               OPC_MoveParent,
/*14078*/               OPC_MoveParent,
/*14079*/               OPC_CheckChild1Same, 0,
/*14081*/               OPC_MoveParent,
/*14082*/               OPC_MoveParent,
/*14083*/               OPC_CheckType, MVT::v2i64,
/*14085*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14087*/               OPC_EmitInteger, MVT::i32, 14, 
/*14090*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14093*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd))) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*14104*/             0, /*End of Scope*/
/*14105*/           /*Scope*/ 98, /*->14204*/
/*14106*/             OPC_MoveChild0,
/*14107*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14110*/             OPC_Scope, 45, /*->14157*/ // 2 children in Scope
/*14112*/               OPC_CheckChild0Same, 0,
/*14114*/               OPC_MoveChild1,
/*14115*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14118*/               OPC_MoveChild0,
/*14119*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14122*/               OPC_MoveChild0,
/*14123*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14126*/               OPC_MoveParent,
/*14127*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14129*/               OPC_CheckType, MVT::v16i8,
/*14131*/               OPC_MoveParent,
/*14132*/               OPC_MoveParent,
/*14133*/               OPC_MoveParent,
/*14134*/               OPC_RecordChild1, // #2 = $Vm
/*14135*/               OPC_MoveParent,
/*14136*/               OPC_CheckType, MVT::v2i64,
/*14138*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14140*/               OPC_EmitInteger, MVT::i32, 14, 
/*14143*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14146*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*14157*/             /*Scope*/ 45, /*->14203*/
/*14158*/               OPC_MoveChild0,
/*14159*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14162*/               OPC_MoveChild0,
/*14163*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14166*/               OPC_MoveChild0,
/*14167*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14170*/               OPC_MoveParent,
/*14171*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14173*/               OPC_CheckType, MVT::v16i8,
/*14175*/               OPC_MoveParent,
/*14176*/               OPC_MoveParent,
/*14177*/               OPC_CheckChild1Same, 0,
/*14179*/               OPC_MoveParent,
/*14180*/               OPC_RecordChild1, // #2 = $Vm
/*14181*/               OPC_MoveParent,
/*14182*/               OPC_CheckType, MVT::v2i64,
/*14184*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14186*/               OPC_EmitInteger, MVT::i32, 14, 
/*14189*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14192*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*14203*/             0, /*End of Scope*/
/*14204*/           0, /*End of Scope*/
/*14205*/         /*Scope*/ 40|128,1/*168*/, /*->14375*/
/*14207*/           OPC_MoveChild1,
/*14208*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14211*/           OPC_Scope, 80, /*->14293*/ // 2 children in Scope
/*14213*/             OPC_RecordChild0, // #1 = $Vd
/*14214*/             OPC_MoveChild1,
/*14215*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14218*/             OPC_MoveChild0,
/*14219*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14222*/             OPC_MoveChild0,
/*14223*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14226*/             OPC_MoveParent,
/*14227*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14229*/             OPC_CheckType, MVT::v16i8,
/*14231*/             OPC_MoveParent,
/*14232*/             OPC_MoveParent,
/*14233*/             OPC_MoveParent,
/*14234*/             OPC_MoveParent,
/*14235*/             OPC_MoveChild1,
/*14236*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14239*/             OPC_Scope, 25, /*->14266*/ // 2 children in Scope
/*14241*/               OPC_RecordChild0, // #2 = $Vn
/*14242*/               OPC_CheckChild1Same, 1,
/*14244*/               OPC_MoveParent,
/*14245*/               OPC_CheckType, MVT::v2i64,
/*14247*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14249*/               OPC_EmitInteger, MVT::i32, 14, 
/*14252*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14255*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*14266*/             /*Scope*/ 25, /*->14292*/
/*14267*/               OPC_CheckChild0Same, 1,
/*14269*/               OPC_RecordChild1, // #2 = $Vn
/*14270*/               OPC_MoveParent,
/*14271*/               OPC_CheckType, MVT::v2i64,
/*14273*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14275*/               OPC_EmitInteger, MVT::i32, 14, 
/*14278*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14281*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*14292*/             0, /*End of Scope*/
/*14293*/           /*Scope*/ 80, /*->14374*/
/*14294*/             OPC_MoveChild0,
/*14295*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14298*/             OPC_MoveChild0,
/*14299*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14302*/             OPC_MoveChild0,
/*14303*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14306*/             OPC_MoveParent,
/*14307*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14309*/             OPC_CheckType, MVT::v16i8,
/*14311*/             OPC_MoveParent,
/*14312*/             OPC_MoveParent,
/*14313*/             OPC_RecordChild1, // #1 = $Vd
/*14314*/             OPC_MoveParent,
/*14315*/             OPC_MoveParent,
/*14316*/             OPC_MoveChild1,
/*14317*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14320*/             OPC_Scope, 25, /*->14347*/ // 2 children in Scope
/*14322*/               OPC_RecordChild0, // #2 = $Vn
/*14323*/               OPC_CheckChild1Same, 1,
/*14325*/               OPC_MoveParent,
/*14326*/               OPC_CheckType, MVT::v2i64,
/*14328*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14330*/               OPC_EmitInteger, MVT::i32, 14, 
/*14333*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14336*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd)), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*14347*/             /*Scope*/ 25, /*->14373*/
/*14348*/               OPC_CheckChild0Same, 1,
/*14350*/               OPC_RecordChild1, // #2 = $Vn
/*14351*/               OPC_MoveParent,
/*14352*/               OPC_CheckType, MVT::v2i64,
/*14354*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14356*/               OPC_EmitInteger, MVT::i32, 14, 
/*14359*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14362*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd)), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*14373*/             0, /*End of Scope*/
/*14374*/           0, /*End of Scope*/
/*14375*/         0, /*End of Scope*/
/*14376*/       /*Scope*/ 42|128,1/*170*/, /*->14548*/
/*14378*/         OPC_MoveChild0,
/*14379*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14382*/         OPC_Scope, 81, /*->14465*/ // 2 children in Scope
/*14384*/           OPC_RecordChild0, // #0 = $Vd
/*14385*/           OPC_MoveChild1,
/*14386*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14389*/           OPC_MoveChild0,
/*14390*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14393*/           OPC_MoveChild0,
/*14394*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14397*/           OPC_MoveParent,
/*14398*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14400*/           OPC_CheckType, MVT::v16i8,
/*14402*/           OPC_MoveParent,
/*14403*/           OPC_MoveParent,
/*14404*/           OPC_MoveParent,
/*14405*/           OPC_RecordChild1, // #1 = $Vm
/*14406*/           OPC_MoveParent,
/*14407*/           OPC_MoveChild1,
/*14408*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14411*/           OPC_Scope, 25, /*->14438*/ // 2 children in Scope
/*14413*/             OPC_RecordChild0, // #2 = $Vn
/*14414*/             OPC_CheckChild1Same, 0,
/*14416*/             OPC_MoveParent,
/*14417*/             OPC_CheckType, MVT::v2i64,
/*14419*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14421*/             OPC_EmitInteger, MVT::i32, 14, 
/*14424*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14427*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                          MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*14438*/           /*Scope*/ 25, /*->14464*/
/*14439*/             OPC_CheckChild0Same, 0,
/*14441*/             OPC_RecordChild1, // #2 = $Vn
/*14442*/             OPC_MoveParent,
/*14443*/             OPC_CheckType, MVT::v2i64,
/*14445*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14447*/             OPC_EmitInteger, MVT::i32, 14, 
/*14450*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14453*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                          MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*14464*/           0, /*End of Scope*/
/*14465*/         /*Scope*/ 81, /*->14547*/
/*14466*/           OPC_MoveChild0,
/*14467*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14470*/           OPC_MoveChild0,
/*14471*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14474*/           OPC_MoveChild0,
/*14475*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14478*/           OPC_MoveParent,
/*14479*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14481*/           OPC_CheckType, MVT::v16i8,
/*14483*/           OPC_MoveParent,
/*14484*/           OPC_MoveParent,
/*14485*/           OPC_RecordChild1, // #0 = $Vd
/*14486*/           OPC_MoveParent,
/*14487*/           OPC_RecordChild1, // #1 = $Vm
/*14488*/           OPC_MoveParent,
/*14489*/           OPC_MoveChild1,
/*14490*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14493*/           OPC_Scope, 25, /*->14520*/ // 2 children in Scope
/*14495*/             OPC_RecordChild0, // #2 = $Vn
/*14496*/             OPC_CheckChild1Same, 0,
/*14498*/             OPC_MoveParent,
/*14499*/             OPC_CheckType, MVT::v2i64,
/*14501*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14503*/             OPC_EmitInteger, MVT::i32, 14, 
/*14506*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14509*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                          MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*14520*/           /*Scope*/ 25, /*->14546*/
/*14521*/             OPC_CheckChild0Same, 0,
/*14523*/             OPC_RecordChild1, // #2 = $Vn
/*14524*/             OPC_MoveParent,
/*14525*/             OPC_CheckType, MVT::v2i64,
/*14527*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14529*/             OPC_EmitInteger, MVT::i32, 14, 
/*14532*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14535*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                          MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*14546*/           0, /*End of Scope*/
/*14547*/         0, /*End of Scope*/
/*14548*/       0, /*End of Scope*/
/*14549*/     /*Scope*/ 118, /*->14668*/
/*14550*/       OPC_RecordChild0, // #0 = $Vn
/*14551*/       OPC_MoveChild1,
/*14552*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14555*/       OPC_Scope, 68, /*->14625*/ // 2 children in Scope
/*14557*/         OPC_RecordChild0, // #1 = $Vm
/*14558*/         OPC_MoveChild1,
/*14559*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14562*/         OPC_MoveChild0,
/*14563*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14566*/         OPC_MoveChild0,
/*14567*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14570*/         OPC_MoveParent,
/*14571*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14573*/         OPC_SwitchType /*2 cases */, 23, MVT::v8i8,// ->14599
/*14576*/           OPC_MoveParent,
/*14577*/           OPC_MoveParent,
/*14578*/           OPC_MoveParent,
/*14579*/           OPC_CheckType, MVT::v2i32,
/*14581*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14583*/           OPC_EmitInteger, MVT::i32, 14, 
/*14586*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14589*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VORNd), 0,
                        MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (or:v2i32 DPR:v2i32:$Vn, (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                    // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*14599*/         /*SwitchType*/ 23, MVT::v16i8,// ->14624
/*14601*/           OPC_MoveParent,
/*14602*/           OPC_MoveParent,
/*14603*/           OPC_MoveParent,
/*14604*/           OPC_CheckType, MVT::v4i32,
/*14606*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14608*/           OPC_EmitInteger, MVT::i32, 14, 
/*14611*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14614*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VORNq), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (or:v4i32 QPR:v4i32:$Vn, (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                    // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14624*/         0, // EndSwitchType
/*14625*/       /*Scope*/ 41, /*->14667*/
/*14626*/         OPC_MoveChild0,
/*14627*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14630*/         OPC_MoveChild0,
/*14631*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14634*/         OPC_MoveChild0,
/*14635*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14638*/         OPC_MoveParent,
/*14639*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14641*/         OPC_CheckType, MVT::v8i8,
/*14643*/         OPC_MoveParent,
/*14644*/         OPC_MoveParent,
/*14645*/         OPC_RecordChild1, // #1 = $Vm
/*14646*/         OPC_MoveParent,
/*14647*/         OPC_CheckType, MVT::v2i32,
/*14649*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14651*/         OPC_EmitInteger, MVT::i32, 14, 
/*14654*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14657*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VORNd), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v2i32 DPR:v2i32:$Vn, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm)) - Complexity = 16
                  // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*14667*/       0, /*End of Scope*/
/*14668*/     /*Scope*/ 92, /*->14761*/
/*14669*/       OPC_MoveChild0,
/*14670*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14673*/       OPC_Scope, 42, /*->14717*/ // 2 children in Scope
/*14675*/         OPC_RecordChild0, // #0 = $Vm
/*14676*/         OPC_MoveChild1,
/*14677*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14680*/         OPC_MoveChild0,
/*14681*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14684*/         OPC_MoveChild0,
/*14685*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14688*/         OPC_MoveParent,
/*14689*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14691*/         OPC_CheckType, MVT::v8i8,
/*14693*/         OPC_MoveParent,
/*14694*/         OPC_MoveParent,
/*14695*/         OPC_MoveParent,
/*14696*/         OPC_RecordChild1, // #1 = $Vn
/*14697*/         OPC_CheckType, MVT::v2i32,
/*14699*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14701*/         OPC_EmitInteger, MVT::i32, 14, 
/*14704*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14707*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VORNd), 0,
                      MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (or:v2i32 (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vn) - Complexity = 16
                  // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*14717*/       /*Scope*/ 42, /*->14760*/
/*14718*/         OPC_MoveChild0,
/*14719*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14722*/         OPC_MoveChild0,
/*14723*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14726*/         OPC_MoveChild0,
/*14727*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14730*/         OPC_MoveParent,
/*14731*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14733*/         OPC_CheckType, MVT::v8i8,
/*14735*/         OPC_MoveParent,
/*14736*/         OPC_MoveParent,
/*14737*/         OPC_RecordChild1, // #0 = $Vm
/*14738*/         OPC_MoveParent,
/*14739*/         OPC_RecordChild1, // #1 = $Vn
/*14740*/         OPC_CheckType, MVT::v2i32,
/*14742*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14744*/         OPC_EmitInteger, MVT::i32, 14, 
/*14747*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14750*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VORNd), 0,
                      MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (or:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm), DPR:v2i32:$Vn) - Complexity = 16
                  // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*14760*/       0, /*End of Scope*/
/*14761*/     /*Scope*/ 46, /*->14808*/
/*14762*/       OPC_RecordChild0, // #0 = $Vn
/*14763*/       OPC_MoveChild1,
/*14764*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14767*/       OPC_MoveChild0,
/*14768*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14771*/       OPC_MoveChild0,
/*14772*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14775*/       OPC_MoveChild0,
/*14776*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14779*/       OPC_MoveParent,
/*14780*/       OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14782*/       OPC_CheckType, MVT::v16i8,
/*14784*/       OPC_MoveParent,
/*14785*/       OPC_MoveParent,
/*14786*/       OPC_RecordChild1, // #1 = $Vm
/*14787*/       OPC_MoveParent,
/*14788*/       OPC_CheckType, MVT::v4i32,
/*14790*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14792*/       OPC_EmitInteger, MVT::i32, 14, 
/*14795*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14798*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VORNq), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:v4i32 QPR:v4i32:$Vn, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm)) - Complexity = 16
                // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14808*/     /*Scope*/ 92, /*->14901*/
/*14809*/       OPC_MoveChild0,
/*14810*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14813*/       OPC_Scope, 42, /*->14857*/ // 2 children in Scope
/*14815*/         OPC_RecordChild0, // #0 = $Vm
/*14816*/         OPC_MoveChild1,
/*14817*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14820*/         OPC_MoveChild0,
/*14821*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14824*/         OPC_MoveChild0,
/*14825*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14828*/         OPC_MoveParent,
/*14829*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14831*/         OPC_CheckType, MVT::v16i8,
/*14833*/         OPC_MoveParent,
/*14834*/         OPC_MoveParent,
/*14835*/         OPC_MoveParent,
/*14836*/         OPC_RecordChild1, // #1 = $Vn
/*14837*/         OPC_CheckType, MVT::v4i32,
/*14839*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14841*/         OPC_EmitInteger, MVT::i32, 14, 
/*14844*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14847*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VORNq), 0,
                      MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (or:v4i32 (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vn) - Complexity = 16
                  // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14857*/       /*Scope*/ 42, /*->14900*/
/*14858*/         OPC_MoveChild0,
/*14859*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14862*/         OPC_MoveChild0,
/*14863*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14866*/         OPC_MoveChild0,
/*14867*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14870*/         OPC_MoveParent,
/*14871*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14873*/         OPC_CheckType, MVT::v16i8,
/*14875*/         OPC_MoveParent,
/*14876*/         OPC_MoveParent,
/*14877*/         OPC_RecordChild1, // #0 = $Vm
/*14878*/         OPC_MoveParent,
/*14879*/         OPC_RecordChild1, // #1 = $Vn
/*14880*/         OPC_CheckType, MVT::v4i32,
/*14882*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14884*/         OPC_EmitInteger, MVT::i32, 14, 
/*14887*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14890*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VORNq), 0,
                      MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (or:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm), QPR:v4i32:$Vn) - Complexity = 16
                  // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14900*/       0, /*End of Scope*/
/*14901*/     /*Scope*/ 44, /*->14946*/
/*14902*/       OPC_RecordChild0, // #0 = $Vn
/*14903*/       OPC_RecordChild1, // #1 = $Vm
/*14904*/       OPC_SwitchType /*2 cases */, 18, MVT::v2i32,// ->14925
/*14907*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14909*/         OPC_EmitInteger, MVT::i32, 14, 
/*14912*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14915*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VORRd), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VORRd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*14925*/       /*SwitchType*/ 18, MVT::v4i32,// ->14945
/*14927*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14929*/         OPC_EmitInteger, MVT::i32, 14, 
/*14932*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14935*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VORRq), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VORRq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14945*/       0, // EndSwitchType
/*14946*/     0, /*End of Scope*/
/*14947*/   /*SwitchOpcode*/ 127|128,8/*1151*/, TARGET_VAL(ISD::MUL),// ->16102
/*14951*/     OPC_Scope, 47|128,2/*303*/, /*->15257*/ // 8 children in Scope
/*14954*/       OPC_MoveChild0,
/*14955*/       OPC_SwitchOpcode /*2 cases */, 109|128,1/*237*/, TARGET_VAL(ISD::SRA),// ->15197
/*14960*/         OPC_Scope, 84, /*->15046*/ // 2 children in Scope
/*14962*/           OPC_MoveChild0,
/*14963*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*14966*/           OPC_RecordChild0, // #0 = $a
/*14967*/           OPC_CheckChild1Integer, 16, 
/*14969*/           OPC_CheckChild1Type, MVT::i32,
/*14971*/           OPC_MoveParent,
/*14972*/           OPC_CheckChild1Integer, 16, 
/*14974*/           OPC_CheckChild1Type, MVT::i32,
/*14976*/           OPC_MoveParent,
/*14977*/           OPC_MoveChild1,
/*14978*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*14981*/           OPC_Scope, 35, /*->15018*/ // 2 children in Scope
/*14983*/             OPC_MoveChild0,
/*14984*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*14987*/             OPC_RecordChild0, // #1 = $b
/*14988*/             OPC_CheckChild1Integer, 16, 
/*14990*/             OPC_CheckChild1Type, MVT::i32,
/*14992*/             OPC_MoveParent,
/*14993*/             OPC_CheckChild1Integer, 16, 
/*14995*/             OPC_CheckChild1Type, MVT::i32,
/*14997*/             OPC_MoveParent,
/*14998*/             OPC_CheckType, MVT::i32,
/*15000*/             OPC_CheckPatternPredicate, 13, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*15002*/             OPC_EmitInteger, MVT::i32, 14, 
/*15005*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15008*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::SMULBB), 0,
                          MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)) - Complexity = 35
                      // Dst: (SMULBB:i32 GPR:i32:$a, GPR:i32:$b)
/*15018*/           /*Scope*/ 26, /*->15045*/
/*15019*/             OPC_RecordChild0, // #1 = $b
/*15020*/             OPC_CheckChild1Integer, 16, 
/*15022*/             OPC_CheckChild1Type, MVT::i32,
/*15024*/             OPC_MoveParent,
/*15025*/             OPC_CheckType, MVT::i32,
/*15027*/             OPC_CheckPatternPredicate, 13, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*15029*/             OPC_EmitInteger, MVT::i32, 14, 
/*15032*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15035*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::SMULBT), 0,
                          MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32)) - Complexity = 27
                      // Dst: (SMULBT:i32 GPR:i32:$a, GPR:i32:$b)
/*15045*/           0, /*End of Scope*/
/*15046*/         /*Scope*/ 20|128,1/*148*/, /*->15196*/
/*15048*/           OPC_RecordChild0, // #0 = $a
/*15049*/           OPC_CheckChild1Integer, 16, 
/*15051*/           OPC_CheckChild1Type, MVT::i32,
/*15053*/           OPC_MoveParent,
/*15054*/           OPC_MoveChild1,
/*15055*/           OPC_SwitchOpcode /*2 cases */, 87, TARGET_VAL(ISD::SRA),// ->15146
/*15059*/             OPC_Scope, 35, /*->15096*/ // 2 children in Scope
/*15061*/               OPC_MoveChild0,
/*15062*/               OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*15065*/               OPC_RecordChild0, // #1 = $b
/*15066*/               OPC_CheckChild1Integer, 16, 
/*15068*/               OPC_CheckChild1Type, MVT::i32,
/*15070*/               OPC_MoveParent,
/*15071*/               OPC_CheckChild1Integer, 16, 
/*15073*/               OPC_CheckChild1Type, MVT::i32,
/*15075*/               OPC_MoveParent,
/*15076*/               OPC_CheckType, MVT::i32,
/*15078*/               OPC_CheckPatternPredicate, 13, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*15080*/               OPC_EmitInteger, MVT::i32, 14, 
/*15083*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15086*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::SMULTB), 0,
                            MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)) - Complexity = 27
                        // Dst: (SMULTB:i32 GPR:i32:$a, GPR:i32:$b)
/*15096*/             /*Scope*/ 48, /*->15145*/
/*15097*/               OPC_RecordChild0, // #1 = $Rm
/*15098*/               OPC_CheckChild1Integer, 16, 
/*15100*/               OPC_CheckChild1Type, MVT::i32,
/*15102*/               OPC_MoveParent,
/*15103*/               OPC_CheckType, MVT::i32,
/*15105*/               OPC_Scope, 18, /*->15125*/ // 2 children in Scope
/*15107*/                 OPC_CheckPatternPredicate, 13, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*15109*/                 OPC_EmitInteger, MVT::i32, 14, 
/*15112*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15115*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::SMULTT), 0,
                              MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sra:i32 GPR:i32:$Rm, 16:i32)) - Complexity = 19
                          // Dst: (SMULTT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*15125*/               /*Scope*/ 18, /*->15144*/
/*15126*/                 OPC_CheckPatternPredicate, 14, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*15128*/                 OPC_EmitInteger, MVT::i32, 14, 
/*15131*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15134*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMULTT), 0,
                              MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32)) - Complexity = 19
                          // Dst: (t2SMULTT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*15144*/               0, /*End of Scope*/
/*15145*/             0, /*End of Scope*/
/*15146*/           /*SwitchOpcode*/ 46, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->15195
/*15149*/             OPC_RecordChild0, // #1 = $Rm
/*15150*/             OPC_MoveChild1,
/*15151*/             OPC_CheckValueType, MVT::i16,
/*15153*/             OPC_MoveParent,
/*15154*/             OPC_MoveParent,
/*15155*/             OPC_Scope, 18, /*->15175*/ // 2 children in Scope
/*15157*/               OPC_CheckPatternPredicate, 13, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*15159*/               OPC_EmitInteger, MVT::i32, 14, 
/*15162*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15165*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::SMULTB), 0,
                            MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sext_inreg:i32 GPR:i32:$Rm, i16:Other)) - Complexity = 14
                        // Dst: (SMULTB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*15175*/             /*Scope*/ 18, /*->15194*/
/*15176*/               OPC_CheckPatternPredicate, 14, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*15178*/               OPC_EmitInteger, MVT::i32, 14, 
/*15181*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15184*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMULTB), 0,
                            MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 14
                        // Dst: (t2SMULTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*15194*/             0, /*End of Scope*/
/*15195*/           0, // EndSwitchOpcode
/*15196*/         0, /*End of Scope*/
/*15197*/       /*SwitchOpcode*/ 56, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->15256
/*15200*/         OPC_RecordChild0, // #0 = $Rn
/*15201*/         OPC_MoveChild1,
/*15202*/         OPC_CheckValueType, MVT::i16,
/*15204*/         OPC_MoveParent,
/*15205*/         OPC_MoveParent,
/*15206*/         OPC_MoveChild1,
/*15207*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*15210*/         OPC_RecordChild0, // #1 = $Rm
/*15211*/         OPC_CheckChild1Integer, 16, 
/*15213*/         OPC_CheckChild1Type, MVT::i32,
/*15215*/         OPC_MoveParent,
/*15216*/         OPC_Scope, 18, /*->15236*/ // 2 children in Scope
/*15218*/           OPC_CheckPatternPredicate, 13, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*15220*/           OPC_EmitInteger, MVT::i32, 14, 
/*15223*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15226*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::SMULBT), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sext_inreg:i32 GPR:i32:$Rn, i16:Other), (sra:i32 GPR:i32:$Rm, 16:i32)) - Complexity = 14
                    // Dst: (SMULBT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*15236*/         /*Scope*/ 18, /*->15255*/
/*15237*/           OPC_CheckPatternPredicate, 14, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*15239*/           OPC_EmitInteger, MVT::i32, 14, 
/*15242*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15245*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMULBT), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32)) - Complexity = 14
                    // Dst: (t2SMULBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*15255*/         0, /*End of Scope*/
/*15256*/       0, // EndSwitchOpcode
/*15257*/     /*Scope*/ 35, /*->15293*/
/*15258*/       OPC_RecordChild0, // #0 = $a
/*15259*/       OPC_MoveChild0,
/*15260*/       OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*15262*/       OPC_MoveParent,
/*15263*/       OPC_MoveChild1,
/*15264*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*15267*/       OPC_RecordChild0, // #1 = $b
/*15268*/       OPC_CheckChild1Integer, 16, 
/*15270*/       OPC_CheckChild1Type, MVT::i32,
/*15272*/       OPC_MoveParent,
/*15273*/       OPC_CheckType, MVT::i32,
/*15275*/       OPC_CheckPatternPredicate, 13, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*15277*/       OPC_EmitInteger, MVT::i32, 14, 
/*15280*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15283*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SMULBT), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32)) - Complexity = 12
                // Dst: (SMULBT:i32 GPR:i32:$a, GPR:i32:$b)
/*15293*/     /*Scope*/ 96, /*->15390*/
/*15294*/       OPC_MoveChild0,
/*15295*/       OPC_SwitchOpcode /*2 cases */, 31, TARGET_VAL(ISD::SRA),// ->15330
/*15299*/         OPC_RecordChild0, // #0 = $a
/*15300*/         OPC_CheckChild1Integer, 16, 
/*15302*/         OPC_CheckChild1Type, MVT::i32,
/*15304*/         OPC_MoveParent,
/*15305*/         OPC_RecordChild1, // #1 = $b
/*15306*/         OPC_MoveChild1,
/*15307*/         OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*15309*/         OPC_MoveParent,
/*15310*/         OPC_CheckType, MVT::i32,
/*15312*/         OPC_CheckPatternPredicate, 13, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*15314*/         OPC_EmitInteger, MVT::i32, 14, 
/*15317*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15320*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::SMULTB), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$b) - Complexity = 12
                  // Dst: (SMULTB:i32 GPR:i32:$a, GPR:i32:$b)
/*15330*/       /*SwitchOpcode*/ 56, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->15389
/*15333*/         OPC_RecordChild0, // #0 = $Rn
/*15334*/         OPC_MoveChild1,
/*15335*/         OPC_CheckValueType, MVT::i16,
/*15337*/         OPC_MoveParent,
/*15338*/         OPC_MoveParent,
/*15339*/         OPC_MoveChild1,
/*15340*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*15343*/         OPC_RecordChild0, // #1 = $Rm
/*15344*/         OPC_MoveChild1,
/*15345*/         OPC_CheckValueType, MVT::i16,
/*15347*/         OPC_MoveParent,
/*15348*/         OPC_MoveParent,
/*15349*/         OPC_Scope, 18, /*->15369*/ // 2 children in Scope
/*15351*/           OPC_CheckPatternPredicate, 13, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*15353*/           OPC_EmitInteger, MVT::i32, 14, 
/*15356*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15359*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::SMULBB), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sext_inreg:i32 GPR:i32:$Rn, i16:Other), (sext_inreg:i32 GPR:i32:$Rm, i16:Other)) - Complexity = 9
                    // Dst: (SMULBB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*15369*/         /*Scope*/ 18, /*->15388*/
/*15370*/           OPC_CheckPatternPredicate, 14, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*15372*/           OPC_EmitInteger, MVT::i32, 14, 
/*15375*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15378*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMULBB), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 9
                    // Dst: (t2SMULBB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*15388*/         0, /*End of Scope*/
/*15389*/       0, // EndSwitchOpcode
/*15390*/     /*Scope*/ 123|128,1/*251*/, /*->15643*/
/*15392*/       OPC_RecordChild0, // #0 = $a
/*15393*/       OPC_Scope, 29, /*->15424*/ // 3 children in Scope
/*15395*/         OPC_MoveChild0,
/*15396*/         OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*15398*/         OPC_MoveParent,
/*15399*/         OPC_RecordChild1, // #1 = $b
/*15400*/         OPC_MoveChild1,
/*15401*/         OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*15403*/         OPC_MoveParent,
/*15404*/         OPC_CheckType, MVT::i32,
/*15406*/         OPC_CheckPatternPredicate, 13, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*15408*/         OPC_EmitInteger, MVT::i32, 14, 
/*15411*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15414*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::SMULBB), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b) - Complexity = 5
                  // Dst: (SMULBB:i32 GPR:i32:$a, GPR:i32:$b)
/*15424*/       /*Scope*/ 93, /*->15518*/
/*15425*/         OPC_RecordChild1, // #1 = $Rm
/*15426*/         OPC_CheckType, MVT::i32,
/*15428*/         OPC_Scope, 22, /*->15452*/ // 4 children in Scope
/*15430*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*15432*/           OPC_EmitInteger, MVT::i32, 14, 
/*15435*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15438*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15441*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::MUL), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 3
                    // Dst: (MUL:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*15452*/         /*Scope*/ 22, /*->15475*/
/*15453*/           OPC_CheckPatternPredicate, 15, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*15455*/           OPC_EmitInteger, MVT::i32, 14, 
/*15458*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15461*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15464*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::MULv5), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 3
                    // Dst: (MULv5:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*15475*/         /*Scope*/ 22, /*->15498*/
/*15476*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*15478*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*15481*/           OPC_EmitInteger, MVT::i32, 14, 
/*15484*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15487*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tMUL), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (mul:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tMUL:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*15498*/         /*Scope*/ 18, /*->15517*/
/*15499*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*15501*/           OPC_EmitInteger, MVT::i32, 14, 
/*15504*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15507*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MUL), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2MUL:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*15517*/         0, /*End of Scope*/
/*15518*/       /*Scope*/ 123, /*->15642*/
/*15519*/         OPC_MoveChild1,
/*15520*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*15523*/         OPC_RecordChild0, // #1 = $Vm
/*15524*/         OPC_Scope, 57, /*->15583*/ // 2 children in Scope
/*15526*/           OPC_CheckChild0Type, MVT::v4i16,
/*15528*/           OPC_RecordChild1, // #2 = $lane
/*15529*/           OPC_MoveChild1,
/*15530*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*15533*/           OPC_MoveParent,
/*15534*/           OPC_MoveParent,
/*15535*/           OPC_SwitchType /*2 cases */, 21, MVT::v4i16,// ->15559
/*15538*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15540*/             OPC_EmitConvertToTarget, 2,
/*15542*/             OPC_EmitInteger, MVT::i32, 14, 
/*15545*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15548*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv4i16), 0,
                          MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*15559*/           /*SwitchType*/ 21, MVT::v8i16,// ->15582
/*15561*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15563*/             OPC_EmitConvertToTarget, 2,
/*15565*/             OPC_EmitInteger, MVT::i32, 14, 
/*15568*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15571*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*15582*/           0, // EndSwitchType
/*15583*/         /*Scope*/ 57, /*->15641*/
/*15584*/           OPC_CheckChild0Type, MVT::v2i32,
/*15586*/           OPC_RecordChild1, // #2 = $lane
/*15587*/           OPC_MoveChild1,
/*15588*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*15591*/           OPC_MoveParent,
/*15592*/           OPC_MoveParent,
/*15593*/           OPC_SwitchType /*2 cases */, 21, MVT::v2i32,// ->15617
/*15596*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15598*/             OPC_EmitConvertToTarget, 2,
/*15600*/             OPC_EmitInteger, MVT::i32, 14, 
/*15603*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15606*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv2i32), 0,
                          MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*15617*/           /*SwitchType*/ 21, MVT::v4i32,// ->15640
/*15619*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15621*/             OPC_EmitConvertToTarget, 2,
/*15623*/             OPC_EmitInteger, MVT::i32, 14, 
/*15626*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15629*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*15640*/           0, // EndSwitchType
/*15641*/         0, /*End of Scope*/
/*15642*/       0, /*End of Scope*/
/*15643*/     /*Scope*/ 125, /*->15769*/
/*15644*/       OPC_MoveChild0,
/*15645*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*15648*/       OPC_RecordChild0, // #0 = $Vm
/*15649*/       OPC_Scope, 58, /*->15709*/ // 2 children in Scope
/*15651*/         OPC_CheckChild0Type, MVT::v4i16,
/*15653*/         OPC_RecordChild1, // #1 = $lane
/*15654*/         OPC_MoveChild1,
/*15655*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*15658*/         OPC_MoveParent,
/*15659*/         OPC_MoveParent,
/*15660*/         OPC_RecordChild1, // #2 = $Vn
/*15661*/         OPC_SwitchType /*2 cases */, 21, MVT::v4i16,// ->15685
/*15664*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15666*/           OPC_EmitConvertToTarget, 1,
/*15668*/           OPC_EmitInteger, MVT::i32, 14, 
/*15671*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15674*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 9
                    // Dst: (VMULslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*15685*/         /*SwitchType*/ 21, MVT::v8i16,// ->15708
/*15687*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15689*/           OPC_EmitConvertToTarget, 1,
/*15691*/           OPC_EmitInteger, MVT::i32, 14, 
/*15694*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15697*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 9
                    // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*15708*/         0, // EndSwitchType
/*15709*/       /*Scope*/ 58, /*->15768*/
/*15710*/         OPC_CheckChild0Type, MVT::v2i32,
/*15712*/         OPC_RecordChild1, // #1 = $lane
/*15713*/         OPC_MoveChild1,
/*15714*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*15717*/         OPC_MoveParent,
/*15718*/         OPC_MoveParent,
/*15719*/         OPC_RecordChild1, // #2 = $Vn
/*15720*/         OPC_SwitchType /*2 cases */, 21, MVT::v2i32,// ->15744
/*15723*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15725*/           OPC_EmitConvertToTarget, 1,
/*15727*/           OPC_EmitInteger, MVT::i32, 14, 
/*15730*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15733*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 9
                    // Dst: (VMULslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*15744*/         /*SwitchType*/ 21, MVT::v4i32,// ->15767
/*15746*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15748*/           OPC_EmitConvertToTarget, 1,
/*15750*/           OPC_EmitInteger, MVT::i32, 14, 
/*15753*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15756*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 9
                    // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*15767*/         0, // EndSwitchType
/*15768*/       0, /*End of Scope*/
/*15769*/     /*Scope*/ 102, /*->15872*/
/*15770*/       OPC_RecordChild0, // #0 = $src1
/*15771*/       OPC_MoveChild1,
/*15772*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*15775*/       OPC_RecordChild0, // #1 = $src2
/*15776*/       OPC_Scope, 46, /*->15824*/ // 2 children in Scope
/*15778*/         OPC_CheckChild0Type, MVT::v8i16,
/*15780*/         OPC_RecordChild1, // #2 = $lane
/*15781*/         OPC_MoveChild1,
/*15782*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*15785*/         OPC_MoveParent,
/*15786*/         OPC_MoveParent,
/*15787*/         OPC_CheckType, MVT::v8i16,
/*15789*/         OPC_EmitConvertToTarget, 2,
/*15791*/         OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*15794*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5
/*15802*/         OPC_EmitConvertToTarget, 2,
/*15804*/         OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*15807*/         OPC_EmitInteger, MVT::i32, 14, 
/*15810*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15813*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv8i16), 0,
                      MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (mul:v8i16 QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*15824*/       /*Scope*/ 46, /*->15871*/
/*15825*/         OPC_CheckChild0Type, MVT::v4i32,
/*15827*/         OPC_RecordChild1, // #2 = $lane
/*15828*/         OPC_MoveChild1,
/*15829*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*15832*/         OPC_MoveParent,
/*15833*/         OPC_MoveParent,
/*15834*/         OPC_CheckType, MVT::v4i32,
/*15836*/         OPC_EmitConvertToTarget, 2,
/*15838*/         OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*15841*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5
/*15849*/         OPC_EmitConvertToTarget, 2,
/*15851*/         OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*15854*/         OPC_EmitInteger, MVT::i32, 14, 
/*15857*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15860*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv4i32), 0,
                      MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (mul:v4i32 QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*15871*/       0, /*End of Scope*/
/*15872*/     /*Scope*/ 103, /*->15976*/
/*15873*/       OPC_MoveChild0,
/*15874*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*15877*/       OPC_RecordChild0, // #0 = $src2
/*15878*/       OPC_Scope, 47, /*->15927*/ // 2 children in Scope
/*15880*/         OPC_CheckChild0Type, MVT::v8i16,
/*15882*/         OPC_RecordChild1, // #1 = $lane
/*15883*/         OPC_MoveChild1,
/*15884*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*15887*/         OPC_MoveParent,
/*15888*/         OPC_MoveParent,
/*15889*/         OPC_RecordChild1, // #2 = $src1
/*15890*/         OPC_CheckType, MVT::v8i16,
/*15892*/         OPC_EmitConvertToTarget, 1,
/*15894*/         OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*15897*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*15905*/         OPC_EmitConvertToTarget, 1,
/*15907*/         OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*15910*/         OPC_EmitInteger, MVT::i32, 14, 
/*15913*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15916*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv8i16), 0,
                      MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*15927*/       /*Scope*/ 47, /*->15975*/
/*15928*/         OPC_CheckChild0Type, MVT::v4i32,
/*15930*/         OPC_RecordChild1, // #1 = $lane
/*15931*/         OPC_MoveChild1,
/*15932*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*15935*/         OPC_MoveParent,
/*15936*/         OPC_MoveParent,
/*15937*/         OPC_RecordChild1, // #2 = $src1
/*15938*/         OPC_CheckType, MVT::v4i32,
/*15940*/         OPC_EmitConvertToTarget, 1,
/*15942*/         OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*15945*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*15953*/         OPC_EmitConvertToTarget, 1,
/*15955*/         OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*15958*/         OPC_EmitInteger, MVT::i32, 14, 
/*15961*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15964*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv4i32), 0,
                      MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*15975*/       0, /*End of Scope*/
/*15976*/     /*Scope*/ 124, /*->16101*/
/*15977*/       OPC_RecordChild0, // #0 = $Vn
/*15978*/       OPC_RecordChild1, // #1 = $Vm
/*15979*/       OPC_SwitchType /*6 cases */, 18, MVT::v8i8,// ->16000
/*15982*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15984*/         OPC_EmitInteger, MVT::i32, 14, 
/*15987*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15990*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                  // Dst: (VMULv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*16000*/       /*SwitchType*/ 18, MVT::v4i16,// ->16020
/*16002*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16004*/         OPC_EmitInteger, MVT::i32, 14, 
/*16007*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16010*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VMULv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*16020*/       /*SwitchType*/ 18, MVT::v2i32,// ->16040
/*16022*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16024*/         OPC_EmitInteger, MVT::i32, 14, 
/*16027*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16030*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VMULv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*16040*/       /*SwitchType*/ 18, MVT::v16i8,// ->16060
/*16042*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16044*/         OPC_EmitInteger, MVT::i32, 14, 
/*16047*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16050*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                  // Dst: (VMULv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*16060*/       /*SwitchType*/ 18, MVT::v8i16,// ->16080
/*16062*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16064*/         OPC_EmitInteger, MVT::i32, 14, 
/*16067*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16070*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VMULv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*16080*/       /*SwitchType*/ 18, MVT::v4i32,// ->16100
/*16082*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16084*/         OPC_EmitInteger, MVT::i32, 14, 
/*16087*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16090*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VMULv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*16100*/       0, // EndSwitchType
/*16101*/     0, /*End of Scope*/
/*16102*/   /*SwitchOpcode*/ 32|128,19/*2464*/, TARGET_VAL(ISD::AND),// ->18570
/*16106*/     OPC_Scope, 63, /*->16171*/ // 34 children in Scope
/*16108*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*16113*/       OPC_MoveChild0,
/*16114*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*16117*/       OPC_RecordChild0, // #0 = $Src
/*16118*/       OPC_CheckChild1Integer, 8, 
/*16120*/       OPC_CheckChild1Type, MVT::i32,
/*16122*/       OPC_MoveParent,
/*16123*/       OPC_CheckType, MVT::i32,
/*16125*/       OPC_Scope, 21, /*->16148*/ // 2 children in Scope
/*16127*/         OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*16129*/         OPC_EmitInteger, MVT::i32, 1, 
/*16132*/         OPC_EmitInteger, MVT::i32, 14, 
/*16135*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16138*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTB16), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:i32 (srl:i32 GPR:i32:$Src, 8:i32), 16711935:i32) - Complexity = 32
                  // Dst: (UXTB16:i32 GPR:i32:$Src, 1:i32)
/*16148*/       /*Scope*/ 21, /*->16170*/
/*16149*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*16151*/         OPC_EmitInteger, MVT::i32, 1, 
/*16154*/         OPC_EmitInteger, MVT::i32, 14, 
/*16157*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16160*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTB16), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:i32 (srl:i32 rGPR:i32:$Src, 8:i32), 16711935:i32) - Complexity = 32
                  // Dst: (t2UXTB16:i32 rGPR:i32:$Src, 1:i32)
/*16170*/       0, /*End of Scope*/
/*16171*/     /*Scope*/ 44, /*->16216*/
/*16172*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*16175*/       OPC_MoveChild0,
/*16176*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*16179*/       OPC_RecordChild0, // #0 = $Rm
/*16180*/       OPC_RecordChild1, // #1 = $rot
/*16181*/       OPC_MoveChild1,
/*16182*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16185*/       OPC_CheckPredicate, 0, // Predicate_rot_imm
/*16187*/       OPC_CheckType, MVT::i32,
/*16189*/       OPC_MoveParent,
/*16190*/       OPC_MoveParent,
/*16191*/       OPC_CheckType, MVT::i32,
/*16193*/       OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*16195*/       OPC_EmitConvertToTarget, 1,
/*16197*/       OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*16200*/       OPC_EmitInteger, MVT::i32, 14, 
/*16203*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16206*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTB), 0,
                    MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32) - Complexity = 31
                // Dst: (UXTB:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*16216*/     /*Scope*/ 45, /*->16262*/
/*16217*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*16221*/       OPC_MoveChild0,
/*16222*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*16225*/       OPC_RecordChild0, // #0 = $Rm
/*16226*/       OPC_RecordChild1, // #1 = $rot
/*16227*/       OPC_MoveChild1,
/*16228*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16231*/       OPC_CheckPredicate, 0, // Predicate_rot_imm
/*16233*/       OPC_CheckType, MVT::i32,
/*16235*/       OPC_MoveParent,
/*16236*/       OPC_MoveParent,
/*16237*/       OPC_CheckType, MVT::i32,
/*16239*/       OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*16241*/       OPC_EmitConvertToTarget, 1,
/*16243*/       OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*16246*/       OPC_EmitInteger, MVT::i32, 14, 
/*16249*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16252*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTH), 0,
                    MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32) - Complexity = 31
                // Dst: (UXTH:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*16262*/     /*Scope*/ 46, /*->16309*/
/*16263*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*16268*/       OPC_MoveChild0,
/*16269*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*16272*/       OPC_RecordChild0, // #0 = $Rm
/*16273*/       OPC_RecordChild1, // #1 = $rot
/*16274*/       OPC_MoveChild1,
/*16275*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16278*/       OPC_CheckPredicate, 0, // Predicate_rot_imm
/*16280*/       OPC_CheckType, MVT::i32,
/*16282*/       OPC_MoveParent,
/*16283*/       OPC_MoveParent,
/*16284*/       OPC_CheckType, MVT::i32,
/*16286*/       OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*16288*/       OPC_EmitConvertToTarget, 1,
/*16290*/       OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*16293*/       OPC_EmitInteger, MVT::i32, 14, 
/*16296*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16299*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTB16), 0,
                    MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 16711935:i32) - Complexity = 31
                // Dst: (UXTB16:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*16309*/     /*Scope*/ 44, /*->16354*/
/*16310*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*16313*/       OPC_MoveChild0,
/*16314*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*16317*/       OPC_RecordChild0, // #0 = $Rm
/*16318*/       OPC_RecordChild1, // #1 = $rot
/*16319*/       OPC_MoveChild1,
/*16320*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16323*/       OPC_CheckPredicate, 0, // Predicate_rot_imm
/*16325*/       OPC_CheckType, MVT::i32,
/*16327*/       OPC_MoveParent,
/*16328*/       OPC_MoveParent,
/*16329*/       OPC_CheckType, MVT::i32,
/*16331*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*16333*/       OPC_EmitConvertToTarget, 1,
/*16335*/       OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*16338*/       OPC_EmitInteger, MVT::i32, 14, 
/*16341*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16344*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTB), 0,
                    MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32) - Complexity = 31
                // Dst: (t2UXTB:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*16354*/     /*Scope*/ 45, /*->16400*/
/*16355*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*16359*/       OPC_MoveChild0,
/*16360*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*16363*/       OPC_RecordChild0, // #0 = $Rm
/*16364*/       OPC_RecordChild1, // #1 = $rot
/*16365*/       OPC_MoveChild1,
/*16366*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16369*/       OPC_CheckPredicate, 0, // Predicate_rot_imm
/*16371*/       OPC_CheckType, MVT::i32,
/*16373*/       OPC_MoveParent,
/*16374*/       OPC_MoveParent,
/*16375*/       OPC_CheckType, MVT::i32,
/*16377*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*16379*/       OPC_EmitConvertToTarget, 1,
/*16381*/       OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*16384*/       OPC_EmitInteger, MVT::i32, 14, 
/*16387*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16390*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTH), 0,
                    MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32) - Complexity = 31
                // Dst: (t2UXTH:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*16400*/     /*Scope*/ 46, /*->16447*/
/*16401*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*16406*/       OPC_MoveChild0,
/*16407*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*16410*/       OPC_RecordChild0, // #0 = $Rm
/*16411*/       OPC_RecordChild1, // #1 = $rot
/*16412*/       OPC_MoveChild1,
/*16413*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16416*/       OPC_CheckPredicate, 0, // Predicate_rot_imm
/*16418*/       OPC_CheckType, MVT::i32,
/*16420*/       OPC_MoveParent,
/*16421*/       OPC_MoveParent,
/*16422*/       OPC_CheckType, MVT::i32,
/*16424*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*16426*/       OPC_EmitConvertToTarget, 1,
/*16428*/       OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*16431*/       OPC_EmitInteger, MVT::i32, 14, 
/*16434*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16437*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTB16), 0,
                    MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 16711935:i32) - Complexity = 31
                // Dst: (t2UXTB16:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*16447*/     /*Scope*/ 27, /*->16475*/
/*16448*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*16451*/       OPC_RecordChild0, // #0 = $Src
/*16452*/       OPC_CheckType, MVT::i32,
/*16454*/       OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*16456*/       OPC_EmitInteger, MVT::i32, 0, 
/*16459*/       OPC_EmitInteger, MVT::i32, 14, 
/*16462*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16465*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTB), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 GPR:i32:$Src, 255:i32) - Complexity = 24
                // Dst: (UXTB:i32 GPR:i32:$Src, 0:i32)
/*16475*/     /*Scope*/ 28, /*->16504*/
/*16476*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*16480*/       OPC_RecordChild0, // #0 = $Src
/*16481*/       OPC_CheckType, MVT::i32,
/*16483*/       OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*16485*/       OPC_EmitInteger, MVT::i32, 0, 
/*16488*/       OPC_EmitInteger, MVT::i32, 14, 
/*16491*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16494*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTH), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 GPR:i32:$Src, 65535:i32) - Complexity = 24
                // Dst: (UXTH:i32 GPR:i32:$Src, 0:i32)
/*16504*/     /*Scope*/ 29, /*->16534*/
/*16505*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*16510*/       OPC_RecordChild0, // #0 = $Src
/*16511*/       OPC_CheckType, MVT::i32,
/*16513*/       OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*16515*/       OPC_EmitInteger, MVT::i32, 0, 
/*16518*/       OPC_EmitInteger, MVT::i32, 14, 
/*16521*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16524*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTB16), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 GPR:i32:$Src, 16711935:i32) - Complexity = 24
                // Dst: (UXTB16:i32 GPR:i32:$Src, 0:i32)
/*16534*/     /*Scope*/ 27, /*->16562*/
/*16535*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*16538*/       OPC_RecordChild0, // #0 = $Rm
/*16539*/       OPC_CheckType, MVT::i32,
/*16541*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*16543*/       OPC_EmitInteger, MVT::i32, 0, 
/*16546*/       OPC_EmitInteger, MVT::i32, 14, 
/*16549*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16552*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTB), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 rGPR:i32:$Rm, 255:i32) - Complexity = 24
                // Dst: (t2UXTB:i32 rGPR:i32:$Rm, 0:i32)
/*16562*/     /*Scope*/ 28, /*->16591*/
/*16563*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*16567*/       OPC_RecordChild0, // #0 = $Rm
/*16568*/       OPC_CheckType, MVT::i32,
/*16570*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*16572*/       OPC_EmitInteger, MVT::i32, 0, 
/*16575*/       OPC_EmitInteger, MVT::i32, 14, 
/*16578*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16581*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTH), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 rGPR:i32:$Rm, 65535:i32) - Complexity = 24
                // Dst: (t2UXTH:i32 rGPR:i32:$Rm, 0:i32)
/*16591*/     /*Scope*/ 29, /*->16621*/
/*16592*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*16597*/       OPC_RecordChild0, // #0 = $Rm
/*16598*/       OPC_CheckType, MVT::i32,
/*16600*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*16602*/       OPC_EmitInteger, MVT::i32, 0, 
/*16605*/       OPC_EmitInteger, MVT::i32, 14, 
/*16608*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16611*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTB16), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 rGPR:i32:$Rm, 16711935:i32) - Complexity = 24
                // Dst: (t2UXTB16:i32 rGPR:i32:$Rm, 0:i32)
/*16621*/     /*Scope*/ 47, /*->16669*/
/*16622*/       OPC_RecordChild0, // #0 = $Rn
/*16623*/       OPC_MoveChild1,
/*16624*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16627*/       OPC_RecordChild0, // #1 = $shift
/*16628*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16639*/       OPC_MoveParent,
/*16640*/       OPC_CheckType, MVT::i32,
/*16642*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*16644*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*16647*/       OPC_EmitInteger, MVT::i32, 14, 
/*16650*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16653*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16656*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::BICrsr), 0,
                    MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                // Src: (and:i32 GPR:i32:$Rn, (xor:i32 so_reg_reg:i32:$shift, -1:i32)) - Complexity = 23
                // Dst: (BICrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*16669*/     /*Scope*/ 39, /*->16709*/
/*16670*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*16673*/       OPC_MoveChild0,
/*16674*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*16677*/       OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*16678*/       OPC_CheckFoldableChainNode,
/*16679*/       OPC_CheckChild1Integer, 48|128,2/*304*/, 
/*16682*/       OPC_RecordChild2, // #1 = $addr
/*16683*/       OPC_CheckChild2Type, MVT::i32,
/*16685*/       OPC_CheckPredicate, 23, // Predicate_ldrex_1
/*16687*/       OPC_MoveParent,
/*16688*/       OPC_CheckPatternPredicate, 12, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*16690*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*16693*/       OPC_EmitMergeInputChains1_0,
/*16694*/       OPC_EmitInteger, MVT::i32, 14, 
/*16697*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16700*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDREXB), 0|OPFL_Chain,
                    MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (and:i32 (intrinsic_w_chain:i32 304:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_1>>, 255:i32) - Complexity = 23
                // Dst: (t2LDREXB:i32 addr_offset_none:i32:$addr)
/*16709*/     /*Scope*/ 40, /*->16750*/
/*16710*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*16714*/       OPC_MoveChild0,
/*16715*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*16718*/       OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*16719*/       OPC_CheckFoldableChainNode,
/*16720*/       OPC_CheckChild1Integer, 48|128,2/*304*/, 
/*16723*/       OPC_RecordChild2, // #1 = $addr
/*16724*/       OPC_CheckChild2Type, MVT::i32,
/*16726*/       OPC_CheckPredicate, 24, // Predicate_ldrex_2
/*16728*/       OPC_MoveParent,
/*16729*/       OPC_CheckPatternPredicate, 12, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*16731*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*16734*/       OPC_EmitMergeInputChains1_0,
/*16735*/       OPC_EmitInteger, MVT::i32, 14, 
/*16738*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16741*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDREXH), 0|OPFL_Chain,
                    MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (and:i32 (intrinsic_w_chain:i32 304:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_2>>, 65535:i32) - Complexity = 23
                // Dst: (t2LDREXH:i32 addr_offset_none:i32:$addr)
/*16750*/     /*Scope*/ 39, /*->16790*/
/*16751*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*16754*/       OPC_MoveChild0,
/*16755*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*16758*/       OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*16759*/       OPC_CheckFoldableChainNode,
/*16760*/       OPC_CheckChild1Integer, 42|128,2/*298*/, 
/*16763*/       OPC_RecordChild2, // #1 = $addr
/*16764*/       OPC_CheckChild2Type, MVT::i32,
/*16766*/       OPC_CheckPredicate, 23, // Predicate_ldaex_1
/*16768*/       OPC_MoveParent,
/*16769*/       OPC_CheckPatternPredicate, 16, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (Subtarget->isThumb())
/*16771*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*16774*/       OPC_EmitMergeInputChains1_0,
/*16775*/       OPC_EmitInteger, MVT::i32, 14, 
/*16778*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16781*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDAEXB), 0|OPFL_Chain,
                    MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (and:i32 (intrinsic_w_chain:i32 298:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_1>>, 255:i32) - Complexity = 23
                // Dst: (t2LDAEXB:i32 addr_offset_none:i32:$addr)
/*16790*/     /*Scope*/ 40, /*->16831*/
/*16791*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*16795*/       OPC_MoveChild0,
/*16796*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*16799*/       OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*16800*/       OPC_CheckFoldableChainNode,
/*16801*/       OPC_CheckChild1Integer, 42|128,2/*298*/, 
/*16804*/       OPC_RecordChild2, // #1 = $addr
/*16805*/       OPC_CheckChild2Type, MVT::i32,
/*16807*/       OPC_CheckPredicate, 24, // Predicate_ldaex_2
/*16809*/       OPC_MoveParent,
/*16810*/       OPC_CheckPatternPredicate, 16, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (Subtarget->isThumb())
/*16812*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*16815*/       OPC_EmitMergeInputChains1_0,
/*16816*/       OPC_EmitInteger, MVT::i32, 14, 
/*16819*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16822*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDAEXH), 0|OPFL_Chain,
                    MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (and:i32 (intrinsic_w_chain:i32 298:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_2>>, 65535:i32) - Complexity = 23
                // Dst: (t2LDAEXH:i32 addr_offset_none:i32:$addr)
/*16831*/     /*Scope*/ 47, /*->16879*/
/*16832*/       OPC_MoveChild0,
/*16833*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16836*/       OPC_RecordChild0, // #0 = $shift
/*16837*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16848*/       OPC_MoveParent,
/*16849*/       OPC_RecordChild1, // #1 = $Rn
/*16850*/       OPC_CheckType, MVT::i32,
/*16852*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*16854*/       OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*16857*/       OPC_EmitInteger, MVT::i32, 14, 
/*16860*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16863*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16866*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::BICrsr), 0,
                    MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                // Src: (and:i32 (xor:i32 so_reg_reg:i32:$shift, -1:i32), GPR:i32:$Rn) - Complexity = 23
                // Dst: (BICrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*16879*/     /*Scope*/ 76, /*->16956*/
/*16880*/       OPC_RecordChild0, // #0 = $Rn
/*16881*/       OPC_MoveChild1,
/*16882*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16885*/       OPC_RecordChild0, // #1 = $shift
/*16886*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16897*/       OPC_MoveParent,
/*16898*/       OPC_CheckType, MVT::i32,
/*16900*/       OPC_Scope, 26, /*->16928*/ // 2 children in Scope
/*16902*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*16904*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*16907*/         OPC_EmitInteger, MVT::i32, 14, 
/*16910*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16913*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16916*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::BICrsi), 0,
                      MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 GPR:i32:$Rn, (xor:i32 so_reg_imm:i32:$shift, -1:i32)) - Complexity = 20
                  // Dst: (BICrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*16928*/       /*Scope*/ 26, /*->16955*/
/*16929*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*16931*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*16934*/         OPC_EmitInteger, MVT::i32, 14, 
/*16937*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16940*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16943*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BICrs), 0,
                      MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32)) - Complexity = 20
                  // Dst: (t2BICrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*16955*/       0, /*End of Scope*/
/*16956*/     /*Scope*/ 76, /*->17033*/
/*16957*/       OPC_MoveChild0,
/*16958*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16961*/       OPC_RecordChild0, // #0 = $shift
/*16962*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16973*/       OPC_MoveParent,
/*16974*/       OPC_RecordChild1, // #1 = $Rn
/*16975*/       OPC_CheckType, MVT::i32,
/*16977*/       OPC_Scope, 26, /*->17005*/ // 2 children in Scope
/*16979*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*16981*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*16984*/         OPC_EmitInteger, MVT::i32, 14, 
/*16987*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16990*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16993*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::BICrsi), 0,
                      MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 (xor:i32 so_reg_imm:i32:$shift, -1:i32), GPR:i32:$Rn) - Complexity = 20
                  // Dst: (BICrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*17005*/       /*Scope*/ 26, /*->17032*/
/*17006*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17008*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*17011*/         OPC_EmitInteger, MVT::i32, 14, 
/*17014*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17017*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17020*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BICrs), 0,
                      MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32), rGPR:i32:$Rn) - Complexity = 20
                  // Dst: (t2BICrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*17032*/       0, /*End of Scope*/
/*17033*/     /*Scope*/ 84|128,1/*212*/, /*->17247*/
/*17035*/       OPC_RecordChild0, // #0 = $Rn
/*17036*/       OPC_Scope, 30, /*->17068*/ // 4 children in Scope
/*17038*/         OPC_RecordChild1, // #1 = $shift
/*17039*/         OPC_CheckType, MVT::i32,
/*17041*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17043*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*17046*/         OPC_EmitInteger, MVT::i32, 14, 
/*17049*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17052*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17055*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::ANDrsr), 0,
                      MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                  // Src: (and:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (ANDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*17068*/       /*Scope*/ 95, /*->17164*/
/*17069*/         OPC_MoveChild1,
/*17070*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17073*/         OPC_RecordChild0, // #1 = $imm
/*17074*/         OPC_MoveChild0,
/*17075*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17078*/         OPC_Scope, 41, /*->17121*/ // 2 children in Scope
/*17080*/           OPC_CheckPredicate, 4, // Predicate_mod_imm
/*17082*/           OPC_MoveParent,
/*17083*/           OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17094*/           OPC_MoveParent,
/*17095*/           OPC_CheckType, MVT::i32,
/*17097*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17099*/           OPC_EmitConvertToTarget, 1,
/*17101*/           OPC_EmitInteger, MVT::i32, 14, 
/*17104*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17107*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17110*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::BICri), 0,
                        MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (and:i32 GPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_mod_imm>>:$imm, -1:i32)) - Complexity = 15
                    // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*17121*/         /*Scope*/ 41, /*->17163*/
/*17122*/           OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*17124*/           OPC_MoveParent,
/*17125*/           OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17136*/           OPC_MoveParent,
/*17137*/           OPC_CheckType, MVT::i32,
/*17139*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17141*/           OPC_EmitConvertToTarget, 1,
/*17143*/           OPC_EmitInteger, MVT::i32, 14, 
/*17146*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17149*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17152*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BICri), 0,
                        MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32)) - Complexity = 15
                    // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*17163*/         0, /*End of Scope*/
/*17164*/       /*Scope*/ 30, /*->17195*/
/*17165*/         OPC_RecordChild1, // #1 = $Rn
/*17166*/         OPC_CheckType, MVT::i32,
/*17168*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17170*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*17173*/         OPC_EmitInteger, MVT::i32, 14, 
/*17176*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17179*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17182*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::ANDrsr), 0,
                      MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (and:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (ANDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*17195*/       /*Scope*/ 50, /*->17246*/
/*17196*/         OPC_MoveChild1,
/*17197*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17200*/         OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17211*/         OPC_RecordChild1, // #1 = $imm
/*17212*/         OPC_MoveChild1,
/*17213*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17216*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*17218*/         OPC_MoveParent,
/*17219*/         OPC_MoveParent,
/*17220*/         OPC_CheckType, MVT::i32,
/*17222*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17224*/         OPC_EmitConvertToTarget, 1,
/*17226*/         OPC_EmitInteger, MVT::i32, 14, 
/*17229*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17232*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17235*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::BICri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (and:i32 GPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_mod_imm>>:$imm)) - Complexity = 15
                  // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*17246*/       0, /*End of Scope*/
/*17247*/     /*Scope*/ 102, /*->17350*/
/*17248*/       OPC_MoveChild0,
/*17249*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17252*/       OPC_Scope, 47, /*->17301*/ // 2 children in Scope
/*17254*/         OPC_RecordChild0, // #0 = $imm
/*17255*/         OPC_MoveChild0,
/*17256*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17259*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*17261*/         OPC_MoveParent,
/*17262*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17273*/         OPC_MoveParent,
/*17274*/         OPC_RecordChild1, // #1 = $Rn
/*17275*/         OPC_CheckType, MVT::i32,
/*17277*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17279*/         OPC_EmitConvertToTarget, 0,
/*17281*/         OPC_EmitInteger, MVT::i32, 14, 
/*17284*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17287*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17290*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::BICri), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (and:i32 (xor:i32 (imm:i32)<<P:Predicate_mod_imm>>:$imm, -1:i32), GPR:i32:$Rn) - Complexity = 15
                  // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*17301*/       /*Scope*/ 47, /*->17349*/
/*17302*/         OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17313*/         OPC_RecordChild1, // #0 = $imm
/*17314*/         OPC_MoveChild1,
/*17315*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17318*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*17320*/         OPC_MoveParent,
/*17321*/         OPC_MoveParent,
/*17322*/         OPC_RecordChild1, // #1 = $Rn
/*17323*/         OPC_CheckType, MVT::i32,
/*17325*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17327*/         OPC_EmitConvertToTarget, 0,
/*17329*/         OPC_EmitInteger, MVT::i32, 14, 
/*17332*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17335*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17338*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::BICri), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (and:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_mod_imm>>:$imm), GPR:i32:$Rn) - Complexity = 15
                  // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*17349*/       0, /*End of Scope*/
/*17350*/     /*Scope*/ 51, /*->17402*/
/*17351*/       OPC_RecordChild0, // #0 = $Rn
/*17352*/       OPC_MoveChild1,
/*17353*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17356*/       OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17367*/       OPC_RecordChild1, // #1 = $imm
/*17368*/       OPC_MoveChild1,
/*17369*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17372*/       OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*17374*/       OPC_MoveParent,
/*17375*/       OPC_MoveParent,
/*17376*/       OPC_CheckType, MVT::i32,
/*17378*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17380*/       OPC_EmitConvertToTarget, 1,
/*17382*/       OPC_EmitInteger, MVT::i32, 14, 
/*17385*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17388*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17391*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BICri), 0,
                    MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
                // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*17402*/     /*Scope*/ 102, /*->17505*/
/*17403*/       OPC_MoveChild0,
/*17404*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17407*/       OPC_Scope, 47, /*->17456*/ // 2 children in Scope
/*17409*/         OPC_RecordChild0, // #0 = $imm
/*17410*/         OPC_MoveChild0,
/*17411*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17414*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*17416*/         OPC_MoveParent,
/*17417*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17428*/         OPC_MoveParent,
/*17429*/         OPC_RecordChild1, // #1 = $Rn
/*17430*/         OPC_CheckType, MVT::i32,
/*17432*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17434*/         OPC_EmitConvertToTarget, 0,
/*17436*/         OPC_EmitInteger, MVT::i32, 14, 
/*17439*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17442*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17445*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BICri), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (and:i32 (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32), rGPR:i32:$Rn) - Complexity = 15
                  // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*17456*/       /*Scope*/ 47, /*->17504*/
/*17457*/         OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17468*/         OPC_RecordChild1, // #0 = $imm
/*17469*/         OPC_MoveChild1,
/*17470*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17473*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*17475*/         OPC_MoveParent,
/*17476*/         OPC_MoveParent,
/*17477*/         OPC_RecordChild1, // #1 = $Rn
/*17478*/         OPC_CheckType, MVT::i32,
/*17480*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17482*/         OPC_EmitConvertToTarget, 0,
/*17484*/         OPC_EmitInteger, MVT::i32, 14, 
/*17487*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17490*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17493*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BICri), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (and:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm), rGPR:i32:$Rn) - Complexity = 15
                  // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*17504*/       0, /*End of Scope*/
/*17505*/     /*Scope*/ 80|128,1/*208*/, /*->17715*/
/*17507*/       OPC_RecordChild0, // #0 = $Rn
/*17508*/       OPC_Scope, 113, /*->17623*/ // 2 children in Scope
/*17510*/         OPC_RecordChild1, // #1 = $shift
/*17511*/         OPC_CheckType, MVT::i32,
/*17513*/         OPC_Scope, 26, /*->17541*/ // 4 children in Scope
/*17515*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17517*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*17520*/           OPC_EmitInteger, MVT::i32, 14, 
/*17523*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17526*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17529*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::ANDrsi), 0,
                        MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (and:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (ANDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*17541*/         /*Scope*/ 26, /*->17568*/
/*17542*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17544*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*17547*/           OPC_EmitInteger, MVT::i32, 14, 
/*17550*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17553*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17556*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ANDrs), 0,
                        MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (and:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2ANDrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*17568*/         /*Scope*/ 26, /*->17595*/
/*17569*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17571*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*17574*/           OPC_EmitInteger, MVT::i32, 14, 
/*17577*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17580*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17583*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::ANDrsi), 0,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (and:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                    // Dst: (ANDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*17595*/         /*Scope*/ 26, /*->17622*/
/*17596*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17598*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*17601*/           OPC_EmitInteger, MVT::i32, 14, 
/*17604*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17607*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17610*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ANDrs), 0,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (and:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                    // Dst: (t2ANDrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*17622*/         0, /*End of Scope*/
/*17623*/       /*Scope*/ 90, /*->17714*/
/*17624*/         OPC_MoveChild1,
/*17625*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17628*/         OPC_RecordChild0, // #1 = $Rm
/*17629*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17640*/         OPC_MoveParent,
/*17641*/         OPC_CheckType, MVT::i32,
/*17643*/         OPC_Scope, 22, /*->17667*/ // 3 children in Scope
/*17645*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17647*/           OPC_EmitInteger, MVT::i32, 14, 
/*17650*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17653*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17656*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::BICrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (and:i32 GPR:i32:$Rn, (xor:i32 GPR:i32:$Rm, -1:i32)) - Complexity = 11
                    // Dst: (BICrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*17667*/         /*Scope*/ 22, /*->17690*/
/*17668*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*17670*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*17673*/           OPC_EmitInteger, MVT::i32, 14, 
/*17676*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17679*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tBIC), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (and:i32 tGPR:i32:$Rn, (xor:i32 tGPR:i32:$Rm, -1:i32)) - Complexity = 11
                    // Dst: (tBIC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*17690*/         /*Scope*/ 22, /*->17713*/
/*17691*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17693*/           OPC_EmitInteger, MVT::i32, 14, 
/*17696*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17699*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17702*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BICrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 rGPR:i32:$Rm, -1:i32)) - Complexity = 11
                    // Dst: (t2BICrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*17713*/         0, /*End of Scope*/
/*17714*/       0, /*End of Scope*/
/*17715*/     /*Scope*/ 91, /*->17807*/
/*17716*/       OPC_MoveChild0,
/*17717*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17720*/       OPC_RecordChild0, // #0 = $Rm
/*17721*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17732*/       OPC_MoveParent,
/*17733*/       OPC_RecordChild1, // #1 = $Rn
/*17734*/       OPC_CheckType, MVT::i32,
/*17736*/       OPC_Scope, 22, /*->17760*/ // 3 children in Scope
/*17738*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17740*/         OPC_EmitInteger, MVT::i32, 14, 
/*17743*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17746*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17749*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::BICrr), 0,
                      MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (and:i32 (xor:i32 GPR:i32:$Rm, -1:i32), GPR:i32:$Rn) - Complexity = 11
                  // Dst: (BICrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*17760*/       /*Scope*/ 22, /*->17783*/
/*17761*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*17763*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*17766*/         OPC_EmitInteger, MVT::i32, 14, 
/*17769*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17772*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tBIC), 0,
                      MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                  // Src: (and:i32 (xor:i32 tGPR:i32:$Rm, -1:i32), tGPR:i32:$Rn) - Complexity = 11
                  // Dst: (tBIC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*17783*/       /*Scope*/ 22, /*->17806*/
/*17784*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17786*/         OPC_EmitInteger, MVT::i32, 14, 
/*17789*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17792*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17795*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BICrr), 0,
                      MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (and:i32 (xor:i32 rGPR:i32:$Rm, -1:i32), rGPR:i32:$Rn) - Complexity = 11
                  // Dst: (t2BICrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*17806*/       0, /*End of Scope*/
/*17807*/     /*Scope*/ 23, /*->17831*/
/*17808*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*17811*/       OPC_RecordChild0, // #0 = $Rm
/*17812*/       OPC_CheckType, MVT::i32,
/*17814*/       OPC_CheckPatternPredicate, 17, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*17816*/       OPC_EmitInteger, MVT::i32, 14, 
/*17819*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17822*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tUXTB), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (and:i32 tGPR:i32:$Rm, 255:i32) - Complexity = 8
                // Dst: (tUXTB:i32 tGPR:i32:$Rm)
/*17831*/     /*Scope*/ 24, /*->17856*/
/*17832*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*17836*/       OPC_RecordChild0, // #0 = $Rm
/*17837*/       OPC_CheckType, MVT::i32,
/*17839*/       OPC_CheckPatternPredicate, 17, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*17841*/       OPC_EmitInteger, MVT::i32, 14, 
/*17844*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17847*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tUXTH), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (and:i32 tGPR:i32:$Rm, 65535:i32) - Complexity = 8
                // Dst: (tUXTH:i32 tGPR:i32:$Rm)
/*17856*/     /*Scope*/ 49|128,3/*433*/, /*->18291*/
/*17858*/       OPC_RecordChild0, // #0 = $src
/*17859*/       OPC_Scope, 37, /*->17898*/ // 4 children in Scope
/*17861*/         OPC_RecordChild1, // #1 = $imm
/*17862*/         OPC_MoveChild1,
/*17863*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17866*/         OPC_CheckPredicate, 21, // Predicate_t2_so_imm_not
/*17868*/         OPC_MoveParent,
/*17869*/         OPC_CheckType, MVT::i32,
/*17871*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17873*/         OPC_EmitConvertToTarget, 1,
/*17875*/         OPC_EmitNodeXForm, 8, 2, // t2_so_imm_not_XFORM
/*17878*/         OPC_EmitInteger, MVT::i32, 14, 
/*17881*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17884*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17887*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BICri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (and:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm) - Complexity = 8
                  // Dst: (t2BICri:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*17898*/       /*Scope*/ 41, /*->17940*/
/*17899*/         OPC_MoveChild0,
/*17900*/         OPC_CheckPredicate, 25, // Predicate_top16Zero
/*17902*/         OPC_MoveParent,
/*17903*/         OPC_RecordChild1, // #1 = $imm
/*17904*/         OPC_MoveChild1,
/*17905*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17908*/         OPC_CheckPredicate, 26, // Predicate_t2_so_imm_notSext
/*17910*/         OPC_MoveParent,
/*17911*/         OPC_CheckType, MVT::i32,
/*17913*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17915*/         OPC_EmitConvertToTarget, 1,
/*17917*/         OPC_EmitNodeXForm, 9, 2, // t2_so_imm_notSext16_XFORM
/*17920*/         OPC_EmitInteger, MVT::i32, 14, 
/*17923*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17926*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17929*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BICri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (and:i32 rGPR:i32<<P:Predicate_top16Zero>>:$src, (imm:i32)<<P:Predicate_t2_so_imm_notSext>><<X:t2_so_imm_notSext16_XFORM>>:$imm) - Complexity = 8
                  // Dst: (t2BICri:i32 rGPR:i32:$src, (t2_so_imm_notSext16_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_notSext>>:$imm))
/*17940*/       /*Scope*/ 102|128,1/*230*/, /*->18172*/
/*17942*/         OPC_RecordChild1, // #1 = $imm
/*17943*/         OPC_Scope, 23|128,1/*151*/, /*->18097*/ // 2 children in Scope
/*17946*/           OPC_MoveChild1,
/*17947*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17950*/           OPC_Scope, 29, /*->17981*/ // 5 children in Scope
/*17952*/             OPC_CheckPredicate, 4, // Predicate_mod_imm
/*17954*/             OPC_MoveParent,
/*17955*/             OPC_CheckType, MVT::i32,
/*17957*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17959*/             OPC_EmitConvertToTarget, 1,
/*17961*/             OPC_EmitInteger, MVT::i32, 14, 
/*17964*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17967*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17970*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::ANDri), 0,
                          MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (and:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                      // Dst: (ANDri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*17981*/           /*Scope*/ 25, /*->18007*/
/*17982*/             OPC_CheckPredicate, 27, // Predicate_bf_inv_mask_imm
/*17984*/             OPC_MoveParent,
/*17985*/             OPC_CheckType, MVT::i32,
/*17987*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*17989*/             OPC_EmitConvertToTarget, 1,
/*17991*/             OPC_EmitInteger, MVT::i32, 14, 
/*17994*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17997*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::BFC), 0,
                          MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (and:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                      // Dst: (BFC:i32 GPR:i32:$src, (imm:i32):$imm)
/*18007*/           /*Scope*/ 32, /*->18040*/
/*18008*/             OPC_CheckPredicate, 28, // Predicate_mod_imm_not
/*18010*/             OPC_MoveParent,
/*18011*/             OPC_CheckType, MVT::i32,
/*18013*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18015*/             OPC_EmitConvertToTarget, 1,
/*18017*/             OPC_EmitNodeXForm, 10, 2, // imm_not_XFORM
/*18020*/             OPC_EmitInteger, MVT::i32, 14, 
/*18023*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18026*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18029*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::BICri), 0,
                          MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                      // Src: (and:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm_not>><<X:imm_not_XFORM>>:$imm) - Complexity = 7
                      // Dst: (BICri:i32 GPR:i32:$src, (imm_not_XFORM:i32 (imm:i32)<<P:Predicate_mod_imm_not>>:$imm))
/*18040*/           /*Scope*/ 29, /*->18070*/
/*18041*/             OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*18043*/             OPC_MoveParent,
/*18044*/             OPC_CheckType, MVT::i32,
/*18046*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18048*/             OPC_EmitConvertToTarget, 1,
/*18050*/             OPC_EmitInteger, MVT::i32, 14, 
/*18053*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18056*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18059*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ANDri), 0,
                          MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (and:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                      // Dst: (t2ANDri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*18070*/           /*Scope*/ 25, /*->18096*/
/*18071*/             OPC_CheckPredicate, 27, // Predicate_bf_inv_mask_imm
/*18073*/             OPC_MoveParent,
/*18074*/             OPC_CheckType, MVT::i32,
/*18076*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18078*/             OPC_EmitConvertToTarget, 1,
/*18080*/             OPC_EmitInteger, MVT::i32, 14, 
/*18083*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18086*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BFC), 0,
                          MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (and:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                      // Dst: (t2BFC:i32 rGPR:i32:$src, (imm:i32):$imm)
/*18096*/           0, /*End of Scope*/
/*18097*/         /*Scope*/ 73, /*->18171*/
/*18098*/           OPC_CheckType, MVT::i32,
/*18100*/           OPC_Scope, 22, /*->18124*/ // 3 children in Scope
/*18102*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18104*/             OPC_EmitInteger, MVT::i32, 14, 
/*18107*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18110*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18113*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::ANDrr), 0,
                          MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (and:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                      // Dst: (ANDrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*18124*/           /*Scope*/ 22, /*->18147*/
/*18125*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*18127*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*18130*/             OPC_EmitInteger, MVT::i32, 14, 
/*18133*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18136*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tAND), 0,
                          MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (and:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                      // Dst: (tAND:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*18147*/           /*Scope*/ 22, /*->18170*/
/*18148*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18150*/             OPC_EmitInteger, MVT::i32, 14, 
/*18153*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18156*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18159*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ANDrr), 0,
                          MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (and:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                      // Dst: (t2ANDrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*18170*/           0, /*End of Scope*/
/*18171*/         0, /*End of Scope*/
/*18172*/       /*Scope*/ 117, /*->18290*/
/*18173*/         OPC_MoveChild1,
/*18174*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18177*/         OPC_Scope, 68, /*->18247*/ // 2 children in Scope
/*18179*/           OPC_RecordChild0, // #1 = $Vm
/*18180*/           OPC_MoveChild1,
/*18181*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*18184*/           OPC_MoveChild0,
/*18185*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*18188*/           OPC_MoveChild0,
/*18189*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*18192*/           OPC_MoveParent,
/*18193*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*18195*/           OPC_SwitchType /*2 cases */, 23, MVT::v8i8,// ->18221
/*18198*/             OPC_MoveParent,
/*18199*/             OPC_MoveParent,
/*18200*/             OPC_MoveParent,
/*18201*/             OPC_CheckType, MVT::v2i32,
/*18203*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*18205*/             OPC_EmitInteger, MVT::i32, 14, 
/*18208*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18211*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICd), 0,
                          MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (and:v2i32 DPR:v2i32:$Vn, (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                      // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*18221*/           /*SwitchType*/ 23, MVT::v16i8,// ->18246
/*18223*/             OPC_MoveParent,
/*18224*/             OPC_MoveParent,
/*18225*/             OPC_MoveParent,
/*18226*/             OPC_CheckType, MVT::v4i32,
/*18228*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*18230*/             OPC_EmitInteger, MVT::i32, 14, 
/*18233*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18236*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICq), 0,
                          MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (and:v4i32 QPR:v4i32:$Vn, (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                      // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*18246*/           0, // EndSwitchType
/*18247*/         /*Scope*/ 41, /*->18289*/
/*18248*/           OPC_MoveChild0,
/*18249*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*18252*/           OPC_MoveChild0,
/*18253*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*18256*/           OPC_MoveChild0,
/*18257*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*18260*/           OPC_MoveParent,
/*18261*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*18263*/           OPC_CheckType, MVT::v8i8,
/*18265*/           OPC_MoveParent,
/*18266*/           OPC_MoveParent,
/*18267*/           OPC_RecordChild1, // #1 = $Vm
/*18268*/           OPC_MoveParent,
/*18269*/           OPC_CheckType, MVT::v2i32,
/*18271*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*18273*/           OPC_EmitInteger, MVT::i32, 14, 
/*18276*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18279*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICd), 0,
                        MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (and:v2i32 DPR:v2i32:$Vn, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm)) - Complexity = 16
                    // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*18289*/         0, /*End of Scope*/
/*18290*/       0, /*End of Scope*/
/*18291*/     /*Scope*/ 92, /*->18384*/
/*18292*/       OPC_MoveChild0,
/*18293*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18296*/       OPC_Scope, 42, /*->18340*/ // 2 children in Scope
/*18298*/         OPC_RecordChild0, // #0 = $Vm
/*18299*/         OPC_MoveChild1,
/*18300*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*18303*/         OPC_MoveChild0,
/*18304*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*18307*/         OPC_MoveChild0,
/*18308*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*18311*/         OPC_MoveParent,
/*18312*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*18314*/         OPC_CheckType, MVT::v8i8,
/*18316*/         OPC_MoveParent,
/*18317*/         OPC_MoveParent,
/*18318*/         OPC_MoveParent,
/*18319*/         OPC_RecordChild1, // #1 = $Vn
/*18320*/         OPC_CheckType, MVT::v2i32,
/*18322*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*18324*/         OPC_EmitInteger, MVT::i32, 14, 
/*18327*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18330*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICd), 0,
                      MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (and:v2i32 (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vn) - Complexity = 16
                  // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*18340*/       /*Scope*/ 42, /*->18383*/
/*18341*/         OPC_MoveChild0,
/*18342*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*18345*/         OPC_MoveChild0,
/*18346*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*18349*/         OPC_MoveChild0,
/*18350*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*18353*/         OPC_MoveParent,
/*18354*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*18356*/         OPC_CheckType, MVT::v8i8,
/*18358*/         OPC_MoveParent,
/*18359*/         OPC_MoveParent,
/*18360*/         OPC_RecordChild1, // #0 = $Vm
/*18361*/         OPC_MoveParent,
/*18362*/         OPC_RecordChild1, // #1 = $Vn
/*18363*/         OPC_CheckType, MVT::v2i32,
/*18365*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*18367*/         OPC_EmitInteger, MVT::i32, 14, 
/*18370*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18373*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICd), 0,
                      MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm), DPR:v2i32:$Vn) - Complexity = 16
                  // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*18383*/       0, /*End of Scope*/
/*18384*/     /*Scope*/ 46, /*->18431*/
/*18385*/       OPC_RecordChild0, // #0 = $Vn
/*18386*/       OPC_MoveChild1,
/*18387*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18390*/       OPC_MoveChild0,
/*18391*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*18394*/       OPC_MoveChild0,
/*18395*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*18398*/       OPC_MoveChild0,
/*18399*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*18402*/       OPC_MoveParent,
/*18403*/       OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*18405*/       OPC_CheckType, MVT::v16i8,
/*18407*/       OPC_MoveParent,
/*18408*/       OPC_MoveParent,
/*18409*/       OPC_RecordChild1, // #1 = $Vm
/*18410*/       OPC_MoveParent,
/*18411*/       OPC_CheckType, MVT::v4i32,
/*18413*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*18415*/       OPC_EmitInteger, MVT::i32, 14, 
/*18418*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18421*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICq), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:v4i32 QPR:v4i32:$Vn, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm)) - Complexity = 16
                // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*18431*/     /*Scope*/ 92, /*->18524*/
/*18432*/       OPC_MoveChild0,
/*18433*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18436*/       OPC_Scope, 42, /*->18480*/ // 2 children in Scope
/*18438*/         OPC_RecordChild0, // #0 = $Vm
/*18439*/         OPC_MoveChild1,
/*18440*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*18443*/         OPC_MoveChild0,
/*18444*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*18447*/         OPC_MoveChild0,
/*18448*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*18451*/         OPC_MoveParent,
/*18452*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*18454*/         OPC_CheckType, MVT::v16i8,
/*18456*/         OPC_MoveParent,
/*18457*/         OPC_MoveParent,
/*18458*/         OPC_MoveParent,
/*18459*/         OPC_RecordChild1, // #1 = $Vn
/*18460*/         OPC_CheckType, MVT::v4i32,
/*18462*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*18464*/         OPC_EmitInteger, MVT::i32, 14, 
/*18467*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18470*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICq), 0,
                      MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (and:v4i32 (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vn) - Complexity = 16
                  // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*18480*/       /*Scope*/ 42, /*->18523*/
/*18481*/         OPC_MoveChild0,
/*18482*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*18485*/         OPC_MoveChild0,
/*18486*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*18489*/         OPC_MoveChild0,
/*18490*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*18493*/         OPC_MoveParent,
/*18494*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*18496*/         OPC_CheckType, MVT::v16i8,
/*18498*/         OPC_MoveParent,
/*18499*/         OPC_MoveParent,
/*18500*/         OPC_RecordChild1, // #0 = $Vm
/*18501*/         OPC_MoveParent,
/*18502*/         OPC_RecordChild1, // #1 = $Vn
/*18503*/         OPC_CheckType, MVT::v4i32,
/*18505*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*18507*/         OPC_EmitInteger, MVT::i32, 14, 
/*18510*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18513*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICq), 0,
                      MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm), QPR:v4i32:$Vn) - Complexity = 16
                  // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*18523*/       0, /*End of Scope*/
/*18524*/     /*Scope*/ 44, /*->18569*/
/*18525*/       OPC_RecordChild0, // #0 = $Vn
/*18526*/       OPC_RecordChild1, // #1 = $Vm
/*18527*/       OPC_SwitchType /*2 cases */, 18, MVT::v2i32,// ->18548
/*18530*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*18532*/         OPC_EmitInteger, MVT::i32, 14, 
/*18535*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18538*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VANDd), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VANDd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*18548*/       /*SwitchType*/ 18, MVT::v4i32,// ->18568
/*18550*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*18552*/         OPC_EmitInteger, MVT::i32, 14, 
/*18555*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18558*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VANDq), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VANDq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*18568*/       0, // EndSwitchType
/*18569*/     0, /*End of Scope*/
/*18570*/   /*SwitchOpcode*/ 79|128,2/*335*/, TARGET_VAL(ISD::SRL),// ->18909
/*18574*/     OPC_Scope, 18|128,1/*146*/, /*->18723*/ // 3 children in Scope
/*18577*/       OPC_MoveChild0,
/*18578*/       OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*18581*/       OPC_MoveChild0,
/*18582*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*18585*/       OPC_RecordMemRef,
/*18586*/       OPC_RecordNode, // #0 = 'ld' chained node
/*18587*/       OPC_CheckFoldableChainNode,
/*18588*/       OPC_RecordChild1, // #1 = $addr
/*18589*/       OPC_CheckChild1Type, MVT::i32,
/*18591*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*18593*/       OPC_CheckPredicate, 30, // Predicate_extload
/*18595*/       OPC_CheckPredicate, 31, // Predicate_extloadi16
/*18597*/       OPC_MoveParent,
/*18598*/       OPC_MoveParent,
/*18599*/       OPC_CheckChild1Integer, 16, 
/*18601*/       OPC_CheckChild1Type, MVT::i32,
/*18603*/       OPC_CheckType, MVT::i32,
/*18605*/       OPC_Scope, 38, /*->18645*/ // 2 children in Scope
/*18607*/         OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*18609*/         OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*18612*/         OPC_EmitMergeInputChains1_0,
/*18613*/         OPC_EmitInteger, MVT::i32, 14, 
/*18616*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18619*/         OPC_EmitNode1, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6,  // Results = #7
/*18630*/         OPC_EmitInteger, MVT::i32, 14, 
/*18633*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18636*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::REV16), 0,
                      MVT::i32, 3/*#Ops*/, 7, 8, 9, 
                  // Src: (srl:i32 (bswap:i32 (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>), 16:i32) - Complexity = 27
                  // Dst: (REV16:i32 (LDRH:i32 addrmode3:i32:$addr))
/*18645*/       /*Scope*/ 76, /*->18722*/
/*18646*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*18648*/         OPC_Scope, 35, /*->18685*/ // 2 children in Scope
/*18650*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*18653*/           OPC_EmitMergeInputChains1_0,
/*18654*/           OPC_EmitInteger, MVT::i32, 14, 
/*18657*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18660*/           OPC_EmitNode1, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*18670*/           OPC_EmitInteger, MVT::i32, 14, 
/*18673*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18676*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tREV16), 0,
                        MVT::i32, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (srl:i32 (bswap:i32 (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>), 16:i32) - Complexity = 24
                    // Dst: (tREV16:i32 (tLDRHi:i32 t_addrmode_is2:i32:$addr))
/*18685*/         /*Scope*/ 35, /*->18721*/
/*18686*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*18689*/           OPC_EmitMergeInputChains1_0,
/*18690*/           OPC_EmitInteger, MVT::i32, 14, 
/*18693*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18696*/           OPC_EmitNode1, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*18706*/           OPC_EmitInteger, MVT::i32, 14, 
/*18709*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18712*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tREV16), 0,
                        MVT::i32, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (srl:i32 (bswap:i32 (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>), 16:i32) - Complexity = 24
                    // Dst: (tREV16:i32 (tLDRHr:i32 t_addrmode_rr:i32:$addr))
/*18721*/         0, /*End of Scope*/
/*18722*/       0, /*End of Scope*/
/*18723*/     /*Scope*/ 56, /*->18780*/
/*18724*/       OPC_RecordNode, // #0 = $src
/*18725*/       OPC_CheckType, MVT::i32,
/*18727*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18729*/       OPC_Scope, 24, /*->18755*/ // 2 children in Scope
/*18731*/         OPC_CheckComplexPat, /*CP*/7, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*18734*/         OPC_EmitInteger, MVT::i32, 14, 
/*18737*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18740*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18743*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVsr), 0,
                      MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                  // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*18755*/       /*Scope*/ 23, /*->18779*/
/*18756*/         OPC_CheckComplexPat, /*CP*/8, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*18759*/         OPC_EmitInteger, MVT::i32, 14, 
/*18762*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18765*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18768*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVsi), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                  // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*18779*/       0, /*End of Scope*/
/*18780*/     /*Scope*/ 127, /*->18908*/
/*18781*/       OPC_RecordChild0, // #0 = $Rm
/*18782*/       OPC_RecordChild1, // #1 = $imm5
/*18783*/       OPC_Scope, 69, /*->18854*/ // 2 children in Scope
/*18785*/         OPC_MoveChild1,
/*18786*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18789*/         OPC_CheckPredicate, 32, // Predicate_imm_sr
/*18791*/         OPC_CheckType, MVT::i32,
/*18793*/         OPC_MoveParent,
/*18794*/         OPC_CheckType, MVT::i32,
/*18796*/         OPC_Scope, 27, /*->18825*/ // 2 children in Scope
/*18798*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*18800*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*18803*/           OPC_EmitConvertToTarget, 1,
/*18805*/           OPC_EmitNodeXForm, 11, 3, // imm_sr_XFORM
/*18808*/           OPC_EmitInteger, MVT::i32, 14, 
/*18811*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18814*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tLSRri), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (srl:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm5) - Complexity = 7
                    // Dst: (tLSRri:i32 tGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm5))
/*18825*/         /*Scope*/ 27, /*->18853*/
/*18826*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18828*/           OPC_EmitConvertToTarget, 1,
/*18830*/           OPC_EmitNodeXForm, 11, 2, // imm_sr_XFORM
/*18833*/           OPC_EmitInteger, MVT::i32, 14, 
/*18836*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18839*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18842*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LSRri), 0,
                        MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                    // Src: (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm) - Complexity = 7
                    // Dst: (t2LSRri:i32 rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm))
/*18853*/         0, /*End of Scope*/
/*18854*/       /*Scope*/ 52, /*->18907*/
/*18855*/         OPC_CheckChild1Type, MVT::i32,
/*18857*/         OPC_CheckType, MVT::i32,
/*18859*/         OPC_Scope, 22, /*->18883*/ // 2 children in Scope
/*18861*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*18863*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*18866*/           OPC_EmitInteger, MVT::i32, 14, 
/*18869*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18872*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tLSRrr), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (srl:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tLSRrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*18883*/         /*Scope*/ 22, /*->18906*/
/*18884*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18886*/           OPC_EmitInteger, MVT::i32, 14, 
/*18889*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18892*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18895*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LSRrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (srl:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2LSRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*18906*/         0, /*End of Scope*/
/*18907*/       0, /*End of Scope*/
/*18908*/     0, /*End of Scope*/
/*18909*/   /*SwitchOpcode*/ 86|128,19/*2518*/, TARGET_VAL(ISD::STORE),// ->21431
/*18913*/     OPC_RecordMemRef,
/*18914*/     OPC_RecordNode, // #0 = 'st' chained node
/*18915*/     OPC_Scope, 88|128,3/*472*/, /*->19390*/ // 6 children in Scope
/*18918*/       OPC_MoveChild1,
/*18919*/       OPC_SwitchOpcode /*3 cases */, 12|128,1/*140*/, TARGET_VAL(ISD::SRL),// ->19064
/*18924*/         OPC_MoveChild0,
/*18925*/         OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*18928*/         OPC_RecordChild0, // #1 = $Rn
/*18929*/         OPC_MoveParent,
/*18930*/         OPC_CheckChild1Integer, 16, 
/*18932*/         OPC_CheckChild1Type, MVT::i32,
/*18934*/         OPC_CheckType, MVT::i32,
/*18936*/         OPC_MoveParent,
/*18937*/         OPC_RecordChild2, // #2 = $addr
/*18938*/         OPC_CheckChild2Type, MVT::i32,
/*18940*/         OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*18942*/         OPC_CheckPredicate, 34, // Predicate_truncstore
/*18944*/         OPC_CheckPredicate, 35, // Predicate_truncstorei16
/*18946*/         OPC_Scope, 38, /*->18986*/ // 2 children in Scope
/*18948*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*18950*/           OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectAddrMode3:$addr #3 #4 #5
/*18953*/           OPC_EmitMergeInputChains1_0,
/*18954*/           OPC_EmitInteger, MVT::i32, 14, 
/*18957*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18960*/           OPC_EmitNode1, TARGET_VAL(ARM::REV16), 0,
                        MVT::i32, 3/*#Ops*/, 1, 6, 7,  // Results = #8
/*18969*/           OPC_EmitInteger, MVT::i32, 14, 
/*18972*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18975*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::STRH), 0|OPFL_Chain|OPFL_MemRefs,
                        6/*#Ops*/, 8, 3, 4, 5, 9, 10, 
                    // Src: (st (srl:i32 (bswap:i32 GPR:i32:$Rn), 16:i32), addrmode3:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 27
                    // Dst: (STRH (REV16:i32 GPR:i32:$Rn), addrmode3:i32:$addr)
/*18986*/         /*Scope*/ 76, /*->19063*/
/*18987*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*18989*/           OPC_Scope, 35, /*->19026*/ // 2 children in Scope
/*18991*/             OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectThumbAddrModeImm5S2:$addr #3 #4
/*18994*/             OPC_EmitMergeInputChains1_0,
/*18995*/             OPC_EmitInteger, MVT::i32, 14, 
/*18998*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19001*/             OPC_EmitNode1, TARGET_VAL(ARM::tREV16), 0,
                          MVT::i32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*19010*/             OPC_EmitInteger, MVT::i32, 14, 
/*19013*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19016*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          5/*#Ops*/, 7, 3, 4, 8, 9, 
                      // Src: (st (srl:i32 (bswap:i32 tGPR:i32:$Rn), 16:i32), t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 24
                      // Dst: (tSTRHi (tREV16:i32 tGPR:i32:$Rn), t_addrmode_is2:i32:$addr)
/*19026*/           /*Scope*/ 35, /*->19062*/
/*19027*/             OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectThumbAddrModeRR:$addr #3 #4
/*19030*/             OPC_EmitMergeInputChains1_0,
/*19031*/             OPC_EmitInteger, MVT::i32, 14, 
/*19034*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19037*/             OPC_EmitNode1, TARGET_VAL(ARM::tREV16), 0,
                          MVT::i32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*19046*/             OPC_EmitInteger, MVT::i32, 14, 
/*19049*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19052*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          5/*#Ops*/, 7, 3, 4, 8, 9, 
                      // Src: (st (srl:i32 (bswap:i32 tGPR:i32:$Rn), 16:i32), t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 24
                      // Dst: (tSTRHr (tREV16:i32 tGPR:i32:$Rn), t_addrmode_rr:i32:$addr)
/*19062*/           0, /*End of Scope*/
/*19063*/         0, /*End of Scope*/
/*19064*/       /*SwitchOpcode*/ 83|128,1/*211*/, TARGET_VAL(ARMISD::VGETLANEu),// ->19279
/*19068*/         OPC_RecordChild0, // #1 = $Vd
/*19069*/         OPC_Scope, 51, /*->19122*/ // 4 children in Scope
/*19071*/           OPC_CheckChild0Type, MVT::v8i8,
/*19073*/           OPC_RecordChild1, // #2 = $lane
/*19074*/           OPC_MoveChild1,
/*19075*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19078*/           OPC_MoveParent,
/*19079*/           OPC_MoveParent,
/*19080*/           OPC_RecordChild2, // #3 = $Rn
/*19081*/           OPC_RecordChild3, // #4 = $Rm
/*19082*/           OPC_CheckChild3Type, MVT::i32,
/*19084*/           OPC_CheckPredicate, 34, // Predicate_itruncstore
/*19086*/           OPC_CheckPredicate, 36, // Predicate_post_truncst
/*19088*/           OPC_CheckPredicate, 37, // Predicate_post_truncsti8
/*19090*/           OPC_CheckType, MVT::i32,
/*19092*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19094*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*19097*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*19100*/           OPC_EmitMergeInputChains1_0,
/*19101*/           OPC_EmitConvertToTarget, 2,
/*19103*/           OPC_EmitInteger, MVT::i32, 14, 
/*19106*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19109*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VST1LNd8_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (NEONvgetlaneu:i32 DPR:v8i8:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 25
                    // Dst: (VST1LNd8_UPD:i32 addrmode6:i32:$Rn, am6offset:i32:$Rm, DPR:v8i8:$Vd, (imm:i32):$lane)
/*19122*/         /*Scope*/ 51, /*->19174*/
/*19123*/           OPC_CheckChild0Type, MVT::v4i16,
/*19125*/           OPC_RecordChild1, // #2 = $lane
/*19126*/           OPC_MoveChild1,
/*19127*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19130*/           OPC_MoveParent,
/*19131*/           OPC_MoveParent,
/*19132*/           OPC_RecordChild2, // #3 = $Rn
/*19133*/           OPC_RecordChild3, // #4 = $Rm
/*19134*/           OPC_CheckChild3Type, MVT::i32,
/*19136*/           OPC_CheckPredicate, 34, // Predicate_itruncstore
/*19138*/           OPC_CheckPredicate, 36, // Predicate_post_truncst
/*19140*/           OPC_CheckPredicate, 35, // Predicate_post_truncsti16
/*19142*/           OPC_CheckType, MVT::i32,
/*19144*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19146*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*19149*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*19152*/           OPC_EmitMergeInputChains1_0,
/*19153*/           OPC_EmitConvertToTarget, 2,
/*19155*/           OPC_EmitInteger, MVT::i32, 14, 
/*19158*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19161*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VST1LNd16_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (NEONvgetlaneu:i32 DPR:v4i16:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 25
                    // Dst: (VST1LNd16_UPD:i32 addrmode6:i32:$Rn, am6offset:i32:$Rm, DPR:v4i16:$Vd, (imm:i32):$lane)
/*19174*/         /*Scope*/ 51, /*->19226*/
/*19175*/           OPC_CheckChild0Type, MVT::v16i8,
/*19177*/           OPC_RecordChild1, // #2 = $lane
/*19178*/           OPC_MoveChild1,
/*19179*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19182*/           OPC_MoveParent,
/*19183*/           OPC_MoveParent,
/*19184*/           OPC_RecordChild2, // #3 = $addr
/*19185*/           OPC_RecordChild3, // #4 = $offset
/*19186*/           OPC_CheckChild3Type, MVT::i32,
/*19188*/           OPC_CheckPredicate, 34, // Predicate_itruncstore
/*19190*/           OPC_CheckPredicate, 36, // Predicate_post_truncst
/*19192*/           OPC_CheckPredicate, 37, // Predicate_post_truncsti8
/*19194*/           OPC_CheckType, MVT::i32,
/*19196*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19198*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*19201*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*19204*/           OPC_EmitMergeInputChains1_0,
/*19205*/           OPC_EmitConvertToTarget, 2,
/*19207*/           OPC_EmitInteger, MVT::i32, 14, 
/*19210*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19213*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VST1LNq8Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 25
                    // Dst: (VST1LNq8Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v16i8:$src, (imm:i32):$lane)
/*19226*/         /*Scope*/ 51, /*->19278*/
/*19227*/           OPC_CheckChild0Type, MVT::v8i16,
/*19229*/           OPC_RecordChild1, // #2 = $lane
/*19230*/           OPC_MoveChild1,
/*19231*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19234*/           OPC_MoveParent,
/*19235*/           OPC_MoveParent,
/*19236*/           OPC_RecordChild2, // #3 = $addr
/*19237*/           OPC_RecordChild3, // #4 = $offset
/*19238*/           OPC_CheckChild3Type, MVT::i32,
/*19240*/           OPC_CheckPredicate, 34, // Predicate_itruncstore
/*19242*/           OPC_CheckPredicate, 36, // Predicate_post_truncst
/*19244*/           OPC_CheckPredicate, 35, // Predicate_post_truncsti16
/*19246*/           OPC_CheckType, MVT::i32,
/*19248*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19250*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*19253*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*19256*/           OPC_EmitMergeInputChains1_0,
/*19257*/           OPC_EmitConvertToTarget, 2,
/*19259*/           OPC_EmitInteger, MVT::i32, 14, 
/*19262*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19265*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VST1LNq16Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 25
                    // Dst: (VST1LNq16Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v8i16:$src, (imm:i32):$lane)
/*19278*/         0, /*End of Scope*/
/*19279*/       /*SwitchOpcode*/ 107, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->19389
/*19282*/         OPC_RecordChild0, // #1 = $Vd
/*19283*/         OPC_Scope, 51, /*->19336*/ // 2 children in Scope
/*19285*/           OPC_CheckChild0Type, MVT::v2i32,
/*19287*/           OPC_RecordChild1, // #2 = $lane
/*19288*/           OPC_MoveChild1,
/*19289*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19292*/           OPC_MoveParent,
/*19293*/           OPC_CheckType, MVT::i32,
/*19295*/           OPC_MoveParent,
/*19296*/           OPC_RecordChild2, // #3 = $Rn
/*19297*/           OPC_RecordChild3, // #4 = $Rm
/*19298*/           OPC_CheckChild3Type, MVT::i32,
/*19300*/           OPC_CheckPredicate, 38, // Predicate_istore
/*19302*/           OPC_CheckPredicate, 36, // Predicate_post_store
/*19304*/           OPC_CheckType, MVT::i32,
/*19306*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19308*/           OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*19311*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*19314*/           OPC_EmitMergeInputChains1_0,
/*19315*/           OPC_EmitConvertToTarget, 2,
/*19317*/           OPC_EmitInteger, MVT::i32, 14, 
/*19320*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19323*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VST1LNd32_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (extractelt:i32 DPR:v2i32:$Vd, (imm:iPTR):$lane), addrmode6oneL32:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 25
                    // Dst: (VST1LNd32_UPD:i32 addrmode6oneL32:i32:$Rn, am6offset:i32:$Rm, DPR:v2i32:$Vd, (imm:i32):$lane)
/*19336*/         /*Scope*/ 51, /*->19388*/
/*19337*/           OPC_CheckChild0Type, MVT::v4i32,
/*19339*/           OPC_RecordChild1, // #2 = $lane
/*19340*/           OPC_MoveChild1,
/*19341*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19344*/           OPC_MoveParent,
/*19345*/           OPC_CheckType, MVT::i32,
/*19347*/           OPC_MoveParent,
/*19348*/           OPC_RecordChild2, // #3 = $addr
/*19349*/           OPC_RecordChild3, // #4 = $offset
/*19350*/           OPC_CheckChild3Type, MVT::i32,
/*19352*/           OPC_CheckPredicate, 38, // Predicate_istore
/*19354*/           OPC_CheckPredicate, 36, // Predicate_post_store
/*19356*/           OPC_CheckType, MVT::i32,
/*19358*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19360*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*19363*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*19366*/           OPC_EmitMergeInputChains1_0,
/*19367*/           OPC_EmitConvertToTarget, 2,
/*19369*/           OPC_EmitInteger, MVT::i32, 14, 
/*19372*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19375*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VST1LNq32Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 25
                    // Dst: (VST1LNq32Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v4i32:$src, (imm:i32):$lane)
/*19388*/         0, /*End of Scope*/
/*19389*/       0, // EndSwitchOpcode
/*19390*/     /*Scope*/ 125|128,1/*253*/, /*->19645*/
/*19392*/       OPC_RecordChild1, // #1 = $src
/*19393*/       OPC_CheckChild1Type, MVT::i32,
/*19395*/       OPC_RecordChild2, // #2 = $addr
/*19396*/       OPC_Scope, 86, /*->19484*/ // 2 children in Scope
/*19398*/         OPC_CheckChild2Type, MVT::i32,
/*19400*/         OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19402*/         OPC_Scope, 24, /*->19428*/ // 2 children in Scope
/*19404*/           OPC_CheckPredicate, 38, // Predicate_store
/*19406*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19408*/           OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*19411*/           OPC_EmitMergeInputChains1_0,
/*19412*/           OPC_EmitInteger, MVT::i32, 14, 
/*19415*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19418*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::PICSTR), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 23
                    // Dst: (PICSTR GPR:i32:$src, addrmodepc:i32:$addr)
/*19428*/         /*Scope*/ 54, /*->19483*/
/*19429*/           OPC_CheckPredicate, 34, // Predicate_truncstore
/*19431*/           OPC_Scope, 24, /*->19457*/ // 2 children in Scope
/*19433*/             OPC_CheckPredicate, 35, // Predicate_truncstorei16
/*19435*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19437*/             OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*19440*/             OPC_EmitMergeInputChains1_0,
/*19441*/             OPC_EmitInteger, MVT::i32, 14, 
/*19444*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19447*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::PICSTRH), 0|OPFL_Chain|OPFL_MemRefs,
                          5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 23
                      // Dst: (PICSTRH GPR:i32:$src, addrmodepc:i32:$addr)
/*19457*/           /*Scope*/ 24, /*->19482*/
/*19458*/             OPC_CheckPredicate, 37, // Predicate_truncstorei8
/*19460*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19462*/             OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*19465*/             OPC_EmitMergeInputChains1_0,
/*19466*/             OPC_EmitInteger, MVT::i32, 14, 
/*19469*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19472*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::PICSTRB), 0|OPFL_Chain|OPFL_MemRefs,
                          5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 23
                      // Dst: (PICSTRB GPR:i32:$src, addrmodepc:i32:$addr)
/*19482*/           0, /*End of Scope*/
/*19483*/         0, /*End of Scope*/
/*19484*/       /*Scope*/ 30|128,1/*158*/, /*->19644*/
/*19486*/         OPC_RecordChild3, // #3 = $offset
/*19487*/         OPC_CheckChild3Type, MVT::i32,
/*19489*/         OPC_CheckType, MVT::i32,
/*19491*/         OPC_Scope, 57, /*->19550*/ // 2 children in Scope
/*19493*/           OPC_CheckPredicate, 38, // Predicate_istore
/*19495*/           OPC_CheckPredicate, 36, // Predicate_post_store
/*19497*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19499*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*19502*/           OPC_Scope, 22, /*->19526*/ // 2 children in Scope
/*19504*/             OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2OffsetReg:$offset #5 #6
/*19507*/             OPC_EmitMergeInputChains1_0,
/*19508*/             OPC_EmitInteger, MVT::i32, 14, 
/*19511*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19514*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::STR_POST_REG), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                      // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 19
                      // Dst: (STR_POST_REG:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)
/*19526*/           /*Scope*/ 22, /*->19549*/
/*19527*/             OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode2OffsetImm:$offset #5 #6
/*19530*/             OPC_EmitMergeInputChains1_0,
/*19531*/             OPC_EmitInteger, MVT::i32, 14, 
/*19534*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19537*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::STR_POST_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                      // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 19
                      // Dst: (STR_POST_IMM:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)
/*19549*/           0, /*End of Scope*/
/*19550*/         /*Scope*/ 92, /*->19643*/
/*19551*/           OPC_CheckPredicate, 34, // Predicate_itruncstore
/*19553*/           OPC_CheckPredicate, 36, // Predicate_post_truncst
/*19555*/           OPC_Scope, 55, /*->19612*/ // 2 children in Scope
/*19557*/             OPC_CheckPredicate, 37, // Predicate_post_truncsti8
/*19559*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19561*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*19564*/             OPC_Scope, 22, /*->19588*/ // 2 children in Scope
/*19566*/               OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2OffsetReg:$offset #5 #6
/*19569*/               OPC_EmitMergeInputChains1_0,
/*19570*/               OPC_EmitInteger, MVT::i32, 14, 
/*19573*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19576*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::STRB_POST_REG), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                        // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 19
                        // Dst: (STRB_POST_REG:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)
/*19588*/             /*Scope*/ 22, /*->19611*/
/*19589*/               OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode2OffsetImm:$offset #5 #6
/*19592*/               OPC_EmitMergeInputChains1_0,
/*19593*/               OPC_EmitInteger, MVT::i32, 14, 
/*19596*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19599*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::STRB_POST_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                        // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 19
                        // Dst: (STRB_POST_IMM:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)
/*19611*/             0, /*End of Scope*/
/*19612*/           /*Scope*/ 29, /*->19642*/
/*19613*/             OPC_CheckPredicate, 35, // Predicate_post_truncsti16
/*19615*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19617*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*19620*/             OPC_CheckComplexPat, /*CP*/15, /*#*/3, // SelectAddrMode3Offset:$offset #5 #6
/*19623*/             OPC_EmitMergeInputChains1_0,
/*19624*/             OPC_EmitInteger, MVT::i32, 14, 
/*19627*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19630*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::STRH_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                      // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am3offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 19
                      // Dst: (STRH_POST:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am3offset:i32:$offset)
/*19642*/           0, /*End of Scope*/
/*19643*/         0, /*End of Scope*/
/*19644*/       0, /*End of Scope*/
/*19645*/     /*Scope*/ 109|128,2/*365*/, /*->20012*/
/*19647*/       OPC_MoveChild1,
/*19648*/       OPC_SwitchOpcode /*2 cases */, 51|128,1/*179*/, TARGET_VAL(ARMISD::VGETLANEu),// ->19832
/*19653*/         OPC_RecordChild0, // #1 = $Vd
/*19654*/         OPC_Scope, 43, /*->19699*/ // 4 children in Scope
/*19656*/           OPC_CheckChild0Type, MVT::v8i8,
/*19658*/           OPC_RecordChild1, // #2 = $lane
/*19659*/           OPC_MoveChild1,
/*19660*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19663*/           OPC_MoveParent,
/*19664*/           OPC_MoveParent,
/*19665*/           OPC_RecordChild2, // #3 = $Rn
/*19666*/           OPC_CheckChild2Type, MVT::i32,
/*19668*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19670*/           OPC_CheckPredicate, 34, // Predicate_truncstore
/*19672*/           OPC_CheckPredicate, 37, // Predicate_truncstorei8
/*19674*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19676*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*19679*/           OPC_EmitMergeInputChains1_0,
/*19680*/           OPC_EmitConvertToTarget, 2,
/*19682*/           OPC_EmitInteger, MVT::i32, 14, 
/*19685*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19688*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1LNd8), 0|OPFL_Chain|OPFL_MemRefs,
                        6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (NEONvgetlaneu:i32 DPR:v8i8:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 19
                    // Dst: (VST1LNd8 addrmode6:i32:$Rn, DPR:v8i8:$Vd, (imm:i32):$lane)
/*19699*/         /*Scope*/ 43, /*->19743*/
/*19700*/           OPC_CheckChild0Type, MVT::v4i16,
/*19702*/           OPC_RecordChild1, // #2 = $lane
/*19703*/           OPC_MoveChild1,
/*19704*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19707*/           OPC_MoveParent,
/*19708*/           OPC_MoveParent,
/*19709*/           OPC_RecordChild2, // #3 = $Rn
/*19710*/           OPC_CheckChild2Type, MVT::i32,
/*19712*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19714*/           OPC_CheckPredicate, 34, // Predicate_truncstore
/*19716*/           OPC_CheckPredicate, 35, // Predicate_truncstorei16
/*19718*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19720*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*19723*/           OPC_EmitMergeInputChains1_0,
/*19724*/           OPC_EmitConvertToTarget, 2,
/*19726*/           OPC_EmitInteger, MVT::i32, 14, 
/*19729*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19732*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                        6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (NEONvgetlaneu:i32 DPR:v4i16:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 19
                    // Dst: (VST1LNd16 addrmode6:i32:$Rn, DPR:v4i16:$Vd, (imm:i32):$lane)
/*19743*/         /*Scope*/ 43, /*->19787*/
/*19744*/           OPC_CheckChild0Type, MVT::v16i8,
/*19746*/           OPC_RecordChild1, // #2 = $lane
/*19747*/           OPC_MoveChild1,
/*19748*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19751*/           OPC_MoveParent,
/*19752*/           OPC_MoveParent,
/*19753*/           OPC_RecordChild2, // #3 = $addr
/*19754*/           OPC_CheckChild2Type, MVT::i32,
/*19756*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19758*/           OPC_CheckPredicate, 34, // Predicate_truncstore
/*19760*/           OPC_CheckPredicate, 37, // Predicate_truncstorei8
/*19762*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19764*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*19767*/           OPC_EmitMergeInputChains1_0,
/*19768*/           OPC_EmitConvertToTarget, 2,
/*19770*/           OPC_EmitInteger, MVT::i32, 14, 
/*19773*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19776*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1LNq8Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 19
                    // Dst: (VST1LNq8Pseudo addrmode6:i32:$addr, QPR:v16i8:$src, (imm:i32):$lane)
/*19787*/         /*Scope*/ 43, /*->19831*/
/*19788*/           OPC_CheckChild0Type, MVT::v8i16,
/*19790*/           OPC_RecordChild1, // #2 = $lane
/*19791*/           OPC_MoveChild1,
/*19792*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19795*/           OPC_MoveParent,
/*19796*/           OPC_MoveParent,
/*19797*/           OPC_RecordChild2, // #3 = $addr
/*19798*/           OPC_CheckChild2Type, MVT::i32,
/*19800*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19802*/           OPC_CheckPredicate, 34, // Predicate_truncstore
/*19804*/           OPC_CheckPredicate, 35, // Predicate_truncstorei16
/*19806*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19808*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*19811*/           OPC_EmitMergeInputChains1_0,
/*19812*/           OPC_EmitConvertToTarget, 2,
/*19814*/           OPC_EmitInteger, MVT::i32, 14, 
/*19817*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19820*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1LNq16Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 19
                    // Dst: (VST1LNq16Pseudo addrmode6:i32:$addr, QPR:v8i16:$src, (imm:i32):$lane)
/*19831*/         0, /*End of Scope*/
/*19832*/       /*SwitchOpcode*/ 47|128,1/*175*/, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->20011
/*19836*/         OPC_RecordChild0, // #1 = $Vd
/*19837*/         OPC_Scope, 43, /*->19882*/ // 4 children in Scope
/*19839*/           OPC_CheckChild0Type, MVT::v2i32,
/*19841*/           OPC_RecordChild1, // #2 = $lane
/*19842*/           OPC_MoveChild1,
/*19843*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19846*/           OPC_MoveParent,
/*19847*/           OPC_CheckType, MVT::i32,
/*19849*/           OPC_MoveParent,
/*19850*/           OPC_RecordChild2, // #3 = $Rn
/*19851*/           OPC_CheckChild2Type, MVT::i32,
/*19853*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19855*/           OPC_CheckPredicate, 38, // Predicate_store
/*19857*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19859*/           OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*19862*/           OPC_EmitMergeInputChains1_0,
/*19863*/           OPC_EmitConvertToTarget, 2,
/*19865*/           OPC_EmitInteger, MVT::i32, 14, 
/*19868*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19871*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                        6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (extractelt:i32 DPR:v2i32:$Vd, (imm:iPTR):$lane), addrmode6oneL32:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                    // Dst: (VST1LNd32 addrmode6oneL32:i32:$Rn, DPR:v2i32:$Vd, (imm:i32):$lane)
/*19882*/         /*Scope*/ 43, /*->19926*/
/*19883*/           OPC_CheckChild0Type, MVT::v4i32,
/*19885*/           OPC_RecordChild1, // #2 = $lane
/*19886*/           OPC_MoveChild1,
/*19887*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19890*/           OPC_MoveParent,
/*19891*/           OPC_CheckType, MVT::i32,
/*19893*/           OPC_MoveParent,
/*19894*/           OPC_RecordChild2, // #3 = $addr
/*19895*/           OPC_CheckChild2Type, MVT::i32,
/*19897*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19899*/           OPC_CheckPredicate, 38, // Predicate_store
/*19901*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19903*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*19906*/           OPC_EmitMergeInputChains1_0,
/*19907*/           OPC_EmitConvertToTarget, 2,
/*19909*/           OPC_EmitInteger, MVT::i32, 14, 
/*19912*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19915*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                    // Dst: (VST1LNq32Pseudo addrmode6:i32:$addr, QPR:v4i32:$src, (imm:i32):$lane)
/*19926*/         /*Scope*/ 41, /*->19968*/
/*19927*/           OPC_CheckChild0Type, MVT::v2f32,
/*19929*/           OPC_RecordChild1, // #2 = $lane
/*19930*/           OPC_MoveChild1,
/*19931*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19934*/           OPC_MoveParent,
/*19935*/           OPC_CheckType, MVT::f32,
/*19937*/           OPC_MoveParent,
/*19938*/           OPC_RecordChild2, // #3 = $addr
/*19939*/           OPC_CheckChild2Type, MVT::i32,
/*19941*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19943*/           OPC_CheckPredicate, 38, // Predicate_store
/*19945*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*19948*/           OPC_EmitMergeInputChains1_0,
/*19949*/           OPC_EmitConvertToTarget, 2,
/*19951*/           OPC_EmitInteger, MVT::i32, 14, 
/*19954*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19957*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                        6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (extractelt:f32 DPR:v2f32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                    // Dst: (VST1LNd32 addrmode6:i32:$addr, DPR:v2f32:$src, (imm:i32):$lane)
/*19968*/         /*Scope*/ 41, /*->20010*/
/*19969*/           OPC_CheckChild0Type, MVT::v4f32,
/*19971*/           OPC_RecordChild1, // #2 = $lane
/*19972*/           OPC_MoveChild1,
/*19973*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19976*/           OPC_MoveParent,
/*19977*/           OPC_CheckType, MVT::f32,
/*19979*/           OPC_MoveParent,
/*19980*/           OPC_RecordChild2, // #3 = $addr
/*19981*/           OPC_CheckChild2Type, MVT::i32,
/*19983*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19985*/           OPC_CheckPredicate, 38, // Predicate_store
/*19987*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*19990*/           OPC_EmitMergeInputChains1_0,
/*19991*/           OPC_EmitConvertToTarget, 2,
/*19993*/           OPC_EmitInteger, MVT::i32, 14, 
/*19996*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19999*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (extractelt:f32 QPR:v4f32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                    // Dst: (VST1LNq32Pseudo addrmode6:i32:$addr, QPR:v4f32:$src, (imm:i32):$lane)
/*20010*/         0, /*End of Scope*/
/*20011*/       0, // EndSwitchOpcode
/*20012*/     /*Scope*/ 28|128,2/*284*/, /*->20298*/
/*20014*/       OPC_RecordChild1, // #1 = $Rt
/*20015*/       OPC_CheckChild1Type, MVT::i32,
/*20017*/       OPC_RecordChild2, // #2 = $shift
/*20018*/       OPC_Scope, 44|128,1/*172*/, /*->20193*/ // 2 children in Scope
/*20021*/         OPC_CheckChild2Type, MVT::i32,
/*20023*/         OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*20025*/         OPC_Scope, 25, /*->20052*/ // 4 children in Scope
/*20027*/           OPC_CheckPredicate, 38, // Predicate_store
/*20029*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20031*/           OPC_CheckComplexPat, /*CP*/16, /*#*/2, // SelectLdStSOReg:$shift #3 #4 #5
/*20034*/           OPC_EmitMergeInputChains1_0,
/*20035*/           OPC_EmitInteger, MVT::i32, 14, 
/*20038*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20041*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::STRrs), 0|OPFL_Chain|OPFL_MemRefs,
                        6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                    // Src: (st GPR:i32:$Rt, ldst_so_reg:i32:$shift)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 16
                    // Dst: (STRrs GPR:i32:$Rt, ldst_so_reg:i32:$shift)
/*20052*/         /*Scope*/ 56, /*->20109*/
/*20053*/           OPC_CheckPredicate, 34, // Predicate_truncstore
/*20055*/           OPC_Scope, 25, /*->20082*/ // 2 children in Scope
/*20057*/             OPC_CheckPredicate, 37, // Predicate_truncstorei8
/*20059*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20061*/             OPC_CheckComplexPat, /*CP*/16, /*#*/2, // SelectLdStSOReg:$shift #3 #4 #5
/*20064*/             OPC_EmitMergeInputChains1_0,
/*20065*/             OPC_EmitInteger, MVT::i32, 14, 
/*20068*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20071*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::STRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                          6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st GPRnopc:i32:$Rt, ldst_so_reg:i32:$shift)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 16
                      // Dst: (STRBrs GPRnopc:i32:$Rt, ldst_so_reg:i32:$shift)
/*20082*/           /*Scope*/ 25, /*->20108*/
/*20083*/             OPC_CheckPredicate, 35, // Predicate_truncstorei16
/*20085*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20087*/             OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectAddrMode3:$addr #3 #4 #5
/*20090*/             OPC_EmitMergeInputChains1_0,
/*20091*/             OPC_EmitInteger, MVT::i32, 14, 
/*20094*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20097*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::STRH), 0|OPFL_Chain|OPFL_MemRefs,
                          6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st GPR:i32:$Rt, addrmode3:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 16
                      // Dst: (STRH GPR:i32:$Rt, addrmode3:i32:$addr)
/*20108*/           0, /*End of Scope*/
/*20109*/         /*Scope*/ 25, /*->20135*/
/*20110*/           OPC_CheckPredicate, 38, // Predicate_store
/*20112*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20114*/           OPC_CheckComplexPat, /*CP*/17, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*20117*/           OPC_EmitMergeInputChains1_0,
/*20118*/           OPC_EmitInteger, MVT::i32, 14, 
/*20121*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20124*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRs), 0|OPFL_Chain|OPFL_MemRefs,
                        6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                    // Src: (st GPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 16
                    // Dst: (t2STRs GPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*20135*/         /*Scope*/ 56, /*->20192*/
/*20136*/           OPC_CheckPredicate, 34, // Predicate_truncstore
/*20138*/           OPC_Scope, 25, /*->20165*/ // 2 children in Scope
/*20140*/             OPC_CheckPredicate, 37, // Predicate_truncstorei8
/*20142*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20144*/             OPC_CheckComplexPat, /*CP*/17, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*20147*/             OPC_EmitMergeInputChains1_0,
/*20148*/             OPC_EmitInteger, MVT::i32, 14, 
/*20151*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20154*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRBs), 0|OPFL_Chain|OPFL_MemRefs,
                          6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 16
                      // Dst: (t2STRBs rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*20165*/           /*Scope*/ 25, /*->20191*/
/*20166*/             OPC_CheckPredicate, 35, // Predicate_truncstorei16
/*20168*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20170*/             OPC_CheckComplexPat, /*CP*/17, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*20173*/             OPC_EmitMergeInputChains1_0,
/*20174*/             OPC_EmitInteger, MVT::i32, 14, 
/*20177*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20180*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRHs), 0|OPFL_Chain|OPFL_MemRefs,
                          6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 16
                      // Dst: (t2STRHs rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*20191*/           0, /*End of Scope*/
/*20192*/         0, /*End of Scope*/
/*20193*/       /*Scope*/ 103, /*->20297*/
/*20194*/         OPC_RecordChild3, // #3 = $offset
/*20195*/         OPC_CheckChild3Type, MVT::i32,
/*20197*/         OPC_CheckType, MVT::i32,
/*20199*/         OPC_Scope, 30, /*->20231*/ // 2 children in Scope
/*20201*/           OPC_CheckPredicate, 38, // Predicate_istore
/*20203*/           OPC_CheckPredicate, 36, // Predicate_post_store
/*20205*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20207*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$Rn #4
/*20210*/           OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #5
/*20213*/           OPC_EmitMergeInputChains1_0,
/*20214*/           OPC_EmitInteger, MVT::i32, 14, 
/*20217*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20220*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STR_POST), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                    // Src: (ist:i32 GPRnopc:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 16
                    // Dst: (t2STR_POST:i32 GPRnopc:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*20231*/         /*Scope*/ 64, /*->20296*/
/*20232*/           OPC_CheckPredicate, 34, // Predicate_itruncstore
/*20234*/           OPC_CheckPredicate, 36, // Predicate_post_truncst
/*20236*/           OPC_Scope, 28, /*->20266*/ // 2 children in Scope
/*20238*/             OPC_CheckPredicate, 35, // Predicate_post_truncsti16
/*20240*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20242*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$Rn #4
/*20245*/             OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #5
/*20248*/             OPC_EmitMergeInputChains1_0,
/*20249*/             OPC_EmitInteger, MVT::i32, 14, 
/*20252*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20255*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STRH_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                      // Src: (ist:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 16
                      // Dst: (t2STRH_POST:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*20266*/           /*Scope*/ 28, /*->20295*/
/*20267*/             OPC_CheckPredicate, 37, // Predicate_post_truncsti8
/*20269*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20271*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$Rn #4
/*20274*/             OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #5
/*20277*/             OPC_EmitMergeInputChains1_0,
/*20278*/             OPC_EmitInteger, MVT::i32, 14, 
/*20281*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20284*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STRB_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                      // Src: (ist:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 16
                      // Dst: (t2STRB_POST:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*20295*/           0, /*End of Scope*/
/*20296*/         0, /*End of Scope*/
/*20297*/       0, /*End of Scope*/
/*20298*/     /*Scope*/ 91|128,1/*219*/, /*->20519*/
/*20300*/       OPC_MoveChild1,
/*20301*/       OPC_SwitchOpcode /*2 cases */, 105, TARGET_VAL(ISD::FP_TO_SINT),// ->20410
/*20305*/         OPC_RecordChild0, // #1 = $a
/*20306*/         OPC_CheckType, MVT::i32,
/*20308*/         OPC_Scope, 49, /*->20359*/ // 2 children in Scope
/*20310*/           OPC_CheckChild0Type, MVT::f64,
/*20312*/           OPC_MoveParent,
/*20313*/           OPC_RecordChild2, // #2 = $ptr
/*20314*/           OPC_CheckChild2Type, MVT::i32,
/*20316*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*20318*/           OPC_CheckPredicate, 38, // Predicate_store
/*20320*/           OPC_CheckPredicate, 39, // Predicate_alignedstore32
/*20322*/           OPC_CheckPatternPredicate, 18, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*20324*/           OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode5:$ptr #3 #4
/*20327*/           OPC_EmitMergeInputChains1_0,
/*20328*/           OPC_EmitInteger, MVT::i32, 14, 
/*20331*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20334*/           OPC_EmitNode1, TARGET_VAL(ARM::VTOSIZD), 0|OPFL_Chain,
                        MVT::f32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*20343*/           OPC_EmitInteger, MVT::i32, 14, 
/*20346*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20349*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 7, 3, 4, 8, 9, 
                    // Src: (st (fp_to_sint:i32 DPR:f64:$a), addrmode5:i32:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_alignedstore32>> - Complexity = 16
                    // Dst: (VSTRS (VTOSIZD:f32 DPR:f64:$a), addrmode5:i32:$ptr)
/*20359*/         /*Scope*/ 49, /*->20409*/
/*20360*/           OPC_CheckChild0Type, MVT::f32,
/*20362*/           OPC_MoveParent,
/*20363*/           OPC_RecordChild2, // #2 = $ptr
/*20364*/           OPC_CheckChild2Type, MVT::i32,
/*20366*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*20368*/           OPC_CheckPredicate, 38, // Predicate_store
/*20370*/           OPC_CheckPredicate, 39, // Predicate_alignedstore32
/*20372*/           OPC_CheckPatternPredicate, 19, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*20374*/           OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode5:$ptr #3 #4
/*20377*/           OPC_EmitMergeInputChains1_0,
/*20378*/           OPC_EmitInteger, MVT::i32, 14, 
/*20381*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20384*/           OPC_EmitNode1, TARGET_VAL(ARM::VTOSIZS), 0|OPFL_Chain,
                        MVT::f32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*20393*/           OPC_EmitInteger, MVT::i32, 14, 
/*20396*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20399*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 7, 3, 4, 8, 9, 
                    // Src: (st (fp_to_sint:i32 SPR:f32:$a), addrmode5:i32:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_alignedstore32>> - Complexity = 16
                    // Dst: (VSTRS (VTOSIZS:f32 SPR:f32:$a), addrmode5:i32:$ptr)
/*20409*/         0, /*End of Scope*/
/*20410*/       /*SwitchOpcode*/ 105, TARGET_VAL(ISD::FP_TO_UINT),// ->20518
/*20413*/         OPC_RecordChild0, // #1 = $a
/*20414*/         OPC_CheckType, MVT::i32,
/*20416*/         OPC_Scope, 49, /*->20467*/ // 2 children in Scope
/*20418*/           OPC_CheckChild0Type, MVT::f64,
/*20420*/           OPC_MoveParent,
/*20421*/           OPC_RecordChild2, // #2 = $ptr
/*20422*/           OPC_CheckChild2Type, MVT::i32,
/*20424*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*20426*/           OPC_CheckPredicate, 38, // Predicate_store
/*20428*/           OPC_CheckPredicate, 39, // Predicate_alignedstore32
/*20430*/           OPC_CheckPatternPredicate, 18, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*20432*/           OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode5:$ptr #3 #4
/*20435*/           OPC_EmitMergeInputChains1_0,
/*20436*/           OPC_EmitInteger, MVT::i32, 14, 
/*20439*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20442*/           OPC_EmitNode1, TARGET_VAL(ARM::VTOUIZD), 0|OPFL_Chain,
                        MVT::f32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*20451*/           OPC_EmitInteger, MVT::i32, 14, 
/*20454*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20457*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 7, 3, 4, 8, 9, 
                    // Src: (st (fp_to_uint:i32 DPR:f64:$a), addrmode5:i32:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_alignedstore32>> - Complexity = 16
                    // Dst: (VSTRS (VTOUIZD:f32 DPR:f64:$a), addrmode5:i32:$ptr)
/*20467*/         /*Scope*/ 49, /*->20517*/
/*20468*/           OPC_CheckChild0Type, MVT::f32,
/*20470*/           OPC_MoveParent,
/*20471*/           OPC_RecordChild2, // #2 = $ptr
/*20472*/           OPC_CheckChild2Type, MVT::i32,
/*20474*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*20476*/           OPC_CheckPredicate, 38, // Predicate_store
/*20478*/           OPC_CheckPredicate, 39, // Predicate_alignedstore32
/*20480*/           OPC_CheckPatternPredicate, 19, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*20482*/           OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode5:$ptr #3 #4
/*20485*/           OPC_EmitMergeInputChains1_0,
/*20486*/           OPC_EmitInteger, MVT::i32, 14, 
/*20489*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20492*/           OPC_EmitNode1, TARGET_VAL(ARM::VTOUIZS), 0|OPFL_Chain,
                        MVT::f32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*20501*/           OPC_EmitInteger, MVT::i32, 14, 
/*20504*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20507*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 7, 3, 4, 8, 9, 
                    // Src: (st (fp_to_uint:i32 SPR:f32:$a), addrmode5:i32:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_alignedstore32>> - Complexity = 16
                    // Dst: (VSTRS (VTOUIZS:f32 SPR:f32:$a), addrmode5:i32:$ptr)
/*20517*/         0, /*End of Scope*/
/*20518*/       0, // EndSwitchOpcode
/*20519*/     /*Scope*/ 13|128,7/*909*/, /*->21430*/
/*20521*/       OPC_RecordChild1, // #1 = $Rt
/*20522*/       OPC_Scope, 116|128,4/*628*/, /*->21153*/ // 4 children in Scope
/*20525*/         OPC_CheckChild1Type, MVT::i32,
/*20527*/         OPC_RecordChild2, // #2 = $addr
/*20528*/         OPC_Scope, 127|128,2/*383*/, /*->20914*/ // 2 children in Scope
/*20531*/           OPC_CheckChild2Type, MVT::i32,
/*20533*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*20535*/           OPC_Scope, 24, /*->20561*/ // 6 children in Scope
/*20537*/             OPC_CheckPredicate, 38, // Predicate_store
/*20539*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20541*/             OPC_CheckComplexPat, /*CP*/20, /*#*/2, // SelectAddrModeImm12:$addr #3 #4
/*20544*/             OPC_EmitMergeInputChains1_0,
/*20545*/             OPC_EmitInteger, MVT::i32, 14, 
/*20548*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20551*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                          5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st GPR:i32:$Rt, addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                      // Dst: (STRi12 GPR:i32:$Rt, addrmode_imm12:i32:$addr)
/*20561*/           /*Scope*/ 26, /*->20588*/
/*20562*/             OPC_CheckPredicate, 34, // Predicate_truncstore
/*20564*/             OPC_CheckPredicate, 37, // Predicate_truncstorei8
/*20566*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20568*/             OPC_CheckComplexPat, /*CP*/20, /*#*/2, // SelectAddrModeImm12:$addr #3 #4
/*20571*/             OPC_EmitMergeInputChains1_0,
/*20572*/             OPC_EmitInteger, MVT::i32, 14, 
/*20575*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20578*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st GPRnopc:i32:$Rt, addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                      // Dst: (STRBi12 GPRnopc:i32:$Rt, addrmode_imm12:i32:$addr)
/*20588*/           /*Scope*/ 69, /*->20658*/
/*20589*/             OPC_CheckPredicate, 38, // Predicate_store
/*20591*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*20593*/             OPC_Scope, 20, /*->20615*/ // 3 children in Scope
/*20595*/               OPC_CheckComplexPat, /*CP*/21, /*#*/2, // SelectThumbAddrModeSP:$addr #3 #4
/*20598*/               OPC_EmitMergeInputChains1_0,
/*20599*/               OPC_EmitInteger, MVT::i32, 14, 
/*20602*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20605*/               OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRspi), 0|OPFL_Chain|OPFL_MemRefs,
                            5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (tSTRspi tGPR:i32:$Rt, t_addrmode_sp:i32:$addr)
/*20615*/             /*Scope*/ 20, /*->20636*/
/*20616*/               OPC_CheckComplexPat, /*CP*/22, /*#*/2, // SelectThumbAddrModeImm5S4:$addr #3 #4
/*20619*/               OPC_EmitMergeInputChains1_0,
/*20620*/               OPC_EmitInteger, MVT::i32, 14, 
/*20623*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20626*/               OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRi), 0|OPFL_Chain|OPFL_MemRefs,
                            5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_is4:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (tSTRi tGPR:i32:$Rt, t_addrmode_is4:i32:$addr)
/*20636*/             /*Scope*/ 20, /*->20657*/
/*20637*/               OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectThumbAddrModeRR:$addr #3 #4
/*20640*/               OPC_EmitMergeInputChains1_0,
/*20641*/               OPC_EmitInteger, MVT::i32, 14, 
/*20644*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20647*/               OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRr), 0|OPFL_Chain|OPFL_MemRefs,
                            5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (tSTRr tGPR:i32:$Rt, t_addrmode_rr:i32:$addr)
/*20657*/             0, /*End of Scope*/
/*20658*/           /*Scope*/ 102, /*->20761*/
/*20659*/             OPC_CheckPredicate, 34, // Predicate_truncstore
/*20661*/             OPC_Scope, 48, /*->20711*/ // 2 children in Scope
/*20663*/               OPC_CheckPredicate, 37, // Predicate_truncstorei8
/*20665*/               OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*20667*/               OPC_Scope, 20, /*->20689*/ // 2 children in Scope
/*20669*/                 OPC_CheckComplexPat, /*CP*/23, /*#*/2, // SelectThumbAddrModeImm5S1:$addr #3 #4
/*20672*/                 OPC_EmitMergeInputChains1_0,
/*20673*/                 OPC_EmitInteger, MVT::i32, 14, 
/*20676*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20679*/                 OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRBi), 0|OPFL_Chain|OPFL_MemRefs,
                              5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st tGPR:i32:$Rt, t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                          // Dst: (tSTRBi tGPR:i32:$Rt, t_addrmode_is1:i32:$addr)
/*20689*/               /*Scope*/ 20, /*->20710*/
/*20690*/                 OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectThumbAddrModeRR:$addr #3 #4
/*20693*/                 OPC_EmitMergeInputChains1_0,
/*20694*/                 OPC_EmitInteger, MVT::i32, 14, 
/*20697*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20700*/                 OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRBr), 0|OPFL_Chain|OPFL_MemRefs,
                              5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st tGPR:i32:$Rt, t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                          // Dst: (tSTRBr tGPR:i32:$Rt, t_addrmode_rr:i32:$addr)
/*20710*/               0, /*End of Scope*/
/*20711*/             /*Scope*/ 48, /*->20760*/
/*20712*/               OPC_CheckPredicate, 35, // Predicate_truncstorei16
/*20714*/               OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*20716*/               OPC_Scope, 20, /*->20738*/ // 2 children in Scope
/*20718*/                 OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectThumbAddrModeImm5S2:$addr #3 #4
/*20721*/                 OPC_EmitMergeInputChains1_0,
/*20722*/                 OPC_EmitInteger, MVT::i32, 14, 
/*20725*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20728*/                 OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRHi), 0|OPFL_Chain|OPFL_MemRefs,
                              5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st tGPR:i32:$Rt, t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                          // Dst: (tSTRHi tGPR:i32:$Rt, t_addrmode_is2:i32:$addr)
/*20738*/               /*Scope*/ 20, /*->20759*/
/*20739*/                 OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectThumbAddrModeRR:$addr #3 #4
/*20742*/                 OPC_EmitMergeInputChains1_0,
/*20743*/                 OPC_EmitInteger, MVT::i32, 14, 
/*20746*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20749*/                 OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRHr), 0|OPFL_Chain|OPFL_MemRefs,
                              5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st tGPR:i32:$Rt, t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                          // Dst: (tSTRHr tGPR:i32:$Rt, t_addrmode_rr:i32:$addr)
/*20759*/               0, /*End of Scope*/
/*20760*/             0, /*End of Scope*/
/*20761*/           /*Scope*/ 48, /*->20810*/
/*20762*/             OPC_CheckPredicate, 38, // Predicate_store
/*20764*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20766*/             OPC_Scope, 20, /*->20788*/ // 2 children in Scope
/*20768*/               OPC_CheckComplexPat, /*CP*/24, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*20771*/               OPC_EmitMergeInputChains1_0,
/*20772*/               OPC_EmitInteger, MVT::i32, 14, 
/*20775*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20778*/               OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                            5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st GPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (t2STRi12 GPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*20788*/             /*Scope*/ 20, /*->20809*/
/*20789*/               OPC_CheckComplexPat, /*CP*/25, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*20792*/               OPC_EmitMergeInputChains1_0,
/*20793*/               OPC_EmitInteger, MVT::i32, 14, 
/*20796*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20799*/               OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRi8), 0|OPFL_Chain|OPFL_MemRefs,
                            5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st GPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (t2STRi8 GPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)
/*20809*/             0, /*End of Scope*/
/*20810*/           /*Scope*/ 102, /*->20913*/
/*20811*/             OPC_CheckPredicate, 34, // Predicate_truncstore
/*20813*/             OPC_Scope, 48, /*->20863*/ // 2 children in Scope
/*20815*/               OPC_CheckPredicate, 37, // Predicate_truncstorei8
/*20817*/               OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20819*/               OPC_Scope, 20, /*->20841*/ // 2 children in Scope
/*20821*/                 OPC_CheckComplexPat, /*CP*/24, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*20824*/                 OPC_EmitMergeInputChains1_0,
/*20825*/                 OPC_EmitInteger, MVT::i32, 14, 
/*20828*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20831*/                 OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                              5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                          // Dst: (t2STRBi12 rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*20841*/               /*Scope*/ 20, /*->20862*/
/*20842*/                 OPC_CheckComplexPat, /*CP*/25, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*20845*/                 OPC_EmitMergeInputChains1_0,
/*20846*/                 OPC_EmitInteger, MVT::i32, 14, 
/*20849*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20852*/                 OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                              5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                          // Dst: (t2STRBi8 rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)
/*20862*/               0, /*End of Scope*/
/*20863*/             /*Scope*/ 48, /*->20912*/
/*20864*/               OPC_CheckPredicate, 35, // Predicate_truncstorei16
/*20866*/               OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20868*/               OPC_Scope, 20, /*->20890*/ // 2 children in Scope
/*20870*/                 OPC_CheckComplexPat, /*CP*/24, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*20873*/                 OPC_EmitMergeInputChains1_0,
/*20874*/                 OPC_EmitInteger, MVT::i32, 14, 
/*20877*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20880*/                 OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                              5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                          // Dst: (t2STRHi12 rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*20890*/               /*Scope*/ 20, /*->20911*/
/*20891*/                 OPC_CheckComplexPat, /*CP*/25, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*20894*/                 OPC_EmitMergeInputChains1_0,
/*20895*/                 OPC_EmitInteger, MVT::i32, 14, 
/*20898*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20901*/                 OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                              5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                          // Dst: (t2STRHi8 rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)
/*20911*/               0, /*End of Scope*/
/*20912*/             0, /*End of Scope*/
/*20913*/           0, /*End of Scope*/
/*20914*/         /*Scope*/ 108|128,1/*236*/, /*->21152*/
/*20916*/           OPC_RecordChild3, // #3 = $offset
/*20917*/           OPC_CheckChild3Type, MVT::i32,
/*20919*/           OPC_CheckType, MVT::i32,
/*20921*/           OPC_Scope, 54, /*->20977*/ // 4 children in Scope
/*20923*/             OPC_CheckPredicate, 38, // Predicate_istore
/*20925*/             OPC_CheckPredicate, 40, // Predicate_pre_store
/*20927*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20929*/             OPC_Scope, 22, /*->20953*/ // 2 children in Scope
/*20931*/               OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode2OffsetImm:$offset #4 #5
/*20934*/               OPC_EmitMergeInputChains1_0,
/*20935*/               OPC_EmitInteger, MVT::i32, 14, 
/*20938*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20941*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::STRi_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                        // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 13
                        // Dst: (STRi_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)
/*20953*/             /*Scope*/ 22, /*->20976*/
/*20954*/               OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2OffsetReg:$offset #4 #5
/*20957*/               OPC_EmitMergeInputChains1_0,
/*20958*/               OPC_EmitInteger, MVT::i32, 14, 
/*20961*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20964*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::STRr_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                        // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 13
                        // Dst: (STRr_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)
/*20976*/             0, /*End of Scope*/
/*20977*/           /*Scope*/ 86, /*->21064*/
/*20978*/             OPC_CheckPredicate, 34, // Predicate_itruncstore
/*20980*/             OPC_CheckPredicate, 40, // Predicate_pre_truncst
/*20982*/             OPC_Scope, 52, /*->21036*/ // 2 children in Scope
/*20984*/               OPC_CheckPredicate, 37, // Predicate_pre_truncsti8
/*20986*/               OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20988*/               OPC_Scope, 22, /*->21012*/ // 2 children in Scope
/*20990*/                 OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode2OffsetImm:$offset #4 #5
/*20993*/                 OPC_EmitMergeInputChains1_0,
/*20994*/                 OPC_EmitInteger, MVT::i32, 14, 
/*20997*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21000*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::STRBi_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                              MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                          // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 13
                          // Dst: (STRBi_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)
/*21012*/               /*Scope*/ 22, /*->21035*/
/*21013*/                 OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2OffsetReg:$offset #4 #5
/*21016*/                 OPC_EmitMergeInputChains1_0,
/*21017*/                 OPC_EmitInteger, MVT::i32, 14, 
/*21020*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21023*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::STRBr_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                              MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                          // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 13
                          // Dst: (STRBr_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)
/*21035*/               0, /*End of Scope*/
/*21036*/             /*Scope*/ 26, /*->21063*/
/*21037*/               OPC_CheckPredicate, 35, // Predicate_pre_truncsti16
/*21039*/               OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21041*/               OPC_CheckComplexPat, /*CP*/15, /*#*/3, // SelectAddrMode3Offset:$offset #4 #5
/*21044*/               OPC_EmitMergeInputChains1_0,
/*21045*/               OPC_EmitInteger, MVT::i32, 14, 
/*21048*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21051*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::STRH_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                        // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am3offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti16>> - Complexity = 13
                        // Dst: (STRH_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am3offset:i32:$offset)
/*21063*/             0, /*End of Scope*/
/*21064*/           /*Scope*/ 27, /*->21092*/
/*21065*/             OPC_CheckPredicate, 38, // Predicate_istore
/*21067*/             OPC_CheckPredicate, 40, // Predicate_pre_store
/*21069*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21071*/             OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*21074*/             OPC_EmitMergeInputChains1_0,
/*21075*/             OPC_EmitInteger, MVT::i32, 14, 
/*21078*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21081*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STR_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                      // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 10
                      // Dst: (t2STR_preidx:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*21092*/           /*Scope*/ 58, /*->21151*/
/*21093*/             OPC_CheckPredicate, 34, // Predicate_itruncstore
/*21095*/             OPC_CheckPredicate, 40, // Predicate_pre_truncst
/*21097*/             OPC_Scope, 25, /*->21124*/ // 2 children in Scope
/*21099*/               OPC_CheckPredicate, 37, // Predicate_pre_truncsti8
/*21101*/               OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21103*/               OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*21106*/               OPC_EmitMergeInputChains1_0,
/*21107*/               OPC_EmitInteger, MVT::i32, 14, 
/*21110*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21113*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STRB_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                        // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 10
                        // Dst: (t2STRB_preidx:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*21124*/             /*Scope*/ 25, /*->21150*/
/*21125*/               OPC_CheckPredicate, 35, // Predicate_pre_truncsti16
/*21127*/               OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21129*/               OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*21132*/               OPC_EmitMergeInputChains1_0,
/*21133*/               OPC_EmitInteger, MVT::i32, 14, 
/*21136*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21139*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STRH_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                        // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti16>> - Complexity = 10
                        // Dst: (t2STRH_preidx:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*21150*/             0, /*End of Scope*/
/*21151*/           0, /*End of Scope*/
/*21152*/         0, /*End of Scope*/
/*21153*/       /*Scope*/ 111, /*->21265*/
/*21154*/         OPC_CheckChild1Type, MVT::f64,
/*21156*/         OPC_RecordChild2, // #2 = $addr
/*21157*/         OPC_CheckChild2Type, MVT::i32,
/*21159*/         OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*21161*/         OPC_CheckPredicate, 38, // Predicate_store
/*21163*/         OPC_Scope, 24, /*->21189*/ // 4 children in Scope
/*21165*/           OPC_CheckPredicate, 39, // Predicate_alignedstore32
/*21167*/           OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2())
/*21169*/           OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode5:$addr #3 #4
/*21172*/           OPC_EmitMergeInputChains1_0,
/*21173*/           OPC_EmitInteger, MVT::i32, 14, 
/*21176*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21179*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VSTRD), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st DPR:f64:$Dd, addrmode5:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_alignedstore32>> - Complexity = 13
                    // Dst: (VSTRD DPR:f64:$Dd, addrmode5:i32:$addr)
/*21189*/         /*Scope*/ 24, /*->21214*/
/*21190*/           OPC_CheckPredicate, 41, // Predicate_hword_alignedstore
/*21192*/           OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*21194*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*21197*/           OPC_EmitMergeInputChains1_0,
/*21198*/           OPC_EmitInteger, MVT::i32, 14, 
/*21201*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21204*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1d16), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st DPR:f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_hword_alignedstore>> - Complexity = 13
                    // Dst: (VST1d16 addrmode6:i32:$addr, DPR:f64:$value)
/*21214*/         /*Scope*/ 24, /*->21239*/
/*21215*/           OPC_CheckPredicate, 42, // Predicate_byte_alignedstore
/*21217*/           OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*21219*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*21222*/           OPC_EmitMergeInputChains1_0,
/*21223*/           OPC_EmitInteger, MVT::i32, 14, 
/*21226*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21229*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1d8), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st DPR:f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_byte_alignedstore>> - Complexity = 13
                    // Dst: (VST1d8 addrmode6:i32:$addr, DPR:f64:$value)
/*21239*/         /*Scope*/ 24, /*->21264*/
/*21240*/           OPC_CheckPredicate, 43, // Predicate_non_word_alignedstore
/*21242*/           OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*21244*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*21247*/           OPC_EmitMergeInputChains1_0,
/*21248*/           OPC_EmitInteger, MVT::i32, 14, 
/*21251*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21254*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1d64), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st DPR:f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_non_word_alignedstore>> - Complexity = 13
                    // Dst: (VST1d64 addrmode6:i32:$addr, DPR:f64:$value)
/*21264*/         0, /*End of Scope*/
/*21265*/       /*Scope*/ 33, /*->21299*/
/*21266*/         OPC_CheckChild1Type, MVT::f32,
/*21268*/         OPC_RecordChild2, // #2 = $addr
/*21269*/         OPC_CheckChild2Type, MVT::i32,
/*21271*/         OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*21273*/         OPC_CheckPredicate, 38, // Predicate_store
/*21275*/         OPC_CheckPredicate, 39, // Predicate_alignedstore32
/*21277*/         OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2())
/*21279*/         OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode5:$addr #3 #4
/*21282*/         OPC_EmitMergeInputChains1_0,
/*21283*/         OPC_EmitInteger, MVT::i32, 14, 
/*21286*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21289*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 1, 3, 4, 5, 6, 
                  // Src: (st SPR:f32:$Sd, addrmode5:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_alignedstore32>> - Complexity = 13
                  // Dst: (VSTRS SPR:f32:$Sd, addrmode5:i32:$addr)
/*21299*/       /*Scope*/ 0|128,1/*128*/, /*->21429*/
/*21301*/         OPC_CheckChild1Type, MVT::v2f64,
/*21303*/         OPC_RecordChild2, // #2 = $addr
/*21304*/         OPC_CheckChild2Type, MVT::i32,
/*21306*/         OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*21308*/         OPC_CheckPredicate, 38, // Predicate_store
/*21310*/         OPC_Scope, 22, /*->21334*/ // 5 children in Scope
/*21312*/           OPC_CheckPredicate, 44, // Predicate_dword_alignedstore
/*21314*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*21317*/           OPC_EmitMergeInputChains1_0,
/*21318*/           OPC_EmitInteger, MVT::i32, 14, 
/*21321*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21324*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1q64), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_dword_alignedstore>> - Complexity = 13
                    // Dst: (VST1q64 addrmode6:i32:$addr, QPR:v2f64:$value)
/*21334*/         /*Scope*/ 24, /*->21359*/
/*21335*/           OPC_CheckPredicate, 45, // Predicate_word_alignedstore
/*21337*/           OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*21339*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*21342*/           OPC_EmitMergeInputChains1_0,
/*21343*/           OPC_EmitInteger, MVT::i32, 14, 
/*21346*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21349*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1q32), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_word_alignedstore>> - Complexity = 13
                    // Dst: (VST1q32 addrmode6:i32:$addr, QPR:v2f64:$value)
/*21359*/         /*Scope*/ 24, /*->21384*/
/*21360*/           OPC_CheckPredicate, 41, // Predicate_hword_alignedstore
/*21362*/           OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*21364*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*21367*/           OPC_EmitMergeInputChains1_0,
/*21368*/           OPC_EmitInteger, MVT::i32, 14, 
/*21371*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21374*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1q16), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_hword_alignedstore>> - Complexity = 13
                    // Dst: (VST1q16 addrmode6:i32:$addr, QPR:v2f64:$value)
/*21384*/         /*Scope*/ 24, /*->21409*/
/*21385*/           OPC_CheckPredicate, 42, // Predicate_byte_alignedstore
/*21387*/           OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*21389*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*21392*/           OPC_EmitMergeInputChains1_0,
/*21393*/           OPC_EmitInteger, MVT::i32, 14, 
/*21396*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21399*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1q8), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_byte_alignedstore>> - Complexity = 13
                    // Dst: (VST1q8 addrmode6:i32:$addr, QPR:v2f64:$value)
/*21409*/         /*Scope*/ 18, /*->21428*/
/*21410*/           OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2())
/*21412*/           OPC_EmitMergeInputChains1_0,
/*21413*/           OPC_EmitInteger, MVT::i32, 14, 
/*21416*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21419*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VSTMQIA), 0|OPFL_Chain|OPFL_MemRefs,
                        4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (st DPair:v2f64:$src, GPR:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 4
                    // Dst: (VSTMQIA DPair:v2f64:$src, GPR:i32:$Rn)
/*21428*/         0, /*End of Scope*/
/*21429*/       0, /*End of Scope*/
/*21430*/     0, /*End of Scope*/
/*21431*/   /*SwitchOpcode*/ 3|128,12/*1539*/, TARGET_VAL(ISD::INTRINSIC_VOID),// ->22974
/*21435*/     OPC_RecordNode, // #0 = 'intrinsic_void' chained node
/*21436*/     OPC_Scope, 111, /*->21549*/ // 22 children in Scope
/*21438*/       OPC_CheckChild1Integer, 27|128,2/*283*/, 
/*21441*/       OPC_RecordChild2, // #1 = $cop
/*21442*/       OPC_MoveChild2,
/*21443*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21446*/       OPC_MoveParent,
/*21447*/       OPC_RecordChild3, // #2 = $opc1
/*21448*/       OPC_MoveChild3,
/*21449*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21452*/       OPC_MoveParent,
/*21453*/       OPC_RecordChild4, // #3 = $CRd
/*21454*/       OPC_MoveChild4,
/*21455*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21458*/       OPC_MoveParent,
/*21459*/       OPC_RecordChild5, // #4 = $CRn
/*21460*/       OPC_MoveChild5,
/*21461*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21464*/       OPC_MoveParent,
/*21465*/       OPC_RecordChild6, // #5 = $CRm
/*21466*/       OPC_MoveChild6,
/*21467*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21470*/       OPC_MoveParent,
/*21471*/       OPC_RecordChild7, // #6 = $opc2
/*21472*/       OPC_MoveChild7,
/*21473*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21476*/       OPC_MoveParent,
/*21477*/       OPC_Scope, 34, /*->21513*/ // 2 children in Scope
/*21479*/         OPC_CheckPatternPredicate, 23, // (!Subtarget->hasV8Ops())
/*21481*/         OPC_EmitMergeInputChains1_0,
/*21482*/         OPC_EmitConvertToTarget, 1,
/*21484*/         OPC_EmitConvertToTarget, 2,
/*21486*/         OPC_EmitConvertToTarget, 3,
/*21488*/         OPC_EmitConvertToTarget, 4,
/*21490*/         OPC_EmitConvertToTarget, 5,
/*21492*/         OPC_EmitConvertToTarget, 6,
/*21494*/         OPC_EmitInteger, MVT::i32, 14, 
/*21497*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21500*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::CDP), 0|OPFL_Chain,
                      8/*#Ops*/, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_void 283:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                  // Dst: (CDP (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21513*/       /*Scope*/ 34, /*->21548*/
/*21514*/         OPC_CheckPatternPredicate, 24, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*21516*/         OPC_EmitMergeInputChains1_0,
/*21517*/         OPC_EmitConvertToTarget, 1,
/*21519*/         OPC_EmitConvertToTarget, 2,
/*21521*/         OPC_EmitConvertToTarget, 3,
/*21523*/         OPC_EmitConvertToTarget, 4,
/*21525*/         OPC_EmitConvertToTarget, 5,
/*21527*/         OPC_EmitConvertToTarget, 6,
/*21529*/         OPC_EmitInteger, MVT::i32, 14, 
/*21532*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21535*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2CDP), 0|OPFL_Chain,
                      8/*#Ops*/, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_void 283:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                  // Dst: (t2CDP (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21548*/       0, /*End of Scope*/
/*21549*/     /*Scope*/ 103, /*->21653*/
/*21550*/       OPC_CheckChild1Integer, 28|128,2/*284*/, 
/*21553*/       OPC_RecordChild2, // #1 = $cop
/*21554*/       OPC_MoveChild2,
/*21555*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21558*/       OPC_MoveParent,
/*21559*/       OPC_RecordChild3, // #2 = $opc1
/*21560*/       OPC_MoveChild3,
/*21561*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21564*/       OPC_MoveParent,
/*21565*/       OPC_RecordChild4, // #3 = $CRd
/*21566*/       OPC_MoveChild4,
/*21567*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21570*/       OPC_MoveParent,
/*21571*/       OPC_RecordChild5, // #4 = $CRn
/*21572*/       OPC_MoveChild5,
/*21573*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21576*/       OPC_MoveParent,
/*21577*/       OPC_RecordChild6, // #5 = $CRm
/*21578*/       OPC_MoveChild6,
/*21579*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21582*/       OPC_MoveParent,
/*21583*/       OPC_RecordChild7, // #6 = $opc2
/*21584*/       OPC_MoveChild7,
/*21585*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21588*/       OPC_MoveParent,
/*21589*/       OPC_Scope, 26, /*->21617*/ // 2 children in Scope
/*21591*/         OPC_CheckPatternPredicate, 23, // (!Subtarget->hasV8Ops())
/*21593*/         OPC_EmitMergeInputChains1_0,
/*21594*/         OPC_EmitConvertToTarget, 1,
/*21596*/         OPC_EmitConvertToTarget, 2,
/*21598*/         OPC_EmitConvertToTarget, 3,
/*21600*/         OPC_EmitConvertToTarget, 4,
/*21602*/         OPC_EmitConvertToTarget, 5,
/*21604*/         OPC_EmitConvertToTarget, 6,
/*21606*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::CDP2), 0|OPFL_Chain,
                      6/*#Ops*/, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_void 284:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                  // Dst: (CDP2 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21617*/       /*Scope*/ 34, /*->21652*/
/*21618*/         OPC_CheckPatternPredicate, 24, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*21620*/         OPC_EmitMergeInputChains1_0,
/*21621*/         OPC_EmitConvertToTarget, 1,
/*21623*/         OPC_EmitConvertToTarget, 2,
/*21625*/         OPC_EmitConvertToTarget, 3,
/*21627*/         OPC_EmitConvertToTarget, 4,
/*21629*/         OPC_EmitConvertToTarget, 5,
/*21631*/         OPC_EmitConvertToTarget, 6,
/*21633*/         OPC_EmitInteger, MVT::i32, 14, 
/*21636*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21639*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2CDP2), 0|OPFL_Chain,
                      8/*#Ops*/, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_void 284:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                  // Dst: (t2CDP2 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21652*/       0, /*End of Scope*/
/*21653*/     /*Scope*/ 76, /*->21730*/
/*21654*/       OPC_CheckChild1Integer, 44|128,2/*300*/, 
/*21657*/       OPC_RecordChild2, // #1 = $cop
/*21658*/       OPC_MoveChild2,
/*21659*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21662*/       OPC_MoveParent,
/*21663*/       OPC_RecordChild3, // #2 = $CRd
/*21664*/       OPC_MoveChild3,
/*21665*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21668*/       OPC_MoveParent,
/*21669*/       OPC_RecordChild4, // #3 = $addr
/*21670*/       OPC_CheckChild4Type, MVT::i32,
/*21672*/       OPC_Scope, 27, /*->21701*/ // 2 children in Scope
/*21674*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21676*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21679*/         OPC_EmitMergeInputChains1_0,
/*21680*/         OPC_EmitConvertToTarget, 1,
/*21682*/         OPC_EmitConvertToTarget, 2,
/*21684*/         OPC_EmitInteger, MVT::i32, 14, 
/*21687*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21690*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::LDC_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 300:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (LDC_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21701*/       /*Scope*/ 27, /*->21729*/
/*21702*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21704*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21707*/         OPC_EmitMergeInputChains1_0,
/*21708*/         OPC_EmitConvertToTarget, 1,
/*21710*/         OPC_EmitConvertToTarget, 2,
/*21712*/         OPC_EmitInteger, MVT::i32, 14, 
/*21715*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21718*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2LDC_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 300:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (t2LDC_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21729*/       0, /*End of Scope*/
/*21730*/     /*Scope*/ 76, /*->21807*/
/*21731*/       OPC_CheckChild1Integer, 47|128,2/*303*/, 
/*21734*/       OPC_RecordChild2, // #1 = $cop
/*21735*/       OPC_MoveChild2,
/*21736*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21739*/       OPC_MoveParent,
/*21740*/       OPC_RecordChild3, // #2 = $CRd
/*21741*/       OPC_MoveChild3,
/*21742*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21745*/       OPC_MoveParent,
/*21746*/       OPC_RecordChild4, // #3 = $addr
/*21747*/       OPC_CheckChild4Type, MVT::i32,
/*21749*/       OPC_Scope, 27, /*->21778*/ // 2 children in Scope
/*21751*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21753*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21756*/         OPC_EmitMergeInputChains1_0,
/*21757*/         OPC_EmitConvertToTarget, 1,
/*21759*/         OPC_EmitConvertToTarget, 2,
/*21761*/         OPC_EmitInteger, MVT::i32, 14, 
/*21764*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21767*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::LDCL_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 303:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (LDCL_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21778*/       /*Scope*/ 27, /*->21806*/
/*21779*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21781*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21784*/         OPC_EmitMergeInputChains1_0,
/*21785*/         OPC_EmitConvertToTarget, 1,
/*21787*/         OPC_EmitConvertToTarget, 2,
/*21789*/         OPC_EmitInteger, MVT::i32, 14, 
/*21792*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21795*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2LDCL_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 303:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (t2LDCL_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21806*/       0, /*End of Scope*/
/*21807*/     /*Scope*/ 68, /*->21876*/
/*21808*/       OPC_CheckChild1Integer, 45|128,2/*301*/, 
/*21811*/       OPC_RecordChild2, // #1 = $cop
/*21812*/       OPC_MoveChild2,
/*21813*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21816*/       OPC_MoveParent,
/*21817*/       OPC_RecordChild3, // #2 = $CRd
/*21818*/       OPC_MoveChild3,
/*21819*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21822*/       OPC_MoveParent,
/*21823*/       OPC_RecordChild4, // #3 = $addr
/*21824*/       OPC_CheckChild4Type, MVT::i32,
/*21826*/       OPC_Scope, 19, /*->21847*/ // 2 children in Scope
/*21828*/         OPC_CheckPatternPredicate, 23, // (!Subtarget->hasV8Ops())
/*21830*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21833*/         OPC_EmitMergeInputChains1_0,
/*21834*/         OPC_EmitConvertToTarget, 1,
/*21836*/         OPC_EmitConvertToTarget, 2,
/*21838*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::LDC2_OFFSET), 0|OPFL_Chain,
                      4/*#Ops*/, 6, 7, 4, 5, 
                  // Src: (intrinsic_void 301:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (LDC2_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21847*/       /*Scope*/ 27, /*->21875*/
/*21848*/         OPC_CheckPatternPredicate, 24, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*21850*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21853*/         OPC_EmitMergeInputChains1_0,
/*21854*/         OPC_EmitConvertToTarget, 1,
/*21856*/         OPC_EmitConvertToTarget, 2,
/*21858*/         OPC_EmitInteger, MVT::i32, 14, 
/*21861*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21864*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2LDC2_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 301:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (t2LDC2_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21875*/       0, /*End of Scope*/
/*21876*/     /*Scope*/ 68, /*->21945*/
/*21877*/       OPC_CheckChild1Integer, 46|128,2/*302*/, 
/*21880*/       OPC_RecordChild2, // #1 = $cop
/*21881*/       OPC_MoveChild2,
/*21882*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21885*/       OPC_MoveParent,
/*21886*/       OPC_RecordChild3, // #2 = $CRd
/*21887*/       OPC_MoveChild3,
/*21888*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21891*/       OPC_MoveParent,
/*21892*/       OPC_RecordChild4, // #3 = $addr
/*21893*/       OPC_CheckChild4Type, MVT::i32,
/*21895*/       OPC_Scope, 19, /*->21916*/ // 2 children in Scope
/*21897*/         OPC_CheckPatternPredicate, 23, // (!Subtarget->hasV8Ops())
/*21899*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21902*/         OPC_EmitMergeInputChains1_0,
/*21903*/         OPC_EmitConvertToTarget, 1,
/*21905*/         OPC_EmitConvertToTarget, 2,
/*21907*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::LDC2L_OFFSET), 0|OPFL_Chain,
                      4/*#Ops*/, 6, 7, 4, 5, 
                  // Src: (intrinsic_void 302:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (LDC2L_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21916*/       /*Scope*/ 27, /*->21944*/
/*21917*/         OPC_CheckPatternPredicate, 24, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*21919*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21922*/         OPC_EmitMergeInputChains1_0,
/*21923*/         OPC_EmitConvertToTarget, 1,
/*21925*/         OPC_EmitConvertToTarget, 2,
/*21927*/         OPC_EmitInteger, MVT::i32, 14, 
/*21930*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21933*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2LDC2L_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 302:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (t2LDC2L_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21944*/       0, /*End of Scope*/
/*21945*/     /*Scope*/ 76, /*->22022*/
/*21946*/       OPC_CheckChild1Integer, 59|128,3/*443*/, 
/*21949*/       OPC_RecordChild2, // #1 = $cop
/*21950*/       OPC_MoveChild2,
/*21951*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21954*/       OPC_MoveParent,
/*21955*/       OPC_RecordChild3, // #2 = $CRd
/*21956*/       OPC_MoveChild3,
/*21957*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21960*/       OPC_MoveParent,
/*21961*/       OPC_RecordChild4, // #3 = $addr
/*21962*/       OPC_CheckChild4Type, MVT::i32,
/*21964*/       OPC_Scope, 27, /*->21993*/ // 2 children in Scope
/*21966*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21968*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21971*/         OPC_EmitMergeInputChains1_0,
/*21972*/         OPC_EmitConvertToTarget, 1,
/*21974*/         OPC_EmitConvertToTarget, 2,
/*21976*/         OPC_EmitInteger, MVT::i32, 14, 
/*21979*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21982*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::STC_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 443:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (STC_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21993*/       /*Scope*/ 27, /*->22021*/
/*21994*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21996*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21999*/         OPC_EmitMergeInputChains1_0,
/*22000*/         OPC_EmitConvertToTarget, 1,
/*22002*/         OPC_EmitConvertToTarget, 2,
/*22004*/         OPC_EmitInteger, MVT::i32, 14, 
/*22007*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22010*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STC_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 443:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (t2STC_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*22021*/       0, /*End of Scope*/
/*22022*/     /*Scope*/ 76, /*->22099*/
/*22023*/       OPC_CheckChild1Integer, 62|128,3/*446*/, 
/*22026*/       OPC_RecordChild2, // #1 = $cop
/*22027*/       OPC_MoveChild2,
/*22028*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22031*/       OPC_MoveParent,
/*22032*/       OPC_RecordChild3, // #2 = $CRd
/*22033*/       OPC_MoveChild3,
/*22034*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22037*/       OPC_MoveParent,
/*22038*/       OPC_RecordChild4, // #3 = $addr
/*22039*/       OPC_CheckChild4Type, MVT::i32,
/*22041*/       OPC_Scope, 27, /*->22070*/ // 2 children in Scope
/*22043*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22045*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*22048*/         OPC_EmitMergeInputChains1_0,
/*22049*/         OPC_EmitConvertToTarget, 1,
/*22051*/         OPC_EmitConvertToTarget, 2,
/*22053*/         OPC_EmitInteger, MVT::i32, 14, 
/*22056*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22059*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::STCL_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 446:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (STCL_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*22070*/       /*Scope*/ 27, /*->22098*/
/*22071*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22073*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*22076*/         OPC_EmitMergeInputChains1_0,
/*22077*/         OPC_EmitConvertToTarget, 1,
/*22079*/         OPC_EmitConvertToTarget, 2,
/*22081*/         OPC_EmitInteger, MVT::i32, 14, 
/*22084*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22087*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STCL_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 446:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (t2STCL_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*22098*/       0, /*End of Scope*/
/*22099*/     /*Scope*/ 68, /*->22168*/
/*22100*/       OPC_CheckChild1Integer, 60|128,3/*444*/, 
/*22103*/       OPC_RecordChild2, // #1 = $cop
/*22104*/       OPC_MoveChild2,
/*22105*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22108*/       OPC_MoveParent,
/*22109*/       OPC_RecordChild3, // #2 = $CRd
/*22110*/       OPC_MoveChild3,
/*22111*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22114*/       OPC_MoveParent,
/*22115*/       OPC_RecordChild4, // #3 = $addr
/*22116*/       OPC_CheckChild4Type, MVT::i32,
/*22118*/       OPC_Scope, 19, /*->22139*/ // 2 children in Scope
/*22120*/         OPC_CheckPatternPredicate, 23, // (!Subtarget->hasV8Ops())
/*22122*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*22125*/         OPC_EmitMergeInputChains1_0,
/*22126*/         OPC_EmitConvertToTarget, 1,
/*22128*/         OPC_EmitConvertToTarget, 2,
/*22130*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::STC2_OFFSET), 0|OPFL_Chain,
                      4/*#Ops*/, 6, 7, 4, 5, 
                  // Src: (intrinsic_void 444:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (STC2_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*22139*/       /*Scope*/ 27, /*->22167*/
/*22140*/         OPC_CheckPatternPredicate, 24, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*22142*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*22145*/         OPC_EmitMergeInputChains1_0,
/*22146*/         OPC_EmitConvertToTarget, 1,
/*22148*/         OPC_EmitConvertToTarget, 2,
/*22150*/         OPC_EmitInteger, MVT::i32, 14, 
/*22153*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22156*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STC2_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 444:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (t2STC2_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*22167*/       0, /*End of Scope*/
/*22168*/     /*Scope*/ 68, /*->22237*/
/*22169*/       OPC_CheckChild1Integer, 61|128,3/*445*/, 
/*22172*/       OPC_RecordChild2, // #1 = $cop
/*22173*/       OPC_MoveChild2,
/*22174*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22177*/       OPC_MoveParent,
/*22178*/       OPC_RecordChild3, // #2 = $CRd
/*22179*/       OPC_MoveChild3,
/*22180*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22183*/       OPC_MoveParent,
/*22184*/       OPC_RecordChild4, // #3 = $addr
/*22185*/       OPC_CheckChild4Type, MVT::i32,
/*22187*/       OPC_Scope, 19, /*->22208*/ // 2 children in Scope
/*22189*/         OPC_CheckPatternPredicate, 23, // (!Subtarget->hasV8Ops())
/*22191*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*22194*/         OPC_EmitMergeInputChains1_0,
/*22195*/         OPC_EmitConvertToTarget, 1,
/*22197*/         OPC_EmitConvertToTarget, 2,
/*22199*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::STC2L_OFFSET), 0|OPFL_Chain,
                      4/*#Ops*/, 6, 7, 4, 5, 
                  // Src: (intrinsic_void 445:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (STC2L_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*22208*/       /*Scope*/ 27, /*->22236*/
/*22209*/         OPC_CheckPatternPredicate, 24, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*22211*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*22214*/         OPC_EmitMergeInputChains1_0,
/*22215*/         OPC_EmitConvertToTarget, 1,
/*22217*/         OPC_EmitConvertToTarget, 2,
/*22219*/         OPC_EmitInteger, MVT::i32, 14, 
/*22222*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22225*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STC2L_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 445:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (t2STC2L_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*22236*/       0, /*End of Scope*/
/*22237*/     /*Scope*/ 102, /*->22340*/
/*22238*/       OPC_CheckChild1Integer, 50|128,2/*306*/, 
/*22241*/       OPC_RecordChild2, // #1 = $cop
/*22242*/       OPC_MoveChild2,
/*22243*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22246*/       OPC_MoveParent,
/*22247*/       OPC_RecordChild3, // #2 = $opc1
/*22248*/       OPC_MoveChild3,
/*22249*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22252*/       OPC_MoveParent,
/*22253*/       OPC_RecordChild4, // #3 = $Rt
/*22254*/       OPC_RecordChild5, // #4 = $CRn
/*22255*/       OPC_MoveChild5,
/*22256*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22259*/       OPC_MoveParent,
/*22260*/       OPC_RecordChild6, // #5 = $CRm
/*22261*/       OPC_MoveChild6,
/*22262*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22265*/       OPC_MoveParent,
/*22266*/       OPC_RecordChild7, // #6 = $opc2
/*22267*/       OPC_MoveChild7,
/*22268*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22271*/       OPC_MoveParent,
/*22272*/       OPC_Scope, 32, /*->22306*/ // 2 children in Scope
/*22274*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22276*/         OPC_EmitMergeInputChains1_0,
/*22277*/         OPC_EmitConvertToTarget, 1,
/*22279*/         OPC_EmitConvertToTarget, 2,
/*22281*/         OPC_EmitConvertToTarget, 4,
/*22283*/         OPC_EmitConvertToTarget, 5,
/*22285*/         OPC_EmitConvertToTarget, 6,
/*22287*/         OPC_EmitInteger, MVT::i32, 14, 
/*22290*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22293*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::MCR), 0|OPFL_Chain,
                      8/*#Ops*/, 7, 8, 3, 9, 10, 11, 12, 13, 
                  // Src: (intrinsic_void 306:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (MCR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22306*/       /*Scope*/ 32, /*->22339*/
/*22307*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22309*/         OPC_EmitMergeInputChains1_0,
/*22310*/         OPC_EmitConvertToTarget, 1,
/*22312*/         OPC_EmitConvertToTarget, 2,
/*22314*/         OPC_EmitConvertToTarget, 4,
/*22316*/         OPC_EmitConvertToTarget, 5,
/*22318*/         OPC_EmitConvertToTarget, 6,
/*22320*/         OPC_EmitInteger, MVT::i32, 14, 
/*22323*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22326*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2MCR), 0|OPFL_Chain,
                      8/*#Ops*/, 7, 8, 3, 9, 10, 11, 12, 13, 
                  // Src: (intrinsic_void 306:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (t2MCR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22339*/       0, /*End of Scope*/
/*22340*/     /*Scope*/ 94, /*->22435*/
/*22341*/       OPC_CheckChild1Integer, 51|128,2/*307*/, 
/*22344*/       OPC_RecordChild2, // #1 = $cop
/*22345*/       OPC_MoveChild2,
/*22346*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22349*/       OPC_MoveParent,
/*22350*/       OPC_RecordChild3, // #2 = $opc1
/*22351*/       OPC_MoveChild3,
/*22352*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22355*/       OPC_MoveParent,
/*22356*/       OPC_RecordChild4, // #3 = $Rt
/*22357*/       OPC_RecordChild5, // #4 = $CRn
/*22358*/       OPC_MoveChild5,
/*22359*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22362*/       OPC_MoveParent,
/*22363*/       OPC_RecordChild6, // #5 = $CRm
/*22364*/       OPC_MoveChild6,
/*22365*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22368*/       OPC_MoveParent,
/*22369*/       OPC_RecordChild7, // #6 = $opc2
/*22370*/       OPC_MoveChild7,
/*22371*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22374*/       OPC_MoveParent,
/*22375*/       OPC_Scope, 24, /*->22401*/ // 2 children in Scope
/*22377*/         OPC_CheckPatternPredicate, 23, // (!Subtarget->hasV8Ops())
/*22379*/         OPC_EmitMergeInputChains1_0,
/*22380*/         OPC_EmitConvertToTarget, 1,
/*22382*/         OPC_EmitConvertToTarget, 2,
/*22384*/         OPC_EmitConvertToTarget, 4,
/*22386*/         OPC_EmitConvertToTarget, 5,
/*22388*/         OPC_EmitConvertToTarget, 6,
/*22390*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::MCR2), 0|OPFL_Chain,
                      6/*#Ops*/, 7, 8, 3, 9, 10, 11, 
                  // Src: (intrinsic_void 307:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (MCR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22401*/       /*Scope*/ 32, /*->22434*/
/*22402*/         OPC_CheckPatternPredicate, 24, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*22404*/         OPC_EmitMergeInputChains1_0,
/*22405*/         OPC_EmitConvertToTarget, 1,
/*22407*/         OPC_EmitConvertToTarget, 2,
/*22409*/         OPC_EmitConvertToTarget, 4,
/*22411*/         OPC_EmitConvertToTarget, 5,
/*22413*/         OPC_EmitConvertToTarget, 6,
/*22415*/         OPC_EmitInteger, MVT::i32, 14, 
/*22418*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22421*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2MCR2), 0|OPFL_Chain,
                      8/*#Ops*/, 7, 8, 3, 9, 10, 11, 12, 13, 
                  // Src: (intrinsic_void 307:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (t2MCR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22434*/       0, /*End of Scope*/
/*22435*/     /*Scope*/ 81, /*->22517*/
/*22436*/       OPC_CheckChild1Integer, 52|128,2/*308*/, 
/*22439*/       OPC_RecordChild2, // #1 = $cop
/*22440*/       OPC_MoveChild2,
/*22441*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22444*/       OPC_MoveParent,
/*22445*/       OPC_RecordChild3, // #2 = $opc1
/*22446*/       OPC_MoveChild3,
/*22447*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22450*/       OPC_MoveParent,
/*22451*/       OPC_RecordChild4, // #3 = $Rt
/*22452*/       OPC_RecordChild5, // #4 = $Rt2
/*22453*/       OPC_RecordChild6, // #5 = $CRm
/*22454*/       OPC_MoveChild6,
/*22455*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22458*/       OPC_MoveParent,
/*22459*/       OPC_Scope, 27, /*->22488*/ // 2 children in Scope
/*22461*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22463*/         OPC_EmitMergeInputChains1_0,
/*22464*/         OPC_EmitConvertToTarget, 1,
/*22466*/         OPC_EmitConvertToTarget, 2,
/*22468*/         OPC_EmitConvertToTarget, 5,
/*22470*/         OPC_EmitInteger, MVT::i32, 14, 
/*22473*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22476*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::MCRR), 0|OPFL_Chain,
                      7/*#Ops*/, 6, 7, 3, 4, 8, 9, 10, 
                  // Src: (intrinsic_void 308:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                  // Dst: (MCRR (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm)
/*22488*/       /*Scope*/ 27, /*->22516*/
/*22489*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22491*/         OPC_EmitMergeInputChains1_0,
/*22492*/         OPC_EmitConvertToTarget, 1,
/*22494*/         OPC_EmitConvertToTarget, 2,
/*22496*/         OPC_EmitConvertToTarget, 5,
/*22498*/         OPC_EmitInteger, MVT::i32, 14, 
/*22501*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22504*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2MCRR), 0|OPFL_Chain,
                      7/*#Ops*/, 6, 7, 3, 4, 8, 9, 10, 
                  // Src: (intrinsic_void 308:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                  // Dst: (t2MCRR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm)
/*22516*/       0, /*End of Scope*/
/*22517*/     /*Scope*/ 73, /*->22591*/
/*22518*/       OPC_CheckChild1Integer, 53|128,2/*309*/, 
/*22521*/       OPC_RecordChild2, // #1 = $cop
/*22522*/       OPC_MoveChild2,
/*22523*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22526*/       OPC_MoveParent,
/*22527*/       OPC_RecordChild3, // #2 = $opc1
/*22528*/       OPC_MoveChild3,
/*22529*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22532*/       OPC_MoveParent,
/*22533*/       OPC_RecordChild4, // #3 = $Rt
/*22534*/       OPC_RecordChild5, // #4 = $Rt2
/*22535*/       OPC_RecordChild6, // #5 = $CRm
/*22536*/       OPC_MoveChild6,
/*22537*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22540*/       OPC_MoveParent,
/*22541*/       OPC_Scope, 19, /*->22562*/ // 2 children in Scope
/*22543*/         OPC_CheckPatternPredicate, 23, // (!Subtarget->hasV8Ops())
/*22545*/         OPC_EmitMergeInputChains1_0,
/*22546*/         OPC_EmitConvertToTarget, 1,
/*22548*/         OPC_EmitConvertToTarget, 2,
/*22550*/         OPC_EmitConvertToTarget, 5,
/*22552*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::MCRR2), 0|OPFL_Chain,
                      5/*#Ops*/, 6, 7, 3, 4, 8, 
                  // Src: (intrinsic_void 309:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                  // Dst: (MCRR2 (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm)
/*22562*/       /*Scope*/ 27, /*->22590*/
/*22563*/         OPC_CheckPatternPredicate, 24, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*22565*/         OPC_EmitMergeInputChains1_0,
/*22566*/         OPC_EmitConvertToTarget, 1,
/*22568*/         OPC_EmitConvertToTarget, 2,
/*22570*/         OPC_EmitConvertToTarget, 5,
/*22572*/         OPC_EmitInteger, MVT::i32, 14, 
/*22575*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22578*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2MCRR2), 0|OPFL_Chain,
                      7/*#Ops*/, 6, 7, 3, 4, 8, 9, 10, 
                  // Src: (intrinsic_void 309:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                  // Dst: (t2MCRR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm)
/*22590*/       0, /*End of Scope*/
/*22591*/     /*Scope*/ 79, /*->22671*/
/*22592*/       OPC_CheckChild1Integer, 40|128,2/*296*/, 
/*22595*/       OPC_RecordChild2, // #1 = $imm
/*22596*/       OPC_MoveChild2,
/*22597*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22600*/       OPC_Scope, 22, /*->22624*/ // 3 children in Scope
/*22602*/         OPC_CheckPredicate, 46, // Predicate_imm0_239
/*22604*/         OPC_MoveParent,
/*22605*/         OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*22607*/         OPC_EmitMergeInputChains1_0,
/*22608*/         OPC_EmitConvertToTarget, 1,
/*22610*/         OPC_EmitInteger, MVT::i32, 14, 
/*22613*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22616*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::HINT), 0|OPFL_Chain,
                      3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 296:iPTR, (imm:i32)<<P:Predicate_imm0_239>>:$imm) - Complexity = 12
                  // Dst: (HINT (imm:i32):$imm)
/*22624*/       /*Scope*/ 22, /*->22647*/
/*22625*/         OPC_CheckPredicate, 47, // Predicate_imm0_15
/*22627*/         OPC_MoveParent,
/*22628*/         OPC_CheckPatternPredicate, 25, // (Subtarget->hasV6MOps()) && (Subtarget->isThumb())
/*22630*/         OPC_EmitMergeInputChains1_0,
/*22631*/         OPC_EmitConvertToTarget, 1,
/*22633*/         OPC_EmitInteger, MVT::i32, 14, 
/*22636*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22639*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::tHINT), 0|OPFL_Chain,
                      3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 296:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$imm) - Complexity = 12
                  // Dst: (tHINT (imm:i32):$imm)
/*22647*/       /*Scope*/ 22, /*->22670*/
/*22648*/         OPC_CheckPredicate, 46, // Predicate_imm0_239
/*22650*/         OPC_MoveParent,
/*22651*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22653*/         OPC_EmitMergeInputChains1_0,
/*22654*/         OPC_EmitConvertToTarget, 1,
/*22656*/         OPC_EmitInteger, MVT::i32, 14, 
/*22659*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22662*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2HINT), 0|OPFL_Chain,
                      3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 296:iPTR, (imm:i32)<<P:Predicate_imm0_239>>:$imm) - Complexity = 12
                  // Dst: (t2HINT (imm:i32):$imm)
/*22670*/       0, /*End of Scope*/
/*22671*/     /*Scope*/ 53, /*->22725*/
/*22672*/       OPC_CheckChild1Integer, 36|128,2/*292*/, 
/*22675*/       OPC_RecordChild2, // #1 = $opt
/*22676*/       OPC_MoveChild2,
/*22677*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22680*/       OPC_CheckPredicate, 47, // Predicate_imm0_15
/*22682*/       OPC_MoveParent,
/*22683*/       OPC_Scope, 19, /*->22704*/ // 2 children in Scope
/*22685*/         OPC_CheckPatternPredicate, 26, // (Subtarget->hasV7Ops()) && (!Subtarget->isThumb())
/*22687*/         OPC_EmitMergeInputChains1_0,
/*22688*/         OPC_EmitConvertToTarget, 1,
/*22690*/         OPC_EmitInteger, MVT::i32, 14, 
/*22693*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22696*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::DBG), 0|OPFL_Chain,
                      3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 292:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (DBG (imm:i32):$opt)
/*22704*/       /*Scope*/ 19, /*->22724*/
/*22705*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22707*/         OPC_EmitMergeInputChains1_0,
/*22708*/         OPC_EmitConvertToTarget, 1,
/*22710*/         OPC_EmitInteger, MVT::i32, 14, 
/*22713*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22716*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2DBG), 0|OPFL_Chain,
                      3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 292:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (t2DBG (imm:i32):$opt)
/*22724*/       0, /*End of Scope*/
/*22725*/     /*Scope*/ 55, /*->22781*/
/*22726*/       OPC_CheckChild1Integer, 67|128,3/*451*/, 
/*22729*/       OPC_RecordChild2, // #1 = $imm16
/*22730*/       OPC_MoveChild2,
/*22731*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22734*/       OPC_Scope, 14, /*->22750*/ // 3 children in Scope
/*22736*/         OPC_CheckPredicate, 48, // Predicate_imm0_65535
/*22738*/         OPC_MoveParent,
/*22739*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22741*/         OPC_EmitMergeInputChains1_0,
/*22742*/         OPC_EmitConvertToTarget, 1,
/*22744*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::UDF), 0|OPFL_Chain,
                      1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 451:iPTR, (imm:i32)<<P:Predicate_imm0_65535>>:$imm16) - Complexity = 12
                  // Dst: (UDF (imm:i32):$imm16)
/*22750*/       /*Scope*/ 14, /*->22765*/
/*22751*/         OPC_CheckPredicate, 49, // Predicate_imm0_255
/*22753*/         OPC_MoveParent,
/*22754*/         OPC_CheckPatternPredicate, 27, // (Subtarget->isThumb())
/*22756*/         OPC_EmitMergeInputChains1_0,
/*22757*/         OPC_EmitConvertToTarget, 1,
/*22759*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::tUDF), 0|OPFL_Chain,
                      1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 451:iPTR, (imm:i32)<<P:Predicate_imm0_255>>:$imm8) - Complexity = 12
                  // Dst: (tUDF (imm:i32):$imm8)
/*22765*/       /*Scope*/ 14, /*->22780*/
/*22766*/         OPC_CheckPredicate, 48, // Predicate_imm0_65535
/*22768*/         OPC_MoveParent,
/*22769*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22771*/         OPC_EmitMergeInputChains1_0,
/*22772*/         OPC_EmitConvertToTarget, 1,
/*22774*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2UDF), 0|OPFL_Chain,
                      1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 451:iPTR, (imm:i32)<<P:Predicate_imm0_65535>>:$imm16) - Complexity = 12
                  // Dst: (t2UDF (imm:i32):$imm16)
/*22780*/       0, /*End of Scope*/
/*22781*/     /*Scope*/ 45, /*->22827*/
/*22782*/       OPC_CheckChild1Integer, 37|128,2/*293*/, 
/*22785*/       OPC_RecordChild2, // #1 = $opt
/*22786*/       OPC_MoveChild2,
/*22787*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22790*/       OPC_CheckPredicate, 47, // Predicate_imm0_15
/*22792*/       OPC_MoveParent,
/*22793*/       OPC_Scope, 11, /*->22806*/ // 2 children in Scope
/*22795*/         OPC_CheckPatternPredicate, 28, // (Subtarget->hasDataBarrier()) && (!Subtarget->isThumb())
/*22797*/         OPC_EmitMergeInputChains1_0,
/*22798*/         OPC_EmitConvertToTarget, 1,
/*22800*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::DMB), 0|OPFL_Chain,
                      1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 293:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (DMB (imm:i32):$opt)
/*22806*/       /*Scope*/ 19, /*->22826*/
/*22807*/         OPC_CheckPatternPredicate, 29, // (Subtarget->hasDataBarrier()) && (Subtarget->isThumb())
/*22809*/         OPC_EmitMergeInputChains1_0,
/*22810*/         OPC_EmitConvertToTarget, 1,
/*22812*/         OPC_EmitInteger, MVT::i32, 14, 
/*22815*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22818*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2DMB), 0|OPFL_Chain,
                      3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 293:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (t2DMB (imm:i32):$opt)
/*22826*/       0, /*End of Scope*/
/*22827*/     /*Scope*/ 45, /*->22873*/
/*22828*/       OPC_CheckChild1Integer, 38|128,2/*294*/, 
/*22831*/       OPC_RecordChild2, // #1 = $opt
/*22832*/       OPC_MoveChild2,
/*22833*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22836*/       OPC_CheckPredicate, 47, // Predicate_imm0_15
/*22838*/       OPC_MoveParent,
/*22839*/       OPC_Scope, 11, /*->22852*/ // 2 children in Scope
/*22841*/         OPC_CheckPatternPredicate, 28, // (Subtarget->hasDataBarrier()) && (!Subtarget->isThumb())
/*22843*/         OPC_EmitMergeInputChains1_0,
/*22844*/         OPC_EmitConvertToTarget, 1,
/*22846*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::DSB), 0|OPFL_Chain,
                      1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 294:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (DSB (imm:i32):$opt)
/*22852*/       /*Scope*/ 19, /*->22872*/
/*22853*/         OPC_CheckPatternPredicate, 29, // (Subtarget->hasDataBarrier()) && (Subtarget->isThumb())
/*22855*/         OPC_EmitMergeInputChains1_0,
/*22856*/         OPC_EmitConvertToTarget, 1,
/*22858*/         OPC_EmitInteger, MVT::i32, 14, 
/*22861*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22864*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2DSB), 0|OPFL_Chain,
                      3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 294:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (t2DSB (imm:i32):$opt)
/*22872*/       0, /*End of Scope*/
/*22873*/     /*Scope*/ 45, /*->22919*/
/*22874*/       OPC_CheckChild1Integer, 41|128,2/*297*/, 
/*22877*/       OPC_RecordChild2, // #1 = $opt
/*22878*/       OPC_MoveChild2,
/*22879*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22882*/       OPC_CheckPredicate, 47, // Predicate_imm0_15
/*22884*/       OPC_MoveParent,
/*22885*/       OPC_Scope, 11, /*->22898*/ // 2 children in Scope
/*22887*/         OPC_CheckPatternPredicate, 28, // (Subtarget->hasDataBarrier()) && (!Subtarget->isThumb())
/*22889*/         OPC_EmitMergeInputChains1_0,
/*22890*/         OPC_EmitConvertToTarget, 1,
/*22892*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::ISB), 0|OPFL_Chain,
                      1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 297:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (ISB (imm:i32):$opt)
/*22898*/       /*Scope*/ 19, /*->22918*/
/*22899*/         OPC_CheckPatternPredicate, 29, // (Subtarget->hasDataBarrier()) && (Subtarget->isThumb())
/*22901*/         OPC_EmitMergeInputChains1_0,
/*22902*/         OPC_EmitConvertToTarget, 1,
/*22904*/         OPC_EmitInteger, MVT::i32, 14, 
/*22907*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22910*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2ISB), 0|OPFL_Chain,
                      3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 297:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (t2ISB (imm:i32):$opt)
/*22918*/       0, /*End of Scope*/
/*22919*/     /*Scope*/ 31, /*->22951*/
/*22920*/       OPC_CheckChild1Integer, 29|128,2/*285*/, 
/*22923*/       OPC_Scope, 8, /*->22933*/ // 2 children in Scope
/*22925*/         OPC_CheckPatternPredicate, 30, // (Subtarget->hasV6KOps()) && (!Subtarget->isThumb())
/*22927*/         OPC_EmitMergeInputChains1_0,
/*22928*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::CLREX), 0|OPFL_Chain,
                      0/*#Ops*/, 
                  // Src: (intrinsic_void 285:iPTR) - Complexity = 8
                  // Dst: (CLREX)
/*22933*/       /*Scope*/ 16, /*->22950*/
/*22934*/         OPC_CheckPatternPredicate, 31, // (Subtarget->hasV7Clrex()) && (Subtarget->isThumb())
/*22936*/         OPC_EmitMergeInputChains1_0,
/*22937*/         OPC_EmitInteger, MVT::i32, 14, 
/*22940*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22943*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2CLREX), 0|OPFL_Chain,
                      2/*#Ops*/, 1, 2, 
                  // Src: (intrinsic_void 285:iPTR) - Complexity = 8
                  // Dst: (t2CLREX)
/*22950*/       0, /*End of Scope*/
/*22951*/     /*Scope*/ 21, /*->22973*/
/*22952*/       OPC_CheckChild1Integer, 56|128,3/*440*/, 
/*22955*/       OPC_RecordChild2, // #1 = $src
/*22956*/       OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2())
/*22958*/       OPC_EmitMergeInputChains1_0,
/*22959*/       OPC_EmitInteger, MVT::i32, 14, 
/*22962*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22965*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::VMSR), 0|OPFL_Chain,
                    3/*#Ops*/, 1, 2, 3, 
                // Src: (intrinsic_void 440:iPTR, GPR:i32:$src) - Complexity = 8
                // Dst: (VMSR GPR:i32:$src)
/*22973*/     0, /*End of Scope*/
/*22974*/   /*SwitchOpcode*/ 4|128,3/*388*/, TARGET_VAL(ARMISD::PRELOAD),// ->23366
/*22978*/     OPC_RecordNode, // #0 = 'ARMPreload' chained node
/*22979*/     OPC_Scope, 69|128,2/*325*/, /*->23307*/ // 2 children in Scope
/*22982*/       OPC_RecordChild1, // #1 = $shift
/*22983*/       OPC_CheckChild1Type, MVT::i32,
/*22985*/       OPC_Scope, 12|128,1/*140*/, /*->23128*/ // 2 children in Scope
/*22988*/         OPC_CheckChild2Integer, 1, 
/*22990*/         OPC_CheckChild2Type, MVT::i32,
/*22992*/         OPC_Scope, 31, /*->23025*/ // 2 children in Scope
/*22994*/           OPC_CheckChild3Integer, 1, 
/*22996*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22998*/           OPC_Scope, 12, /*->23012*/ // 2 children in Scope
/*23000*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*23003*/             OPC_EmitMergeInputChains1_0,
/*23004*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::PLDrs), 0|OPFL_Chain,
                          3/*#Ops*/, 2, 3, 4, 
                      // Src: (ARMPreload ldst_so_reg:i32:$shift, 1:i32, 1:i32) - Complexity = 25
                      // Dst: (PLDrs ldst_so_reg:i32:$shift)
/*23012*/           /*Scope*/ 11, /*->23024*/
/*23013*/             OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*23016*/             OPC_EmitMergeInputChains1_0,
/*23017*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::PLDi12), 0|OPFL_Chain,
                          2/*#Ops*/, 2, 3, 
                      // Src: (ARMPreload addrmode_imm12:i32:$addr, 1:i32, 1:i32) - Complexity = 22
                      // Dst: (PLDi12 addrmode_imm12:i32:$addr)
/*23024*/           0, /*End of Scope*/
/*23025*/         /*Scope*/ 101, /*->23127*/
/*23026*/           OPC_CheckChild3Integer, 0, 
/*23028*/           OPC_Scope, 14, /*->23044*/ // 4 children in Scope
/*23030*/             OPC_CheckPatternPredicate, 26, // (Subtarget->hasV7Ops()) && (!Subtarget->isThumb())
/*23032*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*23035*/             OPC_EmitMergeInputChains1_0,
/*23036*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::PLIrs), 0|OPFL_Chain,
                          3/*#Ops*/, 2, 3, 4, 
                      // Src: (ARMPreload ldst_so_reg:i32:$shift, 1:i32, 0:i32) - Complexity = 25
                      // Dst: (PLIrs ldst_so_reg:i32:$shift)
/*23044*/           /*Scope*/ 22, /*->23067*/
/*23045*/             OPC_CheckPatternPredicate, 32, // (Subtarget->hasMPExtension()) && (Subtarget->hasV7Ops()) && (Subtarget->isThumb2())
/*23047*/             OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*23050*/             OPC_EmitMergeInputChains1_0,
/*23051*/             OPC_EmitInteger, MVT::i32, 14, 
/*23054*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23057*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::t2PLDWs), 0|OPFL_Chain,
                          5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 1:i32, 0:i32) - Complexity = 25
                      // Dst: (t2PLDWs t2addrmode_so_reg:i32:$addr)
/*23067*/           /*Scope*/ 13, /*->23081*/
/*23068*/             OPC_CheckPatternPredicate, 26, // (Subtarget->hasV7Ops()) && (!Subtarget->isThumb())
/*23070*/             OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*23073*/             OPC_EmitMergeInputChains1_0,
/*23074*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::PLIi12), 0|OPFL_Chain,
                          2/*#Ops*/, 2, 3, 
                      // Src: (ARMPreload addrmode_imm12:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                      // Dst: (PLIi12 addrmode_imm12:i32:$addr)
/*23081*/           /*Scope*/ 44, /*->23126*/
/*23082*/             OPC_CheckPatternPredicate, 32, // (Subtarget->hasMPExtension()) && (Subtarget->hasV7Ops()) && (Subtarget->isThumb2())
/*23084*/             OPC_Scope, 19, /*->23105*/ // 2 children in Scope
/*23086*/               OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*23089*/               OPC_EmitMergeInputChains1_0,
/*23090*/               OPC_EmitInteger, MVT::i32, 14, 
/*23093*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23096*/               OPC_MorphNodeTo0, TARGET_VAL(ARM::t2PLDWi12), 0|OPFL_Chain,
                            4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                        // Dst: (t2PLDWi12 t2addrmode_imm12:i32:$addr)
/*23105*/             /*Scope*/ 19, /*->23125*/
/*23106*/               OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*23109*/               OPC_EmitMergeInputChains1_0,
/*23110*/               OPC_EmitInteger, MVT::i32, 14, 
/*23113*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23116*/               OPC_MorphNodeTo0, TARGET_VAL(ARM::t2PLDWi8), 0|OPFL_Chain,
                            4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ARMPreload t2addrmode_negimm8:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                        // Dst: (t2PLDWi8 t2addrmode_negimm8:i32:$addr)
/*23125*/             0, /*End of Scope*/
/*23126*/           0, /*End of Scope*/
/*23127*/         0, /*End of Scope*/
/*23128*/       /*Scope*/ 48|128,1/*176*/, /*->23306*/
/*23130*/         OPC_CheckChild2Integer, 0, 
/*23132*/         OPC_CheckChild2Type, MVT::i32,
/*23134*/         OPC_Scope, 101, /*->23237*/ // 2 children in Scope
/*23136*/           OPC_CheckChild3Integer, 1, 
/*23138*/           OPC_Scope, 14, /*->23154*/ // 4 children in Scope
/*23140*/             OPC_CheckPatternPredicate, 33, // (Subtarget->hasMPExtension()) && (Subtarget->hasV7Ops()) && (!Subtarget->isThumb())
/*23142*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*23145*/             OPC_EmitMergeInputChains1_0,
/*23146*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::PLDWrs), 0|OPFL_Chain,
                          3/*#Ops*/, 2, 3, 4, 
                      // Src: (ARMPreload ldst_so_reg:i32:$shift, 0:i32, 1:i32) - Complexity = 25
                      // Dst: (PLDWrs ldst_so_reg:i32:$shift)
/*23154*/           /*Scope*/ 22, /*->23177*/
/*23155*/             OPC_CheckPatternPredicate, 34, // (Subtarget->hasV7Ops()) && (Subtarget->isThumb2())
/*23157*/             OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*23160*/             OPC_EmitMergeInputChains1_0,
/*23161*/             OPC_EmitInteger, MVT::i32, 14, 
/*23164*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23167*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::t2PLIs), 0|OPFL_Chain,
                          5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 0:i32, 1:i32) - Complexity = 25
                      // Dst: (t2PLIs t2addrmode_so_reg:i32:$addr)
/*23177*/           /*Scope*/ 13, /*->23191*/
/*23178*/             OPC_CheckPatternPredicate, 33, // (Subtarget->hasMPExtension()) && (Subtarget->hasV7Ops()) && (!Subtarget->isThumb())
/*23180*/             OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*23183*/             OPC_EmitMergeInputChains1_0,
/*23184*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::PLDWi12), 0|OPFL_Chain,
                          2/*#Ops*/, 2, 3, 
                      // Src: (ARMPreload addrmode_imm12:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                      // Dst: (PLDWi12 addrmode_imm12:i32:$addr)
/*23191*/           /*Scope*/ 44, /*->23236*/
/*23192*/             OPC_CheckPatternPredicate, 34, // (Subtarget->hasV7Ops()) && (Subtarget->isThumb2())
/*23194*/             OPC_Scope, 19, /*->23215*/ // 2 children in Scope
/*23196*/               OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*23199*/               OPC_EmitMergeInputChains1_0,
/*23200*/               OPC_EmitInteger, MVT::i32, 14, 
/*23203*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23206*/               OPC_MorphNodeTo0, TARGET_VAL(ARM::t2PLIi12), 0|OPFL_Chain,
                            4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                        // Dst: (t2PLIi12 t2addrmode_imm12:i32:$addr)
/*23215*/             /*Scope*/ 19, /*->23235*/
/*23216*/               OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*23219*/               OPC_EmitMergeInputChains1_0,
/*23220*/               OPC_EmitInteger, MVT::i32, 14, 
/*23223*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23226*/               OPC_MorphNodeTo0, TARGET_VAL(ARM::t2PLIi8), 0|OPFL_Chain,
                            4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ARMPreload t2addrmode_negimm8:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                        // Dst: (t2PLIi8 t2addrmode_negimm8:i32:$addr)
/*23235*/             0, /*End of Scope*/
/*23236*/           0, /*End of Scope*/
/*23237*/         /*Scope*/ 67, /*->23305*/
/*23238*/           OPC_CheckChild3Integer, 0, 
/*23240*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23242*/           OPC_Scope, 20, /*->23264*/ // 3 children in Scope
/*23244*/             OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*23247*/             OPC_EmitMergeInputChains1_0,
/*23248*/             OPC_EmitInteger, MVT::i32, 14, 
/*23251*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23254*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::t2PLDs), 0|OPFL_Chain,
                          5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 0:i32, 0:i32) - Complexity = 25
                      // Dst: (t2PLDs t2addrmode_so_reg:i32:$addr)
/*23264*/           /*Scope*/ 19, /*->23284*/
/*23265*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*23268*/             OPC_EmitMergeInputChains1_0,
/*23269*/             OPC_EmitInteger, MVT::i32, 14, 
/*23272*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23275*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::t2PLDi12), 0|OPFL_Chain,
                          4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 0:i32, 0:i32) - Complexity = 22
                      // Dst: (t2PLDi12 t2addrmode_imm12:i32:$addr)
/*23284*/           /*Scope*/ 19, /*->23304*/
/*23285*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*23288*/             OPC_EmitMergeInputChains1_0,
/*23289*/             OPC_EmitInteger, MVT::i32, 14, 
/*23292*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23295*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::t2PLDi8), 0|OPFL_Chain,
                          4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ARMPreload t2addrmode_negimm8:i32:$addr, 0:i32, 0:i32) - Complexity = 22
                      // Dst: (t2PLDi8 t2addrmode_negimm8:i32:$addr)
/*23304*/           0, /*End of Scope*/
/*23305*/         0, /*End of Scope*/
/*23306*/       0, /*End of Scope*/
/*23307*/     /*Scope*/ 57, /*->23365*/
/*23308*/       OPC_MoveChild1,
/*23309*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*23312*/       OPC_RecordChild0, // #1 = $addr
/*23313*/       OPC_MoveChild0,
/*23314*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*23317*/       OPC_MoveParent,
/*23318*/       OPC_MoveParent,
/*23319*/       OPC_CheckChild2Integer, 0, 
/*23321*/       OPC_CheckChild2Type, MVT::i32,
/*23323*/       OPC_Scope, 19, /*->23344*/ // 2 children in Scope
/*23325*/         OPC_CheckChild3Integer, 0, 
/*23327*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23329*/         OPC_EmitMergeInputChains1_0,
/*23330*/         OPC_EmitInteger, MVT::i32, 14, 
/*23333*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23336*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2PLDpci), 0|OPFL_Chain,
                      3/*#Ops*/, 1, 2, 3, 
                  // Src: (ARMPreload (ARMWrapper:iPTR (tconstpool:iPTR):$addr), 0:i32, 0:i32) - Complexity = 19
                  // Dst: (t2PLDpci (tconstpool:i32):$addr)
/*23344*/       /*Scope*/ 19, /*->23364*/
/*23345*/         OPC_CheckChild3Integer, 1, 
/*23347*/         OPC_CheckPatternPredicate, 34, // (Subtarget->hasV7Ops()) && (Subtarget->isThumb2())
/*23349*/         OPC_EmitMergeInputChains1_0,
/*23350*/         OPC_EmitInteger, MVT::i32, 14, 
/*23353*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23356*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2PLIpci), 0|OPFL_Chain,
                      3/*#Ops*/, 1, 2, 3, 
                  // Src: (ARMPreload (ARMWrapper:iPTR (tconstpool:iPTR):$addr), 0:i32, 1:i32) - Complexity = 19
                  // Dst: (t2PLIpci (tconstpool:i32):$addr)
/*23364*/       0, /*End of Scope*/
/*23365*/     0, /*End of Scope*/
/*23366*/   /*SwitchOpcode*/ 87|128,10/*1367*/, TARGET_VAL(ARMISD::CMPZ),// ->24737
/*23370*/     OPC_Scope, 123, /*->23495*/ // 12 children in Scope
/*23372*/       OPC_MoveChild0,
/*23373*/       OPC_SwitchOpcode /*2 cases */, 57, TARGET_VAL(ISD::AND),// ->23434
/*23377*/         OPC_RecordChild0, // #0 = $Rn
/*23378*/         OPC_RecordChild1, // #1 = $shift
/*23379*/         OPC_CheckPredicate, 50, // Predicate_and_su
/*23381*/         OPC_CheckType, MVT::i32,
/*23383*/         OPC_MoveParent,
/*23384*/         OPC_CheckChild1Integer, 0, 
/*23386*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23388*/         OPC_Scope, 21, /*->23411*/ // 2 children in Scope
/*23390*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*23393*/           OPC_EmitInteger, MVT::i32, 14, 
/*23396*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23399*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::TSTrsr), 0|OPFL_GlueOutput,
                        MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)<<P:Predicate_and_su>>, 0:i32) - Complexity = 24
                    // Dst: (TSTrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*23411*/         /*Scope*/ 21, /*->23433*/
/*23412*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*23415*/           OPC_EmitInteger, MVT::i32, 14, 
/*23418*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23421*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::TSTrsr), 0|OPFL_GlueOutput,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ARMcmpZ (and:i32 so_reg_reg:i32:$shift, GPRnopc:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 24
                    // Dst: (TSTrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*23433*/         0, /*End of Scope*/
/*23434*/       /*SwitchOpcode*/ 57, TARGET_VAL(ISD::XOR),// ->23494
/*23437*/         OPC_RecordChild0, // #0 = $Rn
/*23438*/         OPC_RecordChild1, // #1 = $shift
/*23439*/         OPC_CheckPredicate, 50, // Predicate_xor_su
/*23441*/         OPC_CheckType, MVT::i32,
/*23443*/         OPC_MoveParent,
/*23444*/         OPC_CheckChild1Integer, 0, 
/*23446*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23448*/         OPC_Scope, 21, /*->23471*/ // 2 children in Scope
/*23450*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*23453*/           OPC_EmitInteger, MVT::i32, 14, 
/*23456*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23459*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::TEQrsr), 0|OPFL_GlueOutput,
                        MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 24
                    // Dst: (TEQrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*23471*/         /*Scope*/ 21, /*->23493*/
/*23472*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*23475*/           OPC_EmitInteger, MVT::i32, 14, 
/*23478*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23481*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::TEQrsr), 0|OPFL_GlueOutput,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ARMcmpZ (xor:i32 so_reg_reg:i32:$shift, GPRnopc:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 24
                    // Dst: (TEQrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*23493*/         0, /*End of Scope*/
/*23494*/       0, // EndSwitchOpcode
/*23495*/     /*Scope*/ 34, /*->23530*/
/*23496*/       OPC_RecordChild0, // #0 = $Rn
/*23497*/       OPC_CheckChild0Type, MVT::i32,
/*23499*/       OPC_MoveChild1,
/*23500*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*23503*/       OPC_CheckChild0Integer, 0, 
/*23505*/       OPC_RecordChild1, // #1 = $shift
/*23506*/       OPC_MoveParent,
/*23507*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23509*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*23512*/       OPC_EmitInteger, MVT::i32, 14, 
/*23515*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23518*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::CMNzrsr), 0|OPFL_GlueOutput,
                    MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, so_reg_reg:i32:$shift)) - Complexity = 23
                // Dst: (CMNzrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*23530*/     /*Scope*/ 120|128,1/*248*/, /*->23780*/
/*23532*/       OPC_MoveChild0,
/*23533*/       OPC_SwitchOpcode /*3 cases */, 30, TARGET_VAL(ISD::SUB),// ->23567
/*23537*/         OPC_CheckChild0Integer, 0, 
/*23539*/         OPC_RecordChild1, // #0 = $shift
/*23540*/         OPC_CheckType, MVT::i32,
/*23542*/         OPC_MoveParent,
/*23543*/         OPC_RecordChild1, // #1 = $Rn
/*23544*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23546*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*23549*/         OPC_EmitInteger, MVT::i32, 14, 
/*23552*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23555*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CMNzrsr), 0|OPFL_GlueOutput,
                      MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, so_reg_reg:i32:$shift), GPRnopc:i32:$Rn) - Complexity = 23
                  // Dst: (CMNzrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*23567*/       /*SwitchOpcode*/ 103, TARGET_VAL(ISD::AND),// ->23673
/*23570*/         OPC_RecordChild0, // #0 = $Rn
/*23571*/         OPC_RecordChild1, // #1 = $shift
/*23572*/         OPC_CheckPredicate, 50, // Predicate_and_su
/*23574*/         OPC_CheckType, MVT::i32,
/*23576*/         OPC_MoveParent,
/*23577*/         OPC_CheckChild1Integer, 0, 
/*23579*/         OPC_Scope, 22, /*->23603*/ // 4 children in Scope
/*23581*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23583*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*23586*/           OPC_EmitInteger, MVT::i32, 14, 
/*23589*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23592*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::TSTrsi), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                    // Dst: (TSTrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*23603*/         /*Scope*/ 22, /*->23626*/
/*23604*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23606*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*23609*/           OPC_EmitInteger, MVT::i32, 14, 
/*23612*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23615*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2TSTrs), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                    // Dst: (t2TSTrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*23626*/         /*Scope*/ 22, /*->23649*/
/*23627*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23629*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*23632*/           OPC_EmitInteger, MVT::i32, 14, 
/*23635*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23638*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::TSTrsi), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (and:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                    // Dst: (TSTrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*23649*/         /*Scope*/ 22, /*->23672*/
/*23650*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23652*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*23655*/           OPC_EmitInteger, MVT::i32, 14, 
/*23658*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23661*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2TSTrs), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (and:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                    // Dst: (t2TSTrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*23672*/         0, /*End of Scope*/
/*23673*/       /*SwitchOpcode*/ 103, TARGET_VAL(ISD::XOR),// ->23779
/*23676*/         OPC_RecordChild0, // #0 = $Rn
/*23677*/         OPC_RecordChild1, // #1 = $shift
/*23678*/         OPC_CheckPredicate, 50, // Predicate_xor_su
/*23680*/         OPC_CheckType, MVT::i32,
/*23682*/         OPC_MoveParent,
/*23683*/         OPC_CheckChild1Integer, 0, 
/*23685*/         OPC_Scope, 22, /*->23709*/ // 4 children in Scope
/*23687*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23689*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*23692*/           OPC_EmitInteger, MVT::i32, 14, 
/*23695*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23698*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::TEQrsi), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                    // Dst: (TEQrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*23709*/         /*Scope*/ 22, /*->23732*/
/*23710*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23712*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*23715*/           OPC_EmitInteger, MVT::i32, 14, 
/*23718*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23721*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2TEQrs), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                    // Dst: (t2TEQrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*23732*/         /*Scope*/ 22, /*->23755*/
/*23733*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23735*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*23738*/           OPC_EmitInteger, MVT::i32, 14, 
/*23741*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23744*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::TEQrsi), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (xor:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                    // Dst: (TEQrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*23755*/         /*Scope*/ 22, /*->23778*/
/*23756*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23758*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*23761*/           OPC_EmitInteger, MVT::i32, 14, 
/*23764*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23767*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2TEQrs), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (xor:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                    // Dst: (t2TEQrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*23778*/         0, /*End of Scope*/
/*23779*/       0, // EndSwitchOpcode
/*23780*/     /*Scope*/ 59, /*->23840*/
/*23781*/       OPC_RecordChild0, // #0 = $Rn
/*23782*/       OPC_CheckChild0Type, MVT::i32,
/*23784*/       OPC_MoveChild1,
/*23785*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*23788*/       OPC_CheckChild0Integer, 0, 
/*23790*/       OPC_RecordChild1, // #1 = $shift
/*23791*/       OPC_MoveParent,
/*23792*/       OPC_Scope, 22, /*->23816*/ // 2 children in Scope
/*23794*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23796*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*23799*/         OPC_EmitInteger, MVT::i32, 14, 
/*23802*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23805*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CMNzrsi), 0|OPFL_GlueOutput,
                      MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, so_reg_imm:i32:$shift)) - Complexity = 20
                  // Dst: (CMNzrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*23816*/       /*Scope*/ 22, /*->23839*/
/*23817*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23819*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*23822*/         OPC_EmitInteger, MVT::i32, 14, 
/*23825*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23828*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMNzrs), 0|OPFL_GlueOutput,
                      MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, t2_so_reg:i32:$ShiftedRm)) - Complexity = 20
                  // Dst: (t2CMNzrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*23839*/       0, /*End of Scope*/
/*23840*/     /*Scope*/ 79|128,1/*207*/, /*->24049*/
/*23842*/       OPC_MoveChild0,
/*23843*/       OPC_SwitchOpcode /*3 cases */, 55, TARGET_VAL(ISD::SUB),// ->23902
/*23847*/         OPC_CheckChild0Integer, 0, 
/*23849*/         OPC_RecordChild1, // #0 = $shift
/*23850*/         OPC_CheckType, MVT::i32,
/*23852*/         OPC_MoveParent,
/*23853*/         OPC_RecordChild1, // #1 = $Rn
/*23854*/         OPC_Scope, 22, /*->23878*/ // 2 children in Scope
/*23856*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23858*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*23861*/           OPC_EmitInteger, MVT::i32, 14, 
/*23864*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23867*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::CMNzrsi), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (sub:i32 0:i32, so_reg_imm:i32:$shift), GPR:i32:$Rn) - Complexity = 20
                    // Dst: (CMNzrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*23878*/         /*Scope*/ 22, /*->23901*/
/*23879*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23881*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*23884*/           OPC_EmitInteger, MVT::i32, 14, 
/*23887*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23890*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMNzrs), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (sub:i32 0:i32, t2_so_reg:i32:$ShiftedRm), GPRnopc:i32:$Rn) - Complexity = 20
                    // Dst: (t2CMNzrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*23901*/         0, /*End of Scope*/
/*23902*/       /*SwitchOpcode*/ 70, TARGET_VAL(ISD::AND),// ->23975
/*23905*/         OPC_RecordChild0, // #0 = $Rn
/*23906*/         OPC_RecordChild1, // #1 = $imm
/*23907*/         OPC_MoveChild1,
/*23908*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23911*/         OPC_Scope, 30, /*->23943*/ // 2 children in Scope
/*23913*/           OPC_CheckPredicate, 4, // Predicate_mod_imm
/*23915*/           OPC_MoveParent,
/*23916*/           OPC_CheckPredicate, 50, // Predicate_and_su
/*23918*/           OPC_CheckType, MVT::i32,
/*23920*/           OPC_MoveParent,
/*23921*/           OPC_CheckChild1Integer, 0, 
/*23923*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23925*/           OPC_EmitConvertToTarget, 1,
/*23927*/           OPC_EmitInteger, MVT::i32, 14, 
/*23930*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23933*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::TSTri), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 16
                    // Dst: (TSTri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*23943*/         /*Scope*/ 30, /*->23974*/
/*23944*/           OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*23946*/           OPC_MoveParent,
/*23947*/           OPC_CheckPredicate, 50, // Predicate_and_su
/*23949*/           OPC_CheckType, MVT::i32,
/*23951*/           OPC_MoveParent,
/*23952*/           OPC_CheckChild1Integer, 0, 
/*23954*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23956*/           OPC_EmitConvertToTarget, 1,
/*23958*/           OPC_EmitInteger, MVT::i32, 14, 
/*23961*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23964*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2TSTri), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 16
                    // Dst: (t2TSTri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*23974*/         0, /*End of Scope*/
/*23975*/       /*SwitchOpcode*/ 70, TARGET_VAL(ISD::XOR),// ->24048
/*23978*/         OPC_RecordChild0, // #0 = $Rn
/*23979*/         OPC_RecordChild1, // #1 = $imm
/*23980*/         OPC_MoveChild1,
/*23981*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23984*/         OPC_Scope, 30, /*->24016*/ // 2 children in Scope
/*23986*/           OPC_CheckPredicate, 4, // Predicate_mod_imm
/*23988*/           OPC_MoveParent,
/*23989*/           OPC_CheckPredicate, 50, // Predicate_xor_su
/*23991*/           OPC_CheckType, MVT::i32,
/*23993*/           OPC_MoveParent,
/*23994*/           OPC_CheckChild1Integer, 0, 
/*23996*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23998*/           OPC_EmitConvertToTarget, 1,
/*24000*/           OPC_EmitInteger, MVT::i32, 14, 
/*24003*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24006*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::TEQri), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 16
                    // Dst: (TEQri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*24016*/         /*Scope*/ 30, /*->24047*/
/*24017*/           OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*24019*/           OPC_MoveParent,
/*24020*/           OPC_CheckPredicate, 50, // Predicate_xor_su
/*24022*/           OPC_CheckType, MVT::i32,
/*24024*/           OPC_MoveParent,
/*24025*/           OPC_CheckChild1Integer, 0, 
/*24027*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24029*/           OPC_EmitConvertToTarget, 1,
/*24031*/           OPC_EmitInteger, MVT::i32, 14, 
/*24034*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24037*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2TEQri), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 16
                    // Dst: (t2TEQri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*24047*/         0, /*End of Scope*/
/*24048*/       0, // EndSwitchOpcode
/*24049*/     /*Scope*/ 73, /*->24123*/
/*24050*/       OPC_RecordChild0, // #0 = $src
/*24051*/       OPC_CheckChild0Type, MVT::i32,
/*24053*/       OPC_RecordChild1, // #1 = $rhs
/*24054*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24056*/       OPC_Scope, 21, /*->24079*/ // 3 children in Scope
/*24058*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$rhs #2 #3 #4
/*24061*/         OPC_EmitInteger, MVT::i32, 14, 
/*24064*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24067*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                      MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ GPR:i32:$src, so_reg_reg:i32:$rhs) - Complexity = 15
                  // Dst: (CMPrsr:i32 GPR:i32:$src, so_reg_reg:i32:$rhs)
/*24079*/       /*Scope*/ 21, /*->24101*/
/*24080*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$rhs #2 #3 #4
/*24083*/         OPC_EmitInteger, MVT::i32, 14, 
/*24086*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24089*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                      MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ so_reg_reg:i32:$rhs, GPR:i32:$src) - Complexity = 15
                  // Dst: (CMPrsr:i32 GPR:i32:$src, so_reg_reg:i32:$rhs)
/*24101*/       /*Scope*/ 20, /*->24122*/
/*24102*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$rhs #2 #3
/*24105*/         OPC_EmitInteger, MVT::i32, 14, 
/*24108*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24111*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                      MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ GPR:i32:$src, so_reg_imm:i32:$rhs) - Complexity = 12
                  // Dst: (CMPrsi:i32 GPR:i32:$src, so_reg_imm:i32:$rhs)
/*24122*/       0, /*End of Scope*/
/*24123*/     /*Scope*/ 85, /*->24209*/
/*24124*/       OPC_MoveChild0,
/*24125*/       OPC_SwitchOpcode /*2 cases */, 49, TARGET_VAL(ISD::AND),// ->24178
/*24129*/         OPC_RecordChild0, // #0 = $Rn
/*24130*/         OPC_RecordChild1, // #1 = $Rm
/*24131*/         OPC_CheckPredicate, 50, // Predicate_and_su
/*24133*/         OPC_CheckType, MVT::i32,
/*24135*/         OPC_MoveParent,
/*24136*/         OPC_CheckChild1Integer, 0, 
/*24138*/         OPC_Scope, 18, /*->24158*/ // 2 children in Scope
/*24140*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24142*/           OPC_EmitInteger, MVT::i32, 14, 
/*24145*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24148*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::TSTrr), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                    // Dst: (TSTrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*24158*/         /*Scope*/ 18, /*->24177*/
/*24159*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24161*/           OPC_EmitInteger, MVT::i32, 14, 
/*24164*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24167*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tTST), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ (and:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                    // Dst: (tTST:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*24177*/         0, /*End of Scope*/
/*24178*/       /*SwitchOpcode*/ 27, TARGET_VAL(ISD::XOR),// ->24208
/*24181*/         OPC_RecordChild0, // #0 = $Rn
/*24182*/         OPC_RecordChild1, // #1 = $Rm
/*24183*/         OPC_CheckPredicate, 50, // Predicate_xor_su
/*24185*/         OPC_CheckType, MVT::i32,
/*24187*/         OPC_MoveParent,
/*24188*/         OPC_CheckChild1Integer, 0, 
/*24190*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24192*/         OPC_EmitInteger, MVT::i32, 14, 
/*24195*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24198*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::TEQrr), 0|OPFL_GlueOutput,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                  // Dst: (TEQrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*24208*/       0, // EndSwitchOpcode
/*24209*/     /*Scope*/ 26, /*->24236*/
/*24210*/       OPC_RecordChild0, // #0 = $lhs
/*24211*/       OPC_CheckChild0Type, MVT::i32,
/*24213*/       OPC_RecordChild1, // #1 = $rhs
/*24214*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24216*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectShiftImmShifterOperand:$rhs #2 #3
/*24219*/       OPC_EmitInteger, MVT::i32, 14, 
/*24222*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24225*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                    MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMcmpZ GPRnopc:i32:$lhs, t2_so_reg:i32:$rhs) - Complexity = 12
                // Dst: (t2CMPrs:i32 GPRnopc:i32:$lhs, t2_so_reg:i32:$rhs)
/*24236*/     /*Scope*/ 91, /*->24328*/
/*24237*/       OPC_MoveChild0,
/*24238*/       OPC_SwitchOpcode /*2 cases */, 41, TARGET_VAL(ISD::AND),// ->24283
/*24242*/         OPC_RecordChild0, // #0 = $Rn
/*24243*/         OPC_RecordChild1, // #1 = $Rm
/*24244*/         OPC_CheckPredicate, 50, // Predicate_and_su
/*24246*/         OPC_CheckType, MVT::i32,
/*24248*/         OPC_MoveParent,
/*24249*/         OPC_CheckChild1Integer, 0, 
/*24251*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24253*/         OPC_EmitInteger, MVT::i32, 14, 
/*24256*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24259*/         OPC_Scope, 10, /*->24271*/ // 2 children in Scope
/*24261*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2TSTrr), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                    // Dst: (t2TSTrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*24271*/         /*Scope*/ 10, /*->24282*/
/*24272*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2TSTrr), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (ARMcmpZ (and:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                    // Dst: (t2TSTrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*24282*/         0, /*End of Scope*/
/*24283*/       /*SwitchOpcode*/ 41, TARGET_VAL(ISD::XOR),// ->24327
/*24286*/         OPC_RecordChild0, // #0 = $Rn
/*24287*/         OPC_RecordChild1, // #1 = $Rm
/*24288*/         OPC_CheckPredicate, 50, // Predicate_xor_su
/*24290*/         OPC_CheckType, MVT::i32,
/*24292*/         OPC_MoveParent,
/*24293*/         OPC_CheckChild1Integer, 0, 
/*24295*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24297*/         OPC_EmitInteger, MVT::i32, 14, 
/*24300*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24303*/         OPC_Scope, 10, /*->24315*/ // 2 children in Scope
/*24305*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2TEQrr), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                    // Dst: (t2TEQrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*24315*/         /*Scope*/ 10, /*->24326*/
/*24316*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2TEQrr), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (ARMcmpZ (xor:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                    // Dst: (t2TEQrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*24326*/         0, /*End of Scope*/
/*24327*/       0, // EndSwitchOpcode
/*24328*/     /*Scope*/ 123, /*->24452*/
/*24329*/       OPC_RecordChild0, // #0 = $rhs
/*24330*/       OPC_CheckChild0Type, MVT::i32,
/*24332*/       OPC_Scope, 49, /*->24383*/ // 2 children in Scope
/*24334*/         OPC_RecordChild1, // #1 = $src
/*24335*/         OPC_Scope, 22, /*->24359*/ // 2 children in Scope
/*24337*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24339*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$rhs #2 #3
/*24342*/           OPC_EmitInteger, MVT::i32, 14, 
/*24345*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24348*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ so_reg_imm:i32:$rhs, GPR:i32:$src) - Complexity = 12
                    // Dst: (CMPrsi:i32 GPR:i32:$src, so_reg_imm:i32:$rhs)
/*24359*/         /*Scope*/ 22, /*->24382*/
/*24360*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24362*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectShiftImmShifterOperand:$rhs #2 #3
/*24365*/           OPC_EmitInteger, MVT::i32, 14, 
/*24368*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24371*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ t2_so_reg:i32:$rhs, GPRnopc:i32:$lhs) - Complexity = 12
                    // Dst: (t2CMPrs:i32 GPRnopc:i32:$lhs, t2_so_reg:i32:$rhs)
/*24382*/         0, /*End of Scope*/
/*24383*/       /*Scope*/ 67, /*->24451*/
/*24384*/         OPC_MoveChild1,
/*24385*/         OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*24388*/         OPC_CheckChild0Integer, 0, 
/*24390*/         OPC_RecordChild1, // #1 = $Rm
/*24391*/         OPC_MoveParent,
/*24392*/         OPC_Scope, 18, /*->24412*/ // 3 children in Scope
/*24394*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24396*/           OPC_EmitInteger, MVT::i32, 14, 
/*24399*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24402*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::CMNzrr), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, GPR:i32:$Rm)) - Complexity = 11
                    // Dst: (CMNzrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*24412*/         /*Scope*/ 18, /*->24431*/
/*24413*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24415*/           OPC_EmitInteger, MVT::i32, 14, 
/*24418*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24421*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tCMNz), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ tGPR:i32:$Rn, (sub:i32 0:i32, tGPR:i32:$Rm)) - Complexity = 11
                    // Dst: (tCMNz:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*24431*/         /*Scope*/ 18, /*->24450*/
/*24432*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24434*/           OPC_EmitInteger, MVT::i32, 14, 
/*24437*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24440*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMNzrr), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, rGPR:i32:$Rm)) - Complexity = 11
                    // Dst: (t2CMNzrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*24450*/         0, /*End of Scope*/
/*24451*/       0, /*End of Scope*/
/*24452*/     /*Scope*/ 70, /*->24523*/
/*24453*/       OPC_MoveChild0,
/*24454*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*24457*/       OPC_CheckChild0Integer, 0, 
/*24459*/       OPC_RecordChild1, // #0 = $Rm
/*24460*/       OPC_CheckType, MVT::i32,
/*24462*/       OPC_MoveParent,
/*24463*/       OPC_RecordChild1, // #1 = $Rn
/*24464*/       OPC_Scope, 18, /*->24484*/ // 3 children in Scope
/*24466*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24468*/         OPC_EmitInteger, MVT::i32, 14, 
/*24471*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24474*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CMNzrr), 0|OPFL_GlueOutput,
                      MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, GPR:i32:$Rm), GPR:i32:$Rn) - Complexity = 11
                  // Dst: (CMNzrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*24484*/       /*Scope*/ 18, /*->24503*/
/*24485*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24487*/         OPC_EmitInteger, MVT::i32, 14, 
/*24490*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24493*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tCMNz), 0|OPFL_GlueOutput,
                      MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, tGPR:i32:$Rm), tGPR:i32:$Rn) - Complexity = 11
                  // Dst: (tCMNz:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*24503*/       /*Scope*/ 18, /*->24522*/
/*24504*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24506*/         OPC_EmitInteger, MVT::i32, 14, 
/*24509*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24512*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMNzrr), 0|OPFL_GlueOutput,
                      MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, rGPR:i32:$Rm), GPRnopc:i32:$Rn) - Complexity = 11
                  // Dst: (t2CMNzrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*24522*/       0, /*End of Scope*/
/*24523*/     /*Scope*/ 83|128,1/*211*/, /*->24736*/
/*24525*/       OPC_RecordChild0, // #0 = $src
/*24526*/       OPC_CheckChild0Type, MVT::i32,
/*24528*/       OPC_RecordChild1, // #1 = $imm
/*24529*/       OPC_Scope, 4|128,1/*132*/, /*->24664*/ // 4 children in Scope
/*24532*/         OPC_MoveChild1,
/*24533*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24536*/         OPC_Scope, 23, /*->24561*/ // 5 children in Scope
/*24538*/           OPC_CheckPredicate, 4, // Predicate_mod_imm
/*24540*/           OPC_MoveParent,
/*24541*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24543*/           OPC_EmitConvertToTarget, 1,
/*24545*/           OPC_EmitInteger, MVT::i32, 14, 
/*24548*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24551*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::CMPri), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                    // Dst: (CMPri:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm>>:$imm)
/*24561*/         /*Scope*/ 26, /*->24588*/
/*24562*/           OPC_CheckPredicate, 5, // Predicate_mod_imm_neg
/*24564*/           OPC_MoveParent,
/*24565*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24567*/           OPC_EmitConvertToTarget, 1,
/*24569*/           OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*24572*/           OPC_EmitInteger, MVT::i32, 14, 
/*24575*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24578*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::CMNri), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (ARMcmpZ GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                    // Dst: (CMNri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_mod_imm_neg>>:$imm))
/*24588*/         /*Scope*/ 23, /*->24612*/
/*24589*/           OPC_CheckPredicate, 49, // Predicate_imm0_255
/*24591*/           OPC_MoveParent,
/*24592*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24594*/           OPC_EmitConvertToTarget, 1,
/*24596*/           OPC_EmitInteger, MVT::i32, 14, 
/*24599*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24602*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tCMPi8), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8) - Complexity = 7
                    // Dst: (tCMPi8:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8)
/*24612*/         /*Scope*/ 23, /*->24636*/
/*24613*/           OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*24615*/           OPC_MoveParent,
/*24616*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24618*/           OPC_EmitConvertToTarget, 1,
/*24620*/           OPC_EmitInteger, MVT::i32, 14, 
/*24623*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24626*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMPri), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ GPRnopc:i32:$lhs, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                    // Dst: (t2CMPri:i32 GPRnopc:i32:$lhs, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)
/*24636*/         /*Scope*/ 26, /*->24663*/
/*24637*/           OPC_CheckPredicate, 12, // Predicate_t2_so_imm_neg
/*24639*/           OPC_MoveParent,
/*24640*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24642*/           OPC_EmitConvertToTarget, 1,
/*24644*/           OPC_EmitNodeXForm, 2, 2, // t2_so_imm_neg_XFORM
/*24647*/           OPC_EmitInteger, MVT::i32, 14, 
/*24650*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24653*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMNri), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (ARMcmpZ GPRnopc:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                    // Dst: (t2CMNri:i32 GPRnopc:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*24663*/         0, /*End of Scope*/
/*24664*/       /*Scope*/ 18, /*->24683*/
/*24665*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24667*/         OPC_EmitInteger, MVT::i32, 14, 
/*24670*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24673*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CMPrr), 0|OPFL_GlueOutput,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ GPR:i32:$src, GPR:i32:$rhs) - Complexity = 3
                  // Dst: (CMPrr:i32 GPR:i32:$src, GPR:i32:$rhs)
/*24683*/       /*Scope*/ 18, /*->24702*/
/*24684*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24686*/         OPC_EmitInteger, MVT::i32, 14, 
/*24689*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24692*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tCMPr), 0|OPFL_GlueOutput,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tCMPr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*24702*/       /*Scope*/ 32, /*->24735*/
/*24703*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24705*/         OPC_EmitInteger, MVT::i32, 14, 
/*24708*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24711*/         OPC_Scope, 10, /*->24723*/ // 2 children in Scope
/*24713*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ GPRnopc:i32:$lhs, rGPR:i32:$rhs) - Complexity = 3
                    // Dst: (t2CMPrr:i32 GPRnopc:i32:$lhs, rGPR:i32:$rhs)
/*24723*/         /*Scope*/ 10, /*->24734*/
/*24724*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (ARMcmpZ rGPR:i32:$rhs, GPRnopc:i32:$lhs) - Complexity = 3
                    // Dst: (t2CMPrr:i32 GPRnopc:i32:$lhs, rGPR:i32:$rhs)
/*24734*/         0, /*End of Scope*/
/*24735*/       0, /*End of Scope*/
/*24736*/     0, /*End of Scope*/
/*24737*/   /*SwitchOpcode*/ 105|128,4/*617*/, TARGET_VAL(ARMISD::CMOV),// ->25358
/*24741*/     OPC_CaptureGlueInput,
/*24742*/     OPC_RecordChild0, // #0 = $false
/*24743*/     OPC_Scope, 45, /*->24790*/ // 3 children in Scope
/*24745*/       OPC_RecordChild1, // #1 = $shift
/*24746*/       OPC_RecordChild2, // #2 = $p
/*24747*/       OPC_CheckType, MVT::i32,
/*24749*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24751*/       OPC_Scope, 18, /*->24771*/ // 2 children in Scope
/*24753*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #3 #4 #5
/*24756*/         OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #6 #7
/*24759*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVCCsr), 0|OPFL_GlueInput,
                      MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                  // Src: (ARMcmov:i32 GPR:i32:$false, so_reg_reg:i32:$shift, cmovpred:i32:$p) - Complexity = 24
                  // Dst: (MOVCCsr:i32 GPR:i32:$false, so_reg_reg:i32:$shift, cmovpred:i32:$p)
/*24771*/       /*Scope*/ 17, /*->24789*/
/*24772*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #3 #4
/*24775*/         OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #5 #6
/*24778*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVCCsi), 0|OPFL_GlueInput,
                      MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMcmov:i32 GPR:i32:$false, so_reg_imm:i32:$shift, cmovpred:i32:$p) - Complexity = 21
                  // Dst: (MOVCCsi:i32 GPR:i32:$false, so_reg_imm:i32:$shift, cmovpred:i32:$p)
/*24789*/       0, /*End of Scope*/
/*24790*/     /*Scope*/ 25|128,1/*153*/, /*->24945*/
/*24792*/       OPC_MoveChild1,
/*24793*/       OPC_SwitchOpcode /*4 cases */, 33, TARGET_VAL(ISD::SHL),// ->24830
/*24797*/         OPC_RecordChild0, // #1 = $Rm
/*24798*/         OPC_RecordChild1, // #2 = $imm
/*24799*/         OPC_MoveChild1,
/*24800*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24803*/         OPC_CheckPredicate, 51, // Predicate_imm0_31
/*24805*/         OPC_CheckType, MVT::i32,
/*24807*/         OPC_MoveParent,
/*24808*/         OPC_MoveParent,
/*24809*/         OPC_RecordChild2, // #3 = $p
/*24810*/         OPC_CheckType, MVT::i32,
/*24812*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24814*/         OPC_CheckComplexPat, /*CP*/26, /*#*/3, // SelectCMOVPred:$p #4 #5
/*24817*/         OPC_EmitConvertToTarget, 2,
/*24819*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVCClsl), 0|OPFL_GlueInput,
                      MVT::i32, 5/*#Ops*/, 0, 1, 6, 4, 5, 
                  // Src: (ARMcmov:i32 rGPR:i32:$false, (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm), cmovpred:i32:$p) - Complexity = 19
                  // Dst: (t2MOVCClsl:i32 rGPR:i32:$false, rGPR:i32:$Rm, (imm:i32):$imm, cmovpred:i32:$p)
/*24830*/       /*SwitchOpcode*/ 36, TARGET_VAL(ISD::SRL),// ->24869
/*24833*/         OPC_RecordChild0, // #1 = $Rm
/*24834*/         OPC_RecordChild1, // #2 = $imm
/*24835*/         OPC_MoveChild1,
/*24836*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24839*/         OPC_CheckPredicate, 32, // Predicate_imm_sr
/*24841*/         OPC_CheckType, MVT::i32,
/*24843*/         OPC_MoveParent,
/*24844*/         OPC_MoveParent,
/*24845*/         OPC_RecordChild2, // #3 = $p
/*24846*/         OPC_CheckType, MVT::i32,
/*24848*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24850*/         OPC_CheckComplexPat, /*CP*/26, /*#*/3, // SelectCMOVPred:$p #4 #5
/*24853*/         OPC_EmitConvertToTarget, 2,
/*24855*/         OPC_EmitNodeXForm, 11, 6, // imm_sr_XFORM
/*24858*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVCClsr), 0|OPFL_GlueInput,
                      MVT::i32, 5/*#Ops*/, 0, 1, 7, 4, 5, 
                  // Src: (ARMcmov:i32 rGPR:i32:$false, (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm), cmovpred:i32:$p) - Complexity = 19
                  // Dst: (t2MOVCClsr:i32 rGPR:i32:$false, rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm), cmovpred:i32:$p)
/*24869*/       /*SwitchOpcode*/ 36, TARGET_VAL(ISD::SRA),// ->24908
/*24872*/         OPC_RecordChild0, // #1 = $Rm
/*24873*/         OPC_RecordChild1, // #2 = $imm
/*24874*/         OPC_MoveChild1,
/*24875*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24878*/         OPC_CheckPredicate, 32, // Predicate_imm_sr
/*24880*/         OPC_CheckType, MVT::i32,
/*24882*/         OPC_MoveParent,
/*24883*/         OPC_MoveParent,
/*24884*/         OPC_RecordChild2, // #3 = $p
/*24885*/         OPC_CheckType, MVT::i32,
/*24887*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24889*/         OPC_CheckComplexPat, /*CP*/26, /*#*/3, // SelectCMOVPred:$p #4 #5
/*24892*/         OPC_EmitConvertToTarget, 2,
/*24894*/         OPC_EmitNodeXForm, 11, 6, // imm_sr_XFORM
/*24897*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVCCasr), 0|OPFL_GlueInput,
                      MVT::i32, 5/*#Ops*/, 0, 1, 7, 4, 5, 
                  // Src: (ARMcmov:i32 rGPR:i32:$false, (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm), cmovpred:i32:$p) - Complexity = 19
                  // Dst: (t2MOVCCasr:i32 rGPR:i32:$false, rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm), cmovpred:i32:$p)
/*24908*/       /*SwitchOpcode*/ 33, TARGET_VAL(ISD::ROTR),// ->24944
/*24911*/         OPC_RecordChild0, // #1 = $Rm
/*24912*/         OPC_RecordChild1, // #2 = $imm
/*24913*/         OPC_MoveChild1,
/*24914*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24917*/         OPC_CheckPredicate, 51, // Predicate_imm0_31
/*24919*/         OPC_CheckType, MVT::i32,
/*24921*/         OPC_MoveParent,
/*24922*/         OPC_MoveParent,
/*24923*/         OPC_RecordChild2, // #3 = $p
/*24924*/         OPC_CheckType, MVT::i32,
/*24926*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24928*/         OPC_CheckComplexPat, /*CP*/26, /*#*/3, // SelectCMOVPred:$p #4 #5
/*24931*/         OPC_EmitConvertToTarget, 2,
/*24933*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVCCror), 0|OPFL_GlueInput,
                      MVT::i32, 5/*#Ops*/, 0, 1, 6, 4, 5, 
                  // Src: (ARMcmov:i32 rGPR:i32:$false, (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm), cmovpred:i32:$p) - Complexity = 19
                  // Dst: (t2MOVCCror:i32 rGPR:i32:$false, rGPR:i32:$Rm, (imm:i32):$imm, cmovpred:i32:$p)
/*24944*/       0, // EndSwitchOpcode
/*24945*/     /*Scope*/ 26|128,3/*410*/, /*->25357*/
/*24947*/       OPC_RecordChild1, // #1 = $imm
/*24948*/       OPC_Scope, 71|128,1/*199*/, /*->25150*/ // 7 children in Scope
/*24951*/         OPC_MoveChild1,
/*24952*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24955*/         OPC_Scope, 23, /*->24980*/ // 7 children in Scope
/*24957*/           OPC_CheckPredicate, 48, // Predicate_imm0_65535
/*24959*/           OPC_MoveParent,
/*24960*/           OPC_RecordChild2, // #2 = $p
/*24961*/           OPC_CheckType, MVT::i32,
/*24963*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*24965*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*24968*/           OPC_EmitConvertToTarget, 1,
/*24970*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVCCi16), 0|OPFL_GlueInput,
                        MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                    // Src: (ARMcmov:i32 GPR:i32:$false, (imm:i32)<<P:Predicate_imm0_65535>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (MOVCCi16:i32 GPR:i32:$false, (imm:i32):$imm, cmovpred:i32:$p)
/*24980*/         /*Scope*/ 23, /*->25004*/
/*24981*/           OPC_CheckPredicate, 4, // Predicate_mod_imm
/*24983*/           OPC_MoveParent,
/*24984*/           OPC_RecordChild2, // #2 = $p
/*24985*/           OPC_CheckType, MVT::i32,
/*24987*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24989*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*24992*/           OPC_EmitConvertToTarget, 1,
/*24994*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVCCi), 0|OPFL_GlueInput,
                        MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                    // Src: (ARMcmov:i32 GPR:i32:$false, (imm:i32)<<P:Predicate_mod_imm>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (MOVCCi:i32 GPR:i32:$false, (imm:i32):$imm, cmovpred:i32:$p)
/*25004*/         /*Scope*/ 26, /*->25031*/
/*25005*/           OPC_CheckPredicate, 28, // Predicate_mod_imm_not
/*25007*/           OPC_MoveParent,
/*25008*/           OPC_RecordChild2, // #2 = $p
/*25009*/           OPC_CheckType, MVT::i32,
/*25011*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25013*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25016*/           OPC_EmitConvertToTarget, 1,
/*25018*/           OPC_EmitNodeXForm, 10, 5, // imm_not_XFORM
/*25021*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::MVNCCi), 0|OPFL_GlueInput,
                        MVT::i32, 4/*#Ops*/, 0, 6, 3, 4, 
                    // Src: (ARMcmov:i32 GPR:i32:$false, (imm:i32)<<P:Predicate_mod_imm_not>><<X:imm_not_XFORM>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (MVNCCi:i32 GPR:i32:$false, (imm_not_XFORM:i32 (imm:i32):$imm), cmovpred:i32:$p)
/*25031*/         /*Scope*/ 23, /*->25055*/
/*25032*/           OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*25034*/           OPC_MoveParent,
/*25035*/           OPC_RecordChild2, // #2 = $p
/*25036*/           OPC_CheckType, MVT::i32,
/*25038*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25040*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25043*/           OPC_EmitConvertToTarget, 1,
/*25045*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVCCi), 0|OPFL_GlueInput,
                        MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                    // Src: (ARMcmov:i32 rGPR:i32:$false, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (t2MOVCCi:i32 rGPR:i32:$false, (imm:i32):$imm, cmovpred:i32:$p)
/*25055*/         /*Scope*/ 23, /*->25079*/
/*25056*/           OPC_CheckPredicate, 48, // Predicate_imm0_65535
/*25058*/           OPC_MoveParent,
/*25059*/           OPC_RecordChild2, // #2 = $p
/*25060*/           OPC_CheckType, MVT::i32,
/*25062*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25064*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25067*/           OPC_EmitConvertToTarget, 1,
/*25069*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVCCi16), 0|OPFL_GlueInput,
                        MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                    // Src: (ARMcmov:i32 rGPR:i32:$false, (imm:i32)<<P:Predicate_imm0_65535>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (t2MOVCCi16:i32 rGPR:i32:$false, (imm:i32):$imm, cmovpred:i32:$p)
/*25079*/         /*Scope*/ 26, /*->25106*/
/*25080*/           OPC_CheckPredicate, 21, // Predicate_t2_so_imm_not
/*25082*/           OPC_MoveParent,
/*25083*/           OPC_RecordChild2, // #2 = $p
/*25084*/           OPC_CheckType, MVT::i32,
/*25086*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25088*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25091*/           OPC_EmitConvertToTarget, 1,
/*25093*/           OPC_EmitNodeXForm, 8, 5, // t2_so_imm_not_XFORM
/*25096*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MVNCCi), 0|OPFL_GlueInput,
                        MVT::i32, 4/*#Ops*/, 0, 6, 3, 4, 
                    // Src: (ARMcmov:i32 rGPR:i32:$false, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (t2MVNCCi:i32 rGPR:i32:$false, (t2_so_imm_not_XFORM:i32 (imm:i32):$imm), cmovpred:i32:$p)
/*25106*/         /*Scope*/ 42, /*->25149*/
/*25107*/           OPC_MoveParent,
/*25108*/           OPC_RecordChild2, // #2 = $p
/*25109*/           OPC_CheckType, MVT::i32,
/*25111*/           OPC_Scope, 17, /*->25130*/ // 2 children in Scope
/*25113*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*25115*/             OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25118*/             OPC_EmitConvertToTarget, 1,
/*25120*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVCCi32imm), 0|OPFL_GlueInput,
                          MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                      // Src: (ARMcmov:i32 GPR:i32:$false, (imm:i32):$src, cmovpred:i32:$p) - Complexity = 15
                      // Dst: (MOVCCi32imm:i32 GPR:i32:$false, (imm:i32):$src, cmovpred:i32:$p)
/*25130*/           /*Scope*/ 17, /*->25148*/
/*25131*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25133*/             OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25136*/             OPC_EmitConvertToTarget, 1,
/*25138*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVCCi32imm), 0|OPFL_GlueInput,
                          MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                      // Src: (ARMcmov:i32 rGPR:i32:$false, (imm:i32):$src, cmovpred:i32:$p) - Complexity = 15
                      // Dst: (t2MOVCCi32imm:i32 rGPR:i32:$false, (imm:i32):$src, cmovpred:i32:$p)
/*25148*/           0, /*End of Scope*/
/*25149*/         0, /*End of Scope*/
/*25150*/       /*Scope*/ 51, /*->25202*/
/*25151*/         OPC_RecordChild2, // #2 = $p
/*25152*/         OPC_CheckType, MVT::i32,
/*25154*/         OPC_Scope, 15, /*->25171*/ // 3 children in Scope
/*25156*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25158*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25161*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVCCr), 0|OPFL_GlueInput,
                        MVT::i32, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:i32 GPR:i32:$false, GPR:i32:$Rm, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (MOVCCr:i32 GPR:i32:$false, GPR:i32:$Rm, cmovpred:i32:$p)
/*25171*/         /*Scope*/ 15, /*->25187*/
/*25172*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25174*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25177*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVCCr), 0|OPFL_GlueInput,
                        MVT::i32, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:i32 rGPR:i32:$false, rGPR:i32:$Rm, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (t2MOVCCr:i32 rGPR:i32:$false, rGPR:i32:$Rm, cmovpred:i32:$p)
/*25187*/         /*Scope*/ 13, /*->25201*/
/*25188*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25191*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tMOVCCr_pseudo), 0|OPFL_GlueInput,
                        MVT::i32, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:i32 tGPR:i32:$false, tGPR:i32:$true, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (tMOVCCr_pseudo:i32 tGPR:i32:$false, tGPR:i32:$true, cmovpred:i32:$p)
/*25201*/         0, /*End of Scope*/
/*25202*/       /*Scope*/ 28, /*->25231*/
/*25203*/         OPC_CheckChild2Integer, 12, 
/*25205*/         OPC_SwitchType /*2 cases */, 10, MVT::f32,// ->25218
/*25208*/           OPC_CheckPatternPredicate, 35, // (Subtarget->hasFPARMv8())
/*25210*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSELGTS), 0|OPFL_GlueInput,
                        MVT::f32, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sm, SPR:f32:$Sn, 12:i32) - Complexity = 12
                    // Dst: (VSELGTS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*25218*/         /*SwitchType*/ 10, MVT::f64,// ->25230
/*25220*/           OPC_CheckPatternPredicate, 36, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*25222*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSELGTD), 0|OPFL_GlueInput,
                        MVT::f64, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dm, DPR:f64:$Dn, 12:i32) - Complexity = 12
                    // Dst: (VSELGTD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*25230*/         0, // EndSwitchType
/*25231*/       /*Scope*/ 28, /*->25260*/
/*25232*/         OPC_CheckChild2Integer, 10, 
/*25234*/         OPC_SwitchType /*2 cases */, 10, MVT::f32,// ->25247
/*25237*/           OPC_CheckPatternPredicate, 35, // (Subtarget->hasFPARMv8())
/*25239*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSELGES), 0|OPFL_GlueInput,
                        MVT::f32, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sm, SPR:f32:$Sn, 10:i32) - Complexity = 12
                    // Dst: (VSELGES:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*25247*/         /*SwitchType*/ 10, MVT::f64,// ->25259
/*25249*/           OPC_CheckPatternPredicate, 36, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*25251*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSELGED), 0|OPFL_GlueInput,
                        MVT::f64, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dm, DPR:f64:$Dn, 10:i32) - Complexity = 12
                    // Dst: (VSELGED:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*25259*/         0, // EndSwitchType
/*25260*/       /*Scope*/ 28, /*->25289*/
/*25261*/         OPC_CheckChild2Integer, 0, 
/*25263*/         OPC_SwitchType /*2 cases */, 10, MVT::f32,// ->25276
/*25266*/           OPC_CheckPatternPredicate, 35, // (Subtarget->hasFPARMv8())
/*25268*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSELEQS), 0|OPFL_GlueInput,
                        MVT::f32, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sm, SPR:f32:$Sn, 0:i32) - Complexity = 12
                    // Dst: (VSELEQS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*25276*/         /*SwitchType*/ 10, MVT::f64,// ->25288
/*25278*/           OPC_CheckPatternPredicate, 36, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*25280*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSELEQD), 0|OPFL_GlueInput,
                        MVT::f64, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dm, DPR:f64:$Dn, 0:i32) - Complexity = 12
                    // Dst: (VSELEQD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*25288*/         0, // EndSwitchType
/*25289*/       /*Scope*/ 28, /*->25318*/
/*25290*/         OPC_CheckChild2Integer, 6, 
/*25292*/         OPC_SwitchType /*2 cases */, 10, MVT::f32,// ->25305
/*25295*/           OPC_CheckPatternPredicate, 35, // (Subtarget->hasFPARMv8())
/*25297*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSELVSS), 0|OPFL_GlueInput,
                        MVT::f32, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sm, SPR:f32:$Sn, 6:i32) - Complexity = 12
                    // Dst: (VSELVSS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*25305*/         /*SwitchType*/ 10, MVT::f64,// ->25317
/*25307*/           OPC_CheckPatternPredicate, 36, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*25309*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSELVSD), 0|OPFL_GlueInput,
                        MVT::f64, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dm, DPR:f64:$Dn, 6:i32) - Complexity = 12
                    // Dst: (VSELVSD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*25317*/         0, // EndSwitchType
/*25318*/       /*Scope*/ 37, /*->25356*/
/*25319*/         OPC_RecordChild2, // #2 = $p
/*25320*/         OPC_SwitchType /*2 cases */, 15, MVT::f64,// ->25338
/*25323*/           OPC_CheckPatternPredicate, 18, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*25325*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25328*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVDcc), 0|OPFL_GlueInput,
                        MVT::f64, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dn, DPR:f64:$Dm, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (VMOVDcc:f64 DPR:f64:$Dn, DPR:f64:$Dm, cmovpred:i32:$p)
/*25338*/         /*SwitchType*/ 15, MVT::f32,// ->25355
/*25340*/           OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2())
/*25342*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25345*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVScc), 0|OPFL_GlueInput,
                        MVT::f32, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sn, SPR:f32:$Sm, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (VMOVScc:f32 SPR:f32:$Sn, SPR:f32:$Sm, cmovpred:i32:$p)
/*25355*/         0, // EndSwitchType
/*25356*/       0, /*End of Scope*/
/*25357*/     0, /*End of Scope*/
/*25358*/   /*SwitchOpcode*/ 38|128,51/*6566*/, TARGET_VAL(ISD::LOAD),// ->31928
/*25362*/     OPC_RecordMemRef,
/*25363*/     OPC_RecordNode, // #0 = 'ld' chained node
/*25364*/     OPC_Scope, 67|128,1/*195*/, /*->25562*/ // 5 children in Scope
/*25367*/       OPC_RecordChild1, // #1 = $addr
/*25368*/       OPC_CheckChild1Type, MVT::i32,
/*25370*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*25372*/       OPC_CheckType, MVT::i32,
/*25374*/       OPC_Scope, 24, /*->25400*/ // 3 children in Scope
/*25376*/         OPC_CheckPredicate, 52, // Predicate_load
/*25378*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25380*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*25383*/         OPC_EmitMergeInputChains1_0,
/*25384*/         OPC_EmitInteger, MVT::i32, 14, 
/*25387*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25390*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::PICLDR), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 23
                  // Dst: (PICLDR:i32 addrmodepc:i32:$addr)
/*25400*/       /*Scope*/ 54, /*->25455*/
/*25401*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*25403*/         OPC_Scope, 24, /*->25429*/ // 2 children in Scope
/*25405*/           OPC_CheckPredicate, 31, // Predicate_zextloadi16
/*25407*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25409*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*25412*/           OPC_EmitMergeInputChains1_0,
/*25413*/           OPC_EmitInteger, MVT::i32, 14, 
/*25416*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25419*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::PICLDRH), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 23
                    // Dst: (PICLDRH:i32 addrmodepc:i32:$addr)
/*25429*/         /*Scope*/ 24, /*->25454*/
/*25430*/           OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*25432*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25434*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*25437*/           OPC_EmitMergeInputChains1_0,
/*25438*/           OPC_EmitInteger, MVT::i32, 14, 
/*25441*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25444*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::PICLDRB), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 23
                    // Dst: (PICLDRB:i32 addrmodepc:i32:$addr)
/*25454*/         0, /*End of Scope*/
/*25455*/       /*Scope*/ 105, /*->25561*/
/*25456*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*25458*/         OPC_Scope, 24, /*->25484*/ // 3 children in Scope
/*25460*/           OPC_CheckPredicate, 31, // Predicate_sextloadi16
/*25462*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25464*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*25467*/           OPC_EmitMergeInputChains1_0,
/*25468*/           OPC_EmitInteger, MVT::i32, 14, 
/*25471*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25474*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::PICLDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 23
                    // Dst: (PICLDRSH:i32 addrmodepc:i32:$addr)
/*25484*/         /*Scope*/ 50, /*->25535*/
/*25485*/           OPC_CheckPredicate, 54, // Predicate_sextloadi8
/*25487*/           OPC_Scope, 22, /*->25511*/ // 2 children in Scope
/*25489*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25491*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*25494*/             OPC_EmitMergeInputChains1_0,
/*25495*/             OPC_EmitInteger, MVT::i32, 14, 
/*25498*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25501*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::PICLDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 23
                      // Dst: (PICLDRSB:i32 addrmodepc:i32:$addr)
/*25511*/           /*Scope*/ 22, /*->25534*/
/*25512*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25514*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*25517*/             OPC_EmitMergeInputChains1_0,
/*25518*/             OPC_EmitInteger, MVT::i32, 14, 
/*25521*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25524*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 23
                      // Dst: (tLDRSB:i32 t_addrmode_rr:i32:$addr)
/*25534*/           0, /*End of Scope*/
/*25535*/         /*Scope*/ 24, /*->25560*/
/*25536*/           OPC_CheckPredicate, 31, // Predicate_sextloadi16
/*25538*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25540*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*25543*/           OPC_EmitMergeInputChains1_0,
/*25544*/           OPC_EmitInteger, MVT::i32, 14, 
/*25547*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25550*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 23
                    // Dst: (tLDRSH:i32 t_addrmode_rr:i32:$addr)
/*25560*/         0, /*End of Scope*/
/*25561*/       0, /*End of Scope*/
/*25562*/     /*Scope*/ 100, /*->25663*/
/*25563*/       OPC_MoveChild1,
/*25564*/       OPC_SwitchOpcode /*2 cases */, 60, TARGET_VAL(ARMISD::WrapperPIC),// ->25628
/*25568*/         OPC_RecordChild0, // #1 = $addr
/*25569*/         OPC_MoveChild0,
/*25570*/         OPC_SwitchOpcode /*2 cases */, 32, TARGET_VAL(ISD::TargetGlobalAddress),// ->25606
/*25574*/           OPC_MoveParent,
/*25575*/           OPC_MoveParent,
/*25576*/           OPC_CheckPredicate, 29, // Predicate_unindexedload
/*25578*/           OPC_CheckPredicate, 52, // Predicate_load
/*25580*/           OPC_CheckType, MVT::i32,
/*25582*/           OPC_Scope, 10, /*->25594*/ // 2 children in Scope
/*25584*/             OPC_CheckPatternPredicate, 37, // (!Subtarget->useMovt(*MF)) && (!Subtarget->isThumb())
/*25586*/             OPC_EmitMergeInputChains1_0,
/*25587*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRLIT_ga_pcrel_ldr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 1/*#Ops*/, 1, 
                      // Src: (ld:i32 (ARMWrapperPIC:iPTR (tglobaladdr:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 20
                      // Dst: (LDRLIT_ga_pcrel_ldr:i32 (tglobaladdr:i32):$addr)
/*25594*/           /*Scope*/ 10, /*->25605*/
/*25595*/             OPC_CheckPatternPredicate, 38, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*25597*/             OPC_EmitMergeInputChains1_0,
/*25598*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::MOV_ga_pcrel_ldr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 1/*#Ops*/, 1, 
                      // Src: (ld:i32 (ARMWrapperPIC:iPTR (tglobaladdr:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 20
                      // Dst: (MOV_ga_pcrel_ldr:i32 (tglobaladdr:i32):$addr)
/*25605*/           0, /*End of Scope*/
/*25606*/         /*SwitchOpcode*/ 18, TARGET_VAL(ISD::TargetGlobalTLSAddress),// ->25627
/*25609*/           OPC_MoveParent,
/*25610*/           OPC_MoveParent,
/*25611*/           OPC_CheckPredicate, 29, // Predicate_unindexedload
/*25613*/           OPC_CheckPredicate, 52, // Predicate_load
/*25615*/           OPC_CheckType, MVT::i32,
/*25617*/           OPC_CheckPatternPredicate, 38, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*25619*/           OPC_EmitMergeInputChains1_0,
/*25620*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::MOV_ga_pcrel_ldr), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (ld:i32 (ARMWrapperPIC:iPTR (tglobaltlsaddr:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 20
                    // Dst: (MOV_ga_pcrel_ldr:i32 (tglobaltlsaddr:i32):$addr)
/*25627*/         0, // EndSwitchOpcode
/*25628*/       /*SwitchOpcode*/ 31, TARGET_VAL(ARMISD::Wrapper),// ->25662
/*25631*/         OPC_RecordChild0, // #1 = $addr
/*25632*/         OPC_MoveChild0,
/*25633*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*25636*/         OPC_MoveParent,
/*25637*/         OPC_MoveParent,
/*25638*/         OPC_CheckPredicate, 29, // Predicate_unindexedload
/*25640*/         OPC_CheckPredicate, 52, // Predicate_load
/*25642*/         OPC_CheckType, MVT::i32,
/*25644*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25646*/         OPC_EmitMergeInputChains1_0,
/*25647*/         OPC_EmitInteger, MVT::i32, 14, 
/*25650*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25653*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRpci), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 20
                  // Dst: (tLDRpci:i32 (tconstpool:i32):$addr)
/*25662*/       0, // EndSwitchOpcode
/*25663*/     /*Scope*/ 29|128,16/*2077*/, /*->27742*/
/*25665*/       OPC_RecordChild1, // #1 = $shift
/*25666*/       OPC_CheckChild1Type, MVT::i32,
/*25668*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*25670*/       OPC_CheckType, MVT::i32,
/*25672*/       OPC_Scope, 25, /*->25699*/ // 22 children in Scope
/*25674*/         OPC_CheckPredicate, 52, // Predicate_load
/*25676*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25678*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*25681*/         OPC_EmitMergeInputChains1_0,
/*25682*/         OPC_EmitInteger, MVT::i32, 14, 
/*25685*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25688*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRrs), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 ldst_so_reg:i32:$shift)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 16
                  // Dst: (LDRrs:i32 ldst_so_reg:i32:$shift)
/*25699*/       /*Scope*/ 56, /*->25756*/
/*25700*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*25702*/         OPC_Scope, 25, /*->25729*/ // 2 children in Scope
/*25704*/           OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*25706*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25708*/           OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*25711*/           OPC_EmitMergeInputChains1_0,
/*25712*/           OPC_EmitInteger, MVT::i32, 14, 
/*25715*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25718*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 ldst_so_reg:i32:$shift)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 16
                    // Dst: (LDRBrs:i32 ldst_so_reg:i32:$shift)
/*25729*/         /*Scope*/ 25, /*->25755*/
/*25730*/           OPC_CheckPredicate, 31, // Predicate_zextloadi16
/*25732*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25734*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*25737*/           OPC_EmitMergeInputChains1_0,
/*25738*/           OPC_EmitInteger, MVT::i32, 14, 
/*25741*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25744*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 16
                    // Dst: (LDRH:i32 addrmode3:i32:$addr)
/*25755*/         0, /*End of Scope*/
/*25756*/       /*Scope*/ 56, /*->25813*/
/*25757*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*25759*/         OPC_Scope, 25, /*->25786*/ // 2 children in Scope
/*25761*/           OPC_CheckPredicate, 31, // Predicate_sextloadi16
/*25763*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25765*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*25768*/           OPC_EmitMergeInputChains1_0,
/*25769*/           OPC_EmitInteger, MVT::i32, 14, 
/*25772*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25775*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 16
                    // Dst: (LDRSH:i32 addrmode3:i32:$addr)
/*25786*/         /*Scope*/ 25, /*->25812*/
/*25787*/           OPC_CheckPredicate, 54, // Predicate_sextloadi8
/*25789*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25791*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*25794*/           OPC_EmitMergeInputChains1_0,
/*25795*/           OPC_EmitInteger, MVT::i32, 14, 
/*25798*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25801*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 16
                    // Dst: (LDRSB:i32 addrmode3:i32:$addr)
/*25812*/         0, /*End of Scope*/
/*25813*/       /*Scope*/ 27, /*->25841*/
/*25814*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*25816*/         OPC_CheckPredicate, 56, // Predicate_zextloadi1
/*25818*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25820*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*25823*/         OPC_EmitMergeInputChains1_0,
/*25824*/         OPC_EmitInteger, MVT::i32, 14, 
/*25827*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25830*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 16
                  // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*25841*/       /*Scope*/ 82, /*->25924*/
/*25842*/         OPC_CheckPredicate, 30, // Predicate_extload
/*25844*/         OPC_Scope, 25, /*->25871*/ // 3 children in Scope
/*25846*/           OPC_CheckPredicate, 56, // Predicate_extloadi1
/*25848*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25850*/           OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*25853*/           OPC_EmitMergeInputChains1_0,
/*25854*/           OPC_EmitInteger, MVT::i32, 14, 
/*25857*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25860*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 16
                    // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*25871*/         /*Scope*/ 25, /*->25897*/
/*25872*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*25874*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25876*/           OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*25879*/           OPC_EmitMergeInputChains1_0,
/*25880*/           OPC_EmitInteger, MVT::i32, 14, 
/*25883*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25886*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 16
                    // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*25897*/         /*Scope*/ 25, /*->25923*/
/*25898*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*25900*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25902*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*25905*/           OPC_EmitMergeInputChains1_0,
/*25906*/           OPC_EmitInteger, MVT::i32, 14, 
/*25909*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25912*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 16
                    // Dst: (LDRH:i32 addrmode3:i32:$addr)
/*25923*/         0, /*End of Scope*/
/*25924*/       /*Scope*/ 25, /*->25950*/
/*25925*/         OPC_CheckPredicate, 52, // Predicate_load
/*25927*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25929*/         OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*25932*/         OPC_EmitMergeInputChains1_0,
/*25933*/         OPC_EmitInteger, MVT::i32, 14, 
/*25936*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25939*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRs), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 16
                  // Dst: (t2LDRs:i32 t2addrmode_so_reg:i32:$addr)
/*25950*/       /*Scope*/ 56, /*->26007*/
/*25951*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*25953*/         OPC_Scope, 25, /*->25980*/ // 2 children in Scope
/*25955*/           OPC_CheckPredicate, 31, // Predicate_zextloadi16
/*25957*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25959*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*25962*/           OPC_EmitMergeInputChains1_0,
/*25963*/           OPC_EmitInteger, MVT::i32, 14, 
/*25966*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25969*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 16
                    // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*25980*/         /*Scope*/ 25, /*->26006*/
/*25981*/           OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*25983*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25985*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*25988*/           OPC_EmitMergeInputChains1_0,
/*25989*/           OPC_EmitInteger, MVT::i32, 14, 
/*25992*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25995*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 16
                    // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*26006*/         0, /*End of Scope*/
/*26007*/       /*Scope*/ 56, /*->26064*/
/*26008*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*26010*/         OPC_Scope, 25, /*->26037*/ // 2 children in Scope
/*26012*/           OPC_CheckPredicate, 31, // Predicate_sextloadi16
/*26014*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26016*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26019*/           OPC_EmitMergeInputChains1_0,
/*26020*/           OPC_EmitInteger, MVT::i32, 14, 
/*26023*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26026*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRSHs), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 16
                    // Dst: (t2LDRSHs:i32 t2addrmode_so_reg:i32:$addr)
/*26037*/         /*Scope*/ 25, /*->26063*/
/*26038*/           OPC_CheckPredicate, 54, // Predicate_sextloadi8
/*26040*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26042*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26045*/           OPC_EmitMergeInputChains1_0,
/*26046*/           OPC_EmitInteger, MVT::i32, 14, 
/*26049*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26052*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRSBs), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 16
                    // Dst: (t2LDRSBs:i32 t2addrmode_so_reg:i32:$addr)
/*26063*/         0, /*End of Scope*/
/*26064*/       /*Scope*/ 27, /*->26092*/
/*26065*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*26067*/         OPC_CheckPredicate, 56, // Predicate_zextloadi1
/*26069*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26071*/         OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26074*/         OPC_EmitMergeInputChains1_0,
/*26075*/         OPC_EmitInteger, MVT::i32, 14, 
/*26078*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26081*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 16
                  // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*26092*/       /*Scope*/ 82, /*->26175*/
/*26093*/         OPC_CheckPredicate, 30, // Predicate_extload
/*26095*/         OPC_Scope, 25, /*->26122*/ // 3 children in Scope
/*26097*/           OPC_CheckPredicate, 56, // Predicate_extloadi1
/*26099*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26101*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26104*/           OPC_EmitMergeInputChains1_0,
/*26105*/           OPC_EmitInteger, MVT::i32, 14, 
/*26108*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26111*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 16
                    // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*26122*/         /*Scope*/ 25, /*->26148*/
/*26123*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*26125*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26127*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26130*/           OPC_EmitMergeInputChains1_0,
/*26131*/           OPC_EmitInteger, MVT::i32, 14, 
/*26134*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26137*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 16
                    // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*26148*/         /*Scope*/ 25, /*->26174*/
/*26149*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*26151*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26153*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26156*/           OPC_EmitMergeInputChains1_0,
/*26157*/           OPC_EmitInteger, MVT::i32, 14, 
/*26160*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26163*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 16
                    // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*26174*/         0, /*End of Scope*/
/*26175*/       /*Scope*/ 24, /*->26200*/
/*26176*/         OPC_CheckPredicate, 52, // Predicate_load
/*26178*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26180*/         OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*26183*/         OPC_EmitMergeInputChains1_0,
/*26184*/         OPC_EmitInteger, MVT::i32, 14, 
/*26187*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26190*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (LDRi12:i32 addrmode_imm12:i32:$addr)
/*26200*/       /*Scope*/ 54, /*->26255*/
/*26201*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*26203*/         OPC_Scope, 24, /*->26229*/ // 2 children in Scope
/*26205*/           OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*26207*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26209*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*26212*/           OPC_EmitMergeInputChains1_0,
/*26213*/           OPC_EmitInteger, MVT::i32, 14, 
/*26216*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26219*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                    // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*26229*/         /*Scope*/ 24, /*->26254*/
/*26230*/           OPC_CheckPredicate, 56, // Predicate_zextloadi1
/*26232*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26234*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*26237*/           OPC_EmitMergeInputChains1_0,
/*26238*/           OPC_EmitInteger, MVT::i32, 14, 
/*26241*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26244*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                    // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*26254*/         0, /*End of Scope*/
/*26255*/       /*Scope*/ 103, /*->26359*/
/*26256*/         OPC_CheckPredicate, 30, // Predicate_extload
/*26258*/         OPC_Scope, 24, /*->26284*/ // 3 children in Scope
/*26260*/           OPC_CheckPredicate, 56, // Predicate_extloadi1
/*26262*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26264*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*26267*/           OPC_EmitMergeInputChains1_0,
/*26268*/           OPC_EmitInteger, MVT::i32, 14, 
/*26271*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26274*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*26284*/         /*Scope*/ 48, /*->26333*/
/*26285*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*26287*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26289*/           OPC_Scope, 20, /*->26311*/ // 2 children in Scope
/*26291*/             OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*26294*/             OPC_EmitMergeInputChains1_0,
/*26295*/             OPC_EmitInteger, MVT::i32, 14, 
/*26298*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26301*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*26311*/           /*Scope*/ 20, /*->26332*/
/*26312*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*26315*/             OPC_EmitMergeInputChains1_0,
/*26316*/             OPC_EmitInteger, MVT::i32, 14, 
/*26319*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26322*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::PICLDRB), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (PICLDRB:i32 addrmodepc:i32:$addr)
/*26332*/           0, /*End of Scope*/
/*26333*/         /*Scope*/ 24, /*->26358*/
/*26334*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*26336*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26338*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*26341*/           OPC_EmitMergeInputChains1_0,
/*26342*/           OPC_EmitInteger, MVT::i32, 14, 
/*26345*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26348*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::PICLDRH), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (PICLDRH:i32 addrmodepc:i32:$addr)
/*26358*/         0, /*End of Scope*/
/*26359*/       /*Scope*/ 69, /*->26429*/
/*26360*/         OPC_CheckPredicate, 52, // Predicate_load
/*26362*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26364*/         OPC_Scope, 20, /*->26386*/ // 3 children in Scope
/*26366*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeSP:$addr #2 #3
/*26369*/           OPC_EmitMergeInputChains1_0,
/*26370*/           OPC_EmitInteger, MVT::i32, 14, 
/*26373*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26376*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRspi), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (tLDRspi:i32 t_addrmode_sp:i32:$addr)
/*26386*/         /*Scope*/ 20, /*->26407*/
/*26387*/           OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeImm5S4:$addr #2 #3
/*26390*/           OPC_EmitMergeInputChains1_0,
/*26391*/           OPC_EmitInteger, MVT::i32, 14, 
/*26394*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26397*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRi), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is4:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (tLDRi:i32 t_addrmode_is4:i32:$addr)
/*26407*/         /*Scope*/ 20, /*->26428*/
/*26408*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*26411*/           OPC_EmitMergeInputChains1_0,
/*26412*/           OPC_EmitInteger, MVT::i32, 14, 
/*26415*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26418*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRr), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (tLDRr:i32 t_addrmode_rr:i32:$addr)
/*26428*/         0, /*End of Scope*/
/*26429*/       /*Scope*/ 23|128,1/*151*/, /*->26582*/
/*26431*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*26433*/         OPC_Scope, 48, /*->26483*/ // 3 children in Scope
/*26435*/           OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*26437*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26439*/           OPC_Scope, 20, /*->26461*/ // 2 children in Scope
/*26441*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*26444*/             OPC_EmitMergeInputChains1_0,
/*26445*/             OPC_EmitInteger, MVT::i32, 14, 
/*26448*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26451*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                      // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*26461*/           /*Scope*/ 20, /*->26482*/
/*26462*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*26465*/             OPC_EmitMergeInputChains1_0,
/*26466*/             OPC_EmitInteger, MVT::i32, 14, 
/*26469*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26472*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                      // Dst: (tLDRBr:i32 t_addrmode_rr:i32:$addr)
/*26482*/           0, /*End of Scope*/
/*26483*/         /*Scope*/ 48, /*->26532*/
/*26484*/           OPC_CheckPredicate, 31, // Predicate_zextloadi16
/*26486*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26488*/           OPC_Scope, 20, /*->26510*/ // 2 children in Scope
/*26490*/             OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*26493*/             OPC_EmitMergeInputChains1_0,
/*26494*/             OPC_EmitInteger, MVT::i32, 14, 
/*26497*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26500*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                      // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$addr)
/*26510*/           /*Scope*/ 20, /*->26531*/
/*26511*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*26514*/             OPC_EmitMergeInputChains1_0,
/*26515*/             OPC_EmitInteger, MVT::i32, 14, 
/*26518*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26521*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                      // Dst: (tLDRHr:i32 t_addrmode_rr:i32:$addr)
/*26531*/           0, /*End of Scope*/
/*26532*/         /*Scope*/ 48, /*->26581*/
/*26533*/           OPC_CheckPredicate, 56, // Predicate_zextloadi1
/*26535*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26537*/           OPC_Scope, 20, /*->26559*/ // 2 children in Scope
/*26539*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*26542*/             OPC_EmitMergeInputChains1_0,
/*26543*/             OPC_EmitInteger, MVT::i32, 14, 
/*26546*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26549*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                      // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*26559*/           /*Scope*/ 20, /*->26580*/
/*26560*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*26563*/             OPC_EmitMergeInputChains1_0,
/*26564*/             OPC_EmitInteger, MVT::i32, 14, 
/*26567*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26570*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                      // Dst: (tLDRBr:i32 t_addrmode_rr:i32:$addr)
/*26580*/           0, /*End of Scope*/
/*26581*/         0, /*End of Scope*/
/*26582*/       /*Scope*/ 98|128,1/*226*/, /*->26810*/
/*26584*/         OPC_CheckPredicate, 30, // Predicate_extload
/*26586*/         OPC_Scope, 24, /*->26612*/ // 6 children in Scope
/*26588*/           OPC_CheckPredicate, 56, // Predicate_extloadi1
/*26590*/           OPC_CheckPatternPredicate, 39, // (MF->getDataLayout().isLittleEndian()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26592*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeSP:$addr #2 #3
/*26595*/           OPC_EmitMergeInputChains1_0,
/*26596*/           OPC_EmitInteger, MVT::i32, 14, 
/*26599*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26602*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRspi), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (tLDRspi:i32 t_addrmode_sp:i32:$addr)
/*26612*/         /*Scope*/ 24, /*->26637*/
/*26613*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*26615*/           OPC_CheckPatternPredicate, 39, // (MF->getDataLayout().isLittleEndian()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26617*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeSP:$addr #2 #3
/*26620*/           OPC_EmitMergeInputChains1_0,
/*26621*/           OPC_EmitInteger, MVT::i32, 14, 
/*26624*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26627*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRspi), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (tLDRspi:i32 t_addrmode_sp:i32:$addr)
/*26637*/         /*Scope*/ 24, /*->26662*/
/*26638*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*26640*/           OPC_CheckPatternPredicate, 39, // (MF->getDataLayout().isLittleEndian()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26642*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeSP:$addr #2 #3
/*26645*/           OPC_EmitMergeInputChains1_0,
/*26646*/           OPC_EmitInteger, MVT::i32, 14, 
/*26649*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26652*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRspi), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (tLDRspi:i32 t_addrmode_sp:i32:$addr)
/*26662*/         /*Scope*/ 48, /*->26711*/
/*26663*/           OPC_CheckPredicate, 56, // Predicate_extloadi1
/*26665*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26667*/           OPC_Scope, 20, /*->26689*/ // 2 children in Scope
/*26669*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*26672*/             OPC_EmitMergeInputChains1_0,
/*26673*/             OPC_EmitInteger, MVT::i32, 14, 
/*26676*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26679*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                      // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*26689*/           /*Scope*/ 20, /*->26710*/
/*26690*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*26693*/             OPC_EmitMergeInputChains1_0,
/*26694*/             OPC_EmitInteger, MVT::i32, 14, 
/*26697*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26700*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                      // Dst: (tLDRBr:i32 t_addrmode_rr:i32:$addr)
/*26710*/           0, /*End of Scope*/
/*26711*/         /*Scope*/ 48, /*->26760*/
/*26712*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*26714*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26716*/           OPC_Scope, 20, /*->26738*/ // 2 children in Scope
/*26718*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*26721*/             OPC_EmitMergeInputChains1_0,
/*26722*/             OPC_EmitInteger, MVT::i32, 14, 
/*26725*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26728*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*26738*/           /*Scope*/ 20, /*->26759*/
/*26739*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*26742*/             OPC_EmitMergeInputChains1_0,
/*26743*/             OPC_EmitInteger, MVT::i32, 14, 
/*26746*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26749*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (tLDRBr:i32 t_addrmode_rr:i32:$addr)
/*26759*/           0, /*End of Scope*/
/*26760*/         /*Scope*/ 48, /*->26809*/
/*26761*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*26763*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26765*/           OPC_Scope, 20, /*->26787*/ // 2 children in Scope
/*26767*/             OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*26770*/             OPC_EmitMergeInputChains1_0,
/*26771*/             OPC_EmitInteger, MVT::i32, 14, 
/*26774*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26777*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                      // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$addr)
/*26787*/           /*Scope*/ 20, /*->26808*/
/*26788*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*26791*/             OPC_EmitMergeInputChains1_0,
/*26792*/             OPC_EmitInteger, MVT::i32, 14, 
/*26795*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26798*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                      // Dst: (tLDRHr:i32 t_addrmode_rr:i32:$addr)
/*26808*/           0, /*End of Scope*/
/*26809*/         0, /*End of Scope*/
/*26810*/       /*Scope*/ 48, /*->26859*/
/*26811*/         OPC_CheckPredicate, 52, // Predicate_load
/*26813*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26815*/         OPC_Scope, 20, /*->26837*/ // 2 children in Scope
/*26817*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*26820*/           OPC_EmitMergeInputChains1_0,
/*26821*/           OPC_EmitInteger, MVT::i32, 14, 
/*26824*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26827*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (t2LDRi12:i32 t2addrmode_imm12:i32:$addr)
/*26837*/         /*Scope*/ 20, /*->26858*/
/*26838*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*26841*/           OPC_EmitMergeInputChains1_0,
/*26842*/           OPC_EmitInteger, MVT::i32, 14, 
/*26845*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26848*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRi8), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (t2LDRi8:i32 t2addrmode_negimm8:i32:$addr)
/*26858*/         0, /*End of Scope*/
/*26859*/       /*Scope*/ 102, /*->26962*/
/*26860*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*26862*/         OPC_Scope, 48, /*->26912*/ // 2 children in Scope
/*26864*/           OPC_CheckPredicate, 31, // Predicate_zextloadi16
/*26866*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26868*/           OPC_Scope, 20, /*->26890*/ // 2 children in Scope
/*26870*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*26873*/             OPC_EmitMergeInputChains1_0,
/*26874*/             OPC_EmitInteger, MVT::i32, 14, 
/*26877*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26880*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                      // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*26890*/           /*Scope*/ 20, /*->26911*/
/*26891*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*26894*/             OPC_EmitMergeInputChains1_0,
/*26895*/             OPC_EmitInteger, MVT::i32, 14, 
/*26898*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26901*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                      // Dst: (t2LDRHi8:i32 t2addrmode_negimm8:i32:$addr)
/*26911*/           0, /*End of Scope*/
/*26912*/         /*Scope*/ 48, /*->26961*/
/*26913*/           OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*26915*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26917*/           OPC_Scope, 20, /*->26939*/ // 2 children in Scope
/*26919*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*26922*/             OPC_EmitMergeInputChains1_0,
/*26923*/             OPC_EmitInteger, MVT::i32, 14, 
/*26926*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26929*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                      // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*26939*/           /*Scope*/ 20, /*->26960*/
/*26940*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*26943*/             OPC_EmitMergeInputChains1_0,
/*26944*/             OPC_EmitInteger, MVT::i32, 14, 
/*26947*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26950*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                      // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*26960*/           0, /*End of Scope*/
/*26961*/         0, /*End of Scope*/
/*26962*/       /*Scope*/ 102, /*->27065*/
/*26963*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*26965*/         OPC_Scope, 48, /*->27015*/ // 2 children in Scope
/*26967*/           OPC_CheckPredicate, 31, // Predicate_sextloadi16
/*26969*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26971*/           OPC_Scope, 20, /*->26993*/ // 2 children in Scope
/*26973*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*26976*/             OPC_EmitMergeInputChains1_0,
/*26977*/             OPC_EmitInteger, MVT::i32, 14, 
/*26980*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26983*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRSHi12), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (t2LDRSHi12:i32 t2addrmode_imm12:i32:$addr)
/*26993*/           /*Scope*/ 20, /*->27014*/
/*26994*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*26997*/             OPC_EmitMergeInputChains1_0,
/*26998*/             OPC_EmitInteger, MVT::i32, 14, 
/*27001*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27004*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRSHi8), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (t2LDRSHi8:i32 t2addrmode_negimm8:i32:$addr)
/*27014*/           0, /*End of Scope*/
/*27015*/         /*Scope*/ 48, /*->27064*/
/*27016*/           OPC_CheckPredicate, 54, // Predicate_sextloadi8
/*27018*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27020*/           OPC_Scope, 20, /*->27042*/ // 2 children in Scope
/*27022*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27025*/             OPC_EmitMergeInputChains1_0,
/*27026*/             OPC_EmitInteger, MVT::i32, 14, 
/*27029*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27032*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRSBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (t2LDRSBi12:i32 t2addrmode_imm12:i32:$addr)
/*27042*/           /*Scope*/ 20, /*->27063*/
/*27043*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27046*/             OPC_EmitMergeInputChains1_0,
/*27047*/             OPC_EmitInteger, MVT::i32, 14, 
/*27050*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27053*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRSBi8), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (t2LDRSBi8:i32 t2addrmode_negimm8:i32:$addr)
/*27063*/           0, /*End of Scope*/
/*27064*/         0, /*End of Scope*/
/*27065*/       /*Scope*/ 50, /*->27116*/
/*27066*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*27068*/         OPC_CheckPredicate, 56, // Predicate_zextloadi1
/*27070*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27072*/         OPC_Scope, 20, /*->27094*/ // 2 children in Scope
/*27074*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27077*/           OPC_EmitMergeInputChains1_0,
/*27078*/           OPC_EmitInteger, MVT::i32, 14, 
/*27081*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27084*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                    // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*27094*/         /*Scope*/ 20, /*->27115*/
/*27095*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27098*/           OPC_EmitMergeInputChains1_0,
/*27099*/           OPC_EmitInteger, MVT::i32, 14, 
/*27102*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27105*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                    // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*27115*/         0, /*End of Scope*/
/*27116*/       /*Scope*/ 23|128,1/*151*/, /*->27269*/
/*27118*/         OPC_CheckPredicate, 30, // Predicate_extload
/*27120*/         OPC_Scope, 48, /*->27170*/ // 3 children in Scope
/*27122*/           OPC_CheckPredicate, 56, // Predicate_extloadi1
/*27124*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27126*/           OPC_Scope, 20, /*->27148*/ // 2 children in Scope
/*27128*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27131*/             OPC_EmitMergeInputChains1_0,
/*27132*/             OPC_EmitInteger, MVT::i32, 14, 
/*27135*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27138*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                      // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*27148*/           /*Scope*/ 20, /*->27169*/
/*27149*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27152*/             OPC_EmitMergeInputChains1_0,
/*27153*/             OPC_EmitInteger, MVT::i32, 14, 
/*27156*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27159*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                      // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*27169*/           0, /*End of Scope*/
/*27170*/         /*Scope*/ 48, /*->27219*/
/*27171*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*27173*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27175*/           OPC_Scope, 20, /*->27197*/ // 2 children in Scope
/*27177*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27180*/             OPC_EmitMergeInputChains1_0,
/*27181*/             OPC_EmitInteger, MVT::i32, 14, 
/*27184*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27187*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*27197*/           /*Scope*/ 20, /*->27218*/
/*27198*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27201*/             OPC_EmitMergeInputChains1_0,
/*27202*/             OPC_EmitInteger, MVT::i32, 14, 
/*27205*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27208*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*27218*/           0, /*End of Scope*/
/*27219*/         /*Scope*/ 48, /*->27268*/
/*27220*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*27222*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27224*/           OPC_Scope, 20, /*->27246*/ // 2 children in Scope
/*27226*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27229*/             OPC_EmitMergeInputChains1_0,
/*27230*/             OPC_EmitInteger, MVT::i32, 14, 
/*27233*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27236*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                      // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*27246*/           /*Scope*/ 20, /*->27267*/
/*27247*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27250*/             OPC_EmitMergeInputChains1_0,
/*27251*/             OPC_EmitInteger, MVT::i32, 14, 
/*27254*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27257*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                      // Dst: (t2LDRHi8:i32 t2addrmode_negimm8:i32:$addr)
/*27267*/           0, /*End of Scope*/
/*27268*/         0, /*End of Scope*/
/*27269*/       /*Scope*/ 86|128,3/*470*/, /*->27741*/
/*27271*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*27273*/         OPC_Scope, 84, /*->27359*/ // 4 children in Scope
/*27275*/           OPC_CheckPredicate, 54, // Predicate_sextloadi8
/*27277*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27279*/           OPC_Scope, 38, /*->27319*/ // 2 children in Scope
/*27281*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*27284*/             OPC_EmitMergeInputChains1_0,
/*27285*/             OPC_EmitInteger, MVT::i32, 14, 
/*27288*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27291*/             OPC_EmitNode1, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*27301*/             OPC_EmitInteger, MVT::i32, 14, 
/*27304*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27307*/             OPC_EmitNode1, TARGET_VAL(ARM::tSXTB), 0,
                          MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*27316*/             OPC_CompleteMatch, 1, 9, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (tSXTB:i32 (tLDRBi:i32 t_addrmode_is1:i32:$addr))
/*27319*/           /*Scope*/ 38, /*->27358*/
/*27320*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*27323*/             OPC_EmitMergeInputChains1_0,
/*27324*/             OPC_EmitInteger, MVT::i32, 14, 
/*27327*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27330*/             OPC_EmitNode1, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*27340*/             OPC_EmitInteger, MVT::i32, 14, 
/*27343*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27346*/             OPC_EmitNode1, TARGET_VAL(ARM::tSXTB), 0,
                          MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*27355*/             OPC_CompleteMatch, 1, 9, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (tSXTB:i32 (tLDRBr:i32 t_addrmode_rr:i32:$addr))
/*27358*/           0, /*End of Scope*/
/*27359*/         /*Scope*/ 84, /*->27444*/
/*27360*/           OPC_CheckPredicate, 31, // Predicate_sextloadi16
/*27362*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27364*/           OPC_Scope, 38, /*->27404*/ // 2 children in Scope
/*27366*/             OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*27369*/             OPC_EmitMergeInputChains1_0,
/*27370*/             OPC_EmitInteger, MVT::i32, 14, 
/*27373*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27376*/             OPC_EmitNode1, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*27386*/             OPC_EmitInteger, MVT::i32, 14, 
/*27389*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27392*/             OPC_EmitNode1, TARGET_VAL(ARM::tSXTH), 0,
                          MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*27401*/             OPC_CompleteMatch, 1, 9, 
                      // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (tSXTH:i32 (tLDRHi:i32 t_addrmode_is2:i32:$addr))
/*27404*/           /*Scope*/ 38, /*->27443*/
/*27405*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*27408*/             OPC_EmitMergeInputChains1_0,
/*27409*/             OPC_EmitInteger, MVT::i32, 14, 
/*27412*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27415*/             OPC_EmitNode1, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*27425*/             OPC_EmitInteger, MVT::i32, 14, 
/*27428*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27431*/             OPC_EmitNode1, TARGET_VAL(ARM::tSXTH), 0,
                          MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*27440*/             OPC_CompleteMatch, 1, 9, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (tSXTH:i32 (tLDRHr:i32 t_addrmode_rr:i32:$addr))
/*27443*/           0, /*End of Scope*/
/*27444*/         /*Scope*/ 18|128,1/*146*/, /*->27592*/
/*27446*/           OPC_CheckPredicate, 54, // Predicate_sextloadi8
/*27448*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27450*/           OPC_Scope, 69, /*->27521*/ // 2 children in Scope
/*27452*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*27455*/             OPC_EmitMergeInputChains1_0,
/*27456*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*27459*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*27462*/             OPC_EmitInteger, MVT::i32, 14, 
/*27465*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27468*/             OPC_EmitNode1, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*27478*/             OPC_EmitInteger, MVT::i32, 24, 
/*27481*/             OPC_EmitInteger, MVT::i32, 14, 
/*27484*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27487*/             OPC_EmitNode1, TARGET_VAL(ARM::tLSLri), 0,
                          MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*27498*/             OPC_EmitInteger, MVT::i32, 24, 
/*27501*/             OPC_EmitInteger, MVT::i32, 14, 
/*27504*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27507*/             OPC_EmitNode1, TARGET_VAL(ARM::tASRri), 0,
                          MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*27518*/             OPC_CompleteMatch, 1, 16, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (tASRri:i32 (tLSLri:i32 (tLDRBi:i32 t_addrmode_is1:i32:$addr), 24:i32), 24:i32)
/*27521*/           /*Scope*/ 69, /*->27591*/
/*27522*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*27525*/             OPC_EmitMergeInputChains1_0,
/*27526*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*27529*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*27532*/             OPC_EmitInteger, MVT::i32, 14, 
/*27535*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27538*/             OPC_EmitNode1, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*27548*/             OPC_EmitInteger, MVT::i32, 24, 
/*27551*/             OPC_EmitInteger, MVT::i32, 14, 
/*27554*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27557*/             OPC_EmitNode1, TARGET_VAL(ARM::tLSLri), 0,
                          MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*27568*/             OPC_EmitInteger, MVT::i32, 24, 
/*27571*/             OPC_EmitInteger, MVT::i32, 14, 
/*27574*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27577*/             OPC_EmitNode1, TARGET_VAL(ARM::tASRri), 0,
                          MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*27588*/             OPC_CompleteMatch, 1, 16, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (tASRri:i32 (tLSLri:i32 (tLDRBr:i32 t_addrmode_rr:i32:$addr), 24:i32), 24:i32)
/*27591*/           0, /*End of Scope*/
/*27592*/         /*Scope*/ 18|128,1/*146*/, /*->27740*/
/*27594*/           OPC_CheckPredicate, 31, // Predicate_sextloadi16
/*27596*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27598*/           OPC_Scope, 69, /*->27669*/ // 2 children in Scope
/*27600*/             OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*27603*/             OPC_EmitMergeInputChains1_0,
/*27604*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*27607*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*27610*/             OPC_EmitInteger, MVT::i32, 14, 
/*27613*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27616*/             OPC_EmitNode1, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*27626*/             OPC_EmitInteger, MVT::i32, 16, 
/*27629*/             OPC_EmitInteger, MVT::i32, 14, 
/*27632*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27635*/             OPC_EmitNode1, TARGET_VAL(ARM::tLSLri), 0,
                          MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*27646*/             OPC_EmitInteger, MVT::i32, 16, 
/*27649*/             OPC_EmitInteger, MVT::i32, 14, 
/*27652*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27655*/             OPC_EmitNode1, TARGET_VAL(ARM::tASRri), 0,
                          MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*27666*/             OPC_CompleteMatch, 1, 16, 
                      // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (tASRri:i32 (tLSLri:i32 (tLDRHi:i32 t_addrmode_is2:i32:$addr), 16:i32), 16:i32)
/*27669*/           /*Scope*/ 69, /*->27739*/
/*27670*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*27673*/             OPC_EmitMergeInputChains1_0,
/*27674*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*27677*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*27680*/             OPC_EmitInteger, MVT::i32, 14, 
/*27683*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27686*/             OPC_EmitNode1, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*27696*/             OPC_EmitInteger, MVT::i32, 16, 
/*27699*/             OPC_EmitInteger, MVT::i32, 14, 
/*27702*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27705*/             OPC_EmitNode1, TARGET_VAL(ARM::tLSLri), 0,
                          MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*27716*/             OPC_EmitInteger, MVT::i32, 16, 
/*27719*/             OPC_EmitInteger, MVT::i32, 14, 
/*27722*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27725*/             OPC_EmitNode1, TARGET_VAL(ARM::tASRri), 0,
                          MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*27736*/             OPC_CompleteMatch, 1, 16, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (tASRri:i32 (tLSLri:i32 (tLDRHr:i32 t_addrmode_rr:i32:$addr), 16:i32), 16:i32)
/*27739*/           0, /*End of Scope*/
/*27740*/         0, /*End of Scope*/
/*27741*/       0, /*End of Scope*/
/*27742*/     /*Scope*/ 95|128,1/*223*/, /*->27967*/
/*27744*/       OPC_MoveChild1,
/*27745*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*27748*/       OPC_RecordChild0, // #1 = $addr
/*27749*/       OPC_MoveChild0,
/*27750*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*27753*/       OPC_MoveParent,
/*27754*/       OPC_MoveParent,
/*27755*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*27757*/       OPC_CheckType, MVT::i32,
/*27759*/       OPC_Scope, 20, /*->27781*/ // 5 children in Scope
/*27761*/         OPC_CheckPredicate, 52, // Predicate_load
/*27763*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27765*/         OPC_EmitMergeInputChains1_0,
/*27766*/         OPC_EmitInteger, MVT::i32, 14, 
/*27769*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27772*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRpci), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 10
                  // Dst: (t2LDRpci:i32 (tconstpool:i32):$addr)
/*27781*/       /*Scope*/ 46, /*->27828*/
/*27782*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*27784*/         OPC_Scope, 20, /*->27806*/ // 2 children in Scope
/*27786*/           OPC_CheckPredicate, 31, // Predicate_zextloadi16
/*27788*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27790*/           OPC_EmitMergeInputChains1_0,
/*27791*/           OPC_EmitInteger, MVT::i32, 14, 
/*27794*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27797*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRHpci), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 10
                    // Dst: (t2LDRHpci:i32 (tconstpool:i32):$addr)
/*27806*/         /*Scope*/ 20, /*->27827*/
/*27807*/           OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*27809*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27811*/           OPC_EmitMergeInputChains1_0,
/*27812*/           OPC_EmitInteger, MVT::i32, 14, 
/*27815*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27818*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 10
                    // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*27827*/         0, /*End of Scope*/
/*27828*/       /*Scope*/ 46, /*->27875*/
/*27829*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*27831*/         OPC_Scope, 20, /*->27853*/ // 2 children in Scope
/*27833*/           OPC_CheckPredicate, 31, // Predicate_sextloadi16
/*27835*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27837*/           OPC_EmitMergeInputChains1_0,
/*27838*/           OPC_EmitInteger, MVT::i32, 14, 
/*27841*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27844*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRSHpci), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 10
                    // Dst: (t2LDRSHpci:i32 (tconstpool:i32):$addr)
/*27853*/         /*Scope*/ 20, /*->27874*/
/*27854*/           OPC_CheckPredicate, 54, // Predicate_sextloadi8
/*27856*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27858*/           OPC_EmitMergeInputChains1_0,
/*27859*/           OPC_EmitInteger, MVT::i32, 14, 
/*27862*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27865*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRSBpci), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 10
                    // Dst: (t2LDRSBpci:i32 (tconstpool:i32):$addr)
/*27874*/         0, /*End of Scope*/
/*27875*/       /*Scope*/ 22, /*->27898*/
/*27876*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*27878*/         OPC_CheckPredicate, 56, // Predicate_zextloadi1
/*27880*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27882*/         OPC_EmitMergeInputChains1_0,
/*27883*/         OPC_EmitInteger, MVT::i32, 14, 
/*27886*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27889*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 10
                  // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*27898*/       /*Scope*/ 67, /*->27966*/
/*27899*/         OPC_CheckPredicate, 30, // Predicate_extload
/*27901*/         OPC_Scope, 20, /*->27923*/ // 3 children in Scope
/*27903*/           OPC_CheckPredicate, 56, // Predicate_extloadi1
/*27905*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27907*/           OPC_EmitMergeInputChains1_0,
/*27908*/           OPC_EmitInteger, MVT::i32, 14, 
/*27911*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27914*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 10
                    // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*27923*/         /*Scope*/ 20, /*->27944*/
/*27924*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*27926*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27928*/           OPC_EmitMergeInputChains1_0,
/*27929*/           OPC_EmitInteger, MVT::i32, 14, 
/*27932*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27935*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 10
                    // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*27944*/         /*Scope*/ 20, /*->27965*/
/*27945*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*27947*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27949*/           OPC_EmitMergeInputChains1_0,
/*27950*/           OPC_EmitInteger, MVT::i32, 14, 
/*27953*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27956*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRHpci), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 10
                    // Dst: (t2LDRHpci:i32 (tconstpool:i32):$addr)
/*27965*/         0, /*End of Scope*/
/*27966*/       0, /*End of Scope*/
/*27967*/     /*Scope*/ 118|128,30/*3958*/, /*->31927*/
/*27969*/       OPC_RecordChild1, // #1 = $addr
/*27970*/       OPC_CheckChild1Type, MVT::i32,
/*27972*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*27974*/       OPC_Scope, 10|128,1/*138*/, /*->28115*/ // 47 children in Scope
/*27977*/         OPC_CheckPredicate, 52, // Predicate_load
/*27979*/         OPC_Scope, 52, /*->28033*/ // 4 children in Scope
/*27981*/           OPC_CheckPredicate, 57, // Predicate_alignedload32
/*27983*/           OPC_SwitchType /*2 cases */, 22, MVT::f64,// ->28008
/*27986*/             OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2())
/*27988*/             OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*27991*/             OPC_EmitMergeInputChains1_0,
/*27992*/             OPC_EmitInteger, MVT::i32, 14, 
/*27995*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27998*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VLDRD), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:f64 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_alignedload32>> - Complexity = 13
                      // Dst: (VLDRD:f64 addrmode5:i32:$addr)
/*28008*/           /*SwitchType*/ 22, MVT::f32,// ->28032
/*28010*/             OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2())
/*28012*/             OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*28015*/             OPC_EmitMergeInputChains1_0,
/*28016*/             OPC_EmitInteger, MVT::i32, 14, 
/*28019*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28022*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::f32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:f32 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_alignedload32>> - Complexity = 13
                      // Dst: (VLDRS:f32 addrmode5:i32:$addr)
/*28032*/           0, // EndSwitchType
/*28033*/         /*Scope*/ 26, /*->28060*/
/*28034*/           OPC_CheckPredicate, 58, // Predicate_hword_alignedload
/*28036*/           OPC_CheckType, MVT::f64,
/*28038*/           OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*28040*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28043*/           OPC_EmitMergeInputChains1_0,
/*28044*/           OPC_EmitInteger, MVT::i32, 14, 
/*28047*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28050*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_hword_alignedload>> - Complexity = 13
                    // Dst: (VLD1d16:f64 addrmode6:i32:$addr)
/*28060*/         /*Scope*/ 26, /*->28087*/
/*28061*/           OPC_CheckPredicate, 59, // Predicate_byte_alignedload
/*28063*/           OPC_CheckType, MVT::f64,
/*28065*/           OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*28067*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28070*/           OPC_EmitMergeInputChains1_0,
/*28071*/           OPC_EmitInteger, MVT::i32, 14, 
/*28074*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28077*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_byte_alignedload>> - Complexity = 13
                    // Dst: (VLD1d8:f64 addrmode6:i32:$addr)
/*28087*/         /*Scope*/ 26, /*->28114*/
/*28088*/           OPC_CheckPredicate, 60, // Predicate_non_word_alignedload
/*28090*/           OPC_CheckType, MVT::f64,
/*28092*/           OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*28094*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28097*/           OPC_EmitMergeInputChains1_0,
/*28098*/           OPC_EmitInteger, MVT::i32, 14, 
/*28101*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28104*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1d64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_non_word_alignedload>> - Complexity = 13
                    // Dst: (VLD1d64:f64 addrmode6:i32:$addr)
/*28114*/         0, /*End of Scope*/
/*28115*/       /*Scope*/ 44, /*->28160*/
/*28116*/         OPC_CheckPredicate, 30, // Predicate_extload
/*28118*/         OPC_CheckPredicate, 61, // Predicate_extloadvi8
/*28120*/         OPC_CheckType, MVT::v8i16,
/*28122*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28125*/         OPC_EmitMergeInputChains1_0,
/*28126*/         OPC_EmitInteger, MVT::i32, 14, 
/*28129*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28132*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28142*/         OPC_EmitInteger, MVT::i32, 14, 
/*28145*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28148*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28157*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v8i16 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 23
                  // Dst: (VMOVLuv8i16:v8i16 (VLD1d8:f64 addrmode6:i32:$addr))
/*28160*/       /*Scope*/ 44, /*->28205*/
/*28161*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*28163*/         OPC_CheckPredicate, 61, // Predicate_zextloadvi8
/*28165*/         OPC_CheckType, MVT::v8i16,
/*28167*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28170*/         OPC_EmitMergeInputChains1_0,
/*28171*/         OPC_EmitInteger, MVT::i32, 14, 
/*28174*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28177*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28187*/         OPC_EmitInteger, MVT::i32, 14, 
/*28190*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28193*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28202*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v8i16 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 23
                  // Dst: (VMOVLuv8i16:v8i16 (VLD1d8:f64 addrmode6:i32:$addr))
/*28205*/       /*Scope*/ 44, /*->28250*/
/*28206*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*28208*/         OPC_CheckPredicate, 61, // Predicate_sextloadvi8
/*28210*/         OPC_CheckType, MVT::v8i16,
/*28212*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28215*/         OPC_EmitMergeInputChains1_0,
/*28216*/         OPC_EmitInteger, MVT::i32, 14, 
/*28219*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28222*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28232*/         OPC_EmitInteger, MVT::i32, 14, 
/*28235*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28238*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28247*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v8i16 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 23
                  // Dst: (VMOVLsv8i16:v8i16 (VLD1d8:f64 addrmode6:i32:$addr))
/*28250*/       /*Scope*/ 44, /*->28295*/
/*28251*/         OPC_CheckPredicate, 30, // Predicate_extload
/*28253*/         OPC_CheckPredicate, 62, // Predicate_extloadvi16
/*28255*/         OPC_CheckType, MVT::v4i32,
/*28257*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28260*/         OPC_EmitMergeInputChains1_0,
/*28261*/         OPC_EmitInteger, MVT::i32, 14, 
/*28264*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28267*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28277*/         OPC_EmitInteger, MVT::i32, 14, 
/*28280*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28283*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28292*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v4i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 23
                  // Dst: (VMOVLuv4i32:v4i32 (VLD1d16:f64 addrmode6:i32:$addr))
/*28295*/       /*Scope*/ 44, /*->28340*/
/*28296*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*28298*/         OPC_CheckPredicate, 62, // Predicate_zextloadvi16
/*28300*/         OPC_CheckType, MVT::v4i32,
/*28302*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28305*/         OPC_EmitMergeInputChains1_0,
/*28306*/         OPC_EmitInteger, MVT::i32, 14, 
/*28309*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28312*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28322*/         OPC_EmitInteger, MVT::i32, 14, 
/*28325*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28328*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28337*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v4i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 23
                  // Dst: (VMOVLuv4i32:v4i32 (VLD1d16:f64 addrmode6:i32:$addr))
/*28340*/       /*Scope*/ 44, /*->28385*/
/*28341*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*28343*/         OPC_CheckPredicate, 62, // Predicate_sextloadvi16
/*28345*/         OPC_CheckType, MVT::v4i32,
/*28347*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28350*/         OPC_EmitMergeInputChains1_0,
/*28351*/         OPC_EmitInteger, MVT::i32, 14, 
/*28354*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28357*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28367*/         OPC_EmitInteger, MVT::i32, 14, 
/*28370*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28373*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28382*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v4i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 23
                  // Dst: (VMOVLsv4i32:v4i32 (VLD1d16:f64 addrmode6:i32:$addr))
/*28385*/       /*Scope*/ 44, /*->28430*/
/*28386*/         OPC_CheckPredicate, 30, // Predicate_extload
/*28388*/         OPC_CheckPredicate, 63, // Predicate_extloadvi32
/*28390*/         OPC_CheckType, MVT::v2i64,
/*28392*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28395*/         OPC_EmitMergeInputChains1_0,
/*28396*/         OPC_EmitInteger, MVT::i32, 14, 
/*28399*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28402*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1d32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28412*/         OPC_EmitInteger, MVT::i32, 14, 
/*28415*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28418*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28427*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi32>> - Complexity = 23
                  // Dst: (VMOVLuv2i64:v2i64 (VLD1d32:f64 addrmode6:i32:$addr))
/*28430*/       /*Scope*/ 44, /*->28475*/
/*28431*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*28433*/         OPC_CheckPredicate, 63, // Predicate_zextloadvi32
/*28435*/         OPC_CheckType, MVT::v2i64,
/*28437*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28440*/         OPC_EmitMergeInputChains1_0,
/*28441*/         OPC_EmitInteger, MVT::i32, 14, 
/*28444*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28447*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1d32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28457*/         OPC_EmitInteger, MVT::i32, 14, 
/*28460*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28463*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28472*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi32>> - Complexity = 23
                  // Dst: (VMOVLuv2i64:v2i64 (VLD1d32:f64 addrmode6:i32:$addr))
/*28475*/       /*Scope*/ 44, /*->28520*/
/*28476*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*28478*/         OPC_CheckPredicate, 63, // Predicate_sextloadvi32
/*28480*/         OPC_CheckType, MVT::v2i64,
/*28482*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28485*/         OPC_EmitMergeInputChains1_0,
/*28486*/         OPC_EmitInteger, MVT::i32, 14, 
/*28489*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28492*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1d32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28502*/         OPC_EmitInteger, MVT::i32, 14, 
/*28505*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28508*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28517*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi32>> - Complexity = 23
                  // Dst: (VMOVLsv2i64:v2i64 (VLD1d32:f64 addrmode6:i32:$addr))
/*28520*/       /*Scope*/ 65, /*->28586*/
/*28521*/         OPC_CheckPredicate, 30, // Predicate_extload
/*28523*/         OPC_CheckPredicate, 61, // Predicate_extloadvi8
/*28525*/         OPC_CheckType, MVT::v4i16,
/*28527*/         OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*28529*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28532*/         OPC_EmitMergeInputChains1_0,
/*28533*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*28539*/         OPC_EmitInteger, MVT::i32, 0, 
/*28542*/         OPC_EmitInteger, MVT::i32, 14, 
/*28545*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28548*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*28560*/         OPC_EmitInteger, MVT::i32, 14, 
/*28563*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28566*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*28575*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*28578*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v4i16, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*28586*/       /*Scope*/ 65, /*->28652*/
/*28587*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*28589*/         OPC_CheckPredicate, 61, // Predicate_zextloadvi8
/*28591*/         OPC_CheckType, MVT::v4i16,
/*28593*/         OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*28595*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28598*/         OPC_EmitMergeInputChains1_0,
/*28599*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*28605*/         OPC_EmitInteger, MVT::i32, 0, 
/*28608*/         OPC_EmitInteger, MVT::i32, 14, 
/*28611*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28614*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*28626*/         OPC_EmitInteger, MVT::i32, 14, 
/*28629*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28632*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*28641*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*28644*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v4i16, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*28652*/       /*Scope*/ 65, /*->28718*/
/*28653*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*28655*/         OPC_CheckPredicate, 61, // Predicate_sextloadvi8
/*28657*/         OPC_CheckType, MVT::v4i16,
/*28659*/         OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*28661*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28664*/         OPC_EmitMergeInputChains1_0,
/*28665*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*28671*/         OPC_EmitInteger, MVT::i32, 0, 
/*28674*/         OPC_EmitInteger, MVT::i32, 14, 
/*28677*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28680*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*28692*/         OPC_EmitInteger, MVT::i32, 14, 
/*28695*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28698*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*28707*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*28710*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v4i16, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLsv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*28718*/       /*Scope*/ 65, /*->28784*/
/*28719*/         OPC_CheckPredicate, 30, // Predicate_extload
/*28721*/         OPC_CheckPredicate, 62, // Predicate_extloadvi16
/*28723*/         OPC_CheckType, MVT::v2i32,
/*28725*/         OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*28727*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28730*/         OPC_EmitMergeInputChains1_0,
/*28731*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*28737*/         OPC_EmitInteger, MVT::i32, 0, 
/*28740*/         OPC_EmitInteger, MVT::i32, 14, 
/*28743*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28746*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*28758*/         OPC_EmitInteger, MVT::i32, 14, 
/*28761*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28764*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*28773*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*28776*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*28784*/       /*Scope*/ 65, /*->28850*/
/*28785*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*28787*/         OPC_CheckPredicate, 62, // Predicate_zextloadvi16
/*28789*/         OPC_CheckType, MVT::v2i32,
/*28791*/         OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*28793*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28796*/         OPC_EmitMergeInputChains1_0,
/*28797*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*28803*/         OPC_EmitInteger, MVT::i32, 0, 
/*28806*/         OPC_EmitInteger, MVT::i32, 14, 
/*28809*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28812*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*28824*/         OPC_EmitInteger, MVT::i32, 14, 
/*28827*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28830*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*28839*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*28842*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*28850*/       /*Scope*/ 65, /*->28916*/
/*28851*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*28853*/         OPC_CheckPredicate, 62, // Predicate_sextloadvi16
/*28855*/         OPC_CheckType, MVT::v2i32,
/*28857*/         OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*28859*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28862*/         OPC_EmitMergeInputChains1_0,
/*28863*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*28869*/         OPC_EmitInteger, MVT::i32, 0, 
/*28872*/         OPC_EmitInteger, MVT::i32, 14, 
/*28875*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28878*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*28890*/         OPC_EmitInteger, MVT::i32, 14, 
/*28893*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28896*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*28905*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*28908*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*28916*/       /*Scope*/ 83, /*->29000*/
/*28917*/         OPC_CheckPredicate, 30, // Predicate_extload
/*28919*/         OPC_CheckPredicate, 61, // Predicate_extloadvi8
/*28921*/         OPC_CheckType, MVT::v4i32,
/*28923*/         OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*28925*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28928*/         OPC_EmitMergeInputChains1_0,
/*28929*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*28935*/         OPC_EmitInteger, MVT::i32, 0, 
/*28938*/         OPC_EmitInteger, MVT::i32, 14, 
/*28941*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28944*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*28956*/         OPC_EmitInteger, MVT::i32, 14, 
/*28959*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28962*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*28971*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*28974*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*28982*/         OPC_EmitInteger, MVT::i32, 14, 
/*28985*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28988*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*28997*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*29000*/       /*Scope*/ 83, /*->29084*/
/*29001*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*29003*/         OPC_CheckPredicate, 61, // Predicate_zextloadvi8
/*29005*/         OPC_CheckType, MVT::v4i32,
/*29007*/         OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*29009*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29012*/         OPC_EmitMergeInputChains1_0,
/*29013*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*29019*/         OPC_EmitInteger, MVT::i32, 0, 
/*29022*/         OPC_EmitInteger, MVT::i32, 14, 
/*29025*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29028*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29040*/         OPC_EmitInteger, MVT::i32, 14, 
/*29043*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29046*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29055*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29058*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*29066*/         OPC_EmitInteger, MVT::i32, 14, 
/*29069*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29072*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*29081*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*29084*/       /*Scope*/ 83, /*->29168*/
/*29085*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*29087*/         OPC_CheckPredicate, 61, // Predicate_sextloadvi8
/*29089*/         OPC_CheckType, MVT::v4i32,
/*29091*/         OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*29093*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29096*/         OPC_EmitMergeInputChains1_0,
/*29097*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*29103*/         OPC_EmitInteger, MVT::i32, 0, 
/*29106*/         OPC_EmitInteger, MVT::i32, 14, 
/*29109*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29112*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29124*/         OPC_EmitInteger, MVT::i32, 14, 
/*29127*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29130*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29139*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29142*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*29150*/         OPC_EmitInteger, MVT::i32, 14, 
/*29153*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29156*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*29165*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLsv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*29168*/       /*Scope*/ 83, /*->29252*/
/*29169*/         OPC_CheckPredicate, 30, // Predicate_extload
/*29171*/         OPC_CheckPredicate, 62, // Predicate_extloadvi16
/*29173*/         OPC_CheckType, MVT::v2i64,
/*29175*/         OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*29177*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29180*/         OPC_EmitMergeInputChains1_0,
/*29181*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*29187*/         OPC_EmitInteger, MVT::i32, 0, 
/*29190*/         OPC_EmitInteger, MVT::i32, 14, 
/*29193*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29196*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29208*/         OPC_EmitInteger, MVT::i32, 14, 
/*29211*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29214*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29223*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29226*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*29234*/         OPC_EmitInteger, MVT::i32, 14, 
/*29237*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29240*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*29249*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*29252*/       /*Scope*/ 83, /*->29336*/
/*29253*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*29255*/         OPC_CheckPredicate, 62, // Predicate_zextloadvi16
/*29257*/         OPC_CheckType, MVT::v2i64,
/*29259*/         OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*29261*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29264*/         OPC_EmitMergeInputChains1_0,
/*29265*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*29271*/         OPC_EmitInteger, MVT::i32, 0, 
/*29274*/         OPC_EmitInteger, MVT::i32, 14, 
/*29277*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29280*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29292*/         OPC_EmitInteger, MVT::i32, 14, 
/*29295*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29298*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29307*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29310*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*29318*/         OPC_EmitInteger, MVT::i32, 14, 
/*29321*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29324*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*29333*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*29336*/       /*Scope*/ 83, /*->29420*/
/*29337*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*29339*/         OPC_CheckPredicate, 62, // Predicate_sextloadvi16
/*29341*/         OPC_CheckType, MVT::v2i64,
/*29343*/         OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*29345*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29348*/         OPC_EmitMergeInputChains1_0,
/*29349*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*29355*/         OPC_EmitInteger, MVT::i32, 0, 
/*29358*/         OPC_EmitInteger, MVT::i32, 14, 
/*29361*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29364*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29376*/         OPC_EmitInteger, MVT::i32, 14, 
/*29379*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29382*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29391*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29394*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*29402*/         OPC_EmitInteger, MVT::i32, 14, 
/*29405*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29408*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*29417*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                  // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*29420*/       /*Scope*/ 80, /*->29501*/
/*29421*/         OPC_CheckPredicate, 30, // Predicate_extload
/*29423*/         OPC_CheckPredicate, 61, // Predicate_extloadvi8
/*29425*/         OPC_CheckType, MVT::v4i16,
/*29427*/         OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*29429*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29432*/         OPC_EmitMergeInputChains1_0,
/*29433*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*29439*/         OPC_EmitInteger, MVT::i32, 0, 
/*29442*/         OPC_EmitInteger, MVT::i32, 14, 
/*29445*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29448*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29460*/         OPC_EmitInteger, MVT::i32, 14, 
/*29463*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29466*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29475*/         OPC_EmitInteger, MVT::i32, 14, 
/*29478*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29481*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*29490*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29493*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v4i16, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*29501*/       /*Scope*/ 80, /*->29582*/
/*29502*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*29504*/         OPC_CheckPredicate, 61, // Predicate_zextloadvi8
/*29506*/         OPC_CheckType, MVT::v4i16,
/*29508*/         OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*29510*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29513*/         OPC_EmitMergeInputChains1_0,
/*29514*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*29520*/         OPC_EmitInteger, MVT::i32, 0, 
/*29523*/         OPC_EmitInteger, MVT::i32, 14, 
/*29526*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29529*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29541*/         OPC_EmitInteger, MVT::i32, 14, 
/*29544*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29547*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29556*/         OPC_EmitInteger, MVT::i32, 14, 
/*29559*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29562*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*29571*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29574*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v4i16, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*29582*/       /*Scope*/ 80, /*->29663*/
/*29583*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*29585*/         OPC_CheckPredicate, 61, // Predicate_sextloadvi8
/*29587*/         OPC_CheckType, MVT::v4i16,
/*29589*/         OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*29591*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29594*/         OPC_EmitMergeInputChains1_0,
/*29595*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*29601*/         OPC_EmitInteger, MVT::i32, 0, 
/*29604*/         OPC_EmitInteger, MVT::i32, 14, 
/*29607*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29610*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29622*/         OPC_EmitInteger, MVT::i32, 14, 
/*29625*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29628*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29637*/         OPC_EmitInteger, MVT::i32, 14, 
/*29640*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29643*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*29652*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29655*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v4i16, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLsv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*29663*/       /*Scope*/ 80, /*->29744*/
/*29664*/         OPC_CheckPredicate, 30, // Predicate_extload
/*29666*/         OPC_CheckPredicate, 62, // Predicate_extloadvi16
/*29668*/         OPC_CheckType, MVT::v2i32,
/*29670*/         OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*29672*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29675*/         OPC_EmitMergeInputChains1_0,
/*29676*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*29682*/         OPC_EmitInteger, MVT::i32, 0, 
/*29685*/         OPC_EmitInteger, MVT::i32, 14, 
/*29688*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29691*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29703*/         OPC_EmitInteger, MVT::i32, 14, 
/*29706*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29709*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d16), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29718*/         OPC_EmitInteger, MVT::i32, 14, 
/*29721*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29724*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*29733*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29736*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*29744*/       /*Scope*/ 80, /*->29825*/
/*29745*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*29747*/         OPC_CheckPredicate, 62, // Predicate_zextloadvi16
/*29749*/         OPC_CheckType, MVT::v2i32,
/*29751*/         OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*29753*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29756*/         OPC_EmitMergeInputChains1_0,
/*29757*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*29763*/         OPC_EmitInteger, MVT::i32, 0, 
/*29766*/         OPC_EmitInteger, MVT::i32, 14, 
/*29769*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29772*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29784*/         OPC_EmitInteger, MVT::i32, 14, 
/*29787*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29790*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d16), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29799*/         OPC_EmitInteger, MVT::i32, 14, 
/*29802*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29805*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*29814*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29817*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*29825*/       /*Scope*/ 80, /*->29906*/
/*29826*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*29828*/         OPC_CheckPredicate, 62, // Predicate_sextloadvi16
/*29830*/         OPC_CheckType, MVT::v2i32,
/*29832*/         OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*29834*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29837*/         OPC_EmitMergeInputChains1_0,
/*29838*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*29844*/         OPC_EmitInteger, MVT::i32, 0, 
/*29847*/         OPC_EmitInteger, MVT::i32, 14, 
/*29850*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29853*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29865*/         OPC_EmitInteger, MVT::i32, 14, 
/*29868*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29871*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d16), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29880*/         OPC_EmitInteger, MVT::i32, 14, 
/*29883*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29886*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*29895*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29898*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*29906*/       /*Scope*/ 91, /*->29998*/
/*29907*/         OPC_CheckPredicate, 30, // Predicate_extload
/*29909*/         OPC_CheckPredicate, 61, // Predicate_extloadvi8
/*29911*/         OPC_CheckType, MVT::v2i32,
/*29913*/         OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*29915*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29918*/         OPC_EmitMergeInputChains1_0,
/*29919*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*29925*/         OPC_EmitInteger, MVT::i32, 0, 
/*29928*/         OPC_EmitInteger, MVT::i32, 14, 
/*29931*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29934*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29946*/         OPC_EmitInteger, MVT::i32, 14, 
/*29949*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29952*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29961*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29964*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*29972*/         OPC_EmitInteger, MVT::i32, 14, 
/*29975*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29978*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*29987*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29990*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 16, 17, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32)
/*29998*/       /*Scope*/ 91, /*->30090*/
/*29999*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*30001*/         OPC_CheckPredicate, 61, // Predicate_zextloadvi8
/*30003*/         OPC_CheckType, MVT::v2i32,
/*30005*/         OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*30007*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30010*/         OPC_EmitMergeInputChains1_0,
/*30011*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*30017*/         OPC_EmitInteger, MVT::i32, 0, 
/*30020*/         OPC_EmitInteger, MVT::i32, 14, 
/*30023*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30026*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30038*/         OPC_EmitInteger, MVT::i32, 14, 
/*30041*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30044*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30053*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30056*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30064*/         OPC_EmitInteger, MVT::i32, 14, 
/*30067*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30070*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30079*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30082*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 16, 17, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32)
/*30090*/       /*Scope*/ 91, /*->30182*/
/*30091*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*30093*/         OPC_CheckPredicate, 61, // Predicate_sextloadvi8
/*30095*/         OPC_CheckType, MVT::v2i32,
/*30097*/         OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*30099*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30102*/         OPC_EmitMergeInputChains1_0,
/*30103*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*30109*/         OPC_EmitInteger, MVT::i32, 0, 
/*30112*/         OPC_EmitInteger, MVT::i32, 14, 
/*30115*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30118*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30130*/         OPC_EmitInteger, MVT::i32, 14, 
/*30133*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30136*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30145*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30148*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30156*/         OPC_EmitInteger, MVT::i32, 14, 
/*30159*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30162*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30171*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30174*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 16, 17, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32)
/*30182*/       /*Scope*/ 98, /*->30281*/
/*30183*/         OPC_CheckPredicate, 30, // Predicate_extload
/*30185*/         OPC_CheckPredicate, 61, // Predicate_extloadvi8
/*30187*/         OPC_CheckType, MVT::v4i32,
/*30189*/         OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*30191*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30194*/         OPC_EmitMergeInputChains1_0,
/*30195*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*30201*/         OPC_EmitInteger, MVT::i32, 0, 
/*30204*/         OPC_EmitInteger, MVT::i32, 14, 
/*30207*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30210*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30222*/         OPC_EmitInteger, MVT::i32, 14, 
/*30225*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30228*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30237*/         OPC_EmitInteger, MVT::i32, 14, 
/*30240*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30243*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30252*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30255*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*30263*/         OPC_EmitInteger, MVT::i32, 14, 
/*30266*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30269*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*30278*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*30281*/       /*Scope*/ 98, /*->30380*/
/*30282*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*30284*/         OPC_CheckPredicate, 61, // Predicate_zextloadvi8
/*30286*/         OPC_CheckType, MVT::v4i32,
/*30288*/         OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*30290*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30293*/         OPC_EmitMergeInputChains1_0,
/*30294*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*30300*/         OPC_EmitInteger, MVT::i32, 0, 
/*30303*/         OPC_EmitInteger, MVT::i32, 14, 
/*30306*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30309*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30321*/         OPC_EmitInteger, MVT::i32, 14, 
/*30324*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30327*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30336*/         OPC_EmitInteger, MVT::i32, 14, 
/*30339*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30342*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30351*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30354*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*30362*/         OPC_EmitInteger, MVT::i32, 14, 
/*30365*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30368*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*30377*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*30380*/       /*Scope*/ 98, /*->30479*/
/*30381*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*30383*/         OPC_CheckPredicate, 61, // Predicate_sextloadvi8
/*30385*/         OPC_CheckType, MVT::v4i32,
/*30387*/         OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*30389*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30392*/         OPC_EmitMergeInputChains1_0,
/*30393*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*30399*/         OPC_EmitInteger, MVT::i32, 0, 
/*30402*/         OPC_EmitInteger, MVT::i32, 14, 
/*30405*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30408*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30420*/         OPC_EmitInteger, MVT::i32, 14, 
/*30423*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30426*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30435*/         OPC_EmitInteger, MVT::i32, 14, 
/*30438*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30441*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30450*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30453*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*30461*/         OPC_EmitInteger, MVT::i32, 14, 
/*30464*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30467*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*30476*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLsv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*30479*/       /*Scope*/ 98, /*->30578*/
/*30480*/         OPC_CheckPredicate, 30, // Predicate_extload
/*30482*/         OPC_CheckPredicate, 62, // Predicate_extloadvi16
/*30484*/         OPC_CheckType, MVT::v2i64,
/*30486*/         OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*30488*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30491*/         OPC_EmitMergeInputChains1_0,
/*30492*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*30498*/         OPC_EmitInteger, MVT::i32, 0, 
/*30501*/         OPC_EmitInteger, MVT::i32, 14, 
/*30504*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30507*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30519*/         OPC_EmitInteger, MVT::i32, 14, 
/*30522*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30525*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d16), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30534*/         OPC_EmitInteger, MVT::i32, 14, 
/*30537*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30540*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30549*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30552*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*30560*/         OPC_EmitInteger, MVT::i32, 14, 
/*30563*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30566*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*30575*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*30578*/       /*Scope*/ 98, /*->30677*/
/*30579*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*30581*/         OPC_CheckPredicate, 62, // Predicate_zextloadvi16
/*30583*/         OPC_CheckType, MVT::v2i64,
/*30585*/         OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*30587*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30590*/         OPC_EmitMergeInputChains1_0,
/*30591*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*30597*/         OPC_EmitInteger, MVT::i32, 0, 
/*30600*/         OPC_EmitInteger, MVT::i32, 14, 
/*30603*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30606*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30618*/         OPC_EmitInteger, MVT::i32, 14, 
/*30621*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30624*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d16), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30633*/         OPC_EmitInteger, MVT::i32, 14, 
/*30636*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30639*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30648*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30651*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*30659*/         OPC_EmitInteger, MVT::i32, 14, 
/*30662*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30665*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*30674*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*30677*/       /*Scope*/ 98, /*->30776*/
/*30678*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*30680*/         OPC_CheckPredicate, 62, // Predicate_sextloadvi16
/*30682*/         OPC_CheckType, MVT::v2i64,
/*30684*/         OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*30686*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30689*/         OPC_EmitMergeInputChains1_0,
/*30690*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*30696*/         OPC_EmitInteger, MVT::i32, 0, 
/*30699*/         OPC_EmitInteger, MVT::i32, 14, 
/*30702*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30705*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30717*/         OPC_EmitInteger, MVT::i32, 14, 
/*30720*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30723*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d16), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30732*/         OPC_EmitInteger, MVT::i32, 14, 
/*30735*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30738*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30747*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30750*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*30758*/         OPC_EmitInteger, MVT::i32, 14, 
/*30761*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30764*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*30773*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                  // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*30776*/       /*Scope*/ 106, /*->30883*/
/*30777*/         OPC_CheckPredicate, 30, // Predicate_extload
/*30779*/         OPC_CheckPredicate, 61, // Predicate_extloadvi8
/*30781*/         OPC_CheckType, MVT::v2i32,
/*30783*/         OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*30785*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30788*/         OPC_EmitMergeInputChains1_0,
/*30789*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*30795*/         OPC_EmitInteger, MVT::i32, 0, 
/*30798*/         OPC_EmitInteger, MVT::i32, 14, 
/*30801*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30804*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30816*/         OPC_EmitInteger, MVT::i32, 14, 
/*30819*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30822*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV16d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30831*/         OPC_EmitInteger, MVT::i32, 14, 
/*30834*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30837*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30846*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30849*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*30857*/         OPC_EmitInteger, MVT::i32, 14, 
/*30860*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30863*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*30872*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30875*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 19, 20, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32)
/*30883*/       /*Scope*/ 106, /*->30990*/
/*30884*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*30886*/         OPC_CheckPredicate, 61, // Predicate_zextloadvi8
/*30888*/         OPC_CheckType, MVT::v2i32,
/*30890*/         OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*30892*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30895*/         OPC_EmitMergeInputChains1_0,
/*30896*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*30902*/         OPC_EmitInteger, MVT::i32, 0, 
/*30905*/         OPC_EmitInteger, MVT::i32, 14, 
/*30908*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30911*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30923*/         OPC_EmitInteger, MVT::i32, 14, 
/*30926*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30929*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV16d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30938*/         OPC_EmitInteger, MVT::i32, 14, 
/*30941*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30944*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30953*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30956*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*30964*/         OPC_EmitInteger, MVT::i32, 14, 
/*30967*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30970*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*30979*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30982*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 19, 20, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32)
/*30990*/       /*Scope*/ 106, /*->31097*/
/*30991*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*30993*/         OPC_CheckPredicate, 61, // Predicate_sextloadvi8
/*30995*/         OPC_CheckType, MVT::v2i32,
/*30997*/         OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*30999*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31002*/         OPC_EmitMergeInputChains1_0,
/*31003*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*31009*/         OPC_EmitInteger, MVT::i32, 0, 
/*31012*/         OPC_EmitInteger, MVT::i32, 14, 
/*31015*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31018*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31030*/         OPC_EmitInteger, MVT::i32, 14, 
/*31033*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31036*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV16d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31045*/         OPC_EmitInteger, MVT::i32, 14, 
/*31048*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31051*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*31060*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31063*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*31071*/         OPC_EmitInteger, MVT::i32, 14, 
/*31074*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31077*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*31086*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31089*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 19, 20, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32)
/*31097*/       /*Scope*/ 109, /*->31207*/
/*31098*/         OPC_CheckPredicate, 30, // Predicate_extload
/*31100*/         OPC_CheckPredicate, 61, // Predicate_extloadvi8
/*31102*/         OPC_CheckType, MVT::v2i64,
/*31104*/         OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*31106*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31109*/         OPC_EmitMergeInputChains1_0,
/*31110*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*31116*/         OPC_EmitInteger, MVT::i32, 0, 
/*31119*/         OPC_EmitInteger, MVT::i32, 14, 
/*31122*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31125*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31137*/         OPC_EmitInteger, MVT::i32, 14, 
/*31140*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31143*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31152*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31155*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*31163*/         OPC_EmitInteger, MVT::i32, 14, 
/*31166*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31169*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*31178*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31181*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 16, 17,  // Results = #18
/*31189*/         OPC_EmitInteger, MVT::i32, 14, 
/*31192*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31195*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 18, 19, 20,  // Results = #21
/*31204*/         OPC_CompleteMatch, 1, 21, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32))
/*31207*/       /*Scope*/ 109, /*->31317*/
/*31208*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*31210*/         OPC_CheckPredicate, 61, // Predicate_zextloadvi8
/*31212*/         OPC_CheckType, MVT::v2i64,
/*31214*/         OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*31216*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31219*/         OPC_EmitMergeInputChains1_0,
/*31220*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*31226*/         OPC_EmitInteger, MVT::i32, 0, 
/*31229*/         OPC_EmitInteger, MVT::i32, 14, 
/*31232*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31235*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31247*/         OPC_EmitInteger, MVT::i32, 14, 
/*31250*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31253*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31262*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31265*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*31273*/         OPC_EmitInteger, MVT::i32, 14, 
/*31276*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31279*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*31288*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31291*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 16, 17,  // Results = #18
/*31299*/         OPC_EmitInteger, MVT::i32, 14, 
/*31302*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31305*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 18, 19, 20,  // Results = #21
/*31314*/         OPC_CompleteMatch, 1, 21, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32))
/*31317*/       /*Scope*/ 109, /*->31427*/
/*31318*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*31320*/         OPC_CheckPredicate, 61, // Predicate_sextloadvi8
/*31322*/         OPC_CheckType, MVT::v2i64,
/*31324*/         OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*31326*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31329*/         OPC_EmitMergeInputChains1_0,
/*31330*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*31336*/         OPC_EmitInteger, MVT::i32, 0, 
/*31339*/         OPC_EmitInteger, MVT::i32, 14, 
/*31342*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31345*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31357*/         OPC_EmitInteger, MVT::i32, 14, 
/*31360*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31363*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31372*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31375*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*31383*/         OPC_EmitInteger, MVT::i32, 14, 
/*31386*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31389*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*31398*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31401*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 16, 17,  // Results = #18
/*31409*/         OPC_EmitInteger, MVT::i32, 14, 
/*31412*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31415*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 18, 19, 20,  // Results = #21
/*31424*/         OPC_CompleteMatch, 1, 21, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32))
/*31427*/       /*Scope*/ 124, /*->31552*/
/*31428*/         OPC_CheckPredicate, 30, // Predicate_extload
/*31430*/         OPC_CheckPredicate, 61, // Predicate_extloadvi8
/*31432*/         OPC_CheckType, MVT::v2i64,
/*31434*/         OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*31436*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31439*/         OPC_EmitMergeInputChains1_0,
/*31440*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*31446*/         OPC_EmitInteger, MVT::i32, 0, 
/*31449*/         OPC_EmitInteger, MVT::i32, 14, 
/*31452*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31455*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31467*/         OPC_EmitInteger, MVT::i32, 14, 
/*31470*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31473*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV16d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31482*/         OPC_EmitInteger, MVT::i32, 14, 
/*31485*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31488*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*31497*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31500*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*31508*/         OPC_EmitInteger, MVT::i32, 14, 
/*31511*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31514*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*31523*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31526*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 19, 20,  // Results = #21
/*31534*/         OPC_EmitInteger, MVT::i32, 14, 
/*31537*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31540*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 21, 22, 23,  // Results = #24
/*31549*/         OPC_CompleteMatch, 1, 24, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32))
/*31552*/       /*Scope*/ 124, /*->31677*/
/*31553*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*31555*/         OPC_CheckPredicate, 61, // Predicate_zextloadvi8
/*31557*/         OPC_CheckType, MVT::v2i64,
/*31559*/         OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*31561*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31564*/         OPC_EmitMergeInputChains1_0,
/*31565*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*31571*/         OPC_EmitInteger, MVT::i32, 0, 
/*31574*/         OPC_EmitInteger, MVT::i32, 14, 
/*31577*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31580*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31592*/         OPC_EmitInteger, MVT::i32, 14, 
/*31595*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31598*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV16d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31607*/         OPC_EmitInteger, MVT::i32, 14, 
/*31610*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31613*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*31622*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31625*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*31633*/         OPC_EmitInteger, MVT::i32, 14, 
/*31636*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31639*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*31648*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31651*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 19, 20,  // Results = #21
/*31659*/         OPC_EmitInteger, MVT::i32, 14, 
/*31662*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31665*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 21, 22, 23,  // Results = #24
/*31674*/         OPC_CompleteMatch, 1, 24, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32))
/*31677*/       /*Scope*/ 124, /*->31802*/
/*31678*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*31680*/         OPC_CheckPredicate, 61, // Predicate_sextloadvi8
/*31682*/         OPC_CheckType, MVT::v2i64,
/*31684*/         OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*31686*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31689*/         OPC_EmitMergeInputChains1_0,
/*31690*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*31696*/         OPC_EmitInteger, MVT::i32, 0, 
/*31699*/         OPC_EmitInteger, MVT::i32, 14, 
/*31702*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31705*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31717*/         OPC_EmitInteger, MVT::i32, 14, 
/*31720*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31723*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV16d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31732*/         OPC_EmitInteger, MVT::i32, 14, 
/*31735*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31738*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*31747*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31750*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*31758*/         OPC_EmitInteger, MVT::i32, 14, 
/*31761*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31764*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*31773*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31776*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 19, 20,  // Results = #21
/*31784*/         OPC_EmitInteger, MVT::i32, 14, 
/*31787*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31790*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 21, 22, 23,  // Results = #24
/*31799*/         OPC_CompleteMatch, 1, 24, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32))
/*31802*/       /*Scope*/ 123, /*->31926*/
/*31803*/         OPC_CheckPredicate, 52, // Predicate_load
/*31805*/         OPC_CheckType, MVT::v2f64,
/*31807*/         OPC_Scope, 22, /*->31831*/ // 5 children in Scope
/*31809*/           OPC_CheckPredicate, 64, // Predicate_dword_alignedload
/*31811*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31814*/           OPC_EmitMergeInputChains1_0,
/*31815*/           OPC_EmitInteger, MVT::i32, 14, 
/*31818*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31821*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1q64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_dword_alignedload>> - Complexity = 13
                    // Dst: (VLD1q64:v2f64 addrmode6:i32:$addr)
/*31831*/         /*Scope*/ 24, /*->31856*/
/*31832*/           OPC_CheckPredicate, 65, // Predicate_word_alignedload
/*31834*/           OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*31836*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31839*/           OPC_EmitMergeInputChains1_0,
/*31840*/           OPC_EmitInteger, MVT::i32, 14, 
/*31843*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31846*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1q32), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_word_alignedload>> - Complexity = 13
                    // Dst: (VLD1q32:v2f64 addrmode6:i32:$addr)
/*31856*/         /*Scope*/ 24, /*->31881*/
/*31857*/           OPC_CheckPredicate, 58, // Predicate_hword_alignedload
/*31859*/           OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*31861*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31864*/           OPC_EmitMergeInputChains1_0,
/*31865*/           OPC_EmitInteger, MVT::i32, 14, 
/*31868*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31871*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1q16), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_hword_alignedload>> - Complexity = 13
                    // Dst: (VLD1q16:v2f64 addrmode6:i32:$addr)
/*31881*/         /*Scope*/ 24, /*->31906*/
/*31882*/           OPC_CheckPredicate, 59, // Predicate_byte_alignedload
/*31884*/           OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*31886*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31889*/           OPC_EmitMergeInputChains1_0,
/*31890*/           OPC_EmitInteger, MVT::i32, 14, 
/*31893*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31896*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1q8), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_byte_alignedload>> - Complexity = 13
                    // Dst: (VLD1q8:v2f64 addrmode6:i32:$addr)
/*31906*/         /*Scope*/ 18, /*->31925*/
/*31907*/           OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2())
/*31909*/           OPC_EmitMergeInputChains1_0,
/*31910*/           OPC_EmitInteger, MVT::i32, 14, 
/*31913*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31916*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLDMQIA), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f64, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:v2f64 GPR:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 4
                    // Dst: (VLDMQIA:v2f64 GPR:i32:$Rn)
/*31925*/         0, /*End of Scope*/
/*31926*/       0, /*End of Scope*/
/*31927*/     0, /*End of Scope*/
/*31928*/   /*SwitchOpcode*/ 115|128,8/*1139*/, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),// ->33071
/*31932*/     OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*31933*/     OPC_Scope, 47|128,2/*303*/, /*->32239*/ // 7 children in Scope
/*31936*/       OPC_CheckChild1Integer, 65|128,3/*449*/, 
/*31939*/       OPC_Scope, 9|128,1/*137*/, /*->32079*/ // 2 children in Scope
/*31942*/         OPC_MoveChild2,
/*31943*/         OPC_Scope, 32, /*->31977*/ // 4 children in Scope
/*31945*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*31948*/           OPC_RecordChild0, // #1 = $Rt
/*31949*/           OPC_MoveParent,
/*31950*/           OPC_RecordChild3, // #2 = $addr
/*31951*/           OPC_CheckChild3Type, MVT::i32,
/*31953*/           OPC_CheckPredicate, 23, // Predicate_strex_1
/*31955*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31957*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*31960*/           OPC_EmitMergeInputChains1_0,
/*31961*/           OPC_EmitInteger, MVT::i32, 14, 
/*31964*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31967*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::STREXB), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 449:iPTR, (and:i32 GPR:i32:$Rt, 255:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 23
                    // Dst: (STREXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*31977*/         /*Scope*/ 33, /*->32011*/
/*31978*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*31982*/           OPC_RecordChild0, // #1 = $Rt
/*31983*/           OPC_MoveParent,
/*31984*/           OPC_RecordChild3, // #2 = $addr
/*31985*/           OPC_CheckChild3Type, MVT::i32,
/*31987*/           OPC_CheckPredicate, 24, // Predicate_strex_2
/*31989*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31991*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*31994*/           OPC_EmitMergeInputChains1_0,
/*31995*/           OPC_EmitInteger, MVT::i32, 14, 
/*31998*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32001*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::STREXH), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 449:iPTR, (and:i32 GPR:i32:$Rt, 65535:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 23
                    // Dst: (STREXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32011*/         /*Scope*/ 32, /*->32044*/
/*32012*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*32015*/           OPC_RecordChild0, // #1 = $Rt
/*32016*/           OPC_MoveParent,
/*32017*/           OPC_RecordChild3, // #2 = $addr
/*32018*/           OPC_CheckChild3Type, MVT::i32,
/*32020*/           OPC_CheckPredicate, 23, // Predicate_strex_1
/*32022*/           OPC_CheckPatternPredicate, 12, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*32024*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32027*/           OPC_EmitMergeInputChains1_0,
/*32028*/           OPC_EmitInteger, MVT::i32, 14, 
/*32031*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32034*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STREXB), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 449:iPTR, (and:i32 GPR:i32:$Rt, 255:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 23
                    // Dst: (t2STREXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32044*/         /*Scope*/ 33, /*->32078*/
/*32045*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*32049*/           OPC_RecordChild0, // #1 = $Rt
/*32050*/           OPC_MoveParent,
/*32051*/           OPC_RecordChild3, // #2 = $addr
/*32052*/           OPC_CheckChild3Type, MVT::i32,
/*32054*/           OPC_CheckPredicate, 24, // Predicate_strex_2
/*32056*/           OPC_CheckPatternPredicate, 12, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*32058*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32061*/           OPC_EmitMergeInputChains1_0,
/*32062*/           OPC_EmitInteger, MVT::i32, 14, 
/*32065*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32068*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STREXH), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 449:iPTR, (and:i32 GPR:i32:$Rt, 65535:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 23
                    // Dst: (t2STREXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32078*/         0, /*End of Scope*/
/*32079*/       /*Scope*/ 29|128,1/*157*/, /*->32238*/
/*32081*/         OPC_RecordChild2, // #1 = $Rt
/*32082*/         OPC_RecordChild3, // #2 = $addr
/*32083*/         OPC_CheckChild3Type, MVT::i32,
/*32085*/         OPC_Scope, 25, /*->32112*/ // 6 children in Scope
/*32087*/           OPC_CheckPredicate, 66, // Predicate_strex_4
/*32089*/           OPC_CheckPatternPredicate, 12, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*32091*/           OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectT2AddrModeExclusive:$addr #3 #4
/*32094*/           OPC_EmitMergeInputChains1_0,
/*32095*/           OPC_EmitInteger, MVT::i32, 14, 
/*32098*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32101*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STREX), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (intrinsic_w_chain:i32 449:iPTR, rGPR:i32:$Rt, t2addrmode_imm0_1020s4:i32:$addr)<<P:Predicate_strex_4>> - Complexity = 18
                    // Dst: (t2STREX:i32 rGPR:i32:$Rt, t2addrmode_imm0_1020s4:i32:$addr)
/*32112*/         /*Scope*/ 24, /*->32137*/
/*32113*/           OPC_CheckPredicate, 23, // Predicate_strex_1
/*32115*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32117*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32120*/           OPC_EmitMergeInputChains1_0,
/*32121*/           OPC_EmitInteger, MVT::i32, 14, 
/*32124*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32127*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::STREXB), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 449:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 15
                    // Dst: (STREXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32137*/         /*Scope*/ 24, /*->32162*/
/*32138*/           OPC_CheckPredicate, 24, // Predicate_strex_2
/*32140*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32142*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32145*/           OPC_EmitMergeInputChains1_0,
/*32146*/           OPC_EmitInteger, MVT::i32, 14, 
/*32149*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32152*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::STREXH), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 449:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 15
                    // Dst: (STREXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32162*/         /*Scope*/ 24, /*->32187*/
/*32163*/           OPC_CheckPredicate, 66, // Predicate_strex_4
/*32165*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32167*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32170*/           OPC_EmitMergeInputChains1_0,
/*32171*/           OPC_EmitInteger, MVT::i32, 14, 
/*32174*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32177*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::STREX), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 449:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_4>> - Complexity = 15
                    // Dst: (STREX:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32187*/         /*Scope*/ 24, /*->32212*/
/*32188*/           OPC_CheckPredicate, 23, // Predicate_strex_1
/*32190*/           OPC_CheckPatternPredicate, 12, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*32192*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32195*/           OPC_EmitMergeInputChains1_0,
/*32196*/           OPC_EmitInteger, MVT::i32, 14, 
/*32199*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32202*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STREXB), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 449:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 15
                    // Dst: (t2STREXB:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32212*/         /*Scope*/ 24, /*->32237*/
/*32213*/           OPC_CheckPredicate, 24, // Predicate_strex_2
/*32215*/           OPC_CheckPatternPredicate, 12, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*32217*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32220*/           OPC_EmitMergeInputChains1_0,
/*32221*/           OPC_EmitInteger, MVT::i32, 14, 
/*32224*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32227*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STREXH), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 449:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 15
                    // Dst: (t2STREXH:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32237*/         0, /*End of Scope*/
/*32238*/       0, /*End of Scope*/
/*32239*/     /*Scope*/ 46|128,2/*302*/, /*->32543*/
/*32241*/       OPC_CheckChild1Integer, 63|128,3/*447*/, 
/*32244*/       OPC_Scope, 9|128,1/*137*/, /*->32384*/ // 2 children in Scope
/*32247*/         OPC_MoveChild2,
/*32248*/         OPC_Scope, 32, /*->32282*/ // 4 children in Scope
/*32250*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*32253*/           OPC_RecordChild0, // #1 = $Rt
/*32254*/           OPC_MoveParent,
/*32255*/           OPC_RecordChild3, // #2 = $addr
/*32256*/           OPC_CheckChild3Type, MVT::i32,
/*32258*/           OPC_CheckPredicate, 23, // Predicate_stlex_1
/*32260*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32262*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32265*/           OPC_EmitMergeInputChains1_0,
/*32266*/           OPC_EmitInteger, MVT::i32, 14, 
/*32269*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32272*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::STLEXB), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 447:iPTR, (and:i32 GPR:i32:$Rt, 255:i32), addr_offset_none:i32:$addr)<<P:Predicate_stlex_1>> - Complexity = 23
                    // Dst: (STLEXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32282*/         /*Scope*/ 33, /*->32316*/
/*32283*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*32287*/           OPC_RecordChild0, // #1 = $Rt
/*32288*/           OPC_MoveParent,
/*32289*/           OPC_RecordChild3, // #2 = $addr
/*32290*/           OPC_CheckChild3Type, MVT::i32,
/*32292*/           OPC_CheckPredicate, 24, // Predicate_stlex_2
/*32294*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32296*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32299*/           OPC_EmitMergeInputChains1_0,
/*32300*/           OPC_EmitInteger, MVT::i32, 14, 
/*32303*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32306*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::STLEXH), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 447:iPTR, (and:i32 GPR:i32:$Rt, 65535:i32), addr_offset_none:i32:$addr)<<P:Predicate_stlex_2>> - Complexity = 23
                    // Dst: (STLEXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32316*/         /*Scope*/ 32, /*->32349*/
/*32317*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*32320*/           OPC_RecordChild0, // #1 = $Rt
/*32321*/           OPC_MoveParent,
/*32322*/           OPC_RecordChild3, // #2 = $addr
/*32323*/           OPC_CheckChild3Type, MVT::i32,
/*32325*/           OPC_CheckPredicate, 23, // Predicate_stlex_1
/*32327*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (Subtarget->isThumb())
/*32329*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32332*/           OPC_EmitMergeInputChains1_0,
/*32333*/           OPC_EmitInteger, MVT::i32, 14, 
/*32336*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32339*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STLEXB), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 447:iPTR, (and:i32 GPR:i32:$Rt, 255:i32), addr_offset_none:i32:$addr)<<P:Predicate_stlex_1>> - Complexity = 23
                    // Dst: (t2STLEXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32349*/         /*Scope*/ 33, /*->32383*/
/*32350*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*32354*/           OPC_RecordChild0, // #1 = $Rt
/*32355*/           OPC_MoveParent,
/*32356*/           OPC_RecordChild3, // #2 = $addr
/*32357*/           OPC_CheckChild3Type, MVT::i32,
/*32359*/           OPC_CheckPredicate, 24, // Predicate_stlex_2
/*32361*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (Subtarget->isThumb())
/*32363*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32366*/           OPC_EmitMergeInputChains1_0,
/*32367*/           OPC_EmitInteger, MVT::i32, 14, 
/*32370*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32373*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STLEXH), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 447:iPTR, (and:i32 GPR:i32:$Rt, 65535:i32), addr_offset_none:i32:$addr)<<P:Predicate_stlex_2>> - Complexity = 23
                    // Dst: (t2STLEXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32383*/         0, /*End of Scope*/
/*32384*/       /*Scope*/ 28|128,1/*156*/, /*->32542*/
/*32386*/         OPC_RecordChild2, // #1 = $Rt
/*32387*/         OPC_RecordChild3, // #2 = $addr
/*32388*/         OPC_CheckChild3Type, MVT::i32,
/*32390*/         OPC_Scope, 24, /*->32416*/ // 6 children in Scope
/*32392*/           OPC_CheckPredicate, 23, // Predicate_stlex_1
/*32394*/           OPC_CheckPatternPredicate, 40, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (!Subtarget->isThumb())
/*32396*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32399*/           OPC_EmitMergeInputChains1_0,
/*32400*/           OPC_EmitInteger, MVT::i32, 14, 
/*32403*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32406*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::STLEXB), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 447:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_1>> - Complexity = 15
                    // Dst: (STLEXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32416*/         /*Scope*/ 24, /*->32441*/
/*32417*/           OPC_CheckPredicate, 24, // Predicate_stlex_2
/*32419*/           OPC_CheckPatternPredicate, 40, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (!Subtarget->isThumb())
/*32421*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32424*/           OPC_EmitMergeInputChains1_0,
/*32425*/           OPC_EmitInteger, MVT::i32, 14, 
/*32428*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32431*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::STLEXH), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 447:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_2>> - Complexity = 15
                    // Dst: (STLEXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32441*/         /*Scope*/ 24, /*->32466*/
/*32442*/           OPC_CheckPredicate, 66, // Predicate_stlex_4
/*32444*/           OPC_CheckPatternPredicate, 40, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (!Subtarget->isThumb())
/*32446*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32449*/           OPC_EmitMergeInputChains1_0,
/*32450*/           OPC_EmitInteger, MVT::i32, 14, 
/*32453*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32456*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::STLEX), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 447:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_4>> - Complexity = 15
                    // Dst: (STLEX:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32466*/         /*Scope*/ 24, /*->32491*/
/*32467*/           OPC_CheckPredicate, 23, // Predicate_stlex_1
/*32469*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (Subtarget->isThumb())
/*32471*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32474*/           OPC_EmitMergeInputChains1_0,
/*32475*/           OPC_EmitInteger, MVT::i32, 14, 
/*32478*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32481*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STLEXB), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 447:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_1>> - Complexity = 15
                    // Dst: (t2STLEXB:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32491*/         /*Scope*/ 24, /*->32516*/
/*32492*/           OPC_CheckPredicate, 24, // Predicate_stlex_2
/*32494*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (Subtarget->isThumb())
/*32496*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32499*/           OPC_EmitMergeInputChains1_0,
/*32500*/           OPC_EmitInteger, MVT::i32, 14, 
/*32503*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32506*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STLEXH), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 447:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_2>> - Complexity = 15
                    // Dst: (t2STLEXH:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32516*/         /*Scope*/ 24, /*->32541*/
/*32517*/           OPC_CheckPredicate, 66, // Predicate_stlex_4
/*32519*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (Subtarget->isThumb())
/*32521*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32524*/           OPC_EmitMergeInputChains1_0,
/*32525*/           OPC_EmitInteger, MVT::i32, 14, 
/*32528*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32531*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STLEX), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 447:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_4>> - Complexity = 15
                    // Dst: (t2STLEX:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32541*/         0, /*End of Scope*/
/*32542*/       0, /*End of Scope*/
/*32543*/     /*Scope*/ 101, /*->32645*/
/*32544*/       OPC_CheckChild1Integer, 54|128,2/*310*/, 
/*32547*/       OPC_RecordChild2, // #1 = $cop
/*32548*/       OPC_MoveChild2,
/*32549*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32552*/       OPC_MoveParent,
/*32553*/       OPC_RecordChild3, // #2 = $opc1
/*32554*/       OPC_MoveChild3,
/*32555*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32558*/       OPC_MoveParent,
/*32559*/       OPC_RecordChild4, // #3 = $CRn
/*32560*/       OPC_MoveChild4,
/*32561*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32564*/       OPC_MoveParent,
/*32565*/       OPC_RecordChild5, // #4 = $CRm
/*32566*/       OPC_MoveChild5,
/*32567*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32570*/       OPC_MoveParent,
/*32571*/       OPC_RecordChild6, // #5 = $opc2
/*32572*/       OPC_MoveChild6,
/*32573*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32576*/       OPC_MoveParent,
/*32577*/       OPC_Scope, 32, /*->32611*/ // 2 children in Scope
/*32579*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32581*/         OPC_EmitMergeInputChains1_0,
/*32582*/         OPC_EmitConvertToTarget, 1,
/*32584*/         OPC_EmitConvertToTarget, 2,
/*32586*/         OPC_EmitConvertToTarget, 3,
/*32588*/         OPC_EmitConvertToTarget, 4,
/*32590*/         OPC_EmitConvertToTarget, 5,
/*32592*/         OPC_EmitInteger, MVT::i32, 14, 
/*32595*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32598*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MRC), 0|OPFL_Chain,
                      MVT::i32, 7/*#Ops*/, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_w_chain:i32 310:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (MRC:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*32611*/       /*Scope*/ 32, /*->32644*/
/*32612*/         OPC_CheckPatternPredicate, 41, // (Subtarget->hasV6T2Ops()) && (Subtarget->isThumb2())
/*32614*/         OPC_EmitMergeInputChains1_0,
/*32615*/         OPC_EmitConvertToTarget, 1,
/*32617*/         OPC_EmitConvertToTarget, 2,
/*32619*/         OPC_EmitConvertToTarget, 3,
/*32621*/         OPC_EmitConvertToTarget, 4,
/*32623*/         OPC_EmitConvertToTarget, 5,
/*32625*/         OPC_EmitInteger, MVT::i32, 14, 
/*32628*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32631*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MRC), 0|OPFL_Chain,
                      MVT::i32, 7/*#Ops*/, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_w_chain:i32 310:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (t2MRC:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*32644*/       0, /*End of Scope*/
/*32645*/     /*Scope*/ 93, /*->32739*/
/*32646*/       OPC_CheckChild1Integer, 55|128,2/*311*/, 
/*32649*/       OPC_RecordChild2, // #1 = $cop
/*32650*/       OPC_MoveChild2,
/*32651*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32654*/       OPC_MoveParent,
/*32655*/       OPC_RecordChild3, // #2 = $opc1
/*32656*/       OPC_MoveChild3,
/*32657*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32660*/       OPC_MoveParent,
/*32661*/       OPC_RecordChild4, // #3 = $CRn
/*32662*/       OPC_MoveChild4,
/*32663*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32666*/       OPC_MoveParent,
/*32667*/       OPC_RecordChild5, // #4 = $CRm
/*32668*/       OPC_MoveChild5,
/*32669*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32672*/       OPC_MoveParent,
/*32673*/       OPC_RecordChild6, // #5 = $opc2
/*32674*/       OPC_MoveChild6,
/*32675*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32678*/       OPC_MoveParent,
/*32679*/       OPC_Scope, 24, /*->32705*/ // 2 children in Scope
/*32681*/         OPC_CheckPatternPredicate, 42, // (Subtarget->hasV5TOps()) && (!Subtarget->isThumb())
/*32683*/         OPC_EmitMergeInputChains1_0,
/*32684*/         OPC_EmitConvertToTarget, 1,
/*32686*/         OPC_EmitConvertToTarget, 2,
/*32688*/         OPC_EmitConvertToTarget, 3,
/*32690*/         OPC_EmitConvertToTarget, 4,
/*32692*/         OPC_EmitConvertToTarget, 5,
/*32694*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MRC2), 0|OPFL_Chain,
                      MVT::i32, 5/*#Ops*/, 6, 7, 8, 9, 10, 
                  // Src: (intrinsic_w_chain:i32 311:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (MRC2:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*32705*/       /*Scope*/ 32, /*->32738*/
/*32706*/         OPC_CheckPatternPredicate, 41, // (Subtarget->hasV6T2Ops()) && (Subtarget->isThumb2())
/*32708*/         OPC_EmitMergeInputChains1_0,
/*32709*/         OPC_EmitConvertToTarget, 1,
/*32711*/         OPC_EmitConvertToTarget, 2,
/*32713*/         OPC_EmitConvertToTarget, 3,
/*32715*/         OPC_EmitConvertToTarget, 4,
/*32717*/         OPC_EmitConvertToTarget, 5,
/*32719*/         OPC_EmitInteger, MVT::i32, 14, 
/*32722*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32725*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MRC2), 0|OPFL_Chain,
                      MVT::i32, 7/*#Ops*/, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_w_chain:i32 311:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (t2MRC2:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*32738*/       0, /*End of Scope*/
/*32739*/     /*Scope*/ 25|128,1/*153*/, /*->32894*/
/*32741*/       OPC_CheckChild1Integer, 48|128,2/*304*/, 
/*32744*/       OPC_RecordChild2, // #1 = $addr
/*32745*/       OPC_CheckChild2Type, MVT::i32,
/*32747*/       OPC_Scope, 24, /*->32773*/ // 6 children in Scope
/*32749*/         OPC_CheckPredicate, 66, // Predicate_ldrex_4
/*32751*/         OPC_CheckPatternPredicate, 12, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*32753*/         OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectT2AddrModeExclusive:$addr #2 #3
/*32756*/         OPC_EmitMergeInputChains1_0,
/*32757*/         OPC_EmitInteger, MVT::i32, 14, 
/*32760*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32763*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDREX), 0|OPFL_Chain,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (intrinsic_w_chain:i32 304:iPTR, t2addrmode_imm0_1020s4:i32:$addr)<<P:Predicate_ldrex_4>> - Complexity = 18
                  // Dst: (t2LDREX:i32 t2addrmode_imm0_1020s4:i32:$addr)
/*32773*/       /*Scope*/ 23, /*->32797*/
/*32774*/         OPC_CheckPredicate, 23, // Predicate_ldrex_1
/*32776*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32778*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32781*/         OPC_EmitMergeInputChains1_0,
/*32782*/         OPC_EmitInteger, MVT::i32, 14, 
/*32785*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32788*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDREXB), 0|OPFL_Chain,
                      MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 304:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_1>> - Complexity = 15
                  // Dst: (LDREXB:i32 addr_offset_none:i32:$addr)
/*32797*/       /*Scope*/ 23, /*->32821*/
/*32798*/         OPC_CheckPredicate, 24, // Predicate_ldrex_2
/*32800*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32802*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32805*/         OPC_EmitMergeInputChains1_0,
/*32806*/         OPC_EmitInteger, MVT::i32, 14, 
/*32809*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32812*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDREXH), 0|OPFL_Chain,
                      MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 304:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_2>> - Complexity = 15
                  // Dst: (LDREXH:i32 addr_offset_none:i32:$addr)
/*32821*/       /*Scope*/ 23, /*->32845*/
/*32822*/         OPC_CheckPredicate, 66, // Predicate_ldrex_4
/*32824*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32826*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32829*/         OPC_EmitMergeInputChains1_0,
/*32830*/         OPC_EmitInteger, MVT::i32, 14, 
/*32833*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32836*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDREX), 0|OPFL_Chain,
                      MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 304:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_4>> - Complexity = 15
                  // Dst: (LDREX:i32 addr_offset_none:i32:$addr)
/*32845*/       /*Scope*/ 23, /*->32869*/
/*32846*/         OPC_CheckPredicate, 23, // Predicate_ldrex_1
/*32848*/         OPC_CheckPatternPredicate, 12, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*32850*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32853*/         OPC_EmitMergeInputChains1_0,
/*32854*/         OPC_EmitInteger, MVT::i32, 14, 
/*32857*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32860*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDREXB), 0|OPFL_Chain,
                      MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 304:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_1>> - Complexity = 15
                  // Dst: (t2LDREXB:i32 addr_offset_none:i32:$addr)
/*32869*/       /*Scope*/ 23, /*->32893*/
/*32870*/         OPC_CheckPredicate, 24, // Predicate_ldrex_2
/*32872*/         OPC_CheckPatternPredicate, 12, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*32874*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32877*/         OPC_EmitMergeInputChains1_0,
/*32878*/         OPC_EmitInteger, MVT::i32, 14, 
/*32881*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32884*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDREXH), 0|OPFL_Chain,
                      MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 304:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_2>> - Complexity = 15
                  // Dst: (t2LDREXH:i32 addr_offset_none:i32:$addr)
/*32893*/       0, /*End of Scope*/
/*32894*/     /*Scope*/ 24|128,1/*152*/, /*->33048*/
/*32896*/       OPC_CheckChild1Integer, 42|128,2/*298*/, 
/*32899*/       OPC_RecordChild2, // #1 = $addr
/*32900*/       OPC_CheckChild2Type, MVT::i32,
/*32902*/       OPC_Scope, 23, /*->32927*/ // 6 children in Scope
/*32904*/         OPC_CheckPredicate, 23, // Predicate_ldaex_1
/*32906*/         OPC_CheckPatternPredicate, 40, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (!Subtarget->isThumb())
/*32908*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32911*/         OPC_EmitMergeInputChains1_0,
/*32912*/         OPC_EmitInteger, MVT::i32, 14, 
/*32915*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32918*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDAEXB), 0|OPFL_Chain,
                      MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 298:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_1>> - Complexity = 15
                  // Dst: (LDAEXB:i32 addr_offset_none:i32:$addr)
/*32927*/       /*Scope*/ 23, /*->32951*/
/*32928*/         OPC_CheckPredicate, 24, // Predicate_ldaex_2
/*32930*/         OPC_CheckPatternPredicate, 40, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (!Subtarget->isThumb())
/*32932*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32935*/         OPC_EmitMergeInputChains1_0,
/*32936*/         OPC_EmitInteger, MVT::i32, 14, 
/*32939*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32942*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDAEXH), 0|OPFL_Chain,
                      MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 298:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_2>> - Complexity = 15
                  // Dst: (LDAEXH:i32 addr_offset_none:i32:$addr)
/*32951*/       /*Scope*/ 23, /*->32975*/
/*32952*/         OPC_CheckPredicate, 66, // Predicate_ldaex_4
/*32954*/         OPC_CheckPatternPredicate, 40, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (!Subtarget->isThumb())
/*32956*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32959*/         OPC_EmitMergeInputChains1_0,
/*32960*/         OPC_EmitInteger, MVT::i32, 14, 
/*32963*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32966*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDAEX), 0|OPFL_Chain,
                      MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 298:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_4>> - Complexity = 15
                  // Dst: (LDAEX:i32 addr_offset_none:i32:$addr)
/*32975*/       /*Scope*/ 23, /*->32999*/
/*32976*/         OPC_CheckPredicate, 23, // Predicate_ldaex_1
/*32978*/         OPC_CheckPatternPredicate, 16, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (Subtarget->isThumb())
/*32980*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32983*/         OPC_EmitMergeInputChains1_0,
/*32984*/         OPC_EmitInteger, MVT::i32, 14, 
/*32987*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32990*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDAEXB), 0|OPFL_Chain,
                      MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 298:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_1>> - Complexity = 15
                  // Dst: (t2LDAEXB:i32 addr_offset_none:i32:$addr)
/*32999*/       /*Scope*/ 23, /*->33023*/
/*33000*/         OPC_CheckPredicate, 24, // Predicate_ldaex_2
/*33002*/         OPC_CheckPatternPredicate, 16, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (Subtarget->isThumb())
/*33004*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*33007*/         OPC_EmitMergeInputChains1_0,
/*33008*/         OPC_EmitInteger, MVT::i32, 14, 
/*33011*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33014*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDAEXH), 0|OPFL_Chain,
                      MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 298:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_2>> - Complexity = 15
                  // Dst: (t2LDAEXH:i32 addr_offset_none:i32:$addr)
/*33023*/       /*Scope*/ 23, /*->33047*/
/*33024*/         OPC_CheckPredicate, 66, // Predicate_ldaex_4
/*33026*/         OPC_CheckPatternPredicate, 16, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (Subtarget->isThumb())
/*33028*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*33031*/         OPC_EmitMergeInputChains1_0,
/*33032*/         OPC_EmitInteger, MVT::i32, 14, 
/*33035*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33038*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDAEX), 0|OPFL_Chain,
                      MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 298:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_4>> - Complexity = 15
                  // Dst: (t2LDAEX:i32 addr_offset_none:i32:$addr)
/*33047*/       0, /*End of Scope*/
/*33048*/     /*Scope*/ 21, /*->33070*/
/*33049*/       OPC_CheckChild1Integer, 57|128,3/*441*/, 
/*33052*/       OPC_RecordChild2, // #1 = $size
/*33053*/       OPC_MoveChild2,
/*33054*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33057*/       OPC_MoveParent,
/*33058*/       OPC_RecordChild3, // #2 = $Rn
/*33059*/       OPC_EmitMergeInputChains1_0,
/*33060*/       OPC_EmitConvertToTarget, 1,
/*33062*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SPACE), 0|OPFL_Chain,
                    MVT::i32, 2/*#Ops*/, 3, 2, 
                // Src: (intrinsic_w_chain:i32 441:iPTR, (imm:i32):$size, GPR:i32:$Rn) - Complexity = 11
                // Dst: (SPACE:i32 (imm:i32):$size, GPR:i32:$Rn)
/*33070*/     0, /*End of Scope*/
/*33071*/   /*SwitchOpcode*/ 106, TARGET_VAL(ARMISD::BR_JT),// ->33180
/*33074*/     OPC_RecordNode, // #0 = 'ARMbrjt' chained node
/*33075*/     OPC_Scope, 68, /*->33145*/ // 2 children in Scope
/*33077*/       OPC_MoveChild1,
/*33078*/       OPC_SwitchOpcode /*2 cases */, 37, TARGET_VAL(ISD::LOAD),// ->33119
/*33082*/         OPC_RecordMemRef,
/*33083*/         OPC_RecordNode, // #1 = 'ld' chained node
/*33084*/         OPC_CheckFoldableChainNode,
/*33085*/         OPC_RecordChild1, // #2 = $target
/*33086*/         OPC_CheckChild1Type, MVT::i32,
/*33088*/         OPC_CheckPredicate, 29, // Predicate_unindexedload
/*33090*/         OPC_CheckPredicate, 52, // Predicate_load
/*33092*/         OPC_CheckType, MVT::i32,
/*33094*/         OPC_MoveParent,
/*33095*/         OPC_RecordChild2, // #3 = $jt
/*33096*/         OPC_MoveChild2,
/*33097*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*33100*/         OPC_MoveParent,
/*33101*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33103*/         OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectAddrMode2:$target #4 #5 #6
/*33106*/         OPC_EmitMergeInputChains, 2, 0, 1, 
/*33110*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::BR_JTm), 0|OPFL_Chain|OPFL_MemRefs,
                      4/*#Ops*/, 4, 5, 6, 3, 
                  // Src: (ARMbrjt (ld:i32 addrmode2:i32:$target)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (tjumptable:i32):$jt) - Complexity = 22
                  // Dst: (BR_JTm addrmode2:i32:$target, (tjumptable:i32):$jt)
/*33119*/       /*SwitchOpcode*/ 22, TARGET_VAL(ISD::ADD),// ->33144
/*33122*/         OPC_RecordChild0, // #1 = $target
/*33123*/         OPC_RecordChild1, // #2 = $idx
/*33124*/         OPC_CheckType, MVT::i32,
/*33126*/         OPC_MoveParent,
/*33127*/         OPC_RecordChild2, // #3 = $jt
/*33128*/         OPC_MoveChild2,
/*33129*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*33132*/         OPC_MoveParent,
/*33133*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33135*/         OPC_EmitMergeInputChains1_0,
/*33136*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::BR_JTadd), 0|OPFL_Chain,
                      3/*#Ops*/, 1, 2, 3, 
                  // Src: (ARMbrjt (add:i32 GPR:i32:$target, GPR:i32:$idx), (tjumptable:i32):$jt) - Complexity = 9
                  // Dst: (BR_JTadd GPR:i32:$target, GPR:i32:$idx, (tjumptable:i32):$jt)
/*33144*/       0, // EndSwitchOpcode
/*33145*/     /*Scope*/ 33, /*->33179*/
/*33146*/       OPC_RecordChild1, // #1 = $target
/*33147*/       OPC_CheckChild1Type, MVT::i32,
/*33149*/       OPC_RecordChild2, // #2 = $jt
/*33150*/       OPC_MoveChild2,
/*33151*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*33154*/       OPC_MoveParent,
/*33155*/       OPC_Scope, 10, /*->33167*/ // 2 children in Scope
/*33157*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33159*/         OPC_EmitMergeInputChains1_0,
/*33160*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::BR_JTr), 0|OPFL_Chain,
                      2/*#Ops*/, 1, 2, 
                  // Src: (ARMbrjt GPR:i32:$target, (tjumptable:i32):$jt) - Complexity = 6
                  // Dst: (BR_JTr GPR:i32:$target, (tjumptable:i32):$jt)
/*33167*/       /*Scope*/ 10, /*->33178*/
/*33168*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*33170*/         OPC_EmitMergeInputChains1_0,
/*33171*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::tBR_JTr), 0|OPFL_Chain,
                      2/*#Ops*/, 1, 2, 
                  // Src: (ARMbrjt tGPR:i32:$target, (tjumptable:i32):$jt) - Complexity = 6
                  // Dst: (tBR_JTr tGPR:i32:$target, (tjumptable:i32):$jt)
/*33178*/       0, /*End of Scope*/
/*33179*/     0, /*End of Scope*/
/*33180*/   /*SwitchOpcode*/ 8|128,23/*2952*/, TARGET_VAL(ISD::XOR),// ->36136
/*33184*/     OPC_Scope, 74|128,1/*202*/, /*->33389*/ // 7 children in Scope
/*33187*/       OPC_RecordChild0, // #0 = $shift
/*33188*/       OPC_Scope, 94, /*->33284*/ // 3 children in Scope
/*33190*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*33201*/         OPC_CheckType, MVT::i32,
/*33203*/         OPC_Scope, 26, /*->33231*/ // 3 children in Scope
/*33205*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33207*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #1 #2 #3
/*33210*/           OPC_EmitInteger, MVT::i32, 14, 
/*33213*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33216*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33219*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::MVNsr), 0,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 so_reg_reg:i32:$shift, -1:i32) - Complexity = 20
                    // Dst: (MVNsr:i32 so_reg_reg:i32:$shift)
/*33231*/         /*Scope*/ 25, /*->33257*/
/*33232*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33234*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #1 #2
/*33237*/           OPC_EmitInteger, MVT::i32, 14, 
/*33240*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33243*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33246*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MVNs), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32) - Complexity = 18
                    // Dst: (t2MVNs:i32 t2_so_reg:i32:$ShiftedRm)
/*33257*/         /*Scope*/ 25, /*->33283*/
/*33258*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33260*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #1 #2
/*33263*/           OPC_EmitInteger, MVT::i32, 14, 
/*33266*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33269*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33272*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::MVNsi), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (xor:i32 so_reg_imm:i32:$shift, -1:i32) - Complexity = 17
                    // Dst: (MVNsi:i32 so_reg_imm:i32:$shift)
/*33283*/         0, /*End of Scope*/
/*33284*/       /*Scope*/ 59, /*->33344*/
/*33285*/         OPC_RecordChild1, // #1 = $shift
/*33286*/         OPC_CheckType, MVT::i32,
/*33288*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33290*/         OPC_Scope, 25, /*->33317*/ // 2 children in Scope
/*33292*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*33295*/           OPC_EmitInteger, MVT::i32, 14, 
/*33298*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33301*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33304*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::EORrsr), 0,
                        MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                    // Src: (xor:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                    // Dst: (EORrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*33317*/         /*Scope*/ 25, /*->33343*/
/*33318*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*33321*/           OPC_EmitInteger, MVT::i32, 14, 
/*33324*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33327*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33330*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::EORrsr), 0,
                        MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                    // Src: (xor:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                    // Dst: (EORrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*33343*/         0, /*End of Scope*/
/*33344*/       /*Scope*/ 43, /*->33388*/
/*33345*/         OPC_MoveChild0,
/*33346*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33349*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*33351*/         OPC_MoveParent,
/*33352*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*33363*/         OPC_CheckType, MVT::i32,
/*33365*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33367*/         OPC_EmitConvertToTarget, 0,
/*33369*/         OPC_EmitInteger, MVT::i32, 14, 
/*33372*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33375*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33378*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MVNi), 0,
                      MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32) - Complexity = 13
                  // Dst: (t2MVNi:i32 (imm:i32):$imm)
/*33388*/       0, /*End of Scope*/
/*33389*/     /*Scope*/ 44, /*->33434*/
/*33390*/       OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*33401*/       OPC_RecordChild1, // #0 = $imm
/*33402*/       OPC_MoveChild1,
/*33403*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33406*/       OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*33408*/       OPC_MoveParent,
/*33409*/       OPC_CheckType, MVT::i32,
/*33411*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33413*/       OPC_EmitConvertToTarget, 0,
/*33415*/       OPC_EmitInteger, MVT::i32, 14, 
/*33418*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33421*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33424*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MVNi), 0,
                    MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 13
                // Dst: (t2MVNi:i32 (imm:i32):$imm)
/*33434*/     /*Scope*/ 89|128,2/*345*/, /*->33781*/
/*33436*/       OPC_RecordChild0, // #0 = $Rn
/*33437*/       OPC_Scope, 113, /*->33552*/ // 3 children in Scope
/*33439*/         OPC_RecordChild1, // #1 = $shift
/*33440*/         OPC_CheckType, MVT::i32,
/*33442*/         OPC_Scope, 26, /*->33470*/ // 4 children in Scope
/*33444*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33446*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*33449*/           OPC_EmitInteger, MVT::i32, 14, 
/*33452*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33455*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33458*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::EORrsi), 0,
                        MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (EORrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*33470*/         /*Scope*/ 26, /*->33497*/
/*33471*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33473*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*33476*/           OPC_EmitInteger, MVT::i32, 14, 
/*33479*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33482*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33485*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2EORrs), 0,
                        MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2EORrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*33497*/         /*Scope*/ 26, /*->33524*/
/*33498*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33500*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*33503*/           OPC_EmitInteger, MVT::i32, 14, 
/*33506*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33509*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33512*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::EORrsi), 0,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                    // Dst: (EORrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*33524*/         /*Scope*/ 26, /*->33551*/
/*33525*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33527*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*33530*/           OPC_EmitInteger, MVT::i32, 14, 
/*33533*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33536*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33539*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2EORrs), 0,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                    // Dst: (t2EORrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*33551*/         0, /*End of Scope*/
/*33552*/       /*Scope*/ 81, /*->33634*/
/*33553*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*33564*/         OPC_CheckType, MVT::i32,
/*33566*/         OPC_Scope, 21, /*->33589*/ // 3 children in Scope
/*33568*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33570*/           OPC_EmitInteger, MVT::i32, 14, 
/*33573*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33576*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33579*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MVNr), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (xor:i32 rGPR:i32:$Rm, -1:i32) - Complexity = 9
                    // Dst: (t2MVNr:i32 rGPR:i32:$Rm)
/*33589*/         /*Scope*/ 21, /*->33611*/
/*33590*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33592*/           OPC_EmitInteger, MVT::i32, 14, 
/*33595*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33598*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33601*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::MVNr), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (xor:i32 GPR:i32:$Rm, -1:i32) - Complexity = 8
                    // Dst: (MVNr:i32 GPR:i32:$Rm)
/*33611*/         /*Scope*/ 21, /*->33633*/
/*33612*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*33614*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*33617*/           OPC_EmitInteger, MVT::i32, 14, 
/*33620*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33623*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tMVN), 0,
                        MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (xor:i32 tGPR:i32:$Rn, -1:i32) - Complexity = 8
                    // Dst: (tMVN:i32 tGPR:i32:$Rn)
/*33633*/         0, /*End of Scope*/
/*33634*/       /*Scope*/ 16|128,1/*144*/, /*->33780*/
/*33636*/         OPC_RecordChild1, // #1 = $imm
/*33637*/         OPC_Scope, 66, /*->33705*/ // 2 children in Scope
/*33639*/           OPC_MoveChild1,
/*33640*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33643*/           OPC_Scope, 29, /*->33674*/ // 2 children in Scope
/*33645*/             OPC_CheckPredicate, 4, // Predicate_mod_imm
/*33647*/             OPC_MoveParent,
/*33648*/             OPC_CheckType, MVT::i32,
/*33650*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33652*/             OPC_EmitConvertToTarget, 1,
/*33654*/             OPC_EmitInteger, MVT::i32, 14, 
/*33657*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33660*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33663*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::EORri), 0,
                          MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (xor:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                      // Dst: (EORri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*33674*/           /*Scope*/ 29, /*->33704*/
/*33675*/             OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*33677*/             OPC_MoveParent,
/*33678*/             OPC_CheckType, MVT::i32,
/*33680*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33682*/             OPC_EmitConvertToTarget, 1,
/*33684*/             OPC_EmitInteger, MVT::i32, 14, 
/*33687*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33690*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33693*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2EORri), 0,
                          MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (xor:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                      // Dst: (t2EORri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*33704*/           0, /*End of Scope*/
/*33705*/         /*Scope*/ 73, /*->33779*/
/*33706*/           OPC_CheckType, MVT::i32,
/*33708*/           OPC_Scope, 22, /*->33732*/ // 3 children in Scope
/*33710*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33712*/             OPC_EmitInteger, MVT::i32, 14, 
/*33715*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33718*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33721*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::EORrr), 0,
                          MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (xor:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                      // Dst: (EORrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*33732*/           /*Scope*/ 22, /*->33755*/
/*33733*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*33735*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*33738*/             OPC_EmitInteger, MVT::i32, 14, 
/*33741*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33744*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tEOR), 0,
                          MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (xor:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                      // Dst: (tEOR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*33755*/           /*Scope*/ 22, /*->33778*/
/*33756*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33758*/             OPC_EmitInteger, MVT::i32, 14, 
/*33761*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33764*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33767*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2EORrr), 0,
                          MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (xor:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                      // Dst: (t2EORrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*33778*/           0, /*End of Scope*/
/*33779*/         0, /*End of Scope*/
/*33780*/       0, /*End of Scope*/
/*33781*/     /*Scope*/ 52|128,16/*2100*/, /*->35883*/
/*33783*/       OPC_MoveChild0,
/*33784*/       OPC_SwitchOpcode /*3 cases */, 66|128,11/*1474*/, TARGET_VAL(ISD::BITCAST),// ->35263
/*33789*/         OPC_MoveChild0,
/*33790*/         OPC_SwitchOpcode /*2 cases */, 38|128,5/*678*/, TARGET_VAL(ARMISD::VSHRs),// ->34473
/*33795*/           OPC_Scope, 81|128,2/*337*/, /*->34135*/ // 2 children in Scope
/*33798*/             OPC_MoveChild0,
/*33799*/             OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*33802*/             OPC_MoveChild0,
/*33803*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33806*/             OPC_RecordChild0, // #0 = $opA
/*33807*/             OPC_Scope, 33|128,1/*161*/, /*->33971*/ // 2 children in Scope
/*33810*/               OPC_CheckChild0Type, MVT::v8i8,
/*33812*/               OPC_MoveParent,
/*33813*/               OPC_MoveChild1,
/*33814*/               OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33817*/               OPC_RecordChild0, // #1 = $opB
/*33818*/               OPC_CheckChild0Type, MVT::v8i8,
/*33820*/               OPC_MoveParent,
/*33821*/               OPC_MoveParent,
/*33822*/               OPC_CheckChild1Integer, 15, 
/*33824*/               OPC_CheckType, MVT::v8i16,
/*33826*/               OPC_MoveParent,
/*33827*/               OPC_MoveParent,
/*33828*/               OPC_MoveChild1,
/*33829*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*33832*/               OPC_MoveChild0,
/*33833*/               OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*33836*/               OPC_MoveChild0,
/*33837*/               OPC_SwitchOpcode /*2 cases */, 63, TARGET_VAL(ISD::SUB),// ->33904
/*33841*/                 OPC_MoveChild0,
/*33842*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33845*/                 OPC_CheckChild0Same, 0,
/*33847*/                 OPC_MoveParent,
/*33848*/                 OPC_MoveChild1,
/*33849*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33852*/                 OPC_CheckChild0Same, 1,
/*33854*/                 OPC_MoveParent,
/*33855*/                 OPC_MoveParent,
/*33856*/                 OPC_MoveChild1,
/*33857*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33860*/                 OPC_MoveChild0,
/*33861*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*33864*/                 OPC_MoveChild0,
/*33865*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33868*/                 OPC_CheckChild0Same, 0,
/*33870*/                 OPC_MoveParent,
/*33871*/                 OPC_MoveChild1,
/*33872*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33875*/                 OPC_CheckChild0Same, 1,
/*33877*/                 OPC_MoveParent,
/*33878*/                 OPC_MoveParent,
/*33879*/                 OPC_CheckChild1Integer, 15, 
/*33881*/                 OPC_MoveParent,
/*33882*/                 OPC_CheckType, MVT::v8i16,
/*33884*/                 OPC_MoveParent,
/*33885*/                 OPC_MoveParent,
/*33886*/                 OPC_CheckType, MVT::v4i32,
/*33888*/                 OPC_EmitInteger, MVT::i32, 14, 
/*33891*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33894*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv8i16), 0,
                              MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), 15:i32)), (bitconvert:v4i32 (add:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), (NEONvshrs:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), 15:i32)))) - Complexity = 55
                          // Dst: (VABDLuv8i16:v4i32 DPR:v8i8:$opA, DPR:v8i8:$opB)
/*33904*/               /*SwitchOpcode*/ 63, TARGET_VAL(ARMISD::VSHRs),// ->33970
/*33907*/                 OPC_MoveChild0,
/*33908*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*33911*/                 OPC_MoveChild0,
/*33912*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33915*/                 OPC_CheckChild0Same, 0,
/*33917*/                 OPC_MoveParent,
/*33918*/                 OPC_MoveChild1,
/*33919*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33922*/                 OPC_CheckChild0Same, 1,
/*33924*/                 OPC_MoveParent,
/*33925*/                 OPC_MoveParent,
/*33926*/                 OPC_CheckChild1Integer, 15, 
/*33928*/                 OPC_MoveParent,
/*33929*/                 OPC_MoveChild1,
/*33930*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*33933*/                 OPC_MoveChild0,
/*33934*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33937*/                 OPC_CheckChild0Same, 0,
/*33939*/                 OPC_MoveParent,
/*33940*/                 OPC_MoveChild1,
/*33941*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33944*/                 OPC_CheckChild0Same, 1,
/*33946*/                 OPC_MoveParent,
/*33947*/                 OPC_MoveParent,
/*33948*/                 OPC_CheckType, MVT::v8i16,
/*33950*/                 OPC_MoveParent,
/*33951*/                 OPC_MoveParent,
/*33952*/                 OPC_CheckType, MVT::v4i32,
/*33954*/                 OPC_EmitInteger, MVT::i32, 14, 
/*33957*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33960*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv8i16), 0,
                              MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), 15:i32)), (bitconvert:v4i32 (add:v8i16 (NEONvshrs:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), 15:i32), (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB))))) - Complexity = 55
                          // Dst: (VABDLuv8i16:v4i32 DPR:v8i8:$opA, DPR:v8i8:$opB)
/*33970*/               0, // EndSwitchOpcode
/*33971*/             /*Scope*/ 33|128,1/*161*/, /*->34134*/
/*33973*/               OPC_CheckChild0Type, MVT::v2i32,
/*33975*/               OPC_MoveParent,
/*33976*/               OPC_MoveChild1,
/*33977*/               OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33980*/               OPC_RecordChild0, // #1 = $opB
/*33981*/               OPC_CheckChild0Type, MVT::v2i32,
/*33983*/               OPC_MoveParent,
/*33984*/               OPC_MoveParent,
/*33985*/               OPC_CheckChild1Integer, 63, 
/*33987*/               OPC_CheckType, MVT::v2i64,
/*33989*/               OPC_MoveParent,
/*33990*/               OPC_MoveParent,
/*33991*/               OPC_MoveChild1,
/*33992*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*33995*/               OPC_MoveChild0,
/*33996*/               OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*33999*/               OPC_MoveChild0,
/*34000*/               OPC_SwitchOpcode /*2 cases */, 63, TARGET_VAL(ISD::SUB),// ->34067
/*34004*/                 OPC_MoveChild0,
/*34005*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34008*/                 OPC_CheckChild0Same, 0,
/*34010*/                 OPC_MoveParent,
/*34011*/                 OPC_MoveChild1,
/*34012*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34015*/                 OPC_CheckChild0Same, 1,
/*34017*/                 OPC_MoveParent,
/*34018*/                 OPC_MoveParent,
/*34019*/                 OPC_MoveChild1,
/*34020*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34023*/                 OPC_MoveChild0,
/*34024*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*34027*/                 OPC_MoveChild0,
/*34028*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34031*/                 OPC_CheckChild0Same, 0,
/*34033*/                 OPC_MoveParent,
/*34034*/                 OPC_MoveChild1,
/*34035*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34038*/                 OPC_CheckChild0Same, 1,
/*34040*/                 OPC_MoveParent,
/*34041*/                 OPC_MoveParent,
/*34042*/                 OPC_CheckChild1Integer, 63, 
/*34044*/                 OPC_MoveParent,
/*34045*/                 OPC_CheckType, MVT::v2i64,
/*34047*/                 OPC_MoveParent,
/*34048*/                 OPC_MoveParent,
/*34049*/                 OPC_CheckType, MVT::v4i32,
/*34051*/                 OPC_EmitInteger, MVT::i32, 14, 
/*34054*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34057*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv2i64), 0,
                              MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), 63:i32)), (bitconvert:v4i32 (add:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), (NEONvshrs:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), 63:i32)))) - Complexity = 55
                          // Dst: (VABDLuv2i64:v4i32 DPR:v2i32:$opA, DPR:v2i32:$opB)
/*34067*/               /*SwitchOpcode*/ 63, TARGET_VAL(ARMISD::VSHRs),// ->34133
/*34070*/                 OPC_MoveChild0,
/*34071*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*34074*/                 OPC_MoveChild0,
/*34075*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34078*/                 OPC_CheckChild0Same, 0,
/*34080*/                 OPC_MoveParent,
/*34081*/                 OPC_MoveChild1,
/*34082*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34085*/                 OPC_CheckChild0Same, 1,
/*34087*/                 OPC_MoveParent,
/*34088*/                 OPC_MoveParent,
/*34089*/                 OPC_CheckChild1Integer, 63, 
/*34091*/                 OPC_MoveParent,
/*34092*/                 OPC_MoveChild1,
/*34093*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*34096*/                 OPC_MoveChild0,
/*34097*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34100*/                 OPC_CheckChild0Same, 0,
/*34102*/                 OPC_MoveParent,
/*34103*/                 OPC_MoveChild1,
/*34104*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34107*/                 OPC_CheckChild0Same, 1,
/*34109*/                 OPC_MoveParent,
/*34110*/                 OPC_MoveParent,
/*34111*/                 OPC_CheckType, MVT::v2i64,
/*34113*/                 OPC_MoveParent,
/*34114*/                 OPC_MoveParent,
/*34115*/                 OPC_CheckType, MVT::v4i32,
/*34117*/                 OPC_EmitInteger, MVT::i32, 14, 
/*34120*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34123*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv2i64), 0,
                              MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), 63:i32)), (bitconvert:v4i32 (add:v2i64 (NEONvshrs:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), 63:i32), (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB))))) - Complexity = 55
                          // Dst: (VABDLuv2i64:v4i32 DPR:v2i32:$opA, DPR:v2i32:$opB)
/*34133*/               0, // EndSwitchOpcode
/*34134*/             0, /*End of Scope*/
/*34135*/           /*Scope*/ 79|128,2/*335*/, /*->34472*/
/*34137*/             OPC_RecordChild0, // #0 = $src
/*34138*/             OPC_Scope, 36|128,1/*164*/, /*->34305*/ // 2 children in Scope
/*34141*/               OPC_CheckChild1Integer, 7, 
/*34143*/               OPC_SwitchType /*2 cases */, 78, MVT::v8i8,// ->34224
/*34146*/                 OPC_MoveParent,
/*34147*/                 OPC_MoveParent,
/*34148*/                 OPC_MoveChild1,
/*34149*/                 OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34152*/                 OPC_MoveChild0,
/*34153*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*34156*/                 OPC_Scope, 32, /*->34190*/ // 2 children in Scope
/*34158*/                   OPC_CheckChild0Same, 0,
/*34160*/                   OPC_MoveChild1,
/*34161*/                   OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34164*/                   OPC_CheckChild0Same, 0,
/*34166*/                   OPC_CheckChild1Integer, 7, 
/*34168*/                   OPC_MoveParent,
/*34169*/                   OPC_CheckType, MVT::v8i8,
/*34171*/                   OPC_MoveParent,
/*34172*/                   OPC_MoveParent,
/*34173*/                   OPC_CheckType, MVT::v2i32,
/*34175*/                   OPC_EmitInteger, MVT::i32, 14, 
/*34178*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34181*/                   OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv8i8), 0,
                                MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                            // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32)), (bitconvert:v2i32 (add:v8i8 DPR:v8i8:$src, (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32)))) - Complexity = 28
                            // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*34190*/                 /*Scope*/ 32, /*->34223*/
/*34191*/                   OPC_MoveChild0,
/*34192*/                   OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34195*/                   OPC_CheckChild0Same, 0,
/*34197*/                   OPC_CheckChild1Integer, 7, 
/*34199*/                   OPC_MoveParent,
/*34200*/                   OPC_CheckChild1Same, 0,
/*34202*/                   OPC_CheckType, MVT::v8i8,
/*34204*/                   OPC_MoveParent,
/*34205*/                   OPC_MoveParent,
/*34206*/                   OPC_CheckType, MVT::v2i32,
/*34208*/                   OPC_EmitInteger, MVT::i32, 14, 
/*34211*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34214*/                   OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv8i8), 0,
                                MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                            // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32)), (bitconvert:v2i32 (add:v8i8 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32), DPR:v8i8:$src))) - Complexity = 28
                            // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*34223*/                 0, /*End of Scope*/
/*34224*/               /*SwitchType*/ 78, MVT::v16i8,// ->34304
/*34226*/                 OPC_MoveParent,
/*34227*/                 OPC_MoveParent,
/*34228*/                 OPC_MoveChild1,
/*34229*/                 OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34232*/                 OPC_MoveChild0,
/*34233*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*34236*/                 OPC_Scope, 32, /*->34270*/ // 2 children in Scope
/*34238*/                   OPC_CheckChild0Same, 0,
/*34240*/                   OPC_MoveChild1,
/*34241*/                   OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34244*/                   OPC_CheckChild0Same, 0,
/*34246*/                   OPC_CheckChild1Integer, 7, 
/*34248*/                   OPC_MoveParent,
/*34249*/                   OPC_CheckType, MVT::v16i8,
/*34251*/                   OPC_MoveParent,
/*34252*/                   OPC_MoveParent,
/*34253*/                   OPC_CheckType, MVT::v4i32,
/*34255*/                   OPC_EmitInteger, MVT::i32, 14, 
/*34258*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34261*/                   OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv16i8), 0,
                                MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                            // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32)), (bitconvert:v4i32 (add:v16i8 QPR:v16i8:$src, (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32)))) - Complexity = 28
                            // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*34270*/                 /*Scope*/ 32, /*->34303*/
/*34271*/                   OPC_MoveChild0,
/*34272*/                   OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34275*/                   OPC_CheckChild0Same, 0,
/*34277*/                   OPC_CheckChild1Integer, 7, 
/*34279*/                   OPC_MoveParent,
/*34280*/                   OPC_CheckChild1Same, 0,
/*34282*/                   OPC_CheckType, MVT::v16i8,
/*34284*/                   OPC_MoveParent,
/*34285*/                   OPC_MoveParent,
/*34286*/                   OPC_CheckType, MVT::v4i32,
/*34288*/                   OPC_EmitInteger, MVT::i32, 14, 
/*34291*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34294*/                   OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv16i8), 0,
                                MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                            // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32)), (bitconvert:v4i32 (add:v16i8 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32), QPR:v16i8:$src))) - Complexity = 28
                            // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*34303*/                 0, /*End of Scope*/
/*34304*/               0, // EndSwitchType
/*34305*/             /*Scope*/ 36|128,1/*164*/, /*->34471*/
/*34307*/               OPC_CheckChild1Integer, 15, 
/*34309*/               OPC_SwitchType /*2 cases */, 78, MVT::v4i16,// ->34390
/*34312*/                 OPC_MoveParent,
/*34313*/                 OPC_MoveParent,
/*34314*/                 OPC_MoveChild1,
/*34315*/                 OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34318*/                 OPC_MoveChild0,
/*34319*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*34322*/                 OPC_Scope, 32, /*->34356*/ // 2 children in Scope
/*34324*/                   OPC_CheckChild0Same, 0,
/*34326*/                   OPC_MoveChild1,
/*34327*/                   OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34330*/                   OPC_CheckChild0Same, 0,
/*34332*/                   OPC_CheckChild1Integer, 15, 
/*34334*/                   OPC_MoveParent,
/*34335*/                   OPC_CheckType, MVT::v4i16,
/*34337*/                   OPC_MoveParent,
/*34338*/                   OPC_MoveParent,
/*34339*/                   OPC_CheckType, MVT::v2i32,
/*34341*/                   OPC_EmitInteger, MVT::i32, 14, 
/*34344*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34347*/                   OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv4i16), 0,
                                MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                            // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32)), (bitconvert:v2i32 (add:v4i16 DPR:v4i16:$src, (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32)))) - Complexity = 28
                            // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*34356*/                 /*Scope*/ 32, /*->34389*/
/*34357*/                   OPC_MoveChild0,
/*34358*/                   OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34361*/                   OPC_CheckChild0Same, 0,
/*34363*/                   OPC_CheckChild1Integer, 15, 
/*34365*/                   OPC_MoveParent,
/*34366*/                   OPC_CheckChild1Same, 0,
/*34368*/                   OPC_CheckType, MVT::v4i16,
/*34370*/                   OPC_MoveParent,
/*34371*/                   OPC_MoveParent,
/*34372*/                   OPC_CheckType, MVT::v2i32,
/*34374*/                   OPC_EmitInteger, MVT::i32, 14, 
/*34377*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34380*/                   OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv4i16), 0,
                                MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                            // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32)), (bitconvert:v2i32 (add:v4i16 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32), DPR:v4i16:$src))) - Complexity = 28
                            // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*34389*/                 0, /*End of Scope*/
/*34390*/               /*SwitchType*/ 78, MVT::v8i16,// ->34470
/*34392*/                 OPC_MoveParent,
/*34393*/                 OPC_MoveParent,
/*34394*/                 OPC_MoveChild1,
/*34395*/                 OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34398*/                 OPC_MoveChild0,
/*34399*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*34402*/                 OPC_Scope, 32, /*->34436*/ // 2 children in Scope
/*34404*/                   OPC_CheckChild0Same, 0,
/*34406*/                   OPC_MoveChild1,
/*34407*/                   OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34410*/                   OPC_CheckChild0Same, 0,
/*34412*/                   OPC_CheckChild1Integer, 15, 
/*34414*/                   OPC_MoveParent,
/*34415*/                   OPC_CheckType, MVT::v8i16,
/*34417*/                   OPC_MoveParent,
/*34418*/                   OPC_MoveParent,
/*34419*/                   OPC_CheckType, MVT::v4i32,
/*34421*/                   OPC_EmitInteger, MVT::i32, 14, 
/*34424*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34427*/                   OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv8i16), 0,
                                MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                            // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32)), (bitconvert:v4i32 (add:v8i16 QPR:v8i16:$src, (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32)))) - Complexity = 28
                            // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*34436*/                 /*Scope*/ 32, /*->34469*/
/*34437*/                   OPC_MoveChild0,
/*34438*/                   OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34441*/                   OPC_CheckChild0Same, 0,
/*34443*/                   OPC_CheckChild1Integer, 15, 
/*34445*/                   OPC_MoveParent,
/*34446*/                   OPC_CheckChild1Same, 0,
/*34448*/                   OPC_CheckType, MVT::v8i16,
/*34450*/                   OPC_MoveParent,
/*34451*/                   OPC_MoveParent,
/*34452*/                   OPC_CheckType, MVT::v4i32,
/*34454*/                   OPC_EmitInteger, MVT::i32, 14, 
/*34457*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34460*/                   OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv8i16), 0,
                                MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                            // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32)), (bitconvert:v4i32 (add:v8i16 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32), QPR:v8i16:$src))) - Complexity = 28
                            // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*34469*/                 0, /*End of Scope*/
/*34470*/               0, // EndSwitchType
/*34471*/             0, /*End of Scope*/
/*34472*/           0, /*End of Scope*/
/*34473*/         /*SwitchOpcode*/ 17|128,6/*785*/, TARGET_VAL(ISD::ADD),// ->35262
/*34477*/           OPC_Scope, 13|128,3/*397*/, /*->34877*/ // 9 children in Scope
/*34480*/             OPC_MoveChild0,
/*34481*/             OPC_SwitchOpcode /*2 cases */, 67|128,1/*195*/, TARGET_VAL(ISD::SUB),// ->34681
/*34486*/               OPC_MoveChild0,
/*34487*/               OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34490*/               OPC_RecordChild0, // #0 = $opA
/*34491*/               OPC_Scope, 93, /*->34586*/ // 2 children in Scope
/*34493*/                 OPC_CheckChild0Type, MVT::v8i8,
/*34495*/                 OPC_MoveParent,
/*34496*/                 OPC_MoveChild1,
/*34497*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34500*/                 OPC_RecordChild0, // #1 = $opB
/*34501*/                 OPC_CheckChild0Type, MVT::v8i8,
/*34503*/                 OPC_MoveParent,
/*34504*/                 OPC_MoveParent,
/*34505*/                 OPC_MoveChild1,
/*34506*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34509*/                 OPC_MoveChild0,
/*34510*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*34513*/                 OPC_MoveChild0,
/*34514*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34517*/                 OPC_CheckChild0Same, 0,
/*34519*/                 OPC_MoveParent,
/*34520*/                 OPC_MoveChild1,
/*34521*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34524*/                 OPC_CheckChild0Same, 1,
/*34526*/                 OPC_MoveParent,
/*34527*/                 OPC_MoveParent,
/*34528*/                 OPC_CheckChild1Integer, 15, 
/*34530*/                 OPC_MoveParent,
/*34531*/                 OPC_CheckType, MVT::v8i16,
/*34533*/                 OPC_MoveParent,
/*34534*/                 OPC_MoveParent,
/*34535*/                 OPC_MoveChild1,
/*34536*/                 OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34539*/                 OPC_MoveChild0,
/*34540*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34543*/                 OPC_MoveChild0,
/*34544*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*34547*/                 OPC_MoveChild0,
/*34548*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34551*/                 OPC_CheckChild0Same, 0,
/*34553*/                 OPC_MoveParent,
/*34554*/                 OPC_MoveChild1,
/*34555*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34558*/                 OPC_CheckChild0Same, 1,
/*34560*/                 OPC_MoveParent,
/*34561*/                 OPC_MoveParent,
/*34562*/                 OPC_CheckChild1Integer, 15, 
/*34564*/                 OPC_CheckType, MVT::v8i16,
/*34566*/                 OPC_MoveParent,
/*34567*/                 OPC_MoveParent,
/*34568*/                 OPC_CheckType, MVT::v4i32,
/*34570*/                 OPC_EmitInteger, MVT::i32, 14, 
/*34573*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34576*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv8i16), 0,
                              MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (add:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), (NEONvshrs:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), 15:i32))), (bitconvert:v4i32 (NEONvshrs:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), 15:i32))) - Complexity = 55
                          // Dst: (VABDLuv8i16:v4i32 DPR:v8i8:$opA, DPR:v8i8:$opB)
/*34586*/               /*Scope*/ 93, /*->34680*/
/*34587*/                 OPC_CheckChild0Type, MVT::v2i32,
/*34589*/                 OPC_MoveParent,
/*34590*/                 OPC_MoveChild1,
/*34591*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34594*/                 OPC_RecordChild0, // #1 = $opB
/*34595*/                 OPC_CheckChild0Type, MVT::v2i32,
/*34597*/                 OPC_MoveParent,
/*34598*/                 OPC_MoveParent,
/*34599*/                 OPC_MoveChild1,
/*34600*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34603*/                 OPC_MoveChild0,
/*34604*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*34607*/                 OPC_MoveChild0,
/*34608*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34611*/                 OPC_CheckChild0Same, 0,
/*34613*/                 OPC_MoveParent,
/*34614*/                 OPC_MoveChild1,
/*34615*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34618*/                 OPC_CheckChild0Same, 1,
/*34620*/                 OPC_MoveParent,
/*34621*/                 OPC_MoveParent,
/*34622*/                 OPC_CheckChild1Integer, 63, 
/*34624*/                 OPC_MoveParent,
/*34625*/                 OPC_CheckType, MVT::v2i64,
/*34627*/                 OPC_MoveParent,
/*34628*/                 OPC_MoveParent,
/*34629*/                 OPC_MoveChild1,
/*34630*/                 OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34633*/                 OPC_MoveChild0,
/*34634*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34637*/                 OPC_MoveChild0,
/*34638*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*34641*/                 OPC_MoveChild0,
/*34642*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34645*/                 OPC_CheckChild0Same, 0,
/*34647*/                 OPC_MoveParent,
/*34648*/                 OPC_MoveChild1,
/*34649*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34652*/                 OPC_CheckChild0Same, 1,
/*34654*/                 OPC_MoveParent,
/*34655*/                 OPC_MoveParent,
/*34656*/                 OPC_CheckChild1Integer, 63, 
/*34658*/                 OPC_CheckType, MVT::v2i64,
/*34660*/                 OPC_MoveParent,
/*34661*/                 OPC_MoveParent,
/*34662*/                 OPC_CheckType, MVT::v4i32,
/*34664*/                 OPC_EmitInteger, MVT::i32, 14, 
/*34667*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34670*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv2i64), 0,
                              MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (add:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), (NEONvshrs:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), 63:i32))), (bitconvert:v4i32 (NEONvshrs:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), 63:i32))) - Complexity = 55
                          // Dst: (VABDLuv2i64:v4i32 DPR:v2i32:$opA, DPR:v2i32:$opB)
/*34680*/               0, /*End of Scope*/
/*34681*/             /*SwitchOpcode*/ 63|128,1/*191*/, TARGET_VAL(ARMISD::VSHRs),// ->34876
/*34685*/               OPC_MoveChild0,
/*34686*/               OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*34689*/               OPC_MoveChild0,
/*34690*/               OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34693*/               OPC_RecordChild0, // #0 = $opA
/*34694*/               OPC_Scope, 89, /*->34785*/ // 2 children in Scope
/*34696*/                 OPC_CheckChild0Type, MVT::v8i8,
/*34698*/                 OPC_MoveParent,
/*34699*/                 OPC_MoveChild1,
/*34700*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34703*/                 OPC_RecordChild0, // #1 = $opB
/*34704*/                 OPC_CheckChild0Type, MVT::v8i8,
/*34706*/                 OPC_MoveParent,
/*34707*/                 OPC_MoveParent,
/*34708*/                 OPC_CheckChild1Integer, 15, 
/*34710*/                 OPC_MoveParent,
/*34711*/                 OPC_MoveChild1,
/*34712*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*34715*/                 OPC_MoveChild0,
/*34716*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34719*/                 OPC_CheckChild0Same, 0,
/*34721*/                 OPC_MoveParent,
/*34722*/                 OPC_MoveChild1,
/*34723*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34726*/                 OPC_CheckChild0Same, 1,
/*34728*/                 OPC_MoveParent,
/*34729*/                 OPC_MoveParent,
/*34730*/                 OPC_CheckType, MVT::v8i16,
/*34732*/                 OPC_MoveParent,
/*34733*/                 OPC_MoveParent,
/*34734*/                 OPC_MoveChild1,
/*34735*/                 OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34738*/                 OPC_MoveChild0,
/*34739*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34742*/                 OPC_MoveChild0,
/*34743*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*34746*/                 OPC_MoveChild0,
/*34747*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34750*/                 OPC_CheckChild0Same, 0,
/*34752*/                 OPC_MoveParent,
/*34753*/                 OPC_MoveChild1,
/*34754*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34757*/                 OPC_CheckChild0Same, 1,
/*34759*/                 OPC_MoveParent,
/*34760*/                 OPC_MoveParent,
/*34761*/                 OPC_CheckChild1Integer, 15, 
/*34763*/                 OPC_CheckType, MVT::v8i16,
/*34765*/                 OPC_MoveParent,
/*34766*/                 OPC_MoveParent,
/*34767*/                 OPC_CheckType, MVT::v4i32,
/*34769*/                 OPC_EmitInteger, MVT::i32, 14, 
/*34772*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34775*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv8i16), 0,
                              MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (add:v8i16 (NEONvshrs:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), 15:i32), (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)))), (bitconvert:v4i32 (NEONvshrs:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), 15:i32))) - Complexity = 55
                          // Dst: (VABDLuv8i16:v4i32 DPR:v8i8:$opA, DPR:v8i8:$opB)
/*34785*/               /*Scope*/ 89, /*->34875*/
/*34786*/                 OPC_CheckChild0Type, MVT::v2i32,
/*34788*/                 OPC_MoveParent,
/*34789*/                 OPC_MoveChild1,
/*34790*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34793*/                 OPC_RecordChild0, // #1 = $opB
/*34794*/                 OPC_CheckChild0Type, MVT::v2i32,
/*34796*/                 OPC_MoveParent,
/*34797*/                 OPC_MoveParent,
/*34798*/                 OPC_CheckChild1Integer, 63, 
/*34800*/                 OPC_MoveParent,
/*34801*/                 OPC_MoveChild1,
/*34802*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*34805*/                 OPC_MoveChild0,
/*34806*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34809*/                 OPC_CheckChild0Same, 0,
/*34811*/                 OPC_MoveParent,
/*34812*/                 OPC_MoveChild1,
/*34813*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34816*/                 OPC_CheckChild0Same, 1,
/*34818*/                 OPC_MoveParent,
/*34819*/                 OPC_MoveParent,
/*34820*/                 OPC_CheckType, MVT::v2i64,
/*34822*/                 OPC_MoveParent,
/*34823*/                 OPC_MoveParent,
/*34824*/                 OPC_MoveChild1,
/*34825*/                 OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34828*/                 OPC_MoveChild0,
/*34829*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34832*/                 OPC_MoveChild0,
/*34833*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*34836*/                 OPC_MoveChild0,
/*34837*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34840*/                 OPC_CheckChild0Same, 0,
/*34842*/                 OPC_MoveParent,
/*34843*/                 OPC_MoveChild1,
/*34844*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34847*/                 OPC_CheckChild0Same, 1,
/*34849*/                 OPC_MoveParent,
/*34850*/                 OPC_MoveParent,
/*34851*/                 OPC_CheckChild1Integer, 63, 
/*34853*/                 OPC_CheckType, MVT::v2i64,
/*34855*/                 OPC_MoveParent,
/*34856*/                 OPC_MoveParent,
/*34857*/                 OPC_CheckType, MVT::v4i32,
/*34859*/                 OPC_EmitInteger, MVT::i32, 14, 
/*34862*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34865*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv2i64), 0,
                              MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (add:v2i64 (NEONvshrs:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), 63:i32), (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)))), (bitconvert:v4i32 (NEONvshrs:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), 63:i32))) - Complexity = 55
                          // Dst: (VABDLuv2i64:v4i32 DPR:v2i32:$opA, DPR:v2i32:$opB)
/*34875*/               0, /*End of Scope*/
/*34876*/             0, // EndSwitchOpcode
/*34877*/           /*Scope*/ 47, /*->34925*/
/*34878*/             OPC_RecordChild0, // #0 = $src
/*34879*/             OPC_MoveChild1,
/*34880*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34883*/             OPC_CheckChild0Same, 0,
/*34885*/             OPC_CheckChild1Integer, 7, 
/*34887*/             OPC_MoveParent,
/*34888*/             OPC_CheckType, MVT::v8i8,
/*34890*/             OPC_MoveParent,
/*34891*/             OPC_MoveParent,
/*34892*/             OPC_MoveChild1,
/*34893*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34896*/             OPC_MoveChild0,
/*34897*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34900*/             OPC_CheckChild0Same, 0,
/*34902*/             OPC_CheckChild1Integer, 7, 
/*34904*/             OPC_CheckType, MVT::v8i8,
/*34906*/             OPC_MoveParent,
/*34907*/             OPC_MoveParent,
/*34908*/             OPC_CheckType, MVT::v2i32,
/*34910*/             OPC_EmitInteger, MVT::i32, 14, 
/*34913*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34916*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv8i8), 0,
                          MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v2i32 (bitconvert:v2i32 (add:v8i8 DPR:v8i8:$src, (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32))), (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32))) - Complexity = 28
                      // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*34925*/           /*Scope*/ 47, /*->34973*/
/*34926*/             OPC_MoveChild0,
/*34927*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34930*/             OPC_RecordChild0, // #0 = $src
/*34931*/             OPC_CheckChild1Integer, 7, 
/*34933*/             OPC_MoveParent,
/*34934*/             OPC_CheckChild1Same, 0,
/*34936*/             OPC_CheckType, MVT::v8i8,
/*34938*/             OPC_MoveParent,
/*34939*/             OPC_MoveParent,
/*34940*/             OPC_MoveChild1,
/*34941*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34944*/             OPC_MoveChild0,
/*34945*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34948*/             OPC_CheckChild0Same, 0,
/*34950*/             OPC_CheckChild1Integer, 7, 
/*34952*/             OPC_CheckType, MVT::v8i8,
/*34954*/             OPC_MoveParent,
/*34955*/             OPC_MoveParent,
/*34956*/             OPC_CheckType, MVT::v2i32,
/*34958*/             OPC_EmitInteger, MVT::i32, 14, 
/*34961*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34964*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv8i8), 0,
                          MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v2i32 (bitconvert:v2i32 (add:v8i8 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32), DPR:v8i8:$src)), (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32))) - Complexity = 28
                      // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*34973*/           /*Scope*/ 47, /*->35021*/
/*34974*/             OPC_RecordChild0, // #0 = $src
/*34975*/             OPC_MoveChild1,
/*34976*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34979*/             OPC_CheckChild0Same, 0,
/*34981*/             OPC_CheckChild1Integer, 15, 
/*34983*/             OPC_MoveParent,
/*34984*/             OPC_CheckType, MVT::v4i16,
/*34986*/             OPC_MoveParent,
/*34987*/             OPC_MoveParent,
/*34988*/             OPC_MoveChild1,
/*34989*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34992*/             OPC_MoveChild0,
/*34993*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34996*/             OPC_CheckChild0Same, 0,
/*34998*/             OPC_CheckChild1Integer, 15, 
/*35000*/             OPC_CheckType, MVT::v4i16,
/*35002*/             OPC_MoveParent,
/*35003*/             OPC_MoveParent,
/*35004*/             OPC_CheckType, MVT::v2i32,
/*35006*/             OPC_EmitInteger, MVT::i32, 14, 
/*35009*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35012*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv4i16), 0,
                          MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v2i32 (bitconvert:v2i32 (add:v4i16 DPR:v4i16:$src, (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32))), (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32))) - Complexity = 28
                      // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*35021*/           /*Scope*/ 47, /*->35069*/
/*35022*/             OPC_MoveChild0,
/*35023*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35026*/             OPC_RecordChild0, // #0 = $src
/*35027*/             OPC_CheckChild1Integer, 15, 
/*35029*/             OPC_MoveParent,
/*35030*/             OPC_CheckChild1Same, 0,
/*35032*/             OPC_CheckType, MVT::v4i16,
/*35034*/             OPC_MoveParent,
/*35035*/             OPC_MoveParent,
/*35036*/             OPC_MoveChild1,
/*35037*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35040*/             OPC_MoveChild0,
/*35041*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35044*/             OPC_CheckChild0Same, 0,
/*35046*/             OPC_CheckChild1Integer, 15, 
/*35048*/             OPC_CheckType, MVT::v4i16,
/*35050*/             OPC_MoveParent,
/*35051*/             OPC_MoveParent,
/*35052*/             OPC_CheckType, MVT::v2i32,
/*35054*/             OPC_EmitInteger, MVT::i32, 14, 
/*35057*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35060*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv4i16), 0,
                          MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v2i32 (bitconvert:v2i32 (add:v4i16 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32), DPR:v4i16:$src)), (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32))) - Complexity = 28
                      // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*35069*/           /*Scope*/ 47, /*->35117*/
/*35070*/             OPC_RecordChild0, // #0 = $src
/*35071*/             OPC_MoveChild1,
/*35072*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35075*/             OPC_CheckChild0Same, 0,
/*35077*/             OPC_CheckChild1Integer, 7, 
/*35079*/             OPC_MoveParent,
/*35080*/             OPC_CheckType, MVT::v16i8,
/*35082*/             OPC_MoveParent,
/*35083*/             OPC_MoveParent,
/*35084*/             OPC_MoveChild1,
/*35085*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35088*/             OPC_MoveChild0,
/*35089*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35092*/             OPC_CheckChild0Same, 0,
/*35094*/             OPC_CheckChild1Integer, 7, 
/*35096*/             OPC_CheckType, MVT::v16i8,
/*35098*/             OPC_MoveParent,
/*35099*/             OPC_MoveParent,
/*35100*/             OPC_CheckType, MVT::v4i32,
/*35102*/             OPC_EmitInteger, MVT::i32, 14, 
/*35105*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35108*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv16i8), 0,
                          MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v4i32 (bitconvert:v4i32 (add:v16i8 QPR:v16i8:$src, (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32))), (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32))) - Complexity = 28
                      // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*35117*/           /*Scope*/ 47, /*->35165*/
/*35118*/             OPC_MoveChild0,
/*35119*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35122*/             OPC_RecordChild0, // #0 = $src
/*35123*/             OPC_CheckChild1Integer, 7, 
/*35125*/             OPC_MoveParent,
/*35126*/             OPC_CheckChild1Same, 0,
/*35128*/             OPC_CheckType, MVT::v16i8,
/*35130*/             OPC_MoveParent,
/*35131*/             OPC_MoveParent,
/*35132*/             OPC_MoveChild1,
/*35133*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35136*/             OPC_MoveChild0,
/*35137*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35140*/             OPC_CheckChild0Same, 0,
/*35142*/             OPC_CheckChild1Integer, 7, 
/*35144*/             OPC_CheckType, MVT::v16i8,
/*35146*/             OPC_MoveParent,
/*35147*/             OPC_MoveParent,
/*35148*/             OPC_CheckType, MVT::v4i32,
/*35150*/             OPC_EmitInteger, MVT::i32, 14, 
/*35153*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35156*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv16i8), 0,
                          MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v4i32 (bitconvert:v4i32 (add:v16i8 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32), QPR:v16i8:$src)), (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32))) - Complexity = 28
                      // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*35165*/           /*Scope*/ 47, /*->35213*/
/*35166*/             OPC_RecordChild0, // #0 = $src
/*35167*/             OPC_MoveChild1,
/*35168*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35171*/             OPC_CheckChild0Same, 0,
/*35173*/             OPC_CheckChild1Integer, 15, 
/*35175*/             OPC_MoveParent,
/*35176*/             OPC_CheckType, MVT::v8i16,
/*35178*/             OPC_MoveParent,
/*35179*/             OPC_MoveParent,
/*35180*/             OPC_MoveChild1,
/*35181*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35184*/             OPC_MoveChild0,
/*35185*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35188*/             OPC_CheckChild0Same, 0,
/*35190*/             OPC_CheckChild1Integer, 15, 
/*35192*/             OPC_CheckType, MVT::v8i16,
/*35194*/             OPC_MoveParent,
/*35195*/             OPC_MoveParent,
/*35196*/             OPC_CheckType, MVT::v4i32,
/*35198*/             OPC_EmitInteger, MVT::i32, 14, 
/*35201*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35204*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv8i16), 0,
                          MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v4i32 (bitconvert:v4i32 (add:v8i16 QPR:v8i16:$src, (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32))), (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32))) - Complexity = 28
                      // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*35213*/           /*Scope*/ 47, /*->35261*/
/*35214*/             OPC_MoveChild0,
/*35215*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35218*/             OPC_RecordChild0, // #0 = $src
/*35219*/             OPC_CheckChild1Integer, 15, 
/*35221*/             OPC_MoveParent,
/*35222*/             OPC_CheckChild1Same, 0,
/*35224*/             OPC_CheckType, MVT::v8i16,
/*35226*/             OPC_MoveParent,
/*35227*/             OPC_MoveParent,
/*35228*/             OPC_MoveChild1,
/*35229*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35232*/             OPC_MoveChild0,
/*35233*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35236*/             OPC_CheckChild0Same, 0,
/*35238*/             OPC_CheckChild1Integer, 15, 
/*35240*/             OPC_CheckType, MVT::v8i16,
/*35242*/             OPC_MoveParent,
/*35243*/             OPC_MoveParent,
/*35244*/             OPC_CheckType, MVT::v4i32,
/*35246*/             OPC_EmitInteger, MVT::i32, 14, 
/*35249*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35252*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv8i16), 0,
                          MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v4i32 (bitconvert:v4i32 (add:v8i16 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32), QPR:v8i16:$src)), (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32))) - Complexity = 28
                      // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*35261*/           0, /*End of Scope*/
/*35262*/         0, // EndSwitchOpcode
/*35263*/       /*SwitchOpcode*/ 14|128,2/*270*/, TARGET_VAL(ARMISD::VSHRs),// ->35537
/*35267*/         OPC_Scope, 29|128,1/*157*/, /*->35427*/ // 2 children in Scope
/*35270*/           OPC_MoveChild0,
/*35271*/           OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*35274*/           OPC_MoveChild0,
/*35275*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35278*/           OPC_RecordChild0, // #0 = $opA
/*35279*/           OPC_CheckChild0Type, MVT::v4i16,
/*35281*/           OPC_MoveParent,
/*35282*/           OPC_MoveChild1,
/*35283*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35286*/           OPC_RecordChild0, // #1 = $opB
/*35287*/           OPC_CheckChild0Type, MVT::v4i16,
/*35289*/           OPC_MoveParent,
/*35290*/           OPC_MoveParent,
/*35291*/           OPC_CheckChild1Integer, 31, 
/*35293*/           OPC_MoveParent,
/*35294*/           OPC_MoveChild1,
/*35295*/           OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*35298*/           OPC_MoveChild0,
/*35299*/           OPC_SwitchOpcode /*2 cases */, 60, TARGET_VAL(ISD::SUB),// ->35363
/*35303*/             OPC_MoveChild0,
/*35304*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35307*/             OPC_CheckChild0Same, 0,
/*35309*/             OPC_MoveParent,
/*35310*/             OPC_MoveChild1,
/*35311*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35314*/             OPC_CheckChild0Same, 1,
/*35316*/             OPC_MoveParent,
/*35317*/             OPC_MoveParent,
/*35318*/             OPC_MoveChild1,
/*35319*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35322*/             OPC_MoveChild0,
/*35323*/             OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*35326*/             OPC_MoveChild0,
/*35327*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35330*/             OPC_CheckChild0Same, 0,
/*35332*/             OPC_MoveParent,
/*35333*/             OPC_MoveChild1,
/*35334*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35337*/             OPC_CheckChild0Same, 1,
/*35339*/             OPC_MoveParent,
/*35340*/             OPC_MoveParent,
/*35341*/             OPC_CheckChild1Integer, 31, 
/*35343*/             OPC_MoveParent,
/*35344*/             OPC_MoveParent,
/*35345*/             OPC_CheckType, MVT::v4i32,
/*35347*/             OPC_EmitInteger, MVT::i32, 14, 
/*35350*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35353*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv4i32), 0,
                          MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (xor:v4i32 (NEONvshrs:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), 31:i32), (add:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), (NEONvshrs:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), 31:i32))) - Complexity = 49
                      // Dst: (VABDLuv4i32:v4i32 DPR:v4i16:$opA, DPR:v4i16:$opB)
/*35363*/           /*SwitchOpcode*/ 60, TARGET_VAL(ARMISD::VSHRs),// ->35426
/*35366*/             OPC_MoveChild0,
/*35367*/             OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*35370*/             OPC_MoveChild0,
/*35371*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35374*/             OPC_CheckChild0Same, 0,
/*35376*/             OPC_MoveParent,
/*35377*/             OPC_MoveChild1,
/*35378*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35381*/             OPC_CheckChild0Same, 1,
/*35383*/             OPC_MoveParent,
/*35384*/             OPC_MoveParent,
/*35385*/             OPC_CheckChild1Integer, 31, 
/*35387*/             OPC_MoveParent,
/*35388*/             OPC_MoveChild1,
/*35389*/             OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*35392*/             OPC_MoveChild0,
/*35393*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35396*/             OPC_CheckChild0Same, 0,
/*35398*/             OPC_MoveParent,
/*35399*/             OPC_MoveChild1,
/*35400*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35403*/             OPC_CheckChild0Same, 1,
/*35405*/             OPC_MoveParent,
/*35406*/             OPC_MoveParent,
/*35407*/             OPC_MoveParent,
/*35408*/             OPC_CheckType, MVT::v4i32,
/*35410*/             OPC_EmitInteger, MVT::i32, 14, 
/*35413*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35416*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv4i32), 0,
                          MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (xor:v4i32 (NEONvshrs:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), 31:i32), (add:v4i32 (NEONvshrs:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), 31:i32), (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)))) - Complexity = 49
                      // Dst: (VABDLuv4i32:v4i32 DPR:v4i16:$opA, DPR:v4i16:$opB)
/*35426*/           0, // EndSwitchOpcode
/*35427*/         /*Scope*/ 108, /*->35536*/
/*35428*/           OPC_RecordChild0, // #0 = $src
/*35429*/           OPC_CheckChild1Integer, 31, 
/*35431*/           OPC_MoveParent,
/*35432*/           OPC_MoveChild1,
/*35433*/           OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*35436*/           OPC_Scope, 48, /*->35486*/ // 2 children in Scope
/*35438*/             OPC_CheckChild0Same, 0,
/*35440*/             OPC_MoveChild1,
/*35441*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35444*/             OPC_CheckChild0Same, 0,
/*35446*/             OPC_CheckChild1Integer, 31, 
/*35448*/             OPC_MoveParent,
/*35449*/             OPC_MoveParent,
/*35450*/             OPC_SwitchType /*2 cases */, 15, MVT::v2i32,// ->35468
/*35453*/               OPC_EmitInteger, MVT::i32, 14, 
/*35456*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35459*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv2i32), 0,
                            MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (xor:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), (add:v2i32 DPR:v2i32:$src, (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32))) - Complexity = 22
                        // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
/*35468*/             /*SwitchType*/ 15, MVT::v4i32,// ->35485
/*35470*/               OPC_EmitInteger, MVT::i32, 14, 
/*35473*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35476*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv4i32), 0,
                            MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (xor:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), (add:v4i32 QPR:v4i32:$src, (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32))) - Complexity = 22
                        // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
/*35485*/             0, // EndSwitchType
/*35486*/           /*Scope*/ 48, /*->35535*/
/*35487*/             OPC_MoveChild0,
/*35488*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35491*/             OPC_CheckChild0Same, 0,
/*35493*/             OPC_CheckChild1Integer, 31, 
/*35495*/             OPC_MoveParent,
/*35496*/             OPC_CheckChild1Same, 0,
/*35498*/             OPC_MoveParent,
/*35499*/             OPC_SwitchType /*2 cases */, 15, MVT::v2i32,// ->35517
/*35502*/               OPC_EmitInteger, MVT::i32, 14, 
/*35505*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35508*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv2i32), 0,
                            MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (xor:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), (add:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), DPR:v2i32:$src)) - Complexity = 22
                        // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
/*35517*/             /*SwitchType*/ 15, MVT::v4i32,// ->35534
/*35519*/               OPC_EmitInteger, MVT::i32, 14, 
/*35522*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35525*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv4i32), 0,
                            MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (xor:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), (add:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), QPR:v4i32:$src)) - Complexity = 22
                        // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
/*35534*/             0, // EndSwitchType
/*35535*/           0, /*End of Scope*/
/*35536*/         0, /*End of Scope*/
/*35537*/       /*SwitchOpcode*/ 85|128,2/*341*/, TARGET_VAL(ISD::ADD),// ->35882
/*35541*/         OPC_Scope, 57|128,1/*185*/, /*->35729*/ // 5 children in Scope
/*35544*/           OPC_MoveChild0,
/*35545*/           OPC_SwitchOpcode /*2 cases */, 88, TARGET_VAL(ISD::SUB),// ->35637
/*35549*/             OPC_MoveChild0,
/*35550*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35553*/             OPC_RecordChild0, // #0 = $opA
/*35554*/             OPC_CheckChild0Type, MVT::v4i16,
/*35556*/             OPC_MoveParent,
/*35557*/             OPC_MoveChild1,
/*35558*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35561*/             OPC_RecordChild0, // #1 = $opB
/*35562*/             OPC_CheckChild0Type, MVT::v4i16,
/*35564*/             OPC_MoveParent,
/*35565*/             OPC_MoveParent,
/*35566*/             OPC_MoveChild1,
/*35567*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35570*/             OPC_MoveChild0,
/*35571*/             OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*35574*/             OPC_MoveChild0,
/*35575*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35578*/             OPC_CheckChild0Same, 0,
/*35580*/             OPC_MoveParent,
/*35581*/             OPC_MoveChild1,
/*35582*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35585*/             OPC_CheckChild0Same, 1,
/*35587*/             OPC_MoveParent,
/*35588*/             OPC_MoveParent,
/*35589*/             OPC_CheckChild1Integer, 31, 
/*35591*/             OPC_MoveParent,
/*35592*/             OPC_MoveParent,
/*35593*/             OPC_MoveChild1,
/*35594*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35597*/             OPC_MoveChild0,
/*35598*/             OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*35601*/             OPC_MoveChild0,
/*35602*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35605*/             OPC_CheckChild0Same, 0,
/*35607*/             OPC_MoveParent,
/*35608*/             OPC_MoveChild1,
/*35609*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35612*/             OPC_CheckChild0Same, 1,
/*35614*/             OPC_MoveParent,
/*35615*/             OPC_MoveParent,
/*35616*/             OPC_CheckChild1Integer, 31, 
/*35618*/             OPC_MoveParent,
/*35619*/             OPC_CheckType, MVT::v4i32,
/*35621*/             OPC_EmitInteger, MVT::i32, 14, 
/*35624*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35627*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv4i32), 0,
                          MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (xor:v4i32 (add:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), (NEONvshrs:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), 31:i32)), (NEONvshrs:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), 31:i32)) - Complexity = 49
                      // Dst: (VABDLuv4i32:v4i32 DPR:v4i16:$opA, DPR:v4i16:$opB)
/*35637*/           /*SwitchOpcode*/ 88, TARGET_VAL(ARMISD::VSHRs),// ->35728
/*35640*/             OPC_MoveChild0,
/*35641*/             OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*35644*/             OPC_MoveChild0,
/*35645*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35648*/             OPC_RecordChild0, // #0 = $opA
/*35649*/             OPC_CheckChild0Type, MVT::v4i16,
/*35651*/             OPC_MoveParent,
/*35652*/             OPC_MoveChild1,
/*35653*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35656*/             OPC_RecordChild0, // #1 = $opB
/*35657*/             OPC_CheckChild0Type, MVT::v4i16,
/*35659*/             OPC_MoveParent,
/*35660*/             OPC_MoveParent,
/*35661*/             OPC_CheckChild1Integer, 31, 
/*35663*/             OPC_MoveParent,
/*35664*/             OPC_MoveChild1,
/*35665*/             OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*35668*/             OPC_MoveChild0,
/*35669*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35672*/             OPC_CheckChild0Same, 0,
/*35674*/             OPC_MoveParent,
/*35675*/             OPC_MoveChild1,
/*35676*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35679*/             OPC_CheckChild0Same, 1,
/*35681*/             OPC_MoveParent,
/*35682*/             OPC_MoveParent,
/*35683*/             OPC_MoveParent,
/*35684*/             OPC_MoveChild1,
/*35685*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35688*/             OPC_MoveChild0,
/*35689*/             OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*35692*/             OPC_MoveChild0,
/*35693*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35696*/             OPC_CheckChild0Same, 0,
/*35698*/             OPC_MoveParent,
/*35699*/             OPC_MoveChild1,
/*35700*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35703*/             OPC_CheckChild0Same, 1,
/*35705*/             OPC_MoveParent,
/*35706*/             OPC_MoveParent,
/*35707*/             OPC_CheckChild1Integer, 31, 
/*35709*/             OPC_MoveParent,
/*35710*/             OPC_CheckType, MVT::v4i32,
/*35712*/             OPC_EmitInteger, MVT::i32, 14, 
/*35715*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35718*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv4i32), 0,
                          MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (xor:v4i32 (add:v4i32 (NEONvshrs:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), 31:i32), (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB))), (NEONvshrs:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), 31:i32)) - Complexity = 49
                      // Dst: (VABDLuv4i32:v4i32 DPR:v4i16:$opA, DPR:v4i16:$opB)
/*35728*/           0, // EndSwitchOpcode
/*35729*/         /*Scope*/ 37, /*->35767*/
/*35730*/           OPC_RecordChild0, // #0 = $src
/*35731*/           OPC_MoveChild1,
/*35732*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35735*/           OPC_CheckChild0Same, 0,
/*35737*/           OPC_CheckChild1Integer, 31, 
/*35739*/           OPC_MoveParent,
/*35740*/           OPC_MoveParent,
/*35741*/           OPC_MoveChild1,
/*35742*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35745*/           OPC_CheckChild0Same, 0,
/*35747*/           OPC_CheckChild1Integer, 31, 
/*35749*/           OPC_MoveParent,
/*35750*/           OPC_CheckType, MVT::v2i32,
/*35752*/           OPC_EmitInteger, MVT::i32, 14, 
/*35755*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35758*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv2i32), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (add:v2i32 DPR:v2i32:$src, (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32)), (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32)) - Complexity = 22
                    // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
/*35767*/         /*Scope*/ 37, /*->35805*/
/*35768*/           OPC_MoveChild0,
/*35769*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35772*/           OPC_RecordChild0, // #0 = $src
/*35773*/           OPC_CheckChild1Integer, 31, 
/*35775*/           OPC_MoveParent,
/*35776*/           OPC_CheckChild1Same, 0,
/*35778*/           OPC_MoveParent,
/*35779*/           OPC_MoveChild1,
/*35780*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35783*/           OPC_CheckChild0Same, 0,
/*35785*/           OPC_CheckChild1Integer, 31, 
/*35787*/           OPC_MoveParent,
/*35788*/           OPC_CheckType, MVT::v2i32,
/*35790*/           OPC_EmitInteger, MVT::i32, 14, 
/*35793*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35796*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv2i32), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (add:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), DPR:v2i32:$src), (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32)) - Complexity = 22
                    // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
/*35805*/         /*Scope*/ 37, /*->35843*/
/*35806*/           OPC_RecordChild0, // #0 = $src
/*35807*/           OPC_MoveChild1,
/*35808*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35811*/           OPC_CheckChild0Same, 0,
/*35813*/           OPC_CheckChild1Integer, 31, 
/*35815*/           OPC_MoveParent,
/*35816*/           OPC_MoveParent,
/*35817*/           OPC_MoveChild1,
/*35818*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35821*/           OPC_CheckChild0Same, 0,
/*35823*/           OPC_CheckChild1Integer, 31, 
/*35825*/           OPC_MoveParent,
/*35826*/           OPC_CheckType, MVT::v4i32,
/*35828*/           OPC_EmitInteger, MVT::i32, 14, 
/*35831*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35834*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv4i32), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (add:v4i32 QPR:v4i32:$src, (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32)), (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32)) - Complexity = 22
                    // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
/*35843*/         /*Scope*/ 37, /*->35881*/
/*35844*/           OPC_MoveChild0,
/*35845*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35848*/           OPC_RecordChild0, // #0 = $src
/*35849*/           OPC_CheckChild1Integer, 31, 
/*35851*/           OPC_MoveParent,
/*35852*/           OPC_CheckChild1Same, 0,
/*35854*/           OPC_MoveParent,
/*35855*/           OPC_MoveChild1,
/*35856*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35859*/           OPC_CheckChild0Same, 0,
/*35861*/           OPC_CheckChild1Integer, 31, 
/*35863*/           OPC_MoveParent,
/*35864*/           OPC_CheckType, MVT::v4i32,
/*35866*/           OPC_EmitInteger, MVT::i32, 14, 
/*35869*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35872*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv4i32), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (add:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), QPR:v4i32:$src), (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32)) - Complexity = 22
                    // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
/*35881*/         0, /*End of Scope*/
/*35882*/       0, // EndSwitchOpcode
/*35883*/     /*Scope*/ 102, /*->35986*/
/*35884*/       OPC_RecordChild0, // #0 = $Vm
/*35885*/       OPC_MoveChild1,
/*35886*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35889*/       OPC_MoveChild0,
/*35890*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*35893*/       OPC_MoveChild0,
/*35894*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*35897*/       OPC_MoveParent,
/*35898*/       OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*35900*/       OPC_SwitchType /*2 cases */, 40, MVT::v8i8,// ->35943
/*35903*/         OPC_MoveParent,
/*35904*/         OPC_MoveParent,
/*35905*/         OPC_CheckType, MVT::v2i32,
/*35907*/         OPC_Scope, 17, /*->35926*/ // 2 children in Scope
/*35909*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*35911*/           OPC_EmitInteger, MVT::i32, 14, 
/*35914*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35917*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNd), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$Vm)
/*35926*/         /*Scope*/ 15, /*->35942*/
/*35927*/           OPC_EmitInteger, MVT::i32, 14, 
/*35930*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35933*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNd), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 DPR:v2i32:$src, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$src)
/*35942*/         0, /*End of Scope*/
/*35943*/       /*SwitchType*/ 40, MVT::v16i8,// ->35985
/*35945*/         OPC_MoveParent,
/*35946*/         OPC_MoveParent,
/*35947*/         OPC_CheckType, MVT::v4i32,
/*35949*/         OPC_Scope, 17, /*->35968*/ // 2 children in Scope
/*35951*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*35953*/           OPC_EmitInteger, MVT::i32, 14, 
/*35956*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35959*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNq), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$Vm)
/*35968*/         /*Scope*/ 15, /*->35984*/
/*35969*/           OPC_EmitInteger, MVT::i32, 14, 
/*35972*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35975*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNq), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 QPR:v4i32:$src, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$src)
/*35984*/         0, /*End of Scope*/
/*35985*/       0, // EndSwitchType
/*35986*/     /*Scope*/ 103, /*->36090*/
/*35987*/       OPC_MoveChild0,
/*35988*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35991*/       OPC_MoveChild0,
/*35992*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*35995*/       OPC_MoveChild0,
/*35996*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*35999*/       OPC_MoveParent,
/*36000*/       OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*36002*/       OPC_SwitchType /*2 cases */, 41, MVT::v8i8,// ->36046
/*36005*/         OPC_MoveParent,
/*36006*/         OPC_MoveParent,
/*36007*/         OPC_RecordChild1, // #0 = $Vm
/*36008*/         OPC_CheckType, MVT::v2i32,
/*36010*/         OPC_Scope, 17, /*->36029*/ // 2 children in Scope
/*36012*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36014*/           OPC_EmitInteger, MVT::i32, 14, 
/*36017*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36020*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNd), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$Vm)
/*36029*/         /*Scope*/ 15, /*->36045*/
/*36030*/           OPC_EmitInteger, MVT::i32, 14, 
/*36033*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36036*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNd), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$src) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$src)
/*36045*/         0, /*End of Scope*/
/*36046*/       /*SwitchType*/ 41, MVT::v16i8,// ->36089
/*36048*/         OPC_MoveParent,
/*36049*/         OPC_MoveParent,
/*36050*/         OPC_RecordChild1, // #0 = $Vm
/*36051*/         OPC_CheckType, MVT::v4i32,
/*36053*/         OPC_Scope, 17, /*->36072*/ // 2 children in Scope
/*36055*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36057*/           OPC_EmitInteger, MVT::i32, 14, 
/*36060*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36063*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNq), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$Vm)
/*36072*/         /*Scope*/ 15, /*->36088*/
/*36073*/           OPC_EmitInteger, MVT::i32, 14, 
/*36076*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36079*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNq), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$src) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$src)
/*36088*/         0, /*End of Scope*/
/*36089*/       0, // EndSwitchType
/*36090*/     /*Scope*/ 44, /*->36135*/
/*36091*/       OPC_RecordChild0, // #0 = $Vn
/*36092*/       OPC_RecordChild1, // #1 = $Vm
/*36093*/       OPC_SwitchType /*2 cases */, 18, MVT::v2i32,// ->36114
/*36096*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36098*/         OPC_EmitInteger, MVT::i32, 14, 
/*36101*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36104*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VEORd), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VEORd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*36114*/       /*SwitchType*/ 18, MVT::v4i32,// ->36134
/*36116*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36118*/         OPC_EmitInteger, MVT::i32, 14, 
/*36121*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36124*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VEORq), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VEORq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*36134*/       0, // EndSwitchType
/*36135*/     0, /*End of Scope*/
/*36136*/   /*SwitchOpcode*/ 25|128,5/*665*/, TARGET_VAL(ISD::ATOMIC_LOAD),// ->36805
/*36140*/     OPC_RecordMemRef,
/*36141*/     OPC_RecordNode, // #0 = 'atomic_load' chained node
/*36142*/     OPC_RecordChild1, // #1 = $addr
/*36143*/     OPC_CheckChild1Type, MVT::i32,
/*36145*/     OPC_CheckType, MVT::i32,
/*36147*/     OPC_Scope, 25, /*->36174*/ // 20 children in Scope
/*36149*/       OPC_CheckPredicate, 67, // Predicate_atomic_load_8
/*36151*/       OPC_CheckPredicate, 68, // Predicate_atomic_load_acquire_8
/*36153*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36155*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*36158*/       OPC_EmitMergeInputChains1_0,
/*36159*/       OPC_EmitInteger, MVT::i32, 14, 
/*36162*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36165*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::LDAB), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_8>><<P:Predicate_atomic_load_acquire_8>> - Complexity = 18
                // Dst: (LDAB:i32 addr_offset_none:i32:$addr)
/*36174*/     /*Scope*/ 25, /*->36200*/
/*36175*/       OPC_CheckPredicate, 69, // Predicate_atomic_load_16
/*36177*/       OPC_CheckPredicate, 68, // Predicate_atomic_load_acquire_16
/*36179*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36181*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*36184*/       OPC_EmitMergeInputChains1_0,
/*36185*/       OPC_EmitInteger, MVT::i32, 14, 
/*36188*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36191*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::LDAH), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_16>><<P:Predicate_atomic_load_acquire_16>> - Complexity = 18
                // Dst: (LDAH:i32 addr_offset_none:i32:$addr)
/*36200*/     /*Scope*/ 25, /*->36226*/
/*36201*/       OPC_CheckPredicate, 70, // Predicate_atomic_load_32
/*36203*/       OPC_CheckPredicate, 68, // Predicate_atomic_load_acquire_32
/*36205*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36207*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*36210*/       OPC_EmitMergeInputChains1_0,
/*36211*/       OPC_EmitInteger, MVT::i32, 14, 
/*36214*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36217*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::LDA), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_32>><<P:Predicate_atomic_load_acquire_32>> - Complexity = 18
                // Dst: (LDA:i32 addr_offset_none:i32:$addr)
/*36226*/     /*Scope*/ 25, /*->36252*/
/*36227*/       OPC_CheckPredicate, 67, // Predicate_atomic_load_8
/*36229*/       OPC_CheckPredicate, 68, // Predicate_atomic_load_acquire_8
/*36231*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36233*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*36236*/       OPC_EmitMergeInputChains1_0,
/*36237*/       OPC_EmitInteger, MVT::i32, 14, 
/*36240*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36243*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDAB), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_8>><<P:Predicate_atomic_load_acquire_8>> - Complexity = 18
                // Dst: (t2LDAB:i32 addr_offset_none:i32:$addr)
/*36252*/     /*Scope*/ 25, /*->36278*/
/*36253*/       OPC_CheckPredicate, 69, // Predicate_atomic_load_16
/*36255*/       OPC_CheckPredicate, 68, // Predicate_atomic_load_acquire_16
/*36257*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36259*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*36262*/       OPC_EmitMergeInputChains1_0,
/*36263*/       OPC_EmitInteger, MVT::i32, 14, 
/*36266*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36269*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDAH), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_16>><<P:Predicate_atomic_load_acquire_16>> - Complexity = 18
                // Dst: (t2LDAH:i32 addr_offset_none:i32:$addr)
/*36278*/     /*Scope*/ 25, /*->36304*/
/*36279*/       OPC_CheckPredicate, 70, // Predicate_atomic_load_32
/*36281*/       OPC_CheckPredicate, 68, // Predicate_atomic_load_acquire_32
/*36283*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36285*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*36288*/       OPC_EmitMergeInputChains1_0,
/*36289*/       OPC_EmitInteger, MVT::i32, 14, 
/*36292*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36295*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDA), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_32>><<P:Predicate_atomic_load_acquire_32>> - Complexity = 18
                // Dst: (t2LDA:i32 addr_offset_none:i32:$addr)
/*36304*/     /*Scope*/ 25, /*->36330*/
/*36305*/       OPC_CheckPredicate, 67, // Predicate_atomic_load_8
/*36307*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36309*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$src #2 #3 #4
/*36312*/       OPC_EmitMergeInputChains1_0,
/*36313*/       OPC_EmitInteger, MVT::i32, 14, 
/*36316*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36319*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 ldst_so_reg:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 16
                // Dst: (LDRBrs:i32 ldst_so_reg:i32:$src)
/*36330*/     /*Scope*/ 25, /*->36356*/
/*36331*/       OPC_CheckPredicate, 69, // Predicate_atomic_load_16
/*36333*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36335*/       OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$src #2 #3 #4
/*36338*/       OPC_EmitMergeInputChains1_0,
/*36339*/       OPC_EmitInteger, MVT::i32, 14, 
/*36342*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36345*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 addrmode3:i32:$src)<<P:Predicate_atomic_load_16>> - Complexity = 16
                // Dst: (LDRH:i32 addrmode3:i32:$src)
/*36356*/     /*Scope*/ 25, /*->36382*/
/*36357*/       OPC_CheckPredicate, 70, // Predicate_atomic_load_32
/*36359*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36361*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$src #2 #3 #4
/*36364*/       OPC_EmitMergeInputChains1_0,
/*36365*/       OPC_EmitInteger, MVT::i32, 14, 
/*36368*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36371*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRrs), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 ldst_so_reg:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 16
                // Dst: (LDRrs:i32 ldst_so_reg:i32:$src)
/*36382*/     /*Scope*/ 25, /*->36408*/
/*36383*/       OPC_CheckPredicate, 67, // Predicate_atomic_load_8
/*36385*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36387*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*36390*/       OPC_EmitMergeInputChains1_0,
/*36391*/       OPC_EmitInteger, MVT::i32, 14, 
/*36394*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36397*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_atomic_load_8>> - Complexity = 16
                // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*36408*/     /*Scope*/ 25, /*->36434*/
/*36409*/       OPC_CheckPredicate, 69, // Predicate_atomic_load_16
/*36411*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36413*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*36416*/       OPC_EmitMergeInputChains1_0,
/*36417*/       OPC_EmitInteger, MVT::i32, 14, 
/*36420*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36423*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_atomic_load_16>> - Complexity = 16
                // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*36434*/     /*Scope*/ 25, /*->36460*/
/*36435*/       OPC_CheckPredicate, 70, // Predicate_atomic_load_32
/*36437*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36439*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*36442*/       OPC_EmitMergeInputChains1_0,
/*36443*/       OPC_EmitInteger, MVT::i32, 14, 
/*36446*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36449*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRs), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_atomic_load_32>> - Complexity = 16
                // Dst: (t2LDRs:i32 t2addrmode_so_reg:i32:$addr)
/*36460*/     /*Scope*/ 24, /*->36485*/
/*36461*/       OPC_CheckPredicate, 67, // Predicate_atomic_load_8
/*36463*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36465*/       OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$src #2 #3
/*36468*/       OPC_EmitMergeInputChains1_0,
/*36469*/       OPC_EmitInteger, MVT::i32, 14, 
/*36472*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36475*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 addrmode_imm12:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 13
                // Dst: (LDRBi12:i32 addrmode_imm12:i32:$src)
/*36485*/     /*Scope*/ 24, /*->36510*/
/*36486*/       OPC_CheckPredicate, 70, // Predicate_atomic_load_32
/*36488*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36490*/       OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$src #2 #3
/*36493*/       OPC_EmitMergeInputChains1_0,
/*36494*/       OPC_EmitInteger, MVT::i32, 14, 
/*36497*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36500*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 addrmode_imm12:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 13
                // Dst: (LDRi12:i32 addrmode_imm12:i32:$src)
/*36510*/     /*Scope*/ 48, /*->36559*/
/*36511*/       OPC_CheckPredicate, 67, // Predicate_atomic_load_8
/*36513*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*36515*/       OPC_Scope, 20, /*->36537*/ // 2 children in Scope
/*36517*/         OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$src #2 #3
/*36520*/         OPC_EmitMergeInputChains1_0,
/*36521*/         OPC_EmitInteger, MVT::i32, 14, 
/*36524*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36527*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_is1:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 13
                  // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$src)
/*36537*/       /*Scope*/ 20, /*->36558*/
/*36538*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$src #2 #3
/*36541*/         OPC_EmitMergeInputChains1_0,
/*36542*/         OPC_EmitInteger, MVT::i32, 14, 
/*36545*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36548*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_rr:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 13
                  // Dst: (tLDRBr:i32 t_addrmode_rr:i32:$src)
/*36558*/       0, /*End of Scope*/
/*36559*/     /*Scope*/ 48, /*->36608*/
/*36560*/       OPC_CheckPredicate, 69, // Predicate_atomic_load_16
/*36562*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*36564*/       OPC_Scope, 20, /*->36586*/ // 2 children in Scope
/*36566*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeImm5S2:$src #2 #3
/*36569*/         OPC_EmitMergeInputChains1_0,
/*36570*/         OPC_EmitInteger, MVT::i32, 14, 
/*36573*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36576*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_is2:i32:$src)<<P:Predicate_atomic_load_16>> - Complexity = 13
                  // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$src)
/*36586*/       /*Scope*/ 20, /*->36607*/
/*36587*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$src #2 #3
/*36590*/         OPC_EmitMergeInputChains1_0,
/*36591*/         OPC_EmitInteger, MVT::i32, 14, 
/*36594*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36597*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_rr:i32:$src)<<P:Predicate_atomic_load_16>> - Complexity = 13
                  // Dst: (tLDRHr:i32 t_addrmode_rr:i32:$src)
/*36607*/       0, /*End of Scope*/
/*36608*/     /*Scope*/ 48, /*->36657*/
/*36609*/       OPC_CheckPredicate, 70, // Predicate_atomic_load_32
/*36611*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*36613*/       OPC_Scope, 20, /*->36635*/ // 2 children in Scope
/*36615*/         OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeImm5S4:$src #2 #3
/*36618*/         OPC_EmitMergeInputChains1_0,
/*36619*/         OPC_EmitInteger, MVT::i32, 14, 
/*36622*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36625*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRi), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_is4:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 13
                  // Dst: (tLDRi:i32 t_addrmode_is4:i32:$src)
/*36635*/       /*Scope*/ 20, /*->36656*/
/*36636*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$src #2 #3
/*36639*/         OPC_EmitMergeInputChains1_0,
/*36640*/         OPC_EmitInteger, MVT::i32, 14, 
/*36643*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36646*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRr), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_rr:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 13
                  // Dst: (tLDRr:i32 t_addrmode_rr:i32:$src)
/*36656*/       0, /*End of Scope*/
/*36657*/     /*Scope*/ 48, /*->36706*/
/*36658*/       OPC_CheckPredicate, 67, // Predicate_atomic_load_8
/*36660*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36662*/       OPC_Scope, 20, /*->36684*/ // 2 children in Scope
/*36664*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*36667*/         OPC_EmitMergeInputChains1_0,
/*36668*/         OPC_EmitInteger, MVT::i32, 14, 
/*36671*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36674*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_atomic_load_8>> - Complexity = 13
                  // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*36684*/       /*Scope*/ 20, /*->36705*/
/*36685*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*36688*/         OPC_EmitMergeInputChains1_0,
/*36689*/         OPC_EmitInteger, MVT::i32, 14, 
/*36692*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36695*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_atomic_load_8>> - Complexity = 13
                  // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*36705*/       0, /*End of Scope*/
/*36706*/     /*Scope*/ 48, /*->36755*/
/*36707*/       OPC_CheckPredicate, 69, // Predicate_atomic_load_16
/*36709*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36711*/       OPC_Scope, 20, /*->36733*/ // 2 children in Scope
/*36713*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*36716*/         OPC_EmitMergeInputChains1_0,
/*36717*/         OPC_EmitInteger, MVT::i32, 14, 
/*36720*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36723*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_atomic_load_16>> - Complexity = 13
                  // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*36733*/       /*Scope*/ 20, /*->36754*/
/*36734*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*36737*/         OPC_EmitMergeInputChains1_0,
/*36738*/         OPC_EmitInteger, MVT::i32, 14, 
/*36741*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36744*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_atomic_load_16>> - Complexity = 13
                  // Dst: (t2LDRHi8:i32 t2addrmode_negimm8:i32:$addr)
/*36754*/       0, /*End of Scope*/
/*36755*/     /*Scope*/ 48, /*->36804*/
/*36756*/       OPC_CheckPredicate, 70, // Predicate_atomic_load_32
/*36758*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36760*/       OPC_Scope, 20, /*->36782*/ // 2 children in Scope
/*36762*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*36765*/         OPC_EmitMergeInputChains1_0,
/*36766*/         OPC_EmitInteger, MVT::i32, 14, 
/*36769*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36772*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_atomic_load_32>> - Complexity = 13
                  // Dst: (t2LDRi12:i32 t2addrmode_imm12:i32:$addr)
/*36782*/       /*Scope*/ 20, /*->36803*/
/*36783*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*36786*/         OPC_EmitMergeInputChains1_0,
/*36787*/         OPC_EmitInteger, MVT::i32, 14, 
/*36790*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36793*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRi8), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_atomic_load_32>> - Complexity = 13
                  // Dst: (t2LDRi8:i32 t2addrmode_negimm8:i32:$addr)
/*36803*/       0, /*End of Scope*/
/*36804*/     0, /*End of Scope*/
/*36805*/   /*SwitchOpcode*/ 26|128,5/*666*/, TARGET_VAL(ISD::ATOMIC_STORE),// ->37475
/*36809*/     OPC_RecordMemRef,
/*36810*/     OPC_RecordNode, // #0 = 'atomic_store' chained node
/*36811*/     OPC_RecordChild1, // #1 = $addr
/*36812*/     OPC_CheckChild1Type, MVT::i32,
/*36814*/     OPC_RecordChild2, // #2 = $val
/*36815*/     OPC_CheckChild2Type, MVT::i32,
/*36817*/     OPC_Scope, 25, /*->36844*/ // 20 children in Scope
/*36819*/       OPC_CheckPredicate, 71, // Predicate_atomic_store_8
/*36821*/       OPC_CheckPredicate, 72, // Predicate_atomic_store_release_8
/*36823*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36825*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*36828*/       OPC_EmitMergeInputChains1_0,
/*36829*/       OPC_EmitInteger, MVT::i32, 14, 
/*36832*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36835*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::STLB), 0|OPFL_Chain|OPFL_MemRefs,
                    4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>><<P:Predicate_atomic_store_release_8>> - Complexity = 18
                // Dst: (STLB GPR:i32:$val, addr_offset_none:i32:$addr)
/*36844*/     /*Scope*/ 25, /*->36870*/
/*36845*/       OPC_CheckPredicate, 73, // Predicate_atomic_store_16
/*36847*/       OPC_CheckPredicate, 72, // Predicate_atomic_store_release_16
/*36849*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36851*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*36854*/       OPC_EmitMergeInputChains1_0,
/*36855*/       OPC_EmitInteger, MVT::i32, 14, 
/*36858*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36861*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::STLH), 0|OPFL_Chain|OPFL_MemRefs,
                    4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>><<P:Predicate_atomic_store_release_16>> - Complexity = 18
                // Dst: (STLH GPR:i32:$val, addr_offset_none:i32:$addr)
/*36870*/     /*Scope*/ 25, /*->36896*/
/*36871*/       OPC_CheckPredicate, 74, // Predicate_atomic_store_32
/*36873*/       OPC_CheckPredicate, 72, // Predicate_atomic_store_release_32
/*36875*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36877*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*36880*/       OPC_EmitMergeInputChains1_0,
/*36881*/       OPC_EmitInteger, MVT::i32, 14, 
/*36884*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36887*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::STL), 0|OPFL_Chain|OPFL_MemRefs,
                    4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>><<P:Predicate_atomic_store_release_32>> - Complexity = 18
                // Dst: (STL GPR:i32:$val, addr_offset_none:i32:$addr)
/*36896*/     /*Scope*/ 25, /*->36922*/
/*36897*/       OPC_CheckPredicate, 71, // Predicate_atomic_store_8
/*36899*/       OPC_CheckPredicate, 72, // Predicate_atomic_store_release_8
/*36901*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36903*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*36906*/       OPC_EmitMergeInputChains1_0,
/*36907*/       OPC_EmitInteger, MVT::i32, 14, 
/*36910*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36913*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STLB), 0|OPFL_Chain|OPFL_MemRefs,
                    4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>><<P:Predicate_atomic_store_release_8>> - Complexity = 18
                // Dst: (t2STLB GPR:i32:$val, addr_offset_none:i32:$addr)
/*36922*/     /*Scope*/ 25, /*->36948*/
/*36923*/       OPC_CheckPredicate, 73, // Predicate_atomic_store_16
/*36925*/       OPC_CheckPredicate, 72, // Predicate_atomic_store_release_16
/*36927*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36929*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*36932*/       OPC_EmitMergeInputChains1_0,
/*36933*/       OPC_EmitInteger, MVT::i32, 14, 
/*36936*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36939*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STLH), 0|OPFL_Chain|OPFL_MemRefs,
                    4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>><<P:Predicate_atomic_store_release_16>> - Complexity = 18
                // Dst: (t2STLH GPR:i32:$val, addr_offset_none:i32:$addr)
/*36948*/     /*Scope*/ 25, /*->36974*/
/*36949*/       OPC_CheckPredicate, 74, // Predicate_atomic_store_32
/*36951*/       OPC_CheckPredicate, 72, // Predicate_atomic_store_release_32
/*36953*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36955*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*36958*/       OPC_EmitMergeInputChains1_0,
/*36959*/       OPC_EmitInteger, MVT::i32, 14, 
/*36962*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36965*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STL), 0|OPFL_Chain|OPFL_MemRefs,
                    4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>><<P:Predicate_atomic_store_release_32>> - Complexity = 18
                // Dst: (t2STL GPR:i32:$val, addr_offset_none:i32:$addr)
/*36974*/     /*Scope*/ 25, /*->37000*/
/*36975*/       OPC_CheckPredicate, 71, // Predicate_atomic_store_8
/*36977*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36979*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$ptr #3 #4 #5
/*36982*/       OPC_EmitMergeInputChains1_0,
/*36983*/       OPC_EmitInteger, MVT::i32, 14, 
/*36986*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36989*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::STRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                    6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store ldst_so_reg:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 16
                // Dst: (STRBrs GPR:i32:$val, ldst_so_reg:i32:$ptr)
/*37000*/     /*Scope*/ 25, /*->37026*/
/*37001*/       OPC_CheckPredicate, 73, // Predicate_atomic_store_16
/*37003*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37005*/       OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$ptr #3 #4 #5
/*37008*/       OPC_EmitMergeInputChains1_0,
/*37009*/       OPC_EmitInteger, MVT::i32, 14, 
/*37012*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37015*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::STRH), 0|OPFL_Chain|OPFL_MemRefs,
                    6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store addrmode3:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 16
                // Dst: (STRH GPR:i32:$val, addrmode3:i32:$ptr)
/*37026*/     /*Scope*/ 25, /*->37052*/
/*37027*/       OPC_CheckPredicate, 74, // Predicate_atomic_store_32
/*37029*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37031*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$ptr #3 #4 #5
/*37034*/       OPC_EmitMergeInputChains1_0,
/*37035*/       OPC_EmitInteger, MVT::i32, 14, 
/*37038*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37041*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::STRrs), 0|OPFL_Chain|OPFL_MemRefs,
                    6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store ldst_so_reg:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 16
                // Dst: (STRrs GPR:i32:$val, ldst_so_reg:i32:$ptr)
/*37052*/     /*Scope*/ 25, /*->37078*/
/*37053*/       OPC_CheckPredicate, 71, // Predicate_atomic_store_8
/*37055*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37057*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*37060*/       OPC_EmitMergeInputChains1_0,
/*37061*/       OPC_EmitInteger, MVT::i32, 14, 
/*37064*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37067*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRBs), 0|OPFL_Chain|OPFL_MemRefs,
                    6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store t2addrmode_so_reg:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 16
                // Dst: (t2STRBs GPR:i32:$val, t2addrmode_so_reg:i32:$addr)
/*37078*/     /*Scope*/ 25, /*->37104*/
/*37079*/       OPC_CheckPredicate, 73, // Predicate_atomic_store_16
/*37081*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37083*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*37086*/       OPC_EmitMergeInputChains1_0,
/*37087*/       OPC_EmitInteger, MVT::i32, 14, 
/*37090*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37093*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRHs), 0|OPFL_Chain|OPFL_MemRefs,
                    6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store t2addrmode_so_reg:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 16
                // Dst: (t2STRHs GPR:i32:$val, t2addrmode_so_reg:i32:$addr)
/*37104*/     /*Scope*/ 25, /*->37130*/
/*37105*/       OPC_CheckPredicate, 74, // Predicate_atomic_store_32
/*37107*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37109*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*37112*/       OPC_EmitMergeInputChains1_0,
/*37113*/       OPC_EmitInteger, MVT::i32, 14, 
/*37116*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37119*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRs), 0|OPFL_Chain|OPFL_MemRefs,
                    6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store t2addrmode_so_reg:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 16
                // Dst: (t2STRs GPR:i32:$val, t2addrmode_so_reg:i32:$addr)
/*37130*/     /*Scope*/ 24, /*->37155*/
/*37131*/       OPC_CheckPredicate, 71, // Predicate_atomic_store_8
/*37133*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37135*/       OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$ptr #3 #4
/*37138*/       OPC_EmitMergeInputChains1_0,
/*37139*/       OPC_EmitInteger, MVT::i32, 14, 
/*37142*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37145*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                    5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store addrmode_imm12:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                // Dst: (STRBi12 GPR:i32:$val, addrmode_imm12:i32:$ptr)
/*37155*/     /*Scope*/ 24, /*->37180*/
/*37156*/       OPC_CheckPredicate, 74, // Predicate_atomic_store_32
/*37158*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37160*/       OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$ptr #3 #4
/*37163*/       OPC_EmitMergeInputChains1_0,
/*37164*/       OPC_EmitInteger, MVT::i32, 14, 
/*37167*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37170*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                    5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store addrmode_imm12:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                // Dst: (STRi12 GPR:i32:$val, addrmode_imm12:i32:$ptr)
/*37180*/     /*Scope*/ 48, /*->37229*/
/*37181*/       OPC_CheckPredicate, 71, // Predicate_atomic_store_8
/*37183*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*37185*/       OPC_Scope, 20, /*->37207*/ // 2 children in Scope
/*37187*/         OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$ptr #3 #4
/*37190*/         OPC_EmitMergeInputChains1_0,
/*37191*/         OPC_EmitInteger, MVT::i32, 14, 
/*37194*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37197*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRBi), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_is1:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                  // Dst: (tSTRBi tGPR:i32:$val, t_addrmode_is1:i32:$ptr)
/*37207*/       /*Scope*/ 20, /*->37228*/
/*37208*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$ptr #3 #4
/*37211*/         OPC_EmitMergeInputChains1_0,
/*37212*/         OPC_EmitInteger, MVT::i32, 14, 
/*37215*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37218*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRBr), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_rr:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                  // Dst: (tSTRBr tGPR:i32:$val, t_addrmode_rr:i32:$ptr)
/*37228*/       0, /*End of Scope*/
/*37229*/     /*Scope*/ 48, /*->37278*/
/*37230*/       OPC_CheckPredicate, 73, // Predicate_atomic_store_16
/*37232*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*37234*/       OPC_Scope, 20, /*->37256*/ // 2 children in Scope
/*37236*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeImm5S2:$ptr #3 #4
/*37239*/         OPC_EmitMergeInputChains1_0,
/*37240*/         OPC_EmitInteger, MVT::i32, 14, 
/*37243*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37246*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRHi), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_is2:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                  // Dst: (tSTRHi tGPR:i32:$val, t_addrmode_is2:i32:$ptr)
/*37256*/       /*Scope*/ 20, /*->37277*/
/*37257*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$ptr #3 #4
/*37260*/         OPC_EmitMergeInputChains1_0,
/*37261*/         OPC_EmitInteger, MVT::i32, 14, 
/*37264*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37267*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRHr), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_rr:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                  // Dst: (tSTRHr tGPR:i32:$val, t_addrmode_rr:i32:$ptr)
/*37277*/       0, /*End of Scope*/
/*37278*/     /*Scope*/ 48, /*->37327*/
/*37279*/       OPC_CheckPredicate, 74, // Predicate_atomic_store_32
/*37281*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*37283*/       OPC_Scope, 20, /*->37305*/ // 2 children in Scope
/*37285*/         OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeImm5S4:$ptr #3 #4
/*37288*/         OPC_EmitMergeInputChains1_0,
/*37289*/         OPC_EmitInteger, MVT::i32, 14, 
/*37292*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37295*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRi), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_is4:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                  // Dst: (tSTRi tGPR:i32:$val, t_addrmode_is4:i32:$ptr)
/*37305*/       /*Scope*/ 20, /*->37326*/
/*37306*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$ptr #3 #4
/*37309*/         OPC_EmitMergeInputChains1_0,
/*37310*/         OPC_EmitInteger, MVT::i32, 14, 
/*37313*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37316*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRr), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_rr:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                  // Dst: (tSTRr tGPR:i32:$val, t_addrmode_rr:i32:$ptr)
/*37326*/       0, /*End of Scope*/
/*37327*/     /*Scope*/ 48, /*->37376*/
/*37328*/       OPC_CheckPredicate, 71, // Predicate_atomic_store_8
/*37330*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37332*/       OPC_Scope, 20, /*->37354*/ // 2 children in Scope
/*37334*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #3 #4
/*37337*/         OPC_EmitMergeInputChains1_0,
/*37338*/         OPC_EmitInteger, MVT::i32, 14, 
/*37341*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37344*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_imm12:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                  // Dst: (t2STRBi12 GPR:i32:$val, t2addrmode_imm12:i32:$addr)
/*37354*/       /*Scope*/ 20, /*->37375*/
/*37355*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #3 #4
/*37358*/         OPC_EmitMergeInputChains1_0,
/*37359*/         OPC_EmitInteger, MVT::i32, 14, 
/*37362*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37365*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_negimm8:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                  // Dst: (t2STRBi8 GPR:i32:$val, t2addrmode_negimm8:i32:$addr)
/*37375*/       0, /*End of Scope*/
/*37376*/     /*Scope*/ 48, /*->37425*/
/*37377*/       OPC_CheckPredicate, 73, // Predicate_atomic_store_16
/*37379*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37381*/       OPC_Scope, 20, /*->37403*/ // 2 children in Scope
/*37383*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #3 #4
/*37386*/         OPC_EmitMergeInputChains1_0,
/*37387*/         OPC_EmitInteger, MVT::i32, 14, 
/*37390*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37393*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_imm12:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                  // Dst: (t2STRHi12 GPR:i32:$val, t2addrmode_imm12:i32:$addr)
/*37403*/       /*Scope*/ 20, /*->37424*/
/*37404*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #3 #4
/*37407*/         OPC_EmitMergeInputChains1_0,
/*37408*/         OPC_EmitInteger, MVT::i32, 14, 
/*37411*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37414*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_negimm8:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                  // Dst: (t2STRHi8 GPR:i32:$val, t2addrmode_negimm8:i32:$addr)
/*37424*/       0, /*End of Scope*/
/*37425*/     /*Scope*/ 48, /*->37474*/
/*37426*/       OPC_CheckPredicate, 74, // Predicate_atomic_store_32
/*37428*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37430*/       OPC_Scope, 20, /*->37452*/ // 2 children in Scope
/*37432*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #3 #4
/*37435*/         OPC_EmitMergeInputChains1_0,
/*37436*/         OPC_EmitInteger, MVT::i32, 14, 
/*37439*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37442*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_imm12:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                  // Dst: (t2STRi12 GPR:i32:$val, t2addrmode_imm12:i32:$addr)
/*37452*/       /*Scope*/ 20, /*->37473*/
/*37453*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #3 #4
/*37456*/         OPC_EmitMergeInputChains1_0,
/*37457*/         OPC_EmitInteger, MVT::i32, 14, 
/*37460*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37463*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRi8), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_negimm8:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                  // Dst: (t2STRi8 GPR:i32:$val, t2addrmode_negimm8:i32:$addr)
/*37473*/       0, /*End of Scope*/
/*37474*/     0, /*End of Scope*/
/*37475*/   /*SwitchOpcode*/ 21|128,2/*277*/, TARGET_VAL(ISD::ROTR),// ->37756
/*37479*/     OPC_Scope, 29, /*->37510*/ // 6 children in Scope
/*37481*/       OPC_MoveChild0,
/*37482*/       OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*37485*/       OPC_RecordChild0, // #0 = $Rm
/*37486*/       OPC_MoveParent,
/*37487*/       OPC_CheckChild1Integer, 16, 
/*37489*/       OPC_CheckChild1Type, MVT::i32,
/*37491*/       OPC_CheckType, MVT::i32,
/*37493*/       OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*37495*/       OPC_EmitInteger, MVT::i32, 14, 
/*37498*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37501*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::REV16), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (rotr:i32 (bswap:i32 GPR:i32:$Rm), 16:i32) - Complexity = 16
                // Dst: (REV16:i32 GPR:i32:$Rm)
/*37510*/     /*Scope*/ 29, /*->37540*/
/*37511*/       OPC_RecordNode, // #0 = $src
/*37512*/       OPC_CheckType, MVT::i32,
/*37514*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37516*/       OPC_CheckComplexPat, /*CP*/7, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*37519*/       OPC_EmitInteger, MVT::i32, 14, 
/*37522*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37525*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37528*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVsr), 0,
                    MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*37540*/     /*Scope*/ 50, /*->37591*/
/*37541*/       OPC_MoveChild0,
/*37542*/       OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*37545*/       OPC_RecordChild0, // #0 = $Rm
/*37546*/       OPC_MoveParent,
/*37547*/       OPC_CheckChild1Integer, 16, 
/*37549*/       OPC_CheckChild1Type, MVT::i32,
/*37551*/       OPC_CheckType, MVT::i32,
/*37553*/       OPC_Scope, 17, /*->37572*/ // 2 children in Scope
/*37555*/         OPC_CheckPatternPredicate, 17, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*37557*/         OPC_EmitInteger, MVT::i32, 14, 
/*37560*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37563*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tREV16), 0,
                      MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (rotr:i32 (bswap:i32 tGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*37572*/       /*Scope*/ 17, /*->37590*/
/*37573*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37575*/         OPC_EmitInteger, MVT::i32, 14, 
/*37578*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37581*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2REV16), 0,
                      MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (rotr:i32 (bswap:i32 rGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*37590*/       0, /*End of Scope*/
/*37591*/     /*Scope*/ 40, /*->37632*/
/*37592*/       OPC_RecordChild0, // #0 = $lhs
/*37593*/       OPC_MoveChild1,
/*37594*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*37597*/       OPC_RecordChild0, // #1 = $rhs
/*37598*/       OPC_MoveChild1,
/*37599*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37602*/       OPC_CheckPredicate, 75, // Predicate_lo5AllOne
/*37604*/       OPC_MoveParent,
/*37605*/       OPC_CheckType, MVT::i32,
/*37607*/       OPC_MoveParent,
/*37608*/       OPC_CheckType, MVT::i32,
/*37610*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37612*/       OPC_EmitInteger, MVT::i32, 14, 
/*37615*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37618*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37621*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2RORrr), 0,
                    MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (rotr:i32 rGPR:i32:$lhs, (and:i32 rGPR:i32:$rhs, (imm:i32)<<P:Predicate_lo5AllOne>>)) - Complexity = 10
                // Dst: (t2RORrr:i32 rGPR:i32:$lhs, rGPR:i32:$rhs)
/*37632*/     /*Scope*/ 28, /*->37661*/
/*37633*/       OPC_RecordNode, // #0 = $src
/*37634*/       OPC_CheckType, MVT::i32,
/*37636*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37638*/       OPC_CheckComplexPat, /*CP*/8, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*37641*/       OPC_EmitInteger, MVT::i32, 14, 
/*37644*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37647*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37650*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVsi), 0,
                    MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*37661*/     /*Scope*/ 93, /*->37755*/
/*37662*/       OPC_RecordChild0, // #0 = $Rm
/*37663*/       OPC_RecordChild1, // #1 = $imm
/*37664*/       OPC_Scope, 35, /*->37701*/ // 2 children in Scope
/*37666*/         OPC_MoveChild1,
/*37667*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37670*/         OPC_CheckPredicate, 51, // Predicate_imm0_31
/*37672*/         OPC_CheckType, MVT::i32,
/*37674*/         OPC_MoveParent,
/*37675*/         OPC_CheckType, MVT::i32,
/*37677*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37679*/         OPC_EmitConvertToTarget, 1,
/*37681*/         OPC_EmitInteger, MVT::i32, 14, 
/*37684*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37687*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37690*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2RORri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm) - Complexity = 7
                  // Dst: (t2RORri:i32 rGPR:i32:$Rm, (imm:i32):$imm)
/*37701*/       /*Scope*/ 52, /*->37754*/
/*37702*/         OPC_CheckChild1Type, MVT::i32,
/*37704*/         OPC_CheckType, MVT::i32,
/*37706*/         OPC_Scope, 22, /*->37730*/ // 2 children in Scope
/*37708*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*37710*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*37713*/           OPC_EmitInteger, MVT::i32, 14, 
/*37716*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37719*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tROR), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (rotr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tROR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*37730*/         /*Scope*/ 22, /*->37753*/
/*37731*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37733*/           OPC_EmitInteger, MVT::i32, 14, 
/*37736*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37739*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37742*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2RORrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (rotr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2RORrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*37753*/         0, /*End of Scope*/
/*37754*/       0, /*End of Scope*/
/*37755*/     0, /*End of Scope*/
/*37756*/   /*SwitchOpcode*/ 14|128,2/*270*/, TARGET_VAL(ISD::SRA),// ->38030
/*37760*/     OPC_Scope, 29, /*->37791*/ // 5 children in Scope
/*37762*/       OPC_MoveChild0,
/*37763*/       OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*37766*/       OPC_RecordChild0, // #0 = $Rm
/*37767*/       OPC_MoveParent,
/*37768*/       OPC_CheckChild1Integer, 16, 
/*37770*/       OPC_CheckChild1Type, MVT::i32,
/*37772*/       OPC_CheckType, MVT::i32,
/*37774*/       OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*37776*/       OPC_EmitInteger, MVT::i32, 14, 
/*37779*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37782*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::REVSH), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sra:i32 (bswap:i32 GPR:i32:$Rm), 16:i32) - Complexity = 16
                // Dst: (REVSH:i32 GPR:i32:$Rm)
/*37791*/     /*Scope*/ 29, /*->37821*/
/*37792*/       OPC_RecordNode, // #0 = $src
/*37793*/       OPC_CheckType, MVT::i32,
/*37795*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37797*/       OPC_CheckComplexPat, /*CP*/7, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*37800*/       OPC_EmitInteger, MVT::i32, 14, 
/*37803*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37806*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37809*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVsr), 0,
                    MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*37821*/     /*Scope*/ 50, /*->37872*/
/*37822*/       OPC_MoveChild0,
/*37823*/       OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*37826*/       OPC_RecordChild0, // #0 = $Rm
/*37827*/       OPC_MoveParent,
/*37828*/       OPC_CheckChild1Integer, 16, 
/*37830*/       OPC_CheckChild1Type, MVT::i32,
/*37832*/       OPC_CheckType, MVT::i32,
/*37834*/       OPC_Scope, 17, /*->37853*/ // 2 children in Scope
/*37836*/         OPC_CheckPatternPredicate, 17, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*37838*/         OPC_EmitInteger, MVT::i32, 14, 
/*37841*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37844*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tREVSH), 0,
                      MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sra:i32 (bswap:i32 tGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (tREVSH:i32 tGPR:i32:$Rm)
/*37853*/       /*Scope*/ 17, /*->37871*/
/*37854*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37856*/         OPC_EmitInteger, MVT::i32, 14, 
/*37859*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37862*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2REVSH), 0,
                      MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sra:i32 (bswap:i32 rGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*37871*/       0, /*End of Scope*/
/*37872*/     /*Scope*/ 28, /*->37901*/
/*37873*/       OPC_RecordNode, // #0 = $src
/*37874*/       OPC_CheckType, MVT::i32,
/*37876*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37878*/       OPC_CheckComplexPat, /*CP*/8, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*37881*/       OPC_EmitInteger, MVT::i32, 14, 
/*37884*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37887*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37890*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVsi), 0,
                    MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*37901*/     /*Scope*/ 127, /*->38029*/
/*37902*/       OPC_RecordChild0, // #0 = $Rm
/*37903*/       OPC_RecordChild1, // #1 = $imm5
/*37904*/       OPC_Scope, 69, /*->37975*/ // 2 children in Scope
/*37906*/         OPC_MoveChild1,
/*37907*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37910*/         OPC_CheckPredicate, 32, // Predicate_imm_sr
/*37912*/         OPC_CheckType, MVT::i32,
/*37914*/         OPC_MoveParent,
/*37915*/         OPC_CheckType, MVT::i32,
/*37917*/         OPC_Scope, 27, /*->37946*/ // 2 children in Scope
/*37919*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*37921*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*37924*/           OPC_EmitConvertToTarget, 1,
/*37926*/           OPC_EmitNodeXForm, 11, 3, // imm_sr_XFORM
/*37929*/           OPC_EmitInteger, MVT::i32, 14, 
/*37932*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37935*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tASRri), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (sra:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm5) - Complexity = 7
                    // Dst: (tASRri:i32 tGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm5))
/*37946*/         /*Scope*/ 27, /*->37974*/
/*37947*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37949*/           OPC_EmitConvertToTarget, 1,
/*37951*/           OPC_EmitNodeXForm, 11, 2, // imm_sr_XFORM
/*37954*/           OPC_EmitInteger, MVT::i32, 14, 
/*37957*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37960*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37963*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ASRri), 0,
                        MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                    // Src: (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm) - Complexity = 7
                    // Dst: (t2ASRri:i32 rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm))
/*37974*/         0, /*End of Scope*/
/*37975*/       /*Scope*/ 52, /*->38028*/
/*37976*/         OPC_CheckChild1Type, MVT::i32,
/*37978*/         OPC_CheckType, MVT::i32,
/*37980*/         OPC_Scope, 22, /*->38004*/ // 2 children in Scope
/*37982*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*37984*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*37987*/           OPC_EmitInteger, MVT::i32, 14, 
/*37990*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37993*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tASRrr), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (sra:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tASRrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*38004*/         /*Scope*/ 22, /*->38027*/
/*38005*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38007*/           OPC_EmitInteger, MVT::i32, 14, 
/*38010*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38013*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38016*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ASRrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sra:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2ASRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*38027*/         0, /*End of Scope*/
/*38028*/       0, /*End of Scope*/
/*38029*/     0, /*End of Scope*/
/*38030*/   /*SwitchOpcode*/ 110, TARGET_VAL(ARMISD::PIC_ADD),// ->38143
/*38033*/     OPC_Scope, 61, /*->38096*/ // 2 children in Scope
/*38035*/       OPC_MoveChild0,
/*38036*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*38039*/       OPC_RecordMemRef,
/*38040*/       OPC_RecordNode, // #0 = 'ld' chained node
/*38041*/       OPC_CheckFoldableChainNode,
/*38042*/       OPC_MoveChild1,
/*38043*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*38046*/       OPC_RecordChild0, // #1 = $addr
/*38047*/       OPC_MoveChild0,
/*38048*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*38051*/       OPC_MoveParent,
/*38052*/       OPC_MoveParent,
/*38053*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*38055*/       OPC_CheckPredicate, 52, // Predicate_load
/*38057*/       OPC_MoveParent,
/*38058*/       OPC_RecordChild1, // #2 = $cp
/*38059*/       OPC_MoveChild1,
/*38060*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38063*/       OPC_MoveParent,
/*38064*/       OPC_CheckType, MVT::i32,
/*38066*/       OPC_Scope, 13, /*->38081*/ // 2 children in Scope
/*38068*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38070*/         OPC_EmitMergeInputChains1_0,
/*38071*/         OPC_EmitConvertToTarget, 2,
/*38073*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRpci_pic), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 2/*#Ops*/, 1, 3, 
                  // Src: (ARMpic_add:i32 (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:i32):$cp) - Complexity = 16
                  // Dst: (tLDRpci_pic:i32 (tconstpool:i32):$addr, (imm:i32):$cp)
/*38081*/       /*Scope*/ 13, /*->38095*/
/*38082*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38084*/         OPC_EmitMergeInputChains1_0,
/*38085*/         OPC_EmitConvertToTarget, 2,
/*38087*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRpci_pic), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 2/*#Ops*/, 1, 3, 
                  // Src: (ARMpic_add:i32 (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:i32):$cp) - Complexity = 16
                  // Dst: (t2LDRpci_pic:i32 (tconstpool:i32):$addr, (imm:i32):$cp)
/*38095*/       0, /*End of Scope*/
/*38096*/     /*Scope*/ 45, /*->38142*/
/*38097*/       OPC_RecordChild0, // #0 = $a
/*38098*/       OPC_RecordChild1, // #1 = $cp
/*38099*/       OPC_MoveChild1,
/*38100*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38103*/       OPC_MoveParent,
/*38104*/       OPC_CheckType, MVT::i32,
/*38106*/       OPC_Scope, 20, /*->38128*/ // 2 children in Scope
/*38108*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38110*/         OPC_EmitConvertToTarget, 1,
/*38112*/         OPC_EmitInteger, MVT::i32, 14, 
/*38115*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38118*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::PICADD), 0,
                      MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMpic_add:i32 GPR:i32:$a, (imm:i32):$cp) - Complexity = 6
                  // Dst: (PICADD:i32 GPR:i32:$a, (imm:i32):$cp)
/*38128*/       /*Scope*/ 12, /*->38141*/
/*38129*/         OPC_CheckPatternPredicate, 27, // (Subtarget->isThumb())
/*38131*/         OPC_EmitConvertToTarget, 1,
/*38133*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tPICADD), 0,
                      MVT::i32, 2/*#Ops*/, 0, 2, 
                  // Src: (ARMpic_add:i32 GPR:i32:$lhs, (imm:i32):$cp) - Complexity = 6
                  // Dst: (tPICADD:i32 GPR:i32:$lhs, (imm:i32):$cp)
/*38141*/       0, /*End of Scope*/
/*38142*/     0, /*End of Scope*/
/*38143*/   /*SwitchOpcode*/ 61, TARGET_VAL(ARMISD::BCC_i64),// ->38207
/*38146*/     OPC_RecordNode, // #0 = 'ARMBcci64' chained node
/*38147*/     OPC_RecordChild1, // #1 = $cc
/*38148*/     OPC_MoveChild1,
/*38149*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38152*/     OPC_MoveParent,
/*38153*/     OPC_RecordChild2, // #2 = $lhs1
/*38154*/     OPC_RecordChild3, // #3 = $lhs2
/*38155*/     OPC_Scope, 25, /*->38182*/ // 2 children in Scope
/*38157*/       OPC_CheckChild4Integer, 0, 
/*38159*/       OPC_MoveChild5,
/*38160*/       OPC_CheckInteger, 0, 
/*38162*/       OPC_MoveParent,
/*38163*/       OPC_RecordChild6, // #4 = $dst
/*38164*/       OPC_MoveChild6,
/*38165*/       OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*38168*/       OPC_MoveParent,
/*38169*/       OPC_EmitMergeInputChains1_0,
/*38170*/       OPC_EmitConvertToTarget, 1,
/*38172*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::BCCZi64), 0|OPFL_Chain,
                    MVT::i32, 4/*#Ops*/, 5, 2, 3, 4, 
                // Src: (ARMBcci64 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, 0:i32, 0:i32, (bb:Other):$dst) - Complexity = 16
                // Dst: (BCCZi64:i32 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, (bb:Other):$dst)
/*38182*/     /*Scope*/ 23, /*->38206*/
/*38183*/       OPC_RecordChild4, // #4 = $rhs1
/*38184*/       OPC_RecordChild5, // #5 = $rhs2
/*38185*/       OPC_RecordChild6, // #6 = $dst
/*38186*/       OPC_MoveChild6,
/*38187*/       OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*38190*/       OPC_MoveParent,
/*38191*/       OPC_EmitMergeInputChains1_0,
/*38192*/       OPC_EmitConvertToTarget, 1,
/*38194*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::BCCi64), 0|OPFL_Chain,
                    MVT::i32, 6/*#Ops*/, 7, 2, 3, 4, 5, 6, 
                // Src: (ARMBcci64 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, GPR:i32:$rhs1, GPR:i32:$rhs2, (bb:Other):$dst) - Complexity = 6
                // Dst: (BCCi64:i32 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, GPR:i32:$rhs1, GPR:i32:$rhs2, (bb:Other):$dst)
/*38206*/     0, /*End of Scope*/
/*38207*/   /*SwitchOpcode*/ 15|128,18/*2319*/, TARGET_VAL(ISD::SUB),// ->40530
/*38211*/     OPC_Scope, 40|128,1/*168*/, /*->38382*/ // 7 children in Scope
/*38214*/       OPC_RecordChild0, // #0 = $Rn
/*38215*/       OPC_RecordChild1, // #1 = $shift
/*38216*/       OPC_CheckType, MVT::i32,
/*38218*/       OPC_Scope, 106, /*->38326*/ // 2 children in Scope
/*38220*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38222*/         OPC_Scope, 25, /*->38249*/ // 4 children in Scope
/*38224*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*38227*/           OPC_EmitInteger, MVT::i32, 14, 
/*38230*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38233*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38236*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::SUBrsr), 0,
                        MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                    // Src: (sub:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                    // Dst: (SUBrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*38249*/         /*Scope*/ 25, /*->38275*/
/*38250*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*38253*/           OPC_EmitInteger, MVT::i32, 14, 
/*38256*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38259*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38262*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::RSBrsr), 0,
                        MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                    // Src: (sub:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                    // Dst: (RSBrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*38275*/         /*Scope*/ 24, /*->38300*/
/*38276*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*38279*/           OPC_EmitInteger, MVT::i32, 14, 
/*38282*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38285*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38288*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::SUBrsi), 0,
                        MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (sub:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (SUBrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*38300*/         /*Scope*/ 24, /*->38325*/
/*38301*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*38304*/           OPC_EmitInteger, MVT::i32, 14, 
/*38307*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38310*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38313*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::RSBrsi), 0,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (sub:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                    // Dst: (RSBrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*38325*/         0, /*End of Scope*/
/*38326*/       /*Scope*/ 54, /*->38381*/
/*38327*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38329*/         OPC_Scope, 24, /*->38355*/ // 2 children in Scope
/*38331*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*38334*/           OPC_EmitInteger, MVT::i32, 14, 
/*38337*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38340*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38343*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SUBrs), 0,
                        MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (sub:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2SUBrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*38355*/         /*Scope*/ 24, /*->38380*/
/*38356*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*38359*/           OPC_EmitInteger, MVT::i32, 14, 
/*38362*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38365*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38368*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2RSBrs), 0,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (sub:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                    // Dst: (t2RSBrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*38380*/         0, /*End of Scope*/
/*38381*/       0, /*End of Scope*/
/*38382*/     /*Scope*/ 26, /*->38409*/
/*38383*/       OPC_CheckChild0Integer, 0, 
/*38385*/       OPC_RecordChild1, // #0 = $Rn
/*38386*/       OPC_CheckType, MVT::i32,
/*38388*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38390*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*38393*/       OPC_EmitInteger, MVT::i32, 14, 
/*38396*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38399*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tRSB), 0,
                    MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (sub:i32 0:i32, tGPR:i32:$Rn) - Complexity = 8
                // Dst: (tRSB:i32 tGPR:i32:$Rn)
/*38409*/     /*Scope*/ 72|128,2/*328*/, /*->38739*/
/*38411*/       OPC_RecordChild0, // #0 = $Rn
/*38412*/       OPC_Scope, 34, /*->38448*/ // 6 children in Scope
/*38414*/         OPC_RecordChild1, // #1 = $imm
/*38415*/         OPC_MoveChild1,
/*38416*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38419*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*38421*/         OPC_MoveParent,
/*38422*/         OPC_CheckType, MVT::i32,
/*38424*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38426*/         OPC_EmitConvertToTarget, 1,
/*38428*/         OPC_EmitInteger, MVT::i32, 14, 
/*38431*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38434*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38437*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::SUBri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (sub:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                  // Dst: (SUBri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*38448*/       /*Scope*/ 34, /*->38483*/
/*38449*/         OPC_MoveChild0,
/*38450*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38453*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*38455*/         OPC_MoveParent,
/*38456*/         OPC_RecordChild1, // #1 = $Rn
/*38457*/         OPC_CheckType, MVT::i32,
/*38459*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38461*/         OPC_EmitConvertToTarget, 0,
/*38463*/         OPC_EmitInteger, MVT::i32, 14, 
/*38466*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38469*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38472*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::RSBri), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (sub:i32 (imm:i32)<<P:Predicate_mod_imm>>:$imm, GPR:i32:$Rn) - Complexity = 7
                  // Dst: (RSBri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*38483*/       /*Scope*/ 63, /*->38547*/
/*38484*/         OPC_RecordChild1, // #1 = $imm
/*38485*/         OPC_MoveChild1,
/*38486*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38489*/         OPC_Scope, 29, /*->38520*/ // 2 children in Scope
/*38491*/           OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*38493*/           OPC_MoveParent,
/*38494*/           OPC_CheckType, MVT::i32,
/*38496*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38498*/           OPC_EmitConvertToTarget, 1,
/*38500*/           OPC_EmitInteger, MVT::i32, 14, 
/*38503*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38506*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38509*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SUBri), 0,
                        MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (sub:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                    // Dst: (t2SUBri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*38520*/         /*Scope*/ 25, /*->38546*/
/*38521*/           OPC_CheckPredicate, 11, // Predicate_imm0_4095
/*38523*/           OPC_MoveParent,
/*38524*/           OPC_CheckType, MVT::i32,
/*38526*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38528*/           OPC_EmitConvertToTarget, 1,
/*38530*/           OPC_EmitInteger, MVT::i32, 14, 
/*38533*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38536*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SUBri12), 0,
                        MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (sub:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_4095>>:$imm) - Complexity = 7
                    // Dst: (t2SUBri12:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*38546*/         0, /*End of Scope*/
/*38547*/       /*Scope*/ 34, /*->38582*/
/*38548*/         OPC_MoveChild0,
/*38549*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38552*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*38554*/         OPC_MoveParent,
/*38555*/         OPC_RecordChild1, // #1 = $Rn
/*38556*/         OPC_CheckType, MVT::i32,
/*38558*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38560*/         OPC_EmitConvertToTarget, 0,
/*38562*/         OPC_EmitInteger, MVT::i32, 14, 
/*38565*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38568*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38571*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2RSBri), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (sub:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, rGPR:i32:$Rn) - Complexity = 7
                  // Dst: (t2RSBri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*38582*/       /*Scope*/ 80, /*->38663*/
/*38583*/         OPC_MoveChild1,
/*38584*/         OPC_SwitchOpcode /*2 cases */, 47, TARGET_VAL(ISD::MUL),// ->38635
/*38588*/           OPC_RecordChild0, // #1 = $Rn
/*38589*/           OPC_RecordChild1, // #2 = $Rm
/*38590*/           OPC_MoveParent,
/*38591*/           OPC_CheckType, MVT::i32,
/*38593*/           OPC_Scope, 19, /*->38614*/ // 2 children in Scope
/*38595*/             OPC_CheckPatternPredicate, 43, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*38597*/             OPC_EmitInteger, MVT::i32, 14, 
/*38600*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38603*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::MLS), 0,
                          MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (sub:i32 GPR:i32:$Ra, (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                      // Dst: (MLS:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*38614*/           /*Scope*/ 19, /*->38634*/
/*38615*/             OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*38617*/             OPC_EmitInteger, MVT::i32, 14, 
/*38620*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38623*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MLS), 0,
                          MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (sub:i32 rGPR:i32:$Ra, (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                      // Dst: (t2MLS:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*38634*/           0, /*End of Scope*/
/*38635*/         /*SwitchOpcode*/ 24, TARGET_VAL(ISD::MULHS),// ->38662
/*38638*/           OPC_RecordChild0, // #1 = $Rn
/*38639*/           OPC_RecordChild1, // #2 = $Rm
/*38640*/           OPC_MoveParent,
/*38641*/           OPC_CheckType, MVT::i32,
/*38643*/           OPC_CheckPatternPredicate, 3, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*38645*/           OPC_EmitInteger, MVT::i32, 14, 
/*38648*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38651*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMMLS), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (sub:i32 rGPR:i32:$Ra, (mulhs:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                    // Dst: (t2SMMLS:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*38662*/         0, // EndSwitchOpcode
/*38663*/       /*Scope*/ 74, /*->38738*/
/*38664*/         OPC_RecordChild1, // #1 = $Rm
/*38665*/         OPC_CheckType, MVT::i32,
/*38667*/         OPC_Scope, 22, /*->38691*/ // 3 children in Scope
/*38669*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38671*/           OPC_EmitInteger, MVT::i32, 14, 
/*38674*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38677*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38680*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::SUBrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                    // Dst: (SUBrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*38691*/         /*Scope*/ 22, /*->38714*/
/*38692*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38694*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*38697*/           OPC_EmitInteger, MVT::i32, 14, 
/*38700*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38703*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tSUBrr), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (sub:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tSUBrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*38714*/         /*Scope*/ 22, /*->38737*/
/*38715*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38717*/           OPC_EmitInteger, MVT::i32, 14, 
/*38720*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38723*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38726*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SUBrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2SUBrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*38737*/         0, /*End of Scope*/
/*38738*/       0, /*End of Scope*/
/*38739*/     /*Scope*/ 55|128,1/*183*/, /*->38924*/
/*38741*/       OPC_MoveChild0,
/*38742*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*38745*/       OPC_MoveChild0,
/*38746*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*38749*/       OPC_MoveChild0,
/*38750*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*38753*/       OPC_MoveParent,
/*38754*/       OPC_CheckPredicate, 76, // Predicate_NEONimmAllZerosV
/*38756*/       OPC_SwitchType /*2 cases */, 81, MVT::v2i32,// ->38840
/*38759*/         OPC_MoveParent,
/*38760*/         OPC_MoveParent,
/*38761*/         OPC_RecordChild1, // #0 = $Vm
/*38762*/         OPC_SwitchType /*2 cases */, 36, MVT::v8i8,// ->38801
/*38765*/           OPC_Scope, 17, /*->38784*/ // 2 children in Scope
/*38767*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*38769*/             OPC_EmitInteger, MVT::i32, 14, 
/*38772*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38775*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs8d), 0,
                          MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v8i8 (bitconvert:v8i8 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v8i8:$Vm) - Complexity = 13
                      // Dst: (VNEGs8d:v8i8 DPR:v8i8:$Vm)
/*38784*/           /*Scope*/ 15, /*->38800*/
/*38785*/             OPC_EmitInteger, MVT::i32, 14, 
/*38788*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38791*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs8d), 0,
                          MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v8i8 (bitconvert:v8i8 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v8i8:$src) - Complexity = 13
                      // Dst: (VNEGs8d:v8i8 DPR:v8i8:$src)
/*38800*/           0, /*End of Scope*/
/*38801*/         /*SwitchType*/ 36, MVT::v4i16,// ->38839
/*38803*/           OPC_Scope, 17, /*->38822*/ // 2 children in Scope
/*38805*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*38807*/             OPC_EmitInteger, MVT::i32, 14, 
/*38810*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38813*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs16d), 0,
                          MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v4i16 (bitconvert:v4i16 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v4i16:$Vm) - Complexity = 13
                      // Dst: (VNEGs16d:v4i16 DPR:v4i16:$Vm)
/*38822*/           /*Scope*/ 15, /*->38838*/
/*38823*/             OPC_EmitInteger, MVT::i32, 14, 
/*38826*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38829*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs16d), 0,
                          MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v4i16 (bitconvert:v4i16 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v4i16:$src) - Complexity = 13
                      // Dst: (VNEGs16d:v4i16 DPR:v4i16:$src)
/*38838*/           0, /*End of Scope*/
/*38839*/         0, // EndSwitchType
/*38840*/       /*SwitchType*/ 81, MVT::v4i32,// ->38923
/*38842*/         OPC_MoveParent,
/*38843*/         OPC_MoveParent,
/*38844*/         OPC_RecordChild1, // #0 = $Vm
/*38845*/         OPC_SwitchType /*2 cases */, 36, MVT::v16i8,// ->38884
/*38848*/           OPC_Scope, 17, /*->38867*/ // 2 children in Scope
/*38850*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*38852*/             OPC_EmitInteger, MVT::i32, 14, 
/*38855*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38858*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs8q), 0,
                          MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v16i8 (bitconvert:v16i8 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v16i8:$Vm) - Complexity = 13
                      // Dst: (VNEGs8q:v16i8 QPR:v16i8:$Vm)
/*38867*/           /*Scope*/ 15, /*->38883*/
/*38868*/             OPC_EmitInteger, MVT::i32, 14, 
/*38871*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38874*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs8q), 0,
                          MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v16i8 (bitconvert:v16i8 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v16i8:$src) - Complexity = 13
                      // Dst: (VNEGs8q:v16i8 QPR:v16i8:$src)
/*38883*/           0, /*End of Scope*/
/*38884*/         /*SwitchType*/ 36, MVT::v8i16,// ->38922
/*38886*/           OPC_Scope, 17, /*->38905*/ // 2 children in Scope
/*38888*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*38890*/             OPC_EmitInteger, MVT::i32, 14, 
/*38893*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38896*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs16q), 0,
                          MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v8i16 (bitconvert:v8i16 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v8i16:$Vm) - Complexity = 13
                      // Dst: (VNEGs16q:v8i16 QPR:v8i16:$Vm)
/*38905*/           /*Scope*/ 15, /*->38921*/
/*38906*/             OPC_EmitInteger, MVT::i32, 14, 
/*38909*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38912*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs16q), 0,
                          MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v8i16 (bitconvert:v8i16 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v8i16:$src) - Complexity = 13
                      // Dst: (VNEGs16q:v8i16 QPR:v8i16:$src)
/*38921*/           0, /*End of Scope*/
/*38922*/         0, // EndSwitchType
/*38923*/       0, // EndSwitchType
/*38924*/     /*Scope*/ 30|128,5/*670*/, /*->39596*/
/*38926*/       OPC_RecordChild0, // #0 = $src1
/*38927*/       OPC_MoveChild1,
/*38928*/       OPC_SwitchOpcode /*3 cases */, 98|128,3/*482*/, TARGET_VAL(ISD::MUL),// ->39415
/*38933*/         OPC_Scope, 2|128,1/*130*/, /*->39066*/ // 4 children in Scope
/*38936*/           OPC_RecordChild0, // #1 = $Vn
/*38937*/           OPC_MoveChild1,
/*38938*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*38941*/           OPC_RecordChild0, // #2 = $Vm
/*38942*/           OPC_Scope, 60, /*->39004*/ // 2 children in Scope
/*38944*/             OPC_CheckChild0Type, MVT::v4i16,
/*38946*/             OPC_RecordChild1, // #3 = $lane
/*38947*/             OPC_MoveChild1,
/*38948*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38951*/             OPC_MoveParent,
/*38952*/             OPC_MoveParent,
/*38953*/             OPC_MoveParent,
/*38954*/             OPC_SwitchType /*2 cases */, 22, MVT::v4i16,// ->38979
/*38957*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*38959*/               OPC_EmitConvertToTarget, 3,
/*38961*/               OPC_EmitInteger, MVT::i32, 14, 
/*38964*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38967*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv4i16), 0,
                            MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLSslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*38979*/             /*SwitchType*/ 22, MVT::v8i16,// ->39003
/*38981*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*38983*/               OPC_EmitConvertToTarget, 3,
/*38985*/               OPC_EmitInteger, MVT::i32, 14, 
/*38988*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38991*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv8i16), 0,
                            MVT::v8i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*39003*/             0, // EndSwitchType
/*39004*/           /*Scope*/ 60, /*->39065*/
/*39005*/             OPC_CheckChild0Type, MVT::v2i32,
/*39007*/             OPC_RecordChild1, // #3 = $lane
/*39008*/             OPC_MoveChild1,
/*39009*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39012*/             OPC_MoveParent,
/*39013*/             OPC_MoveParent,
/*39014*/             OPC_MoveParent,
/*39015*/             OPC_SwitchType /*2 cases */, 22, MVT::v2i32,// ->39040
/*39018*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39020*/               OPC_EmitConvertToTarget, 3,
/*39022*/               OPC_EmitInteger, MVT::i32, 14, 
/*39025*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39028*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv2i32), 0,
                            MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLSslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*39040*/             /*SwitchType*/ 22, MVT::v4i32,// ->39064
/*39042*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39044*/               OPC_EmitConvertToTarget, 3,
/*39046*/               OPC_EmitInteger, MVT::i32, 14, 
/*39049*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39052*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv4i32), 0,
                            MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*39064*/             0, // EndSwitchType
/*39065*/           0, /*End of Scope*/
/*39066*/         /*Scope*/ 3|128,1/*131*/, /*->39199*/
/*39068*/           OPC_MoveChild0,
/*39069*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39072*/           OPC_RecordChild0, // #1 = $Vm
/*39073*/           OPC_Scope, 61, /*->39136*/ // 2 children in Scope
/*39075*/             OPC_CheckChild0Type, MVT::v4i16,
/*39077*/             OPC_RecordChild1, // #2 = $lane
/*39078*/             OPC_MoveChild1,
/*39079*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39082*/             OPC_MoveParent,
/*39083*/             OPC_MoveParent,
/*39084*/             OPC_RecordChild1, // #3 = $Vn
/*39085*/             OPC_MoveParent,
/*39086*/             OPC_SwitchType /*2 cases */, 22, MVT::v4i16,// ->39111
/*39089*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39091*/               OPC_EmitConvertToTarget, 2,
/*39093*/               OPC_EmitInteger, MVT::i32, 14, 
/*39096*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39099*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv4i16), 0,
                            MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                        // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 12
                        // Dst: (VMLSslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*39111*/             /*SwitchType*/ 22, MVT::v8i16,// ->39135
/*39113*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39115*/               OPC_EmitConvertToTarget, 2,
/*39117*/               OPC_EmitInteger, MVT::i32, 14, 
/*39120*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39123*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv8i16), 0,
                            MVT::v8i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                        // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn)) - Complexity = 12
                        // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*39135*/             0, // EndSwitchType
/*39136*/           /*Scope*/ 61, /*->39198*/
/*39137*/             OPC_CheckChild0Type, MVT::v2i32,
/*39139*/             OPC_RecordChild1, // #2 = $lane
/*39140*/             OPC_MoveChild1,
/*39141*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39144*/             OPC_MoveParent,
/*39145*/             OPC_MoveParent,
/*39146*/             OPC_RecordChild1, // #3 = $Vn
/*39147*/             OPC_MoveParent,
/*39148*/             OPC_SwitchType /*2 cases */, 22, MVT::v2i32,// ->39173
/*39151*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39153*/               OPC_EmitConvertToTarget, 2,
/*39155*/               OPC_EmitInteger, MVT::i32, 14, 
/*39158*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39161*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv2i32), 0,
                            MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                        // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 12
                        // Dst: (VMLSslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*39173*/             /*SwitchType*/ 22, MVT::v4i32,// ->39197
/*39175*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39177*/               OPC_EmitConvertToTarget, 2,
/*39179*/               OPC_EmitInteger, MVT::i32, 14, 
/*39182*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39185*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv4i32), 0,
                            MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                        // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn)) - Complexity = 12
                        // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*39197*/             0, // EndSwitchType
/*39198*/           0, /*End of Scope*/
/*39199*/         /*Scope*/ 106, /*->39306*/
/*39200*/           OPC_RecordChild0, // #1 = $src2
/*39201*/           OPC_MoveChild1,
/*39202*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39205*/           OPC_RecordChild0, // #2 = $src3
/*39206*/           OPC_Scope, 48, /*->39256*/ // 2 children in Scope
/*39208*/             OPC_CheckChild0Type, MVT::v8i16,
/*39210*/             OPC_RecordChild1, // #3 = $lane
/*39211*/             OPC_MoveChild1,
/*39212*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39215*/             OPC_MoveParent,
/*39216*/             OPC_MoveParent,
/*39217*/             OPC_MoveParent,
/*39218*/             OPC_CheckType, MVT::v8i16,
/*39220*/             OPC_EmitConvertToTarget, 3,
/*39222*/             OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*39225*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6
/*39233*/             OPC_EmitConvertToTarget, 3,
/*39235*/             OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*39238*/             OPC_EmitInteger, MVT::i32, 14, 
/*39241*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39244*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv8i16), 0,
                          MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*39256*/           /*Scope*/ 48, /*->39305*/
/*39257*/             OPC_CheckChild0Type, MVT::v4i32,
/*39259*/             OPC_RecordChild1, // #3 = $lane
/*39260*/             OPC_MoveChild1,
/*39261*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39264*/             OPC_MoveParent,
/*39265*/             OPC_MoveParent,
/*39266*/             OPC_MoveParent,
/*39267*/             OPC_CheckType, MVT::v4i32,
/*39269*/             OPC_EmitConvertToTarget, 3,
/*39271*/             OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*39274*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6
/*39282*/             OPC_EmitConvertToTarget, 3,
/*39284*/             OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*39287*/             OPC_EmitInteger, MVT::i32, 14, 
/*39290*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39293*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv4i32), 0,
                          MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*39305*/           0, /*End of Scope*/
/*39306*/         /*Scope*/ 107, /*->39414*/
/*39307*/           OPC_MoveChild0,
/*39308*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39311*/           OPC_RecordChild0, // #1 = $src3
/*39312*/           OPC_Scope, 49, /*->39363*/ // 2 children in Scope
/*39314*/             OPC_CheckChild0Type, MVT::v8i16,
/*39316*/             OPC_RecordChild1, // #2 = $lane
/*39317*/             OPC_MoveChild1,
/*39318*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39321*/             OPC_MoveParent,
/*39322*/             OPC_MoveParent,
/*39323*/             OPC_RecordChild1, // #3 = $src2
/*39324*/             OPC_MoveParent,
/*39325*/             OPC_CheckType, MVT::v8i16,
/*39327*/             OPC_EmitConvertToTarget, 2,
/*39329*/             OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*39332*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*39340*/             OPC_EmitConvertToTarget, 2,
/*39342*/             OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*39345*/             OPC_EmitInteger, MVT::i32, 14, 
/*39348*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39351*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv8i16), 0,
                          MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 12
                      // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*39363*/           /*Scope*/ 49, /*->39413*/
/*39364*/             OPC_CheckChild0Type, MVT::v4i32,
/*39366*/             OPC_RecordChild1, // #2 = $lane
/*39367*/             OPC_MoveChild1,
/*39368*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39371*/             OPC_MoveParent,
/*39372*/             OPC_MoveParent,
/*39373*/             OPC_RecordChild1, // #3 = $src2
/*39374*/             OPC_MoveParent,
/*39375*/             OPC_CheckType, MVT::v4i32,
/*39377*/             OPC_EmitConvertToTarget, 2,
/*39379*/             OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*39382*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*39390*/             OPC_EmitConvertToTarget, 2,
/*39392*/             OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*39395*/             OPC_EmitInteger, MVT::i32, 14, 
/*39398*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39401*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv4i32), 0,
                          MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 12
                      // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*39413*/           0, /*End of Scope*/
/*39414*/         0, /*End of Scope*/
/*39415*/       /*SwitchOpcode*/ 87, TARGET_VAL(ARMISD::VMULLs),// ->39505
/*39418*/         OPC_RecordChild0, // #1 = $Vn
/*39419*/         OPC_Scope, 41, /*->39462*/ // 2 children in Scope
/*39421*/           OPC_CheckChild0Type, MVT::v4i16,
/*39423*/           OPC_MoveChild1,
/*39424*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39427*/           OPC_RecordChild0, // #2 = $Vm
/*39428*/           OPC_CheckChild0Type, MVT::v4i16,
/*39430*/           OPC_RecordChild1, // #3 = $lane
/*39431*/           OPC_MoveChild1,
/*39432*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39435*/           OPC_MoveParent,
/*39436*/           OPC_MoveParent,
/*39437*/           OPC_MoveParent,
/*39438*/           OPC_CheckType, MVT::v4i32,
/*39440*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39442*/           OPC_EmitConvertToTarget, 3,
/*39444*/           OPC_EmitInteger, MVT::i32, 14, 
/*39447*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39450*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSLslsv4i16), 0,
                        MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSLslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*39462*/         /*Scope*/ 41, /*->39504*/
/*39463*/           OPC_CheckChild0Type, MVT::v2i32,
/*39465*/           OPC_MoveChild1,
/*39466*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39469*/           OPC_RecordChild0, // #2 = $Vm
/*39470*/           OPC_CheckChild0Type, MVT::v2i32,
/*39472*/           OPC_RecordChild1, // #3 = $lane
/*39473*/           OPC_MoveChild1,
/*39474*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39477*/           OPC_MoveParent,
/*39478*/           OPC_MoveParent,
/*39479*/           OPC_MoveParent,
/*39480*/           OPC_CheckType, MVT::v2i64,
/*39482*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39484*/           OPC_EmitConvertToTarget, 3,
/*39486*/           OPC_EmitInteger, MVT::i32, 14, 
/*39489*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39492*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSLslsv2i32), 0,
                        MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSLslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*39504*/         0, /*End of Scope*/
/*39505*/       /*SwitchOpcode*/ 87, TARGET_VAL(ARMISD::VMULLu),// ->39595
/*39508*/         OPC_RecordChild0, // #1 = $Vn
/*39509*/         OPC_Scope, 41, /*->39552*/ // 2 children in Scope
/*39511*/           OPC_CheckChild0Type, MVT::v4i16,
/*39513*/           OPC_MoveChild1,
/*39514*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39517*/           OPC_RecordChild0, // #2 = $Vm
/*39518*/           OPC_CheckChild0Type, MVT::v4i16,
/*39520*/           OPC_RecordChild1, // #3 = $lane
/*39521*/           OPC_MoveChild1,
/*39522*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39525*/           OPC_MoveParent,
/*39526*/           OPC_MoveParent,
/*39527*/           OPC_MoveParent,
/*39528*/           OPC_CheckType, MVT::v4i32,
/*39530*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39532*/           OPC_EmitConvertToTarget, 3,
/*39534*/           OPC_EmitInteger, MVT::i32, 14, 
/*39537*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39540*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSLsluv4i16), 0,
                        MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSLsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*39552*/         /*Scope*/ 41, /*->39594*/
/*39553*/           OPC_CheckChild0Type, MVT::v2i32,
/*39555*/           OPC_MoveChild1,
/*39556*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39559*/           OPC_RecordChild0, // #2 = $Vm
/*39560*/           OPC_CheckChild0Type, MVT::v2i32,
/*39562*/           OPC_RecordChild1, // #3 = $lane
/*39563*/           OPC_MoveChild1,
/*39564*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39567*/           OPC_MoveParent,
/*39568*/           OPC_MoveParent,
/*39569*/           OPC_MoveParent,
/*39570*/           OPC_CheckType, MVT::v2i64,
/*39572*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39574*/           OPC_EmitConvertToTarget, 3,
/*39576*/           OPC_EmitInteger, MVT::i32, 14, 
/*39579*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39582*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSLsluv2i32), 0,
                        MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSLsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*39594*/         0, /*End of Scope*/
/*39595*/       0, // EndSwitchOpcode
/*39596*/     /*Scope*/ 41|128,2/*297*/, /*->39895*/
/*39598*/       OPC_MoveChild0,
/*39599*/       OPC_SwitchOpcode /*3 cases */, 87, TARGET_VAL(ARMISD::VMOVIMM),// ->39690
/*39603*/         OPC_MoveChild0,
/*39604*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*39607*/         OPC_MoveParent,
/*39608*/         OPC_CheckPredicate, 76, // Predicate_NEONimmAllZerosV
/*39610*/         OPC_MoveParent,
/*39611*/         OPC_RecordChild1, // #0 = $Vm
/*39612*/         OPC_SwitchType /*2 cases */, 36, MVT::v2i32,// ->39651
/*39615*/           OPC_Scope, 17, /*->39634*/ // 2 children in Scope
/*39617*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39619*/             OPC_EmitInteger, MVT::i32, 14, 
/*39622*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39625*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs32d), 0,
                          MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v2i32 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, DPR:v2i32:$Vm) - Complexity = 10
                      // Dst: (VNEGs32d:v2i32 DPR:v2i32:$Vm)
/*39634*/           /*Scope*/ 15, /*->39650*/
/*39635*/             OPC_EmitInteger, MVT::i32, 14, 
/*39638*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39641*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs32d), 0,
                          MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v2i32 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, DPR:v2i32:$src) - Complexity = 10
                      // Dst: (VNEGs32d:v2i32 DPR:v2i32:$src)
/*39650*/           0, /*End of Scope*/
/*39651*/         /*SwitchType*/ 36, MVT::v4i32,// ->39689
/*39653*/           OPC_Scope, 17, /*->39672*/ // 2 children in Scope
/*39655*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39657*/             OPC_EmitInteger, MVT::i32, 14, 
/*39660*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39663*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs32q), 0,
                          MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v4i32 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, QPR:v4i32:$Vm) - Complexity = 10
                      // Dst: (VNEGs32q:v4i32 QPR:v4i32:$Vm)
/*39672*/           /*Scope*/ 15, /*->39688*/
/*39673*/             OPC_EmitInteger, MVT::i32, 14, 
/*39676*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39679*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs32q), 0,
                          MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v4i32 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, QPR:v4i32:$src) - Complexity = 10
                      // Dst: (VNEGs32q:v4i32 QPR:v4i32:$src)
/*39688*/           0, /*End of Scope*/
/*39689*/         0, // EndSwitchType
/*39690*/       /*SwitchOpcode*/ 99, TARGET_VAL(ISD::SIGN_EXTEND),// ->39792
/*39693*/         OPC_RecordChild0, // #0 = $Vn
/*39694*/         OPC_Scope, 31, /*->39727*/ // 3 children in Scope
/*39696*/           OPC_CheckChild0Type, MVT::v8i8,
/*39698*/           OPC_MoveParent,
/*39699*/           OPC_MoveChild1,
/*39700*/           OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*39703*/           OPC_RecordChild0, // #1 = $Vm
/*39704*/           OPC_CheckChild0Type, MVT::v8i8,
/*39706*/           OPC_MoveParent,
/*39707*/           OPC_CheckType, MVT::v8i16,
/*39709*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39711*/           OPC_EmitInteger, MVT::i32, 14, 
/*39714*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39717*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBLsv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 (sext:v8i16 DPR:v8i8:$Vn), (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                    // Dst: (VSUBLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*39727*/         /*Scope*/ 31, /*->39759*/
/*39728*/           OPC_CheckChild0Type, MVT::v4i16,
/*39730*/           OPC_MoveParent,
/*39731*/           OPC_MoveChild1,
/*39732*/           OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*39735*/           OPC_RecordChild0, // #1 = $Vm
/*39736*/           OPC_CheckChild0Type, MVT::v4i16,
/*39738*/           OPC_MoveParent,
/*39739*/           OPC_CheckType, MVT::v4i32,
/*39741*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39743*/           OPC_EmitInteger, MVT::i32, 14, 
/*39746*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39749*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBLsv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 (sext:v4i32 DPR:v4i16:$Vn), (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                    // Dst: (VSUBLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*39759*/         /*Scope*/ 31, /*->39791*/
/*39760*/           OPC_CheckChild0Type, MVT::v2i32,
/*39762*/           OPC_MoveParent,
/*39763*/           OPC_MoveChild1,
/*39764*/           OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*39767*/           OPC_RecordChild0, // #1 = $Vm
/*39768*/           OPC_CheckChild0Type, MVT::v2i32,
/*39770*/           OPC_MoveParent,
/*39771*/           OPC_CheckType, MVT::v2i64,
/*39773*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39775*/           OPC_EmitInteger, MVT::i32, 14, 
/*39778*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39781*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBLsv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 (sext:v2i64 DPR:v2i32:$Vn), (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                    // Dst: (VSUBLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*39791*/         0, /*End of Scope*/
/*39792*/       /*SwitchOpcode*/ 99, TARGET_VAL(ISD::ZERO_EXTEND),// ->39894
/*39795*/         OPC_RecordChild0, // #0 = $Vn
/*39796*/         OPC_Scope, 31, /*->39829*/ // 3 children in Scope
/*39798*/           OPC_CheckChild0Type, MVT::v8i8,
/*39800*/           OPC_MoveParent,
/*39801*/           OPC_MoveChild1,
/*39802*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*39805*/           OPC_RecordChild0, // #1 = $Vm
/*39806*/           OPC_CheckChild0Type, MVT::v8i8,
/*39808*/           OPC_MoveParent,
/*39809*/           OPC_CheckType, MVT::v8i16,
/*39811*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39813*/           OPC_EmitInteger, MVT::i32, 14, 
/*39816*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39819*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBLuv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 (zext:v8i16 DPR:v8i8:$Vn), (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                    // Dst: (VSUBLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*39829*/         /*Scope*/ 31, /*->39861*/
/*39830*/           OPC_CheckChild0Type, MVT::v4i16,
/*39832*/           OPC_MoveParent,
/*39833*/           OPC_MoveChild1,
/*39834*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*39837*/           OPC_RecordChild0, // #1 = $Vm
/*39838*/           OPC_CheckChild0Type, MVT::v4i16,
/*39840*/           OPC_MoveParent,
/*39841*/           OPC_CheckType, MVT::v4i32,
/*39843*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39845*/           OPC_EmitInteger, MVT::i32, 14, 
/*39848*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39851*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBLuv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 (zext:v4i32 DPR:v4i16:$Vn), (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                    // Dst: (VSUBLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*39861*/         /*Scope*/ 31, /*->39893*/
/*39862*/           OPC_CheckChild0Type, MVT::v2i32,
/*39864*/           OPC_MoveParent,
/*39865*/           OPC_MoveChild1,
/*39866*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*39869*/           OPC_RecordChild0, // #1 = $Vm
/*39870*/           OPC_CheckChild0Type, MVT::v2i32,
/*39872*/           OPC_MoveParent,
/*39873*/           OPC_CheckType, MVT::v2i64,
/*39875*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39877*/           OPC_EmitInteger, MVT::i32, 14, 
/*39880*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39883*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBLuv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 (zext:v2i64 DPR:v2i32:$Vn), (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                    // Dst: (VSUBLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*39893*/         0, /*End of Scope*/
/*39894*/       0, // EndSwitchOpcode
/*39895*/     /*Scope*/ 120|128,4/*632*/, /*->40529*/
/*39897*/       OPC_RecordChild0, // #0 = $src1
/*39898*/       OPC_Scope, 78|128,3/*462*/, /*->40363*/ // 2 children in Scope
/*39901*/         OPC_MoveChild1,
/*39902*/         OPC_SwitchOpcode /*5 cases */, 3|128,1/*131*/, TARGET_VAL(ISD::MUL),// ->40038
/*39907*/           OPC_RecordChild0, // #1 = $Vn
/*39908*/           OPC_RecordChild1, // #2 = $Vm
/*39909*/           OPC_MoveParent,
/*39910*/           OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->39932
/*39913*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39915*/             OPC_EmitInteger, MVT::i32, 14, 
/*39918*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39921*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSv8i8), 0,
                          MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v8i8 DPR:v8i8:$src1, (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VMLSv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*39932*/           /*SwitchType*/ 19, MVT::v4i16,// ->39953
/*39934*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39936*/             OPC_EmitInteger, MVT::i32, 14, 
/*39939*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39942*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSv4i16), 0,
                          MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VMLSv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*39953*/           /*SwitchType*/ 19, MVT::v2i32,// ->39974
/*39955*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39957*/             OPC_EmitInteger, MVT::i32, 14, 
/*39960*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39963*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSv2i32), 0,
                          MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VMLSv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*39974*/           /*SwitchType*/ 19, MVT::v16i8,// ->39995
/*39976*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39978*/             OPC_EmitInteger, MVT::i32, 14, 
/*39981*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39984*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSv16i8), 0,
                          MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v16i8 QPR:v16i8:$src1, (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 6
                      // Dst: (VMLSv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*39995*/           /*SwitchType*/ 19, MVT::v8i16,// ->40016
/*39997*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39999*/             OPC_EmitInteger, MVT::i32, 14, 
/*40002*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40005*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 6
                      // Dst: (VMLSv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*40016*/           /*SwitchType*/ 19, MVT::v4i32,// ->40037
/*40018*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40020*/             OPC_EmitInteger, MVT::i32, 14, 
/*40023*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40026*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 6
                      // Dst: (VMLSv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*40037*/           0, // EndSwitchType
/*40038*/         /*SwitchOpcode*/ 81, TARGET_VAL(ARMISD::VMULLs),// ->40122
/*40041*/           OPC_RecordChild0, // #1 = $Vn
/*40042*/           OPC_Scope, 25, /*->40069*/ // 3 children in Scope
/*40044*/             OPC_CheckChild0Type, MVT::v8i8,
/*40046*/             OPC_RecordChild1, // #2 = $Vm
/*40047*/             OPC_MoveParent,
/*40048*/             OPC_CheckType, MVT::v8i16,
/*40050*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40052*/             OPC_EmitInteger, MVT::i32, 14, 
/*40055*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40058*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSLsv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VMLSLsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*40069*/           /*Scope*/ 25, /*->40095*/
/*40070*/             OPC_CheckChild0Type, MVT::v4i16,
/*40072*/             OPC_RecordChild1, // #2 = $Vm
/*40073*/             OPC_MoveParent,
/*40074*/             OPC_CheckType, MVT::v4i32,
/*40076*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40078*/             OPC_EmitInteger, MVT::i32, 14, 
/*40081*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40084*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSLsv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VMLSLsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*40095*/           /*Scope*/ 25, /*->40121*/
/*40096*/             OPC_CheckChild0Type, MVT::v2i32,
/*40098*/             OPC_RecordChild1, // #2 = $Vm
/*40099*/             OPC_MoveParent,
/*40100*/             OPC_CheckType, MVT::v2i64,
/*40102*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40104*/             OPC_EmitInteger, MVT::i32, 14, 
/*40107*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40110*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSLsv2i64), 0,
                          MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VMLSLsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*40121*/           0, /*End of Scope*/
/*40122*/         /*SwitchOpcode*/ 81, TARGET_VAL(ARMISD::VMULLu),// ->40206
/*40125*/           OPC_RecordChild0, // #1 = $Vn
/*40126*/           OPC_Scope, 25, /*->40153*/ // 3 children in Scope
/*40128*/             OPC_CheckChild0Type, MVT::v8i8,
/*40130*/             OPC_RecordChild1, // #2 = $Vm
/*40131*/             OPC_MoveParent,
/*40132*/             OPC_CheckType, MVT::v8i16,
/*40134*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40136*/             OPC_EmitInteger, MVT::i32, 14, 
/*40139*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40142*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSLuv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VMLSLuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*40153*/           /*Scope*/ 25, /*->40179*/
/*40154*/             OPC_CheckChild0Type, MVT::v4i16,
/*40156*/             OPC_RecordChild1, // #2 = $Vm
/*40157*/             OPC_MoveParent,
/*40158*/             OPC_CheckType, MVT::v4i32,
/*40160*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40162*/             OPC_EmitInteger, MVT::i32, 14, 
/*40165*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40168*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSLuv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VMLSLuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*40179*/           /*Scope*/ 25, /*->40205*/
/*40180*/             OPC_CheckChild0Type, MVT::v2i32,
/*40182*/             OPC_RecordChild1, // #2 = $Vm
/*40183*/             OPC_MoveParent,
/*40184*/             OPC_CheckType, MVT::v2i64,
/*40186*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40188*/             OPC_EmitInteger, MVT::i32, 14, 
/*40191*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40194*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSLuv2i64), 0,
                          MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VMLSLuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*40205*/           0, /*End of Scope*/
/*40206*/         /*SwitchOpcode*/ 75, TARGET_VAL(ISD::SIGN_EXTEND),// ->40284
/*40209*/           OPC_RecordChild0, // #1 = $Vm
/*40210*/           OPC_Scope, 23, /*->40235*/ // 3 children in Scope
/*40212*/             OPC_CheckChild0Type, MVT::v8i8,
/*40214*/             OPC_MoveParent,
/*40215*/             OPC_CheckType, MVT::v8i16,
/*40217*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40219*/             OPC_EmitInteger, MVT::i32, 14, 
/*40222*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40225*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBWsv8i16), 0,
                          MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v8i16 QPR:v8i16:$Vn, (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VSUBWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*40235*/           /*Scope*/ 23, /*->40259*/
/*40236*/             OPC_CheckChild0Type, MVT::v4i16,
/*40238*/             OPC_MoveParent,
/*40239*/             OPC_CheckType, MVT::v4i32,
/*40241*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40243*/             OPC_EmitInteger, MVT::i32, 14, 
/*40246*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40249*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBWsv4i32), 0,
                          MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v4i32 QPR:v4i32:$Vn, (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VSUBWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*40259*/           /*Scope*/ 23, /*->40283*/
/*40260*/             OPC_CheckChild0Type, MVT::v2i32,
/*40262*/             OPC_MoveParent,
/*40263*/             OPC_CheckType, MVT::v2i64,
/*40265*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40267*/             OPC_EmitInteger, MVT::i32, 14, 
/*40270*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40273*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBWsv2i64), 0,
                          MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v2i64 QPR:v2i64:$Vn, (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VSUBWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*40283*/           0, /*End of Scope*/
/*40284*/         /*SwitchOpcode*/ 75, TARGET_VAL(ISD::ZERO_EXTEND),// ->40362
/*40287*/           OPC_RecordChild0, // #1 = $Vm
/*40288*/           OPC_Scope, 23, /*->40313*/ // 3 children in Scope
/*40290*/             OPC_CheckChild0Type, MVT::v8i8,
/*40292*/             OPC_MoveParent,
/*40293*/             OPC_CheckType, MVT::v8i16,
/*40295*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40297*/             OPC_EmitInteger, MVT::i32, 14, 
/*40300*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40303*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBWuv8i16), 0,
                          MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v8i16 QPR:v8i16:$Vn, (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VSUBWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*40313*/           /*Scope*/ 23, /*->40337*/
/*40314*/             OPC_CheckChild0Type, MVT::v4i16,
/*40316*/             OPC_MoveParent,
/*40317*/             OPC_CheckType, MVT::v4i32,
/*40319*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40321*/             OPC_EmitInteger, MVT::i32, 14, 
/*40324*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40327*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBWuv4i32), 0,
                          MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v4i32 QPR:v4i32:$Vn, (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VSUBWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*40337*/           /*Scope*/ 23, /*->40361*/
/*40338*/             OPC_CheckChild0Type, MVT::v2i32,
/*40340*/             OPC_MoveParent,
/*40341*/             OPC_CheckType, MVT::v2i64,
/*40343*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40345*/             OPC_EmitInteger, MVT::i32, 14, 
/*40348*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40351*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBWuv2i64), 0,
                          MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v2i64 QPR:v2i64:$Vn, (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VSUBWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*40361*/           0, /*End of Scope*/
/*40362*/         0, // EndSwitchOpcode
/*40363*/       /*Scope*/ 35|128,1/*163*/, /*->40528*/
/*40365*/         OPC_RecordChild1, // #1 = $Vm
/*40366*/         OPC_SwitchType /*8 cases */, 18, MVT::v8i8,// ->40387
/*40369*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40371*/           OPC_EmitInteger, MVT::i32, 14, 
/*40374*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40377*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBv8i8), 0,
                        MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                    // Dst: (VSUBv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*40387*/         /*SwitchType*/ 18, MVT::v4i16,// ->40407
/*40389*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40391*/           OPC_EmitInteger, MVT::i32, 14, 
/*40394*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40397*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBv4i16), 0,
                        MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                    // Dst: (VSUBv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*40407*/         /*SwitchType*/ 18, MVT::v2i32,// ->40427
/*40409*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40411*/           OPC_EmitInteger, MVT::i32, 14, 
/*40414*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40417*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBv2i32), 0,
                        MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                    // Dst: (VSUBv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*40427*/         /*SwitchType*/ 18, MVT::v16i8,// ->40447
/*40429*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40431*/           OPC_EmitInteger, MVT::i32, 14, 
/*40434*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40437*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBv16i8), 0,
                        MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                    // Dst: (VSUBv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*40447*/         /*SwitchType*/ 18, MVT::v8i16,// ->40467
/*40449*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40451*/           OPC_EmitInteger, MVT::i32, 14, 
/*40454*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40457*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                    // Dst: (VSUBv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*40467*/         /*SwitchType*/ 18, MVT::v4i32,// ->40487
/*40469*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40471*/           OPC_EmitInteger, MVT::i32, 14, 
/*40474*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40477*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                    // Dst: (VSUBv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*40487*/         /*SwitchType*/ 18, MVT::v1i64,// ->40507
/*40489*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40491*/           OPC_EmitInteger, MVT::i32, 14, 
/*40494*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40497*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBv1i64), 0,
                        MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 3
                    // Dst: (VSUBv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*40507*/         /*SwitchType*/ 18, MVT::v2i64,// ->40527
/*40509*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40511*/           OPC_EmitInteger, MVT::i32, 14, 
/*40514*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40517*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 3
                    // Dst: (VSUBv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*40527*/         0, // EndSwitchType
/*40528*/       0, /*End of Scope*/
/*40529*/     0, /*End of Scope*/
/*40530*/   /*SwitchOpcode*/ 71|128,3/*455*/, TARGET_VAL(ARMISD::ADDC),// ->40989
/*40534*/     OPC_RecordChild0, // #0 = $Rn
/*40535*/     OPC_RecordChild1, // #1 = $shift
/*40536*/     OPC_Scope, 21|128,1/*149*/, /*->40688*/ // 3 children in Scope
/*40539*/       OPC_CheckType, MVT::i32,
/*40541*/       OPC_Scope, 72, /*->40615*/ // 4 children in Scope
/*40543*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*40545*/         OPC_Scope, 22, /*->40569*/ // 3 children in Scope
/*40547*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*40550*/           OPC_EmitInteger, MVT::i32, 14, 
/*40553*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40556*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::ADDSrsr), 0,
                        MVT::i32, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                    // Dst: (ADDSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*40569*/         /*Scope*/ 22, /*->40592*/
/*40570*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*40573*/           OPC_EmitInteger, MVT::i32, 14, 
/*40576*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40579*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::ADDSrsr), 0,
                        MVT::i32, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ARMaddc:i32:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                    // Dst: (ADDSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*40592*/         /*Scope*/ 21, /*->40614*/
/*40593*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*40596*/           OPC_EmitInteger, MVT::i32, 14, 
/*40599*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40602*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::ADDSrsi), 0,
                        MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (ADDSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*40614*/         0, /*End of Scope*/
/*40615*/       /*Scope*/ 23, /*->40639*/
/*40616*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*40618*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*40621*/         OPC_EmitInteger, MVT::i32, 14, 
/*40624*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40627*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2ADDSrs), 0,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2ADDSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*40639*/       /*Scope*/ 23, /*->40663*/
/*40640*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*40642*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*40645*/         OPC_EmitInteger, MVT::i32, 14, 
/*40648*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40651*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::ADDSrsi), 0,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (ADDSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*40663*/       /*Scope*/ 23, /*->40687*/
/*40664*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*40666*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*40669*/         OPC_EmitInteger, MVT::i32, 14, 
/*40672*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40675*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2ADDSrs), 0,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn) - Complexity = 12
                  // Dst: (t2ADDSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*40687*/       0, /*End of Scope*/
/*40688*/     /*Scope*/ 110|128,1/*238*/, /*->40928*/
/*40690*/       OPC_MoveChild1,
/*40691*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40694*/       OPC_Scope, 29, /*->40725*/ // 6 children in Scope
/*40696*/         OPC_CheckPredicate, 3, // Predicate_imm1_255_neg
/*40698*/         OPC_MoveParent,
/*40699*/         OPC_CheckType, MVT::i32,
/*40701*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*40703*/         OPC_EmitConvertToTarget, 1,
/*40705*/         OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*40708*/         OPC_EmitInteger, MVT::i32, 14, 
/*40711*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40714*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SUBSri), 0,
                      MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm1_255_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 8
                  // Dst: (t2SUBSri:i32:i32 rGPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm1_255_neg>>:$imm))
/*40725*/       /*Scope*/ 26, /*->40752*/
/*40726*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*40728*/         OPC_MoveParent,
/*40729*/         OPC_CheckType, MVT::i32,
/*40731*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*40733*/         OPC_EmitConvertToTarget, 1,
/*40735*/         OPC_EmitInteger, MVT::i32, 14, 
/*40738*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40741*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::ADDSri), 0,
                      MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                  // Dst: (ADDSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*40752*/       /*Scope*/ 29, /*->40782*/
/*40753*/         OPC_CheckPredicate, 5, // Predicate_mod_imm_neg
/*40755*/         OPC_MoveParent,
/*40756*/         OPC_CheckType, MVT::i32,
/*40758*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*40760*/         OPC_EmitConvertToTarget, 1,
/*40762*/         OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*40765*/         OPC_EmitInteger, MVT::i32, 14, 
/*40768*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40771*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::SUBSri), 0,
                      MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (SUBSri:i32:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_mod_imm_neg>>:$imm))
/*40782*/       /*Scope*/ 26, /*->40809*/
/*40783*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*40785*/         OPC_MoveParent,
/*40786*/         OPC_CheckType, MVT::i32,
/*40788*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*40790*/         OPC_EmitConvertToTarget, 1,
/*40792*/         OPC_EmitInteger, MVT::i32, 14, 
/*40795*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40798*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2ADDSri), 0,
                      MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMaddc:i32:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2ADDSri:i32:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*40809*/       /*Scope*/ 29, /*->40839*/
/*40810*/         OPC_CheckPredicate, 12, // Predicate_t2_so_imm_neg
/*40812*/         OPC_MoveParent,
/*40813*/         OPC_CheckType, MVT::i32,
/*40815*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*40817*/         OPC_EmitConvertToTarget, 1,
/*40819*/         OPC_EmitNodeXForm, 2, 2, // t2_so_imm_neg_XFORM
/*40822*/         OPC_EmitInteger, MVT::i32, 14, 
/*40825*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40828*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SUBSri), 0,
                      MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2SUBSri:i32:i32 rGPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*40839*/       /*Scope*/ 87, /*->40927*/
/*40840*/         OPC_CheckPredicate, 14, // Predicate_imm0_65535_neg
/*40842*/         OPC_MoveParent,
/*40843*/         OPC_CheckType, MVT::i32,
/*40845*/         OPC_Scope, 39, /*->40886*/ // 2 children in Scope
/*40847*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*40849*/           OPC_EmitConvertToTarget, 1,
/*40851*/           OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*40854*/           OPC_EmitInteger, MVT::i32, 14, 
/*40857*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40860*/           OPC_EmitNode1, TARGET_VAL(ARM::MOVi16), 0,
                        MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*40869*/           OPC_EmitInteger, MVT::i32, 14, 
/*40872*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40875*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::SUBSrr), 0,
                        MVT::i32, MVT::i32, 4/*#Ops*/, 0, 6, 7, 8, 
                    // Src: (ARMaddc:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                    // Dst: (SUBSrr:i32:i32 GPR:i32:$src, (MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*40886*/         /*Scope*/ 39, /*->40926*/
/*40887*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*40889*/           OPC_EmitConvertToTarget, 1,
/*40891*/           OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*40894*/           OPC_EmitInteger, MVT::i32, 14, 
/*40897*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40900*/           OPC_EmitNode1, TARGET_VAL(ARM::t2MOVi16), 0,
                        MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*40909*/           OPC_EmitInteger, MVT::i32, 14, 
/*40912*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40915*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SUBSrr), 0,
                        MVT::i32, MVT::i32, 4/*#Ops*/, 0, 6, 7, 8, 
                    // Src: (ARMaddc:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                    // Dst: (t2SUBSrr:i32:i32 rGPR:i32:$src, (t2MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*40926*/         0, /*End of Scope*/
/*40927*/       0, /*End of Scope*/
/*40928*/     /*Scope*/ 59, /*->40988*/
/*40929*/       OPC_CheckType, MVT::i32,
/*40931*/       OPC_Scope, 19, /*->40952*/ // 2 children in Scope
/*40933*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*40935*/         OPC_EmitInteger, MVT::i32, 14, 
/*40938*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40941*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::ADDSrr), 0,
                      MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (ADDSrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*40952*/       /*Scope*/ 34, /*->40987*/
/*40953*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*40955*/         OPC_EmitInteger, MVT::i32, 14, 
/*40958*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40961*/         OPC_Scope, 11, /*->40974*/ // 2 children in Scope
/*40963*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::t2ADDSrr), 0,
                        MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMaddc:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2ADDSrr:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*40974*/         /*Scope*/ 11, /*->40986*/
/*40975*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::t2ADDSrr), 0,
                        MVT::i32, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (ARMaddc:i32:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 3
                    // Dst: (t2ADDSrr:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*40986*/         0, /*End of Scope*/
/*40987*/       0, /*End of Scope*/
/*40988*/     0, /*End of Scope*/
/*40989*/   /*SwitchOpcode*/ 75|128,2/*331*/, TARGET_VAL(ARMISD::SUBC),// ->41324
/*40993*/     OPC_RecordChild0, // #0 = $Rn
/*40994*/     OPC_Scope, 56|128,1/*184*/, /*->41181*/ // 5 children in Scope
/*40997*/       OPC_RecordChild1, // #1 = $shift
/*40998*/       OPC_Scope, 20|128,1/*148*/, /*->41149*/ // 2 children in Scope
/*41001*/         OPC_CheckType, MVT::i32,
/*41003*/         OPC_Scope, 94, /*->41099*/ // 2 children in Scope
/*41005*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41007*/           OPC_Scope, 22, /*->41031*/ // 4 children in Scope
/*41009*/             OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*41012*/             OPC_EmitInteger, MVT::i32, 14, 
/*41015*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41018*/             OPC_MorphNodeTo2, TARGET_VAL(ARM::SUBSrsr), 0,
                          MVT::i32, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                      // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                      // Dst: (SUBSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*41031*/           /*Scope*/ 22, /*->41054*/
/*41032*/             OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*41035*/             OPC_EmitInteger, MVT::i32, 14, 
/*41038*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41041*/             OPC_MorphNodeTo2, TARGET_VAL(ARM::RSBSrsr), 0,
                          MVT::i32, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                      // Src: (ARMsubc:i32:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                      // Dst: (RSBSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*41054*/           /*Scope*/ 21, /*->41076*/
/*41055*/             OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*41058*/             OPC_EmitInteger, MVT::i32, 14, 
/*41061*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41064*/             OPC_MorphNodeTo2, TARGET_VAL(ARM::SUBSrsi), 0,
                          MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                      // Dst: (SUBSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*41076*/           /*Scope*/ 21, /*->41098*/
/*41077*/             OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*41080*/             OPC_EmitInteger, MVT::i32, 14, 
/*41083*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41086*/             OPC_MorphNodeTo2, TARGET_VAL(ARM::RSBSrsi), 0,
                          MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                      // Src: (ARMsubc:i32:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                      // Dst: (RSBSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*41098*/           0, /*End of Scope*/
/*41099*/         /*Scope*/ 48, /*->41148*/
/*41100*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41102*/           OPC_Scope, 21, /*->41125*/ // 2 children in Scope
/*41104*/             OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*41107*/             OPC_EmitInteger, MVT::i32, 14, 
/*41110*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41113*/             OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SUBSrs), 0,
                          MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (ARMsubc:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                      // Dst: (t2SUBSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*41125*/           /*Scope*/ 21, /*->41147*/
/*41126*/             OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*41129*/             OPC_EmitInteger, MVT::i32, 14, 
/*41132*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41135*/             OPC_MorphNodeTo2, TARGET_VAL(ARM::t2RSBSrs), 0,
                          MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                      // Src: (ARMsubc:i32:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                      // Dst: (t2RSBSrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*41147*/           0, /*End of Scope*/
/*41148*/         0, /*End of Scope*/
/*41149*/       /*Scope*/ 30, /*->41180*/
/*41150*/         OPC_MoveChild1,
/*41151*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41154*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*41156*/         OPC_MoveParent,
/*41157*/         OPC_CheckType, MVT::i32,
/*41159*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41161*/         OPC_EmitConvertToTarget, 1,
/*41163*/         OPC_EmitInteger, MVT::i32, 14, 
/*41166*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41169*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::SUBSri), 0,
                      MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                  // Dst: (SUBSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*41180*/       0, /*End of Scope*/
/*41181*/     /*Scope*/ 31, /*->41213*/
/*41182*/       OPC_MoveChild0,
/*41183*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41186*/       OPC_CheckPredicate, 4, // Predicate_mod_imm
/*41188*/       OPC_MoveParent,
/*41189*/       OPC_RecordChild1, // #1 = $Rn
/*41190*/       OPC_CheckType, MVT::i32,
/*41192*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41194*/       OPC_EmitConvertToTarget, 0,
/*41196*/       OPC_EmitInteger, MVT::i32, 14, 
/*41199*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41202*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::RSBSri), 0,
                    MVT::i32, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (ARMsubc:i32:i32 (imm:i32)<<P:Predicate_mod_imm>>:$imm, GPR:i32:$Rn) - Complexity = 7
                // Dst: (RSBSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*41213*/     /*Scope*/ 31, /*->41245*/
/*41214*/       OPC_RecordChild1, // #1 = $imm
/*41215*/       OPC_MoveChild1,
/*41216*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41219*/       OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*41221*/       OPC_MoveParent,
/*41222*/       OPC_CheckType, MVT::i32,
/*41224*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41226*/       OPC_EmitConvertToTarget, 1,
/*41228*/       OPC_EmitInteger, MVT::i32, 14, 
/*41231*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41234*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SUBSri), 0,
                    MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMsubc:i32:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                // Dst: (t2SUBSri:i32:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*41245*/     /*Scope*/ 31, /*->41277*/
/*41246*/       OPC_MoveChild0,
/*41247*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41250*/       OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*41252*/       OPC_MoveParent,
/*41253*/       OPC_RecordChild1, // #1 = $Rn
/*41254*/       OPC_CheckType, MVT::i32,
/*41256*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41258*/       OPC_EmitConvertToTarget, 0,
/*41260*/       OPC_EmitInteger, MVT::i32, 14, 
/*41263*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41266*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::t2RSBSri), 0,
                    MVT::i32, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (ARMsubc:i32:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, rGPR:i32:$Rn) - Complexity = 7
                // Dst: (t2RSBSri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*41277*/     /*Scope*/ 45, /*->41323*/
/*41278*/       OPC_RecordChild1, // #1 = $Rm
/*41279*/       OPC_CheckType, MVT::i32,
/*41281*/       OPC_Scope, 19, /*->41302*/ // 2 children in Scope
/*41283*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41285*/         OPC_EmitInteger, MVT::i32, 14, 
/*41288*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41291*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::SUBSrr), 0,
                      MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (SUBSrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*41302*/       /*Scope*/ 19, /*->41322*/
/*41303*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41305*/         OPC_EmitInteger, MVT::i32, 14, 
/*41308*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41311*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SUBSrr), 0,
                      MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMsubc:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2SUBSrr:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*41322*/       0, /*End of Scope*/
/*41323*/     0, /*End of Scope*/
/*41324*/   /*SwitchOpcode*/ 76|128,3/*460*/, TARGET_VAL(ARMISD::ADDE),// ->41788
/*41328*/     OPC_RecordChild0, // #0 = $Rn
/*41329*/     OPC_RecordChild1, // #1 = $shift
/*41330*/     OPC_Scope, 100, /*->41432*/ // 3 children in Scope
/*41332*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*41333*/       OPC_CheckType, MVT::i32,
/*41335*/       OPC_Scope, 63, /*->41400*/ // 2 children in Scope
/*41337*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41339*/         OPC_Scope, 29, /*->41370*/ // 2 children in Scope
/*41341*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #3 #4 #5
/*41344*/           OPC_EmitInteger, MVT::i32, 14, 
/*41347*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41350*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41353*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41356*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::ADCrsr), 0|OPFL_GlueInput,
                        MVT::i32, MVT::i32, 7/*#Ops*/, 0, 3, 4, 5, 6, 7, 8, 
                    // Src: (ARMadde:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift, CPSR:i32) - Complexity = 15
                    // Dst: (ADCrsr:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*41370*/         /*Scope*/ 28, /*->41399*/
/*41371*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #3 #4
/*41374*/           OPC_EmitInteger, MVT::i32, 14, 
/*41377*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41380*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41383*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41386*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::ADCrsi), 0|OPFL_GlueInput,
                        MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                    // Src: (ARMadde:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift, CPSR:i32) - Complexity = 12
                    // Dst: (ADCrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*41399*/         0, /*End of Scope*/
/*41400*/       /*Scope*/ 30, /*->41431*/
/*41401*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41403*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #3 #4
/*41406*/         OPC_EmitInteger, MVT::i32, 14, 
/*41409*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41412*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41415*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41418*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2ADCrs), 0|OPFL_GlueInput,
                      MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm, CPSR:i32) - Complexity = 12
                  // Dst: (t2ADCrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*41431*/       0, /*End of Scope*/
/*41432*/     /*Scope*/ 37|128,2/*293*/, /*->41727*/
/*41434*/       OPC_MoveChild1,
/*41435*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41438*/       OPC_Scope, 37, /*->41477*/ // 6 children in Scope
/*41440*/         OPC_CheckPredicate, 77, // Predicate_imm0_255_not
/*41442*/         OPC_MoveParent,
/*41443*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*41444*/         OPC_CheckType, MVT::i32,
/*41446*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41448*/         OPC_EmitConvertToTarget, 1,
/*41450*/         OPC_EmitNodeXForm, 12, 3, // imm_comp_XFORM
/*41453*/         OPC_EmitInteger, MVT::i32, 14, 
/*41456*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41459*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41462*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41465*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_255_not>><<X:imm_comp_XFORM>>:$imm, CPSR:i32) - Complexity = 8
                  // Dst: (t2SBCri:i32:i32 rGPR:i32:$src, (imm_comp_XFORM:i32 (imm:i32)<<P:Predicate_imm0_255_not>>:$imm))
/*41477*/       /*Scope*/ 34, /*->41512*/
/*41478*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*41480*/         OPC_MoveParent,
/*41481*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*41482*/         OPC_CheckType, MVT::i32,
/*41484*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41486*/         OPC_EmitConvertToTarget, 1,
/*41488*/         OPC_EmitInteger, MVT::i32, 14, 
/*41491*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41494*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41497*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41500*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::ADCri), 0|OPFL_GlueInput,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMadde:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (ADCri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*41512*/       /*Scope*/ 37, /*->41550*/
/*41513*/         OPC_CheckPredicate, 28, // Predicate_mod_imm_not
/*41515*/         OPC_MoveParent,
/*41516*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*41517*/         OPC_CheckType, MVT::i32,
/*41519*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41521*/         OPC_EmitConvertToTarget, 1,
/*41523*/         OPC_EmitNodeXForm, 10, 3, // imm_not_XFORM
/*41526*/         OPC_EmitInteger, MVT::i32, 14, 
/*41529*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41532*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41535*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41538*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::SBCri), 0|OPFL_GlueInput,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (ARMadde:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm_not>><<X:imm_not_XFORM>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (SBCri:i32:i32 GPR:i32:$src, (imm_not_XFORM:i32 (imm:i32)<<P:Predicate_mod_imm_not>>:$imm))
/*41550*/       /*Scope*/ 34, /*->41585*/
/*41551*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*41553*/         OPC_MoveParent,
/*41554*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*41555*/         OPC_CheckType, MVT::i32,
/*41557*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41559*/         OPC_EmitConvertToTarget, 1,
/*41561*/         OPC_EmitInteger, MVT::i32, 14, 
/*41564*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41567*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41570*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41573*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2ADCri), 0|OPFL_GlueInput,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (t2ADCri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*41585*/       /*Scope*/ 37, /*->41623*/
/*41586*/         OPC_CheckPredicate, 21, // Predicate_t2_so_imm_not
/*41588*/         OPC_MoveParent,
/*41589*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*41590*/         OPC_CheckType, MVT::i32,
/*41592*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41594*/         OPC_EmitConvertToTarget, 1,
/*41596*/         OPC_EmitNodeXForm, 8, 3, // t2_so_imm_not_XFORM
/*41599*/         OPC_EmitInteger, MVT::i32, 14, 
/*41602*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41605*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41608*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41611*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (t2SBCri:i32:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*41623*/       /*Scope*/ 102, /*->41726*/
/*41624*/         OPC_CheckPredicate, 14, // Predicate_imm0_65535_neg
/*41626*/         OPC_MoveParent,
/*41627*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*41628*/         OPC_CheckType, MVT::i32,
/*41630*/         OPC_Scope, 46, /*->41678*/ // 2 children in Scope
/*41632*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*41634*/           OPC_EmitConvertToTarget, 1,
/*41636*/           OPC_EmitNodeXForm, 10, 3, // imm_not_XFORM
/*41639*/           OPC_EmitInteger, MVT::i32, 14, 
/*41642*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41645*/           OPC_EmitNode1, TARGET_VAL(ARM::MOVi16), 0,
                        MVT::i32, 3/*#Ops*/, 4, 5, 6,  // Results = #7
/*41654*/           OPC_EmitInteger, MVT::i32, 14, 
/*41657*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41660*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41663*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41666*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::SBCrr), 0|OPFL_GlueInput,
                        MVT::i32, MVT::i32, 5/*#Ops*/, 0, 7, 8, 9, 10, 
                    // Src: (ARMadde:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm, CPSR:i32) - Complexity = 7
                    // Dst: (SBCrr:i32:i32 GPR:i32:$src, (MOVi16:i32 (imm_not_XFORM:i32 (imm:i32):$imm)))
/*41678*/         /*Scope*/ 46, /*->41725*/
/*41679*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41681*/           OPC_EmitConvertToTarget, 1,
/*41683*/           OPC_EmitNodeXForm, 10, 3, // imm_not_XFORM
/*41686*/           OPC_EmitInteger, MVT::i32, 14, 
/*41689*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41692*/           OPC_EmitNode1, TARGET_VAL(ARM::t2MOVi16), 0,
                        MVT::i32, 3/*#Ops*/, 4, 5, 6,  // Results = #7
/*41701*/           OPC_EmitInteger, MVT::i32, 14, 
/*41704*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41707*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41710*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41713*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SBCrr), 0|OPFL_GlueInput,
                        MVT::i32, MVT::i32, 5/*#Ops*/, 0, 7, 8, 9, 10, 
                    // Src: (ARMadde:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm, CPSR:i32) - Complexity = 7
                    // Dst: (t2SBCrr:i32:i32 rGPR:i32:$src, (t2MOVi16:i32 (imm_not_XFORM:i32 (imm:i32):$imm)))
/*41725*/         0, /*End of Scope*/
/*41726*/       0, /*End of Scope*/
/*41727*/     /*Scope*/ 59, /*->41787*/
/*41728*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*41729*/       OPC_CheckType, MVT::i32,
/*41731*/       OPC_Scope, 26, /*->41759*/ // 2 children in Scope
/*41733*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41735*/         OPC_EmitInteger, MVT::i32, 14, 
/*41738*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41741*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41744*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41747*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::ADCrr), 0|OPFL_GlueInput,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (ARMadde:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm, CPSR:i32) - Complexity = 3
                  // Dst: (ADCrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*41759*/       /*Scope*/ 26, /*->41786*/
/*41760*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41762*/         OPC_EmitInteger, MVT::i32, 14, 
/*41765*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41768*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41771*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41774*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2ADCrr), 0|OPFL_GlueInput,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, CPSR:i32) - Complexity = 3
                  // Dst: (t2ADCrr:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*41786*/       0, /*End of Scope*/
/*41787*/     0, /*End of Scope*/
/*41788*/   /*SwitchOpcode*/ 95|128,2/*351*/, TARGET_VAL(ARMISD::SUBE),// ->42143
/*41792*/     OPC_RecordChild0, // #0 = $Rn
/*41793*/     OPC_Scope, 75|128,1/*203*/, /*->41999*/ // 3 children in Scope
/*41796*/       OPC_RecordChild1, // #1 = $shift
/*41797*/       OPC_Scope, 31|128,1/*159*/, /*->41959*/ // 2 children in Scope
/*41800*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*41801*/         OPC_CheckType, MVT::i32,
/*41803*/         OPC_Scope, 122, /*->41927*/ // 2 children in Scope
/*41805*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41807*/           OPC_Scope, 29, /*->41838*/ // 4 children in Scope
/*41809*/             OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #3 #4 #5
/*41812*/             OPC_EmitInteger, MVT::i32, 14, 
/*41815*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41818*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41821*/             OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41824*/             OPC_MorphNodeTo2, TARGET_VAL(ARM::SBCrsr), 0|OPFL_GlueInput,
                          MVT::i32, MVT::i32, 7/*#Ops*/, 0, 3, 4, 5, 6, 7, 8, 
                      // Src: (ARMsube:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift, CPSR:i32) - Complexity = 15
                      // Dst: (SBCrsr:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*41838*/           /*Scope*/ 29, /*->41868*/
/*41839*/             OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #3 #4 #5
/*41842*/             OPC_EmitInteger, MVT::i32, 14, 
/*41845*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41848*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41851*/             OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41854*/             OPC_MorphNodeTo2, TARGET_VAL(ARM::RSCrsr), 0|OPFL_GlueInput,
                          MVT::i32, MVT::i32, 7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                      // Src: (ARMsube:i32:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn, CPSR:i32) - Complexity = 15
                      // Dst: (RSCrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*41868*/           /*Scope*/ 28, /*->41897*/
/*41869*/             OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #3 #4
/*41872*/             OPC_EmitInteger, MVT::i32, 14, 
/*41875*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41878*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41881*/             OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41884*/             OPC_MorphNodeTo2, TARGET_VAL(ARM::SBCrsi), 0|OPFL_GlueInput,
                          MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                      // Src: (ARMsube:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift, CPSR:i32) - Complexity = 12
                      // Dst: (SBCrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*41897*/           /*Scope*/ 28, /*->41926*/
/*41898*/             OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #3 #4
/*41901*/             OPC_EmitInteger, MVT::i32, 14, 
/*41904*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41907*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41910*/             OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41913*/             OPC_MorphNodeTo2, TARGET_VAL(ARM::RSCrsi), 0|OPFL_GlueInput,
                          MVT::i32, MVT::i32, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (ARMsube:i32:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn, CPSR:i32) - Complexity = 12
                      // Dst: (RSCrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*41926*/           0, /*End of Scope*/
/*41927*/         /*Scope*/ 30, /*->41958*/
/*41928*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41930*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #3 #4
/*41933*/           OPC_EmitInteger, MVT::i32, 14, 
/*41936*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41939*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41942*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41945*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SBCrs), 0|OPFL_GlueInput,
                        MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                    // Src: (ARMsube:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm, CPSR:i32) - Complexity = 12
                    // Dst: (t2SBCrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*41958*/         0, /*End of Scope*/
/*41959*/       /*Scope*/ 38, /*->41998*/
/*41960*/         OPC_MoveChild1,
/*41961*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41964*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*41966*/         OPC_MoveParent,
/*41967*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*41968*/         OPC_CheckType, MVT::i32,
/*41970*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41972*/         OPC_EmitConvertToTarget, 1,
/*41974*/         OPC_EmitInteger, MVT::i32, 14, 
/*41977*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41980*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41983*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41986*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::SBCri), 0|OPFL_GlueInput,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMsube:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (SBCri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*41998*/       0, /*End of Scope*/
/*41999*/     /*Scope*/ 39, /*->42039*/
/*42000*/       OPC_MoveChild0,
/*42001*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42004*/       OPC_CheckPredicate, 4, // Predicate_mod_imm
/*42006*/       OPC_MoveParent,
/*42007*/       OPC_RecordChild1, // #1 = $Rn
/*42008*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*42009*/       OPC_CheckType, MVT::i32,
/*42011*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42013*/       OPC_EmitConvertToTarget, 0,
/*42015*/       OPC_EmitInteger, MVT::i32, 14, 
/*42018*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42021*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42024*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42027*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::RSCri), 0|OPFL_GlueInput,
                    MVT::i32, MVT::i32, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                // Src: (ARMsube:i32:i32 (imm:i32)<<P:Predicate_mod_imm>>:$imm, GPR:i32:$Rn, CPSR:i32) - Complexity = 7
                // Dst: (RSCri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*42039*/     /*Scope*/ 102, /*->42142*/
/*42040*/       OPC_RecordChild1, // #1 = $imm
/*42041*/       OPC_Scope, 38, /*->42081*/ // 2 children in Scope
/*42043*/         OPC_MoveChild1,
/*42044*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42047*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*42049*/         OPC_MoveParent,
/*42050*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*42051*/         OPC_CheckType, MVT::i32,
/*42053*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42055*/         OPC_EmitConvertToTarget, 1,
/*42057*/         OPC_EmitInteger, MVT::i32, 14, 
/*42060*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42063*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42066*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42069*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMsube:i32:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (t2SBCri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*42081*/       /*Scope*/ 59, /*->42141*/
/*42082*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*42083*/         OPC_CheckType, MVT::i32,
/*42085*/         OPC_Scope, 26, /*->42113*/ // 2 children in Scope
/*42087*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42089*/           OPC_EmitInteger, MVT::i32, 14, 
/*42092*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42095*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42098*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42101*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::SBCrr), 0|OPFL_GlueInput,
                        MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (ARMsube:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm, CPSR:i32) - Complexity = 3
                    // Dst: (SBCrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*42113*/         /*Scope*/ 26, /*->42140*/
/*42114*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42116*/           OPC_EmitInteger, MVT::i32, 14, 
/*42119*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42122*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42125*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42128*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SBCrr), 0|OPFL_GlueInput,
                        MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (ARMsube:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, CPSR:i32) - Complexity = 3
                    // Dst: (t2SBCrr:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*42140*/         0, /*End of Scope*/
/*42141*/       0, /*End of Scope*/
/*42142*/     0, /*End of Scope*/
/*42143*/   /*SwitchOpcode*/ 12|128,2/*268*/, TARGET_VAL(ARMISD::CMP),// ->42415
/*42147*/     OPC_RecordChild0, // #0 = $Rn
/*42148*/     OPC_CheckChild0Type, MVT::i32,
/*42150*/     OPC_RecordChild1, // #1 = $shift
/*42151*/     OPC_Scope, 47, /*->42200*/ // 6 children in Scope
/*42153*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42155*/       OPC_Scope, 21, /*->42178*/ // 2 children in Scope
/*42157*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*42160*/         OPC_EmitInteger, MVT::i32, 14, 
/*42163*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42166*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                      MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmp GPRnopc:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (CMPrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*42178*/       /*Scope*/ 20, /*->42199*/
/*42179*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*42182*/         OPC_EmitInteger, MVT::i32, 14, 
/*42185*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42188*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                      MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmp GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (CMPrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*42199*/       0, /*End of Scope*/
/*42200*/     /*Scope*/ 22, /*->42223*/
/*42201*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42203*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*42206*/       OPC_EmitInteger, MVT::i32, 14, 
/*42209*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42212*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                    MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMcmp GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                // Dst: (t2CMPrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*42223*/     /*Scope*/ 4|128,1/*132*/, /*->42357*/
/*42225*/       OPC_MoveChild1,
/*42226*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42229*/       OPC_Scope, 23, /*->42254*/ // 5 children in Scope
/*42231*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*42233*/         OPC_MoveParent,
/*42234*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42236*/         OPC_EmitConvertToTarget, 1,
/*42238*/         OPC_EmitInteger, MVT::i32, 14, 
/*42241*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42244*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CMPri), 0|OPFL_GlueOutput,
                      MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmp GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                  // Dst: (CMPri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*42254*/       /*Scope*/ 26, /*->42281*/
/*42255*/         OPC_CheckPredicate, 5, // Predicate_mod_imm_neg
/*42257*/         OPC_MoveParent,
/*42258*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42260*/         OPC_EmitConvertToTarget, 1,
/*42262*/         OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*42265*/         OPC_EmitInteger, MVT::i32, 14, 
/*42268*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42271*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CMNri), 0|OPFL_GlueOutput,
                      MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMcmp GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (CMNri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_mod_imm_neg>>:$imm))
/*42281*/       /*Scope*/ 23, /*->42305*/
/*42282*/         OPC_CheckPredicate, 49, // Predicate_imm0_255
/*42284*/         OPC_MoveParent,
/*42285*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*42287*/         OPC_EmitConvertToTarget, 1,
/*42289*/         OPC_EmitInteger, MVT::i32, 14, 
/*42292*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42295*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tCMPi8), 0|OPFL_GlueOutput,
                      MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmp tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8) - Complexity = 7
                  // Dst: (tCMPi8:i32 tGPR:i32:$Rn, (imm:i32):$imm8)
/*42305*/       /*Scope*/ 23, /*->42329*/
/*42306*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*42308*/         OPC_MoveParent,
/*42309*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42311*/         OPC_EmitConvertToTarget, 1,
/*42313*/         OPC_EmitInteger, MVT::i32, 14, 
/*42316*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42319*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMPri), 0|OPFL_GlueOutput,
                      MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmp GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2CMPri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*42329*/       /*Scope*/ 26, /*->42356*/
/*42330*/         OPC_CheckPredicate, 12, // Predicate_t2_so_imm_neg
/*42332*/         OPC_MoveParent,
/*42333*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42335*/         OPC_EmitConvertToTarget, 1,
/*42337*/         OPC_EmitNodeXForm, 2, 2, // t2_so_imm_neg_XFORM
/*42340*/         OPC_EmitInteger, MVT::i32, 14, 
/*42343*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42346*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMNri), 0|OPFL_GlueOutput,
                      MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMcmp GPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2CMNri:i32 GPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*42356*/       0, /*End of Scope*/
/*42357*/     /*Scope*/ 18, /*->42376*/
/*42358*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42360*/       OPC_EmitInteger, MVT::i32, 14, 
/*42363*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42366*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::CMPrr), 0|OPFL_GlueOutput,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmp GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (CMPrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*42376*/     /*Scope*/ 18, /*->42395*/
/*42377*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*42379*/       OPC_EmitInteger, MVT::i32, 14, 
/*42382*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42385*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tCMPr), 0|OPFL_GlueOutput,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmp tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                // Dst: (tCMPr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*42395*/     /*Scope*/ 18, /*->42414*/
/*42396*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42398*/       OPC_EmitInteger, MVT::i32, 14, 
/*42401*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42404*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmp GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2CMPrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*42414*/     0, /*End of Scope*/
/*42415*/   /*SwitchOpcode*/ 70, TARGET_VAL(ARMISD::CMN),// ->42488
/*42418*/     OPC_RecordChild0, // #0 = $Rn
/*42419*/     OPC_CheckChild0Type, MVT::i32,
/*42421*/     OPC_Scope, 35, /*->42458*/ // 2 children in Scope
/*42423*/       OPC_MoveChild1,
/*42424*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*42427*/       OPC_CheckChild0Integer, 0, 
/*42429*/       OPC_RecordChild1, // #1 = $imm
/*42430*/       OPC_MoveChild1,
/*42431*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42434*/       OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*42436*/       OPC_MoveParent,
/*42437*/       OPC_MoveParent,
/*42438*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42440*/       OPC_EmitConvertToTarget, 1,
/*42442*/       OPC_EmitInteger, MVT::i32, 14, 
/*42445*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42448*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMNri), 0|OPFL_GlueOutput,
                    MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmn GPRnopc:i32:$Rn, (sub:i32 0:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
                // Dst: (t2CMNri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*42458*/     /*Scope*/ 28, /*->42487*/
/*42459*/       OPC_RecordChild1, // #1 = $imm
/*42460*/       OPC_MoveChild1,
/*42461*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42464*/       OPC_CheckPredicate, 4, // Predicate_mod_imm
/*42466*/       OPC_MoveParent,
/*42467*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42469*/       OPC_EmitConvertToTarget, 1,
/*42471*/       OPC_EmitInteger, MVT::i32, 14, 
/*42474*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42477*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::CMNri), 0|OPFL_GlueOutput,
                    MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmn GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                // Dst: (CMNri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*42487*/     0, /*End of Scope*/
/*42488*/   /*SwitchOpcode*/ 56|128,1/*184*/, TARGET_VAL(ISD::SHL),// ->42676
/*42492*/     OPC_Scope, 56, /*->42550*/ // 2 children in Scope
/*42494*/       OPC_RecordNode, // #0 = $src
/*42495*/       OPC_CheckType, MVT::i32,
/*42497*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42499*/       OPC_Scope, 24, /*->42525*/ // 2 children in Scope
/*42501*/         OPC_CheckComplexPat, /*CP*/7, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*42504*/         OPC_EmitInteger, MVT::i32, 14, 
/*42507*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42510*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42513*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVsr), 0,
                      MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                  // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*42525*/       /*Scope*/ 23, /*->42549*/
/*42526*/         OPC_CheckComplexPat, /*CP*/8, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*42529*/         OPC_EmitInteger, MVT::i32, 14, 
/*42532*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42535*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42538*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVsi), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                  // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*42549*/       0, /*End of Scope*/
/*42550*/     /*Scope*/ 124, /*->42675*/
/*42551*/       OPC_RecordChild0, // #0 = $Rm
/*42552*/       OPC_RecordChild1, // #1 = $imm
/*42553*/       OPC_Scope, 66, /*->42621*/ // 2 children in Scope
/*42555*/         OPC_MoveChild1,
/*42556*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42559*/         OPC_CheckType, MVT::i32,
/*42561*/         OPC_Scope, 29, /*->42592*/ // 2 children in Scope
/*42563*/           OPC_CheckPredicate, 51, // Predicate_imm0_31
/*42565*/           OPC_MoveParent,
/*42566*/           OPC_CheckType, MVT::i32,
/*42568*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42570*/           OPC_EmitConvertToTarget, 1,
/*42572*/           OPC_EmitInteger, MVT::i32, 14, 
/*42575*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42578*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42581*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LSLri), 0,
                        MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm) - Complexity = 7
                    // Dst: (t2LSLri:i32 rGPR:i32:$Rm, (imm:i32):$imm)
/*42592*/         /*Scope*/ 27, /*->42620*/
/*42593*/           OPC_MoveParent,
/*42594*/           OPC_CheckType, MVT::i32,
/*42596*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*42598*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*42601*/           OPC_EmitConvertToTarget, 1,
/*42603*/           OPC_EmitInteger, MVT::i32, 14, 
/*42606*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42609*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tLSLri), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (shl:i32 tGPR:i32:$Rm, (imm:i32):$imm5) - Complexity = 6
                    // Dst: (tLSLri:i32 tGPR:i32:$Rm, (imm:i32):$imm5)
/*42620*/         0, /*End of Scope*/
/*42621*/       /*Scope*/ 52, /*->42674*/
/*42622*/         OPC_CheckChild1Type, MVT::i32,
/*42624*/         OPC_CheckType, MVT::i32,
/*42626*/         OPC_Scope, 22, /*->42650*/ // 2 children in Scope
/*42628*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*42630*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*42633*/           OPC_EmitInteger, MVT::i32, 14, 
/*42636*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42639*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tLSLrr), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (shl:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tLSLrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*42650*/         /*Scope*/ 22, /*->42673*/
/*42651*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42653*/           OPC_EmitInteger, MVT::i32, 14, 
/*42656*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42659*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42662*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LSLrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (shl:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2LSLrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*42673*/         0, /*End of Scope*/
/*42674*/       0, /*End of Scope*/
/*42675*/     0, /*End of Scope*/
/*42676*/   /*SwitchOpcode*/ 117|128,106/*13685*/, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),// ->56365
/*42680*/     OPC_Scope, 70, /*->42752*/ // 99 children in Scope
/*42682*/       OPC_CheckChild0Integer, 58|128,3/*442*/, 
/*42685*/       OPC_RecordChild1, // #0 = $a
/*42686*/       OPC_RecordChild2, // #1 = $pos
/*42687*/       OPC_MoveChild2,
/*42688*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42691*/       OPC_CheckPredicate, 78, // Predicate_imm1_32
/*42693*/       OPC_MoveParent,
/*42694*/       OPC_Scope, 27, /*->42723*/ // 2 children in Scope
/*42696*/         OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*42698*/         OPC_EmitConvertToTarget, 1,
/*42700*/         OPC_EmitNodeXForm, 13, 2, // imm1_32_XFORM
/*42703*/         OPC_EmitInteger, MVT::i32, 0, 
/*42706*/         OPC_EmitInteger, MVT::i32, 14, 
/*42709*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42712*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::SSAT), 0,
                      MVT::i32, 5/*#Ops*/, 3, 0, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:i32 442:iPTR, GPRnopc:i32:$a, (imm:i32)<<P:Predicate_imm1_32>><<X:imm1_32_XFORM>>:$pos) - Complexity = 12
                  // Dst: (SSAT:i32 (imm1_32_XFORM:i32 (imm:i32)<<P:Predicate_imm1_32>>:$pos), GPRnopc:i32:$a, 0:i32)
/*42723*/       /*Scope*/ 27, /*->42751*/
/*42724*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42726*/         OPC_EmitConvertToTarget, 1,
/*42728*/         OPC_EmitNodeXForm, 13, 2, // imm1_32_XFORM
/*42731*/         OPC_EmitInteger, MVT::i32, 0, 
/*42734*/         OPC_EmitInteger, MVT::i32, 14, 
/*42737*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42740*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SSAT), 0,
                      MVT::i32, 5/*#Ops*/, 3, 0, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:i32 442:iPTR, GPR:i32:$a, (imm:i32)<<P:Predicate_imm1_32>><<X:imm1_32_XFORM>>:$pos) - Complexity = 12
                  // Dst: (t2SSAT:i32 (imm1_32_XFORM:i32 (imm:i32)<<P:Predicate_imm1_32>>:$pos), GPR:i32:$a, 0:i32)
/*42751*/       0, /*End of Scope*/
/*42752*/     /*Scope*/ 64, /*->42817*/
/*42753*/       OPC_CheckChild0Integer, 68|128,3/*452*/, 
/*42756*/       OPC_RecordChild1, // #0 = $a
/*42757*/       OPC_RecordChild2, // #1 = $pos
/*42758*/       OPC_MoveChild2,
/*42759*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42762*/       OPC_CheckPredicate, 51, // Predicate_imm0_31
/*42764*/       OPC_MoveParent,
/*42765*/       OPC_Scope, 24, /*->42791*/ // 2 children in Scope
/*42767*/         OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*42769*/         OPC_EmitConvertToTarget, 1,
/*42771*/         OPC_EmitInteger, MVT::i32, 0, 
/*42774*/         OPC_EmitInteger, MVT::i32, 14, 
/*42777*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42780*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::USAT), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:i32 452:iPTR, GPRnopc:i32:$a, (imm:i32)<<P:Predicate_imm0_31>>:$pos) - Complexity = 12
                  // Dst: (USAT:i32 (imm:i32)<<P:Predicate_imm0_31>>:$pos, GPRnopc:i32:$a, 0:i32)
/*42791*/       /*Scope*/ 24, /*->42816*/
/*42792*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42794*/         OPC_EmitConvertToTarget, 1,
/*42796*/         OPC_EmitInteger, MVT::i32, 0, 
/*42799*/         OPC_EmitInteger, MVT::i32, 14, 
/*42802*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42805*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2USAT), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:i32 452:iPTR, GPR:i32:$a, (imm:i32)<<P:Predicate_imm0_31>>:$pos) - Complexity = 12
                  // Dst: (t2USAT:i32 (imm:i32)<<P:Predicate_imm0_31>>:$pos, GPR:i32:$a, 0:i32)
/*42816*/       0, /*End of Scope*/
/*42817*/     /*Scope*/ 45, /*->42863*/
/*42818*/       OPC_CheckChild0Integer, 53|128,3/*437*/, 
/*42821*/       OPC_RecordChild1, // #0 = $Rm
/*42822*/       OPC_RecordChild2, // #1 = $Rn
/*42823*/       OPC_Scope, 18, /*->42843*/ // 2 children in Scope
/*42825*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42827*/         OPC_EmitInteger, MVT::i32, 14, 
/*42830*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42833*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::QADD), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 437:iPTR, GPRnopc:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 8
                  // Dst: (QADD:i32 GPRnopc:i32:$Rm, GPRnopc:i32:$Rn)
/*42843*/       /*Scope*/ 18, /*->42862*/
/*42844*/         OPC_CheckPatternPredicate, 14, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*42846*/         OPC_EmitInteger, MVT::i32, 14, 
/*42849*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42852*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2QADD), 0,
                      MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 437:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2QADD:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)
/*42862*/       0, /*End of Scope*/
/*42863*/     /*Scope*/ 45, /*->42909*/
/*42864*/       OPC_CheckChild0Integer, 54|128,3/*438*/, 
/*42867*/       OPC_RecordChild1, // #0 = $Rm
/*42868*/       OPC_RecordChild2, // #1 = $Rn
/*42869*/       OPC_Scope, 18, /*->42889*/ // 2 children in Scope
/*42871*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42873*/         OPC_EmitInteger, MVT::i32, 14, 
/*42876*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42879*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::QSUB), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 438:iPTR, GPRnopc:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 8
                  // Dst: (QSUB:i32 GPRnopc:i32:$Rm, GPRnopc:i32:$Rn)
/*42889*/       /*Scope*/ 18, /*->42908*/
/*42890*/         OPC_CheckPatternPredicate, 14, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*42892*/         OPC_EmitInteger, MVT::i32, 14, 
/*42895*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42898*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2QSUB), 0,
                      MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 438:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2QSUB:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)
/*42908*/       0, /*End of Scope*/
/*42909*/     /*Scope*/ 29, /*->42939*/
/*42910*/       OPC_CheckChild0Integer, 30|128,2/*286*/, 
/*42913*/       OPC_RecordChild1, // #0 = $Rn
/*42914*/       OPC_RecordChild2, // #1 = $Rm
/*42915*/       OPC_Scope, 10, /*->42927*/ // 2 children in Scope
/*42917*/         OPC_CheckPatternPredicate, 44, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (!Subtarget->isThumb())
/*42919*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CRC32B), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 286:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32B:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*42927*/       /*Scope*/ 10, /*->42938*/
/*42928*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (Subtarget->isThumb2())
/*42930*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CRC32B), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 286:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32B:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*42938*/       0, /*End of Scope*/
/*42939*/     /*Scope*/ 29, /*->42969*/
/*42940*/       OPC_CheckChild0Integer, 31|128,2/*287*/, 
/*42943*/       OPC_RecordChild1, // #0 = $Rn
/*42944*/       OPC_RecordChild2, // #1 = $Rm
/*42945*/       OPC_Scope, 10, /*->42957*/ // 2 children in Scope
/*42947*/         OPC_CheckPatternPredicate, 44, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (!Subtarget->isThumb())
/*42949*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CRC32CB), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 287:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32CB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*42957*/       /*Scope*/ 10, /*->42968*/
/*42958*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (Subtarget->isThumb2())
/*42960*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CRC32CB), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 287:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32CB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*42968*/       0, /*End of Scope*/
/*42969*/     /*Scope*/ 29, /*->42999*/
/*42970*/       OPC_CheckChild0Integer, 34|128,2/*290*/, 
/*42973*/       OPC_RecordChild1, // #0 = $Rn
/*42974*/       OPC_RecordChild2, // #1 = $Rm
/*42975*/       OPC_Scope, 10, /*->42987*/ // 2 children in Scope
/*42977*/         OPC_CheckPatternPredicate, 44, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (!Subtarget->isThumb())
/*42979*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CRC32H), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 290:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32H:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*42987*/       /*Scope*/ 10, /*->42998*/
/*42988*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (Subtarget->isThumb2())
/*42990*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CRC32H), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 290:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32H:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*42998*/       0, /*End of Scope*/
/*42999*/     /*Scope*/ 29, /*->43029*/
/*43000*/       OPC_CheckChild0Integer, 32|128,2/*288*/, 
/*43003*/       OPC_RecordChild1, // #0 = $Rn
/*43004*/       OPC_RecordChild2, // #1 = $Rm
/*43005*/       OPC_Scope, 10, /*->43017*/ // 2 children in Scope
/*43007*/         OPC_CheckPatternPredicate, 44, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (!Subtarget->isThumb())
/*43009*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CRC32CH), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 288:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32CH:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*43017*/       /*Scope*/ 10, /*->43028*/
/*43018*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (Subtarget->isThumb2())
/*43020*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CRC32CH), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 288:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32CH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*43028*/       0, /*End of Scope*/
/*43029*/     /*Scope*/ 29, /*->43059*/
/*43030*/       OPC_CheckChild0Integer, 35|128,2/*291*/, 
/*43033*/       OPC_RecordChild1, // #0 = $Rn
/*43034*/       OPC_RecordChild2, // #1 = $Rm
/*43035*/       OPC_Scope, 10, /*->43047*/ // 2 children in Scope
/*43037*/         OPC_CheckPatternPredicate, 44, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (!Subtarget->isThumb())
/*43039*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CRC32W), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 291:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32W:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*43047*/       /*Scope*/ 10, /*->43058*/
/*43048*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (Subtarget->isThumb2())
/*43050*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CRC32W), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 291:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32W:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*43058*/       0, /*End of Scope*/
/*43059*/     /*Scope*/ 29, /*->43089*/
/*43060*/       OPC_CheckChild0Integer, 33|128,2/*289*/, 
/*43063*/       OPC_RecordChild1, // #0 = $Rn
/*43064*/       OPC_RecordChild2, // #1 = $Rm
/*43065*/       OPC_Scope, 10, /*->43077*/ // 2 children in Scope
/*43067*/         OPC_CheckPatternPredicate, 44, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (!Subtarget->isThumb())
/*43069*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CRC32CW), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 289:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32CW:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*43077*/       /*Scope*/ 10, /*->43088*/
/*43078*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (Subtarget->isThumb2())
/*43080*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CRC32CW), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 289:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32CW:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*43088*/       0, /*End of Scope*/
/*43089*/     /*Scope*/ 19, /*->43109*/
/*43090*/       OPC_CheckChild0Integer, 39|128,2/*295*/, 
/*43093*/       OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2())
/*43095*/       OPC_EmitInteger, MVT::i32, 14, 
/*43098*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43101*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMRS), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:i32 295:iPTR) - Complexity = 8
                // Dst: (VMRS:i32)
/*43109*/     /*Scope*/ 59, /*->43169*/
/*43110*/       OPC_CheckChild0Integer, 63|128,2/*319*/, 
/*43113*/       OPC_RecordChild1, // #0 = $Rn
/*43114*/       OPC_EmitInteger, MVT::i64, 0, 
/*43117*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*43120*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::f32, 2/*#Ops*/, 0, 2,  // Results = #3
/*43128*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*43131*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::SUBREG_TO_REG), 0,
                    MVT::v16i8, 3/*#Ops*/, 1, 3, 4,  // Results = #5
/*43140*/       OPC_EmitNode1, TARGET_VAL(ARM::SHA1H), 0,
                    MVT::v16i8, 1/*#Ops*/, 5,  // Results = #6
/*43147*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*43150*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::f32, 2/*#Ops*/, 6, 7,  // Results = #8
/*43158*/       OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*43161*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::i32, 2/*#Ops*/, 8, 9, 
                // Src: (intrinsic_wo_chain:i32 319:iPTR, i32:i32:$Rn) - Complexity = 8
                // Dst: (COPY_TO_REGCLASS:i32 (EXTRACT_SUBREG:f32 (SHA1H:v16i8 (SUBREG_TO_REG:v16i8 0:i64, (COPY_TO_REGCLASS:f32 i32:i32:$Rn, SPR:i32), ssub_0:i32)), ssub_0:i32), GPR:i32)
/*43169*/     /*Scope*/ 46, /*->43216*/
/*43170*/       OPC_CheckChild0Integer, 69|128,3/*453*/, 
/*43173*/       OPC_RecordChild1, // #0 = $Dm
/*43174*/       OPC_Scope, 19, /*->43195*/ // 2 children in Scope
/*43176*/         OPC_CheckChild1Type, MVT::f64,
/*43178*/         OPC_CheckPatternPredicate, 18, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*43180*/         OPC_EmitInteger, MVT::i32, 14, 
/*43183*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43186*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VTOSIRD), 0,
                      MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:f32 453:iPTR, DPR:f64:$Dm) - Complexity = 8
                  // Dst: (VTOSIRD:f32 DPR:f64:$Dm)
/*43195*/       /*Scope*/ 19, /*->43215*/
/*43196*/         OPC_CheckChild1Type, MVT::f32,
/*43198*/         OPC_CheckPatternPredicate, 19, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*43200*/         OPC_EmitInteger, MVT::i32, 14, 
/*43203*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43206*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VTOSIRS), 0,
                      MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:f32 453:iPTR, SPR:f32:$Sm) - Complexity = 8
                  // Dst: (VTOSIRS:f32 SPR:f32:$Sm)
/*43215*/       0, /*End of Scope*/
/*43216*/     /*Scope*/ 46, /*->43263*/
/*43217*/       OPC_CheckChild0Integer, 70|128,3/*454*/, 
/*43220*/       OPC_RecordChild1, // #0 = $Dm
/*43221*/       OPC_Scope, 19, /*->43242*/ // 2 children in Scope
/*43223*/         OPC_CheckChild1Type, MVT::f64,
/*43225*/         OPC_CheckPatternPredicate, 18, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*43227*/         OPC_EmitInteger, MVT::i32, 14, 
/*43230*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43233*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VTOUIRD), 0,
                      MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:f32 454:iPTR, DPR:f64:$Dm) - Complexity = 8
                  // Dst: (VTOUIRD:f32 DPR:f64:$Dm)
/*43242*/       /*Scope*/ 19, /*->43262*/
/*43243*/         OPC_CheckChild1Type, MVT::f32,
/*43245*/         OPC_CheckPatternPredicate, 19, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*43247*/         OPC_EmitInteger, MVT::i32, 14, 
/*43250*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43253*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VTOUIRS), 0,
                      MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:f32 454:iPTR, SPR:f32:$Sm) - Complexity = 8
                  // Dst: (VTOUIRS:f32 SPR:f32:$Sm)
/*43262*/       0, /*End of Scope*/
/*43263*/     /*Scope*/ 58|128,16/*2106*/, /*->45371*/
/*43265*/       OPC_CheckChild0Integer, 124|128,2/*380*/, 
/*43268*/       OPC_Scope, 17|128,2/*273*/, /*->43544*/ // 15 children in Scope
/*43271*/         OPC_RecordChild1, // #0 = $src1
/*43272*/         OPC_Scope, 105, /*->43379*/ // 4 children in Scope
/*43274*/           OPC_CheckChild1Type, MVT::v4i16,
/*43276*/           OPC_MoveChild2,
/*43277*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*43280*/           OPC_CheckChild0Integer, 4|128,3/*388*/, 
/*43283*/           OPC_Scope, 46, /*->43331*/ // 2 children in Scope
/*43285*/             OPC_RecordChild1, // #1 = $Vn
/*43286*/             OPC_CheckChild1Type, MVT::v4i16,
/*43288*/             OPC_MoveChild2,
/*43289*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43292*/             OPC_RecordChild0, // #2 = $Vm
/*43293*/             OPC_CheckChild0Type, MVT::v4i16,
/*43295*/             OPC_RecordChild1, // #3 = $lane
/*43296*/             OPC_MoveChild1,
/*43297*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43300*/             OPC_MoveParent,
/*43301*/             OPC_CheckType, MVT::v4i16,
/*43303*/             OPC_MoveParent,
/*43304*/             OPC_CheckType, MVT::v4i16,
/*43306*/             OPC_MoveParent,
/*43307*/             OPC_CheckType, MVT::v4i16,
/*43309*/             OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*43311*/             OPC_EmitConvertToTarget, 3,
/*43313*/             OPC_EmitInteger, MVT::i32, 14, 
/*43316*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43319*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv4i16), 0,
                          MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v4i16 380:iPTR, DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 388:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQRDMLAHslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*43331*/           /*Scope*/ 46, /*->43378*/
/*43332*/             OPC_MoveChild1,
/*43333*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43336*/             OPC_RecordChild0, // #1 = $Vm
/*43337*/             OPC_CheckChild0Type, MVT::v4i16,
/*43339*/             OPC_RecordChild1, // #2 = $lane
/*43340*/             OPC_MoveChild1,
/*43341*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43344*/             OPC_MoveParent,
/*43345*/             OPC_CheckType, MVT::v4i16,
/*43347*/             OPC_MoveParent,
/*43348*/             OPC_RecordChild2, // #3 = $Vn
/*43349*/             OPC_CheckChild2Type, MVT::v4i16,
/*43351*/             OPC_CheckType, MVT::v4i16,
/*43353*/             OPC_MoveParent,
/*43354*/             OPC_CheckType, MVT::v4i16,
/*43356*/             OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*43358*/             OPC_EmitConvertToTarget, 2,
/*43360*/             OPC_EmitInteger, MVT::i32, 14, 
/*43363*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43366*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv4i16), 0,
                          MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v4i16 380:iPTR, DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 388:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 22
                      // Dst: (VQRDMLAHslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*43378*/           0, /*End of Scope*/
/*43379*/         /*Scope*/ 55, /*->43435*/
/*43380*/           OPC_CheckChild1Type, MVT::v2i32,
/*43382*/           OPC_MoveChild2,
/*43383*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*43386*/           OPC_CheckChild0Integer, 4|128,3/*388*/, 
/*43389*/           OPC_RecordChild1, // #1 = $Vn
/*43390*/           OPC_CheckChild1Type, MVT::v2i32,
/*43392*/           OPC_MoveChild2,
/*43393*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43396*/           OPC_RecordChild0, // #2 = $Vm
/*43397*/           OPC_CheckChild0Type, MVT::v2i32,
/*43399*/           OPC_RecordChild1, // #3 = $lane
/*43400*/           OPC_MoveChild1,
/*43401*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43404*/           OPC_MoveParent,
/*43405*/           OPC_CheckType, MVT::v2i32,
/*43407*/           OPC_MoveParent,
/*43408*/           OPC_CheckType, MVT::v2i32,
/*43410*/           OPC_MoveParent,
/*43411*/           OPC_CheckType, MVT::v2i32,
/*43413*/           OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*43415*/           OPC_EmitConvertToTarget, 3,
/*43417*/           OPC_EmitInteger, MVT::i32, 14, 
/*43420*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43423*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv2i32), 0,
                        MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i32 380:iPTR, DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 388:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 22
                    // Dst: (VQRDMLAHslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*43435*/         /*Scope*/ 53, /*->43489*/
/*43436*/           OPC_CheckChild1Type, MVT::v4i32,
/*43438*/           OPC_MoveChild2,
/*43439*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*43442*/           OPC_CheckChild0Integer, 127|128,2/*383*/, 
/*43445*/           OPC_RecordChild1, // #1 = $Vn
/*43446*/           OPC_CheckChild1Type, MVT::v4i16,
/*43448*/           OPC_MoveChild2,
/*43449*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43452*/           OPC_RecordChild0, // #2 = $Vm
/*43453*/           OPC_CheckChild0Type, MVT::v4i16,
/*43455*/           OPC_RecordChild1, // #3 = $lane
/*43456*/           OPC_MoveChild1,
/*43457*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43460*/           OPC_MoveParent,
/*43461*/           OPC_CheckType, MVT::v4i16,
/*43463*/           OPC_MoveParent,
/*43464*/           OPC_CheckType, MVT::v4i32,
/*43466*/           OPC_MoveParent,
/*43467*/           OPC_CheckType, MVT::v4i32,
/*43469*/           OPC_EmitConvertToTarget, 3,
/*43471*/           OPC_EmitInteger, MVT::i32, 14, 
/*43474*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43477*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                        MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v4i32 380:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 383:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 22
                    // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*43489*/         /*Scope*/ 53, /*->43543*/
/*43490*/           OPC_CheckChild1Type, MVT::v2i64,
/*43492*/           OPC_MoveChild2,
/*43493*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*43496*/           OPC_CheckChild0Integer, 127|128,2/*383*/, 
/*43499*/           OPC_RecordChild1, // #1 = $Vn
/*43500*/           OPC_CheckChild1Type, MVT::v2i32,
/*43502*/           OPC_MoveChild2,
/*43503*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43506*/           OPC_RecordChild0, // #2 = $Vm
/*43507*/           OPC_CheckChild0Type, MVT::v2i32,
/*43509*/           OPC_RecordChild1, // #3 = $lane
/*43510*/           OPC_MoveChild1,
/*43511*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43514*/           OPC_MoveParent,
/*43515*/           OPC_CheckType, MVT::v2i32,
/*43517*/           OPC_MoveParent,
/*43518*/           OPC_CheckType, MVT::v2i64,
/*43520*/           OPC_MoveParent,
/*43521*/           OPC_CheckType, MVT::v2i64,
/*43523*/           OPC_EmitConvertToTarget, 3,
/*43525*/           OPC_EmitInteger, MVT::i32, 14, 
/*43528*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43531*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                        MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i64 380:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 383:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 22
                    // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*43543*/         0, /*End of Scope*/
/*43544*/       /*Scope*/ 109, /*->43654*/
/*43545*/         OPC_MoveChild1,
/*43546*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*43549*/         OPC_CheckChild0Integer, 4|128,3/*388*/, 
/*43552*/         OPC_Scope, 49, /*->43603*/ // 2 children in Scope
/*43554*/           OPC_RecordChild1, // #0 = $Vn
/*43555*/           OPC_CheckChild1Type, MVT::v4i16,
/*43557*/           OPC_MoveChild2,
/*43558*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43561*/           OPC_RecordChild0, // #1 = $Vm
/*43562*/           OPC_CheckChild0Type, MVT::v4i16,
/*43564*/           OPC_RecordChild1, // #2 = $lane
/*43565*/           OPC_MoveChild1,
/*43566*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43569*/           OPC_MoveParent,
/*43570*/           OPC_CheckType, MVT::v4i16,
/*43572*/           OPC_MoveParent,
/*43573*/           OPC_CheckType, MVT::v4i16,
/*43575*/           OPC_MoveParent,
/*43576*/           OPC_RecordChild2, // #3 = $src1
/*43577*/           OPC_CheckChild2Type, MVT::v4i16,
/*43579*/           OPC_CheckType, MVT::v4i16,
/*43581*/           OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*43583*/           OPC_EmitConvertToTarget, 2,
/*43585*/           OPC_EmitInteger, MVT::i32, 14, 
/*43588*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43591*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv4i16), 0,
                        MVT::v4i16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v4i16 380:iPTR, (intrinsic_wo_chain:v4i16 388:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), DPR:v4i16:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*43603*/         /*Scope*/ 49, /*->43653*/
/*43604*/           OPC_MoveChild1,
/*43605*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43608*/           OPC_RecordChild0, // #0 = $Vm
/*43609*/           OPC_CheckChild0Type, MVT::v4i16,
/*43611*/           OPC_RecordChild1, // #1 = $lane
/*43612*/           OPC_MoveChild1,
/*43613*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43616*/           OPC_MoveParent,
/*43617*/           OPC_CheckType, MVT::v4i16,
/*43619*/           OPC_MoveParent,
/*43620*/           OPC_RecordChild2, // #2 = $Vn
/*43621*/           OPC_CheckChild2Type, MVT::v4i16,
/*43623*/           OPC_CheckType, MVT::v4i16,
/*43625*/           OPC_MoveParent,
/*43626*/           OPC_RecordChild2, // #3 = $src1
/*43627*/           OPC_CheckChild2Type, MVT::v4i16,
/*43629*/           OPC_CheckType, MVT::v4i16,
/*43631*/           OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*43633*/           OPC_EmitConvertToTarget, 1,
/*43635*/           OPC_EmitInteger, MVT::i32, 14, 
/*43638*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43641*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv4i16), 0,
                        MVT::v4i16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v4i16 380:iPTR, (intrinsic_wo_chain:v4i16 388:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn), DPR:v4i16:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*43653*/         0, /*End of Scope*/
/*43654*/       /*Scope*/ 56, /*->43711*/
/*43655*/         OPC_RecordChild1, // #0 = $src1
/*43656*/         OPC_CheckChild1Type, MVT::v2i32,
/*43658*/         OPC_MoveChild2,
/*43659*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*43662*/         OPC_CheckChild0Integer, 4|128,3/*388*/, 
/*43665*/         OPC_MoveChild1,
/*43666*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43669*/         OPC_RecordChild0, // #1 = $Vm
/*43670*/         OPC_CheckChild0Type, MVT::v2i32,
/*43672*/         OPC_RecordChild1, // #2 = $lane
/*43673*/         OPC_MoveChild1,
/*43674*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43677*/         OPC_MoveParent,
/*43678*/         OPC_CheckType, MVT::v2i32,
/*43680*/         OPC_MoveParent,
/*43681*/         OPC_RecordChild2, // #3 = $Vn
/*43682*/         OPC_CheckChild2Type, MVT::v2i32,
/*43684*/         OPC_CheckType, MVT::v2i32,
/*43686*/         OPC_MoveParent,
/*43687*/         OPC_CheckType, MVT::v2i32,
/*43689*/         OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*43691*/         OPC_EmitConvertToTarget, 2,
/*43693*/         OPC_EmitInteger, MVT::i32, 14, 
/*43696*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43699*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv2i32), 0,
                      MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i32 380:iPTR, DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 388:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 22
                  // Dst: (VQRDMLAHslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*43711*/       /*Scope*/ 109, /*->43821*/
/*43712*/         OPC_MoveChild1,
/*43713*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*43716*/         OPC_CheckChild0Integer, 4|128,3/*388*/, 
/*43719*/         OPC_Scope, 49, /*->43770*/ // 2 children in Scope
/*43721*/           OPC_RecordChild1, // #0 = $Vn
/*43722*/           OPC_CheckChild1Type, MVT::v2i32,
/*43724*/           OPC_MoveChild2,
/*43725*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43728*/           OPC_RecordChild0, // #1 = $Vm
/*43729*/           OPC_CheckChild0Type, MVT::v2i32,
/*43731*/           OPC_RecordChild1, // #2 = $lane
/*43732*/           OPC_MoveChild1,
/*43733*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43736*/           OPC_MoveParent,
/*43737*/           OPC_CheckType, MVT::v2i32,
/*43739*/           OPC_MoveParent,
/*43740*/           OPC_CheckType, MVT::v2i32,
/*43742*/           OPC_MoveParent,
/*43743*/           OPC_RecordChild2, // #3 = $src1
/*43744*/           OPC_CheckChild2Type, MVT::v2i32,
/*43746*/           OPC_CheckType, MVT::v2i32,
/*43748*/           OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*43750*/           OPC_EmitConvertToTarget, 2,
/*43752*/           OPC_EmitInteger, MVT::i32, 14, 
/*43755*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43758*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv2i32), 0,
                        MVT::v2i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i32 380:iPTR, (intrinsic_wo_chain:v2i32 388:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), DPR:v2i32:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*43770*/         /*Scope*/ 49, /*->43820*/
/*43771*/           OPC_MoveChild1,
/*43772*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43775*/           OPC_RecordChild0, // #0 = $Vm
/*43776*/           OPC_CheckChild0Type, MVT::v2i32,
/*43778*/           OPC_RecordChild1, // #1 = $lane
/*43779*/           OPC_MoveChild1,
/*43780*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43783*/           OPC_MoveParent,
/*43784*/           OPC_CheckType, MVT::v2i32,
/*43786*/           OPC_MoveParent,
/*43787*/           OPC_RecordChild2, // #2 = $Vn
/*43788*/           OPC_CheckChild2Type, MVT::v2i32,
/*43790*/           OPC_CheckType, MVT::v2i32,
/*43792*/           OPC_MoveParent,
/*43793*/           OPC_RecordChild2, // #3 = $src1
/*43794*/           OPC_CheckChild2Type, MVT::v2i32,
/*43796*/           OPC_CheckType, MVT::v2i32,
/*43798*/           OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*43800*/           OPC_EmitConvertToTarget, 1,
/*43802*/           OPC_EmitInteger, MVT::i32, 14, 
/*43805*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43808*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv2i32), 0,
                        MVT::v2i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i32 380:iPTR, (intrinsic_wo_chain:v2i32 388:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn), DPR:v2i32:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*43820*/         0, /*End of Scope*/
/*43821*/       /*Scope*/ 54, /*->43876*/
/*43822*/         OPC_RecordChild1, // #0 = $src1
/*43823*/         OPC_CheckChild1Type, MVT::v4i32,
/*43825*/         OPC_MoveChild2,
/*43826*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*43829*/         OPC_CheckChild0Integer, 127|128,2/*383*/, 
/*43832*/         OPC_MoveChild1,
/*43833*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43836*/         OPC_RecordChild0, // #1 = $Vm
/*43837*/         OPC_CheckChild0Type, MVT::v4i16,
/*43839*/         OPC_RecordChild1, // #2 = $lane
/*43840*/         OPC_MoveChild1,
/*43841*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43844*/         OPC_MoveParent,
/*43845*/         OPC_CheckType, MVT::v4i16,
/*43847*/         OPC_MoveParent,
/*43848*/         OPC_RecordChild2, // #3 = $Vn
/*43849*/         OPC_CheckChild2Type, MVT::v4i16,
/*43851*/         OPC_CheckType, MVT::v4i32,
/*43853*/         OPC_MoveParent,
/*43854*/         OPC_CheckType, MVT::v4i32,
/*43856*/         OPC_EmitConvertToTarget, 2,
/*43858*/         OPC_EmitInteger, MVT::i32, 14, 
/*43861*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43864*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                      MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v4i32 380:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 383:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 22
                  // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*43876*/       /*Scope*/ 105, /*->43982*/
/*43877*/         OPC_MoveChild1,
/*43878*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*43881*/         OPC_CheckChild0Integer, 127|128,2/*383*/, 
/*43884*/         OPC_Scope, 47, /*->43933*/ // 2 children in Scope
/*43886*/           OPC_RecordChild1, // #0 = $Vn
/*43887*/           OPC_CheckChild1Type, MVT::v4i16,
/*43889*/           OPC_MoveChild2,
/*43890*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43893*/           OPC_RecordChild0, // #1 = $Vm
/*43894*/           OPC_CheckChild0Type, MVT::v4i16,
/*43896*/           OPC_RecordChild1, // #2 = $lane
/*43897*/           OPC_MoveChild1,
/*43898*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43901*/           OPC_MoveParent,
/*43902*/           OPC_CheckType, MVT::v4i16,
/*43904*/           OPC_MoveParent,
/*43905*/           OPC_CheckType, MVT::v4i32,
/*43907*/           OPC_MoveParent,
/*43908*/           OPC_RecordChild2, // #3 = $src1
/*43909*/           OPC_CheckChild2Type, MVT::v4i32,
/*43911*/           OPC_CheckType, MVT::v4i32,
/*43913*/           OPC_EmitConvertToTarget, 2,
/*43915*/           OPC_EmitInteger, MVT::i32, 14, 
/*43918*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43921*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                        MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v4i32 380:iPTR, (intrinsic_wo_chain:v4i32 383:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 22
                    // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*43933*/         /*Scope*/ 47, /*->43981*/
/*43934*/           OPC_MoveChild1,
/*43935*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43938*/           OPC_RecordChild0, // #0 = $Vm
/*43939*/           OPC_CheckChild0Type, MVT::v4i16,
/*43941*/           OPC_RecordChild1, // #1 = $lane
/*43942*/           OPC_MoveChild1,
/*43943*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43946*/           OPC_MoveParent,
/*43947*/           OPC_CheckType, MVT::v4i16,
/*43949*/           OPC_MoveParent,
/*43950*/           OPC_RecordChild2, // #2 = $Vn
/*43951*/           OPC_CheckChild2Type, MVT::v4i16,
/*43953*/           OPC_CheckType, MVT::v4i32,
/*43955*/           OPC_MoveParent,
/*43956*/           OPC_RecordChild2, // #3 = $src1
/*43957*/           OPC_CheckChild2Type, MVT::v4i32,
/*43959*/           OPC_CheckType, MVT::v4i32,
/*43961*/           OPC_EmitConvertToTarget, 1,
/*43963*/           OPC_EmitInteger, MVT::i32, 14, 
/*43966*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43969*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                        MVT::v4i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v4i32 380:iPTR, (intrinsic_wo_chain:v4i32 383:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn), QPR:v4i32:$src1) - Complexity = 22
                    // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*43981*/         0, /*End of Scope*/
/*43982*/       /*Scope*/ 54, /*->44037*/
/*43983*/         OPC_RecordChild1, // #0 = $src1
/*43984*/         OPC_CheckChild1Type, MVT::v2i64,
/*43986*/         OPC_MoveChild2,
/*43987*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*43990*/         OPC_CheckChild0Integer, 127|128,2/*383*/, 
/*43993*/         OPC_MoveChild1,
/*43994*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43997*/         OPC_RecordChild0, // #1 = $Vm
/*43998*/         OPC_CheckChild0Type, MVT::v2i32,
/*44000*/         OPC_RecordChild1, // #2 = $lane
/*44001*/         OPC_MoveChild1,
/*44002*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44005*/         OPC_MoveParent,
/*44006*/         OPC_CheckType, MVT::v2i32,
/*44008*/         OPC_MoveParent,
/*44009*/         OPC_RecordChild2, // #3 = $Vn
/*44010*/         OPC_CheckChild2Type, MVT::v2i32,
/*44012*/         OPC_CheckType, MVT::v2i64,
/*44014*/         OPC_MoveParent,
/*44015*/         OPC_CheckType, MVT::v2i64,
/*44017*/         OPC_EmitConvertToTarget, 2,
/*44019*/         OPC_EmitInteger, MVT::i32, 14, 
/*44022*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44025*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                      MVT::v2i64, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i64 380:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 383:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 22
                  // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*44037*/       /*Scope*/ 105, /*->44143*/
/*44038*/         OPC_MoveChild1,
/*44039*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44042*/         OPC_CheckChild0Integer, 127|128,2/*383*/, 
/*44045*/         OPC_Scope, 47, /*->44094*/ // 2 children in Scope
/*44047*/           OPC_RecordChild1, // #0 = $Vn
/*44048*/           OPC_CheckChild1Type, MVT::v2i32,
/*44050*/           OPC_MoveChild2,
/*44051*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44054*/           OPC_RecordChild0, // #1 = $Vm
/*44055*/           OPC_CheckChild0Type, MVT::v2i32,
/*44057*/           OPC_RecordChild1, // #2 = $lane
/*44058*/           OPC_MoveChild1,
/*44059*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44062*/           OPC_MoveParent,
/*44063*/           OPC_CheckType, MVT::v2i32,
/*44065*/           OPC_MoveParent,
/*44066*/           OPC_CheckType, MVT::v2i64,
/*44068*/           OPC_MoveParent,
/*44069*/           OPC_RecordChild2, // #3 = $src1
/*44070*/           OPC_CheckChild2Type, MVT::v2i64,
/*44072*/           OPC_CheckType, MVT::v2i64,
/*44074*/           OPC_EmitConvertToTarget, 2,
/*44076*/           OPC_EmitInteger, MVT::i32, 14, 
/*44079*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44082*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                        MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i64 380:iPTR, (intrinsic_wo_chain:v2i64 383:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 22
                    // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*44094*/         /*Scope*/ 47, /*->44142*/
/*44095*/           OPC_MoveChild1,
/*44096*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44099*/           OPC_RecordChild0, // #0 = $Vm
/*44100*/           OPC_CheckChild0Type, MVT::v2i32,
/*44102*/           OPC_RecordChild1, // #1 = $lane
/*44103*/           OPC_MoveChild1,
/*44104*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44107*/           OPC_MoveParent,
/*44108*/           OPC_CheckType, MVT::v2i32,
/*44110*/           OPC_MoveParent,
/*44111*/           OPC_RecordChild2, // #2 = $Vn
/*44112*/           OPC_CheckChild2Type, MVT::v2i32,
/*44114*/           OPC_CheckType, MVT::v2i64,
/*44116*/           OPC_MoveParent,
/*44117*/           OPC_RecordChild2, // #3 = $src1
/*44118*/           OPC_CheckChild2Type, MVT::v2i64,
/*44120*/           OPC_CheckType, MVT::v2i64,
/*44122*/           OPC_EmitConvertToTarget, 1,
/*44124*/           OPC_EmitInteger, MVT::i32, 14, 
/*44127*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44130*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                        MVT::v2i64, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i64 380:iPTR, (intrinsic_wo_chain:v2i64 383:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn), QPR:v2i64:$src1) - Complexity = 22
                    // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*44142*/         0, /*End of Scope*/
/*44143*/       /*Scope*/ 86|128,1/*214*/, /*->44359*/
/*44145*/         OPC_RecordChild1, // #0 = $src1
/*44146*/         OPC_Scope, 9|128,1/*137*/, /*->44286*/ // 2 children in Scope
/*44149*/           OPC_CheckChild1Type, MVT::v8i16,
/*44151*/           OPC_MoveChild2,
/*44152*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44155*/           OPC_CheckChild0Integer, 4|128,3/*388*/, 
/*44158*/           OPC_Scope, 62, /*->44222*/ // 2 children in Scope
/*44160*/             OPC_RecordChild1, // #1 = $src2
/*44161*/             OPC_CheckChild1Type, MVT::v8i16,
/*44163*/             OPC_MoveChild2,
/*44164*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44167*/             OPC_RecordChild0, // #2 = $src3
/*44168*/             OPC_CheckChild0Type, MVT::v8i16,
/*44170*/             OPC_RecordChild1, // #3 = $lane
/*44171*/             OPC_MoveChild1,
/*44172*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44175*/             OPC_MoveParent,
/*44176*/             OPC_CheckType, MVT::v8i16,
/*44178*/             OPC_MoveParent,
/*44179*/             OPC_CheckType, MVT::v8i16,
/*44181*/             OPC_MoveParent,
/*44182*/             OPC_CheckType, MVT::v8i16,
/*44184*/             OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44186*/             OPC_EmitConvertToTarget, 3,
/*44188*/             OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*44191*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6
/*44199*/             OPC_EmitConvertToTarget, 3,
/*44201*/             OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*44204*/             OPC_EmitInteger, MVT::i32, 14, 
/*44207*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44210*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv8i16), 0,
                          MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                      // Src: (intrinsic_wo_chain:v8i16 380:iPTR, QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 388:iPTR, QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQRDMLAHslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*44222*/           /*Scope*/ 62, /*->44285*/
/*44223*/             OPC_MoveChild1,
/*44224*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44227*/             OPC_RecordChild0, // #1 = $src3
/*44228*/             OPC_CheckChild0Type, MVT::v8i16,
/*44230*/             OPC_RecordChild1, // #2 = $lane
/*44231*/             OPC_MoveChild1,
/*44232*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44235*/             OPC_MoveParent,
/*44236*/             OPC_CheckType, MVT::v8i16,
/*44238*/             OPC_MoveParent,
/*44239*/             OPC_RecordChild2, // #3 = $src2
/*44240*/             OPC_CheckChild2Type, MVT::v8i16,
/*44242*/             OPC_CheckType, MVT::v8i16,
/*44244*/             OPC_MoveParent,
/*44245*/             OPC_CheckType, MVT::v8i16,
/*44247*/             OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44249*/             OPC_EmitConvertToTarget, 2,
/*44251*/             OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*44254*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*44262*/             OPC_EmitConvertToTarget, 2,
/*44264*/             OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*44267*/             OPC_EmitInteger, MVT::i32, 14, 
/*44270*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44273*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv8i16), 0,
                          MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                      // Src: (intrinsic_wo_chain:v8i16 380:iPTR, QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 388:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 22
                      // Dst: (VQRDMLAHslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*44285*/           0, /*End of Scope*/
/*44286*/         /*Scope*/ 71, /*->44358*/
/*44287*/           OPC_CheckChild1Type, MVT::v4i32,
/*44289*/           OPC_MoveChild2,
/*44290*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44293*/           OPC_CheckChild0Integer, 4|128,3/*388*/, 
/*44296*/           OPC_RecordChild1, // #1 = $src2
/*44297*/           OPC_CheckChild1Type, MVT::v4i32,
/*44299*/           OPC_MoveChild2,
/*44300*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44303*/           OPC_RecordChild0, // #2 = $src3
/*44304*/           OPC_CheckChild0Type, MVT::v4i32,
/*44306*/           OPC_RecordChild1, // #3 = $lane
/*44307*/           OPC_MoveChild1,
/*44308*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44311*/           OPC_MoveParent,
/*44312*/           OPC_CheckType, MVT::v4i32,
/*44314*/           OPC_MoveParent,
/*44315*/           OPC_CheckType, MVT::v4i32,
/*44317*/           OPC_MoveParent,
/*44318*/           OPC_CheckType, MVT::v4i32,
/*44320*/           OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44322*/           OPC_EmitConvertToTarget, 3,
/*44324*/           OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*44327*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6
/*44335*/           OPC_EmitConvertToTarget, 3,
/*44337*/           OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*44340*/           OPC_EmitInteger, MVT::i32, 14, 
/*44343*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44346*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv4i32), 0,
                        MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (intrinsic_wo_chain:v4i32 380:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 388:iPTR, QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 22
                    // Dst: (VQRDMLAHslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*44358*/         0, /*End of Scope*/
/*44359*/       /*Scope*/ 13|128,1/*141*/, /*->44502*/
/*44361*/         OPC_MoveChild1,
/*44362*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44365*/         OPC_CheckChild0Integer, 4|128,3/*388*/, 
/*44368*/         OPC_Scope, 65, /*->44435*/ // 2 children in Scope
/*44370*/           OPC_RecordChild1, // #0 = $src2
/*44371*/           OPC_CheckChild1Type, MVT::v8i16,
/*44373*/           OPC_MoveChild2,
/*44374*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44377*/           OPC_RecordChild0, // #1 = $src3
/*44378*/           OPC_CheckChild0Type, MVT::v8i16,
/*44380*/           OPC_RecordChild1, // #2 = $lane
/*44381*/           OPC_MoveChild1,
/*44382*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44385*/           OPC_MoveParent,
/*44386*/           OPC_CheckType, MVT::v8i16,
/*44388*/           OPC_MoveParent,
/*44389*/           OPC_CheckType, MVT::v8i16,
/*44391*/           OPC_MoveParent,
/*44392*/           OPC_RecordChild2, // #3 = $src1
/*44393*/           OPC_CheckChild2Type, MVT::v8i16,
/*44395*/           OPC_CheckType, MVT::v8i16,
/*44397*/           OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44399*/           OPC_EmitConvertToTarget, 2,
/*44401*/           OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*44404*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*44412*/           OPC_EmitConvertToTarget, 2,
/*44414*/           OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*44417*/           OPC_EmitInteger, MVT::i32, 14, 
/*44420*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44423*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv8i16), 0,
                        MVT::v8i16, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                    // Src: (intrinsic_wo_chain:v8i16 380:iPTR, (intrinsic_wo_chain:v8i16 388:iPTR, QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane)), QPR:v8i16:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*44435*/         /*Scope*/ 65, /*->44501*/
/*44436*/           OPC_MoveChild1,
/*44437*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44440*/           OPC_RecordChild0, // #0 = $src3
/*44441*/           OPC_CheckChild0Type, MVT::v8i16,
/*44443*/           OPC_RecordChild1, // #1 = $lane
/*44444*/           OPC_MoveChild1,
/*44445*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44448*/           OPC_MoveParent,
/*44449*/           OPC_CheckType, MVT::v8i16,
/*44451*/           OPC_MoveParent,
/*44452*/           OPC_RecordChild2, // #2 = $src2
/*44453*/           OPC_CheckChild2Type, MVT::v8i16,
/*44455*/           OPC_CheckType, MVT::v8i16,
/*44457*/           OPC_MoveParent,
/*44458*/           OPC_RecordChild2, // #3 = $src1
/*44459*/           OPC_CheckChild2Type, MVT::v8i16,
/*44461*/           OPC_CheckType, MVT::v8i16,
/*44463*/           OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44465*/           OPC_EmitConvertToTarget, 1,
/*44467*/           OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*44470*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v4i16, 2/*#Ops*/, 0, 5,  // Results = #6
/*44478*/           OPC_EmitConvertToTarget, 1,
/*44480*/           OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*44483*/           OPC_EmitInteger, MVT::i32, 14, 
/*44486*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44489*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv8i16), 0,
                        MVT::v8i16, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                    // Src: (intrinsic_wo_chain:v8i16 380:iPTR, (intrinsic_wo_chain:v8i16 388:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2), QPR:v8i16:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*44501*/         0, /*End of Scope*/
/*44502*/       /*Scope*/ 72, /*->44575*/
/*44503*/         OPC_RecordChild1, // #0 = $src1
/*44504*/         OPC_CheckChild1Type, MVT::v4i32,
/*44506*/         OPC_MoveChild2,
/*44507*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44510*/         OPC_CheckChild0Integer, 4|128,3/*388*/, 
/*44513*/         OPC_MoveChild1,
/*44514*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44517*/         OPC_RecordChild0, // #1 = $src3
/*44518*/         OPC_CheckChild0Type, MVT::v4i32,
/*44520*/         OPC_RecordChild1, // #2 = $lane
/*44521*/         OPC_MoveChild1,
/*44522*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44525*/         OPC_MoveParent,
/*44526*/         OPC_CheckType, MVT::v4i32,
/*44528*/         OPC_MoveParent,
/*44529*/         OPC_RecordChild2, // #3 = $src2
/*44530*/         OPC_CheckChild2Type, MVT::v4i32,
/*44532*/         OPC_CheckType, MVT::v4i32,
/*44534*/         OPC_MoveParent,
/*44535*/         OPC_CheckType, MVT::v4i32,
/*44537*/         OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44539*/         OPC_EmitConvertToTarget, 2,
/*44541*/         OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*44544*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*44552*/         OPC_EmitConvertToTarget, 2,
/*44554*/         OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*44557*/         OPC_EmitInteger, MVT::i32, 14, 
/*44560*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44563*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv4i32), 0,
                      MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                  // Src: (intrinsic_wo_chain:v4i32 380:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 388:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 22
                  // Dst: (VQRDMLAHslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*44575*/       /*Scope*/ 13|128,1/*141*/, /*->44718*/
/*44577*/         OPC_MoveChild1,
/*44578*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44581*/         OPC_CheckChild0Integer, 4|128,3/*388*/, 
/*44584*/         OPC_Scope, 65, /*->44651*/ // 2 children in Scope
/*44586*/           OPC_RecordChild1, // #0 = $src2
/*44587*/           OPC_CheckChild1Type, MVT::v4i32,
/*44589*/           OPC_MoveChild2,
/*44590*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44593*/           OPC_RecordChild0, // #1 = $src3
/*44594*/           OPC_CheckChild0Type, MVT::v4i32,
/*44596*/           OPC_RecordChild1, // #2 = $lane
/*44597*/           OPC_MoveChild1,
/*44598*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44601*/           OPC_MoveParent,
/*44602*/           OPC_CheckType, MVT::v4i32,
/*44604*/           OPC_MoveParent,
/*44605*/           OPC_CheckType, MVT::v4i32,
/*44607*/           OPC_MoveParent,
/*44608*/           OPC_RecordChild2, // #3 = $src1
/*44609*/           OPC_CheckChild2Type, MVT::v4i32,
/*44611*/           OPC_CheckType, MVT::v4i32,
/*44613*/           OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44615*/           OPC_EmitConvertToTarget, 2,
/*44617*/           OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*44620*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*44628*/           OPC_EmitConvertToTarget, 2,
/*44630*/           OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*44633*/           OPC_EmitInteger, MVT::i32, 14, 
/*44636*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44639*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv4i32), 0,
                        MVT::v4i32, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                    // Src: (intrinsic_wo_chain:v4i32 380:iPTR, (intrinsic_wo_chain:v4i32 388:iPTR, QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*44651*/         /*Scope*/ 65, /*->44717*/
/*44652*/           OPC_MoveChild1,
/*44653*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44656*/           OPC_RecordChild0, // #0 = $src3
/*44657*/           OPC_CheckChild0Type, MVT::v4i32,
/*44659*/           OPC_RecordChild1, // #1 = $lane
/*44660*/           OPC_MoveChild1,
/*44661*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44664*/           OPC_MoveParent,
/*44665*/           OPC_CheckType, MVT::v4i32,
/*44667*/           OPC_MoveParent,
/*44668*/           OPC_RecordChild2, // #2 = $src2
/*44669*/           OPC_CheckChild2Type, MVT::v4i32,
/*44671*/           OPC_CheckType, MVT::v4i32,
/*44673*/           OPC_MoveParent,
/*44674*/           OPC_RecordChild2, // #3 = $src1
/*44675*/           OPC_CheckChild2Type, MVT::v4i32,
/*44677*/           OPC_CheckType, MVT::v4i32,
/*44679*/           OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44681*/           OPC_EmitConvertToTarget, 1,
/*44683*/           OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*44686*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v2i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*44694*/           OPC_EmitConvertToTarget, 1,
/*44696*/           OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*44699*/           OPC_EmitInteger, MVT::i32, 14, 
/*44702*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44705*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv4i32), 0,
                        MVT::v4i32, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                    // Src: (intrinsic_wo_chain:v4i32 380:iPTR, (intrinsic_wo_chain:v4i32 388:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2), QPR:v4i32:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*44717*/         0, /*End of Scope*/
/*44718*/       /*Scope*/ 106|128,1/*234*/, /*->44954*/
/*44720*/         OPC_RecordChild1, // #0 = $src1
/*44721*/         OPC_Scope, 39, /*->44762*/ // 5 children in Scope
/*44723*/           OPC_CheckChild1Type, MVT::v4i16,
/*44725*/           OPC_MoveChild2,
/*44726*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44729*/           OPC_CheckChild0Integer, 4|128,3/*388*/, 
/*44732*/           OPC_RecordChild1, // #1 = $Vn
/*44733*/           OPC_CheckChild1Type, MVT::v4i16,
/*44735*/           OPC_RecordChild2, // #2 = $Vm
/*44736*/           OPC_CheckChild2Type, MVT::v4i16,
/*44738*/           OPC_CheckType, MVT::v4i16,
/*44740*/           OPC_MoveParent,
/*44741*/           OPC_CheckType, MVT::v4i16,
/*44743*/           OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44745*/           OPC_EmitInteger, MVT::i32, 14, 
/*44748*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44751*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (intrinsic_wo_chain:v4i16 380:iPTR, DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 388:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 16
                    // Dst: (VQRDMLAHv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*44762*/         /*Scope*/ 39, /*->44802*/
/*44763*/           OPC_CheckChild1Type, MVT::v2i32,
/*44765*/           OPC_MoveChild2,
/*44766*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44769*/           OPC_CheckChild0Integer, 4|128,3/*388*/, 
/*44772*/           OPC_RecordChild1, // #1 = $Vn
/*44773*/           OPC_CheckChild1Type, MVT::v2i32,
/*44775*/           OPC_RecordChild2, // #2 = $Vm
/*44776*/           OPC_CheckChild2Type, MVT::v2i32,
/*44778*/           OPC_CheckType, MVT::v2i32,
/*44780*/           OPC_MoveParent,
/*44781*/           OPC_CheckType, MVT::v2i32,
/*44783*/           OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44785*/           OPC_EmitInteger, MVT::i32, 14, 
/*44788*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44791*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (intrinsic_wo_chain:v2i32 380:iPTR, DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 388:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 16
                    // Dst: (VQRDMLAHv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*44802*/         /*Scope*/ 39, /*->44842*/
/*44803*/           OPC_CheckChild1Type, MVT::v8i16,
/*44805*/           OPC_MoveChild2,
/*44806*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44809*/           OPC_CheckChild0Integer, 4|128,3/*388*/, 
/*44812*/           OPC_RecordChild1, // #1 = $Vn
/*44813*/           OPC_CheckChild1Type, MVT::v8i16,
/*44815*/           OPC_RecordChild2, // #2 = $Vm
/*44816*/           OPC_CheckChild2Type, MVT::v8i16,
/*44818*/           OPC_CheckType, MVT::v8i16,
/*44820*/           OPC_MoveParent,
/*44821*/           OPC_CheckType, MVT::v8i16,
/*44823*/           OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44825*/           OPC_EmitInteger, MVT::i32, 14, 
/*44828*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44831*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (intrinsic_wo_chain:v8i16 380:iPTR, QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 388:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 16
                    // Dst: (VQRDMLAHv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*44842*/         /*Scope*/ 72, /*->44915*/
/*44843*/           OPC_CheckChild1Type, MVT::v4i32,
/*44845*/           OPC_MoveChild2,
/*44846*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44849*/           OPC_CheckType, MVT::v4i32,
/*44851*/           OPC_Scope, 31, /*->44884*/ // 2 children in Scope
/*44853*/             OPC_CheckChild0Integer, 4|128,3/*388*/, 
/*44856*/             OPC_RecordChild1, // #1 = $Vn
/*44857*/             OPC_CheckChild1Type, MVT::v4i32,
/*44859*/             OPC_RecordChild2, // #2 = $Vm
/*44860*/             OPC_CheckChild2Type, MVT::v4i32,
/*44862*/             OPC_MoveParent,
/*44863*/             OPC_CheckType, MVT::v4i32,
/*44865*/             OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44867*/             OPC_EmitInteger, MVT::i32, 14, 
/*44870*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44873*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v4i32 380:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 388:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 16
                      // Dst: (VQRDMLAHv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*44884*/           /*Scope*/ 29, /*->44914*/
/*44885*/             OPC_CheckChild0Integer, 127|128,2/*383*/, 
/*44888*/             OPC_RecordChild1, // #1 = $Vn
/*44889*/             OPC_CheckChild1Type, MVT::v4i16,
/*44891*/             OPC_RecordChild2, // #2 = $Vm
/*44892*/             OPC_CheckChild2Type, MVT::v4i16,
/*44894*/             OPC_MoveParent,
/*44895*/             OPC_CheckType, MVT::v4i32,
/*44897*/             OPC_EmitInteger, MVT::i32, 14, 
/*44900*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44903*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v4i32 380:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 383:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 16
                      // Dst: (VQDMLALv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*44914*/           0, /*End of Scope*/
/*44915*/         /*Scope*/ 37, /*->44953*/
/*44916*/           OPC_CheckChild1Type, MVT::v2i64,
/*44918*/           OPC_MoveChild2,
/*44919*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44922*/           OPC_CheckChild0Integer, 127|128,2/*383*/, 
/*44925*/           OPC_RecordChild1, // #1 = $Vn
/*44926*/           OPC_CheckChild1Type, MVT::v2i32,
/*44928*/           OPC_RecordChild2, // #2 = $Vm
/*44929*/           OPC_CheckChild2Type, MVT::v2i32,
/*44931*/           OPC_CheckType, MVT::v2i64,
/*44933*/           OPC_MoveParent,
/*44934*/           OPC_CheckType, MVT::v2i64,
/*44936*/           OPC_EmitInteger, MVT::i32, 14, 
/*44939*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44942*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (intrinsic_wo_chain:v2i64 380:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 383:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 16
                    // Dst: (VQDMLALv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*44953*/         0, /*End of Scope*/
/*44954*/       /*Scope*/ 81|128,1/*209*/, /*->45165*/
/*44956*/         OPC_MoveChild1,
/*44957*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44960*/         OPC_Scope, 6|128,1/*134*/, /*->45097*/ // 2 children in Scope
/*44963*/           OPC_CheckChild0Integer, 4|128,3/*388*/, 
/*44966*/           OPC_RecordChild1, // #0 = $Vn
/*44967*/           OPC_SwitchType /*4 cases */, 30, MVT::v4i16,// ->45000
/*44970*/             OPC_CheckChild1Type, MVT::v4i16,
/*44972*/             OPC_RecordChild2, // #1 = $Vm
/*44973*/             OPC_CheckChild2Type, MVT::v4i16,
/*44975*/             OPC_MoveParent,
/*44976*/             OPC_RecordChild2, // #2 = $src1
/*44977*/             OPC_CheckChild2Type, MVT::v4i16,
/*44979*/             OPC_CheckType, MVT::v4i16,
/*44981*/             OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44983*/             OPC_EmitInteger, MVT::i32, 14, 
/*44986*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44989*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHv4i16), 0,
                          MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (intrinsic_wo_chain:v4i16 380:iPTR, (intrinsic_wo_chain:v4i16 388:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 16
                      // Dst: (VQRDMLAHv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*45000*/           /*SwitchType*/ 30, MVT::v2i32,// ->45032
/*45002*/             OPC_CheckChild1Type, MVT::v2i32,
/*45004*/             OPC_RecordChild2, // #1 = $Vm
/*45005*/             OPC_CheckChild2Type, MVT::v2i32,
/*45007*/             OPC_MoveParent,
/*45008*/             OPC_RecordChild2, // #2 = $src1
/*45009*/             OPC_CheckChild2Type, MVT::v2i32,
/*45011*/             OPC_CheckType, MVT::v2i32,
/*45013*/             OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45015*/             OPC_EmitInteger, MVT::i32, 14, 
/*45018*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45021*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHv2i32), 0,
                          MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (intrinsic_wo_chain:v2i32 380:iPTR, (intrinsic_wo_chain:v2i32 388:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 16
                      // Dst: (VQRDMLAHv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*45032*/           /*SwitchType*/ 30, MVT::v8i16,// ->45064
/*45034*/             OPC_CheckChild1Type, MVT::v8i16,
/*45036*/             OPC_RecordChild2, // #1 = $Vm
/*45037*/             OPC_CheckChild2Type, MVT::v8i16,
/*45039*/             OPC_MoveParent,
/*45040*/             OPC_RecordChild2, // #2 = $src1
/*45041*/             OPC_CheckChild2Type, MVT::v8i16,
/*45043*/             OPC_CheckType, MVT::v8i16,
/*45045*/             OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45047*/             OPC_EmitInteger, MVT::i32, 14, 
/*45050*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45053*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (intrinsic_wo_chain:v8i16 380:iPTR, (intrinsic_wo_chain:v8i16 388:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 16
                      // Dst: (VQRDMLAHv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*45064*/           /*SwitchType*/ 30, MVT::v4i32,// ->45096
/*45066*/             OPC_CheckChild1Type, MVT::v4i32,
/*45068*/             OPC_RecordChild2, // #1 = $Vm
/*45069*/             OPC_CheckChild2Type, MVT::v4i32,
/*45071*/             OPC_MoveParent,
/*45072*/             OPC_RecordChild2, // #2 = $src1
/*45073*/             OPC_CheckChild2Type, MVT::v4i32,
/*45075*/             OPC_CheckType, MVT::v4i32,
/*45077*/             OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45079*/             OPC_EmitInteger, MVT::i32, 14, 
/*45082*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45085*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (intrinsic_wo_chain:v4i32 380:iPTR, (intrinsic_wo_chain:v4i32 388:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 16
                      // Dst: (VQRDMLAHv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*45096*/           0, // EndSwitchType
/*45097*/         /*Scope*/ 66, /*->45164*/
/*45098*/           OPC_CheckChild0Integer, 127|128,2/*383*/, 
/*45101*/           OPC_RecordChild1, // #0 = $Vn
/*45102*/           OPC_SwitchType /*2 cases */, 28, MVT::v4i32,// ->45133
/*45105*/             OPC_CheckChild1Type, MVT::v4i16,
/*45107*/             OPC_RecordChild2, // #1 = $Vm
/*45108*/             OPC_CheckChild2Type, MVT::v4i16,
/*45110*/             OPC_MoveParent,
/*45111*/             OPC_RecordChild2, // #2 = $src1
/*45112*/             OPC_CheckChild2Type, MVT::v4i32,
/*45114*/             OPC_CheckType, MVT::v4i32,
/*45116*/             OPC_EmitInteger, MVT::i32, 14, 
/*45119*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45122*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (intrinsic_wo_chain:v4i32 380:iPTR, (intrinsic_wo_chain:v4i32 383:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 16
                      // Dst: (VQDMLALv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*45133*/           /*SwitchType*/ 28, MVT::v2i64,// ->45163
/*45135*/             OPC_CheckChild1Type, MVT::v2i32,
/*45137*/             OPC_RecordChild2, // #1 = $Vm
/*45138*/             OPC_CheckChild2Type, MVT::v2i32,
/*45140*/             OPC_MoveParent,
/*45141*/             OPC_RecordChild2, // #2 = $src1
/*45142*/             OPC_CheckChild2Type, MVT::v2i64,
/*45144*/             OPC_CheckType, MVT::v2i64,
/*45146*/             OPC_EmitInteger, MVT::i32, 14, 
/*45149*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45152*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALv2i64), 0,
                          MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (intrinsic_wo_chain:v2i64 380:iPTR, (intrinsic_wo_chain:v2i64 383:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 16
                      // Dst: (VQDMLALv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*45163*/           0, // EndSwitchType
/*45164*/         0, /*End of Scope*/
/*45165*/       /*Scope*/ 75|128,1/*203*/, /*->45370*/
/*45167*/         OPC_RecordChild1, // #0 = $Vn
/*45168*/         OPC_SwitchType /*8 cases */, 23, MVT::v4i16,// ->45194
/*45171*/           OPC_CheckChild1Type, MVT::v4i16,
/*45173*/           OPC_RecordChild2, // #1 = $Vm
/*45174*/           OPC_CheckChild2Type, MVT::v4i16,
/*45176*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45178*/           OPC_EmitInteger, MVT::i32, 14, 
/*45181*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45184*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDsv4i16), 0,
                        MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i16 380:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                    // Dst: (VQADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*45194*/         /*SwitchType*/ 23, MVT::v2i32,// ->45219
/*45196*/           OPC_CheckChild1Type, MVT::v2i32,
/*45198*/           OPC_RecordChild2, // #1 = $Vm
/*45199*/           OPC_CheckChild2Type, MVT::v2i32,
/*45201*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45203*/           OPC_EmitInteger, MVT::i32, 14, 
/*45206*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45209*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDsv2i32), 0,
                        MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i32 380:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                    // Dst: (VQADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*45219*/         /*SwitchType*/ 23, MVT::v8i16,// ->45244
/*45221*/           OPC_CheckChild1Type, MVT::v8i16,
/*45223*/           OPC_RecordChild2, // #1 = $Vm
/*45224*/           OPC_CheckChild2Type, MVT::v8i16,
/*45226*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45228*/           OPC_EmitInteger, MVT::i32, 14, 
/*45231*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45234*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDsv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v8i16 380:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                    // Dst: (VQADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*45244*/         /*SwitchType*/ 23, MVT::v4i32,// ->45269
/*45246*/           OPC_CheckChild1Type, MVT::v4i32,
/*45248*/           OPC_RecordChild2, // #1 = $Vm
/*45249*/           OPC_CheckChild2Type, MVT::v4i32,
/*45251*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45253*/           OPC_EmitInteger, MVT::i32, 14, 
/*45256*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45259*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDsv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 380:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                    // Dst: (VQADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*45269*/         /*SwitchType*/ 23, MVT::v8i8,// ->45294
/*45271*/           OPC_CheckChild1Type, MVT::v8i8,
/*45273*/           OPC_RecordChild2, // #1 = $Vm
/*45274*/           OPC_CheckChild2Type, MVT::v8i8,
/*45276*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45278*/           OPC_EmitInteger, MVT::i32, 14, 
/*45281*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45284*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDsv8i8), 0,
                        MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v8i8 380:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                    // Dst: (VQADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*45294*/         /*SwitchType*/ 23, MVT::v16i8,// ->45319
/*45296*/           OPC_CheckChild1Type, MVT::v16i8,
/*45298*/           OPC_RecordChild2, // #1 = $Vm
/*45299*/           OPC_CheckChild2Type, MVT::v16i8,
/*45301*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45303*/           OPC_EmitInteger, MVT::i32, 14, 
/*45306*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45309*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDsv16i8), 0,
                        MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v16i8 380:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                    // Dst: (VQADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*45319*/         /*SwitchType*/ 23, MVT::v1i64,// ->45344
/*45321*/           OPC_CheckChild1Type, MVT::v1i64,
/*45323*/           OPC_RecordChild2, // #1 = $Vm
/*45324*/           OPC_CheckChild2Type, MVT::v1i64,
/*45326*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45328*/           OPC_EmitInteger, MVT::i32, 14, 
/*45331*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45334*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDsv1i64), 0,
                        MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v1i64 380:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                    // Dst: (VQADDsv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*45344*/         /*SwitchType*/ 23, MVT::v2i64,// ->45369
/*45346*/           OPC_CheckChild1Type, MVT::v2i64,
/*45348*/           OPC_RecordChild2, // #1 = $Vm
/*45349*/           OPC_CheckChild2Type, MVT::v2i64,
/*45351*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45353*/           OPC_EmitInteger, MVT::i32, 14, 
/*45356*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45359*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDsv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i64 380:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                    // Dst: (VQADDsv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*45369*/         0, // EndSwitchType
/*45370*/       0, /*End of Scope*/
/*45371*/     /*Scope*/ 77|128,8/*1101*/, /*->46474*/
/*45373*/       OPC_CheckChild0Integer, 16|128,3/*400*/, 
/*45376*/       OPC_RecordChild1, // #0 = $src1
/*45377*/       OPC_Scope, 36|128,1/*164*/, /*->45544*/ // 8 children in Scope
/*45380*/         OPC_CheckChild1Type, MVT::v4i16,
/*45382*/         OPC_Scope, 6|128,1/*134*/, /*->45519*/ // 2 children in Scope
/*45385*/           OPC_MoveChild2,
/*45386*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45389*/           OPC_CheckChild0Integer, 4|128,3/*388*/, 
/*45392*/           OPC_Scope, 46, /*->45440*/ // 3 children in Scope
/*45394*/             OPC_RecordChild1, // #1 = $Vn
/*45395*/             OPC_CheckChild1Type, MVT::v4i16,
/*45397*/             OPC_MoveChild2,
/*45398*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45401*/             OPC_RecordChild0, // #2 = $Vm
/*45402*/             OPC_CheckChild0Type, MVT::v4i16,
/*45404*/             OPC_RecordChild1, // #3 = $lane
/*45405*/             OPC_MoveChild1,
/*45406*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45409*/             OPC_MoveParent,
/*45410*/             OPC_CheckType, MVT::v4i16,
/*45412*/             OPC_MoveParent,
/*45413*/             OPC_CheckType, MVT::v4i16,
/*45415*/             OPC_MoveParent,
/*45416*/             OPC_CheckType, MVT::v4i16,
/*45418*/             OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45420*/             OPC_EmitConvertToTarget, 3,
/*45422*/             OPC_EmitInteger, MVT::i32, 14, 
/*45425*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45428*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHslv4i16), 0,
                          MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v4i16 400:iPTR, DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 388:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQRDMLSHslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*45440*/           /*Scope*/ 46, /*->45487*/
/*45441*/             OPC_MoveChild1,
/*45442*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45445*/             OPC_RecordChild0, // #1 = $Vm
/*45446*/             OPC_CheckChild0Type, MVT::v4i16,
/*45448*/             OPC_RecordChild1, // #2 = $lane
/*45449*/             OPC_MoveChild1,
/*45450*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45453*/             OPC_MoveParent,
/*45454*/             OPC_CheckType, MVT::v4i16,
/*45456*/             OPC_MoveParent,
/*45457*/             OPC_RecordChild2, // #3 = $Vn
/*45458*/             OPC_CheckChild2Type, MVT::v4i16,
/*45460*/             OPC_CheckType, MVT::v4i16,
/*45462*/             OPC_MoveParent,
/*45463*/             OPC_CheckType, MVT::v4i16,
/*45465*/             OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45467*/             OPC_EmitConvertToTarget, 2,
/*45469*/             OPC_EmitInteger, MVT::i32, 14, 
/*45472*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45475*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHslv4i16), 0,
                          MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v4i16 400:iPTR, DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 388:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 22
                      // Dst: (VQRDMLSHslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*45487*/           /*Scope*/ 30, /*->45518*/
/*45488*/             OPC_RecordChild1, // #1 = $Vn
/*45489*/             OPC_CheckChild1Type, MVT::v4i16,
/*45491*/             OPC_RecordChild2, // #2 = $Vm
/*45492*/             OPC_CheckChild2Type, MVT::v4i16,
/*45494*/             OPC_CheckType, MVT::v4i16,
/*45496*/             OPC_MoveParent,
/*45497*/             OPC_CheckType, MVT::v4i16,
/*45499*/             OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45501*/             OPC_EmitInteger, MVT::i32, 14, 
/*45504*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45507*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHv4i16), 0,
                          MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v4i16 400:iPTR, DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 388:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 16
                      // Dst: (VQRDMLSHv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*45518*/           0, /*End of Scope*/
/*45519*/         /*Scope*/ 23, /*->45543*/
/*45520*/           OPC_RecordChild2, // #1 = $Vm
/*45521*/           OPC_CheckChild2Type, MVT::v4i16,
/*45523*/           OPC_CheckType, MVT::v4i16,
/*45525*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45527*/           OPC_EmitInteger, MVT::i32, 14, 
/*45530*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45533*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBsv4i16), 0,
                        MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i16 400:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                    // Dst: (VQSUBsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*45543*/         0, /*End of Scope*/
/*45544*/       /*Scope*/ 36|128,1/*164*/, /*->45710*/
/*45546*/         OPC_CheckChild1Type, MVT::v2i32,
/*45548*/         OPC_Scope, 6|128,1/*134*/, /*->45685*/ // 2 children in Scope
/*45551*/           OPC_MoveChild2,
/*45552*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45555*/           OPC_CheckChild0Integer, 4|128,3/*388*/, 
/*45558*/           OPC_Scope, 46, /*->45606*/ // 3 children in Scope
/*45560*/             OPC_RecordChild1, // #1 = $Vn
/*45561*/             OPC_CheckChild1Type, MVT::v2i32,
/*45563*/             OPC_MoveChild2,
/*45564*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45567*/             OPC_RecordChild0, // #2 = $Vm
/*45568*/             OPC_CheckChild0Type, MVT::v2i32,
/*45570*/             OPC_RecordChild1, // #3 = $lane
/*45571*/             OPC_MoveChild1,
/*45572*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45575*/             OPC_MoveParent,
/*45576*/             OPC_CheckType, MVT::v2i32,
/*45578*/             OPC_MoveParent,
/*45579*/             OPC_CheckType, MVT::v2i32,
/*45581*/             OPC_MoveParent,
/*45582*/             OPC_CheckType, MVT::v2i32,
/*45584*/             OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45586*/             OPC_EmitConvertToTarget, 3,
/*45588*/             OPC_EmitInteger, MVT::i32, 14, 
/*45591*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45594*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHslv2i32), 0,
                          MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v2i32 400:iPTR, DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 388:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQRDMLSHslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*45606*/           /*Scope*/ 46, /*->45653*/
/*45607*/             OPC_MoveChild1,
/*45608*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45611*/             OPC_RecordChild0, // #1 = $Vm
/*45612*/             OPC_CheckChild0Type, MVT::v2i32,
/*45614*/             OPC_RecordChild1, // #2 = $lane
/*45615*/             OPC_MoveChild1,
/*45616*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45619*/             OPC_MoveParent,
/*45620*/             OPC_CheckType, MVT::v2i32,
/*45622*/             OPC_MoveParent,
/*45623*/             OPC_RecordChild2, // #3 = $Vn
/*45624*/             OPC_CheckChild2Type, MVT::v2i32,
/*45626*/             OPC_CheckType, MVT::v2i32,
/*45628*/             OPC_MoveParent,
/*45629*/             OPC_CheckType, MVT::v2i32,
/*45631*/             OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45633*/             OPC_EmitConvertToTarget, 2,
/*45635*/             OPC_EmitInteger, MVT::i32, 14, 
/*45638*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45641*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHslv2i32), 0,
                          MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v2i32 400:iPTR, DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 388:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VQRDMLSHslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*45653*/           /*Scope*/ 30, /*->45684*/
/*45654*/             OPC_RecordChild1, // #1 = $Vn
/*45655*/             OPC_CheckChild1Type, MVT::v2i32,
/*45657*/             OPC_RecordChild2, // #2 = $Vm
/*45658*/             OPC_CheckChild2Type, MVT::v2i32,
/*45660*/             OPC_CheckType, MVT::v2i32,
/*45662*/             OPC_MoveParent,
/*45663*/             OPC_CheckType, MVT::v2i32,
/*45665*/             OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45667*/             OPC_EmitInteger, MVT::i32, 14, 
/*45670*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45673*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHv2i32), 0,
                          MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v2i32 400:iPTR, DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 388:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 16
                      // Dst: (VQRDMLSHv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*45684*/           0, /*End of Scope*/
/*45685*/         /*Scope*/ 23, /*->45709*/
/*45686*/           OPC_RecordChild2, // #1 = $Vm
/*45687*/           OPC_CheckChild2Type, MVT::v2i32,
/*45689*/           OPC_CheckType, MVT::v2i32,
/*45691*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45693*/           OPC_EmitInteger, MVT::i32, 14, 
/*45696*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45699*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBsv2i32), 0,
                        MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i32 400:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                    // Dst: (VQSUBsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*45709*/         0, /*End of Scope*/
/*45710*/       /*Scope*/ 69|128,2/*325*/, /*->46037*/
/*45712*/         OPC_CheckChild1Type, MVT::v4i32,
/*45714*/         OPC_Scope, 39|128,2/*295*/, /*->46012*/ // 2 children in Scope
/*45717*/           OPC_MoveChild2,
/*45718*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45721*/           OPC_Scope, 124, /*->45847*/ // 2 children in Scope
/*45723*/             OPC_CheckChild0Integer, 127|128,2/*383*/, 
/*45726*/             OPC_Scope, 44, /*->45772*/ // 3 children in Scope
/*45728*/               OPC_RecordChild1, // #1 = $Vn
/*45729*/               OPC_CheckChild1Type, MVT::v4i16,
/*45731*/               OPC_MoveChild2,
/*45732*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45735*/               OPC_RecordChild0, // #2 = $Vm
/*45736*/               OPC_CheckChild0Type, MVT::v4i16,
/*45738*/               OPC_RecordChild1, // #3 = $lane
/*45739*/               OPC_MoveChild1,
/*45740*/               OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45743*/               OPC_MoveParent,
/*45744*/               OPC_CheckType, MVT::v4i16,
/*45746*/               OPC_MoveParent,
/*45747*/               OPC_CheckType, MVT::v4i32,
/*45749*/               OPC_MoveParent,
/*45750*/               OPC_CheckType, MVT::v4i32,
/*45752*/               OPC_EmitConvertToTarget, 3,
/*45754*/               OPC_EmitInteger, MVT::i32, 14, 
/*45757*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45760*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLSLslv4i16), 0,
                            MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (intrinsic_wo_chain:v4i32 400:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 383:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 22
                        // Dst: (VQDMLSLslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*45772*/             /*Scope*/ 44, /*->45817*/
/*45773*/               OPC_MoveChild1,
/*45774*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45777*/               OPC_RecordChild0, // #1 = $Vm
/*45778*/               OPC_CheckChild0Type, MVT::v4i16,
/*45780*/               OPC_RecordChild1, // #2 = $lane
/*45781*/               OPC_MoveChild1,
/*45782*/               OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45785*/               OPC_MoveParent,
/*45786*/               OPC_CheckType, MVT::v4i16,
/*45788*/               OPC_MoveParent,
/*45789*/               OPC_RecordChild2, // #3 = $Vn
/*45790*/               OPC_CheckChild2Type, MVT::v4i16,
/*45792*/               OPC_CheckType, MVT::v4i32,
/*45794*/               OPC_MoveParent,
/*45795*/               OPC_CheckType, MVT::v4i32,
/*45797*/               OPC_EmitConvertToTarget, 2,
/*45799*/               OPC_EmitInteger, MVT::i32, 14, 
/*45802*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45805*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLSLslv4i16), 0,
                            MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                        // Src: (intrinsic_wo_chain:v4i32 400:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 383:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 22
                        // Dst: (VQDMLSLslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*45817*/             /*Scope*/ 28, /*->45846*/
/*45818*/               OPC_RecordChild1, // #1 = $Vn
/*45819*/               OPC_CheckChild1Type, MVT::v4i16,
/*45821*/               OPC_RecordChild2, // #2 = $Vm
/*45822*/               OPC_CheckChild2Type, MVT::v4i16,
/*45824*/               OPC_CheckType, MVT::v4i32,
/*45826*/               OPC_MoveParent,
/*45827*/               OPC_CheckType, MVT::v4i32,
/*45829*/               OPC_EmitInteger, MVT::i32, 14, 
/*45832*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45835*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLSLv4i32), 0,
                            MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (intrinsic_wo_chain:v4i32 400:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 383:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 16
                        // Dst: (VQDMLSLv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*45846*/             0, /*End of Scope*/
/*45847*/           /*Scope*/ 34|128,1/*162*/, /*->46011*/
/*45849*/             OPC_CheckChild0Integer, 4|128,3/*388*/, 
/*45852*/             OPC_Scope, 62, /*->45916*/ // 3 children in Scope
/*45854*/               OPC_RecordChild1, // #1 = $src2
/*45855*/               OPC_CheckChild1Type, MVT::v4i32,
/*45857*/               OPC_MoveChild2,
/*45858*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45861*/               OPC_RecordChild0, // #2 = $src3
/*45862*/               OPC_CheckChild0Type, MVT::v4i32,
/*45864*/               OPC_RecordChild1, // #3 = $lane
/*45865*/               OPC_MoveChild1,
/*45866*/               OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45869*/               OPC_MoveParent,
/*45870*/               OPC_CheckType, MVT::v4i32,
/*45872*/               OPC_MoveParent,
/*45873*/               OPC_CheckType, MVT::v4i32,
/*45875*/               OPC_MoveParent,
/*45876*/               OPC_CheckType, MVT::v4i32,
/*45878*/               OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45880*/               OPC_EmitConvertToTarget, 3,
/*45882*/               OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*45885*/               OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                            MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6
/*45893*/               OPC_EmitConvertToTarget, 3,
/*45895*/               OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*45898*/               OPC_EmitInteger, MVT::i32, 14, 
/*45901*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45904*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHslv4i32), 0,
                            MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                        // Src: (intrinsic_wo_chain:v4i32 400:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 388:iPTR, QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 22
                        // Dst: (VQRDMLSHslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*45916*/             /*Scope*/ 62, /*->45979*/
/*45917*/               OPC_MoveChild1,
/*45918*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45921*/               OPC_RecordChild0, // #1 = $src3
/*45922*/               OPC_CheckChild0Type, MVT::v4i32,
/*45924*/               OPC_RecordChild1, // #2 = $lane
/*45925*/               OPC_MoveChild1,
/*45926*/               OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45929*/               OPC_MoveParent,
/*45930*/               OPC_CheckType, MVT::v4i32,
/*45932*/               OPC_MoveParent,
/*45933*/               OPC_RecordChild2, // #3 = $src2
/*45934*/               OPC_CheckChild2Type, MVT::v4i32,
/*45936*/               OPC_CheckType, MVT::v4i32,
/*45938*/               OPC_MoveParent,
/*45939*/               OPC_CheckType, MVT::v4i32,
/*45941*/               OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45943*/               OPC_EmitConvertToTarget, 2,
/*45945*/               OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*45948*/               OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                            MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*45956*/               OPC_EmitConvertToTarget, 2,
/*45958*/               OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*45961*/               OPC_EmitInteger, MVT::i32, 14, 
/*45964*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45967*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHslv4i32), 0,
                            MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                        // Src: (intrinsic_wo_chain:v4i32 400:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 388:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 22
                        // Dst: (VQRDMLSHslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*45979*/             /*Scope*/ 30, /*->46010*/
/*45980*/               OPC_RecordChild1, // #1 = $Vn
/*45981*/               OPC_CheckChild1Type, MVT::v4i32,
/*45983*/               OPC_RecordChild2, // #2 = $Vm
/*45984*/               OPC_CheckChild2Type, MVT::v4i32,
/*45986*/               OPC_CheckType, MVT::v4i32,
/*45988*/               OPC_MoveParent,
/*45989*/               OPC_CheckType, MVT::v4i32,
/*45991*/               OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45993*/               OPC_EmitInteger, MVT::i32, 14, 
/*45996*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45999*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHv4i32), 0,
                            MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (intrinsic_wo_chain:v4i32 400:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 388:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 16
                        // Dst: (VQRDMLSHv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*46010*/             0, /*End of Scope*/
/*46011*/           0, /*End of Scope*/
/*46012*/         /*Scope*/ 23, /*->46036*/
/*46013*/           OPC_RecordChild2, // #1 = $Vm
/*46014*/           OPC_CheckChild2Type, MVT::v4i32,
/*46016*/           OPC_CheckType, MVT::v4i32,
/*46018*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46020*/           OPC_EmitInteger, MVT::i32, 14, 
/*46023*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46026*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBsv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 400:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                    // Dst: (VQSUBsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*46036*/         0, /*End of Scope*/
/*46037*/       /*Scope*/ 30|128,1/*158*/, /*->46197*/
/*46039*/         OPC_CheckChild1Type, MVT::v2i64,
/*46041*/         OPC_Scope, 0|128,1/*128*/, /*->46172*/ // 2 children in Scope
/*46044*/           OPC_MoveChild2,
/*46045*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*46048*/           OPC_CheckChild0Integer, 127|128,2/*383*/, 
/*46051*/           OPC_Scope, 44, /*->46097*/ // 3 children in Scope
/*46053*/             OPC_RecordChild1, // #1 = $Vn
/*46054*/             OPC_CheckChild1Type, MVT::v2i32,
/*46056*/             OPC_MoveChild2,
/*46057*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46060*/             OPC_RecordChild0, // #2 = $Vm
/*46061*/             OPC_CheckChild0Type, MVT::v2i32,
/*46063*/             OPC_RecordChild1, // #3 = $lane
/*46064*/             OPC_MoveChild1,
/*46065*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46068*/             OPC_MoveParent,
/*46069*/             OPC_CheckType, MVT::v2i32,
/*46071*/             OPC_MoveParent,
/*46072*/             OPC_CheckType, MVT::v2i64,
/*46074*/             OPC_MoveParent,
/*46075*/             OPC_CheckType, MVT::v2i64,
/*46077*/             OPC_EmitConvertToTarget, 3,
/*46079*/             OPC_EmitInteger, MVT::i32, 14, 
/*46082*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46085*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLSLslv2i32), 0,
                          MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v2i64 400:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 383:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQDMLSLslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*46097*/           /*Scope*/ 44, /*->46142*/
/*46098*/             OPC_MoveChild1,
/*46099*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46102*/             OPC_RecordChild0, // #1 = $Vm
/*46103*/             OPC_CheckChild0Type, MVT::v2i32,
/*46105*/             OPC_RecordChild1, // #2 = $lane
/*46106*/             OPC_MoveChild1,
/*46107*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46110*/             OPC_MoveParent,
/*46111*/             OPC_CheckType, MVT::v2i32,
/*46113*/             OPC_MoveParent,
/*46114*/             OPC_RecordChild2, // #3 = $Vn
/*46115*/             OPC_CheckChild2Type, MVT::v2i32,
/*46117*/             OPC_CheckType, MVT::v2i64,
/*46119*/             OPC_MoveParent,
/*46120*/             OPC_CheckType, MVT::v2i64,
/*46122*/             OPC_EmitConvertToTarget, 2,
/*46124*/             OPC_EmitInteger, MVT::i32, 14, 
/*46127*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46130*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLSLslv2i32), 0,
                          MVT::v2i64, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v2i64 400:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 383:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VQDMLSLslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*46142*/           /*Scope*/ 28, /*->46171*/
/*46143*/             OPC_RecordChild1, // #1 = $Vn
/*46144*/             OPC_CheckChild1Type, MVT::v2i32,
/*46146*/             OPC_RecordChild2, // #2 = $Vm
/*46147*/             OPC_CheckChild2Type, MVT::v2i32,
/*46149*/             OPC_CheckType, MVT::v2i64,
/*46151*/             OPC_MoveParent,
/*46152*/             OPC_CheckType, MVT::v2i64,
/*46154*/             OPC_EmitInteger, MVT::i32, 14, 
/*46157*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46160*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLSLv2i64), 0,
                          MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v2i64 400:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 383:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 16
                      // Dst: (VQDMLSLv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*46171*/           0, /*End of Scope*/
/*46172*/         /*Scope*/ 23, /*->46196*/
/*46173*/           OPC_RecordChild2, // #1 = $Vm
/*46174*/           OPC_CheckChild2Type, MVT::v2i64,
/*46176*/           OPC_CheckType, MVT::v2i64,
/*46178*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46180*/           OPC_EmitInteger, MVT::i32, 14, 
/*46183*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46186*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBsv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i64 400:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                    // Dst: (VQSUBsv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*46196*/         0, /*End of Scope*/
/*46197*/       /*Scope*/ 68|128,1/*196*/, /*->46395*/
/*46199*/         OPC_CheckChild1Type, MVT::v8i16,
/*46201*/         OPC_Scope, 38|128,1/*166*/, /*->46370*/ // 2 children in Scope
/*46204*/           OPC_MoveChild2,
/*46205*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*46208*/           OPC_CheckChild0Integer, 4|128,3/*388*/, 
/*46211*/           OPC_Scope, 62, /*->46275*/ // 3 children in Scope
/*46213*/             OPC_RecordChild1, // #1 = $src2
/*46214*/             OPC_CheckChild1Type, MVT::v8i16,
/*46216*/             OPC_MoveChild2,
/*46217*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46220*/             OPC_RecordChild0, // #2 = $src3
/*46221*/             OPC_CheckChild0Type, MVT::v8i16,
/*46223*/             OPC_RecordChild1, // #3 = $lane
/*46224*/             OPC_MoveChild1,
/*46225*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46228*/             OPC_MoveParent,
/*46229*/             OPC_CheckType, MVT::v8i16,
/*46231*/             OPC_MoveParent,
/*46232*/             OPC_CheckType, MVT::v8i16,
/*46234*/             OPC_MoveParent,
/*46235*/             OPC_CheckType, MVT::v8i16,
/*46237*/             OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46239*/             OPC_EmitConvertToTarget, 3,
/*46241*/             OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*46244*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6
/*46252*/             OPC_EmitConvertToTarget, 3,
/*46254*/             OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*46257*/             OPC_EmitInteger, MVT::i32, 14, 
/*46260*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46263*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHslv8i16), 0,
                          MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                      // Src: (intrinsic_wo_chain:v8i16 400:iPTR, QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 388:iPTR, QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQRDMLSHslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*46275*/           /*Scope*/ 62, /*->46338*/
/*46276*/             OPC_MoveChild1,
/*46277*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46280*/             OPC_RecordChild0, // #1 = $src3
/*46281*/             OPC_CheckChild0Type, MVT::v8i16,
/*46283*/             OPC_RecordChild1, // #2 = $lane
/*46284*/             OPC_MoveChild1,
/*46285*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46288*/             OPC_MoveParent,
/*46289*/             OPC_CheckType, MVT::v8i16,
/*46291*/             OPC_MoveParent,
/*46292*/             OPC_RecordChild2, // #3 = $src2
/*46293*/             OPC_CheckChild2Type, MVT::v8i16,
/*46295*/             OPC_CheckType, MVT::v8i16,
/*46297*/             OPC_MoveParent,
/*46298*/             OPC_CheckType, MVT::v8i16,
/*46300*/             OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46302*/             OPC_EmitConvertToTarget, 2,
/*46304*/             OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*46307*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*46315*/             OPC_EmitConvertToTarget, 2,
/*46317*/             OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*46320*/             OPC_EmitInteger, MVT::i32, 14, 
/*46323*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46326*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHslv8i16), 0,
                          MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                      // Src: (intrinsic_wo_chain:v8i16 400:iPTR, QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 388:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 22
                      // Dst: (VQRDMLSHslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*46338*/           /*Scope*/ 30, /*->46369*/
/*46339*/             OPC_RecordChild1, // #1 = $Vn
/*46340*/             OPC_CheckChild1Type, MVT::v8i16,
/*46342*/             OPC_RecordChild2, // #2 = $Vm
/*46343*/             OPC_CheckChild2Type, MVT::v8i16,
/*46345*/             OPC_CheckType, MVT::v8i16,
/*46347*/             OPC_MoveParent,
/*46348*/             OPC_CheckType, MVT::v8i16,
/*46350*/             OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46352*/             OPC_EmitInteger, MVT::i32, 14, 
/*46355*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46358*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v8i16 400:iPTR, QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 388:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 16
                      // Dst: (VQRDMLSHv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*46369*/           0, /*End of Scope*/
/*46370*/         /*Scope*/ 23, /*->46394*/
/*46371*/           OPC_RecordChild2, // #1 = $Vm
/*46372*/           OPC_CheckChild2Type, MVT::v8i16,
/*46374*/           OPC_CheckType, MVT::v8i16,
/*46376*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46378*/           OPC_EmitInteger, MVT::i32, 14, 
/*46381*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46384*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBsv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v8i16 400:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                    // Dst: (VQSUBsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*46394*/         0, /*End of Scope*/
/*46395*/       /*Scope*/ 25, /*->46421*/
/*46396*/         OPC_CheckChild1Type, MVT::v8i8,
/*46398*/         OPC_RecordChild2, // #1 = $Vm
/*46399*/         OPC_CheckChild2Type, MVT::v8i8,
/*46401*/         OPC_CheckType, MVT::v8i8,
/*46403*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46405*/         OPC_EmitInteger, MVT::i32, 14, 
/*46408*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46411*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBsv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 400:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQSUBsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*46421*/       /*Scope*/ 25, /*->46447*/
/*46422*/         OPC_CheckChild1Type, MVT::v16i8,
/*46424*/         OPC_RecordChild2, // #1 = $Vm
/*46425*/         OPC_CheckChild2Type, MVT::v16i8,
/*46427*/         OPC_CheckType, MVT::v16i8,
/*46429*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46431*/         OPC_EmitInteger, MVT::i32, 14, 
/*46434*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46437*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBsv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 400:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQSUBsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*46447*/       /*Scope*/ 25, /*->46473*/
/*46448*/         OPC_CheckChild1Type, MVT::v1i64,
/*46450*/         OPC_RecordChild2, // #1 = $Vm
/*46451*/         OPC_CheckChild2Type, MVT::v1i64,
/*46453*/         OPC_CheckType, MVT::v1i64,
/*46455*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46457*/         OPC_EmitInteger, MVT::i32, 14, 
/*46460*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46463*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBsv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 400:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VQSUBsv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*46473*/       0, /*End of Scope*/
/*46474*/     /*Scope*/ 17|128,5/*657*/, /*->47133*/
/*46476*/       OPC_CheckChild0Integer, 126|128,2/*382*/, 
/*46479*/       OPC_Scope, 43|128,1/*171*/, /*->46653*/ // 5 children in Scope
/*46482*/         OPC_RecordChild1, // #0 = $Vn
/*46483*/         OPC_Scope, 41, /*->46526*/ // 4 children in Scope
/*46485*/           OPC_CheckChild1Type, MVT::v4i16,
/*46487*/           OPC_MoveChild2,
/*46488*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46491*/           OPC_RecordChild0, // #1 = $Vm
/*46492*/           OPC_CheckChild0Type, MVT::v4i16,
/*46494*/           OPC_RecordChild1, // #2 = $lane
/*46495*/           OPC_MoveChild1,
/*46496*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46499*/           OPC_MoveParent,
/*46500*/           OPC_CheckType, MVT::v4i16,
/*46502*/           OPC_MoveParent,
/*46503*/           OPC_CheckType, MVT::v4i16,
/*46505*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46507*/           OPC_EmitConvertToTarget, 2,
/*46509*/           OPC_EmitInteger, MVT::i32, 14, 
/*46512*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46515*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i16 382:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*46526*/         /*Scope*/ 41, /*->46568*/
/*46527*/           OPC_CheckChild1Type, MVT::v2i32,
/*46529*/           OPC_MoveChild2,
/*46530*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46533*/           OPC_RecordChild0, // #1 = $Vm
/*46534*/           OPC_CheckChild0Type, MVT::v2i32,
/*46536*/           OPC_RecordChild1, // #2 = $lane
/*46537*/           OPC_MoveChild1,
/*46538*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46541*/           OPC_MoveParent,
/*46542*/           OPC_CheckType, MVT::v2i32,
/*46544*/           OPC_MoveParent,
/*46545*/           OPC_CheckType, MVT::v2i32,
/*46547*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46549*/           OPC_EmitConvertToTarget, 2,
/*46551*/           OPC_EmitInteger, MVT::i32, 14, 
/*46554*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46557*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i32 382:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*46568*/         /*Scope*/ 41, /*->46610*/
/*46569*/           OPC_CheckChild1Type, MVT::v8i16,
/*46571*/           OPC_MoveChild2,
/*46572*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46575*/           OPC_RecordChild0, // #1 = $Vm
/*46576*/           OPC_CheckChild0Type, MVT::v4i16,
/*46578*/           OPC_RecordChild1, // #2 = $lane
/*46579*/           OPC_MoveChild1,
/*46580*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46583*/           OPC_MoveParent,
/*46584*/           OPC_CheckType, MVT::v8i16,
/*46586*/           OPC_MoveParent,
/*46587*/           OPC_CheckType, MVT::v8i16,
/*46589*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46591*/           OPC_EmitConvertToTarget, 2,
/*46593*/           OPC_EmitInteger, MVT::i32, 14, 
/*46596*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46599*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v8i16 382:iPTR, QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*46610*/         /*Scope*/ 41, /*->46652*/
/*46611*/           OPC_CheckChild1Type, MVT::v4i32,
/*46613*/           OPC_MoveChild2,
/*46614*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46617*/           OPC_RecordChild0, // #1 = $Vm
/*46618*/           OPC_CheckChild0Type, MVT::v2i32,
/*46620*/           OPC_RecordChild1, // #2 = $lane
/*46621*/           OPC_MoveChild1,
/*46622*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46625*/           OPC_MoveParent,
/*46626*/           OPC_CheckType, MVT::v4i32,
/*46628*/           OPC_MoveParent,
/*46629*/           OPC_CheckType, MVT::v4i32,
/*46631*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46633*/           OPC_EmitConvertToTarget, 2,
/*46635*/           OPC_EmitInteger, MVT::i32, 14, 
/*46638*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46641*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 382:iPTR, QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*46652*/         0, /*End of Scope*/
/*46653*/       /*Scope*/ 17|128,1/*145*/, /*->46800*/
/*46655*/         OPC_MoveChild1,
/*46656*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46659*/         OPC_RecordChild0, // #0 = $Vm
/*46660*/         OPC_Scope, 68, /*->46730*/ // 2 children in Scope
/*46662*/           OPC_CheckChild0Type, MVT::v4i16,
/*46664*/           OPC_RecordChild1, // #1 = $lane
/*46665*/           OPC_MoveChild1,
/*46666*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46669*/           OPC_MoveParent,
/*46670*/           OPC_SwitchType /*2 cases */, 27, MVT::v4i16,// ->46700
/*46673*/             OPC_MoveParent,
/*46674*/             OPC_RecordChild2, // #2 = $Vn
/*46675*/             OPC_CheckChild2Type, MVT::v4i16,
/*46677*/             OPC_CheckType, MVT::v4i16,
/*46679*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46681*/             OPC_EmitConvertToTarget, 1,
/*46683*/             OPC_EmitInteger, MVT::i32, 14, 
/*46686*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46689*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv4i16), 0,
                          MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v4i16 382:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                      // Dst: (VQDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*46700*/           /*SwitchType*/ 27, MVT::v8i16,// ->46729
/*46702*/             OPC_MoveParent,
/*46703*/             OPC_RecordChild2, // #2 = $Vn
/*46704*/             OPC_CheckChild2Type, MVT::v8i16,
/*46706*/             OPC_CheckType, MVT::v8i16,
/*46708*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46710*/             OPC_EmitConvertToTarget, 1,
/*46712*/             OPC_EmitInteger, MVT::i32, 14, 
/*46715*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46718*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v8i16 382:iPTR, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 14
                      // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*46729*/           0, // EndSwitchType
/*46730*/         /*Scope*/ 68, /*->46799*/
/*46731*/           OPC_CheckChild0Type, MVT::v2i32,
/*46733*/           OPC_RecordChild1, // #1 = $lane
/*46734*/           OPC_MoveChild1,
/*46735*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46738*/           OPC_MoveParent,
/*46739*/           OPC_SwitchType /*2 cases */, 27, MVT::v2i32,// ->46769
/*46742*/             OPC_MoveParent,
/*46743*/             OPC_RecordChild2, // #2 = $Vn
/*46744*/             OPC_CheckChild2Type, MVT::v2i32,
/*46746*/             OPC_CheckType, MVT::v2i32,
/*46748*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46750*/             OPC_EmitConvertToTarget, 1,
/*46752*/             OPC_EmitInteger, MVT::i32, 14, 
/*46755*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46758*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv2i32), 0,
                          MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v2i32 382:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                      // Dst: (VQDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*46769*/           /*SwitchType*/ 27, MVT::v4i32,// ->46798
/*46771*/             OPC_MoveParent,
/*46772*/             OPC_RecordChild2, // #2 = $Vn
/*46773*/             OPC_CheckChild2Type, MVT::v4i32,
/*46775*/             OPC_CheckType, MVT::v4i32,
/*46777*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46779*/             OPC_EmitConvertToTarget, 1,
/*46781*/             OPC_EmitInteger, MVT::i32, 14, 
/*46784*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46787*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v4i32 382:iPTR, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 14
                      // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*46798*/           0, // EndSwitchType
/*46799*/         0, /*End of Scope*/
/*46800*/       /*Scope*/ 115, /*->46916*/
/*46801*/         OPC_RecordChild1, // #0 = $src1
/*46802*/         OPC_Scope, 55, /*->46859*/ // 2 children in Scope
/*46804*/           OPC_CheckChild1Type, MVT::v8i16,
/*46806*/           OPC_MoveChild2,
/*46807*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46810*/           OPC_RecordChild0, // #1 = $src2
/*46811*/           OPC_CheckChild0Type, MVT::v8i16,
/*46813*/           OPC_RecordChild1, // #2 = $lane
/*46814*/           OPC_MoveChild1,
/*46815*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46818*/           OPC_MoveParent,
/*46819*/           OPC_CheckType, MVT::v8i16,
/*46821*/           OPC_MoveParent,
/*46822*/           OPC_CheckType, MVT::v8i16,
/*46824*/           OPC_EmitConvertToTarget, 2,
/*46826*/           OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*46829*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5
/*46837*/           OPC_EmitConvertToTarget, 2,
/*46839*/           OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*46842*/           OPC_EmitInteger, MVT::i32, 14, 
/*46845*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46848*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v8i16 382:iPTR, QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*46859*/         /*Scope*/ 55, /*->46915*/
/*46860*/           OPC_CheckChild1Type, MVT::v4i32,
/*46862*/           OPC_MoveChild2,
/*46863*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46866*/           OPC_RecordChild0, // #1 = $src2
/*46867*/           OPC_CheckChild0Type, MVT::v4i32,
/*46869*/           OPC_RecordChild1, // #2 = $lane
/*46870*/           OPC_MoveChild1,
/*46871*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46874*/           OPC_MoveParent,
/*46875*/           OPC_CheckType, MVT::v4i32,
/*46877*/           OPC_MoveParent,
/*46878*/           OPC_CheckType, MVT::v4i32,
/*46880*/           OPC_EmitConvertToTarget, 2,
/*46882*/           OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*46885*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5
/*46893*/           OPC_EmitConvertToTarget, 2,
/*46895*/           OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*46898*/           OPC_EmitInteger, MVT::i32, 14, 
/*46901*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46904*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v4i32 382:iPTR, QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*46915*/         0, /*End of Scope*/
/*46916*/       /*Scope*/ 111, /*->47028*/
/*46917*/         OPC_MoveChild1,
/*46918*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46921*/         OPC_RecordChild0, // #0 = $src2
/*46922*/         OPC_Scope, 51, /*->46975*/ // 2 children in Scope
/*46924*/           OPC_CheckChild0Type, MVT::v8i16,
/*46926*/           OPC_RecordChild1, // #1 = $lane
/*46927*/           OPC_MoveChild1,
/*46928*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46931*/           OPC_MoveParent,
/*46932*/           OPC_CheckType, MVT::v8i16,
/*46934*/           OPC_MoveParent,
/*46935*/           OPC_RecordChild2, // #2 = $src1
/*46936*/           OPC_CheckChild2Type, MVT::v8i16,
/*46938*/           OPC_CheckType, MVT::v8i16,
/*46940*/           OPC_EmitConvertToTarget, 1,
/*46942*/           OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*46945*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*46953*/           OPC_EmitConvertToTarget, 1,
/*46955*/           OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*46958*/           OPC_EmitInteger, MVT::i32, 14, 
/*46961*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46964*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v8i16 382:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 14
                    // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*46975*/         /*Scope*/ 51, /*->47027*/
/*46976*/           OPC_CheckChild0Type, MVT::v4i32,
/*46978*/           OPC_RecordChild1, // #1 = $lane
/*46979*/           OPC_MoveChild1,
/*46980*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46983*/           OPC_MoveParent,
/*46984*/           OPC_CheckType, MVT::v4i32,
/*46986*/           OPC_MoveParent,
/*46987*/           OPC_RecordChild2, // #2 = $src1
/*46988*/           OPC_CheckChild2Type, MVT::v4i32,
/*46990*/           OPC_CheckType, MVT::v4i32,
/*46992*/           OPC_EmitConvertToTarget, 1,
/*46994*/           OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*46997*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*47005*/           OPC_EmitConvertToTarget, 1,
/*47007*/           OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*47010*/           OPC_EmitInteger, MVT::i32, 14, 
/*47013*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47016*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v4i32 382:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 14
                    // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*47027*/         0, /*End of Scope*/
/*47028*/       /*Scope*/ 103, /*->47132*/
/*47029*/         OPC_RecordChild1, // #0 = $Vn
/*47030*/         OPC_SwitchType /*4 cases */, 23, MVT::v4i16,// ->47056
/*47033*/           OPC_CheckChild1Type, MVT::v4i16,
/*47035*/           OPC_RecordChild2, // #1 = $Vm
/*47036*/           OPC_CheckChild2Type, MVT::v4i16,
/*47038*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47040*/           OPC_EmitInteger, MVT::i32, 14, 
/*47043*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47046*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHv4i16), 0,
                        MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i16 382:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                    // Dst: (VQDMULHv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*47056*/         /*SwitchType*/ 23, MVT::v2i32,// ->47081
/*47058*/           OPC_CheckChild1Type, MVT::v2i32,
/*47060*/           OPC_RecordChild2, // #1 = $Vm
/*47061*/           OPC_CheckChild2Type, MVT::v2i32,
/*47063*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47065*/           OPC_EmitInteger, MVT::i32, 14, 
/*47068*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47071*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHv2i32), 0,
                        MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i32 382:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                    // Dst: (VQDMULHv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*47081*/         /*SwitchType*/ 23, MVT::v8i16,// ->47106
/*47083*/           OPC_CheckChild1Type, MVT::v8i16,
/*47085*/           OPC_RecordChild2, // #1 = $Vm
/*47086*/           OPC_CheckChild2Type, MVT::v8i16,
/*47088*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47090*/           OPC_EmitInteger, MVT::i32, 14, 
/*47093*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47096*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v8i16 382:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                    // Dst: (VQDMULHv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*47106*/         /*SwitchType*/ 23, MVT::v4i32,// ->47131
/*47108*/           OPC_CheckChild1Type, MVT::v4i32,
/*47110*/           OPC_RecordChild2, // #1 = $Vm
/*47111*/           OPC_CheckChild2Type, MVT::v4i32,
/*47113*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47115*/           OPC_EmitInteger, MVT::i32, 14, 
/*47118*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47121*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 382:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                    // Dst: (VQDMULHv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*47131*/         0, // EndSwitchType
/*47132*/       0, /*End of Scope*/
/*47133*/     /*Scope*/ 17|128,5/*657*/, /*->47792*/
/*47135*/       OPC_CheckChild0Integer, 4|128,3/*388*/, 
/*47138*/       OPC_Scope, 43|128,1/*171*/, /*->47312*/ // 5 children in Scope
/*47141*/         OPC_RecordChild1, // #0 = $Vn
/*47142*/         OPC_Scope, 41, /*->47185*/ // 4 children in Scope
/*47144*/           OPC_CheckChild1Type, MVT::v4i16,
/*47146*/           OPC_MoveChild2,
/*47147*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47150*/           OPC_RecordChild0, // #1 = $Vm
/*47151*/           OPC_CheckChild0Type, MVT::v4i16,
/*47153*/           OPC_RecordChild1, // #2 = $lane
/*47154*/           OPC_MoveChild1,
/*47155*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47158*/           OPC_MoveParent,
/*47159*/           OPC_CheckType, MVT::v4i16,
/*47161*/           OPC_MoveParent,
/*47162*/           OPC_CheckType, MVT::v4i16,
/*47164*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47166*/           OPC_EmitConvertToTarget, 2,
/*47168*/           OPC_EmitInteger, MVT::i32, 14, 
/*47171*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47174*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i16 388:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*47185*/         /*Scope*/ 41, /*->47227*/
/*47186*/           OPC_CheckChild1Type, MVT::v2i32,
/*47188*/           OPC_MoveChild2,
/*47189*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47192*/           OPC_RecordChild0, // #1 = $Vm
/*47193*/           OPC_CheckChild0Type, MVT::v2i32,
/*47195*/           OPC_RecordChild1, // #2 = $lane
/*47196*/           OPC_MoveChild1,
/*47197*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47200*/           OPC_MoveParent,
/*47201*/           OPC_CheckType, MVT::v2i32,
/*47203*/           OPC_MoveParent,
/*47204*/           OPC_CheckType, MVT::v2i32,
/*47206*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47208*/           OPC_EmitConvertToTarget, 2,
/*47210*/           OPC_EmitInteger, MVT::i32, 14, 
/*47213*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47216*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i32 388:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*47227*/         /*Scope*/ 41, /*->47269*/
/*47228*/           OPC_CheckChild1Type, MVT::v8i16,
/*47230*/           OPC_MoveChild2,
/*47231*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47234*/           OPC_RecordChild0, // #1 = $Vm
/*47235*/           OPC_CheckChild0Type, MVT::v4i16,
/*47237*/           OPC_RecordChild1, // #2 = $lane
/*47238*/           OPC_MoveChild1,
/*47239*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47242*/           OPC_MoveParent,
/*47243*/           OPC_CheckType, MVT::v8i16,
/*47245*/           OPC_MoveParent,
/*47246*/           OPC_CheckType, MVT::v8i16,
/*47248*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47250*/           OPC_EmitConvertToTarget, 2,
/*47252*/           OPC_EmitInteger, MVT::i32, 14, 
/*47255*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47258*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v8i16 388:iPTR, QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*47269*/         /*Scope*/ 41, /*->47311*/
/*47270*/           OPC_CheckChild1Type, MVT::v4i32,
/*47272*/           OPC_MoveChild2,
/*47273*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47276*/           OPC_RecordChild0, // #1 = $Vm
/*47277*/           OPC_CheckChild0Type, MVT::v2i32,
/*47279*/           OPC_RecordChild1, // #2 = $lane
/*47280*/           OPC_MoveChild1,
/*47281*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47284*/           OPC_MoveParent,
/*47285*/           OPC_CheckType, MVT::v4i32,
/*47287*/           OPC_MoveParent,
/*47288*/           OPC_CheckType, MVT::v4i32,
/*47290*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47292*/           OPC_EmitConvertToTarget, 2,
/*47294*/           OPC_EmitInteger, MVT::i32, 14, 
/*47297*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47300*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 388:iPTR, QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*47311*/         0, /*End of Scope*/
/*47312*/       /*Scope*/ 17|128,1/*145*/, /*->47459*/
/*47314*/         OPC_MoveChild1,
/*47315*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47318*/         OPC_RecordChild0, // #0 = $Vm
/*47319*/         OPC_Scope, 68, /*->47389*/ // 2 children in Scope
/*47321*/           OPC_CheckChild0Type, MVT::v4i16,
/*47323*/           OPC_RecordChild1, // #1 = $lane
/*47324*/           OPC_MoveChild1,
/*47325*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47328*/           OPC_MoveParent,
/*47329*/           OPC_SwitchType /*2 cases */, 27, MVT::v4i16,// ->47359
/*47332*/             OPC_MoveParent,
/*47333*/             OPC_RecordChild2, // #2 = $Vn
/*47334*/             OPC_CheckChild2Type, MVT::v4i16,
/*47336*/             OPC_CheckType, MVT::v4i16,
/*47338*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47340*/             OPC_EmitConvertToTarget, 1,
/*47342*/             OPC_EmitInteger, MVT::i32, 14, 
/*47345*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47348*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv4i16), 0,
                          MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v4i16 388:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                      // Dst: (VQRDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*47359*/           /*SwitchType*/ 27, MVT::v8i16,// ->47388
/*47361*/             OPC_MoveParent,
/*47362*/             OPC_RecordChild2, // #2 = $Vn
/*47363*/             OPC_CheckChild2Type, MVT::v8i16,
/*47365*/             OPC_CheckType, MVT::v8i16,
/*47367*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47369*/             OPC_EmitConvertToTarget, 1,
/*47371*/             OPC_EmitInteger, MVT::i32, 14, 
/*47374*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47377*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v8i16 388:iPTR, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 14
                      // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*47388*/           0, // EndSwitchType
/*47389*/         /*Scope*/ 68, /*->47458*/
/*47390*/           OPC_CheckChild0Type, MVT::v2i32,
/*47392*/           OPC_RecordChild1, // #1 = $lane
/*47393*/           OPC_MoveChild1,
/*47394*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47397*/           OPC_MoveParent,
/*47398*/           OPC_SwitchType /*2 cases */, 27, MVT::v2i32,// ->47428
/*47401*/             OPC_MoveParent,
/*47402*/             OPC_RecordChild2, // #2 = $Vn
/*47403*/             OPC_CheckChild2Type, MVT::v2i32,
/*47405*/             OPC_CheckType, MVT::v2i32,
/*47407*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47409*/             OPC_EmitConvertToTarget, 1,
/*47411*/             OPC_EmitInteger, MVT::i32, 14, 
/*47414*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47417*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv2i32), 0,
                          MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v2i32 388:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                      // Dst: (VQRDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*47428*/           /*SwitchType*/ 27, MVT::v4i32,// ->47457
/*47430*/             OPC_MoveParent,
/*47431*/             OPC_RecordChild2, // #2 = $Vn
/*47432*/             OPC_CheckChild2Type, MVT::v4i32,
/*47434*/             OPC_CheckType, MVT::v4i32,
/*47436*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47438*/             OPC_EmitConvertToTarget, 1,
/*47440*/             OPC_EmitInteger, MVT::i32, 14, 
/*47443*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47446*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v4i32 388:iPTR, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 14
                      // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*47457*/           0, // EndSwitchType
/*47458*/         0, /*End of Scope*/
/*47459*/       /*Scope*/ 115, /*->47575*/
/*47460*/         OPC_RecordChild1, // #0 = $src1
/*47461*/         OPC_Scope, 55, /*->47518*/ // 2 children in Scope
/*47463*/           OPC_CheckChild1Type, MVT::v8i16,
/*47465*/           OPC_MoveChild2,
/*47466*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47469*/           OPC_RecordChild0, // #1 = $src2
/*47470*/           OPC_CheckChild0Type, MVT::v8i16,
/*47472*/           OPC_RecordChild1, // #2 = $lane
/*47473*/           OPC_MoveChild1,
/*47474*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47477*/           OPC_MoveParent,
/*47478*/           OPC_CheckType, MVT::v8i16,
/*47480*/           OPC_MoveParent,
/*47481*/           OPC_CheckType, MVT::v8i16,
/*47483*/           OPC_EmitConvertToTarget, 2,
/*47485*/           OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*47488*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5
/*47496*/           OPC_EmitConvertToTarget, 2,
/*47498*/           OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*47501*/           OPC_EmitInteger, MVT::i32, 14, 
/*47504*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47507*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v8i16 388:iPTR, QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*47518*/         /*Scope*/ 55, /*->47574*/
/*47519*/           OPC_CheckChild1Type, MVT::v4i32,
/*47521*/           OPC_MoveChild2,
/*47522*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47525*/           OPC_RecordChild0, // #1 = $src2
/*47526*/           OPC_CheckChild0Type, MVT::v4i32,
/*47528*/           OPC_RecordChild1, // #2 = $lane
/*47529*/           OPC_MoveChild1,
/*47530*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47533*/           OPC_MoveParent,
/*47534*/           OPC_CheckType, MVT::v4i32,
/*47536*/           OPC_MoveParent,
/*47537*/           OPC_CheckType, MVT::v4i32,
/*47539*/           OPC_EmitConvertToTarget, 2,
/*47541*/           OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*47544*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5
/*47552*/           OPC_EmitConvertToTarget, 2,
/*47554*/           OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*47557*/           OPC_EmitInteger, MVT::i32, 14, 
/*47560*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47563*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v4i32 388:iPTR, QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*47574*/         0, /*End of Scope*/
/*47575*/       /*Scope*/ 111, /*->47687*/
/*47576*/         OPC_MoveChild1,
/*47577*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47580*/         OPC_RecordChild0, // #0 = $src2
/*47581*/         OPC_Scope, 51, /*->47634*/ // 2 children in Scope
/*47583*/           OPC_CheckChild0Type, MVT::v8i16,
/*47585*/           OPC_RecordChild1, // #1 = $lane
/*47586*/           OPC_MoveChild1,
/*47587*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47590*/           OPC_MoveParent,
/*47591*/           OPC_CheckType, MVT::v8i16,
/*47593*/           OPC_MoveParent,
/*47594*/           OPC_RecordChild2, // #2 = $src1
/*47595*/           OPC_CheckChild2Type, MVT::v8i16,
/*47597*/           OPC_CheckType, MVT::v8i16,
/*47599*/           OPC_EmitConvertToTarget, 1,
/*47601*/           OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*47604*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*47612*/           OPC_EmitConvertToTarget, 1,
/*47614*/           OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*47617*/           OPC_EmitInteger, MVT::i32, 14, 
/*47620*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47623*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v8i16 388:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 14
                    // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*47634*/         /*Scope*/ 51, /*->47686*/
/*47635*/           OPC_CheckChild0Type, MVT::v4i32,
/*47637*/           OPC_RecordChild1, // #1 = $lane
/*47638*/           OPC_MoveChild1,
/*47639*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47642*/           OPC_MoveParent,
/*47643*/           OPC_CheckType, MVT::v4i32,
/*47645*/           OPC_MoveParent,
/*47646*/           OPC_RecordChild2, // #2 = $src1
/*47647*/           OPC_CheckChild2Type, MVT::v4i32,
/*47649*/           OPC_CheckType, MVT::v4i32,
/*47651*/           OPC_EmitConvertToTarget, 1,
/*47653*/           OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*47656*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*47664*/           OPC_EmitConvertToTarget, 1,
/*47666*/           OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*47669*/           OPC_EmitInteger, MVT::i32, 14, 
/*47672*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47675*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v4i32 388:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 14
                    // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*47686*/         0, /*End of Scope*/
/*47687*/       /*Scope*/ 103, /*->47791*/
/*47688*/         OPC_RecordChild1, // #0 = $Vn
/*47689*/         OPC_SwitchType /*4 cases */, 23, MVT::v4i16,// ->47715
/*47692*/           OPC_CheckChild1Type, MVT::v4i16,
/*47694*/           OPC_RecordChild2, // #1 = $Vm
/*47695*/           OPC_CheckChild2Type, MVT::v4i16,
/*47697*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47699*/           OPC_EmitInteger, MVT::i32, 14, 
/*47702*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47705*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHv4i16), 0,
                        MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i16 388:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                    // Dst: (VQRDMULHv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*47715*/         /*SwitchType*/ 23, MVT::v2i32,// ->47740
/*47717*/           OPC_CheckChild1Type, MVT::v2i32,
/*47719*/           OPC_RecordChild2, // #1 = $Vm
/*47720*/           OPC_CheckChild2Type, MVT::v2i32,
/*47722*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47724*/           OPC_EmitInteger, MVT::i32, 14, 
/*47727*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47730*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHv2i32), 0,
                        MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i32 388:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                    // Dst: (VQRDMULHv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*47740*/         /*SwitchType*/ 23, MVT::v8i16,// ->47765
/*47742*/           OPC_CheckChild1Type, MVT::v8i16,
/*47744*/           OPC_RecordChild2, // #1 = $Vm
/*47745*/           OPC_CheckChild2Type, MVT::v8i16,
/*47747*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47749*/           OPC_EmitInteger, MVT::i32, 14, 
/*47752*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47755*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v8i16 388:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                    // Dst: (VQRDMULHv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*47765*/         /*SwitchType*/ 23, MVT::v4i32,// ->47790
/*47767*/           OPC_CheckChild1Type, MVT::v4i32,
/*47769*/           OPC_RecordChild2, // #1 = $Vm
/*47770*/           OPC_CheckChild2Type, MVT::v4i32,
/*47772*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47774*/           OPC_EmitInteger, MVT::i32, 14, 
/*47777*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47780*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 388:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                    // Dst: (VQRDMULHv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*47790*/         0, // EndSwitchType
/*47791*/       0, /*End of Scope*/
/*47792*/     /*Scope*/ 103|128,1/*231*/, /*->48025*/
/*47794*/       OPC_CheckChild0Integer, 127|128,2/*383*/, 
/*47797*/       OPC_Scope, 87, /*->47886*/ // 3 children in Scope
/*47799*/         OPC_RecordChild1, // #0 = $Vn
/*47800*/         OPC_Scope, 41, /*->47843*/ // 2 children in Scope
/*47802*/           OPC_CheckChild1Type, MVT::v4i16,
/*47804*/           OPC_MoveChild2,
/*47805*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47808*/           OPC_RecordChild0, // #1 = $Vm
/*47809*/           OPC_CheckChild0Type, MVT::v4i16,
/*47811*/           OPC_RecordChild1, // #2 = $lane
/*47812*/           OPC_MoveChild1,
/*47813*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47816*/           OPC_MoveParent,
/*47817*/           OPC_CheckType, MVT::v4i16,
/*47819*/           OPC_MoveParent,
/*47820*/           OPC_CheckType, MVT::v4i32,
/*47822*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47824*/           OPC_EmitConvertToTarget, 2,
/*47826*/           OPC_EmitInteger, MVT::i32, 14, 
/*47829*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47832*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULLslv4i16), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 383:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULLslv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*47843*/         /*Scope*/ 41, /*->47885*/
/*47844*/           OPC_CheckChild1Type, MVT::v2i32,
/*47846*/           OPC_MoveChild2,
/*47847*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47850*/           OPC_RecordChild0, // #1 = $Vm
/*47851*/           OPC_CheckChild0Type, MVT::v2i32,
/*47853*/           OPC_RecordChild1, // #2 = $lane
/*47854*/           OPC_MoveChild1,
/*47855*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47858*/           OPC_MoveParent,
/*47859*/           OPC_CheckType, MVT::v2i32,
/*47861*/           OPC_MoveParent,
/*47862*/           OPC_CheckType, MVT::v2i64,
/*47864*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47866*/           OPC_EmitConvertToTarget, 2,
/*47868*/           OPC_EmitInteger, MVT::i32, 14, 
/*47871*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47874*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULLslv2i32), 0,
                        MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i64 383:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULLslv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*47885*/         0, /*End of Scope*/
/*47886*/       /*Scope*/ 83, /*->47970*/
/*47887*/         OPC_MoveChild1,
/*47888*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47891*/         OPC_RecordChild0, // #0 = $Vm
/*47892*/         OPC_Scope, 37, /*->47931*/ // 2 children in Scope
/*47894*/           OPC_CheckChild0Type, MVT::v4i16,
/*47896*/           OPC_RecordChild1, // #1 = $lane
/*47897*/           OPC_MoveChild1,
/*47898*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47901*/           OPC_MoveParent,
/*47902*/           OPC_CheckType, MVT::v4i16,
/*47904*/           OPC_MoveParent,
/*47905*/           OPC_RecordChild2, // #2 = $Vn
/*47906*/           OPC_CheckChild2Type, MVT::v4i16,
/*47908*/           OPC_CheckType, MVT::v4i32,
/*47910*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47912*/           OPC_EmitConvertToTarget, 1,
/*47914*/           OPC_EmitInteger, MVT::i32, 14, 
/*47917*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47920*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULLslv4i16), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 383:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                    // Dst: (VQDMULLslv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*47931*/         /*Scope*/ 37, /*->47969*/
/*47932*/           OPC_CheckChild0Type, MVT::v2i32,
/*47934*/           OPC_RecordChild1, // #1 = $lane
/*47935*/           OPC_MoveChild1,
/*47936*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47939*/           OPC_MoveParent,
/*47940*/           OPC_CheckType, MVT::v2i32,
/*47942*/           OPC_MoveParent,
/*47943*/           OPC_RecordChild2, // #2 = $Vn
/*47944*/           OPC_CheckChild2Type, MVT::v2i32,
/*47946*/           OPC_CheckType, MVT::v2i64,
/*47948*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47950*/           OPC_EmitConvertToTarget, 1,
/*47952*/           OPC_EmitInteger, MVT::i32, 14, 
/*47955*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47958*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULLslv2i32), 0,
                        MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i64 383:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                    // Dst: (VQDMULLslv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*47969*/         0, /*End of Scope*/
/*47970*/       /*Scope*/ 53, /*->48024*/
/*47971*/         OPC_RecordChild1, // #0 = $Vn
/*47972*/         OPC_SwitchType /*2 cases */, 23, MVT::v4i32,// ->47998
/*47975*/           OPC_CheckChild1Type, MVT::v4i16,
/*47977*/           OPC_RecordChild2, // #1 = $Vm
/*47978*/           OPC_CheckChild2Type, MVT::v4i16,
/*47980*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47982*/           OPC_EmitInteger, MVT::i32, 14, 
/*47985*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47988*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULLv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 383:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                    // Dst: (VQDMULLv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*47998*/         /*SwitchType*/ 23, MVT::v2i64,// ->48023
/*48000*/           OPC_CheckChild1Type, MVT::v2i32,
/*48002*/           OPC_RecordChild2, // #1 = $Vm
/*48003*/           OPC_CheckChild2Type, MVT::v2i32,
/*48005*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48007*/           OPC_EmitInteger, MVT::i32, 14, 
/*48010*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48013*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULLv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i64 383:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                    // Dst: (VQDMULLv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*48023*/         0, // EndSwitchType
/*48024*/       0, /*End of Scope*/
/*48025*/     /*Scope*/ 2|128,1/*130*/, /*->48157*/
/*48027*/       OPC_CheckChild0Integer, 81|128,2/*337*/, 
/*48030*/       OPC_RecordChild1, // #0 = $Vm
/*48031*/       OPC_Scope, 30, /*->48063*/ // 4 children in Scope
/*48033*/         OPC_CheckChild1Type, MVT::v2f32,
/*48035*/         OPC_RecordChild2, // #1 = $SIMM
/*48036*/         OPC_MoveChild2,
/*48037*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48040*/         OPC_MoveParent,
/*48041*/         OPC_CheckType, MVT::v2i32,
/*48043*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48045*/         OPC_EmitConvertToTarget, 1,
/*48047*/         OPC_EmitInteger, MVT::i32, 14, 
/*48050*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48053*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTf2xsd), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i32 337:iPTR, DPR:v2f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTf2xsd:v2i32 DPR:v2f32:$Vm, (imm:i32):$SIMM)
/*48063*/       /*Scope*/ 30, /*->48094*/
/*48064*/         OPC_CheckChild1Type, MVT::v4f16,
/*48066*/         OPC_RecordChild2, // #1 = $SIMM
/*48067*/         OPC_MoveChild2,
/*48068*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48071*/         OPC_MoveParent,
/*48072*/         OPC_CheckType, MVT::v4i16,
/*48074*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*48076*/         OPC_EmitConvertToTarget, 1,
/*48078*/         OPC_EmitInteger, MVT::i32, 14, 
/*48081*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48084*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTh2xsd), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i16 337:iPTR, DPR:v4f16:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTh2xsd:v4i16 DPR:v4f16:$Vm, (imm:i32):$SIMM)
/*48094*/       /*Scope*/ 30, /*->48125*/
/*48095*/         OPC_CheckChild1Type, MVT::v4f32,
/*48097*/         OPC_RecordChild2, // #1 = $SIMM
/*48098*/         OPC_MoveChild2,
/*48099*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48102*/         OPC_MoveParent,
/*48103*/         OPC_CheckType, MVT::v4i32,
/*48105*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48107*/         OPC_EmitConvertToTarget, 1,
/*48109*/         OPC_EmitInteger, MVT::i32, 14, 
/*48112*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48115*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTf2xsq), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 337:iPTR, QPR:v4f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTf2xsq:v4i32 QPR:v4f32:$Vm, (imm:i32):$SIMM)
/*48125*/       /*Scope*/ 30, /*->48156*/
/*48126*/         OPC_CheckChild1Type, MVT::v8f16,
/*48128*/         OPC_RecordChild2, // #1 = $SIMM
/*48129*/         OPC_MoveChild2,
/*48130*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48133*/         OPC_MoveParent,
/*48134*/         OPC_CheckType, MVT::v8i16,
/*48136*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*48138*/         OPC_EmitConvertToTarget, 1,
/*48140*/         OPC_EmitInteger, MVT::i32, 14, 
/*48143*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48146*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTh2xsq), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v8i16 337:iPTR, QPR:v8f16:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTh2xsq:v8i16 QPR:v8f16:$Vm, (imm:i32):$SIMM)
/*48156*/       0, /*End of Scope*/
/*48157*/     /*Scope*/ 2|128,1/*130*/, /*->48289*/
/*48159*/       OPC_CheckChild0Integer, 82|128,2/*338*/, 
/*48162*/       OPC_RecordChild1, // #0 = $Vm
/*48163*/       OPC_Scope, 30, /*->48195*/ // 4 children in Scope
/*48165*/         OPC_CheckChild1Type, MVT::v2f32,
/*48167*/         OPC_RecordChild2, // #1 = $SIMM
/*48168*/         OPC_MoveChild2,
/*48169*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48172*/         OPC_MoveParent,
/*48173*/         OPC_CheckType, MVT::v2i32,
/*48175*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48177*/         OPC_EmitConvertToTarget, 1,
/*48179*/         OPC_EmitInteger, MVT::i32, 14, 
/*48182*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48185*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTf2xud), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i32 338:iPTR, DPR:v2f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTf2xud:v2i32 DPR:v2f32:$Vm, (imm:i32):$SIMM)
/*48195*/       /*Scope*/ 30, /*->48226*/
/*48196*/         OPC_CheckChild1Type, MVT::v4f16,
/*48198*/         OPC_RecordChild2, // #1 = $SIMM
/*48199*/         OPC_MoveChild2,
/*48200*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48203*/         OPC_MoveParent,
/*48204*/         OPC_CheckType, MVT::v4i16,
/*48206*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*48208*/         OPC_EmitConvertToTarget, 1,
/*48210*/         OPC_EmitInteger, MVT::i32, 14, 
/*48213*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48216*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTh2xud), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i16 338:iPTR, DPR:v4f16:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTh2xud:v4i16 DPR:v4f16:$Vm, (imm:i32):$SIMM)
/*48226*/       /*Scope*/ 30, /*->48257*/
/*48227*/         OPC_CheckChild1Type, MVT::v4f32,
/*48229*/         OPC_RecordChild2, // #1 = $SIMM
/*48230*/         OPC_MoveChild2,
/*48231*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48234*/         OPC_MoveParent,
/*48235*/         OPC_CheckType, MVT::v4i32,
/*48237*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48239*/         OPC_EmitConvertToTarget, 1,
/*48241*/         OPC_EmitInteger, MVT::i32, 14, 
/*48244*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48247*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTf2xuq), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 338:iPTR, QPR:v4f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTf2xuq:v4i32 QPR:v4f32:$Vm, (imm:i32):$SIMM)
/*48257*/       /*Scope*/ 30, /*->48288*/
/*48258*/         OPC_CheckChild1Type, MVT::v8f16,
/*48260*/         OPC_RecordChild2, // #1 = $SIMM
/*48261*/         OPC_MoveChild2,
/*48262*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48265*/         OPC_MoveParent,
/*48266*/         OPC_CheckType, MVT::v8i16,
/*48268*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*48270*/         OPC_EmitConvertToTarget, 1,
/*48272*/         OPC_EmitInteger, MVT::i32, 14, 
/*48275*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48278*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTh2xuq), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v8i16 338:iPTR, QPR:v8f16:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTh2xuq:v8i16 QPR:v8f16:$Vm, (imm:i32):$SIMM)
/*48288*/       0, /*End of Scope*/
/*48289*/     /*Scope*/ 28|128,1/*156*/, /*->48447*/
/*48291*/       OPC_CheckChild0Integer, 93|128,2/*349*/, 
/*48294*/       OPC_RecordChild1, // #0 = $Vn
/*48295*/       OPC_SwitchType /*6 cases */, 23, MVT::v4i16,// ->48321
/*48298*/         OPC_CheckChild1Type, MVT::v4i16,
/*48300*/         OPC_RecordChild2, // #1 = $Vm
/*48301*/         OPC_CheckChild2Type, MVT::v4i16,
/*48303*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48305*/         OPC_EmitInteger, MVT::i32, 14, 
/*48308*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48311*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDsv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 349:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VHADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*48321*/       /*SwitchType*/ 23, MVT::v2i32,// ->48346
/*48323*/         OPC_CheckChild1Type, MVT::v2i32,
/*48325*/         OPC_RecordChild2, // #1 = $Vm
/*48326*/         OPC_CheckChild2Type, MVT::v2i32,
/*48328*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48330*/         OPC_EmitInteger, MVT::i32, 14, 
/*48333*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48336*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDsv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 349:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VHADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*48346*/       /*SwitchType*/ 23, MVT::v8i16,// ->48371
/*48348*/         OPC_CheckChild1Type, MVT::v8i16,
/*48350*/         OPC_RecordChild2, // #1 = $Vm
/*48351*/         OPC_CheckChild2Type, MVT::v8i16,
/*48353*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48355*/         OPC_EmitInteger, MVT::i32, 14, 
/*48358*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48361*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDsv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 349:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VHADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*48371*/       /*SwitchType*/ 23, MVT::v4i32,// ->48396
/*48373*/         OPC_CheckChild1Type, MVT::v4i32,
/*48375*/         OPC_RecordChild2, // #1 = $Vm
/*48376*/         OPC_CheckChild2Type, MVT::v4i32,
/*48378*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48380*/         OPC_EmitInteger, MVT::i32, 14, 
/*48383*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48386*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDsv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 349:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VHADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*48396*/       /*SwitchType*/ 23, MVT::v8i8,// ->48421
/*48398*/         OPC_CheckChild1Type, MVT::v8i8,
/*48400*/         OPC_RecordChild2, // #1 = $Vm
/*48401*/         OPC_CheckChild2Type, MVT::v8i8,
/*48403*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48405*/         OPC_EmitInteger, MVT::i32, 14, 
/*48408*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48411*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDsv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 349:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VHADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*48421*/       /*SwitchType*/ 23, MVT::v16i8,// ->48446
/*48423*/         OPC_CheckChild1Type, MVT::v16i8,
/*48425*/         OPC_RecordChild2, // #1 = $Vm
/*48426*/         OPC_CheckChild2Type, MVT::v16i8,
/*48428*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48430*/         OPC_EmitInteger, MVT::i32, 14, 
/*48433*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48436*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDsv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 349:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VHADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*48446*/       0, // EndSwitchType
/*48447*/     /*Scope*/ 28|128,1/*156*/, /*->48605*/
/*48449*/       OPC_CheckChild0Integer, 94|128,2/*350*/, 
/*48452*/       OPC_RecordChild1, // #0 = $Vn
/*48453*/       OPC_SwitchType /*6 cases */, 23, MVT::v4i16,// ->48479
/*48456*/         OPC_CheckChild1Type, MVT::v4i16,
/*48458*/         OPC_RecordChild2, // #1 = $Vm
/*48459*/         OPC_CheckChild2Type, MVT::v4i16,
/*48461*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48463*/         OPC_EmitInteger, MVT::i32, 14, 
/*48466*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48469*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDuv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 350:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VHADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*48479*/       /*SwitchType*/ 23, MVT::v2i32,// ->48504
/*48481*/         OPC_CheckChild1Type, MVT::v2i32,
/*48483*/         OPC_RecordChild2, // #1 = $Vm
/*48484*/         OPC_CheckChild2Type, MVT::v2i32,
/*48486*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48488*/         OPC_EmitInteger, MVT::i32, 14, 
/*48491*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48494*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDuv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 350:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VHADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*48504*/       /*SwitchType*/ 23, MVT::v8i16,// ->48529
/*48506*/         OPC_CheckChild1Type, MVT::v8i16,
/*48508*/         OPC_RecordChild2, // #1 = $Vm
/*48509*/         OPC_CheckChild2Type, MVT::v8i16,
/*48511*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48513*/         OPC_EmitInteger, MVT::i32, 14, 
/*48516*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48519*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDuv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 350:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VHADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*48529*/       /*SwitchType*/ 23, MVT::v4i32,// ->48554
/*48531*/         OPC_CheckChild1Type, MVT::v4i32,
/*48533*/         OPC_RecordChild2, // #1 = $Vm
/*48534*/         OPC_CheckChild2Type, MVT::v4i32,
/*48536*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48538*/         OPC_EmitInteger, MVT::i32, 14, 
/*48541*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48544*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDuv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 350:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VHADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*48554*/       /*SwitchType*/ 23, MVT::v8i8,// ->48579
/*48556*/         OPC_CheckChild1Type, MVT::v8i8,
/*48558*/         OPC_RecordChild2, // #1 = $Vm
/*48559*/         OPC_CheckChild2Type, MVT::v8i8,
/*48561*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48563*/         OPC_EmitInteger, MVT::i32, 14, 
/*48566*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48569*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDuv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 350:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VHADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*48579*/       /*SwitchType*/ 23, MVT::v16i8,// ->48604
/*48581*/         OPC_CheckChild1Type, MVT::v16i8,
/*48583*/         OPC_RecordChild2, // #1 = $Vm
/*48584*/         OPC_CheckChild2Type, MVT::v16i8,
/*48586*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48588*/         OPC_EmitInteger, MVT::i32, 14, 
/*48591*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48594*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDuv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 350:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VHADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*48604*/       0, // EndSwitchType
/*48605*/     /*Scope*/ 28|128,1/*156*/, /*->48763*/
/*48607*/       OPC_CheckChild0Integer, 21|128,3/*405*/, 
/*48610*/       OPC_RecordChild1, // #0 = $Vn
/*48611*/       OPC_SwitchType /*6 cases */, 23, MVT::v4i16,// ->48637
/*48614*/         OPC_CheckChild1Type, MVT::v4i16,
/*48616*/         OPC_RecordChild2, // #1 = $Vm
/*48617*/         OPC_CheckChild2Type, MVT::v4i16,
/*48619*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48621*/         OPC_EmitInteger, MVT::i32, 14, 
/*48624*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48627*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDsv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 405:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*48637*/       /*SwitchType*/ 23, MVT::v2i32,// ->48662
/*48639*/         OPC_CheckChild1Type, MVT::v2i32,
/*48641*/         OPC_RecordChild2, // #1 = $Vm
/*48642*/         OPC_CheckChild2Type, MVT::v2i32,
/*48644*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48646*/         OPC_EmitInteger, MVT::i32, 14, 
/*48649*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48652*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDsv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 405:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*48662*/       /*SwitchType*/ 23, MVT::v8i16,// ->48687
/*48664*/         OPC_CheckChild1Type, MVT::v8i16,
/*48666*/         OPC_RecordChild2, // #1 = $Vm
/*48667*/         OPC_CheckChild2Type, MVT::v8i16,
/*48669*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48671*/         OPC_EmitInteger, MVT::i32, 14, 
/*48674*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48677*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDsv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 405:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*48687*/       /*SwitchType*/ 23, MVT::v4i32,// ->48712
/*48689*/         OPC_CheckChild1Type, MVT::v4i32,
/*48691*/         OPC_RecordChild2, // #1 = $Vm
/*48692*/         OPC_CheckChild2Type, MVT::v4i32,
/*48694*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48696*/         OPC_EmitInteger, MVT::i32, 14, 
/*48699*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48702*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDsv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 405:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*48712*/       /*SwitchType*/ 23, MVT::v8i8,// ->48737
/*48714*/         OPC_CheckChild1Type, MVT::v8i8,
/*48716*/         OPC_RecordChild2, // #1 = $Vm
/*48717*/         OPC_CheckChild2Type, MVT::v8i8,
/*48719*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48721*/         OPC_EmitInteger, MVT::i32, 14, 
/*48724*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48727*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDsv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 405:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*48737*/       /*SwitchType*/ 23, MVT::v16i8,// ->48762
/*48739*/         OPC_CheckChild1Type, MVT::v16i8,
/*48741*/         OPC_RecordChild2, // #1 = $Vm
/*48742*/         OPC_CheckChild2Type, MVT::v16i8,
/*48744*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48746*/         OPC_EmitInteger, MVT::i32, 14, 
/*48749*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48752*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDsv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 405:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*48762*/       0, // EndSwitchType
/*48763*/     /*Scope*/ 28|128,1/*156*/, /*->48921*/
/*48765*/       OPC_CheckChild0Integer, 22|128,3/*406*/, 
/*48768*/       OPC_RecordChild1, // #0 = $Vn
/*48769*/       OPC_SwitchType /*6 cases */, 23, MVT::v4i16,// ->48795
/*48772*/         OPC_CheckChild1Type, MVT::v4i16,
/*48774*/         OPC_RecordChild2, // #1 = $Vm
/*48775*/         OPC_CheckChild2Type, MVT::v4i16,
/*48777*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48779*/         OPC_EmitInteger, MVT::i32, 14, 
/*48782*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48785*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDuv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 406:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*48795*/       /*SwitchType*/ 23, MVT::v2i32,// ->48820
/*48797*/         OPC_CheckChild1Type, MVT::v2i32,
/*48799*/         OPC_RecordChild2, // #1 = $Vm
/*48800*/         OPC_CheckChild2Type, MVT::v2i32,
/*48802*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48804*/         OPC_EmitInteger, MVT::i32, 14, 
/*48807*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48810*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDuv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 406:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*48820*/       /*SwitchType*/ 23, MVT::v8i16,// ->48845
/*48822*/         OPC_CheckChild1Type, MVT::v8i16,
/*48824*/         OPC_RecordChild2, // #1 = $Vm
/*48825*/         OPC_CheckChild2Type, MVT::v8i16,
/*48827*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48829*/         OPC_EmitInteger, MVT::i32, 14, 
/*48832*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48835*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDuv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 406:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*48845*/       /*SwitchType*/ 23, MVT::v4i32,// ->48870
/*48847*/         OPC_CheckChild1Type, MVT::v4i32,
/*48849*/         OPC_RecordChild2, // #1 = $Vm
/*48850*/         OPC_CheckChild2Type, MVT::v4i32,
/*48852*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48854*/         OPC_EmitInteger, MVT::i32, 14, 
/*48857*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48860*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDuv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 406:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*48870*/       /*SwitchType*/ 23, MVT::v8i8,// ->48895
/*48872*/         OPC_CheckChild1Type, MVT::v8i8,
/*48874*/         OPC_RecordChild2, // #1 = $Vm
/*48875*/         OPC_CheckChild2Type, MVT::v8i8,
/*48877*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48879*/         OPC_EmitInteger, MVT::i32, 14, 
/*48882*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48885*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDuv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 406:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*48895*/       /*SwitchType*/ 23, MVT::v16i8,// ->48920
/*48897*/         OPC_CheckChild1Type, MVT::v16i8,
/*48899*/         OPC_RecordChild2, // #1 = $Vm
/*48900*/         OPC_CheckChild2Type, MVT::v16i8,
/*48902*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48904*/         OPC_EmitInteger, MVT::i32, 14, 
/*48907*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48910*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDuv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 406:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*48920*/       0, // EndSwitchType
/*48921*/     /*Scope*/ 78|128,1/*206*/, /*->49129*/
/*48923*/       OPC_CheckChild0Integer, 125|128,2/*381*/, 
/*48926*/       OPC_RecordChild1, // #0 = $Vn
/*48927*/       OPC_SwitchType /*8 cases */, 23, MVT::v4i16,// ->48953
/*48930*/         OPC_CheckChild1Type, MVT::v4i16,
/*48932*/         OPC_RecordChild2, // #1 = $Vm
/*48933*/         OPC_CheckChild2Type, MVT::v4i16,
/*48935*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48937*/         OPC_EmitInteger, MVT::i32, 14, 
/*48940*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48943*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDuv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 381:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*48953*/       /*SwitchType*/ 23, MVT::v2i32,// ->48978
/*48955*/         OPC_CheckChild1Type, MVT::v2i32,
/*48957*/         OPC_RecordChild2, // #1 = $Vm
/*48958*/         OPC_CheckChild2Type, MVT::v2i32,
/*48960*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48962*/         OPC_EmitInteger, MVT::i32, 14, 
/*48965*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48968*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDuv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 381:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*48978*/       /*SwitchType*/ 23, MVT::v8i16,// ->49003
/*48980*/         OPC_CheckChild1Type, MVT::v8i16,
/*48982*/         OPC_RecordChild2, // #1 = $Vm
/*48983*/         OPC_CheckChild2Type, MVT::v8i16,
/*48985*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48987*/         OPC_EmitInteger, MVT::i32, 14, 
/*48990*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48993*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDuv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 381:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*49003*/       /*SwitchType*/ 23, MVT::v4i32,// ->49028
/*49005*/         OPC_CheckChild1Type, MVT::v4i32,
/*49007*/         OPC_RecordChild2, // #1 = $Vm
/*49008*/         OPC_CheckChild2Type, MVT::v4i32,
/*49010*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49012*/         OPC_EmitInteger, MVT::i32, 14, 
/*49015*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49018*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDuv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 381:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*49028*/       /*SwitchType*/ 23, MVT::v8i8,// ->49053
/*49030*/         OPC_CheckChild1Type, MVT::v8i8,
/*49032*/         OPC_RecordChild2, // #1 = $Vm
/*49033*/         OPC_CheckChild2Type, MVT::v8i8,
/*49035*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49037*/         OPC_EmitInteger, MVT::i32, 14, 
/*49040*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49043*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDuv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 381:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49053*/       /*SwitchType*/ 23, MVT::v16i8,// ->49078
/*49055*/         OPC_CheckChild1Type, MVT::v16i8,
/*49057*/         OPC_RecordChild2, // #1 = $Vm
/*49058*/         OPC_CheckChild2Type, MVT::v16i8,
/*49060*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49062*/         OPC_EmitInteger, MVT::i32, 14, 
/*49065*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49068*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDuv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 381:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*49078*/       /*SwitchType*/ 23, MVT::v1i64,// ->49103
/*49080*/         OPC_CheckChild1Type, MVT::v1i64,
/*49082*/         OPC_RecordChild2, // #1 = $Vm
/*49083*/         OPC_CheckChild2Type, MVT::v1i64,
/*49085*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49087*/         OPC_EmitInteger, MVT::i32, 14, 
/*49090*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49093*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDuv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 381:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VQADDuv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*49103*/       /*SwitchType*/ 23, MVT::v2i64,// ->49128
/*49105*/         OPC_CheckChild1Type, MVT::v2i64,
/*49107*/         OPC_RecordChild2, // #1 = $Vm
/*49108*/         OPC_CheckChild2Type, MVT::v2i64,
/*49110*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49112*/         OPC_EmitInteger, MVT::i32, 14, 
/*49115*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49118*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDuv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 381:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQADDuv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*49128*/       0, // EndSwitchType
/*49129*/     /*Scope*/ 81, /*->49211*/
/*49130*/       OPC_CheckChild0Integer, 18|128,3/*402*/, 
/*49133*/       OPC_RecordChild1, // #0 = $Vn
/*49134*/       OPC_SwitchType /*3 cases */, 23, MVT::v8i8,// ->49160
/*49137*/         OPC_CheckChild1Type, MVT::v8i16,
/*49139*/         OPC_RecordChild2, // #1 = $Vm
/*49140*/         OPC_CheckChild2Type, MVT::v8i16,
/*49142*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49144*/         OPC_EmitInteger, MVT::i32, 14, 
/*49147*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49150*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRADDHNv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 402:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VRADDHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*49160*/       /*SwitchType*/ 23, MVT::v4i16,// ->49185
/*49162*/         OPC_CheckChild1Type, MVT::v4i32,
/*49164*/         OPC_RecordChild2, // #1 = $Vm
/*49165*/         OPC_CheckChild2Type, MVT::v4i32,
/*49167*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49169*/         OPC_EmitInteger, MVT::i32, 14, 
/*49172*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49175*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRADDHNv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 402:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRADDHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*49185*/       /*SwitchType*/ 23, MVT::v2i32,// ->49210
/*49187*/         OPC_CheckChild1Type, MVT::v2i64,
/*49189*/         OPC_RecordChild2, // #1 = $Vm
/*49190*/         OPC_CheckChild2Type, MVT::v2i64,
/*49192*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49194*/         OPC_EmitInteger, MVT::i32, 14, 
/*49197*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49200*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRADDHNv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 402:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VRADDHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*49210*/       0, // EndSwitchType
/*49211*/     /*Scope*/ 56, /*->49268*/
/*49212*/       OPC_CheckChild0Integer, 113|128,2/*369*/, 
/*49215*/       OPC_RecordChild1, // #0 = $Vn
/*49216*/       OPC_SwitchType /*2 cases */, 23, MVT::v8i8,// ->49242
/*49219*/         OPC_CheckChild1Type, MVT::v8i8,
/*49221*/         OPC_RecordChild2, // #1 = $Vm
/*49222*/         OPC_CheckChild2Type, MVT::v8i8,
/*49224*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49226*/         OPC_EmitInteger, MVT::i32, 14, 
/*49229*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49232*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULpd), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 369:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VMULpd:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49242*/       /*SwitchType*/ 23, MVT::v16i8,// ->49267
/*49244*/         OPC_CheckChild1Type, MVT::v16i8,
/*49246*/         OPC_RecordChild2, // #1 = $Vm
/*49247*/         OPC_CheckChild2Type, MVT::v16i8,
/*49249*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49251*/         OPC_EmitInteger, MVT::i32, 14, 
/*49254*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49257*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULpq), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 369:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VMULpq:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*49267*/       0, // EndSwitchType
/*49268*/     /*Scope*/ 48, /*->49317*/
/*49269*/       OPC_CheckChild0Integer, 110|128,2/*366*/, 
/*49272*/       OPC_RecordChild1, // #0 = $Vn
/*49273*/       OPC_SwitchType /*2 cases */, 23, MVT::v8i16,// ->49299
/*49276*/         OPC_CheckChild1Type, MVT::v8i8,
/*49278*/         OPC_RecordChild2, // #1 = $Vm
/*49279*/         OPC_CheckChild2Type, MVT::v8i8,
/*49281*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49283*/         OPC_EmitInteger, MVT::i32, 14, 
/*49286*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49289*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLp8), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 366:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VMULLp8:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49299*/       /*SwitchType*/ 15, MVT::v2i64,// ->49316
/*49301*/         OPC_CheckChild1Type, MVT::v1i64,
/*49303*/         OPC_RecordChild2, // #1 = $Vm
/*49304*/         OPC_CheckChild2Type, MVT::v1i64,
/*49306*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*49308*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLp64), 0,
                      MVT::v2i64, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:v2i64 366:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VMULLp64:v2i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*49316*/       0, // EndSwitchType
/*49317*/     /*Scope*/ 28|128,1/*156*/, /*->49475*/
/*49319*/       OPC_CheckChild0Integer, 95|128,2/*351*/, 
/*49322*/       OPC_RecordChild1, // #0 = $Vn
/*49323*/       OPC_SwitchType /*6 cases */, 23, MVT::v4i16,// ->49349
/*49326*/         OPC_CheckChild1Type, MVT::v4i16,
/*49328*/         OPC_RecordChild2, // #1 = $Vm
/*49329*/         OPC_CheckChild2Type, MVT::v4i16,
/*49331*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49333*/         OPC_EmitInteger, MVT::i32, 14, 
/*49336*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49339*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBsv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 351:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*49349*/       /*SwitchType*/ 23, MVT::v2i32,// ->49374
/*49351*/         OPC_CheckChild1Type, MVT::v2i32,
/*49353*/         OPC_RecordChild2, // #1 = $Vm
/*49354*/         OPC_CheckChild2Type, MVT::v2i32,
/*49356*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49358*/         OPC_EmitInteger, MVT::i32, 14, 
/*49361*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49364*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBsv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 351:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*49374*/       /*SwitchType*/ 23, MVT::v8i16,// ->49399
/*49376*/         OPC_CheckChild1Type, MVT::v8i16,
/*49378*/         OPC_RecordChild2, // #1 = $Vm
/*49379*/         OPC_CheckChild2Type, MVT::v8i16,
/*49381*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49383*/         OPC_EmitInteger, MVT::i32, 14, 
/*49386*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49389*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBsv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 351:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*49399*/       /*SwitchType*/ 23, MVT::v4i32,// ->49424
/*49401*/         OPC_CheckChild1Type, MVT::v4i32,
/*49403*/         OPC_RecordChild2, // #1 = $Vm
/*49404*/         OPC_CheckChild2Type, MVT::v4i32,
/*49406*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49408*/         OPC_EmitInteger, MVT::i32, 14, 
/*49411*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49414*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBsv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 351:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*49424*/       /*SwitchType*/ 23, MVT::v8i8,// ->49449
/*49426*/         OPC_CheckChild1Type, MVT::v8i8,
/*49428*/         OPC_RecordChild2, // #1 = $Vm
/*49429*/         OPC_CheckChild2Type, MVT::v8i8,
/*49431*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49433*/         OPC_EmitInteger, MVT::i32, 14, 
/*49436*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49439*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBsv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 351:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49449*/       /*SwitchType*/ 23, MVT::v16i8,// ->49474
/*49451*/         OPC_CheckChild1Type, MVT::v16i8,
/*49453*/         OPC_RecordChild2, // #1 = $Vm
/*49454*/         OPC_CheckChild2Type, MVT::v16i8,
/*49456*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49458*/         OPC_EmitInteger, MVT::i32, 14, 
/*49461*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49464*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBsv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 351:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*49474*/       0, // EndSwitchType
/*49475*/     /*Scope*/ 28|128,1/*156*/, /*->49633*/
/*49477*/       OPC_CheckChild0Integer, 96|128,2/*352*/, 
/*49480*/       OPC_RecordChild1, // #0 = $Vn
/*49481*/       OPC_SwitchType /*6 cases */, 23, MVT::v4i16,// ->49507
/*49484*/         OPC_CheckChild1Type, MVT::v4i16,
/*49486*/         OPC_RecordChild2, // #1 = $Vm
/*49487*/         OPC_CheckChild2Type, MVT::v4i16,
/*49489*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49491*/         OPC_EmitInteger, MVT::i32, 14, 
/*49494*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49497*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBuv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 352:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*49507*/       /*SwitchType*/ 23, MVT::v2i32,// ->49532
/*49509*/         OPC_CheckChild1Type, MVT::v2i32,
/*49511*/         OPC_RecordChild2, // #1 = $Vm
/*49512*/         OPC_CheckChild2Type, MVT::v2i32,
/*49514*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49516*/         OPC_EmitInteger, MVT::i32, 14, 
/*49519*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49522*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBuv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 352:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*49532*/       /*SwitchType*/ 23, MVT::v8i16,// ->49557
/*49534*/         OPC_CheckChild1Type, MVT::v8i16,
/*49536*/         OPC_RecordChild2, // #1 = $Vm
/*49537*/         OPC_CheckChild2Type, MVT::v8i16,
/*49539*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49541*/         OPC_EmitInteger, MVT::i32, 14, 
/*49544*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49547*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBuv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 352:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*49557*/       /*SwitchType*/ 23, MVT::v4i32,// ->49582
/*49559*/         OPC_CheckChild1Type, MVT::v4i32,
/*49561*/         OPC_RecordChild2, // #1 = $Vm
/*49562*/         OPC_CheckChild2Type, MVT::v4i32,
/*49564*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49566*/         OPC_EmitInteger, MVT::i32, 14, 
/*49569*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49572*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBuv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 352:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*49582*/       /*SwitchType*/ 23, MVT::v8i8,// ->49607
/*49584*/         OPC_CheckChild1Type, MVT::v8i8,
/*49586*/         OPC_RecordChild2, // #1 = $Vm
/*49587*/         OPC_CheckChild2Type, MVT::v8i8,
/*49589*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49591*/         OPC_EmitInteger, MVT::i32, 14, 
/*49594*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49597*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBuv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 352:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49607*/       /*SwitchType*/ 23, MVT::v16i8,// ->49632
/*49609*/         OPC_CheckChild1Type, MVT::v16i8,
/*49611*/         OPC_RecordChild2, // #1 = $Vm
/*49612*/         OPC_CheckChild2Type, MVT::v16i8,
/*49614*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49616*/         OPC_EmitInteger, MVT::i32, 14, 
/*49619*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49622*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBuv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 352:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*49632*/       0, // EndSwitchType
/*49633*/     /*Scope*/ 78|128,1/*206*/, /*->49841*/
/*49635*/       OPC_CheckChild0Integer, 17|128,3/*401*/, 
/*49638*/       OPC_RecordChild1, // #0 = $Vn
/*49639*/       OPC_SwitchType /*8 cases */, 23, MVT::v4i16,// ->49665
/*49642*/         OPC_CheckChild1Type, MVT::v4i16,
/*49644*/         OPC_RecordChild2, // #1 = $Vm
/*49645*/         OPC_CheckChild2Type, MVT::v4i16,
/*49647*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49649*/         OPC_EmitInteger, MVT::i32, 14, 
/*49652*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49655*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBuv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 401:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*49665*/       /*SwitchType*/ 23, MVT::v2i32,// ->49690
/*49667*/         OPC_CheckChild1Type, MVT::v2i32,
/*49669*/         OPC_RecordChild2, // #1 = $Vm
/*49670*/         OPC_CheckChild2Type, MVT::v2i32,
/*49672*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49674*/         OPC_EmitInteger, MVT::i32, 14, 
/*49677*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49680*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBuv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 401:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*49690*/       /*SwitchType*/ 23, MVT::v8i16,// ->49715
/*49692*/         OPC_CheckChild1Type, MVT::v8i16,
/*49694*/         OPC_RecordChild2, // #1 = $Vm
/*49695*/         OPC_CheckChild2Type, MVT::v8i16,
/*49697*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49699*/         OPC_EmitInteger, MVT::i32, 14, 
/*49702*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49705*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBuv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 401:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*49715*/       /*SwitchType*/ 23, MVT::v4i32,// ->49740
/*49717*/         OPC_CheckChild1Type, MVT::v4i32,
/*49719*/         OPC_RecordChild2, // #1 = $Vm
/*49720*/         OPC_CheckChild2Type, MVT::v4i32,
/*49722*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49724*/         OPC_EmitInteger, MVT::i32, 14, 
/*49727*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49730*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBuv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 401:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*49740*/       /*SwitchType*/ 23, MVT::v8i8,// ->49765
/*49742*/         OPC_CheckChild1Type, MVT::v8i8,
/*49744*/         OPC_RecordChild2, // #1 = $Vm
/*49745*/         OPC_CheckChild2Type, MVT::v8i8,
/*49747*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49749*/         OPC_EmitInteger, MVT::i32, 14, 
/*49752*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49755*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBuv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 401:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49765*/       /*SwitchType*/ 23, MVT::v16i8,// ->49790
/*49767*/         OPC_CheckChild1Type, MVT::v16i8,
/*49769*/         OPC_RecordChild2, // #1 = $Vm
/*49770*/         OPC_CheckChild2Type, MVT::v16i8,
/*49772*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49774*/         OPC_EmitInteger, MVT::i32, 14, 
/*49777*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49780*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBuv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 401:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*49790*/       /*SwitchType*/ 23, MVT::v1i64,// ->49815
/*49792*/         OPC_CheckChild1Type, MVT::v1i64,
/*49794*/         OPC_RecordChild2, // #1 = $Vm
/*49795*/         OPC_CheckChild2Type, MVT::v1i64,
/*49797*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49799*/         OPC_EmitInteger, MVT::i32, 14, 
/*49802*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49805*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBuv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 401:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*49815*/       /*SwitchType*/ 23, MVT::v2i64,// ->49840
/*49817*/         OPC_CheckChild1Type, MVT::v2i64,
/*49819*/         OPC_RecordChild2, // #1 = $Vm
/*49820*/         OPC_CheckChild2Type, MVT::v2i64,
/*49822*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49824*/         OPC_EmitInteger, MVT::i32, 14, 
/*49827*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49830*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBuv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 401:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*49840*/       0, // EndSwitchType
/*49841*/     /*Scope*/ 81, /*->49923*/
/*49842*/       OPC_CheckChild0Integer, 34|128,3/*418*/, 
/*49845*/       OPC_RecordChild1, // #0 = $Vn
/*49846*/       OPC_SwitchType /*3 cases */, 23, MVT::v8i8,// ->49872
/*49849*/         OPC_CheckChild1Type, MVT::v8i16,
/*49851*/         OPC_RecordChild2, // #1 = $Vm
/*49852*/         OPC_CheckChild2Type, MVT::v8i16,
/*49854*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49856*/         OPC_EmitInteger, MVT::i32, 14, 
/*49859*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49862*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSUBHNv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 418:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VRSUBHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*49872*/       /*SwitchType*/ 23, MVT::v4i16,// ->49897
/*49874*/         OPC_CheckChild1Type, MVT::v4i32,
/*49876*/         OPC_RecordChild2, // #1 = $Vm
/*49877*/         OPC_CheckChild2Type, MVT::v4i32,
/*49879*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49881*/         OPC_EmitInteger, MVT::i32, 14, 
/*49884*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49887*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSUBHNv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 418:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRSUBHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*49897*/       /*SwitchType*/ 23, MVT::v2i32,// ->49922
/*49899*/         OPC_CheckChild1Type, MVT::v2i64,
/*49901*/         OPC_RecordChild2, // #1 = $Vm
/*49902*/         OPC_CheckChild2Type, MVT::v2i64,
/*49904*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49906*/         OPC_EmitInteger, MVT::i32, 14, 
/*49909*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49912*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSUBHNv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 418:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VRSUBHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*49922*/       0, // EndSwitchType
/*49923*/     /*Scope*/ 106, /*->50030*/
/*49924*/       OPC_CheckChild0Integer, 75|128,2/*331*/, 
/*49927*/       OPC_RecordChild1, // #0 = $Vn
/*49928*/       OPC_SwitchType /*4 cases */, 23, MVT::v2i32,// ->49954
/*49931*/         OPC_CheckChild1Type, MVT::v2f32,
/*49933*/         OPC_RecordChild2, // #1 = $Vm
/*49934*/         OPC_CheckChild2Type, MVT::v2f32,
/*49936*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49938*/         OPC_EmitInteger, MVT::i32, 14, 
/*49941*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49944*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VACGEfd), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 331:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VACGEfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*49954*/       /*SwitchType*/ 23, MVT::v4i32,// ->49979
/*49956*/         OPC_CheckChild1Type, MVT::v4f32,
/*49958*/         OPC_RecordChild2, // #1 = $Vm
/*49959*/         OPC_CheckChild2Type, MVT::v4f32,
/*49961*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49963*/         OPC_EmitInteger, MVT::i32, 14, 
/*49966*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49969*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VACGEfq), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 331:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VACGEfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*49979*/       /*SwitchType*/ 23, MVT::v4i16,// ->50004
/*49981*/         OPC_CheckChild1Type, MVT::v4f16,
/*49983*/         OPC_RecordChild2, // #1 = $Vm
/*49984*/         OPC_CheckChild2Type, MVT::v4f16,
/*49986*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*49988*/         OPC_EmitInteger, MVT::i32, 14, 
/*49991*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49994*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VACGEhd), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 331:iPTR, DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VACGEhd:v4i16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*50004*/       /*SwitchType*/ 23, MVT::v8i16,// ->50029
/*50006*/         OPC_CheckChild1Type, MVT::v8f16,
/*50008*/         OPC_RecordChild2, // #1 = $Vm
/*50009*/         OPC_CheckChild2Type, MVT::v8f16,
/*50011*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*50013*/         OPC_EmitInteger, MVT::i32, 14, 
/*50016*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50019*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VACGEhq), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 331:iPTR, QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VACGEhq:v8i16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*50029*/       0, // EndSwitchType
/*50030*/     /*Scope*/ 106, /*->50137*/
/*50031*/       OPC_CheckChild0Integer, 76|128,2/*332*/, 
/*50034*/       OPC_RecordChild1, // #0 = $Vn
/*50035*/       OPC_SwitchType /*4 cases */, 23, MVT::v2i32,// ->50061
/*50038*/         OPC_CheckChild1Type, MVT::v2f32,
/*50040*/         OPC_RecordChild2, // #1 = $Vm
/*50041*/         OPC_CheckChild2Type, MVT::v2f32,
/*50043*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50045*/         OPC_EmitInteger, MVT::i32, 14, 
/*50048*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50051*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VACGTfd), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 332:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VACGTfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*50061*/       /*SwitchType*/ 23, MVT::v4i32,// ->50086
/*50063*/         OPC_CheckChild1Type, MVT::v4f32,
/*50065*/         OPC_RecordChild2, // #1 = $Vm
/*50066*/         OPC_CheckChild2Type, MVT::v4f32,
/*50068*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50070*/         OPC_EmitInteger, MVT::i32, 14, 
/*50073*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50076*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VACGTfq), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 332:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VACGTfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*50086*/       /*SwitchType*/ 23, MVT::v4i16,// ->50111
/*50088*/         OPC_CheckChild1Type, MVT::v4f16,
/*50090*/         OPC_RecordChild2, // #1 = $Vm
/*50091*/         OPC_CheckChild2Type, MVT::v4f16,
/*50093*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*50095*/         OPC_EmitInteger, MVT::i32, 14, 
/*50098*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50101*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VACGThd), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 332:iPTR, DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VACGThd:v4i16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*50111*/       /*SwitchType*/ 23, MVT::v8f16,// ->50136
/*50113*/         OPC_CheckChild1Type, MVT::v8f16,
/*50115*/         OPC_RecordChild2, // #1 = $Vm
/*50116*/         OPC_CheckChild2Type, MVT::v8f16,
/*50118*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*50120*/         OPC_EmitInteger, MVT::i32, 14, 
/*50123*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50126*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VACGThq), 0,
                      MVT::v8f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8f16 332:iPTR, QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VACGThq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*50136*/       0, // EndSwitchType
/*50137*/     /*Scope*/ 40|128,2/*296*/, /*->50435*/
/*50139*/       OPC_CheckChild0Integer, 77|128,2/*333*/, 
/*50142*/       OPC_RecordChild1, // #0 = $src1
/*50143*/       OPC_SwitchType /*10 cases */, 27, MVT::v8i8,// ->50173
/*50146*/         OPC_CheckChild1Type, MVT::v8i8,
/*50148*/         OPC_RecordChild2, // #1 = $Vn
/*50149*/         OPC_CheckChild2Type, MVT::v8i8,
/*50151*/         OPC_RecordChild3, // #2 = $Vm
/*50152*/         OPC_CheckChild3Type, MVT::v8i8,
/*50154*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50156*/         OPC_EmitInteger, MVT::i32, 14, 
/*50159*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50162*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                      MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v8i8 333:iPTR, DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*50173*/       /*SwitchType*/ 27, MVT::v4i16,// ->50202
/*50175*/         OPC_CheckChild1Type, MVT::v4i16,
/*50177*/         OPC_RecordChild2, // #1 = $Vn
/*50178*/         OPC_CheckChild2Type, MVT::v4i16,
/*50180*/         OPC_RecordChild3, // #2 = $Vm
/*50181*/         OPC_CheckChild3Type, MVT::v4i16,
/*50183*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50185*/         OPC_EmitInteger, MVT::i32, 14, 
/*50188*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50191*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                      MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i16 333:iPTR, DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*50202*/       /*SwitchType*/ 27, MVT::v2i32,// ->50231
/*50204*/         OPC_CheckChild1Type, MVT::v2i32,
/*50206*/         OPC_RecordChild2, // #1 = $Vn
/*50207*/         OPC_CheckChild2Type, MVT::v2i32,
/*50209*/         OPC_RecordChild3, // #2 = $Vm
/*50210*/         OPC_CheckChild3Type, MVT::v2i32,
/*50212*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50214*/         OPC_EmitInteger, MVT::i32, 14, 
/*50217*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50220*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                      MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i32 333:iPTR, DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*50231*/       /*SwitchType*/ 27, MVT::v1i64,// ->50260
/*50233*/         OPC_CheckChild1Type, MVT::v1i64,
/*50235*/         OPC_RecordChild2, // #1 = $Vn
/*50236*/         OPC_CheckChild2Type, MVT::v1i64,
/*50238*/         OPC_RecordChild3, // #2 = $Vm
/*50239*/         OPC_CheckChild3Type, MVT::v1i64,
/*50241*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50243*/         OPC_EmitInteger, MVT::i32, 14, 
/*50246*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50249*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                      MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v1i64 333:iPTR, DPR:v1i64:$src1, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*50260*/       /*SwitchType*/ 27, MVT::v16i8,// ->50289
/*50262*/         OPC_CheckChild1Type, MVT::v16i8,
/*50264*/         OPC_RecordChild2, // #1 = $Vn
/*50265*/         OPC_CheckChild2Type, MVT::v16i8,
/*50267*/         OPC_RecordChild3, // #2 = $Vm
/*50268*/         OPC_CheckChild3Type, MVT::v16i8,
/*50270*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50272*/         OPC_EmitInteger, MVT::i32, 14, 
/*50275*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50278*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                      MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v16i8 333:iPTR, QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*50289*/       /*SwitchType*/ 27, MVT::v8i16,// ->50318
/*50291*/         OPC_CheckChild1Type, MVT::v8i16,
/*50293*/         OPC_RecordChild2, // #1 = $Vn
/*50294*/         OPC_CheckChild2Type, MVT::v8i16,
/*50296*/         OPC_RecordChild3, // #2 = $Vm
/*50297*/         OPC_CheckChild3Type, MVT::v8i16,
/*50299*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50301*/         OPC_EmitInteger, MVT::i32, 14, 
/*50304*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50307*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                      MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v8i16 333:iPTR, QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*50318*/       /*SwitchType*/ 27, MVT::v4i32,// ->50347
/*50320*/         OPC_CheckChild1Type, MVT::v4i32,
/*50322*/         OPC_RecordChild2, // #1 = $Vn
/*50323*/         OPC_CheckChild2Type, MVT::v4i32,
/*50325*/         OPC_RecordChild3, // #2 = $Vm
/*50326*/         OPC_CheckChild3Type, MVT::v4i32,
/*50328*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50330*/         OPC_EmitInteger, MVT::i32, 14, 
/*50333*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50336*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                      MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 333:iPTR, QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*50347*/       /*SwitchType*/ 27, MVT::v2i64,// ->50376
/*50349*/         OPC_CheckChild1Type, MVT::v2i64,
/*50351*/         OPC_RecordChild2, // #1 = $Vn
/*50352*/         OPC_CheckChild2Type, MVT::v2i64,
/*50354*/         OPC_RecordChild3, // #2 = $Vm
/*50355*/         OPC_CheckChild3Type, MVT::v2i64,
/*50357*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50359*/         OPC_EmitInteger, MVT::i32, 14, 
/*50362*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50365*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                      MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i64 333:iPTR, QPR:v2i64:$src1, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*50376*/       /*SwitchType*/ 27, MVT::v2f32,// ->50405
/*50378*/         OPC_CheckChild1Type, MVT::v2f32,
/*50380*/         OPC_RecordChild2, // #1 = $Vn
/*50381*/         OPC_CheckChild2Type, MVT::v2f32,
/*50383*/         OPC_RecordChild3, // #2 = $Vm
/*50384*/         OPC_CheckChild3Type, MVT::v2f32,
/*50386*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50388*/         OPC_EmitInteger, MVT::i32, 14, 
/*50391*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50394*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                      MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2f32 333:iPTR, DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*50405*/       /*SwitchType*/ 27, MVT::v4f32,// ->50434
/*50407*/         OPC_CheckChild1Type, MVT::v4f32,
/*50409*/         OPC_RecordChild2, // #1 = $Vn
/*50410*/         OPC_CheckChild2Type, MVT::v4f32,
/*50412*/         OPC_RecordChild3, // #2 = $Vm
/*50413*/         OPC_CheckChild3Type, MVT::v4f32,
/*50415*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50417*/         OPC_EmitInteger, MVT::i32, 14, 
/*50420*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50423*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                      MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4f32 333:iPTR, QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*50434*/       0, // EndSwitchType
/*50435*/     /*Scope*/ 0|128,2/*256*/, /*->50693*/
/*50437*/       OPC_CheckChild0Integer, 72|128,2/*328*/, 
/*50440*/       OPC_RecordChild1, // #0 = $Vn
/*50441*/       OPC_SwitchType /*10 cases */, 23, MVT::v4i16,// ->50467
/*50444*/         OPC_CheckChild1Type, MVT::v4i16,
/*50446*/         OPC_RecordChild2, // #1 = $Vm
/*50447*/         OPC_CheckChild2Type, MVT::v4i16,
/*50449*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50451*/         OPC_EmitInteger, MVT::i32, 14, 
/*50454*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50457*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDsv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 328:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VABDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*50467*/       /*SwitchType*/ 23, MVT::v2i32,// ->50492
/*50469*/         OPC_CheckChild1Type, MVT::v2i32,
/*50471*/         OPC_RecordChild2, // #1 = $Vm
/*50472*/         OPC_CheckChild2Type, MVT::v2i32,
/*50474*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50476*/         OPC_EmitInteger, MVT::i32, 14, 
/*50479*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50482*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDsv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 328:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VABDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*50492*/       /*SwitchType*/ 23, MVT::v8i16,// ->50517
/*50494*/         OPC_CheckChild1Type, MVT::v8i16,
/*50496*/         OPC_RecordChild2, // #1 = $Vm
/*50497*/         OPC_CheckChild2Type, MVT::v8i16,
/*50499*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50501*/         OPC_EmitInteger, MVT::i32, 14, 
/*50504*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50507*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDsv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 328:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VABDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*50517*/       /*SwitchType*/ 23, MVT::v4i32,// ->50542
/*50519*/         OPC_CheckChild1Type, MVT::v4i32,
/*50521*/         OPC_RecordChild2, // #1 = $Vm
/*50522*/         OPC_CheckChild2Type, MVT::v4i32,
/*50524*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50526*/         OPC_EmitInteger, MVT::i32, 14, 
/*50529*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50532*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDsv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 328:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VABDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*50542*/       /*SwitchType*/ 23, MVT::v8i8,// ->50567
/*50544*/         OPC_CheckChild1Type, MVT::v8i8,
/*50546*/         OPC_RecordChild2, // #1 = $Vm
/*50547*/         OPC_CheckChild2Type, MVT::v8i8,
/*50549*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50551*/         OPC_EmitInteger, MVT::i32, 14, 
/*50554*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50557*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDsv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 328:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VABDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*50567*/       /*SwitchType*/ 23, MVT::v16i8,// ->50592
/*50569*/         OPC_CheckChild1Type, MVT::v16i8,
/*50571*/         OPC_RecordChild2, // #1 = $Vm
/*50572*/         OPC_CheckChild2Type, MVT::v16i8,
/*50574*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50576*/         OPC_EmitInteger, MVT::i32, 14, 
/*50579*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50582*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDsv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 328:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VABDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*50592*/       /*SwitchType*/ 23, MVT::v2f32,// ->50617
/*50594*/         OPC_CheckChild1Type, MVT::v2f32,
/*50596*/         OPC_RecordChild2, // #1 = $Vm
/*50597*/         OPC_CheckChild2Type, MVT::v2f32,
/*50599*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50601*/         OPC_EmitInteger, MVT::i32, 14, 
/*50604*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50607*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDfd), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 328:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VABDfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*50617*/       /*SwitchType*/ 23, MVT::v4f32,// ->50642
/*50619*/         OPC_CheckChild1Type, MVT::v4f32,
/*50621*/         OPC_RecordChild2, // #1 = $Vm
/*50622*/         OPC_CheckChild2Type, MVT::v4f32,
/*50624*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50626*/         OPC_EmitInteger, MVT::i32, 14, 
/*50629*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50632*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDfq), 0,
                      MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f32 328:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VABDfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*50642*/       /*SwitchType*/ 23, MVT::v4f16,// ->50667
/*50644*/         OPC_CheckChild1Type, MVT::v4f16,
/*50646*/         OPC_RecordChild2, // #1 = $Vm
/*50647*/         OPC_CheckChild2Type, MVT::v4f16,
/*50649*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*50651*/         OPC_EmitInteger, MVT::i32, 14, 
/*50654*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50657*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDhd), 0,
                      MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f16 328:iPTR, DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VABDhd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*50667*/       /*SwitchType*/ 23, MVT::v8f16,// ->50692
/*50669*/         OPC_CheckChild1Type, MVT::v8f16,
/*50671*/         OPC_RecordChild2, // #1 = $Vm
/*50672*/         OPC_CheckChild2Type, MVT::v8f16,
/*50674*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*50676*/         OPC_EmitInteger, MVT::i32, 14, 
/*50679*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50682*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDhq), 0,
                      MVT::v8f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8f16 328:iPTR, QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VABDhq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*50692*/       0, // EndSwitchType
/*50693*/     /*Scope*/ 28|128,1/*156*/, /*->50851*/
/*50695*/       OPC_CheckChild0Integer, 73|128,2/*329*/, 
/*50698*/       OPC_RecordChild1, // #0 = $Vn
/*50699*/       OPC_SwitchType /*6 cases */, 23, MVT::v4i16,// ->50725
/*50702*/         OPC_CheckChild1Type, MVT::v4i16,
/*50704*/         OPC_RecordChild2, // #1 = $Vm
/*50705*/         OPC_CheckChild2Type, MVT::v4i16,
/*50707*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50709*/         OPC_EmitInteger, MVT::i32, 14, 
/*50712*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50715*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDuv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 329:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VABDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*50725*/       /*SwitchType*/ 23, MVT::v2i32,// ->50750
/*50727*/         OPC_CheckChild1Type, MVT::v2i32,
/*50729*/         OPC_RecordChild2, // #1 = $Vm
/*50730*/         OPC_CheckChild2Type, MVT::v2i32,
/*50732*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50734*/         OPC_EmitInteger, MVT::i32, 14, 
/*50737*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50740*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDuv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 329:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VABDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*50750*/       /*SwitchType*/ 23, MVT::v8i16,// ->50775
/*50752*/         OPC_CheckChild1Type, MVT::v8i16,
/*50754*/         OPC_RecordChild2, // #1 = $Vm
/*50755*/         OPC_CheckChild2Type, MVT::v8i16,
/*50757*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50759*/         OPC_EmitInteger, MVT::i32, 14, 
/*50762*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50765*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDuv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 329:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VABDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*50775*/       /*SwitchType*/ 23, MVT::v4i32,// ->50800
/*50777*/         OPC_CheckChild1Type, MVT::v4i32,
/*50779*/         OPC_RecordChild2, // #1 = $Vm
/*50780*/         OPC_CheckChild2Type, MVT::v4i32,
/*50782*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50784*/         OPC_EmitInteger, MVT::i32, 14, 
/*50787*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50790*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDuv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 329:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VABDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*50800*/       /*SwitchType*/ 23, MVT::v8i8,// ->50825
/*50802*/         OPC_CheckChild1Type, MVT::v8i8,
/*50804*/         OPC_RecordChild2, // #1 = $Vm
/*50805*/         OPC_CheckChild2Type, MVT::v8i8,
/*50807*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50809*/         OPC_EmitInteger, MVT::i32, 14, 
/*50812*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50815*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDuv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 329:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VABDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*50825*/       /*SwitchType*/ 23, MVT::v16i8,// ->50850
/*50827*/         OPC_CheckChild1Type, MVT::v16i8,
/*50829*/         OPC_RecordChild2, // #1 = $Vm
/*50830*/         OPC_CheckChild2Type, MVT::v16i8,
/*50832*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50834*/         OPC_EmitInteger, MVT::i32, 14, 
/*50837*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50840*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDuv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 329:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VABDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*50850*/       0, // EndSwitchType
/*50851*/     /*Scope*/ 3|128,1/*131*/, /*->50984*/
/*50853*/       OPC_CheckChild0Integer, 116|128,2/*372*/, 
/*50856*/       OPC_RecordChild1, // #0 = $Vn
/*50857*/       OPC_SwitchType /*5 cases */, 23, MVT::v8i8,// ->50883
/*50860*/         OPC_CheckChild1Type, MVT::v8i8,
/*50862*/         OPC_RecordChild2, // #1 = $Vm
/*50863*/         OPC_CheckChild2Type, MVT::v8i8,
/*50865*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50867*/         OPC_EmitInteger, MVT::i32, 14, 
/*50870*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50873*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDi8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 372:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADDi8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*50883*/       /*SwitchType*/ 23, MVT::v4i16,// ->50908
/*50885*/         OPC_CheckChild1Type, MVT::v4i16,
/*50887*/         OPC_RecordChild2, // #1 = $Vm
/*50888*/         OPC_CheckChild2Type, MVT::v4i16,
/*50890*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50892*/         OPC_EmitInteger, MVT::i32, 14, 
/*50895*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50898*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDi16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 372:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADDi16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*50908*/       /*SwitchType*/ 23, MVT::v2i32,// ->50933
/*50910*/         OPC_CheckChild1Type, MVT::v2i32,
/*50912*/         OPC_RecordChild2, // #1 = $Vm
/*50913*/         OPC_CheckChild2Type, MVT::v2i32,
/*50915*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50917*/         OPC_EmitInteger, MVT::i32, 14, 
/*50920*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50923*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDi32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 372:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADDi32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*50933*/       /*SwitchType*/ 23, MVT::v2f32,// ->50958
/*50935*/         OPC_CheckChild1Type, MVT::v2f32,
/*50937*/         OPC_RecordChild2, // #1 = $Vm
/*50938*/         OPC_CheckChild2Type, MVT::v2f32,
/*50940*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50942*/         OPC_EmitInteger, MVT::i32, 14, 
/*50945*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50948*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDf), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 372:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VPADDf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*50958*/       /*SwitchType*/ 23, MVT::v4f16,// ->50983
/*50960*/         OPC_CheckChild1Type, MVT::v4f16,
/*50962*/         OPC_RecordChild2, // #1 = $Vm
/*50963*/         OPC_CheckChild2Type, MVT::v4f16,
/*50965*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*50967*/         OPC_EmitInteger, MVT::i32, 14, 
/*50970*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50973*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDh), 0,
                      MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f16 372:iPTR, DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VPADDh:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*50983*/       0, // EndSwitchType
/*50984*/     /*Scope*/ 4|128,1/*132*/, /*->51118*/
/*50986*/       OPC_CheckChild0Integer, 117|128,2/*373*/, 
/*50989*/       OPC_RecordChild1, // #0 = $Vm
/*50990*/       OPC_SwitchType /*6 cases */, 19, MVT::v4i16,// ->51012
/*50993*/         OPC_CheckChild1Type, MVT::v8i8,
/*50995*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50997*/         OPC_EmitInteger, MVT::i32, 14, 
/*51000*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51003*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLsv8i8), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 373:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv8i8:v4i16 DPR:v8i8:$Vm)
/*51012*/       /*SwitchType*/ 19, MVT::v2i32,// ->51033
/*51014*/         OPC_CheckChild1Type, MVT::v4i16,
/*51016*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51018*/         OPC_EmitInteger, MVT::i32, 14, 
/*51021*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51024*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLsv4i16), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 373:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv4i16:v2i32 DPR:v4i16:$Vm)
/*51033*/       /*SwitchType*/ 19, MVT::v1i64,// ->51054
/*51035*/         OPC_CheckChild1Type, MVT::v2i32,
/*51037*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51039*/         OPC_EmitInteger, MVT::i32, 14, 
/*51042*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51045*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLsv2i32), 0,
                      MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v1i64 373:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv2i32:v1i64 DPR:v2i32:$Vm)
/*51054*/       /*SwitchType*/ 19, MVT::v8i16,// ->51075
/*51056*/         OPC_CheckChild1Type, MVT::v16i8,
/*51058*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51060*/         OPC_EmitInteger, MVT::i32, 14, 
/*51063*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51066*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLsv16i8), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 373:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv16i8:v8i16 QPR:v16i8:$Vm)
/*51075*/       /*SwitchType*/ 19, MVT::v4i32,// ->51096
/*51077*/         OPC_CheckChild1Type, MVT::v8i16,
/*51079*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51081*/         OPC_EmitInteger, MVT::i32, 14, 
/*51084*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51087*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLsv8i16), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 373:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv8i16:v4i32 QPR:v8i16:$Vm)
/*51096*/       /*SwitchType*/ 19, MVT::v2i64,// ->51117
/*51098*/         OPC_CheckChild1Type, MVT::v4i32,
/*51100*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51102*/         OPC_EmitInteger, MVT::i32, 14, 
/*51105*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51108*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLsv4i32), 0,
                      MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i64 373:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv4i32:v2i64 QPR:v4i32:$Vm)
/*51117*/       0, // EndSwitchType
/*51118*/     /*Scope*/ 4|128,1/*132*/, /*->51252*/
/*51120*/       OPC_CheckChild0Integer, 118|128,2/*374*/, 
/*51123*/       OPC_RecordChild1, // #0 = $Vm
/*51124*/       OPC_SwitchType /*6 cases */, 19, MVT::v4i16,// ->51146
/*51127*/         OPC_CheckChild1Type, MVT::v8i8,
/*51129*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51131*/         OPC_EmitInteger, MVT::i32, 14, 
/*51134*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51137*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLuv8i8), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 374:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv8i8:v4i16 DPR:v8i8:$Vm)
/*51146*/       /*SwitchType*/ 19, MVT::v2i32,// ->51167
/*51148*/         OPC_CheckChild1Type, MVT::v4i16,
/*51150*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51152*/         OPC_EmitInteger, MVT::i32, 14, 
/*51155*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51158*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLuv4i16), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 374:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv4i16:v2i32 DPR:v4i16:$Vm)
/*51167*/       /*SwitchType*/ 19, MVT::v1i64,// ->51188
/*51169*/         OPC_CheckChild1Type, MVT::v2i32,
/*51171*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51173*/         OPC_EmitInteger, MVT::i32, 14, 
/*51176*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51179*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLuv2i32), 0,
                      MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v1i64 374:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv2i32:v1i64 DPR:v2i32:$Vm)
/*51188*/       /*SwitchType*/ 19, MVT::v8i16,// ->51209
/*51190*/         OPC_CheckChild1Type, MVT::v16i8,
/*51192*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51194*/         OPC_EmitInteger, MVT::i32, 14, 
/*51197*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51200*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLuv16i8), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 374:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv16i8:v8i16 QPR:v16i8:$Vm)
/*51209*/       /*SwitchType*/ 19, MVT::v4i32,// ->51230
/*51211*/         OPC_CheckChild1Type, MVT::v8i16,
/*51213*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51215*/         OPC_EmitInteger, MVT::i32, 14, 
/*51218*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51221*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLuv8i16), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 374:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv8i16:v4i32 QPR:v8i16:$Vm)
/*51230*/       /*SwitchType*/ 19, MVT::v2i64,// ->51251
/*51232*/         OPC_CheckChild1Type, MVT::v4i32,
/*51234*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51236*/         OPC_EmitInteger, MVT::i32, 14, 
/*51239*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51242*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLuv4i32), 0,
                      MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i64 374:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv4i32:v2i64 QPR:v4i32:$Vm)
/*51251*/       0, // EndSwitchType
/*51252*/     /*Scope*/ 28|128,1/*156*/, /*->51410*/
/*51254*/       OPC_CheckChild0Integer, 114|128,2/*370*/, 
/*51257*/       OPC_RecordChild1, // #0 = $src1
/*51258*/       OPC_SwitchType /*6 cases */, 23, MVT::v4i16,// ->51284
/*51261*/         OPC_CheckChild1Type, MVT::v4i16,
/*51263*/         OPC_RecordChild2, // #1 = $Vm
/*51264*/         OPC_CheckChild2Type, MVT::v8i8,
/*51266*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51268*/         OPC_EmitInteger, MVT::i32, 14, 
/*51271*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51274*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALsv8i8), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 370:iPTR, DPR:v4i16:$src1, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADALsv8i8:v4i16 DPR:v4i16:$src1, DPR:v8i8:$Vm)
/*51284*/       /*SwitchType*/ 23, MVT::v2i32,// ->51309
/*51286*/         OPC_CheckChild1Type, MVT::v2i32,
/*51288*/         OPC_RecordChild2, // #1 = $Vm
/*51289*/         OPC_CheckChild2Type, MVT::v4i16,
/*51291*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51293*/         OPC_EmitInteger, MVT::i32, 14, 
/*51296*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51299*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALsv4i16), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 370:iPTR, DPR:v2i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADALsv4i16:v2i32 DPR:v2i32:$src1, DPR:v4i16:$Vm)
/*51309*/       /*SwitchType*/ 23, MVT::v1i64,// ->51334
/*51311*/         OPC_CheckChild1Type, MVT::v1i64,
/*51313*/         OPC_RecordChild2, // #1 = $Vm
/*51314*/         OPC_CheckChild2Type, MVT::v2i32,
/*51316*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51318*/         OPC_EmitInteger, MVT::i32, 14, 
/*51321*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51324*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALsv2i32), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 370:iPTR, DPR:v1i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADALsv2i32:v1i64 DPR:v1i64:$src1, DPR:v2i32:$Vm)
/*51334*/       /*SwitchType*/ 23, MVT::v8i16,// ->51359
/*51336*/         OPC_CheckChild1Type, MVT::v8i16,
/*51338*/         OPC_RecordChild2, // #1 = $Vm
/*51339*/         OPC_CheckChild2Type, MVT::v16i8,
/*51341*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51343*/         OPC_EmitInteger, MVT::i32, 14, 
/*51346*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51349*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALsv16i8), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 370:iPTR, QPR:v8i16:$src1, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VPADALsv16i8:v8i16 QPR:v8i16:$src1, QPR:v16i8:$Vm)
/*51359*/       /*SwitchType*/ 23, MVT::v4i32,// ->51384
/*51361*/         OPC_CheckChild1Type, MVT::v4i32,
/*51363*/         OPC_RecordChild2, // #1 = $Vm
/*51364*/         OPC_CheckChild2Type, MVT::v8i16,
/*51366*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51368*/         OPC_EmitInteger, MVT::i32, 14, 
/*51371*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51374*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALsv8i16), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 370:iPTR, QPR:v4i32:$src1, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VPADALsv8i16:v4i32 QPR:v4i32:$src1, QPR:v8i16:$Vm)
/*51384*/       /*SwitchType*/ 23, MVT::v2i64,// ->51409
/*51386*/         OPC_CheckChild1Type, MVT::v2i64,
/*51388*/         OPC_RecordChild2, // #1 = $Vm
/*51389*/         OPC_CheckChild2Type, MVT::v4i32,
/*51391*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51393*/         OPC_EmitInteger, MVT::i32, 14, 
/*51396*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51399*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALsv4i32), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 370:iPTR, QPR:v2i64:$src1, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VPADALsv4i32:v2i64 QPR:v2i64:$src1, QPR:v4i32:$Vm)
/*51409*/       0, // EndSwitchType
/*51410*/     /*Scope*/ 28|128,1/*156*/, /*->51568*/
/*51412*/       OPC_CheckChild0Integer, 115|128,2/*371*/, 
/*51415*/       OPC_RecordChild1, // #0 = $src1
/*51416*/       OPC_SwitchType /*6 cases */, 23, MVT::v4i16,// ->51442
/*51419*/         OPC_CheckChild1Type, MVT::v4i16,
/*51421*/         OPC_RecordChild2, // #1 = $Vm
/*51422*/         OPC_CheckChild2Type, MVT::v8i8,
/*51424*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51426*/         OPC_EmitInteger, MVT::i32, 14, 
/*51429*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51432*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALuv8i8), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 371:iPTR, DPR:v4i16:$src1, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADALuv8i8:v4i16 DPR:v4i16:$src1, DPR:v8i8:$Vm)
/*51442*/       /*SwitchType*/ 23, MVT::v2i32,// ->51467
/*51444*/         OPC_CheckChild1Type, MVT::v2i32,
/*51446*/         OPC_RecordChild2, // #1 = $Vm
/*51447*/         OPC_CheckChild2Type, MVT::v4i16,
/*51449*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51451*/         OPC_EmitInteger, MVT::i32, 14, 
/*51454*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51457*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALuv4i16), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 371:iPTR, DPR:v2i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADALuv4i16:v2i32 DPR:v2i32:$src1, DPR:v4i16:$Vm)
/*51467*/       /*SwitchType*/ 23, MVT::v1i64,// ->51492
/*51469*/         OPC_CheckChild1Type, MVT::v1i64,
/*51471*/         OPC_RecordChild2, // #1 = $Vm
/*51472*/         OPC_CheckChild2Type, MVT::v2i32,
/*51474*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51476*/         OPC_EmitInteger, MVT::i32, 14, 
/*51479*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51482*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALuv2i32), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 371:iPTR, DPR:v1i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADALuv2i32:v1i64 DPR:v1i64:$src1, DPR:v2i32:$Vm)
/*51492*/       /*SwitchType*/ 23, MVT::v8i16,// ->51517
/*51494*/         OPC_CheckChild1Type, MVT::v8i16,
/*51496*/         OPC_RecordChild2, // #1 = $Vm
/*51497*/         OPC_CheckChild2Type, MVT::v16i8,
/*51499*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51501*/         OPC_EmitInteger, MVT::i32, 14, 
/*51504*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51507*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALuv16i8), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 371:iPTR, QPR:v8i16:$src1, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VPADALuv16i8:v8i16 QPR:v8i16:$src1, QPR:v16i8:$Vm)
/*51517*/       /*SwitchType*/ 23, MVT::v4i32,// ->51542
/*51519*/         OPC_CheckChild1Type, MVT::v4i32,
/*51521*/         OPC_RecordChild2, // #1 = $Vm
/*51522*/         OPC_CheckChild2Type, MVT::v8i16,
/*51524*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51526*/         OPC_EmitInteger, MVT::i32, 14, 
/*51529*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51532*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALuv8i16), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 371:iPTR, QPR:v4i32:$src1, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VPADALuv8i16:v4i32 QPR:v4i32:$src1, QPR:v8i16:$Vm)
/*51542*/       /*SwitchType*/ 23, MVT::v2i64,// ->51567
/*51544*/         OPC_CheckChild1Type, MVT::v2i64,
/*51546*/         OPC_RecordChild2, // #1 = $Vm
/*51547*/         OPC_CheckChild2Type, MVT::v4i32,
/*51549*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51551*/         OPC_EmitInteger, MVT::i32, 14, 
/*51554*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51557*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALuv4i32), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 371:iPTR, QPR:v2i64:$src1, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VPADALuv4i32:v2i64 QPR:v2i64:$src1, QPR:v4i32:$Vm)
/*51567*/       0, // EndSwitchType
/*51568*/     /*Scope*/ 3|128,1/*131*/, /*->51701*/
/*51570*/       OPC_CheckChild0Integer, 119|128,2/*375*/, 
/*51573*/       OPC_RecordChild1, // #0 = $Vn
/*51574*/       OPC_SwitchType /*5 cases */, 23, MVT::v8i8,// ->51600
/*51577*/         OPC_CheckChild1Type, MVT::v8i8,
/*51579*/         OPC_RecordChild2, // #1 = $Vm
/*51580*/         OPC_CheckChild2Type, MVT::v8i8,
/*51582*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51584*/         OPC_EmitInteger, MVT::i32, 14, 
/*51587*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51590*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMAXs8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 375:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPMAXs8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*51600*/       /*SwitchType*/ 23, MVT::v4i16,// ->51625
/*51602*/         OPC_CheckChild1Type, MVT::v4i16,
/*51604*/         OPC_RecordChild2, // #1 = $Vm
/*51605*/         OPC_CheckChild2Type, MVT::v4i16,
/*51607*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51609*/         OPC_EmitInteger, MVT::i32, 14, 
/*51612*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51615*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMAXs16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 375:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPMAXs16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*51625*/       /*SwitchType*/ 23, MVT::v2i32,// ->51650
/*51627*/         OPC_CheckChild1Type, MVT::v2i32,
/*51629*/         OPC_RecordChild2, // #1 = $Vm
/*51630*/         OPC_CheckChild2Type, MVT::v2i32,
/*51632*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51634*/         OPC_EmitInteger, MVT::i32, 14, 
/*51637*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51640*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMAXs32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 375:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPMAXs32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*51650*/       /*SwitchType*/ 23, MVT::v2f32,// ->51675
/*51652*/         OPC_CheckChild1Type, MVT::v2f32,
/*51654*/         OPC_RecordChild2, // #1 = $Vm
/*51655*/         OPC_CheckChild2Type, MVT::v2f32,
/*51657*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51659*/         OPC_EmitInteger, MVT::i32, 14, 
/*51662*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51665*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMAXf), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 375:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VPMAXf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*51675*/       /*SwitchType*/ 23, MVT::v4f16,// ->51700
/*51677*/         OPC_CheckChild1Type, MVT::v4f16,
/*51679*/         OPC_RecordChild2, // #1 = $Vm
/*51680*/         OPC_CheckChild2Type, MVT::v4f16,
/*51682*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*51684*/         OPC_EmitInteger, MVT::i32, 14, 
/*51687*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51690*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMAXh), 0,
                      MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f16 375:iPTR, DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VPMAXh:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*51700*/       0, // EndSwitchType
/*51701*/     /*Scope*/ 81, /*->51783*/
/*51702*/       OPC_CheckChild0Integer, 120|128,2/*376*/, 
/*51705*/       OPC_RecordChild1, // #0 = $Vn
/*51706*/       OPC_SwitchType /*3 cases */, 23, MVT::v8i8,// ->51732
/*51709*/         OPC_CheckChild1Type, MVT::v8i8,
/*51711*/         OPC_RecordChild2, // #1 = $Vm
/*51712*/         OPC_CheckChild2Type, MVT::v8i8,
/*51714*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51716*/         OPC_EmitInteger, MVT::i32, 14, 
/*51719*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51722*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMAXu8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 376:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPMAXu8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*51732*/       /*SwitchType*/ 23, MVT::v4i16,// ->51757
/*51734*/         OPC_CheckChild1Type, MVT::v4i16,
/*51736*/         OPC_RecordChild2, // #1 = $Vm
/*51737*/         OPC_CheckChild2Type, MVT::v4i16,
/*51739*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51741*/         OPC_EmitInteger, MVT::i32, 14, 
/*51744*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51747*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMAXu16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 376:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPMAXu16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*51757*/       /*SwitchType*/ 23, MVT::v2i32,// ->51782
/*51759*/         OPC_CheckChild1Type, MVT::v2i32,
/*51761*/         OPC_RecordChild2, // #1 = $Vm
/*51762*/         OPC_CheckChild2Type, MVT::v2i32,
/*51764*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51766*/         OPC_EmitInteger, MVT::i32, 14, 
/*51769*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51772*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMAXu32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 376:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPMAXu32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*51782*/       0, // EndSwitchType
/*51783*/     /*Scope*/ 3|128,1/*131*/, /*->51916*/
/*51785*/       OPC_CheckChild0Integer, 121|128,2/*377*/, 
/*51788*/       OPC_RecordChild1, // #0 = $Vn
/*51789*/       OPC_SwitchType /*5 cases */, 23, MVT::v8i8,// ->51815
/*51792*/         OPC_CheckChild1Type, MVT::v8i8,
/*51794*/         OPC_RecordChild2, // #1 = $Vm
/*51795*/         OPC_CheckChild2Type, MVT::v8i8,
/*51797*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51799*/         OPC_EmitInteger, MVT::i32, 14, 
/*51802*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51805*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMINs8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 377:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPMINs8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*51815*/       /*SwitchType*/ 23, MVT::v4i16,// ->51840
/*51817*/         OPC_CheckChild1Type, MVT::v4i16,
/*51819*/         OPC_RecordChild2, // #1 = $Vm
/*51820*/         OPC_CheckChild2Type, MVT::v4i16,
/*51822*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51824*/         OPC_EmitInteger, MVT::i32, 14, 
/*51827*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51830*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMINs16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 377:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPMINs16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*51840*/       /*SwitchType*/ 23, MVT::v2i32,// ->51865
/*51842*/         OPC_CheckChild1Type, MVT::v2i32,
/*51844*/         OPC_RecordChild2, // #1 = $Vm
/*51845*/         OPC_CheckChild2Type, MVT::v2i32,
/*51847*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51849*/         OPC_EmitInteger, MVT::i32, 14, 
/*51852*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51855*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMINs32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 377:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPMINs32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*51865*/       /*SwitchType*/ 23, MVT::v2f32,// ->51890
/*51867*/         OPC_CheckChild1Type, MVT::v2f32,
/*51869*/         OPC_RecordChild2, // #1 = $Vm
/*51870*/         OPC_CheckChild2Type, MVT::v2f32,
/*51872*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51874*/         OPC_EmitInteger, MVT::i32, 14, 
/*51877*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51880*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMINf), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 377:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VPMINf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*51890*/       /*SwitchType*/ 23, MVT::v4f16,// ->51915
/*51892*/         OPC_CheckChild1Type, MVT::v4f16,
/*51894*/         OPC_RecordChild2, // #1 = $Vm
/*51895*/         OPC_CheckChild2Type, MVT::v4f16,
/*51897*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*51899*/         OPC_EmitInteger, MVT::i32, 14, 
/*51902*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51905*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMINh), 0,
                      MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f16 377:iPTR, DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VPMINh:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*51915*/       0, // EndSwitchType
/*51916*/     /*Scope*/ 81, /*->51998*/
/*51917*/       OPC_CheckChild0Integer, 122|128,2/*378*/, 
/*51920*/       OPC_RecordChild1, // #0 = $Vn
/*51921*/       OPC_SwitchType /*3 cases */, 23, MVT::v8i8,// ->51947
/*51924*/         OPC_CheckChild1Type, MVT::v8i8,
/*51926*/         OPC_RecordChild2, // #1 = $Vm
/*51927*/         OPC_CheckChild2Type, MVT::v8i8,
/*51929*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51931*/         OPC_EmitInteger, MVT::i32, 14, 
/*51934*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51937*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMINu8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 378:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPMINu8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*51947*/       /*SwitchType*/ 23, MVT::v4i16,// ->51972
/*51949*/         OPC_CheckChild1Type, MVT::v4i16,
/*51951*/         OPC_RecordChild2, // #1 = $Vm
/*51952*/         OPC_CheckChild2Type, MVT::v4i16,
/*51954*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51956*/         OPC_EmitInteger, MVT::i32, 14, 
/*51959*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51962*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMINu16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 378:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPMINu16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*51972*/       /*SwitchType*/ 23, MVT::v2i32,// ->51997
/*51974*/         OPC_CheckChild1Type, MVT::v2i32,
/*51976*/         OPC_RecordChild2, // #1 = $Vm
/*51977*/         OPC_CheckChild2Type, MVT::v2i32,
/*51979*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51981*/         OPC_EmitInteger, MVT::i32, 14, 
/*51984*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51987*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMINu32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 378:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPMINu32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*51997*/       0, // EndSwitchType
/*51998*/     /*Scope*/ 4|128,1/*132*/, /*->52132*/
/*52000*/       OPC_CheckChild0Integer, 19|128,3/*403*/, 
/*52003*/       OPC_RecordChild1, // #0 = $Vm
/*52004*/       OPC_SwitchType /*6 cases */, 19, MVT::v2i32,// ->52026
/*52007*/         OPC_CheckChild1Type, MVT::v2i32,
/*52009*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52011*/         OPC_EmitInteger, MVT::i32, 14, 
/*52014*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52017*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRECPEd), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 403:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VRECPEd:v2i32 DPR:v2i32:$Vm)
/*52026*/       /*SwitchType*/ 19, MVT::v4i32,// ->52047
/*52028*/         OPC_CheckChild1Type, MVT::v4i32,
/*52030*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52032*/         OPC_EmitInteger, MVT::i32, 14, 
/*52035*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52038*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRECPEq), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 403:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRECPEq:v4i32 QPR:v4i32:$Vm)
/*52047*/       /*SwitchType*/ 19, MVT::v2f32,// ->52068
/*52049*/         OPC_CheckChild1Type, MVT::v2f32,
/*52051*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52053*/         OPC_EmitInteger, MVT::i32, 14, 
/*52056*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52059*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRECPEfd), 0,
                      MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2f32 403:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRECPEfd:v2f32 DPR:v2f32:$Vm)
/*52068*/       /*SwitchType*/ 19, MVT::v4f32,// ->52089
/*52070*/         OPC_CheckChild1Type, MVT::v4f32,
/*52072*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52074*/         OPC_EmitInteger, MVT::i32, 14, 
/*52077*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52080*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRECPEfq), 0,
                      MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 403:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRECPEfq:v4f32 QPR:v4f32:$Vm)
/*52089*/       /*SwitchType*/ 19, MVT::v4f16,// ->52110
/*52091*/         OPC_CheckChild1Type, MVT::v4f16,
/*52093*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*52095*/         OPC_EmitInteger, MVT::i32, 14, 
/*52098*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52101*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRECPEhd), 0,
                      MVT::v4f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f16 403:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRECPEhd:v4f16 DPR:v4f16:$Vm)
/*52110*/       /*SwitchType*/ 19, MVT::v8f16,// ->52131
/*52112*/         OPC_CheckChild1Type, MVT::v8f16,
/*52114*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*52116*/         OPC_EmitInteger, MVT::i32, 14, 
/*52119*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52122*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRECPEhq), 0,
                      MVT::v8f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8f16 403:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRECPEhq:v8f16 QPR:v8f16:$Vm)
/*52131*/       0, // EndSwitchType
/*52132*/     /*Scope*/ 4|128,1/*132*/, /*->52266*/
/*52134*/       OPC_CheckChild0Integer, 32|128,3/*416*/, 
/*52137*/       OPC_RecordChild1, // #0 = $Vm
/*52138*/       OPC_SwitchType /*6 cases */, 19, MVT::v2i32,// ->52160
/*52141*/         OPC_CheckChild1Type, MVT::v2i32,
/*52143*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52145*/         OPC_EmitInteger, MVT::i32, 14, 
/*52148*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52151*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSQRTEd), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 416:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEd:v2i32 DPR:v2i32:$Vm)
/*52160*/       /*SwitchType*/ 19, MVT::v4i32,// ->52181
/*52162*/         OPC_CheckChild1Type, MVT::v4i32,
/*52164*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52166*/         OPC_EmitInteger, MVT::i32, 14, 
/*52169*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52172*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSQRTEq), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 416:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEq:v4i32 QPR:v4i32:$Vm)
/*52181*/       /*SwitchType*/ 19, MVT::v2f32,// ->52202
/*52183*/         OPC_CheckChild1Type, MVT::v2f32,
/*52185*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52187*/         OPC_EmitInteger, MVT::i32, 14, 
/*52190*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52193*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSQRTEfd), 0,
                      MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2f32 416:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEfd:v2f32 DPR:v2f32:$Vm)
/*52202*/       /*SwitchType*/ 19, MVT::v4f32,// ->52223
/*52204*/         OPC_CheckChild1Type, MVT::v4f32,
/*52206*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52208*/         OPC_EmitInteger, MVT::i32, 14, 
/*52211*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52214*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSQRTEfq), 0,
                      MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 416:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEfq:v4f32 QPR:v4f32:$Vm)
/*52223*/       /*SwitchType*/ 19, MVT::v4f16,// ->52244
/*52225*/         OPC_CheckChild1Type, MVT::v4f16,
/*52227*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*52229*/         OPC_EmitInteger, MVT::i32, 14, 
/*52232*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52235*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSQRTEhd), 0,
                      MVT::v4f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f16 416:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEhd:v4f16 DPR:v4f16:$Vm)
/*52244*/       /*SwitchType*/ 19, MVT::v8f16,// ->52265
/*52246*/         OPC_CheckChild1Type, MVT::v8f16,
/*52248*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*52250*/         OPC_EmitInteger, MVT::i32, 14, 
/*52253*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52256*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSQRTEhq), 0,
                      MVT::v8f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8f16 416:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEhq:v8f16 QPR:v8f16:$Vm)
/*52265*/       0, // EndSwitchType
/*52266*/     /*Scope*/ 78|128,1/*206*/, /*->52474*/
/*52268*/       OPC_CheckChild0Integer, 36|128,3/*420*/, 
/*52271*/       OPC_RecordChild1, // #0 = $Vm
/*52272*/       OPC_SwitchType /*8 cases */, 23, MVT::v4i16,// ->52298
/*52275*/         OPC_CheckChild1Type, MVT::v4i16,
/*52277*/         OPC_RecordChild2, // #1 = $Vn
/*52278*/         OPC_CheckChild2Type, MVT::v4i16,
/*52280*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52282*/         OPC_EmitInteger, MVT::i32, 14, 
/*52285*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52288*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLsv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 420:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*52298*/       /*SwitchType*/ 23, MVT::v2i32,// ->52323
/*52300*/         OPC_CheckChild1Type, MVT::v2i32,
/*52302*/         OPC_RecordChild2, // #1 = $Vn
/*52303*/         OPC_CheckChild2Type, MVT::v2i32,
/*52305*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52307*/         OPC_EmitInteger, MVT::i32, 14, 
/*52310*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52313*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLsv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 420:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*52323*/       /*SwitchType*/ 23, MVT::v8i16,// ->52348
/*52325*/         OPC_CheckChild1Type, MVT::v8i16,
/*52327*/         OPC_RecordChild2, // #1 = $Vn
/*52328*/         OPC_CheckChild2Type, MVT::v8i16,
/*52330*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52332*/         OPC_EmitInteger, MVT::i32, 14, 
/*52335*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52338*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLsv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 420:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*52348*/       /*SwitchType*/ 23, MVT::v4i32,// ->52373
/*52350*/         OPC_CheckChild1Type, MVT::v4i32,
/*52352*/         OPC_RecordChild2, // #1 = $Vn
/*52353*/         OPC_CheckChild2Type, MVT::v4i32,
/*52355*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52357*/         OPC_EmitInteger, MVT::i32, 14, 
/*52360*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52363*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLsv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 420:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*52373*/       /*SwitchType*/ 23, MVT::v8i8,// ->52398
/*52375*/         OPC_CheckChild1Type, MVT::v8i8,
/*52377*/         OPC_RecordChild2, // #1 = $Vn
/*52378*/         OPC_CheckChild2Type, MVT::v8i8,
/*52380*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52382*/         OPC_EmitInteger, MVT::i32, 14, 
/*52385*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52388*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLsv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 420:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*52398*/       /*SwitchType*/ 23, MVT::v16i8,// ->52423
/*52400*/         OPC_CheckChild1Type, MVT::v16i8,
/*52402*/         OPC_RecordChild2, // #1 = $Vn
/*52403*/         OPC_CheckChild2Type, MVT::v16i8,
/*52405*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52407*/         OPC_EmitInteger, MVT::i32, 14, 
/*52410*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52413*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLsv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 420:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*52423*/       /*SwitchType*/ 23, MVT::v1i64,// ->52448
/*52425*/         OPC_CheckChild1Type, MVT::v1i64,
/*52427*/         OPC_RecordChild2, // #1 = $Vn
/*52428*/         OPC_CheckChild2Type, MVT::v1i64,
/*52430*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52432*/         OPC_EmitInteger, MVT::i32, 14, 
/*52435*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52438*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLsv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 420:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*52448*/       /*SwitchType*/ 23, MVT::v2i64,// ->52473
/*52450*/         OPC_CheckChild1Type, MVT::v2i64,
/*52452*/         OPC_RecordChild2, // #1 = $Vn
/*52453*/         OPC_CheckChild2Type, MVT::v2i64,
/*52455*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52457*/         OPC_EmitInteger, MVT::i32, 14, 
/*52460*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52463*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLsv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 420:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*52473*/       0, // EndSwitchType
/*52474*/     /*Scope*/ 78|128,1/*206*/, /*->52682*/
/*52476*/       OPC_CheckChild0Integer, 37|128,3/*421*/, 
/*52479*/       OPC_RecordChild1, // #0 = $Vm
/*52480*/       OPC_SwitchType /*8 cases */, 23, MVT::v4i16,// ->52506
/*52483*/         OPC_CheckChild1Type, MVT::v4i16,
/*52485*/         OPC_RecordChild2, // #1 = $Vn
/*52486*/         OPC_CheckChild2Type, MVT::v4i16,
/*52488*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52490*/         OPC_EmitInteger, MVT::i32, 14, 
/*52493*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52496*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLuv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 421:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*52506*/       /*SwitchType*/ 23, MVT::v2i32,// ->52531
/*52508*/         OPC_CheckChild1Type, MVT::v2i32,
/*52510*/         OPC_RecordChild2, // #1 = $Vn
/*52511*/         OPC_CheckChild2Type, MVT::v2i32,
/*52513*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52515*/         OPC_EmitInteger, MVT::i32, 14, 
/*52518*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52521*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLuv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 421:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*52531*/       /*SwitchType*/ 23, MVT::v8i16,// ->52556
/*52533*/         OPC_CheckChild1Type, MVT::v8i16,
/*52535*/         OPC_RecordChild2, // #1 = $Vn
/*52536*/         OPC_CheckChild2Type, MVT::v8i16,
/*52538*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52540*/         OPC_EmitInteger, MVT::i32, 14, 
/*52543*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52546*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLuv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 421:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*52556*/       /*SwitchType*/ 23, MVT::v4i32,// ->52581
/*52558*/         OPC_CheckChild1Type, MVT::v4i32,
/*52560*/         OPC_RecordChild2, // #1 = $Vn
/*52561*/         OPC_CheckChild2Type, MVT::v4i32,
/*52563*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52565*/         OPC_EmitInteger, MVT::i32, 14, 
/*52568*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52571*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLuv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 421:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*52581*/       /*SwitchType*/ 23, MVT::v8i8,// ->52606
/*52583*/         OPC_CheckChild1Type, MVT::v8i8,
/*52585*/         OPC_RecordChild2, // #1 = $Vn
/*52586*/         OPC_CheckChild2Type, MVT::v8i8,
/*52588*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52590*/         OPC_EmitInteger, MVT::i32, 14, 
/*52593*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52596*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLuv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 421:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*52606*/       /*SwitchType*/ 23, MVT::v16i8,// ->52631
/*52608*/         OPC_CheckChild1Type, MVT::v16i8,
/*52610*/         OPC_RecordChild2, // #1 = $Vn
/*52611*/         OPC_CheckChild2Type, MVT::v16i8,
/*52613*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52615*/         OPC_EmitInteger, MVT::i32, 14, 
/*52618*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52621*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLuv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 421:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*52631*/       /*SwitchType*/ 23, MVT::v1i64,// ->52656
/*52633*/         OPC_CheckChild1Type, MVT::v1i64,
/*52635*/         OPC_RecordChild2, // #1 = $Vn
/*52636*/         OPC_CheckChild2Type, MVT::v1i64,
/*52638*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52640*/         OPC_EmitInteger, MVT::i32, 14, 
/*52643*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52646*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLuv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 421:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*52656*/       /*SwitchType*/ 23, MVT::v2i64,// ->52681
/*52658*/         OPC_CheckChild1Type, MVT::v2i64,
/*52660*/         OPC_RecordChild2, // #1 = $Vn
/*52661*/         OPC_CheckChild2Type, MVT::v2i64,
/*52663*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52665*/         OPC_EmitInteger, MVT::i32, 14, 
/*52668*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52671*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLuv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 421:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*52681*/       0, // EndSwitchType
/*52682*/     /*Scope*/ 78|128,1/*206*/, /*->52890*/
/*52684*/       OPC_CheckChild0Integer, 30|128,3/*414*/, 
/*52687*/       OPC_RecordChild1, // #0 = $Vm
/*52688*/       OPC_SwitchType /*8 cases */, 23, MVT::v4i16,// ->52714
/*52691*/         OPC_CheckChild1Type, MVT::v4i16,
/*52693*/         OPC_RecordChild2, // #1 = $Vn
/*52694*/         OPC_CheckChild2Type, MVT::v4i16,
/*52696*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52698*/         OPC_EmitInteger, MVT::i32, 14, 
/*52701*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52704*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLsv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 414:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*52714*/       /*SwitchType*/ 23, MVT::v2i32,// ->52739
/*52716*/         OPC_CheckChild1Type, MVT::v2i32,
/*52718*/         OPC_RecordChild2, // #1 = $Vn
/*52719*/         OPC_CheckChild2Type, MVT::v2i32,
/*52721*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52723*/         OPC_EmitInteger, MVT::i32, 14, 
/*52726*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52729*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLsv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 414:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*52739*/       /*SwitchType*/ 23, MVT::v8i16,// ->52764
/*52741*/         OPC_CheckChild1Type, MVT::v8i16,
/*52743*/         OPC_RecordChild2, // #1 = $Vn
/*52744*/         OPC_CheckChild2Type, MVT::v8i16,
/*52746*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52748*/         OPC_EmitInteger, MVT::i32, 14, 
/*52751*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52754*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLsv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 414:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*52764*/       /*SwitchType*/ 23, MVT::v4i32,// ->52789
/*52766*/         OPC_CheckChild1Type, MVT::v4i32,
/*52768*/         OPC_RecordChild2, // #1 = $Vn
/*52769*/         OPC_CheckChild2Type, MVT::v4i32,
/*52771*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52773*/         OPC_EmitInteger, MVT::i32, 14, 
/*52776*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52779*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLsv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 414:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*52789*/       /*SwitchType*/ 23, MVT::v8i8,// ->52814
/*52791*/         OPC_CheckChild1Type, MVT::v8i8,
/*52793*/         OPC_RecordChild2, // #1 = $Vn
/*52794*/         OPC_CheckChild2Type, MVT::v8i8,
/*52796*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52798*/         OPC_EmitInteger, MVT::i32, 14, 
/*52801*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52804*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLsv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 414:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*52814*/       /*SwitchType*/ 23, MVT::v16i8,// ->52839
/*52816*/         OPC_CheckChild1Type, MVT::v16i8,
/*52818*/         OPC_RecordChild2, // #1 = $Vn
/*52819*/         OPC_CheckChild2Type, MVT::v16i8,
/*52821*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52823*/         OPC_EmitInteger, MVT::i32, 14, 
/*52826*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52829*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLsv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 414:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*52839*/       /*SwitchType*/ 23, MVT::v1i64,// ->52864
/*52841*/         OPC_CheckChild1Type, MVT::v1i64,
/*52843*/         OPC_RecordChild2, // #1 = $Vn
/*52844*/         OPC_CheckChild2Type, MVT::v1i64,
/*52846*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52848*/         OPC_EmitInteger, MVT::i32, 14, 
/*52851*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52854*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLsv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 414:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*52864*/       /*SwitchType*/ 23, MVT::v2i64,// ->52889
/*52866*/         OPC_CheckChild1Type, MVT::v2i64,
/*52868*/         OPC_RecordChild2, // #1 = $Vn
/*52869*/         OPC_CheckChild2Type, MVT::v2i64,
/*52871*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52873*/         OPC_EmitInteger, MVT::i32, 14, 
/*52876*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52879*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLsv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 414:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*52889*/       0, // EndSwitchType
/*52890*/     /*Scope*/ 78|128,1/*206*/, /*->53098*/
/*52892*/       OPC_CheckChild0Integer, 31|128,3/*415*/, 
/*52895*/       OPC_RecordChild1, // #0 = $Vm
/*52896*/       OPC_SwitchType /*8 cases */, 23, MVT::v4i16,// ->52922
/*52899*/         OPC_CheckChild1Type, MVT::v4i16,
/*52901*/         OPC_RecordChild2, // #1 = $Vn
/*52902*/         OPC_CheckChild2Type, MVT::v4i16,
/*52904*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52906*/         OPC_EmitInteger, MVT::i32, 14, 
/*52909*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52912*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLuv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 415:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*52922*/       /*SwitchType*/ 23, MVT::v2i32,// ->52947
/*52924*/         OPC_CheckChild1Type, MVT::v2i32,
/*52926*/         OPC_RecordChild2, // #1 = $Vn
/*52927*/         OPC_CheckChild2Type, MVT::v2i32,
/*52929*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52931*/         OPC_EmitInteger, MVT::i32, 14, 
/*52934*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52937*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLuv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 415:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*52947*/       /*SwitchType*/ 23, MVT::v8i16,// ->52972
/*52949*/         OPC_CheckChild1Type, MVT::v8i16,
/*52951*/         OPC_RecordChild2, // #1 = $Vn
/*52952*/         OPC_CheckChild2Type, MVT::v8i16,
/*52954*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52956*/         OPC_EmitInteger, MVT::i32, 14, 
/*52959*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52962*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLuv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 415:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*52972*/       /*SwitchType*/ 23, MVT::v4i32,// ->52997
/*52974*/         OPC_CheckChild1Type, MVT::v4i32,
/*52976*/         OPC_RecordChild2, // #1 = $Vn
/*52977*/         OPC_CheckChild2Type, MVT::v4i32,
/*52979*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52981*/         OPC_EmitInteger, MVT::i32, 14, 
/*52984*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52987*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLuv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 415:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*52997*/       /*SwitchType*/ 23, MVT::v8i8,// ->53022
/*52999*/         OPC_CheckChild1Type, MVT::v8i8,
/*53001*/         OPC_RecordChild2, // #1 = $Vn
/*53002*/         OPC_CheckChild2Type, MVT::v8i8,
/*53004*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53006*/         OPC_EmitInteger, MVT::i32, 14, 
/*53009*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53012*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLuv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 415:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*53022*/       /*SwitchType*/ 23, MVT::v16i8,// ->53047
/*53024*/         OPC_CheckChild1Type, MVT::v16i8,
/*53026*/         OPC_RecordChild2, // #1 = $Vn
/*53027*/         OPC_CheckChild2Type, MVT::v16i8,
/*53029*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53031*/         OPC_EmitInteger, MVT::i32, 14, 
/*53034*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53037*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLuv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 415:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*53047*/       /*SwitchType*/ 23, MVT::v1i64,// ->53072
/*53049*/         OPC_CheckChild1Type, MVT::v1i64,
/*53051*/         OPC_RecordChild2, // #1 = $Vn
/*53052*/         OPC_CheckChild2Type, MVT::v1i64,
/*53054*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53056*/         OPC_EmitInteger, MVT::i32, 14, 
/*53059*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53062*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLuv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 415:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*53072*/       /*SwitchType*/ 23, MVT::v2i64,// ->53097
/*53074*/         OPC_CheckChild1Type, MVT::v2i64,
/*53076*/         OPC_RecordChild2, // #1 = $Vn
/*53077*/         OPC_CheckChild2Type, MVT::v2i64,
/*53079*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53081*/         OPC_EmitInteger, MVT::i32, 14, 
/*53084*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53087*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLuv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 415:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*53097*/       0, // EndSwitchType
/*53098*/     /*Scope*/ 78|128,1/*206*/, /*->53306*/
/*53100*/       OPC_CheckChild0Integer, 13|128,3/*397*/, 
/*53103*/       OPC_RecordChild1, // #0 = $Vm
/*53104*/       OPC_SwitchType /*8 cases */, 23, MVT::v4i16,// ->53130
/*53107*/         OPC_CheckChild1Type, MVT::v4i16,
/*53109*/         OPC_RecordChild2, // #1 = $Vn
/*53110*/         OPC_CheckChild2Type, MVT::v4i16,
/*53112*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53114*/         OPC_EmitInteger, MVT::i32, 14, 
/*53117*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53120*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 397:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*53130*/       /*SwitchType*/ 23, MVT::v2i32,// ->53155
/*53132*/         OPC_CheckChild1Type, MVT::v2i32,
/*53134*/         OPC_RecordChild2, // #1 = $Vn
/*53135*/         OPC_CheckChild2Type, MVT::v2i32,
/*53137*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53139*/         OPC_EmitInteger, MVT::i32, 14, 
/*53142*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53145*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 397:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*53155*/       /*SwitchType*/ 23, MVT::v8i16,// ->53180
/*53157*/         OPC_CheckChild1Type, MVT::v8i16,
/*53159*/         OPC_RecordChild2, // #1 = $Vn
/*53160*/         OPC_CheckChild2Type, MVT::v8i16,
/*53162*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53164*/         OPC_EmitInteger, MVT::i32, 14, 
/*53167*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53170*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 397:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*53180*/       /*SwitchType*/ 23, MVT::v4i32,// ->53205
/*53182*/         OPC_CheckChild1Type, MVT::v4i32,
/*53184*/         OPC_RecordChild2, // #1 = $Vn
/*53185*/         OPC_CheckChild2Type, MVT::v4i32,
/*53187*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53189*/         OPC_EmitInteger, MVT::i32, 14, 
/*53192*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53195*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 397:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*53205*/       /*SwitchType*/ 23, MVT::v8i8,// ->53230
/*53207*/         OPC_CheckChild1Type, MVT::v8i8,
/*53209*/         OPC_RecordChild2, // #1 = $Vn
/*53210*/         OPC_CheckChild2Type, MVT::v8i8,
/*53212*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53214*/         OPC_EmitInteger, MVT::i32, 14, 
/*53217*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53220*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 397:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*53230*/       /*SwitchType*/ 23, MVT::v16i8,// ->53255
/*53232*/         OPC_CheckChild1Type, MVT::v16i8,
/*53234*/         OPC_RecordChild2, // #1 = $Vn
/*53235*/         OPC_CheckChild2Type, MVT::v16i8,
/*53237*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53239*/         OPC_EmitInteger, MVT::i32, 14, 
/*53242*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53245*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 397:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*53255*/       /*SwitchType*/ 23, MVT::v1i64,// ->53280
/*53257*/         OPC_CheckChild1Type, MVT::v1i64,
/*53259*/         OPC_RecordChild2, // #1 = $Vn
/*53260*/         OPC_CheckChild2Type, MVT::v1i64,
/*53262*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53264*/         OPC_EmitInteger, MVT::i32, 14, 
/*53267*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53270*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 397:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*53280*/       /*SwitchType*/ 23, MVT::v2i64,// ->53305
/*53282*/         OPC_CheckChild1Type, MVT::v2i64,
/*53284*/         OPC_RecordChild2, // #1 = $Vn
/*53285*/         OPC_CheckChild2Type, MVT::v2i64,
/*53287*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53289*/         OPC_EmitInteger, MVT::i32, 14, 
/*53292*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53295*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 397:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*53305*/       0, // EndSwitchType
/*53306*/     /*Scope*/ 78|128,1/*206*/, /*->53514*/
/*53308*/       OPC_CheckChild0Integer, 15|128,3/*399*/, 
/*53311*/       OPC_RecordChild1, // #0 = $Vm
/*53312*/       OPC_SwitchType /*8 cases */, 23, MVT::v4i16,// ->53338
/*53315*/         OPC_CheckChild1Type, MVT::v4i16,
/*53317*/         OPC_RecordChild2, // #1 = $Vn
/*53318*/         OPC_CheckChild2Type, MVT::v4i16,
/*53320*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53322*/         OPC_EmitInteger, MVT::i32, 14, 
/*53325*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53328*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 399:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*53338*/       /*SwitchType*/ 23, MVT::v2i32,// ->53363
/*53340*/         OPC_CheckChild1Type, MVT::v2i32,
/*53342*/         OPC_RecordChild2, // #1 = $Vn
/*53343*/         OPC_CheckChild2Type, MVT::v2i32,
/*53345*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53347*/         OPC_EmitInteger, MVT::i32, 14, 
/*53350*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53353*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 399:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*53363*/       /*SwitchType*/ 23, MVT::v8i16,// ->53388
/*53365*/         OPC_CheckChild1Type, MVT::v8i16,
/*53367*/         OPC_RecordChild2, // #1 = $Vn
/*53368*/         OPC_CheckChild2Type, MVT::v8i16,
/*53370*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53372*/         OPC_EmitInteger, MVT::i32, 14, 
/*53375*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53378*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 399:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*53388*/       /*SwitchType*/ 23, MVT::v4i32,// ->53413
/*53390*/         OPC_CheckChild1Type, MVT::v4i32,
/*53392*/         OPC_RecordChild2, // #1 = $Vn
/*53393*/         OPC_CheckChild2Type, MVT::v4i32,
/*53395*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53397*/         OPC_EmitInteger, MVT::i32, 14, 
/*53400*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53403*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 399:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*53413*/       /*SwitchType*/ 23, MVT::v8i8,// ->53438
/*53415*/         OPC_CheckChild1Type, MVT::v8i8,
/*53417*/         OPC_RecordChild2, // #1 = $Vn
/*53418*/         OPC_CheckChild2Type, MVT::v8i8,
/*53420*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53422*/         OPC_EmitInteger, MVT::i32, 14, 
/*53425*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53428*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 399:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*53438*/       /*SwitchType*/ 23, MVT::v16i8,// ->53463
/*53440*/         OPC_CheckChild1Type, MVT::v16i8,
/*53442*/         OPC_RecordChild2, // #1 = $Vn
/*53443*/         OPC_CheckChild2Type, MVT::v16i8,
/*53445*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53447*/         OPC_EmitInteger, MVT::i32, 14, 
/*53450*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53453*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 399:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*53463*/       /*SwitchType*/ 23, MVT::v1i64,// ->53488
/*53465*/         OPC_CheckChild1Type, MVT::v1i64,
/*53467*/         OPC_RecordChild2, // #1 = $Vn
/*53468*/         OPC_CheckChild2Type, MVT::v1i64,
/*53470*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53472*/         OPC_EmitInteger, MVT::i32, 14, 
/*53475*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53478*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 399:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*53488*/       /*SwitchType*/ 23, MVT::v2i64,// ->53513
/*53490*/         OPC_CheckChild1Type, MVT::v2i64,
/*53492*/         OPC_RecordChild2, // #1 = $Vn
/*53493*/         OPC_CheckChild2Type, MVT::v2i64,
/*53495*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53497*/         OPC_EmitInteger, MVT::i32, 14, 
/*53500*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53503*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 399:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*53513*/       0, // EndSwitchType
/*53514*/     /*Scope*/ 78|128,1/*206*/, /*->53722*/
/*53516*/       OPC_CheckChild0Integer, 8|128,3/*392*/, 
/*53519*/       OPC_RecordChild1, // #0 = $Vm
/*53520*/       OPC_SwitchType /*8 cases */, 23, MVT::v4i16,// ->53546
/*53523*/         OPC_CheckChild1Type, MVT::v4i16,
/*53525*/         OPC_RecordChild2, // #1 = $Vn
/*53526*/         OPC_CheckChild2Type, MVT::v4i16,
/*53528*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53530*/         OPC_EmitInteger, MVT::i32, 14, 
/*53533*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53536*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLsv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 392:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*53546*/       /*SwitchType*/ 23, MVT::v2i32,// ->53571
/*53548*/         OPC_CheckChild1Type, MVT::v2i32,
/*53550*/         OPC_RecordChild2, // #1 = $Vn
/*53551*/         OPC_CheckChild2Type, MVT::v2i32,
/*53553*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53555*/         OPC_EmitInteger, MVT::i32, 14, 
/*53558*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53561*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLsv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 392:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*53571*/       /*SwitchType*/ 23, MVT::v8i16,// ->53596
/*53573*/         OPC_CheckChild1Type, MVT::v8i16,
/*53575*/         OPC_RecordChild2, // #1 = $Vn
/*53576*/         OPC_CheckChild2Type, MVT::v8i16,
/*53578*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53580*/         OPC_EmitInteger, MVT::i32, 14, 
/*53583*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53586*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLsv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 392:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*53596*/       /*SwitchType*/ 23, MVT::v4i32,// ->53621
/*53598*/         OPC_CheckChild1Type, MVT::v4i32,
/*53600*/         OPC_RecordChild2, // #1 = $Vn
/*53601*/         OPC_CheckChild2Type, MVT::v4i32,
/*53603*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53605*/         OPC_EmitInteger, MVT::i32, 14, 
/*53608*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53611*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLsv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 392:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*53621*/       /*SwitchType*/ 23, MVT::v8i8,// ->53646
/*53623*/         OPC_CheckChild1Type, MVT::v8i8,
/*53625*/         OPC_RecordChild2, // #1 = $Vn
/*53626*/         OPC_CheckChild2Type, MVT::v8i8,
/*53628*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53630*/         OPC_EmitInteger, MVT::i32, 14, 
/*53633*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53636*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLsv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 392:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*53646*/       /*SwitchType*/ 23, MVT::v16i8,// ->53671
/*53648*/         OPC_CheckChild1Type, MVT::v16i8,
/*53650*/         OPC_RecordChild2, // #1 = $Vn
/*53651*/         OPC_CheckChild2Type, MVT::v16i8,
/*53653*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53655*/         OPC_EmitInteger, MVT::i32, 14, 
/*53658*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53661*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLsv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 392:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*53671*/       /*SwitchType*/ 23, MVT::v1i64,// ->53696
/*53673*/         OPC_CheckChild1Type, MVT::v1i64,
/*53675*/         OPC_RecordChild2, // #1 = $Vn
/*53676*/         OPC_CheckChild2Type, MVT::v1i64,
/*53678*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53680*/         OPC_EmitInteger, MVT::i32, 14, 
/*53683*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53686*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLsv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 392:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*53696*/       /*SwitchType*/ 23, MVT::v2i64,// ->53721
/*53698*/         OPC_CheckChild1Type, MVT::v2i64,
/*53700*/         OPC_RecordChild2, // #1 = $Vn
/*53701*/         OPC_CheckChild2Type, MVT::v2i64,
/*53703*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53705*/         OPC_EmitInteger, MVT::i32, 14, 
/*53708*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53711*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLsv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 392:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*53721*/       0, // EndSwitchType
/*53722*/     /*Scope*/ 78|128,1/*206*/, /*->53930*/
/*53724*/       OPC_CheckChild0Integer, 9|128,3/*393*/, 
/*53727*/       OPC_RecordChild1, // #0 = $Vm
/*53728*/       OPC_SwitchType /*8 cases */, 23, MVT::v4i16,// ->53754
/*53731*/         OPC_CheckChild1Type, MVT::v4i16,
/*53733*/         OPC_RecordChild2, // #1 = $Vn
/*53734*/         OPC_CheckChild2Type, MVT::v4i16,
/*53736*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53738*/         OPC_EmitInteger, MVT::i32, 14, 
/*53741*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53744*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLuv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 393:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*53754*/       /*SwitchType*/ 23, MVT::v2i32,// ->53779
/*53756*/         OPC_CheckChild1Type, MVT::v2i32,
/*53758*/         OPC_RecordChild2, // #1 = $Vn
/*53759*/         OPC_CheckChild2Type, MVT::v2i32,
/*53761*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53763*/         OPC_EmitInteger, MVT::i32, 14, 
/*53766*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53769*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLuv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 393:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*53779*/       /*SwitchType*/ 23, MVT::v8i16,// ->53804
/*53781*/         OPC_CheckChild1Type, MVT::v8i16,
/*53783*/         OPC_RecordChild2, // #1 = $Vn
/*53784*/         OPC_CheckChild2Type, MVT::v8i16,
/*53786*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53788*/         OPC_EmitInteger, MVT::i32, 14, 
/*53791*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53794*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLuv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 393:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*53804*/       /*SwitchType*/ 23, MVT::v4i32,// ->53829
/*53806*/         OPC_CheckChild1Type, MVT::v4i32,
/*53808*/         OPC_RecordChild2, // #1 = $Vn
/*53809*/         OPC_CheckChild2Type, MVT::v4i32,
/*53811*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53813*/         OPC_EmitInteger, MVT::i32, 14, 
/*53816*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53819*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLuv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 393:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*53829*/       /*SwitchType*/ 23, MVT::v8i8,// ->53854
/*53831*/         OPC_CheckChild1Type, MVT::v8i8,
/*53833*/         OPC_RecordChild2, // #1 = $Vn
/*53834*/         OPC_CheckChild2Type, MVT::v8i8,
/*53836*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53838*/         OPC_EmitInteger, MVT::i32, 14, 
/*53841*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53844*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLuv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 393:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*53854*/       /*SwitchType*/ 23, MVT::v16i8,// ->53879
/*53856*/         OPC_CheckChild1Type, MVT::v16i8,
/*53858*/         OPC_RecordChild2, // #1 = $Vn
/*53859*/         OPC_CheckChild2Type, MVT::v16i8,
/*53861*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53863*/         OPC_EmitInteger, MVT::i32, 14, 
/*53866*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53869*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLuv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 393:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*53879*/       /*SwitchType*/ 23, MVT::v1i64,// ->53904
/*53881*/         OPC_CheckChild1Type, MVT::v1i64,
/*53883*/         OPC_RecordChild2, // #1 = $Vn
/*53884*/         OPC_CheckChild2Type, MVT::v1i64,
/*53886*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53888*/         OPC_EmitInteger, MVT::i32, 14, 
/*53891*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53894*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLuv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 393:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*53904*/       /*SwitchType*/ 23, MVT::v2i64,// ->53929
/*53906*/         OPC_CheckChild1Type, MVT::v2i64,
/*53908*/         OPC_RecordChild2, // #1 = $Vn
/*53909*/         OPC_CheckChild2Type, MVT::v2i64,
/*53911*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53913*/         OPC_EmitInteger, MVT::i32, 14, 
/*53916*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53919*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLuv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 393:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*53929*/       0, // EndSwitchType
/*53930*/     /*Scope*/ 4|128,1/*132*/, /*->54064*/
/*53932*/       OPC_CheckChild0Integer, 74|128,2/*330*/, 
/*53935*/       OPC_RecordChild1, // #0 = $Vm
/*53936*/       OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->53958
/*53939*/         OPC_CheckChild1Type, MVT::v8i8,
/*53941*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53943*/         OPC_EmitInteger, MVT::i32, 14, 
/*53946*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53949*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv8i8), 0,
                      MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 330:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VABSv8i8:v8i8 DPR:v8i8:$Vm)
/*53958*/       /*SwitchType*/ 19, MVT::v4i16,// ->53979
/*53960*/         OPC_CheckChild1Type, MVT::v4i16,
/*53962*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53964*/         OPC_EmitInteger, MVT::i32, 14, 
/*53967*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53970*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 330:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VABSv4i16:v4i16 DPR:v4i16:$Vm)
/*53979*/       /*SwitchType*/ 19, MVT::v2i32,// ->54000
/*53981*/         OPC_CheckChild1Type, MVT::v2i32,
/*53983*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53985*/         OPC_EmitInteger, MVT::i32, 14, 
/*53988*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53991*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 330:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VABSv2i32:v2i32 DPR:v2i32:$Vm)
/*54000*/       /*SwitchType*/ 19, MVT::v16i8,// ->54021
/*54002*/         OPC_CheckChild1Type, MVT::v16i8,
/*54004*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54006*/         OPC_EmitInteger, MVT::i32, 14, 
/*54009*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54012*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv16i8), 0,
                      MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v16i8 330:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VABSv16i8:v16i8 QPR:v16i8:$Vm)
/*54021*/       /*SwitchType*/ 19, MVT::v8i16,// ->54042
/*54023*/         OPC_CheckChild1Type, MVT::v8i16,
/*54025*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54027*/         OPC_EmitInteger, MVT::i32, 14, 
/*54030*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54033*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 330:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VABSv8i16:v8i16 QPR:v8i16:$Vm)
/*54042*/       /*SwitchType*/ 19, MVT::v4i32,// ->54063
/*54044*/         OPC_CheckChild1Type, MVT::v4i32,
/*54046*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54048*/         OPC_EmitInteger, MVT::i32, 14, 
/*54051*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54054*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 330:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VABSv4i32:v4i32 QPR:v4i32:$Vm)
/*54063*/       0, // EndSwitchType
/*54064*/     /*Scope*/ 4|128,1/*132*/, /*->54198*/
/*54066*/       OPC_CheckChild0Integer, 123|128,2/*379*/, 
/*54069*/       OPC_RecordChild1, // #0 = $Vm
/*54070*/       OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->54092
/*54073*/         OPC_CheckChild1Type, MVT::v8i8,
/*54075*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54077*/         OPC_EmitInteger, MVT::i32, 14, 
/*54080*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54083*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQABSv8i8), 0,
                      MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 379:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQABSv8i8:v8i8 DPR:v8i8:$Vm)
/*54092*/       /*SwitchType*/ 19, MVT::v4i16,// ->54113
/*54094*/         OPC_CheckChild1Type, MVT::v4i16,
/*54096*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54098*/         OPC_EmitInteger, MVT::i32, 14, 
/*54101*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54104*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQABSv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 379:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQABSv4i16:v4i16 DPR:v4i16:$Vm)
/*54113*/       /*SwitchType*/ 19, MVT::v2i32,// ->54134
/*54115*/         OPC_CheckChild1Type, MVT::v2i32,
/*54117*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54119*/         OPC_EmitInteger, MVT::i32, 14, 
/*54122*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54125*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQABSv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 379:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQABSv2i32:v2i32 DPR:v2i32:$Vm)
/*54134*/       /*SwitchType*/ 19, MVT::v16i8,// ->54155
/*54136*/         OPC_CheckChild1Type, MVT::v16i8,
/*54138*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54140*/         OPC_EmitInteger, MVT::i32, 14, 
/*54143*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54146*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQABSv16i8), 0,
                      MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v16i8 379:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQABSv16i8:v16i8 QPR:v16i8:$Vm)
/*54155*/       /*SwitchType*/ 19, MVT::v8i16,// ->54176
/*54157*/         OPC_CheckChild1Type, MVT::v8i16,
/*54159*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54161*/         OPC_EmitInteger, MVT::i32, 14, 
/*54164*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54167*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQABSv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 379:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQABSv8i16:v8i16 QPR:v8i16:$Vm)
/*54176*/       /*SwitchType*/ 19, MVT::v4i32,// ->54197
/*54178*/         OPC_CheckChild1Type, MVT::v4i32,
/*54180*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54182*/         OPC_EmitInteger, MVT::i32, 14, 
/*54185*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54188*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQABSv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 379:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQABSv4i32:v4i32 QPR:v4i32:$Vm)
/*54197*/       0, // EndSwitchType
/*54198*/     /*Scope*/ 4|128,1/*132*/, /*->54332*/
/*54200*/       OPC_CheckChild0Integer, 3|128,3/*387*/, 
/*54203*/       OPC_RecordChild1, // #0 = $Vm
/*54204*/       OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->54226
/*54207*/         OPC_CheckChild1Type, MVT::v8i8,
/*54209*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54211*/         OPC_EmitInteger, MVT::i32, 14, 
/*54214*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54217*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQNEGv8i8), 0,
                      MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 387:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQNEGv8i8:v8i8 DPR:v8i8:$Vm)
/*54226*/       /*SwitchType*/ 19, MVT::v4i16,// ->54247
/*54228*/         OPC_CheckChild1Type, MVT::v4i16,
/*54230*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54232*/         OPC_EmitInteger, MVT::i32, 14, 
/*54235*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54238*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQNEGv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 387:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQNEGv4i16:v4i16 DPR:v4i16:$Vm)
/*54247*/       /*SwitchType*/ 19, MVT::v2i32,// ->54268
/*54249*/         OPC_CheckChild1Type, MVT::v2i32,
/*54251*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54253*/         OPC_EmitInteger, MVT::i32, 14, 
/*54256*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54259*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQNEGv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 387:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQNEGv2i32:v2i32 DPR:v2i32:$Vm)
/*54268*/       /*SwitchType*/ 19, MVT::v16i8,// ->54289
/*54270*/         OPC_CheckChild1Type, MVT::v16i8,
/*54272*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54274*/         OPC_EmitInteger, MVT::i32, 14, 
/*54277*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54280*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQNEGv16i8), 0,
                      MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v16i8 387:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQNEGv16i8:v16i8 QPR:v16i8:$Vm)
/*54289*/       /*SwitchType*/ 19, MVT::v8i16,// ->54310
/*54291*/         OPC_CheckChild1Type, MVT::v8i16,
/*54293*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54295*/         OPC_EmitInteger, MVT::i32, 14, 
/*54298*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54301*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQNEGv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 387:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQNEGv8i16:v8i16 QPR:v8i16:$Vm)
/*54310*/       /*SwitchType*/ 19, MVT::v4i32,// ->54331
/*54312*/         OPC_CheckChild1Type, MVT::v4i32,
/*54314*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54316*/         OPC_EmitInteger, MVT::i32, 14, 
/*54319*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54322*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQNEGv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 387:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQNEGv4i32:v4i32 QPR:v4i32:$Vm)
/*54331*/       0, // EndSwitchType
/*54332*/     /*Scope*/ 4|128,1/*132*/, /*->54466*/
/*54334*/       OPC_CheckChild0Integer, 78|128,2/*334*/, 
/*54337*/       OPC_RecordChild1, // #0 = $Vm
/*54338*/       OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->54360
/*54341*/         OPC_CheckChild1Type, MVT::v8i8,
/*54343*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54345*/         OPC_EmitInteger, MVT::i32, 14, 
/*54348*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54351*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLSv8i8), 0,
                      MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 334:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VCLSv8i8:v8i8 DPR:v8i8:$Vm)
/*54360*/       /*SwitchType*/ 19, MVT::v4i16,// ->54381
/*54362*/         OPC_CheckChild1Type, MVT::v4i16,
/*54364*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54366*/         OPC_EmitInteger, MVT::i32, 14, 
/*54369*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54372*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLSv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 334:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VCLSv4i16:v4i16 DPR:v4i16:$Vm)
/*54381*/       /*SwitchType*/ 19, MVT::v2i32,// ->54402
/*54383*/         OPC_CheckChild1Type, MVT::v2i32,
/*54385*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54387*/         OPC_EmitInteger, MVT::i32, 14, 
/*54390*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54393*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLSv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 334:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VCLSv2i32:v2i32 DPR:v2i32:$Vm)
/*54402*/       /*SwitchType*/ 19, MVT::v16i8,// ->54423
/*54404*/         OPC_CheckChild1Type, MVT::v16i8,
/*54406*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54408*/         OPC_EmitInteger, MVT::i32, 14, 
/*54411*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54414*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLSv16i8), 0,
                      MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v16i8 334:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VCLSv16i8:v16i8 QPR:v16i8:$Vm)
/*54423*/       /*SwitchType*/ 19, MVT::v8i16,// ->54444
/*54425*/         OPC_CheckChild1Type, MVT::v8i16,
/*54427*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54429*/         OPC_EmitInteger, MVT::i32, 14, 
/*54432*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54435*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLSv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 334:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VCLSv8i16:v8i16 QPR:v8i16:$Vm)
/*54444*/       /*SwitchType*/ 19, MVT::v4i32,// ->54465
/*54446*/         OPC_CheckChild1Type, MVT::v4i32,
/*54448*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54450*/         OPC_EmitInteger, MVT::i32, 14, 
/*54453*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54456*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLSv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 334:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VCLSv4i32:v4i32 QPR:v4i32:$Vm)
/*54465*/       0, // EndSwitchType
/*54466*/     /*Scope*/ 69, /*->54536*/
/*54467*/       OPC_CheckChild0Integer, 0|128,3/*384*/, 
/*54470*/       OPC_RecordChild1, // #0 = $Vm
/*54471*/       OPC_SwitchType /*3 cases */, 19, MVT::v8i8,// ->54493
/*54474*/         OPC_CheckChild1Type, MVT::v8i16,
/*54476*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54478*/         OPC_EmitInteger, MVT::i32, 14, 
/*54481*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54484*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQMOVNsv8i8), 0,
                      MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 384:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsv8i8:v8i8 QPR:v8i16:$Vm)
/*54493*/       /*SwitchType*/ 19, MVT::v4i16,// ->54514
/*54495*/         OPC_CheckChild1Type, MVT::v4i32,
/*54497*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54499*/         OPC_EmitInteger, MVT::i32, 14, 
/*54502*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54505*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQMOVNsv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 384:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsv4i16:v4i16 QPR:v4i32:$Vm)
/*54514*/       /*SwitchType*/ 19, MVT::v2i32,// ->54535
/*54516*/         OPC_CheckChild1Type, MVT::v2i64,
/*54518*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54520*/         OPC_EmitInteger, MVT::i32, 14, 
/*54523*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54526*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQMOVNsv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 384:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsv2i32:v2i32 QPR:v2i64:$Vm)
/*54535*/       0, // EndSwitchType
/*54536*/     /*Scope*/ 69, /*->54606*/
/*54537*/       OPC_CheckChild0Integer, 2|128,3/*386*/, 
/*54540*/       OPC_RecordChild1, // #0 = $Vm
/*54541*/       OPC_SwitchType /*3 cases */, 19, MVT::v8i8,// ->54563
/*54544*/         OPC_CheckChild1Type, MVT::v8i16,
/*54546*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54548*/         OPC_EmitInteger, MVT::i32, 14, 
/*54551*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54554*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQMOVNuv8i8), 0,
                      MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 386:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQMOVNuv8i8:v8i8 QPR:v8i16:$Vm)
/*54563*/       /*SwitchType*/ 19, MVT::v4i16,// ->54584
/*54565*/         OPC_CheckChild1Type, MVT::v4i32,
/*54567*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54569*/         OPC_EmitInteger, MVT::i32, 14, 
/*54572*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54575*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQMOVNuv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 386:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQMOVNuv4i16:v4i16 QPR:v4i32:$Vm)
/*54584*/       /*SwitchType*/ 19, MVT::v2i32,// ->54605
/*54586*/         OPC_CheckChild1Type, MVT::v2i64,
/*54588*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54590*/         OPC_EmitInteger, MVT::i32, 14, 
/*54593*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54596*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQMOVNuv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 386:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQMOVNuv2i32:v2i32 QPR:v2i64:$Vm)
/*54605*/       0, // EndSwitchType
/*54606*/     /*Scope*/ 69, /*->54676*/
/*54607*/       OPC_CheckChild0Integer, 1|128,3/*385*/, 
/*54610*/       OPC_RecordChild1, // #0 = $Vm
/*54611*/       OPC_SwitchType /*3 cases */, 19, MVT::v8i8,// ->54633
/*54614*/         OPC_CheckChild1Type, MVT::v8i16,
/*54616*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54618*/         OPC_EmitInteger, MVT::i32, 14, 
/*54621*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54624*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQMOVNsuv8i8), 0,
                      MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 385:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsuv8i8:v8i8 QPR:v8i16:$Vm)
/*54633*/       /*SwitchType*/ 19, MVT::v4i16,// ->54654
/*54635*/         OPC_CheckChild1Type, MVT::v4i32,
/*54637*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54639*/         OPC_EmitInteger, MVT::i32, 14, 
/*54642*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54645*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQMOVNsuv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 385:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsuv4i16:v4i16 QPR:v4i32:$Vm)
/*54654*/       /*SwitchType*/ 19, MVT::v2i32,// ->54675
/*54656*/         OPC_CheckChild1Type, MVT::v2i64,
/*54658*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54660*/         OPC_EmitInteger, MVT::i32, 14, 
/*54663*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54666*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQMOVNsuv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 385:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsuv2i32:v2i32 QPR:v2i64:$Vm)
/*54675*/       0, // EndSwitchType
/*54676*/     /*Scope*/ 58, /*->54735*/
/*54677*/       OPC_CheckChild0Integer, 79|128,2/*335*/, 
/*54680*/       OPC_RecordChild1, // #0 = $Vm
/*54681*/       OPC_SwitchType /*4 cases */, 11, MVT::v2i32,// ->54695
/*54684*/         OPC_CheckChild1Type, MVT::v2f32,
/*54686*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*54688*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTANSDf), 0,
                      MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 335:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTANSDf:v2i32 DPR:v2f32:$Vm)
/*54695*/       /*SwitchType*/ 11, MVT::v4i32,// ->54708
/*54697*/         OPC_CheckChild1Type, MVT::v4f32,
/*54699*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*54701*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTANSQf), 0,
                      MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 335:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTANSQf:v4i32 QPR:v4f32:$Vm)
/*54708*/       /*SwitchType*/ 11, MVT::v4i16,// ->54721
/*54710*/         OPC_CheckChild1Type, MVT::v4f16,
/*54712*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*54714*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTANSDh), 0,
                      MVT::v4i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i16 335:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VCVTANSDh:v4i16 DPR:v4f16:$Vm)
/*54721*/       /*SwitchType*/ 11, MVT::v8i16,// ->54734
/*54723*/         OPC_CheckChild1Type, MVT::v8f16,
/*54725*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*54727*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTANSQh), 0,
                      MVT::v8i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8i16 335:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VCVTANSQh:v8i16 QPR:v8f16:$Vm)
/*54734*/       0, // EndSwitchType
/*54735*/     /*Scope*/ 58, /*->54794*/
/*54736*/       OPC_CheckChild0Integer, 80|128,2/*336*/, 
/*54739*/       OPC_RecordChild1, // #0 = $Vm
/*54740*/       OPC_SwitchType /*4 cases */, 11, MVT::v2i32,// ->54754
/*54743*/         OPC_CheckChild1Type, MVT::v2f32,
/*54745*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*54747*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTANUDf), 0,
                      MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 336:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTANUDf:v2i32 DPR:v2f32:$Vm)
/*54754*/       /*SwitchType*/ 11, MVT::v4i32,// ->54767
/*54756*/         OPC_CheckChild1Type, MVT::v4f32,
/*54758*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*54760*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTANUQf), 0,
                      MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 336:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTANUQf:v4i32 QPR:v4f32:$Vm)
/*54767*/       /*SwitchType*/ 11, MVT::v4i16,// ->54780
/*54769*/         OPC_CheckChild1Type, MVT::v4f16,
/*54771*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*54773*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTANUDh), 0,
                      MVT::v4i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i16 336:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VCVTANUDh:v4i16 DPR:v4f16:$Vm)
/*54780*/       /*SwitchType*/ 11, MVT::v8i16,// ->54793
/*54782*/         OPC_CheckChild1Type, MVT::v8f16,
/*54784*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*54786*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTANUQh), 0,
                      MVT::v8i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8i16 336:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VCVTANUQh:v8i16 QPR:v8f16:$Vm)
/*54793*/       0, // EndSwitchType
/*54794*/     /*Scope*/ 58, /*->54853*/
/*54795*/       OPC_CheckChild0Integer, 89|128,2/*345*/, 
/*54798*/       OPC_RecordChild1, // #0 = $Vm
/*54799*/       OPC_SwitchType /*4 cases */, 11, MVT::v2i32,// ->54813
/*54802*/         OPC_CheckChild1Type, MVT::v2f32,
/*54804*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*54806*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTNNSDf), 0,
                      MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 345:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTNNSDf:v2i32 DPR:v2f32:$Vm)
/*54813*/       /*SwitchType*/ 11, MVT::v4i32,// ->54826
/*54815*/         OPC_CheckChild1Type, MVT::v4f32,
/*54817*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*54819*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTNNSQf), 0,
                      MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 345:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTNNSQf:v4i32 QPR:v4f32:$Vm)
/*54826*/       /*SwitchType*/ 11, MVT::v4i16,// ->54839
/*54828*/         OPC_CheckChild1Type, MVT::v4f16,
/*54830*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*54832*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTNNSDh), 0,
                      MVT::v4i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i16 345:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VCVTNNSDh:v4i16 DPR:v4f16:$Vm)
/*54839*/       /*SwitchType*/ 11, MVT::v8i16,// ->54852
/*54841*/         OPC_CheckChild1Type, MVT::v8f16,
/*54843*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*54845*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTNNSQh), 0,
                      MVT::v8i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8i16 345:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VCVTNNSQh:v8i16 QPR:v8f16:$Vm)
/*54852*/       0, // EndSwitchType
/*54853*/     /*Scope*/ 58, /*->54912*/
/*54854*/       OPC_CheckChild0Integer, 90|128,2/*346*/, 
/*54857*/       OPC_RecordChild1, // #0 = $Vm
/*54858*/       OPC_SwitchType /*4 cases */, 11, MVT::v2i32,// ->54872
/*54861*/         OPC_CheckChild1Type, MVT::v2f32,
/*54863*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*54865*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTNNUDf), 0,
                      MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 346:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTNNUDf:v2i32 DPR:v2f32:$Vm)
/*54872*/       /*SwitchType*/ 11, MVT::v4i32,// ->54885
/*54874*/         OPC_CheckChild1Type, MVT::v4f32,
/*54876*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*54878*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTNNUQf), 0,
                      MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 346:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTNNUQf:v4i32 QPR:v4f32:$Vm)
/*54885*/       /*SwitchType*/ 11, MVT::v4i16,// ->54898
/*54887*/         OPC_CheckChild1Type, MVT::v4f16,
/*54889*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*54891*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTNNUDh), 0,
                      MVT::v4i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i16 346:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VCVTNNUDh:v4i16 DPR:v4f16:$Vm)
/*54898*/       /*SwitchType*/ 11, MVT::v8i16,// ->54911
/*54900*/         OPC_CheckChild1Type, MVT::v8f16,
/*54902*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*54904*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTNNUQh), 0,
                      MVT::v8i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8i16 346:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VCVTNNUQh:v8i16 QPR:v8f16:$Vm)
/*54911*/       0, // EndSwitchType
/*54912*/     /*Scope*/ 58, /*->54971*/
/*54913*/       OPC_CheckChild0Integer, 91|128,2/*347*/, 
/*54916*/       OPC_RecordChild1, // #0 = $Vm
/*54917*/       OPC_SwitchType /*4 cases */, 11, MVT::v2i32,// ->54931
/*54920*/         OPC_CheckChild1Type, MVT::v2f32,
/*54922*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*54924*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTPNSDf), 0,
                      MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 347:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTPNSDf:v2i32 DPR:v2f32:$Vm)
/*54931*/       /*SwitchType*/ 11, MVT::v4i32,// ->54944
/*54933*/         OPC_CheckChild1Type, MVT::v4f32,
/*54935*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*54937*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTPNSQf), 0,
                      MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 347:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTPNSQf:v4i32 QPR:v4f32:$Vm)
/*54944*/       /*SwitchType*/ 11, MVT::v4i16,// ->54957
/*54946*/         OPC_CheckChild1Type, MVT::v4f16,
/*54948*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*54950*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTPNSDh), 0,
                      MVT::v4i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i16 347:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VCVTPNSDh:v4i16 DPR:v4f16:$Vm)
/*54957*/       /*SwitchType*/ 11, MVT::v8i16,// ->54970
/*54959*/         OPC_CheckChild1Type, MVT::v8f16,
/*54961*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*54963*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTPNSQh), 0,
                      MVT::v8i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8i16 347:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VCVTPNSQh:v8i16 QPR:v8f16:$Vm)
/*54970*/       0, // EndSwitchType
/*54971*/     /*Scope*/ 58, /*->55030*/
/*54972*/       OPC_CheckChild0Integer, 92|128,2/*348*/, 
/*54975*/       OPC_RecordChild1, // #0 = $Vm
/*54976*/       OPC_SwitchType /*4 cases */, 11, MVT::v2i32,// ->54990
/*54979*/         OPC_CheckChild1Type, MVT::v2f32,
/*54981*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*54983*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTPNUDf), 0,
                      MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 348:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTPNUDf:v2i32 DPR:v2f32:$Vm)
/*54990*/       /*SwitchType*/ 11, MVT::v4i32,// ->55003
/*54992*/         OPC_CheckChild1Type, MVT::v4f32,
/*54994*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*54996*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTPNUQf), 0,
                      MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 348:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTPNUQf:v4i32 QPR:v4f32:$Vm)
/*55003*/       /*SwitchType*/ 11, MVT::v4i16,// ->55016
/*55005*/         OPC_CheckChild1Type, MVT::v4f16,
/*55007*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55009*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTPNUDh), 0,
                      MVT::v4i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i16 348:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VCVTPNUDh:v4i16 DPR:v4f16:$Vm)
/*55016*/       /*SwitchType*/ 11, MVT::v8i16,// ->55029
/*55018*/         OPC_CheckChild1Type, MVT::v8f16,
/*55020*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55022*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTPNUQh), 0,
                      MVT::v8i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8i16 348:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VCVTPNUQh:v8i16 QPR:v8f16:$Vm)
/*55029*/       0, // EndSwitchType
/*55030*/     /*Scope*/ 58, /*->55089*/
/*55031*/       OPC_CheckChild0Integer, 87|128,2/*343*/, 
/*55034*/       OPC_RecordChild1, // #0 = $Vm
/*55035*/       OPC_SwitchType /*4 cases */, 11, MVT::v2i32,// ->55049
/*55038*/         OPC_CheckChild1Type, MVT::v2f32,
/*55040*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55042*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTMNSDf), 0,
                      MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 343:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTMNSDf:v2i32 DPR:v2f32:$Vm)
/*55049*/       /*SwitchType*/ 11, MVT::v4i32,// ->55062
/*55051*/         OPC_CheckChild1Type, MVT::v4f32,
/*55053*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55055*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTMNSQf), 0,
                      MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 343:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTMNSQf:v4i32 QPR:v4f32:$Vm)
/*55062*/       /*SwitchType*/ 11, MVT::v4i16,// ->55075
/*55064*/         OPC_CheckChild1Type, MVT::v4f16,
/*55066*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55068*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTMNSDh), 0,
                      MVT::v4i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i16 343:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VCVTMNSDh:v4i16 DPR:v4f16:$Vm)
/*55075*/       /*SwitchType*/ 11, MVT::v8i16,// ->55088
/*55077*/         OPC_CheckChild1Type, MVT::v8f16,
/*55079*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55081*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTMNSQh), 0,
                      MVT::v8i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8i16 343:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VCVTMNSQh:v8i16 QPR:v8f16:$Vm)
/*55088*/       0, // EndSwitchType
/*55089*/     /*Scope*/ 58, /*->55148*/
/*55090*/       OPC_CheckChild0Integer, 88|128,2/*344*/, 
/*55093*/       OPC_RecordChild1, // #0 = $Vm
/*55094*/       OPC_SwitchType /*4 cases */, 11, MVT::v2i32,// ->55108
/*55097*/         OPC_CheckChild1Type, MVT::v2f32,
/*55099*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55101*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTMNUDf), 0,
                      MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 344:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTMNUDf:v2i32 DPR:v2f32:$Vm)
/*55108*/       /*SwitchType*/ 11, MVT::v4i32,// ->55121
/*55110*/         OPC_CheckChild1Type, MVT::v4f32,
/*55112*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55114*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTMNUQf), 0,
                      MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 344:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTMNUQf:v4i32 QPR:v4f32:$Vm)
/*55121*/       /*SwitchType*/ 11, MVT::v4i16,// ->55134
/*55123*/         OPC_CheckChild1Type, MVT::v4f16,
/*55125*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55127*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTMNUDh), 0,
                      MVT::v4i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i16 344:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VCVTMNUDh:v4i16 DPR:v4f16:$Vm)
/*55134*/       /*SwitchType*/ 11, MVT::v8i16,// ->55147
/*55136*/         OPC_CheckChild1Type, MVT::v8f16,
/*55138*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55140*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTMNUQh), 0,
                      MVT::v8i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8i16 344:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VCVTMNUQh:v8i16 QPR:v8f16:$Vm)
/*55147*/       0, // EndSwitchType
/*55148*/     /*Scope*/ 21, /*->55170*/
/*55149*/       OPC_CheckChild0Integer, 83|128,2/*339*/, 
/*55152*/       OPC_RecordChild1, // #0 = $Vm
/*55153*/       OPC_CheckPatternPredicate, 51, // (Subtarget->hasFP16()) && (Subtarget->hasNEON())
/*55155*/       OPC_EmitInteger, MVT::i32, 14, 
/*55158*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55161*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTf2h), 0,
                    MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 339:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VCVTf2h:v4i16 QPR:v4f32:$Vm)
/*55170*/     /*Scope*/ 23, /*->55194*/
/*55171*/       OPC_CheckChild0Integer, 45|128,3/*429*/, 
/*55174*/       OPC_RecordChild1, // #0 = $Vn
/*55175*/       OPC_RecordChild2, // #1 = $Vm
/*55176*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55178*/       OPC_EmitInteger, MVT::i32, 14, 
/*55181*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55184*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VTBL1), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 429:iPTR, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VTBL1:v8i8 VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm)
/*55194*/     /*Scope*/ 25, /*->55220*/
/*55195*/       OPC_CheckChild0Integer, 49|128,3/*433*/, 
/*55198*/       OPC_RecordChild1, // #0 = $orig
/*55199*/       OPC_RecordChild2, // #1 = $Vn
/*55200*/       OPC_RecordChild3, // #2 = $Vm
/*55201*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55203*/       OPC_EmitInteger, MVT::i32, 14, 
/*55206*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55209*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VTBX1), 0,
                    MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v8i8 433:iPTR, DPR:v8i8:$orig, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VTBX1:v8i8 DPR:v8i8:$orig, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm)
/*55220*/     /*Scope*/ 15, /*->55236*/
/*55221*/       OPC_CheckChild0Integer, 58|128,2/*314*/, 
/*55224*/       OPC_RecordChild1, // #0 = $src
/*55225*/       OPC_RecordChild2, // #1 = $Vm
/*55226*/       OPC_CheckPatternPredicate, 48, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*55228*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::AESD), 0,
                    MVT::v16i8, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v16i8 314:iPTR, QPR:v16i8:$src, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (AESD:v16i8 QPR:v16i8:$src, QPR:v16i8:$Vm)
/*55236*/     /*Scope*/ 15, /*->55252*/
/*55237*/       OPC_CheckChild0Integer, 59|128,2/*315*/, 
/*55240*/       OPC_RecordChild1, // #0 = $src
/*55241*/       OPC_RecordChild2, // #1 = $Vm
/*55242*/       OPC_CheckPatternPredicate, 48, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*55244*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::AESE), 0,
                    MVT::v16i8, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v16i8 315:iPTR, QPR:v16i8:$src, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (AESE:v16i8 QPR:v16i8:$src, QPR:v16i8:$Vm)
/*55252*/     /*Scope*/ 13, /*->55266*/
/*55253*/       OPC_CheckChild0Integer, 60|128,2/*316*/, 
/*55256*/       OPC_RecordChild1, // #0 = $Vm
/*55257*/       OPC_CheckPatternPredicate, 48, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*55259*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::AESIMC), 0,
                    MVT::v16i8, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v16i8 316:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (AESIMC:v16i8 QPR:v16i8:$Vm)
/*55266*/     /*Scope*/ 13, /*->55280*/
/*55267*/       OPC_CheckChild0Integer, 61|128,2/*317*/, 
/*55270*/       OPC_RecordChild1, // #0 = $Vm
/*55271*/       OPC_CheckPatternPredicate, 48, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*55273*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::AESMC), 0,
                    MVT::v16i8, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v16i8 317:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (AESMC:v16i8 QPR:v16i8:$Vm)
/*55280*/     /*Scope*/ 15, /*->55296*/
/*55281*/       OPC_CheckChild0Integer, 67|128,2/*323*/, 
/*55284*/       OPC_RecordChild1, // #0 = $src
/*55285*/       OPC_RecordChild2, // #1 = $Vm
/*55286*/       OPC_CheckPatternPredicate, 48, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*55288*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SHA1SU1), 0,
                    MVT::v4i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v4i32 323:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA1SU1:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vm)
/*55296*/     /*Scope*/ 15, /*->55312*/
/*55297*/       OPC_CheckChild0Integer, 70|128,2/*326*/, 
/*55300*/       OPC_RecordChild1, // #0 = $src
/*55301*/       OPC_RecordChild2, // #1 = $Vm
/*55302*/       OPC_CheckPatternPredicate, 48, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*55304*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SHA256SU0), 0,
                    MVT::v4i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v4i32 326:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA256SU0:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vm)
/*55312*/     /*Scope*/ 17, /*->55330*/
/*55313*/       OPC_CheckChild0Integer, 66|128,2/*322*/, 
/*55316*/       OPC_RecordChild1, // #0 = $src
/*55317*/       OPC_RecordChild2, // #1 = $Vn
/*55318*/       OPC_RecordChild3, // #2 = $Vm
/*55319*/       OPC_CheckPatternPredicate, 48, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*55321*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SHA1SU0), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 322:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA1SU0:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*55330*/     /*Scope*/ 17, /*->55348*/
/*55331*/       OPC_CheckChild0Integer, 68|128,2/*324*/, 
/*55334*/       OPC_RecordChild1, // #0 = $src
/*55335*/       OPC_RecordChild2, // #1 = $Vn
/*55336*/       OPC_RecordChild3, // #2 = $Vm
/*55337*/       OPC_CheckPatternPredicate, 48, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*55339*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SHA256H), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 324:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA256H:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*55348*/     /*Scope*/ 17, /*->55366*/
/*55349*/       OPC_CheckChild0Integer, 69|128,2/*325*/, 
/*55352*/       OPC_RecordChild1, // #0 = $src
/*55353*/       OPC_RecordChild2, // #1 = $Vn
/*55354*/       OPC_RecordChild3, // #2 = $Vm
/*55355*/       OPC_CheckPatternPredicate, 48, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*55357*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SHA256H2), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 325:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA256H2:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*55366*/     /*Scope*/ 17, /*->55384*/
/*55367*/       OPC_CheckChild0Integer, 71|128,2/*327*/, 
/*55370*/       OPC_RecordChild1, // #0 = $src
/*55371*/       OPC_RecordChild2, // #1 = $Vn
/*55372*/       OPC_RecordChild3, // #2 = $Vm
/*55373*/       OPC_CheckPatternPredicate, 48, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*55375*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SHA256SU1), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 327:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA256SU1:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*55384*/     /*Scope*/ 41, /*->55426*/
/*55385*/       OPC_CheckChild0Integer, 62|128,2/*318*/, 
/*55388*/       OPC_RecordChild1, // #0 = $hash_abcd
/*55389*/       OPC_RecordChild2, // #1 = $hash_e
/*55390*/       OPC_RecordChild3, // #2 = $wk
/*55391*/       OPC_EmitInteger, MVT::i64, 0, 
/*55394*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*55397*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::f32, 2/*#Ops*/, 1, 4,  // Results = #5
/*55405*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55408*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::SUBREG_TO_REG), 0,
                    MVT::v16i8, 3/*#Ops*/, 3, 5, 6,  // Results = #7
/*55417*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SHA1C), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 7, 2, 
                // Src: (intrinsic_wo_chain:v4i32 318:iPTR, v4i32:v4i32:$hash_abcd, i32:i32:$hash_e, v4i32:v4i32:$wk) - Complexity = 8
                // Dst: (SHA1C:v4i32 v4i32:v4i32:$hash_abcd, (SUBREG_TO_REG:v16i8 0:i64, (COPY_TO_REGCLASS:f32 i32:i32:$hash_e, SPR:i32), ssub_0:i32), v4i32:v4i32:$wk)
/*55426*/     /*Scope*/ 41, /*->55468*/
/*55427*/       OPC_CheckChild0Integer, 64|128,2/*320*/, 
/*55430*/       OPC_RecordChild1, // #0 = $hash_abcd
/*55431*/       OPC_RecordChild2, // #1 = $hash_e
/*55432*/       OPC_RecordChild3, // #2 = $wk
/*55433*/       OPC_EmitInteger, MVT::i64, 0, 
/*55436*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*55439*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::f32, 2/*#Ops*/, 1, 4,  // Results = #5
/*55447*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55450*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::SUBREG_TO_REG), 0,
                    MVT::v16i8, 3/*#Ops*/, 3, 5, 6,  // Results = #7
/*55459*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SHA1M), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 7, 2, 
                // Src: (intrinsic_wo_chain:v4i32 320:iPTR, v4i32:v4i32:$hash_abcd, i32:i32:$hash_e, v4i32:v4i32:$wk) - Complexity = 8
                // Dst: (SHA1M:v4i32 v4i32:v4i32:$hash_abcd, (SUBREG_TO_REG:v16i8 0:i64, (COPY_TO_REGCLASS:f32 i32:i32:$hash_e, SPR:i32), ssub_0:i32), v4i32:v4i32:$wk)
/*55468*/     /*Scope*/ 41, /*->55510*/
/*55469*/       OPC_CheckChild0Integer, 65|128,2/*321*/, 
/*55472*/       OPC_RecordChild1, // #0 = $hash_abcd
/*55473*/       OPC_RecordChild2, // #1 = $hash_e
/*55474*/       OPC_RecordChild3, // #2 = $wk
/*55475*/       OPC_EmitInteger, MVT::i64, 0, 
/*55478*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*55481*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::f32, 2/*#Ops*/, 1, 4,  // Results = #5
/*55489*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55492*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::SUBREG_TO_REG), 0,
                    MVT::v16i8, 3/*#Ops*/, 3, 5, 6,  // Results = #7
/*55501*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SHA1P), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 7, 2, 
                // Src: (intrinsic_wo_chain:v4i32 321:iPTR, v4i32:v4i32:$hash_abcd, i32:i32:$hash_e, v4i32:v4i32:$wk) - Complexity = 8
                // Dst: (SHA1P:v4i32 v4i32:v4i32:$hash_abcd, (SUBREG_TO_REG:v16i8 0:i64, (COPY_TO_REGCLASS:f32 i32:i32:$hash_e, SPR:i32), ssub_0:i32), v4i32:v4i32:$wk)
/*55510*/     /*Scope*/ 2|128,1/*130*/, /*->55642*/
/*55512*/       OPC_CheckChild0Integer, 84|128,2/*340*/, 
/*55515*/       OPC_RecordChild1, // #0 = $Vm
/*55516*/       OPC_Scope, 30, /*->55548*/ // 4 children in Scope
/*55518*/         OPC_CheckChild1Type, MVT::v2i32,
/*55520*/         OPC_RecordChild2, // #1 = $SIMM
/*55521*/         OPC_MoveChild2,
/*55522*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55525*/         OPC_MoveParent,
/*55526*/         OPC_CheckType, MVT::v2f32,
/*55528*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55530*/         OPC_EmitConvertToTarget, 1,
/*55532*/         OPC_EmitInteger, MVT::i32, 14, 
/*55535*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55538*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTxs2fd), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2f32 340:iPTR, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxs2fd:v2f32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*55548*/       /*Scope*/ 30, /*->55579*/
/*55549*/         OPC_CheckChild1Type, MVT::v4i16,
/*55551*/         OPC_RecordChild2, // #1 = $SIMM
/*55552*/         OPC_MoveChild2,
/*55553*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55556*/         OPC_MoveParent,
/*55557*/         OPC_CheckType, MVT::v4f16,
/*55559*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*55561*/         OPC_EmitConvertToTarget, 1,
/*55563*/         OPC_EmitInteger, MVT::i32, 14, 
/*55566*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55569*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTxs2hd), 0,
                      MVT::v4f16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4f16 340:iPTR, DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxs2hd:v4f16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*55579*/       /*Scope*/ 30, /*->55610*/
/*55580*/         OPC_CheckChild1Type, MVT::v4i32,
/*55582*/         OPC_RecordChild2, // #1 = $SIMM
/*55583*/         OPC_MoveChild2,
/*55584*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55587*/         OPC_MoveParent,
/*55588*/         OPC_CheckType, MVT::v4f32,
/*55590*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55592*/         OPC_EmitConvertToTarget, 1,
/*55594*/         OPC_EmitInteger, MVT::i32, 14, 
/*55597*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55600*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTxs2fq), 0,
                      MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4f32 340:iPTR, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxs2fq:v4f32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*55610*/       /*Scope*/ 30, /*->55641*/
/*55611*/         OPC_CheckChild1Type, MVT::v8i16,
/*55613*/         OPC_RecordChild2, // #1 = $SIMM
/*55614*/         OPC_MoveChild2,
/*55615*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55618*/         OPC_MoveParent,
/*55619*/         OPC_CheckType, MVT::v8f16,
/*55621*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*55623*/         OPC_EmitConvertToTarget, 1,
/*55625*/         OPC_EmitInteger, MVT::i32, 14, 
/*55628*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55631*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTxs2hq), 0,
                      MVT::v8f16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v8f16 340:iPTR, QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxs2hq:v8f16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*55641*/       0, /*End of Scope*/
/*55642*/     /*Scope*/ 2|128,1/*130*/, /*->55774*/
/*55644*/       OPC_CheckChild0Integer, 85|128,2/*341*/, 
/*55647*/       OPC_RecordChild1, // #0 = $Vm
/*55648*/       OPC_Scope, 30, /*->55680*/ // 4 children in Scope
/*55650*/         OPC_CheckChild1Type, MVT::v2i32,
/*55652*/         OPC_RecordChild2, // #1 = $SIMM
/*55653*/         OPC_MoveChild2,
/*55654*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55657*/         OPC_MoveParent,
/*55658*/         OPC_CheckType, MVT::v2f32,
/*55660*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55662*/         OPC_EmitConvertToTarget, 1,
/*55664*/         OPC_EmitInteger, MVT::i32, 14, 
/*55667*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55670*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTxu2fd), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2f32 341:iPTR, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxu2fd:v2f32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*55680*/       /*Scope*/ 30, /*->55711*/
/*55681*/         OPC_CheckChild1Type, MVT::v4i16,
/*55683*/         OPC_RecordChild2, // #1 = $SIMM
/*55684*/         OPC_MoveChild2,
/*55685*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55688*/         OPC_MoveParent,
/*55689*/         OPC_CheckType, MVT::v4f16,
/*55691*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*55693*/         OPC_EmitConvertToTarget, 1,
/*55695*/         OPC_EmitInteger, MVT::i32, 14, 
/*55698*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55701*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTxu2hd), 0,
                      MVT::v4f16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4f16 341:iPTR, DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxu2hd:v4f16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*55711*/       /*Scope*/ 30, /*->55742*/
/*55712*/         OPC_CheckChild1Type, MVT::v4i32,
/*55714*/         OPC_RecordChild2, // #1 = $SIMM
/*55715*/         OPC_MoveChild2,
/*55716*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55719*/         OPC_MoveParent,
/*55720*/         OPC_CheckType, MVT::v4f32,
/*55722*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55724*/         OPC_EmitConvertToTarget, 1,
/*55726*/         OPC_EmitInteger, MVT::i32, 14, 
/*55729*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55732*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTxu2fq), 0,
                      MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4f32 341:iPTR, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxu2fq:v4f32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*55742*/       /*Scope*/ 30, /*->55773*/
/*55743*/         OPC_CheckChild1Type, MVT::v8i16,
/*55745*/         OPC_RecordChild2, // #1 = $SIMM
/*55746*/         OPC_MoveChild2,
/*55747*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55750*/         OPC_MoveParent,
/*55751*/         OPC_CheckType, MVT::v8f16,
/*55753*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*55755*/         OPC_EmitConvertToTarget, 1,
/*55757*/         OPC_EmitInteger, MVT::i32, 14, 
/*55760*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55763*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTxu2hq), 0,
                      MVT::v8f16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v8f16 341:iPTR, QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxu2hq:v8f16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*55773*/       0, /*End of Scope*/
/*55774*/     /*Scope*/ 106, /*->55881*/
/*55775*/       OPC_CheckChild0Integer, 20|128,3/*404*/, 
/*55778*/       OPC_RecordChild1, // #0 = $Vn
/*55779*/       OPC_SwitchType /*4 cases */, 23, MVT::v2f32,// ->55805
/*55782*/         OPC_CheckChild1Type, MVT::v2f32,
/*55784*/         OPC_RecordChild2, // #1 = $Vm
/*55785*/         OPC_CheckChild2Type, MVT::v2f32,
/*55787*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55789*/         OPC_EmitInteger, MVT::i32, 14, 
/*55792*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55795*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRECPSfd), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 404:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRECPSfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*55805*/       /*SwitchType*/ 23, MVT::v4f32,// ->55830
/*55807*/         OPC_CheckChild1Type, MVT::v4f32,
/*55809*/         OPC_RecordChild2, // #1 = $Vm
/*55810*/         OPC_CheckChild2Type, MVT::v4f32,
/*55812*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55814*/         OPC_EmitInteger, MVT::i32, 14, 
/*55817*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55820*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRECPSfq), 0,
                      MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f32 404:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRECPSfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*55830*/       /*SwitchType*/ 23, MVT::v4f16,// ->55855
/*55832*/         OPC_CheckChild1Type, MVT::v4f16,
/*55834*/         OPC_RecordChild2, // #1 = $Vm
/*55835*/         OPC_CheckChild2Type, MVT::v4f16,
/*55837*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*55839*/         OPC_EmitInteger, MVT::i32, 14, 
/*55842*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55845*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRECPShd), 0,
                      MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f16 404:iPTR, DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRECPShd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*55855*/       /*SwitchType*/ 23, MVT::v8f16,// ->55880
/*55857*/         OPC_CheckChild1Type, MVT::v8f16,
/*55859*/         OPC_RecordChild2, // #1 = $Vm
/*55860*/         OPC_CheckChild2Type, MVT::v8f16,
/*55862*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*55864*/         OPC_EmitInteger, MVT::i32, 14, 
/*55867*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55870*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRECPShq), 0,
                      MVT::v8f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8f16 404:iPTR, QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRECPShq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*55880*/       0, // EndSwitchType
/*55881*/     /*Scope*/ 106, /*->55988*/
/*55882*/       OPC_CheckChild0Integer, 33|128,3/*417*/, 
/*55885*/       OPC_RecordChild1, // #0 = $Vn
/*55886*/       OPC_SwitchType /*4 cases */, 23, MVT::v2f32,// ->55912
/*55889*/         OPC_CheckChild1Type, MVT::v2f32,
/*55891*/         OPC_RecordChild2, // #1 = $Vm
/*55892*/         OPC_CheckChild2Type, MVT::v2f32,
/*55894*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55896*/         OPC_EmitInteger, MVT::i32, 14, 
/*55899*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55902*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSQRTSfd), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 417:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTSfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*55912*/       /*SwitchType*/ 23, MVT::v4f32,// ->55937
/*55914*/         OPC_CheckChild1Type, MVT::v4f32,
/*55916*/         OPC_RecordChild2, // #1 = $Vm
/*55917*/         OPC_CheckChild2Type, MVT::v4f32,
/*55919*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55921*/         OPC_EmitInteger, MVT::i32, 14, 
/*55924*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55927*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSQRTSfq), 0,
                      MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f32 417:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTSfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*55937*/       /*SwitchType*/ 23, MVT::v4f16,// ->55962
/*55939*/         OPC_CheckChild1Type, MVT::v4f16,
/*55941*/         OPC_RecordChild2, // #1 = $Vm
/*55942*/         OPC_CheckChild2Type, MVT::v4f16,
/*55944*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*55946*/         OPC_EmitInteger, MVT::i32, 14, 
/*55949*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55952*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSQRTShd), 0,
                      MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f16 417:iPTR, DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRSQRTShd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*55962*/       /*SwitchType*/ 23, MVT::v8f16,// ->55987
/*55964*/         OPC_CheckChild1Type, MVT::v8f16,
/*55966*/         OPC_RecordChild2, // #1 = $Vm
/*55967*/         OPC_CheckChild2Type, MVT::v8f16,
/*55969*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*55971*/         OPC_EmitInteger, MVT::i32, 14, 
/*55974*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55977*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSQRTShq), 0,
                      MVT::v8f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8f16 417:iPTR, QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRSQRTShq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*55987*/       0, // EndSwitchType
/*55988*/     /*Scope*/ 21, /*->56010*/
/*55989*/       OPC_CheckChild0Integer, 86|128,2/*342*/, 
/*55992*/       OPC_RecordChild1, // #0 = $Vm
/*55993*/       OPC_CheckPatternPredicate, 51, // (Subtarget->hasFP16()) && (Subtarget->hasNEON())
/*55995*/       OPC_EmitInteger, MVT::i32, 14, 
/*55998*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56001*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTh2f), 0,
                    MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 342:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VCVTh2f:v4f32 DPR:v4i16:$Vm)
/*56010*/     /*Scope*/ 58, /*->56069*/
/*56011*/       OPC_CheckChild0Integer, 25|128,3/*409*/, 
/*56014*/       OPC_RecordChild1, // #0 = $Vm
/*56015*/       OPC_SwitchType /*4 cases */, 11, MVT::v2f32,// ->56029
/*56018*/         OPC_CheckChild1Type, MVT::v2f32,
/*56020*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56022*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTNNDf), 0,
                      MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 409:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTNNDf:v2f32 DPR:v2f32:$Vm)
/*56029*/       /*SwitchType*/ 11, MVT::v4f32,// ->56042
/*56031*/         OPC_CheckChild1Type, MVT::v4f32,
/*56033*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56035*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTNNQf), 0,
                      MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 409:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTNNQf:v4f32 QPR:v4f32:$Vm)
/*56042*/       /*SwitchType*/ 11, MVT::v4f16,// ->56055
/*56044*/         OPC_CheckChild1Type, MVT::v4f16,
/*56046*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56048*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTNNDh), 0,
                      MVT::v4f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f16 409:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRINTNNDh:v4f16 DPR:v4f16:$Vm)
/*56055*/       /*SwitchType*/ 11, MVT::v8f16,// ->56068
/*56057*/         OPC_CheckChild1Type, MVT::v8f16,
/*56059*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56061*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTNNQh), 0,
                      MVT::v8f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8f16 409:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRINTNNQh:v8f16 QPR:v8f16:$Vm)
/*56068*/       0, // EndSwitchType
/*56069*/     /*Scope*/ 58, /*->56128*/
/*56070*/       OPC_CheckChild0Integer, 27|128,3/*411*/, 
/*56073*/       OPC_RecordChild1, // #0 = $Vm
/*56074*/       OPC_SwitchType /*4 cases */, 11, MVT::v2f32,// ->56088
/*56077*/         OPC_CheckChild1Type, MVT::v2f32,
/*56079*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56081*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTXNDf), 0,
                      MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 411:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTXNDf:v2f32 DPR:v2f32:$Vm)
/*56088*/       /*SwitchType*/ 11, MVT::v4f32,// ->56101
/*56090*/         OPC_CheckChild1Type, MVT::v4f32,
/*56092*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56094*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTXNQf), 0,
                      MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 411:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTXNQf:v4f32 QPR:v4f32:$Vm)
/*56101*/       /*SwitchType*/ 11, MVT::v4f16,// ->56114
/*56103*/         OPC_CheckChild1Type, MVT::v4f16,
/*56105*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56107*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTXNDh), 0,
                      MVT::v4f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f16 411:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRINTXNDh:v4f16 DPR:v4f16:$Vm)
/*56114*/       /*SwitchType*/ 11, MVT::v8f16,// ->56127
/*56116*/         OPC_CheckChild1Type, MVT::v8f16,
/*56118*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56120*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTXNQh), 0,
                      MVT::v8f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8f16 411:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRINTXNQh:v8f16 QPR:v8f16:$Vm)
/*56127*/       0, // EndSwitchType
/*56128*/     /*Scope*/ 58, /*->56187*/
/*56129*/       OPC_CheckChild0Integer, 23|128,3/*407*/, 
/*56132*/       OPC_RecordChild1, // #0 = $Vm
/*56133*/       OPC_SwitchType /*4 cases */, 11, MVT::v2f32,// ->56147
/*56136*/         OPC_CheckChild1Type, MVT::v2f32,
/*56138*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56140*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTANDf), 0,
                      MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 407:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTANDf:v2f32 DPR:v2f32:$Vm)
/*56147*/       /*SwitchType*/ 11, MVT::v4f32,// ->56160
/*56149*/         OPC_CheckChild1Type, MVT::v4f32,
/*56151*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56153*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTANQf), 0,
                      MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 407:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTANQf:v4f32 QPR:v4f32:$Vm)
/*56160*/       /*SwitchType*/ 11, MVT::v4f16,// ->56173
/*56162*/         OPC_CheckChild1Type, MVT::v4f16,
/*56164*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56166*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTANDh), 0,
                      MVT::v4f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f16 407:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRINTANDh:v4f16 DPR:v4f16:$Vm)
/*56173*/       /*SwitchType*/ 11, MVT::v8f16,// ->56186
/*56175*/         OPC_CheckChild1Type, MVT::v8f16,
/*56177*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56179*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTANQh), 0,
                      MVT::v8f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8f16 407:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRINTANQh:v8f16 QPR:v8f16:$Vm)
/*56186*/       0, // EndSwitchType
/*56187*/     /*Scope*/ 58, /*->56246*/
/*56188*/       OPC_CheckChild0Integer, 28|128,3/*412*/, 
/*56191*/       OPC_RecordChild1, // #0 = $Vm
/*56192*/       OPC_SwitchType /*4 cases */, 11, MVT::v2f32,// ->56206
/*56195*/         OPC_CheckChild1Type, MVT::v2f32,
/*56197*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56199*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTZNDf), 0,
                      MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 412:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTZNDf:v2f32 DPR:v2f32:$Vm)
/*56206*/       /*SwitchType*/ 11, MVT::v4f32,// ->56219
/*56208*/         OPC_CheckChild1Type, MVT::v4f32,
/*56210*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56212*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTZNQf), 0,
                      MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 412:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTZNQf:v4f32 QPR:v4f32:$Vm)
/*56219*/       /*SwitchType*/ 11, MVT::v4f16,// ->56232
/*56221*/         OPC_CheckChild1Type, MVT::v4f16,
/*56223*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56225*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTZNDh), 0,
                      MVT::v4f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f16 412:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRINTZNDh:v4f16 DPR:v4f16:$Vm)
/*56232*/       /*SwitchType*/ 11, MVT::v8f16,// ->56245
/*56234*/         OPC_CheckChild1Type, MVT::v8f16,
/*56236*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56238*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTZNQh), 0,
                      MVT::v8f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8f16 412:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRINTZNQh:v8f16 QPR:v8f16:$Vm)
/*56245*/       0, // EndSwitchType
/*56246*/     /*Scope*/ 58, /*->56305*/
/*56247*/       OPC_CheckChild0Integer, 24|128,3/*408*/, 
/*56250*/       OPC_RecordChild1, // #0 = $Vm
/*56251*/       OPC_SwitchType /*4 cases */, 11, MVT::v2f32,// ->56265
/*56254*/         OPC_CheckChild1Type, MVT::v2f32,
/*56256*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56258*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTMNDf), 0,
                      MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 408:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTMNDf:v2f32 DPR:v2f32:$Vm)
/*56265*/       /*SwitchType*/ 11, MVT::v4f32,// ->56278
/*56267*/         OPC_CheckChild1Type, MVT::v4f32,
/*56269*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56271*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTMNQf), 0,
                      MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 408:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTMNQf:v4f32 QPR:v4f32:$Vm)
/*56278*/       /*SwitchType*/ 11, MVT::v4f16,// ->56291
/*56280*/         OPC_CheckChild1Type, MVT::v4f16,
/*56282*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56284*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTMNDh), 0,
                      MVT::v4f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f16 408:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRINTMNDh:v4f16 DPR:v4f16:$Vm)
/*56291*/       /*SwitchType*/ 11, MVT::v8f16,// ->56304
/*56293*/         OPC_CheckChild1Type, MVT::v8f16,
/*56295*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56297*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTMNQh), 0,
                      MVT::v8f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8f16 408:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRINTMNQh:v8f16 QPR:v8f16:$Vm)
/*56304*/       0, // EndSwitchType
/*56305*/     /*Scope*/ 58, /*->56364*/
/*56306*/       OPC_CheckChild0Integer, 26|128,3/*410*/, 
/*56309*/       OPC_RecordChild1, // #0 = $Vm
/*56310*/       OPC_SwitchType /*4 cases */, 11, MVT::v2f32,// ->56324
/*56313*/         OPC_CheckChild1Type, MVT::v2f32,
/*56315*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56317*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTPNDf), 0,
                      MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 410:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTPNDf:v2f32 DPR:v2f32:$Vm)
/*56324*/       /*SwitchType*/ 11, MVT::v4f32,// ->56337
/*56326*/         OPC_CheckChild1Type, MVT::v4f32,
/*56328*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56330*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTPNQf), 0,
                      MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 410:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTPNQf:v4f32 QPR:v4f32:$Vm)
/*56337*/       /*SwitchType*/ 11, MVT::v4f16,// ->56350
/*56339*/         OPC_CheckChild1Type, MVT::v4f16,
/*56341*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56343*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTPNDh), 0,
                      MVT::v4f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f16 410:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRINTPNDh:v4f16 DPR:v4f16:$Vm)
/*56350*/       /*SwitchType*/ 11, MVT::v8f16,// ->56363
/*56352*/         OPC_CheckChild1Type, MVT::v8f16,
/*56354*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56356*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTPNQh), 0,
                      MVT::v8f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8f16 410:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRINTPNQh:v8f16 QPR:v8f16:$Vm)
/*56363*/       0, // EndSwitchType
/*56364*/     0, /*End of Scope*/
/*56365*/   /*SwitchOpcode*/ 16|128,2/*272*/, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->56641
/*56369*/     OPC_Scope, 127, /*->56498*/ // 2 children in Scope
/*56371*/       OPC_MoveChild0,
/*56372*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*56375*/       OPC_RecordChild0, // #0 = $Rm
/*56376*/       OPC_RecordChild1, // #1 = $rot
/*56377*/       OPC_MoveChild1,
/*56378*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56381*/       OPC_CheckPredicate, 0, // Predicate_rot_imm
/*56383*/       OPC_CheckType, MVT::i32,
/*56385*/       OPC_MoveParent,
/*56386*/       OPC_MoveParent,
/*56387*/       OPC_MoveChild1,
/*56388*/       OPC_Scope, 53, /*->56443*/ // 2 children in Scope
/*56390*/         OPC_CheckValueType, MVT::i8,
/*56392*/         OPC_MoveParent,
/*56393*/         OPC_Scope, 23, /*->56418*/ // 2 children in Scope
/*56395*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*56397*/           OPC_EmitConvertToTarget, 1,
/*56399*/           OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*56402*/           OPC_EmitInteger, MVT::i32, 14, 
/*56405*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56408*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTB), 0,
                        MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other) - Complexity = 10
                    // Dst: (SXTB:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*56418*/         /*Scope*/ 23, /*->56442*/
/*56419*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*56421*/           OPC_EmitConvertToTarget, 1,
/*56423*/           OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*56426*/           OPC_EmitInteger, MVT::i32, 14, 
/*56429*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56432*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTB), 0,
                        MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other) - Complexity = 10
                    // Dst: (t2SXTB:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*56442*/         0, /*End of Scope*/
/*56443*/       /*Scope*/ 53, /*->56497*/
/*56444*/         OPC_CheckValueType, MVT::i16,
/*56446*/         OPC_MoveParent,
/*56447*/         OPC_Scope, 23, /*->56472*/ // 2 children in Scope
/*56449*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*56451*/           OPC_EmitConvertToTarget, 1,
/*56453*/           OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*56456*/           OPC_EmitInteger, MVT::i32, 14, 
/*56459*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56462*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTH), 0,
                        MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other) - Complexity = 10
                    // Dst: (SXTH:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*56472*/         /*Scope*/ 23, /*->56496*/
/*56473*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*56475*/           OPC_EmitConvertToTarget, 1,
/*56477*/           OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*56480*/           OPC_EmitInteger, MVT::i32, 14, 
/*56483*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56486*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTH), 0,
                        MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other) - Complexity = 10
                    // Dst: (t2SXTH:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*56496*/         0, /*End of Scope*/
/*56497*/       0, /*End of Scope*/
/*56498*/     /*Scope*/ 12|128,1/*140*/, /*->56640*/
/*56500*/       OPC_RecordChild0, // #0 = $Src
/*56501*/       OPC_MoveChild1,
/*56502*/       OPC_Scope, 67, /*->56571*/ // 2 children in Scope
/*56504*/         OPC_CheckValueType, MVT::i8,
/*56506*/         OPC_MoveParent,
/*56507*/         OPC_Scope, 21, /*->56530*/ // 3 children in Scope
/*56509*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*56511*/           OPC_EmitInteger, MVT::i32, 0, 
/*56514*/           OPC_EmitInteger, MVT::i32, 14, 
/*56517*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56520*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTB), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sext_inreg:i32 GPR:i32:$Src, i8:Other) - Complexity = 3
                    // Dst: (SXTB:i32 GPR:i32:$Src, 0:i32)
/*56530*/         /*Scope*/ 17, /*->56548*/
/*56531*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*56533*/           OPC_EmitInteger, MVT::i32, 14, 
/*56536*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56539*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tSXTB), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sext_inreg:i32 tGPR:i32:$Rm, i8:Other) - Complexity = 3
                    // Dst: (tSXTB:i32 tGPR:i32:$Rm)
/*56548*/         /*Scope*/ 21, /*->56570*/
/*56549*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*56551*/           OPC_EmitInteger, MVT::i32, 0, 
/*56554*/           OPC_EmitInteger, MVT::i32, 14, 
/*56557*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56560*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTB), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sext_inreg:i32 rGPR:i32:$Src, i8:Other) - Complexity = 3
                    // Dst: (t2SXTB:i32 rGPR:i32:$Src, 0:i32)
/*56570*/         0, /*End of Scope*/
/*56571*/       /*Scope*/ 67, /*->56639*/
/*56572*/         OPC_CheckValueType, MVT::i16,
/*56574*/         OPC_MoveParent,
/*56575*/         OPC_Scope, 21, /*->56598*/ // 3 children in Scope
/*56577*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*56579*/           OPC_EmitInteger, MVT::i32, 0, 
/*56582*/           OPC_EmitInteger, MVT::i32, 14, 
/*56585*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56588*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTH), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sext_inreg:i32 GPR:i32:$Src, i16:Other) - Complexity = 3
                    // Dst: (SXTH:i32 GPR:i32:$Src, 0:i32)
/*56598*/         /*Scope*/ 17, /*->56616*/
/*56599*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*56601*/           OPC_EmitInteger, MVT::i32, 14, 
/*56604*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56607*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tSXTH), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sext_inreg:i32 tGPR:i32:$Rm, i16:Other) - Complexity = 3
                    // Dst: (tSXTH:i32 tGPR:i32:$Rm)
/*56616*/         /*Scope*/ 21, /*->56638*/
/*56617*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*56619*/           OPC_EmitInteger, MVT::i32, 0, 
/*56622*/           OPC_EmitInteger, MVT::i32, 14, 
/*56625*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56628*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTH), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sext_inreg:i32 rGPR:i32:$Src, i16:Other) - Complexity = 3
                    // Dst: (t2SXTH:i32 rGPR:i32:$Src, 0:i32)
/*56638*/         0, /*End of Scope*/
/*56639*/       0, /*End of Scope*/
/*56640*/     0, /*End of Scope*/
/*56641*/   /*SwitchOpcode*/ 58, TARGET_VAL(ISD::CALLSEQ_END),// ->56702
/*56644*/     OPC_RecordNode, // #0 = 'ARMcallseq_end' chained node
/*56645*/     OPC_CaptureGlueInput,
/*56646*/     OPC_RecordChild1, // #1 = $amt1
/*56647*/     OPC_MoveChild1,
/*56648*/     OPC_SwitchOpcode /*2 cases */, 24, TARGET_VAL(ISD::TargetConstant),// ->56676
/*56652*/       OPC_MoveParent,
/*56653*/       OPC_RecordChild2, // #2 = $amt2
/*56654*/       OPC_MoveChild2,
/*56655*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*56658*/       OPC_MoveParent,
/*56659*/       OPC_EmitMergeInputChains1_0,
/*56660*/       OPC_EmitInteger, MVT::i32, 14, 
/*56663*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56666*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::ADJCALLSTACKUP), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                    MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (ARMcallseq_end (timm:i32):$amt1, (timm:i32):$amt2) - Complexity = 9
                // Dst: (ADJCALLSTACKUP:i32 (timm:i32):$amt1, (timm:i32):$amt2)
/*56676*/     /*SwitchOpcode*/ 22, TARGET_VAL(ISD::Constant),// ->56701
/*56679*/       OPC_MoveParent,
/*56680*/       OPC_RecordChild2, // #2 = $amt2
/*56681*/       OPC_MoveChild2,
/*56682*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56685*/       OPC_MoveParent,
/*56686*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*56688*/       OPC_EmitMergeInputChains1_0,
/*56689*/       OPC_EmitConvertToTarget, 1,
/*56691*/       OPC_EmitConvertToTarget, 2,
/*56693*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tADJCALLSTACKUP), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                    MVT::i32, 2/*#Ops*/, 3, 4, 
                // Src: (ARMcallseq_end (imm:i32):$amt1, (imm:i32):$amt2) - Complexity = 9
                // Dst: (tADJCALLSTACKUP:i32 (imm:i32):$amt1, (imm:i32):$amt2)
/*56701*/     0, // EndSwitchOpcode
/*56702*/   /*SwitchOpcode*/ 30, TARGET_VAL(ARMISD::COPY_STRUCT_BYVAL),// ->56735
/*56705*/     OPC_RecordNode, // #0 = 'ARMcopystructbyval' chained node
/*56706*/     OPC_CaptureGlueInput,
/*56707*/     OPC_RecordChild1, // #1 = $dst
/*56708*/     OPC_RecordChild2, // #2 = $src
/*56709*/     OPC_RecordChild3, // #3 = $size
/*56710*/     OPC_MoveChild3,
/*56711*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56714*/     OPC_MoveParent,
/*56715*/     OPC_RecordChild4, // #4 = $alignment
/*56716*/     OPC_MoveChild4,
/*56717*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56720*/     OPC_MoveParent,
/*56721*/     OPC_EmitMergeInputChains1_0,
/*56722*/     OPC_EmitConvertToTarget, 3,
/*56724*/     OPC_EmitConvertToTarget, 4,
/*56726*/     OPC_MorphNodeTo0, TARGET_VAL(ARM::COPY_STRUCT_BYVAL_I32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                  4/*#Ops*/, 1, 2, 5, 6, 
              // Src: (ARMcopystructbyval GPR:i32:$dst, GPR:i32:$src, (imm:i32):$size, (imm:i32):$alignment) - Complexity = 9
              // Dst: (COPY_STRUCT_BYVAL_I32 GPR:i32:$dst, GPR:i32:$src, (imm:i32):$size, (imm:i32):$alignment)
/*56735*/   /*SwitchOpcode*/ 65, TARGET_VAL(ARMISD::SSAT),// ->56803
/*56738*/     OPC_RecordChild0, // #0 = $Rn
/*56739*/     OPC_RecordChild1, // #1 = $imm
/*56740*/     OPC_MoveChild1,
/*56741*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56744*/     OPC_CheckPredicate, 51, // Predicate_imm0_31
/*56746*/     OPC_CheckType, MVT::i32,
/*56748*/     OPC_MoveParent,
/*56749*/     OPC_CheckType, MVT::i32,
/*56751*/     OPC_Scope, 24, /*->56777*/ // 2 children in Scope
/*56753*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*56755*/       OPC_EmitConvertToTarget, 1,
/*56757*/       OPC_EmitInteger, MVT::i32, 0, 
/*56760*/       OPC_EmitInteger, MVT::i32, 14, 
/*56763*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56766*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SSAT), 0,
                    MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (ARMssatnoshift:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_imm0_31>>:$imm) - Complexity = 7
                // Dst: (SSAT:i32 (imm:i32)<<P:Predicate_imm0_31>>:$imm, GPRnopc:i32:$Rn, 0:i32)
/*56777*/     /*Scope*/ 24, /*->56802*/
/*56778*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*56780*/       OPC_EmitConvertToTarget, 1,
/*56782*/       OPC_EmitInteger, MVT::i32, 0, 
/*56785*/       OPC_EmitInteger, MVT::i32, 14, 
/*56788*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56791*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SSAT), 0,
                    MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (ARMssatnoshift:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_imm0_31>>:$imm) - Complexity = 7
                // Dst: (t2SSAT:i32 (imm:i32)<<P:Predicate_imm0_31>>:$imm, GPRnopc:i32:$Rn, 0:i32)
/*56802*/     0, /*End of Scope*/
/*56803*/   /*SwitchOpcode*/ 56, TARGET_VAL(ARMISD::BFI),// ->56862
/*56806*/     OPC_RecordChild0, // #0 = $src
/*56807*/     OPC_RecordChild1, // #1 = $Rn
/*56808*/     OPC_RecordChild2, // #2 = $imm
/*56809*/     OPC_MoveChild2,
/*56810*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56813*/     OPC_CheckPredicate, 27, // Predicate_bf_inv_mask_imm
/*56815*/     OPC_MoveParent,
/*56816*/     OPC_Scope, 21, /*->56839*/ // 2 children in Scope
/*56818*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*56820*/       OPC_EmitConvertToTarget, 2,
/*56822*/       OPC_EmitInteger, MVT::i32, 14, 
/*56825*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56828*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::BFI), 0,
                    MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (ARMbfi:i32 GPRnopc:i32:$src, GPR:i32:$Rn, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                // Dst: (BFI:i32 GPRnopc:i32:$src, GPR:i32:$Rn, (imm:i32):$imm)
/*56839*/     /*Scope*/ 21, /*->56861*/
/*56840*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*56842*/       OPC_EmitConvertToTarget, 2,
/*56844*/       OPC_EmitInteger, MVT::i32, 14, 
/*56847*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56850*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BFI), 0,
                    MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (ARMbfi:i32 rGPR:i32:$src, rGPR:i32:$Rn, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                // Dst: (t2BFI:i32 rGPR:i32:$src, rGPR:i32:$Rn, (imm:i32):$imm)
/*56861*/     0, /*End of Scope*/
/*56862*/   /*SwitchOpcode*/ 35|128,1/*163*/, TARGET_VAL(ISD::ADDC),// ->57029
/*56866*/     OPC_RecordChild0, // #0 = $lhs
/*56867*/     OPC_RecordChild1, // #1 = $rhs
/*56868*/     OPC_Scope, 4|128,1/*132*/, /*->57003*/ // 2 children in Scope
/*56871*/       OPC_MoveChild1,
/*56872*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56875*/       OPC_Scope, 29, /*->56906*/ // 4 children in Scope
/*56877*/         OPC_CheckPredicate, 6, // Predicate_imm0_7
/*56879*/         OPC_MoveParent,
/*56880*/         OPC_CheckType, MVT::i32,
/*56882*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*56884*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*56887*/         OPC_EmitConvertToTarget, 1,
/*56889*/         OPC_EmitInteger, MVT::i32, 14, 
/*56892*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56895*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tADDi3), 0|OPFL_GlueOutput,
                      MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7>>:$rhs) - Complexity = 7
                  // Dst: (tADDi3:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7>>:$rhs)
/*56906*/       /*Scope*/ 29, /*->56936*/
/*56907*/         OPC_CheckPredicate, 7, // Predicate_imm8_255
/*56909*/         OPC_MoveParent,
/*56910*/         OPC_CheckType, MVT::i32,
/*56912*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*56914*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*56917*/         OPC_EmitConvertToTarget, 1,
/*56919*/         OPC_EmitInteger, MVT::i32, 14, 
/*56922*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56925*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tADDi8), 0|OPFL_GlueOutput,
                      MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255>>:$rhs) - Complexity = 7
                  // Dst: (tADDi8:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255>>:$rhs)
/*56936*/       /*Scope*/ 32, /*->56969*/
/*56937*/         OPC_CheckPredicate, 8, // Predicate_imm0_7_neg
/*56939*/         OPC_MoveParent,
/*56940*/         OPC_CheckType, MVT::i32,
/*56942*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*56944*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*56947*/         OPC_EmitConvertToTarget, 1,
/*56949*/         OPC_EmitNodeXForm, 1, 3, // imm_neg_XFORM
/*56952*/         OPC_EmitInteger, MVT::i32, 14, 
/*56955*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56958*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tSUBi3), 0|OPFL_GlueOutput,
                      MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7_neg>><<X:imm_neg_XFORM>>:$rhs) - Complexity = 7
                  // Dst: (tSUBi3:i32 tGPR:i32:$lhs, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_7_neg>>:$rhs))
/*56969*/       /*Scope*/ 32, /*->57002*/
/*56970*/         OPC_CheckPredicate, 9, // Predicate_imm8_255_neg
/*56972*/         OPC_MoveParent,
/*56973*/         OPC_CheckType, MVT::i32,
/*56975*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*56977*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*56980*/         OPC_EmitConvertToTarget, 1,
/*56982*/         OPC_EmitNodeXForm, 1, 3, // imm_neg_XFORM
/*56985*/         OPC_EmitInteger, MVT::i32, 14, 
/*56988*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56991*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tSUBi8), 0|OPFL_GlueOutput,
                      MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255_neg>><<X:imm_neg_XFORM>>:$rhs) - Complexity = 7
                  // Dst: (tSUBi8:i32 tGPR:i32:$lhs, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm8_255_neg>>:$rhs))
/*57002*/       0, /*End of Scope*/
/*57003*/     /*Scope*/ 24, /*->57028*/
/*57004*/       OPC_CheckType, MVT::i32,
/*57006*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57008*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*57011*/       OPC_EmitInteger, MVT::i32, 14, 
/*57014*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57017*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tADDrr), 0|OPFL_GlueOutput,
                    MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (addc:i32 tGPR:i32:$lhs, tGPR:i32:$rhs) - Complexity = 3
                // Dst: (tADDrr:i32 tGPR:i32:$lhs, tGPR:i32:$rhs)
/*57028*/     0, /*End of Scope*/
/*57029*/   /*SwitchOpcode*/ 56, TARGET_VAL(ARMISD::INTRET_FLAG),// ->57088
/*57032*/     OPC_RecordNode, // #0 = 'ARMintretflag' chained node
/*57033*/     OPC_CaptureGlueInput,
/*57034*/     OPC_RecordChild1, // #1 = $imm
/*57035*/     OPC_MoveChild1,
/*57036*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57039*/     OPC_Scope, 25, /*->57066*/ // 2 children in Scope
/*57041*/       OPC_CheckPredicate, 49, // Predicate_imm0_255
/*57043*/       OPC_CheckType, MVT::i32,
/*57045*/       OPC_MoveParent,
/*57046*/       OPC_CheckPatternPredicate, 52, // (!Subtarget->isMClass()) && (Subtarget->isThumb2())
/*57048*/       OPC_EmitMergeInputChains1_0,
/*57049*/       OPC_EmitConvertToTarget, 1,
/*57051*/       OPC_EmitInteger, MVT::i32, 14, 
/*57054*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57057*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SUBS_PC_LR), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                    MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (ARMintretflag (imm:i32)<<P:Predicate_imm0_255>>:$imm) - Complexity = 7
                // Dst: (t2SUBS_PC_LR:i32 (imm:i32):$imm)
/*57066*/     /*Scope*/ 20, /*->57087*/
/*57067*/       OPC_MoveParent,
/*57068*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57070*/       OPC_EmitMergeInputChains1_0,
/*57071*/       OPC_EmitConvertToTarget, 1,
/*57073*/       OPC_EmitInteger, MVT::i32, 14, 
/*57076*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57079*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::SUBS_PC_LR), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                    3/*#Ops*/, 2, 3, 4, 
                // Src: (ARMintretflag (imm:iPTR):$offset) - Complexity = 6
                // Dst: (SUBS_PC_LR (imm:i32):$offset)
/*57087*/     0, /*End of Scope*/
/*57088*/   /*SwitchOpcode*/ 41, TARGET_VAL(ISD::CALLSEQ_START),// ->57132
/*57091*/     OPC_RecordNode, // #0 = 'ARMcallseq_start' chained node
/*57092*/     OPC_RecordChild1, // #1 = $amt
/*57093*/     OPC_MoveChild1,
/*57094*/     OPC_SwitchOpcode /*2 cases */, 17, TARGET_VAL(ISD::TargetConstant),// ->57115
/*57098*/       OPC_MoveParent,
/*57099*/       OPC_EmitMergeInputChains1_0,
/*57100*/       OPC_EmitInteger, MVT::i32, 14, 
/*57103*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57106*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::ADJCALLSTACKDOWN), 0|OPFL_Chain|OPFL_GlueOutput,
                    MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMcallseq_start (timm:i32):$amt) - Complexity = 6
                // Dst: (ADJCALLSTACKDOWN:i32 (timm:i32):$amt)
/*57115*/     /*SwitchOpcode*/ 13, TARGET_VAL(ISD::Constant),// ->57131
/*57118*/       OPC_MoveParent,
/*57119*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57121*/       OPC_EmitMergeInputChains1_0,
/*57122*/       OPC_EmitConvertToTarget, 1,
/*57124*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tADJCALLSTACKDOWN), 0|OPFL_Chain|OPFL_GlueOutput,
                    MVT::i32, 1/*#Ops*/, 2, 
                // Src: (ARMcallseq_start (imm:i32):$amt) - Complexity = 6
                // Dst: (tADJCALLSTACKDOWN:i32 (imm:i32):$amt)
/*57131*/     0, // EndSwitchOpcode
/*57132*/   /*SwitchOpcode*/ 116, TARGET_VAL(ARMISD::CALL),// ->57251
/*57135*/     OPC_RecordNode, // #0 = 'ARMcall' chained node
/*57136*/     OPC_CaptureGlueInput,
/*57137*/     OPC_RecordChild1, // #1 = $func
/*57138*/     OPC_Scope, 75, /*->57215*/ // 2 children in Scope
/*57140*/       OPC_MoveChild1,
/*57141*/       OPC_SwitchOpcode /*2 cases */, 33, TARGET_VAL(ISD::TargetGlobalAddress),// ->57178
/*57145*/         OPC_MoveParent,
/*57146*/         OPC_Scope, 10, /*->57158*/ // 2 children in Scope
/*57148*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57150*/           OPC_EmitMergeInputChains1_0,
/*57151*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::BL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                        MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (ARMcall (tglobaladdr:iPTR):$func) - Complexity = 6
                    // Dst: (BL:i32 (tglobaladdr:i32):$func)
/*57158*/         /*Scope*/ 18, /*->57177*/
/*57159*/           OPC_CheckPatternPredicate, 27, // (Subtarget->isThumb())
/*57161*/           OPC_EmitMergeInputChains1_0,
/*57162*/           OPC_EmitInteger, MVT::i32, 14, 
/*57165*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57168*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tBL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                        MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                    // Src: (ARMcall (tglobaladdr:iPTR):$func) - Complexity = 6
                    // Dst: (tBL:i32 (tglobaladdr:i32):$func)
/*57177*/         0, /*End of Scope*/
/*57178*/       /*SwitchOpcode*/ 33, TARGET_VAL(ISD::TargetExternalSymbol),// ->57214
/*57181*/         OPC_MoveParent,
/*57182*/         OPC_Scope, 10, /*->57194*/ // 2 children in Scope
/*57184*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57186*/           OPC_EmitMergeInputChains1_0,
/*57187*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::BL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                        MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (ARMcall (texternalsym:iPTR):$func) - Complexity = 6
                    // Dst: (BL:i32 (texternalsym:i32):$func)
/*57194*/         /*Scope*/ 18, /*->57213*/
/*57195*/           OPC_CheckPatternPredicate, 27, // (Subtarget->isThumb())
/*57197*/           OPC_EmitMergeInputChains1_0,
/*57198*/           OPC_EmitInteger, MVT::i32, 14, 
/*57201*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57204*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tBL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                        MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                    // Src: (ARMcall (texternalsym:iPTR):$func) - Complexity = 6
                    // Dst: (tBL:i32 (texternalsym:i32):$func)
/*57213*/         0, /*End of Scope*/
/*57214*/       0, // EndSwitchOpcode
/*57215*/     /*Scope*/ 34, /*->57250*/
/*57216*/       OPC_CheckChild1Type, MVT::i32,
/*57218*/       OPC_Scope, 10, /*->57230*/ // 2 children in Scope
/*57220*/         OPC_CheckPatternPredicate, 42, // (Subtarget->hasV5TOps()) && (!Subtarget->isThumb())
/*57222*/         OPC_EmitMergeInputChains1_0,
/*57223*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::BLX), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall GPR:i32:$func) - Complexity = 3
                  // Dst: (BLX:i32 GPR:i32:$func)
/*57230*/       /*Scope*/ 18, /*->57249*/
/*57231*/         OPC_CheckPatternPredicate, 53, // (Subtarget->hasV5TOps()) && (Subtarget->isThumb())
/*57233*/         OPC_EmitMergeInputChains1_0,
/*57234*/         OPC_EmitInteger, MVT::i32, 14, 
/*57237*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57240*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tBLXr), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMcall GPR:i32:$func) - Complexity = 3
                  // Dst: (tBLXr:i32 GPR:i32:$func)
/*57249*/       0, /*End of Scope*/
/*57250*/     0, /*End of Scope*/
/*57251*/   /*SwitchOpcode*/ 50, TARGET_VAL(ARMISD::CALL_PRED),// ->57304
/*57254*/     OPC_RecordNode, // #0 = 'ARMcall_pred' chained node
/*57255*/     OPC_CaptureGlueInput,
/*57256*/     OPC_RecordChild1, // #1 = $func
/*57257*/     OPC_Scope, 23, /*->57282*/ // 2 children in Scope
/*57259*/       OPC_MoveChild1,
/*57260*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*57263*/       OPC_MoveParent,
/*57264*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57266*/       OPC_EmitMergeInputChains1_0,
/*57267*/       OPC_EmitInteger, MVT::i32, 14, 
/*57270*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57273*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::BL_pred), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMcall_pred (tglobaladdr:iPTR):$func) - Complexity = 6
                // Dst: (BL_pred:i32 (tglobaladdr:i32):$func)
/*57282*/     /*Scope*/ 20, /*->57303*/
/*57283*/       OPC_CheckChild1Type, MVT::i32,
/*57285*/       OPC_CheckPatternPredicate, 42, // (Subtarget->hasV5TOps()) && (!Subtarget->isThumb())
/*57287*/       OPC_EmitMergeInputChains1_0,
/*57288*/       OPC_EmitInteger, MVT::i32, 14, 
/*57291*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57294*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::BLX_pred), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMcall_pred GPR:i32:$func) - Complexity = 3
                // Dst: (BLX_pred:i32 GPR:i32:$func)
/*57303*/     0, /*End of Scope*/
/*57304*/   /*SwitchOpcode*/ 75, TARGET_VAL(ARMISD::CALL_NOLINK),// ->57382
/*57307*/     OPC_RecordNode, // #0 = 'ARMcall_nolink' chained node
/*57308*/     OPC_CaptureGlueInput,
/*57309*/     OPC_RecordChild1, // #1 = $func
/*57310*/     OPC_Scope, 31, /*->57343*/ // 2 children in Scope
/*57312*/       OPC_MoveChild1,
/*57313*/       OPC_SwitchOpcode /*2 cases */, 11, TARGET_VAL(ISD::TargetGlobalAddress),// ->57328
/*57317*/         OPC_MoveParent,
/*57318*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57320*/         OPC_EmitMergeInputChains1_0,
/*57321*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::BMOVPCB_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (BMOVPCB_CALL:i32 (tglobaladdr:i32):$func)
/*57328*/       /*SwitchOpcode*/ 11, TARGET_VAL(ISD::TargetExternalSymbol),// ->57342
/*57331*/         OPC_MoveParent,
/*57332*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57334*/         OPC_EmitMergeInputChains1_0,
/*57335*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::BMOVPCB_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (BMOVPCB_CALL:i32 (texternalsym:i32):$func)
/*57342*/       0, // EndSwitchOpcode
/*57343*/     /*Scope*/ 37, /*->57381*/
/*57344*/       OPC_CheckChild1Type, MVT::i32,
/*57346*/       OPC_Scope, 10, /*->57358*/ // 3 children in Scope
/*57348*/         OPC_CheckPatternPredicate, 54, // (Subtarget->hasV4TOps()) && (!Subtarget->isThumb())
/*57350*/         OPC_EmitMergeInputChains1_0,
/*57351*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::BX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
                  // Dst: (BX_CALL:i32 tGPR:i32:$func)
/*57358*/       /*Scope*/ 10, /*->57369*/
/*57359*/         OPC_CheckPatternPredicate, 55, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*57361*/         OPC_EmitMergeInputChains1_0,
/*57362*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::BMOVPCRX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
                  // Dst: (BMOVPCRX_CALL:i32 tGPR:i32:$func)
/*57369*/       /*Scope*/ 10, /*->57380*/
/*57370*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57372*/         OPC_EmitMergeInputChains1_0,
/*57373*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tBX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
                  // Dst: (tBX_CALL:i32 tGPR:i32:$func)
/*57380*/       0, /*End of Scope*/
/*57381*/     0, /*End of Scope*/
/*57382*/   /*SwitchOpcode*/ 23, TARGET_VAL(ARMISD::MEMCPY),// ->57408
/*57385*/     OPC_RecordNode, // #0 = 'ARMmemcopy' chained node
/*57386*/     OPC_CaptureGlueInput,
/*57387*/     OPC_RecordChild1, // #1 = $dst
/*57388*/     OPC_RecordChild2, // #2 = $src
/*57389*/     OPC_RecordChild3, // #3 = $nreg
/*57390*/     OPC_MoveChild3,
/*57391*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57394*/     OPC_MoveParent,
/*57395*/     OPC_EmitMergeInputChains1_0,
/*57396*/     OPC_EmitConvertToTarget, 3,
/*57398*/     OPC_MorphNodeTo2, TARGET_VAL(ARM::MEMCPY), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                  MVT::i32, MVT::i32, 3/*#Ops*/, 1, 2, 4, 
              // Src: (ARMmemcopy:i32:i32 GPR:i32:$dst, GPR:i32:$src, (imm:i32):$nreg) - Complexity = 6
              // Dst: (MEMCPY:i32:i32 GPR:i32:$dst, GPR:i32:$src, (imm:i32):$nreg)
/*57408*/   /*SwitchOpcode*/ 62|128,1/*190*/, TARGET_VAL(ARMISD::Wrapper),// ->57602
/*57412*/     OPC_RecordChild0, // #0 = $src
/*57413*/     OPC_MoveChild0,
/*57414*/     OPC_SwitchOpcode /*4 cases */, 45, TARGET_VAL(ISD::TargetGlobalAddress),// ->57463
/*57418*/       OPC_MoveParent,
/*57419*/       OPC_CheckType, MVT::i32,
/*57421*/       OPC_Scope, 9, /*->57432*/ // 4 children in Scope
/*57423*/         OPC_CheckPatternPredicate, 37, // (!Subtarget->useMovt(*MF)) && (!Subtarget->isThumb())
/*57425*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRLIT_ga_abs), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaladdr:i32):$src) - Complexity = 6
                  // Dst: (LDRLIT_ga_abs:i32 (tglobaladdr:i32):$src)
/*57432*/       /*Scope*/ 9, /*->57442*/
/*57433*/         OPC_CheckPatternPredicate, 38, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*57435*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVi32imm), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                  // Dst: (MOVi32imm:i32 (tglobaladdr:i32):$dst)
/*57442*/       /*Scope*/ 9, /*->57452*/
/*57443*/         OPC_CheckPatternPredicate, 56, // (!Subtarget->useMovt(*MF)) && (Subtarget->isThumb())
/*57445*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRLIT_ga_abs), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaladdr:i32):$src) - Complexity = 6
                  // Dst: (tLDRLIT_ga_abs:i32 (tglobaladdr:i32):$src)
/*57452*/       /*Scope*/ 9, /*->57462*/
/*57453*/         OPC_CheckPatternPredicate, 57, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*57455*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVi32imm), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                  // Dst: (t2MOVi32imm:i32 (tglobaladdr:i32):$dst)
/*57462*/       0, /*End of Scope*/
/*57463*/     /*SwitchOpcode*/ 45, TARGET_VAL(ISD::TargetGlobalTLSAddress),// ->57511
/*57466*/       OPC_MoveParent,
/*57467*/       OPC_CheckType, MVT::i32,
/*57469*/       OPC_Scope, 9, /*->57480*/ // 4 children in Scope
/*57471*/         OPC_CheckPatternPredicate, 38, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*57473*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVi32imm), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaltlsaddr:i32):$dst) - Complexity = 6
                  // Dst: (MOVi32imm:i32 (tglobaltlsaddr:i32):$dst)
/*57480*/       /*Scope*/ 9, /*->57490*/
/*57481*/         OPC_CheckPatternPredicate, 37, // (!Subtarget->useMovt(*MF)) && (!Subtarget->isThumb())
/*57483*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRLIT_ga_abs), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaltlsaddr:i32):$src) - Complexity = 6
                  // Dst: (LDRLIT_ga_abs:i32 (tglobaltlsaddr:i32):$src)
/*57490*/       /*Scope*/ 9, /*->57500*/
/*57491*/         OPC_CheckPatternPredicate, 56, // (!Subtarget->useMovt(*MF)) && (Subtarget->isThumb())
/*57493*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRLIT_ga_abs), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaltlsaddr:i32):$addr) - Complexity = 6
                  // Dst: (tLDRLIT_ga_abs:i32 (tglobaltlsaddr:i32):$addr)
/*57500*/       /*Scope*/ 9, /*->57510*/
/*57501*/         OPC_CheckPatternPredicate, 58, // (Subtarget->isThumb2()) && (Subtarget->useMovt(*MF))
/*57503*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVi32imm), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaltlsaddr:i32):$dst) - Complexity = 6
                  // Dst: (t2MOVi32imm:i32 (tglobaltlsaddr:i32):$dst)
/*57510*/       0, /*End of Scope*/
/*57511*/     /*SwitchOpcode*/ 59, TARGET_VAL(ISD::TargetConstantPool),// ->57573
/*57514*/       OPC_MoveParent,
/*57515*/       OPC_CheckType, MVT::i32,
/*57517*/       OPC_Scope, 17, /*->57536*/ // 3 children in Scope
/*57519*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57521*/         OPC_EmitInteger, MVT::i32, 14, 
/*57524*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57527*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LEApcrel), 0,
                      MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                  // Dst: (LEApcrel:i32 (tconstpool:i32):$dst)
/*57536*/       /*Scope*/ 17, /*->57554*/
/*57537*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57539*/         OPC_EmitInteger, MVT::i32, 14, 
/*57542*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57545*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLEApcrel), 0,
                      MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                  // Dst: (tLEApcrel:i32 (tconstpool:i32):$dst)
/*57554*/       /*Scope*/ 17, /*->57572*/
/*57555*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*57557*/         OPC_EmitInteger, MVT::i32, 14, 
/*57560*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57563*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LEApcrel), 0,
                      MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                  // Dst: (t2LEApcrel:i32 (tconstpool:i32):$dst)
/*57572*/       0, /*End of Scope*/
/*57573*/     /*SwitchOpcode*/ 25, TARGET_VAL(ISD::TargetExternalSymbol),// ->57601
/*57576*/       OPC_MoveParent,
/*57577*/       OPC_CheckType, MVT::i32,
/*57579*/       OPC_Scope, 9, /*->57590*/ // 2 children in Scope
/*57581*/         OPC_CheckPatternPredicate, 38, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*57583*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVi32imm), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (texternalsym:i32):$dst) - Complexity = 6
                  // Dst: (MOVi32imm:i32 (texternalsym:i32):$dst)
/*57590*/       /*Scope*/ 9, /*->57600*/
/*57591*/         OPC_CheckPatternPredicate, 57, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*57593*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVi32imm), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (texternalsym:i32):$dst) - Complexity = 6
                  // Dst: (t2MOVi32imm:i32 (texternalsym:i32):$dst)
/*57600*/       0, /*End of Scope*/
/*57601*/     0, // EndSwitchOpcode
/*57602*/   /*SwitchOpcode*/ 100, TARGET_VAL(ARMISD::WrapperPIC),// ->57705
/*57605*/     OPC_RecordChild0, // #0 = $addr
/*57606*/     OPC_MoveChild0,
/*57607*/     OPC_SwitchOpcode /*2 cases */, 45, TARGET_VAL(ISD::TargetGlobalAddress),// ->57656
/*57611*/       OPC_MoveParent,
/*57612*/       OPC_CheckType, MVT::i32,
/*57614*/       OPC_Scope, 9, /*->57625*/ // 4 children in Scope
/*57616*/         OPC_CheckPatternPredicate, 38, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*57618*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOV_ga_pcrel), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
                  // Dst: (MOV_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*57625*/       /*Scope*/ 9, /*->57635*/
/*57626*/         OPC_CheckPatternPredicate, 37, // (!Subtarget->useMovt(*MF)) && (!Subtarget->isThumb())
/*57628*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRLIT_ga_pcrel), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
                  // Dst: (LDRLIT_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*57635*/       /*Scope*/ 9, /*->57645*/
/*57636*/         OPC_CheckPatternPredicate, 56, // (!Subtarget->useMovt(*MF)) && (Subtarget->isThumb())
/*57638*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRLIT_ga_pcrel), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
                  // Dst: (tLDRLIT_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*57645*/       /*Scope*/ 9, /*->57655*/
/*57646*/         OPC_CheckPatternPredicate, 57, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*57648*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOV_ga_pcrel), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
                  // Dst: (t2MOV_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*57655*/       0, /*End of Scope*/
/*57656*/     /*SwitchOpcode*/ 45, TARGET_VAL(ISD::TargetGlobalTLSAddress),// ->57704
/*57659*/       OPC_MoveParent,
/*57660*/       OPC_CheckType, MVT::i32,
/*57662*/       OPC_Scope, 9, /*->57673*/ // 4 children in Scope
/*57664*/         OPC_CheckPatternPredicate, 38, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*57666*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOV_ga_pcrel), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapperPIC:i32 (tglobaltlsaddr:i32):$addr) - Complexity = 6
                  // Dst: (MOV_ga_pcrel:i32 (tglobaltlsaddr:i32):$addr)
/*57673*/       /*Scope*/ 9, /*->57683*/
/*57674*/         OPC_CheckPatternPredicate, 37, // (!Subtarget->useMovt(*MF)) && (!Subtarget->isThumb())
/*57676*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRLIT_ga_pcrel), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapperPIC:i32 (tglobaltlsaddr:i32):$addr) - Complexity = 6
                  // Dst: (LDRLIT_ga_pcrel:i32 (tglobaltlsaddr:i32):$addr)
/*57683*/       /*Scope*/ 9, /*->57693*/
/*57684*/         OPC_CheckPatternPredicate, 56, // (!Subtarget->useMovt(*MF)) && (Subtarget->isThumb())
/*57686*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRLIT_ga_pcrel), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapperPIC:i32 (tglobaltlsaddr:i32):$addr) - Complexity = 6
                  // Dst: (tLDRLIT_ga_pcrel:i32 (tglobaltlsaddr:i32):$addr)
/*57693*/       /*Scope*/ 9, /*->57703*/
/*57694*/         OPC_CheckPatternPredicate, 58, // (Subtarget->isThumb2()) && (Subtarget->useMovt(*MF))
/*57696*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOV_ga_pcrel), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapperPIC:i32 (tglobaltlsaddr:i32):$dst) - Complexity = 6
                  // Dst: (t2MOV_ga_pcrel:i32 (tglobaltlsaddr:i32):$dst)
/*57703*/       0, /*End of Scope*/
/*57704*/     0, // EndSwitchOpcode
/*57705*/   /*SwitchOpcode*/ 64, TARGET_VAL(ARMISD::WrapperJT),// ->57772
/*57708*/     OPC_RecordChild0, // #0 = $dst
/*57709*/     OPC_MoveChild0,
/*57710*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*57713*/     OPC_MoveParent,
/*57714*/     OPC_CheckType, MVT::i32,
/*57716*/     OPC_Scope, 17, /*->57735*/ // 3 children in Scope
/*57718*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57720*/       OPC_EmitInteger, MVT::i32, 14, 
/*57723*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57726*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::LEApcrelJT), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst) - Complexity = 6
                // Dst: (LEApcrelJT:i32 (tjumptable:i32):$dst)
/*57735*/     /*Scope*/ 17, /*->57753*/
/*57736*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57738*/       OPC_EmitInteger, MVT::i32, 14, 
/*57741*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57744*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tLEApcrelJT), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst) - Complexity = 6
                // Dst: (tLEApcrelJT:i32 (tjumptable:i32):$dst)
/*57753*/     /*Scope*/ 17, /*->57771*/
/*57754*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*57756*/       OPC_EmitInteger, MVT::i32, 14, 
/*57759*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57762*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LEApcrelJT), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst) - Complexity = 6
                // Dst: (t2LEApcrelJT:i32 (tjumptable:i32):$dst)
/*57771*/     0, /*End of Scope*/
/*57772*/   /*SwitchOpcode*/ 45, TARGET_VAL(ARMISD::TC_RETURN),// ->57820
/*57775*/     OPC_RecordNode, // #0 = 'ARMtcret' chained node
/*57776*/     OPC_CaptureGlueInput,
/*57777*/     OPC_RecordChild1, // #1 = $dst
/*57778*/     OPC_Scope, 29, /*->57809*/ // 2 children in Scope
/*57780*/       OPC_MoveChild1,
/*57781*/       OPC_SwitchOpcode /*2 cases */, 10, TARGET_VAL(ISD::TargetGlobalAddress),// ->57795
/*57785*/         OPC_CheckType, MVT::i32,
/*57787*/         OPC_MoveParent,
/*57788*/         OPC_EmitMergeInputChains1_0,
/*57789*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::TCRETURNdi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                      1/*#Ops*/, 1, 
                  // Src: (ARMtcret (tglobaladdr:i32):$dst) - Complexity = 6
                  // Dst: (TCRETURNdi (texternalsym:i32):$dst)
/*57795*/       /*SwitchOpcode*/ 10, TARGET_VAL(ISD::TargetExternalSymbol),// ->57808
/*57798*/         OPC_CheckType, MVT::i32,
/*57800*/         OPC_MoveParent,
/*57801*/         OPC_EmitMergeInputChains1_0,
/*57802*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::TCRETURNdi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                      1/*#Ops*/, 1, 
                  // Src: (ARMtcret (texternalsym:i32):$dst) - Complexity = 6
                  // Dst: (TCRETURNdi (texternalsym:i32):$dst)
/*57808*/       0, // EndSwitchOpcode
/*57809*/     /*Scope*/ 9, /*->57819*/
/*57810*/       OPC_CheckChild1Type, MVT::i32,
/*57812*/       OPC_EmitMergeInputChains1_0,
/*57813*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::TCRETURNri), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                    1/*#Ops*/, 1, 
                // Src: (ARMtcret tcGPR:i32:$dst) - Complexity = 3
                // Dst: (TCRETURNri tcGPR:i32:$dst)
/*57819*/     0, /*End of Scope*/
/*57820*/   /*SwitchOpcode*/ 22, TARGET_VAL(ARMISD::BR2_JT),// ->57845
/*57823*/     OPC_RecordNode, // #0 = 'ARMbr2jt' chained node
/*57824*/     OPC_RecordChild1, // #1 = $target
/*57825*/     OPC_CheckChild1Type, MVT::i32,
/*57827*/     OPC_RecordChild2, // #2 = $index
/*57828*/     OPC_RecordChild3, // #3 = $jt
/*57829*/     OPC_MoveChild3,
/*57830*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*57833*/     OPC_MoveParent,
/*57834*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*57836*/     OPC_EmitMergeInputChains1_0,
/*57837*/     OPC_MorphNodeTo0, TARGET_VAL(ARM::t2BR_JT), 0|OPFL_Chain,
                  3/*#Ops*/, 1, 2, 3, 
              // Src: (ARMbr2jt GPR:i32:$target, GPR:i32:$index, (tjumptable:i32):$jt) - Complexity = 6
              // Dst: (t2BR_JT GPR:i32:$target, GPR:i32:$index, (tjumptable:i32):$jt)
/*57845*/   /*SwitchOpcode*/ 19|128,1/*147*/, TARGET_VAL(ARMISD::VGETLANEs),// ->57996
/*57849*/     OPC_RecordChild0, // #0 = $V
/*57850*/     OPC_Scope, 28, /*->57880*/ // 4 children in Scope
/*57852*/       OPC_CheckChild0Type, MVT::v8i8,
/*57854*/       OPC_RecordChild1, // #1 = $lane
/*57855*/       OPC_MoveChild1,
/*57856*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57859*/       OPC_MoveParent,
/*57860*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*57862*/       OPC_EmitConvertToTarget, 1,
/*57864*/       OPC_EmitInteger, MVT::i32, 14, 
/*57867*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57870*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VGETLNs8), 0,
                    MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvgetlanes:i32 DPR:v8i8:$V, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNs8:i32 DPR:v8i8:$V, (imm:i32):$lane)
/*57880*/     /*Scope*/ 28, /*->57909*/
/*57881*/       OPC_CheckChild0Type, MVT::v4i16,
/*57883*/       OPC_RecordChild1, // #1 = $lane
/*57884*/       OPC_MoveChild1,
/*57885*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57888*/       OPC_MoveParent,
/*57889*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*57891*/       OPC_EmitConvertToTarget, 1,
/*57893*/       OPC_EmitInteger, MVT::i32, 14, 
/*57896*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57899*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VGETLNs16), 0,
                    MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvgetlanes:i32 DPR:v4i16:$V, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNs16:i32 DPR:v4i16:$V, (imm:i32):$lane)
/*57909*/     /*Scope*/ 42, /*->57952*/
/*57910*/       OPC_CheckChild0Type, MVT::v16i8,
/*57912*/       OPC_RecordChild1, // #1 = $lane
/*57913*/       OPC_MoveChild1,
/*57914*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57917*/       OPC_MoveParent,
/*57918*/       OPC_EmitConvertToTarget, 1,
/*57920*/       OPC_EmitNodeXForm, 14, 2, // DSubReg_i8_reg
/*57923*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4
/*57931*/       OPC_EmitConvertToTarget, 1,
/*57933*/       OPC_EmitNodeXForm, 15, 5, // SubReg_i8_lane
/*57936*/       OPC_EmitInteger, MVT::i32, 14, 
/*57939*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57942*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VGETLNs8), 0,
                    MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvgetlanes:i32 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNs8:i32 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*57952*/     /*Scope*/ 42, /*->57995*/
/*57953*/       OPC_CheckChild0Type, MVT::v8i16,
/*57955*/       OPC_RecordChild1, // #1 = $lane
/*57956*/       OPC_MoveChild1,
/*57957*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57960*/       OPC_MoveParent,
/*57961*/       OPC_EmitConvertToTarget, 1,
/*57963*/       OPC_EmitNodeXForm, 3, 2, // DSubReg_i16_reg
/*57966*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4
/*57974*/       OPC_EmitConvertToTarget, 1,
/*57976*/       OPC_EmitNodeXForm, 4, 5, // SubReg_i16_lane
/*57979*/       OPC_EmitInteger, MVT::i32, 14, 
/*57982*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57985*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VGETLNs16), 0,
                    MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvgetlanes:i32 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNs16:i32 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*57995*/     0, /*End of Scope*/
/*57996*/   /*SwitchOpcode*/ 19|128,1/*147*/, TARGET_VAL(ARMISD::VGETLANEu),// ->58147
/*58000*/     OPC_RecordChild0, // #0 = $V
/*58001*/     OPC_Scope, 28, /*->58031*/ // 4 children in Scope
/*58003*/       OPC_CheckChild0Type, MVT::v8i8,
/*58005*/       OPC_RecordChild1, // #1 = $lane
/*58006*/       OPC_MoveChild1,
/*58007*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58010*/       OPC_MoveParent,
/*58011*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*58013*/       OPC_EmitConvertToTarget, 1,
/*58015*/       OPC_EmitInteger, MVT::i32, 14, 
/*58018*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58021*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VGETLNu8), 0,
                    MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvgetlaneu:i32 DPR:v8i8:$V, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNu8:i32 DPR:v8i8:$V, (imm:i32):$lane)
/*58031*/     /*Scope*/ 28, /*->58060*/
/*58032*/       OPC_CheckChild0Type, MVT::v4i16,
/*58034*/       OPC_RecordChild1, // #1 = $lane
/*58035*/       OPC_MoveChild1,
/*58036*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58039*/       OPC_MoveParent,
/*58040*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*58042*/       OPC_EmitConvertToTarget, 1,
/*58044*/       OPC_EmitInteger, MVT::i32, 14, 
/*58047*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58050*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VGETLNu16), 0,
                    MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvgetlaneu:i32 DPR:v4i16:$V, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNu16:i32 DPR:v4i16:$V, (imm:i32):$lane)
/*58060*/     /*Scope*/ 42, /*->58103*/
/*58061*/       OPC_CheckChild0Type, MVT::v16i8,
/*58063*/       OPC_RecordChild1, // #1 = $lane
/*58064*/       OPC_MoveChild1,
/*58065*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58068*/       OPC_MoveParent,
/*58069*/       OPC_EmitConvertToTarget, 1,
/*58071*/       OPC_EmitNodeXForm, 14, 2, // DSubReg_i8_reg
/*58074*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4
/*58082*/       OPC_EmitConvertToTarget, 1,
/*58084*/       OPC_EmitNodeXForm, 15, 5, // SubReg_i8_lane
/*58087*/       OPC_EmitInteger, MVT::i32, 14, 
/*58090*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58093*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VGETLNu8), 0,
                    MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNu8:i32 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*58103*/     /*Scope*/ 42, /*->58146*/
/*58104*/       OPC_CheckChild0Type, MVT::v8i16,
/*58106*/       OPC_RecordChild1, // #1 = $lane
/*58107*/       OPC_MoveChild1,
/*58108*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58111*/       OPC_MoveParent,
/*58112*/       OPC_EmitConvertToTarget, 1,
/*58114*/       OPC_EmitNodeXForm, 3, 2, // DSubReg_i16_reg
/*58117*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4
/*58125*/       OPC_EmitConvertToTarget, 1,
/*58127*/       OPC_EmitNodeXForm, 4, 5, // SubReg_i16_lane
/*58130*/       OPC_EmitInteger, MVT::i32, 14, 
/*58133*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58136*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VGETLNu16), 0,
                    MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNu16:i32 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*58146*/     0, /*End of Scope*/
/*58147*/   /*SwitchOpcode*/ 105|128,1/*233*/, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->58384
/*58151*/     OPC_RecordChild0, // #0 = $V
/*58152*/     OPC_Scope, 60, /*->58214*/ // 5 children in Scope
/*58154*/       OPC_CheckChild0Type, MVT::v2i32,
/*58156*/       OPC_RecordChild1, // #1 = $lane
/*58157*/       OPC_MoveChild1,
/*58158*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58161*/       OPC_MoveParent,
/*58162*/       OPC_CheckType, MVT::i32,
/*58164*/       OPC_Scope, 20, /*->58186*/ // 2 children in Scope
/*58166*/         OPC_CheckPatternPredicate, 59, // (!Subtarget->hasSlowVGETLNi32()) && (Subtarget->hasVFP2())
/*58168*/         OPC_EmitConvertToTarget, 1,
/*58170*/         OPC_EmitInteger, MVT::i32, 14, 
/*58173*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58176*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VGETLNi32), 0,
                      MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (extractelt:i32 DPR:v2i32:$V, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (VGETLNi32:i32 DPR:v2i32:$V, (imm:i32):$lane)
/*58186*/       /*Scope*/ 26, /*->58213*/
/*58187*/         OPC_CheckPatternPredicate, 60, // (Subtarget->hasNEON()) && (Subtarget->hasSlowVGETLNi32())
/*58189*/         OPC_EmitConvertToTarget, 1,
/*58191*/         OPC_EmitNodeXForm, 16, 2, // SSubReg_f32_reg
/*58194*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*58202*/         OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*58205*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::i32, 2/*#Ops*/, 4, 5, 
                  // Src: (extractelt:i32 DPR:v2i32:$src, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (COPY_TO_REGCLASS:i32 (EXTRACT_SUBREG:i32 DPR:v2i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)), GPR:i32)
/*58213*/       0, /*End of Scope*/
/*58214*/     /*Scope*/ 76, /*->58291*/
/*58215*/       OPC_CheckChild0Type, MVT::v4i32,
/*58217*/       OPC_RecordChild1, // #1 = $lane
/*58218*/       OPC_MoveChild1,
/*58219*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58222*/       OPC_MoveParent,
/*58223*/       OPC_CheckType, MVT::i32,
/*58225*/       OPC_Scope, 36, /*->58263*/ // 2 children in Scope
/*58227*/         OPC_CheckPatternPredicate, 61, // (!Subtarget->hasSlowVGETLNi32()) && (Subtarget->hasNEON())
/*58229*/         OPC_EmitConvertToTarget, 1,
/*58231*/         OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*58234*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v2i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*58242*/         OPC_EmitConvertToTarget, 1,
/*58244*/         OPC_EmitNodeXForm, 6, 5, // SubReg_i32_lane
/*58247*/         OPC_EmitInteger, MVT::i32, 14, 
/*58250*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58253*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VGETLNi32), 0,
                      MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                  // Src: (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (VGETLNi32:i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:iPTR):$lane)), (SubReg_i32_lane:i32 (imm:iPTR):$lane))
/*58263*/       /*Scope*/ 26, /*->58290*/
/*58264*/         OPC_CheckPatternPredicate, 60, // (Subtarget->hasNEON()) && (Subtarget->hasSlowVGETLNi32())
/*58266*/         OPC_EmitConvertToTarget, 1,
/*58268*/         OPC_EmitNodeXForm, 16, 2, // SSubReg_f32_reg
/*58271*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*58279*/         OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*58282*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::i32, 2/*#Ops*/, 4, 5, 
                  // Src: (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (COPY_TO_REGCLASS:i32 (EXTRACT_SUBREG:i32 QPR:v4i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)), GPR:i32)
/*58290*/       0, /*End of Scope*/
/*58291*/     /*Scope*/ 21, /*->58313*/
/*58292*/       OPC_RecordChild1, // #1 = $src2
/*58293*/       OPC_MoveChild1,
/*58294*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58297*/       OPC_MoveParent,
/*58298*/       OPC_CheckType, MVT::f64,
/*58300*/       OPC_EmitConvertToTarget, 1,
/*58302*/       OPC_EmitNodeXForm, 17, 2, // DSubReg_f64_reg
/*58305*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::f64, 2/*#Ops*/, 0, 3, 
                // Src: (extractelt:f64 QPR:v2f64:$src1, (imm:iPTR):$src2) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:f64 QPR:v2f64:$src1, (DSubReg_f64_reg:i32 (imm:iPTR):$src2))
/*58313*/     /*Scope*/ 34, /*->58348*/
/*58314*/       OPC_CheckChild0Type, MVT::v2f32,
/*58316*/       OPC_RecordChild1, // #1 = $src2
/*58317*/       OPC_MoveChild1,
/*58318*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58321*/       OPC_MoveParent,
/*58322*/       OPC_CheckType, MVT::f32,
/*58324*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*58327*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::v2f32, 2/*#Ops*/, 0, 2,  // Results = #3
/*58335*/       OPC_EmitConvertToTarget, 1,
/*58337*/       OPC_EmitNodeXForm, 16, 4, // SSubReg_f32_reg
/*58340*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::f32, 2/*#Ops*/, 3, 5, 
                // Src: (extractelt:f32 DPR:v2f32:$src1, (imm:iPTR):$src2) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 DPR:v2f32:$src1, DPR_VFP2:i32), (SSubReg_f32_reg:i32 (imm:iPTR):$src2))
/*58348*/     /*Scope*/ 34, /*->58383*/
/*58349*/       OPC_CheckChild0Type, MVT::v4f32,
/*58351*/       OPC_RecordChild1, // #1 = $src2
/*58352*/       OPC_MoveChild1,
/*58353*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58356*/       OPC_MoveParent,
/*58357*/       OPC_CheckType, MVT::f32,
/*58359*/       OPC_EmitInteger, MVT::i32, ARM::QPR_VFP2RegClassID,
/*58362*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::v4f32, 2/*#Ops*/, 0, 2,  // Results = #3
/*58370*/       OPC_EmitConvertToTarget, 1,
/*58372*/       OPC_EmitNodeXForm, 16, 4, // SSubReg_f32_reg
/*58375*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::f32, 2/*#Ops*/, 3, 5, 
                // Src: (extractelt:f32 QPR:v4f32:$src1, (imm:iPTR):$src2) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v4f32 QPR:v4f32:$src1, QPR_VFP2:i32), (SSubReg_f32_reg:i32 (imm:iPTR):$src2))
/*58383*/     0, /*End of Scope*/
/*58384*/   /*SwitchOpcode*/ 124|128,2/*380*/, TARGET_VAL(ISD::FP_TO_SINT),// ->58768
/*58388*/     OPC_Scope, 43|128,1/*171*/, /*->58562*/ // 2 children in Scope
/*58391*/       OPC_MoveChild0,
/*58392*/       OPC_SwitchOpcode /*3 cases */, 53, TARGET_VAL(ISD::FROUND),// ->58449
/*58396*/         OPC_RecordChild0, // #0 = $a
/*58397*/         OPC_SwitchType /*2 cases */, 23, MVT::f32,// ->58423
/*58400*/           OPC_MoveParent,
/*58401*/           OPC_CheckType, MVT::i32,
/*58403*/           OPC_CheckPatternPredicate, 35, // (Subtarget->hasFPARMv8())
/*58405*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTASS), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*58412*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*58415*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_sint:i32 (frnd:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTASS:f32 SPR:f32:$a), GPR:i32)
/*58423*/         /*SwitchType*/ 23, MVT::f64,// ->58448
/*58425*/           OPC_MoveParent,
/*58426*/           OPC_CheckType, MVT::i32,
/*58428*/           OPC_CheckPatternPredicate, 36, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*58430*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTASD), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*58437*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*58440*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_sint:i32 (frnd:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTASD:f32 DPR:f64:$a), GPR:i32)
/*58448*/         0, // EndSwitchType
/*58449*/       /*SwitchOpcode*/ 53, TARGET_VAL(ISD::FCEIL),// ->58505
/*58452*/         OPC_RecordChild0, // #0 = $a
/*58453*/         OPC_SwitchType /*2 cases */, 23, MVT::f32,// ->58479
/*58456*/           OPC_MoveParent,
/*58457*/           OPC_CheckType, MVT::i32,
/*58459*/           OPC_CheckPatternPredicate, 35, // (Subtarget->hasFPARMv8())
/*58461*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTPSS), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*58468*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*58471*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_sint:i32 (fceil:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTPSS:f32 SPR:f32:$a), GPR:i32)
/*58479*/         /*SwitchType*/ 23, MVT::f64,// ->58504
/*58481*/           OPC_MoveParent,
/*58482*/           OPC_CheckType, MVT::i32,
/*58484*/           OPC_CheckPatternPredicate, 36, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*58486*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTPSD), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*58493*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*58496*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_sint:i32 (fceil:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTPSD:f32 DPR:f64:$a), GPR:i32)
/*58504*/         0, // EndSwitchType
/*58505*/       /*SwitchOpcode*/ 53, TARGET_VAL(ISD::FFLOOR),// ->58561
/*58508*/         OPC_RecordChild0, // #0 = $a
/*58509*/         OPC_SwitchType /*2 cases */, 23, MVT::f32,// ->58535
/*58512*/           OPC_MoveParent,
/*58513*/           OPC_CheckType, MVT::i32,
/*58515*/           OPC_CheckPatternPredicate, 35, // (Subtarget->hasFPARMv8())
/*58517*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTMSS), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*58524*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*58527*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_sint:i32 (ffloor:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTMSS:f32 SPR:f32:$a), GPR:i32)
/*58535*/         /*SwitchType*/ 23, MVT::f64,// ->58560
/*58537*/           OPC_MoveParent,
/*58538*/           OPC_CheckType, MVT::i32,
/*58540*/           OPC_CheckPatternPredicate, 36, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*58542*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTMSD), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*58549*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*58552*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_sint:i32 (ffloor:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTMSD:f32 DPR:f64:$a), GPR:i32)
/*58560*/         0, // EndSwitchType
/*58561*/       0, // EndSwitchOpcode
/*58562*/     /*Scope*/ 75|128,1/*203*/, /*->58767*/
/*58564*/       OPC_RecordChild0, // #0 = $a
/*58565*/       OPC_SwitchType /*5 cases */, 114, MVT::i32,// ->58682
/*58568*/         OPC_Scope, 30, /*->58600*/ // 2 children in Scope
/*58570*/           OPC_CheckChild0Type, MVT::f64,
/*58572*/           OPC_CheckPatternPredicate, 18, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*58574*/           OPC_EmitInteger, MVT::i32, 14, 
/*58577*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58580*/           OPC_EmitNode1, TARGET_VAL(ARM::VTOSIZD), 0,
                        MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*58589*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*58592*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 3, 4, 
                    // Src: (fp_to_sint:i32 DPR:f64:$a) - Complexity = 3
                    // Dst: (COPY_TO_REGCLASS:i32 (VTOSIZD:f32 DPR:f64:$a), GPR:i32)
/*58600*/         /*Scope*/ 80, /*->58681*/
/*58601*/           OPC_CheckChild0Type, MVT::f32,
/*58603*/           OPC_Scope, 28, /*->58633*/ // 2 children in Scope
/*58605*/             OPC_CheckPatternPredicate, 19, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*58607*/             OPC_EmitInteger, MVT::i32, 14, 
/*58610*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58613*/             OPC_EmitNode1, TARGET_VAL(ARM::VTOSIZS), 0,
                          MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*58622*/             OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*58625*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::i32, 2/*#Ops*/, 3, 4, 
                      // Src: (fp_to_sint:i32 SPR:f32:$a) - Complexity = 3
                      // Dst: (COPY_TO_REGCLASS:i32 (VTOSIZS:f32 SPR:f32:$a), GPR:i32)
/*58633*/           /*Scope*/ 46, /*->58680*/
/*58634*/             OPC_CheckPatternPredicate, 62, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*58636*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*58642*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*58645*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          MVT::v2f32, 3/*#Ops*/, 1, 0, 2,  // Results = #3
/*58654*/             OPC_EmitInteger, MVT::i32, 14, 
/*58657*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58660*/             OPC_EmitNode1, TARGET_VAL(ARM::VCVTf2sd), 0,
                          MVT::v2f32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*58669*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*58672*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 6, 7, 
                      // Src: (fp_to_sint:i32 SPR:f32:$a) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:i32 (VCVTf2sd:v2f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$a, ssub_0:i32)), ssub_0:i32)
/*58680*/           0, /*End of Scope*/
/*58681*/         0, /*End of Scope*/
/*58682*/       /*SwitchType*/ 19, MVT::v2i32,// ->58703
/*58684*/         OPC_CheckChild0Type, MVT::v2f32,
/*58686*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*58688*/         OPC_EmitInteger, MVT::i32, 14, 
/*58691*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58694*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTf2sd), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_sint:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCVTf2sd:v2i32 DPR:v2f32:$Vm)
/*58703*/       /*SwitchType*/ 19, MVT::v4i32,// ->58724
/*58705*/         OPC_CheckChild0Type, MVT::v4f32,
/*58707*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*58709*/         OPC_EmitInteger, MVT::i32, 14, 
/*58712*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58715*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTf2sq), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_sint:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCVTf2sq:v4i32 QPR:v4f32:$Vm)
/*58724*/       /*SwitchType*/ 19, MVT::v4i16,// ->58745
/*58726*/         OPC_CheckChild0Type, MVT::v4f16,
/*58728*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*58730*/         OPC_EmitInteger, MVT::i32, 14, 
/*58733*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58736*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTh2sd), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_sint:v4i16 DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCVTh2sd:v4i16 DPR:v4f16:$Vm)
/*58745*/       /*SwitchType*/ 19, MVT::v8i16,// ->58766
/*58747*/         OPC_CheckChild0Type, MVT::v8f16,
/*58749*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*58751*/         OPC_EmitInteger, MVT::i32, 14, 
/*58754*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58757*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTh2sq), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_sint:v8i16 QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCVTh2sq:v8i16 QPR:v8f16:$Vm)
/*58766*/       0, // EndSwitchType
/*58767*/     0, /*End of Scope*/
/*58768*/   /*SwitchOpcode*/ 124|128,2/*380*/, TARGET_VAL(ISD::FP_TO_UINT),// ->59152
/*58772*/     OPC_Scope, 43|128,1/*171*/, /*->58946*/ // 2 children in Scope
/*58775*/       OPC_MoveChild0,
/*58776*/       OPC_SwitchOpcode /*3 cases */, 53, TARGET_VAL(ISD::FROUND),// ->58833
/*58780*/         OPC_RecordChild0, // #0 = $a
/*58781*/         OPC_SwitchType /*2 cases */, 23, MVT::f32,// ->58807
/*58784*/           OPC_MoveParent,
/*58785*/           OPC_CheckType, MVT::i32,
/*58787*/           OPC_CheckPatternPredicate, 35, // (Subtarget->hasFPARMv8())
/*58789*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTAUS), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*58796*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*58799*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_uint:i32 (frnd:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTAUS:f32 SPR:f32:$a), GPR:i32)
/*58807*/         /*SwitchType*/ 23, MVT::f64,// ->58832
/*58809*/           OPC_MoveParent,
/*58810*/           OPC_CheckType, MVT::i32,
/*58812*/           OPC_CheckPatternPredicate, 36, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*58814*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTAUD), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*58821*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*58824*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_uint:i32 (frnd:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTAUD:f32 DPR:f64:$a), GPR:i32)
/*58832*/         0, // EndSwitchType
/*58833*/       /*SwitchOpcode*/ 53, TARGET_VAL(ISD::FCEIL),// ->58889
/*58836*/         OPC_RecordChild0, // #0 = $a
/*58837*/         OPC_SwitchType /*2 cases */, 23, MVT::f32,// ->58863
/*58840*/           OPC_MoveParent,
/*58841*/           OPC_CheckType, MVT::i32,
/*58843*/           OPC_CheckPatternPredicate, 35, // (Subtarget->hasFPARMv8())
/*58845*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTPUS), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*58852*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*58855*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_uint:i32 (fceil:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTPUS:f32 SPR:f32:$a), GPR:i32)
/*58863*/         /*SwitchType*/ 23, MVT::f64,// ->58888
/*58865*/           OPC_MoveParent,
/*58866*/           OPC_CheckType, MVT::i32,
/*58868*/           OPC_CheckPatternPredicate, 36, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*58870*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTPUD), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*58877*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*58880*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_uint:i32 (fceil:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTPUD:f32 DPR:f64:$a), GPR:i32)
/*58888*/         0, // EndSwitchType
/*58889*/       /*SwitchOpcode*/ 53, TARGET_VAL(ISD::FFLOOR),// ->58945
/*58892*/         OPC_RecordChild0, // #0 = $a
/*58893*/         OPC_SwitchType /*2 cases */, 23, MVT::f32,// ->58919
/*58896*/           OPC_MoveParent,
/*58897*/           OPC_CheckType, MVT::i32,
/*58899*/           OPC_CheckPatternPredicate, 35, // (Subtarget->hasFPARMv8())
/*58901*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTMUS), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*58908*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*58911*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_uint:i32 (ffloor:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTMUS:f32 SPR:f32:$a), GPR:i32)
/*58919*/         /*SwitchType*/ 23, MVT::f64,// ->58944
/*58921*/           OPC_MoveParent,
/*58922*/           OPC_CheckType, MVT::i32,
/*58924*/           OPC_CheckPatternPredicate, 36, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*58926*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTMUD), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*58933*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*58936*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_uint:i32 (ffloor:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTMUD:f32 DPR:f64:$a), GPR:i32)
/*58944*/         0, // EndSwitchType
/*58945*/       0, // EndSwitchOpcode
/*58946*/     /*Scope*/ 75|128,1/*203*/, /*->59151*/
/*58948*/       OPC_RecordChild0, // #0 = $a
/*58949*/       OPC_SwitchType /*5 cases */, 114, MVT::i32,// ->59066
/*58952*/         OPC_Scope, 30, /*->58984*/ // 2 children in Scope
/*58954*/           OPC_CheckChild0Type, MVT::f64,
/*58956*/           OPC_CheckPatternPredicate, 18, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*58958*/           OPC_EmitInteger, MVT::i32, 14, 
/*58961*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58964*/           OPC_EmitNode1, TARGET_VAL(ARM::VTOUIZD), 0,
                        MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*58973*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*58976*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 3, 4, 
                    // Src: (fp_to_uint:i32 DPR:f64:$a) - Complexity = 3
                    // Dst: (COPY_TO_REGCLASS:i32 (VTOUIZD:f32 DPR:f64:$a), GPR:i32)
/*58984*/         /*Scope*/ 80, /*->59065*/
/*58985*/           OPC_CheckChild0Type, MVT::f32,
/*58987*/           OPC_Scope, 28, /*->59017*/ // 2 children in Scope
/*58989*/             OPC_CheckPatternPredicate, 19, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*58991*/             OPC_EmitInteger, MVT::i32, 14, 
/*58994*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58997*/             OPC_EmitNode1, TARGET_VAL(ARM::VTOUIZS), 0,
                          MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*59006*/             OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59009*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::i32, 2/*#Ops*/, 3, 4, 
                      // Src: (fp_to_uint:i32 SPR:f32:$a) - Complexity = 3
                      // Dst: (COPY_TO_REGCLASS:i32 (VTOUIZS:f32 SPR:f32:$a), GPR:i32)
/*59017*/           /*Scope*/ 46, /*->59064*/
/*59018*/             OPC_CheckPatternPredicate, 62, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*59020*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*59026*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59029*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          MVT::v2f32, 3/*#Ops*/, 1, 0, 2,  // Results = #3
/*59038*/             OPC_EmitInteger, MVT::i32, 14, 
/*59041*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59044*/             OPC_EmitNode1, TARGET_VAL(ARM::VCVTf2ud), 0,
                          MVT::v2f32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*59053*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59056*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 6, 7, 
                      // Src: (fp_to_uint:i32 SPR:f32:$a) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:i32 (VCVTf2ud:v2f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$a, ssub_0:i32)), ssub_0:i32)
/*59064*/           0, /*End of Scope*/
/*59065*/         0, /*End of Scope*/
/*59066*/       /*SwitchType*/ 19, MVT::v2i32,// ->59087
/*59068*/         OPC_CheckChild0Type, MVT::v2f32,
/*59070*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*59072*/         OPC_EmitInteger, MVT::i32, 14, 
/*59075*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59078*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTf2ud), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_uint:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCVTf2ud:v2i32 DPR:v2f32:$Vm)
/*59087*/       /*SwitchType*/ 19, MVT::v4i32,// ->59108
/*59089*/         OPC_CheckChild0Type, MVT::v4f32,
/*59091*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*59093*/         OPC_EmitInteger, MVT::i32, 14, 
/*59096*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59099*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTf2uq), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_uint:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCVTf2uq:v4i32 QPR:v4f32:$Vm)
/*59108*/       /*SwitchType*/ 19, MVT::v4i16,// ->59129
/*59110*/         OPC_CheckChild0Type, MVT::v4f16,
/*59112*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*59114*/         OPC_EmitInteger, MVT::i32, 14, 
/*59117*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59120*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTh2ud), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_uint:v4i16 DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCVTh2ud:v4i16 DPR:v4f16:$Vm)
/*59129*/       /*SwitchType*/ 19, MVT::v8i16,// ->59150
/*59131*/         OPC_CheckChild0Type, MVT::v8f16,
/*59133*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*59135*/         OPC_EmitInteger, MVT::i32, 14, 
/*59138*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59141*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTh2uq), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_uint:v8i16 QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCVTh2uq:v8i16 QPR:v8f16:$Vm)
/*59150*/       0, // EndSwitchType
/*59151*/     0, /*End of Scope*/
/*59152*/   /*SwitchOpcode*/ 110|128,2/*366*/, TARGET_VAL(ISD::Constant),// ->59522
/*59156*/     OPC_RecordNode, // #0 = $imm
/*59157*/     OPC_CheckType, MVT::i32,
/*59159*/     OPC_Scope, 25, /*->59186*/ // 12 children in Scope
/*59161*/       OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*59163*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*59165*/       OPC_EmitConvertToTarget, 0,
/*59167*/       OPC_EmitInteger, MVT::i32, 14, 
/*59170*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59173*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59176*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVi), 0,
                    MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (imm:i32)<<P:Predicate_t2_so_imm>>:$imm - Complexity = 5
                // Dst: (t2MOVi:i32 (imm:i32):$imm)
/*59186*/     /*Scope*/ 25, /*->59212*/
/*59187*/       OPC_CheckPredicate, 4, // Predicate_mod_imm
/*59189*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*59191*/       OPC_EmitConvertToTarget, 0,
/*59193*/       OPC_EmitInteger, MVT::i32, 14, 
/*59196*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59199*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59202*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVi), 0,
                    MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (imm:i32)<<P:Predicate_mod_imm>>:$imm - Complexity = 4
                // Dst: (MOVi:i32 (imm:i32):$imm)
/*59212*/     /*Scope*/ 21, /*->59234*/
/*59213*/       OPC_CheckPredicate, 48, // Predicate_imm0_65535
/*59215*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*59217*/       OPC_EmitConvertToTarget, 0,
/*59219*/       OPC_EmitInteger, MVT::i32, 14, 
/*59222*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59225*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVi16), 0,
                    MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (imm:i32)<<P:Predicate_imm0_65535>>:$imm - Complexity = 4
                // Dst: (MOVi16:i32 (imm:i32):$imm)
/*59234*/     /*Scope*/ 28, /*->59263*/
/*59235*/       OPC_CheckPredicate, 28, // Predicate_mod_imm_not
/*59237*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*59239*/       OPC_EmitConvertToTarget, 0,
/*59241*/       OPC_EmitNodeXForm, 10, 1, // imm_not_XFORM
/*59244*/       OPC_EmitInteger, MVT::i32, 14, 
/*59247*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59250*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59253*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::MVNi), 0,
                    MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (imm:i32)<<P:Predicate_mod_imm_not>><<X:imm_not_XFORM>>:$imm - Complexity = 4
                // Dst: (MVNi:i32 (imm_not_XFORM:i32 (imm:i32):$imm))
/*59263*/     /*Scope*/ 13, /*->59277*/
/*59264*/       OPC_CheckPredicate, 79, // Predicate_arm_i32imm
/*59266*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*59268*/       OPC_EmitConvertToTarget, 0,
/*59270*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVi32imm), 0,
                    MVT::i32, 1/*#Ops*/, 1, 
                // Src: (imm:i32)<<P:Predicate_arm_i32imm>>:$src - Complexity = 4
                // Dst: (MOVi32imm:i32 (imm:i32):$src)
/*59277*/     /*Scope*/ 25, /*->59303*/
/*59278*/       OPC_CheckPredicate, 49, // Predicate_imm0_255
/*59280*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*59282*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*59285*/       OPC_EmitConvertToTarget, 0,
/*59287*/       OPC_EmitInteger, MVT::i32, 14, 
/*59290*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59293*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tMOVi8), 0,
                    MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (imm:i32)<<P:Predicate_imm0_255>>:$imm8 - Complexity = 4
                // Dst: (tMOVi8:i32 (imm:i32):$imm8)
/*59303*/     /*Scope*/ 21, /*->59325*/
/*59304*/       OPC_CheckPredicate, 48, // Predicate_imm0_65535
/*59306*/       OPC_CheckPatternPredicate, 12, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*59308*/       OPC_EmitConvertToTarget, 0,
/*59310*/       OPC_EmitInteger, MVT::i32, 14, 
/*59313*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59316*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVi16), 0,
                    MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (imm:i32)<<P:Predicate_imm0_65535>>:$imm - Complexity = 4
                // Dst: (t2MOVi16:i32 (imm:i32):$imm)
/*59325*/     /*Scope*/ 28, /*->59354*/
/*59326*/       OPC_CheckPredicate, 21, // Predicate_t2_so_imm_not
/*59328*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*59330*/       OPC_EmitConvertToTarget, 0,
/*59332*/       OPC_EmitNodeXForm, 8, 1, // t2_so_imm_not_XFORM
/*59335*/       OPC_EmitInteger, MVT::i32, 14, 
/*59338*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59341*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59344*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MVNi), 0,
                    MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$src - Complexity = 4
                // Dst: (t2MVNi:i32 (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$src))
/*59354*/     /*Scope*/ 53, /*->59408*/
/*59355*/       OPC_CheckPredicate, 80, // Predicate_thumb_immshifted
/*59357*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*59359*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*59362*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*59365*/       OPC_EmitConvertToTarget, 0,
/*59367*/       OPC_EmitNodeXForm, 18, 3, // thumb_immshifted_val
/*59370*/       OPC_EmitInteger, MVT::i32, 14, 
/*59373*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59376*/       OPC_EmitNode1, TARGET_VAL(ARM::tMOVi8), 0,
                    MVT::i32, 4/*#Ops*/, 2, 4, 5, 6,  // Results = #7
/*59386*/       OPC_EmitConvertToTarget, 0,
/*59388*/       OPC_EmitNodeXForm, 19, 8, // thumb_immshifted_shamt
/*59391*/       OPC_EmitInteger, MVT::i32, 14, 
/*59394*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59397*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tLSLri), 0,
                    MVT::i32, 5/*#Ops*/, 1, 7, 9, 10, 11, 
                // Src: (imm:i32)<<P:Predicate_thumb_immshifted>>:$src - Complexity = 4
                // Dst: (tLSLri:i32 (tMOVi8:i32 (thumb_immshifted_val:i32 (imm:i32):$src)), (thumb_immshifted_shamt:i32 (imm:i32):$src))
/*59408*/     /*Scope*/ 47, /*->59456*/
/*59409*/       OPC_CheckPredicate, 81, // Predicate_imm0_255_comp
/*59411*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*59413*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*59416*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*59419*/       OPC_EmitConvertToTarget, 0,
/*59421*/       OPC_EmitNodeXForm, 12, 3, // imm_comp_XFORM
/*59424*/       OPC_EmitInteger, MVT::i32, 14, 
/*59427*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59430*/       OPC_EmitNode1, TARGET_VAL(ARM::tMOVi8), 0,
                    MVT::i32, 4/*#Ops*/, 2, 4, 5, 6,  // Results = #7
/*59440*/       OPC_EmitInteger, MVT::i32, 14, 
/*59443*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59446*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tMVN), 0,
                    MVT::i32, 4/*#Ops*/, 1, 7, 8, 9, 
                // Src: (imm:i32)<<P:Predicate_imm0_255_comp>>:$src - Complexity = 4
                // Dst: (tMVN:i32 (tMOVi8:i32 (imm_comp_XFORM:i32 (imm:i32):$src)))
/*59456*/     /*Scope*/ 52, /*->59509*/
/*59457*/       OPC_CheckPredicate, 82, // Predicate_imm256_510
/*59459*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*59461*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*59464*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*59467*/       OPC_EmitInteger, MVT::i32, 127|128,1/*255*/, 
/*59471*/       OPC_EmitInteger, MVT::i32, 14, 
/*59474*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59477*/       OPC_EmitNode1, TARGET_VAL(ARM::tMOVi8), 0,
                    MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*59487*/       OPC_EmitConvertToTarget, 0,
/*59489*/       OPC_EmitNodeXForm, 20, 7, // thumb_imm256_510_addend
/*59492*/       OPC_EmitInteger, MVT::i32, 14, 
/*59495*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59498*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tADDi8), 0,
                    MVT::i32, 5/*#Ops*/, 1, 6, 8, 9, 10, 
                // Src: (imm:i32)<<P:Predicate_imm256_510>>:$src - Complexity = 4
                // Dst: (tADDi8:i32 (tMOVi8:i32 255:i32), (thumb_imm256_510_addend:i32 (imm:i32):$src))
/*59509*/     /*Scope*/ 11, /*->59521*/
/*59510*/       OPC_CheckPatternPredicate, 63, // (Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*59512*/       OPC_EmitConvertToTarget, 0,
/*59514*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVi32imm), 0,
                    MVT::i32, 1/*#Ops*/, 1, 
                // Src: (imm:i32):$src - Complexity = 3
                // Dst: (t2MOVi32imm:i32 (imm:i32):$src)
/*59521*/     0, /*End of Scope*/
/*59522*/   /*SwitchOpcode*/ 30, TARGET_VAL(ISD::TRAP),// ->59555
/*59525*/     OPC_RecordNode, // #0 = 'trap' chained node
/*59526*/     OPC_Scope, 8, /*->59536*/ // 3 children in Scope
/*59528*/       OPC_CheckPatternPredicate, 64, // (!Subtarget->isThumb()) && (Subtarget->useNaClTrap())
/*59530*/       OPC_EmitMergeInputChains1_0,
/*59531*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::TRAPNaCl), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (trap) - Complexity = 3
                // Dst: (TRAPNaCl)
/*59536*/     /*Scope*/ 8, /*->59545*/
/*59537*/       OPC_CheckPatternPredicate, 65, // (!Subtarget->useNaClTrap()) && (!Subtarget->isThumb())
/*59539*/       OPC_EmitMergeInputChains1_0,
/*59540*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::TRAP), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (trap) - Complexity = 3
                // Dst: (TRAP)
/*59545*/     /*Scope*/ 8, /*->59554*/
/*59546*/       OPC_CheckPatternPredicate, 27, // (Subtarget->isThumb())
/*59548*/       OPC_EmitMergeInputChains1_0,
/*59549*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::tTRAP), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (trap) - Complexity = 3
                // Dst: (tTRAP)
/*59554*/     0, /*End of Scope*/
/*59555*/   /*SwitchOpcode*/ 55, TARGET_VAL(ARMISD::RET_FLAG),// ->59613
/*59558*/     OPC_RecordNode, // #0 = 'ARMretflag' chained node
/*59559*/     OPC_CaptureGlueInput,
/*59560*/     OPC_Scope, 16, /*->59578*/ // 3 children in Scope
/*59562*/       OPC_CheckPatternPredicate, 54, // (Subtarget->hasV4TOps()) && (!Subtarget->isThumb())
/*59564*/       OPC_EmitMergeInputChains1_0,
/*59565*/       OPC_EmitInteger, MVT::i32, 14, 
/*59568*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59571*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::BX_RET), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic0,
                    2/*#Ops*/, 1, 2, 
                // Src: (ARMretflag) - Complexity = 3
                // Dst: (BX_RET)
/*59578*/     /*Scope*/ 16, /*->59595*/
/*59579*/       OPC_CheckPatternPredicate, 55, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*59581*/       OPC_EmitMergeInputChains1_0,
/*59582*/       OPC_EmitInteger, MVT::i32, 14, 
/*59585*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59588*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::MOVPCLR), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic0,
                    2/*#Ops*/, 1, 2, 
                // Src: (ARMretflag) - Complexity = 3
                // Dst: (MOVPCLR)
/*59595*/     /*Scope*/ 16, /*->59612*/
/*59596*/       OPC_CheckPatternPredicate, 27, // (Subtarget->isThumb())
/*59598*/       OPC_EmitMergeInputChains1_0,
/*59599*/       OPC_EmitInteger, MVT::i32, 14, 
/*59602*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59605*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::tBX_RET), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic0,
                    2/*#Ops*/, 1, 2, 
                // Src: (ARMretflag) - Complexity = 3
                // Dst: (tBX_RET)
/*59612*/     0, /*End of Scope*/
/*59613*/   /*SwitchOpcode*/ 44, TARGET_VAL(ISD::BRIND),// ->59660
/*59616*/     OPC_RecordNode, // #0 = 'brind' chained node
/*59617*/     OPC_RecordChild1, // #1 = $dst
/*59618*/     OPC_CheckChild1Type, MVT::i32,
/*59620*/     OPC_Scope, 9, /*->59631*/ // 3 children in Scope
/*59622*/       OPC_CheckPatternPredicate, 54, // (Subtarget->hasV4TOps()) && (!Subtarget->isThumb())
/*59624*/       OPC_EmitMergeInputChains1_0,
/*59625*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::BX), 0|OPFL_Chain,
                    1/*#Ops*/, 1, 
                // Src: (brind GPR:i32:$dst) - Complexity = 3
                // Dst: (BX GPR:i32:$dst)
/*59631*/     /*Scope*/ 9, /*->59641*/
/*59632*/       OPC_CheckPatternPredicate, 55, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*59634*/       OPC_EmitMergeInputChains1_0,
/*59635*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::MOVPCRX), 0|OPFL_Chain,
                    1/*#Ops*/, 1, 
                // Src: (brind GPR:i32:$dst) - Complexity = 3
                // Dst: (MOVPCRX GPR:i32:$dst)
/*59641*/     /*Scope*/ 17, /*->59659*/
/*59642*/       OPC_CheckPatternPredicate, 27, // (Subtarget->isThumb())
/*59644*/       OPC_EmitMergeInputChains1_0,
/*59645*/       OPC_EmitInteger, MVT::i32, 14, 
/*59648*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59651*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::tBRIND), 0|OPFL_Chain,
                    3/*#Ops*/, 1, 2, 3, 
                // Src: (brind GPR:i32:$Rm) - Complexity = 3
                // Dst: (tBRIND GPR:i32:$Rm)
/*59659*/     0, /*End of Scope*/
/*59660*/   /*SwitchOpcode*/ 55, TARGET_VAL(ISD::BR),// ->59718
/*59663*/     OPC_RecordNode, // #0 = 'br' chained node
/*59664*/     OPC_RecordChild1, // #1 = $target
/*59665*/     OPC_MoveChild1,
/*59666*/     OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*59669*/     OPC_MoveParent,
/*59670*/     OPC_Scope, 9, /*->59681*/ // 3 children in Scope
/*59672*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*59674*/       OPC_EmitMergeInputChains1_0,
/*59675*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::B), 0|OPFL_Chain,
                    1/*#Ops*/, 1, 
                // Src: (br (bb:Other):$target) - Complexity = 3
                // Dst: (B (bb:Other):$target)
/*59681*/     /*Scope*/ 17, /*->59699*/
/*59682*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*59684*/       OPC_EmitMergeInputChains1_0,
/*59685*/       OPC_EmitInteger, MVT::i32, 14, 
/*59688*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59691*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::tB), 0|OPFL_Chain,
                    3/*#Ops*/, 1, 2, 3, 
                // Src: (br (bb:Other):$target) - Complexity = 3
                // Dst: (tB (bb:Other):$target)
/*59699*/     /*Scope*/ 17, /*->59717*/
/*59700*/       OPC_CheckPatternPredicate, 12, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*59702*/       OPC_EmitMergeInputChains1_0,
/*59703*/       OPC_EmitInteger, MVT::i32, 14, 
/*59706*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59709*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::t2B), 0|OPFL_Chain,
                    3/*#Ops*/, 1, 2, 3, 
                // Src: (br (bb:Other):$target) - Complexity = 3
                // Dst: (t2B (bb:Other):$target)
/*59717*/     0, /*End of Scope*/
/*59718*/   /*SwitchOpcode*/ 38, TARGET_VAL(ARMISD::RRX),// ->59759
/*59721*/     OPC_CaptureGlueInput,
/*59722*/     OPC_RecordChild0, // #0 = $Rm
/*59723*/     OPC_CheckType, MVT::i32,
/*59725*/     OPC_Scope, 9, /*->59736*/ // 2 children in Scope
/*59727*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*59729*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::RRX), 0|OPFL_GlueInput,
                    MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMrrx:i32 GPR:i32:$Rm) - Complexity = 3
                // Dst: (RRX:i32 GPR:i32:$Rm)
/*59736*/     /*Scope*/ 21, /*->59758*/
/*59737*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*59739*/       OPC_EmitInteger, MVT::i32, 14, 
/*59742*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59745*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59748*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2RRX), 0|OPFL_GlueInput,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMrrx:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2RRX:i32 rGPR:i32:$Rm)
/*59758*/     0, /*End of Scope*/
/*59759*/   /*SwitchOpcode*/ 35, TARGET_VAL(ARMISD::SRL_FLAG),// ->59797
/*59762*/     OPC_RecordChild0, // #0 = $src
/*59763*/     OPC_CheckType, MVT::i32,
/*59765*/     OPC_Scope, 10, /*->59777*/ // 2 children in Scope
/*59767*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*59769*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::MOVsrl_flag), 0|OPFL_GlueOutput,
                    MVT::i32, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMsrl_flag:i32 GPR:i32:$src) - Complexity = 3
                // Dst: (MOVsrl_flag:i32:i32 GPR:i32:$src)
/*59777*/     /*Scope*/ 18, /*->59796*/
/*59778*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*59780*/       OPC_EmitInteger, MVT::i32, 14, 
/*59783*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59786*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::t2MOVsrl_flag), 0|OPFL_GlueOutput,
                    MVT::i32, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMsrl_flag:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2MOVsrl_flag:i32:i32 rGPR:i32:$Rm)
/*59796*/     0, /*End of Scope*/
/*59797*/   /*SwitchOpcode*/ 35, TARGET_VAL(ARMISD::SRA_FLAG),// ->59835
/*59800*/     OPC_RecordChild0, // #0 = $src
/*59801*/     OPC_CheckType, MVT::i32,
/*59803*/     OPC_Scope, 10, /*->59815*/ // 2 children in Scope
/*59805*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*59807*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::MOVsra_flag), 0|OPFL_GlueOutput,
                    MVT::i32, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMsra_flag:i32 GPR:i32:$src) - Complexity = 3
                // Dst: (MOVsra_flag:i32:i32 GPR:i32:$src)
/*59815*/     /*Scope*/ 18, /*->59834*/
/*59816*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*59818*/       OPC_EmitInteger, MVT::i32, 14, 
/*59821*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59824*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::t2MOVsra_flag), 0|OPFL_GlueOutput,
                    MVT::i32, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMsra_flag:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2MOVsra_flag:i32:i32 rGPR:i32:$Rm)
/*59834*/     0, /*End of Scope*/
/*59835*/   /*SwitchOpcode*/ 44, TARGET_VAL(ISD::MULHS),// ->59882
/*59838*/     OPC_RecordChild0, // #0 = $Rn
/*59839*/     OPC_RecordChild1, // #1 = $Rm
/*59840*/     OPC_CheckType, MVT::i32,
/*59842*/     OPC_Scope, 18, /*->59862*/ // 2 children in Scope
/*59844*/       OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*59846*/       OPC_EmitInteger, MVT::i32, 14, 
/*59849*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59852*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SMMUL), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (SMMUL:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*59862*/     /*Scope*/ 18, /*->59881*/
/*59863*/       OPC_CheckPatternPredicate, 14, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*59865*/       OPC_EmitInteger, MVT::i32, 14, 
/*59868*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59871*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMMUL), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mulhs:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2SMMUL:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*59881*/     0, /*End of Scope*/
/*59882*/   /*SwitchOpcode*/ 44, TARGET_VAL(ISD::SDIV),// ->59929
/*59885*/     OPC_RecordChild0, // #0 = $Rn
/*59886*/     OPC_RecordChild1, // #1 = $Rm
/*59887*/     OPC_CheckType, MVT::i32,
/*59889*/     OPC_Scope, 18, /*->59909*/ // 2 children in Scope
/*59891*/       OPC_CheckPatternPredicate, 66, // (Subtarget->hasDivideInARMMode()) && (!Subtarget->isThumb())
/*59893*/       OPC_EmitInteger, MVT::i32, 14, 
/*59896*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59899*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SDIV), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (sdiv:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (SDIV:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*59909*/     /*Scope*/ 18, /*->59928*/
/*59910*/       OPC_CheckPatternPredicate, 67, // (Subtarget->hasDivide()) && (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*59912*/       OPC_EmitInteger, MVT::i32, 14, 
/*59915*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59918*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SDIV), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (sdiv:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2SDIV:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*59928*/     0, /*End of Scope*/
/*59929*/   /*SwitchOpcode*/ 44, TARGET_VAL(ISD::UDIV),// ->59976
/*59932*/     OPC_RecordChild0, // #0 = $Rn
/*59933*/     OPC_RecordChild1, // #1 = $Rm
/*59934*/     OPC_CheckType, MVT::i32,
/*59936*/     OPC_Scope, 18, /*->59956*/ // 2 children in Scope
/*59938*/       OPC_CheckPatternPredicate, 66, // (Subtarget->hasDivideInARMMode()) && (!Subtarget->isThumb())
/*59940*/       OPC_EmitInteger, MVT::i32, 14, 
/*59943*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59946*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::UDIV), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (udiv:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (UDIV:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*59956*/     /*Scope*/ 18, /*->59975*/
/*59957*/       OPC_CheckPatternPredicate, 67, // (Subtarget->hasDivide()) && (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*59959*/       OPC_EmitInteger, MVT::i32, 14, 
/*59962*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59965*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UDIV), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (udiv:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2UDIV:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*59975*/     0, /*End of Scope*/
/*59976*/   /*SwitchOpcode*/ 29|128,1/*157*/, TARGET_VAL(ISD::CTLZ),// ->60137
/*59980*/     OPC_RecordChild0, // #0 = $Rm
/*59981*/     OPC_SwitchType /*7 cases */, 38, MVT::i32,// ->60022
/*59984*/       OPC_Scope, 17, /*->60003*/ // 2 children in Scope
/*59986*/         OPC_CheckPatternPredicate, 42, // (Subtarget->hasV5TOps()) && (!Subtarget->isThumb())
/*59988*/         OPC_EmitInteger, MVT::i32, 14, 
/*59991*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59994*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CLZ), 0,
                      MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ctlz:i32 GPR:i32:$Rm) - Complexity = 3
                  // Dst: (CLZ:i32 GPR:i32:$Rm)
/*60003*/       /*Scope*/ 17, /*->60021*/
/*60004*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*60006*/         OPC_EmitInteger, MVT::i32, 14, 
/*60009*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60012*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CLZ), 0,
                      MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ctlz:i32 rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2CLZ:i32 rGPR:i32:$Rm)
/*60021*/       0, /*End of Scope*/
/*60022*/     /*SwitchType*/ 17, MVT::v8i8,// ->60041
/*60024*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*60026*/       OPC_EmitInteger, MVT::i32, 14, 
/*60029*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60032*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLZv8i8), 0,
                    MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCLZv8i8:v8i8 DPR:v8i8:$Vm)
/*60041*/     /*SwitchType*/ 17, MVT::v4i16,// ->60060
/*60043*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*60045*/       OPC_EmitInteger, MVT::i32, 14, 
/*60048*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60051*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLZv4i16), 0,
                    MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCLZv4i16:v4i16 DPR:v4i16:$Vm)
/*60060*/     /*SwitchType*/ 17, MVT::v2i32,// ->60079
/*60062*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*60064*/       OPC_EmitInteger, MVT::i32, 14, 
/*60067*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60070*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLZv2i32), 0,
                    MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCLZv2i32:v2i32 DPR:v2i32:$Vm)
/*60079*/     /*SwitchType*/ 17, MVT::v16i8,// ->60098
/*60081*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*60083*/       OPC_EmitInteger, MVT::i32, 14, 
/*60086*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60089*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLZv16i8), 0,
                    MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCLZv16i8:v16i8 QPR:v16i8:$Vm)
/*60098*/     /*SwitchType*/ 17, MVT::v8i16,// ->60117
/*60100*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*60102*/       OPC_EmitInteger, MVT::i32, 14, 
/*60105*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60108*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLZv8i16), 0,
                    MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCLZv8i16:v8i16 QPR:v8i16:$Vm)
/*60117*/     /*SwitchType*/ 17, MVT::v4i32,// ->60136
/*60119*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*60121*/       OPC_EmitInteger, MVT::i32, 14, 
/*60124*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60127*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLZv4i32), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCLZv4i32:v4i32 QPR:v4i32:$Vm)
/*60136*/     0, // EndSwitchType
/*60137*/   /*SwitchOpcode*/ 41, TARGET_VAL(ISD::BITREVERSE),// ->60181
/*60140*/     OPC_RecordChild0, // #0 = $Rm
/*60141*/     OPC_CheckType, MVT::i32,
/*60143*/     OPC_Scope, 17, /*->60162*/ // 2 children in Scope
/*60145*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*60147*/       OPC_EmitInteger, MVT::i32, 14, 
/*60150*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60153*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::RBIT), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bitreverse:i32 GPR:i32:$Rm) - Complexity = 3
                // Dst: (RBIT:i32 GPR:i32:$Rm)
/*60162*/     /*Scope*/ 17, /*->60180*/
/*60163*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*60165*/       OPC_EmitInteger, MVT::i32, 14, 
/*60168*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60171*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2RBIT), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bitreverse:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2RBIT:i32 rGPR:i32:$Rm)
/*60180*/     0, /*End of Scope*/
/*60181*/   /*SwitchOpcode*/ 59, TARGET_VAL(ISD::BSWAP),// ->60243
/*60184*/     OPC_RecordChild0, // #0 = $Rm
/*60185*/     OPC_CheckType, MVT::i32,
/*60187*/     OPC_Scope, 17, /*->60206*/ // 3 children in Scope
/*60189*/       OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*60191*/       OPC_EmitInteger, MVT::i32, 14, 
/*60194*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60197*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::REV), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bswap:i32 GPR:i32:$Rm) - Complexity = 3
                // Dst: (REV:i32 GPR:i32:$Rm)
/*60206*/     /*Scope*/ 17, /*->60224*/
/*60207*/       OPC_CheckPatternPredicate, 17, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*60209*/       OPC_EmitInteger, MVT::i32, 14, 
/*60212*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60215*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tREV), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bswap:i32 tGPR:i32:$Rm) - Complexity = 3
                // Dst: (tREV:i32 tGPR:i32:$Rm)
/*60224*/     /*Scope*/ 17, /*->60242*/
/*60225*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*60227*/       OPC_EmitInteger, MVT::i32, 14, 
/*60230*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60233*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2REV), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bswap:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2REV:i32 rGPR:i32:$Rm)
/*60242*/     0, /*End of Scope*/
/*60243*/   /*SwitchOpcode*/ 22, TARGET_VAL(ARMISD::THREAD_POINTER),// ->60268
/*60246*/     OPC_CheckType, MVT::i32,
/*60248*/     OPC_Scope, 8, /*->60258*/ // 2 children in Scope
/*60250*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*60252*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::TPsoft), 0,
                    MVT::i32, 0/*#Ops*/, 
                // Src: (ARMthread_pointer:i32) - Complexity = 3
                // Dst: (TPsoft:i32)
/*60258*/     /*Scope*/ 8, /*->60267*/
/*60259*/       OPC_CheckPatternPredicate, 27, // (Subtarget->isThumb())
/*60261*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tTPsoft), 0,
                    MVT::i32, 0/*#Ops*/, 
                // Src: (ARMthread_pointer:i32) - Complexity = 3
                // Dst: (tTPsoft:i32)
/*60267*/     0, /*End of Scope*/
/*60268*/   /*SwitchOpcode*/ 45, TARGET_VAL(ARMISD::EH_SJLJ_LONGJMP),// ->60316
/*60271*/     OPC_RecordNode, // #0 = 'ARMeh_sjlj_longjmp' chained node
/*60272*/     OPC_RecordChild1, // #1 = $src
/*60273*/     OPC_CheckChild1Type, MVT::i32,
/*60275*/     OPC_RecordChild2, // #2 = $scratch
/*60276*/     OPC_CheckChild2Type, MVT::i32,
/*60278*/     OPC_Scope, 11, /*->60291*/ // 3 children in Scope
/*60280*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*60282*/       OPC_EmitMergeInputChains1_0,
/*60283*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::Int_eh_sjlj_longjmp), 0|OPFL_Chain,
                    MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_longjmp GPR:i32:$src, GPR:i32:$scratch) - Complexity = 3
                // Dst: (Int_eh_sjlj_longjmp:i32 GPR:i32:$src, GPR:i32:$scratch)
/*60291*/     /*Scope*/ 11, /*->60303*/
/*60292*/       OPC_CheckPatternPredicate, 68, // (!Subtarget->isTargetWindows()) && (Subtarget->isThumb())
/*60294*/       OPC_EmitMergeInputChains1_0,
/*60295*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tInt_eh_sjlj_longjmp), 0|OPFL_Chain,
                    MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_longjmp GPR:i32:$src, GPR:i32:$scratch) - Complexity = 3
                // Dst: (tInt_eh_sjlj_longjmp:i32 GPR:i32:$src, GPR:i32:$scratch)
/*60303*/     /*Scope*/ 11, /*->60315*/
/*60304*/       OPC_CheckPatternPredicate, 69, // (Subtarget->isThumb()) && (Subtarget->isTargetWindows())
/*60306*/       OPC_EmitMergeInputChains1_0,
/*60307*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tInt_WIN_eh_sjlj_longjmp), 0|OPFL_Chain,
                    MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_longjmp GPR:i32:$src, GPR:i32:$scratch) - Complexity = 3
                // Dst: (tInt_WIN_eh_sjlj_longjmp:i32 GPR:i32:$src, GPR:i32:$scratch)
/*60315*/     0, /*End of Scope*/
/*60316*/   /*SwitchOpcode*/ 41, TARGET_VAL(ARMISD::MEMBARRIER_MCR),// ->60360
/*60319*/     OPC_RecordNode, // #0 = 'ARMMemBarrierMCR' chained node
/*60320*/     OPC_RecordChild1, // #1 = $zero
/*60321*/     OPC_CheckChild1Type, MVT::i32,
/*60323*/     OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*60325*/     OPC_EmitMergeInputChains1_0,
/*60326*/     OPC_EmitInteger, MVT::i32, 15, 
/*60329*/     OPC_EmitInteger, MVT::i32, 0, 
/*60332*/     OPC_EmitInteger, MVT::i32, 7, 
/*60335*/     OPC_EmitInteger, MVT::i32, 10, 
/*60338*/     OPC_EmitInteger, MVT::i32, 5, 
/*60341*/     OPC_EmitInteger, MVT::i32, 14, 
/*60344*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60347*/     OPC_MorphNodeTo0, TARGET_VAL(ARM::MCR), 0|OPFL_Chain,
                  8/*#Ops*/, 2, 3, 1, 4, 5, 6, 7, 8, 
              // Src: (ARMMemBarrierMCR GPR:i32:$zero) - Complexity = 3
              // Dst: (MCR 15:i32, 0:i32, GPR:i32:$zero, 7:i32, 10:i32, 5:i32)
/*60360*/   /*SwitchOpcode*/ 27, TARGET_VAL(ISD::ADDE),// ->60390
/*60363*/     OPC_CaptureGlueInput,
/*60364*/     OPC_RecordChild0, // #0 = $Rn
/*60365*/     OPC_RecordChild1, // #1 = $Rm
/*60366*/     OPC_CheckType, MVT::i32,
/*60368*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*60370*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*60373*/     OPC_EmitInteger, MVT::i32, 14, 
/*60376*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60379*/     OPC_MorphNodeTo1, TARGET_VAL(ARM::tADC), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
              // Src: (adde:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
              // Dst: (tADC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*60390*/   /*SwitchOpcode*/ 27, TARGET_VAL(ISD::SUBE),// ->60420
/*60393*/     OPC_CaptureGlueInput,
/*60394*/     OPC_RecordChild0, // #0 = $Rn
/*60395*/     OPC_RecordChild1, // #1 = $Rm
/*60396*/     OPC_CheckType, MVT::i32,
/*60398*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*60400*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*60403*/     OPC_EmitInteger, MVT::i32, 14, 
/*60406*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60409*/     OPC_MorphNodeTo1, TARGET_VAL(ARM::tSBC), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
              // Src: (sube:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
              // Dst: (tSBC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*60420*/   /*SwitchOpcode*/ 26, TARGET_VAL(ISD::SUBC),// ->60449
/*60423*/     OPC_RecordChild0, // #0 = $lhs
/*60424*/     OPC_RecordChild1, // #1 = $rhs
/*60425*/     OPC_CheckType, MVT::i32,
/*60427*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*60429*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*60432*/     OPC_EmitInteger, MVT::i32, 14, 
/*60435*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60438*/     OPC_MorphNodeTo1, TARGET_VAL(ARM::tSUBrr), 0|OPFL_GlueOutput,
                  MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
              // Src: (subc:i32 tGPR:i32:$lhs, tGPR:i32:$rhs) - Complexity = 3
              // Dst: (tSUBrr:i32 tGPR:i32:$lhs, tGPR:i32:$rhs)
/*60449*/   /*SwitchOpcode*/ 45, TARGET_VAL(ARMISD::CMPFP),// ->60497
/*60452*/     OPC_RecordChild0, // #0 = $Dd
/*60453*/     OPC_Scope, 20, /*->60475*/ // 2 children in Scope
/*60455*/       OPC_CheckChild0Type, MVT::f64,
/*60457*/       OPC_RecordChild1, // #1 = $Dm
/*60458*/       OPC_CheckPatternPredicate, 18, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*60460*/       OPC_EmitInteger, MVT::i32, 14, 
/*60463*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60466*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::VCMPED), 0|OPFL_GlueOutput,
                    4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (arm_cmpfp DPR:f64:$Dd, DPR:f64:$Dm) - Complexity = 3
                // Dst: (VCMPED DPR:f64:$Dd, DPR:f64:$Dm)
/*60475*/     /*Scope*/ 20, /*->60496*/
/*60476*/       OPC_CheckChild0Type, MVT::f32,
/*60478*/       OPC_RecordChild1, // #1 = $Sm
/*60479*/       OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2())
/*60481*/       OPC_EmitInteger, MVT::i32, 14, 
/*60484*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60487*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::VCMPES), 0|OPFL_GlueOutput,
                    4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (arm_cmpfp SPR:f32:$Sd, SPR:f32:$Sm) - Complexity = 3
                // Dst: (VCMPES SPR:f32:$Sd, SPR:f32:$Sm)
/*60496*/     0, /*End of Scope*/
/*60497*/   /*SwitchOpcode*/ 41, TARGET_VAL(ARMISD::CMPFPw0),// ->60541
/*60500*/     OPC_RecordChild0, // #0 = $Dd
/*60501*/     OPC_Scope, 18, /*->60521*/ // 2 children in Scope
/*60503*/       OPC_CheckChild0Type, MVT::f64,
/*60505*/       OPC_CheckPatternPredicate, 18, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*60507*/       OPC_EmitInteger, MVT::i32, 14, 
/*60510*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60513*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::VCMPEZD), 0|OPFL_GlueOutput,
                    3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_cmpfp0 DPR:f64:$Dd) - Complexity = 3
                // Dst: (VCMPEZD DPR:f64:$Dd)
/*60521*/     /*Scope*/ 18, /*->60540*/
/*60522*/       OPC_CheckChild0Type, MVT::f32,
/*60524*/       OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2())
/*60526*/       OPC_EmitInteger, MVT::i32, 14, 
/*60529*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60532*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::VCMPEZS), 0|OPFL_GlueOutput,
                    3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_cmpfp0 SPR:f32:$Sd) - Complexity = 3
                // Dst: (VCMPEZS SPR:f32:$Sd)
/*60540*/     0, /*End of Scope*/
/*60541*/   /*SwitchOpcode*/ 13|128,13/*1677*/, TARGET_VAL(ISD::BITCAST),// ->62222
/*60545*/     OPC_Scope, 22, /*->60569*/ // 3 children in Scope
/*60547*/       OPC_RecordChild0, // #0 = $Sn
/*60548*/       OPC_CheckChild0Type, MVT::f32,
/*60550*/       OPC_CheckType, MVT::i32,
/*60552*/       OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2())
/*60554*/       OPC_EmitInteger, MVT::i32, 14, 
/*60557*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60560*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVRS), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bitconvert:i32 SPR:f32:$Sn) - Complexity = 3
                // Dst: (VMOVRS:i32 SPR:f32:$Sn)
/*60569*/     /*Scope*/ 31, /*->60601*/
/*60570*/       OPC_MoveChild0,
/*60571*/       OPC_CheckOpcode, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),
/*60574*/       OPC_RecordChild0, // #0 = $src
/*60575*/       OPC_CheckChild0Type, MVT::v2i32,
/*60577*/       OPC_RecordChild1, // #1 = $lane
/*60578*/       OPC_MoveChild1,
/*60579*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60582*/       OPC_MoveParent,
/*60583*/       OPC_CheckType, MVT::i32,
/*60585*/       OPC_MoveParent,
/*60586*/       OPC_CheckType, MVT::f32,
/*60588*/       OPC_EmitConvertToTarget, 1,
/*60590*/       OPC_EmitNodeXForm, 16, 2, // SSubReg_f32_reg
/*60593*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::f32, 2/*#Ops*/, 0, 3, 
                // Src: (bitconvert:f32 (extractelt:i32 DPR:v2i32:$src, (imm:iPTR):$lane)) - Complexity = 9
                // Dst: (EXTRACT_SUBREG:f32 DPR:v2i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane))
/*60601*/     /*Scope*/ 82|128,12/*1618*/, /*->62221*/
/*60603*/       OPC_RecordChild0, // #0 = $src
/*60604*/       OPC_Scope, 121, /*->60727*/ // 13 children in Scope
/*60606*/         OPC_CheckChild0Type, MVT::v1i64,
/*60608*/         OPC_SwitchType /*5 cases */, 3, MVT::f64,// ->60614
/*60611*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:f64 DPR:v1i64:$src) - Complexity = 3
                    // Dst: DPR:f64:$src
/*60614*/         /*SwitchType*/ 26, MVT::v2i32,// ->60642
/*60616*/           OPC_Scope, 5, /*->60623*/ // 2 children in Scope
/*60618*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*60620*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i32 DPR:v1i64:$src) - Complexity = 3
                      // Dst: DPR:v2i32:$src
/*60623*/           /*Scope*/ 17, /*->60641*/
/*60624*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*60626*/             OPC_EmitInteger, MVT::i32, 14, 
/*60629*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60632*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d32), 0,
                          MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i32 DPR:v1i64:$src) - Complexity = 3
                      // Dst: (VREV64d32:v2i32 DPR:v1i64:$src)
/*60641*/           0, /*End of Scope*/
/*60642*/         /*SwitchType*/ 26, MVT::v4i16,// ->60670
/*60644*/           OPC_Scope, 5, /*->60651*/ // 2 children in Scope
/*60646*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*60648*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:v1i64:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*60651*/           /*Scope*/ 17, /*->60669*/
/*60652*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*60654*/             OPC_EmitInteger, MVT::i32, 14, 
/*60657*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60660*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d16), 0,
                          MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:v1i64:$src) - Complexity = 3
                      // Dst: (VREV64d16:v4i16 DPR:v1i64:$src)
/*60669*/           0, /*End of Scope*/
/*60670*/         /*SwitchType*/ 26, MVT::v8i8,// ->60698
/*60672*/           OPC_Scope, 5, /*->60679*/ // 2 children in Scope
/*60674*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*60676*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:v1i64:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*60679*/           /*Scope*/ 17, /*->60697*/
/*60680*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*60682*/             OPC_EmitInteger, MVT::i32, 14, 
/*60685*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60688*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d8), 0,
                          MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:v1i64:$src) - Complexity = 3
                      // Dst: (VREV64d8:v8i8 DPR:v1i64:$src)
/*60697*/           0, /*End of Scope*/
/*60698*/         /*SwitchType*/ 26, MVT::v2f32,// ->60726
/*60700*/           OPC_Scope, 5, /*->60707*/ // 2 children in Scope
/*60702*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*60704*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f32 DPR:v1i64:$src) - Complexity = 3
                      // Dst: DPR:v2f32:$src
/*60707*/           /*Scope*/ 17, /*->60725*/
/*60708*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*60710*/             OPC_EmitInteger, MVT::i32, 14, 
/*60713*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60716*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d32), 0,
                          MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f32 DPR:v1i64:$src) - Complexity = 3
                      // Dst: (VREV64d32:v2f32 DPR:v1i64:$src)
/*60725*/           0, /*End of Scope*/
/*60726*/         0, // EndSwitchType
/*60727*/       /*Scope*/ 121, /*->60849*/
/*60728*/         OPC_CheckChild0Type, MVT::v2i32,
/*60730*/         OPC_SwitchType /*5 cases */, 26, MVT::f64,// ->60759
/*60733*/           OPC_Scope, 5, /*->60740*/ // 2 children in Scope
/*60735*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*60737*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:f64 DPR:v2i32:$src) - Complexity = 3
                      // Dst: DPR:f64:$src
/*60740*/           /*Scope*/ 17, /*->60758*/
/*60741*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*60743*/             OPC_EmitInteger, MVT::i32, 14, 
/*60746*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60749*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d32), 0,
                          MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:f64 DPR:v2i32:$src) - Complexity = 3
                      // Dst: (VREV64d32:f64 DPR:v2i32:$src)
/*60758*/           0, /*End of Scope*/
/*60759*/         /*SwitchType*/ 26, MVT::v1i64,// ->60787
/*60761*/           OPC_Scope, 5, /*->60768*/ // 2 children in Scope
/*60763*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*60765*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v1i64 DPR:v2i32:$src) - Complexity = 3
                      // Dst: DPR:v1i64:$src
/*60768*/           /*Scope*/ 17, /*->60786*/
/*60769*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*60771*/             OPC_EmitInteger, MVT::i32, 14, 
/*60774*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60777*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d32), 0,
                          MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v1i64 DPR:v2i32:$src) - Complexity = 3
                      // Dst: (VREV64d32:v1i64 DPR:v2i32:$src)
/*60786*/           0, /*End of Scope*/
/*60787*/         /*SwitchType*/ 26, MVT::v4i16,// ->60815
/*60789*/           OPC_Scope, 5, /*->60796*/ // 2 children in Scope
/*60791*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*60793*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:v2i32:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*60796*/           /*Scope*/ 17, /*->60814*/
/*60797*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*60799*/             OPC_EmitInteger, MVT::i32, 14, 
/*60802*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60805*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32d16), 0,
                          MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:v2i32:$src) - Complexity = 3
                      // Dst: (VREV32d16:v4i16 DPR:v2i32:$src)
/*60814*/           0, /*End of Scope*/
/*60815*/         /*SwitchType*/ 26, MVT::v8i8,// ->60843
/*60817*/           OPC_Scope, 5, /*->60824*/ // 2 children in Scope
/*60819*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*60821*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:v2i32:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*60824*/           /*Scope*/ 17, /*->60842*/
/*60825*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*60827*/             OPC_EmitInteger, MVT::i32, 14, 
/*60830*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60833*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32d8), 0,
                          MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:v2i32:$src) - Complexity = 3
                      // Dst: (VREV32d8:v8i8 DPR:v2i32:$src)
/*60842*/           0, /*End of Scope*/
/*60843*/         /*SwitchType*/ 3, MVT::v2f32,// ->60848
/*60845*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2f32 DPR:v2i32:$src) - Complexity = 3
                    // Dst: DPR:v2f32:$src
/*60848*/         0, // EndSwitchType
/*60849*/       /*Scope*/ 16|128,1/*144*/, /*->60995*/
/*60851*/         OPC_CheckChild0Type, MVT::v4i16,
/*60853*/         OPC_SwitchType /*5 cases */, 26, MVT::f64,// ->60882
/*60856*/           OPC_Scope, 5, /*->60863*/ // 2 children in Scope
/*60858*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*60860*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:f64 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:f64:$src
/*60863*/           /*Scope*/ 17, /*->60881*/
/*60864*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*60866*/             OPC_EmitInteger, MVT::i32, 14, 
/*60869*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60872*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d16), 0,
                          MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:f64 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV64d16:f64 DPR:v4i16:$src)
/*60881*/           0, /*End of Scope*/
/*60882*/         /*SwitchType*/ 26, MVT::v1i64,// ->60910
/*60884*/           OPC_Scope, 5, /*->60891*/ // 2 children in Scope
/*60886*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*60888*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v1i64 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:v1i64:$src
/*60891*/           /*Scope*/ 17, /*->60909*/
/*60892*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*60894*/             OPC_EmitInteger, MVT::i32, 14, 
/*60897*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60900*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d16), 0,
                          MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v1i64 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV64d16:v1i64 DPR:v4i16:$src)
/*60909*/           0, /*End of Scope*/
/*60910*/         /*SwitchType*/ 26, MVT::v2i32,// ->60938
/*60912*/           OPC_Scope, 5, /*->60919*/ // 2 children in Scope
/*60914*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*60916*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i32 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:v2i32:$src
/*60919*/           /*Scope*/ 17, /*->60937*/
/*60920*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*60922*/             OPC_EmitInteger, MVT::i32, 14, 
/*60925*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60928*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32d16), 0,
                          MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i32 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV32d16:v2i32 DPR:v4i16:$src)
/*60937*/           0, /*End of Scope*/
/*60938*/         /*SwitchType*/ 26, MVT::v8i8,// ->60966
/*60940*/           OPC_Scope, 5, /*->60947*/ // 2 children in Scope
/*60942*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*60944*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*60947*/           /*Scope*/ 17, /*->60965*/
/*60948*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*60950*/             OPC_EmitInteger, MVT::i32, 14, 
/*60953*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60956*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV16d8), 0,
                          MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV16d8:v8i8 DPR:v4i16:$src)
/*60965*/           0, /*End of Scope*/
/*60966*/         /*SwitchType*/ 26, MVT::v2f32,// ->60994
/*60968*/           OPC_Scope, 5, /*->60975*/ // 2 children in Scope
/*60970*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*60972*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f32 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:v2f32:$src
/*60975*/           /*Scope*/ 17, /*->60993*/
/*60976*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*60978*/             OPC_EmitInteger, MVT::i32, 14, 
/*60981*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60984*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32d16), 0,
                          MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f32 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV32d16:v2f32 DPR:v4i16:$src)
/*60993*/           0, /*End of Scope*/
/*60994*/         0, // EndSwitchType
/*60995*/       /*Scope*/ 16|128,1/*144*/, /*->61141*/
/*60997*/         OPC_CheckChild0Type, MVT::v8i8,
/*60999*/         OPC_SwitchType /*5 cases */, 26, MVT::f64,// ->61028
/*61002*/           OPC_Scope, 5, /*->61009*/ // 2 children in Scope
/*61004*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*61006*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:f64 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:f64:$src
/*61009*/           /*Scope*/ 17, /*->61027*/
/*61010*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*61012*/             OPC_EmitInteger, MVT::i32, 14, 
/*61015*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61018*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d8), 0,
                          MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:f64 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV64d8:f64 DPR:v8i8:$src)
/*61027*/           0, /*End of Scope*/
/*61028*/         /*SwitchType*/ 26, MVT::v1i64,// ->61056
/*61030*/           OPC_Scope, 5, /*->61037*/ // 2 children in Scope
/*61032*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*61034*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v1i64 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:v1i64:$src
/*61037*/           /*Scope*/ 17, /*->61055*/
/*61038*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*61040*/             OPC_EmitInteger, MVT::i32, 14, 
/*61043*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61046*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d8), 0,
                          MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v1i64 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV64d8:v1i64 DPR:v8i8:$src)
/*61055*/           0, /*End of Scope*/
/*61056*/         /*SwitchType*/ 26, MVT::v2i32,// ->61084
/*61058*/           OPC_Scope, 5, /*->61065*/ // 2 children in Scope
/*61060*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*61062*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i32 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:v2i32:$src
/*61065*/           /*Scope*/ 17, /*->61083*/
/*61066*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*61068*/             OPC_EmitInteger, MVT::i32, 14, 
/*61071*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61074*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32d8), 0,
                          MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i32 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV32d8:v2i32 DPR:v8i8:$src)
/*61083*/           0, /*End of Scope*/
/*61084*/         /*SwitchType*/ 26, MVT::v4i16,// ->61112
/*61086*/           OPC_Scope, 5, /*->61093*/ // 2 children in Scope
/*61088*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*61090*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*61093*/           /*Scope*/ 17, /*->61111*/
/*61094*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*61096*/             OPC_EmitInteger, MVT::i32, 14, 
/*61099*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61102*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV16d8), 0,
                          MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV16d8:v4i16 DPR:v8i8:$src)
/*61111*/           0, /*End of Scope*/
/*61112*/         /*SwitchType*/ 26, MVT::v2f32,// ->61140
/*61114*/           OPC_Scope, 5, /*->61121*/ // 2 children in Scope
/*61116*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*61118*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f32 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:v2f32:$src
/*61121*/           /*Scope*/ 17, /*->61139*/
/*61122*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*61124*/             OPC_EmitInteger, MVT::i32, 14, 
/*61127*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61130*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32d8), 0,
                          MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f32 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV32d8:v2f32 DPR:v8i8:$src)
/*61139*/           0, /*End of Scope*/
/*61140*/         0, // EndSwitchType
/*61141*/       /*Scope*/ 121, /*->61263*/
/*61142*/         OPC_CheckChild0Type, MVT::v2f32,
/*61144*/         OPC_SwitchType /*5 cases */, 26, MVT::f64,// ->61173
/*61147*/           OPC_Scope, 5, /*->61154*/ // 2 children in Scope
/*61149*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*61151*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:f64 DPR:v2f32:$src) - Complexity = 3
                      // Dst: DPR:f64:$src
/*61154*/           /*Scope*/ 17, /*->61172*/
/*61155*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*61157*/             OPC_EmitInteger, MVT::i32, 14, 
/*61160*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61163*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d32), 0,
                          MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:f64 DPR:v2f32:$src) - Complexity = 3
                      // Dst: (VREV64d32:f64 DPR:v2f32:$src)
/*61172*/           0, /*End of Scope*/
/*61173*/         /*SwitchType*/ 26, MVT::v1i64,// ->61201
/*61175*/           OPC_Scope, 5, /*->61182*/ // 2 children in Scope
/*61177*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*61179*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v1i64 DPR:v2f32:$src) - Complexity = 3
                      // Dst: DPR:v1i64:$src
/*61182*/           /*Scope*/ 17, /*->61200*/
/*61183*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*61185*/             OPC_EmitInteger, MVT::i32, 14, 
/*61188*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61191*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d32), 0,
                          MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v1i64 DPR:v2f32:$src) - Complexity = 3
                      // Dst: (VREV64d32:v1i64 DPR:v2f32:$src)
/*61200*/           0, /*End of Scope*/
/*61201*/         /*SwitchType*/ 3, MVT::v2i32,// ->61206
/*61203*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2i32 DPR:v2f32:$src) - Complexity = 3
                    // Dst: DPR:v2i32:$src
/*61206*/         /*SwitchType*/ 26, MVT::v4i16,// ->61234
/*61208*/           OPC_Scope, 5, /*->61215*/ // 2 children in Scope
/*61210*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*61212*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:v2f32:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*61215*/           /*Scope*/ 17, /*->61233*/
/*61216*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*61218*/             OPC_EmitInteger, MVT::i32, 14, 
/*61221*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61224*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32d16), 0,
                          MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:v2f32:$src) - Complexity = 3
                      // Dst: (VREV32d16:v4i16 DPR:v2f32:$src)
/*61233*/           0, /*End of Scope*/
/*61234*/         /*SwitchType*/ 26, MVT::v8i8,// ->61262
/*61236*/           OPC_Scope, 5, /*->61243*/ // 2 children in Scope
/*61238*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*61240*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:v2f32:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*61243*/           /*Scope*/ 17, /*->61261*/
/*61244*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*61246*/             OPC_EmitInteger, MVT::i32, 14, 
/*61249*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61252*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32d8), 0,
                          MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:v2f32:$src) - Complexity = 3
                      // Dst: (VREV32d8:v8i8 DPR:v2f32:$src)
/*61261*/           0, /*End of Scope*/
/*61262*/         0, // EndSwitchType
/*61263*/       /*Scope*/ 54, /*->61318*/
/*61264*/         OPC_CheckChild0Type, MVT::i32,
/*61266*/         OPC_CheckType, MVT::f32,
/*61268*/         OPC_Scope, 17, /*->61287*/ // 2 children in Scope
/*61270*/           OPC_CheckPatternPredicate, 70, // (Subtarget->hasVFP2()) && (Subtarget->preferVMOVSR() ||!Subtarget->useNEONForSinglePrecisionFP())
/*61272*/           OPC_EmitInteger, MVT::i32, 14, 
/*61275*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61278*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVSR), 0,
                        MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (bitconvert:f32 GPR:i32:$Rt) - Complexity = 3
                    // Dst: (VMOVSR:f32 GPR:i32:$Rt)
/*61287*/         /*Scope*/ 29, /*->61317*/
/*61288*/           OPC_CheckPatternPredicate, 71, // (!Subtarget->preferVMOVSR() &&Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasNEON())
/*61290*/           OPC_EmitInteger, MVT::i32, 14, 
/*61293*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61296*/           OPC_EmitNode1, TARGET_VAL(ARM::VMOVDRR), 0,
                        MVT::f64, 4/*#Ops*/, 0, 0, 1, 2,  // Results = #3
/*61306*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*61309*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 3, 4, 
                    // Src: (bitconvert:f32 GPR:i32:$a) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (VMOVDRR:f64 GPR:i32:$a, GPR:i32:$a), ssub_0:i32)
/*61317*/         0, /*End of Scope*/
/*61318*/       /*Scope*/ 121, /*->61440*/
/*61319*/         OPC_CheckChild0Type, MVT::f64,
/*61321*/         OPC_SwitchType /*5 cases */, 3, MVT::v1i64,// ->61327
/*61324*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v1i64 DPR:f64:$src) - Complexity = 3
                    // Dst: DPR:v1i64:$src
/*61327*/         /*SwitchType*/ 26, MVT::v2i32,// ->61355
/*61329*/           OPC_Scope, 5, /*->61336*/ // 2 children in Scope
/*61331*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*61333*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i32 DPR:f64:$src) - Complexity = 3
                      // Dst: DPR:v2i32:$src
/*61336*/           /*Scope*/ 17, /*->61354*/
/*61337*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*61339*/             OPC_EmitInteger, MVT::i32, 14, 
/*61342*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61345*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d32), 0,
                          MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i32 DPR:f64:$src) - Complexity = 3
                      // Dst: (VREV64d32:v2i32 DPR:f64:$src)
/*61354*/           0, /*End of Scope*/
/*61355*/         /*SwitchType*/ 26, MVT::v4i16,// ->61383
/*61357*/           OPC_Scope, 5, /*->61364*/ // 2 children in Scope
/*61359*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*61361*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:f64:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*61364*/           /*Scope*/ 17, /*->61382*/
/*61365*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*61367*/             OPC_EmitInteger, MVT::i32, 14, 
/*61370*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61373*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d16), 0,
                          MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:f64:$src) - Complexity = 3
                      // Dst: (VREV64d16:v4i16 DPR:f64:$src)
/*61382*/           0, /*End of Scope*/
/*61383*/         /*SwitchType*/ 26, MVT::v8i8,// ->61411
/*61385*/           OPC_Scope, 5, /*->61392*/ // 2 children in Scope
/*61387*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*61389*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:f64:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*61392*/           /*Scope*/ 17, /*->61410*/
/*61393*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*61395*/             OPC_EmitInteger, MVT::i32, 14, 
/*61398*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61401*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d8), 0,
                          MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:f64:$src) - Complexity = 3
                      // Dst: (VREV64d8:v8i8 DPR:f64:$src)
/*61410*/           0, /*End of Scope*/
/*61411*/         /*SwitchType*/ 26, MVT::v2f32,// ->61439
/*61413*/           OPC_Scope, 5, /*->61420*/ // 2 children in Scope
/*61415*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*61417*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f32 DPR:f64:$src) - Complexity = 3
                      // Dst: DPR:v2f32:$src
/*61420*/           /*Scope*/ 17, /*->61438*/
/*61421*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*61423*/             OPC_EmitInteger, MVT::i32, 14, 
/*61426*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61429*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d32), 0,
                          MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f32 DPR:f64:$src) - Complexity = 3
                      // Dst: (VREV64d32:v2f32 DPR:f64:$src)
/*61438*/           0, /*End of Scope*/
/*61439*/         0, // EndSwitchType
/*61440*/       /*Scope*/ 121, /*->61562*/
/*61441*/         OPC_CheckChild0Type, MVT::v4i32,
/*61443*/         OPC_SwitchType /*5 cases */, 26, MVT::v2i64,// ->61472
/*61446*/           OPC_Scope, 5, /*->61453*/ // 2 children in Scope
/*61448*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*61450*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i64 QPR:v4i32:$src) - Complexity = 3
                      // Dst: QPR:v2i64:$src
/*61453*/           /*Scope*/ 17, /*->61471*/
/*61454*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*61456*/             OPC_EmitInteger, MVT::i32, 14, 
/*61459*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61462*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q32), 0,
                          MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i64 QPR:v4i32:$src) - Complexity = 3
                      // Dst: (VREV64q32:v2i64 QPR:v4i32:$src)
/*61471*/           0, /*End of Scope*/
/*61472*/         /*SwitchType*/ 26, MVT::v8i16,// ->61500
/*61474*/           OPC_Scope, 5, /*->61481*/ // 2 children in Scope
/*61476*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*61478*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v4i32:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*61481*/           /*Scope*/ 17, /*->61499*/
/*61482*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*61484*/             OPC_EmitInteger, MVT::i32, 14, 
/*61487*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61490*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32q16), 0,
                          MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v4i32:$src) - Complexity = 3
                      // Dst: (VREV32q16:v8i16 QPR:v4i32:$src)
/*61499*/           0, /*End of Scope*/
/*61500*/         /*SwitchType*/ 26, MVT::v16i8,// ->61528
/*61502*/           OPC_Scope, 5, /*->61509*/ // 2 children in Scope
/*61504*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*61506*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v4i32:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*61509*/           /*Scope*/ 17, /*->61527*/
/*61510*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*61512*/             OPC_EmitInteger, MVT::i32, 14, 
/*61515*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61518*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32q8), 0,
                          MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v4i32:$src) - Complexity = 3
                      // Dst: (VREV32q8:v16i8 QPR:v4i32:$src)
/*61527*/           0, /*End of Scope*/
/*61528*/         /*SwitchType*/ 3, MVT::v4f32,// ->61533
/*61530*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v4f32 QPR:v4i32:$src) - Complexity = 3
                    // Dst: QPR:v4f32:$src
/*61533*/         /*SwitchType*/ 26, MVT::v2f64,// ->61561
/*61535*/           OPC_Scope, 5, /*->61542*/ // 2 children in Scope
/*61537*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*61539*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f64 QPR:v4i32:$src) - Complexity = 3
                      // Dst: QPR:v2f64:$src
/*61542*/           /*Scope*/ 17, /*->61560*/
/*61543*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*61545*/             OPC_EmitInteger, MVT::i32, 14, 
/*61548*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61551*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q32), 0,
                          MVT::v2f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f64 QPR:v4i32:$src) - Complexity = 3
                      // Dst: (VREV64q32:v2f64 QPR:v4i32:$src)
/*61560*/           0, /*End of Scope*/
/*61561*/         0, // EndSwitchType
/*61562*/       /*Scope*/ 16|128,1/*144*/, /*->61708*/
/*61564*/         OPC_CheckChild0Type, MVT::v8i16,
/*61566*/         OPC_SwitchType /*5 cases */, 26, MVT::v2i64,// ->61595
/*61569*/           OPC_Scope, 5, /*->61576*/ // 2 children in Scope
/*61571*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*61573*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i64 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v2i64:$src
/*61576*/           /*Scope*/ 17, /*->61594*/
/*61577*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*61579*/             OPC_EmitInteger, MVT::i32, 14, 
/*61582*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61585*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q16), 0,
                          MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i64 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV64q16:v2i64 QPR:v8i16:$src)
/*61594*/           0, /*End of Scope*/
/*61595*/         /*SwitchType*/ 26, MVT::v4i32,// ->61623
/*61597*/           OPC_Scope, 5, /*->61604*/ // 2 children in Scope
/*61599*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*61601*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i32 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v4i32:$src
/*61604*/           /*Scope*/ 17, /*->61622*/
/*61605*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*61607*/             OPC_EmitInteger, MVT::i32, 14, 
/*61610*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61613*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32q16), 0,
                          MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i32 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV32q16:v4i32 QPR:v8i16:$src)
/*61622*/           0, /*End of Scope*/
/*61623*/         /*SwitchType*/ 26, MVT::v16i8,// ->61651
/*61625*/           OPC_Scope, 5, /*->61632*/ // 2 children in Scope
/*61627*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*61629*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*61632*/           /*Scope*/ 17, /*->61650*/
/*61633*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*61635*/             OPC_EmitInteger, MVT::i32, 14, 
/*61638*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61641*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV16q8), 0,
                          MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV16q8:v16i8 QPR:v8i16:$src)
/*61650*/           0, /*End of Scope*/
/*61651*/         /*SwitchType*/ 26, MVT::v4f32,// ->61679
/*61653*/           OPC_Scope, 5, /*->61660*/ // 2 children in Scope
/*61655*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*61657*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4f32 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v4f32:$src
/*61660*/           /*Scope*/ 17, /*->61678*/
/*61661*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*61663*/             OPC_EmitInteger, MVT::i32, 14, 
/*61666*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61669*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32q16), 0,
                          MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4f32 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV32q16:v4f32 QPR:v8i16:$src)
/*61678*/           0, /*End of Scope*/
/*61679*/         /*SwitchType*/ 26, MVT::v2f64,// ->61707
/*61681*/           OPC_Scope, 5, /*->61688*/ // 2 children in Scope
/*61683*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*61685*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f64 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v2f64:$src
/*61688*/           /*Scope*/ 17, /*->61706*/
/*61689*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*61691*/             OPC_EmitInteger, MVT::i32, 14, 
/*61694*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61697*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q16), 0,
                          MVT::v2f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f64 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV64q16:v2f64 QPR:v8i16:$src)
/*61706*/           0, /*End of Scope*/
/*61707*/         0, // EndSwitchType
/*61708*/       /*Scope*/ 16|128,1/*144*/, /*->61854*/
/*61710*/         OPC_CheckChild0Type, MVT::v16i8,
/*61712*/         OPC_SwitchType /*5 cases */, 26, MVT::v2i64,// ->61741
/*61715*/           OPC_Scope, 5, /*->61722*/ // 2 children in Scope
/*61717*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*61719*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i64 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v2i64:$src
/*61722*/           /*Scope*/ 17, /*->61740*/
/*61723*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*61725*/             OPC_EmitInteger, MVT::i32, 14, 
/*61728*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61731*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q8), 0,
                          MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i64 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV64q8:v2i64 QPR:v16i8:$src)
/*61740*/           0, /*End of Scope*/
/*61741*/         /*SwitchType*/ 26, MVT::v4i32,// ->61769
/*61743*/           OPC_Scope, 5, /*->61750*/ // 2 children in Scope
/*61745*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*61747*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i32 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v4i32:$src
/*61750*/           /*Scope*/ 17, /*->61768*/
/*61751*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*61753*/             OPC_EmitInteger, MVT::i32, 14, 
/*61756*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61759*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32q8), 0,
                          MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i32 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV32q8:v4i32 QPR:v16i8:$src)
/*61768*/           0, /*End of Scope*/
/*61769*/         /*SwitchType*/ 26, MVT::v8i16,// ->61797
/*61771*/           OPC_Scope, 5, /*->61778*/ // 2 children in Scope
/*61773*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*61775*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*61778*/           /*Scope*/ 17, /*->61796*/
/*61779*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*61781*/             OPC_EmitInteger, MVT::i32, 14, 
/*61784*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61787*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV16q8), 0,
                          MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV16q8:v8i16 QPR:v16i8:$src)
/*61796*/           0, /*End of Scope*/
/*61797*/         /*SwitchType*/ 26, MVT::v4f32,// ->61825
/*61799*/           OPC_Scope, 5, /*->61806*/ // 2 children in Scope
/*61801*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*61803*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4f32 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v4f32:$src
/*61806*/           /*Scope*/ 17, /*->61824*/
/*61807*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*61809*/             OPC_EmitInteger, MVT::i32, 14, 
/*61812*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61815*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32q8), 0,
                          MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4f32 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV32q8:v4f32 QPR:v16i8:$src)
/*61824*/           0, /*End of Scope*/
/*61825*/         /*SwitchType*/ 26, MVT::v2f64,// ->61853
/*61827*/           OPC_Scope, 5, /*->61834*/ // 2 children in Scope
/*61829*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*61831*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f64 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v2f64:$src
/*61834*/           /*Scope*/ 17, /*->61852*/
/*61835*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*61837*/             OPC_EmitInteger, MVT::i32, 14, 
/*61840*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61843*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q8), 0,
                          MVT::v2f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f64 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV64q8:v2f64 QPR:v16i8:$src)
/*61852*/           0, /*End of Scope*/
/*61853*/         0, // EndSwitchType
/*61854*/       /*Scope*/ 121, /*->61976*/
/*61855*/         OPC_CheckChild0Type, MVT::v2f64,
/*61857*/         OPC_SwitchType /*5 cases */, 3, MVT::v2i64,// ->61863
/*61860*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2i64 QPR:v2f64:$src) - Complexity = 3
                    // Dst: QPR:v2i64:$src
/*61863*/         /*SwitchType*/ 26, MVT::v4i32,// ->61891
/*61865*/           OPC_Scope, 5, /*->61872*/ // 2 children in Scope
/*61867*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*61869*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i32 QPR:v2f64:$src) - Complexity = 3
                      // Dst: QPR:v4i32:$src
/*61872*/           /*Scope*/ 17, /*->61890*/
/*61873*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*61875*/             OPC_EmitInteger, MVT::i32, 14, 
/*61878*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61881*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q32), 0,
                          MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i32 QPR:v2f64:$src) - Complexity = 3
                      // Dst: (VREV64q32:v4i32 QPR:v2f64:$src)
/*61890*/           0, /*End of Scope*/
/*61891*/         /*SwitchType*/ 26, MVT::v8i16,// ->61919
/*61893*/           OPC_Scope, 5, /*->61900*/ // 2 children in Scope
/*61895*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*61897*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v2f64:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*61900*/           /*Scope*/ 17, /*->61918*/
/*61901*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*61903*/             OPC_EmitInteger, MVT::i32, 14, 
/*61906*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61909*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q16), 0,
                          MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v2f64:$src) - Complexity = 3
                      // Dst: (VREV64q16:v8i16 QPR:v2f64:$src)
/*61918*/           0, /*End of Scope*/
/*61919*/         /*SwitchType*/ 26, MVT::v16i8,// ->61947
/*61921*/           OPC_Scope, 5, /*->61928*/ // 2 children in Scope
/*61923*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*61925*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v2f64:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*61928*/           /*Scope*/ 17, /*->61946*/
/*61929*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*61931*/             OPC_EmitInteger, MVT::i32, 14, 
/*61934*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61937*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q8), 0,
                          MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v2f64:$src) - Complexity = 3
                      // Dst: (VREV64q8:v16i8 QPR:v2f64:$src)
/*61946*/           0, /*End of Scope*/
/*61947*/         /*SwitchType*/ 26, MVT::v4f32,// ->61975
/*61949*/           OPC_Scope, 5, /*->61956*/ // 2 children in Scope
/*61951*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*61953*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4f32 QPR:v2f64:$src) - Complexity = 3
                      // Dst: QPR:v4f32:$src
/*61956*/           /*Scope*/ 17, /*->61974*/
/*61957*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*61959*/             OPC_EmitInteger, MVT::i32, 14, 
/*61962*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61965*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q32), 0,
                          MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4f32 QPR:v2f64:$src) - Complexity = 3
                      // Dst: (VREV64q32:v4f32 QPR:v2f64:$src)
/*61974*/           0, /*End of Scope*/
/*61975*/         0, // EndSwitchType
/*61976*/       /*Scope*/ 121, /*->62098*/
/*61977*/         OPC_CheckChild0Type, MVT::v4f32,
/*61979*/         OPC_SwitchType /*5 cases */, 26, MVT::v2i64,// ->62008
/*61982*/           OPC_Scope, 5, /*->61989*/ // 2 children in Scope
/*61984*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*61986*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i64 QPR:v4f32:$src) - Complexity = 3
                      // Dst: QPR:v2i64:$src
/*61989*/           /*Scope*/ 17, /*->62007*/
/*61990*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*61992*/             OPC_EmitInteger, MVT::i32, 14, 
/*61995*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61998*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q32), 0,
                          MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i64 QPR:v4f32:$src) - Complexity = 3
                      // Dst: (VREV64q32:v2i64 QPR:v4f32:$src)
/*62007*/           0, /*End of Scope*/
/*62008*/         /*SwitchType*/ 3, MVT::v4i32,// ->62013
/*62010*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v4i32 QPR:v4f32:$src) - Complexity = 3
                    // Dst: QPR:v4i32:$src
/*62013*/         /*SwitchType*/ 26, MVT::v8i16,// ->62041
/*62015*/           OPC_Scope, 5, /*->62022*/ // 2 children in Scope
/*62017*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*62019*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v4f32:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*62022*/           /*Scope*/ 17, /*->62040*/
/*62023*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*62025*/             OPC_EmitInteger, MVT::i32, 14, 
/*62028*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62031*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32q16), 0,
                          MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v4f32:$src) - Complexity = 3
                      // Dst: (VREV32q16:v8i16 QPR:v4f32:$src)
/*62040*/           0, /*End of Scope*/
/*62041*/         /*SwitchType*/ 26, MVT::v16i8,// ->62069
/*62043*/           OPC_Scope, 5, /*->62050*/ // 2 children in Scope
/*62045*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*62047*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v4f32:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*62050*/           /*Scope*/ 17, /*->62068*/
/*62051*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*62053*/             OPC_EmitInteger, MVT::i32, 14, 
/*62056*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62059*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32q8), 0,
                          MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v4f32:$src) - Complexity = 3
                      // Dst: (VREV32q8:v16i8 QPR:v4f32:$src)
/*62068*/           0, /*End of Scope*/
/*62069*/         /*SwitchType*/ 26, MVT::v2f64,// ->62097
/*62071*/           OPC_Scope, 5, /*->62078*/ // 2 children in Scope
/*62073*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*62075*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f64 QPR:v4f32:$src) - Complexity = 3
                      // Dst: QPR:v2f64:$src
/*62078*/           /*Scope*/ 17, /*->62096*/
/*62079*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*62081*/             OPC_EmitInteger, MVT::i32, 14, 
/*62084*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62087*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q32), 0,
                          MVT::v2f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f64 QPR:v4f32:$src) - Complexity = 3
                      // Dst: (VREV64q32:v2f64 QPR:v4f32:$src)
/*62096*/           0, /*End of Scope*/
/*62097*/         0, // EndSwitchType
/*62098*/       /*Scope*/ 121, /*->62220*/
/*62099*/         OPC_CheckChild0Type, MVT::v2i64,
/*62101*/         OPC_SwitchType /*5 cases */, 26, MVT::v4i32,// ->62130
/*62104*/           OPC_Scope, 5, /*->62111*/ // 2 children in Scope
/*62106*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*62108*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i32 QPR:v2i64:$src) - Complexity = 3
                      // Dst: QPR:v4i32:$src
/*62111*/           /*Scope*/ 17, /*->62129*/
/*62112*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*62114*/             OPC_EmitInteger, MVT::i32, 14, 
/*62117*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62120*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q32), 0,
                          MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i32 QPR:v2i64:$src) - Complexity = 3
                      // Dst: (VREV64q32:v4i32 QPR:v2i64:$src)
/*62129*/           0, /*End of Scope*/
/*62130*/         /*SwitchType*/ 26, MVT::v8i16,// ->62158
/*62132*/           OPC_Scope, 5, /*->62139*/ // 2 children in Scope
/*62134*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*62136*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v2i64:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*62139*/           /*Scope*/ 17, /*->62157*/
/*62140*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*62142*/             OPC_EmitInteger, MVT::i32, 14, 
/*62145*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62148*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q16), 0,
                          MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v2i64:$src) - Complexity = 3
                      // Dst: (VREV64q16:v8i16 QPR:v2i64:$src)
/*62157*/           0, /*End of Scope*/
/*62158*/         /*SwitchType*/ 26, MVT::v16i8,// ->62186
/*62160*/           OPC_Scope, 5, /*->62167*/ // 2 children in Scope
/*62162*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*62164*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v2i64:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*62167*/           /*Scope*/ 17, /*->62185*/
/*62168*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*62170*/             OPC_EmitInteger, MVT::i32, 14, 
/*62173*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62176*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q8), 0,
                          MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v2i64:$src) - Complexity = 3
                      // Dst: (VREV64q8:v16i8 QPR:v2i64:$src)
/*62185*/           0, /*End of Scope*/
/*62186*/         /*SwitchType*/ 26, MVT::v4f32,// ->62214
/*62188*/           OPC_Scope, 5, /*->62195*/ // 2 children in Scope
/*62190*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*62192*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4f32 QPR:v2i64:$src) - Complexity = 3
                      // Dst: QPR:v4f32:$src
/*62195*/           /*Scope*/ 17, /*->62213*/
/*62196*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*62198*/             OPC_EmitInteger, MVT::i32, 14, 
/*62201*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62204*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q32), 0,
                          MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4f32 QPR:v2i64:$src) - Complexity = 3
                      // Dst: (VREV64q32:v4f32 QPR:v2i64:$src)
/*62213*/           0, /*End of Scope*/
/*62214*/         /*SwitchType*/ 3, MVT::v2f64,// ->62219
/*62216*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2f64 QPR:v2i64:$src) - Complexity = 3
                    // Dst: QPR:v2f64:$src
/*62219*/         0, // EndSwitchType
/*62220*/       0, /*End of Scope*/
/*62221*/     0, /*End of Scope*/
/*62222*/   /*SwitchOpcode*/ 17, TARGET_VAL(ARMISD::FMSTAT),// ->62242
/*62225*/     OPC_CaptureGlueInput,
/*62226*/     OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2())
/*62228*/     OPC_EmitInteger, MVT::i32, 14, 
/*62231*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62234*/     OPC_MorphNodeTo1, TARGET_VAL(ARM::FMSTAT), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (arm_fmstat) - Complexity = 3
              // Dst: (FMSTAT:i32)
/*62242*/   /*SwitchOpcode*/ 63, TARGET_VAL(ISD::FP_TO_FP16),// ->62308
/*62245*/     OPC_RecordChild0, // #0 = $a
/*62246*/     OPC_CheckType, MVT::i32,
/*62248*/     OPC_Scope, 28, /*->62278*/ // 2 children in Scope
/*62250*/       OPC_CheckChild0Type, MVT::f32,
/*62252*/       OPC_EmitInteger, MVT::i32, 14, 
/*62255*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62258*/       OPC_EmitNode1, TARGET_VAL(ARM::VCVTBSH), 0,
                    MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*62267*/       OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*62270*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::i32, 2/*#Ops*/, 3, 4, 
                // Src: (fp_to_f16:i32 SPR:f32:$a) - Complexity = 3
                // Dst: (COPY_TO_REGCLASS:i32 (VCVTBSH:f32 SPR:f32:$a), GPR:i32)
/*62278*/     /*Scope*/ 28, /*->62307*/
/*62279*/       OPC_CheckChild0Type, MVT::f64,
/*62281*/       OPC_EmitInteger, MVT::i32, 14, 
/*62284*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62287*/       OPC_EmitNode1, TARGET_VAL(ARM::VCVTBDH), 0,
                    MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*62296*/       OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*62299*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::i32, 2/*#Ops*/, 3, 4, 
                // Src: (fp_to_f16:i32 DPR:f64:$a) - Complexity = 3
                // Dst: (COPY_TO_REGCLASS:i32 (VCVTBDH:f32 DPR:f64:$a), GPR:i32)
/*62307*/     0, /*End of Scope*/
/*62308*/   /*SwitchOpcode*/ 8, TARGET_VAL(ARMISD::WIN__CHKSTK),// ->62319
/*62311*/     OPC_RecordNode, // #0 = 'win__chkstk' chained node
/*62312*/     OPC_EmitMergeInputChains1_0,
/*62313*/     OPC_MorphNodeTo1, TARGET_VAL(ARM::WIN__CHKSTK), 0|OPFL_Chain,
                  MVT::i32, 0/*#Ops*/, 
              // Src: (win__chkstk) - Complexity = 3
              // Dst: (WIN__CHKSTK:i32)
/*62319*/   /*SwitchOpcode*/ 10, TARGET_VAL(ARMISD::WIN__DBZCHK),// ->62332
/*62322*/     OPC_RecordNode, // #0 = 'win__dbzchk' chained node
/*62323*/     OPC_RecordChild1, // #1 = $divisor
/*62324*/     OPC_EmitMergeInputChains1_0,
/*62325*/     OPC_MorphNodeTo1, TARGET_VAL(ARM::WIN__DBZCHK), 0|OPFL_Chain|OPFL_GlueOutput,
                  MVT::i32, 1/*#Ops*/, 1, 
              // Src: (win__dbzchk tGPR:i32:$divisor) - Complexity = 3
              // Dst: (WIN__DBZCHK:i32 tGPR:i32:$divisor)
/*62332*/   /*SwitchOpcode*/ 71, TARGET_VAL(ARMISD::EH_SJLJ_SETJMP),// ->62406
/*62335*/     OPC_RecordNode, // #0 = 'ARMeh_sjlj_setjmp' chained node
/*62336*/     OPC_RecordChild1, // #1 = $src
/*62337*/     OPC_CheckChild1Type, MVT::i32,
/*62339*/     OPC_RecordChild2, // #2 = $val
/*62340*/     OPC_CheckChild2Type, MVT::i32,
/*62342*/     OPC_CheckType, MVT::i32,
/*62344*/     OPC_Scope, 11, /*->62357*/ // 5 children in Scope
/*62346*/       OPC_CheckPatternPredicate, 72, // (Subtarget->hasVFP2()) && (!Subtarget->isThumb())
/*62348*/       OPC_EmitMergeInputChains1_0,
/*62349*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::Int_eh_sjlj_setjmp), 0|OPFL_Chain,
                    MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val) - Complexity = 3
                // Dst: (Int_eh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val)
/*62357*/     /*Scope*/ 11, /*->62369*/
/*62358*/       OPC_CheckPatternPredicate, 73, // (!Subtarget->isThumb()) && (!Subtarget->hasVFP2())
/*62360*/       OPC_EmitMergeInputChains1_0,
/*62361*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::Int_eh_sjlj_setjmp_nofp), 0|OPFL_Chain,
                    MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val) - Complexity = 3
                // Dst: (Int_eh_sjlj_setjmp_nofp:i32 GPR:i32:$src, GPR:i32:$val)
/*62369*/     /*Scope*/ 11, /*->62381*/
/*62370*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*62372*/       OPC_EmitMergeInputChains1_0,
/*62373*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tInt_eh_sjlj_setjmp), 0|OPFL_Chain,
                    MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
                // Dst: (tInt_eh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*62381*/     /*Scope*/ 11, /*->62393*/
/*62382*/       OPC_CheckPatternPredicate, 74, // (Subtarget->hasVFP2()) && (Subtarget->isThumb2())
/*62384*/       OPC_EmitMergeInputChains1_0,
/*62385*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2Int_eh_sjlj_setjmp), 0|OPFL_Chain,
                    MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
                // Dst: (t2Int_eh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*62393*/     /*Scope*/ 11, /*->62405*/
/*62394*/       OPC_CheckPatternPredicate, 75, // (Subtarget->isThumb2()) && (!Subtarget->hasVFP2())
/*62396*/       OPC_EmitMergeInputChains1_0,
/*62397*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2Int_eh_sjlj_setjmp_nofp), 0|OPFL_Chain,
                    MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
                // Dst: (t2Int_eh_sjlj_setjmp_nofp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*62405*/     0, /*End of Scope*/
/*62406*/   /*SwitchOpcode*/ 7, TARGET_VAL(ARMISD::EH_SJLJ_SETUP_DISPATCH),// ->62416
/*62409*/     OPC_RecordNode, // #0 = 'ARMeh_sjlj_setup_dispatch' chained node
/*62410*/     OPC_EmitMergeInputChains1_0,
/*62411*/     OPC_MorphNodeTo0, TARGET_VAL(ARM::Int_eh_sjlj_setup_dispatch), 0|OPFL_Chain,
                  0/*#Ops*/, 
              // Src: (ARMeh_sjlj_setup_dispatch) - Complexity = 3
              // Dst: (Int_eh_sjlj_setup_dispatch)
/*62416*/   /*SwitchOpcode*/ 29|128,3/*413*/, TARGET_VAL(ISD::SINT_TO_FP),// ->62833
/*62420*/     OPC_Scope, 62|128,1/*190*/, /*->62613*/ // 2 children in Scope
/*62423*/       OPC_MoveChild0,
/*62424*/       OPC_SwitchOpcode /*2 cases */, 94, TARGET_VAL(ISD::LOAD),// ->62522
/*62428*/         OPC_RecordMemRef,
/*62429*/         OPC_RecordNode, // #0 = 'ld' chained node
/*62430*/         OPC_RecordChild1, // #1 = $a
/*62431*/         OPC_CheckChild1Type, MVT::i32,
/*62433*/         OPC_CheckPredicate, 29, // Predicate_unindexedload
/*62435*/         OPC_CheckPredicate, 52, // Predicate_load
/*62437*/         OPC_CheckPredicate, 57, // Predicate_alignedload32
/*62439*/         OPC_CheckType, MVT::i32,
/*62441*/         OPC_MoveParent,
/*62442*/         OPC_SwitchType /*2 cases */, 37, MVT::f64,// ->62482
/*62445*/           OPC_CheckPatternPredicate, 18, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*62447*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode5:$a #2 #3
/*62450*/           OPC_EmitMergeInputChains1_0,
/*62451*/           OPC_EmitInteger, MVT::i32, 14, 
/*62454*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62457*/           OPC_EmitNode1, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::f32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*62467*/           OPC_EmitInteger, MVT::i32, 14, 
/*62470*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62473*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSITOD), 0|OPFL_Chain,
                        MVT::f64, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (sint_to_fp:f64 (ld:i32 addrmode5:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_alignedload32>>) - Complexity = 16
                    // Dst: (VSITOD:f64 (VLDRS:f32 addrmode5:i32:$a))
/*62482*/         /*SwitchType*/ 37, MVT::f32,// ->62521
/*62484*/           OPC_CheckPatternPredicate, 19, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*62486*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode5:$a #2 #3
/*62489*/           OPC_EmitMergeInputChains1_0,
/*62490*/           OPC_EmitInteger, MVT::i32, 14, 
/*62493*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62496*/           OPC_EmitNode1, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::f32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*62506*/           OPC_EmitInteger, MVT::i32, 14, 
/*62509*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62512*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSITOS), 0|OPFL_Chain,
                        MVT::f32, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (sint_to_fp:f32 (ld:i32 addrmode5:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_alignedload32>>) - Complexity = 16
                    // Dst: (VSITOS:f32 (VLDRS:f32 addrmode5:i32:$a))
/*62521*/         0, // EndSwitchType
/*62522*/       /*SwitchOpcode*/ 87, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->62612
/*62525*/         OPC_RecordChild0, // #0 = $src
/*62526*/         OPC_Scope, 41, /*->62569*/ // 2 children in Scope
/*62528*/           OPC_CheckChild0Type, MVT::v2i32,
/*62530*/           OPC_RecordChild1, // #1 = $lane
/*62531*/           OPC_MoveChild1,
/*62532*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62535*/           OPC_MoveParent,
/*62536*/           OPC_MoveParent,
/*62537*/           OPC_CheckType, MVT::f64,
/*62539*/           OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2())
/*62541*/           OPC_EmitConvertToTarget, 1,
/*62543*/           OPC_EmitNodeXForm, 16, 2, // SSubReg_f32_reg
/*62546*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*62554*/           OPC_EmitInteger, MVT::i32, 14, 
/*62557*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62560*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSITOD), 0,
                        MVT::f64, 3/*#Ops*/, 4, 5, 6, 
                    // Src: (sint_to_fp:f64 (extractelt:i32 DPR:v2i32:$src, (imm:iPTR):$lane)) - Complexity = 9
                    // Dst: (VSITOD:f64 (EXTRACT_SUBREG:f32 DPR:v2i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)))
/*62569*/         /*Scope*/ 41, /*->62611*/
/*62570*/           OPC_CheckChild0Type, MVT::v4i32,
/*62572*/           OPC_RecordChild1, // #1 = $lane
/*62573*/           OPC_MoveChild1,
/*62574*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62577*/           OPC_MoveParent,
/*62578*/           OPC_MoveParent,
/*62579*/           OPC_CheckType, MVT::f64,
/*62581*/           OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2())
/*62583*/           OPC_EmitConvertToTarget, 1,
/*62585*/           OPC_EmitNodeXForm, 16, 2, // SSubReg_f32_reg
/*62588*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*62596*/           OPC_EmitInteger, MVT::i32, 14, 
/*62599*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62602*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSITOD), 0,
                        MVT::f64, 3/*#Ops*/, 4, 5, 6, 
                    // Src: (sint_to_fp:f64 (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane)) - Complexity = 9
                    // Dst: (VSITOD:f64 (EXTRACT_SUBREG:f32 QPR:v4i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)))
/*62611*/         0, /*End of Scope*/
/*62612*/       0, // EndSwitchOpcode
/*62613*/     /*Scope*/ 89|128,1/*217*/, /*->62832*/
/*62615*/       OPC_RecordChild0, // #0 = $a
/*62616*/       OPC_Scope, 125, /*->62743*/ // 5 children in Scope
/*62618*/         OPC_CheckChild0Type, MVT::i32,
/*62620*/         OPC_SwitchType /*2 cases */, 28, MVT::f64,// ->62651
/*62623*/           OPC_CheckPatternPredicate, 18, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*62625*/           OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*62628*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*62636*/           OPC_EmitInteger, MVT::i32, 14, 
/*62639*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62642*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSITOD), 0,
                        MVT::f64, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (sint_to_fp:f64 GPR:i32:$a) - Complexity = 3
                    // Dst: (VSITOD:f64 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*62651*/         /*SwitchType*/ 89, MVT::f32,// ->62742
/*62653*/           OPC_Scope, 28, /*->62683*/ // 2 children in Scope
/*62655*/             OPC_CheckPatternPredicate, 19, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*62657*/             OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*62660*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*62668*/             OPC_EmitInteger, MVT::i32, 14, 
/*62671*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62674*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSITOS), 0,
                          MVT::f32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (sint_to_fp:f32 GPR:i32:$a) - Complexity = 3
                      // Dst: (VSITOS:f32 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*62683*/           /*Scope*/ 57, /*->62741*/
/*62684*/             OPC_CheckPatternPredicate, 62, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*62686*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*62692*/             OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*62695*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*62703*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*62706*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          MVT::v2f32, 3/*#Ops*/, 1, 3, 4,  // Results = #5
/*62715*/             OPC_EmitInteger, MVT::i32, 14, 
/*62718*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62721*/             OPC_EmitNode1, TARGET_VAL(ARM::VCVTs2fd), 0,
                          MVT::v2f32, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*62730*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*62733*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 8, 9, 
                      // Src: (sint_to_fp:f32 GPR:i32:$a) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:f32 (VCVTs2fd:v2f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), (COPY_TO_REGCLASS:i32 GPR:i32:$a, SPR:i32), ssub_0:i32)), ssub_0:i32)
/*62741*/           0, /*End of Scope*/
/*62742*/         0, // EndSwitchType
/*62743*/       /*Scope*/ 21, /*->62765*/
/*62744*/         OPC_CheckChild0Type, MVT::v2i32,
/*62746*/         OPC_CheckType, MVT::v2f32,
/*62748*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62750*/         OPC_EmitInteger, MVT::i32, 14, 
/*62753*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62756*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTs2fd), 0,
                      MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sint_to_fp:v2f32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCVTs2fd:v2f32 DPR:v2i32:$Vm)
/*62765*/       /*Scope*/ 21, /*->62787*/
/*62766*/         OPC_CheckChild0Type, MVT::v4i32,
/*62768*/         OPC_CheckType, MVT::v4f32,
/*62770*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62772*/         OPC_EmitInteger, MVT::i32, 14, 
/*62775*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62778*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTs2fq), 0,
                      MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sint_to_fp:v4f32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCVTs2fq:v4f32 QPR:v4i32:$Vm)
/*62787*/       /*Scope*/ 21, /*->62809*/
/*62788*/         OPC_CheckChild0Type, MVT::v4i16,
/*62790*/         OPC_CheckType, MVT::v4f16,
/*62792*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*62794*/         OPC_EmitInteger, MVT::i32, 14, 
/*62797*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62800*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTs2hd), 0,
                      MVT::v4f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sint_to_fp:v4f16 DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCVTs2hd:v4f16 DPR:v4i16:$Vm)
/*62809*/       /*Scope*/ 21, /*->62831*/
/*62810*/         OPC_CheckChild0Type, MVT::v8i16,
/*62812*/         OPC_CheckType, MVT::v8f16,
/*62814*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*62816*/         OPC_EmitInteger, MVT::i32, 14, 
/*62819*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62822*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTs2hq), 0,
                      MVT::v8f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sint_to_fp:v8f16 QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCVTs2hq:v8f16 QPR:v8i16:$Vm)
/*62831*/       0, /*End of Scope*/
/*62832*/     0, /*End of Scope*/
/*62833*/   /*SwitchOpcode*/ 29|128,3/*413*/, TARGET_VAL(ISD::UINT_TO_FP),// ->63250
/*62837*/     OPC_Scope, 62|128,1/*190*/, /*->63030*/ // 2 children in Scope
/*62840*/       OPC_MoveChild0,
/*62841*/       OPC_SwitchOpcode /*2 cases */, 94, TARGET_VAL(ISD::LOAD),// ->62939
/*62845*/         OPC_RecordMemRef,
/*62846*/         OPC_RecordNode, // #0 = 'ld' chained node
/*62847*/         OPC_RecordChild1, // #1 = $a
/*62848*/         OPC_CheckChild1Type, MVT::i32,
/*62850*/         OPC_CheckPredicate, 29, // Predicate_unindexedload
/*62852*/         OPC_CheckPredicate, 52, // Predicate_load
/*62854*/         OPC_CheckPredicate, 57, // Predicate_alignedload32
/*62856*/         OPC_CheckType, MVT::i32,
/*62858*/         OPC_MoveParent,
/*62859*/         OPC_SwitchType /*2 cases */, 37, MVT::f64,// ->62899
/*62862*/           OPC_CheckPatternPredicate, 18, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*62864*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode5:$a #2 #3
/*62867*/           OPC_EmitMergeInputChains1_0,
/*62868*/           OPC_EmitInteger, MVT::i32, 14, 
/*62871*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62874*/           OPC_EmitNode1, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::f32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*62884*/           OPC_EmitInteger, MVT::i32, 14, 
/*62887*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62890*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VUITOD), 0|OPFL_Chain,
                        MVT::f64, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (uint_to_fp:f64 (ld:i32 addrmode5:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_alignedload32>>) - Complexity = 16
                    // Dst: (VUITOD:f64 (VLDRS:f32 addrmode5:i32:$a))
/*62899*/         /*SwitchType*/ 37, MVT::f32,// ->62938
/*62901*/           OPC_CheckPatternPredicate, 19, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*62903*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode5:$a #2 #3
/*62906*/           OPC_EmitMergeInputChains1_0,
/*62907*/           OPC_EmitInteger, MVT::i32, 14, 
/*62910*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62913*/           OPC_EmitNode1, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::f32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*62923*/           OPC_EmitInteger, MVT::i32, 14, 
/*62926*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62929*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VUITOS), 0|OPFL_Chain,
                        MVT::f32, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (uint_to_fp:f32 (ld:i32 addrmode5:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_alignedload32>>) - Complexity = 16
                    // Dst: (VUITOS:f32 (VLDRS:f32 addrmode5:i32:$a))
/*62938*/         0, // EndSwitchType
/*62939*/       /*SwitchOpcode*/ 87, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->63029
/*62942*/         OPC_RecordChild0, // #0 = $src
/*62943*/         OPC_Scope, 41, /*->62986*/ // 2 children in Scope
/*62945*/           OPC_CheckChild0Type, MVT::v2i32,
/*62947*/           OPC_RecordChild1, // #1 = $lane
/*62948*/           OPC_MoveChild1,
/*62949*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62952*/           OPC_MoveParent,
/*62953*/           OPC_MoveParent,
/*62954*/           OPC_CheckType, MVT::f64,
/*62956*/           OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2())
/*62958*/           OPC_EmitConvertToTarget, 1,
/*62960*/           OPC_EmitNodeXForm, 16, 2, // SSubReg_f32_reg
/*62963*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*62971*/           OPC_EmitInteger, MVT::i32, 14, 
/*62974*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62977*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VUITOD), 0,
                        MVT::f64, 3/*#Ops*/, 4, 5, 6, 
                    // Src: (uint_to_fp:f64 (extractelt:i32 DPR:v2i32:$src, (imm:iPTR):$lane)) - Complexity = 9
                    // Dst: (VUITOD:f64 (EXTRACT_SUBREG:f32 DPR:v2i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)))
/*62986*/         /*Scope*/ 41, /*->63028*/
/*62987*/           OPC_CheckChild0Type, MVT::v4i32,
/*62989*/           OPC_RecordChild1, // #1 = $lane
/*62990*/           OPC_MoveChild1,
/*62991*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62994*/           OPC_MoveParent,
/*62995*/           OPC_MoveParent,
/*62996*/           OPC_CheckType, MVT::f64,
/*62998*/           OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2())
/*63000*/           OPC_EmitConvertToTarget, 1,
/*63002*/           OPC_EmitNodeXForm, 16, 2, // SSubReg_f32_reg
/*63005*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*63013*/           OPC_EmitInteger, MVT::i32, 14, 
/*63016*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63019*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VUITOD), 0,
                        MVT::f64, 3/*#Ops*/, 4, 5, 6, 
                    // Src: (uint_to_fp:f64 (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane)) - Complexity = 9
                    // Dst: (VUITOD:f64 (EXTRACT_SUBREG:f32 QPR:v4i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)))
/*63028*/         0, /*End of Scope*/
/*63029*/       0, // EndSwitchOpcode
/*63030*/     /*Scope*/ 89|128,1/*217*/, /*->63249*/
/*63032*/       OPC_RecordChild0, // #0 = $a
/*63033*/       OPC_Scope, 125, /*->63160*/ // 5 children in Scope
/*63035*/         OPC_CheckChild0Type, MVT::i32,
/*63037*/         OPC_SwitchType /*2 cases */, 28, MVT::f64,// ->63068
/*63040*/           OPC_CheckPatternPredicate, 18, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*63042*/           OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*63045*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*63053*/           OPC_EmitInteger, MVT::i32, 14, 
/*63056*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63059*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VUITOD), 0,
                        MVT::f64, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (uint_to_fp:f64 GPR:i32:$a) - Complexity = 3
                    // Dst: (VUITOD:f64 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*63068*/         /*SwitchType*/ 89, MVT::f32,// ->63159
/*63070*/           OPC_Scope, 28, /*->63100*/ // 2 children in Scope
/*63072*/             OPC_CheckPatternPredicate, 19, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*63074*/             OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*63077*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*63085*/             OPC_EmitInteger, MVT::i32, 14, 
/*63088*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63091*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VUITOS), 0,
                          MVT::f32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (uint_to_fp:f32 GPR:i32:$a) - Complexity = 3
                      // Dst: (VUITOS:f32 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*63100*/           /*Scope*/ 57, /*->63158*/
/*63101*/             OPC_CheckPatternPredicate, 62, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*63103*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*63109*/             OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*63112*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*63120*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63123*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          MVT::v2f32, 3/*#Ops*/, 1, 3, 4,  // Results = #5
/*63132*/             OPC_EmitInteger, MVT::i32, 14, 
/*63135*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63138*/             OPC_EmitNode1, TARGET_VAL(ARM::VCVTu2fd), 0,
                          MVT::v2f32, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*63147*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63150*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 8, 9, 
                      // Src: (uint_to_fp:f32 GPR:i32:$a) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:f32 (VCVTu2fd:v2f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), (COPY_TO_REGCLASS:i32 GPR:i32:$a, SPR:i32), ssub_0:i32)), ssub_0:i32)
/*63158*/           0, /*End of Scope*/
/*63159*/         0, // EndSwitchType
/*63160*/       /*Scope*/ 21, /*->63182*/
/*63161*/         OPC_CheckChild0Type, MVT::v2i32,
/*63163*/         OPC_CheckType, MVT::v2f32,
/*63165*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63167*/         OPC_EmitInteger, MVT::i32, 14, 
/*63170*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63173*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTu2fd), 0,
                      MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (uint_to_fp:v2f32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCVTu2fd:v2f32 DPR:v2i32:$Vm)
/*63182*/       /*Scope*/ 21, /*->63204*/
/*63183*/         OPC_CheckChild0Type, MVT::v4i32,
/*63185*/         OPC_CheckType, MVT::v4f32,
/*63187*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63189*/         OPC_EmitInteger, MVT::i32, 14, 
/*63192*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63195*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTu2fq), 0,
                      MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (uint_to_fp:v4f32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCVTu2fq:v4f32 QPR:v4i32:$Vm)
/*63204*/       /*Scope*/ 21, /*->63226*/
/*63205*/         OPC_CheckChild0Type, MVT::v4i16,
/*63207*/         OPC_CheckType, MVT::v4f16,
/*63209*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*63211*/         OPC_EmitInteger, MVT::i32, 14, 
/*63214*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63217*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTu2hd), 0,
                      MVT::v4f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (uint_to_fp:v4f16 DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCVTu2hd:v4f16 DPR:v4i16:$Vm)
/*63226*/       /*Scope*/ 21, /*->63248*/
/*63227*/         OPC_CheckChild0Type, MVT::v8i16,
/*63229*/         OPC_CheckType, MVT::v8f16,
/*63231*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*63233*/         OPC_EmitInteger, MVT::i32, 14, 
/*63236*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63239*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTu2hq), 0,
                      MVT::v8f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (uint_to_fp:v8f16 QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCVTu2hq:v8f16 QPR:v8i16:$Vm)
/*63248*/       0, /*End of Scope*/
/*63249*/     0, /*End of Scope*/
/*63250*/   /*SwitchOpcode*/ 44|128,20/*2604*/, TARGET_VAL(ISD::FADD),// ->65858
/*63254*/     OPC_Scope, 107, /*->63363*/ // 22 children in Scope
/*63256*/       OPC_MoveChild0,
/*63257*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*63260*/       OPC_MoveChild0,
/*63261*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*63264*/       OPC_RecordChild0, // #0 = $Dn
/*63265*/       OPC_RecordChild1, // #1 = $Dm
/*63266*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*63268*/       OPC_MoveParent,
/*63269*/       OPC_MoveParent,
/*63270*/       OPC_RecordChild1, // #2 = $Ddin
/*63271*/       OPC_CheckPredicate, 83, // Predicate_fadd_mlx
/*63273*/       OPC_SwitchType /*2 cases */, 42, MVT::f64,// ->63318
/*63276*/         OPC_Scope, 19, /*->63297*/ // 2 children in Scope
/*63278*/           OPC_CheckPatternPredicate, 76, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*63280*/           OPC_EmitInteger, MVT::i32, 14, 
/*63283*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63286*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSD), 0,
                        MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*63297*/         /*Scope*/ 19, /*->63317*/
/*63298*/           OPC_CheckPatternPredicate, 77, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*63300*/           OPC_EmitInteger, MVT::i32, 14, 
/*63303*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63306*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSD), 0,
                        MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*63317*/         0, /*End of Scope*/
/*63318*/       /*SwitchType*/ 42, MVT::f32,// ->63362
/*63320*/         OPC_Scope, 19, /*->63341*/ // 2 children in Scope
/*63322*/           OPC_CheckPatternPredicate, 78, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*63324*/           OPC_EmitInteger, MVT::i32, 14, 
/*63327*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63330*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSS), 0,
                        MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*63341*/         /*Scope*/ 19, /*->63361*/
/*63342*/           OPC_CheckPatternPredicate, 79, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*63344*/           OPC_EmitInteger, MVT::i32, 14, 
/*63347*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63350*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSS), 0,
                        MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*63361*/         0, /*End of Scope*/
/*63362*/       0, // EndSwitchType
/*63363*/     /*Scope*/ 107, /*->63471*/
/*63364*/       OPC_RecordChild0, // #0 = $Ddin
/*63365*/       OPC_MoveChild1,
/*63366*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*63369*/       OPC_MoveChild0,
/*63370*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*63373*/       OPC_RecordChild0, // #1 = $Dn
/*63374*/       OPC_RecordChild1, // #2 = $Dm
/*63375*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*63377*/       OPC_MoveParent,
/*63378*/       OPC_MoveParent,
/*63379*/       OPC_CheckPredicate, 83, // Predicate_fadd_mlx
/*63381*/       OPC_SwitchType /*2 cases */, 42, MVT::f64,// ->63426
/*63384*/         OPC_Scope, 19, /*->63405*/ // 2 children in Scope
/*63386*/           OPC_CheckPatternPredicate, 76, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*63388*/           OPC_EmitInteger, MVT::i32, 14, 
/*63391*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63394*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSD), 0,
                        MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f64 DPR:f64:$Ddin, (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*63405*/         /*Scope*/ 19, /*->63425*/
/*63406*/           OPC_CheckPatternPredicate, 77, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*63408*/           OPC_EmitInteger, MVT::i32, 14, 
/*63411*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63414*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSD), 0,
                        MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f64 DPR:f64:$Ddin, (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*63425*/         0, /*End of Scope*/
/*63426*/       /*SwitchType*/ 42, MVT::f32,// ->63470
/*63428*/         OPC_Scope, 19, /*->63449*/ // 2 children in Scope
/*63430*/           OPC_CheckPatternPredicate, 78, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*63432*/           OPC_EmitInteger, MVT::i32, 14, 
/*63435*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63438*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSS), 0,
                        MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f32 SPR:f32:$Sdin, (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*63449*/         /*Scope*/ 19, /*->63469*/
/*63450*/           OPC_CheckPatternPredicate, 79, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*63452*/           OPC_EmitInteger, MVT::i32, 14, 
/*63455*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63458*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSS), 0,
                        MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f32 SPR:f32:$Sdin, (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*63469*/         0, /*End of Scope*/
/*63470*/       0, // EndSwitchType
/*63471*/     /*Scope*/ 56, /*->63528*/
/*63472*/       OPC_MoveChild0,
/*63473*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*63476*/       OPC_RecordChild0, // #0 = $Dn
/*63477*/       OPC_RecordChild1, // #1 = $Dm
/*63478*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*63480*/       OPC_MoveParent,
/*63481*/       OPC_RecordChild1, // #2 = $Ddin
/*63482*/       OPC_CheckPredicate, 83, // Predicate_fadd_mlx
/*63484*/       OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->63506
/*63487*/         OPC_CheckPatternPredicate, 76, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*63489*/         OPC_EmitInteger, MVT::i32, 14, 
/*63492*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63495*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAD), 0,
                      MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*63506*/       /*SwitchType*/ 19, MVT::f32,// ->63527
/*63508*/         OPC_CheckPatternPredicate, 78, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*63510*/         OPC_EmitInteger, MVT::i32, 14, 
/*63513*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63516*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAS), 0,
                      MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*63527*/       0, // EndSwitchType
/*63528*/     /*Scope*/ 56, /*->63585*/
/*63529*/       OPC_RecordChild0, // #0 = $dstin
/*63530*/       OPC_MoveChild1,
/*63531*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*63534*/       OPC_RecordChild0, // #1 = $a
/*63535*/       OPC_RecordChild1, // #2 = $b
/*63536*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*63538*/       OPC_MoveParent,
/*63539*/       OPC_CheckPredicate, 83, // Predicate_fadd_mlx
/*63541*/       OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->63563
/*63544*/         OPC_CheckPatternPredicate, 76, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*63546*/         OPC_EmitInteger, MVT::i32, 14, 
/*63549*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63552*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAD), 0,
                      MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
/*63563*/       /*SwitchType*/ 19, MVT::f32,// ->63584
/*63565*/         OPC_CheckPatternPredicate, 78, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*63567*/         OPC_EmitInteger, MVT::i32, 14, 
/*63570*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63573*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAS), 0,
                      MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
/*63584*/       0, // EndSwitchType
/*63585*/     /*Scope*/ 56, /*->63642*/
/*63586*/       OPC_MoveChild0,
/*63587*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*63590*/       OPC_RecordChild0, // #0 = $Dn
/*63591*/       OPC_RecordChild1, // #1 = $Dm
/*63592*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*63594*/       OPC_MoveParent,
/*63595*/       OPC_RecordChild1, // #2 = $Ddin
/*63596*/       OPC_CheckPredicate, 83, // Predicate_fadd_mlx
/*63598*/       OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->63620
/*63601*/         OPC_CheckPatternPredicate, 77, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*63603*/         OPC_EmitInteger, MVT::i32, 14, 
/*63606*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63609*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAD), 0,
                      MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*63620*/       /*SwitchType*/ 19, MVT::f32,// ->63641
/*63622*/         OPC_CheckPatternPredicate, 79, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*63624*/         OPC_EmitInteger, MVT::i32, 14, 
/*63627*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63630*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAS), 0,
                      MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*63641*/       0, // EndSwitchType
/*63642*/     /*Scope*/ 70|128,2/*326*/, /*->63970*/
/*63644*/       OPC_RecordChild0, // #0 = $dstin
/*63645*/       OPC_MoveChild1,
/*63646*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*63649*/       OPC_RecordChild0, // #1 = $a
/*63650*/       OPC_RecordChild1, // #2 = $b
/*63651*/       OPC_Scope, 49, /*->63702*/ // 2 children in Scope
/*63653*/         OPC_CheckPredicate, 50, // Predicate_fmul_su
/*63655*/         OPC_MoveParent,
/*63656*/         OPC_CheckPredicate, 83, // Predicate_fadd_mlx
/*63658*/         OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->63680
/*63661*/           OPC_CheckPatternPredicate, 77, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*63663*/           OPC_EmitInteger, MVT::i32, 14, 
/*63666*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63669*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAD), 0,
                        MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
/*63680*/         /*SwitchType*/ 19, MVT::f32,// ->63701
/*63682*/           OPC_CheckPatternPredicate, 79, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*63684*/           OPC_EmitInteger, MVT::i32, 14, 
/*63687*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63690*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAS), 0,
                        MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
/*63701*/         0, // EndSwitchType
/*63702*/       /*Scope*/ 9|128,2/*265*/, /*->63969*/
/*63704*/         OPC_MoveParent,
/*63705*/         OPC_CheckType, MVT::f32,
/*63707*/         OPC_Scope, 0|128,1/*128*/, /*->63838*/ // 2 children in Scope
/*63710*/           OPC_CheckPatternPredicate, 80, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (Subtarget->useNEONForSinglePrecisionFP())
/*63712*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*63718*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*63721*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*63729*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63732*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*63741*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*63747*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*63750*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*63758*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63761*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*63770*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*63776*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*63779*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*63787*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63790*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*63799*/           OPC_EmitInteger, MVT::i32, 14, 
/*63802*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63805*/           OPC_EmitNode1, TARGET_VAL(ARM::VMLAfd), 0,
                        MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*63816*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*63819*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*63827*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63830*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 22, 23, 
                    // Src: (fadd:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*63838*/         /*Scope*/ 0|128,1/*128*/, /*->63968*/
/*63840*/           OPC_CheckPatternPredicate, 81, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin()) && (Subtarget->useNEONForSinglePrecisionFP())
/*63842*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*63848*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*63851*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*63859*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63862*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*63871*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*63877*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*63880*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*63888*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63891*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*63900*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*63906*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*63909*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*63917*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63920*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*63929*/           OPC_EmitInteger, MVT::i32, 14, 
/*63932*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63935*/           OPC_EmitNode1, TARGET_VAL(ARM::VFMAfd), 0,
                        MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*63946*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*63949*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*63957*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63960*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 22, 23, 
                    // Src: (fadd:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VFMAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*63968*/         0, /*End of Scope*/
/*63969*/       0, /*End of Scope*/
/*63970*/     /*Scope*/ 16|128,2/*272*/, /*->64244*/
/*63972*/       OPC_MoveChild0,
/*63973*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*63976*/       OPC_RecordChild0, // #0 = $a
/*63977*/       OPC_RecordChild1, // #1 = $b
/*63978*/       OPC_MoveParent,
/*63979*/       OPC_RecordChild1, // #2 = $acc
/*63980*/       OPC_CheckType, MVT::f32,
/*63982*/       OPC_Scope, 0|128,1/*128*/, /*->64113*/ // 2 children in Scope
/*63985*/         OPC_CheckPatternPredicate, 80, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (Subtarget->useNEONForSinglePrecisionFP())
/*63987*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*63993*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*63996*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*64004*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64007*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 5, 2, 6,  // Results = #7
/*64016*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*64022*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64025*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*64033*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64036*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 10, 0, 11,  // Results = #12
/*64045*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*64051*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64054*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*64062*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64065*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 15, 1, 16,  // Results = #17
/*64074*/         OPC_EmitInteger, MVT::i32, 14, 
/*64077*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64080*/         OPC_EmitNode1, TARGET_VAL(ARM::VMLAfd), 0,
                      MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*64091*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64094*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*64102*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64105*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f32, 2/*#Ops*/, 22, 23, 
                  // Src: (fadd:f32 (fmul:f32 SPR:f32:$a, SPR:f32:$b), SPR:f32:$acc) - Complexity = 6
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*64113*/       /*Scope*/ 0|128,1/*128*/, /*->64243*/
/*64115*/         OPC_CheckPatternPredicate, 81, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin()) && (Subtarget->useNEONForSinglePrecisionFP())
/*64117*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*64123*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64126*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*64134*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64137*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 5, 2, 6,  // Results = #7
/*64146*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*64152*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64155*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*64163*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64166*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 10, 0, 11,  // Results = #12
/*64175*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*64181*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64184*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*64192*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64195*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 15, 1, 16,  // Results = #17
/*64204*/         OPC_EmitInteger, MVT::i32, 14, 
/*64207*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64210*/         OPC_EmitNode1, TARGET_VAL(ARM::VFMAfd), 0,
                      MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*64221*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64224*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*64232*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64235*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f32, 2/*#Ops*/, 22, 23, 
                  // Src: (fadd:f32 (fmul:f32 SPR:f32:$a, SPR:f32:$b), SPR:f32:$acc) - Complexity = 6
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VFMAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*64243*/       0, /*End of Scope*/
/*64244*/     /*Scope*/ 17|128,2/*273*/, /*->64519*/
/*64246*/       OPC_RecordChild0, // #0 = $Dn
/*64247*/       OPC_Scope, 17|128,1/*145*/, /*->64395*/ // 2 children in Scope
/*64250*/         OPC_RecordChild1, // #1 = $Dm
/*64251*/         OPC_SwitchType /*2 cases */, 18, MVT::f64,// ->64272
/*64254*/           OPC_CheckPatternPredicate, 18, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*64256*/           OPC_EmitInteger, MVT::i32, 14, 
/*64259*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64262*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDD), 0,
                        MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fadd:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                    // Dst: (VADDD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*64272*/         /*SwitchType*/ 120, MVT::f32,// ->64394
/*64274*/           OPC_Scope, 18, /*->64294*/ // 2 children in Scope
/*64276*/             OPC_CheckPatternPredicate, 19, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*64278*/             OPC_EmitInteger, MVT::i32, 14, 
/*64281*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64284*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDS), 0,
                          MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (fadd:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                      // Dst: (VADDS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*64294*/           /*Scope*/ 98, /*->64393*/
/*64295*/             OPC_CheckPatternPredicate, 62, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*64297*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*64303*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64306*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*64314*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64317*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*64326*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*64332*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64335*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*64343*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64346*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*64355*/             OPC_EmitInteger, MVT::i32, 14, 
/*64358*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64361*/             OPC_EmitNode1, TARGET_VAL(ARM::VADDfd), 0,
                          MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*64371*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64374*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*64382*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64385*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 16, 17, 
                      // Src: (fadd:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VADDfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*64393*/           0, /*End of Scope*/
/*64394*/         0, // EndSwitchType
/*64395*/       /*Scope*/ 122, /*->64518*/
/*64396*/         OPC_MoveChild1,
/*64397*/         OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*64400*/         OPC_Scope, 70, /*->64472*/ // 2 children in Scope
/*64402*/           OPC_RecordChild0, // #1 = $Vn
/*64403*/           OPC_MoveChild1,
/*64404*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*64407*/           OPC_RecordChild0, // #2 = $Vm
/*64408*/           OPC_CheckChild0Type, MVT::v2f32,
/*64410*/           OPC_RecordChild1, // #3 = $lane
/*64411*/           OPC_MoveChild1,
/*64412*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64415*/           OPC_MoveParent,
/*64416*/           OPC_MoveParent,
/*64417*/           OPC_CheckPredicate, 50, // Predicate_fmul_su
/*64419*/           OPC_MoveParent,
/*64420*/           OPC_CheckPredicate, 83, // Predicate_fadd_mlx
/*64422*/           OPC_SwitchType /*2 cases */, 22, MVT::v2f32,// ->64447
/*64425*/             OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*64427*/             OPC_EmitConvertToTarget, 3,
/*64429*/             OPC_EmitInteger, MVT::i32, 14, 
/*64432*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64435*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfd), 0,
                          MVT::v2f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                      // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*64447*/           /*SwitchType*/ 22, MVT::v4f32,// ->64471
/*64449*/             OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*64451*/             OPC_EmitConvertToTarget, 3,
/*64453*/             OPC_EmitInteger, MVT::i32, 14, 
/*64456*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64459*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfq), 0,
                          MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                      // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*64471*/           0, // EndSwitchType
/*64472*/         /*Scope*/ 44, /*->64517*/
/*64473*/           OPC_MoveChild0,
/*64474*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*64477*/           OPC_RecordChild0, // #1 = $Vm
/*64478*/           OPC_CheckChild0Type, MVT::v2f32,
/*64480*/           OPC_RecordChild1, // #2 = $lane
/*64481*/           OPC_MoveChild1,
/*64482*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64485*/           OPC_MoveParent,
/*64486*/           OPC_MoveParent,
/*64487*/           OPC_RecordChild1, // #3 = $Vn
/*64488*/           OPC_CheckPredicate, 50, // Predicate_fmul_su
/*64490*/           OPC_MoveParent,
/*64491*/           OPC_CheckPredicate, 83, // Predicate_fadd_mlx
/*64493*/           OPC_CheckType, MVT::v2f32,
/*64495*/           OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*64497*/           OPC_EmitConvertToTarget, 2,
/*64499*/           OPC_EmitInteger, MVT::i32, 14, 
/*64502*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64505*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfd), 0,
                        MVT::v2f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                    // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                    // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*64517*/         0, /*End of Scope*/
/*64518*/       0, /*End of Scope*/
/*64519*/     /*Scope*/ 98, /*->64618*/
/*64520*/       OPC_MoveChild0,
/*64521*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*64524*/       OPC_Scope, 45, /*->64571*/ // 2 children in Scope
/*64526*/         OPC_RecordChild0, // #0 = $Vn
/*64527*/         OPC_MoveChild1,
/*64528*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*64531*/         OPC_RecordChild0, // #1 = $Vm
/*64532*/         OPC_CheckChild0Type, MVT::v2f32,
/*64534*/         OPC_RecordChild1, // #2 = $lane
/*64535*/         OPC_MoveChild1,
/*64536*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64539*/         OPC_MoveParent,
/*64540*/         OPC_MoveParent,
/*64541*/         OPC_CheckPredicate, 50, // Predicate_fmul_su
/*64543*/         OPC_MoveParent,
/*64544*/         OPC_RecordChild1, // #3 = $src1
/*64545*/         OPC_CheckPredicate, 83, // Predicate_fadd_mlx
/*64547*/         OPC_CheckType, MVT::v2f32,
/*64549*/         OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*64551*/         OPC_EmitConvertToTarget, 2,
/*64553*/         OPC_EmitInteger, MVT::i32, 14, 
/*64556*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64559*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfd), 0,
                      MVT::v2f32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*64571*/       /*Scope*/ 45, /*->64617*/
/*64572*/         OPC_MoveChild0,
/*64573*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*64576*/         OPC_RecordChild0, // #0 = $Vm
/*64577*/         OPC_CheckChild0Type, MVT::v2f32,
/*64579*/         OPC_RecordChild1, // #1 = $lane
/*64580*/         OPC_MoveChild1,
/*64581*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64584*/         OPC_MoveParent,
/*64585*/         OPC_MoveParent,
/*64586*/         OPC_RecordChild1, // #2 = $Vn
/*64587*/         OPC_CheckPredicate, 50, // Predicate_fmul_su
/*64589*/         OPC_MoveParent,
/*64590*/         OPC_RecordChild1, // #3 = $src1
/*64591*/         OPC_CheckPredicate, 83, // Predicate_fadd_mlx
/*64593*/         OPC_CheckType, MVT::v2f32,
/*64595*/         OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*64597*/         OPC_EmitConvertToTarget, 1,
/*64599*/         OPC_EmitInteger, MVT::i32, 14, 
/*64602*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64605*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfd), 0,
                      MVT::v2f32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (fadd:v2f32 (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*64617*/       0, /*End of Scope*/
/*64618*/     /*Scope*/ 49, /*->64668*/
/*64619*/       OPC_RecordChild0, // #0 = $src1
/*64620*/       OPC_MoveChild1,
/*64621*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*64624*/       OPC_MoveChild0,
/*64625*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*64628*/       OPC_RecordChild0, // #1 = $Vm
/*64629*/       OPC_CheckChild0Type, MVT::v2f32,
/*64631*/       OPC_RecordChild1, // #2 = $lane
/*64632*/       OPC_MoveChild1,
/*64633*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64636*/       OPC_MoveParent,
/*64637*/       OPC_MoveParent,
/*64638*/       OPC_RecordChild1, // #3 = $Vn
/*64639*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*64641*/       OPC_MoveParent,
/*64642*/       OPC_CheckPredicate, 83, // Predicate_fadd_mlx
/*64644*/       OPC_CheckType, MVT::v4f32,
/*64646*/       OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*64648*/       OPC_EmitConvertToTarget, 2,
/*64650*/       OPC_EmitInteger, MVT::i32, 14, 
/*64653*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64656*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfq), 0,
                    MVT::v4f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*64668*/     /*Scope*/ 98, /*->64767*/
/*64669*/       OPC_MoveChild0,
/*64670*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*64673*/       OPC_Scope, 45, /*->64720*/ // 2 children in Scope
/*64675*/         OPC_RecordChild0, // #0 = $Vn
/*64676*/         OPC_MoveChild1,
/*64677*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*64680*/         OPC_RecordChild0, // #1 = $Vm
/*64681*/         OPC_CheckChild0Type, MVT::v2f32,
/*64683*/         OPC_RecordChild1, // #2 = $lane
/*64684*/         OPC_MoveChild1,
/*64685*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64688*/         OPC_MoveParent,
/*64689*/         OPC_MoveParent,
/*64690*/         OPC_CheckPredicate, 50, // Predicate_fmul_su
/*64692*/         OPC_MoveParent,
/*64693*/         OPC_RecordChild1, // #3 = $src1
/*64694*/         OPC_CheckPredicate, 83, // Predicate_fadd_mlx
/*64696*/         OPC_CheckType, MVT::v4f32,
/*64698*/         OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*64700*/         OPC_EmitConvertToTarget, 2,
/*64702*/         OPC_EmitInteger, MVT::i32, 14, 
/*64705*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64708*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfq), 0,
                      MVT::v4f32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*64720*/       /*Scope*/ 45, /*->64766*/
/*64721*/         OPC_MoveChild0,
/*64722*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*64725*/         OPC_RecordChild0, // #0 = $Vm
/*64726*/         OPC_CheckChild0Type, MVT::v2f32,
/*64728*/         OPC_RecordChild1, // #1 = $lane
/*64729*/         OPC_MoveChild1,
/*64730*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64733*/         OPC_MoveParent,
/*64734*/         OPC_MoveParent,
/*64735*/         OPC_RecordChild1, // #2 = $Vn
/*64736*/         OPC_CheckPredicate, 50, // Predicate_fmul_su
/*64738*/         OPC_MoveParent,
/*64739*/         OPC_RecordChild1, // #3 = $src1
/*64740*/         OPC_CheckPredicate, 83, // Predicate_fadd_mlx
/*64742*/         OPC_CheckType, MVT::v4f32,
/*64744*/         OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*64746*/         OPC_EmitConvertToTarget, 1,
/*64748*/         OPC_EmitInteger, MVT::i32, 14, 
/*64751*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64754*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfq), 0,
                      MVT::v4f32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (fadd:v4f32 (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*64766*/       0, /*End of Scope*/
/*64767*/     /*Scope*/ 1|128,1/*129*/, /*->64898*/
/*64769*/       OPC_RecordChild0, // #0 = $src1
/*64770*/       OPC_MoveChild1,
/*64771*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*64774*/       OPC_Scope, 60, /*->64836*/ // 2 children in Scope
/*64776*/         OPC_RecordChild0, // #1 = $src2
/*64777*/         OPC_MoveChild1,
/*64778*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*64781*/         OPC_RecordChild0, // #2 = $src3
/*64782*/         OPC_CheckChild0Type, MVT::v4f32,
/*64784*/         OPC_RecordChild1, // #3 = $lane
/*64785*/         OPC_MoveChild1,
/*64786*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64789*/         OPC_MoveParent,
/*64790*/         OPC_MoveParent,
/*64791*/         OPC_CheckPredicate, 50, // Predicate_fmul_su
/*64793*/         OPC_MoveParent,
/*64794*/         OPC_CheckPredicate, 83, // Predicate_fadd_mlx
/*64796*/         OPC_CheckType, MVT::v4f32,
/*64798*/         OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*64800*/         OPC_EmitConvertToTarget, 3,
/*64802*/         OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*64805*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v2f32, 2/*#Ops*/, 2, 5,  // Results = #6
/*64813*/         OPC_EmitConvertToTarget, 3,
/*64815*/         OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*64818*/         OPC_EmitInteger, MVT::i32, 14, 
/*64821*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64824*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfq), 0,
                      MVT::v4f32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                  // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*64836*/       /*Scope*/ 60, /*->64897*/
/*64837*/         OPC_MoveChild0,
/*64838*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*64841*/         OPC_RecordChild0, // #1 = $src3
/*64842*/         OPC_CheckChild0Type, MVT::v4f32,
/*64844*/         OPC_RecordChild1, // #2 = $lane
/*64845*/         OPC_MoveChild1,
/*64846*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64849*/         OPC_MoveParent,
/*64850*/         OPC_MoveParent,
/*64851*/         OPC_RecordChild1, // #3 = $src2
/*64852*/         OPC_CheckPredicate, 50, // Predicate_fmul_su
/*64854*/         OPC_MoveParent,
/*64855*/         OPC_CheckPredicate, 83, // Predicate_fadd_mlx
/*64857*/         OPC_CheckType, MVT::v4f32,
/*64859*/         OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*64861*/         OPC_EmitConvertToTarget, 2,
/*64863*/         OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*64866*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6
/*64874*/         OPC_EmitConvertToTarget, 2,
/*64876*/         OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*64879*/         OPC_EmitInteger, MVT::i32, 14, 
/*64882*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64885*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfq), 0,
                      MVT::v4f32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                  // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*64897*/       0, /*End of Scope*/
/*64898*/     /*Scope*/ 2|128,1/*130*/, /*->65030*/
/*64900*/       OPC_MoveChild0,
/*64901*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*64904*/       OPC_Scope, 61, /*->64967*/ // 2 children in Scope
/*64906*/         OPC_RecordChild0, // #0 = $src2
/*64907*/         OPC_MoveChild1,
/*64908*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*64911*/         OPC_RecordChild0, // #1 = $src3
/*64912*/         OPC_CheckChild0Type, MVT::v4f32,
/*64914*/         OPC_RecordChild1, // #2 = $lane
/*64915*/         OPC_MoveChild1,
/*64916*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64919*/         OPC_MoveParent,
/*64920*/         OPC_MoveParent,
/*64921*/         OPC_CheckPredicate, 50, // Predicate_fmul_su
/*64923*/         OPC_MoveParent,
/*64924*/         OPC_RecordChild1, // #3 = $src1
/*64925*/         OPC_CheckPredicate, 83, // Predicate_fadd_mlx
/*64927*/         OPC_CheckType, MVT::v4f32,
/*64929*/         OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*64931*/         OPC_EmitConvertToTarget, 2,
/*64933*/         OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*64936*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6
/*64944*/         OPC_EmitConvertToTarget, 2,
/*64946*/         OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*64949*/         OPC_EmitInteger, MVT::i32, 14, 
/*64952*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64955*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfq), 0,
                      MVT::v4f32, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                  // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*64967*/       /*Scope*/ 61, /*->65029*/
/*64968*/         OPC_MoveChild0,
/*64969*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*64972*/         OPC_RecordChild0, // #0 = $src3
/*64973*/         OPC_CheckChild0Type, MVT::v4f32,
/*64975*/         OPC_RecordChild1, // #1 = $lane
/*64976*/         OPC_MoveChild1,
/*64977*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64980*/         OPC_MoveParent,
/*64981*/         OPC_MoveParent,
/*64982*/         OPC_RecordChild1, // #2 = $src2
/*64983*/         OPC_CheckPredicate, 50, // Predicate_fmul_su
/*64985*/         OPC_MoveParent,
/*64986*/         OPC_RecordChild1, // #3 = $src1
/*64987*/         OPC_CheckPredicate, 83, // Predicate_fadd_mlx
/*64989*/         OPC_CheckType, MVT::v4f32,
/*64991*/         OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*64993*/         OPC_EmitConvertToTarget, 1,
/*64995*/         OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*64998*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v2f32, 2/*#Ops*/, 0, 5,  // Results = #6
/*65006*/         OPC_EmitConvertToTarget, 1,
/*65008*/         OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*65011*/         OPC_EmitInteger, MVT::i32, 14, 
/*65014*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65017*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfq), 0,
                      MVT::v4f32, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                  // Src: (fadd:v4f32 (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*65029*/       0, /*End of Scope*/
/*65030*/     /*Scope*/ 115, /*->65146*/
/*65031*/       OPC_RecordChild0, // #0 = $src1
/*65032*/       OPC_MoveChild1,
/*65033*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*65036*/       OPC_Scope, 66, /*->65104*/ // 2 children in Scope
/*65038*/         OPC_RecordChild0, // #1 = $Vn
/*65039*/         OPC_MoveChild1,
/*65040*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65043*/         OPC_RecordChild0, // #2 = $Vm
/*65044*/         OPC_CheckChild0Type, MVT::v4f16,
/*65046*/         OPC_RecordChild1, // #3 = $lane
/*65047*/         OPC_MoveChild1,
/*65048*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65051*/         OPC_MoveParent,
/*65052*/         OPC_MoveParent,
/*65053*/         OPC_MoveParent,
/*65054*/         OPC_SwitchType /*2 cases */, 22, MVT::v4f16,// ->65079
/*65057*/           OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65059*/           OPC_EmitConvertToTarget, 3,
/*65061*/           OPC_EmitInteger, MVT::i32, 14, 
/*65064*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65067*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslhd), 0,
                        MVT::v4f16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (fadd:v4f16 DPR:v4f16:$src1, (fmul:v4f16 DPR:v4f16:$Vn, (NEONvduplane:v4f16 DPR_8:v4f16:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLAslhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*65079*/         /*SwitchType*/ 22, MVT::v8f16,// ->65103
/*65081*/           OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65083*/           OPC_EmitConvertToTarget, 3,
/*65085*/           OPC_EmitInteger, MVT::i32, 14, 
/*65088*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65091*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslhq), 0,
                        MVT::v8f16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (fadd:v8f16 QPR:v8f16:$src1, (fmul:v8f16 QPR:v8f16:$Vn, (NEONvduplane:v8f16 DPR_8:v4f16:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLAslhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*65103*/         0, // EndSwitchType
/*65104*/       /*Scope*/ 40, /*->65145*/
/*65105*/         OPC_MoveChild0,
/*65106*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65109*/         OPC_RecordChild0, // #1 = $Vm
/*65110*/         OPC_CheckChild0Type, MVT::v4f16,
/*65112*/         OPC_RecordChild1, // #2 = $lane
/*65113*/         OPC_MoveChild1,
/*65114*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65117*/         OPC_MoveParent,
/*65118*/         OPC_MoveParent,
/*65119*/         OPC_RecordChild1, // #3 = $Vn
/*65120*/         OPC_MoveParent,
/*65121*/         OPC_CheckType, MVT::v4f16,
/*65123*/         OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65125*/         OPC_EmitConvertToTarget, 2,
/*65127*/         OPC_EmitInteger, MVT::i32, 14, 
/*65130*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65133*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslhd), 0,
                      MVT::v4f16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (fadd:v4f16 DPR:v4f16:$src1, (fmul:v4f16 (NEONvduplane:v4f16 DPR_8:v4f16:$Vm, (imm:i32):$lane), DPR:v4f16:$Vn)) - Complexity = 12
                  // Dst: (VMLAslhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*65145*/       0, /*End of Scope*/
/*65146*/     /*Scope*/ 90, /*->65237*/
/*65147*/       OPC_MoveChild0,
/*65148*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*65151*/       OPC_Scope, 41, /*->65194*/ // 2 children in Scope
/*65153*/         OPC_RecordChild0, // #0 = $Vn
/*65154*/         OPC_MoveChild1,
/*65155*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65158*/         OPC_RecordChild0, // #1 = $Vm
/*65159*/         OPC_CheckChild0Type, MVT::v4f16,
/*65161*/         OPC_RecordChild1, // #2 = $lane
/*65162*/         OPC_MoveChild1,
/*65163*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65166*/         OPC_MoveParent,
/*65167*/         OPC_MoveParent,
/*65168*/         OPC_MoveParent,
/*65169*/         OPC_RecordChild1, // #3 = $src1
/*65170*/         OPC_CheckType, MVT::v4f16,
/*65172*/         OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65174*/         OPC_EmitConvertToTarget, 2,
/*65176*/         OPC_EmitInteger, MVT::i32, 14, 
/*65179*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65182*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslhd), 0,
                      MVT::v4f16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (fadd:v4f16 (fmul:v4f16 DPR:v4f16:$Vn, (NEONvduplane:v4f16 DPR_8:v4f16:$Vm, (imm:i32):$lane)), DPR:v4f16:$src1) - Complexity = 12
                  // Dst: (VMLAslhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*65194*/       /*Scope*/ 41, /*->65236*/
/*65195*/         OPC_MoveChild0,
/*65196*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65199*/         OPC_RecordChild0, // #0 = $Vm
/*65200*/         OPC_CheckChild0Type, MVT::v4f16,
/*65202*/         OPC_RecordChild1, // #1 = $lane
/*65203*/         OPC_MoveChild1,
/*65204*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65207*/         OPC_MoveParent,
/*65208*/         OPC_MoveParent,
/*65209*/         OPC_RecordChild1, // #2 = $Vn
/*65210*/         OPC_MoveParent,
/*65211*/         OPC_RecordChild1, // #3 = $src1
/*65212*/         OPC_CheckType, MVT::v4f16,
/*65214*/         OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65216*/         OPC_EmitConvertToTarget, 1,
/*65218*/         OPC_EmitInteger, MVT::i32, 14, 
/*65221*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65224*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslhd), 0,
                      MVT::v4f16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (fadd:v4f16 (fmul:v4f16 (NEONvduplane:v4f16 DPR_8:v4f16:$Vm, (imm:i32):$lane), DPR:v4f16:$Vn), DPR:v4f16:$src1) - Complexity = 12
                  // Dst: (VMLAslhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*65236*/       0, /*End of Scope*/
/*65237*/     /*Scope*/ 45, /*->65283*/
/*65238*/       OPC_RecordChild0, // #0 = $src1
/*65239*/       OPC_MoveChild1,
/*65240*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*65243*/       OPC_MoveChild0,
/*65244*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65247*/       OPC_RecordChild0, // #1 = $Vm
/*65248*/       OPC_CheckChild0Type, MVT::v4f16,
/*65250*/       OPC_RecordChild1, // #2 = $lane
/*65251*/       OPC_MoveChild1,
/*65252*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65255*/       OPC_MoveParent,
/*65256*/       OPC_MoveParent,
/*65257*/       OPC_RecordChild1, // #3 = $Vn
/*65258*/       OPC_MoveParent,
/*65259*/       OPC_CheckType, MVT::v8f16,
/*65261*/       OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65263*/       OPC_EmitConvertToTarget, 2,
/*65265*/       OPC_EmitInteger, MVT::i32, 14, 
/*65268*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65271*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslhq), 0,
                    MVT::v8f16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                // Src: (fadd:v8f16 QPR:v8f16:$src1, (fmul:v8f16 (NEONvduplane:v8f16 DPR_8:v4f16:$Vm, (imm:i32):$lane), QPR:v8f16:$Vn)) - Complexity = 12
                // Dst: (VMLAslhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*65283*/     /*Scope*/ 90, /*->65374*/
/*65284*/       OPC_MoveChild0,
/*65285*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*65288*/       OPC_Scope, 41, /*->65331*/ // 2 children in Scope
/*65290*/         OPC_RecordChild0, // #0 = $Vn
/*65291*/         OPC_MoveChild1,
/*65292*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65295*/         OPC_RecordChild0, // #1 = $Vm
/*65296*/         OPC_CheckChild0Type, MVT::v4f16,
/*65298*/         OPC_RecordChild1, // #2 = $lane
/*65299*/         OPC_MoveChild1,
/*65300*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65303*/         OPC_MoveParent,
/*65304*/         OPC_MoveParent,
/*65305*/         OPC_MoveParent,
/*65306*/         OPC_RecordChild1, // #3 = $src1
/*65307*/         OPC_CheckType, MVT::v8f16,
/*65309*/         OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65311*/         OPC_EmitConvertToTarget, 2,
/*65313*/         OPC_EmitInteger, MVT::i32, 14, 
/*65316*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65319*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslhq), 0,
                      MVT::v8f16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (fadd:v8f16 (fmul:v8f16 QPR:v8f16:$Vn, (NEONvduplane:v8f16 DPR_8:v4f16:$Vm, (imm:i32):$lane)), QPR:v8f16:$src1) - Complexity = 12
                  // Dst: (VMLAslhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*65331*/       /*Scope*/ 41, /*->65373*/
/*65332*/         OPC_MoveChild0,
/*65333*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65336*/         OPC_RecordChild0, // #0 = $Vm
/*65337*/         OPC_CheckChild0Type, MVT::v4f16,
/*65339*/         OPC_RecordChild1, // #1 = $lane
/*65340*/         OPC_MoveChild1,
/*65341*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65344*/         OPC_MoveParent,
/*65345*/         OPC_MoveParent,
/*65346*/         OPC_RecordChild1, // #2 = $Vn
/*65347*/         OPC_MoveParent,
/*65348*/         OPC_RecordChild1, // #3 = $src1
/*65349*/         OPC_CheckType, MVT::v8f16,
/*65351*/         OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65353*/         OPC_EmitConvertToTarget, 1,
/*65355*/         OPC_EmitInteger, MVT::i32, 14, 
/*65358*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65361*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslhq), 0,
                      MVT::v8f16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (fadd:v8f16 (fmul:v8f16 (NEONvduplane:v8f16 DPR_8:v4f16:$Vm, (imm:i32):$lane), QPR:v8f16:$Vn), QPR:v8f16:$src1) - Complexity = 12
                  // Dst: (VMLAslhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*65373*/       0, /*End of Scope*/
/*65374*/     /*Scope*/ 16|128,1/*144*/, /*->65520*/
/*65376*/       OPC_RecordChild0, // #0 = $src1
/*65377*/       OPC_MoveChild1,
/*65378*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*65381*/       OPC_RecordChild0, // #1 = $Vn
/*65382*/       OPC_RecordChild1, // #2 = $Vm
/*65383*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*65385*/       OPC_MoveParent,
/*65386*/       OPC_CheckPredicate, 83, // Predicate_fadd_mlx
/*65388*/       OPC_SwitchType /*4 cases */, 42, MVT::v2f32,// ->65433
/*65391*/         OPC_Scope, 19, /*->65412*/ // 2 children in Scope
/*65393*/           OPC_CheckPatternPredicate, 84, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65395*/           OPC_EmitInteger, MVT::i32, 14, 
/*65398*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65401*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAfd), 0,
                        MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VMLAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*65412*/         /*Scope*/ 19, /*->65432*/
/*65413*/           OPC_CheckPatternPredicate, 85, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*65415*/           OPC_EmitInteger, MVT::i32, 14, 
/*65418*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65421*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAfd), 0,
                        MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*65432*/         0, /*End of Scope*/
/*65433*/       /*SwitchType*/ 42, MVT::v4f32,// ->65477
/*65435*/         OPC_Scope, 19, /*->65456*/ // 2 children in Scope
/*65437*/           OPC_CheckPatternPredicate, 84, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65439*/           OPC_EmitInteger, MVT::i32, 14, 
/*65442*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65445*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAfq), 0,
                        MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VMLAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*65456*/         /*Scope*/ 19, /*->65476*/
/*65457*/           OPC_CheckPatternPredicate, 85, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*65459*/           OPC_EmitInteger, MVT::i32, 14, 
/*65462*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65465*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAfq), 0,
                        MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*65476*/         0, /*End of Scope*/
/*65477*/       /*SwitchType*/ 19, MVT::v4f16,// ->65498
/*65479*/         OPC_CheckPatternPredicate, 86, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65481*/         OPC_EmitInteger, MVT::i32, 14, 
/*65484*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65487*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAhd), 0,
                      MVT::v4f16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:v4f16 DPR:v4f16:$src1, (fmul:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*65498*/       /*SwitchType*/ 19, MVT::v8f16,// ->65519
/*65500*/         OPC_CheckPatternPredicate, 86, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65502*/         OPC_EmitInteger, MVT::i32, 14, 
/*65505*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65508*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAhq), 0,
                      MVT::v8f16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:v8f16 QPR:v8f16:$src1, (fmul:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*65519*/       0, // EndSwitchType
/*65520*/     /*Scope*/ 16|128,1/*144*/, /*->65666*/
/*65522*/       OPC_MoveChild0,
/*65523*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*65526*/       OPC_RecordChild0, // #0 = $Vn
/*65527*/       OPC_RecordChild1, // #1 = $Vm
/*65528*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*65530*/       OPC_MoveParent,
/*65531*/       OPC_RecordChild1, // #2 = $src1
/*65532*/       OPC_CheckPredicate, 83, // Predicate_fadd_mlx
/*65534*/       OPC_SwitchType /*4 cases */, 42, MVT::v2f32,// ->65579
/*65537*/         OPC_Scope, 19, /*->65558*/ // 2 children in Scope
/*65539*/           OPC_CheckPatternPredicate, 84, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65541*/           OPC_EmitInteger, MVT::i32, 14, 
/*65544*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65547*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAfd), 0,
                        MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VMLAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*65558*/         /*Scope*/ 19, /*->65578*/
/*65559*/           OPC_CheckPatternPredicate, 85, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*65561*/           OPC_EmitInteger, MVT::i32, 14, 
/*65564*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65567*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAfd), 0,
                        MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*65578*/         0, /*End of Scope*/
/*65579*/       /*SwitchType*/ 42, MVT::v4f32,// ->65623
/*65581*/         OPC_Scope, 19, /*->65602*/ // 2 children in Scope
/*65583*/           OPC_CheckPatternPredicate, 84, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65585*/           OPC_EmitInteger, MVT::i32, 14, 
/*65588*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65591*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAfq), 0,
                        MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VMLAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*65602*/         /*Scope*/ 19, /*->65622*/
/*65603*/           OPC_CheckPatternPredicate, 85, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*65605*/           OPC_EmitInteger, MVT::i32, 14, 
/*65608*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65611*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAfq), 0,
                        MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*65622*/         0, /*End of Scope*/
/*65623*/       /*SwitchType*/ 19, MVT::v4f16,// ->65644
/*65625*/         OPC_CheckPatternPredicate, 86, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65627*/         OPC_EmitInteger, MVT::i32, 14, 
/*65630*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65633*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAhd), 0,
                      MVT::v4f16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:v4f16 (fmul:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)<<P:Predicate_fmul_su>>, DPR:v4f16:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*65644*/       /*SwitchType*/ 19, MVT::v8f16,// ->65665
/*65646*/         OPC_CheckPatternPredicate, 86, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65648*/         OPC_EmitInteger, MVT::i32, 14, 
/*65651*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65654*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAhq), 0,
                      MVT::v8f16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:v8f16 (fmul:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)<<P:Predicate_fmul_su>>, QPR:v8f16:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*65665*/       0, // EndSwitchType
/*65666*/     /*Scope*/ 52, /*->65719*/
/*65667*/       OPC_RecordChild0, // #0 = $src1
/*65668*/       OPC_MoveChild1,
/*65669*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*65672*/       OPC_RecordChild0, // #1 = $Vn
/*65673*/       OPC_RecordChild1, // #2 = $Vm
/*65674*/       OPC_MoveParent,
/*65675*/       OPC_SwitchType /*2 cases */, 19, MVT::v4f16,// ->65697
/*65678*/         OPC_CheckPatternPredicate, 87, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*65680*/         OPC_EmitInteger, MVT::i32, 14, 
/*65683*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65686*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAhd), 0,
                      MVT::v4f16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:v4f16 DPR:v4f16:$src1, (fmul:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)) - Complexity = 6
                  // Dst: (VFMAhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*65697*/       /*SwitchType*/ 19, MVT::v8f16,// ->65718
/*65699*/         OPC_CheckPatternPredicate, 87, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*65701*/         OPC_EmitInteger, MVT::i32, 14, 
/*65704*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65707*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAhq), 0,
                      MVT::v8f16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:v8f16 QPR:v8f16:$src1, (fmul:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)) - Complexity = 6
                  // Dst: (VFMAhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*65718*/       0, // EndSwitchType
/*65719*/     /*Scope*/ 52, /*->65772*/
/*65720*/       OPC_MoveChild0,
/*65721*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*65724*/       OPC_RecordChild0, // #0 = $Vn
/*65725*/       OPC_RecordChild1, // #1 = $Vm
/*65726*/       OPC_MoveParent,
/*65727*/       OPC_RecordChild1, // #2 = $src1
/*65728*/       OPC_SwitchType /*2 cases */, 19, MVT::v4f16,// ->65750
/*65731*/         OPC_CheckPatternPredicate, 87, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*65733*/         OPC_EmitInteger, MVT::i32, 14, 
/*65736*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65739*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAhd), 0,
                      MVT::v4f16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:v4f16 (fmul:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm), DPR:v4f16:$src1) - Complexity = 6
                  // Dst: (VFMAhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*65750*/       /*SwitchType*/ 19, MVT::v8f16,// ->65771
/*65752*/         OPC_CheckPatternPredicate, 87, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*65754*/         OPC_EmitInteger, MVT::i32, 14, 
/*65757*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65760*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAhq), 0,
                      MVT::v8f16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:v8f16 (fmul:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm), QPR:v8f16:$src1) - Complexity = 6
                  // Dst: (VFMAhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*65771*/       0, // EndSwitchType
/*65772*/     /*Scope*/ 84, /*->65857*/
/*65773*/       OPC_RecordChild0, // #0 = $Vn
/*65774*/       OPC_RecordChild1, // #1 = $Vm
/*65775*/       OPC_SwitchType /*4 cases */, 18, MVT::v2f32,// ->65796
/*65778*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65780*/         OPC_EmitInteger, MVT::i32, 14, 
/*65783*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65786*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDfd), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fadd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VADDfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*65796*/       /*SwitchType*/ 18, MVT::v4f32,// ->65816
/*65798*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65800*/         OPC_EmitInteger, MVT::i32, 14, 
/*65803*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65806*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDfq), 0,
                      MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fadd:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VADDfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*65816*/       /*SwitchType*/ 18, MVT::v4f16,// ->65836
/*65818*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*65820*/         OPC_EmitInteger, MVT::i32, 14, 
/*65823*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65826*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDhd), 0,
                      MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fadd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VADDhd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*65836*/       /*SwitchType*/ 18, MVT::v8f16,// ->65856
/*65838*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*65840*/         OPC_EmitInteger, MVT::i32, 14, 
/*65843*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65846*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDhq), 0,
                      MVT::v8f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fadd:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VADDhq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*65856*/       0, // EndSwitchType
/*65857*/     0, /*End of Scope*/
/*65858*/   /*SwitchOpcode*/ 39|128,11/*1447*/, TARGET_VAL(ISD::FSUB),// ->67309
/*65862*/     OPC_Scope, 107, /*->65971*/ // 6 children in Scope
/*65864*/       OPC_MoveChild0,
/*65865*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*65868*/       OPC_MoveChild0,
/*65869*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*65872*/       OPC_RecordChild0, // #0 = $Dn
/*65873*/       OPC_RecordChild1, // #1 = $Dm
/*65874*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*65876*/       OPC_MoveParent,
/*65877*/       OPC_MoveParent,
/*65878*/       OPC_RecordChild1, // #2 = $Ddin
/*65879*/       OPC_CheckPredicate, 83, // Predicate_fsub_mlx
/*65881*/       OPC_SwitchType /*2 cases */, 42, MVT::f64,// ->65926
/*65884*/         OPC_Scope, 19, /*->65905*/ // 2 children in Scope
/*65886*/           OPC_CheckPatternPredicate, 76, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*65888*/           OPC_EmitInteger, MVT::i32, 14, 
/*65891*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65894*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VNMLAD), 0,
                        MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fsub:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                    // Dst: (VNMLAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*65905*/         /*Scope*/ 19, /*->65925*/
/*65906*/           OPC_CheckPatternPredicate, 77, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*65908*/           OPC_EmitInteger, MVT::i32, 14, 
/*65911*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65914*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMAD), 0,
                        MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fsub:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                    // Dst: (VFNMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*65925*/         0, /*End of Scope*/
/*65926*/       /*SwitchType*/ 42, MVT::f32,// ->65970
/*65928*/         OPC_Scope, 19, /*->65949*/ // 2 children in Scope
/*65930*/           OPC_CheckPatternPredicate, 78, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*65932*/           OPC_EmitInteger, MVT::i32, 14, 
/*65935*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65938*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VNMLAS), 0,
                        MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fsub:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                    // Dst: (VNMLAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*65949*/         /*Scope*/ 19, /*->65969*/
/*65950*/           OPC_CheckPatternPredicate, 79, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*65952*/           OPC_EmitInteger, MVT::i32, 14, 
/*65955*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65958*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMAS), 0,
                        MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fsub:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                    // Dst: (VFNMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*65969*/         0, /*End of Scope*/
/*65970*/       0, // EndSwitchType
/*65971*/     /*Scope*/ 56, /*->66028*/
/*65972*/       OPC_RecordChild0, // #0 = $dstin
/*65973*/       OPC_MoveChild1,
/*65974*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*65977*/       OPC_RecordChild0, // #1 = $a
/*65978*/       OPC_RecordChild1, // #2 = $b
/*65979*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*65981*/       OPC_MoveParent,
/*65982*/       OPC_CheckPredicate, 83, // Predicate_fsub_mlx
/*65984*/       OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->66006
/*65987*/         OPC_CheckPatternPredicate, 76, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*65989*/         OPC_EmitInteger, MVT::i32, 14, 
/*65992*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65995*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSD), 0,
                      MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VMLSD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
/*66006*/       /*SwitchType*/ 19, MVT::f32,// ->66027
/*66008*/         OPC_CheckPatternPredicate, 78, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*66010*/         OPC_EmitInteger, MVT::i32, 14, 
/*66013*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66016*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSS), 0,
                      MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VMLSS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
/*66027*/       0, // EndSwitchType
/*66028*/     /*Scope*/ 56, /*->66085*/
/*66029*/       OPC_MoveChild0,
/*66030*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66033*/       OPC_RecordChild0, // #0 = $Dn
/*66034*/       OPC_RecordChild1, // #1 = $Dm
/*66035*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*66037*/       OPC_MoveParent,
/*66038*/       OPC_RecordChild1, // #2 = $Ddin
/*66039*/       OPC_CheckPredicate, 83, // Predicate_fsub_mlx
/*66041*/       OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->66063
/*66044*/         OPC_CheckPatternPredicate, 76, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*66046*/         OPC_EmitInteger, MVT::i32, 14, 
/*66049*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66052*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VNMLSD), 0,
                      MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VNMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*66063*/       /*SwitchType*/ 19, MVT::f32,// ->66084
/*66065*/         OPC_CheckPatternPredicate, 78, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*66067*/         OPC_EmitInteger, MVT::i32, 14, 
/*66070*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66073*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VNMLSS), 0,
                      MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VNMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*66084*/       0, // EndSwitchType
/*66085*/     /*Scope*/ 56, /*->66142*/
/*66086*/       OPC_RecordChild0, // #0 = $dstin
/*66087*/       OPC_MoveChild1,
/*66088*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66091*/       OPC_RecordChild0, // #1 = $a
/*66092*/       OPC_RecordChild1, // #2 = $b
/*66093*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*66095*/       OPC_MoveParent,
/*66096*/       OPC_CheckPredicate, 83, // Predicate_fsub_mlx
/*66098*/       OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->66120
/*66101*/         OPC_CheckPatternPredicate, 77, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66103*/         OPC_EmitInteger, MVT::i32, 14, 
/*66106*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66109*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSD), 0,
                      MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VFMSD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
/*66120*/       /*SwitchType*/ 19, MVT::f32,// ->66141
/*66122*/         OPC_CheckPatternPredicate, 79, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66124*/         OPC_EmitInteger, MVT::i32, 14, 
/*66127*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66130*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSS), 0,
                      MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VFMSS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
/*66141*/       0, // EndSwitchType
/*66142*/     /*Scope*/ 56, /*->66199*/
/*66143*/       OPC_MoveChild0,
/*66144*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66147*/       OPC_RecordChild0, // #0 = $Dn
/*66148*/       OPC_RecordChild1, // #1 = $Dm
/*66149*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*66151*/       OPC_MoveParent,
/*66152*/       OPC_RecordChild1, // #2 = $Ddin
/*66153*/       OPC_CheckPredicate, 83, // Predicate_fsub_mlx
/*66155*/       OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->66177
/*66158*/         OPC_CheckPatternPredicate, 77, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66160*/         OPC_EmitInteger, MVT::i32, 14, 
/*66163*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66166*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMSD), 0,
                      MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*66177*/       /*SwitchType*/ 19, MVT::f32,// ->66198
/*66179*/         OPC_CheckPatternPredicate, 79, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66181*/         OPC_EmitInteger, MVT::i32, 14, 
/*66184*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66187*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMSS), 0,
                      MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*66198*/       0, // EndSwitchType
/*66199*/     /*Scope*/ 83|128,8/*1107*/, /*->67308*/
/*66201*/       OPC_RecordChild0, // #0 = $acc
/*66202*/       OPC_Scope, 15|128,2/*271*/, /*->66476*/ // 4 children in Scope
/*66205*/         OPC_MoveChild1,
/*66206*/         OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66209*/         OPC_RecordChild0, // #1 = $a
/*66210*/         OPC_RecordChild1, // #2 = $b
/*66211*/         OPC_MoveParent,
/*66212*/         OPC_CheckType, MVT::f32,
/*66214*/         OPC_Scope, 0|128,1/*128*/, /*->66345*/ // 2 children in Scope
/*66217*/           OPC_CheckPatternPredicate, 80, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (Subtarget->useNEONForSinglePrecisionFP())
/*66219*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*66225*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66228*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*66236*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66239*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*66248*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*66254*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66257*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*66265*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66268*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*66277*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*66283*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66286*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*66294*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66297*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*66306*/           OPC_EmitInteger, MVT::i32, 14, 
/*66309*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66312*/           OPC_EmitNode1, TARGET_VAL(ARM::VMLSfd), 0,
                        MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*66323*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66326*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*66334*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66337*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 22, 23, 
                    // Src: (fsub:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*66345*/         /*Scope*/ 0|128,1/*128*/, /*->66475*/
/*66347*/           OPC_CheckPatternPredicate, 81, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin()) && (Subtarget->useNEONForSinglePrecisionFP())
/*66349*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*66355*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66358*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*66366*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66369*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*66378*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*66384*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66387*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*66395*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66398*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*66407*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*66413*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66416*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*66424*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66427*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*66436*/           OPC_EmitInteger, MVT::i32, 14, 
/*66439*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66442*/           OPC_EmitNode1, TARGET_VAL(ARM::VFMSfd), 0,
                        MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*66453*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66456*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*66464*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66467*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 22, 23, 
                    // Src: (fsub:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VFMSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*66475*/         0, /*End of Scope*/
/*66476*/       /*Scope*/ 17|128,1/*145*/, /*->66623*/
/*66478*/         OPC_RecordChild1, // #1 = $Dm
/*66479*/         OPC_SwitchType /*2 cases */, 18, MVT::f64,// ->66500
/*66482*/           OPC_CheckPatternPredicate, 18, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*66484*/           OPC_EmitInteger, MVT::i32, 14, 
/*66487*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66490*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBD), 0,
                        MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                    // Dst: (VSUBD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*66500*/         /*SwitchType*/ 120, MVT::f32,// ->66622
/*66502*/           OPC_Scope, 18, /*->66522*/ // 2 children in Scope
/*66504*/             OPC_CheckPatternPredicate, 19, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*66506*/             OPC_EmitInteger, MVT::i32, 14, 
/*66509*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66512*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBS), 0,
                          MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (fsub:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                      // Dst: (VSUBS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*66522*/           /*Scope*/ 98, /*->66621*/
/*66523*/             OPC_CheckPatternPredicate, 62, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*66525*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*66531*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66534*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*66542*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66545*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*66554*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*66560*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66563*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*66571*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66574*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*66583*/             OPC_EmitInteger, MVT::i32, 14, 
/*66586*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66589*/             OPC_EmitNode1, TARGET_VAL(ARM::VSUBfd), 0,
                          MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*66599*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66602*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*66610*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66613*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 16, 17, 
                      // Src: (fsub:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VSUBfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*66621*/           0, /*End of Scope*/
/*66622*/         0, // EndSwitchType
/*66623*/       /*Scope*/ 86|128,4/*598*/, /*->67223*/
/*66625*/         OPC_MoveChild1,
/*66626*/         OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66629*/         OPC_Scope, 70, /*->66701*/ // 7 children in Scope
/*66631*/           OPC_RecordChild0, // #1 = $Vn
/*66632*/           OPC_MoveChild1,
/*66633*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*66636*/           OPC_RecordChild0, // #2 = $Vm
/*66637*/           OPC_CheckChild0Type, MVT::v2f32,
/*66639*/           OPC_RecordChild1, // #3 = $lane
/*66640*/           OPC_MoveChild1,
/*66641*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66644*/           OPC_MoveParent,
/*66645*/           OPC_MoveParent,
/*66646*/           OPC_CheckPredicate, 50, // Predicate_fmul_su
/*66648*/           OPC_MoveParent,
/*66649*/           OPC_CheckPredicate, 83, // Predicate_fsub_mlx
/*66651*/           OPC_SwitchType /*2 cases */, 22, MVT::v2f32,// ->66676
/*66654*/             OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*66656*/             OPC_EmitConvertToTarget, 3,
/*66658*/             OPC_EmitInteger, MVT::i32, 14, 
/*66661*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66664*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslfd), 0,
                          MVT::v2f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                      // Dst: (VMLSslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*66676*/           /*SwitchType*/ 22, MVT::v4f32,// ->66700
/*66678*/             OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*66680*/             OPC_EmitConvertToTarget, 3,
/*66682*/             OPC_EmitInteger, MVT::i32, 14, 
/*66685*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66688*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslfq), 0,
                          MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                      // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*66700*/           0, // EndSwitchType
/*66701*/         /*Scope*/ 70, /*->66772*/
/*66702*/           OPC_MoveChild0,
/*66703*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*66706*/           OPC_RecordChild0, // #1 = $Vm
/*66707*/           OPC_CheckChild0Type, MVT::v2f32,
/*66709*/           OPC_RecordChild1, // #2 = $lane
/*66710*/           OPC_MoveChild1,
/*66711*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66714*/           OPC_MoveParent,
/*66715*/           OPC_MoveParent,
/*66716*/           OPC_RecordChild1, // #3 = $Vn
/*66717*/           OPC_CheckPredicate, 50, // Predicate_fmul_su
/*66719*/           OPC_MoveParent,
/*66720*/           OPC_CheckPredicate, 83, // Predicate_fsub_mlx
/*66722*/           OPC_SwitchType /*2 cases */, 22, MVT::v2f32,// ->66747
/*66725*/             OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*66727*/             OPC_EmitConvertToTarget, 2,
/*66729*/             OPC_EmitInteger, MVT::i32, 14, 
/*66732*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66735*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslfd), 0,
                          MVT::v2f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                      // Dst: (VMLSslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*66747*/           /*SwitchType*/ 22, MVT::v4f32,// ->66771
/*66749*/             OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*66751*/             OPC_EmitConvertToTarget, 2,
/*66753*/             OPC_EmitInteger, MVT::i32, 14, 
/*66756*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66759*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslfq), 0,
                          MVT::v4f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                      // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*66771*/           0, // EndSwitchType
/*66772*/         /*Scope*/ 60, /*->66833*/
/*66773*/           OPC_RecordChild0, // #1 = $src2
/*66774*/           OPC_MoveChild1,
/*66775*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*66778*/           OPC_RecordChild0, // #2 = $src3
/*66779*/           OPC_CheckChild0Type, MVT::v4f32,
/*66781*/           OPC_RecordChild1, // #3 = $lane
/*66782*/           OPC_MoveChild1,
/*66783*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66786*/           OPC_MoveParent,
/*66787*/           OPC_MoveParent,
/*66788*/           OPC_CheckPredicate, 50, // Predicate_fmul_su
/*66790*/           OPC_MoveParent,
/*66791*/           OPC_CheckPredicate, 83, // Predicate_fsub_mlx
/*66793*/           OPC_CheckType, MVT::v4f32,
/*66795*/           OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*66797*/           OPC_EmitConvertToTarget, 3,
/*66799*/           OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*66802*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v2f32, 2/*#Ops*/, 2, 5,  // Results = #6
/*66810*/           OPC_EmitConvertToTarget, 3,
/*66812*/           OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*66815*/           OPC_EmitInteger, MVT::i32, 14, 
/*66818*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66821*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslfq), 0,
                        MVT::v4f32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                    // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*66833*/         /*Scope*/ 60, /*->66894*/
/*66834*/           OPC_MoveChild0,
/*66835*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*66838*/           OPC_RecordChild0, // #1 = $src3
/*66839*/           OPC_CheckChild0Type, MVT::v4f32,
/*66841*/           OPC_RecordChild1, // #2 = $lane
/*66842*/           OPC_MoveChild1,
/*66843*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66846*/           OPC_MoveParent,
/*66847*/           OPC_MoveParent,
/*66848*/           OPC_RecordChild1, // #3 = $src2
/*66849*/           OPC_CheckPredicate, 50, // Predicate_fmul_su
/*66851*/           OPC_MoveParent,
/*66852*/           OPC_CheckPredicate, 83, // Predicate_fsub_mlx
/*66854*/           OPC_CheckType, MVT::v4f32,
/*66856*/           OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*66858*/           OPC_EmitConvertToTarget, 2,
/*66860*/           OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*66863*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6
/*66871*/           OPC_EmitConvertToTarget, 2,
/*66873*/           OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*66876*/           OPC_EmitInteger, MVT::i32, 14, 
/*66879*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66882*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslfq), 0,
                        MVT::v4f32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                    // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                    // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*66894*/         /*Scope*/ 66, /*->66961*/
/*66895*/           OPC_RecordChild0, // #1 = $Vn
/*66896*/           OPC_MoveChild1,
/*66897*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*66900*/           OPC_RecordChild0, // #2 = $Vm
/*66901*/           OPC_CheckChild0Type, MVT::v4f16,
/*66903*/           OPC_RecordChild1, // #3 = $lane
/*66904*/           OPC_MoveChild1,
/*66905*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66908*/           OPC_MoveParent,
/*66909*/           OPC_MoveParent,
/*66910*/           OPC_MoveParent,
/*66911*/           OPC_SwitchType /*2 cases */, 22, MVT::v4f16,// ->66936
/*66914*/             OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*66916*/             OPC_EmitConvertToTarget, 3,
/*66918*/             OPC_EmitInteger, MVT::i32, 14, 
/*66921*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66924*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslhd), 0,
                          MVT::v4f16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fsub:v4f16 DPR:v4f16:$src1, (fmul:v4f16 DPR:v4f16:$Vn, (NEONvduplane:v4f16 DPR_8:v4f16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*66936*/           /*SwitchType*/ 22, MVT::v8f16,// ->66960
/*66938*/             OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*66940*/             OPC_EmitConvertToTarget, 3,
/*66942*/             OPC_EmitInteger, MVT::i32, 14, 
/*66945*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66948*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslhq), 0,
                          MVT::v8f16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fsub:v8f16 QPR:v8f16:$src1, (fmul:v8f16 QPR:v8f16:$Vn, (NEONvduplane:v8f16 DPR_8:v4f16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*66960*/           0, // EndSwitchType
/*66961*/         /*Scope*/ 66, /*->67028*/
/*66962*/           OPC_MoveChild0,
/*66963*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*66966*/           OPC_RecordChild0, // #1 = $Vm
/*66967*/           OPC_CheckChild0Type, MVT::v4f16,
/*66969*/           OPC_RecordChild1, // #2 = $lane
/*66970*/           OPC_MoveChild1,
/*66971*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66974*/           OPC_MoveParent,
/*66975*/           OPC_MoveParent,
/*66976*/           OPC_RecordChild1, // #3 = $Vn
/*66977*/           OPC_MoveParent,
/*66978*/           OPC_SwitchType /*2 cases */, 22, MVT::v4f16,// ->67003
/*66981*/             OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*66983*/             OPC_EmitConvertToTarget, 2,
/*66985*/             OPC_EmitInteger, MVT::i32, 14, 
/*66988*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66991*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslhd), 0,
                          MVT::v4f16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (fsub:v4f16 DPR:v4f16:$src1, (fmul:v4f16 (NEONvduplane:v4f16 DPR_8:v4f16:$Vm, (imm:i32):$lane), DPR:v4f16:$Vn)) - Complexity = 12
                      // Dst: (VMLSslhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*67003*/           /*SwitchType*/ 22, MVT::v8f16,// ->67027
/*67005*/             OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67007*/             OPC_EmitConvertToTarget, 2,
/*67009*/             OPC_EmitInteger, MVT::i32, 14, 
/*67012*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67015*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslhq), 0,
                          MVT::v8f16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (fsub:v8f16 QPR:v8f16:$src1, (fmul:v8f16 (NEONvduplane:v8f16 DPR_8:v4f16:$Vm, (imm:i32):$lane), QPR:v8f16:$Vn)) - Complexity = 12
                      // Dst: (VMLSslhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*67027*/           0, // EndSwitchType
/*67028*/         /*Scope*/ 64|128,1/*192*/, /*->67222*/
/*67030*/           OPC_RecordChild0, // #1 = $Vn
/*67031*/           OPC_RecordChild1, // #2 = $Vm
/*67032*/           OPC_Scope, 95, /*->67129*/ // 2 children in Scope
/*67034*/             OPC_CheckPredicate, 50, // Predicate_fmul_su
/*67036*/             OPC_MoveParent,
/*67037*/             OPC_CheckPredicate, 83, // Predicate_fsub_mlx
/*67039*/             OPC_SwitchType /*2 cases */, 42, MVT::v2f32,// ->67084
/*67042*/               OPC_Scope, 19, /*->67063*/ // 2 children in Scope
/*67044*/                 OPC_CheckPatternPredicate, 84, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67046*/                 OPC_EmitInteger, MVT::i32, 14, 
/*67049*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67052*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSfd), 0,
                              MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                          // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                          // Dst: (VMLSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*67063*/               /*Scope*/ 19, /*->67083*/
/*67064*/                 OPC_CheckPatternPredicate, 85, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*67066*/                 OPC_EmitInteger, MVT::i32, 14, 
/*67069*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67072*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSfd), 0,
                              MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                          // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                          // Dst: (VFMSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*67083*/               0, /*End of Scope*/
/*67084*/             /*SwitchType*/ 42, MVT::v4f32,// ->67128
/*67086*/               OPC_Scope, 19, /*->67107*/ // 2 children in Scope
/*67088*/                 OPC_CheckPatternPredicate, 84, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67090*/                 OPC_EmitInteger, MVT::i32, 14, 
/*67093*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67096*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSfq), 0,
                              MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                          // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                          // Dst: (VMLSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*67107*/               /*Scope*/ 19, /*->67127*/
/*67108*/                 OPC_CheckPatternPredicate, 85, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*67110*/                 OPC_EmitInteger, MVT::i32, 14, 
/*67113*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67116*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSfq), 0,
                              MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                          // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                          // Dst: (VFMSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*67127*/               0, /*End of Scope*/
/*67128*/             0, // EndSwitchType
/*67129*/           /*Scope*/ 91, /*->67221*/
/*67130*/             OPC_MoveParent,
/*67131*/             OPC_SwitchType /*2 cases */, 42, MVT::v4f16,// ->67176
/*67134*/               OPC_Scope, 19, /*->67155*/ // 2 children in Scope
/*67136*/                 OPC_CheckPatternPredicate, 86, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67138*/                 OPC_EmitInteger, MVT::i32, 14, 
/*67141*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67144*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLShd), 0,
                              MVT::v4f16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                          // Src: (fsub:v4f16 DPR:v4f16:$src1, (fmul:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)) - Complexity = 6
                          // Dst: (VMLShd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*67155*/               /*Scope*/ 19, /*->67175*/
/*67156*/                 OPC_CheckPatternPredicate, 87, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*67158*/                 OPC_EmitInteger, MVT::i32, 14, 
/*67161*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67164*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMShd), 0,
                              MVT::v4f16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                          // Src: (fsub:v4f16 DPR:v4f16:$src1, (fmul:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)) - Complexity = 6
                          // Dst: (VFMShd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*67175*/               0, /*End of Scope*/
/*67176*/             /*SwitchType*/ 42, MVT::v8f16,// ->67220
/*67178*/               OPC_Scope, 19, /*->67199*/ // 2 children in Scope
/*67180*/                 OPC_CheckPatternPredicate, 86, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67182*/                 OPC_EmitInteger, MVT::i32, 14, 
/*67185*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67188*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLShq), 0,
                              MVT::v8f16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                          // Src: (fsub:v8f16 QPR:v8f16:$src1, (fmul:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)) - Complexity = 6
                          // Dst: (VMLShq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*67199*/               /*Scope*/ 19, /*->67219*/
/*67200*/                 OPC_CheckPatternPredicate, 87, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*67202*/                 OPC_EmitInteger, MVT::i32, 14, 
/*67205*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67208*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMShq), 0,
                              MVT::v8f16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                          // Src: (fsub:v8f16 QPR:v8f16:$src1, (fmul:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)) - Complexity = 6
                          // Dst: (VFMShq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*67219*/               0, /*End of Scope*/
/*67220*/             0, // EndSwitchType
/*67221*/           0, /*End of Scope*/
/*67222*/         0, /*End of Scope*/
/*67223*/       /*Scope*/ 83, /*->67307*/
/*67224*/         OPC_RecordChild1, // #1 = $Vm
/*67225*/         OPC_SwitchType /*4 cases */, 18, MVT::v2f32,// ->67246
/*67228*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67230*/           OPC_EmitInteger, MVT::i32, 14, 
/*67233*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67236*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBfd), 0,
                        MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                    // Dst: (VSUBfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*67246*/         /*SwitchType*/ 18, MVT::v4f32,// ->67266
/*67248*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67250*/           OPC_EmitInteger, MVT::i32, 14, 
/*67253*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67256*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBfq), 0,
                        MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                    // Dst: (VSUBfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*67266*/         /*SwitchType*/ 18, MVT::v4f16,// ->67286
/*67268*/           OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*67270*/           OPC_EmitInteger, MVT::i32, 14, 
/*67273*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67276*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBhd), 0,
                        MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                    // Dst: (VSUBhd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*67286*/         /*SwitchType*/ 18, MVT::v8f16,// ->67306
/*67288*/           OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*67290*/           OPC_EmitInteger, MVT::i32, 14, 
/*67293*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67296*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBhq), 0,
                        MVT::v8f16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                    // Dst: (VSUBhq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*67306*/         0, // EndSwitchType
/*67307*/       0, /*End of Scope*/
/*67308*/     0, /*End of Scope*/
/*67309*/   /*SwitchOpcode*/ 112|128,2/*368*/, TARGET_VAL(ISD::FMA),// ->67681
/*67313*/     OPC_Scope, 106, /*->67421*/ // 4 children in Scope
/*67315*/       OPC_MoveChild0,
/*67316*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*67319*/       OPC_RecordChild0, // #0 = $Dn
/*67320*/       OPC_MoveParent,
/*67321*/       OPC_RecordChild1, // #1 = $Dm
/*67322*/       OPC_Scope, 50, /*->67374*/ // 2 children in Scope
/*67324*/         OPC_MoveChild2,
/*67325*/         OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*67328*/         OPC_RecordChild0, // #2 = $Ddin
/*67329*/         OPC_MoveParent,
/*67330*/         OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->67352
/*67333*/           OPC_CheckPatternPredicate, 88, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4())
/*67335*/           OPC_EmitInteger, MVT::i32, 14, 
/*67338*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67341*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMAD), 0,
                        MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f64 (fneg:f64 DPR:f64:$Dn), DPR:f64:$Dm, (fneg:f64 DPR:f64:$Ddin)) - Complexity = 9
                    // Dst: (VFNMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*67352*/         /*SwitchType*/ 19, MVT::f32,// ->67373
/*67354*/           OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*67356*/           OPC_EmitInteger, MVT::i32, 14, 
/*67359*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67362*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMAS), 0,
                        MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f32 (fneg:f32 SPR:f32:$Sn), SPR:f32:$Sm, (fneg:f32 SPR:f32:$Sdin)) - Complexity = 9
                    // Dst: (VFNMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*67373*/         0, // EndSwitchType
/*67374*/       /*Scope*/ 45, /*->67420*/
/*67375*/         OPC_RecordChild2, // #2 = $Ddin
/*67376*/         OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->67398
/*67379*/           OPC_CheckPatternPredicate, 88, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4())
/*67381*/           OPC_EmitInteger, MVT::i32, 14, 
/*67384*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67387*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSD), 0,
                        MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f64 (fneg:f64 DPR:f64:$Dn), DPR:f64:$Dm, DPR:f64:$Ddin) - Complexity = 6
                    // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*67398*/         /*SwitchType*/ 19, MVT::f32,// ->67419
/*67400*/           OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*67402*/           OPC_EmitInteger, MVT::i32, 14, 
/*67405*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67408*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSS), 0,
                        MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f32 (fneg:f32 SPR:f32:$Sn), SPR:f32:$Sm, SPR:f32:$Sdin) - Complexity = 6
                    // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*67419*/         0, // EndSwitchType
/*67420*/       0, /*End of Scope*/
/*67421*/     /*Scope*/ 28|128,1/*156*/, /*->67579*/
/*67423*/       OPC_RecordChild0, // #0 = $Dn
/*67424*/       OPC_Scope, 51, /*->67477*/ // 2 children in Scope
/*67426*/         OPC_MoveChild1,
/*67427*/         OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*67430*/         OPC_RecordChild0, // #1 = $Dm
/*67431*/         OPC_MoveParent,
/*67432*/         OPC_RecordChild2, // #2 = $Ddin
/*67433*/         OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->67455
/*67436*/           OPC_CheckPatternPredicate, 88, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4())
/*67438*/           OPC_EmitInteger, MVT::i32, 14, 
/*67441*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67444*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSD), 0,
                        MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f64 DPR:f64:$Dn, (fneg:f64 DPR:f64:$Dm), DPR:f64:$Ddin) - Complexity = 6
                    // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*67455*/         /*SwitchType*/ 19, MVT::f32,// ->67476
/*67457*/           OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*67459*/           OPC_EmitInteger, MVT::i32, 14, 
/*67462*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67465*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSS), 0,
                        MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f32 SPR:f32:$Sn, (fneg:f32 SPR:f32:$Sm), SPR:f32:$Sdin) - Complexity = 6
                    // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*67476*/         0, // EndSwitchType
/*67477*/       /*Scope*/ 100, /*->67578*/
/*67478*/         OPC_RecordChild1, // #1 = $Dm
/*67479*/         OPC_Scope, 50, /*->67531*/ // 2 children in Scope
/*67481*/           OPC_MoveChild2,
/*67482*/           OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*67485*/           OPC_RecordChild0, // #2 = $Ddin
/*67486*/           OPC_MoveParent,
/*67487*/           OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->67509
/*67490*/             OPC_CheckPatternPredicate, 88, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4())
/*67492*/             OPC_EmitInteger, MVT::i32, 14, 
/*67495*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67498*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMSD), 0,
                          MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fma:f64 DPR:f64:$Dn, DPR:f64:$Dm, (fneg:f64 DPR:f64:$Ddin)) - Complexity = 6
                      // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*67509*/           /*SwitchType*/ 19, MVT::f32,// ->67530
/*67511*/             OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*67513*/             OPC_EmitInteger, MVT::i32, 14, 
/*67516*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67519*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMSS), 0,
                          MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fma:f32 SPR:f32:$Sn, SPR:f32:$Sm, (fneg:f32 SPR:f32:$Sdin)) - Complexity = 6
                      // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*67530*/           0, // EndSwitchType
/*67531*/         /*Scope*/ 45, /*->67577*/
/*67532*/           OPC_RecordChild2, // #2 = $Ddin
/*67533*/           OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->67555
/*67536*/             OPC_CheckPatternPredicate, 88, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4())
/*67538*/             OPC_EmitInteger, MVT::i32, 14, 
/*67541*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67544*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAD), 0,
                          MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fma:f64 DPR:f64:$Dn, DPR:f64:$Dm, DPR:f64:$Ddin) - Complexity = 3
                      // Dst: (VFMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*67555*/           /*SwitchType*/ 19, MVT::f32,// ->67576
/*67557*/             OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*67559*/             OPC_EmitInteger, MVT::i32, 14, 
/*67562*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67565*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAS), 0,
                          MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fma:f32 SPR:f32:$Sn, SPR:f32:$Sm, SPR:f32:$Sdin) - Complexity = 3
                      // Dst: (VFMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*67576*/           0, // EndSwitchType
/*67577*/         0, /*End of Scope*/
/*67578*/       0, /*End of Scope*/
/*67579*/     /*Scope*/ 52, /*->67632*/
/*67580*/       OPC_MoveChild0,
/*67581*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*67584*/       OPC_RecordChild0, // #0 = $Vn
/*67585*/       OPC_MoveParent,
/*67586*/       OPC_RecordChild1, // #1 = $Vm
/*67587*/       OPC_RecordChild2, // #2 = $src1
/*67588*/       OPC_SwitchType /*2 cases */, 19, MVT::v2f32,// ->67610
/*67591*/         OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*67593*/         OPC_EmitInteger, MVT::i32, 14, 
/*67596*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67599*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSfd), 0,
                      MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:v2f32 (fneg:v2f32 DPR:v2f32:$Vn), DPR:v2f32:$Vm, DPR:v2f32:$src1) - Complexity = 6
                  // Dst: (VFMSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*67610*/       /*SwitchType*/ 19, MVT::v4f32,// ->67631
/*67612*/         OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*67614*/         OPC_EmitInteger, MVT::i32, 14, 
/*67617*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67620*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSfq), 0,
                      MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:v4f32 (fneg:v4f32 QPR:v4f32:$Vn), QPR:v4f32:$Vm, QPR:v4f32:$src1) - Complexity = 6
                  // Dst: (VFMSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*67631*/       0, // EndSwitchType
/*67632*/     /*Scope*/ 47, /*->67680*/
/*67633*/       OPC_RecordChild0, // #0 = $Vn
/*67634*/       OPC_RecordChild1, // #1 = $Vm
/*67635*/       OPC_RecordChild2, // #2 = $src1
/*67636*/       OPC_SwitchType /*2 cases */, 19, MVT::v2f32,// ->67658
/*67639*/         OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*67641*/         OPC_EmitInteger, MVT::i32, 14, 
/*67644*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67647*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAfd), 0,
                      MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, DPR:v2f32:$src1) - Complexity = 3
                  // Dst: (VFMAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*67658*/       /*SwitchType*/ 19, MVT::v4f32,// ->67679
/*67660*/         OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*67662*/         OPC_EmitInteger, MVT::i32, 14, 
/*67665*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67668*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAfq), 0,
                      MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, QPR:v4f32:$src1) - Complexity = 3
                  // Dst: (VFMAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*67679*/       0, // EndSwitchType
/*67680*/     0, /*End of Scope*/
/*67681*/   /*SwitchOpcode*/ 127|128,3/*511*/, TARGET_VAL(ISD::FNEG),// ->68196
/*67685*/     OPC_Scope, 60|128,2/*316*/, /*->68004*/ // 2 children in Scope
/*67688*/       OPC_MoveChild0,
/*67689*/       OPC_SwitchOpcode /*3 cases */, 33|128,1/*161*/, TARGET_VAL(ISD::FMA),// ->67855
/*67694*/         OPC_Scope, 53, /*->67749*/ // 2 children in Scope
/*67696*/           OPC_MoveChild0,
/*67697*/           OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*67700*/           OPC_RecordChild0, // #0 = $Dn
/*67701*/           OPC_MoveParent,
/*67702*/           OPC_RecordChild1, // #1 = $Dm
/*67703*/           OPC_RecordChild2, // #2 = $Ddin
/*67704*/           OPC_MoveParent,
/*67705*/           OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->67727
/*67708*/             OPC_CheckPatternPredicate, 88, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4())
/*67710*/             OPC_EmitInteger, MVT::i32, 14, 
/*67713*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67716*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMSD), 0,
                          MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fneg:f64 (fma:f64 (fneg:f64 DPR:f64:$Dn), DPR:f64:$Dm, DPR:f64:$Ddin)) - Complexity = 9
                      // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*67727*/           /*SwitchType*/ 19, MVT::f32,// ->67748
/*67729*/             OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*67731*/             OPC_EmitInteger, MVT::i32, 14, 
/*67734*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67737*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMSS), 0,
                          MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fneg:f32 (fma:f32 (fneg:f32 SPR:f32:$Sn), SPR:f32:$Sm, SPR:f32:$Sdin)) - Complexity = 9
                      // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*67748*/           0, // EndSwitchType
/*67749*/         /*Scope*/ 104, /*->67854*/
/*67750*/           OPC_RecordChild0, // #0 = $Dn
/*67751*/           OPC_Scope, 52, /*->67805*/ // 2 children in Scope
/*67753*/             OPC_MoveChild1,
/*67754*/             OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*67757*/             OPC_RecordChild0, // #1 = $Dm
/*67758*/             OPC_MoveParent,
/*67759*/             OPC_RecordChild2, // #2 = $Ddin
/*67760*/             OPC_MoveParent,
/*67761*/             OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->67783
/*67764*/               OPC_CheckPatternPredicate, 88, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4())
/*67766*/               OPC_EmitInteger, MVT::i32, 14, 
/*67769*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67772*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMSD), 0,
                            MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                        // Src: (fneg:f64 (fma:f64 DPR:f64:$Dn, (fneg:f64 DPR:f64:$Dm), DPR:f64:$Ddin)) - Complexity = 9
                        // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*67783*/             /*SwitchType*/ 19, MVT::f32,// ->67804
/*67785*/               OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*67787*/               OPC_EmitInteger, MVT::i32, 14, 
/*67790*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67793*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMSS), 0,
                            MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                        // Src: (fneg:f32 (fma:f32 SPR:f32:$Sn, (fneg:f32 SPR:f32:$Sm), SPR:f32:$Sdin)) - Complexity = 9
                        // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*67804*/             0, // EndSwitchType
/*67805*/           /*Scope*/ 47, /*->67853*/
/*67806*/             OPC_RecordChild1, // #1 = $Dm
/*67807*/             OPC_RecordChild2, // #2 = $Ddin
/*67808*/             OPC_MoveParent,
/*67809*/             OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->67831
/*67812*/               OPC_CheckPatternPredicate, 88, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4())
/*67814*/               OPC_EmitInteger, MVT::i32, 14, 
/*67817*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67820*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMAD), 0,
                            MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                        // Src: (fneg:f64 (fma:f64 DPR:f64:$Dn, DPR:f64:$Dm, DPR:f64:$Ddin)) - Complexity = 6
                        // Dst: (VFNMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*67831*/             /*SwitchType*/ 19, MVT::f32,// ->67852
/*67833*/               OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*67835*/               OPC_EmitInteger, MVT::i32, 14, 
/*67838*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67841*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMAS), 0,
                            MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                        // Src: (fneg:f32 (fma:f32 SPR:f32:$Sn, SPR:f32:$Sm, SPR:f32:$Sdin)) - Complexity = 6
                        // Dst: (VFNMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*67852*/             0, // EndSwitchType
/*67853*/           0, /*End of Scope*/
/*67854*/         0, /*End of Scope*/
/*67855*/       /*SwitchOpcode*/ 45, TARGET_VAL(ISD::FMUL),// ->67903
/*67858*/         OPC_RecordChild0, // #0 = $Dn
/*67859*/         OPC_RecordChild1, // #1 = $Dm
/*67860*/         OPC_MoveParent,
/*67861*/         OPC_SwitchType /*2 cases */, 18, MVT::f64,// ->67882
/*67864*/           OPC_CheckPatternPredicate, 18, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*67866*/           OPC_EmitInteger, MVT::i32, 14, 
/*67869*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67872*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VNMULD), 0,
                        MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)) - Complexity = 6
                    // Dst: (VNMULD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*67882*/         /*SwitchType*/ 18, MVT::f32,// ->67902
/*67884*/           OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2())
/*67886*/           OPC_EmitInteger, MVT::i32, 14, 
/*67889*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67892*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VNMULS), 0,
                        MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)) - Complexity = 6
                    // Dst: (VNMULS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*67902*/         0, // EndSwitchType
/*67903*/       /*SwitchOpcode*/ 97, TARGET_VAL(ARMISD::VMOVDRR),// ->68003
/*67906*/         OPC_RecordChild0, // #0 = $Rl
/*67907*/         OPC_RecordChild1, // #1 = $Rh
/*67908*/         OPC_MoveParent,
/*67909*/         OPC_Scope, 45, /*->67956*/ // 2 children in Scope
/*67911*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*67913*/           OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*67920*/           OPC_EmitInteger, MVT::i32, 14, 
/*67923*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67926*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67929*/           OPC_EmitNode1, TARGET_VAL(ARM::EORri), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5,  // Results = #6
/*67940*/           OPC_EmitInteger, MVT::i32, 14, 
/*67943*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67946*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVDRR), 0,
                        MVT::f64, 4/*#Ops*/, 0, 6, 7, 8, 
                    // Src: (fneg:f64 (arm_fmdrr:f64 GPR:i32:$Rl, GPR:i32:$Rh)) - Complexity = 6
                    // Dst: (VMOVDRR:f64 GPR:i32:$Rl, (EORri:i32 GPR:i32:$Rh, 2147483648:i32))
/*67956*/         /*Scope*/ 45, /*->68002*/
/*67957*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*67959*/           OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*67966*/           OPC_EmitInteger, MVT::i32, 14, 
/*67969*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67972*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67975*/           OPC_EmitNode1, TARGET_VAL(ARM::t2EORri), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5,  // Results = #6
/*67986*/           OPC_EmitInteger, MVT::i32, 14, 
/*67989*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67992*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVDRR), 0,
                        MVT::f64, 4/*#Ops*/, 0, 6, 7, 8, 
                    // Src: (fneg:f64 (arm_fmdrr:f64 GPR:i32:$Rl, GPR:i32:$Rh)) - Complexity = 6
                    // Dst: (VMOVDRR:f64 GPR:i32:$Rl, (t2EORri:i32 GPR:i32:$Rh, 2147483648:i32))
/*68002*/         0, /*End of Scope*/
/*68003*/       0, // EndSwitchOpcode
/*68004*/     /*Scope*/ 61|128,1/*189*/, /*->68195*/
/*68006*/       OPC_RecordChild0, // #0 = $Dm
/*68007*/       OPC_SwitchType /*6 cases */, 17, MVT::f64,// ->68027
/*68010*/         OPC_CheckPatternPredicate, 18, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*68012*/         OPC_EmitInteger, MVT::i32, 14, 
/*68015*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68018*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGD), 0,
                      MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:f64 DPR:f64:$Dm) - Complexity = 3
                  // Dst: (VNEGD:f64 DPR:f64:$Dm)
/*68027*/       /*SwitchType*/ 89, MVT::f32,// ->68118
/*68029*/         OPC_Scope, 17, /*->68048*/ // 2 children in Scope
/*68031*/           OPC_CheckPatternPredicate, 19, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*68033*/           OPC_EmitInteger, MVT::i32, 14, 
/*68036*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68039*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGS), 0,
                        MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (fneg:f32 SPR:f32:$Sm) - Complexity = 3
                    // Dst: (VNEGS:f32 SPR:f32:$Sm)
/*68048*/         /*Scope*/ 68, /*->68117*/
/*68049*/           OPC_CheckPatternPredicate, 62, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*68051*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*68057*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*68060*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*68068*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68071*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*68080*/           OPC_EmitInteger, MVT::i32, 14, 
/*68083*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68086*/           OPC_EmitNode1, TARGET_VAL(ARM::VNEGfd), 0,
                        MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*68095*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*68098*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*68106*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68109*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 10, 11, 
                    // Src: (fneg:f32 SPR:f32:$a) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VNEGfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*68117*/         0, /*End of Scope*/
/*68118*/       /*SwitchType*/ 17, MVT::v2f32,// ->68137
/*68120*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68122*/         OPC_EmitInteger, MVT::i32, 14, 
/*68125*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68128*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGfd), 0,
                      MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:v2f32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VNEGfd:v2f32 DPR:v2f32:$Vm)
/*68137*/       /*SwitchType*/ 17, MVT::v4f32,// ->68156
/*68139*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68141*/         OPC_EmitInteger, MVT::i32, 14, 
/*68144*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68147*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGf32q), 0,
                      MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:v4f32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VNEGf32q:v4f32 QPR:v4f32:$Vm)
/*68156*/       /*SwitchType*/ 17, MVT::v4f16,// ->68175
/*68158*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*68160*/         OPC_EmitInteger, MVT::i32, 14, 
/*68163*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68166*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGhd), 0,
                      MVT::v4f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:v4f16 DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VNEGhd:v4f16 DPR:v4f16:$Vm)
/*68175*/       /*SwitchType*/ 17, MVT::v8f16,// ->68194
/*68177*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*68179*/         OPC_EmitInteger, MVT::i32, 14, 
/*68182*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68185*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGhq), 0,
                      MVT::v8f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:v8f16 QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VNEGhq:v8f16 QPR:v8f16:$Vm)
/*68194*/       0, // EndSwitchType
/*68195*/     0, /*End of Scope*/
/*68196*/   /*SwitchOpcode*/ 110|128,6/*878*/, TARGET_VAL(ISD::FMUL),// ->69078
/*68200*/     OPC_Scope, 49, /*->68251*/ // 8 children in Scope
/*68202*/       OPC_MoveChild0,
/*68203*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*68206*/       OPC_RecordChild0, // #0 = $a
/*68207*/       OPC_MoveParent,
/*68208*/       OPC_RecordChild1, // #1 = $b
/*68209*/       OPC_SwitchType /*2 cases */, 18, MVT::f64,// ->68230
/*68212*/         OPC_CheckPatternPredicate, 90, // (!Subtarget->isFPOnlySP()) && (!TM.Options.HonorSignDependentRoundingFPMath())
/*68214*/         OPC_EmitInteger, MVT::i32, 14, 
/*68217*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68220*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VNMULD), 0,
                      MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:f64 (fneg:f64 DPR:f64:$a), DPR:f64:$b) - Complexity = 6
                  // Dst: (VNMULD:f64 DPR:f64:$a, DPR:f64:$b)
/*68230*/       /*SwitchType*/ 18, MVT::f32,// ->68250
/*68232*/         OPC_CheckPatternPredicate, 91, // (!TM.Options.HonorSignDependentRoundingFPMath())
/*68234*/         OPC_EmitInteger, MVT::i32, 14, 
/*68237*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68240*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VNMULS), 0,
                      MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:f32 (fneg:f32 SPR:f32:$a), SPR:f32:$b) - Complexity = 6
                  // Dst: (VNMULS:f32 SPR:f32:$a, SPR:f32:$b)
/*68250*/       0, // EndSwitchType
/*68251*/     /*Scope*/ 67|128,2/*323*/, /*->68576*/
/*68253*/       OPC_RecordChild0, // #0 = $b
/*68254*/       OPC_Scope, 48, /*->68304*/ // 3 children in Scope
/*68256*/         OPC_MoveChild1,
/*68257*/         OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*68260*/         OPC_RecordChild0, // #1 = $a
/*68261*/         OPC_MoveParent,
/*68262*/         OPC_SwitchType /*2 cases */, 18, MVT::f64,// ->68283
/*68265*/           OPC_CheckPatternPredicate, 90, // (!Subtarget->isFPOnlySP()) && (!TM.Options.HonorSignDependentRoundingFPMath())
/*68267*/           OPC_EmitInteger, MVT::i32, 14, 
/*68270*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68273*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VNMULD), 0,
                        MVT::f64, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (fmul:f64 DPR:f64:$b, (fneg:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (VNMULD:f64 DPR:f64:$a, DPR:f64:$b)
/*68283*/         /*SwitchType*/ 18, MVT::f32,// ->68303
/*68285*/           OPC_CheckPatternPredicate, 91, // (!TM.Options.HonorSignDependentRoundingFPMath())
/*68287*/           OPC_EmitInteger, MVT::i32, 14, 
/*68290*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68293*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VNMULS), 0,
                        MVT::f32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (fmul:f32 SPR:f32:$b, (fneg:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (VNMULS:f32 SPR:f32:$a, SPR:f32:$b)
/*68303*/         0, // EndSwitchType
/*68304*/       /*Scope*/ 17|128,1/*145*/, /*->68451*/
/*68306*/         OPC_RecordChild1, // #1 = $Dm
/*68307*/         OPC_SwitchType /*2 cases */, 18, MVT::f64,// ->68328
/*68310*/           OPC_CheckPatternPredicate, 18, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*68312*/           OPC_EmitInteger, MVT::i32, 14, 
/*68315*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68318*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULD), 0,
                        MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                    // Dst: (VMULD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*68328*/         /*SwitchType*/ 120, MVT::f32,// ->68450
/*68330*/           OPC_Scope, 18, /*->68350*/ // 2 children in Scope
/*68332*/             OPC_CheckPatternPredicate, 19, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*68334*/             OPC_EmitInteger, MVT::i32, 14, 
/*68337*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68340*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULS), 0,
                          MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                      // Dst: (VMULS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*68350*/           /*Scope*/ 98, /*->68449*/
/*68351*/             OPC_CheckPatternPredicate, 62, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*68353*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*68359*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*68362*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*68370*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68373*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*68382*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*68388*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*68391*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*68399*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68402*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*68411*/             OPC_EmitInteger, MVT::i32, 14, 
/*68414*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68417*/             OPC_EmitNode1, TARGET_VAL(ARM::VMULfd), 0,
                          MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*68427*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*68430*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*68438*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68441*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 16, 17, 
                      // Src: (fmul:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMULfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*68449*/           0, /*End of Scope*/
/*68450*/         0, // EndSwitchType
/*68451*/       /*Scope*/ 123, /*->68575*/
/*68452*/         OPC_MoveChild1,
/*68453*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*68456*/         OPC_RecordChild0, // #1 = $Vm
/*68457*/         OPC_Scope, 57, /*->68516*/ // 2 children in Scope
/*68459*/           OPC_CheckChild0Type, MVT::v2f32,
/*68461*/           OPC_RecordChild1, // #2 = $lane
/*68462*/           OPC_MoveChild1,
/*68463*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68466*/           OPC_MoveParent,
/*68467*/           OPC_MoveParent,
/*68468*/           OPC_SwitchType /*2 cases */, 21, MVT::v2f32,// ->68492
/*68471*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68473*/             OPC_EmitConvertToTarget, 2,
/*68475*/             OPC_EmitInteger, MVT::i32, 14, 
/*68478*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68481*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslfd), 0,
                          MVT::v2f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslfd:v2f32 DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*68492*/           /*SwitchType*/ 21, MVT::v4f32,// ->68515
/*68494*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68496*/             OPC_EmitConvertToTarget, 2,
/*68498*/             OPC_EmitInteger, MVT::i32, 14, 
/*68501*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68504*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslfq), 0,
                          MVT::v4f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslfq:v4f32 QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*68515*/           0, // EndSwitchType
/*68516*/         /*Scope*/ 57, /*->68574*/
/*68517*/           OPC_CheckChild0Type, MVT::v4f16,
/*68519*/           OPC_RecordChild1, // #2 = $lane
/*68520*/           OPC_MoveChild1,
/*68521*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68524*/           OPC_MoveParent,
/*68525*/           OPC_MoveParent,
/*68526*/           OPC_SwitchType /*2 cases */, 21, MVT::v4f16,// ->68550
/*68529*/             OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*68531*/             OPC_EmitConvertToTarget, 2,
/*68533*/             OPC_EmitInteger, MVT::i32, 14, 
/*68536*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68539*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslhd), 0,
                          MVT::v4f16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (fmul:v4f16 DPR:v4f16:$Vn, (NEONvduplane:v4f16 DPR_8:v4f16:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslhd:v4f16 DPR:v4f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*68550*/           /*SwitchType*/ 21, MVT::v8f16,// ->68573
/*68552*/             OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*68554*/             OPC_EmitConvertToTarget, 2,
/*68556*/             OPC_EmitInteger, MVT::i32, 14, 
/*68559*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68562*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslhq), 0,
                          MVT::v8f16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (fmul:v8f16 QPR:v8f16:$Vn, (NEONvduplane:v8f16 DPR_8:v4f16:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslhq:v8f16 QPR:v8f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*68573*/           0, // EndSwitchType
/*68574*/         0, /*End of Scope*/
/*68575*/       0, /*End of Scope*/
/*68576*/     /*Scope*/ 125, /*->68702*/
/*68577*/       OPC_MoveChild0,
/*68578*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*68581*/       OPC_RecordChild0, // #0 = $Vm
/*68582*/       OPC_Scope, 58, /*->68642*/ // 2 children in Scope
/*68584*/         OPC_CheckChild0Type, MVT::v2f32,
/*68586*/         OPC_RecordChild1, // #1 = $lane
/*68587*/         OPC_MoveChild1,
/*68588*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68591*/         OPC_MoveParent,
/*68592*/         OPC_MoveParent,
/*68593*/         OPC_RecordChild1, // #2 = $Vn
/*68594*/         OPC_SwitchType /*2 cases */, 21, MVT::v2f32,// ->68618
/*68597*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68599*/           OPC_EmitConvertToTarget, 1,
/*68601*/           OPC_EmitInteger, MVT::i32, 14, 
/*68604*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68607*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslfd), 0,
                        MVT::v2f32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn) - Complexity = 9
                    // Dst: (VMULslfd:v2f32 DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*68618*/         /*SwitchType*/ 21, MVT::v4f32,// ->68641
/*68620*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68622*/           OPC_EmitConvertToTarget, 1,
/*68624*/           OPC_EmitInteger, MVT::i32, 14, 
/*68627*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68630*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslfq), 0,
                        MVT::v4f32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn) - Complexity = 9
                    // Dst: (VMULslfq:v4f32 QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*68641*/         0, // EndSwitchType
/*68642*/       /*Scope*/ 58, /*->68701*/
/*68643*/         OPC_CheckChild0Type, MVT::v4f16,
/*68645*/         OPC_RecordChild1, // #1 = $lane
/*68646*/         OPC_MoveChild1,
/*68647*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68650*/         OPC_MoveParent,
/*68651*/         OPC_MoveParent,
/*68652*/         OPC_RecordChild1, // #2 = $Vn
/*68653*/         OPC_SwitchType /*2 cases */, 21, MVT::v4f16,// ->68677
/*68656*/           OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*68658*/           OPC_EmitConvertToTarget, 1,
/*68660*/           OPC_EmitInteger, MVT::i32, 14, 
/*68663*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68666*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslhd), 0,
                        MVT::v4f16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (fmul:v4f16 (NEONvduplane:v4f16 DPR_8:v4f16:$Vm, (imm:i32):$lane), DPR:v4f16:$Vn) - Complexity = 9
                    // Dst: (VMULslhd:v4f16 DPR:v4f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*68677*/         /*SwitchType*/ 21, MVT::v8f16,// ->68700
/*68679*/           OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*68681*/           OPC_EmitConvertToTarget, 1,
/*68683*/           OPC_EmitInteger, MVT::i32, 14, 
/*68686*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68689*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslhq), 0,
                        MVT::v8f16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (fmul:v8f16 (NEONvduplane:v8f16 DPR_8:v4f16:$Vm, (imm:i32):$lane), QPR:v8f16:$Vn) - Complexity = 9
                    // Dst: (VMULslhq:v8f16 QPR:v8f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*68700*/         0, // EndSwitchType
/*68701*/       0, /*End of Scope*/
/*68702*/     /*Scope*/ 52, /*->68755*/
/*68703*/       OPC_RecordChild0, // #0 = $src1
/*68704*/       OPC_MoveChild1,
/*68705*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*68708*/       OPC_RecordChild0, // #1 = $src2
/*68709*/       OPC_CheckChild0Type, MVT::v4f32,
/*68711*/       OPC_RecordChild1, // #2 = $lane
/*68712*/       OPC_MoveChild1,
/*68713*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68716*/       OPC_MoveParent,
/*68717*/       OPC_MoveParent,
/*68718*/       OPC_CheckType, MVT::v4f32,
/*68720*/       OPC_EmitConvertToTarget, 2,
/*68722*/       OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*68725*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v2f32, 2/*#Ops*/, 1, 4,  // Results = #5
/*68733*/       OPC_EmitConvertToTarget, 2,
/*68735*/       OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*68738*/       OPC_EmitInteger, MVT::i32, 14, 
/*68741*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68744*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslfq), 0,
                    MVT::v4f32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                // Src: (fmul:v4f32 QPR:v4f32:$src1, (NEONvduplane:v4f32 QPR:v4f32:$src2, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULslfq:v4f32 QPR:v4f32:$src1, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*68755*/     /*Scope*/ 52, /*->68808*/
/*68756*/       OPC_MoveChild0,
/*68757*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*68760*/       OPC_RecordChild0, // #0 = $src2
/*68761*/       OPC_CheckChild0Type, MVT::v4f32,
/*68763*/       OPC_RecordChild1, // #1 = $lane
/*68764*/       OPC_MoveChild1,
/*68765*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68768*/       OPC_MoveParent,
/*68769*/       OPC_MoveParent,
/*68770*/       OPC_RecordChild1, // #2 = $src1
/*68771*/       OPC_CheckType, MVT::v4f32,
/*68773*/       OPC_EmitConvertToTarget, 1,
/*68775*/       OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*68778*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v2f32, 2/*#Ops*/, 0, 4,  // Results = #5
/*68786*/       OPC_EmitConvertToTarget, 1,
/*68788*/       OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*68791*/       OPC_EmitInteger, MVT::i32, 14, 
/*68794*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68797*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslfq), 0,
                    MVT::v4f32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                // Src: (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src2, (imm:i32):$lane), QPR:v4f32:$src1) - Complexity = 9
                // Dst: (VMULslfq:v4f32 QPR:v4f32:$src1, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*68808*/     /*Scope*/ 91, /*->68900*/
/*68809*/       OPC_RecordChild0, // #0 = $Rn
/*68810*/       OPC_MoveChild1,
/*68811*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUP),
/*68814*/       OPC_RecordChild0, // #1 = $Rm
/*68815*/       OPC_CheckChild0Type, MVT::f32,
/*68817*/       OPC_MoveParent,
/*68818*/       OPC_SwitchType /*2 cases */, 38, MVT::v2f32,// ->68859
/*68821*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*68827*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68830*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 2, 1, 3,  // Results = #4
/*68839*/         OPC_EmitInteger, MVT::i32, 0, 
/*68842*/         OPC_EmitInteger, MVT::i32, 14, 
/*68845*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68848*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslfd), 0,
                      MVT::v2f32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (fmul:v2f32 DPR:v2f32:$Rn, (NEONvdup:v2f32 SPR:f32:$Rm)) - Complexity = 6
                  // Dst: (VMULslfd:v2f32 DPR:v2f32:$Rn, (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$Rm, ssub_0:i32), 0:i32)
/*68859*/       /*SwitchType*/ 38, MVT::v4f32,// ->68899
/*68861*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*68867*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68870*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 2, 1, 3,  // Results = #4
/*68879*/         OPC_EmitInteger, MVT::i32, 0, 
/*68882*/         OPC_EmitInteger, MVT::i32, 14, 
/*68885*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68888*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslfq), 0,
                      MVT::v4f32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (fmul:v4f32 QPR:v4f32:$Rn, (NEONvdup:v4f32 SPR:f32:$Rm)) - Complexity = 6
                  // Dst: (VMULslfq:v4f32 QPR:v4f32:$Rn, (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$Rm, ssub_0:i32), 0:i32)
/*68899*/       0, // EndSwitchType
/*68900*/     /*Scope*/ 91, /*->68992*/
/*68901*/       OPC_MoveChild0,
/*68902*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUP),
/*68905*/       OPC_RecordChild0, // #0 = $Rm
/*68906*/       OPC_CheckChild0Type, MVT::f32,
/*68908*/       OPC_MoveParent,
/*68909*/       OPC_RecordChild1, // #1 = $Rn
/*68910*/       OPC_SwitchType /*2 cases */, 38, MVT::v2f32,// ->68951
/*68913*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*68919*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68922*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 2, 0, 3,  // Results = #4
/*68931*/         OPC_EmitInteger, MVT::i32, 0, 
/*68934*/         OPC_EmitInteger, MVT::i32, 14, 
/*68937*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68940*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslfd), 0,
                      MVT::v2f32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                  // Src: (fmul:v2f32 (NEONvdup:v2f32 SPR:f32:$Rm), DPR:v2f32:$Rn) - Complexity = 6
                  // Dst: (VMULslfd:v2f32 DPR:v2f32:$Rn, (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$Rm, ssub_0:i32), 0:i32)
/*68951*/       /*SwitchType*/ 38, MVT::v4f32,// ->68991
/*68953*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*68959*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68962*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 2, 0, 3,  // Results = #4
/*68971*/         OPC_EmitInteger, MVT::i32, 0, 
/*68974*/         OPC_EmitInteger, MVT::i32, 14, 
/*68977*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68980*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslfq), 0,
                      MVT::v4f32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                  // Src: (fmul:v4f32 (NEONvdup:v4f32 SPR:f32:$Rm), QPR:v4f32:$Rn) - Complexity = 6
                  // Dst: (VMULslfq:v4f32 QPR:v4f32:$Rn, (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$Rm, ssub_0:i32), 0:i32)
/*68991*/       0, // EndSwitchType
/*68992*/     /*Scope*/ 84, /*->69077*/
/*68993*/       OPC_RecordChild0, // #0 = $Vn
/*68994*/       OPC_RecordChild1, // #1 = $Vm
/*68995*/       OPC_SwitchType /*4 cases */, 18, MVT::v2f32,// ->69016
/*68998*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69000*/         OPC_EmitInteger, MVT::i32, 14, 
/*69003*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69006*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULfd), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VMULfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*69016*/       /*SwitchType*/ 18, MVT::v4f32,// ->69036
/*69018*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69020*/         OPC_EmitInteger, MVT::i32, 14, 
/*69023*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69026*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULfq), 0,
                      MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VMULfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*69036*/       /*SwitchType*/ 18, MVT::v4f16,// ->69056
/*69038*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*69040*/         OPC_EmitInteger, MVT::i32, 14, 
/*69043*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69046*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULhd), 0,
                      MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VMULhd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*69056*/       /*SwitchType*/ 18, MVT::v8f16,// ->69076
/*69058*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*69060*/         OPC_EmitInteger, MVT::i32, 14, 
/*69063*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69066*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULhq), 0,
                      MVT::v8f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VMULhq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*69076*/       0, // EndSwitchType
/*69077*/     0, /*End of Scope*/
/*69078*/   /*SwitchOpcode*/ 31|128,2/*287*/, TARGET_VAL(ISD::FABS),// ->69369
/*69082*/     OPC_Scope, 93, /*->69177*/ // 2 children in Scope
/*69084*/       OPC_MoveChild0,
/*69085*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVDRR),
/*69088*/       OPC_RecordChild0, // #0 = $Rl
/*69089*/       OPC_RecordChild1, // #1 = $Rh
/*69090*/       OPC_MoveParent,
/*69091*/       OPC_Scope, 41, /*->69134*/ // 2 children in Scope
/*69093*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*69095*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*69102*/         OPC_EmitInteger, MVT::i32, 14, 
/*69105*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69108*/         OPC_EmitNode1, TARGET_VAL(ARM::BFC), 0,
                      MVT::i32, 4/*#Ops*/, 1, 2, 3, 4,  // Results = #5
/*69118*/         OPC_EmitInteger, MVT::i32, 14, 
/*69121*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69124*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVDRR), 0,
                      MVT::f64, 4/*#Ops*/, 0, 5, 6, 7, 
                  // Src: (fabs:f64 (arm_fmdrr:f64 GPR:i32:$Rl, GPR:i32:$Rh)) - Complexity = 6
                  // Dst: (VMOVDRR:f64 GPR:i32:$Rl, (BFC:i32 GPR:i32:$Rh, 2147483647:i32))
/*69134*/       /*Scope*/ 41, /*->69176*/
/*69135*/         OPC_CheckPatternPredicate, 41, // (Subtarget->hasV6T2Ops()) && (Subtarget->isThumb2())
/*69137*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*69144*/         OPC_EmitInteger, MVT::i32, 14, 
/*69147*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69150*/         OPC_EmitNode1, TARGET_VAL(ARM::t2BFC), 0,
                      MVT::i32, 4/*#Ops*/, 1, 2, 3, 4,  // Results = #5
/*69160*/         OPC_EmitInteger, MVT::i32, 14, 
/*69163*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69166*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVDRR), 0,
                      MVT::f64, 4/*#Ops*/, 0, 5, 6, 7, 
                  // Src: (fabs:f64 (arm_fmdrr:f64 GPR:i32:$Rl, GPR:i32:$Rh)) - Complexity = 6
                  // Dst: (VMOVDRR:f64 GPR:i32:$Rl, (t2BFC:i32 GPR:i32:$Rh, 2147483647:i32))
/*69176*/       0, /*End of Scope*/
/*69177*/     /*Scope*/ 61|128,1/*189*/, /*->69368*/
/*69179*/       OPC_RecordChild0, // #0 = $Dm
/*69180*/       OPC_SwitchType /*6 cases */, 17, MVT::f64,// ->69200
/*69183*/         OPC_CheckPatternPredicate, 18, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*69185*/         OPC_EmitInteger, MVT::i32, 14, 
/*69188*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69191*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSD), 0,
                      MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fabs:f64 DPR:f64:$Dm) - Complexity = 3
                  // Dst: (VABSD:f64 DPR:f64:$Dm)
/*69200*/       /*SwitchType*/ 89, MVT::f32,// ->69291
/*69202*/         OPC_Scope, 17, /*->69221*/ // 2 children in Scope
/*69204*/           OPC_CheckPatternPredicate, 19, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*69206*/           OPC_EmitInteger, MVT::i32, 14, 
/*69209*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69212*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSS), 0,
                        MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (fabs:f32 SPR:f32:$Sm) - Complexity = 3
                    // Dst: (VABSS:f32 SPR:f32:$Sm)
/*69221*/         /*Scope*/ 68, /*->69290*/
/*69222*/           OPC_CheckPatternPredicate, 62, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*69224*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*69230*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*69233*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*69241*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69244*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*69253*/           OPC_EmitInteger, MVT::i32, 14, 
/*69256*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69259*/           OPC_EmitNode1, TARGET_VAL(ARM::VABSfd), 0,
                        MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*69268*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*69271*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*69279*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69282*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 10, 11, 
                    // Src: (fabs:f32 SPR:f32:$a) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VABSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*69290*/         0, /*End of Scope*/
/*69291*/       /*SwitchType*/ 17, MVT::v2f32,// ->69310
/*69293*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69295*/         OPC_EmitInteger, MVT::i32, 14, 
/*69298*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69301*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSfd), 0,
                      MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fabs:v2f32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VABSfd:v2f32 DPR:v2f32:$Vm)
/*69310*/       /*SwitchType*/ 17, MVT::v4f32,// ->69329
/*69312*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69314*/         OPC_EmitInteger, MVT::i32, 14, 
/*69317*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69320*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSfq), 0,
                      MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fabs:v4f32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VABSfq:v4f32 QPR:v4f32:$Vm)
/*69329*/       /*SwitchType*/ 17, MVT::v4f16,// ->69348
/*69331*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*69333*/         OPC_EmitInteger, MVT::i32, 14, 
/*69336*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69339*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABShd), 0,
                      MVT::v4f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fabs:v4f16 DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VABShd:v4f16 DPR:v4f16:$Vm)
/*69348*/       /*SwitchType*/ 17, MVT::v8f16,// ->69367
/*69350*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*69352*/         OPC_EmitInteger, MVT::i32, 14, 
/*69355*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69358*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABShq), 0,
                      MVT::v8f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fabs:v8f16 QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VABShq:v8f16 QPR:v8f16:$Vm)
/*69367*/       0, // EndSwitchType
/*69368*/     0, /*End of Scope*/
/*69369*/   /*SwitchOpcode*/ 55, TARGET_VAL(ISD::ConstantFP),// ->69427
/*69372*/     OPC_RecordNode, // #0 = $imm
/*69373*/     OPC_SwitchType /*2 cases */, 24, MVT::f64,// ->69400
/*69376*/       OPC_CheckPredicate, 84, // Predicate_vfp_f64imm
/*69378*/       OPC_CheckPatternPredicate, 92, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP3())
/*69380*/       OPC_EmitConvertToTarget, 0,
/*69382*/       OPC_EmitNodeXForm, 21, 1, // anonymous_4150
/*69385*/       OPC_EmitInteger, MVT::i32, 14, 
/*69388*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69391*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::FCONSTD), 0,
                    MVT::f64, 3/*#Ops*/, 2, 3, 4, 
                // Src: (fpimm:f64)<<P:Predicate_vfp_f64imm>><<X:anonymous_4150>>:$imm - Complexity = 4
                // Dst: (FCONSTD:f64 (anonymous_4150:f64 (fpimm:f64):$imm))
/*69400*/     /*SwitchType*/ 24, MVT::f32,// ->69426
/*69402*/       OPC_CheckPredicate, 85, // Predicate_vfp_f32imm
/*69404*/       OPC_CheckPatternPredicate, 93, // (Subtarget->hasVFP3())
/*69406*/       OPC_EmitConvertToTarget, 0,
/*69408*/       OPC_EmitNodeXForm, 22, 1, // anonymous_4149
/*69411*/       OPC_EmitInteger, MVT::i32, 14, 
/*69414*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69417*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::FCONSTS), 0,
                    MVT::f32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (fpimm:f32)<<P:Predicate_vfp_f32imm>><<X:anonymous_4149>>:$imm - Complexity = 4
                // Dst: (FCONSTS:f32 (anonymous_4149:f32 (fpimm:f32):$imm))
/*69426*/     0, // EndSwitchType
/*69427*/   /*SwitchOpcode*/ 44, TARGET_VAL(ISD::FDIV),// ->69474
/*69430*/     OPC_RecordChild0, // #0 = $Dn
/*69431*/     OPC_RecordChild1, // #1 = $Dm
/*69432*/     OPC_SwitchType /*2 cases */, 18, MVT::f64,// ->69453
/*69435*/       OPC_CheckPatternPredicate, 18, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*69437*/       OPC_EmitInteger, MVT::i32, 14, 
/*69440*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69443*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VDIVD), 0,
                    MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fdiv:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                // Dst: (VDIVD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*69453*/     /*SwitchType*/ 18, MVT::f32,// ->69473
/*69455*/       OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2())
/*69457*/       OPC_EmitInteger, MVT::i32, 14, 
/*69460*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69463*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VDIVS), 0,
                    MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fdiv:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                // Dst: (VDIVS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*69473*/     0, // EndSwitchType
/*69474*/   /*SwitchOpcode*/ 76, TARGET_VAL(ISD::FMAXNUM),// ->69553
/*69477*/     OPC_RecordChild0, // #0 = $Sn
/*69478*/     OPC_RecordChild1, // #1 = $Sm
/*69479*/     OPC_SwitchType /*6 cases */, 10, MVT::f32,// ->69492
/*69482*/       OPC_CheckPatternPredicate, 35, // (Subtarget->hasFPARMv8())
/*69484*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXNMS), 0,
                    MVT::f32, 2/*#Ops*/, 0, 1, 
                // Src: (fmaxnum:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                // Dst: (VMAXNMS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*69492*/     /*SwitchType*/ 10, MVT::f64,// ->69504
/*69494*/       OPC_CheckPatternPredicate, 36, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*69496*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXNMD), 0,
                    MVT::f64, 2/*#Ops*/, 0, 1, 
                // Src: (fmaxnum:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                // Dst: (VMAXNMD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*69504*/     /*SwitchType*/ 10, MVT::v2f32,// ->69516
/*69506*/       OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*69508*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXNMNDf), 0,
                    MVT::v2f32, 2/*#Ops*/, 0, 1, 
                // Src: (fmaxnum:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VMAXNMNDf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*69516*/     /*SwitchType*/ 10, MVT::v4f32,// ->69528
/*69518*/       OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*69520*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXNMNQf), 0,
                    MVT::v4f32, 2/*#Ops*/, 0, 1, 
                // Src: (fmaxnum:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VMAXNMNQf:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*69528*/     /*SwitchType*/ 10, MVT::v4f16,// ->69540
/*69530*/       OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*69532*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXNMNDh), 0,
                    MVT::v4f16, 2/*#Ops*/, 0, 1, 
                // Src: (fmaxnum:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                // Dst: (VMAXNMNDh:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*69540*/     /*SwitchType*/ 10, MVT::v8f16,// ->69552
/*69542*/       OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*69544*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXNMNQh), 0,
                    MVT::v8f16, 2/*#Ops*/, 0, 1, 
                // Src: (fmaxnum:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                // Dst: (VMAXNMNQh:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*69552*/     0, // EndSwitchType
/*69553*/   /*SwitchOpcode*/ 76, TARGET_VAL(ISD::FMINNUM),// ->69632
/*69556*/     OPC_RecordChild0, // #0 = $Sn
/*69557*/     OPC_RecordChild1, // #1 = $Sm
/*69558*/     OPC_SwitchType /*6 cases */, 10, MVT::f32,// ->69571
/*69561*/       OPC_CheckPatternPredicate, 35, // (Subtarget->hasFPARMv8())
/*69563*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINNMS), 0,
                    MVT::f32, 2/*#Ops*/, 0, 1, 
                // Src: (fminnum:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                // Dst: (VMINNMS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*69571*/     /*SwitchType*/ 10, MVT::f64,// ->69583
/*69573*/       OPC_CheckPatternPredicate, 36, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*69575*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINNMD), 0,
                    MVT::f64, 2/*#Ops*/, 0, 1, 
                // Src: (fminnum:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                // Dst: (VMINNMD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*69583*/     /*SwitchType*/ 10, MVT::v2f32,// ->69595
/*69585*/       OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*69587*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINNMNDf), 0,
                    MVT::v2f32, 2/*#Ops*/, 0, 1, 
                // Src: (fminnum:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VMINNMNDf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*69595*/     /*SwitchType*/ 10, MVT::v4f32,// ->69607
/*69597*/       OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*69599*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINNMNQf), 0,
                    MVT::v4f32, 2/*#Ops*/, 0, 1, 
                // Src: (fminnum:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VMINNMNQf:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*69607*/     /*SwitchType*/ 10, MVT::v4f16,// ->69619
/*69609*/       OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*69611*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINNMNDh), 0,
                    MVT::v4f16, 2/*#Ops*/, 0, 1, 
                // Src: (fminnum:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                // Dst: (VMINNMNDh:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*69619*/     /*SwitchType*/ 10, MVT::v8f16,// ->69631
/*69621*/       OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*69623*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINNMNQh), 0,
                    MVT::v8f16, 2/*#Ops*/, 0, 1, 
                // Src: (fminnum:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                // Dst: (VMINNMNQh:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*69631*/     0, // EndSwitchType
/*69632*/   /*SwitchOpcode*/ 20, TARGET_VAL(ISD::FP_EXTEND),// ->69655
/*69635*/     OPC_RecordChild0, // #0 = $Sm
/*69636*/     OPC_CheckType, MVT::f64,
/*69638*/     OPC_CheckPatternPredicate, 18, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*69640*/     OPC_EmitInteger, MVT::i32, 14, 
/*69643*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69646*/     OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTDS), 0,
                  MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fextend:f64 SPR:f32:$Sm) - Complexity = 3
              // Dst: (VCVTDS:f64 SPR:f32:$Sm)
/*69655*/   /*SwitchOpcode*/ 20, TARGET_VAL(ISD::FP_ROUND),// ->69678
/*69658*/     OPC_RecordChild0, // #0 = $Dm
/*69659*/     OPC_CheckType, MVT::f32,
/*69661*/     OPC_CheckPatternPredicate, 18, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*69663*/     OPC_EmitInteger, MVT::i32, 14, 
/*69666*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69669*/     OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTSD), 0,
                  MVT::f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fround:f32 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VCVTSD:f32 DPR:f64:$Dm)
/*69678*/   /*SwitchOpcode*/ 41, TARGET_VAL(ISD::FTRUNC),// ->69722
/*69681*/     OPC_RecordChild0, // #0 = $Sm
/*69682*/     OPC_SwitchType /*2 cases */, 17, MVT::f32,// ->69702
/*69685*/       OPC_CheckPatternPredicate, 35, // (Subtarget->hasFPARMv8())
/*69687*/       OPC_EmitInteger, MVT::i32, 14, 
/*69690*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69693*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTZS), 0,
                    MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ftrunc:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTZS:f32 SPR:f32:$Sm)
/*69702*/     /*SwitchType*/ 17, MVT::f64,// ->69721
/*69704*/       OPC_CheckPatternPredicate, 36, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*69706*/       OPC_EmitInteger, MVT::i32, 14, 
/*69709*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69712*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTZD), 0,
                    MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ftrunc:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTZD:f64 DPR:f64:$Dm)
/*69721*/     0, // EndSwitchType
/*69722*/   /*SwitchOpcode*/ 41, TARGET_VAL(ISD::FNEARBYINT),// ->69766
/*69725*/     OPC_RecordChild0, // #0 = $Sm
/*69726*/     OPC_SwitchType /*2 cases */, 17, MVT::f32,// ->69746
/*69729*/       OPC_CheckPatternPredicate, 35, // (Subtarget->hasFPARMv8())
/*69731*/       OPC_EmitInteger, MVT::i32, 14, 
/*69734*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69737*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTRS), 0,
                    MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fnearbyint:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTRS:f32 SPR:f32:$Sm)
/*69746*/     /*SwitchType*/ 17, MVT::f64,// ->69765
/*69748*/       OPC_CheckPatternPredicate, 36, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*69750*/       OPC_EmitInteger, MVT::i32, 14, 
/*69753*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69756*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTRD), 0,
                    MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fnearbyint:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTRD:f64 DPR:f64:$Dm)
/*69765*/     0, // EndSwitchType
/*69766*/   /*SwitchOpcode*/ 41, TARGET_VAL(ISD::FRINT),// ->69810
/*69769*/     OPC_RecordChild0, // #0 = $Sm
/*69770*/     OPC_SwitchType /*2 cases */, 17, MVT::f32,// ->69790
/*69773*/       OPC_CheckPatternPredicate, 35, // (Subtarget->hasFPARMv8())
/*69775*/       OPC_EmitInteger, MVT::i32, 14, 
/*69778*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69781*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTXS), 0,
                    MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (frint:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTXS:f32 SPR:f32:$Sm)
/*69790*/     /*SwitchType*/ 17, MVT::f64,// ->69809
/*69792*/       OPC_CheckPatternPredicate, 36, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*69794*/       OPC_EmitInteger, MVT::i32, 14, 
/*69797*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69800*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTXD), 0,
                    MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (frint:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTXD:f64 DPR:f64:$Dm)
/*69809*/     0, // EndSwitchType
/*69810*/   /*SwitchOpcode*/ 25, TARGET_VAL(ISD::FROUND),// ->69838
/*69813*/     OPC_RecordChild0, // #0 = $Sm
/*69814*/     OPC_SwitchType /*2 cases */, 9, MVT::f32,// ->69826
/*69817*/       OPC_CheckPatternPredicate, 35, // (Subtarget->hasFPARMv8())
/*69819*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTAS), 0,
                    MVT::f32, 1/*#Ops*/, 0, 
                // Src: (frnd:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTAS:f32 SPR:f32:$Sm)
/*69826*/     /*SwitchType*/ 9, MVT::f64,// ->69837
/*69828*/       OPC_CheckPatternPredicate, 36, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*69830*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTAD), 0,
                    MVT::f64, 1/*#Ops*/, 0, 
                // Src: (frnd:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTAD:f64 DPR:f64:$Dm)
/*69837*/     0, // EndSwitchType
/*69838*/   /*SwitchOpcode*/ 25, TARGET_VAL(ISD::FCEIL),// ->69866
/*69841*/     OPC_RecordChild0, // #0 = $Sm
/*69842*/     OPC_SwitchType /*2 cases */, 9, MVT::f32,// ->69854
/*69845*/       OPC_CheckPatternPredicate, 35, // (Subtarget->hasFPARMv8())
/*69847*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTPS), 0,
                    MVT::f32, 1/*#Ops*/, 0, 
                // Src: (fceil:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTPS:f32 SPR:f32:$Sm)
/*69854*/     /*SwitchType*/ 9, MVT::f64,// ->69865
/*69856*/       OPC_CheckPatternPredicate, 36, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*69858*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTPD), 0,
                    MVT::f64, 1/*#Ops*/, 0, 
                // Src: (fceil:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTPD:f64 DPR:f64:$Dm)
/*69865*/     0, // EndSwitchType
/*69866*/   /*SwitchOpcode*/ 25, TARGET_VAL(ISD::FFLOOR),// ->69894
/*69869*/     OPC_RecordChild0, // #0 = $Sm
/*69870*/     OPC_SwitchType /*2 cases */, 9, MVT::f32,// ->69882
/*69873*/       OPC_CheckPatternPredicate, 35, // (Subtarget->hasFPARMv8())
/*69875*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTMS), 0,
                    MVT::f32, 1/*#Ops*/, 0, 
                // Src: (ffloor:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTMS:f32 SPR:f32:$Sm)
/*69882*/     /*SwitchType*/ 9, MVT::f64,// ->69893
/*69884*/       OPC_CheckPatternPredicate, 36, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*69886*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTMD), 0,
                    MVT::f64, 1/*#Ops*/, 0, 
                // Src: (ffloor:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTMD:f64 DPR:f64:$Dm)
/*69893*/     0, // EndSwitchType
/*69894*/   /*SwitchOpcode*/ 41, TARGET_VAL(ISD::FSQRT),// ->69938
/*69897*/     OPC_RecordChild0, // #0 = $Dm
/*69898*/     OPC_SwitchType /*2 cases */, 17, MVT::f64,// ->69918
/*69901*/       OPC_CheckPatternPredicate, 18, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*69903*/       OPC_EmitInteger, MVT::i32, 14, 
/*69906*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69909*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSQRTD), 0,
                    MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fsqrt:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VSQRTD:f64 DPR:f64:$Dm)
/*69918*/     /*SwitchType*/ 17, MVT::f32,// ->69937
/*69920*/       OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2())
/*69922*/       OPC_EmitInteger, MVT::i32, 14, 
/*69925*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69928*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSQRTS), 0,
                    MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fsqrt:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VSQRTS:f32 SPR:f32:$Sm)
/*69937*/     0, // EndSwitchType
/*69938*/   /*SwitchOpcode*/ 20, TARGET_VAL(ARMISD::VMOVDRR),// ->69961
/*69941*/     OPC_RecordChild0, // #0 = $Rt
/*69942*/     OPC_RecordChild1, // #1 = $Rt2
/*69943*/     OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2())
/*69945*/     OPC_EmitInteger, MVT::i32, 14, 
/*69948*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69951*/     OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVDRR), 0,
                  MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (arm_fmdrr:f64 GPR:i32:$Rt, GPR:i32:$Rt2) - Complexity = 3
              // Dst: (VMOVDRR:f64 GPR:i32:$Rt, GPR:i32:$Rt2)
/*69961*/   /*SwitchOpcode*/ 61, TARGET_VAL(ISD::FP16_TO_FP),// ->70025
/*69964*/     OPC_RecordChild0, // #0 = $a
/*69965*/     OPC_CheckChild0Type, MVT::i32,
/*69967*/     OPC_SwitchType /*2 cases */, 26, MVT::f32,// ->69996
/*69970*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*69973*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*69981*/       OPC_EmitInteger, MVT::i32, 14, 
/*69984*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69987*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTBHS), 0,
                    MVT::f32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (f16_to_fp:f32 GPR:i32:$a) - Complexity = 3
                // Dst: (VCVTBHS:f32 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*69996*/     /*SwitchType*/ 26, MVT::f64,// ->70024
/*69998*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*70001*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*70009*/       OPC_EmitInteger, MVT::i32, 14, 
/*70012*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70015*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTBHD), 0,
                    MVT::f64, 3/*#Ops*/, 2, 3, 4, 
                // Src: (f16_to_fp:f64 GPR:i32:$a) - Complexity = 3
                // Dst: (VCVTBHD:f64 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*70024*/     0, // EndSwitchType
/*70025*/   /*SwitchOpcode*/ 56|128,1/*184*/, TARGET_VAL(ISD::FMAXNAN),// ->70213
/*70029*/     OPC_RecordChild0, // #0 = $a
/*70030*/     OPC_RecordChild1, // #1 = $b
/*70031*/     OPC_SwitchType /*5 cases */, 98, MVT::f32,// ->70132
/*70034*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70036*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*70042*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*70045*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*70053*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*70056*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*70065*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*70071*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*70074*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*70082*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*70085*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*70094*/       OPC_EmitInteger, MVT::i32, 14, 
/*70097*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70100*/       OPC_EmitNode1, TARGET_VAL(ARM::VMAXfd), 0,
                    MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*70110*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*70113*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*70121*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*70124*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::f32, 2/*#Ops*/, 16, 17, 
                // Src: (fmaxnan:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMAXfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*70132*/     /*SwitchType*/ 18, MVT::v2f32,// ->70152
/*70134*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70136*/       OPC_EmitInteger, MVT::i32, 14, 
/*70139*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70142*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXfd), 0,
                    MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmaxnan:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VMAXfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*70152*/     /*SwitchType*/ 18, MVT::v4f32,// ->70172
/*70154*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70156*/       OPC_EmitInteger, MVT::i32, 14, 
/*70159*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70162*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXfq), 0,
                    MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmaxnan:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VMAXfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*70172*/     /*SwitchType*/ 18, MVT::v4f16,// ->70192
/*70174*/       OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*70176*/       OPC_EmitInteger, MVT::i32, 14, 
/*70179*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70182*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXhd), 0,
                    MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmaxnan:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                // Dst: (VMAXhd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*70192*/     /*SwitchType*/ 18, MVT::v8f16,// ->70212
/*70194*/       OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*70196*/       OPC_EmitInteger, MVT::i32, 14, 
/*70199*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70202*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXhq), 0,
                    MVT::v8f16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmaxnan:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                // Dst: (VMAXhq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*70212*/     0, // EndSwitchType
/*70213*/   /*SwitchOpcode*/ 56|128,1/*184*/, TARGET_VAL(ISD::FMINNAN),// ->70401
/*70217*/     OPC_RecordChild0, // #0 = $a
/*70218*/     OPC_RecordChild1, // #1 = $b
/*70219*/     OPC_SwitchType /*5 cases */, 98, MVT::f32,// ->70320
/*70222*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70224*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*70230*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*70233*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*70241*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*70244*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*70253*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*70259*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*70262*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*70270*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*70273*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*70282*/       OPC_EmitInteger, MVT::i32, 14, 
/*70285*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70288*/       OPC_EmitNode1, TARGET_VAL(ARM::VMINfd), 0,
                    MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*70298*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*70301*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*70309*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*70312*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::f32, 2/*#Ops*/, 16, 17, 
                // Src: (fminnan:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMINfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*70320*/     /*SwitchType*/ 18, MVT::v2f32,// ->70340
/*70322*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70324*/       OPC_EmitInteger, MVT::i32, 14, 
/*70327*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70330*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINfd), 0,
                    MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fminnan:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VMINfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*70340*/     /*SwitchType*/ 18, MVT::v4f32,// ->70360
/*70342*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70344*/       OPC_EmitInteger, MVT::i32, 14, 
/*70347*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70350*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINfq), 0,
                    MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fminnan:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VMINfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*70360*/     /*SwitchType*/ 18, MVT::v4f16,// ->70380
/*70362*/       OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*70364*/       OPC_EmitInteger, MVT::i32, 14, 
/*70367*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70370*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINhd), 0,
                    MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fminnan:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                // Dst: (VMINhd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*70380*/     /*SwitchType*/ 18, MVT::v8f16,// ->70400
/*70382*/       OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*70384*/       OPC_EmitInteger, MVT::i32, 14, 
/*70387*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70390*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINhq), 0,
                    MVT::v8f16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fminnan:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                // Dst: (VMINhq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*70400*/     0, // EndSwitchType
/*70401*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VMOVIMM),// ->70599
/*70405*/     OPC_Scope, 29, /*->70436*/ // 2 children in Scope
/*70407*/       OPC_MoveChild0,
/*70408*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*70411*/       OPC_MoveParent,
/*70412*/       OPC_CheckPredicate, 76, // Predicate_NEONimmAllZerosV
/*70414*/       OPC_SwitchType /*2 cases */, 8, MVT::v2i32,// ->70425
/*70417*/         OPC_CheckPatternPredicate, 94, // (Subtarget->hasZeroCycleZeroing())
/*70419*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVD0), 0,
                      MVT::v2i32, 0/*#Ops*/, 
                  // Src: (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>> - Complexity = 57
                  // Dst: (VMOVD0:v2i32)
/*70425*/       /*SwitchType*/ 8, MVT::v4i32,// ->70435
/*70427*/         OPC_CheckPatternPredicate, 94, // (Subtarget->hasZeroCycleZeroing())
/*70429*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVQ0), 0,
                      MVT::v4i32, 0/*#Ops*/, 
                  // Src: (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>> - Complexity = 57
                  // Dst: (VMOVQ0:v4i32)
/*70435*/       0, // EndSwitchType
/*70436*/     /*Scope*/ 32|128,1/*160*/, /*->70598*/
/*70438*/       OPC_RecordChild0, // #0 = $SIMM
/*70439*/       OPC_MoveChild0,
/*70440*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*70443*/       OPC_MoveParent,
/*70444*/       OPC_SwitchType /*8 cases */, 17, MVT::v8i8,// ->70464
/*70447*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70449*/         OPC_EmitInteger, MVT::i32, 14, 
/*70452*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70455*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVv8i8), 0,
                      MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v8i8 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv8i8:v8i8 (timm:i32):$SIMM)
/*70464*/       /*SwitchType*/ 17, MVT::v16i8,// ->70483
/*70466*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70468*/         OPC_EmitInteger, MVT::i32, 14, 
/*70471*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70474*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVv16i8), 0,
                      MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v16i8 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv16i8:v16i8 (timm:i32):$SIMM)
/*70483*/       /*SwitchType*/ 17, MVT::v4i16,// ->70502
/*70485*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70487*/         OPC_EmitInteger, MVT::i32, 14, 
/*70490*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70493*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v4i16 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv4i16:v4i16 (timm:i32):$SIMM)
/*70502*/       /*SwitchType*/ 17, MVT::v8i16,// ->70521
/*70504*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70506*/         OPC_EmitInteger, MVT::i32, 14, 
/*70509*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70512*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v8i16 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv8i16:v8i16 (timm:i32):$SIMM)
/*70521*/       /*SwitchType*/ 17, MVT::v2i32,// ->70540
/*70523*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70525*/         OPC_EmitInteger, MVT::i32, 14, 
/*70528*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70531*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v2i32 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv2i32:v2i32 (timm:i32):$SIMM)
/*70540*/       /*SwitchType*/ 17, MVT::v4i32,// ->70559
/*70542*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70544*/         OPC_EmitInteger, MVT::i32, 14, 
/*70547*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70550*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v4i32 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv4i32:v4i32 (timm:i32):$SIMM)
/*70559*/       /*SwitchType*/ 17, MVT::v1i64,// ->70578
/*70561*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70563*/         OPC_EmitInteger, MVT::i32, 14, 
/*70566*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70569*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVv1i64), 0,
                      MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v1i64 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv1i64:v1i64 (timm:i32):$SIMM)
/*70578*/       /*SwitchType*/ 17, MVT::v2i64,// ->70597
/*70580*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70582*/         OPC_EmitInteger, MVT::i32, 14, 
/*70585*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70588*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v2i64 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv2i64:v2i64 (timm:i32):$SIMM)
/*70597*/       0, // EndSwitchType
/*70598*/     0, /*End of Scope*/
/*70599*/   /*SwitchOpcode*/ 40|128,5/*680*/, TARGET_VAL(ISD::INSERT_VECTOR_ELT),// ->71283
/*70603*/     OPC_RecordChild0, // #0 = $src
/*70604*/     OPC_Scope, 126|128,1/*254*/, /*->70861*/ // 4 children in Scope
/*70607*/       OPC_MoveChild1,
/*70608*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*70611*/       OPC_RecordMemRef,
/*70612*/       OPC_RecordNode, // #1 = 'ld' chained node
/*70613*/       OPC_CheckFoldableChainNode,
/*70614*/       OPC_RecordChild1, // #2 = $Rn
/*70615*/       OPC_CheckChild1Type, MVT::i32,
/*70617*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*70619*/       OPC_CheckType, MVT::i32,
/*70621*/       OPC_Scope, 80, /*->70703*/ // 4 children in Scope
/*70623*/         OPC_CheckPredicate, 30, // Predicate_extload
/*70625*/         OPC_Scope, 37, /*->70664*/ // 2 children in Scope
/*70627*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*70629*/           OPC_MoveParent,
/*70630*/           OPC_RecordChild2, // #3 = $lane
/*70631*/           OPC_MoveChild2,
/*70632*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70635*/           OPC_MoveParent,
/*70636*/           OPC_CheckType, MVT::v8i8,
/*70638*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70640*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*70643*/           OPC_EmitMergeInputChains1_1,
/*70644*/           OPC_EmitConvertToTarget, 3,
/*70646*/           OPC_EmitInteger, MVT::i32, 14, 
/*70649*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70652*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1LNd8), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v8i8, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v8i8 DPR:v8i8:$src, (ld:i32 addrmode6:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNd8:v8i8 addrmode6:i32:$Rn, DPR:v8i8:$src, (imm:i32):$lane)
/*70664*/         /*Scope*/ 37, /*->70702*/
/*70665*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*70667*/           OPC_MoveParent,
/*70668*/           OPC_RecordChild2, // #3 = $lane
/*70669*/           OPC_MoveChild2,
/*70670*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70673*/           OPC_MoveParent,
/*70674*/           OPC_CheckType, MVT::v4i16,
/*70676*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70678*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*70681*/           OPC_EmitMergeInputChains1_1,
/*70682*/           OPC_EmitConvertToTarget, 3,
/*70684*/           OPC_EmitInteger, MVT::i32, 14, 
/*70687*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70690*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i16, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v4i16 DPR:v4i16:$src, (ld:i32 addrmode6:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNd16:v4i16 addrmode6:i32:$Rn, DPR:v4i16:$src, (imm:i32):$lane)
/*70702*/         0, /*End of Scope*/
/*70703*/       /*Scope*/ 37, /*->70741*/
/*70704*/         OPC_CheckPredicate, 52, // Predicate_load
/*70706*/         OPC_MoveParent,
/*70707*/         OPC_RecordChild2, // #3 = $lane
/*70708*/         OPC_MoveChild2,
/*70709*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70712*/         OPC_MoveParent,
/*70713*/         OPC_CheckType, MVT::v2i32,
/*70715*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70717*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*70720*/         OPC_EmitMergeInputChains1_1,
/*70721*/         OPC_EmitConvertToTarget, 3,
/*70723*/         OPC_EmitInteger, MVT::i32, 14, 
/*70726*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70729*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::v2i32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v2i32 DPR:v2i32:$src, (ld:i32 addrmode6oneL32:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNd32:v2i32 addrmode6oneL32:i32:$Rn, DPR:v2i32:$src, (imm:i32):$lane)
/*70741*/       /*Scope*/ 80, /*->70822*/
/*70742*/         OPC_CheckPredicate, 30, // Predicate_extload
/*70744*/         OPC_Scope, 37, /*->70783*/ // 2 children in Scope
/*70746*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*70748*/           OPC_MoveParent,
/*70749*/           OPC_RecordChild2, // #3 = $lane
/*70750*/           OPC_MoveChild2,
/*70751*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70754*/           OPC_MoveParent,
/*70755*/           OPC_CheckType, MVT::v16i8,
/*70757*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70759*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*70762*/           OPC_EmitMergeInputChains1_1,
/*70763*/           OPC_EmitConvertToTarget, 3,
/*70765*/           OPC_EmitInteger, MVT::i32, 14, 
/*70768*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70771*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1LNq8Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v16i8, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v16i8 QPR:v16i8:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNq8Pseudo:v16i8 addrmode6:i32:$addr, QPR:v16i8:$src, (imm:i32):$lane)
/*70783*/         /*Scope*/ 37, /*->70821*/
/*70784*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*70786*/           OPC_MoveParent,
/*70787*/           OPC_RecordChild2, // #3 = $lane
/*70788*/           OPC_MoveChild2,
/*70789*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70792*/           OPC_MoveParent,
/*70793*/           OPC_CheckType, MVT::v8i16,
/*70795*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70797*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*70800*/           OPC_EmitMergeInputChains1_1,
/*70801*/           OPC_EmitConvertToTarget, 3,
/*70803*/           OPC_EmitInteger, MVT::i32, 14, 
/*70806*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70809*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1LNq16Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v8i16, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v8i16 QPR:v8i16:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNq16Pseudo:v8i16 addrmode6:i32:$addr, QPR:v8i16:$src, (imm:i32):$lane)
/*70821*/         0, /*End of Scope*/
/*70822*/       /*Scope*/ 37, /*->70860*/
/*70823*/         OPC_CheckPredicate, 52, // Predicate_load
/*70825*/         OPC_MoveParent,
/*70826*/         OPC_RecordChild2, // #3 = $lane
/*70827*/         OPC_MoveChild2,
/*70828*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70831*/         OPC_MoveParent,
/*70832*/         OPC_CheckType, MVT::v4i32,
/*70834*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70836*/         OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*70839*/         OPC_EmitMergeInputChains1_1,
/*70840*/         OPC_EmitConvertToTarget, 3,
/*70842*/         OPC_EmitInteger, MVT::i32, 14, 
/*70845*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70848*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::v4i32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v4i32 QPR:v4i32:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNq32Pseudo:v4i32 addrmode6:i32:$addr, QPR:v4i32:$src, (imm:i32):$lane)
/*70860*/       0, /*End of Scope*/
/*70861*/     /*Scope*/ 5|128,2/*261*/, /*->71124*/
/*70863*/       OPC_RecordChild1, // #1 = $R
/*70864*/       OPC_Scope, 56, /*->70922*/ // 4 children in Scope
/*70866*/         OPC_CheckChild1Type, MVT::i32,
/*70868*/         OPC_RecordChild2, // #2 = $lane
/*70869*/         OPC_MoveChild2,
/*70870*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70873*/         OPC_MoveParent,
/*70874*/         OPC_SwitchType /*2 cases */, 21, MVT::v8i8,// ->70898
/*70877*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70879*/           OPC_EmitConvertToTarget, 2,
/*70881*/           OPC_EmitInteger, MVT::i32, 14, 
/*70884*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70887*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSETLNi8), 0,
                        MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (vector_insert:v8i8 DPR:v8i8:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                    // Dst: (VSETLNi8:v8i8 DPR:v8i8:$src1, GPR:i32:$R, (imm:i32):$lane)
/*70898*/         /*SwitchType*/ 21, MVT::v4i16,// ->70921
/*70900*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70902*/           OPC_EmitConvertToTarget, 2,
/*70904*/           OPC_EmitInteger, MVT::i32, 14, 
/*70907*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70910*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSETLNi16), 0,
                        MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (vector_insert:v4i16 DPR:v4i16:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                    // Dst: (VSETLNi16:v4i16 DPR:v4i16:$src1, GPR:i32:$R, (imm:i32):$lane)
/*70921*/         0, // EndSwitchType
/*70922*/       /*Scope*/ 29, /*->70952*/
/*70923*/         OPC_RecordChild2, // #2 = $lane
/*70924*/         OPC_MoveChild2,
/*70925*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70928*/         OPC_MoveParent,
/*70929*/         OPC_CheckType, MVT::v2i32,
/*70931*/         OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2())
/*70933*/         OPC_EmitConvertToTarget, 2,
/*70935*/         OPC_EmitInteger, MVT::i32, 14, 
/*70938*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70941*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSETLNi32), 0,
                      MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (insertelt:v2i32 DPR:v2i32:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (VSETLNi32:v2i32 DPR:v2i32:$src1, GPR:i32:$R, (imm:i32):$lane)
/*70952*/       /*Scope*/ 112, /*->71065*/
/*70953*/         OPC_CheckChild1Type, MVT::i32,
/*70955*/         OPC_RecordChild2, // #2 = $lane
/*70956*/         OPC_MoveChild2,
/*70957*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70960*/         OPC_MoveParent,
/*70961*/         OPC_SwitchType /*2 cases */, 49, MVT::v16i8,// ->71013
/*70964*/           OPC_EmitConvertToTarget, 2,
/*70966*/           OPC_EmitNodeXForm, 14, 3, // DSubReg_i8_reg
/*70969*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v8i8, 2/*#Ops*/, 0, 4,  // Results = #5
/*70977*/           OPC_EmitConvertToTarget, 2,
/*70979*/           OPC_EmitNodeXForm, 15, 6, // SubReg_i8_lane
/*70982*/           OPC_EmitInteger, MVT::i32, 14, 
/*70985*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70988*/           OPC_EmitNode1, TARGET_VAL(ARM::VSETLNi8), 0,
                        MVT::v8i8, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10
/*70999*/           OPC_EmitConvertToTarget, 2,
/*71001*/           OPC_EmitNodeXForm, 14, 11, // DSubReg_i8_reg
/*71004*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v16i8, 3/*#Ops*/, 0, 10, 12, 
                    // Src: (vector_insert:v16i8 QPR:v16i8:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                    // Dst: (INSERT_SUBREG:v16i8 QPR:v16i8:$src1, (VSETLNi8:v8i8 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src1, (DSubReg_i8_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i8_lane:i32 (imm:iPTR):$lane)), (DSubReg_i8_reg:i32 (imm:iPTR):$lane))
/*71013*/         /*SwitchType*/ 49, MVT::v8i16,// ->71064
/*71015*/           OPC_EmitConvertToTarget, 2,
/*71017*/           OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*71020*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*71028*/           OPC_EmitConvertToTarget, 2,
/*71030*/           OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*71033*/           OPC_EmitInteger, MVT::i32, 14, 
/*71036*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71039*/           OPC_EmitNode1, TARGET_VAL(ARM::VSETLNi16), 0,
                        MVT::v4i16, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10
/*71050*/           OPC_EmitConvertToTarget, 2,
/*71052*/           OPC_EmitNodeXForm, 3, 11, // DSubReg_i16_reg
/*71055*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v8i16, 3/*#Ops*/, 0, 10, 12, 
                    // Src: (vector_insert:v8i16 QPR:v8i16:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                    // Dst: (INSERT_SUBREG:v8i16 QPR:v8i16:$src1, (VSETLNi16:v4i16 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src1, (DSubReg_i16_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i16_lane:i32 (imm:iPTR):$lane)), (DSubReg_i16_reg:i32 (imm:iPTR):$lane))
/*71064*/         0, // EndSwitchType
/*71065*/       /*Scope*/ 57, /*->71123*/
/*71066*/         OPC_RecordChild2, // #2 = $lane
/*71067*/         OPC_MoveChild2,
/*71068*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71071*/         OPC_MoveParent,
/*71072*/         OPC_CheckType, MVT::v4i32,
/*71074*/         OPC_EmitConvertToTarget, 2,
/*71076*/         OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*71079*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*71087*/         OPC_EmitConvertToTarget, 2,
/*71089*/         OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*71092*/         OPC_EmitInteger, MVT::i32, 14, 
/*71095*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71098*/         OPC_EmitNode1, TARGET_VAL(ARM::VSETLNi32), 0,
                      MVT::v2i32, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10
/*71109*/         OPC_EmitConvertToTarget, 2,
/*71111*/         OPC_EmitNodeXForm, 5, 11, // DSubReg_i32_reg
/*71114*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 10, 12, 
                  // Src: (insertelt:v4i32 QPR:v4i32:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v4i32 QPR:v4i32:$src1, (VSETLNi32:v2i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src1, (DSubReg_i32_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i32_lane:i32 (imm:iPTR):$lane)), (DSubReg_i32_reg:i32 (imm:iPTR):$lane))
/*71123*/       0, /*End of Scope*/
/*71124*/     /*Scope*/ 77, /*->71202*/
/*71125*/       OPC_MoveChild1,
/*71126*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*71129*/       OPC_RecordMemRef,
/*71130*/       OPC_RecordNode, // #1 = 'ld' chained node
/*71131*/       OPC_CheckFoldableChainNode,
/*71132*/       OPC_RecordChild1, // #2 = $addr
/*71133*/       OPC_CheckChild1Type, MVT::i32,
/*71135*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*71137*/       OPC_CheckPredicate, 52, // Predicate_load
/*71139*/       OPC_CheckType, MVT::f32,
/*71141*/       OPC_MoveParent,
/*71142*/       OPC_RecordChild2, // #3 = $lane
/*71143*/       OPC_MoveChild2,
/*71144*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71147*/       OPC_MoveParent,
/*71148*/       OPC_SwitchType /*2 cases */, 24, MVT::v2f32,// ->71175
/*71151*/         OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*71154*/         OPC_EmitMergeInputChains1_1,
/*71155*/         OPC_EmitConvertToTarget, 3,
/*71157*/         OPC_EmitInteger, MVT::i32, 14, 
/*71160*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71163*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::v2f32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v2f32 DPR:v2f32:$src, (ld:f32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNd32:v2f32 addrmode6:i32:$addr, DPR:v2f32:$src, (imm:i32):$lane)
/*71175*/       /*SwitchType*/ 24, MVT::v4f32,// ->71201
/*71177*/         OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*71180*/         OPC_EmitMergeInputChains1_1,
/*71181*/         OPC_EmitConvertToTarget, 3,
/*71183*/         OPC_EmitInteger, MVT::i32, 14, 
/*71186*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71189*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::v4f32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v4f32 QPR:v4f32:$src, (ld:f32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNq32Pseudo:v4f32 addrmode6:i32:$addr, QPR:v4f32:$src, (imm:i32):$lane)
/*71201*/       0, // EndSwitchType
/*71202*/     /*Scope*/ 79, /*->71282*/
/*71203*/       OPC_RecordChild1, // #1 = $src2
/*71204*/       OPC_RecordChild2, // #2 = $src3
/*71205*/       OPC_MoveChild2,
/*71206*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71209*/       OPC_MoveParent,
/*71210*/       OPC_SwitchType /*3 cases */, 14, MVT::v2f64,// ->71227
/*71213*/         OPC_EmitConvertToTarget, 2,
/*71215*/         OPC_EmitNodeXForm, 17, 3, // DSubReg_f64_reg
/*71218*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f64, 3/*#Ops*/, 0, 1, 4, 
                  // Src: (insertelt:v2f64 QPR:v2f64:$src1, DPR:f64:$src2, (imm:iPTR):$src3) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v2f64 QPR:v2f64:$src1, DPR:f64:$src2, (DSubReg_f64_reg:i32 (imm:iPTR):$src3))
/*71227*/       /*SwitchType*/ 25, MVT::v2f32,// ->71254
/*71229*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*71232*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::v2f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*71240*/         OPC_EmitConvertToTarget, 2,
/*71242*/         OPC_EmitNodeXForm, 16, 5, // SSubReg_f32_reg
/*71245*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 4, 1, 6, 
                  // Src: (insertelt:v2f32 DPR:v2f32:$src1, SPR:f32:$src2, (imm:iPTR):$src3) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 DPR:v2f32:$src1, DPR_VFP2:i32), SPR:f32:$src2, (SSubReg_f32_reg:i32 (imm:iPTR):$src3))
/*71254*/       /*SwitchType*/ 25, MVT::v4f32,// ->71281
/*71256*/         OPC_EmitInteger, MVT::i32, ARM::QPR_VFP2RegClassID,
/*71259*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::v4f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*71267*/         OPC_EmitConvertToTarget, 2,
/*71269*/         OPC_EmitNodeXForm, 16, 5, // SSubReg_f32_reg
/*71272*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v4f32, 3/*#Ops*/, 4, 1, 6, 
                  // Src: (insertelt:v4f32 QPR:v4f32:$src1, SPR:f32:$src2, (imm:iPTR):$src3) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v4f32 (COPY_TO_REGCLASS:v4f32 QPR:v4f32:$src1, QPR_VFP2:i32), SPR:f32:$src2, (SSubReg_f32_reg:i32 (imm:iPTR):$src3))
/*71281*/       0, // EndSwitchType
/*71282*/     0, /*End of Scope*/
/*71283*/   /*SwitchOpcode*/ 47|128,4/*559*/, TARGET_VAL(ARMISD::VDUP),// ->71846
/*71287*/     OPC_Scope, 65|128,1/*193*/, /*->71483*/ // 4 children in Scope
/*71290*/       OPC_MoveChild0,
/*71291*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*71294*/       OPC_RecordMemRef,
/*71295*/       OPC_RecordNode, // #0 = 'ld' chained node
/*71296*/       OPC_RecordChild1, // #1 = $Rn
/*71297*/       OPC_CheckChild1Type, MVT::i32,
/*71299*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*71301*/       OPC_CheckType, MVT::i32,
/*71303*/       OPC_Scope, 60, /*->71365*/ // 4 children in Scope
/*71305*/         OPC_CheckPredicate, 30, // Predicate_extload
/*71307*/         OPC_Scope, 27, /*->71336*/ // 2 children in Scope
/*71309*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*71311*/           OPC_MoveParent,
/*71312*/           OPC_CheckType, MVT::v8i8,
/*71314*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71316*/           OPC_CheckComplexPat, /*CP*/29, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*71319*/           OPC_EmitMergeInputChains1_0,
/*71320*/           OPC_EmitInteger, MVT::i32, 14, 
/*71323*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71326*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1DUPd8), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v8i8, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v8i8 (ld:i32 addrmode6dupalignNone:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>) - Complexity = 16
                    // Dst: (VLD1DUPd8:v8i8 addrmode6dupalignNone:i32:$Rn)
/*71336*/         /*Scope*/ 27, /*->71364*/
/*71337*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*71339*/           OPC_MoveParent,
/*71340*/           OPC_CheckType, MVT::v4i16,
/*71342*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71344*/           OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*71347*/           OPC_EmitMergeInputChains1_0,
/*71348*/           OPC_EmitInteger, MVT::i32, 14, 
/*71351*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71354*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1DUPd16), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i16, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v4i16 (ld:i32 addrmode6dupalign16:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>) - Complexity = 16
                    // Dst: (VLD1DUPd16:v4i16 addrmode6dupalign16:i32:$Rn)
/*71364*/         0, /*End of Scope*/
/*71365*/       /*Scope*/ 27, /*->71393*/
/*71366*/         OPC_CheckPredicate, 52, // Predicate_load
/*71368*/         OPC_MoveParent,
/*71369*/         OPC_CheckType, MVT::v2i32,
/*71371*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71373*/         OPC_CheckComplexPat, /*CP*/31, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*71376*/         OPC_EmitMergeInputChains1_0,
/*71377*/         OPC_EmitInteger, MVT::i32, 14, 
/*71380*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71383*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1DUPd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::v2i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v2i32 (ld:i32 addrmode6dupalign32:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                  // Dst: (VLD1DUPd32:v2i32 addrmode6dupalign32:i32:$Rn)
/*71393*/       /*Scope*/ 60, /*->71454*/
/*71394*/         OPC_CheckPredicate, 30, // Predicate_extload
/*71396*/         OPC_Scope, 27, /*->71425*/ // 2 children in Scope
/*71398*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*71400*/           OPC_MoveParent,
/*71401*/           OPC_CheckType, MVT::v16i8,
/*71403*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71405*/           OPC_CheckComplexPat, /*CP*/29, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*71408*/           OPC_EmitMergeInputChains1_0,
/*71409*/           OPC_EmitInteger, MVT::i32, 14, 
/*71412*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71415*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1DUPq8), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v16i8, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v16i8 (ld:i32 addrmode6dupalignNone:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>) - Complexity = 16
                    // Dst: (VLD1DUPq8:v16i8 addrmode6dupalignNone:i32:$Rn)
/*71425*/         /*Scope*/ 27, /*->71453*/
/*71426*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*71428*/           OPC_MoveParent,
/*71429*/           OPC_CheckType, MVT::v8i16,
/*71431*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71433*/           OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*71436*/           OPC_EmitMergeInputChains1_0,
/*71437*/           OPC_EmitInteger, MVT::i32, 14, 
/*71440*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71443*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1DUPq16), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v8i16, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v8i16 (ld:i32 addrmode6dupalign16:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>) - Complexity = 16
                    // Dst: (VLD1DUPq16:v8i16 addrmode6dupalign16:i32:$Rn)
/*71453*/         0, /*End of Scope*/
/*71454*/       /*Scope*/ 27, /*->71482*/
/*71455*/         OPC_CheckPredicate, 52, // Predicate_load
/*71457*/         OPC_MoveParent,
/*71458*/         OPC_CheckType, MVT::v4i32,
/*71460*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71462*/         OPC_CheckComplexPat, /*CP*/31, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*71465*/         OPC_EmitMergeInputChains1_0,
/*71466*/         OPC_EmitInteger, MVT::i32, 14, 
/*71469*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71472*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1DUPq32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::v4i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v4i32 (ld:i32 addrmode6dupalign32:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                  // Dst: (VLD1DUPq32:v4i32 addrmode6dupalign32:i32:$Rn)
/*71482*/       0, /*End of Scope*/
/*71483*/     /*Scope*/ 13|128,1/*141*/, /*->71626*/
/*71485*/       OPC_RecordChild0, // #0 = $R
/*71486*/       OPC_CheckChild0Type, MVT::i32,
/*71488*/       OPC_SwitchType /*6 cases */, 17, MVT::v8i8,// ->71508
/*71491*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71493*/         OPC_EmitInteger, MVT::i32, 14, 
/*71496*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71499*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUP8d), 0,
                      MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v8i8 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP8d:v8i8 GPR:i32:$R)
/*71508*/       /*SwitchType*/ 17, MVT::v4i16,// ->71527
/*71510*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71512*/         OPC_EmitInteger, MVT::i32, 14, 
/*71515*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71518*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUP16d), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v4i16 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP16d:v4i16 GPR:i32:$R)
/*71527*/       /*SwitchType*/ 39, MVT::v2i32,// ->71568
/*71529*/         OPC_Scope, 17, /*->71548*/ // 2 children in Scope
/*71531*/           OPC_CheckPatternPredicate, 95, // (!Subtarget->hasSlowVDUP32()) && (Subtarget->hasNEON())
/*71533*/           OPC_EmitInteger, MVT::i32, 14, 
/*71536*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71539*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUP32d), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (NEONvdup:v2i32 GPR:i32:$R) - Complexity = 3
                    // Dst: (VDUP32d:v2i32 GPR:i32:$R)
/*71548*/         /*Scope*/ 18, /*->71567*/
/*71549*/           OPC_CheckPatternPredicate, 96, // (Subtarget->hasNEON()) && (Subtarget->hasSlowVDUP32())
/*71551*/           OPC_EmitInteger, MVT::i32, 14, 
/*71554*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71557*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVDRR), 0,
                        MVT::v2i32, 4/*#Ops*/, 0, 0, 1, 2, 
                    // Src: (NEONvdup:v2i32 GPR:i32:$R) - Complexity = 3
                    // Dst: (VMOVDRR:v2i32 GPR:i32:$R, GPR:i32:$R)
/*71567*/         0, /*End of Scope*/
/*71568*/       /*SwitchType*/ 17, MVT::v16i8,// ->71587
/*71570*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71572*/         OPC_EmitInteger, MVT::i32, 14, 
/*71575*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71578*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUP8q), 0,
                      MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v16i8 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP8q:v16i8 GPR:i32:$R)
/*71587*/       /*SwitchType*/ 17, MVT::v8i16,// ->71606
/*71589*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71591*/         OPC_EmitInteger, MVT::i32, 14, 
/*71594*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71597*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUP16q), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v8i16 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP16q:v8i16 GPR:i32:$R)
/*71606*/       /*SwitchType*/ 17, MVT::v4i32,// ->71625
/*71608*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71610*/         OPC_EmitInteger, MVT::i32, 14, 
/*71613*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71616*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUP32q), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v4i32 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP32q:v4i32 GPR:i32:$R)
/*71625*/       0, // EndSwitchType
/*71626*/     /*Scope*/ 5|128,1/*133*/, /*->71761*/
/*71628*/       OPC_MoveChild0,
/*71629*/       OPC_SwitchOpcode /*2 cases */, 58, TARGET_VAL(ISD::LOAD),// ->71691
/*71633*/         OPC_RecordMemRef,
/*71634*/         OPC_RecordNode, // #0 = 'ld' chained node
/*71635*/         OPC_RecordChild1, // #1 = $addr
/*71636*/         OPC_CheckChild1Type, MVT::i32,
/*71638*/         OPC_CheckPredicate, 29, // Predicate_unindexedload
/*71640*/         OPC_CheckPredicate, 52, // Predicate_load
/*71642*/         OPC_CheckType, MVT::f32,
/*71644*/         OPC_MoveParent,
/*71645*/         OPC_SwitchType /*2 cases */, 20, MVT::v2f32,// ->71668
/*71648*/           OPC_CheckComplexPat, /*CP*/32, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*71651*/           OPC_EmitMergeInputChains1_0,
/*71652*/           OPC_EmitInteger, MVT::i32, 14, 
/*71655*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71658*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1DUPd32), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v2f32 (ld:f32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                    // Dst: (VLD1DUPd32:v2f32 addrmode6:i32:$addr)
/*71668*/         /*SwitchType*/ 20, MVT::v4f32,// ->71690
/*71670*/           OPC_CheckComplexPat, /*CP*/32, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*71673*/           OPC_EmitMergeInputChains1_0,
/*71674*/           OPC_EmitInteger, MVT::i32, 14, 
/*71677*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71680*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1DUPq32), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4f32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v4f32 (ld:f32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                    // Dst: (VLD1DUPq32:v4f32 addrmode6:i32:$addr)
/*71690*/         0, // EndSwitchType
/*71691*/       /*SwitchOpcode*/ 66, TARGET_VAL(ISD::BITCAST),// ->71760
/*71694*/         OPC_RecordChild0, // #0 = $R
/*71695*/         OPC_CheckChild0Type, MVT::i32,
/*71697*/         OPC_CheckType, MVT::f32,
/*71699*/         OPC_MoveParent,
/*71700*/         OPC_SwitchType /*2 cases */, 39, MVT::v2f32,// ->71742
/*71703*/           OPC_Scope, 17, /*->71722*/ // 2 children in Scope
/*71705*/             OPC_CheckPatternPredicate, 95, // (!Subtarget->hasSlowVDUP32()) && (Subtarget->hasNEON())
/*71707*/             OPC_EmitInteger, MVT::i32, 14, 
/*71710*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71713*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUP32d), 0,
                          MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (NEONvdup:v2f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                      // Dst: (VDUP32d:v2f32 GPR:i32:$R)
/*71722*/           /*Scope*/ 18, /*->71741*/
/*71723*/             OPC_CheckPatternPredicate, 96, // (Subtarget->hasNEON()) && (Subtarget->hasSlowVDUP32())
/*71725*/             OPC_EmitInteger, MVT::i32, 14, 
/*71728*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71731*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVDRR), 0,
                          MVT::v2f32, 4/*#Ops*/, 0, 0, 1, 2, 
                      // Src: (NEONvdup:v2f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                      // Dst: (VMOVDRR:v2f32 GPR:i32:$R, GPR:i32:$R)
/*71741*/           0, /*End of Scope*/
/*71742*/         /*SwitchType*/ 15, MVT::v4f32,// ->71759
/*71744*/           OPC_EmitInteger, MVT::i32, 14, 
/*71747*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71750*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUP32q), 0,
                        MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (NEONvdup:v4f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                    // Dst: (VDUP32q:v4f32 GPR:i32:$R)
/*71759*/         0, // EndSwitchType
/*71760*/       0, // EndSwitchOpcode
/*71761*/     /*Scope*/ 83, /*->71845*/
/*71762*/       OPC_RecordChild0, // #0 = $src
/*71763*/       OPC_CheckChild0Type, MVT::f32,
/*71765*/       OPC_SwitchType /*2 cases */, 37, MVT::v2f32,// ->71805
/*71768*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*71774*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*71777*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 1, 0, 2,  // Results = #3
/*71786*/         OPC_EmitInteger, MVT::i32, 0, 
/*71789*/         OPC_EmitInteger, MVT::i32, 14, 
/*71792*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71795*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN32d), 0,
                      MVT::v2f32, 4/*#Ops*/, 3, 4, 5, 6, 
                  // Src: (NEONvdup:v2f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (VDUPLN32d:v2f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$src, ssub_0:i32), 0:i32)
/*71805*/       /*SwitchType*/ 37, MVT::v4f32,// ->71844
/*71807*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*71813*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*71816*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 1, 0, 2,  // Results = #3
/*71825*/         OPC_EmitInteger, MVT::i32, 0, 
/*71828*/         OPC_EmitInteger, MVT::i32, 14, 
/*71831*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71834*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN32q), 0,
                      MVT::v4f32, 4/*#Ops*/, 3, 4, 5, 6, 
                  // Src: (NEONvdup:v4f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (VDUPLN32q:v4f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$src, ssub_0:i32), 0:i32)
/*71844*/       0, // EndSwitchType
/*71845*/     0, /*End of Scope*/
/*71846*/   /*SwitchOpcode*/ 43|128,3/*427*/, TARGET_VAL(ISD::TRUNCATE),// ->72277
/*71850*/     OPC_Scope, 100|128,2/*356*/, /*->72209*/ // 2 children in Scope
/*71853*/       OPC_MoveChild0,
/*71854*/       OPC_SwitchOpcode /*2 cases */, 123|128,1/*251*/, TARGET_VAL(ARMISD::VSHRu),// ->72110
/*71859*/         OPC_Scope, 29|128,1/*157*/, /*->72019*/ // 2 children in Scope
/*71862*/           OPC_MoveChild0,
/*71863*/           OPC_SwitchOpcode /*2 cases */, 74, TARGET_VAL(ISD::ADD),// ->71941
/*71867*/             OPC_RecordChild0, // #0 = $Vn
/*71868*/             OPC_RecordChild1, // #1 = $Vm
/*71869*/             OPC_MoveParent,
/*71870*/             OPC_SwitchType /*3 cases */, 21, MVT::v8i16,// ->71894
/*71873*/               OPC_CheckChild1Integer, 8, 
/*71875*/               OPC_MoveParent,
/*71876*/               OPC_CheckType, MVT::v8i8,
/*71878*/               OPC_EmitInteger, MVT::i32, 14, 
/*71881*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71884*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDHNv8i8), 0,
                            MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v8i8 (NEONvshru:v8i16 (add:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm), 8:i32)) - Complexity = 14
                        // Dst: (VADDHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*71894*/             /*SwitchType*/ 21, MVT::v4i32,// ->71917
/*71896*/               OPC_CheckChild1Integer, 16, 
/*71898*/               OPC_MoveParent,
/*71899*/               OPC_CheckType, MVT::v4i16,
/*71901*/               OPC_EmitInteger, MVT::i32, 14, 
/*71904*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71907*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDHNv4i16), 0,
                            MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v4i16 (NEONvshru:v4i32 (add:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm), 16:i32)) - Complexity = 14
                        // Dst: (VADDHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*71917*/             /*SwitchType*/ 21, MVT::v2i64,// ->71940
/*71919*/               OPC_CheckChild1Integer, 32, 
/*71921*/               OPC_MoveParent,
/*71922*/               OPC_CheckType, MVT::v2i32,
/*71924*/               OPC_EmitInteger, MVT::i32, 14, 
/*71927*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71930*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDHNv2i32), 0,
                            MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v2i32 (NEONvshru:v2i64 (add:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm), 32:i32)) - Complexity = 14
                        // Dst: (VADDHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*71940*/             0, // EndSwitchType
/*71941*/           /*SwitchOpcode*/ 74, TARGET_VAL(ISD::SUB),// ->72018
/*71944*/             OPC_RecordChild0, // #0 = $Vn
/*71945*/             OPC_RecordChild1, // #1 = $Vm
/*71946*/             OPC_MoveParent,
/*71947*/             OPC_SwitchType /*3 cases */, 21, MVT::v8i16,// ->71971
/*71950*/               OPC_CheckChild1Integer, 8, 
/*71952*/               OPC_MoveParent,
/*71953*/               OPC_CheckType, MVT::v8i8,
/*71955*/               OPC_EmitInteger, MVT::i32, 14, 
/*71958*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71961*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBHNv8i8), 0,
                            MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v8i8 (NEONvshru:v8i16 (sub:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm), 8:i32)) - Complexity = 14
                        // Dst: (VSUBHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*71971*/             /*SwitchType*/ 21, MVT::v4i32,// ->71994
/*71973*/               OPC_CheckChild1Integer, 16, 
/*71975*/               OPC_MoveParent,
/*71976*/               OPC_CheckType, MVT::v4i16,
/*71978*/               OPC_EmitInteger, MVT::i32, 14, 
/*71981*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71984*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBHNv4i16), 0,
                            MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v4i16 (NEONvshru:v4i32 (sub:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm), 16:i32)) - Complexity = 14
                        // Dst: (VSUBHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*71994*/             /*SwitchType*/ 21, MVT::v2i64,// ->72017
/*71996*/               OPC_CheckChild1Integer, 32, 
/*71998*/               OPC_MoveParent,
/*71999*/               OPC_CheckType, MVT::v2i32,
/*72001*/               OPC_EmitInteger, MVT::i32, 14, 
/*72004*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72007*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBHNv2i32), 0,
                            MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v2i32 (NEONvshru:v2i64 (sub:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm), 32:i32)) - Complexity = 14
                        // Dst: (VSUBHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*72017*/             0, // EndSwitchType
/*72018*/           0, // EndSwitchOpcode
/*72019*/         /*Scope*/ 89, /*->72109*/
/*72020*/           OPC_RecordChild0, // #0 = $Vn
/*72021*/           OPC_RecordChild1, // #1 = $amt
/*72022*/           OPC_MoveChild1,
/*72023*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72026*/           OPC_Scope, 26, /*->72054*/ // 3 children in Scope
/*72028*/             OPC_CheckPredicate, 86, // Predicate_shr_imm8
/*72030*/             OPC_MoveParent,
/*72031*/             OPC_CheckType, MVT::v8i16,
/*72033*/             OPC_MoveParent,
/*72034*/             OPC_CheckType, MVT::v8i8,
/*72036*/             OPC_EmitConvertToTarget, 1,
/*72038*/             OPC_EmitInteger, MVT::i32, 14, 
/*72041*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72044*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRNv8i8), 0,
                          MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (trunc:v8i8 (NEONvshru:v8i16 QPR:v8i16:$Vn, (imm:i32)<<P:Predicate_shr_imm8>>:$amt)) - Complexity = 10
                      // Dst: (VSHRNv8i8:v8i8 QPR:v8i16:$Vn, (imm:i32)<<P:Predicate_shr_imm8>>:$amt)
/*72054*/           /*Scope*/ 26, /*->72081*/
/*72055*/             OPC_CheckPredicate, 87, // Predicate_shr_imm16
/*72057*/             OPC_MoveParent,
/*72058*/             OPC_CheckType, MVT::v4i32,
/*72060*/             OPC_MoveParent,
/*72061*/             OPC_CheckType, MVT::v4i16,
/*72063*/             OPC_EmitConvertToTarget, 1,
/*72065*/             OPC_EmitInteger, MVT::i32, 14, 
/*72068*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72071*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRNv4i16), 0,
                          MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (trunc:v4i16 (NEONvshru:v4i32 QPR:v4i32:$Vn, (imm:i32)<<P:Predicate_shr_imm16>>:$amt)) - Complexity = 10
                      // Dst: (VSHRNv4i16:v4i16 QPR:v4i32:$Vn, (imm:i32)<<P:Predicate_shr_imm16>>:$amt)
/*72081*/           /*Scope*/ 26, /*->72108*/
/*72082*/             OPC_CheckPredicate, 16, // Predicate_shr_imm32
/*72084*/             OPC_MoveParent,
/*72085*/             OPC_CheckType, MVT::v2i64,
/*72087*/             OPC_MoveParent,
/*72088*/             OPC_CheckType, MVT::v2i32,
/*72090*/             OPC_EmitConvertToTarget, 1,
/*72092*/             OPC_EmitInteger, MVT::i32, 14, 
/*72095*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72098*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRNv2i32), 0,
                          MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (trunc:v2i32 (NEONvshru:v2i64 QPR:v2i64:$Vn, (imm:i32)<<P:Predicate_shr_imm32>>:$amt)) - Complexity = 10
                      // Dst: (VSHRNv2i32:v2i32 QPR:v2i64:$Vn, (imm:i32)<<P:Predicate_shr_imm32>>:$amt)
/*72108*/           0, /*End of Scope*/
/*72109*/         0, /*End of Scope*/
/*72110*/       /*SwitchOpcode*/ 95, TARGET_VAL(ARMISD::VSHRs),// ->72208
/*72113*/         OPC_RecordChild0, // #0 = $Vm
/*72114*/         OPC_RecordChild1, // #1 = $SIMM
/*72115*/         OPC_MoveChild1,
/*72116*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72119*/         OPC_Scope, 28, /*->72149*/ // 3 children in Scope
/*72121*/           OPC_CheckPredicate, 86, // Predicate_shr_imm8
/*72123*/           OPC_MoveParent,
/*72124*/           OPC_CheckType, MVT::v8i16,
/*72126*/           OPC_MoveParent,
/*72127*/           OPC_CheckType, MVT::v8i8,
/*72129*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72131*/           OPC_EmitConvertToTarget, 1,
/*72133*/           OPC_EmitInteger, MVT::i32, 14, 
/*72136*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72139*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRNv8i8), 0,
                        MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (trunc:v8i8 (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM)) - Complexity = 10
                    // Dst: (VSHRNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*72149*/         /*Scope*/ 28, /*->72178*/
/*72150*/           OPC_CheckPredicate, 87, // Predicate_shr_imm16
/*72152*/           OPC_MoveParent,
/*72153*/           OPC_CheckType, MVT::v4i32,
/*72155*/           OPC_MoveParent,
/*72156*/           OPC_CheckType, MVT::v4i16,
/*72158*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72160*/           OPC_EmitConvertToTarget, 1,
/*72162*/           OPC_EmitInteger, MVT::i32, 14, 
/*72165*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72168*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRNv4i16), 0,
                        MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (trunc:v4i16 (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM)) - Complexity = 10
                    // Dst: (VSHRNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*72178*/         /*Scope*/ 28, /*->72207*/
/*72179*/           OPC_CheckPredicate, 16, // Predicate_shr_imm32
/*72181*/           OPC_MoveParent,
/*72182*/           OPC_CheckType, MVT::v2i64,
/*72184*/           OPC_MoveParent,
/*72185*/           OPC_CheckType, MVT::v2i32,
/*72187*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72189*/           OPC_EmitConvertToTarget, 1,
/*72191*/           OPC_EmitInteger, MVT::i32, 14, 
/*72194*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72197*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRNv2i32), 0,
                        MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (trunc:v2i32 (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM)) - Complexity = 10
                    // Dst: (VSHRNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*72207*/         0, /*End of Scope*/
/*72208*/       0, // EndSwitchOpcode
/*72209*/     /*Scope*/ 66, /*->72276*/
/*72210*/       OPC_RecordChild0, // #0 = $Vm
/*72211*/       OPC_SwitchType /*3 cases */, 19, MVT::v8i8,// ->72233
/*72214*/         OPC_CheckChild0Type, MVT::v8i16,
/*72216*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72218*/         OPC_EmitInteger, MVT::i32, 14, 
/*72221*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72224*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVNv8i8), 0,
                      MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (trunc:v8i8 QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VMOVNv8i8:v8i8 QPR:v8i16:$Vm)
/*72233*/       /*SwitchType*/ 19, MVT::v4i16,// ->72254
/*72235*/         OPC_CheckChild0Type, MVT::v4i32,
/*72237*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72239*/         OPC_EmitInteger, MVT::i32, 14, 
/*72242*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72245*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVNv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (trunc:v4i16 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VMOVNv4i16:v4i16 QPR:v4i32:$Vm)
/*72254*/       /*SwitchType*/ 19, MVT::v2i32,// ->72275
/*72256*/         OPC_CheckChild0Type, MVT::v2i64,
/*72258*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72260*/         OPC_EmitInteger, MVT::i32, 14, 
/*72263*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72266*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVNv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (trunc:v2i32 QPR:v2i64:$Vm) - Complexity = 3
                  // Dst: (VMOVNv2i32:v2i32 QPR:v2i64:$Vm)
/*72275*/       0, // EndSwitchType
/*72276*/     0, /*End of Scope*/
/*72277*/   /*SwitchOpcode*/ 3|128,2/*259*/, TARGET_VAL(ISD::ZERO_EXTEND),// ->72540
/*72281*/     OPC_Scope, 60|128,1/*188*/, /*->72472*/ // 2 children in Scope
/*72284*/       OPC_MoveChild0,
/*72285*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*72288*/       OPC_Scope, 90, /*->72380*/ // 2 children in Scope
/*72290*/         OPC_CheckChild0Integer, 72|128,2/*328*/, 
/*72293*/         OPC_RecordChild1, // #0 = $Vn
/*72294*/         OPC_SwitchType /*3 cases */, 26, MVT::v8i8,// ->72323
/*72297*/           OPC_CheckChild1Type, MVT::v8i8,
/*72299*/           OPC_RecordChild2, // #1 = $Vm
/*72300*/           OPC_CheckChild2Type, MVT::v8i8,
/*72302*/           OPC_MoveParent,
/*72303*/           OPC_CheckType, MVT::v8i16,
/*72305*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72307*/           OPC_EmitInteger, MVT::i32, 14, 
/*72310*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72313*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLsv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v8i16 (intrinsic_wo_chain:v8i8 328:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                    // Dst: (VABDLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*72323*/         /*SwitchType*/ 26, MVT::v4i16,// ->72351
/*72325*/           OPC_CheckChild1Type, MVT::v4i16,
/*72327*/           OPC_RecordChild2, // #1 = $Vm
/*72328*/           OPC_CheckChild2Type, MVT::v4i16,
/*72330*/           OPC_MoveParent,
/*72331*/           OPC_CheckType, MVT::v4i32,
/*72333*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72335*/           OPC_EmitInteger, MVT::i32, 14, 
/*72338*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72341*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLsv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v4i32 (intrinsic_wo_chain:v4i16 328:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                    // Dst: (VABDLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*72351*/         /*SwitchType*/ 26, MVT::v2i32,// ->72379
/*72353*/           OPC_CheckChild1Type, MVT::v2i32,
/*72355*/           OPC_RecordChild2, // #1 = $Vm
/*72356*/           OPC_CheckChild2Type, MVT::v2i32,
/*72358*/           OPC_MoveParent,
/*72359*/           OPC_CheckType, MVT::v2i64,
/*72361*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72363*/           OPC_EmitInteger, MVT::i32, 14, 
/*72366*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72369*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLsv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v2i64 (intrinsic_wo_chain:v2i32 328:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                    // Dst: (VABDLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*72379*/         0, // EndSwitchType
/*72380*/       /*Scope*/ 90, /*->72471*/
/*72381*/         OPC_CheckChild0Integer, 73|128,2/*329*/, 
/*72384*/         OPC_RecordChild1, // #0 = $Vn
/*72385*/         OPC_SwitchType /*3 cases */, 26, MVT::v8i8,// ->72414
/*72388*/           OPC_CheckChild1Type, MVT::v8i8,
/*72390*/           OPC_RecordChild2, // #1 = $Vm
/*72391*/           OPC_CheckChild2Type, MVT::v8i8,
/*72393*/           OPC_MoveParent,
/*72394*/           OPC_CheckType, MVT::v8i16,
/*72396*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72398*/           OPC_EmitInteger, MVT::i32, 14, 
/*72401*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72404*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v8i16 (intrinsic_wo_chain:v8i8 329:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                    // Dst: (VABDLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*72414*/         /*SwitchType*/ 26, MVT::v4i16,// ->72442
/*72416*/           OPC_CheckChild1Type, MVT::v4i16,
/*72418*/           OPC_RecordChild2, // #1 = $Vm
/*72419*/           OPC_CheckChild2Type, MVT::v4i16,
/*72421*/           OPC_MoveParent,
/*72422*/           OPC_CheckType, MVT::v4i32,
/*72424*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72426*/           OPC_EmitInteger, MVT::i32, 14, 
/*72429*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72432*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v4i32 (intrinsic_wo_chain:v4i16 329:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                    // Dst: (VABDLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*72442*/         /*SwitchType*/ 26, MVT::v2i32,// ->72470
/*72444*/           OPC_CheckChild1Type, MVT::v2i32,
/*72446*/           OPC_RecordChild2, // #1 = $Vm
/*72447*/           OPC_CheckChild2Type, MVT::v2i32,
/*72449*/           OPC_MoveParent,
/*72450*/           OPC_CheckType, MVT::v2i64,
/*72452*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72454*/           OPC_EmitInteger, MVT::i32, 14, 
/*72457*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72460*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v2i64 (intrinsic_wo_chain:v2i32 329:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                    // Dst: (VABDLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*72470*/         0, // EndSwitchType
/*72471*/       0, /*End of Scope*/
/*72472*/     /*Scope*/ 66, /*->72539*/
/*72473*/       OPC_RecordChild0, // #0 = $Vm
/*72474*/       OPC_SwitchType /*3 cases */, 19, MVT::v8i16,// ->72496
/*72477*/         OPC_CheckChild0Type, MVT::v8i8,
/*72479*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72481*/         OPC_EmitInteger, MVT::i32, 14, 
/*72484*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72487*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (zext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
                  // Dst: (VMOVLuv8i16:v8i16 DPR:v8i8:$Vm)
/*72496*/       /*SwitchType*/ 19, MVT::v4i32,// ->72517
/*72498*/         OPC_CheckChild0Type, MVT::v4i16,
/*72500*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72502*/         OPC_EmitInteger, MVT::i32, 14, 
/*72505*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72508*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (zext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VMOVLuv4i32:v4i32 DPR:v4i16:$Vm)
/*72517*/       /*SwitchType*/ 19, MVT::v2i64,// ->72538
/*72519*/         OPC_CheckChild0Type, MVT::v2i32,
/*72521*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72523*/         OPC_EmitInteger, MVT::i32, 14, 
/*72526*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72529*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (zext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VMOVLuv2i64:v2i64 DPR:v2i32:$Vm)
/*72538*/       0, // EndSwitchType
/*72539*/     0, /*End of Scope*/
/*72540*/   /*SwitchOpcode*/ 62|128,4/*574*/, TARGET_VAL(ARMISD::VSHL),// ->73118
/*72544*/     OPC_Scope, 127|128,2/*383*/, /*->72930*/ // 2 children in Scope
/*72547*/       OPC_MoveChild0,
/*72548*/       OPC_SwitchOpcode /*2 cases */, 58|128,1/*186*/, TARGET_VAL(ISD::ZERO_EXTEND),// ->72739
/*72553*/         OPC_RecordChild0, // #0 = $Rn
/*72554*/         OPC_Scope, 60, /*->72616*/ // 3 children in Scope
/*72556*/           OPC_CheckChild0Type, MVT::v8i8,
/*72558*/           OPC_MoveParent,
/*72559*/           OPC_Scope, 23, /*->72584*/ // 2 children in Scope
/*72561*/             OPC_CheckChild1Integer, 8, 
/*72563*/             OPC_CheckType, MVT::v8i16,
/*72565*/             OPC_EmitInteger, MVT::i32, 8, 
/*72568*/             OPC_EmitInteger, MVT::i32, 14, 
/*72571*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72574*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLi8), 0,
                          MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (NEONvshl:v8i16 (zext:v8i16 DPR:v8i8:$Rn), 8:i32) - Complexity = 11
                      // Dst: (VSHLLi8:v8i16 DPR:v8i8:$Rn, 8:i32)
/*72584*/           /*Scope*/ 30, /*->72615*/
/*72585*/             OPC_RecordChild1, // #1 = $SIMM
/*72586*/             OPC_MoveChild1,
/*72587*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72590*/             OPC_CheckPredicate, 88, // Predicate_imm1_7
/*72592*/             OPC_MoveParent,
/*72593*/             OPC_CheckType, MVT::v8i16,
/*72595*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72597*/             OPC_EmitConvertToTarget, 1,
/*72599*/             OPC_EmitInteger, MVT::i32, 14, 
/*72602*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72605*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLuv8i16), 0,
                          MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v8i16 (zext:v8i16 DPR:v8i8:$Vm), (imm:i32)<<P:Predicate_imm1_7>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLuv8i16:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*72615*/           0, /*End of Scope*/
/*72616*/         /*Scope*/ 60, /*->72677*/
/*72617*/           OPC_CheckChild0Type, MVT::v4i16,
/*72619*/           OPC_MoveParent,
/*72620*/           OPC_Scope, 23, /*->72645*/ // 2 children in Scope
/*72622*/             OPC_CheckChild1Integer, 16, 
/*72624*/             OPC_CheckType, MVT::v4i32,
/*72626*/             OPC_EmitInteger, MVT::i32, 16, 
/*72629*/             OPC_EmitInteger, MVT::i32, 14, 
/*72632*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72635*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLi16), 0,
                          MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (NEONvshl:v4i32 (zext:v4i32 DPR:v4i16:$Rn), 16:i32) - Complexity = 11
                      // Dst: (VSHLLi16:v4i32 DPR:v4i16:$Rn, 16:i32)
/*72645*/           /*Scope*/ 30, /*->72676*/
/*72646*/             OPC_RecordChild1, // #1 = $SIMM
/*72647*/             OPC_MoveChild1,
/*72648*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72651*/             OPC_CheckPredicate, 17, // Predicate_imm1_15
/*72653*/             OPC_MoveParent,
/*72654*/             OPC_CheckType, MVT::v4i32,
/*72656*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72658*/             OPC_EmitConvertToTarget, 1,
/*72660*/             OPC_EmitInteger, MVT::i32, 14, 
/*72663*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72666*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLuv4i32), 0,
                          MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v4i32 (zext:v4i32 DPR:v4i16:$Vm), (imm:i32)<<P:Predicate_imm1_15>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLuv4i32:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*72676*/           0, /*End of Scope*/
/*72677*/         /*Scope*/ 60, /*->72738*/
/*72678*/           OPC_CheckChild0Type, MVT::v2i32,
/*72680*/           OPC_MoveParent,
/*72681*/           OPC_Scope, 23, /*->72706*/ // 2 children in Scope
/*72683*/             OPC_CheckChild1Integer, 32, 
/*72685*/             OPC_CheckType, MVT::v2i64,
/*72687*/             OPC_EmitInteger, MVT::i32, 32, 
/*72690*/             OPC_EmitInteger, MVT::i32, 14, 
/*72693*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72696*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLi32), 0,
                          MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (NEONvshl:v2i64 (zext:v2i64 DPR:v2i32:$Rn), 32:i32) - Complexity = 11
                      // Dst: (VSHLLi32:v2i64 DPR:v2i32:$Rn, 32:i32)
/*72706*/           /*Scope*/ 30, /*->72737*/
/*72707*/             OPC_RecordChild1, // #1 = $SIMM
/*72708*/             OPC_MoveChild1,
/*72709*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72712*/             OPC_CheckPredicate, 89, // Predicate_imm1_31
/*72714*/             OPC_MoveParent,
/*72715*/             OPC_CheckType, MVT::v2i64,
/*72717*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72719*/             OPC_EmitConvertToTarget, 1,
/*72721*/             OPC_EmitInteger, MVT::i32, 14, 
/*72724*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72727*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLuv2i64), 0,
                          MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v2i64 (zext:v2i64 DPR:v2i32:$Vm), (imm:i32)<<P:Predicate_imm1_31>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLuv2i64:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*72737*/           0, /*End of Scope*/
/*72738*/         0, /*End of Scope*/
/*72739*/       /*SwitchOpcode*/ 58|128,1/*186*/, TARGET_VAL(ISD::SIGN_EXTEND),// ->72929
/*72743*/         OPC_RecordChild0, // #0 = $Rn
/*72744*/         OPC_Scope, 60, /*->72806*/ // 3 children in Scope
/*72746*/           OPC_CheckChild0Type, MVT::v8i8,
/*72748*/           OPC_MoveParent,
/*72749*/           OPC_Scope, 23, /*->72774*/ // 2 children in Scope
/*72751*/             OPC_CheckChild1Integer, 8, 
/*72753*/             OPC_CheckType, MVT::v8i16,
/*72755*/             OPC_EmitInteger, MVT::i32, 8, 
/*72758*/             OPC_EmitInteger, MVT::i32, 14, 
/*72761*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72764*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLi8), 0,
                          MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (NEONvshl:v8i16 (sext:v8i16 DPR:v8i8:$Rn), 8:i32) - Complexity = 11
                      // Dst: (VSHLLi8:v8i16 DPR:v8i8:$Rn, 8:i32)
/*72774*/           /*Scope*/ 30, /*->72805*/
/*72775*/             OPC_RecordChild1, // #1 = $SIMM
/*72776*/             OPC_MoveChild1,
/*72777*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72780*/             OPC_CheckPredicate, 88, // Predicate_imm1_7
/*72782*/             OPC_MoveParent,
/*72783*/             OPC_CheckType, MVT::v8i16,
/*72785*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72787*/             OPC_EmitConvertToTarget, 1,
/*72789*/             OPC_EmitInteger, MVT::i32, 14, 
/*72792*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72795*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLsv8i16), 0,
                          MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v8i16 (sext:v8i16 DPR:v8i8:$Vm), (imm:i32)<<P:Predicate_imm1_7>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLsv8i16:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*72805*/           0, /*End of Scope*/
/*72806*/         /*Scope*/ 60, /*->72867*/
/*72807*/           OPC_CheckChild0Type, MVT::v4i16,
/*72809*/           OPC_MoveParent,
/*72810*/           OPC_Scope, 23, /*->72835*/ // 2 children in Scope
/*72812*/             OPC_CheckChild1Integer, 16, 
/*72814*/             OPC_CheckType, MVT::v4i32,
/*72816*/             OPC_EmitInteger, MVT::i32, 16, 
/*72819*/             OPC_EmitInteger, MVT::i32, 14, 
/*72822*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72825*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLi16), 0,
                          MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (NEONvshl:v4i32 (sext:v4i32 DPR:v4i16:$Rn), 16:i32) - Complexity = 11
                      // Dst: (VSHLLi16:v4i32 DPR:v4i16:$Rn, 16:i32)
/*72835*/           /*Scope*/ 30, /*->72866*/
/*72836*/             OPC_RecordChild1, // #1 = $SIMM
/*72837*/             OPC_MoveChild1,
/*72838*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72841*/             OPC_CheckPredicate, 17, // Predicate_imm1_15
/*72843*/             OPC_MoveParent,
/*72844*/             OPC_CheckType, MVT::v4i32,
/*72846*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72848*/             OPC_EmitConvertToTarget, 1,
/*72850*/             OPC_EmitInteger, MVT::i32, 14, 
/*72853*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72856*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLsv4i32), 0,
                          MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v4i32 (sext:v4i32 DPR:v4i16:$Vm), (imm:i32)<<P:Predicate_imm1_15>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLsv4i32:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*72866*/           0, /*End of Scope*/
/*72867*/         /*Scope*/ 60, /*->72928*/
/*72868*/           OPC_CheckChild0Type, MVT::v2i32,
/*72870*/           OPC_MoveParent,
/*72871*/           OPC_Scope, 23, /*->72896*/ // 2 children in Scope
/*72873*/             OPC_CheckChild1Integer, 32, 
/*72875*/             OPC_CheckType, MVT::v2i64,
/*72877*/             OPC_EmitInteger, MVT::i32, 32, 
/*72880*/             OPC_EmitInteger, MVT::i32, 14, 
/*72883*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72886*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLi32), 0,
                          MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (NEONvshl:v2i64 (sext:v2i64 DPR:v2i32:$Rn), 32:i32) - Complexity = 11
                      // Dst: (VSHLLi32:v2i64 DPR:v2i32:$Rn, 32:i32)
/*72896*/           /*Scope*/ 30, /*->72927*/
/*72897*/             OPC_RecordChild1, // #1 = $SIMM
/*72898*/             OPC_MoveChild1,
/*72899*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72902*/             OPC_CheckPredicate, 89, // Predicate_imm1_31
/*72904*/             OPC_MoveParent,
/*72905*/             OPC_CheckType, MVT::v2i64,
/*72907*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72909*/             OPC_EmitConvertToTarget, 1,
/*72911*/             OPC_EmitInteger, MVT::i32, 14, 
/*72914*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72917*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLsv2i64), 0,
                          MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v2i64 (sext:v2i64 DPR:v2i32:$Vm), (imm:i32)<<P:Predicate_imm1_31>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLsv2i64:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*72927*/           0, /*End of Scope*/
/*72928*/         0, /*End of Scope*/
/*72929*/       0, // EndSwitchOpcode
/*72930*/     /*Scope*/ 57|128,1/*185*/, /*->73117*/
/*72932*/       OPC_RecordChild0, // #0 = $Vm
/*72933*/       OPC_RecordChild1, // #1 = $SIMM
/*72934*/       OPC_MoveChild1,
/*72935*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72938*/       OPC_MoveParent,
/*72939*/       OPC_SwitchType /*8 cases */, 20, MVT::v8i8,// ->72962
/*72942*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72944*/         OPC_EmitConvertToTarget, 1,
/*72946*/         OPC_EmitInteger, MVT::i32, 14, 
/*72949*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72952*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLiv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*72962*/       /*SwitchType*/ 20, MVT::v4i16,// ->72984
/*72964*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72966*/         OPC_EmitConvertToTarget, 1,
/*72968*/         OPC_EmitInteger, MVT::i32, 14, 
/*72971*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72974*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLiv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*72984*/       /*SwitchType*/ 20, MVT::v2i32,// ->73006
/*72986*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72988*/         OPC_EmitConvertToTarget, 1,
/*72990*/         OPC_EmitInteger, MVT::i32, 14, 
/*72993*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72996*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLiv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*73006*/       /*SwitchType*/ 20, MVT::v1i64,// ->73028
/*73008*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73010*/         OPC_EmitConvertToTarget, 1,
/*73012*/         OPC_EmitInteger, MVT::i32, 14, 
/*73015*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73018*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLiv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*73028*/       /*SwitchType*/ 20, MVT::v16i8,// ->73050
/*73030*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73032*/         OPC_EmitConvertToTarget, 1,
/*73034*/         OPC_EmitInteger, MVT::i32, 14, 
/*73037*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73040*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLiv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*73050*/       /*SwitchType*/ 20, MVT::v8i16,// ->73072
/*73052*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73054*/         OPC_EmitConvertToTarget, 1,
/*73056*/         OPC_EmitInteger, MVT::i32, 14, 
/*73059*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73062*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLiv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*73072*/       /*SwitchType*/ 20, MVT::v4i32,// ->73094
/*73074*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73076*/         OPC_EmitConvertToTarget, 1,
/*73078*/         OPC_EmitInteger, MVT::i32, 14, 
/*73081*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73084*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLiv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*73094*/       /*SwitchType*/ 20, MVT::v2i64,// ->73116
/*73096*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73098*/         OPC_EmitConvertToTarget, 1,
/*73100*/         OPC_EmitInteger, MVT::i32, 14, 
/*73103*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73106*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLiv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*73116*/       0, // EndSwitchType
/*73117*/     0, /*End of Scope*/
/*73118*/   /*SwitchOpcode*/ 29|128,1/*157*/, TARGET_VAL(ARMISD::VMULLs),// ->73279
/*73122*/     OPC_RecordChild0, // #0 = $Vn
/*73123*/     OPC_Scope, 64, /*->73189*/ // 3 children in Scope
/*73125*/       OPC_CheckChild0Type, MVT::v4i16,
/*73127*/       OPC_Scope, 37, /*->73166*/ // 2 children in Scope
/*73129*/         OPC_MoveChild1,
/*73130*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*73133*/         OPC_RecordChild0, // #1 = $Vm
/*73134*/         OPC_CheckChild0Type, MVT::v4i16,
/*73136*/         OPC_RecordChild1, // #2 = $lane
/*73137*/         OPC_MoveChild1,
/*73138*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73141*/         OPC_MoveParent,
/*73142*/         OPC_MoveParent,
/*73143*/         OPC_CheckType, MVT::v4i32,
/*73145*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73147*/         OPC_EmitConvertToTarget, 2,
/*73149*/         OPC_EmitInteger, MVT::i32, 14, 
/*73152*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73155*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLslsv4i16), 0,
                      MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULLslsv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*73166*/       /*Scope*/ 21, /*->73188*/
/*73167*/         OPC_RecordChild1, // #1 = $Vm
/*73168*/         OPC_CheckType, MVT::v4i32,
/*73170*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73172*/         OPC_EmitInteger, MVT::i32, 14, 
/*73175*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73178*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLsv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VMULLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*73188*/       0, /*End of Scope*/
/*73189*/     /*Scope*/ 64, /*->73254*/
/*73190*/       OPC_CheckChild0Type, MVT::v2i32,
/*73192*/       OPC_Scope, 37, /*->73231*/ // 2 children in Scope
/*73194*/         OPC_MoveChild1,
/*73195*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*73198*/         OPC_RecordChild0, // #1 = $Vm
/*73199*/         OPC_CheckChild0Type, MVT::v2i32,
/*73201*/         OPC_RecordChild1, // #2 = $lane
/*73202*/         OPC_MoveChild1,
/*73203*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73206*/         OPC_MoveParent,
/*73207*/         OPC_MoveParent,
/*73208*/         OPC_CheckType, MVT::v2i64,
/*73210*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73212*/         OPC_EmitConvertToTarget, 2,
/*73214*/         OPC_EmitInteger, MVT::i32, 14, 
/*73217*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73220*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLslsv2i32), 0,
                      MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULLslsv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*73231*/       /*Scope*/ 21, /*->73253*/
/*73232*/         OPC_RecordChild1, // #1 = $Vm
/*73233*/         OPC_CheckType, MVT::v2i64,
/*73235*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73237*/         OPC_EmitInteger, MVT::i32, 14, 
/*73240*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73243*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLsv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VMULLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*73253*/       0, /*End of Scope*/
/*73254*/     /*Scope*/ 23, /*->73278*/
/*73255*/       OPC_CheckChild0Type, MVT::v8i8,
/*73257*/       OPC_RecordChild1, // #1 = $Vm
/*73258*/       OPC_CheckType, MVT::v8i16,
/*73260*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73262*/       OPC_EmitInteger, MVT::i32, 14, 
/*73265*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73268*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLsv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMULLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*73278*/     0, /*End of Scope*/
/*73279*/   /*SwitchOpcode*/ 29|128,1/*157*/, TARGET_VAL(ARMISD::VMULLu),// ->73440
/*73283*/     OPC_RecordChild0, // #0 = $Vn
/*73284*/     OPC_Scope, 64, /*->73350*/ // 3 children in Scope
/*73286*/       OPC_CheckChild0Type, MVT::v4i16,
/*73288*/       OPC_Scope, 37, /*->73327*/ // 2 children in Scope
/*73290*/         OPC_MoveChild1,
/*73291*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*73294*/         OPC_RecordChild0, // #1 = $Vm
/*73295*/         OPC_CheckChild0Type, MVT::v4i16,
/*73297*/         OPC_RecordChild1, // #2 = $lane
/*73298*/         OPC_MoveChild1,
/*73299*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73302*/         OPC_MoveParent,
/*73303*/         OPC_MoveParent,
/*73304*/         OPC_CheckType, MVT::v4i32,
/*73306*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73308*/         OPC_EmitConvertToTarget, 2,
/*73310*/         OPC_EmitInteger, MVT::i32, 14, 
/*73313*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73316*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLsluv4i16), 0,
                      MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULLsluv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*73327*/       /*Scope*/ 21, /*->73349*/
/*73328*/         OPC_RecordChild1, // #1 = $Vm
/*73329*/         OPC_CheckType, MVT::v4i32,
/*73331*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73333*/         OPC_EmitInteger, MVT::i32, 14, 
/*73336*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73339*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLuv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VMULLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*73349*/       0, /*End of Scope*/
/*73350*/     /*Scope*/ 64, /*->73415*/
/*73351*/       OPC_CheckChild0Type, MVT::v2i32,
/*73353*/       OPC_Scope, 37, /*->73392*/ // 2 children in Scope
/*73355*/         OPC_MoveChild1,
/*73356*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*73359*/         OPC_RecordChild0, // #1 = $Vm
/*73360*/         OPC_CheckChild0Type, MVT::v2i32,
/*73362*/         OPC_RecordChild1, // #2 = $lane
/*73363*/         OPC_MoveChild1,
/*73364*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73367*/         OPC_MoveParent,
/*73368*/         OPC_MoveParent,
/*73369*/         OPC_CheckType, MVT::v2i64,
/*73371*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73373*/         OPC_EmitConvertToTarget, 2,
/*73375*/         OPC_EmitInteger, MVT::i32, 14, 
/*73378*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73381*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLsluv2i32), 0,
                      MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULLsluv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*73392*/       /*Scope*/ 21, /*->73414*/
/*73393*/         OPC_RecordChild1, // #1 = $Vm
/*73394*/         OPC_CheckType, MVT::v2i64,
/*73396*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73398*/         OPC_EmitInteger, MVT::i32, 14, 
/*73401*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73404*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLuv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VMULLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*73414*/       0, /*End of Scope*/
/*73415*/     /*Scope*/ 23, /*->73439*/
/*73416*/       OPC_CheckChild0Type, MVT::v8i8,
/*73418*/       OPC_RecordChild1, // #1 = $Vm
/*73419*/       OPC_CheckType, MVT::v8i16,
/*73421*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73423*/       OPC_EmitInteger, MVT::i32, 14, 
/*73426*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73429*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLuv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMULLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*73439*/     0, /*End of Scope*/
/*73440*/   /*SwitchOpcode*/ 102, TARGET_VAL(ARMISD::VRSHRN),// ->73545
/*73443*/     OPC_RecordChild0, // #0 = $Vm
/*73444*/     OPC_Scope, 32, /*->73478*/ // 3 children in Scope
/*73446*/       OPC_CheckChild0Type, MVT::v8i16,
/*73448*/       OPC_RecordChild1, // #1 = $SIMM
/*73449*/       OPC_MoveChild1,
/*73450*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73453*/       OPC_CheckPredicate, 86, // Predicate_shr_imm8
/*73455*/       OPC_MoveParent,
/*73456*/       OPC_CheckType, MVT::v8i8,
/*73458*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73460*/       OPC_EmitConvertToTarget, 1,
/*73462*/       OPC_EmitInteger, MVT::i32, 14, 
/*73465*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73468*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRNv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrn:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VRSHRNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*73478*/     /*Scope*/ 32, /*->73511*/
/*73479*/       OPC_CheckChild0Type, MVT::v4i32,
/*73481*/       OPC_RecordChild1, // #1 = $SIMM
/*73482*/       OPC_MoveChild1,
/*73483*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73486*/       OPC_CheckPredicate, 87, // Predicate_shr_imm16
/*73488*/       OPC_MoveParent,
/*73489*/       OPC_CheckType, MVT::v4i16,
/*73491*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73493*/       OPC_EmitConvertToTarget, 1,
/*73495*/       OPC_EmitInteger, MVT::i32, 14, 
/*73498*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73501*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRNv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrn:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VRSHRNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*73511*/     /*Scope*/ 32, /*->73544*/
/*73512*/       OPC_CheckChild0Type, MVT::v2i64,
/*73514*/       OPC_RecordChild1, // #1 = $SIMM
/*73515*/       OPC_MoveChild1,
/*73516*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73519*/       OPC_CheckPredicate, 16, // Predicate_shr_imm32
/*73521*/       OPC_MoveParent,
/*73522*/       OPC_CheckType, MVT::v2i32,
/*73524*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73526*/       OPC_EmitConvertToTarget, 1,
/*73528*/       OPC_EmitInteger, MVT::i32, 14, 
/*73531*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73534*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRNv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrn:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VRSHRNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*73544*/     0, /*End of Scope*/
/*73545*/   /*SwitchOpcode*/ 102, TARGET_VAL(ARMISD::VQSHRNs),// ->73650
/*73548*/     OPC_RecordChild0, // #0 = $Vm
/*73549*/     OPC_Scope, 32, /*->73583*/ // 3 children in Scope
/*73551*/       OPC_CheckChild0Type, MVT::v8i16,
/*73553*/       OPC_RecordChild1, // #1 = $SIMM
/*73554*/       OPC_MoveChild1,
/*73555*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73558*/       OPC_CheckPredicate, 86, // Predicate_shr_imm8
/*73560*/       OPC_MoveParent,
/*73561*/       OPC_CheckType, MVT::v8i8,
/*73563*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73565*/       OPC_EmitConvertToTarget, 1,
/*73567*/       OPC_EmitInteger, MVT::i32, 14, 
/*73570*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73573*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHRNsv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrns:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNsv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*73583*/     /*Scope*/ 32, /*->73616*/
/*73584*/       OPC_CheckChild0Type, MVT::v4i32,
/*73586*/       OPC_RecordChild1, // #1 = $SIMM
/*73587*/       OPC_MoveChild1,
/*73588*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73591*/       OPC_CheckPredicate, 87, // Predicate_shr_imm16
/*73593*/       OPC_MoveParent,
/*73594*/       OPC_CheckType, MVT::v4i16,
/*73596*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73598*/       OPC_EmitConvertToTarget, 1,
/*73600*/       OPC_EmitInteger, MVT::i32, 14, 
/*73603*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73606*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHRNsv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrns:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNsv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*73616*/     /*Scope*/ 32, /*->73649*/
/*73617*/       OPC_CheckChild0Type, MVT::v2i64,
/*73619*/       OPC_RecordChild1, // #1 = $SIMM
/*73620*/       OPC_MoveChild1,
/*73621*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73624*/       OPC_CheckPredicate, 16, // Predicate_shr_imm32
/*73626*/       OPC_MoveParent,
/*73627*/       OPC_CheckType, MVT::v2i32,
/*73629*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73631*/       OPC_EmitConvertToTarget, 1,
/*73633*/       OPC_EmitInteger, MVT::i32, 14, 
/*73636*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73639*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHRNsv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrns:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNsv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*73649*/     0, /*End of Scope*/
/*73650*/   /*SwitchOpcode*/ 102, TARGET_VAL(ARMISD::VQSHRNu),// ->73755
/*73653*/     OPC_RecordChild0, // #0 = $Vm
/*73654*/     OPC_Scope, 32, /*->73688*/ // 3 children in Scope
/*73656*/       OPC_CheckChild0Type, MVT::v8i16,
/*73658*/       OPC_RecordChild1, // #1 = $SIMM
/*73659*/       OPC_MoveChild1,
/*73660*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73663*/       OPC_CheckPredicate, 86, // Predicate_shr_imm8
/*73665*/       OPC_MoveParent,
/*73666*/       OPC_CheckType, MVT::v8i8,
/*73668*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73670*/       OPC_EmitConvertToTarget, 1,
/*73672*/       OPC_EmitInteger, MVT::i32, 14, 
/*73675*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73678*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHRNuv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnu:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNuv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*73688*/     /*Scope*/ 32, /*->73721*/
/*73689*/       OPC_CheckChild0Type, MVT::v4i32,
/*73691*/       OPC_RecordChild1, // #1 = $SIMM
/*73692*/       OPC_MoveChild1,
/*73693*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73696*/       OPC_CheckPredicate, 87, // Predicate_shr_imm16
/*73698*/       OPC_MoveParent,
/*73699*/       OPC_CheckType, MVT::v4i16,
/*73701*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73703*/       OPC_EmitConvertToTarget, 1,
/*73705*/       OPC_EmitInteger, MVT::i32, 14, 
/*73708*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73711*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHRNuv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnu:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNuv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*73721*/     /*Scope*/ 32, /*->73754*/
/*73722*/       OPC_CheckChild0Type, MVT::v2i64,
/*73724*/       OPC_RecordChild1, // #1 = $SIMM
/*73725*/       OPC_MoveChild1,
/*73726*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73729*/       OPC_CheckPredicate, 16, // Predicate_shr_imm32
/*73731*/       OPC_MoveParent,
/*73732*/       OPC_CheckType, MVT::v2i32,
/*73734*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73736*/       OPC_EmitConvertToTarget, 1,
/*73738*/       OPC_EmitInteger, MVT::i32, 14, 
/*73741*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73744*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHRNuv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnu:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNuv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*73754*/     0, /*End of Scope*/
/*73755*/   /*SwitchOpcode*/ 102, TARGET_VAL(ARMISD::VQSHRNsu),// ->73860
/*73758*/     OPC_RecordChild0, // #0 = $Vm
/*73759*/     OPC_Scope, 32, /*->73793*/ // 3 children in Scope
/*73761*/       OPC_CheckChild0Type, MVT::v8i16,
/*73763*/       OPC_RecordChild1, // #1 = $SIMM
/*73764*/       OPC_MoveChild1,
/*73765*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73768*/       OPC_CheckPredicate, 86, // Predicate_shr_imm8
/*73770*/       OPC_MoveParent,
/*73771*/       OPC_CheckType, MVT::v8i8,
/*73773*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73775*/       OPC_EmitConvertToTarget, 1,
/*73777*/       OPC_EmitInteger, MVT::i32, 14, 
/*73780*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73783*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHRUNv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnsu:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRUNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*73793*/     /*Scope*/ 32, /*->73826*/
/*73794*/       OPC_CheckChild0Type, MVT::v4i32,
/*73796*/       OPC_RecordChild1, // #1 = $SIMM
/*73797*/       OPC_MoveChild1,
/*73798*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73801*/       OPC_CheckPredicate, 87, // Predicate_shr_imm16
/*73803*/       OPC_MoveParent,
/*73804*/       OPC_CheckType, MVT::v4i16,
/*73806*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73808*/       OPC_EmitConvertToTarget, 1,
/*73810*/       OPC_EmitInteger, MVT::i32, 14, 
/*73813*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73816*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHRUNv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnsu:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRUNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*73826*/     /*Scope*/ 32, /*->73859*/
/*73827*/       OPC_CheckChild0Type, MVT::v2i64,
/*73829*/       OPC_RecordChild1, // #1 = $SIMM
/*73830*/       OPC_MoveChild1,
/*73831*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73834*/       OPC_CheckPredicate, 16, // Predicate_shr_imm32
/*73836*/       OPC_MoveParent,
/*73837*/       OPC_CheckType, MVT::v2i32,
/*73839*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73841*/       OPC_EmitConvertToTarget, 1,
/*73843*/       OPC_EmitInteger, MVT::i32, 14, 
/*73846*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73849*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHRUNv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnsu:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRUNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*73859*/     0, /*End of Scope*/
/*73860*/   /*SwitchOpcode*/ 102, TARGET_VAL(ARMISD::VQRSHRNs),// ->73965
/*73863*/     OPC_RecordChild0, // #0 = $Vm
/*73864*/     OPC_Scope, 32, /*->73898*/ // 3 children in Scope
/*73866*/       OPC_CheckChild0Type, MVT::v8i16,
/*73868*/       OPC_RecordChild1, // #1 = $SIMM
/*73869*/       OPC_MoveChild1,
/*73870*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73873*/       OPC_CheckPredicate, 86, // Predicate_shr_imm8
/*73875*/       OPC_MoveParent,
/*73876*/       OPC_CheckType, MVT::v8i8,
/*73878*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73880*/       OPC_EmitConvertToTarget, 1,
/*73882*/       OPC_EmitInteger, MVT::i32, 14, 
/*73885*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73888*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHRNsv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrns:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNsv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*73898*/     /*Scope*/ 32, /*->73931*/
/*73899*/       OPC_CheckChild0Type, MVT::v4i32,
/*73901*/       OPC_RecordChild1, // #1 = $SIMM
/*73902*/       OPC_MoveChild1,
/*73903*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73906*/       OPC_CheckPredicate, 87, // Predicate_shr_imm16
/*73908*/       OPC_MoveParent,
/*73909*/       OPC_CheckType, MVT::v4i16,
/*73911*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73913*/       OPC_EmitConvertToTarget, 1,
/*73915*/       OPC_EmitInteger, MVT::i32, 14, 
/*73918*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73921*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHRNsv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrns:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNsv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*73931*/     /*Scope*/ 32, /*->73964*/
/*73932*/       OPC_CheckChild0Type, MVT::v2i64,
/*73934*/       OPC_RecordChild1, // #1 = $SIMM
/*73935*/       OPC_MoveChild1,
/*73936*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73939*/       OPC_CheckPredicate, 16, // Predicate_shr_imm32
/*73941*/       OPC_MoveParent,
/*73942*/       OPC_CheckType, MVT::v2i32,
/*73944*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73946*/       OPC_EmitConvertToTarget, 1,
/*73948*/       OPC_EmitInteger, MVT::i32, 14, 
/*73951*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73954*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHRNsv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrns:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNsv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*73964*/     0, /*End of Scope*/
/*73965*/   /*SwitchOpcode*/ 102, TARGET_VAL(ARMISD::VQRSHRNu),// ->74070
/*73968*/     OPC_RecordChild0, // #0 = $Vm
/*73969*/     OPC_Scope, 32, /*->74003*/ // 3 children in Scope
/*73971*/       OPC_CheckChild0Type, MVT::v8i16,
/*73973*/       OPC_RecordChild1, // #1 = $SIMM
/*73974*/       OPC_MoveChild1,
/*73975*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73978*/       OPC_CheckPredicate, 86, // Predicate_shr_imm8
/*73980*/       OPC_MoveParent,
/*73981*/       OPC_CheckType, MVT::v8i8,
/*73983*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73985*/       OPC_EmitConvertToTarget, 1,
/*73987*/       OPC_EmitInteger, MVT::i32, 14, 
/*73990*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73993*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHRNuv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnu:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNuv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*74003*/     /*Scope*/ 32, /*->74036*/
/*74004*/       OPC_CheckChild0Type, MVT::v4i32,
/*74006*/       OPC_RecordChild1, // #1 = $SIMM
/*74007*/       OPC_MoveChild1,
/*74008*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74011*/       OPC_CheckPredicate, 87, // Predicate_shr_imm16
/*74013*/       OPC_MoveParent,
/*74014*/       OPC_CheckType, MVT::v4i16,
/*74016*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74018*/       OPC_EmitConvertToTarget, 1,
/*74020*/       OPC_EmitInteger, MVT::i32, 14, 
/*74023*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74026*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHRNuv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnu:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNuv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*74036*/     /*Scope*/ 32, /*->74069*/
/*74037*/       OPC_CheckChild0Type, MVT::v2i64,
/*74039*/       OPC_RecordChild1, // #1 = $SIMM
/*74040*/       OPC_MoveChild1,
/*74041*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74044*/       OPC_CheckPredicate, 16, // Predicate_shr_imm32
/*74046*/       OPC_MoveParent,
/*74047*/       OPC_CheckType, MVT::v2i32,
/*74049*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74051*/       OPC_EmitConvertToTarget, 1,
/*74053*/       OPC_EmitInteger, MVT::i32, 14, 
/*74056*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74059*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHRNuv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnu:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNuv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*74069*/     0, /*End of Scope*/
/*74070*/   /*SwitchOpcode*/ 102, TARGET_VAL(ARMISD::VQRSHRNsu),// ->74175
/*74073*/     OPC_RecordChild0, // #0 = $Vm
/*74074*/     OPC_Scope, 32, /*->74108*/ // 3 children in Scope
/*74076*/       OPC_CheckChild0Type, MVT::v8i16,
/*74078*/       OPC_RecordChild1, // #1 = $SIMM
/*74079*/       OPC_MoveChild1,
/*74080*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74083*/       OPC_CheckPredicate, 86, // Predicate_shr_imm8
/*74085*/       OPC_MoveParent,
/*74086*/       OPC_CheckType, MVT::v8i8,
/*74088*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74090*/       OPC_EmitConvertToTarget, 1,
/*74092*/       OPC_EmitInteger, MVT::i32, 14, 
/*74095*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74098*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHRUNv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnsu:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRUNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*74108*/     /*Scope*/ 32, /*->74141*/
/*74109*/       OPC_CheckChild0Type, MVT::v4i32,
/*74111*/       OPC_RecordChild1, // #1 = $SIMM
/*74112*/       OPC_MoveChild1,
/*74113*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74116*/       OPC_CheckPredicate, 87, // Predicate_shr_imm16
/*74118*/       OPC_MoveParent,
/*74119*/       OPC_CheckType, MVT::v4i16,
/*74121*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74123*/       OPC_EmitConvertToTarget, 1,
/*74125*/       OPC_EmitInteger, MVT::i32, 14, 
/*74128*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74131*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHRUNv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnsu:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRUNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*74141*/     /*Scope*/ 32, /*->74174*/
/*74142*/       OPC_CheckChild0Type, MVT::v2i64,
/*74144*/       OPC_RecordChild1, // #1 = $SIMM
/*74145*/       OPC_MoveChild1,
/*74146*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74149*/       OPC_CheckPredicate, 16, // Predicate_shr_imm32
/*74151*/       OPC_MoveParent,
/*74152*/       OPC_CheckType, MVT::v2i32,
/*74154*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74156*/       OPC_EmitConvertToTarget, 1,
/*74158*/       OPC_EmitInteger, MVT::i32, 14, 
/*74161*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74164*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHRUNv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnsu:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRUNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*74174*/     0, /*End of Scope*/
/*74175*/   /*SwitchOpcode*/ 30|128,3/*414*/, TARGET_VAL(ARMISD::VDUPLANE),// ->74593
/*74179*/     OPC_RecordChild0, // #0 = $Vm
/*74180*/     OPC_Scope, 59, /*->74241*/ // 8 children in Scope
/*74182*/       OPC_CheckChild0Type, MVT::v8i8,
/*74184*/       OPC_RecordChild1, // #1 = $lane
/*74185*/       OPC_MoveChild1,
/*74186*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74189*/       OPC_Scope, 25, /*->74216*/ // 2 children in Scope
/*74191*/         OPC_CheckPredicate, 90, // Predicate_VectorIndex32
/*74193*/         OPC_MoveParent,
/*74194*/         OPC_CheckType, MVT::v16i8,
/*74196*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74198*/         OPC_EmitConvertToTarget, 1,
/*74200*/         OPC_EmitInteger, MVT::i32, 14, 
/*74203*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74206*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN8q), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v16i8 DPR:v8i8:$Vm, (imm:i32)<<P:Predicate_VectorIndex32>>:$lane) - Complexity = 7
                  // Dst: (VDUPLN8q:v16i8 DPR:v8i8:$Vm, (imm:i32):$lane)
/*74216*/       /*Scope*/ 23, /*->74240*/
/*74217*/         OPC_MoveParent,
/*74218*/         OPC_CheckType, MVT::v8i8,
/*74220*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74222*/         OPC_EmitConvertToTarget, 1,
/*74224*/         OPC_EmitInteger, MVT::i32, 14, 
/*74227*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74230*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN8d), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v8i8 DPR:v8i8:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN8d:v8i8 DPR:v8i8:$Vm, (imm:i32):$lane)
/*74240*/       0, /*End of Scope*/
/*74241*/     /*Scope*/ 59, /*->74301*/
/*74242*/       OPC_CheckChild0Type, MVT::v4i16,
/*74244*/       OPC_RecordChild1, // #1 = $lane
/*74245*/       OPC_MoveChild1,
/*74246*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74249*/       OPC_Scope, 25, /*->74276*/ // 2 children in Scope
/*74251*/         OPC_CheckPredicate, 90, // Predicate_VectorIndex32
/*74253*/         OPC_MoveParent,
/*74254*/         OPC_CheckType, MVT::v8i16,
/*74256*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74258*/         OPC_EmitConvertToTarget, 1,
/*74260*/         OPC_EmitInteger, MVT::i32, 14, 
/*74263*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74266*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN16q), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v8i16 DPR:v4i16:$Vm, (imm:i32)<<P:Predicate_VectorIndex32>>:$lane) - Complexity = 7
                  // Dst: (VDUPLN16q:v8i16 DPR:v4i16:$Vm, (imm:i32):$lane)
/*74276*/       /*Scope*/ 23, /*->74300*/
/*74277*/         OPC_MoveParent,
/*74278*/         OPC_CheckType, MVT::v4i16,
/*74280*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74282*/         OPC_EmitConvertToTarget, 1,
/*74284*/         OPC_EmitInteger, MVT::i32, 14, 
/*74287*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74290*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN16d), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v4i16 DPR:v4i16:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN16d:v4i16 DPR:v4i16:$Vm, (imm:i32):$lane)
/*74300*/       0, /*End of Scope*/
/*74301*/     /*Scope*/ 59, /*->74361*/
/*74302*/       OPC_CheckChild0Type, MVT::v2i32,
/*74304*/       OPC_RecordChild1, // #1 = $lane
/*74305*/       OPC_MoveChild1,
/*74306*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74309*/       OPC_Scope, 25, /*->74336*/ // 2 children in Scope
/*74311*/         OPC_CheckPredicate, 90, // Predicate_VectorIndex32
/*74313*/         OPC_MoveParent,
/*74314*/         OPC_CheckType, MVT::v4i32,
/*74316*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74318*/         OPC_EmitConvertToTarget, 1,
/*74320*/         OPC_EmitInteger, MVT::i32, 14, 
/*74323*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74326*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN32q), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v4i32 DPR:v2i32:$Vm, (imm:i32)<<P:Predicate_VectorIndex32>>:$lane) - Complexity = 7
                  // Dst: (VDUPLN32q:v4i32 DPR:v2i32:$Vm, (imm:i32):$lane)
/*74336*/       /*Scope*/ 23, /*->74360*/
/*74337*/         OPC_MoveParent,
/*74338*/         OPC_CheckType, MVT::v2i32,
/*74340*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74342*/         OPC_EmitConvertToTarget, 1,
/*74344*/         OPC_EmitInteger, MVT::i32, 14, 
/*74347*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74350*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN32d), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v2i32 DPR:v2i32:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN32d:v2i32 DPR:v2i32:$Vm, (imm:i32):$lane)
/*74360*/       0, /*End of Scope*/
/*74361*/     /*Scope*/ 44, /*->74406*/
/*74362*/       OPC_CheckChild0Type, MVT::v16i8,
/*74364*/       OPC_RecordChild1, // #1 = $lane
/*74365*/       OPC_MoveChild1,
/*74366*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74369*/       OPC_MoveParent,
/*74370*/       OPC_CheckType, MVT::v16i8,
/*74372*/       OPC_EmitConvertToTarget, 1,
/*74374*/       OPC_EmitNodeXForm, 14, 2, // DSubReg_i8_reg
/*74377*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4
/*74385*/       OPC_EmitConvertToTarget, 1,
/*74387*/       OPC_EmitNodeXForm, 15, 5, // SubReg_i8_lane
/*74390*/       OPC_EmitInteger, MVT::i32, 14, 
/*74393*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74396*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN8q), 0,
                    MVT::v16i8, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvduplane:v16i8 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN8q:v16i8 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*74406*/     /*Scope*/ 44, /*->74451*/
/*74407*/       OPC_CheckChild0Type, MVT::v8i16,
/*74409*/       OPC_RecordChild1, // #1 = $lane
/*74410*/       OPC_MoveChild1,
/*74411*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74414*/       OPC_MoveParent,
/*74415*/       OPC_CheckType, MVT::v8i16,
/*74417*/       OPC_EmitConvertToTarget, 1,
/*74419*/       OPC_EmitNodeXForm, 3, 2, // DSubReg_i16_reg
/*74422*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4
/*74430*/       OPC_EmitConvertToTarget, 1,
/*74432*/       OPC_EmitNodeXForm, 4, 5, // SubReg_i16_lane
/*74435*/       OPC_EmitInteger, MVT::i32, 14, 
/*74438*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74441*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN16q), 0,
                    MVT::v8i16, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvduplane:v8i16 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN16q:v8i16 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*74451*/     /*Scope*/ 44, /*->74496*/
/*74452*/       OPC_CheckChild0Type, MVT::v4i32,
/*74454*/       OPC_RecordChild1, // #1 = $lane
/*74455*/       OPC_MoveChild1,
/*74456*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74459*/       OPC_MoveParent,
/*74460*/       OPC_CheckType, MVT::v4i32,
/*74462*/       OPC_EmitConvertToTarget, 1,
/*74464*/       OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*74467*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v2i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*74475*/       OPC_EmitConvertToTarget, 1,
/*74477*/       OPC_EmitNodeXForm, 6, 5, // SubReg_i32_lane
/*74480*/       OPC_EmitInteger, MVT::i32, 14, 
/*74483*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74486*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN32q), 0,
                    MVT::v4i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvduplane:v4i32 QPR:v4i32:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN32q:v4i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*74496*/     /*Scope*/ 50, /*->74547*/
/*74497*/       OPC_CheckChild0Type, MVT::v2f32,
/*74499*/       OPC_RecordChild1, // #1 = $lane
/*74500*/       OPC_MoveChild1,
/*74501*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74504*/       OPC_MoveParent,
/*74505*/       OPC_SwitchType /*2 cases */, 18, MVT::v2f32,// ->74526
/*74508*/         OPC_EmitConvertToTarget, 1,
/*74510*/         OPC_EmitInteger, MVT::i32, 14, 
/*74513*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74516*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN32d), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v2f32 DPR:v2f32:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN32d:v2f32 DPR:v2f32:$Vm, (imm:i32):$lane)
/*74526*/       /*SwitchType*/ 18, MVT::v4f32,// ->74546
/*74528*/         OPC_EmitConvertToTarget, 1,
/*74530*/         OPC_EmitInteger, MVT::i32, 14, 
/*74533*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74536*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN32q), 0,
                      MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v4f32 DPR:v2f32:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN32q:v4f32 DPR:v2f32:$Vm, (imm:i32):$lane)
/*74546*/       0, // EndSwitchType
/*74547*/     /*Scope*/ 44, /*->74592*/
/*74548*/       OPC_CheckChild0Type, MVT::v4f32,
/*74550*/       OPC_RecordChild1, // #1 = $lane
/*74551*/       OPC_MoveChild1,
/*74552*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74555*/       OPC_MoveParent,
/*74556*/       OPC_CheckType, MVT::v4f32,
/*74558*/       OPC_EmitConvertToTarget, 1,
/*74560*/       OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*74563*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v2f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*74571*/       OPC_EmitConvertToTarget, 1,
/*74573*/       OPC_EmitNodeXForm, 6, 5, // SubReg_i32_lane
/*74576*/       OPC_EmitInteger, MVT::i32, 14, 
/*74579*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74582*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN32q), 0,
                    MVT::v4f32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvduplane:v4f32 QPR:v4f32:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN32q:v4f32 (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*74592*/     0, /*End of Scope*/
/*74593*/   /*SwitchOpcode*/ 89, TARGET_VAL(ARMISD::VORRIMM),// ->74685
/*74596*/     OPC_RecordChild0, // #0 = $src
/*74597*/     OPC_RecordChild1, // #1 = $SIMM
/*74598*/     OPC_MoveChild1,
/*74599*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*74602*/     OPC_MoveParent,
/*74603*/     OPC_SwitchType /*4 cases */, 18, MVT::v4i16,// ->74624
/*74606*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74608*/       OPC_EmitInteger, MVT::i32, 14, 
/*74611*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74614*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VORRiv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvorrImm:v4i16 DPR:v4i16:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VORRiv4i16:v4i16 (timm:i32):$SIMM, DPR:v4i16:$src)
/*74624*/     /*SwitchType*/ 18, MVT::v2i32,// ->74644
/*74626*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74628*/       OPC_EmitInteger, MVT::i32, 14, 
/*74631*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74634*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VORRiv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvorrImm:v2i32 DPR:v2i32:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VORRiv2i32:v2i32 (timm:i32):$SIMM, DPR:v2i32:$src)
/*74644*/     /*SwitchType*/ 18, MVT::v8i16,// ->74664
/*74646*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74648*/       OPC_EmitInteger, MVT::i32, 14, 
/*74651*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74654*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VORRiv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvorrImm:v8i16 QPR:v8i16:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VORRiv8i16:v8i16 (timm:i32):$SIMM, QPR:v8i16:$src)
/*74664*/     /*SwitchType*/ 18, MVT::v4i32,// ->74684
/*74666*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74668*/       OPC_EmitInteger, MVT::i32, 14, 
/*74671*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74674*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VORRiv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvorrImm:v4i32 QPR:v4i32:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VORRiv4i32:v4i32 (timm:i32):$SIMM, QPR:v4i32:$src)
/*74684*/     0, // EndSwitchType
/*74685*/   /*SwitchOpcode*/ 89, TARGET_VAL(ARMISD::VBICIMM),// ->74777
/*74688*/     OPC_RecordChild0, // #0 = $src
/*74689*/     OPC_RecordChild1, // #1 = $SIMM
/*74690*/     OPC_MoveChild1,
/*74691*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*74694*/     OPC_MoveParent,
/*74695*/     OPC_SwitchType /*4 cases */, 18, MVT::v4i16,// ->74716
/*74698*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74700*/       OPC_EmitInteger, MVT::i32, 14, 
/*74703*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74706*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICiv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvbicImm:v4i16 DPR:v4i16:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VBICiv4i16:v4i16 (timm:i32):$SIMM, DPR:v4i16:$src)
/*74716*/     /*SwitchType*/ 18, MVT::v2i32,// ->74736
/*74718*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74720*/       OPC_EmitInteger, MVT::i32, 14, 
/*74723*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74726*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICiv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvbicImm:v2i32 DPR:v2i32:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VBICiv2i32:v2i32 (timm:i32):$SIMM, DPR:v2i32:$src)
/*74736*/     /*SwitchType*/ 18, MVT::v8i16,// ->74756
/*74738*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74740*/       OPC_EmitInteger, MVT::i32, 14, 
/*74743*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74746*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICiv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvbicImm:v8i16 QPR:v8i16:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VBICiv8i16:v8i16 (timm:i32):$SIMM, QPR:v8i16:$src)
/*74756*/     /*SwitchType*/ 18, MVT::v4i32,// ->74776
/*74758*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74760*/       OPC_EmitInteger, MVT::i32, 14, 
/*74763*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74766*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICiv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvbicImm:v4i32 QPR:v4i32:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VBICiv4i32:v4i32 (timm:i32):$SIMM, QPR:v4i32:$src)
/*74776*/     0, // EndSwitchType
/*74777*/   /*SwitchOpcode*/ 84, TARGET_VAL(ARMISD::VMVNIMM),// ->74864
/*74780*/     OPC_RecordChild0, // #0 = $SIMM
/*74781*/     OPC_MoveChild0,
/*74782*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*74785*/     OPC_MoveParent,
/*74786*/     OPC_SwitchType /*4 cases */, 17, MVT::v4i16,// ->74806
/*74789*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74791*/       OPC_EmitInteger, MVT::i32, 14, 
/*74794*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74797*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNv4i16), 0,
                    MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmvnImm:v4i16 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMVNv4i16:v4i16 (timm:i32):$SIMM)
/*74806*/     /*SwitchType*/ 17, MVT::v8i16,// ->74825
/*74808*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74810*/       OPC_EmitInteger, MVT::i32, 14, 
/*74813*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74816*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNv8i16), 0,
                    MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmvnImm:v8i16 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMVNv8i16:v8i16 (timm:i32):$SIMM)
/*74825*/     /*SwitchType*/ 17, MVT::v2i32,// ->74844
/*74827*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74829*/       OPC_EmitInteger, MVT::i32, 14, 
/*74832*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74835*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNv2i32), 0,
                    MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmvnImm:v2i32 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMVNv2i32:v2i32 (timm:i32):$SIMM)
/*74844*/     /*SwitchType*/ 17, MVT::v4i32,// ->74863
/*74846*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74848*/       OPC_EmitInteger, MVT::i32, 14, 
/*74851*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74854*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNv4i32), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmvnImm:v4i32 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMVNv4i32:v4i32 (timm:i32):$SIMM)
/*74863*/     0, // EndSwitchType
/*74864*/   /*SwitchOpcode*/ 57|128,1/*185*/, TARGET_VAL(ARMISD::VSHRs),// ->75053
/*74868*/     OPC_RecordChild0, // #0 = $Vm
/*74869*/     OPC_RecordChild1, // #1 = $SIMM
/*74870*/     OPC_MoveChild1,
/*74871*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74874*/     OPC_MoveParent,
/*74875*/     OPC_SwitchType /*8 cases */, 20, MVT::v8i8,// ->74898
/*74878*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74880*/       OPC_EmitConvertToTarget, 1,
/*74882*/       OPC_EmitInteger, MVT::i32, 14, 
/*74885*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74888*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRsv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*74898*/     /*SwitchType*/ 20, MVT::v4i16,// ->74920
/*74900*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74902*/       OPC_EmitConvertToTarget, 1,
/*74904*/       OPC_EmitInteger, MVT::i32, 14, 
/*74907*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74910*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRsv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*74920*/     /*SwitchType*/ 20, MVT::v2i32,// ->74942
/*74922*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74924*/       OPC_EmitConvertToTarget, 1,
/*74926*/       OPC_EmitInteger, MVT::i32, 14, 
/*74929*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74932*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRsv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*74942*/     /*SwitchType*/ 20, MVT::v1i64,// ->74964
/*74944*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74946*/       OPC_EmitConvertToTarget, 1,
/*74948*/       OPC_EmitInteger, MVT::i32, 14, 
/*74951*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74954*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRsv1i64), 0,
                    MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*74964*/     /*SwitchType*/ 20, MVT::v16i8,// ->74986
/*74966*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74968*/       OPC_EmitConvertToTarget, 1,
/*74970*/       OPC_EmitInteger, MVT::i32, 14, 
/*74973*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74976*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRsv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*74986*/     /*SwitchType*/ 20, MVT::v8i16,// ->75008
/*74988*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74990*/       OPC_EmitConvertToTarget, 1,
/*74992*/       OPC_EmitInteger, MVT::i32, 14, 
/*74995*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74998*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRsv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*75008*/     /*SwitchType*/ 20, MVT::v4i32,// ->75030
/*75010*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75012*/       OPC_EmitConvertToTarget, 1,
/*75014*/       OPC_EmitInteger, MVT::i32, 14, 
/*75017*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75020*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRsv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*75030*/     /*SwitchType*/ 20, MVT::v2i64,// ->75052
/*75032*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75034*/       OPC_EmitConvertToTarget, 1,
/*75036*/       OPC_EmitInteger, MVT::i32, 14, 
/*75039*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75042*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRsv2i64), 0,
                    MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*75052*/     0, // EndSwitchType
/*75053*/   /*SwitchOpcode*/ 57|128,1/*185*/, TARGET_VAL(ARMISD::VSHRu),// ->75242
/*75057*/     OPC_RecordChild0, // #0 = $Vm
/*75058*/     OPC_RecordChild1, // #1 = $SIMM
/*75059*/     OPC_MoveChild1,
/*75060*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75063*/     OPC_MoveParent,
/*75064*/     OPC_SwitchType /*8 cases */, 20, MVT::v8i8,// ->75087
/*75067*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75069*/       OPC_EmitConvertToTarget, 1,
/*75071*/       OPC_EmitInteger, MVT::i32, 14, 
/*75074*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75077*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRuv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*75087*/     /*SwitchType*/ 20, MVT::v4i16,// ->75109
/*75089*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75091*/       OPC_EmitConvertToTarget, 1,
/*75093*/       OPC_EmitInteger, MVT::i32, 14, 
/*75096*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75099*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRuv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*75109*/     /*SwitchType*/ 20, MVT::v2i32,// ->75131
/*75111*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75113*/       OPC_EmitConvertToTarget, 1,
/*75115*/       OPC_EmitInteger, MVT::i32, 14, 
/*75118*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75121*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRuv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*75131*/     /*SwitchType*/ 20, MVT::v1i64,// ->75153
/*75133*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75135*/       OPC_EmitConvertToTarget, 1,
/*75137*/       OPC_EmitInteger, MVT::i32, 14, 
/*75140*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75143*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRuv1i64), 0,
                    MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*75153*/     /*SwitchType*/ 20, MVT::v16i8,// ->75175
/*75155*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75157*/       OPC_EmitConvertToTarget, 1,
/*75159*/       OPC_EmitInteger, MVT::i32, 14, 
/*75162*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75165*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRuv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*75175*/     /*SwitchType*/ 20, MVT::v8i16,// ->75197
/*75177*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75179*/       OPC_EmitConvertToTarget, 1,
/*75181*/       OPC_EmitInteger, MVT::i32, 14, 
/*75184*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75187*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRuv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*75197*/     /*SwitchType*/ 20, MVT::v4i32,// ->75219
/*75199*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75201*/       OPC_EmitConvertToTarget, 1,
/*75203*/       OPC_EmitInteger, MVT::i32, 14, 
/*75206*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75209*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRuv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*75219*/     /*SwitchType*/ 20, MVT::v2i64,// ->75241
/*75221*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75223*/       OPC_EmitConvertToTarget, 1,
/*75225*/       OPC_EmitInteger, MVT::i32, 14, 
/*75228*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75231*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRuv2i64), 0,
                    MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*75241*/     0, // EndSwitchType
/*75242*/   /*SwitchOpcode*/ 57|128,1/*185*/, TARGET_VAL(ARMISD::VRSHRs),// ->75431
/*75246*/     OPC_RecordChild0, // #0 = $Vm
/*75247*/     OPC_RecordChild1, // #1 = $SIMM
/*75248*/     OPC_MoveChild1,
/*75249*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75252*/     OPC_MoveParent,
/*75253*/     OPC_SwitchType /*8 cases */, 20, MVT::v8i8,// ->75276
/*75256*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75258*/       OPC_EmitConvertToTarget, 1,
/*75260*/       OPC_EmitInteger, MVT::i32, 14, 
/*75263*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75266*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRsv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*75276*/     /*SwitchType*/ 20, MVT::v4i16,// ->75298
/*75278*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75280*/       OPC_EmitConvertToTarget, 1,
/*75282*/       OPC_EmitInteger, MVT::i32, 14, 
/*75285*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75288*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRsv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*75298*/     /*SwitchType*/ 20, MVT::v2i32,// ->75320
/*75300*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75302*/       OPC_EmitConvertToTarget, 1,
/*75304*/       OPC_EmitInteger, MVT::i32, 14, 
/*75307*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75310*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRsv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*75320*/     /*SwitchType*/ 20, MVT::v1i64,// ->75342
/*75322*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75324*/       OPC_EmitConvertToTarget, 1,
/*75326*/       OPC_EmitInteger, MVT::i32, 14, 
/*75329*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75332*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRsv1i64), 0,
                    MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*75342*/     /*SwitchType*/ 20, MVT::v16i8,// ->75364
/*75344*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75346*/       OPC_EmitConvertToTarget, 1,
/*75348*/       OPC_EmitInteger, MVT::i32, 14, 
/*75351*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75354*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRsv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*75364*/     /*SwitchType*/ 20, MVT::v8i16,// ->75386
/*75366*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75368*/       OPC_EmitConvertToTarget, 1,
/*75370*/       OPC_EmitInteger, MVT::i32, 14, 
/*75373*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75376*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRsv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*75386*/     /*SwitchType*/ 20, MVT::v4i32,// ->75408
/*75388*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75390*/       OPC_EmitConvertToTarget, 1,
/*75392*/       OPC_EmitInteger, MVT::i32, 14, 
/*75395*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75398*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRsv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*75408*/     /*SwitchType*/ 20, MVT::v2i64,// ->75430
/*75410*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75412*/       OPC_EmitConvertToTarget, 1,
/*75414*/       OPC_EmitInteger, MVT::i32, 14, 
/*75417*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75420*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRsv2i64), 0,
                    MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*75430*/     0, // EndSwitchType
/*75431*/   /*SwitchOpcode*/ 57|128,1/*185*/, TARGET_VAL(ARMISD::VRSHRu),// ->75620
/*75435*/     OPC_RecordChild0, // #0 = $Vm
/*75436*/     OPC_RecordChild1, // #1 = $SIMM
/*75437*/     OPC_MoveChild1,
/*75438*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75441*/     OPC_MoveParent,
/*75442*/     OPC_SwitchType /*8 cases */, 20, MVT::v8i8,// ->75465
/*75445*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75447*/       OPC_EmitConvertToTarget, 1,
/*75449*/       OPC_EmitInteger, MVT::i32, 14, 
/*75452*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75455*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRuv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*75465*/     /*SwitchType*/ 20, MVT::v4i16,// ->75487
/*75467*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75469*/       OPC_EmitConvertToTarget, 1,
/*75471*/       OPC_EmitInteger, MVT::i32, 14, 
/*75474*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75477*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRuv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*75487*/     /*SwitchType*/ 20, MVT::v2i32,// ->75509
/*75489*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75491*/       OPC_EmitConvertToTarget, 1,
/*75493*/       OPC_EmitInteger, MVT::i32, 14, 
/*75496*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75499*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRuv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*75509*/     /*SwitchType*/ 20, MVT::v1i64,// ->75531
/*75511*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75513*/       OPC_EmitConvertToTarget, 1,
/*75515*/       OPC_EmitInteger, MVT::i32, 14, 
/*75518*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75521*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRuv1i64), 0,
                    MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*75531*/     /*SwitchType*/ 20, MVT::v16i8,// ->75553
/*75533*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75535*/       OPC_EmitConvertToTarget, 1,
/*75537*/       OPC_EmitInteger, MVT::i32, 14, 
/*75540*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75543*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRuv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*75553*/     /*SwitchType*/ 20, MVT::v8i16,// ->75575
/*75555*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75557*/       OPC_EmitConvertToTarget, 1,
/*75559*/       OPC_EmitInteger, MVT::i32, 14, 
/*75562*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75565*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRuv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*75575*/     /*SwitchType*/ 20, MVT::v4i32,// ->75597
/*75577*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75579*/       OPC_EmitConvertToTarget, 1,
/*75581*/       OPC_EmitInteger, MVT::i32, 14, 
/*75584*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75587*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRuv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*75597*/     /*SwitchType*/ 20, MVT::v2i64,// ->75619
/*75599*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75601*/       OPC_EmitConvertToTarget, 1,
/*75603*/       OPC_EmitInteger, MVT::i32, 14, 
/*75606*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75609*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRuv2i64), 0,
                    MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*75619*/     0, // EndSwitchType
/*75620*/   /*SwitchOpcode*/ 57|128,1/*185*/, TARGET_VAL(ARMISD::VQSHLs),// ->75809
/*75624*/     OPC_RecordChild0, // #0 = $Vm
/*75625*/     OPC_RecordChild1, // #1 = $SIMM
/*75626*/     OPC_MoveChild1,
/*75627*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75630*/     OPC_MoveParent,
/*75631*/     OPC_SwitchType /*8 cases */, 20, MVT::v8i8,// ->75654
/*75634*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75636*/       OPC_EmitConvertToTarget, 1,
/*75638*/       OPC_EmitInteger, MVT::i32, 14, 
/*75641*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75644*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsiv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*75654*/     /*SwitchType*/ 20, MVT::v4i16,// ->75676
/*75656*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75658*/       OPC_EmitConvertToTarget, 1,
/*75660*/       OPC_EmitInteger, MVT::i32, 14, 
/*75663*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75666*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsiv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*75676*/     /*SwitchType*/ 20, MVT::v2i32,// ->75698
/*75678*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75680*/       OPC_EmitConvertToTarget, 1,
/*75682*/       OPC_EmitInteger, MVT::i32, 14, 
/*75685*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75688*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsiv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*75698*/     /*SwitchType*/ 20, MVT::v1i64,// ->75720
/*75700*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75702*/       OPC_EmitConvertToTarget, 1,
/*75704*/       OPC_EmitInteger, MVT::i32, 14, 
/*75707*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75710*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsiv1i64), 0,
                    MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*75720*/     /*SwitchType*/ 20, MVT::v16i8,// ->75742
/*75722*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75724*/       OPC_EmitConvertToTarget, 1,
/*75726*/       OPC_EmitInteger, MVT::i32, 14, 
/*75729*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75732*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsiv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*75742*/     /*SwitchType*/ 20, MVT::v8i16,// ->75764
/*75744*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75746*/       OPC_EmitConvertToTarget, 1,
/*75748*/       OPC_EmitInteger, MVT::i32, 14, 
/*75751*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75754*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsiv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*75764*/     /*SwitchType*/ 20, MVT::v4i32,// ->75786
/*75766*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75768*/       OPC_EmitConvertToTarget, 1,
/*75770*/       OPC_EmitInteger, MVT::i32, 14, 
/*75773*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75776*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsiv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*75786*/     /*SwitchType*/ 20, MVT::v2i64,// ->75808
/*75788*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75790*/       OPC_EmitConvertToTarget, 1,
/*75792*/       OPC_EmitInteger, MVT::i32, 14, 
/*75795*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75798*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsiv2i64), 0,
                    MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*75808*/     0, // EndSwitchType
/*75809*/   /*SwitchOpcode*/ 57|128,1/*185*/, TARGET_VAL(ARMISD::VQSHLu),// ->75998
/*75813*/     OPC_RecordChild0, // #0 = $Vm
/*75814*/     OPC_RecordChild1, // #1 = $SIMM
/*75815*/     OPC_MoveChild1,
/*75816*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75819*/     OPC_MoveParent,
/*75820*/     OPC_SwitchType /*8 cases */, 20, MVT::v8i8,// ->75843
/*75823*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75825*/       OPC_EmitConvertToTarget, 1,
/*75827*/       OPC_EmitInteger, MVT::i32, 14, 
/*75830*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75833*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuiv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*75843*/     /*SwitchType*/ 20, MVT::v4i16,// ->75865
/*75845*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75847*/       OPC_EmitConvertToTarget, 1,
/*75849*/       OPC_EmitInteger, MVT::i32, 14, 
/*75852*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75855*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuiv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*75865*/     /*SwitchType*/ 20, MVT::v2i32,// ->75887
/*75867*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75869*/       OPC_EmitConvertToTarget, 1,
/*75871*/       OPC_EmitInteger, MVT::i32, 14, 
/*75874*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75877*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuiv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*75887*/     /*SwitchType*/ 20, MVT::v1i64,// ->75909
/*75889*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75891*/       OPC_EmitConvertToTarget, 1,
/*75893*/       OPC_EmitInteger, MVT::i32, 14, 
/*75896*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75899*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuiv1i64), 0,
                    MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*75909*/     /*SwitchType*/ 20, MVT::v16i8,// ->75931
/*75911*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75913*/       OPC_EmitConvertToTarget, 1,
/*75915*/       OPC_EmitInteger, MVT::i32, 14, 
/*75918*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75921*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuiv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*75931*/     /*SwitchType*/ 20, MVT::v8i16,// ->75953
/*75933*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75935*/       OPC_EmitConvertToTarget, 1,
/*75937*/       OPC_EmitInteger, MVT::i32, 14, 
/*75940*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75943*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuiv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*75953*/     /*SwitchType*/ 20, MVT::v4i32,// ->75975
/*75955*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75957*/       OPC_EmitConvertToTarget, 1,
/*75959*/       OPC_EmitInteger, MVT::i32, 14, 
/*75962*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75965*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuiv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*75975*/     /*SwitchType*/ 20, MVT::v2i64,// ->75997
/*75977*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75979*/       OPC_EmitConvertToTarget, 1,
/*75981*/       OPC_EmitInteger, MVT::i32, 14, 
/*75984*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75987*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuiv2i64), 0,
                    MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*75997*/     0, // EndSwitchType
/*75998*/   /*SwitchOpcode*/ 57|128,1/*185*/, TARGET_VAL(ARMISD::VQSHLsu),// ->76187
/*76002*/     OPC_RecordChild0, // #0 = $Vm
/*76003*/     OPC_RecordChild1, // #1 = $SIMM
/*76004*/     OPC_MoveChild1,
/*76005*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76008*/     OPC_MoveParent,
/*76009*/     OPC_SwitchType /*8 cases */, 20, MVT::v8i8,// ->76032
/*76012*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76014*/       OPC_EmitConvertToTarget, 1,
/*76016*/       OPC_EmitInteger, MVT::i32, 14, 
/*76019*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76022*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsuv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*76032*/     /*SwitchType*/ 20, MVT::v4i16,// ->76054
/*76034*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76036*/       OPC_EmitConvertToTarget, 1,
/*76038*/       OPC_EmitInteger, MVT::i32, 14, 
/*76041*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76044*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsuv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*76054*/     /*SwitchType*/ 20, MVT::v2i32,// ->76076
/*76056*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76058*/       OPC_EmitConvertToTarget, 1,
/*76060*/       OPC_EmitInteger, MVT::i32, 14, 
/*76063*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76066*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsuv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*76076*/     /*SwitchType*/ 20, MVT::v1i64,// ->76098
/*76078*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76080*/       OPC_EmitConvertToTarget, 1,
/*76082*/       OPC_EmitInteger, MVT::i32, 14, 
/*76085*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76088*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsuv1i64), 0,
                    MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*76098*/     /*SwitchType*/ 20, MVT::v16i8,// ->76120
/*76100*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76102*/       OPC_EmitConvertToTarget, 1,
/*76104*/       OPC_EmitInteger, MVT::i32, 14, 
/*76107*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76110*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsuv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*76120*/     /*SwitchType*/ 20, MVT::v8i16,// ->76142
/*76122*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76124*/       OPC_EmitConvertToTarget, 1,
/*76126*/       OPC_EmitInteger, MVT::i32, 14, 
/*76129*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76132*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsuv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*76142*/     /*SwitchType*/ 20, MVT::v4i32,// ->76164
/*76144*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76146*/       OPC_EmitConvertToTarget, 1,
/*76148*/       OPC_EmitInteger, MVT::i32, 14, 
/*76151*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76154*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsuv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*76164*/     /*SwitchType*/ 20, MVT::v2i64,// ->76186
/*76166*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76168*/       OPC_EmitConvertToTarget, 1,
/*76170*/       OPC_EmitInteger, MVT::i32, 14, 
/*76173*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76176*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsuv2i64), 0,
                    MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*76186*/     0, // EndSwitchType
/*76187*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VSLI),// ->76385
/*76191*/     OPC_RecordChild0, // #0 = $src1
/*76192*/     OPC_RecordChild1, // #1 = $Vm
/*76193*/     OPC_RecordChild2, // #2 = $SIMM
/*76194*/     OPC_MoveChild2,
/*76195*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76198*/     OPC_MoveParent,
/*76199*/     OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->76223
/*76202*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76204*/       OPC_EmitConvertToTarget, 2,
/*76206*/       OPC_EmitInteger, MVT::i32, 14, 
/*76209*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76212*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSLIv8i8), 0,
                    MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*76223*/     /*SwitchType*/ 21, MVT::v4i16,// ->76246
/*76225*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76227*/       OPC_EmitConvertToTarget, 2,
/*76229*/       OPC_EmitInteger, MVT::i32, 14, 
/*76232*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76235*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSLIv4i16), 0,
                    MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*76246*/     /*SwitchType*/ 21, MVT::v2i32,// ->76269
/*76248*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76250*/       OPC_EmitConvertToTarget, 2,
/*76252*/       OPC_EmitInteger, MVT::i32, 14, 
/*76255*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76258*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSLIv2i32), 0,
                    MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*76269*/     /*SwitchType*/ 21, MVT::v1i64,// ->76292
/*76271*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76273*/       OPC_EmitConvertToTarget, 2,
/*76275*/       OPC_EmitInteger, MVT::i32, 14, 
/*76278*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76281*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSLIv1i64), 0,
                    MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*76292*/     /*SwitchType*/ 21, MVT::v16i8,// ->76315
/*76294*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76296*/       OPC_EmitConvertToTarget, 2,
/*76298*/       OPC_EmitInteger, MVT::i32, 14, 
/*76301*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76304*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSLIv16i8), 0,
                    MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*76315*/     /*SwitchType*/ 21, MVT::v8i16,// ->76338
/*76317*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76319*/       OPC_EmitConvertToTarget, 2,
/*76321*/       OPC_EmitInteger, MVT::i32, 14, 
/*76324*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76327*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSLIv8i16), 0,
                    MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*76338*/     /*SwitchType*/ 21, MVT::v4i32,// ->76361
/*76340*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76342*/       OPC_EmitConvertToTarget, 2,
/*76344*/       OPC_EmitInteger, MVT::i32, 14, 
/*76347*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76350*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSLIv4i32), 0,
                    MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*76361*/     /*SwitchType*/ 21, MVT::v2i64,// ->76384
/*76363*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76365*/       OPC_EmitConvertToTarget, 2,
/*76367*/       OPC_EmitInteger, MVT::i32, 14, 
/*76370*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76373*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSLIv2i64), 0,
                    MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*76384*/     0, // EndSwitchType
/*76385*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VSRI),// ->76583
/*76389*/     OPC_RecordChild0, // #0 = $src1
/*76390*/     OPC_RecordChild1, // #1 = $Vm
/*76391*/     OPC_RecordChild2, // #2 = $SIMM
/*76392*/     OPC_MoveChild2,
/*76393*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76396*/     OPC_MoveParent,
/*76397*/     OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->76421
/*76400*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76402*/       OPC_EmitConvertToTarget, 2,
/*76404*/       OPC_EmitInteger, MVT::i32, 14, 
/*76407*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76410*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRIv8i8), 0,
                    MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*76421*/     /*SwitchType*/ 21, MVT::v4i16,// ->76444
/*76423*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76425*/       OPC_EmitConvertToTarget, 2,
/*76427*/       OPC_EmitInteger, MVT::i32, 14, 
/*76430*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76433*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRIv4i16), 0,
                    MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*76444*/     /*SwitchType*/ 21, MVT::v2i32,// ->76467
/*76446*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76448*/       OPC_EmitConvertToTarget, 2,
/*76450*/       OPC_EmitInteger, MVT::i32, 14, 
/*76453*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76456*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRIv2i32), 0,
                    MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*76467*/     /*SwitchType*/ 21, MVT::v1i64,// ->76490
/*76469*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76471*/       OPC_EmitConvertToTarget, 2,
/*76473*/       OPC_EmitInteger, MVT::i32, 14, 
/*76476*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76479*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRIv1i64), 0,
                    MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*76490*/     /*SwitchType*/ 21, MVT::v16i8,// ->76513
/*76492*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76494*/       OPC_EmitConvertToTarget, 2,
/*76496*/       OPC_EmitInteger, MVT::i32, 14, 
/*76499*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76502*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRIv16i8), 0,
                    MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*76513*/     /*SwitchType*/ 21, MVT::v8i16,// ->76536
/*76515*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76517*/       OPC_EmitConvertToTarget, 2,
/*76519*/       OPC_EmitInteger, MVT::i32, 14, 
/*76522*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76525*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRIv8i16), 0,
                    MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*76536*/     /*SwitchType*/ 21, MVT::v4i32,// ->76559
/*76538*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76540*/       OPC_EmitConvertToTarget, 2,
/*76542*/       OPC_EmitInteger, MVT::i32, 14, 
/*76545*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76548*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRIv4i32), 0,
                    MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*76559*/     /*SwitchType*/ 21, MVT::v2i64,// ->76582
/*76561*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76563*/       OPC_EmitConvertToTarget, 2,
/*76565*/       OPC_EmitInteger, MVT::i32, 14, 
/*76568*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76571*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRIv2i64), 0,
                    MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*76582*/     0, // EndSwitchType
/*76583*/   /*SwitchOpcode*/ 5|128,1/*133*/, TARGET_VAL(ISD::EXTRACT_SUBVECTOR),// ->76720
/*76587*/     OPC_RecordChild0, // #0 = $src
/*76588*/     OPC_Scope, 25, /*->76615*/ // 5 children in Scope
/*76590*/       OPC_CheckChild0Type, MVT::v16i8,
/*76592*/       OPC_RecordChild1, // #1 = $start
/*76593*/       OPC_MoveChild1,
/*76594*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76597*/       OPC_CheckType, MVT::i32,
/*76599*/       OPC_MoveParent,
/*76600*/       OPC_CheckType, MVT::v8i8,
/*76602*/       OPC_EmitConvertToTarget, 1,
/*76604*/       OPC_EmitNodeXForm, 14, 2, // DSubReg_i8_reg
/*76607*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v8i8, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v8i8 QPR:v16i8:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$start))
/*76615*/     /*Scope*/ 25, /*->76641*/
/*76616*/       OPC_CheckChild0Type, MVT::v8i16,
/*76618*/       OPC_RecordChild1, // #1 = $start
/*76619*/       OPC_MoveChild1,
/*76620*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76623*/       OPC_CheckType, MVT::i32,
/*76625*/       OPC_MoveParent,
/*76626*/       OPC_CheckType, MVT::v4i16,
/*76628*/       OPC_EmitConvertToTarget, 1,
/*76630*/       OPC_EmitNodeXForm, 3, 2, // DSubReg_i16_reg
/*76633*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v4i16, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v4i16 QPR:v8i16:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$start))
/*76641*/     /*Scope*/ 25, /*->76667*/
/*76642*/       OPC_CheckChild0Type, MVT::v4i32,
/*76644*/       OPC_RecordChild1, // #1 = $start
/*76645*/       OPC_MoveChild1,
/*76646*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76649*/       OPC_CheckType, MVT::i32,
/*76651*/       OPC_MoveParent,
/*76652*/       OPC_CheckType, MVT::v2i32,
/*76654*/       OPC_EmitConvertToTarget, 1,
/*76656*/       OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*76659*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v2i32, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v2i32 QPR:v4i32:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:i32):$start))
/*76667*/     /*Scope*/ 25, /*->76693*/
/*76668*/       OPC_CheckChild0Type, MVT::v2i64,
/*76670*/       OPC_RecordChild1, // #1 = $start
/*76671*/       OPC_MoveChild1,
/*76672*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76675*/       OPC_CheckType, MVT::i32,
/*76677*/       OPC_MoveParent,
/*76678*/       OPC_CheckType, MVT::v1i64,
/*76680*/       OPC_EmitConvertToTarget, 1,
/*76682*/       OPC_EmitNodeXForm, 17, 2, // DSubReg_f64_reg
/*76685*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v1i64, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v1i64 QPR:v2i64:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v1i64 QPR:v2i64:$src, (DSubReg_f64_reg:i32 (imm:i32):$start))
/*76693*/     /*Scope*/ 25, /*->76719*/
/*76694*/       OPC_CheckChild0Type, MVT::v4f32,
/*76696*/       OPC_RecordChild1, // #1 = $start
/*76697*/       OPC_MoveChild1,
/*76698*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76701*/       OPC_CheckType, MVT::i32,
/*76703*/       OPC_MoveParent,
/*76704*/       OPC_CheckType, MVT::v2f32,
/*76706*/       OPC_EmitConvertToTarget, 1,
/*76708*/       OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*76711*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v2f32, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v2f32 QPR:v4f32:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src, (DSubReg_i32_reg:i32 (imm:i32):$start))
/*76719*/     0, /*End of Scope*/
/*76720*/   /*SwitchOpcode*/ 85|128,1/*213*/, TARGET_VAL(ARMISD::VEXT),// ->76937
/*76724*/     OPC_RecordChild0, // #0 = $Vn
/*76725*/     OPC_RecordChild1, // #1 = $Vm
/*76726*/     OPC_RecordChild2, // #2 = $index
/*76727*/     OPC_MoveChild2,
/*76728*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76731*/     OPC_MoveParent,
/*76732*/     OPC_SwitchType /*9 cases */, 21, MVT::v8i8,// ->76756
/*76735*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76737*/       OPC_EmitConvertToTarget, 2,
/*76739*/       OPC_EmitInteger, MVT::i32, 14, 
/*76742*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76745*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VEXTd8), 0,
                    MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTd8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm, (imm:i32):$index)
/*76756*/     /*SwitchType*/ 21, MVT::v4i16,// ->76779
/*76758*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76760*/       OPC_EmitConvertToTarget, 2,
/*76762*/       OPC_EmitInteger, MVT::i32, 14, 
/*76765*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76768*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VEXTd16), 0,
                    MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTd16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm, (imm:i32):$index)
/*76779*/     /*SwitchType*/ 21, MVT::v2i32,// ->76802
/*76781*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76783*/       OPC_EmitConvertToTarget, 2,
/*76785*/       OPC_EmitInteger, MVT::i32, 14, 
/*76788*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76791*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VEXTd32), 0,
                    MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTd32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm, (imm:i32):$index)
/*76802*/     /*SwitchType*/ 21, MVT::v16i8,// ->76825
/*76804*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76806*/       OPC_EmitConvertToTarget, 2,
/*76808*/       OPC_EmitInteger, MVT::i32, 14, 
/*76811*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76814*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VEXTq8), 0,
                    MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm, (imm:i32):$index)
/*76825*/     /*SwitchType*/ 21, MVT::v8i16,// ->76848
/*76827*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76829*/       OPC_EmitConvertToTarget, 2,
/*76831*/       OPC_EmitInteger, MVT::i32, 14, 
/*76834*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76837*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VEXTq16), 0,
                    MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm, (imm:i32):$index)
/*76848*/     /*SwitchType*/ 21, MVT::v4i32,// ->76871
/*76850*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76852*/       OPC_EmitConvertToTarget, 2,
/*76854*/       OPC_EmitInteger, MVT::i32, 14, 
/*76857*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76860*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VEXTq32), 0,
                    MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm, (imm:i32):$index)
/*76871*/     /*SwitchType*/ 21, MVT::v2i64,// ->76894
/*76873*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76875*/       OPC_EmitConvertToTarget, 2,
/*76877*/       OPC_EmitInteger, MVT::i32, 14, 
/*76880*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76883*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VEXTq64), 0,
                    MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm, (imm:i32):$index)
/*76894*/     /*SwitchType*/ 19, MVT::v2f32,// ->76915
/*76896*/       OPC_EmitConvertToTarget, 2,
/*76898*/       OPC_EmitInteger, MVT::i32, 14, 
/*76901*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76904*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VEXTd32), 0,
                    MVT::v2f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTd32:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, (imm:i32):$index)
/*76915*/     /*SwitchType*/ 19, MVT::v4f32,// ->76936
/*76917*/       OPC_EmitConvertToTarget, 2,
/*76919*/       OPC_EmitInteger, MVT::i32, 14, 
/*76922*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76925*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VEXTq32), 0,
                    MVT::v4f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq32:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, (imm:i32):$index)
/*76936*/     0, // EndSwitchType
/*76937*/   /*SwitchOpcode*/ 113|128,1/*241*/, TARGET_VAL(ARMISD::VCEQ),// ->77182
/*76941*/     OPC_RecordChild0, // #0 = $Vn
/*76942*/     OPC_SwitchType /*6 cases */, 21, MVT::v8i8,// ->76966
/*76945*/       OPC_CheckChild0Type, MVT::v8i8,
/*76947*/       OPC_RecordChild1, // #1 = $Vm
/*76948*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76950*/       OPC_EmitInteger, MVT::i32, 14, 
/*76953*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76956*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCEQv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*76966*/     /*SwitchType*/ 46, MVT::v4i16,// ->77014
/*76968*/       OPC_Scope, 21, /*->76991*/ // 2 children in Scope
/*76970*/         OPC_CheckChild0Type, MVT::v4i16,
/*76972*/         OPC_RecordChild1, // #1 = $Vm
/*76973*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76975*/         OPC_EmitInteger, MVT::i32, 14, 
/*76978*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76981*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCEQv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*76991*/       /*Scope*/ 21, /*->77013*/
/*76992*/         OPC_CheckChild0Type, MVT::v4f16,
/*76994*/         OPC_RecordChild1, // #1 = $Vm
/*76995*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*76997*/         OPC_EmitInteger, MVT::i32, 14, 
/*77000*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77003*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQhd), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v4i16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCEQhd:v4i16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*77013*/       0, /*End of Scope*/
/*77014*/     /*SwitchType*/ 46, MVT::v2i32,// ->77062
/*77016*/       OPC_Scope, 21, /*->77039*/ // 2 children in Scope
/*77018*/         OPC_CheckChild0Type, MVT::v2i32,
/*77020*/         OPC_RecordChild1, // #1 = $Vm
/*77021*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77023*/         OPC_EmitInteger, MVT::i32, 14, 
/*77026*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77029*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCEQv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*77039*/       /*Scope*/ 21, /*->77061*/
/*77040*/         OPC_CheckChild0Type, MVT::v2f32,
/*77042*/         OPC_RecordChild1, // #1 = $Vm
/*77043*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77045*/         OPC_EmitInteger, MVT::i32, 14, 
/*77048*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77051*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQfd), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCEQfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*77061*/       0, /*End of Scope*/
/*77062*/     /*SwitchType*/ 21, MVT::v16i8,// ->77085
/*77064*/       OPC_CheckChild0Type, MVT::v16i8,
/*77066*/       OPC_RecordChild1, // #1 = $Vm
/*77067*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77069*/       OPC_EmitInteger, MVT::i32, 14, 
/*77072*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77075*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCEQv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*77085*/     /*SwitchType*/ 46, MVT::v8i16,// ->77133
/*77087*/       OPC_Scope, 21, /*->77110*/ // 2 children in Scope
/*77089*/         OPC_CheckChild0Type, MVT::v8i16,
/*77091*/         OPC_RecordChild1, // #1 = $Vm
/*77092*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77094*/         OPC_EmitInteger, MVT::i32, 14, 
/*77097*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77100*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCEQv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*77110*/       /*Scope*/ 21, /*->77132*/
/*77111*/         OPC_CheckChild0Type, MVT::v8f16,
/*77113*/         OPC_RecordChild1, // #1 = $Vm
/*77114*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*77116*/         OPC_EmitInteger, MVT::i32, 14, 
/*77119*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77122*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQhq), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v8i16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCEQhq:v8i16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*77132*/       0, /*End of Scope*/
/*77133*/     /*SwitchType*/ 46, MVT::v4i32,// ->77181
/*77135*/       OPC_Scope, 21, /*->77158*/ // 2 children in Scope
/*77137*/         OPC_CheckChild0Type, MVT::v4i32,
/*77139*/         OPC_RecordChild1, // #1 = $Vm
/*77140*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77142*/         OPC_EmitInteger, MVT::i32, 14, 
/*77145*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77148*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCEQv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*77158*/       /*Scope*/ 21, /*->77180*/
/*77159*/         OPC_CheckChild0Type, MVT::v4f32,
/*77161*/         OPC_RecordChild1, // #1 = $Vm
/*77162*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77164*/         OPC_EmitInteger, MVT::i32, 14, 
/*77167*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77170*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQfq), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCEQfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*77180*/       0, /*End of Scope*/
/*77181*/     0, // EndSwitchType
/*77182*/   /*SwitchOpcode*/ 93|128,1/*221*/, TARGET_VAL(ARMISD::VCEQZ),// ->77407
/*77186*/     OPC_RecordChild0, // #0 = $Vm
/*77187*/     OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->77209
/*77190*/       OPC_CheckChild0Type, MVT::v8i8,
/*77192*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77194*/       OPC_EmitInteger, MVT::i32, 14, 
/*77197*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77200*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQzv8i8), 0,
                    MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCEQzv8i8:v8i8 DPR:v8i8:$Vm)
/*77209*/     /*SwitchType*/ 42, MVT::v4i16,// ->77253
/*77211*/       OPC_Scope, 19, /*->77232*/ // 2 children in Scope
/*77213*/         OPC_CheckChild0Type, MVT::v4i16,
/*77215*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77217*/         OPC_EmitInteger, MVT::i32, 14, 
/*77220*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77223*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQzv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCEQzv4i16:v4i16 DPR:v4i16:$Vm)
/*77232*/       /*Scope*/ 19, /*->77252*/
/*77233*/         OPC_CheckChild0Type, MVT::v4f16,
/*77235*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*77237*/         OPC_EmitInteger, MVT::i32, 14, 
/*77240*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77243*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQzv4f16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v4i16 DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCEQzv4f16:v4i16 DPR:v4f16:$Vm)
/*77252*/       0, /*End of Scope*/
/*77253*/     /*SwitchType*/ 42, MVT::v2i32,// ->77297
/*77255*/       OPC_Scope, 19, /*->77276*/ // 2 children in Scope
/*77257*/         OPC_CheckChild0Type, MVT::v2i32,
/*77259*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77261*/         OPC_EmitInteger, MVT::i32, 14, 
/*77264*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77267*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQzv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCEQzv2i32:v2i32 DPR:v2i32:$Vm)
/*77276*/       /*Scope*/ 19, /*->77296*/
/*77277*/         OPC_CheckChild0Type, MVT::v2f32,
/*77279*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77281*/         OPC_EmitInteger, MVT::i32, 14, 
/*77284*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77287*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQzv2f32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCEQzv2f32:v2i32 DPR:v2f32:$Vm)
/*77296*/       0, /*End of Scope*/
/*77297*/     /*SwitchType*/ 19, MVT::v16i8,// ->77318
/*77299*/       OPC_CheckChild0Type, MVT::v16i8,
/*77301*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77303*/       OPC_EmitInteger, MVT::i32, 14, 
/*77306*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77309*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQzv16i8), 0,
                    MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCEQzv16i8:v16i8 QPR:v16i8:$Vm)
/*77318*/     /*SwitchType*/ 42, MVT::v8i16,// ->77362
/*77320*/       OPC_Scope, 19, /*->77341*/ // 2 children in Scope
/*77322*/         OPC_CheckChild0Type, MVT::v8i16,
/*77324*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77326*/         OPC_EmitInteger, MVT::i32, 14, 
/*77329*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77332*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQzv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCEQzv8i16:v8i16 QPR:v8i16:$Vm)
/*77341*/       /*Scope*/ 19, /*->77361*/
/*77342*/         OPC_CheckChild0Type, MVT::v8f16,
/*77344*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*77346*/         OPC_EmitInteger, MVT::i32, 14, 
/*77349*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77352*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQzv8f16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v8i16 QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCEQzv8f16:v8i16 QPR:v8f16:$Vm)
/*77361*/       0, /*End of Scope*/
/*77362*/     /*SwitchType*/ 42, MVT::v4i32,// ->77406
/*77364*/       OPC_Scope, 19, /*->77385*/ // 2 children in Scope
/*77366*/         OPC_CheckChild0Type, MVT::v4i32,
/*77368*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77370*/         OPC_EmitInteger, MVT::i32, 14, 
/*77373*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77376*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQzv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCEQzv4i32:v4i32 QPR:v4i32:$Vm)
/*77385*/       /*Scope*/ 19, /*->77405*/
/*77386*/         OPC_CheckChild0Type, MVT::v4f32,
/*77388*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77390*/         OPC_EmitInteger, MVT::i32, 14, 
/*77393*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77396*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQzv4f32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCEQzv4f32:v4i32 QPR:v4f32:$Vm)
/*77405*/       0, /*End of Scope*/
/*77406*/     0, // EndSwitchType
/*77407*/   /*SwitchOpcode*/ 113|128,1/*241*/, TARGET_VAL(ARMISD::VCGE),// ->77652
/*77411*/     OPC_RecordChild0, // #0 = $Vn
/*77412*/     OPC_SwitchType /*6 cases */, 21, MVT::v8i8,// ->77436
/*77415*/       OPC_CheckChild0Type, MVT::v8i8,
/*77417*/       OPC_RecordChild1, // #1 = $Vm
/*77418*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77420*/       OPC_EmitInteger, MVT::i32, 14, 
/*77423*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77426*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEsv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGEsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*77436*/     /*SwitchType*/ 46, MVT::v4i16,// ->77484
/*77438*/       OPC_Scope, 21, /*->77461*/ // 2 children in Scope
/*77440*/         OPC_CheckChild0Type, MVT::v4i16,
/*77442*/         OPC_RecordChild1, // #1 = $Vm
/*77443*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77445*/         OPC_EmitInteger, MVT::i32, 14, 
/*77448*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77451*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEsv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCGEsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*77461*/       /*Scope*/ 21, /*->77483*/
/*77462*/         OPC_CheckChild0Type, MVT::v4f16,
/*77464*/         OPC_RecordChild1, // #1 = $Vm
/*77465*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*77467*/         OPC_EmitInteger, MVT::i32, 14, 
/*77470*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77473*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEhd), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v4i16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCGEhd:v4i16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*77483*/       0, /*End of Scope*/
/*77484*/     /*SwitchType*/ 46, MVT::v2i32,// ->77532
/*77486*/       OPC_Scope, 21, /*->77509*/ // 2 children in Scope
/*77488*/         OPC_CheckChild0Type, MVT::v2i32,
/*77490*/         OPC_RecordChild1, // #1 = $Vm
/*77491*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77493*/         OPC_EmitInteger, MVT::i32, 14, 
/*77496*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77499*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEsv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCGEsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*77509*/       /*Scope*/ 21, /*->77531*/
/*77510*/         OPC_CheckChild0Type, MVT::v2f32,
/*77512*/         OPC_RecordChild1, // #1 = $Vm
/*77513*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77515*/         OPC_EmitInteger, MVT::i32, 14, 
/*77518*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77521*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEfd), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCGEfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*77531*/       0, /*End of Scope*/
/*77532*/     /*SwitchType*/ 21, MVT::v16i8,// ->77555
/*77534*/       OPC_CheckChild0Type, MVT::v16i8,
/*77536*/       OPC_RecordChild1, // #1 = $Vm
/*77537*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77539*/       OPC_EmitInteger, MVT::i32, 14, 
/*77542*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77545*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEsv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGEsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*77555*/     /*SwitchType*/ 46, MVT::v8i16,// ->77603
/*77557*/       OPC_Scope, 21, /*->77580*/ // 2 children in Scope
/*77559*/         OPC_CheckChild0Type, MVT::v8i16,
/*77561*/         OPC_RecordChild1, // #1 = $Vm
/*77562*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77564*/         OPC_EmitInteger, MVT::i32, 14, 
/*77567*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77570*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEsv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCGEsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*77580*/       /*Scope*/ 21, /*->77602*/
/*77581*/         OPC_CheckChild0Type, MVT::v8f16,
/*77583*/         OPC_RecordChild1, // #1 = $Vm
/*77584*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*77586*/         OPC_EmitInteger, MVT::i32, 14, 
/*77589*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77592*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEhq), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v8i16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCGEhq:v8i16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*77602*/       0, /*End of Scope*/
/*77603*/     /*SwitchType*/ 46, MVT::v4i32,// ->77651
/*77605*/       OPC_Scope, 21, /*->77628*/ // 2 children in Scope
/*77607*/         OPC_CheckChild0Type, MVT::v4i32,
/*77609*/         OPC_RecordChild1, // #1 = $Vm
/*77610*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77612*/         OPC_EmitInteger, MVT::i32, 14, 
/*77615*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77618*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEsv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCGEsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*77628*/       /*Scope*/ 21, /*->77650*/
/*77629*/         OPC_CheckChild0Type, MVT::v4f32,
/*77631*/         OPC_RecordChild1, // #1 = $Vm
/*77632*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77634*/         OPC_EmitInteger, MVT::i32, 14, 
/*77637*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77640*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEfq), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCGEfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*77650*/       0, /*End of Scope*/
/*77651*/     0, // EndSwitchType
/*77652*/   /*SwitchOpcode*/ 13|128,1/*141*/, TARGET_VAL(ARMISD::VCGEU),// ->77797
/*77656*/     OPC_RecordChild0, // #0 = $Vn
/*77657*/     OPC_SwitchType /*6 cases */, 21, MVT::v8i8,// ->77681
/*77660*/       OPC_CheckChild0Type, MVT::v8i8,
/*77662*/       OPC_RecordChild1, // #1 = $Vm
/*77663*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77665*/       OPC_EmitInteger, MVT::i32, 14, 
/*77668*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77671*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEuv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGEuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*77681*/     /*SwitchType*/ 21, MVT::v4i16,// ->77704
/*77683*/       OPC_CheckChild0Type, MVT::v4i16,
/*77685*/       OPC_RecordChild1, // #1 = $Vm
/*77686*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77688*/       OPC_EmitInteger, MVT::i32, 14, 
/*77691*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77694*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEuv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCGEuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*77704*/     /*SwitchType*/ 21, MVT::v2i32,// ->77727
/*77706*/       OPC_CheckChild0Type, MVT::v2i32,
/*77708*/       OPC_RecordChild1, // #1 = $Vm
/*77709*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77711*/       OPC_EmitInteger, MVT::i32, 14, 
/*77714*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77717*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEuv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGEuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*77727*/     /*SwitchType*/ 21, MVT::v16i8,// ->77750
/*77729*/       OPC_CheckChild0Type, MVT::v16i8,
/*77731*/       OPC_RecordChild1, // #1 = $Vm
/*77732*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77734*/       OPC_EmitInteger, MVT::i32, 14, 
/*77737*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77740*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEuv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGEuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*77750*/     /*SwitchType*/ 21, MVT::v8i16,// ->77773
/*77752*/       OPC_CheckChild0Type, MVT::v8i16,
/*77754*/       OPC_RecordChild1, // #1 = $Vm
/*77755*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77757*/       OPC_EmitInteger, MVT::i32, 14, 
/*77760*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77763*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEuv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCGEuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*77773*/     /*SwitchType*/ 21, MVT::v4i32,// ->77796
/*77775*/       OPC_CheckChild0Type, MVT::v4i32,
/*77777*/       OPC_RecordChild1, // #1 = $Vm
/*77778*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77780*/       OPC_EmitInteger, MVT::i32, 14, 
/*77783*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77786*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEuv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGEuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*77796*/     0, // EndSwitchType
/*77797*/   /*SwitchOpcode*/ 93|128,1/*221*/, TARGET_VAL(ARMISD::VCGEZ),// ->78022
/*77801*/     OPC_RecordChild0, // #0 = $Vm
/*77802*/     OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->77824
/*77805*/       OPC_CheckChild0Type, MVT::v8i8,
/*77807*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77809*/       OPC_EmitInteger, MVT::i32, 14, 
/*77812*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77815*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEzv8i8), 0,
                    MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGEzv8i8:v8i8 DPR:v8i8:$Vm)
/*77824*/     /*SwitchType*/ 42, MVT::v4i16,// ->77868
/*77826*/       OPC_Scope, 19, /*->77847*/ // 2 children in Scope
/*77828*/         OPC_CheckChild0Type, MVT::v4i16,
/*77830*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77832*/         OPC_EmitInteger, MVT::i32, 14, 
/*77835*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77838*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEzv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCGEzv4i16:v4i16 DPR:v4i16:$Vm)
/*77847*/       /*Scope*/ 19, /*->77867*/
/*77848*/         OPC_CheckChild0Type, MVT::v4f16,
/*77850*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*77852*/         OPC_EmitInteger, MVT::i32, 14, 
/*77855*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77858*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEzv4f16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v4i16 DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCGEzv4f16:v4i16 DPR:v4f16:$Vm)
/*77867*/       0, /*End of Scope*/
/*77868*/     /*SwitchType*/ 42, MVT::v2i32,// ->77912
/*77870*/       OPC_Scope, 19, /*->77891*/ // 2 children in Scope
/*77872*/         OPC_CheckChild0Type, MVT::v2i32,
/*77874*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77876*/         OPC_EmitInteger, MVT::i32, 14, 
/*77879*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77882*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEzv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCGEzv2i32:v2i32 DPR:v2i32:$Vm)
/*77891*/       /*Scope*/ 19, /*->77911*/
/*77892*/         OPC_CheckChild0Type, MVT::v2f32,
/*77894*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77896*/         OPC_EmitInteger, MVT::i32, 14, 
/*77899*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77902*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEzv2f32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCGEzv2f32:v2i32 DPR:v2f32:$Vm)
/*77911*/       0, /*End of Scope*/
/*77912*/     /*SwitchType*/ 19, MVT::v16i8,// ->77933
/*77914*/       OPC_CheckChild0Type, MVT::v16i8,
/*77916*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77918*/       OPC_EmitInteger, MVT::i32, 14, 
/*77921*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77924*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEzv16i8), 0,
                    MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGEzv16i8:v16i8 QPR:v16i8:$Vm)
/*77933*/     /*SwitchType*/ 42, MVT::v8i16,// ->77977
/*77935*/       OPC_Scope, 19, /*->77956*/ // 2 children in Scope
/*77937*/         OPC_CheckChild0Type, MVT::v8i16,
/*77939*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77941*/         OPC_EmitInteger, MVT::i32, 14, 
/*77944*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77947*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEzv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCGEzv8i16:v8i16 QPR:v8i16:$Vm)
/*77956*/       /*Scope*/ 19, /*->77976*/
/*77957*/         OPC_CheckChild0Type, MVT::v8f16,
/*77959*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*77961*/         OPC_EmitInteger, MVT::i32, 14, 
/*77964*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77967*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEzv8f16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v8i16 QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCGEzv8f16:v8i16 QPR:v8f16:$Vm)
/*77976*/       0, /*End of Scope*/
/*77977*/     /*SwitchType*/ 42, MVT::v4i32,// ->78021
/*77979*/       OPC_Scope, 19, /*->78000*/ // 2 children in Scope
/*77981*/         OPC_CheckChild0Type, MVT::v4i32,
/*77983*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77985*/         OPC_EmitInteger, MVT::i32, 14, 
/*77988*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77991*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEzv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCGEzv4i32:v4i32 QPR:v4i32:$Vm)
/*78000*/       /*Scope*/ 19, /*->78020*/
/*78001*/         OPC_CheckChild0Type, MVT::v4f32,
/*78003*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78005*/         OPC_EmitInteger, MVT::i32, 14, 
/*78008*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78011*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEzv4f32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCGEzv4f32:v4i32 QPR:v4f32:$Vm)
/*78020*/       0, /*End of Scope*/
/*78021*/     0, // EndSwitchType
/*78022*/   /*SwitchOpcode*/ 93|128,1/*221*/, TARGET_VAL(ARMISD::VCLEZ),// ->78247
/*78026*/     OPC_RecordChild0, // #0 = $Vm
/*78027*/     OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->78049
/*78030*/       OPC_CheckChild0Type, MVT::v8i8,
/*78032*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78034*/       OPC_EmitInteger, MVT::i32, 14, 
/*78037*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78040*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLEzv8i8), 0,
                    MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCLEzv8i8:v8i8 DPR:v8i8:$Vm)
/*78049*/     /*SwitchType*/ 42, MVT::v4i16,// ->78093
/*78051*/       OPC_Scope, 19, /*->78072*/ // 2 children in Scope
/*78053*/         OPC_CheckChild0Type, MVT::v4i16,
/*78055*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78057*/         OPC_EmitInteger, MVT::i32, 14, 
/*78060*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78063*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLEzv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCLEzv4i16:v4i16 DPR:v4i16:$Vm)
/*78072*/       /*Scope*/ 19, /*->78092*/
/*78073*/         OPC_CheckChild0Type, MVT::v4f16,
/*78075*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*78077*/         OPC_EmitInteger, MVT::i32, 14, 
/*78080*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78083*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLEzv4f16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v4i16 DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCLEzv4f16:v4i16 DPR:v4f16:$Vm)
/*78092*/       0, /*End of Scope*/
/*78093*/     /*SwitchType*/ 42, MVT::v2i32,// ->78137
/*78095*/       OPC_Scope, 19, /*->78116*/ // 2 children in Scope
/*78097*/         OPC_CheckChild0Type, MVT::v2i32,
/*78099*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78101*/         OPC_EmitInteger, MVT::i32, 14, 
/*78104*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78107*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLEzv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCLEzv2i32:v2i32 DPR:v2i32:$Vm)
/*78116*/       /*Scope*/ 19, /*->78136*/
/*78117*/         OPC_CheckChild0Type, MVT::v2f32,
/*78119*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78121*/         OPC_EmitInteger, MVT::i32, 14, 
/*78124*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78127*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLEzv2f32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCLEzv2f32:v2i32 DPR:v2f32:$Vm)
/*78136*/       0, /*End of Scope*/
/*78137*/     /*SwitchType*/ 19, MVT::v16i8,// ->78158
/*78139*/       OPC_CheckChild0Type, MVT::v16i8,
/*78141*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78143*/       OPC_EmitInteger, MVT::i32, 14, 
/*78146*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78149*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLEzv16i8), 0,
                    MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCLEzv16i8:v16i8 QPR:v16i8:$Vm)
/*78158*/     /*SwitchType*/ 42, MVT::v8i16,// ->78202
/*78160*/       OPC_Scope, 19, /*->78181*/ // 2 children in Scope
/*78162*/         OPC_CheckChild0Type, MVT::v8i16,
/*78164*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78166*/         OPC_EmitInteger, MVT::i32, 14, 
/*78169*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78172*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLEzv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCLEzv8i16:v8i16 QPR:v8i16:$Vm)
/*78181*/       /*Scope*/ 19, /*->78201*/
/*78182*/         OPC_CheckChild0Type, MVT::v8f16,
/*78184*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*78186*/         OPC_EmitInteger, MVT::i32, 14, 
/*78189*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78192*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLEzv8f16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v8i16 QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCLEzv8f16:v8i16 QPR:v8f16:$Vm)
/*78201*/       0, /*End of Scope*/
/*78202*/     /*SwitchType*/ 42, MVT::v4i32,// ->78246
/*78204*/       OPC_Scope, 19, /*->78225*/ // 2 children in Scope
/*78206*/         OPC_CheckChild0Type, MVT::v4i32,
/*78208*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78210*/         OPC_EmitInteger, MVT::i32, 14, 
/*78213*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78216*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLEzv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCLEzv4i32:v4i32 QPR:v4i32:$Vm)
/*78225*/       /*Scope*/ 19, /*->78245*/
/*78226*/         OPC_CheckChild0Type, MVT::v4f32,
/*78228*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78230*/         OPC_EmitInteger, MVT::i32, 14, 
/*78233*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78236*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLEzv4f32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCLEzv4f32:v4i32 QPR:v4f32:$Vm)
/*78245*/       0, /*End of Scope*/
/*78246*/     0, // EndSwitchType
/*78247*/   /*SwitchOpcode*/ 113|128,1/*241*/, TARGET_VAL(ARMISD::VCGT),// ->78492
/*78251*/     OPC_RecordChild0, // #0 = $Vn
/*78252*/     OPC_SwitchType /*6 cases */, 21, MVT::v8i8,// ->78276
/*78255*/       OPC_CheckChild0Type, MVT::v8i8,
/*78257*/       OPC_RecordChild1, // #1 = $Vm
/*78258*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78260*/       OPC_EmitInteger, MVT::i32, 14, 
/*78263*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78266*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTsv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGTsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*78276*/     /*SwitchType*/ 46, MVT::v4i16,// ->78324
/*78278*/       OPC_Scope, 21, /*->78301*/ // 2 children in Scope
/*78280*/         OPC_CheckChild0Type, MVT::v4i16,
/*78282*/         OPC_RecordChild1, // #1 = $Vm
/*78283*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78285*/         OPC_EmitInteger, MVT::i32, 14, 
/*78288*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78291*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTsv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCGTsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*78301*/       /*Scope*/ 21, /*->78323*/
/*78302*/         OPC_CheckChild0Type, MVT::v4f16,
/*78304*/         OPC_RecordChild1, // #1 = $Vm
/*78305*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*78307*/         OPC_EmitInteger, MVT::i32, 14, 
/*78310*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78313*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGThd), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v4i16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCGThd:v4i16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*78323*/       0, /*End of Scope*/
/*78324*/     /*SwitchType*/ 46, MVT::v2i32,// ->78372
/*78326*/       OPC_Scope, 21, /*->78349*/ // 2 children in Scope
/*78328*/         OPC_CheckChild0Type, MVT::v2i32,
/*78330*/         OPC_RecordChild1, // #1 = $Vm
/*78331*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78333*/         OPC_EmitInteger, MVT::i32, 14, 
/*78336*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78339*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTsv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCGTsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*78349*/       /*Scope*/ 21, /*->78371*/
/*78350*/         OPC_CheckChild0Type, MVT::v2f32,
/*78352*/         OPC_RecordChild1, // #1 = $Vm
/*78353*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78355*/         OPC_EmitInteger, MVT::i32, 14, 
/*78358*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78361*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTfd), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCGTfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*78371*/       0, /*End of Scope*/
/*78372*/     /*SwitchType*/ 21, MVT::v16i8,// ->78395
/*78374*/       OPC_CheckChild0Type, MVT::v16i8,
/*78376*/       OPC_RecordChild1, // #1 = $Vm
/*78377*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78379*/       OPC_EmitInteger, MVT::i32, 14, 
/*78382*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78385*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTsv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGTsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*78395*/     /*SwitchType*/ 46, MVT::v8i16,// ->78443
/*78397*/       OPC_Scope, 21, /*->78420*/ // 2 children in Scope
/*78399*/         OPC_CheckChild0Type, MVT::v8i16,
/*78401*/         OPC_RecordChild1, // #1 = $Vm
/*78402*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78404*/         OPC_EmitInteger, MVT::i32, 14, 
/*78407*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78410*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTsv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCGTsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*78420*/       /*Scope*/ 21, /*->78442*/
/*78421*/         OPC_CheckChild0Type, MVT::v8f16,
/*78423*/         OPC_RecordChild1, // #1 = $Vm
/*78424*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*78426*/         OPC_EmitInteger, MVT::i32, 14, 
/*78429*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78432*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGThq), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v8i16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCGThq:v8i16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*78442*/       0, /*End of Scope*/
/*78443*/     /*SwitchType*/ 46, MVT::v4i32,// ->78491
/*78445*/       OPC_Scope, 21, /*->78468*/ // 2 children in Scope
/*78447*/         OPC_CheckChild0Type, MVT::v4i32,
/*78449*/         OPC_RecordChild1, // #1 = $Vm
/*78450*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78452*/         OPC_EmitInteger, MVT::i32, 14, 
/*78455*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78458*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTsv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCGTsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*78468*/       /*Scope*/ 21, /*->78490*/
/*78469*/         OPC_CheckChild0Type, MVT::v4f32,
/*78471*/         OPC_RecordChild1, // #1 = $Vm
/*78472*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78474*/         OPC_EmitInteger, MVT::i32, 14, 
/*78477*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78480*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTfq), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCGTfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*78490*/       0, /*End of Scope*/
/*78491*/     0, // EndSwitchType
/*78492*/   /*SwitchOpcode*/ 13|128,1/*141*/, TARGET_VAL(ARMISD::VCGTU),// ->78637
/*78496*/     OPC_RecordChild0, // #0 = $Vn
/*78497*/     OPC_SwitchType /*6 cases */, 21, MVT::v8i8,// ->78521
/*78500*/       OPC_CheckChild0Type, MVT::v8i8,
/*78502*/       OPC_RecordChild1, // #1 = $Vm
/*78503*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78505*/       OPC_EmitInteger, MVT::i32, 14, 
/*78508*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78511*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTuv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGTuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*78521*/     /*SwitchType*/ 21, MVT::v4i16,// ->78544
/*78523*/       OPC_CheckChild0Type, MVT::v4i16,
/*78525*/       OPC_RecordChild1, // #1 = $Vm
/*78526*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78528*/       OPC_EmitInteger, MVT::i32, 14, 
/*78531*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78534*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTuv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCGTuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*78544*/     /*SwitchType*/ 21, MVT::v2i32,// ->78567
/*78546*/       OPC_CheckChild0Type, MVT::v2i32,
/*78548*/       OPC_RecordChild1, // #1 = $Vm
/*78549*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78551*/       OPC_EmitInteger, MVT::i32, 14, 
/*78554*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78557*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTuv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGTuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*78567*/     /*SwitchType*/ 21, MVT::v16i8,// ->78590
/*78569*/       OPC_CheckChild0Type, MVT::v16i8,
/*78571*/       OPC_RecordChild1, // #1 = $Vm
/*78572*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78574*/       OPC_EmitInteger, MVT::i32, 14, 
/*78577*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78580*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTuv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGTuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*78590*/     /*SwitchType*/ 21, MVT::v8i16,// ->78613
/*78592*/       OPC_CheckChild0Type, MVT::v8i16,
/*78594*/       OPC_RecordChild1, // #1 = $Vm
/*78595*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78597*/       OPC_EmitInteger, MVT::i32, 14, 
/*78600*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78603*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTuv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCGTuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*78613*/     /*SwitchType*/ 21, MVT::v4i32,// ->78636
/*78615*/       OPC_CheckChild0Type, MVT::v4i32,
/*78617*/       OPC_RecordChild1, // #1 = $Vm
/*78618*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78620*/       OPC_EmitInteger, MVT::i32, 14, 
/*78623*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78626*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTuv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGTuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*78636*/     0, // EndSwitchType
/*78637*/   /*SwitchOpcode*/ 93|128,1/*221*/, TARGET_VAL(ARMISD::VCGTZ),// ->78862
/*78641*/     OPC_RecordChild0, // #0 = $Vm
/*78642*/     OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->78664
/*78645*/       OPC_CheckChild0Type, MVT::v8i8,
/*78647*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78649*/       OPC_EmitInteger, MVT::i32, 14, 
/*78652*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78655*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTzv8i8), 0,
                    MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGTzv8i8:v8i8 DPR:v8i8:$Vm)
/*78664*/     /*SwitchType*/ 42, MVT::v4i16,// ->78708
/*78666*/       OPC_Scope, 19, /*->78687*/ // 2 children in Scope
/*78668*/         OPC_CheckChild0Type, MVT::v4i16,
/*78670*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78672*/         OPC_EmitInteger, MVT::i32, 14, 
/*78675*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78678*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTzv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCGTzv4i16:v4i16 DPR:v4i16:$Vm)
/*78687*/       /*Scope*/ 19, /*->78707*/
/*78688*/         OPC_CheckChild0Type, MVT::v4f16,
/*78690*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*78692*/         OPC_EmitInteger, MVT::i32, 14, 
/*78695*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78698*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTzv4f16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v4i16 DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCGTzv4f16:v4i16 DPR:v4f16:$Vm)
/*78707*/       0, /*End of Scope*/
/*78708*/     /*SwitchType*/ 42, MVT::v2i32,// ->78752
/*78710*/       OPC_Scope, 19, /*->78731*/ // 2 children in Scope
/*78712*/         OPC_CheckChild0Type, MVT::v2i32,
/*78714*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78716*/         OPC_EmitInteger, MVT::i32, 14, 
/*78719*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78722*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTzv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCGTzv2i32:v2i32 DPR:v2i32:$Vm)
/*78731*/       /*Scope*/ 19, /*->78751*/
/*78732*/         OPC_CheckChild0Type, MVT::v2f32,
/*78734*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78736*/         OPC_EmitInteger, MVT::i32, 14, 
/*78739*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78742*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTzv2f32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCGTzv2f32:v2i32 DPR:v2f32:$Vm)
/*78751*/       0, /*End of Scope*/
/*78752*/     /*SwitchType*/ 19, MVT::v16i8,// ->78773
/*78754*/       OPC_CheckChild0Type, MVT::v16i8,
/*78756*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78758*/       OPC_EmitInteger, MVT::i32, 14, 
/*78761*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78764*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTzv16i8), 0,
                    MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGTzv16i8:v16i8 QPR:v16i8:$Vm)
/*78773*/     /*SwitchType*/ 42, MVT::v8i16,// ->78817
/*78775*/       OPC_Scope, 19, /*->78796*/ // 2 children in Scope
/*78777*/         OPC_CheckChild0Type, MVT::v8i16,
/*78779*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78781*/         OPC_EmitInteger, MVT::i32, 14, 
/*78784*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78787*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTzv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCGTzv8i16:v8i16 QPR:v8i16:$Vm)
/*78796*/       /*Scope*/ 19, /*->78816*/
/*78797*/         OPC_CheckChild0Type, MVT::v8f16,
/*78799*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*78801*/         OPC_EmitInteger, MVT::i32, 14, 
/*78804*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78807*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTzv8f16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v8i16 QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCGTzv8f16:v8i16 QPR:v8f16:$Vm)
/*78816*/       0, /*End of Scope*/
/*78817*/     /*SwitchType*/ 42, MVT::v4i32,// ->78861
/*78819*/       OPC_Scope, 19, /*->78840*/ // 2 children in Scope
/*78821*/         OPC_CheckChild0Type, MVT::v4i32,
/*78823*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78825*/         OPC_EmitInteger, MVT::i32, 14, 
/*78828*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78831*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTzv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCGTzv4i32:v4i32 QPR:v4i32:$Vm)
/*78840*/       /*Scope*/ 19, /*->78860*/
/*78841*/         OPC_CheckChild0Type, MVT::v4f32,
/*78843*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78845*/         OPC_EmitInteger, MVT::i32, 14, 
/*78848*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78851*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTzv4f32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCGTzv4f32:v4i32 QPR:v4f32:$Vm)
/*78860*/       0, /*End of Scope*/
/*78861*/     0, // EndSwitchType
/*78862*/   /*SwitchOpcode*/ 93|128,1/*221*/, TARGET_VAL(ARMISD::VCLTZ),// ->79087
/*78866*/     OPC_RecordChild0, // #0 = $Vm
/*78867*/     OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->78889
/*78870*/       OPC_CheckChild0Type, MVT::v8i8,
/*78872*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78874*/       OPC_EmitInteger, MVT::i32, 14, 
/*78877*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78880*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLTzv8i8), 0,
                    MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCLTzv8i8:v8i8 DPR:v8i8:$Vm)
/*78889*/     /*SwitchType*/ 42, MVT::v4i16,// ->78933
/*78891*/       OPC_Scope, 19, /*->78912*/ // 2 children in Scope
/*78893*/         OPC_CheckChild0Type, MVT::v4i16,
/*78895*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78897*/         OPC_EmitInteger, MVT::i32, 14, 
/*78900*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78903*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLTzv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCLTzv4i16:v4i16 DPR:v4i16:$Vm)
/*78912*/       /*Scope*/ 19, /*->78932*/
/*78913*/         OPC_CheckChild0Type, MVT::v4f16,
/*78915*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*78917*/         OPC_EmitInteger, MVT::i32, 14, 
/*78920*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78923*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLTzv4f16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v4i16 DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCLTzv4f16:v4i16 DPR:v4f16:$Vm)
/*78932*/       0, /*End of Scope*/
/*78933*/     /*SwitchType*/ 42, MVT::v2i32,// ->78977
/*78935*/       OPC_Scope, 19, /*->78956*/ // 2 children in Scope
/*78937*/         OPC_CheckChild0Type, MVT::v2i32,
/*78939*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78941*/         OPC_EmitInteger, MVT::i32, 14, 
/*78944*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78947*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLTzv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCLTzv2i32:v2i32 DPR:v2i32:$Vm)
/*78956*/       /*Scope*/ 19, /*->78976*/
/*78957*/         OPC_CheckChild0Type, MVT::v2f32,
/*78959*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78961*/         OPC_EmitInteger, MVT::i32, 14, 
/*78964*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78967*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLTzv2f32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCLTzv2f32:v2i32 DPR:v2f32:$Vm)
/*78976*/       0, /*End of Scope*/
/*78977*/     /*SwitchType*/ 19, MVT::v16i8,// ->78998
/*78979*/       OPC_CheckChild0Type, MVT::v16i8,
/*78981*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78983*/       OPC_EmitInteger, MVT::i32, 14, 
/*78986*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78989*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLTzv16i8), 0,
                    MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCLTzv16i8:v16i8 QPR:v16i8:$Vm)
/*78998*/     /*SwitchType*/ 42, MVT::v8i16,// ->79042
/*79000*/       OPC_Scope, 19, /*->79021*/ // 2 children in Scope
/*79002*/         OPC_CheckChild0Type, MVT::v8i16,
/*79004*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79006*/         OPC_EmitInteger, MVT::i32, 14, 
/*79009*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79012*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLTzv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCLTzv8i16:v8i16 QPR:v8i16:$Vm)
/*79021*/       /*Scope*/ 19, /*->79041*/
/*79022*/         OPC_CheckChild0Type, MVT::v8f16,
/*79024*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*79026*/         OPC_EmitInteger, MVT::i32, 14, 
/*79029*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79032*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLTzv8f16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v8i16 QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCLTzv8f16:v8i16 QPR:v8f16:$Vm)
/*79041*/       0, /*End of Scope*/
/*79042*/     /*SwitchType*/ 42, MVT::v4i32,// ->79086
/*79044*/       OPC_Scope, 19, /*->79065*/ // 2 children in Scope
/*79046*/         OPC_CheckChild0Type, MVT::v4i32,
/*79048*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79050*/         OPC_EmitInteger, MVT::i32, 14, 
/*79053*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79056*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLTzv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCLTzv4i32:v4i32 QPR:v4i32:$Vm)
/*79065*/       /*Scope*/ 19, /*->79085*/
/*79066*/         OPC_CheckChild0Type, MVT::v4f32,
/*79068*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79070*/         OPC_EmitInteger, MVT::i32, 14, 
/*79073*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79076*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLTzv4f32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCLTzv4f32:v4i32 QPR:v4f32:$Vm)
/*79085*/       0, /*End of Scope*/
/*79086*/     0, // EndSwitchType
/*79087*/   /*SwitchOpcode*/ 13|128,1/*141*/, TARGET_VAL(ARMISD::VTST),// ->79232
/*79091*/     OPC_RecordChild0, // #0 = $Vn
/*79092*/     OPC_SwitchType /*6 cases */, 21, MVT::v8i8,// ->79116
/*79095*/       OPC_CheckChild0Type, MVT::v8i8,
/*79097*/       OPC_RecordChild1, // #1 = $Vm
/*79098*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79100*/       OPC_EmitInteger, MVT::i32, 14, 
/*79103*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79106*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VTSTv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VTSTv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*79116*/     /*SwitchType*/ 21, MVT::v4i16,// ->79139
/*79118*/       OPC_CheckChild0Type, MVT::v4i16,
/*79120*/       OPC_RecordChild1, // #1 = $Vm
/*79121*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79123*/       OPC_EmitInteger, MVT::i32, 14, 
/*79126*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79129*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VTSTv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VTSTv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*79139*/     /*SwitchType*/ 21, MVT::v2i32,// ->79162
/*79141*/       OPC_CheckChild0Type, MVT::v2i32,
/*79143*/       OPC_RecordChild1, // #1 = $Vm
/*79144*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79146*/       OPC_EmitInteger, MVT::i32, 14, 
/*79149*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79152*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VTSTv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VTSTv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*79162*/     /*SwitchType*/ 21, MVT::v16i8,// ->79185
/*79164*/       OPC_CheckChild0Type, MVT::v16i8,
/*79166*/       OPC_RecordChild1, // #1 = $Vm
/*79167*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79169*/       OPC_EmitInteger, MVT::i32, 14, 
/*79172*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79175*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VTSTv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VTSTv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*79185*/     /*SwitchType*/ 21, MVT::v8i16,// ->79208
/*79187*/       OPC_CheckChild0Type, MVT::v8i16,
/*79189*/       OPC_RecordChild1, // #1 = $Vm
/*79190*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79192*/       OPC_EmitInteger, MVT::i32, 14, 
/*79195*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79198*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VTSTv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VTSTv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*79208*/     /*SwitchType*/ 21, MVT::v4i32,// ->79231
/*79210*/       OPC_CheckChild0Type, MVT::v4i32,
/*79212*/       OPC_RecordChild1, // #1 = $Vm
/*79213*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79215*/       OPC_EmitInteger, MVT::i32, 14, 
/*79218*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79221*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VTSTv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VTSTv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*79231*/     0, // EndSwitchType
/*79232*/   /*SwitchOpcode*/ 47, TARGET_VAL(ARMISD::VBSL),// ->79282
/*79235*/     OPC_RecordChild0, // #0 = $src1
/*79236*/     OPC_RecordChild1, // #1 = $Vn
/*79237*/     OPC_RecordChild2, // #2 = $Vm
/*79238*/     OPC_SwitchType /*2 cases */, 19, MVT::v2i32,// ->79260
/*79241*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79243*/       OPC_EmitInteger, MVT::i32, 14, 
/*79246*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79249*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                    MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (NEONvbsl:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*79260*/     /*SwitchType*/ 19, MVT::v4i32,// ->79281
/*79262*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79264*/       OPC_EmitInteger, MVT::i32, 14, 
/*79267*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79270*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                    MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (NEONvbsl:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*79281*/     0, // EndSwitchType
/*79282*/   /*SwitchOpcode*/ 124, TARGET_VAL(ISD::SMAX),// ->79409
/*79285*/     OPC_RecordChild0, // #0 = $Vn
/*79286*/     OPC_RecordChild1, // #1 = $Vm
/*79287*/     OPC_SwitchType /*6 cases */, 18, MVT::v4i16,// ->79308
/*79290*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79292*/       OPC_EmitInteger, MVT::i32, 14, 
/*79295*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79298*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXsv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smax:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMAXsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*79308*/     /*SwitchType*/ 18, MVT::v2i32,// ->79328
/*79310*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79312*/       OPC_EmitInteger, MVT::i32, 14, 
/*79315*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79318*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXsv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smax:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMAXsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*79328*/     /*SwitchType*/ 18, MVT::v8i16,// ->79348
/*79330*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79332*/       OPC_EmitInteger, MVT::i32, 14, 
/*79335*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79338*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXsv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smax:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VMAXsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*79348*/     /*SwitchType*/ 18, MVT::v4i32,// ->79368
/*79350*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79352*/       OPC_EmitInteger, MVT::i32, 14, 
/*79355*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79358*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXsv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smax:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VMAXsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*79368*/     /*SwitchType*/ 18, MVT::v8i8,// ->79388
/*79370*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79372*/       OPC_EmitInteger, MVT::i32, 14, 
/*79375*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79378*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXsv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smax:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMAXsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*79388*/     /*SwitchType*/ 18, MVT::v16i8,// ->79408
/*79390*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79392*/       OPC_EmitInteger, MVT::i32, 14, 
/*79395*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79398*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXsv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smax:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VMAXsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*79408*/     0, // EndSwitchType
/*79409*/   /*SwitchOpcode*/ 124, TARGET_VAL(ISD::UMAX),// ->79536
/*79412*/     OPC_RecordChild0, // #0 = $Vn
/*79413*/     OPC_RecordChild1, // #1 = $Vm
/*79414*/     OPC_SwitchType /*6 cases */, 18, MVT::v4i16,// ->79435
/*79417*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79419*/       OPC_EmitInteger, MVT::i32, 14, 
/*79422*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79425*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXuv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umax:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMAXuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*79435*/     /*SwitchType*/ 18, MVT::v2i32,// ->79455
/*79437*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79439*/       OPC_EmitInteger, MVT::i32, 14, 
/*79442*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79445*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXuv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umax:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMAXuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*79455*/     /*SwitchType*/ 18, MVT::v8i16,// ->79475
/*79457*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79459*/       OPC_EmitInteger, MVT::i32, 14, 
/*79462*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79465*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXuv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umax:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VMAXuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*79475*/     /*SwitchType*/ 18, MVT::v4i32,// ->79495
/*79477*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79479*/       OPC_EmitInteger, MVT::i32, 14, 
/*79482*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79485*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXuv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umax:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VMAXuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*79495*/     /*SwitchType*/ 18, MVT::v8i8,// ->79515
/*79497*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79499*/       OPC_EmitInteger, MVT::i32, 14, 
/*79502*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79505*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXuv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umax:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMAXuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*79515*/     /*SwitchType*/ 18, MVT::v16i8,// ->79535
/*79517*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79519*/       OPC_EmitInteger, MVT::i32, 14, 
/*79522*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79525*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXuv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umax:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VMAXuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*79535*/     0, // EndSwitchType
/*79536*/   /*SwitchOpcode*/ 124, TARGET_VAL(ISD::SMIN),// ->79663
/*79539*/     OPC_RecordChild0, // #0 = $Vn
/*79540*/     OPC_RecordChild1, // #1 = $Vm
/*79541*/     OPC_SwitchType /*6 cases */, 18, MVT::v4i16,// ->79562
/*79544*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79546*/       OPC_EmitInteger, MVT::i32, 14, 
/*79549*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79552*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINsv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smin:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMINsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*79562*/     /*SwitchType*/ 18, MVT::v2i32,// ->79582
/*79564*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79566*/       OPC_EmitInteger, MVT::i32, 14, 
/*79569*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79572*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINsv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smin:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMINsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*79582*/     /*SwitchType*/ 18, MVT::v8i16,// ->79602
/*79584*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79586*/       OPC_EmitInteger, MVT::i32, 14, 
/*79589*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79592*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINsv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smin:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VMINsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*79602*/     /*SwitchType*/ 18, MVT::v4i32,// ->79622
/*79604*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79606*/       OPC_EmitInteger, MVT::i32, 14, 
/*79609*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79612*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINsv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smin:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VMINsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*79622*/     /*SwitchType*/ 18, MVT::v8i8,// ->79642
/*79624*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79626*/       OPC_EmitInteger, MVT::i32, 14, 
/*79629*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79632*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINsv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smin:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMINsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*79642*/     /*SwitchType*/ 18, MVT::v16i8,// ->79662
/*79644*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79646*/       OPC_EmitInteger, MVT::i32, 14, 
/*79649*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79652*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINsv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smin:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VMINsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*79662*/     0, // EndSwitchType
/*79663*/   /*SwitchOpcode*/ 124, TARGET_VAL(ISD::UMIN),// ->79790
/*79666*/     OPC_RecordChild0, // #0 = $Vn
/*79667*/     OPC_RecordChild1, // #1 = $Vm
/*79668*/     OPC_SwitchType /*6 cases */, 18, MVT::v4i16,// ->79689
/*79671*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79673*/       OPC_EmitInteger, MVT::i32, 14, 
/*79676*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79679*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINuv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umin:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMINuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*79689*/     /*SwitchType*/ 18, MVT::v2i32,// ->79709
/*79691*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79693*/       OPC_EmitInteger, MVT::i32, 14, 
/*79696*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79699*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINuv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umin:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMINuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*79709*/     /*SwitchType*/ 18, MVT::v8i16,// ->79729
/*79711*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79713*/       OPC_EmitInteger, MVT::i32, 14, 
/*79716*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79719*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINuv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umin:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VMINuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*79729*/     /*SwitchType*/ 18, MVT::v4i32,// ->79749
/*79731*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79733*/       OPC_EmitInteger, MVT::i32, 14, 
/*79736*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79739*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINuv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umin:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VMINuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*79749*/     /*SwitchType*/ 18, MVT::v8i8,// ->79769
/*79751*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79753*/       OPC_EmitInteger, MVT::i32, 14, 
/*79756*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79759*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINuv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umin:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMINuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*79769*/     /*SwitchType*/ 18, MVT::v16i8,// ->79789
/*79771*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79773*/       OPC_EmitInteger, MVT::i32, 14, 
/*79776*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79779*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINuv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umin:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VMINuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*79789*/     0, // EndSwitchType
/*79790*/   /*SwitchOpcode*/ 41, TARGET_VAL(ISD::CTPOP),// ->79834
/*79793*/     OPC_RecordChild0, // #0 = $Vm
/*79794*/     OPC_SwitchType /*2 cases */, 17, MVT::v8i8,// ->79814
/*79797*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79799*/       OPC_EmitInteger, MVT::i32, 14, 
/*79802*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79805*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCNTd), 0,
                    MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctpop:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCNTd:v8i8 DPR:v8i8:$Vm)
/*79814*/     /*SwitchType*/ 17, MVT::v16i8,// ->79833
/*79816*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79818*/       OPC_EmitInteger, MVT::i32, 14, 
/*79821*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79824*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCNTq), 0,
                    MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctpop:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCNTq:v16i8 QPR:v16i8:$Vm)
/*79833*/     0, // EndSwitchType
/*79834*/   /*SwitchOpcode*/ 66, TARGET_VAL(ISD::SIGN_EXTEND),// ->79903
/*79837*/     OPC_RecordChild0, // #0 = $Vm
/*79838*/     OPC_SwitchType /*3 cases */, 19, MVT::v8i16,// ->79860
/*79841*/       OPC_CheckChild0Type, MVT::v8i8,
/*79843*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79845*/       OPC_EmitInteger, MVT::i32, 14, 
/*79848*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79851*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                    MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMOVLsv8i16:v8i16 DPR:v8i8:$Vm)
/*79860*/     /*SwitchType*/ 19, MVT::v4i32,// ->79881
/*79862*/       OPC_CheckChild0Type, MVT::v4i16,
/*79864*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79866*/       OPC_EmitInteger, MVT::i32, 14, 
/*79869*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79872*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMOVLsv4i32:v4i32 DPR:v4i16:$Vm)
/*79881*/     /*SwitchType*/ 19, MVT::v2i64,// ->79902
/*79883*/       OPC_CheckChild0Type, MVT::v2i32,
/*79885*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79887*/       OPC_EmitInteger, MVT::i32, 14, 
/*79890*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79893*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                    MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMOVLsv2i64:v2i64 DPR:v2i32:$Vm)
/*79902*/     0, // EndSwitchType
/*79903*/   /*SwitchOpcode*/ 60, TARGET_VAL(ISD::ANY_EXTEND),// ->79966
/*79906*/     OPC_RecordChild0, // #0 = $Vm
/*79907*/     OPC_SwitchType /*3 cases */, 17, MVT::v8i16,// ->79927
/*79910*/       OPC_CheckChild0Type, MVT::v8i8,
/*79912*/       OPC_EmitInteger, MVT::i32, 14, 
/*79915*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79918*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (anyext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMOVLuv8i16:v8i16 DPR:v8i8:$Vm)
/*79927*/     /*SwitchType*/ 17, MVT::v4i32,// ->79946
/*79929*/       OPC_CheckChild0Type, MVT::v4i16,
/*79931*/       OPC_EmitInteger, MVT::i32, 14, 
/*79934*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79937*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (anyext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMOVLuv4i32:v4i32 DPR:v4i16:$Vm)
/*79946*/     /*SwitchType*/ 17, MVT::v2i64,// ->79965
/*79948*/       OPC_CheckChild0Type, MVT::v2i32,
/*79950*/       OPC_EmitInteger, MVT::i32, 14, 
/*79953*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79956*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                    MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (anyext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMOVLuv2i64:v2i64 DPR:v2i32:$Vm)
/*79965*/     0, // EndSwitchType
/*79966*/   /*SwitchOpcode*/ 23|128,1/*151*/, TARGET_VAL(ARMISD::VREV64),// ->80121
/*79970*/     OPC_RecordChild0, // #0 = $Vm
/*79971*/     OPC_SwitchType /*8 cases */, 17, MVT::v8i8,// ->79991
/*79974*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79976*/       OPC_EmitInteger, MVT::i32, 14, 
/*79979*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79982*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d8), 0,
                    MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VREV64d8:v8i8 DPR:v8i8:$Vm)
/*79991*/     /*SwitchType*/ 17, MVT::v4i16,// ->80010
/*79993*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79995*/       OPC_EmitInteger, MVT::i32, 14, 
/*79998*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80001*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d16), 0,
                    MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VREV64d16:v4i16 DPR:v4i16:$Vm)
/*80010*/     /*SwitchType*/ 17, MVT::v2i32,// ->80029
/*80012*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*80014*/       OPC_EmitInteger, MVT::i32, 14, 
/*80017*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80020*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d32), 0,
                    MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VREV64d32:v2i32 DPR:v2i32:$Vm)
/*80029*/     /*SwitchType*/ 17, MVT::v16i8,// ->80048
/*80031*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*80033*/       OPC_EmitInteger, MVT::i32, 14, 
/*80036*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80039*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q8), 0,
                    MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VREV64q8:v16i8 QPR:v16i8:$Vm)
/*80048*/     /*SwitchType*/ 17, MVT::v8i16,// ->80067
/*80050*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*80052*/       OPC_EmitInteger, MVT::i32, 14, 
/*80055*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80058*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q16), 0,
                    MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VREV64q16:v8i16 QPR:v8i16:$Vm)
/*80067*/     /*SwitchType*/ 17, MVT::v4i32,// ->80086
/*80069*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*80071*/       OPC_EmitInteger, MVT::i32, 14, 
/*80074*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80077*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q32), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VREV64q32:v4i32 QPR:v4i32:$Vm)
/*80086*/     /*SwitchType*/ 15, MVT::v2f32,// ->80103
/*80088*/       OPC_EmitInteger, MVT::i32, 14, 
/*80091*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80094*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d32), 0,
                    MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v2f32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VREV64d32:v2f32 DPR:v2f32:$Vm)
/*80103*/     /*SwitchType*/ 15, MVT::v4f32,// ->80120
/*80105*/       OPC_EmitInteger, MVT::i32, 14, 
/*80108*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80111*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q32), 0,
                    MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v4f32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VREV64q32:v4f32 QPR:v4f32:$Vm)
/*80120*/     0, // EndSwitchType
/*80121*/   /*SwitchOpcode*/ 79, TARGET_VAL(ARMISD::VREV32),// ->80203
/*80124*/     OPC_RecordChild0, // #0 = $Vm
/*80125*/     OPC_SwitchType /*4 cases */, 17, MVT::v8i8,// ->80145
/*80128*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*80130*/       OPC_EmitInteger, MVT::i32, 14, 
/*80133*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80136*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32d8), 0,
                    MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev32:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VREV32d8:v8i8 DPR:v8i8:$Vm)
/*80145*/     /*SwitchType*/ 17, MVT::v4i16,// ->80164
/*80147*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*80149*/       OPC_EmitInteger, MVT::i32, 14, 
/*80152*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80155*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32d16), 0,
                    MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev32:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VREV32d16:v4i16 DPR:v4i16:$Vm)
/*80164*/     /*SwitchType*/ 17, MVT::v16i8,// ->80183
/*80166*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*80168*/       OPC_EmitInteger, MVT::i32, 14, 
/*80171*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80174*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32q8), 0,
                    MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev32:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VREV32q8:v16i8 QPR:v16i8:$Vm)
/*80183*/     /*SwitchType*/ 17, MVT::v8i16,// ->80202
/*80185*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*80187*/       OPC_EmitInteger, MVT::i32, 14, 
/*80190*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80193*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32q16), 0,
                    MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev32:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VREV32q16:v8i16 QPR:v8i16:$Vm)
/*80202*/     0, // EndSwitchType
/*80203*/   /*SwitchOpcode*/ 41, TARGET_VAL(ARMISD::VREV16),// ->80247
/*80206*/     OPC_RecordChild0, // #0 = $Vm
/*80207*/     OPC_SwitchType /*2 cases */, 17, MVT::v8i8,// ->80227
/*80210*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*80212*/       OPC_EmitInteger, MVT::i32, 14, 
/*80215*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80218*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV16d8), 0,
                    MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev16:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VREV16d8:v8i8 DPR:v8i8:$Vm)
/*80227*/     /*SwitchType*/ 17, MVT::v16i8,// ->80246
/*80229*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*80231*/       OPC_EmitInteger, MVT::i32, 14, 
/*80234*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80237*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV16q8), 0,
                    MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev16:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VREV16q8:v16i8 QPR:v16i8:$Vm)
/*80246*/     0, // EndSwitchType
/*80247*/   /*SwitchOpcode*/ 43|128,2/*299*/, TARGET_VAL(ISD::SCALAR_TO_VECTOR),// ->80550
/*80251*/     OPC_RecordChild0, // #0 = $src
/*80252*/     OPC_Scope, 98|128,1/*226*/, /*->80481*/ // 3 children in Scope
/*80255*/       OPC_CheckChild0Type, MVT::i32,
/*80257*/       OPC_SwitchType /*6 cases */, 26, MVT::v8i8,// ->80286
/*80260*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v8i8, 0/*#Ops*/,  // Results = #1
/*80266*/         OPC_EmitInteger, MVT::i32, 0, 
/*80269*/         OPC_EmitInteger, MVT::i32, 14, 
/*80272*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80275*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSETLNi8), 0,
                      MVT::v8i8, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (scalar_to_vector:v8i8 GPR:i32:$src) - Complexity = 3
                  // Dst: (VSETLNi8:v8i8 (IMPLICIT_DEF:v8i8), GPR:i32:$src, 0:i32)
/*80286*/       /*SwitchType*/ 26, MVT::v4i16,// ->80314
/*80288*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v4i16, 0/*#Ops*/,  // Results = #1
/*80294*/         OPC_EmitInteger, MVT::i32, 0, 
/*80297*/         OPC_EmitInteger, MVT::i32, 14, 
/*80300*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80303*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSETLNi16), 0,
                      MVT::v4i16, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (scalar_to_vector:v4i16 GPR:i32:$src) - Complexity = 3
                  // Dst: (VSETLNi16:v4i16 (IMPLICIT_DEF:v4i16), GPR:i32:$src, 0:i32)
/*80314*/       /*SwitchType*/ 26, MVT::v2i32,// ->80342
/*80316*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2i32, 0/*#Ops*/,  // Results = #1
/*80322*/         OPC_EmitInteger, MVT::i32, 0, 
/*80325*/         OPC_EmitInteger, MVT::i32, 14, 
/*80328*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80331*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSETLNi32), 0,
                      MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (scalar_to_vector:v2i32 GPR:i32:$src) - Complexity = 3
                  // Dst: (VSETLNi32:v2i32 (IMPLICIT_DEF:v2i32), GPR:i32:$src, 0:i32)
/*80342*/       /*SwitchType*/ 44, MVT::v16i8,// ->80388
/*80344*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v16i8, 0/*#Ops*/,  // Results = #1
/*80350*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v8i8, 0/*#Ops*/,  // Results = #2
/*80356*/         OPC_EmitInteger, MVT::i32, 0, 
/*80359*/         OPC_EmitInteger, MVT::i32, 14, 
/*80362*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80365*/         OPC_EmitNode1, TARGET_VAL(ARM::VSETLNi8), 0,
                      MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6
/*80376*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*80379*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16i8, 3/*#Ops*/, 1, 6, 7, 
                  // Src: (scalar_to_vector:v16i8 GPR:i32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v16i8 (IMPLICIT_DEF:v16i8), (VSETLNi8:f64 (IMPLICIT_DEF:v8i8), GPR:i32:$src, 0:i32), dsub_0:i32)
/*80388*/       /*SwitchType*/ 44, MVT::v8i16,// ->80434
/*80390*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v8i16, 0/*#Ops*/,  // Results = #1
/*80396*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v4i16, 0/*#Ops*/,  // Results = #2
/*80402*/         OPC_EmitInteger, MVT::i32, 0, 
/*80405*/         OPC_EmitInteger, MVT::i32, 14, 
/*80408*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80411*/         OPC_EmitNode1, TARGET_VAL(ARM::VSETLNi16), 0,
                      MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6
/*80422*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*80425*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8i16, 3/*#Ops*/, 1, 6, 7, 
                  // Src: (scalar_to_vector:v8i16 GPR:i32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v8i16 (IMPLICIT_DEF:v8i16), (VSETLNi16:f64 (IMPLICIT_DEF:v4i16), GPR:i32:$src, 0:i32), dsub_0:i32)
/*80434*/       /*SwitchType*/ 44, MVT::v4i32,// ->80480
/*80436*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v4i32, 0/*#Ops*/,  // Results = #1
/*80442*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2i32, 0/*#Ops*/,  // Results = #2
/*80448*/         OPC_EmitInteger, MVT::i32, 0, 
/*80451*/         OPC_EmitInteger, MVT::i32, 14, 
/*80454*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80457*/         OPC_EmitNode1, TARGET_VAL(ARM::VSETLNi32), 0,
                      MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6
/*80468*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*80471*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v4i32, 3/*#Ops*/, 1, 6, 7, 
                  // Src: (scalar_to_vector:v4i32 GPR:i32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), (VSETLNi32:f64 (IMPLICIT_DEF:v2i32), GPR:i32:$src, 0:i32), dsub_0:i32)
/*80480*/       0, // EndSwitchType
/*80481*/     /*Scope*/ 44, /*->80526*/
/*80482*/       OPC_CheckChild0Type, MVT::f32,
/*80484*/       OPC_SwitchType /*2 cases */, 18, MVT::v2f32,// ->80505
/*80487*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*80493*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*80496*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 1, 0, 2, 
                  // Src: (scalar_to_vector:v2f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$src, ssub_0:i32)
/*80505*/       /*SwitchType*/ 18, MVT::v4f32,// ->80525
/*80507*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v4f32, 0/*#Ops*/,  // Results = #1
/*80513*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*80516*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v4f32, 3/*#Ops*/, 1, 0, 2, 
                  // Src: (scalar_to_vector:v4f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v4f32 (IMPLICIT_DEF:v4f32), SPR:f32:$src, ssub_0:i32)
/*80525*/       0, // EndSwitchType
/*80526*/     /*Scope*/ 22, /*->80549*/
/*80527*/       OPC_CheckChild0Type, MVT::f64,
/*80529*/       OPC_CheckType, MVT::v2f64,
/*80531*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    MVT::v2f64, 0/*#Ops*/,  // Results = #1
/*80537*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*80540*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v2f64, 3/*#Ops*/, 1, 0, 2, 
                // Src: (scalar_to_vector:v2f64 DPR:f64:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v2f64 (IMPLICIT_DEF:v2f64), DPR:f64:$src, dsub_0:i32)
/*80549*/     0, /*End of Scope*/
/*80550*/   /*SwitchOpcode*/ 46, TARGET_VAL(ARMISD::VMOVFPIMM),// ->80599
/*80553*/     OPC_RecordChild0, // #0 = $SIMM
/*80554*/     OPC_MoveChild0,
/*80555*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*80558*/     OPC_MoveParent,
/*80559*/     OPC_SwitchType /*2 cases */, 17, MVT::v2f32,// ->80579
/*80562*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*80564*/       OPC_EmitInteger, MVT::i32, 14, 
/*80567*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80570*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVv2f32), 0,
                    MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmovFPImm:v2f32 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMOVv2f32:v2f32 (timm:i32):$SIMM)
/*80579*/     /*SwitchType*/ 17, MVT::v4f32,// ->80598
/*80581*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*80583*/       OPC_EmitInteger, MVT::i32, 14, 
/*80586*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80589*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVv4f32), 0,
                    MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmovFPImm:v4f32 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMOVv4f32:v4f32 (timm:i32):$SIMM)
/*80598*/     0, // EndSwitchType
/*80599*/   0, // EndSwitchOpcode
    0
  }; // Total Array size is 80601 bytes

  // Opcode Histogram:
  // #OPC_Scope                          = 764
  // #OPC_RecordNode                     = 50
  // #OPC_RecordChild                    = 2243
  // #OPC_RecordMemRef                   = 13
  // #OPC_CaptureGlueInput               = 14
  // #OPC_MoveChild                      = 1343
  // #OPC_MoveParent                     = 1952
  // #OPC_CheckSame                      = 0
  // #OPC_CheckChildSame                 = 155
  // #OPC_CheckPatternPredicate          = 2329
  // #OPC_CheckPredicate                 = 789
  // #OPC_CheckOpcode                    = 1222
  // #OPC_SwitchOpcode                   = 62
  // #OPC_CheckType                      = 1112
  // #OPC_SwitchType                     = 266
  // #OPC_CheckChildType                 = 1449
  // #OPC_CheckInteger                   = 1
  // #OPC_CheckChildInteger              = 359
  // #OPC_CheckCondCode                  = 0
  // #OPC_CheckValueType                 = 34
  // #OPC_CheckComplexPat                = 472
  // #OPC_CheckAndImm                    = 78
  // #OPC_CheckOrImm                     = 1
  // #OPC_CheckFoldableChainNode         = 9
  // #OPC_EmitInteger                    = 2541
  // #OPC_EmitStringInteger              = 197
  // #OPC_EmitRegister                   = 2615
  // #OPC_EmitConvertToTarget            = 821
  // #OPC_EmitMergeInputChains           = 450
  // #OPC_EmitCopyToReg                  = 22
  // #OPC_EmitNode                       = 512
  // #OPC_EmitNodeXForm                  = 215
  // #OPC_CompleteMatch                  = 95
  // #OPC_MorphNodeTo                    = 2514

  #undef TARGET_VAL
  SelectCodeCommon(N, MatcherTable,sizeof(MatcherTable));
  return nullptr;
}
bool CheckPatternPredicate(unsigned PredNo) const override {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: return (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps());
  case 1: return (Subtarget->hasV6Ops()) && (!Subtarget->isThumb());
  case 2: return (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2());
  case 3: return (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps());
  case 4: return (!Subtarget->isThumb());
  case 5: return (Subtarget->isThumb2());
  case 6: return (Subtarget->isThumb()) && (Subtarget->isThumb1Only());
  case 7: return (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb());
  case 8: return (Subtarget->hasV6Ops()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps());
  case 9: return (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops());
  case 10: return (Subtarget->isThumb2()) && (Subtarget->useMulOps());
  case 11: return (Subtarget->hasNEON());
  case 12: return (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb());
  case 13: return (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb());
  case 14: return (Subtarget->hasDSP()) && (Subtarget->isThumb2());
  case 15: return (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops()) && (Subtarget->useMulOps());
  case 16: return (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (Subtarget->isThumb());
  case 17: return (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only());
  case 18: return (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2());
  case 19: return (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2());
  case 20: return (Subtarget->hasVFP2());
  case 21: return (MF->getDataLayout().isLittleEndian());
  case 22: return (MF->getDataLayout().isBigEndian());
  case 23: return (!Subtarget->hasV8Ops());
  case 24: return (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops());
  case 25: return (Subtarget->hasV6MOps()) && (Subtarget->isThumb());
  case 26: return (Subtarget->hasV7Ops()) && (!Subtarget->isThumb());
  case 27: return (Subtarget->isThumb());
  case 28: return (Subtarget->hasDataBarrier()) && (!Subtarget->isThumb());
  case 29: return (Subtarget->hasDataBarrier()) && (Subtarget->isThumb());
  case 30: return (Subtarget->hasV6KOps()) && (!Subtarget->isThumb());
  case 31: return (Subtarget->hasV7Clrex()) && (Subtarget->isThumb());
  case 32: return (Subtarget->hasMPExtension()) && (Subtarget->hasV7Ops()) && (Subtarget->isThumb2());
  case 33: return (Subtarget->hasMPExtension()) && (Subtarget->hasV7Ops()) && (!Subtarget->isThumb());
  case 34: return (Subtarget->hasV7Ops()) && (Subtarget->isThumb2());
  case 35: return (Subtarget->hasFPARMv8());
  case 36: return (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8());
  case 37: return (!Subtarget->useMovt(*MF)) && (!Subtarget->isThumb());
  case 38: return (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF));
  case 39: return (MF->getDataLayout().isLittleEndian()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only());
  case 40: return (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (!Subtarget->isThumb());
  case 41: return (Subtarget->hasV6T2Ops()) && (Subtarget->isThumb2());
  case 42: return (Subtarget->hasV5TOps()) && (!Subtarget->isThumb());
  case 43: return (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps());
  case 44: return (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (!Subtarget->isThumb());
  case 45: return (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (Subtarget->isThumb2());
  case 46: return (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps());
  case 47: return (Subtarget->hasFullFP16()) && (Subtarget->hasNEON());
  case 48: return (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops());
  case 49: return (Subtarget->hasNEON()) && (Subtarget->hasV8Ops());
  case 50: return (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops());
  case 51: return (Subtarget->hasFP16()) && (Subtarget->hasNEON());
  case 52: return (!Subtarget->isMClass()) && (Subtarget->isThumb2());
  case 53: return (Subtarget->hasV5TOps()) && (Subtarget->isThumb());
  case 54: return (Subtarget->hasV4TOps()) && (!Subtarget->isThumb());
  case 55: return (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps());
  case 56: return (!Subtarget->useMovt(*MF)) && (Subtarget->isThumb());
  case 57: return (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb()) && (Subtarget->useMovt(*MF));
  case 58: return (Subtarget->isThumb2()) && (Subtarget->useMovt(*MF));
  case 59: return (!Subtarget->hasSlowVGETLNi32()) && (Subtarget->hasVFP2());
  case 60: return (Subtarget->hasNEON()) && (Subtarget->hasSlowVGETLNi32());
  case 61: return (!Subtarget->hasSlowVGETLNi32()) && (Subtarget->hasNEON());
  case 62: return (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP());
  case 63: return (Subtarget->isThumb()) && (Subtarget->useMovt(*MF));
  case 64: return (!Subtarget->isThumb()) && (Subtarget->useNaClTrap());
  case 65: return (!Subtarget->useNaClTrap()) && (!Subtarget->isThumb());
  case 66: return (Subtarget->hasDivideInARMMode()) && (!Subtarget->isThumb());
  case 67: return (Subtarget->hasDivide()) && (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb());
  case 68: return (!Subtarget->isTargetWindows()) && (Subtarget->isThumb());
  case 69: return (Subtarget->isThumb()) && (Subtarget->isTargetWindows());
  case 70: return (Subtarget->hasVFP2()) && (Subtarget->preferVMOVSR() ||!Subtarget->useNEONForSinglePrecisionFP());
  case 71: return (!Subtarget->preferVMOVSR() &&Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasNEON());
  case 72: return (Subtarget->hasVFP2()) && (!Subtarget->isThumb());
  case 73: return (!Subtarget->isThumb()) && (!Subtarget->hasVFP2());
  case 74: return (Subtarget->hasVFP2()) && (Subtarget->isThumb2());
  case 75: return (Subtarget->isThumb2()) && (!Subtarget->hasVFP2());
  case 76: return (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx());
  case 77: return (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin());
  case 78: return (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx());
  case 79: return (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin());
  case 80: return (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (Subtarget->useNEONForSinglePrecisionFP());
  case 81: return (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin()) && (Subtarget->useNEONForSinglePrecisionFP());
  case 82: return (Subtarget->hasNEON()) && (Subtarget->useFPVMLx());
  case 83: return (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx());
  case 84: return (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx());
  case 85: return (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin());
  case 86: return (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx());
  case 87: return (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin());
  case 88: return (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4());
  case 89: return (Subtarget->hasVFP4());
  case 90: return (!Subtarget->isFPOnlySP()) && (!TM.Options.HonorSignDependentRoundingFPMath());
  case 91: return (!TM.Options.HonorSignDependentRoundingFPMath());
  case 92: return (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP3());
  case 93: return (Subtarget->hasVFP3());
  case 94: return (Subtarget->hasZeroCycleZeroing());
  case 95: return (!Subtarget->hasSlowVDUP32()) && (Subtarget->hasNEON());
  case 96: return (Subtarget->hasNEON()) && (Subtarget->hasSlowVDUP32());
  }
}

bool CheckNodePredicate(SDNode *Node,
                        unsigned PredNo) const override {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: { 
    // Predicate_rot_imm
    auto *N = cast<ConstantSDNode>(Node);

    int32_t v = N->getZExtValue();
    return v == 8 || v == 16 || v == 24; 
  }
  case 1: { 
    // Predicate_imm8_or_16
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm == 8 || Imm == 16;
  }
  case 2: { 
    // Predicate_sext_16_node
    SDNode *N = Node;

  return CurDAG->ComputeNumSignBits(SDValue(N,0)) >= 17;

  }
  case 3: { 
    // Predicate_imm1_255_neg
    auto *N = cast<ConstantSDNode>(Node);

  uint32_t Val = -N->getZExtValue();
  return (Val > 0 && Val < 255);

  }
  case 4: { 
    // Predicate_mod_imm
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

    return ARM_AM::getSOImmVal(Imm) != -1;
  
  }
  case 5: { 
    // Predicate_mod_imm_neg
    auto *N = cast<ConstantSDNode>(Node);

    unsigned Value = -(unsigned)N->getZExtValue();
    return Value && ARM_AM::getSOImmVal(Value) != -1;
  
  }
  case 6: { 
    // Predicate_imm0_7
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 8;

  }
  case 7: { 
    // Predicate_imm8_255
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 8 && Imm < 256;

  }
  case 8: { 
    // Predicate_imm0_7_neg
    auto *N = cast<ConstantSDNode>(Node);

  return (uint32_t)-N->getZExtValue() < 8;

  }
  case 9: { 
    // Predicate_imm8_255_neg
    auto *N = cast<ConstantSDNode>(Node);

  unsigned Val = -N->getZExtValue();
  return Val >= 8 && Val < 256;

  }
  case 10: { 
    // Predicate_t2_so_imm
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

    return ARM_AM::getT2SOImmVal(Imm) != -1;
  
  }
  case 11: { 
    // Predicate_imm0_4095
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 4096;

  }
  case 12: { 
    // Predicate_t2_so_imm_neg
    auto *N = cast<ConstantSDNode>(Node);

  int64_t Value = -(int)N->getZExtValue();
  return Value && ARM_AM::getT2SOImmVal(Value) != -1;

  }
  case 13: { 
    // Predicate_imm0_4095_neg
    auto *N = cast<ConstantSDNode>(Node);

 return (uint32_t)(-N->getZExtValue()) < 4096;

  }
  case 14: { 
    // Predicate_imm0_65535_neg
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return -Imm >= 0 && -Imm < 65536;

  }
  case 15: { 
    // Predicate_pkh_lsl_amt
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm >= 0 && Imm < 32; 
  }
  case 16: { 
    // Predicate_pkh_asr_amt
    // Predicate_shr_imm32
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm <= 32; 
  }
  case 17: { 
    // Predicate_imm1_15
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm < 16; 
  }
  case 18: { 
    // Predicate_imm16_31
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return (int32_t)Imm >= 16 && (int32_t)Imm < 32;

  }
  case 19: { 
    // Predicate_imm16
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm == 16; 
  }
  case 20: { 
    // Predicate_lo16AllZero
    auto *N = cast<ConstantSDNode>(Node);

  // Returns true if all low 16-bits are 0.
  return (((uint32_t)N->getZExtValue()) & 0xFFFFUL) == 0;

  }
  case 21: { 
    // Predicate_t2_so_imm_not
    auto *N = cast<ConstantSDNode>(Node);

  return ARM_AM::getT2SOImmVal(~((uint32_t)N->getZExtValue())) != -1;

  }
  case 22: { 
    // Predicate_NEONimmAllOnesV
    SDNode *N = Node;

  ConstantSDNode *ConstVal = cast<ConstantSDNode>(N->getOperand(0));
  unsigned EltBits = 0;
  uint64_t EltVal = ARM_AM::decodeNEONModImm(ConstVal->getZExtValue(), EltBits);
  return (EltBits == 8 && EltVal == 0xff);

  }
  case 23: { 
    // Predicate_ldrex_1
    // Predicate_ldaex_1
    // Predicate_strex_1
    // Predicate_stlex_1
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 24: { 
    // Predicate_ldrex_2
    // Predicate_ldaex_2
    // Predicate_strex_2
    // Predicate_stlex_2
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 25: { 
    // Predicate_top16Zero
    SDNode *N = Node;

  return CurDAG->MaskedValueIsZero(SDValue(N,0), APInt::getHighBitsSet(32, 16));
  
  }
  case 26: { 
    // Predicate_t2_so_imm_notSext
    auto *N = cast<ConstantSDNode>(Node);

    APInt apIntN = N->getAPIntValue();
    if (!apIntN.isIntN(16)) return false;
    unsigned N16bitSignExt = apIntN.trunc(16).sext(32).getZExtValue();
    return ARM_AM::getT2SOImmVal(~N16bitSignExt) != -1;
  
  }
  case 27: { 
    // Predicate_bf_inv_mask_imm
    auto *N = cast<ConstantSDNode>(Node);

  return ARM::isBitFieldInvertedMask(N->getZExtValue());

  }
  case 28: { 
    // Predicate_mod_imm_not
    auto *N = cast<ConstantSDNode>(Node);

    return ARM_AM::getSOImmVal(~(uint32_t)N->getZExtValue()) != -1;
  
  }
  case 29: { 
    // Predicate_unindexedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 30: { 
    // Predicate_extload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::EXTLOAD;

  }
  case 31: { 
    // Predicate_extloadi16
    // Predicate_zextloadi16
    // Predicate_sextloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 32: { 
    // Predicate_imm_sr
    auto *N = cast<ConstantSDNode>(Node);

  uint64_t Imm = N->getZExtValue();
  return Imm > 0 && Imm <= 32;

  }
  case 33: { 
    // Predicate_unindexedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 34: { 
    // Predicate_truncstore
    // Predicate_itruncstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 35: { 
    // Predicate_truncstorei16
    // Predicate_post_truncsti16
    // Predicate_pre_truncsti16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 36: { 
    // Predicate_post_truncst
    // Predicate_post_store
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::POST_INC || AM == ISD::POST_DEC;

  }
  case 37: { 
    // Predicate_post_truncsti8
    // Predicate_truncstorei8
    // Predicate_pre_truncsti8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 38: { 
    // Predicate_istore
    // Predicate_store
    SDNode *N = Node;

  return !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 39: { 
    // Predicate_alignedstore32
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() >= 4;

  }
  case 40: { 
    // Predicate_pre_store
    // Predicate_pre_truncst
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::PRE_INC || AM == ISD::PRE_DEC;

  }
  case 41: { 
    // Predicate_hword_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() == 2;

  }
  case 42: { 
    // Predicate_byte_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() == 1;

  }
  case 43: { 
    // Predicate_non_word_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() < 4;

  }
  case 44: { 
    // Predicate_dword_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() >= 8;

  }
  case 45: { 
    // Predicate_word_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() == 4;

  }
  case 46: { 
    // Predicate_imm0_239
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm >= 0 && Imm < 240; 
  }
  case 47: { 
    // Predicate_imm0_15
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 16;

  }
  case 48: { 
    // Predicate_imm0_65535
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 65536;

  }
  case 49: { 
    // Predicate_imm0_255
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm >= 0 && Imm < 256; 
  }
  case 50: { 
    // Predicate_and_su
    // Predicate_xor_su
    // Predicate_fmul_su
    SDNode *N = Node;

  return N->hasOneUse();

  }
  case 51: { 
    // Predicate_imm0_31
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 32;

  }
  case 52: { 
    // Predicate_load
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::NON_EXTLOAD;

  }
  case 53: { 
    // Predicate_zextload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::ZEXTLOAD;

  }
  case 54: { 
    // Predicate_zextloadi8
    // Predicate_sextloadi8
    // Predicate_extloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 55: { 
    // Predicate_sextload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::SEXTLOAD;

  }
  case 56: { 
    // Predicate_zextloadi1
    // Predicate_extloadi1
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i1;

  }
  case 57: { 
    // Predicate_alignedload32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() >= 4;

  }
  case 58: { 
    // Predicate_hword_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() == 2;

  }
  case 59: { 
    // Predicate_byte_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() == 1;

  }
  case 60: { 
    // Predicate_non_word_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() < 4;

  }
  case 61: { 
    // Predicate_extloadvi8
    // Predicate_zextloadvi8
    // Predicate_sextloadvi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i8;

  }
  case 62: { 
    // Predicate_extloadvi16
    // Predicate_zextloadvi16
    // Predicate_sextloadvi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i16;

  }
  case 63: { 
    // Predicate_extloadvi32
    // Predicate_zextloadvi32
    // Predicate_sextloadvi32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i32;

  }
  case 64: { 
    // Predicate_dword_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() >= 8;

  }
  case 65: { 
    // Predicate_word_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() == 4;

  }
  case 66: { 
    // Predicate_strex_4
    // Predicate_stlex_4
    // Predicate_ldrex_4
    // Predicate_ldaex_4
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 67: { 
    // Predicate_atomic_load_8
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 68: { 
    // Predicate_atomic_load_acquire_8
    // Predicate_atomic_load_acquire_16
    // Predicate_atomic_load_acquire_32
    SDNode *N = Node;

  AtomicOrdering Ordering = cast<AtomicSDNode>(N)->getOrdering();
  return isAcquireOrStronger(Ordering);

  }
  case 69: { 
    // Predicate_atomic_load_16
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 70: { 
    // Predicate_atomic_load_32
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 71: { 
    // Predicate_atomic_store_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 72: { 
    // Predicate_atomic_store_release_8
    // Predicate_atomic_store_release_16
    // Predicate_atomic_store_release_32
    SDNode *N = Node;

  AtomicOrdering Ordering = cast<AtomicSDNode>(N)->getOrdering();
  return isReleaseOrStronger(Ordering);

  }
  case 73: { 
    // Predicate_atomic_store_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 74: { 
    // Predicate_atomic_store_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 75: { 
    // Predicate_lo5AllOne
    auto *N = cast<ConstantSDNode>(Node);

  // Returns true if all low 5-bits are 1.
  return (((uint32_t)N->getZExtValue()) & 0x1FUL) == 0x1FUL;

  }
  case 76: { 
    // Predicate_NEONimmAllZerosV
    SDNode *N = Node;

  ConstantSDNode *ConstVal = cast<ConstantSDNode>(N->getOperand(0));
  unsigned EltBits = 0;
  uint64_t EltVal = ARM_AM::decodeNEONModImm(ConstVal->getZExtValue(), EltBits);
  return (EltBits == 32 && EltVal == 0);

  }
  case 77: { 
    // Predicate_imm0_255_not
    auto *N = cast<ConstantSDNode>(Node);

  return (uint32_t)(~N->getZExtValue()) < 255;

  }
  case 78: { 
    // Predicate_imm1_32
    auto *N = cast<ConstantSDNode>(Node);

   uint64_t Imm = N->getZExtValue();
   return Imm > 0 && Imm <= 32;
 
  }
  case 79: { 
    // Predicate_arm_i32imm
    auto *N = cast<ConstantSDNode>(Node);

  if (Subtarget->useMovt(*MF))
    return true;
  return ARM_AM::isSOImmTwoPartVal((unsigned)N->getZExtValue());

  }
  case 80: { 
    // Predicate_thumb_immshifted
    auto *N = cast<ConstantSDNode>(Node);

  return ARM_AM::isThumbImmShiftedVal((unsigned)N->getZExtValue());

  }
  case 81: { 
    // Predicate_imm0_255_comp
    auto *N = cast<ConstantSDNode>(Node);

  return ~((uint32_t)N->getZExtValue()) < 256;

  }
  case 82: { 
    // Predicate_imm256_510
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 256 && Imm < 511;

  }
  case 83: { 
    // Predicate_fadd_mlx
    // Predicate_fsub_mlx
    SDNode *N = Node;

  return hasNoVMLxHazardUse(N);

  }
  case 84: { 
    // Predicate_vfp_f64imm
    auto *N = cast<ConstantFPSDNode>(Node);

      return ARM_AM::getFP64Imm(N->getValueAPF()) != -1;
    
  }
  case 85: { 
    // Predicate_vfp_f32imm
    auto *N = cast<ConstantFPSDNode>(Node);

      return ARM_AM::getFP32Imm(N->getValueAPF()) != -1;
    
  }
  case 86: { 
    // Predicate_shr_imm8
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm <= 8; 
  }
  case 87: { 
    // Predicate_shr_imm16
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm <= 16; 
  }
  case 88: { 
    // Predicate_imm1_7
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm < 8; 
  }
  case 89: { 
    // Predicate_imm1_31
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm < 32; 
  }
  case 90: { 
    // Predicate_VectorIndex32
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return ((uint64_t)Imm) < 2;

  }
  }
}

bool CheckComplexPattern(SDNode *Root, SDNode *Parent,
                         SDValue N, unsigned PatternNo,
         SmallVectorImpl<std::pair<SDValue, SDNode*> > &Result) override {
  unsigned NextRes = Result.size();
  switch (PatternNo) {
  default: llvm_unreachable("Invalid pattern # in table?");
  case 0:
    Result.resize(NextRes+3);
    return SelectRegShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 1:
    Result.resize(NextRes+2);
    return SelectImmShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 2:
    Result.resize(NextRes+2);
    return SelectShiftImmShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 3:
    Result.resize(NextRes+1);
    return SelectAddrOffsetNone(N, Result[NextRes+0].first);
  case 4:
    Result.resize(NextRes+3);
    return SelectAddrMode3(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 5:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S2(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 6:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRR(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 7:
    Result.resize(NextRes+3);
    return SelectShiftRegShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 8:
    Result.resize(NextRes+2);
    return SelectShiftImmShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 9:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 10:
    Result.resize(NextRes+1);
    return SelectAddrMode6Offset(Root, N, Result[NextRes+0].first);
  case 11:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 12:
    Result.resize(NextRes+2);
    return SelectAddrModePC(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 13:
    Result.resize(NextRes+2);
    return SelectAddrMode2OffsetReg(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 14:
    Result.resize(NextRes+2);
    return SelectAddrMode2OffsetImm(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 15:
    Result.resize(NextRes+2);
    return SelectAddrMode3Offset(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 16:
    Result.resize(NextRes+3);
    return SelectLdStSOReg(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 17:
    Result.resize(NextRes+3);
    return SelectT2AddrModeSoReg(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 18:
    Result.resize(NextRes+1);
    return SelectT2AddrModeImm8Offset(Root, N, Result[NextRes+0].first);
  case 19:
    Result.resize(NextRes+2);
    return SelectAddrMode5(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 20:
    Result.resize(NextRes+2);
    return SelectAddrModeImm12(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 21:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeSP(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 22:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S4(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 23:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S1(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 24:
    Result.resize(NextRes+2);
    return SelectT2AddrModeImm12(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 25:
    Result.resize(NextRes+2);
    return SelectT2AddrModeImm8(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 26:
    Result.resize(NextRes+2);
    return SelectCMOVPred(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 27:
    Result.resize(NextRes+2);
    return SelectT2AddrModeExclusive(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 28:
    Result.resize(NextRes+3);
    return SelectAddrMode2(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 29:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 30:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 31:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 32:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  }
}

SDValue RunSDNodeXForm(SDValue V, unsigned XFormNo) override {
  switch (XFormNo) {
  default: llvm_unreachable("Invalid xform # in table?");
  case 0: {  // rot_imm_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  switch (N->getZExtValue()){
  default: llvm_unreachable(nullptr);
  case 0:  return CurDAG->getTargetConstant(0, SDLoc(N), MVT::i32);
  case 8:  return CurDAG->getTargetConstant(1, SDLoc(N), MVT::i32);
  case 16: return CurDAG->getTargetConstant(2, SDLoc(N), MVT::i32);
  case 24: return CurDAG->getTargetConstant(3, SDLoc(N), MVT::i32);
  }

  }
  case 1: {  // imm_neg_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(-(int)N->getZExtValue(), SDLoc(N), MVT::i32);

  }
  case 2: {  // t2_so_imm_neg_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(-((int)N->getZExtValue()), SDLoc(N),
                                   MVT::i32);

  }
  case 3: {  // DSubReg_i16_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/4, SDLoc(N),
                                   MVT::i32);

  }
  case 4: {  // SubReg_i16_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 3, SDLoc(N), MVT::i32);

  }
  case 5: {  // DSubReg_i32_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/2, SDLoc(N),
                                   MVT::i32);

  }
  case 6: {  // SubReg_i32_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 1, SDLoc(N), MVT::i32);

  }
  case 7: {  // hi16
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant((uint32_t)N->getZExtValue() >> 16, SDLoc(N),
                                   MVT::i32);

  }
  case 8: {  // t2_so_imm_not_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~((uint32_t)N->getZExtValue()), SDLoc(N),
                                   MVT::i32);

  }
  case 9: {  // t2_so_imm_notSext16_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  APInt apIntN = N->getAPIntValue();
  unsigned N16bitSignExt = apIntN.trunc(16).sext(32).getZExtValue();
  return CurDAG->getTargetConstant(~N16bitSignExt, SDLoc(N), MVT::i32);

  }
  case 10: {  // imm_not_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~(int)N->getZExtValue(), SDLoc(N), MVT::i32);

  }
  case 11: {  // imm_sr_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned Imm = N->getZExtValue();
  return CurDAG->getTargetConstant((Imm == 32 ? 0 : Imm), SDLoc(N), MVT::i32);

  }
  case 12: {  // imm_comp_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~((uint32_t)N->getZExtValue()), SDLoc(N),
                                   MVT::i32);

  }
  case 13: {  // imm1_32_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant((int)N->getZExtValue() - 1, SDLoc(N),
                                   MVT::i32);

  }
  case 14: {  // DSubReg_i8_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/8, SDLoc(N),
                                   MVT::i32);

  }
  case 15: {  // SubReg_i8_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 7, SDLoc(N), MVT::i32);

  }
  case 16: {  // SSubReg_f32_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::ssub_3 == ARM::ssub_0+3 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::ssub_0 + N->getZExtValue(), SDLoc(N),
                                   MVT::i32);

  }
  case 17: {  // DSubReg_f64_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue(), SDLoc(N),
                                   MVT::i32);

  }
  case 18: {  // thumb_immshifted_val
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned V = ARM_AM::getThumbImmNonShiftedVal((unsigned)N->getZExtValue());
  return CurDAG->getTargetConstant(V, SDLoc(N), MVT::i32);

  }
  case 19: {  // thumb_immshifted_shamt
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned V = ARM_AM::getThumbImmValShift((unsigned)N->getZExtValue());
  return CurDAG->getTargetConstant(V, SDLoc(N), MVT::i32);

  }
  case 20: {  // thumb_imm256_510_addend
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() - 255, SDLoc(N), MVT::i32);

  }
  case 21: {  // anonymous_4150
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

      APFloat InVal = N->getValueAPF();
      uint32_t enc = ARM_AM::getFP64Imm(InVal);
      return CurDAG->getTargetConstant(enc, SDLoc(N), MVT::i32);
    
  }
  case 22: {  // anonymous_4149
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

      APFloat InVal = N->getValueAPF();
      uint32_t enc = ARM_AM::getFP32Imm(InVal);
      return CurDAG->getTargetConstant(enc, SDLoc(N), MVT::i32);
    
  }
  }
}

