<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="14878pt" height="684pt"
 viewBox="0.00 0.00 14878.00 684.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 680)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-680 14874,-680 14874,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 14850,-8 14850,-8 14856,-8 14862,-14 14862,-20 14862,-20 14862,-656 14862,-656 14862,-662 14856,-668 14850,-668 14850,-668 20,-668 20,-668 14,-668 8,-662 8,-656 8,-656 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="7435" y="-652.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="7435" y="-637.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=false&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:2147483648&#10;memories=system.mem_ctrls0.dram system.mem_ctrls1.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=system.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 14842,-16 14842,-16 14848,-16 14854,-22 14854,-28 14854,-28 14854,-610 14854,-610 14854,-616 14848,-622 14842,-622 14842,-622 28,-622 28,-622 22,-622 16,-616 16,-610 16,-610 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="7435" y="-606.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="7435" y="-591.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust4" class="cluster">
<title>cluster_system_cpu00</title>
<g id="a_clust4"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu00.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=0&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu00.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu00.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu00.interrupts&#10;isa=system.cpu00.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu00.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu00.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu00.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu00.workload">
<path fill="#bbc6d9" stroke="#000000" d="M13969,-24C13969,-24 14834,-24 14834,-24 14840,-24 14846,-30 14846,-36 14846,-36 14846,-380 14846,-380 14846,-386 14840,-392 14834,-392 14834,-392 13969,-392 13969,-392 13963,-392 13957,-386 13957,-380 13957,-380 13957,-36 13957,-36 13957,-30 13963,-24 13969,-24"/>
<text text-anchor="middle" x="14401.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu00 </text>
<text text-anchor="middle" x="14401.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust5" class="cluster">
<title>cluster_system_cpu00_mmu</title>
<g id="a_clust5"><a xlink:title="dtb=system.cpu00.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu00.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M14492,-147C14492,-147 14826,-147 14826,-147 14832,-147 14838,-153 14838,-159 14838,-159 14838,-334 14838,-334 14838,-340 14832,-346 14826,-346 14826,-346 14492,-346 14492,-346 14486,-346 14480,-340 14480,-334 14480,-334 14480,-159 14480,-159 14480,-153 14486,-147 14492,-147"/>
<text text-anchor="middle" x="14659" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="14659" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_system_cpu00_mmu_itb</title>
<g id="a_clust6"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu00.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M14500,-155C14500,-155 14643,-155 14643,-155 14649,-155 14655,-161 14655,-167 14655,-167 14655,-288 14655,-288 14655,-294 14649,-300 14643,-300 14643,-300 14500,-300 14500,-300 14494,-300 14488,-294 14488,-288 14488,-288 14488,-167 14488,-167 14488,-161 14494,-155 14500,-155"/>
<text text-anchor="middle" x="14571.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="14571.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust7" class="cluster">
<title>cluster_system_cpu00_mmu_itb_walker</title>
<g id="a_clust7"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu00.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M14508,-163C14508,-163 14635,-163 14635,-163 14641,-163 14647,-169 14647,-175 14647,-175 14647,-242 14647,-242 14647,-248 14641,-254 14635,-254 14635,-254 14508,-254 14508,-254 14502,-254 14496,-248 14496,-242 14496,-242 14496,-175 14496,-175 14496,-169 14502,-163 14508,-163"/>
<text text-anchor="middle" x="14571.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="14571.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust9" class="cluster">
<title>cluster_system_cpu00_mmu_dtb</title>
<g id="a_clust9"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu00.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M14675,-155C14675,-155 14818,-155 14818,-155 14824,-155 14830,-161 14830,-167 14830,-167 14830,-288 14830,-288 14830,-294 14824,-300 14818,-300 14818,-300 14675,-300 14675,-300 14669,-300 14663,-294 14663,-288 14663,-288 14663,-167 14663,-167 14663,-161 14669,-155 14675,-155"/>
<text text-anchor="middle" x="14746.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="14746.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust10" class="cluster">
<title>cluster_system_cpu00_mmu_dtb_walker</title>
<g id="a_clust10"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu00.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M14683,-163C14683,-163 14810,-163 14810,-163 14816,-163 14822,-169 14822,-175 14822,-175 14822,-242 14822,-242 14822,-248 14816,-254 14810,-254 14810,-254 14683,-254 14683,-254 14677,-254 14671,-248 14671,-242 14671,-242 14671,-175 14671,-175 14671,-169 14677,-163 14683,-163"/>
<text text-anchor="middle" x="14746.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="14746.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust77" class="cluster">
<title>cluster_system_cpu00_icache</title>
<g id="a_clust77"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu00.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu00.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu00.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M14171,-32C14171,-32 14333,-32 14333,-32 14339,-32 14345,-38 14345,-44 14345,-44 14345,-111 14345,-111 14345,-117 14339,-123 14333,-123 14333,-123 14171,-123 14171,-123 14165,-123 14159,-117 14159,-111 14159,-111 14159,-44 14159,-44 14159,-38 14165,-32 14171,-32"/>
<text text-anchor="middle" x="14252" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="14252" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust83" class="cluster">
<title>cluster_system_cpu00_dcache</title>
<g id="a_clust83"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu00.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu00.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu00.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M13977,-32C13977,-32 14139,-32 14139,-32 14145,-32 14151,-38 14151,-44 14151,-44 14151,-111 14151,-111 14151,-117 14145,-123 14139,-123 14139,-123 13977,-123 13977,-123 13971,-123 13965,-117 13965,-111 13965,-111 13965,-44 13965,-44 13965,-38 13971,-32 13977,-32"/>
<text text-anchor="middle" x="14058" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="14058" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust89" class="cluster">
<title>cluster_system_cpu00_itb_walker_cache</title>
<g id="a_clust89"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu00.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu00.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu00.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M14373,-32C14373,-32 14535,-32 14535,-32 14541,-32 14547,-38 14547,-44 14547,-44 14547,-111 14547,-111 14547,-117 14541,-123 14535,-123 14535,-123 14373,-123 14373,-123 14367,-123 14361,-117 14361,-111 14361,-111 14361,-44 14361,-44 14361,-38 14367,-32 14373,-32"/>
<text text-anchor="middle" x="14454" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="14454" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust95" class="cluster">
<title>cluster_system_cpu00_dtb_walker_cache</title>
<g id="a_clust95"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu00.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu00.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu00.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M14571,-32C14571,-32 14733,-32 14733,-32 14739,-32 14745,-38 14745,-44 14745,-44 14745,-111 14745,-111 14745,-117 14739,-123 14733,-123 14733,-123 14571,-123 14571,-123 14565,-123 14559,-117 14559,-111 14559,-111 14559,-44 14559,-44 14559,-38 14565,-32 14571,-32"/>
<text text-anchor="middle" x="14652" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="14652" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust101" class="cluster">
<title>cluster_system_cpu00_interrupts</title>
<g id="a_clust101"><a xlink:title="clk_domain=system.cpu00.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M14183,-163C14183,-163 14460,-163 14460,-163 14466,-163 14472,-169 14472,-175 14472,-175 14472,-242 14472,-242 14472,-248 14466,-254 14460,-254 14460,-254 14183,-254 14183,-254 14177,-254 14171,-248 14171,-242 14171,-242 14171,-175 14171,-175 14171,-169 14177,-163 14183,-163"/>
<text text-anchor="middle" x="14321.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="14321.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust103" class="cluster">
<title>cluster_system_cpu01</title>
<g id="a_clust103"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu01.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=1&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu01.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu01.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu01.interrupts&#10;isa=system.cpu01.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu01.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu01.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu01.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu00.workload">
<path fill="#bbc6d9" stroke="#000000" d="M12175,-24C12175,-24 13040,-24 13040,-24 13046,-24 13052,-30 13052,-36 13052,-36 13052,-380 13052,-380 13052,-386 13046,-392 13040,-392 13040,-392 12175,-392 12175,-392 12169,-392 12163,-386 12163,-380 12163,-380 12163,-36 12163,-36 12163,-30 12169,-24 12175,-24"/>
<text text-anchor="middle" x="12607.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu01 </text>
<text text-anchor="middle" x="12607.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust104" class="cluster">
<title>cluster_system_cpu01_mmu</title>
<g id="a_clust104"><a xlink:title="dtb=system.cpu01.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu01.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M12698,-147C12698,-147 13032,-147 13032,-147 13038,-147 13044,-153 13044,-159 13044,-159 13044,-334 13044,-334 13044,-340 13038,-346 13032,-346 13032,-346 12698,-346 12698,-346 12692,-346 12686,-340 12686,-334 12686,-334 12686,-159 12686,-159 12686,-153 12692,-147 12698,-147"/>
<text text-anchor="middle" x="12865" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="12865" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust105" class="cluster">
<title>cluster_system_cpu01_mmu_itb</title>
<g id="a_clust105"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu01.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M12706,-155C12706,-155 12849,-155 12849,-155 12855,-155 12861,-161 12861,-167 12861,-167 12861,-288 12861,-288 12861,-294 12855,-300 12849,-300 12849,-300 12706,-300 12706,-300 12700,-300 12694,-294 12694,-288 12694,-288 12694,-167 12694,-167 12694,-161 12700,-155 12706,-155"/>
<text text-anchor="middle" x="12777.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="12777.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust106" class="cluster">
<title>cluster_system_cpu01_mmu_itb_walker</title>
<g id="a_clust106"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu01.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M12714,-163C12714,-163 12841,-163 12841,-163 12847,-163 12853,-169 12853,-175 12853,-175 12853,-242 12853,-242 12853,-248 12847,-254 12841,-254 12841,-254 12714,-254 12714,-254 12708,-254 12702,-248 12702,-242 12702,-242 12702,-175 12702,-175 12702,-169 12708,-163 12714,-163"/>
<text text-anchor="middle" x="12777.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="12777.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust108" class="cluster">
<title>cluster_system_cpu01_mmu_dtb</title>
<g id="a_clust108"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu01.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M12881,-155C12881,-155 13024,-155 13024,-155 13030,-155 13036,-161 13036,-167 13036,-167 13036,-288 13036,-288 13036,-294 13030,-300 13024,-300 13024,-300 12881,-300 12881,-300 12875,-300 12869,-294 12869,-288 12869,-288 12869,-167 12869,-167 12869,-161 12875,-155 12881,-155"/>
<text text-anchor="middle" x="12952.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="12952.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust109" class="cluster">
<title>cluster_system_cpu01_mmu_dtb_walker</title>
<g id="a_clust109"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu01.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M12889,-163C12889,-163 13016,-163 13016,-163 13022,-163 13028,-169 13028,-175 13028,-175 13028,-242 13028,-242 13028,-248 13022,-254 13016,-254 13016,-254 12889,-254 12889,-254 12883,-254 12877,-248 12877,-242 12877,-242 12877,-175 12877,-175 12877,-169 12883,-163 12889,-163"/>
<text text-anchor="middle" x="12952.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="12952.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust175" class="cluster">
<title>cluster_system_cpu01_icache</title>
<g id="a_clust175"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu01.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu01.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu01.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M12377,-32C12377,-32 12539,-32 12539,-32 12545,-32 12551,-38 12551,-44 12551,-44 12551,-111 12551,-111 12551,-117 12545,-123 12539,-123 12539,-123 12377,-123 12377,-123 12371,-123 12365,-117 12365,-111 12365,-111 12365,-44 12365,-44 12365,-38 12371,-32 12377,-32"/>
<text text-anchor="middle" x="12458" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="12458" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust181" class="cluster">
<title>cluster_system_cpu01_dcache</title>
<g id="a_clust181"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu01.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu01.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu01.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M12183,-32C12183,-32 12345,-32 12345,-32 12351,-32 12357,-38 12357,-44 12357,-44 12357,-111 12357,-111 12357,-117 12351,-123 12345,-123 12345,-123 12183,-123 12183,-123 12177,-123 12171,-117 12171,-111 12171,-111 12171,-44 12171,-44 12171,-38 12177,-32 12183,-32"/>
<text text-anchor="middle" x="12264" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="12264" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust187" class="cluster">
<title>cluster_system_cpu01_itb_walker_cache</title>
<g id="a_clust187"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu01.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu01.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu01.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M12579,-32C12579,-32 12741,-32 12741,-32 12747,-32 12753,-38 12753,-44 12753,-44 12753,-111 12753,-111 12753,-117 12747,-123 12741,-123 12741,-123 12579,-123 12579,-123 12573,-123 12567,-117 12567,-111 12567,-111 12567,-44 12567,-44 12567,-38 12573,-32 12579,-32"/>
<text text-anchor="middle" x="12660" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="12660" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust193" class="cluster">
<title>cluster_system_cpu01_dtb_walker_cache</title>
<g id="a_clust193"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu01.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu01.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu01.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M12777,-32C12777,-32 12939,-32 12939,-32 12945,-32 12951,-38 12951,-44 12951,-44 12951,-111 12951,-111 12951,-117 12945,-123 12939,-123 12939,-123 12777,-123 12777,-123 12771,-123 12765,-117 12765,-111 12765,-111 12765,-44 12765,-44 12765,-38 12771,-32 12777,-32"/>
<text text-anchor="middle" x="12858" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="12858" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust199" class="cluster">
<title>cluster_system_cpu01_interrupts</title>
<g id="a_clust199"><a xlink:title="clk_domain=system.cpu01.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M12389,-163C12389,-163 12666,-163 12666,-163 12672,-163 12678,-169 12678,-175 12678,-175 12678,-242 12678,-242 12678,-248 12672,-254 12666,-254 12666,-254 12389,-254 12389,-254 12383,-254 12377,-248 12377,-242 12377,-242 12377,-175 12377,-175 12377,-169 12383,-163 12389,-163"/>
<text text-anchor="middle" x="12527.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="12527.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust201" class="cluster">
<title>cluster_system_cpu02</title>
<g id="a_clust201"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu02.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=2&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu02.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu02.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu02.interrupts&#10;isa=system.cpu02.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu02.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu02.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu02.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu00.workload">
<path fill="#bbc6d9" stroke="#000000" d="M13072,-24C13072,-24 13937,-24 13937,-24 13943,-24 13949,-30 13949,-36 13949,-36 13949,-380 13949,-380 13949,-386 13943,-392 13937,-392 13937,-392 13072,-392 13072,-392 13066,-392 13060,-386 13060,-380 13060,-380 13060,-36 13060,-36 13060,-30 13066,-24 13072,-24"/>
<text text-anchor="middle" x="13504.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu02 </text>
<text text-anchor="middle" x="13504.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust202" class="cluster">
<title>cluster_system_cpu02_mmu</title>
<g id="a_clust202"><a xlink:title="dtb=system.cpu02.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu02.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M13595,-147C13595,-147 13929,-147 13929,-147 13935,-147 13941,-153 13941,-159 13941,-159 13941,-334 13941,-334 13941,-340 13935,-346 13929,-346 13929,-346 13595,-346 13595,-346 13589,-346 13583,-340 13583,-334 13583,-334 13583,-159 13583,-159 13583,-153 13589,-147 13595,-147"/>
<text text-anchor="middle" x="13762" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="13762" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust203" class="cluster">
<title>cluster_system_cpu02_mmu_itb</title>
<g id="a_clust203"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu02.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M13603,-155C13603,-155 13746,-155 13746,-155 13752,-155 13758,-161 13758,-167 13758,-167 13758,-288 13758,-288 13758,-294 13752,-300 13746,-300 13746,-300 13603,-300 13603,-300 13597,-300 13591,-294 13591,-288 13591,-288 13591,-167 13591,-167 13591,-161 13597,-155 13603,-155"/>
<text text-anchor="middle" x="13674.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="13674.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust204" class="cluster">
<title>cluster_system_cpu02_mmu_itb_walker</title>
<g id="a_clust204"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu02.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M13611,-163C13611,-163 13738,-163 13738,-163 13744,-163 13750,-169 13750,-175 13750,-175 13750,-242 13750,-242 13750,-248 13744,-254 13738,-254 13738,-254 13611,-254 13611,-254 13605,-254 13599,-248 13599,-242 13599,-242 13599,-175 13599,-175 13599,-169 13605,-163 13611,-163"/>
<text text-anchor="middle" x="13674.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="13674.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust206" class="cluster">
<title>cluster_system_cpu02_mmu_dtb</title>
<g id="a_clust206"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu02.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M13778,-155C13778,-155 13921,-155 13921,-155 13927,-155 13933,-161 13933,-167 13933,-167 13933,-288 13933,-288 13933,-294 13927,-300 13921,-300 13921,-300 13778,-300 13778,-300 13772,-300 13766,-294 13766,-288 13766,-288 13766,-167 13766,-167 13766,-161 13772,-155 13778,-155"/>
<text text-anchor="middle" x="13849.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="13849.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust207" class="cluster">
<title>cluster_system_cpu02_mmu_dtb_walker</title>
<g id="a_clust207"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu02.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M13786,-163C13786,-163 13913,-163 13913,-163 13919,-163 13925,-169 13925,-175 13925,-175 13925,-242 13925,-242 13925,-248 13919,-254 13913,-254 13913,-254 13786,-254 13786,-254 13780,-254 13774,-248 13774,-242 13774,-242 13774,-175 13774,-175 13774,-169 13780,-163 13786,-163"/>
<text text-anchor="middle" x="13849.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="13849.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust273" class="cluster">
<title>cluster_system_cpu02_icache</title>
<g id="a_clust273"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu02.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu02.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu02.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M13274,-32C13274,-32 13436,-32 13436,-32 13442,-32 13448,-38 13448,-44 13448,-44 13448,-111 13448,-111 13448,-117 13442,-123 13436,-123 13436,-123 13274,-123 13274,-123 13268,-123 13262,-117 13262,-111 13262,-111 13262,-44 13262,-44 13262,-38 13268,-32 13274,-32"/>
<text text-anchor="middle" x="13355" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="13355" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust279" class="cluster">
<title>cluster_system_cpu02_dcache</title>
<g id="a_clust279"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu02.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu02.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu02.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M13080,-32C13080,-32 13242,-32 13242,-32 13248,-32 13254,-38 13254,-44 13254,-44 13254,-111 13254,-111 13254,-117 13248,-123 13242,-123 13242,-123 13080,-123 13080,-123 13074,-123 13068,-117 13068,-111 13068,-111 13068,-44 13068,-44 13068,-38 13074,-32 13080,-32"/>
<text text-anchor="middle" x="13161" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="13161" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust285" class="cluster">
<title>cluster_system_cpu02_itb_walker_cache</title>
<g id="a_clust285"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu02.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu02.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu02.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M13476,-32C13476,-32 13638,-32 13638,-32 13644,-32 13650,-38 13650,-44 13650,-44 13650,-111 13650,-111 13650,-117 13644,-123 13638,-123 13638,-123 13476,-123 13476,-123 13470,-123 13464,-117 13464,-111 13464,-111 13464,-44 13464,-44 13464,-38 13470,-32 13476,-32"/>
<text text-anchor="middle" x="13557" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="13557" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust291" class="cluster">
<title>cluster_system_cpu02_dtb_walker_cache</title>
<g id="a_clust291"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu02.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu02.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu02.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M13674,-32C13674,-32 13836,-32 13836,-32 13842,-32 13848,-38 13848,-44 13848,-44 13848,-111 13848,-111 13848,-117 13842,-123 13836,-123 13836,-123 13674,-123 13674,-123 13668,-123 13662,-117 13662,-111 13662,-111 13662,-44 13662,-44 13662,-38 13668,-32 13674,-32"/>
<text text-anchor="middle" x="13755" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="13755" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust297" class="cluster">
<title>cluster_system_cpu02_interrupts</title>
<g id="a_clust297"><a xlink:title="clk_domain=system.cpu02.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M13286,-163C13286,-163 13563,-163 13563,-163 13569,-163 13575,-169 13575,-175 13575,-175 13575,-242 13575,-242 13575,-248 13569,-254 13563,-254 13563,-254 13286,-254 13286,-254 13280,-254 13274,-248 13274,-242 13274,-242 13274,-175 13274,-175 13274,-169 13280,-163 13286,-163"/>
<text text-anchor="middle" x="13424.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="13424.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust299" class="cluster">
<title>cluster_system_cpu03</title>
<g id="a_clust299"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu03.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=3&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu03.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu03.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu03.interrupts&#10;isa=system.cpu03.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu03.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu03.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu03.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu00.workload">
<path fill="#bbc6d9" stroke="#000000" d="M8587,-24C8587,-24 9452,-24 9452,-24 9458,-24 9464,-30 9464,-36 9464,-36 9464,-380 9464,-380 9464,-386 9458,-392 9452,-392 9452,-392 8587,-392 8587,-392 8581,-392 8575,-386 8575,-380 8575,-380 8575,-36 8575,-36 8575,-30 8581,-24 8587,-24"/>
<text text-anchor="middle" x="9019.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu03 </text>
<text text-anchor="middle" x="9019.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust300" class="cluster">
<title>cluster_system_cpu03_mmu</title>
<g id="a_clust300"><a xlink:title="dtb=system.cpu03.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu03.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M9110,-147C9110,-147 9444,-147 9444,-147 9450,-147 9456,-153 9456,-159 9456,-159 9456,-334 9456,-334 9456,-340 9450,-346 9444,-346 9444,-346 9110,-346 9110,-346 9104,-346 9098,-340 9098,-334 9098,-334 9098,-159 9098,-159 9098,-153 9104,-147 9110,-147"/>
<text text-anchor="middle" x="9277" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="9277" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust301" class="cluster">
<title>cluster_system_cpu03_mmu_itb</title>
<g id="a_clust301"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu03.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M9118,-155C9118,-155 9261,-155 9261,-155 9267,-155 9273,-161 9273,-167 9273,-167 9273,-288 9273,-288 9273,-294 9267,-300 9261,-300 9261,-300 9118,-300 9118,-300 9112,-300 9106,-294 9106,-288 9106,-288 9106,-167 9106,-167 9106,-161 9112,-155 9118,-155"/>
<text text-anchor="middle" x="9189.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="9189.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust302" class="cluster">
<title>cluster_system_cpu03_mmu_itb_walker</title>
<g id="a_clust302"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu03.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M9126,-163C9126,-163 9253,-163 9253,-163 9259,-163 9265,-169 9265,-175 9265,-175 9265,-242 9265,-242 9265,-248 9259,-254 9253,-254 9253,-254 9126,-254 9126,-254 9120,-254 9114,-248 9114,-242 9114,-242 9114,-175 9114,-175 9114,-169 9120,-163 9126,-163"/>
<text text-anchor="middle" x="9189.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="9189.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust304" class="cluster">
<title>cluster_system_cpu03_mmu_dtb</title>
<g id="a_clust304"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu03.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M9293,-155C9293,-155 9436,-155 9436,-155 9442,-155 9448,-161 9448,-167 9448,-167 9448,-288 9448,-288 9448,-294 9442,-300 9436,-300 9436,-300 9293,-300 9293,-300 9287,-300 9281,-294 9281,-288 9281,-288 9281,-167 9281,-167 9281,-161 9287,-155 9293,-155"/>
<text text-anchor="middle" x="9364.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="9364.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust305" class="cluster">
<title>cluster_system_cpu03_mmu_dtb_walker</title>
<g id="a_clust305"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu03.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M9301,-163C9301,-163 9428,-163 9428,-163 9434,-163 9440,-169 9440,-175 9440,-175 9440,-242 9440,-242 9440,-248 9434,-254 9428,-254 9428,-254 9301,-254 9301,-254 9295,-254 9289,-248 9289,-242 9289,-242 9289,-175 9289,-175 9289,-169 9295,-163 9301,-163"/>
<text text-anchor="middle" x="9364.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="9364.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust371" class="cluster">
<title>cluster_system_cpu03_icache</title>
<g id="a_clust371"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu03.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu03.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu03.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M8789,-32C8789,-32 8951,-32 8951,-32 8957,-32 8963,-38 8963,-44 8963,-44 8963,-111 8963,-111 8963,-117 8957,-123 8951,-123 8951,-123 8789,-123 8789,-123 8783,-123 8777,-117 8777,-111 8777,-111 8777,-44 8777,-44 8777,-38 8783,-32 8789,-32"/>
<text text-anchor="middle" x="8870" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="8870" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust377" class="cluster">
<title>cluster_system_cpu03_dcache</title>
<g id="a_clust377"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu03.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu03.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu03.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M8595,-32C8595,-32 8757,-32 8757,-32 8763,-32 8769,-38 8769,-44 8769,-44 8769,-111 8769,-111 8769,-117 8763,-123 8757,-123 8757,-123 8595,-123 8595,-123 8589,-123 8583,-117 8583,-111 8583,-111 8583,-44 8583,-44 8583,-38 8589,-32 8595,-32"/>
<text text-anchor="middle" x="8676" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="8676" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust383" class="cluster">
<title>cluster_system_cpu03_itb_walker_cache</title>
<g id="a_clust383"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu03.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu03.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu03.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M8991,-32C8991,-32 9153,-32 9153,-32 9159,-32 9165,-38 9165,-44 9165,-44 9165,-111 9165,-111 9165,-117 9159,-123 9153,-123 9153,-123 8991,-123 8991,-123 8985,-123 8979,-117 8979,-111 8979,-111 8979,-44 8979,-44 8979,-38 8985,-32 8991,-32"/>
<text text-anchor="middle" x="9072" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="9072" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust389" class="cluster">
<title>cluster_system_cpu03_dtb_walker_cache</title>
<g id="a_clust389"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu03.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu03.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu03.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M9189,-32C9189,-32 9351,-32 9351,-32 9357,-32 9363,-38 9363,-44 9363,-44 9363,-111 9363,-111 9363,-117 9357,-123 9351,-123 9351,-123 9189,-123 9189,-123 9183,-123 9177,-117 9177,-111 9177,-111 9177,-44 9177,-44 9177,-38 9183,-32 9189,-32"/>
<text text-anchor="middle" x="9270" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="9270" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust395" class="cluster">
<title>cluster_system_cpu03_interrupts</title>
<g id="a_clust395"><a xlink:title="clk_domain=system.cpu03.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M8801,-163C8801,-163 9078,-163 9078,-163 9084,-163 9090,-169 9090,-175 9090,-175 9090,-242 9090,-242 9090,-248 9084,-254 9078,-254 9078,-254 8801,-254 8801,-254 8795,-254 8789,-248 8789,-242 8789,-242 8789,-175 8789,-175 8789,-169 8795,-163 8801,-163"/>
<text text-anchor="middle" x="8939.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="8939.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust397" class="cluster">
<title>cluster_system_cpu04</title>
<g id="a_clust397"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu04.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=4&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu04.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu04.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu04.interrupts&#10;isa=system.cpu04.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu04.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu04.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu04.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu00.workload">
<path fill="#bbc6d9" stroke="#000000" d="M9484,-24C9484,-24 10349,-24 10349,-24 10355,-24 10361,-30 10361,-36 10361,-36 10361,-380 10361,-380 10361,-386 10355,-392 10349,-392 10349,-392 9484,-392 9484,-392 9478,-392 9472,-386 9472,-380 9472,-380 9472,-36 9472,-36 9472,-30 9478,-24 9484,-24"/>
<text text-anchor="middle" x="9916.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu04 </text>
<text text-anchor="middle" x="9916.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust398" class="cluster">
<title>cluster_system_cpu04_mmu</title>
<g id="a_clust398"><a xlink:title="dtb=system.cpu04.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu04.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M10007,-147C10007,-147 10341,-147 10341,-147 10347,-147 10353,-153 10353,-159 10353,-159 10353,-334 10353,-334 10353,-340 10347,-346 10341,-346 10341,-346 10007,-346 10007,-346 10001,-346 9995,-340 9995,-334 9995,-334 9995,-159 9995,-159 9995,-153 10001,-147 10007,-147"/>
<text text-anchor="middle" x="10174" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="10174" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust399" class="cluster">
<title>cluster_system_cpu04_mmu_itb</title>
<g id="a_clust399"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu04.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M10015,-155C10015,-155 10158,-155 10158,-155 10164,-155 10170,-161 10170,-167 10170,-167 10170,-288 10170,-288 10170,-294 10164,-300 10158,-300 10158,-300 10015,-300 10015,-300 10009,-300 10003,-294 10003,-288 10003,-288 10003,-167 10003,-167 10003,-161 10009,-155 10015,-155"/>
<text text-anchor="middle" x="10086.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="10086.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust400" class="cluster">
<title>cluster_system_cpu04_mmu_itb_walker</title>
<g id="a_clust400"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu04.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M10023,-163C10023,-163 10150,-163 10150,-163 10156,-163 10162,-169 10162,-175 10162,-175 10162,-242 10162,-242 10162,-248 10156,-254 10150,-254 10150,-254 10023,-254 10023,-254 10017,-254 10011,-248 10011,-242 10011,-242 10011,-175 10011,-175 10011,-169 10017,-163 10023,-163"/>
<text text-anchor="middle" x="10086.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="10086.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust402" class="cluster">
<title>cluster_system_cpu04_mmu_dtb</title>
<g id="a_clust402"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu04.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M10190,-155C10190,-155 10333,-155 10333,-155 10339,-155 10345,-161 10345,-167 10345,-167 10345,-288 10345,-288 10345,-294 10339,-300 10333,-300 10333,-300 10190,-300 10190,-300 10184,-300 10178,-294 10178,-288 10178,-288 10178,-167 10178,-167 10178,-161 10184,-155 10190,-155"/>
<text text-anchor="middle" x="10261.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="10261.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust403" class="cluster">
<title>cluster_system_cpu04_mmu_dtb_walker</title>
<g id="a_clust403"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu04.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M10198,-163C10198,-163 10325,-163 10325,-163 10331,-163 10337,-169 10337,-175 10337,-175 10337,-242 10337,-242 10337,-248 10331,-254 10325,-254 10325,-254 10198,-254 10198,-254 10192,-254 10186,-248 10186,-242 10186,-242 10186,-175 10186,-175 10186,-169 10192,-163 10198,-163"/>
<text text-anchor="middle" x="10261.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="10261.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust469" class="cluster">
<title>cluster_system_cpu04_icache</title>
<g id="a_clust469"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu04.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu04.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu04.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M9686,-32C9686,-32 9848,-32 9848,-32 9854,-32 9860,-38 9860,-44 9860,-44 9860,-111 9860,-111 9860,-117 9854,-123 9848,-123 9848,-123 9686,-123 9686,-123 9680,-123 9674,-117 9674,-111 9674,-111 9674,-44 9674,-44 9674,-38 9680,-32 9686,-32"/>
<text text-anchor="middle" x="9767" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="9767" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust475" class="cluster">
<title>cluster_system_cpu04_dcache</title>
<g id="a_clust475"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu04.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu04.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu04.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M9492,-32C9492,-32 9654,-32 9654,-32 9660,-32 9666,-38 9666,-44 9666,-44 9666,-111 9666,-111 9666,-117 9660,-123 9654,-123 9654,-123 9492,-123 9492,-123 9486,-123 9480,-117 9480,-111 9480,-111 9480,-44 9480,-44 9480,-38 9486,-32 9492,-32"/>
<text text-anchor="middle" x="9573" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="9573" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust481" class="cluster">
<title>cluster_system_cpu04_itb_walker_cache</title>
<g id="a_clust481"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu04.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu04.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu04.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M9888,-32C9888,-32 10050,-32 10050,-32 10056,-32 10062,-38 10062,-44 10062,-44 10062,-111 10062,-111 10062,-117 10056,-123 10050,-123 10050,-123 9888,-123 9888,-123 9882,-123 9876,-117 9876,-111 9876,-111 9876,-44 9876,-44 9876,-38 9882,-32 9888,-32"/>
<text text-anchor="middle" x="9969" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="9969" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust487" class="cluster">
<title>cluster_system_cpu04_dtb_walker_cache</title>
<g id="a_clust487"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu04.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu04.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu04.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M10086,-32C10086,-32 10248,-32 10248,-32 10254,-32 10260,-38 10260,-44 10260,-44 10260,-111 10260,-111 10260,-117 10254,-123 10248,-123 10248,-123 10086,-123 10086,-123 10080,-123 10074,-117 10074,-111 10074,-111 10074,-44 10074,-44 10074,-38 10080,-32 10086,-32"/>
<text text-anchor="middle" x="10167" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="10167" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust493" class="cluster">
<title>cluster_system_cpu04_interrupts</title>
<g id="a_clust493"><a xlink:title="clk_domain=system.cpu04.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M9698,-163C9698,-163 9975,-163 9975,-163 9981,-163 9987,-169 9987,-175 9987,-175 9987,-242 9987,-242 9987,-248 9981,-254 9975,-254 9975,-254 9698,-254 9698,-254 9692,-254 9686,-248 9686,-242 9686,-242 9686,-175 9686,-175 9686,-169 9692,-163 9698,-163"/>
<text text-anchor="middle" x="9836.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="9836.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust495" class="cluster">
<title>cluster_system_cpu05</title>
<g id="a_clust495"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu05.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=5&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu05.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu05.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu05.interrupts&#10;isa=system.cpu05.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu05.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu05.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu05.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu00.workload">
<path fill="#bbc6d9" stroke="#000000" d="M10381,-24C10381,-24 11246,-24 11246,-24 11252,-24 11258,-30 11258,-36 11258,-36 11258,-380 11258,-380 11258,-386 11252,-392 11246,-392 11246,-392 10381,-392 10381,-392 10375,-392 10369,-386 10369,-380 10369,-380 10369,-36 10369,-36 10369,-30 10375,-24 10381,-24"/>
<text text-anchor="middle" x="10813.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu05 </text>
<text text-anchor="middle" x="10813.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust496" class="cluster">
<title>cluster_system_cpu05_mmu</title>
<g id="a_clust496"><a xlink:title="dtb=system.cpu05.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu05.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M10904,-147C10904,-147 11238,-147 11238,-147 11244,-147 11250,-153 11250,-159 11250,-159 11250,-334 11250,-334 11250,-340 11244,-346 11238,-346 11238,-346 10904,-346 10904,-346 10898,-346 10892,-340 10892,-334 10892,-334 10892,-159 10892,-159 10892,-153 10898,-147 10904,-147"/>
<text text-anchor="middle" x="11071" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="11071" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust497" class="cluster">
<title>cluster_system_cpu05_mmu_itb</title>
<g id="a_clust497"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu05.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M10912,-155C10912,-155 11055,-155 11055,-155 11061,-155 11067,-161 11067,-167 11067,-167 11067,-288 11067,-288 11067,-294 11061,-300 11055,-300 11055,-300 10912,-300 10912,-300 10906,-300 10900,-294 10900,-288 10900,-288 10900,-167 10900,-167 10900,-161 10906,-155 10912,-155"/>
<text text-anchor="middle" x="10983.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="10983.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust498" class="cluster">
<title>cluster_system_cpu05_mmu_itb_walker</title>
<g id="a_clust498"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu05.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M10920,-163C10920,-163 11047,-163 11047,-163 11053,-163 11059,-169 11059,-175 11059,-175 11059,-242 11059,-242 11059,-248 11053,-254 11047,-254 11047,-254 10920,-254 10920,-254 10914,-254 10908,-248 10908,-242 10908,-242 10908,-175 10908,-175 10908,-169 10914,-163 10920,-163"/>
<text text-anchor="middle" x="10983.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="10983.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust500" class="cluster">
<title>cluster_system_cpu05_mmu_dtb</title>
<g id="a_clust500"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu05.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M11087,-155C11087,-155 11230,-155 11230,-155 11236,-155 11242,-161 11242,-167 11242,-167 11242,-288 11242,-288 11242,-294 11236,-300 11230,-300 11230,-300 11087,-300 11087,-300 11081,-300 11075,-294 11075,-288 11075,-288 11075,-167 11075,-167 11075,-161 11081,-155 11087,-155"/>
<text text-anchor="middle" x="11158.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="11158.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust501" class="cluster">
<title>cluster_system_cpu05_mmu_dtb_walker</title>
<g id="a_clust501"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu05.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M11095,-163C11095,-163 11222,-163 11222,-163 11228,-163 11234,-169 11234,-175 11234,-175 11234,-242 11234,-242 11234,-248 11228,-254 11222,-254 11222,-254 11095,-254 11095,-254 11089,-254 11083,-248 11083,-242 11083,-242 11083,-175 11083,-175 11083,-169 11089,-163 11095,-163"/>
<text text-anchor="middle" x="11158.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="11158.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust567" class="cluster">
<title>cluster_system_cpu05_icache</title>
<g id="a_clust567"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu05.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu05.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu05.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M10583,-32C10583,-32 10745,-32 10745,-32 10751,-32 10757,-38 10757,-44 10757,-44 10757,-111 10757,-111 10757,-117 10751,-123 10745,-123 10745,-123 10583,-123 10583,-123 10577,-123 10571,-117 10571,-111 10571,-111 10571,-44 10571,-44 10571,-38 10577,-32 10583,-32"/>
<text text-anchor="middle" x="10664" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="10664" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust573" class="cluster">
<title>cluster_system_cpu05_dcache</title>
<g id="a_clust573"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu05.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu05.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu05.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M10389,-32C10389,-32 10551,-32 10551,-32 10557,-32 10563,-38 10563,-44 10563,-44 10563,-111 10563,-111 10563,-117 10557,-123 10551,-123 10551,-123 10389,-123 10389,-123 10383,-123 10377,-117 10377,-111 10377,-111 10377,-44 10377,-44 10377,-38 10383,-32 10389,-32"/>
<text text-anchor="middle" x="10470" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="10470" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust579" class="cluster">
<title>cluster_system_cpu05_itb_walker_cache</title>
<g id="a_clust579"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu05.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu05.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu05.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M10785,-32C10785,-32 10947,-32 10947,-32 10953,-32 10959,-38 10959,-44 10959,-44 10959,-111 10959,-111 10959,-117 10953,-123 10947,-123 10947,-123 10785,-123 10785,-123 10779,-123 10773,-117 10773,-111 10773,-111 10773,-44 10773,-44 10773,-38 10779,-32 10785,-32"/>
<text text-anchor="middle" x="10866" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="10866" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust585" class="cluster">
<title>cluster_system_cpu05_dtb_walker_cache</title>
<g id="a_clust585"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu05.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu05.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu05.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M10983,-32C10983,-32 11145,-32 11145,-32 11151,-32 11157,-38 11157,-44 11157,-44 11157,-111 11157,-111 11157,-117 11151,-123 11145,-123 11145,-123 10983,-123 10983,-123 10977,-123 10971,-117 10971,-111 10971,-111 10971,-44 10971,-44 10971,-38 10977,-32 10983,-32"/>
<text text-anchor="middle" x="11064" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="11064" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust591" class="cluster">
<title>cluster_system_cpu05_interrupts</title>
<g id="a_clust591"><a xlink:title="clk_domain=system.cpu05.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M10595,-163C10595,-163 10872,-163 10872,-163 10878,-163 10884,-169 10884,-175 10884,-175 10884,-242 10884,-242 10884,-248 10878,-254 10872,-254 10872,-254 10595,-254 10595,-254 10589,-254 10583,-248 10583,-242 10583,-242 10583,-175 10583,-175 10583,-169 10589,-163 10595,-163"/>
<text text-anchor="middle" x="10733.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="10733.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust593" class="cluster">
<title>cluster_system_cpu06</title>
<g id="a_clust593"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu06.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=6&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu06.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu06.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu06.interrupts&#10;isa=system.cpu06.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu06.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu06.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu06.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu00.workload">
<path fill="#bbc6d9" stroke="#000000" d="M11278,-24C11278,-24 12143,-24 12143,-24 12149,-24 12155,-30 12155,-36 12155,-36 12155,-380 12155,-380 12155,-386 12149,-392 12143,-392 12143,-392 11278,-392 11278,-392 11272,-392 11266,-386 11266,-380 11266,-380 11266,-36 11266,-36 11266,-30 11272,-24 11278,-24"/>
<text text-anchor="middle" x="11710.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu06 </text>
<text text-anchor="middle" x="11710.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust594" class="cluster">
<title>cluster_system_cpu06_mmu</title>
<g id="a_clust594"><a xlink:title="dtb=system.cpu06.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu06.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M11801,-147C11801,-147 12135,-147 12135,-147 12141,-147 12147,-153 12147,-159 12147,-159 12147,-334 12147,-334 12147,-340 12141,-346 12135,-346 12135,-346 11801,-346 11801,-346 11795,-346 11789,-340 11789,-334 11789,-334 11789,-159 11789,-159 11789,-153 11795,-147 11801,-147"/>
<text text-anchor="middle" x="11968" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="11968" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust595" class="cluster">
<title>cluster_system_cpu06_mmu_itb</title>
<g id="a_clust595"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu06.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M11809,-155C11809,-155 11952,-155 11952,-155 11958,-155 11964,-161 11964,-167 11964,-167 11964,-288 11964,-288 11964,-294 11958,-300 11952,-300 11952,-300 11809,-300 11809,-300 11803,-300 11797,-294 11797,-288 11797,-288 11797,-167 11797,-167 11797,-161 11803,-155 11809,-155"/>
<text text-anchor="middle" x="11880.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="11880.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust596" class="cluster">
<title>cluster_system_cpu06_mmu_itb_walker</title>
<g id="a_clust596"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu06.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M11817,-163C11817,-163 11944,-163 11944,-163 11950,-163 11956,-169 11956,-175 11956,-175 11956,-242 11956,-242 11956,-248 11950,-254 11944,-254 11944,-254 11817,-254 11817,-254 11811,-254 11805,-248 11805,-242 11805,-242 11805,-175 11805,-175 11805,-169 11811,-163 11817,-163"/>
<text text-anchor="middle" x="11880.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="11880.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust598" class="cluster">
<title>cluster_system_cpu06_mmu_dtb</title>
<g id="a_clust598"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu06.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M11984,-155C11984,-155 12127,-155 12127,-155 12133,-155 12139,-161 12139,-167 12139,-167 12139,-288 12139,-288 12139,-294 12133,-300 12127,-300 12127,-300 11984,-300 11984,-300 11978,-300 11972,-294 11972,-288 11972,-288 11972,-167 11972,-167 11972,-161 11978,-155 11984,-155"/>
<text text-anchor="middle" x="12055.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="12055.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust599" class="cluster">
<title>cluster_system_cpu06_mmu_dtb_walker</title>
<g id="a_clust599"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu06.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M11992,-163C11992,-163 12119,-163 12119,-163 12125,-163 12131,-169 12131,-175 12131,-175 12131,-242 12131,-242 12131,-248 12125,-254 12119,-254 12119,-254 11992,-254 11992,-254 11986,-254 11980,-248 11980,-242 11980,-242 11980,-175 11980,-175 11980,-169 11986,-163 11992,-163"/>
<text text-anchor="middle" x="12055.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="12055.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust665" class="cluster">
<title>cluster_system_cpu06_icache</title>
<g id="a_clust665"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu06.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu06.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu06.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M11480,-32C11480,-32 11642,-32 11642,-32 11648,-32 11654,-38 11654,-44 11654,-44 11654,-111 11654,-111 11654,-117 11648,-123 11642,-123 11642,-123 11480,-123 11480,-123 11474,-123 11468,-117 11468,-111 11468,-111 11468,-44 11468,-44 11468,-38 11474,-32 11480,-32"/>
<text text-anchor="middle" x="11561" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="11561" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust671" class="cluster">
<title>cluster_system_cpu06_dcache</title>
<g id="a_clust671"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu06.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu06.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu06.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M11286,-32C11286,-32 11448,-32 11448,-32 11454,-32 11460,-38 11460,-44 11460,-44 11460,-111 11460,-111 11460,-117 11454,-123 11448,-123 11448,-123 11286,-123 11286,-123 11280,-123 11274,-117 11274,-111 11274,-111 11274,-44 11274,-44 11274,-38 11280,-32 11286,-32"/>
<text text-anchor="middle" x="11367" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="11367" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust677" class="cluster">
<title>cluster_system_cpu06_itb_walker_cache</title>
<g id="a_clust677"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu06.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu06.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu06.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M11682,-32C11682,-32 11844,-32 11844,-32 11850,-32 11856,-38 11856,-44 11856,-44 11856,-111 11856,-111 11856,-117 11850,-123 11844,-123 11844,-123 11682,-123 11682,-123 11676,-123 11670,-117 11670,-111 11670,-111 11670,-44 11670,-44 11670,-38 11676,-32 11682,-32"/>
<text text-anchor="middle" x="11763" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="11763" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust683" class="cluster">
<title>cluster_system_cpu06_dtb_walker_cache</title>
<g id="a_clust683"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu06.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu06.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu06.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M11880,-32C11880,-32 12042,-32 12042,-32 12048,-32 12054,-38 12054,-44 12054,-44 12054,-111 12054,-111 12054,-117 12048,-123 12042,-123 12042,-123 11880,-123 11880,-123 11874,-123 11868,-117 11868,-111 11868,-111 11868,-44 11868,-44 11868,-38 11874,-32 11880,-32"/>
<text text-anchor="middle" x="11961" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="11961" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust689" class="cluster">
<title>cluster_system_cpu06_interrupts</title>
<g id="a_clust689"><a xlink:title="clk_domain=system.cpu06.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M11492,-163C11492,-163 11769,-163 11769,-163 11775,-163 11781,-169 11781,-175 11781,-175 11781,-242 11781,-242 11781,-248 11775,-254 11769,-254 11769,-254 11492,-254 11492,-254 11486,-254 11480,-248 11480,-242 11480,-242 11480,-175 11480,-175 11480,-169 11486,-163 11492,-163"/>
<text text-anchor="middle" x="11630.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="11630.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust691" class="cluster">
<title>cluster_system_cpu07</title>
<g id="a_clust691"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu07.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=7&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu07.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu07.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu07.interrupts&#10;isa=system.cpu07.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu07.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu07.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu07.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu00.workload">
<path fill="#bbc6d9" stroke="#000000" d="M36,-24C36,-24 901,-24 901,-24 907,-24 913,-30 913,-36 913,-36 913,-380 913,-380 913,-386 907,-392 901,-392 901,-392 36,-392 36,-392 30,-392 24,-386 24,-380 24,-380 24,-36 24,-36 24,-30 30,-24 36,-24"/>
<text text-anchor="middle" x="468.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu07 </text>
<text text-anchor="middle" x="468.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust692" class="cluster">
<title>cluster_system_cpu07_mmu</title>
<g id="a_clust692"><a xlink:title="dtb=system.cpu07.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu07.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M559,-147C559,-147 893,-147 893,-147 899,-147 905,-153 905,-159 905,-159 905,-334 905,-334 905,-340 899,-346 893,-346 893,-346 559,-346 559,-346 553,-346 547,-340 547,-334 547,-334 547,-159 547,-159 547,-153 553,-147 559,-147"/>
<text text-anchor="middle" x="726" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="726" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust693" class="cluster">
<title>cluster_system_cpu07_mmu_itb</title>
<g id="a_clust693"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu07.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M567,-155C567,-155 710,-155 710,-155 716,-155 722,-161 722,-167 722,-167 722,-288 722,-288 722,-294 716,-300 710,-300 710,-300 567,-300 567,-300 561,-300 555,-294 555,-288 555,-288 555,-167 555,-167 555,-161 561,-155 567,-155"/>
<text text-anchor="middle" x="638.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="638.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust694" class="cluster">
<title>cluster_system_cpu07_mmu_itb_walker</title>
<g id="a_clust694"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu07.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M575,-163C575,-163 702,-163 702,-163 708,-163 714,-169 714,-175 714,-175 714,-242 714,-242 714,-248 708,-254 702,-254 702,-254 575,-254 575,-254 569,-254 563,-248 563,-242 563,-242 563,-175 563,-175 563,-169 569,-163 575,-163"/>
<text text-anchor="middle" x="638.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="638.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust696" class="cluster">
<title>cluster_system_cpu07_mmu_dtb</title>
<g id="a_clust696"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu07.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M742,-155C742,-155 885,-155 885,-155 891,-155 897,-161 897,-167 897,-167 897,-288 897,-288 897,-294 891,-300 885,-300 885,-300 742,-300 742,-300 736,-300 730,-294 730,-288 730,-288 730,-167 730,-167 730,-161 736,-155 742,-155"/>
<text text-anchor="middle" x="813.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="813.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust697" class="cluster">
<title>cluster_system_cpu07_mmu_dtb_walker</title>
<g id="a_clust697"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu07.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M750,-163C750,-163 877,-163 877,-163 883,-163 889,-169 889,-175 889,-175 889,-242 889,-242 889,-248 883,-254 877,-254 877,-254 750,-254 750,-254 744,-254 738,-248 738,-242 738,-242 738,-175 738,-175 738,-169 744,-163 750,-163"/>
<text text-anchor="middle" x="813.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="813.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust763" class="cluster">
<title>cluster_system_cpu07_icache</title>
<g id="a_clust763"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu07.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu07.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu07.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M317,-32C317,-32 479,-32 479,-32 485,-32 491,-38 491,-44 491,-44 491,-111 491,-111 491,-117 485,-123 479,-123 479,-123 317,-123 317,-123 311,-123 305,-117 305,-111 305,-111 305,-44 305,-44 305,-38 311,-32 317,-32"/>
<text text-anchor="middle" x="398" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="398" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust769" class="cluster">
<title>cluster_system_cpu07_dcache</title>
<g id="a_clust769"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu07.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu07.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu07.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M72,-32C72,-32 234,-32 234,-32 240,-32 246,-38 246,-44 246,-44 246,-111 246,-111 246,-117 240,-123 234,-123 234,-123 72,-123 72,-123 66,-123 60,-117 60,-111 60,-111 60,-44 60,-44 60,-38 66,-32 72,-32"/>
<text text-anchor="middle" x="153" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="153" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust775" class="cluster">
<title>cluster_system_cpu07_itb_walker_cache</title>
<g id="a_clust775"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu07.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu07.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu07.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M537,-32C537,-32 699,-32 699,-32 705,-32 711,-38 711,-44 711,-44 711,-111 711,-111 711,-117 705,-123 699,-123 699,-123 537,-123 537,-123 531,-123 525,-117 525,-111 525,-111 525,-44 525,-44 525,-38 531,-32 537,-32"/>
<text text-anchor="middle" x="618" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="618" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust781" class="cluster">
<title>cluster_system_cpu07_dtb_walker_cache</title>
<g id="a_clust781"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu07.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu07.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu07.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M731,-32C731,-32 893,-32 893,-32 899,-32 905,-38 905,-44 905,-44 905,-111 905,-111 905,-117 899,-123 893,-123 893,-123 731,-123 731,-123 725,-123 719,-117 719,-111 719,-111 719,-44 719,-44 719,-38 725,-32 731,-32"/>
<text text-anchor="middle" x="812" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="812" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust787" class="cluster">
<title>cluster_system_cpu07_interrupts</title>
<g id="a_clust787"><a xlink:title="clk_domain=system.cpu07.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M250,-163C250,-163 527,-163 527,-163 533,-163 539,-169 539,-175 539,-175 539,-242 539,-242 539,-248 533,-254 527,-254 527,-254 250,-254 250,-254 244,-254 238,-248 238,-242 238,-242 238,-175 238,-175 238,-169 244,-163 250,-163"/>
<text text-anchor="middle" x="388.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="388.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust789" class="cluster">
<title>cluster_system_cpu08</title>
<g id="a_clust789"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu08.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=8&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu08.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu08.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu08.interrupts&#10;isa=system.cpu08.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu08.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu08.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu08.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu00.workload">
<path fill="#bbc6d9" stroke="#000000" d="M933,-24C933,-24 1798,-24 1798,-24 1804,-24 1810,-30 1810,-36 1810,-36 1810,-380 1810,-380 1810,-386 1804,-392 1798,-392 1798,-392 933,-392 933,-392 927,-392 921,-386 921,-380 921,-380 921,-36 921,-36 921,-30 927,-24 933,-24"/>
<text text-anchor="middle" x="1365.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu08 </text>
<text text-anchor="middle" x="1365.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust790" class="cluster">
<title>cluster_system_cpu08_mmu</title>
<g id="a_clust790"><a xlink:title="dtb=system.cpu08.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu08.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M1456,-147C1456,-147 1790,-147 1790,-147 1796,-147 1802,-153 1802,-159 1802,-159 1802,-334 1802,-334 1802,-340 1796,-346 1790,-346 1790,-346 1456,-346 1456,-346 1450,-346 1444,-340 1444,-334 1444,-334 1444,-159 1444,-159 1444,-153 1450,-147 1456,-147"/>
<text text-anchor="middle" x="1623" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="1623" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust791" class="cluster">
<title>cluster_system_cpu08_mmu_itb</title>
<g id="a_clust791"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu08.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1464,-155C1464,-155 1607,-155 1607,-155 1613,-155 1619,-161 1619,-167 1619,-167 1619,-288 1619,-288 1619,-294 1613,-300 1607,-300 1607,-300 1464,-300 1464,-300 1458,-300 1452,-294 1452,-288 1452,-288 1452,-167 1452,-167 1452,-161 1458,-155 1464,-155"/>
<text text-anchor="middle" x="1535.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="1535.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust792" class="cluster">
<title>cluster_system_cpu08_mmu_itb_walker</title>
<g id="a_clust792"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu08.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1472,-163C1472,-163 1599,-163 1599,-163 1605,-163 1611,-169 1611,-175 1611,-175 1611,-242 1611,-242 1611,-248 1605,-254 1599,-254 1599,-254 1472,-254 1472,-254 1466,-254 1460,-248 1460,-242 1460,-242 1460,-175 1460,-175 1460,-169 1466,-163 1472,-163"/>
<text text-anchor="middle" x="1535.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1535.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust794" class="cluster">
<title>cluster_system_cpu08_mmu_dtb</title>
<g id="a_clust794"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu08.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1639,-155C1639,-155 1782,-155 1782,-155 1788,-155 1794,-161 1794,-167 1794,-167 1794,-288 1794,-288 1794,-294 1788,-300 1782,-300 1782,-300 1639,-300 1639,-300 1633,-300 1627,-294 1627,-288 1627,-288 1627,-167 1627,-167 1627,-161 1633,-155 1639,-155"/>
<text text-anchor="middle" x="1710.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1710.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust795" class="cluster">
<title>cluster_system_cpu08_mmu_dtb_walker</title>
<g id="a_clust795"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu08.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1647,-163C1647,-163 1774,-163 1774,-163 1780,-163 1786,-169 1786,-175 1786,-175 1786,-242 1786,-242 1786,-248 1780,-254 1774,-254 1774,-254 1647,-254 1647,-254 1641,-254 1635,-248 1635,-242 1635,-242 1635,-175 1635,-175 1635,-169 1641,-163 1647,-163"/>
<text text-anchor="middle" x="1710.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1710.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust861" class="cluster">
<title>cluster_system_cpu08_icache</title>
<g id="a_clust861"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu08.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu08.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu08.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M1214,-32C1214,-32 1376,-32 1376,-32 1382,-32 1388,-38 1388,-44 1388,-44 1388,-111 1388,-111 1388,-117 1382,-123 1376,-123 1376,-123 1214,-123 1214,-123 1208,-123 1202,-117 1202,-111 1202,-111 1202,-44 1202,-44 1202,-38 1208,-32 1214,-32"/>
<text text-anchor="middle" x="1295" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="1295" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust867" class="cluster">
<title>cluster_system_cpu08_dcache</title>
<g id="a_clust867"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu08.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu08.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu08.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M969,-32C969,-32 1131,-32 1131,-32 1137,-32 1143,-38 1143,-44 1143,-44 1143,-111 1143,-111 1143,-117 1137,-123 1131,-123 1131,-123 969,-123 969,-123 963,-123 957,-117 957,-111 957,-111 957,-44 957,-44 957,-38 963,-32 969,-32"/>
<text text-anchor="middle" x="1050" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="1050" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust873" class="cluster">
<title>cluster_system_cpu08_itb_walker_cache</title>
<g id="a_clust873"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu08.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu08.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu08.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1434,-32C1434,-32 1596,-32 1596,-32 1602,-32 1608,-38 1608,-44 1608,-44 1608,-111 1608,-111 1608,-117 1602,-123 1596,-123 1596,-123 1434,-123 1434,-123 1428,-123 1422,-117 1422,-111 1422,-111 1422,-44 1422,-44 1422,-38 1428,-32 1434,-32"/>
<text text-anchor="middle" x="1515" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="1515" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust879" class="cluster">
<title>cluster_system_cpu08_dtb_walker_cache</title>
<g id="a_clust879"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu08.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu08.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu08.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1628,-32C1628,-32 1790,-32 1790,-32 1796,-32 1802,-38 1802,-44 1802,-44 1802,-111 1802,-111 1802,-117 1796,-123 1790,-123 1790,-123 1628,-123 1628,-123 1622,-123 1616,-117 1616,-111 1616,-111 1616,-44 1616,-44 1616,-38 1622,-32 1628,-32"/>
<text text-anchor="middle" x="1709" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="1709" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust885" class="cluster">
<title>cluster_system_cpu08_interrupts</title>
<g id="a_clust885"><a xlink:title="clk_domain=system.cpu08.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M1147,-163C1147,-163 1424,-163 1424,-163 1430,-163 1436,-169 1436,-175 1436,-175 1436,-242 1436,-242 1436,-248 1430,-254 1424,-254 1424,-254 1147,-254 1147,-254 1141,-254 1135,-248 1135,-242 1135,-242 1135,-175 1135,-175 1135,-169 1141,-163 1147,-163"/>
<text text-anchor="middle" x="1285.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="1285.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust887" class="cluster">
<title>cluster_system_cpu09</title>
<g id="a_clust887"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu09.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=9&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu09.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu09.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu09.interrupts&#10;isa=system.cpu09.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu09.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu09.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu09.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu00.workload">
<path fill="#bbc6d9" stroke="#000000" d="M1830,-24C1830,-24 2695,-24 2695,-24 2701,-24 2707,-30 2707,-36 2707,-36 2707,-380 2707,-380 2707,-386 2701,-392 2695,-392 2695,-392 1830,-392 1830,-392 1824,-392 1818,-386 1818,-380 1818,-380 1818,-36 1818,-36 1818,-30 1824,-24 1830,-24"/>
<text text-anchor="middle" x="2262.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu09 </text>
<text text-anchor="middle" x="2262.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust888" class="cluster">
<title>cluster_system_cpu09_mmu</title>
<g id="a_clust888"><a xlink:title="dtb=system.cpu09.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu09.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M2353,-147C2353,-147 2687,-147 2687,-147 2693,-147 2699,-153 2699,-159 2699,-159 2699,-334 2699,-334 2699,-340 2693,-346 2687,-346 2687,-346 2353,-346 2353,-346 2347,-346 2341,-340 2341,-334 2341,-334 2341,-159 2341,-159 2341,-153 2347,-147 2353,-147"/>
<text text-anchor="middle" x="2520" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="2520" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust889" class="cluster">
<title>cluster_system_cpu09_mmu_itb</title>
<g id="a_clust889"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu09.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2361,-155C2361,-155 2504,-155 2504,-155 2510,-155 2516,-161 2516,-167 2516,-167 2516,-288 2516,-288 2516,-294 2510,-300 2504,-300 2504,-300 2361,-300 2361,-300 2355,-300 2349,-294 2349,-288 2349,-288 2349,-167 2349,-167 2349,-161 2355,-155 2361,-155"/>
<text text-anchor="middle" x="2432.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="2432.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust890" class="cluster">
<title>cluster_system_cpu09_mmu_itb_walker</title>
<g id="a_clust890"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu09.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M2369,-163C2369,-163 2496,-163 2496,-163 2502,-163 2508,-169 2508,-175 2508,-175 2508,-242 2508,-242 2508,-248 2502,-254 2496,-254 2496,-254 2369,-254 2369,-254 2363,-254 2357,-248 2357,-242 2357,-242 2357,-175 2357,-175 2357,-169 2363,-163 2369,-163"/>
<text text-anchor="middle" x="2432.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2432.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust892" class="cluster">
<title>cluster_system_cpu09_mmu_dtb</title>
<g id="a_clust892"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu09.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2536,-155C2536,-155 2679,-155 2679,-155 2685,-155 2691,-161 2691,-167 2691,-167 2691,-288 2691,-288 2691,-294 2685,-300 2679,-300 2679,-300 2536,-300 2536,-300 2530,-300 2524,-294 2524,-288 2524,-288 2524,-167 2524,-167 2524,-161 2530,-155 2536,-155"/>
<text text-anchor="middle" x="2607.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="2607.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust893" class="cluster">
<title>cluster_system_cpu09_mmu_dtb_walker</title>
<g id="a_clust893"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu09.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M2544,-163C2544,-163 2671,-163 2671,-163 2677,-163 2683,-169 2683,-175 2683,-175 2683,-242 2683,-242 2683,-248 2677,-254 2671,-254 2671,-254 2544,-254 2544,-254 2538,-254 2532,-248 2532,-242 2532,-242 2532,-175 2532,-175 2532,-169 2538,-163 2544,-163"/>
<text text-anchor="middle" x="2607.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2607.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust959" class="cluster">
<title>cluster_system_cpu09_icache</title>
<g id="a_clust959"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu09.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu09.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu09.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M2086,-32C2086,-32 2248,-32 2248,-32 2254,-32 2260,-38 2260,-44 2260,-44 2260,-111 2260,-111 2260,-117 2254,-123 2248,-123 2248,-123 2086,-123 2086,-123 2080,-123 2074,-117 2074,-111 2074,-111 2074,-44 2074,-44 2074,-38 2080,-32 2086,-32"/>
<text text-anchor="middle" x="2167" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="2167" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust965" class="cluster">
<title>cluster_system_cpu09_dcache</title>
<g id="a_clust965"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu09.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu09.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu09.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1866,-32C1866,-32 2028,-32 2028,-32 2034,-32 2040,-38 2040,-44 2040,-44 2040,-111 2040,-111 2040,-117 2034,-123 2028,-123 2028,-123 1866,-123 1866,-123 1860,-123 1854,-117 1854,-111 1854,-111 1854,-44 1854,-44 1854,-38 1860,-32 1866,-32"/>
<text text-anchor="middle" x="1947" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="1947" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust971" class="cluster">
<title>cluster_system_cpu09_itb_walker_cache</title>
<g id="a_clust971"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu09.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu09.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu09.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2331,-32C2331,-32 2493,-32 2493,-32 2499,-32 2505,-38 2505,-44 2505,-44 2505,-111 2505,-111 2505,-117 2499,-123 2493,-123 2493,-123 2331,-123 2331,-123 2325,-123 2319,-117 2319,-111 2319,-111 2319,-44 2319,-44 2319,-38 2325,-32 2331,-32"/>
<text text-anchor="middle" x="2412" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="2412" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust977" class="cluster">
<title>cluster_system_cpu09_dtb_walker_cache</title>
<g id="a_clust977"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu09.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu09.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu09.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2525,-32C2525,-32 2687,-32 2687,-32 2693,-32 2699,-38 2699,-44 2699,-44 2699,-111 2699,-111 2699,-117 2693,-123 2687,-123 2687,-123 2525,-123 2525,-123 2519,-123 2513,-117 2513,-111 2513,-111 2513,-44 2513,-44 2513,-38 2519,-32 2525,-32"/>
<text text-anchor="middle" x="2606" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="2606" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust983" class="cluster">
<title>cluster_system_cpu09_interrupts</title>
<g id="a_clust983"><a xlink:title="clk_domain=system.cpu09.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M2044,-163C2044,-163 2321,-163 2321,-163 2327,-163 2333,-169 2333,-175 2333,-175 2333,-242 2333,-242 2333,-248 2327,-254 2321,-254 2321,-254 2044,-254 2044,-254 2038,-254 2032,-248 2032,-242 2032,-242 2032,-175 2032,-175 2032,-169 2038,-163 2044,-163"/>
<text text-anchor="middle" x="2182.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="2182.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust985" class="cluster">
<title>cluster_system_cpu10</title>
<g id="a_clust985"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu10.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=10&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu10.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu10.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu10.interrupts&#10;isa=system.cpu10.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu10.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu10.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu10.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu00.workload">
<path fill="#bbc6d9" stroke="#000000" d="M2727,-24C2727,-24 3592,-24 3592,-24 3598,-24 3604,-30 3604,-36 3604,-36 3604,-380 3604,-380 3604,-386 3598,-392 3592,-392 3592,-392 2727,-392 2727,-392 2721,-392 2715,-386 2715,-380 2715,-380 2715,-36 2715,-36 2715,-30 2721,-24 2727,-24"/>
<text text-anchor="middle" x="3159.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu10 </text>
<text text-anchor="middle" x="3159.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust986" class="cluster">
<title>cluster_system_cpu10_mmu</title>
<g id="a_clust986"><a xlink:title="dtb=system.cpu10.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu10.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M3250,-147C3250,-147 3584,-147 3584,-147 3590,-147 3596,-153 3596,-159 3596,-159 3596,-334 3596,-334 3596,-340 3590,-346 3584,-346 3584,-346 3250,-346 3250,-346 3244,-346 3238,-340 3238,-334 3238,-334 3238,-159 3238,-159 3238,-153 3244,-147 3250,-147"/>
<text text-anchor="middle" x="3417" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="3417" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust987" class="cluster">
<title>cluster_system_cpu10_mmu_itb</title>
<g id="a_clust987"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu10.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M3258,-155C3258,-155 3401,-155 3401,-155 3407,-155 3413,-161 3413,-167 3413,-167 3413,-288 3413,-288 3413,-294 3407,-300 3401,-300 3401,-300 3258,-300 3258,-300 3252,-300 3246,-294 3246,-288 3246,-288 3246,-167 3246,-167 3246,-161 3252,-155 3258,-155"/>
<text text-anchor="middle" x="3329.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="3329.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust988" class="cluster">
<title>cluster_system_cpu10_mmu_itb_walker</title>
<g id="a_clust988"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu10.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M3266,-163C3266,-163 3393,-163 3393,-163 3399,-163 3405,-169 3405,-175 3405,-175 3405,-242 3405,-242 3405,-248 3399,-254 3393,-254 3393,-254 3266,-254 3266,-254 3260,-254 3254,-248 3254,-242 3254,-242 3254,-175 3254,-175 3254,-169 3260,-163 3266,-163"/>
<text text-anchor="middle" x="3329.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="3329.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust990" class="cluster">
<title>cluster_system_cpu10_mmu_dtb</title>
<g id="a_clust990"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu10.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M3433,-155C3433,-155 3576,-155 3576,-155 3582,-155 3588,-161 3588,-167 3588,-167 3588,-288 3588,-288 3588,-294 3582,-300 3576,-300 3576,-300 3433,-300 3433,-300 3427,-300 3421,-294 3421,-288 3421,-288 3421,-167 3421,-167 3421,-161 3427,-155 3433,-155"/>
<text text-anchor="middle" x="3504.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="3504.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust991" class="cluster">
<title>cluster_system_cpu10_mmu_dtb_walker</title>
<g id="a_clust991"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu10.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M3441,-163C3441,-163 3568,-163 3568,-163 3574,-163 3580,-169 3580,-175 3580,-175 3580,-242 3580,-242 3580,-248 3574,-254 3568,-254 3568,-254 3441,-254 3441,-254 3435,-254 3429,-248 3429,-242 3429,-242 3429,-175 3429,-175 3429,-169 3435,-163 3441,-163"/>
<text text-anchor="middle" x="3504.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="3504.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust1057" class="cluster">
<title>cluster_system_cpu10_icache</title>
<g id="a_clust1057"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu10.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu10.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu10.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M2983,-32C2983,-32 3145,-32 3145,-32 3151,-32 3157,-38 3157,-44 3157,-44 3157,-111 3157,-111 3157,-117 3151,-123 3145,-123 3145,-123 2983,-123 2983,-123 2977,-123 2971,-117 2971,-111 2971,-111 2971,-44 2971,-44 2971,-38 2977,-32 2983,-32"/>
<text text-anchor="middle" x="3064" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="3064" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust1063" class="cluster">
<title>cluster_system_cpu10_dcache</title>
<g id="a_clust1063"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu10.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu10.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu10.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2763,-32C2763,-32 2925,-32 2925,-32 2931,-32 2937,-38 2937,-44 2937,-44 2937,-111 2937,-111 2937,-117 2931,-123 2925,-123 2925,-123 2763,-123 2763,-123 2757,-123 2751,-117 2751,-111 2751,-111 2751,-44 2751,-44 2751,-38 2757,-32 2763,-32"/>
<text text-anchor="middle" x="2844" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="2844" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust1069" class="cluster">
<title>cluster_system_cpu10_itb_walker_cache</title>
<g id="a_clust1069"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu10.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu10.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu10.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3228,-32C3228,-32 3390,-32 3390,-32 3396,-32 3402,-38 3402,-44 3402,-44 3402,-111 3402,-111 3402,-117 3396,-123 3390,-123 3390,-123 3228,-123 3228,-123 3222,-123 3216,-117 3216,-111 3216,-111 3216,-44 3216,-44 3216,-38 3222,-32 3228,-32"/>
<text text-anchor="middle" x="3309" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="3309" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust1075" class="cluster">
<title>cluster_system_cpu10_dtb_walker_cache</title>
<g id="a_clust1075"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu10.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu10.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu10.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3422,-32C3422,-32 3584,-32 3584,-32 3590,-32 3596,-38 3596,-44 3596,-44 3596,-111 3596,-111 3596,-117 3590,-123 3584,-123 3584,-123 3422,-123 3422,-123 3416,-123 3410,-117 3410,-111 3410,-111 3410,-44 3410,-44 3410,-38 3416,-32 3422,-32"/>
<text text-anchor="middle" x="3503" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="3503" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust1081" class="cluster">
<title>cluster_system_cpu10_interrupts</title>
<g id="a_clust1081"><a xlink:title="clk_domain=system.cpu10.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M2941,-163C2941,-163 3218,-163 3218,-163 3224,-163 3230,-169 3230,-175 3230,-175 3230,-242 3230,-242 3230,-248 3224,-254 3218,-254 3218,-254 2941,-254 2941,-254 2935,-254 2929,-248 2929,-242 2929,-242 2929,-175 2929,-175 2929,-169 2935,-163 2941,-163"/>
<text text-anchor="middle" x="3079.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="3079.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust1083" class="cluster">
<title>cluster_system_cpu11</title>
<g id="a_clust1083"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu11.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=11&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu11.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu11.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu11.interrupts&#10;isa=system.cpu11.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu11.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu11.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu11.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu00.workload">
<path fill="#bbc6d9" stroke="#000000" d="M3624,-24C3624,-24 4489,-24 4489,-24 4495,-24 4501,-30 4501,-36 4501,-36 4501,-380 4501,-380 4501,-386 4495,-392 4489,-392 4489,-392 3624,-392 3624,-392 3618,-392 3612,-386 3612,-380 3612,-380 3612,-36 3612,-36 3612,-30 3618,-24 3624,-24"/>
<text text-anchor="middle" x="4056.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu11 </text>
<text text-anchor="middle" x="4056.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust1084" class="cluster">
<title>cluster_system_cpu11_mmu</title>
<g id="a_clust1084"><a xlink:title="dtb=system.cpu11.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu11.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M4147,-147C4147,-147 4481,-147 4481,-147 4487,-147 4493,-153 4493,-159 4493,-159 4493,-334 4493,-334 4493,-340 4487,-346 4481,-346 4481,-346 4147,-346 4147,-346 4141,-346 4135,-340 4135,-334 4135,-334 4135,-159 4135,-159 4135,-153 4141,-147 4147,-147"/>
<text text-anchor="middle" x="4314" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="4314" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust1085" class="cluster">
<title>cluster_system_cpu11_mmu_itb</title>
<g id="a_clust1085"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu11.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M4155,-155C4155,-155 4298,-155 4298,-155 4304,-155 4310,-161 4310,-167 4310,-167 4310,-288 4310,-288 4310,-294 4304,-300 4298,-300 4298,-300 4155,-300 4155,-300 4149,-300 4143,-294 4143,-288 4143,-288 4143,-167 4143,-167 4143,-161 4149,-155 4155,-155"/>
<text text-anchor="middle" x="4226.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="4226.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust1086" class="cluster">
<title>cluster_system_cpu11_mmu_itb_walker</title>
<g id="a_clust1086"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu11.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M4163,-163C4163,-163 4290,-163 4290,-163 4296,-163 4302,-169 4302,-175 4302,-175 4302,-242 4302,-242 4302,-248 4296,-254 4290,-254 4290,-254 4163,-254 4163,-254 4157,-254 4151,-248 4151,-242 4151,-242 4151,-175 4151,-175 4151,-169 4157,-163 4163,-163"/>
<text text-anchor="middle" x="4226.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="4226.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust1088" class="cluster">
<title>cluster_system_cpu11_mmu_dtb</title>
<g id="a_clust1088"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu11.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M4330,-155C4330,-155 4473,-155 4473,-155 4479,-155 4485,-161 4485,-167 4485,-167 4485,-288 4485,-288 4485,-294 4479,-300 4473,-300 4473,-300 4330,-300 4330,-300 4324,-300 4318,-294 4318,-288 4318,-288 4318,-167 4318,-167 4318,-161 4324,-155 4330,-155"/>
<text text-anchor="middle" x="4401.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="4401.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust1089" class="cluster">
<title>cluster_system_cpu11_mmu_dtb_walker</title>
<g id="a_clust1089"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu11.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M4338,-163C4338,-163 4465,-163 4465,-163 4471,-163 4477,-169 4477,-175 4477,-175 4477,-242 4477,-242 4477,-248 4471,-254 4465,-254 4465,-254 4338,-254 4338,-254 4332,-254 4326,-248 4326,-242 4326,-242 4326,-175 4326,-175 4326,-169 4332,-163 4338,-163"/>
<text text-anchor="middle" x="4401.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="4401.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust1155" class="cluster">
<title>cluster_system_cpu11_icache</title>
<g id="a_clust1155"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu11.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu11.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu11.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M3880,-32C3880,-32 4042,-32 4042,-32 4048,-32 4054,-38 4054,-44 4054,-44 4054,-111 4054,-111 4054,-117 4048,-123 4042,-123 4042,-123 3880,-123 3880,-123 3874,-123 3868,-117 3868,-111 3868,-111 3868,-44 3868,-44 3868,-38 3874,-32 3880,-32"/>
<text text-anchor="middle" x="3961" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="3961" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust1161" class="cluster">
<title>cluster_system_cpu11_dcache</title>
<g id="a_clust1161"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu11.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu11.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu11.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3660,-32C3660,-32 3822,-32 3822,-32 3828,-32 3834,-38 3834,-44 3834,-44 3834,-111 3834,-111 3834,-117 3828,-123 3822,-123 3822,-123 3660,-123 3660,-123 3654,-123 3648,-117 3648,-111 3648,-111 3648,-44 3648,-44 3648,-38 3654,-32 3660,-32"/>
<text text-anchor="middle" x="3741" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="3741" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust1167" class="cluster">
<title>cluster_system_cpu11_itb_walker_cache</title>
<g id="a_clust1167"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu11.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu11.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu11.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M4125,-32C4125,-32 4287,-32 4287,-32 4293,-32 4299,-38 4299,-44 4299,-44 4299,-111 4299,-111 4299,-117 4293,-123 4287,-123 4287,-123 4125,-123 4125,-123 4119,-123 4113,-117 4113,-111 4113,-111 4113,-44 4113,-44 4113,-38 4119,-32 4125,-32"/>
<text text-anchor="middle" x="4206" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="4206" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust1173" class="cluster">
<title>cluster_system_cpu11_dtb_walker_cache</title>
<g id="a_clust1173"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu11.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu11.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu11.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M4319,-32C4319,-32 4481,-32 4481,-32 4487,-32 4493,-38 4493,-44 4493,-44 4493,-111 4493,-111 4493,-117 4487,-123 4481,-123 4481,-123 4319,-123 4319,-123 4313,-123 4307,-117 4307,-111 4307,-111 4307,-44 4307,-44 4307,-38 4313,-32 4319,-32"/>
<text text-anchor="middle" x="4400" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="4400" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust1179" class="cluster">
<title>cluster_system_cpu11_interrupts</title>
<g id="a_clust1179"><a xlink:title="clk_domain=system.cpu11.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M3838,-163C3838,-163 4115,-163 4115,-163 4121,-163 4127,-169 4127,-175 4127,-175 4127,-242 4127,-242 4127,-248 4121,-254 4115,-254 4115,-254 3838,-254 3838,-254 3832,-254 3826,-248 3826,-242 3826,-242 3826,-175 3826,-175 3826,-169 3832,-163 3838,-163"/>
<text text-anchor="middle" x="3976.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="3976.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust1181" class="cluster">
<title>cluster_system_cpu12</title>
<g id="a_clust1181"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu12.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=12&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu12.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu12.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu12.interrupts&#10;isa=system.cpu12.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu12.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu12.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu12.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu00.workload">
<path fill="#bbc6d9" stroke="#000000" d="M4521,-24C4521,-24 5386,-24 5386,-24 5392,-24 5398,-30 5398,-36 5398,-36 5398,-380 5398,-380 5398,-386 5392,-392 5386,-392 5386,-392 4521,-392 4521,-392 4515,-392 4509,-386 4509,-380 4509,-380 4509,-36 4509,-36 4509,-30 4515,-24 4521,-24"/>
<text text-anchor="middle" x="4953.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu12 </text>
<text text-anchor="middle" x="4953.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust1182" class="cluster">
<title>cluster_system_cpu12_mmu</title>
<g id="a_clust1182"><a xlink:title="dtb=system.cpu12.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu12.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M5044,-147C5044,-147 5378,-147 5378,-147 5384,-147 5390,-153 5390,-159 5390,-159 5390,-334 5390,-334 5390,-340 5384,-346 5378,-346 5378,-346 5044,-346 5044,-346 5038,-346 5032,-340 5032,-334 5032,-334 5032,-159 5032,-159 5032,-153 5038,-147 5044,-147"/>
<text text-anchor="middle" x="5211" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="5211" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust1183" class="cluster">
<title>cluster_system_cpu12_mmu_itb</title>
<g id="a_clust1183"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu12.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M5052,-155C5052,-155 5195,-155 5195,-155 5201,-155 5207,-161 5207,-167 5207,-167 5207,-288 5207,-288 5207,-294 5201,-300 5195,-300 5195,-300 5052,-300 5052,-300 5046,-300 5040,-294 5040,-288 5040,-288 5040,-167 5040,-167 5040,-161 5046,-155 5052,-155"/>
<text text-anchor="middle" x="5123.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="5123.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust1184" class="cluster">
<title>cluster_system_cpu12_mmu_itb_walker</title>
<g id="a_clust1184"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu12.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M5060,-163C5060,-163 5187,-163 5187,-163 5193,-163 5199,-169 5199,-175 5199,-175 5199,-242 5199,-242 5199,-248 5193,-254 5187,-254 5187,-254 5060,-254 5060,-254 5054,-254 5048,-248 5048,-242 5048,-242 5048,-175 5048,-175 5048,-169 5054,-163 5060,-163"/>
<text text-anchor="middle" x="5123.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="5123.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust1186" class="cluster">
<title>cluster_system_cpu12_mmu_dtb</title>
<g id="a_clust1186"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu12.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M5227,-155C5227,-155 5370,-155 5370,-155 5376,-155 5382,-161 5382,-167 5382,-167 5382,-288 5382,-288 5382,-294 5376,-300 5370,-300 5370,-300 5227,-300 5227,-300 5221,-300 5215,-294 5215,-288 5215,-288 5215,-167 5215,-167 5215,-161 5221,-155 5227,-155"/>
<text text-anchor="middle" x="5298.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="5298.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust1187" class="cluster">
<title>cluster_system_cpu12_mmu_dtb_walker</title>
<g id="a_clust1187"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu12.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M5235,-163C5235,-163 5362,-163 5362,-163 5368,-163 5374,-169 5374,-175 5374,-175 5374,-242 5374,-242 5374,-248 5368,-254 5362,-254 5362,-254 5235,-254 5235,-254 5229,-254 5223,-248 5223,-242 5223,-242 5223,-175 5223,-175 5223,-169 5229,-163 5235,-163"/>
<text text-anchor="middle" x="5298.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="5298.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust1253" class="cluster">
<title>cluster_system_cpu12_icache</title>
<g id="a_clust1253"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu12.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu12.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu12.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M4802,-32C4802,-32 4964,-32 4964,-32 4970,-32 4976,-38 4976,-44 4976,-44 4976,-111 4976,-111 4976,-117 4970,-123 4964,-123 4964,-123 4802,-123 4802,-123 4796,-123 4790,-117 4790,-111 4790,-111 4790,-44 4790,-44 4790,-38 4796,-32 4802,-32"/>
<text text-anchor="middle" x="4883" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="4883" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust1259" class="cluster">
<title>cluster_system_cpu12_dcache</title>
<g id="a_clust1259"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu12.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu12.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu12.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M4557,-32C4557,-32 4719,-32 4719,-32 4725,-32 4731,-38 4731,-44 4731,-44 4731,-111 4731,-111 4731,-117 4725,-123 4719,-123 4719,-123 4557,-123 4557,-123 4551,-123 4545,-117 4545,-111 4545,-111 4545,-44 4545,-44 4545,-38 4551,-32 4557,-32"/>
<text text-anchor="middle" x="4638" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="4638" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust1265" class="cluster">
<title>cluster_system_cpu12_itb_walker_cache</title>
<g id="a_clust1265"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu12.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu12.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu12.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M5022,-32C5022,-32 5184,-32 5184,-32 5190,-32 5196,-38 5196,-44 5196,-44 5196,-111 5196,-111 5196,-117 5190,-123 5184,-123 5184,-123 5022,-123 5022,-123 5016,-123 5010,-117 5010,-111 5010,-111 5010,-44 5010,-44 5010,-38 5016,-32 5022,-32"/>
<text text-anchor="middle" x="5103" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="5103" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust1271" class="cluster">
<title>cluster_system_cpu12_dtb_walker_cache</title>
<g id="a_clust1271"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu12.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu12.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu12.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M5216,-32C5216,-32 5378,-32 5378,-32 5384,-32 5390,-38 5390,-44 5390,-44 5390,-111 5390,-111 5390,-117 5384,-123 5378,-123 5378,-123 5216,-123 5216,-123 5210,-123 5204,-117 5204,-111 5204,-111 5204,-44 5204,-44 5204,-38 5210,-32 5216,-32"/>
<text text-anchor="middle" x="5297" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="5297" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust1277" class="cluster">
<title>cluster_system_cpu12_interrupts</title>
<g id="a_clust1277"><a xlink:title="clk_domain=system.cpu12.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M4735,-163C4735,-163 5012,-163 5012,-163 5018,-163 5024,-169 5024,-175 5024,-175 5024,-242 5024,-242 5024,-248 5018,-254 5012,-254 5012,-254 4735,-254 4735,-254 4729,-254 4723,-248 4723,-242 4723,-242 4723,-175 4723,-175 4723,-169 4729,-163 4735,-163"/>
<text text-anchor="middle" x="4873.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="4873.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust1279" class="cluster">
<title>cluster_system_cpu13</title>
<g id="a_clust1279"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu13.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=13&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu13.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu13.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu13.interrupts&#10;isa=system.cpu13.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu13.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu13.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu13.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu00.workload">
<path fill="#bbc6d9" stroke="#000000" d="M5418,-24C5418,-24 6283,-24 6283,-24 6289,-24 6295,-30 6295,-36 6295,-36 6295,-380 6295,-380 6295,-386 6289,-392 6283,-392 6283,-392 5418,-392 5418,-392 5412,-392 5406,-386 5406,-380 5406,-380 5406,-36 5406,-36 5406,-30 5412,-24 5418,-24"/>
<text text-anchor="middle" x="5850.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu13 </text>
<text text-anchor="middle" x="5850.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust1280" class="cluster">
<title>cluster_system_cpu13_mmu</title>
<g id="a_clust1280"><a xlink:title="dtb=system.cpu13.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu13.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M5941,-147C5941,-147 6275,-147 6275,-147 6281,-147 6287,-153 6287,-159 6287,-159 6287,-334 6287,-334 6287,-340 6281,-346 6275,-346 6275,-346 5941,-346 5941,-346 5935,-346 5929,-340 5929,-334 5929,-334 5929,-159 5929,-159 5929,-153 5935,-147 5941,-147"/>
<text text-anchor="middle" x="6108" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="6108" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust1281" class="cluster">
<title>cluster_system_cpu13_mmu_itb</title>
<g id="a_clust1281"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu13.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M5949,-155C5949,-155 6092,-155 6092,-155 6098,-155 6104,-161 6104,-167 6104,-167 6104,-288 6104,-288 6104,-294 6098,-300 6092,-300 6092,-300 5949,-300 5949,-300 5943,-300 5937,-294 5937,-288 5937,-288 5937,-167 5937,-167 5937,-161 5943,-155 5949,-155"/>
<text text-anchor="middle" x="6020.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="6020.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust1282" class="cluster">
<title>cluster_system_cpu13_mmu_itb_walker</title>
<g id="a_clust1282"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu13.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M5957,-163C5957,-163 6084,-163 6084,-163 6090,-163 6096,-169 6096,-175 6096,-175 6096,-242 6096,-242 6096,-248 6090,-254 6084,-254 6084,-254 5957,-254 5957,-254 5951,-254 5945,-248 5945,-242 5945,-242 5945,-175 5945,-175 5945,-169 5951,-163 5957,-163"/>
<text text-anchor="middle" x="6020.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="6020.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust1284" class="cluster">
<title>cluster_system_cpu13_mmu_dtb</title>
<g id="a_clust1284"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu13.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M6124,-155C6124,-155 6267,-155 6267,-155 6273,-155 6279,-161 6279,-167 6279,-167 6279,-288 6279,-288 6279,-294 6273,-300 6267,-300 6267,-300 6124,-300 6124,-300 6118,-300 6112,-294 6112,-288 6112,-288 6112,-167 6112,-167 6112,-161 6118,-155 6124,-155"/>
<text text-anchor="middle" x="6195.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="6195.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust1285" class="cluster">
<title>cluster_system_cpu13_mmu_dtb_walker</title>
<g id="a_clust1285"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu13.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M6132,-163C6132,-163 6259,-163 6259,-163 6265,-163 6271,-169 6271,-175 6271,-175 6271,-242 6271,-242 6271,-248 6265,-254 6259,-254 6259,-254 6132,-254 6132,-254 6126,-254 6120,-248 6120,-242 6120,-242 6120,-175 6120,-175 6120,-169 6126,-163 6132,-163"/>
<text text-anchor="middle" x="6195.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="6195.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust1351" class="cluster">
<title>cluster_system_cpu13_icache</title>
<g id="a_clust1351"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu13.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu13.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu13.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M5674,-32C5674,-32 5836,-32 5836,-32 5842,-32 5848,-38 5848,-44 5848,-44 5848,-111 5848,-111 5848,-117 5842,-123 5836,-123 5836,-123 5674,-123 5674,-123 5668,-123 5662,-117 5662,-111 5662,-111 5662,-44 5662,-44 5662,-38 5668,-32 5674,-32"/>
<text text-anchor="middle" x="5755" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="5755" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust1357" class="cluster">
<title>cluster_system_cpu13_dcache</title>
<g id="a_clust1357"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu13.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu13.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu13.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M5454,-32C5454,-32 5616,-32 5616,-32 5622,-32 5628,-38 5628,-44 5628,-44 5628,-111 5628,-111 5628,-117 5622,-123 5616,-123 5616,-123 5454,-123 5454,-123 5448,-123 5442,-117 5442,-111 5442,-111 5442,-44 5442,-44 5442,-38 5448,-32 5454,-32"/>
<text text-anchor="middle" x="5535" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="5535" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust1363" class="cluster">
<title>cluster_system_cpu13_itb_walker_cache</title>
<g id="a_clust1363"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu13.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu13.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu13.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M5919,-32C5919,-32 6081,-32 6081,-32 6087,-32 6093,-38 6093,-44 6093,-44 6093,-111 6093,-111 6093,-117 6087,-123 6081,-123 6081,-123 5919,-123 5919,-123 5913,-123 5907,-117 5907,-111 5907,-111 5907,-44 5907,-44 5907,-38 5913,-32 5919,-32"/>
<text text-anchor="middle" x="6000" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="6000" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust1369" class="cluster">
<title>cluster_system_cpu13_dtb_walker_cache</title>
<g id="a_clust1369"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu13.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu13.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu13.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M6113,-32C6113,-32 6275,-32 6275,-32 6281,-32 6287,-38 6287,-44 6287,-44 6287,-111 6287,-111 6287,-117 6281,-123 6275,-123 6275,-123 6113,-123 6113,-123 6107,-123 6101,-117 6101,-111 6101,-111 6101,-44 6101,-44 6101,-38 6107,-32 6113,-32"/>
<text text-anchor="middle" x="6194" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="6194" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust1375" class="cluster">
<title>cluster_system_cpu13_interrupts</title>
<g id="a_clust1375"><a xlink:title="clk_domain=system.cpu13.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M5632,-163C5632,-163 5909,-163 5909,-163 5915,-163 5921,-169 5921,-175 5921,-175 5921,-242 5921,-242 5921,-248 5915,-254 5909,-254 5909,-254 5632,-254 5632,-254 5626,-254 5620,-248 5620,-242 5620,-242 5620,-175 5620,-175 5620,-169 5626,-163 5632,-163"/>
<text text-anchor="middle" x="5770.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="5770.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust1377" class="cluster">
<title>cluster_system_cpu14</title>
<g id="a_clust1377"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu14.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=14&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu14.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu14.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu14.interrupts&#10;isa=system.cpu14.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu14.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu14.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu14.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu00.workload">
<path fill="#bbc6d9" stroke="#000000" d="M6315,-24C6315,-24 7180,-24 7180,-24 7186,-24 7192,-30 7192,-36 7192,-36 7192,-380 7192,-380 7192,-386 7186,-392 7180,-392 7180,-392 6315,-392 6315,-392 6309,-392 6303,-386 6303,-380 6303,-380 6303,-36 6303,-36 6303,-30 6309,-24 6315,-24"/>
<text text-anchor="middle" x="6747.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu14 </text>
<text text-anchor="middle" x="6747.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust1378" class="cluster">
<title>cluster_system_cpu14_mmu</title>
<g id="a_clust1378"><a xlink:title="dtb=system.cpu14.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu14.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M6838,-147C6838,-147 7172,-147 7172,-147 7178,-147 7184,-153 7184,-159 7184,-159 7184,-334 7184,-334 7184,-340 7178,-346 7172,-346 7172,-346 6838,-346 6838,-346 6832,-346 6826,-340 6826,-334 6826,-334 6826,-159 6826,-159 6826,-153 6832,-147 6838,-147"/>
<text text-anchor="middle" x="7005" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="7005" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust1379" class="cluster">
<title>cluster_system_cpu14_mmu_itb</title>
<g id="a_clust1379"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu14.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M6846,-155C6846,-155 6989,-155 6989,-155 6995,-155 7001,-161 7001,-167 7001,-167 7001,-288 7001,-288 7001,-294 6995,-300 6989,-300 6989,-300 6846,-300 6846,-300 6840,-300 6834,-294 6834,-288 6834,-288 6834,-167 6834,-167 6834,-161 6840,-155 6846,-155"/>
<text text-anchor="middle" x="6917.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="6917.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust1380" class="cluster">
<title>cluster_system_cpu14_mmu_itb_walker</title>
<g id="a_clust1380"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu14.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M6854,-163C6854,-163 6981,-163 6981,-163 6987,-163 6993,-169 6993,-175 6993,-175 6993,-242 6993,-242 6993,-248 6987,-254 6981,-254 6981,-254 6854,-254 6854,-254 6848,-254 6842,-248 6842,-242 6842,-242 6842,-175 6842,-175 6842,-169 6848,-163 6854,-163"/>
<text text-anchor="middle" x="6917.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="6917.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust1382" class="cluster">
<title>cluster_system_cpu14_mmu_dtb</title>
<g id="a_clust1382"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu14.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M7021,-155C7021,-155 7164,-155 7164,-155 7170,-155 7176,-161 7176,-167 7176,-167 7176,-288 7176,-288 7176,-294 7170,-300 7164,-300 7164,-300 7021,-300 7021,-300 7015,-300 7009,-294 7009,-288 7009,-288 7009,-167 7009,-167 7009,-161 7015,-155 7021,-155"/>
<text text-anchor="middle" x="7092.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="7092.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust1383" class="cluster">
<title>cluster_system_cpu14_mmu_dtb_walker</title>
<g id="a_clust1383"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu14.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M7029,-163C7029,-163 7156,-163 7156,-163 7162,-163 7168,-169 7168,-175 7168,-175 7168,-242 7168,-242 7168,-248 7162,-254 7156,-254 7156,-254 7029,-254 7029,-254 7023,-254 7017,-248 7017,-242 7017,-242 7017,-175 7017,-175 7017,-169 7023,-163 7029,-163"/>
<text text-anchor="middle" x="7092.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="7092.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust1449" class="cluster">
<title>cluster_system_cpu14_icache</title>
<g id="a_clust1449"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu14.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu14.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu14.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M6571,-32C6571,-32 6733,-32 6733,-32 6739,-32 6745,-38 6745,-44 6745,-44 6745,-111 6745,-111 6745,-117 6739,-123 6733,-123 6733,-123 6571,-123 6571,-123 6565,-123 6559,-117 6559,-111 6559,-111 6559,-44 6559,-44 6559,-38 6565,-32 6571,-32"/>
<text text-anchor="middle" x="6652" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="6652" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust1455" class="cluster">
<title>cluster_system_cpu14_dcache</title>
<g id="a_clust1455"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu14.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu14.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu14.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M6351,-32C6351,-32 6513,-32 6513,-32 6519,-32 6525,-38 6525,-44 6525,-44 6525,-111 6525,-111 6525,-117 6519,-123 6513,-123 6513,-123 6351,-123 6351,-123 6345,-123 6339,-117 6339,-111 6339,-111 6339,-44 6339,-44 6339,-38 6345,-32 6351,-32"/>
<text text-anchor="middle" x="6432" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="6432" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust1461" class="cluster">
<title>cluster_system_cpu14_itb_walker_cache</title>
<g id="a_clust1461"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu14.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu14.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu14.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M6816,-32C6816,-32 6978,-32 6978,-32 6984,-32 6990,-38 6990,-44 6990,-44 6990,-111 6990,-111 6990,-117 6984,-123 6978,-123 6978,-123 6816,-123 6816,-123 6810,-123 6804,-117 6804,-111 6804,-111 6804,-44 6804,-44 6804,-38 6810,-32 6816,-32"/>
<text text-anchor="middle" x="6897" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="6897" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust1467" class="cluster">
<title>cluster_system_cpu14_dtb_walker_cache</title>
<g id="a_clust1467"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu14.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu14.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu14.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M7010,-32C7010,-32 7172,-32 7172,-32 7178,-32 7184,-38 7184,-44 7184,-44 7184,-111 7184,-111 7184,-117 7178,-123 7172,-123 7172,-123 7010,-123 7010,-123 7004,-123 6998,-117 6998,-111 6998,-111 6998,-44 6998,-44 6998,-38 7004,-32 7010,-32"/>
<text text-anchor="middle" x="7091" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="7091" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust1473" class="cluster">
<title>cluster_system_cpu14_interrupts</title>
<g id="a_clust1473"><a xlink:title="clk_domain=system.cpu14.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M6529,-163C6529,-163 6806,-163 6806,-163 6812,-163 6818,-169 6818,-175 6818,-175 6818,-242 6818,-242 6818,-248 6812,-254 6806,-254 6806,-254 6529,-254 6529,-254 6523,-254 6517,-248 6517,-242 6517,-242 6517,-175 6517,-175 6517,-169 6523,-163 6529,-163"/>
<text text-anchor="middle" x="6667.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="6667.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust1475" class="cluster">
<title>cluster_system_cpu15</title>
<g id="a_clust1475"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu15.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=15&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu15.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu15.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu15.interrupts&#10;isa=system.cpu15.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu15.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu15.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu15.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu00.workload">
<path fill="#bbc6d9" stroke="#000000" d="M7212,-24C7212,-24 8077,-24 8077,-24 8083,-24 8089,-30 8089,-36 8089,-36 8089,-380 8089,-380 8089,-386 8083,-392 8077,-392 8077,-392 7212,-392 7212,-392 7206,-392 7200,-386 7200,-380 7200,-380 7200,-36 7200,-36 7200,-30 7206,-24 7212,-24"/>
<text text-anchor="middle" x="7644.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu15 </text>
<text text-anchor="middle" x="7644.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust1476" class="cluster">
<title>cluster_system_cpu15_mmu</title>
<g id="a_clust1476"><a xlink:title="dtb=system.cpu15.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu15.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M7735,-147C7735,-147 8069,-147 8069,-147 8075,-147 8081,-153 8081,-159 8081,-159 8081,-334 8081,-334 8081,-340 8075,-346 8069,-346 8069,-346 7735,-346 7735,-346 7729,-346 7723,-340 7723,-334 7723,-334 7723,-159 7723,-159 7723,-153 7729,-147 7735,-147"/>
<text text-anchor="middle" x="7902" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="7902" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust1477" class="cluster">
<title>cluster_system_cpu15_mmu_itb</title>
<g id="a_clust1477"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu15.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M7743,-155C7743,-155 7886,-155 7886,-155 7892,-155 7898,-161 7898,-167 7898,-167 7898,-288 7898,-288 7898,-294 7892,-300 7886,-300 7886,-300 7743,-300 7743,-300 7737,-300 7731,-294 7731,-288 7731,-288 7731,-167 7731,-167 7731,-161 7737,-155 7743,-155"/>
<text text-anchor="middle" x="7814.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="7814.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust1478" class="cluster">
<title>cluster_system_cpu15_mmu_itb_walker</title>
<g id="a_clust1478"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu15.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M7751,-163C7751,-163 7878,-163 7878,-163 7884,-163 7890,-169 7890,-175 7890,-175 7890,-242 7890,-242 7890,-248 7884,-254 7878,-254 7878,-254 7751,-254 7751,-254 7745,-254 7739,-248 7739,-242 7739,-242 7739,-175 7739,-175 7739,-169 7745,-163 7751,-163"/>
<text text-anchor="middle" x="7814.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="7814.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust1480" class="cluster">
<title>cluster_system_cpu15_mmu_dtb</title>
<g id="a_clust1480"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu15.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M7918,-155C7918,-155 8061,-155 8061,-155 8067,-155 8073,-161 8073,-167 8073,-167 8073,-288 8073,-288 8073,-294 8067,-300 8061,-300 8061,-300 7918,-300 7918,-300 7912,-300 7906,-294 7906,-288 7906,-288 7906,-167 7906,-167 7906,-161 7912,-155 7918,-155"/>
<text text-anchor="middle" x="7989.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="7989.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust1481" class="cluster">
<title>cluster_system_cpu15_mmu_dtb_walker</title>
<g id="a_clust1481"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu15.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M7926,-163C7926,-163 8053,-163 8053,-163 8059,-163 8065,-169 8065,-175 8065,-175 8065,-242 8065,-242 8065,-248 8059,-254 8053,-254 8053,-254 7926,-254 7926,-254 7920,-254 7914,-248 7914,-242 7914,-242 7914,-175 7914,-175 7914,-169 7920,-163 7926,-163"/>
<text text-anchor="middle" x="7989.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="7989.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust1547" class="cluster">
<title>cluster_system_cpu15_icache</title>
<g id="a_clust1547"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu15.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu15.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu15.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M7468,-32C7468,-32 7630,-32 7630,-32 7636,-32 7642,-38 7642,-44 7642,-44 7642,-111 7642,-111 7642,-117 7636,-123 7630,-123 7630,-123 7468,-123 7468,-123 7462,-123 7456,-117 7456,-111 7456,-111 7456,-44 7456,-44 7456,-38 7462,-32 7468,-32"/>
<text text-anchor="middle" x="7549" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="7549" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust1553" class="cluster">
<title>cluster_system_cpu15_dcache</title>
<g id="a_clust1553"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu15.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu15.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu15.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M7248,-32C7248,-32 7410,-32 7410,-32 7416,-32 7422,-38 7422,-44 7422,-44 7422,-111 7422,-111 7422,-117 7416,-123 7410,-123 7410,-123 7248,-123 7248,-123 7242,-123 7236,-117 7236,-111 7236,-111 7236,-44 7236,-44 7236,-38 7242,-32 7248,-32"/>
<text text-anchor="middle" x="7329" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="7329" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust1559" class="cluster">
<title>cluster_system_cpu15_itb_walker_cache</title>
<g id="a_clust1559"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu15.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu15.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu15.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M7713,-32C7713,-32 7875,-32 7875,-32 7881,-32 7887,-38 7887,-44 7887,-44 7887,-111 7887,-111 7887,-117 7881,-123 7875,-123 7875,-123 7713,-123 7713,-123 7707,-123 7701,-117 7701,-111 7701,-111 7701,-44 7701,-44 7701,-38 7707,-32 7713,-32"/>
<text text-anchor="middle" x="7794" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="7794" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust1565" class="cluster">
<title>cluster_system_cpu15_dtb_walker_cache</title>
<g id="a_clust1565"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu15.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu15.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu15.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M7907,-32C7907,-32 8069,-32 8069,-32 8075,-32 8081,-38 8081,-44 8081,-44 8081,-111 8081,-111 8081,-117 8075,-123 8069,-123 8069,-123 7907,-123 7907,-123 7901,-123 7895,-117 7895,-111 7895,-111 7895,-44 7895,-44 7895,-38 7901,-32 7907,-32"/>
<text text-anchor="middle" x="7988" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="7988" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust1571" class="cluster">
<title>cluster_system_cpu15_interrupts</title>
<g id="a_clust1571"><a xlink:title="clk_domain=system.cpu15.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M7426,-163C7426,-163 7703,-163 7703,-163 7709,-163 7715,-169 7715,-175 7715,-175 7715,-242 7715,-242 7715,-248 7709,-254 7703,-254 7703,-254 7426,-254 7426,-254 7420,-254 7414,-248 7414,-242 7414,-242 7414,-175 7414,-175 7414,-169 7420,-163 7426,-163"/>
<text text-anchor="middle" x="7564.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="7564.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust1577" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust1577"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M7473,-400C7473,-400 7709,-400 7709,-400 7715,-400 7721,-406 7721,-412 7721,-412 7721,-479 7721,-479 7721,-485 7715,-491 7709,-491 7709,-491 7473,-491 7473,-491 7467,-491 7461,-485 7461,-479 7461,-479 7461,-412 7461,-412 7461,-406 7467,-400 7473,-400"/>
<text text-anchor="middle" x="7591" y="-475.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="7591" y="-460.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust1580" class="cluster">
<title>cluster_system_l2</title>
<g id="a_clust1580"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=system.l2.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.l2.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=2097152&#10;system=system&#10;tag_latency=20&#10;tags=system.l2.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M8239,-32C8239,-32 8401,-32 8401,-32 8407,-32 8413,-38 8413,-44 8413,-44 8413,-111 8413,-111 8413,-117 8407,-123 8401,-123 8401,-123 8239,-123 8239,-123 8233,-123 8227,-117 8227,-111 8227,-111 8227,-44 8227,-44 8227,-38 8233,-32 8239,-32"/>
<text text-anchor="middle" x="8320" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">l2 </text>
<text text-anchor="middle" x="8320" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust1586" class="cluster">
<title>cluster_system_tol2bus</title>
<g id="a_clust1586"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.tol2bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.tol2bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M8319,-163C8319,-163 8555,-163 8555,-163 8561,-163 8567,-169 8567,-175 8567,-175 8567,-242 8567,-242 8567,-248 8561,-254 8555,-254 8555,-254 8319,-254 8319,-254 8313,-254 8307,-248 8307,-242 8307,-242 8307,-175 8307,-175 8307,-169 8313,-163 8319,-163"/>
<text text-anchor="middle" x="8437" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">tol2bus </text>
<text text-anchor="middle" x="8437" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust1589" class="cluster">
<title>cluster_system_mem_ctrls0</title>
<g id="a_clust1589"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls0.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls0.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M8119,-163C8119,-163 8187,-163 8187,-163 8193,-163 8199,-169 8199,-175 8199,-175 8199,-242 8199,-242 8199,-248 8193,-254 8187,-254 8187,-254 8119,-254 8119,-254 8113,-254 8107,-248 8107,-242 8107,-242 8107,-175 8107,-175 8107,-169 8113,-163 8119,-163"/>
<text text-anchor="middle" x="8153" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls0 </text>
<text text-anchor="middle" x="8153" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust1593" class="cluster">
<title>cluster_system_mem_ctrls1</title>
<g id="a_clust1593"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls1.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls1.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M8219,-163C8219,-163 8287,-163 8287,-163 8293,-163 8299,-169 8299,-175 8299,-175 8299,-242 8299,-242 8299,-248 8293,-254 8287,-254 8287,-254 8219,-254 8219,-254 8213,-254 8207,-248 8207,-242 8207,-242 8207,-175 8207,-175 8207,-169 8213,-163 8219,-163"/>
<text text-anchor="middle" x="8253" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls1 </text>
<text text-anchor="middle" x="8253" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M7625.5,-539.5C7625.5,-539.5 7692.5,-539.5 7692.5,-539.5 7698.5,-539.5 7704.5,-545.5 7704.5,-551.5 7704.5,-551.5 7704.5,-563.5 7704.5,-563.5 7704.5,-569.5 7698.5,-575.5 7692.5,-575.5 7692.5,-575.5 7625.5,-575.5 7625.5,-575.5 7619.5,-575.5 7613.5,-569.5 7613.5,-563.5 7613.5,-563.5 7613.5,-551.5 7613.5,-551.5 7613.5,-545.5 7619.5,-539.5 7625.5,-539.5"/>
<text text-anchor="middle" x="7659" y="-553.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node242" class="node">
<title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M7617,-408.5C7617,-408.5 7701,-408.5 7701,-408.5 7707,-408.5 7713,-414.5 7713,-420.5 7713,-420.5 7713,-432.5 7713,-432.5 7713,-438.5 7707,-444.5 7701,-444.5 7701,-444.5 7617,-444.5 7617,-444.5 7611,-444.5 7605,-438.5 7605,-432.5 7605,-432.5 7605,-420.5 7605,-420.5 7605,-414.5 7611,-408.5 7617,-408.5"/>
<text text-anchor="middle" x="7659" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M7659,-539.37C7659,-517.78 7659,-480.41 7659,-454.85"/>
<polygon fill="black" stroke="black" points="7662.5,-454.7 7659,-444.7 7655.5,-454.7 7662.5,-454.7"/>
</g>
<!-- system_cpu00_icache_port -->
<g id="node2" class="node">
<title>system_cpu00_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M14087,-171.5C14087,-171.5 14149,-171.5 14149,-171.5 14155,-171.5 14161,-177.5 14161,-183.5 14161,-183.5 14161,-195.5 14161,-195.5 14161,-201.5 14155,-207.5 14149,-207.5 14149,-207.5 14087,-207.5 14087,-207.5 14081,-207.5 14075,-201.5 14075,-195.5 14075,-195.5 14075,-183.5 14075,-183.5 14075,-177.5 14081,-171.5 14087,-171.5"/>
<text text-anchor="middle" x="14118" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu00_icache_cpu_side -->
<g id="node6" class="node">
<title>system_cpu00_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M14277.5,-40.5C14277.5,-40.5 14324.5,-40.5 14324.5,-40.5 14330.5,-40.5 14336.5,-46.5 14336.5,-52.5 14336.5,-52.5 14336.5,-64.5 14336.5,-64.5 14336.5,-70.5 14330.5,-76.5 14324.5,-76.5 14324.5,-76.5 14277.5,-76.5 14277.5,-76.5 14271.5,-76.5 14265.5,-70.5 14265.5,-64.5 14265.5,-64.5 14265.5,-52.5 14265.5,-52.5 14265.5,-46.5 14271.5,-40.5 14277.5,-40.5"/>
<text text-anchor="middle" x="14301" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu00_icache_port&#45;&gt;system_cpu00_icache_cpu_side -->
<g id="edge2" class="edge">
<title>system_cpu00_icache_port&#45;&gt;system_cpu00_icache_cpu_side</title>
<path fill="none" stroke="black" d="M14134.32,-171.48C14143.26,-163.04 14154.96,-153.32 14167,-147 14203.28,-127.97 14222.39,-146.43 14256,-123 14269.56,-113.55 14280.43,-98.63 14288.09,-85.63"/>
<polygon fill="black" stroke="black" points="14291.31,-87.05 14293.1,-76.61 14285.19,-83.66 14291.31,-87.05"/>
</g>
<!-- system_cpu00_dcache_port -->
<g id="node3" class="node">
<title>system_cpu00_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M13977.5,-171.5C13977.5,-171.5 14044.5,-171.5 14044.5,-171.5 14050.5,-171.5 14056.5,-177.5 14056.5,-183.5 14056.5,-183.5 14056.5,-195.5 14056.5,-195.5 14056.5,-201.5 14050.5,-207.5 14044.5,-207.5 14044.5,-207.5 13977.5,-207.5 13977.5,-207.5 13971.5,-207.5 13965.5,-201.5 13965.5,-195.5 13965.5,-195.5 13965.5,-183.5 13965.5,-183.5 13965.5,-177.5 13971.5,-171.5 13977.5,-171.5"/>
<text text-anchor="middle" x="14011" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu00_dcache_cpu_side -->
<g id="node8" class="node">
<title>system_cpu00_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M14083.5,-40.5C14083.5,-40.5 14130.5,-40.5 14130.5,-40.5 14136.5,-40.5 14142.5,-46.5 14142.5,-52.5 14142.5,-52.5 14142.5,-64.5 14142.5,-64.5 14142.5,-70.5 14136.5,-76.5 14130.5,-76.5 14130.5,-76.5 14083.5,-76.5 14083.5,-76.5 14077.5,-76.5 14071.5,-70.5 14071.5,-64.5 14071.5,-64.5 14071.5,-52.5 14071.5,-52.5 14071.5,-46.5 14077.5,-40.5 14083.5,-40.5"/>
<text text-anchor="middle" x="14107" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu00_dcache_port&#45;&gt;system_cpu00_dcache_cpu_side -->
<g id="edge3" class="edge">
<title>system_cpu00_dcache_port&#45;&gt;system_cpu00_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M14024.64,-171.42C14035.03,-158.3 14049.62,-139.66 14062,-123 14071.18,-110.64 14081.11,-96.7 14089.29,-85.04"/>
<polygon fill="black" stroke="black" points="14092.31,-86.83 14095.17,-76.63 14086.58,-82.82 14092.31,-86.83"/>
</g>
<!-- system_cpu00_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>system_cpu00_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M14516,-171.5C14516,-171.5 14546,-171.5 14546,-171.5 14552,-171.5 14558,-177.5 14558,-183.5 14558,-183.5 14558,-195.5 14558,-195.5 14558,-201.5 14552,-207.5 14546,-207.5 14546,-207.5 14516,-207.5 14516,-207.5 14510,-207.5 14504,-201.5 14504,-195.5 14504,-195.5 14504,-183.5 14504,-183.5 14504,-177.5 14510,-171.5 14516,-171.5"/>
<text text-anchor="middle" x="14531" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu00_itb_walker_cache_cpu_side -->
<g id="node10" class="node">
<title>system_cpu00_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M14479.5,-40.5C14479.5,-40.5 14526.5,-40.5 14526.5,-40.5 14532.5,-40.5 14538.5,-46.5 14538.5,-52.5 14538.5,-52.5 14538.5,-64.5 14538.5,-64.5 14538.5,-70.5 14532.5,-76.5 14526.5,-76.5 14526.5,-76.5 14479.5,-76.5 14479.5,-76.5 14473.5,-76.5 14467.5,-70.5 14467.5,-64.5 14467.5,-64.5 14467.5,-52.5 14467.5,-52.5 14467.5,-46.5 14473.5,-40.5 14479.5,-40.5"/>
<text text-anchor="middle" x="14503" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu00_mmu_itb_walker_port&#45;&gt;system_cpu00_itb_walker_cache_cpu_side -->
<g id="edge4" class="edge">
<title>system_cpu00_mmu_itb_walker_port&#45;&gt;system_cpu00_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M14527.28,-171.37C14522.57,-149.68 14514.41,-112.08 14508.86,-86.51"/>
<polygon fill="black" stroke="black" points="14512.28,-85.73 14506.73,-76.7 14505.43,-87.22 14512.28,-85.73"/>
</g>
<!-- system_cpu00_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>system_cpu00_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M14691,-171.5C14691,-171.5 14721,-171.5 14721,-171.5 14727,-171.5 14733,-177.5 14733,-183.5 14733,-183.5 14733,-195.5 14733,-195.5 14733,-201.5 14727,-207.5 14721,-207.5 14721,-207.5 14691,-207.5 14691,-207.5 14685,-207.5 14679,-201.5 14679,-195.5 14679,-195.5 14679,-183.5 14679,-183.5 14679,-177.5 14685,-171.5 14691,-171.5"/>
<text text-anchor="middle" x="14706" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu00_dtb_walker_cache_cpu_side -->
<g id="node12" class="node">
<title>system_cpu00_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M14677.5,-40.5C14677.5,-40.5 14724.5,-40.5 14724.5,-40.5 14730.5,-40.5 14736.5,-46.5 14736.5,-52.5 14736.5,-52.5 14736.5,-64.5 14736.5,-64.5 14736.5,-70.5 14730.5,-76.5 14724.5,-76.5 14724.5,-76.5 14677.5,-76.5 14677.5,-76.5 14671.5,-76.5 14665.5,-70.5 14665.5,-64.5 14665.5,-64.5 14665.5,-52.5 14665.5,-52.5 14665.5,-46.5 14671.5,-40.5 14677.5,-40.5"/>
<text text-anchor="middle" x="14701" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu00_mmu_dtb_walker_port&#45;&gt;system_cpu00_dtb_walker_cache_cpu_side -->
<g id="edge5" class="edge">
<title>system_cpu00_mmu_dtb_walker_port&#45;&gt;system_cpu00_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M14705.34,-171.37C14704.5,-149.78 14703.05,-112.41 14702.06,-86.85"/>
<polygon fill="black" stroke="black" points="14705.55,-86.56 14701.67,-76.7 14698.56,-86.83 14705.55,-86.56"/>
</g>
<!-- system_cpu00_icache_mem_side -->
<g id="node7" class="node">
<title>system_cpu00_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M14179,-40.5C14179,-40.5 14235,-40.5 14235,-40.5 14241,-40.5 14247,-46.5 14247,-52.5 14247,-52.5 14247,-64.5 14247,-64.5 14247,-70.5 14241,-76.5 14235,-76.5 14235,-76.5 14179,-76.5 14179,-76.5 14173,-76.5 14167,-70.5 14167,-64.5 14167,-64.5 14167,-52.5 14167,-52.5 14167,-46.5 14173,-40.5 14179,-40.5"/>
<text text-anchor="middle" x="14207" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu00_dcache_mem_side -->
<g id="node9" class="node">
<title>system_cpu00_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M13985,-40.5C13985,-40.5 14041,-40.5 14041,-40.5 14047,-40.5 14053,-46.5 14053,-52.5 14053,-52.5 14053,-64.5 14053,-64.5 14053,-70.5 14047,-76.5 14041,-76.5 14041,-76.5 13985,-76.5 13985,-76.5 13979,-76.5 13973,-70.5 13973,-64.5 13973,-64.5 13973,-52.5 13973,-52.5 13973,-46.5 13979,-40.5 13985,-40.5"/>
<text text-anchor="middle" x="14013" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu00_itb_walker_cache_mem_side -->
<g id="node11" class="node">
<title>system_cpu00_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M14381,-40.5C14381,-40.5 14437,-40.5 14437,-40.5 14443,-40.5 14449,-46.5 14449,-52.5 14449,-52.5 14449,-64.5 14449,-64.5 14449,-70.5 14443,-76.5 14437,-76.5 14437,-76.5 14381,-76.5 14381,-76.5 14375,-76.5 14369,-70.5 14369,-64.5 14369,-64.5 14369,-52.5 14369,-52.5 14369,-46.5 14375,-40.5 14381,-40.5"/>
<text text-anchor="middle" x="14409" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu00_dtb_walker_cache_mem_side -->
<g id="node13" class="node">
<title>system_cpu00_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M14579,-40.5C14579,-40.5 14635,-40.5 14635,-40.5 14641,-40.5 14647,-46.5 14647,-52.5 14647,-52.5 14647,-64.5 14647,-64.5 14647,-70.5 14641,-76.5 14635,-76.5 14635,-76.5 14579,-76.5 14579,-76.5 14573,-76.5 14567,-70.5 14567,-64.5 14567,-64.5 14567,-52.5 14567,-52.5 14567,-46.5 14573,-40.5 14579,-40.5"/>
<text text-anchor="middle" x="14607" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu00_interrupts_int_requestor -->
<g id="node14" class="node">
<title>system_cpu00_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M14380.5,-171.5C14380.5,-171.5 14451.5,-171.5 14451.5,-171.5 14457.5,-171.5 14463.5,-177.5 14463.5,-183.5 14463.5,-183.5 14463.5,-195.5 14463.5,-195.5 14463.5,-201.5 14457.5,-207.5 14451.5,-207.5 14451.5,-207.5 14380.5,-207.5 14380.5,-207.5 14374.5,-207.5 14368.5,-201.5 14368.5,-195.5 14368.5,-195.5 14368.5,-183.5 14368.5,-183.5 14368.5,-177.5 14374.5,-171.5 14380.5,-171.5"/>
<text text-anchor="middle" x="14416" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu00_interrupts_int_responder -->
<g id="node15" class="node">
<title>system_cpu00_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M14263.5,-171.5C14263.5,-171.5 14338.5,-171.5 14338.5,-171.5 14344.5,-171.5 14350.5,-177.5 14350.5,-183.5 14350.5,-183.5 14350.5,-195.5 14350.5,-195.5 14350.5,-201.5 14344.5,-207.5 14338.5,-207.5 14338.5,-207.5 14263.5,-207.5 14263.5,-207.5 14257.5,-207.5 14251.5,-201.5 14251.5,-195.5 14251.5,-195.5 14251.5,-183.5 14251.5,-183.5 14251.5,-177.5 14257.5,-171.5 14263.5,-171.5"/>
<text text-anchor="middle" x="14301" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu00_interrupts_pio -->
<g id="node16" class="node">
<title>system_cpu00_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M14191,-171.5C14191,-171.5 14221,-171.5 14221,-171.5 14227,-171.5 14233,-177.5 14233,-183.5 14233,-183.5 14233,-195.5 14233,-195.5 14233,-201.5 14227,-207.5 14221,-207.5 14221,-207.5 14191,-207.5 14191,-207.5 14185,-207.5 14179,-201.5 14179,-195.5 14179,-195.5 14179,-183.5 14179,-183.5 14179,-177.5 14185,-171.5 14191,-171.5"/>
<text text-anchor="middle" x="14206" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu01_icache_port -->
<g id="node17" class="node">
<title>system_cpu01_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M12293,-171.5C12293,-171.5 12355,-171.5 12355,-171.5 12361,-171.5 12367,-177.5 12367,-183.5 12367,-183.5 12367,-195.5 12367,-195.5 12367,-201.5 12361,-207.5 12355,-207.5 12355,-207.5 12293,-207.5 12293,-207.5 12287,-207.5 12281,-201.5 12281,-195.5 12281,-195.5 12281,-183.5 12281,-183.5 12281,-177.5 12287,-171.5 12293,-171.5"/>
<text text-anchor="middle" x="12324" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu01_icache_cpu_side -->
<g id="node21" class="node">
<title>system_cpu01_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M12483.5,-40.5C12483.5,-40.5 12530.5,-40.5 12530.5,-40.5 12536.5,-40.5 12542.5,-46.5 12542.5,-52.5 12542.5,-52.5 12542.5,-64.5 12542.5,-64.5 12542.5,-70.5 12536.5,-76.5 12530.5,-76.5 12530.5,-76.5 12483.5,-76.5 12483.5,-76.5 12477.5,-76.5 12471.5,-70.5 12471.5,-64.5 12471.5,-64.5 12471.5,-52.5 12471.5,-52.5 12471.5,-46.5 12477.5,-40.5 12483.5,-40.5"/>
<text text-anchor="middle" x="12507" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu01_icache_port&#45;&gt;system_cpu01_icache_cpu_side -->
<g id="edge6" class="edge">
<title>system_cpu01_icache_port&#45;&gt;system_cpu01_icache_cpu_side</title>
<path fill="none" stroke="black" d="M12340.32,-171.48C12349.26,-163.04 12360.96,-153.32 12373,-147 12409.28,-127.97 12428.39,-146.43 12462,-123 12475.56,-113.55 12486.43,-98.63 12494.09,-85.63"/>
<polygon fill="black" stroke="black" points="12497.31,-87.05 12499.1,-76.61 12491.19,-83.66 12497.31,-87.05"/>
</g>
<!-- system_cpu01_dcache_port -->
<g id="node18" class="node">
<title>system_cpu01_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M12183.5,-171.5C12183.5,-171.5 12250.5,-171.5 12250.5,-171.5 12256.5,-171.5 12262.5,-177.5 12262.5,-183.5 12262.5,-183.5 12262.5,-195.5 12262.5,-195.5 12262.5,-201.5 12256.5,-207.5 12250.5,-207.5 12250.5,-207.5 12183.5,-207.5 12183.5,-207.5 12177.5,-207.5 12171.5,-201.5 12171.5,-195.5 12171.5,-195.5 12171.5,-183.5 12171.5,-183.5 12171.5,-177.5 12177.5,-171.5 12183.5,-171.5"/>
<text text-anchor="middle" x="12217" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu01_dcache_cpu_side -->
<g id="node23" class="node">
<title>system_cpu01_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M12289.5,-40.5C12289.5,-40.5 12336.5,-40.5 12336.5,-40.5 12342.5,-40.5 12348.5,-46.5 12348.5,-52.5 12348.5,-52.5 12348.5,-64.5 12348.5,-64.5 12348.5,-70.5 12342.5,-76.5 12336.5,-76.5 12336.5,-76.5 12289.5,-76.5 12289.5,-76.5 12283.5,-76.5 12277.5,-70.5 12277.5,-64.5 12277.5,-64.5 12277.5,-52.5 12277.5,-52.5 12277.5,-46.5 12283.5,-40.5 12289.5,-40.5"/>
<text text-anchor="middle" x="12313" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu01_dcache_port&#45;&gt;system_cpu01_dcache_cpu_side -->
<g id="edge7" class="edge">
<title>system_cpu01_dcache_port&#45;&gt;system_cpu01_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M12230.64,-171.42C12241.03,-158.3 12255.62,-139.66 12268,-123 12277.18,-110.64 12287.11,-96.7 12295.29,-85.04"/>
<polygon fill="black" stroke="black" points="12298.31,-86.83 12301.17,-76.63 12292.58,-82.82 12298.31,-86.83"/>
</g>
<!-- system_cpu01_mmu_itb_walker_port -->
<g id="node19" class="node">
<title>system_cpu01_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M12722,-171.5C12722,-171.5 12752,-171.5 12752,-171.5 12758,-171.5 12764,-177.5 12764,-183.5 12764,-183.5 12764,-195.5 12764,-195.5 12764,-201.5 12758,-207.5 12752,-207.5 12752,-207.5 12722,-207.5 12722,-207.5 12716,-207.5 12710,-201.5 12710,-195.5 12710,-195.5 12710,-183.5 12710,-183.5 12710,-177.5 12716,-171.5 12722,-171.5"/>
<text text-anchor="middle" x="12737" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu01_itb_walker_cache_cpu_side -->
<g id="node25" class="node">
<title>system_cpu01_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M12685.5,-40.5C12685.5,-40.5 12732.5,-40.5 12732.5,-40.5 12738.5,-40.5 12744.5,-46.5 12744.5,-52.5 12744.5,-52.5 12744.5,-64.5 12744.5,-64.5 12744.5,-70.5 12738.5,-76.5 12732.5,-76.5 12732.5,-76.5 12685.5,-76.5 12685.5,-76.5 12679.5,-76.5 12673.5,-70.5 12673.5,-64.5 12673.5,-64.5 12673.5,-52.5 12673.5,-52.5 12673.5,-46.5 12679.5,-40.5 12685.5,-40.5"/>
<text text-anchor="middle" x="12709" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu01_mmu_itb_walker_port&#45;&gt;system_cpu01_itb_walker_cache_cpu_side -->
<g id="edge8" class="edge">
<title>system_cpu01_mmu_itb_walker_port&#45;&gt;system_cpu01_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M12733.28,-171.37C12728.57,-149.68 12720.41,-112.08 12714.86,-86.51"/>
<polygon fill="black" stroke="black" points="12718.28,-85.73 12712.73,-76.7 12711.43,-87.22 12718.28,-85.73"/>
</g>
<!-- system_cpu01_mmu_dtb_walker_port -->
<g id="node20" class="node">
<title>system_cpu01_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M12897,-171.5C12897,-171.5 12927,-171.5 12927,-171.5 12933,-171.5 12939,-177.5 12939,-183.5 12939,-183.5 12939,-195.5 12939,-195.5 12939,-201.5 12933,-207.5 12927,-207.5 12927,-207.5 12897,-207.5 12897,-207.5 12891,-207.5 12885,-201.5 12885,-195.5 12885,-195.5 12885,-183.5 12885,-183.5 12885,-177.5 12891,-171.5 12897,-171.5"/>
<text text-anchor="middle" x="12912" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu01_dtb_walker_cache_cpu_side -->
<g id="node27" class="node">
<title>system_cpu01_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M12883.5,-40.5C12883.5,-40.5 12930.5,-40.5 12930.5,-40.5 12936.5,-40.5 12942.5,-46.5 12942.5,-52.5 12942.5,-52.5 12942.5,-64.5 12942.5,-64.5 12942.5,-70.5 12936.5,-76.5 12930.5,-76.5 12930.5,-76.5 12883.5,-76.5 12883.5,-76.5 12877.5,-76.5 12871.5,-70.5 12871.5,-64.5 12871.5,-64.5 12871.5,-52.5 12871.5,-52.5 12871.5,-46.5 12877.5,-40.5 12883.5,-40.5"/>
<text text-anchor="middle" x="12907" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu01_mmu_dtb_walker_port&#45;&gt;system_cpu01_dtb_walker_cache_cpu_side -->
<g id="edge9" class="edge">
<title>system_cpu01_mmu_dtb_walker_port&#45;&gt;system_cpu01_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M12911.34,-171.37C12910.5,-149.78 12909.05,-112.41 12908.06,-86.85"/>
<polygon fill="black" stroke="black" points="12911.55,-86.56 12907.67,-76.7 12904.56,-86.83 12911.55,-86.56"/>
</g>
<!-- system_cpu01_icache_mem_side -->
<g id="node22" class="node">
<title>system_cpu01_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M12385,-40.5C12385,-40.5 12441,-40.5 12441,-40.5 12447,-40.5 12453,-46.5 12453,-52.5 12453,-52.5 12453,-64.5 12453,-64.5 12453,-70.5 12447,-76.5 12441,-76.5 12441,-76.5 12385,-76.5 12385,-76.5 12379,-76.5 12373,-70.5 12373,-64.5 12373,-64.5 12373,-52.5 12373,-52.5 12373,-46.5 12379,-40.5 12385,-40.5"/>
<text text-anchor="middle" x="12413" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu01_dcache_mem_side -->
<g id="node24" class="node">
<title>system_cpu01_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M12191,-40.5C12191,-40.5 12247,-40.5 12247,-40.5 12253,-40.5 12259,-46.5 12259,-52.5 12259,-52.5 12259,-64.5 12259,-64.5 12259,-70.5 12253,-76.5 12247,-76.5 12247,-76.5 12191,-76.5 12191,-76.5 12185,-76.5 12179,-70.5 12179,-64.5 12179,-64.5 12179,-52.5 12179,-52.5 12179,-46.5 12185,-40.5 12191,-40.5"/>
<text text-anchor="middle" x="12219" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu01_itb_walker_cache_mem_side -->
<g id="node26" class="node">
<title>system_cpu01_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M12587,-40.5C12587,-40.5 12643,-40.5 12643,-40.5 12649,-40.5 12655,-46.5 12655,-52.5 12655,-52.5 12655,-64.5 12655,-64.5 12655,-70.5 12649,-76.5 12643,-76.5 12643,-76.5 12587,-76.5 12587,-76.5 12581,-76.5 12575,-70.5 12575,-64.5 12575,-64.5 12575,-52.5 12575,-52.5 12575,-46.5 12581,-40.5 12587,-40.5"/>
<text text-anchor="middle" x="12615" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu01_dtb_walker_cache_mem_side -->
<g id="node28" class="node">
<title>system_cpu01_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M12785,-40.5C12785,-40.5 12841,-40.5 12841,-40.5 12847,-40.5 12853,-46.5 12853,-52.5 12853,-52.5 12853,-64.5 12853,-64.5 12853,-70.5 12847,-76.5 12841,-76.5 12841,-76.5 12785,-76.5 12785,-76.5 12779,-76.5 12773,-70.5 12773,-64.5 12773,-64.5 12773,-52.5 12773,-52.5 12773,-46.5 12779,-40.5 12785,-40.5"/>
<text text-anchor="middle" x="12813" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu01_interrupts_int_requestor -->
<g id="node29" class="node">
<title>system_cpu01_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M12586.5,-171.5C12586.5,-171.5 12657.5,-171.5 12657.5,-171.5 12663.5,-171.5 12669.5,-177.5 12669.5,-183.5 12669.5,-183.5 12669.5,-195.5 12669.5,-195.5 12669.5,-201.5 12663.5,-207.5 12657.5,-207.5 12657.5,-207.5 12586.5,-207.5 12586.5,-207.5 12580.5,-207.5 12574.5,-201.5 12574.5,-195.5 12574.5,-195.5 12574.5,-183.5 12574.5,-183.5 12574.5,-177.5 12580.5,-171.5 12586.5,-171.5"/>
<text text-anchor="middle" x="12622" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu01_interrupts_int_responder -->
<g id="node30" class="node">
<title>system_cpu01_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M12469.5,-171.5C12469.5,-171.5 12544.5,-171.5 12544.5,-171.5 12550.5,-171.5 12556.5,-177.5 12556.5,-183.5 12556.5,-183.5 12556.5,-195.5 12556.5,-195.5 12556.5,-201.5 12550.5,-207.5 12544.5,-207.5 12544.5,-207.5 12469.5,-207.5 12469.5,-207.5 12463.5,-207.5 12457.5,-201.5 12457.5,-195.5 12457.5,-195.5 12457.5,-183.5 12457.5,-183.5 12457.5,-177.5 12463.5,-171.5 12469.5,-171.5"/>
<text text-anchor="middle" x="12507" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu01_interrupts_pio -->
<g id="node31" class="node">
<title>system_cpu01_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M12397,-171.5C12397,-171.5 12427,-171.5 12427,-171.5 12433,-171.5 12439,-177.5 12439,-183.5 12439,-183.5 12439,-195.5 12439,-195.5 12439,-201.5 12433,-207.5 12427,-207.5 12427,-207.5 12397,-207.5 12397,-207.5 12391,-207.5 12385,-201.5 12385,-195.5 12385,-195.5 12385,-183.5 12385,-183.5 12385,-177.5 12391,-171.5 12397,-171.5"/>
<text text-anchor="middle" x="12412" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu02_icache_port -->
<g id="node32" class="node">
<title>system_cpu02_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M13190,-171.5C13190,-171.5 13252,-171.5 13252,-171.5 13258,-171.5 13264,-177.5 13264,-183.5 13264,-183.5 13264,-195.5 13264,-195.5 13264,-201.5 13258,-207.5 13252,-207.5 13252,-207.5 13190,-207.5 13190,-207.5 13184,-207.5 13178,-201.5 13178,-195.5 13178,-195.5 13178,-183.5 13178,-183.5 13178,-177.5 13184,-171.5 13190,-171.5"/>
<text text-anchor="middle" x="13221" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu02_icache_cpu_side -->
<g id="node36" class="node">
<title>system_cpu02_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M13380.5,-40.5C13380.5,-40.5 13427.5,-40.5 13427.5,-40.5 13433.5,-40.5 13439.5,-46.5 13439.5,-52.5 13439.5,-52.5 13439.5,-64.5 13439.5,-64.5 13439.5,-70.5 13433.5,-76.5 13427.5,-76.5 13427.5,-76.5 13380.5,-76.5 13380.5,-76.5 13374.5,-76.5 13368.5,-70.5 13368.5,-64.5 13368.5,-64.5 13368.5,-52.5 13368.5,-52.5 13368.5,-46.5 13374.5,-40.5 13380.5,-40.5"/>
<text text-anchor="middle" x="13404" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu02_icache_port&#45;&gt;system_cpu02_icache_cpu_side -->
<g id="edge10" class="edge">
<title>system_cpu02_icache_port&#45;&gt;system_cpu02_icache_cpu_side</title>
<path fill="none" stroke="black" d="M13237.32,-171.48C13246.26,-163.04 13257.96,-153.32 13270,-147 13306.28,-127.97 13325.39,-146.43 13359,-123 13372.56,-113.55 13383.43,-98.63 13391.09,-85.63"/>
<polygon fill="black" stroke="black" points="13394.31,-87.05 13396.1,-76.61 13388.19,-83.66 13394.31,-87.05"/>
</g>
<!-- system_cpu02_dcache_port -->
<g id="node33" class="node">
<title>system_cpu02_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M13080.5,-171.5C13080.5,-171.5 13147.5,-171.5 13147.5,-171.5 13153.5,-171.5 13159.5,-177.5 13159.5,-183.5 13159.5,-183.5 13159.5,-195.5 13159.5,-195.5 13159.5,-201.5 13153.5,-207.5 13147.5,-207.5 13147.5,-207.5 13080.5,-207.5 13080.5,-207.5 13074.5,-207.5 13068.5,-201.5 13068.5,-195.5 13068.5,-195.5 13068.5,-183.5 13068.5,-183.5 13068.5,-177.5 13074.5,-171.5 13080.5,-171.5"/>
<text text-anchor="middle" x="13114" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu02_dcache_cpu_side -->
<g id="node38" class="node">
<title>system_cpu02_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M13186.5,-40.5C13186.5,-40.5 13233.5,-40.5 13233.5,-40.5 13239.5,-40.5 13245.5,-46.5 13245.5,-52.5 13245.5,-52.5 13245.5,-64.5 13245.5,-64.5 13245.5,-70.5 13239.5,-76.5 13233.5,-76.5 13233.5,-76.5 13186.5,-76.5 13186.5,-76.5 13180.5,-76.5 13174.5,-70.5 13174.5,-64.5 13174.5,-64.5 13174.5,-52.5 13174.5,-52.5 13174.5,-46.5 13180.5,-40.5 13186.5,-40.5"/>
<text text-anchor="middle" x="13210" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu02_dcache_port&#45;&gt;system_cpu02_dcache_cpu_side -->
<g id="edge11" class="edge">
<title>system_cpu02_dcache_port&#45;&gt;system_cpu02_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M13127.64,-171.42C13138.03,-158.3 13152.62,-139.66 13165,-123 13174.18,-110.64 13184.11,-96.7 13192.29,-85.04"/>
<polygon fill="black" stroke="black" points="13195.31,-86.83 13198.17,-76.63 13189.58,-82.82 13195.31,-86.83"/>
</g>
<!-- system_cpu02_mmu_itb_walker_port -->
<g id="node34" class="node">
<title>system_cpu02_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M13619,-171.5C13619,-171.5 13649,-171.5 13649,-171.5 13655,-171.5 13661,-177.5 13661,-183.5 13661,-183.5 13661,-195.5 13661,-195.5 13661,-201.5 13655,-207.5 13649,-207.5 13649,-207.5 13619,-207.5 13619,-207.5 13613,-207.5 13607,-201.5 13607,-195.5 13607,-195.5 13607,-183.5 13607,-183.5 13607,-177.5 13613,-171.5 13619,-171.5"/>
<text text-anchor="middle" x="13634" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu02_itb_walker_cache_cpu_side -->
<g id="node40" class="node">
<title>system_cpu02_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M13582.5,-40.5C13582.5,-40.5 13629.5,-40.5 13629.5,-40.5 13635.5,-40.5 13641.5,-46.5 13641.5,-52.5 13641.5,-52.5 13641.5,-64.5 13641.5,-64.5 13641.5,-70.5 13635.5,-76.5 13629.5,-76.5 13629.5,-76.5 13582.5,-76.5 13582.5,-76.5 13576.5,-76.5 13570.5,-70.5 13570.5,-64.5 13570.5,-64.5 13570.5,-52.5 13570.5,-52.5 13570.5,-46.5 13576.5,-40.5 13582.5,-40.5"/>
<text text-anchor="middle" x="13606" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu02_mmu_itb_walker_port&#45;&gt;system_cpu02_itb_walker_cache_cpu_side -->
<g id="edge12" class="edge">
<title>system_cpu02_mmu_itb_walker_port&#45;&gt;system_cpu02_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M13630.28,-171.37C13625.57,-149.68 13617.41,-112.08 13611.86,-86.51"/>
<polygon fill="black" stroke="black" points="13615.28,-85.73 13609.73,-76.7 13608.43,-87.22 13615.28,-85.73"/>
</g>
<!-- system_cpu02_mmu_dtb_walker_port -->
<g id="node35" class="node">
<title>system_cpu02_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M13794,-171.5C13794,-171.5 13824,-171.5 13824,-171.5 13830,-171.5 13836,-177.5 13836,-183.5 13836,-183.5 13836,-195.5 13836,-195.5 13836,-201.5 13830,-207.5 13824,-207.5 13824,-207.5 13794,-207.5 13794,-207.5 13788,-207.5 13782,-201.5 13782,-195.5 13782,-195.5 13782,-183.5 13782,-183.5 13782,-177.5 13788,-171.5 13794,-171.5"/>
<text text-anchor="middle" x="13809" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu02_dtb_walker_cache_cpu_side -->
<g id="node42" class="node">
<title>system_cpu02_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M13780.5,-40.5C13780.5,-40.5 13827.5,-40.5 13827.5,-40.5 13833.5,-40.5 13839.5,-46.5 13839.5,-52.5 13839.5,-52.5 13839.5,-64.5 13839.5,-64.5 13839.5,-70.5 13833.5,-76.5 13827.5,-76.5 13827.5,-76.5 13780.5,-76.5 13780.5,-76.5 13774.5,-76.5 13768.5,-70.5 13768.5,-64.5 13768.5,-64.5 13768.5,-52.5 13768.5,-52.5 13768.5,-46.5 13774.5,-40.5 13780.5,-40.5"/>
<text text-anchor="middle" x="13804" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu02_mmu_dtb_walker_port&#45;&gt;system_cpu02_dtb_walker_cache_cpu_side -->
<g id="edge13" class="edge">
<title>system_cpu02_mmu_dtb_walker_port&#45;&gt;system_cpu02_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M13808.34,-171.37C13807.5,-149.78 13806.05,-112.41 13805.06,-86.85"/>
<polygon fill="black" stroke="black" points="13808.55,-86.56 13804.67,-76.7 13801.56,-86.83 13808.55,-86.56"/>
</g>
<!-- system_cpu02_icache_mem_side -->
<g id="node37" class="node">
<title>system_cpu02_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M13282,-40.5C13282,-40.5 13338,-40.5 13338,-40.5 13344,-40.5 13350,-46.5 13350,-52.5 13350,-52.5 13350,-64.5 13350,-64.5 13350,-70.5 13344,-76.5 13338,-76.5 13338,-76.5 13282,-76.5 13282,-76.5 13276,-76.5 13270,-70.5 13270,-64.5 13270,-64.5 13270,-52.5 13270,-52.5 13270,-46.5 13276,-40.5 13282,-40.5"/>
<text text-anchor="middle" x="13310" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu02_dcache_mem_side -->
<g id="node39" class="node">
<title>system_cpu02_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M13088,-40.5C13088,-40.5 13144,-40.5 13144,-40.5 13150,-40.5 13156,-46.5 13156,-52.5 13156,-52.5 13156,-64.5 13156,-64.5 13156,-70.5 13150,-76.5 13144,-76.5 13144,-76.5 13088,-76.5 13088,-76.5 13082,-76.5 13076,-70.5 13076,-64.5 13076,-64.5 13076,-52.5 13076,-52.5 13076,-46.5 13082,-40.5 13088,-40.5"/>
<text text-anchor="middle" x="13116" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu02_itb_walker_cache_mem_side -->
<g id="node41" class="node">
<title>system_cpu02_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M13484,-40.5C13484,-40.5 13540,-40.5 13540,-40.5 13546,-40.5 13552,-46.5 13552,-52.5 13552,-52.5 13552,-64.5 13552,-64.5 13552,-70.5 13546,-76.5 13540,-76.5 13540,-76.5 13484,-76.5 13484,-76.5 13478,-76.5 13472,-70.5 13472,-64.5 13472,-64.5 13472,-52.5 13472,-52.5 13472,-46.5 13478,-40.5 13484,-40.5"/>
<text text-anchor="middle" x="13512" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu02_dtb_walker_cache_mem_side -->
<g id="node43" class="node">
<title>system_cpu02_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M13682,-40.5C13682,-40.5 13738,-40.5 13738,-40.5 13744,-40.5 13750,-46.5 13750,-52.5 13750,-52.5 13750,-64.5 13750,-64.5 13750,-70.5 13744,-76.5 13738,-76.5 13738,-76.5 13682,-76.5 13682,-76.5 13676,-76.5 13670,-70.5 13670,-64.5 13670,-64.5 13670,-52.5 13670,-52.5 13670,-46.5 13676,-40.5 13682,-40.5"/>
<text text-anchor="middle" x="13710" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu02_interrupts_int_requestor -->
<g id="node44" class="node">
<title>system_cpu02_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M13483.5,-171.5C13483.5,-171.5 13554.5,-171.5 13554.5,-171.5 13560.5,-171.5 13566.5,-177.5 13566.5,-183.5 13566.5,-183.5 13566.5,-195.5 13566.5,-195.5 13566.5,-201.5 13560.5,-207.5 13554.5,-207.5 13554.5,-207.5 13483.5,-207.5 13483.5,-207.5 13477.5,-207.5 13471.5,-201.5 13471.5,-195.5 13471.5,-195.5 13471.5,-183.5 13471.5,-183.5 13471.5,-177.5 13477.5,-171.5 13483.5,-171.5"/>
<text text-anchor="middle" x="13519" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu02_interrupts_int_responder -->
<g id="node45" class="node">
<title>system_cpu02_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M13366.5,-171.5C13366.5,-171.5 13441.5,-171.5 13441.5,-171.5 13447.5,-171.5 13453.5,-177.5 13453.5,-183.5 13453.5,-183.5 13453.5,-195.5 13453.5,-195.5 13453.5,-201.5 13447.5,-207.5 13441.5,-207.5 13441.5,-207.5 13366.5,-207.5 13366.5,-207.5 13360.5,-207.5 13354.5,-201.5 13354.5,-195.5 13354.5,-195.5 13354.5,-183.5 13354.5,-183.5 13354.5,-177.5 13360.5,-171.5 13366.5,-171.5"/>
<text text-anchor="middle" x="13404" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu02_interrupts_pio -->
<g id="node46" class="node">
<title>system_cpu02_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M13294,-171.5C13294,-171.5 13324,-171.5 13324,-171.5 13330,-171.5 13336,-177.5 13336,-183.5 13336,-183.5 13336,-195.5 13336,-195.5 13336,-201.5 13330,-207.5 13324,-207.5 13324,-207.5 13294,-207.5 13294,-207.5 13288,-207.5 13282,-201.5 13282,-195.5 13282,-195.5 13282,-183.5 13282,-183.5 13282,-177.5 13288,-171.5 13294,-171.5"/>
<text text-anchor="middle" x="13309" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu03_icache_port -->
<g id="node47" class="node">
<title>system_cpu03_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M8705,-171.5C8705,-171.5 8767,-171.5 8767,-171.5 8773,-171.5 8779,-177.5 8779,-183.5 8779,-183.5 8779,-195.5 8779,-195.5 8779,-201.5 8773,-207.5 8767,-207.5 8767,-207.5 8705,-207.5 8705,-207.5 8699,-207.5 8693,-201.5 8693,-195.5 8693,-195.5 8693,-183.5 8693,-183.5 8693,-177.5 8699,-171.5 8705,-171.5"/>
<text text-anchor="middle" x="8736" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu03_icache_cpu_side -->
<g id="node51" class="node">
<title>system_cpu03_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M8895.5,-40.5C8895.5,-40.5 8942.5,-40.5 8942.5,-40.5 8948.5,-40.5 8954.5,-46.5 8954.5,-52.5 8954.5,-52.5 8954.5,-64.5 8954.5,-64.5 8954.5,-70.5 8948.5,-76.5 8942.5,-76.5 8942.5,-76.5 8895.5,-76.5 8895.5,-76.5 8889.5,-76.5 8883.5,-70.5 8883.5,-64.5 8883.5,-64.5 8883.5,-52.5 8883.5,-52.5 8883.5,-46.5 8889.5,-40.5 8895.5,-40.5"/>
<text text-anchor="middle" x="8919" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu03_icache_port&#45;&gt;system_cpu03_icache_cpu_side -->
<g id="edge14" class="edge">
<title>system_cpu03_icache_port&#45;&gt;system_cpu03_icache_cpu_side</title>
<path fill="none" stroke="black" d="M8752.32,-171.48C8761.26,-163.04 8772.96,-153.32 8785,-147 8821.28,-127.97 8840.39,-146.43 8874,-123 8887.56,-113.55 8898.43,-98.63 8906.09,-85.63"/>
<polygon fill="black" stroke="black" points="8909.31,-87.05 8911.1,-76.61 8903.19,-83.66 8909.31,-87.05"/>
</g>
<!-- system_cpu03_dcache_port -->
<g id="node48" class="node">
<title>system_cpu03_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M8595.5,-171.5C8595.5,-171.5 8662.5,-171.5 8662.5,-171.5 8668.5,-171.5 8674.5,-177.5 8674.5,-183.5 8674.5,-183.5 8674.5,-195.5 8674.5,-195.5 8674.5,-201.5 8668.5,-207.5 8662.5,-207.5 8662.5,-207.5 8595.5,-207.5 8595.5,-207.5 8589.5,-207.5 8583.5,-201.5 8583.5,-195.5 8583.5,-195.5 8583.5,-183.5 8583.5,-183.5 8583.5,-177.5 8589.5,-171.5 8595.5,-171.5"/>
<text text-anchor="middle" x="8629" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu03_dcache_cpu_side -->
<g id="node53" class="node">
<title>system_cpu03_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M8701.5,-40.5C8701.5,-40.5 8748.5,-40.5 8748.5,-40.5 8754.5,-40.5 8760.5,-46.5 8760.5,-52.5 8760.5,-52.5 8760.5,-64.5 8760.5,-64.5 8760.5,-70.5 8754.5,-76.5 8748.5,-76.5 8748.5,-76.5 8701.5,-76.5 8701.5,-76.5 8695.5,-76.5 8689.5,-70.5 8689.5,-64.5 8689.5,-64.5 8689.5,-52.5 8689.5,-52.5 8689.5,-46.5 8695.5,-40.5 8701.5,-40.5"/>
<text text-anchor="middle" x="8725" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu03_dcache_port&#45;&gt;system_cpu03_dcache_cpu_side -->
<g id="edge15" class="edge">
<title>system_cpu03_dcache_port&#45;&gt;system_cpu03_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M8642.64,-171.42C8653.03,-158.3 8667.62,-139.66 8680,-123 8689.18,-110.64 8699.11,-96.7 8707.29,-85.04"/>
<polygon fill="black" stroke="black" points="8710.31,-86.83 8713.17,-76.63 8704.58,-82.82 8710.31,-86.83"/>
</g>
<!-- system_cpu03_mmu_itb_walker_port -->
<g id="node49" class="node">
<title>system_cpu03_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M9134,-171.5C9134,-171.5 9164,-171.5 9164,-171.5 9170,-171.5 9176,-177.5 9176,-183.5 9176,-183.5 9176,-195.5 9176,-195.5 9176,-201.5 9170,-207.5 9164,-207.5 9164,-207.5 9134,-207.5 9134,-207.5 9128,-207.5 9122,-201.5 9122,-195.5 9122,-195.5 9122,-183.5 9122,-183.5 9122,-177.5 9128,-171.5 9134,-171.5"/>
<text text-anchor="middle" x="9149" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu03_itb_walker_cache_cpu_side -->
<g id="node55" class="node">
<title>system_cpu03_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M9097.5,-40.5C9097.5,-40.5 9144.5,-40.5 9144.5,-40.5 9150.5,-40.5 9156.5,-46.5 9156.5,-52.5 9156.5,-52.5 9156.5,-64.5 9156.5,-64.5 9156.5,-70.5 9150.5,-76.5 9144.5,-76.5 9144.5,-76.5 9097.5,-76.5 9097.5,-76.5 9091.5,-76.5 9085.5,-70.5 9085.5,-64.5 9085.5,-64.5 9085.5,-52.5 9085.5,-52.5 9085.5,-46.5 9091.5,-40.5 9097.5,-40.5"/>
<text text-anchor="middle" x="9121" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu03_mmu_itb_walker_port&#45;&gt;system_cpu03_itb_walker_cache_cpu_side -->
<g id="edge16" class="edge">
<title>system_cpu03_mmu_itb_walker_port&#45;&gt;system_cpu03_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M9145.28,-171.37C9140.57,-149.68 9132.41,-112.08 9126.86,-86.51"/>
<polygon fill="black" stroke="black" points="9130.28,-85.73 9124.73,-76.7 9123.43,-87.22 9130.28,-85.73"/>
</g>
<!-- system_cpu03_mmu_dtb_walker_port -->
<g id="node50" class="node">
<title>system_cpu03_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M9309,-171.5C9309,-171.5 9339,-171.5 9339,-171.5 9345,-171.5 9351,-177.5 9351,-183.5 9351,-183.5 9351,-195.5 9351,-195.5 9351,-201.5 9345,-207.5 9339,-207.5 9339,-207.5 9309,-207.5 9309,-207.5 9303,-207.5 9297,-201.5 9297,-195.5 9297,-195.5 9297,-183.5 9297,-183.5 9297,-177.5 9303,-171.5 9309,-171.5"/>
<text text-anchor="middle" x="9324" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu03_dtb_walker_cache_cpu_side -->
<g id="node57" class="node">
<title>system_cpu03_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M9295.5,-40.5C9295.5,-40.5 9342.5,-40.5 9342.5,-40.5 9348.5,-40.5 9354.5,-46.5 9354.5,-52.5 9354.5,-52.5 9354.5,-64.5 9354.5,-64.5 9354.5,-70.5 9348.5,-76.5 9342.5,-76.5 9342.5,-76.5 9295.5,-76.5 9295.5,-76.5 9289.5,-76.5 9283.5,-70.5 9283.5,-64.5 9283.5,-64.5 9283.5,-52.5 9283.5,-52.5 9283.5,-46.5 9289.5,-40.5 9295.5,-40.5"/>
<text text-anchor="middle" x="9319" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu03_mmu_dtb_walker_port&#45;&gt;system_cpu03_dtb_walker_cache_cpu_side -->
<g id="edge17" class="edge">
<title>system_cpu03_mmu_dtb_walker_port&#45;&gt;system_cpu03_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M9323.34,-171.37C9322.5,-149.78 9321.05,-112.41 9320.06,-86.85"/>
<polygon fill="black" stroke="black" points="9323.55,-86.56 9319.67,-76.7 9316.56,-86.83 9323.55,-86.56"/>
</g>
<!-- system_cpu03_icache_mem_side -->
<g id="node52" class="node">
<title>system_cpu03_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M8797,-40.5C8797,-40.5 8853,-40.5 8853,-40.5 8859,-40.5 8865,-46.5 8865,-52.5 8865,-52.5 8865,-64.5 8865,-64.5 8865,-70.5 8859,-76.5 8853,-76.5 8853,-76.5 8797,-76.5 8797,-76.5 8791,-76.5 8785,-70.5 8785,-64.5 8785,-64.5 8785,-52.5 8785,-52.5 8785,-46.5 8791,-40.5 8797,-40.5"/>
<text text-anchor="middle" x="8825" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu03_dcache_mem_side -->
<g id="node54" class="node">
<title>system_cpu03_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M8603,-40.5C8603,-40.5 8659,-40.5 8659,-40.5 8665,-40.5 8671,-46.5 8671,-52.5 8671,-52.5 8671,-64.5 8671,-64.5 8671,-70.5 8665,-76.5 8659,-76.5 8659,-76.5 8603,-76.5 8603,-76.5 8597,-76.5 8591,-70.5 8591,-64.5 8591,-64.5 8591,-52.5 8591,-52.5 8591,-46.5 8597,-40.5 8603,-40.5"/>
<text text-anchor="middle" x="8631" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu03_itb_walker_cache_mem_side -->
<g id="node56" class="node">
<title>system_cpu03_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M8999,-40.5C8999,-40.5 9055,-40.5 9055,-40.5 9061,-40.5 9067,-46.5 9067,-52.5 9067,-52.5 9067,-64.5 9067,-64.5 9067,-70.5 9061,-76.5 9055,-76.5 9055,-76.5 8999,-76.5 8999,-76.5 8993,-76.5 8987,-70.5 8987,-64.5 8987,-64.5 8987,-52.5 8987,-52.5 8987,-46.5 8993,-40.5 8999,-40.5"/>
<text text-anchor="middle" x="9027" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu03_dtb_walker_cache_mem_side -->
<g id="node58" class="node">
<title>system_cpu03_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M9197,-40.5C9197,-40.5 9253,-40.5 9253,-40.5 9259,-40.5 9265,-46.5 9265,-52.5 9265,-52.5 9265,-64.5 9265,-64.5 9265,-70.5 9259,-76.5 9253,-76.5 9253,-76.5 9197,-76.5 9197,-76.5 9191,-76.5 9185,-70.5 9185,-64.5 9185,-64.5 9185,-52.5 9185,-52.5 9185,-46.5 9191,-40.5 9197,-40.5"/>
<text text-anchor="middle" x="9225" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu03_interrupts_int_requestor -->
<g id="node59" class="node">
<title>system_cpu03_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M8998.5,-171.5C8998.5,-171.5 9069.5,-171.5 9069.5,-171.5 9075.5,-171.5 9081.5,-177.5 9081.5,-183.5 9081.5,-183.5 9081.5,-195.5 9081.5,-195.5 9081.5,-201.5 9075.5,-207.5 9069.5,-207.5 9069.5,-207.5 8998.5,-207.5 8998.5,-207.5 8992.5,-207.5 8986.5,-201.5 8986.5,-195.5 8986.5,-195.5 8986.5,-183.5 8986.5,-183.5 8986.5,-177.5 8992.5,-171.5 8998.5,-171.5"/>
<text text-anchor="middle" x="9034" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu03_interrupts_int_responder -->
<g id="node60" class="node">
<title>system_cpu03_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M8881.5,-171.5C8881.5,-171.5 8956.5,-171.5 8956.5,-171.5 8962.5,-171.5 8968.5,-177.5 8968.5,-183.5 8968.5,-183.5 8968.5,-195.5 8968.5,-195.5 8968.5,-201.5 8962.5,-207.5 8956.5,-207.5 8956.5,-207.5 8881.5,-207.5 8881.5,-207.5 8875.5,-207.5 8869.5,-201.5 8869.5,-195.5 8869.5,-195.5 8869.5,-183.5 8869.5,-183.5 8869.5,-177.5 8875.5,-171.5 8881.5,-171.5"/>
<text text-anchor="middle" x="8919" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu03_interrupts_pio -->
<g id="node61" class="node">
<title>system_cpu03_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M8809,-171.5C8809,-171.5 8839,-171.5 8839,-171.5 8845,-171.5 8851,-177.5 8851,-183.5 8851,-183.5 8851,-195.5 8851,-195.5 8851,-201.5 8845,-207.5 8839,-207.5 8839,-207.5 8809,-207.5 8809,-207.5 8803,-207.5 8797,-201.5 8797,-195.5 8797,-195.5 8797,-183.5 8797,-183.5 8797,-177.5 8803,-171.5 8809,-171.5"/>
<text text-anchor="middle" x="8824" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu04_icache_port -->
<g id="node62" class="node">
<title>system_cpu04_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M9602,-171.5C9602,-171.5 9664,-171.5 9664,-171.5 9670,-171.5 9676,-177.5 9676,-183.5 9676,-183.5 9676,-195.5 9676,-195.5 9676,-201.5 9670,-207.5 9664,-207.5 9664,-207.5 9602,-207.5 9602,-207.5 9596,-207.5 9590,-201.5 9590,-195.5 9590,-195.5 9590,-183.5 9590,-183.5 9590,-177.5 9596,-171.5 9602,-171.5"/>
<text text-anchor="middle" x="9633" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu04_icache_cpu_side -->
<g id="node66" class="node">
<title>system_cpu04_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M9792.5,-40.5C9792.5,-40.5 9839.5,-40.5 9839.5,-40.5 9845.5,-40.5 9851.5,-46.5 9851.5,-52.5 9851.5,-52.5 9851.5,-64.5 9851.5,-64.5 9851.5,-70.5 9845.5,-76.5 9839.5,-76.5 9839.5,-76.5 9792.5,-76.5 9792.5,-76.5 9786.5,-76.5 9780.5,-70.5 9780.5,-64.5 9780.5,-64.5 9780.5,-52.5 9780.5,-52.5 9780.5,-46.5 9786.5,-40.5 9792.5,-40.5"/>
<text text-anchor="middle" x="9816" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu04_icache_port&#45;&gt;system_cpu04_icache_cpu_side -->
<g id="edge18" class="edge">
<title>system_cpu04_icache_port&#45;&gt;system_cpu04_icache_cpu_side</title>
<path fill="none" stroke="black" d="M9649.32,-171.48C9658.26,-163.04 9669.96,-153.32 9682,-147 9718.28,-127.97 9737.39,-146.43 9771,-123 9784.56,-113.55 9795.43,-98.63 9803.09,-85.63"/>
<polygon fill="black" stroke="black" points="9806.31,-87.05 9808.1,-76.61 9800.19,-83.66 9806.31,-87.05"/>
</g>
<!-- system_cpu04_dcache_port -->
<g id="node63" class="node">
<title>system_cpu04_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M9492.5,-171.5C9492.5,-171.5 9559.5,-171.5 9559.5,-171.5 9565.5,-171.5 9571.5,-177.5 9571.5,-183.5 9571.5,-183.5 9571.5,-195.5 9571.5,-195.5 9571.5,-201.5 9565.5,-207.5 9559.5,-207.5 9559.5,-207.5 9492.5,-207.5 9492.5,-207.5 9486.5,-207.5 9480.5,-201.5 9480.5,-195.5 9480.5,-195.5 9480.5,-183.5 9480.5,-183.5 9480.5,-177.5 9486.5,-171.5 9492.5,-171.5"/>
<text text-anchor="middle" x="9526" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu04_dcache_cpu_side -->
<g id="node68" class="node">
<title>system_cpu04_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M9598.5,-40.5C9598.5,-40.5 9645.5,-40.5 9645.5,-40.5 9651.5,-40.5 9657.5,-46.5 9657.5,-52.5 9657.5,-52.5 9657.5,-64.5 9657.5,-64.5 9657.5,-70.5 9651.5,-76.5 9645.5,-76.5 9645.5,-76.5 9598.5,-76.5 9598.5,-76.5 9592.5,-76.5 9586.5,-70.5 9586.5,-64.5 9586.5,-64.5 9586.5,-52.5 9586.5,-52.5 9586.5,-46.5 9592.5,-40.5 9598.5,-40.5"/>
<text text-anchor="middle" x="9622" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu04_dcache_port&#45;&gt;system_cpu04_dcache_cpu_side -->
<g id="edge19" class="edge">
<title>system_cpu04_dcache_port&#45;&gt;system_cpu04_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M9539.64,-171.42C9550.03,-158.3 9564.62,-139.66 9577,-123 9586.18,-110.64 9596.11,-96.7 9604.29,-85.04"/>
<polygon fill="black" stroke="black" points="9607.31,-86.83 9610.17,-76.63 9601.58,-82.82 9607.31,-86.83"/>
</g>
<!-- system_cpu04_mmu_itb_walker_port -->
<g id="node64" class="node">
<title>system_cpu04_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M10031,-171.5C10031,-171.5 10061,-171.5 10061,-171.5 10067,-171.5 10073,-177.5 10073,-183.5 10073,-183.5 10073,-195.5 10073,-195.5 10073,-201.5 10067,-207.5 10061,-207.5 10061,-207.5 10031,-207.5 10031,-207.5 10025,-207.5 10019,-201.5 10019,-195.5 10019,-195.5 10019,-183.5 10019,-183.5 10019,-177.5 10025,-171.5 10031,-171.5"/>
<text text-anchor="middle" x="10046" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu04_itb_walker_cache_cpu_side -->
<g id="node70" class="node">
<title>system_cpu04_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M9994.5,-40.5C9994.5,-40.5 10041.5,-40.5 10041.5,-40.5 10047.5,-40.5 10053.5,-46.5 10053.5,-52.5 10053.5,-52.5 10053.5,-64.5 10053.5,-64.5 10053.5,-70.5 10047.5,-76.5 10041.5,-76.5 10041.5,-76.5 9994.5,-76.5 9994.5,-76.5 9988.5,-76.5 9982.5,-70.5 9982.5,-64.5 9982.5,-64.5 9982.5,-52.5 9982.5,-52.5 9982.5,-46.5 9988.5,-40.5 9994.5,-40.5"/>
<text text-anchor="middle" x="10018" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu04_mmu_itb_walker_port&#45;&gt;system_cpu04_itb_walker_cache_cpu_side -->
<g id="edge20" class="edge">
<title>system_cpu04_mmu_itb_walker_port&#45;&gt;system_cpu04_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M10042.28,-171.37C10037.57,-149.68 10029.41,-112.08 10023.86,-86.51"/>
<polygon fill="black" stroke="black" points="10027.28,-85.73 10021.73,-76.7 10020.43,-87.22 10027.28,-85.73"/>
</g>
<!-- system_cpu04_mmu_dtb_walker_port -->
<g id="node65" class="node">
<title>system_cpu04_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M10206,-171.5C10206,-171.5 10236,-171.5 10236,-171.5 10242,-171.5 10248,-177.5 10248,-183.5 10248,-183.5 10248,-195.5 10248,-195.5 10248,-201.5 10242,-207.5 10236,-207.5 10236,-207.5 10206,-207.5 10206,-207.5 10200,-207.5 10194,-201.5 10194,-195.5 10194,-195.5 10194,-183.5 10194,-183.5 10194,-177.5 10200,-171.5 10206,-171.5"/>
<text text-anchor="middle" x="10221" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu04_dtb_walker_cache_cpu_side -->
<g id="node72" class="node">
<title>system_cpu04_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M10192.5,-40.5C10192.5,-40.5 10239.5,-40.5 10239.5,-40.5 10245.5,-40.5 10251.5,-46.5 10251.5,-52.5 10251.5,-52.5 10251.5,-64.5 10251.5,-64.5 10251.5,-70.5 10245.5,-76.5 10239.5,-76.5 10239.5,-76.5 10192.5,-76.5 10192.5,-76.5 10186.5,-76.5 10180.5,-70.5 10180.5,-64.5 10180.5,-64.5 10180.5,-52.5 10180.5,-52.5 10180.5,-46.5 10186.5,-40.5 10192.5,-40.5"/>
<text text-anchor="middle" x="10216" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu04_mmu_dtb_walker_port&#45;&gt;system_cpu04_dtb_walker_cache_cpu_side -->
<g id="edge21" class="edge">
<title>system_cpu04_mmu_dtb_walker_port&#45;&gt;system_cpu04_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M10220.34,-171.37C10219.5,-149.78 10218.05,-112.41 10217.06,-86.85"/>
<polygon fill="black" stroke="black" points="10220.55,-86.56 10216.67,-76.7 10213.56,-86.83 10220.55,-86.56"/>
</g>
<!-- system_cpu04_icache_mem_side -->
<g id="node67" class="node">
<title>system_cpu04_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M9694,-40.5C9694,-40.5 9750,-40.5 9750,-40.5 9756,-40.5 9762,-46.5 9762,-52.5 9762,-52.5 9762,-64.5 9762,-64.5 9762,-70.5 9756,-76.5 9750,-76.5 9750,-76.5 9694,-76.5 9694,-76.5 9688,-76.5 9682,-70.5 9682,-64.5 9682,-64.5 9682,-52.5 9682,-52.5 9682,-46.5 9688,-40.5 9694,-40.5"/>
<text text-anchor="middle" x="9722" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu04_dcache_mem_side -->
<g id="node69" class="node">
<title>system_cpu04_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M9500,-40.5C9500,-40.5 9556,-40.5 9556,-40.5 9562,-40.5 9568,-46.5 9568,-52.5 9568,-52.5 9568,-64.5 9568,-64.5 9568,-70.5 9562,-76.5 9556,-76.5 9556,-76.5 9500,-76.5 9500,-76.5 9494,-76.5 9488,-70.5 9488,-64.5 9488,-64.5 9488,-52.5 9488,-52.5 9488,-46.5 9494,-40.5 9500,-40.5"/>
<text text-anchor="middle" x="9528" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu04_itb_walker_cache_mem_side -->
<g id="node71" class="node">
<title>system_cpu04_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M9896,-40.5C9896,-40.5 9952,-40.5 9952,-40.5 9958,-40.5 9964,-46.5 9964,-52.5 9964,-52.5 9964,-64.5 9964,-64.5 9964,-70.5 9958,-76.5 9952,-76.5 9952,-76.5 9896,-76.5 9896,-76.5 9890,-76.5 9884,-70.5 9884,-64.5 9884,-64.5 9884,-52.5 9884,-52.5 9884,-46.5 9890,-40.5 9896,-40.5"/>
<text text-anchor="middle" x="9924" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu04_dtb_walker_cache_mem_side -->
<g id="node73" class="node">
<title>system_cpu04_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M10094,-40.5C10094,-40.5 10150,-40.5 10150,-40.5 10156,-40.5 10162,-46.5 10162,-52.5 10162,-52.5 10162,-64.5 10162,-64.5 10162,-70.5 10156,-76.5 10150,-76.5 10150,-76.5 10094,-76.5 10094,-76.5 10088,-76.5 10082,-70.5 10082,-64.5 10082,-64.5 10082,-52.5 10082,-52.5 10082,-46.5 10088,-40.5 10094,-40.5"/>
<text text-anchor="middle" x="10122" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu04_interrupts_int_requestor -->
<g id="node74" class="node">
<title>system_cpu04_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M9895.5,-171.5C9895.5,-171.5 9966.5,-171.5 9966.5,-171.5 9972.5,-171.5 9978.5,-177.5 9978.5,-183.5 9978.5,-183.5 9978.5,-195.5 9978.5,-195.5 9978.5,-201.5 9972.5,-207.5 9966.5,-207.5 9966.5,-207.5 9895.5,-207.5 9895.5,-207.5 9889.5,-207.5 9883.5,-201.5 9883.5,-195.5 9883.5,-195.5 9883.5,-183.5 9883.5,-183.5 9883.5,-177.5 9889.5,-171.5 9895.5,-171.5"/>
<text text-anchor="middle" x="9931" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu04_interrupts_int_responder -->
<g id="node75" class="node">
<title>system_cpu04_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M9778.5,-171.5C9778.5,-171.5 9853.5,-171.5 9853.5,-171.5 9859.5,-171.5 9865.5,-177.5 9865.5,-183.5 9865.5,-183.5 9865.5,-195.5 9865.5,-195.5 9865.5,-201.5 9859.5,-207.5 9853.5,-207.5 9853.5,-207.5 9778.5,-207.5 9778.5,-207.5 9772.5,-207.5 9766.5,-201.5 9766.5,-195.5 9766.5,-195.5 9766.5,-183.5 9766.5,-183.5 9766.5,-177.5 9772.5,-171.5 9778.5,-171.5"/>
<text text-anchor="middle" x="9816" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu04_interrupts_pio -->
<g id="node76" class="node">
<title>system_cpu04_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M9706,-171.5C9706,-171.5 9736,-171.5 9736,-171.5 9742,-171.5 9748,-177.5 9748,-183.5 9748,-183.5 9748,-195.5 9748,-195.5 9748,-201.5 9742,-207.5 9736,-207.5 9736,-207.5 9706,-207.5 9706,-207.5 9700,-207.5 9694,-201.5 9694,-195.5 9694,-195.5 9694,-183.5 9694,-183.5 9694,-177.5 9700,-171.5 9706,-171.5"/>
<text text-anchor="middle" x="9721" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu05_icache_port -->
<g id="node77" class="node">
<title>system_cpu05_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M10499,-171.5C10499,-171.5 10561,-171.5 10561,-171.5 10567,-171.5 10573,-177.5 10573,-183.5 10573,-183.5 10573,-195.5 10573,-195.5 10573,-201.5 10567,-207.5 10561,-207.5 10561,-207.5 10499,-207.5 10499,-207.5 10493,-207.5 10487,-201.5 10487,-195.5 10487,-195.5 10487,-183.5 10487,-183.5 10487,-177.5 10493,-171.5 10499,-171.5"/>
<text text-anchor="middle" x="10530" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu05_icache_cpu_side -->
<g id="node81" class="node">
<title>system_cpu05_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M10689.5,-40.5C10689.5,-40.5 10736.5,-40.5 10736.5,-40.5 10742.5,-40.5 10748.5,-46.5 10748.5,-52.5 10748.5,-52.5 10748.5,-64.5 10748.5,-64.5 10748.5,-70.5 10742.5,-76.5 10736.5,-76.5 10736.5,-76.5 10689.5,-76.5 10689.5,-76.5 10683.5,-76.5 10677.5,-70.5 10677.5,-64.5 10677.5,-64.5 10677.5,-52.5 10677.5,-52.5 10677.5,-46.5 10683.5,-40.5 10689.5,-40.5"/>
<text text-anchor="middle" x="10713" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu05_icache_port&#45;&gt;system_cpu05_icache_cpu_side -->
<g id="edge22" class="edge">
<title>system_cpu05_icache_port&#45;&gt;system_cpu05_icache_cpu_side</title>
<path fill="none" stroke="black" d="M10546.32,-171.48C10555.26,-163.04 10566.96,-153.32 10579,-147 10615.28,-127.97 10634.39,-146.43 10668,-123 10681.56,-113.55 10692.43,-98.63 10700.09,-85.63"/>
<polygon fill="black" stroke="black" points="10703.31,-87.05 10705.1,-76.61 10697.19,-83.66 10703.31,-87.05"/>
</g>
<!-- system_cpu05_dcache_port -->
<g id="node78" class="node">
<title>system_cpu05_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M10389.5,-171.5C10389.5,-171.5 10456.5,-171.5 10456.5,-171.5 10462.5,-171.5 10468.5,-177.5 10468.5,-183.5 10468.5,-183.5 10468.5,-195.5 10468.5,-195.5 10468.5,-201.5 10462.5,-207.5 10456.5,-207.5 10456.5,-207.5 10389.5,-207.5 10389.5,-207.5 10383.5,-207.5 10377.5,-201.5 10377.5,-195.5 10377.5,-195.5 10377.5,-183.5 10377.5,-183.5 10377.5,-177.5 10383.5,-171.5 10389.5,-171.5"/>
<text text-anchor="middle" x="10423" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu05_dcache_cpu_side -->
<g id="node83" class="node">
<title>system_cpu05_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M10495.5,-40.5C10495.5,-40.5 10542.5,-40.5 10542.5,-40.5 10548.5,-40.5 10554.5,-46.5 10554.5,-52.5 10554.5,-52.5 10554.5,-64.5 10554.5,-64.5 10554.5,-70.5 10548.5,-76.5 10542.5,-76.5 10542.5,-76.5 10495.5,-76.5 10495.5,-76.5 10489.5,-76.5 10483.5,-70.5 10483.5,-64.5 10483.5,-64.5 10483.5,-52.5 10483.5,-52.5 10483.5,-46.5 10489.5,-40.5 10495.5,-40.5"/>
<text text-anchor="middle" x="10519" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu05_dcache_port&#45;&gt;system_cpu05_dcache_cpu_side -->
<g id="edge23" class="edge">
<title>system_cpu05_dcache_port&#45;&gt;system_cpu05_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M10436.64,-171.42C10447.03,-158.3 10461.62,-139.66 10474,-123 10483.18,-110.64 10493.11,-96.7 10501.29,-85.04"/>
<polygon fill="black" stroke="black" points="10504.31,-86.83 10507.17,-76.63 10498.58,-82.82 10504.31,-86.83"/>
</g>
<!-- system_cpu05_mmu_itb_walker_port -->
<g id="node79" class="node">
<title>system_cpu05_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M10928,-171.5C10928,-171.5 10958,-171.5 10958,-171.5 10964,-171.5 10970,-177.5 10970,-183.5 10970,-183.5 10970,-195.5 10970,-195.5 10970,-201.5 10964,-207.5 10958,-207.5 10958,-207.5 10928,-207.5 10928,-207.5 10922,-207.5 10916,-201.5 10916,-195.5 10916,-195.5 10916,-183.5 10916,-183.5 10916,-177.5 10922,-171.5 10928,-171.5"/>
<text text-anchor="middle" x="10943" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu05_itb_walker_cache_cpu_side -->
<g id="node85" class="node">
<title>system_cpu05_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M10891.5,-40.5C10891.5,-40.5 10938.5,-40.5 10938.5,-40.5 10944.5,-40.5 10950.5,-46.5 10950.5,-52.5 10950.5,-52.5 10950.5,-64.5 10950.5,-64.5 10950.5,-70.5 10944.5,-76.5 10938.5,-76.5 10938.5,-76.5 10891.5,-76.5 10891.5,-76.5 10885.5,-76.5 10879.5,-70.5 10879.5,-64.5 10879.5,-64.5 10879.5,-52.5 10879.5,-52.5 10879.5,-46.5 10885.5,-40.5 10891.5,-40.5"/>
<text text-anchor="middle" x="10915" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu05_mmu_itb_walker_port&#45;&gt;system_cpu05_itb_walker_cache_cpu_side -->
<g id="edge24" class="edge">
<title>system_cpu05_mmu_itb_walker_port&#45;&gt;system_cpu05_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M10939.28,-171.37C10934.57,-149.68 10926.41,-112.08 10920.86,-86.51"/>
<polygon fill="black" stroke="black" points="10924.28,-85.73 10918.73,-76.7 10917.43,-87.22 10924.28,-85.73"/>
</g>
<!-- system_cpu05_mmu_dtb_walker_port -->
<g id="node80" class="node">
<title>system_cpu05_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M11103,-171.5C11103,-171.5 11133,-171.5 11133,-171.5 11139,-171.5 11145,-177.5 11145,-183.5 11145,-183.5 11145,-195.5 11145,-195.5 11145,-201.5 11139,-207.5 11133,-207.5 11133,-207.5 11103,-207.5 11103,-207.5 11097,-207.5 11091,-201.5 11091,-195.5 11091,-195.5 11091,-183.5 11091,-183.5 11091,-177.5 11097,-171.5 11103,-171.5"/>
<text text-anchor="middle" x="11118" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu05_dtb_walker_cache_cpu_side -->
<g id="node87" class="node">
<title>system_cpu05_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M11089.5,-40.5C11089.5,-40.5 11136.5,-40.5 11136.5,-40.5 11142.5,-40.5 11148.5,-46.5 11148.5,-52.5 11148.5,-52.5 11148.5,-64.5 11148.5,-64.5 11148.5,-70.5 11142.5,-76.5 11136.5,-76.5 11136.5,-76.5 11089.5,-76.5 11089.5,-76.5 11083.5,-76.5 11077.5,-70.5 11077.5,-64.5 11077.5,-64.5 11077.5,-52.5 11077.5,-52.5 11077.5,-46.5 11083.5,-40.5 11089.5,-40.5"/>
<text text-anchor="middle" x="11113" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu05_mmu_dtb_walker_port&#45;&gt;system_cpu05_dtb_walker_cache_cpu_side -->
<g id="edge25" class="edge">
<title>system_cpu05_mmu_dtb_walker_port&#45;&gt;system_cpu05_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M11117.34,-171.37C11116.5,-149.78 11115.05,-112.41 11114.06,-86.85"/>
<polygon fill="black" stroke="black" points="11117.55,-86.56 11113.67,-76.7 11110.56,-86.83 11117.55,-86.56"/>
</g>
<!-- system_cpu05_icache_mem_side -->
<g id="node82" class="node">
<title>system_cpu05_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M10591,-40.5C10591,-40.5 10647,-40.5 10647,-40.5 10653,-40.5 10659,-46.5 10659,-52.5 10659,-52.5 10659,-64.5 10659,-64.5 10659,-70.5 10653,-76.5 10647,-76.5 10647,-76.5 10591,-76.5 10591,-76.5 10585,-76.5 10579,-70.5 10579,-64.5 10579,-64.5 10579,-52.5 10579,-52.5 10579,-46.5 10585,-40.5 10591,-40.5"/>
<text text-anchor="middle" x="10619" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu05_dcache_mem_side -->
<g id="node84" class="node">
<title>system_cpu05_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M10397,-40.5C10397,-40.5 10453,-40.5 10453,-40.5 10459,-40.5 10465,-46.5 10465,-52.5 10465,-52.5 10465,-64.5 10465,-64.5 10465,-70.5 10459,-76.5 10453,-76.5 10453,-76.5 10397,-76.5 10397,-76.5 10391,-76.5 10385,-70.5 10385,-64.5 10385,-64.5 10385,-52.5 10385,-52.5 10385,-46.5 10391,-40.5 10397,-40.5"/>
<text text-anchor="middle" x="10425" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu05_itb_walker_cache_mem_side -->
<g id="node86" class="node">
<title>system_cpu05_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M10793,-40.5C10793,-40.5 10849,-40.5 10849,-40.5 10855,-40.5 10861,-46.5 10861,-52.5 10861,-52.5 10861,-64.5 10861,-64.5 10861,-70.5 10855,-76.5 10849,-76.5 10849,-76.5 10793,-76.5 10793,-76.5 10787,-76.5 10781,-70.5 10781,-64.5 10781,-64.5 10781,-52.5 10781,-52.5 10781,-46.5 10787,-40.5 10793,-40.5"/>
<text text-anchor="middle" x="10821" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu05_dtb_walker_cache_mem_side -->
<g id="node88" class="node">
<title>system_cpu05_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M10991,-40.5C10991,-40.5 11047,-40.5 11047,-40.5 11053,-40.5 11059,-46.5 11059,-52.5 11059,-52.5 11059,-64.5 11059,-64.5 11059,-70.5 11053,-76.5 11047,-76.5 11047,-76.5 10991,-76.5 10991,-76.5 10985,-76.5 10979,-70.5 10979,-64.5 10979,-64.5 10979,-52.5 10979,-52.5 10979,-46.5 10985,-40.5 10991,-40.5"/>
<text text-anchor="middle" x="11019" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu05_interrupts_int_requestor -->
<g id="node89" class="node">
<title>system_cpu05_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M10792.5,-171.5C10792.5,-171.5 10863.5,-171.5 10863.5,-171.5 10869.5,-171.5 10875.5,-177.5 10875.5,-183.5 10875.5,-183.5 10875.5,-195.5 10875.5,-195.5 10875.5,-201.5 10869.5,-207.5 10863.5,-207.5 10863.5,-207.5 10792.5,-207.5 10792.5,-207.5 10786.5,-207.5 10780.5,-201.5 10780.5,-195.5 10780.5,-195.5 10780.5,-183.5 10780.5,-183.5 10780.5,-177.5 10786.5,-171.5 10792.5,-171.5"/>
<text text-anchor="middle" x="10828" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu05_interrupts_int_responder -->
<g id="node90" class="node">
<title>system_cpu05_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M10675.5,-171.5C10675.5,-171.5 10750.5,-171.5 10750.5,-171.5 10756.5,-171.5 10762.5,-177.5 10762.5,-183.5 10762.5,-183.5 10762.5,-195.5 10762.5,-195.5 10762.5,-201.5 10756.5,-207.5 10750.5,-207.5 10750.5,-207.5 10675.5,-207.5 10675.5,-207.5 10669.5,-207.5 10663.5,-201.5 10663.5,-195.5 10663.5,-195.5 10663.5,-183.5 10663.5,-183.5 10663.5,-177.5 10669.5,-171.5 10675.5,-171.5"/>
<text text-anchor="middle" x="10713" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu05_interrupts_pio -->
<g id="node91" class="node">
<title>system_cpu05_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M10603,-171.5C10603,-171.5 10633,-171.5 10633,-171.5 10639,-171.5 10645,-177.5 10645,-183.5 10645,-183.5 10645,-195.5 10645,-195.5 10645,-201.5 10639,-207.5 10633,-207.5 10633,-207.5 10603,-207.5 10603,-207.5 10597,-207.5 10591,-201.5 10591,-195.5 10591,-195.5 10591,-183.5 10591,-183.5 10591,-177.5 10597,-171.5 10603,-171.5"/>
<text text-anchor="middle" x="10618" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu06_icache_port -->
<g id="node92" class="node">
<title>system_cpu06_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M11396,-171.5C11396,-171.5 11458,-171.5 11458,-171.5 11464,-171.5 11470,-177.5 11470,-183.5 11470,-183.5 11470,-195.5 11470,-195.5 11470,-201.5 11464,-207.5 11458,-207.5 11458,-207.5 11396,-207.5 11396,-207.5 11390,-207.5 11384,-201.5 11384,-195.5 11384,-195.5 11384,-183.5 11384,-183.5 11384,-177.5 11390,-171.5 11396,-171.5"/>
<text text-anchor="middle" x="11427" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu06_icache_cpu_side -->
<g id="node96" class="node">
<title>system_cpu06_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M11586.5,-40.5C11586.5,-40.5 11633.5,-40.5 11633.5,-40.5 11639.5,-40.5 11645.5,-46.5 11645.5,-52.5 11645.5,-52.5 11645.5,-64.5 11645.5,-64.5 11645.5,-70.5 11639.5,-76.5 11633.5,-76.5 11633.5,-76.5 11586.5,-76.5 11586.5,-76.5 11580.5,-76.5 11574.5,-70.5 11574.5,-64.5 11574.5,-64.5 11574.5,-52.5 11574.5,-52.5 11574.5,-46.5 11580.5,-40.5 11586.5,-40.5"/>
<text text-anchor="middle" x="11610" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu06_icache_port&#45;&gt;system_cpu06_icache_cpu_side -->
<g id="edge26" class="edge">
<title>system_cpu06_icache_port&#45;&gt;system_cpu06_icache_cpu_side</title>
<path fill="none" stroke="black" d="M11443.32,-171.48C11452.26,-163.04 11463.96,-153.32 11476,-147 11512.28,-127.97 11531.39,-146.43 11565,-123 11578.56,-113.55 11589.43,-98.63 11597.09,-85.63"/>
<polygon fill="black" stroke="black" points="11600.31,-87.05 11602.1,-76.61 11594.19,-83.66 11600.31,-87.05"/>
</g>
<!-- system_cpu06_dcache_port -->
<g id="node93" class="node">
<title>system_cpu06_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M11286.5,-171.5C11286.5,-171.5 11353.5,-171.5 11353.5,-171.5 11359.5,-171.5 11365.5,-177.5 11365.5,-183.5 11365.5,-183.5 11365.5,-195.5 11365.5,-195.5 11365.5,-201.5 11359.5,-207.5 11353.5,-207.5 11353.5,-207.5 11286.5,-207.5 11286.5,-207.5 11280.5,-207.5 11274.5,-201.5 11274.5,-195.5 11274.5,-195.5 11274.5,-183.5 11274.5,-183.5 11274.5,-177.5 11280.5,-171.5 11286.5,-171.5"/>
<text text-anchor="middle" x="11320" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu06_dcache_cpu_side -->
<g id="node98" class="node">
<title>system_cpu06_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M11392.5,-40.5C11392.5,-40.5 11439.5,-40.5 11439.5,-40.5 11445.5,-40.5 11451.5,-46.5 11451.5,-52.5 11451.5,-52.5 11451.5,-64.5 11451.5,-64.5 11451.5,-70.5 11445.5,-76.5 11439.5,-76.5 11439.5,-76.5 11392.5,-76.5 11392.5,-76.5 11386.5,-76.5 11380.5,-70.5 11380.5,-64.5 11380.5,-64.5 11380.5,-52.5 11380.5,-52.5 11380.5,-46.5 11386.5,-40.5 11392.5,-40.5"/>
<text text-anchor="middle" x="11416" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu06_dcache_port&#45;&gt;system_cpu06_dcache_cpu_side -->
<g id="edge27" class="edge">
<title>system_cpu06_dcache_port&#45;&gt;system_cpu06_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M11333.64,-171.42C11344.03,-158.3 11358.62,-139.66 11371,-123 11380.18,-110.64 11390.11,-96.7 11398.29,-85.04"/>
<polygon fill="black" stroke="black" points="11401.31,-86.83 11404.17,-76.63 11395.58,-82.82 11401.31,-86.83"/>
</g>
<!-- system_cpu06_mmu_itb_walker_port -->
<g id="node94" class="node">
<title>system_cpu06_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M11825,-171.5C11825,-171.5 11855,-171.5 11855,-171.5 11861,-171.5 11867,-177.5 11867,-183.5 11867,-183.5 11867,-195.5 11867,-195.5 11867,-201.5 11861,-207.5 11855,-207.5 11855,-207.5 11825,-207.5 11825,-207.5 11819,-207.5 11813,-201.5 11813,-195.5 11813,-195.5 11813,-183.5 11813,-183.5 11813,-177.5 11819,-171.5 11825,-171.5"/>
<text text-anchor="middle" x="11840" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu06_itb_walker_cache_cpu_side -->
<g id="node100" class="node">
<title>system_cpu06_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M11788.5,-40.5C11788.5,-40.5 11835.5,-40.5 11835.5,-40.5 11841.5,-40.5 11847.5,-46.5 11847.5,-52.5 11847.5,-52.5 11847.5,-64.5 11847.5,-64.5 11847.5,-70.5 11841.5,-76.5 11835.5,-76.5 11835.5,-76.5 11788.5,-76.5 11788.5,-76.5 11782.5,-76.5 11776.5,-70.5 11776.5,-64.5 11776.5,-64.5 11776.5,-52.5 11776.5,-52.5 11776.5,-46.5 11782.5,-40.5 11788.5,-40.5"/>
<text text-anchor="middle" x="11812" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu06_mmu_itb_walker_port&#45;&gt;system_cpu06_itb_walker_cache_cpu_side -->
<g id="edge28" class="edge">
<title>system_cpu06_mmu_itb_walker_port&#45;&gt;system_cpu06_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M11836.28,-171.37C11831.57,-149.68 11823.41,-112.08 11817.86,-86.51"/>
<polygon fill="black" stroke="black" points="11821.28,-85.73 11815.73,-76.7 11814.43,-87.22 11821.28,-85.73"/>
</g>
<!-- system_cpu06_mmu_dtb_walker_port -->
<g id="node95" class="node">
<title>system_cpu06_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M12000,-171.5C12000,-171.5 12030,-171.5 12030,-171.5 12036,-171.5 12042,-177.5 12042,-183.5 12042,-183.5 12042,-195.5 12042,-195.5 12042,-201.5 12036,-207.5 12030,-207.5 12030,-207.5 12000,-207.5 12000,-207.5 11994,-207.5 11988,-201.5 11988,-195.5 11988,-195.5 11988,-183.5 11988,-183.5 11988,-177.5 11994,-171.5 12000,-171.5"/>
<text text-anchor="middle" x="12015" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu06_dtb_walker_cache_cpu_side -->
<g id="node102" class="node">
<title>system_cpu06_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M11986.5,-40.5C11986.5,-40.5 12033.5,-40.5 12033.5,-40.5 12039.5,-40.5 12045.5,-46.5 12045.5,-52.5 12045.5,-52.5 12045.5,-64.5 12045.5,-64.5 12045.5,-70.5 12039.5,-76.5 12033.5,-76.5 12033.5,-76.5 11986.5,-76.5 11986.5,-76.5 11980.5,-76.5 11974.5,-70.5 11974.5,-64.5 11974.5,-64.5 11974.5,-52.5 11974.5,-52.5 11974.5,-46.5 11980.5,-40.5 11986.5,-40.5"/>
<text text-anchor="middle" x="12010" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu06_mmu_dtb_walker_port&#45;&gt;system_cpu06_dtb_walker_cache_cpu_side -->
<g id="edge29" class="edge">
<title>system_cpu06_mmu_dtb_walker_port&#45;&gt;system_cpu06_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M12014.34,-171.37C12013.5,-149.78 12012.05,-112.41 12011.06,-86.85"/>
<polygon fill="black" stroke="black" points="12014.55,-86.56 12010.67,-76.7 12007.56,-86.83 12014.55,-86.56"/>
</g>
<!-- system_cpu06_icache_mem_side -->
<g id="node97" class="node">
<title>system_cpu06_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M11488,-40.5C11488,-40.5 11544,-40.5 11544,-40.5 11550,-40.5 11556,-46.5 11556,-52.5 11556,-52.5 11556,-64.5 11556,-64.5 11556,-70.5 11550,-76.5 11544,-76.5 11544,-76.5 11488,-76.5 11488,-76.5 11482,-76.5 11476,-70.5 11476,-64.5 11476,-64.5 11476,-52.5 11476,-52.5 11476,-46.5 11482,-40.5 11488,-40.5"/>
<text text-anchor="middle" x="11516" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu06_dcache_mem_side -->
<g id="node99" class="node">
<title>system_cpu06_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M11294,-40.5C11294,-40.5 11350,-40.5 11350,-40.5 11356,-40.5 11362,-46.5 11362,-52.5 11362,-52.5 11362,-64.5 11362,-64.5 11362,-70.5 11356,-76.5 11350,-76.5 11350,-76.5 11294,-76.5 11294,-76.5 11288,-76.5 11282,-70.5 11282,-64.5 11282,-64.5 11282,-52.5 11282,-52.5 11282,-46.5 11288,-40.5 11294,-40.5"/>
<text text-anchor="middle" x="11322" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu06_itb_walker_cache_mem_side -->
<g id="node101" class="node">
<title>system_cpu06_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M11690,-40.5C11690,-40.5 11746,-40.5 11746,-40.5 11752,-40.5 11758,-46.5 11758,-52.5 11758,-52.5 11758,-64.5 11758,-64.5 11758,-70.5 11752,-76.5 11746,-76.5 11746,-76.5 11690,-76.5 11690,-76.5 11684,-76.5 11678,-70.5 11678,-64.5 11678,-64.5 11678,-52.5 11678,-52.5 11678,-46.5 11684,-40.5 11690,-40.5"/>
<text text-anchor="middle" x="11718" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu06_dtb_walker_cache_mem_side -->
<g id="node103" class="node">
<title>system_cpu06_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M11888,-40.5C11888,-40.5 11944,-40.5 11944,-40.5 11950,-40.5 11956,-46.5 11956,-52.5 11956,-52.5 11956,-64.5 11956,-64.5 11956,-70.5 11950,-76.5 11944,-76.5 11944,-76.5 11888,-76.5 11888,-76.5 11882,-76.5 11876,-70.5 11876,-64.5 11876,-64.5 11876,-52.5 11876,-52.5 11876,-46.5 11882,-40.5 11888,-40.5"/>
<text text-anchor="middle" x="11916" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu06_interrupts_int_requestor -->
<g id="node104" class="node">
<title>system_cpu06_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M11689.5,-171.5C11689.5,-171.5 11760.5,-171.5 11760.5,-171.5 11766.5,-171.5 11772.5,-177.5 11772.5,-183.5 11772.5,-183.5 11772.5,-195.5 11772.5,-195.5 11772.5,-201.5 11766.5,-207.5 11760.5,-207.5 11760.5,-207.5 11689.5,-207.5 11689.5,-207.5 11683.5,-207.5 11677.5,-201.5 11677.5,-195.5 11677.5,-195.5 11677.5,-183.5 11677.5,-183.5 11677.5,-177.5 11683.5,-171.5 11689.5,-171.5"/>
<text text-anchor="middle" x="11725" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu06_interrupts_int_responder -->
<g id="node105" class="node">
<title>system_cpu06_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M11572.5,-171.5C11572.5,-171.5 11647.5,-171.5 11647.5,-171.5 11653.5,-171.5 11659.5,-177.5 11659.5,-183.5 11659.5,-183.5 11659.5,-195.5 11659.5,-195.5 11659.5,-201.5 11653.5,-207.5 11647.5,-207.5 11647.5,-207.5 11572.5,-207.5 11572.5,-207.5 11566.5,-207.5 11560.5,-201.5 11560.5,-195.5 11560.5,-195.5 11560.5,-183.5 11560.5,-183.5 11560.5,-177.5 11566.5,-171.5 11572.5,-171.5"/>
<text text-anchor="middle" x="11610" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu06_interrupts_pio -->
<g id="node106" class="node">
<title>system_cpu06_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M11500,-171.5C11500,-171.5 11530,-171.5 11530,-171.5 11536,-171.5 11542,-177.5 11542,-183.5 11542,-183.5 11542,-195.5 11542,-195.5 11542,-201.5 11536,-207.5 11530,-207.5 11530,-207.5 11500,-207.5 11500,-207.5 11494,-207.5 11488,-201.5 11488,-195.5 11488,-195.5 11488,-183.5 11488,-183.5 11488,-177.5 11494,-171.5 11500,-171.5"/>
<text text-anchor="middle" x="11515" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu07_icache_port -->
<g id="node107" class="node">
<title>system_cpu07_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M154,-171.5C154,-171.5 216,-171.5 216,-171.5 222,-171.5 228,-177.5 228,-183.5 228,-183.5 228,-195.5 228,-195.5 228,-201.5 222,-207.5 216,-207.5 216,-207.5 154,-207.5 154,-207.5 148,-207.5 142,-201.5 142,-195.5 142,-195.5 142,-183.5 142,-183.5 142,-177.5 148,-171.5 154,-171.5"/>
<text text-anchor="middle" x="185" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu07_icache_cpu_side -->
<g id="node111" class="node">
<title>system_cpu07_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M325.5,-40.5C325.5,-40.5 372.5,-40.5 372.5,-40.5 378.5,-40.5 384.5,-46.5 384.5,-52.5 384.5,-52.5 384.5,-64.5 384.5,-64.5 384.5,-70.5 378.5,-76.5 372.5,-76.5 372.5,-76.5 325.5,-76.5 325.5,-76.5 319.5,-76.5 313.5,-70.5 313.5,-64.5 313.5,-64.5 313.5,-52.5 313.5,-52.5 313.5,-46.5 319.5,-40.5 325.5,-40.5"/>
<text text-anchor="middle" x="349" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu07_icache_port&#45;&gt;system_cpu07_icache_cpu_side -->
<g id="edge30" class="edge">
<title>system_cpu07_icache_port&#45;&gt;system_cpu07_icache_cpu_side</title>
<path fill="none" stroke="black" d="M204.83,-171.3C213.67,-163.74 224.26,-154.82 234,-147 261.87,-124.62 294.35,-100.04 317.67,-82.65"/>
<polygon fill="black" stroke="black" points="319.88,-85.36 325.82,-76.58 315.71,-79.74 319.88,-85.36"/>
</g>
<!-- system_cpu07_dcache_port -->
<g id="node108" class="node">
<title>system_cpu07_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M44.5,-171.5C44.5,-171.5 111.5,-171.5 111.5,-171.5 117.5,-171.5 123.5,-177.5 123.5,-183.5 123.5,-183.5 123.5,-195.5 123.5,-195.5 123.5,-201.5 117.5,-207.5 111.5,-207.5 111.5,-207.5 44.5,-207.5 44.5,-207.5 38.5,-207.5 32.5,-201.5 32.5,-195.5 32.5,-195.5 32.5,-183.5 32.5,-183.5 32.5,-177.5 38.5,-171.5 44.5,-171.5"/>
<text text-anchor="middle" x="78" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu07_dcache_cpu_side -->
<g id="node113" class="node">
<title>system_cpu07_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M80.5,-40.5C80.5,-40.5 127.5,-40.5 127.5,-40.5 133.5,-40.5 139.5,-46.5 139.5,-52.5 139.5,-52.5 139.5,-64.5 139.5,-64.5 139.5,-70.5 133.5,-76.5 127.5,-76.5 127.5,-76.5 80.5,-76.5 80.5,-76.5 74.5,-76.5 68.5,-70.5 68.5,-64.5 68.5,-64.5 68.5,-52.5 68.5,-52.5 68.5,-46.5 74.5,-40.5 80.5,-40.5"/>
<text text-anchor="middle" x="104" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu07_dcache_port&#45;&gt;system_cpu07_dcache_cpu_side -->
<g id="edge31" class="edge">
<title>system_cpu07_dcache_port&#45;&gt;system_cpu07_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M81.45,-171.37C85.82,-149.68 93.4,-112.08 98.56,-86.51"/>
<polygon fill="black" stroke="black" points="101.99,-87.2 100.53,-76.7 95.13,-85.81 101.99,-87.2"/>
</g>
<!-- system_cpu07_mmu_itb_walker_port -->
<g id="node109" class="node">
<title>system_cpu07_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M583,-171.5C583,-171.5 613,-171.5 613,-171.5 619,-171.5 625,-177.5 625,-183.5 625,-183.5 625,-195.5 625,-195.5 625,-201.5 619,-207.5 613,-207.5 613,-207.5 583,-207.5 583,-207.5 577,-207.5 571,-201.5 571,-195.5 571,-195.5 571,-183.5 571,-183.5 571,-177.5 577,-171.5 583,-171.5"/>
<text text-anchor="middle" x="598" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu07_itb_walker_cache_cpu_side -->
<g id="node115" class="node">
<title>system_cpu07_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M545.5,-40.5C545.5,-40.5 592.5,-40.5 592.5,-40.5 598.5,-40.5 604.5,-46.5 604.5,-52.5 604.5,-52.5 604.5,-64.5 604.5,-64.5 604.5,-70.5 598.5,-76.5 592.5,-76.5 592.5,-76.5 545.5,-76.5 545.5,-76.5 539.5,-76.5 533.5,-70.5 533.5,-64.5 533.5,-64.5 533.5,-52.5 533.5,-52.5 533.5,-46.5 539.5,-40.5 545.5,-40.5"/>
<text text-anchor="middle" x="569" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu07_mmu_itb_walker_port&#45;&gt;system_cpu07_itb_walker_cache_cpu_side -->
<g id="edge32" class="edge">
<title>system_cpu07_mmu_itb_walker_port&#45;&gt;system_cpu07_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M594.15,-171.37C589.27,-149.68 580.82,-112.08 575.07,-86.51"/>
<polygon fill="black" stroke="black" points="578.48,-85.69 572.87,-76.7 571.65,-87.23 578.48,-85.69"/>
</g>
<!-- system_cpu07_mmu_dtb_walker_port -->
<g id="node110" class="node">
<title>system_cpu07_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M758,-171.5C758,-171.5 788,-171.5 788,-171.5 794,-171.5 800,-177.5 800,-183.5 800,-183.5 800,-195.5 800,-195.5 800,-201.5 794,-207.5 788,-207.5 788,-207.5 758,-207.5 758,-207.5 752,-207.5 746,-201.5 746,-195.5 746,-195.5 746,-183.5 746,-183.5 746,-177.5 752,-171.5 758,-171.5"/>
<text text-anchor="middle" x="773" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu07_dtb_walker_cache_cpu_side -->
<g id="node117" class="node">
<title>system_cpu07_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M739.5,-40.5C739.5,-40.5 786.5,-40.5 786.5,-40.5 792.5,-40.5 798.5,-46.5 798.5,-52.5 798.5,-52.5 798.5,-64.5 798.5,-64.5 798.5,-70.5 792.5,-76.5 786.5,-76.5 786.5,-76.5 739.5,-76.5 739.5,-76.5 733.5,-76.5 727.5,-70.5 727.5,-64.5 727.5,-64.5 727.5,-52.5 727.5,-52.5 727.5,-46.5 733.5,-40.5 739.5,-40.5"/>
<text text-anchor="middle" x="763" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu07_mmu_dtb_walker_port&#45;&gt;system_cpu07_dtb_walker_cache_cpu_side -->
<g id="edge33" class="edge">
<title>system_cpu07_mmu_dtb_walker_port&#45;&gt;system_cpu07_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M771.67,-171.37C770,-149.78 767.1,-112.41 765.12,-86.85"/>
<polygon fill="black" stroke="black" points="768.6,-86.4 764.33,-76.7 761.62,-86.94 768.6,-86.4"/>
</g>
<!-- system_cpu07_icache_mem_side -->
<g id="node112" class="node">
<title>system_cpu07_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M415,-40.5C415,-40.5 471,-40.5 471,-40.5 477,-40.5 483,-46.5 483,-52.5 483,-52.5 483,-64.5 483,-64.5 483,-70.5 477,-76.5 471,-76.5 471,-76.5 415,-76.5 415,-76.5 409,-76.5 403,-70.5 403,-64.5 403,-64.5 403,-52.5 403,-52.5 403,-46.5 409,-40.5 415,-40.5"/>
<text text-anchor="middle" x="443" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu07_dcache_mem_side -->
<g id="node114" class="node">
<title>system_cpu07_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M170,-40.5C170,-40.5 226,-40.5 226,-40.5 232,-40.5 238,-46.5 238,-52.5 238,-52.5 238,-64.5 238,-64.5 238,-70.5 232,-76.5 226,-76.5 226,-76.5 170,-76.5 170,-76.5 164,-76.5 158,-70.5 158,-64.5 158,-64.5 158,-52.5 158,-52.5 158,-46.5 164,-40.5 170,-40.5"/>
<text text-anchor="middle" x="198" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu07_itb_walker_cache_mem_side -->
<g id="node116" class="node">
<title>system_cpu07_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M635,-40.5C635,-40.5 691,-40.5 691,-40.5 697,-40.5 703,-46.5 703,-52.5 703,-52.5 703,-64.5 703,-64.5 703,-70.5 697,-76.5 691,-76.5 691,-76.5 635,-76.5 635,-76.5 629,-76.5 623,-70.5 623,-64.5 623,-64.5 623,-52.5 623,-52.5 623,-46.5 629,-40.5 635,-40.5"/>
<text text-anchor="middle" x="663" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu07_dtb_walker_cache_mem_side -->
<g id="node118" class="node">
<title>system_cpu07_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M829,-40.5C829,-40.5 885,-40.5 885,-40.5 891,-40.5 897,-46.5 897,-52.5 897,-52.5 897,-64.5 897,-64.5 897,-70.5 891,-76.5 885,-76.5 885,-76.5 829,-76.5 829,-76.5 823,-76.5 817,-70.5 817,-64.5 817,-64.5 817,-52.5 817,-52.5 817,-46.5 823,-40.5 829,-40.5"/>
<text text-anchor="middle" x="857" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu07_interrupts_int_requestor -->
<g id="node119" class="node">
<title>system_cpu07_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M447.5,-171.5C447.5,-171.5 518.5,-171.5 518.5,-171.5 524.5,-171.5 530.5,-177.5 530.5,-183.5 530.5,-183.5 530.5,-195.5 530.5,-195.5 530.5,-201.5 524.5,-207.5 518.5,-207.5 518.5,-207.5 447.5,-207.5 447.5,-207.5 441.5,-207.5 435.5,-201.5 435.5,-195.5 435.5,-195.5 435.5,-183.5 435.5,-183.5 435.5,-177.5 441.5,-171.5 447.5,-171.5"/>
<text text-anchor="middle" x="483" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu07_interrupts_int_responder -->
<g id="node120" class="node">
<title>system_cpu07_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M330.5,-171.5C330.5,-171.5 405.5,-171.5 405.5,-171.5 411.5,-171.5 417.5,-177.5 417.5,-183.5 417.5,-183.5 417.5,-195.5 417.5,-195.5 417.5,-201.5 411.5,-207.5 405.5,-207.5 405.5,-207.5 330.5,-207.5 330.5,-207.5 324.5,-207.5 318.5,-201.5 318.5,-195.5 318.5,-195.5 318.5,-183.5 318.5,-183.5 318.5,-177.5 324.5,-171.5 330.5,-171.5"/>
<text text-anchor="middle" x="368" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu07_interrupts_pio -->
<g id="node121" class="node">
<title>system_cpu07_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M258,-171.5C258,-171.5 288,-171.5 288,-171.5 294,-171.5 300,-177.5 300,-183.5 300,-183.5 300,-195.5 300,-195.5 300,-201.5 294,-207.5 288,-207.5 288,-207.5 258,-207.5 258,-207.5 252,-207.5 246,-201.5 246,-195.5 246,-195.5 246,-183.5 246,-183.5 246,-177.5 252,-171.5 258,-171.5"/>
<text text-anchor="middle" x="273" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu08_icache_port -->
<g id="node122" class="node">
<title>system_cpu08_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1051,-171.5C1051,-171.5 1113,-171.5 1113,-171.5 1119,-171.5 1125,-177.5 1125,-183.5 1125,-183.5 1125,-195.5 1125,-195.5 1125,-201.5 1119,-207.5 1113,-207.5 1113,-207.5 1051,-207.5 1051,-207.5 1045,-207.5 1039,-201.5 1039,-195.5 1039,-195.5 1039,-183.5 1039,-183.5 1039,-177.5 1045,-171.5 1051,-171.5"/>
<text text-anchor="middle" x="1082" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu08_icache_cpu_side -->
<g id="node126" class="node">
<title>system_cpu08_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1222.5,-40.5C1222.5,-40.5 1269.5,-40.5 1269.5,-40.5 1275.5,-40.5 1281.5,-46.5 1281.5,-52.5 1281.5,-52.5 1281.5,-64.5 1281.5,-64.5 1281.5,-70.5 1275.5,-76.5 1269.5,-76.5 1269.5,-76.5 1222.5,-76.5 1222.5,-76.5 1216.5,-76.5 1210.5,-70.5 1210.5,-64.5 1210.5,-64.5 1210.5,-52.5 1210.5,-52.5 1210.5,-46.5 1216.5,-40.5 1222.5,-40.5"/>
<text text-anchor="middle" x="1246" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu08_icache_port&#45;&gt;system_cpu08_icache_cpu_side -->
<g id="edge34" class="edge">
<title>system_cpu08_icache_port&#45;&gt;system_cpu08_icache_cpu_side</title>
<path fill="none" stroke="black" d="M1101.83,-171.3C1110.67,-163.74 1121.26,-154.82 1131,-147 1158.87,-124.62 1191.35,-100.04 1214.67,-82.65"/>
<polygon fill="black" stroke="black" points="1216.88,-85.36 1222.82,-76.58 1212.71,-79.74 1216.88,-85.36"/>
</g>
<!-- system_cpu08_dcache_port -->
<g id="node123" class="node">
<title>system_cpu08_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M941.5,-171.5C941.5,-171.5 1008.5,-171.5 1008.5,-171.5 1014.5,-171.5 1020.5,-177.5 1020.5,-183.5 1020.5,-183.5 1020.5,-195.5 1020.5,-195.5 1020.5,-201.5 1014.5,-207.5 1008.5,-207.5 1008.5,-207.5 941.5,-207.5 941.5,-207.5 935.5,-207.5 929.5,-201.5 929.5,-195.5 929.5,-195.5 929.5,-183.5 929.5,-183.5 929.5,-177.5 935.5,-171.5 941.5,-171.5"/>
<text text-anchor="middle" x="975" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu08_dcache_cpu_side -->
<g id="node128" class="node">
<title>system_cpu08_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M977.5,-40.5C977.5,-40.5 1024.5,-40.5 1024.5,-40.5 1030.5,-40.5 1036.5,-46.5 1036.5,-52.5 1036.5,-52.5 1036.5,-64.5 1036.5,-64.5 1036.5,-70.5 1030.5,-76.5 1024.5,-76.5 1024.5,-76.5 977.5,-76.5 977.5,-76.5 971.5,-76.5 965.5,-70.5 965.5,-64.5 965.5,-64.5 965.5,-52.5 965.5,-52.5 965.5,-46.5 971.5,-40.5 977.5,-40.5"/>
<text text-anchor="middle" x="1001" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu08_dcache_port&#45;&gt;system_cpu08_dcache_cpu_side -->
<g id="edge35" class="edge">
<title>system_cpu08_dcache_port&#45;&gt;system_cpu08_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M978.45,-171.37C982.82,-149.68 990.4,-112.08 995.56,-86.51"/>
<polygon fill="black" stroke="black" points="998.99,-87.2 997.53,-76.7 992.13,-85.81 998.99,-87.2"/>
</g>
<!-- system_cpu08_mmu_itb_walker_port -->
<g id="node124" class="node">
<title>system_cpu08_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1480,-171.5C1480,-171.5 1510,-171.5 1510,-171.5 1516,-171.5 1522,-177.5 1522,-183.5 1522,-183.5 1522,-195.5 1522,-195.5 1522,-201.5 1516,-207.5 1510,-207.5 1510,-207.5 1480,-207.5 1480,-207.5 1474,-207.5 1468,-201.5 1468,-195.5 1468,-195.5 1468,-183.5 1468,-183.5 1468,-177.5 1474,-171.5 1480,-171.5"/>
<text text-anchor="middle" x="1495" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu08_itb_walker_cache_cpu_side -->
<g id="node130" class="node">
<title>system_cpu08_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1442.5,-40.5C1442.5,-40.5 1489.5,-40.5 1489.5,-40.5 1495.5,-40.5 1501.5,-46.5 1501.5,-52.5 1501.5,-52.5 1501.5,-64.5 1501.5,-64.5 1501.5,-70.5 1495.5,-76.5 1489.5,-76.5 1489.5,-76.5 1442.5,-76.5 1442.5,-76.5 1436.5,-76.5 1430.5,-70.5 1430.5,-64.5 1430.5,-64.5 1430.5,-52.5 1430.5,-52.5 1430.5,-46.5 1436.5,-40.5 1442.5,-40.5"/>
<text text-anchor="middle" x="1466" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu08_mmu_itb_walker_port&#45;&gt;system_cpu08_itb_walker_cache_cpu_side -->
<g id="edge36" class="edge">
<title>system_cpu08_mmu_itb_walker_port&#45;&gt;system_cpu08_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1491.15,-171.37C1486.27,-149.68 1477.82,-112.08 1472.07,-86.51"/>
<polygon fill="black" stroke="black" points="1475.48,-85.69 1469.87,-76.7 1468.65,-87.23 1475.48,-85.69"/>
</g>
<!-- system_cpu08_mmu_dtb_walker_port -->
<g id="node125" class="node">
<title>system_cpu08_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1655,-171.5C1655,-171.5 1685,-171.5 1685,-171.5 1691,-171.5 1697,-177.5 1697,-183.5 1697,-183.5 1697,-195.5 1697,-195.5 1697,-201.5 1691,-207.5 1685,-207.5 1685,-207.5 1655,-207.5 1655,-207.5 1649,-207.5 1643,-201.5 1643,-195.5 1643,-195.5 1643,-183.5 1643,-183.5 1643,-177.5 1649,-171.5 1655,-171.5"/>
<text text-anchor="middle" x="1670" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu08_dtb_walker_cache_cpu_side -->
<g id="node132" class="node">
<title>system_cpu08_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1636.5,-40.5C1636.5,-40.5 1683.5,-40.5 1683.5,-40.5 1689.5,-40.5 1695.5,-46.5 1695.5,-52.5 1695.5,-52.5 1695.5,-64.5 1695.5,-64.5 1695.5,-70.5 1689.5,-76.5 1683.5,-76.5 1683.5,-76.5 1636.5,-76.5 1636.5,-76.5 1630.5,-76.5 1624.5,-70.5 1624.5,-64.5 1624.5,-64.5 1624.5,-52.5 1624.5,-52.5 1624.5,-46.5 1630.5,-40.5 1636.5,-40.5"/>
<text text-anchor="middle" x="1660" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu08_mmu_dtb_walker_port&#45;&gt;system_cpu08_dtb_walker_cache_cpu_side -->
<g id="edge37" class="edge">
<title>system_cpu08_mmu_dtb_walker_port&#45;&gt;system_cpu08_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1668.67,-171.37C1667,-149.78 1664.1,-112.41 1662.12,-86.85"/>
<polygon fill="black" stroke="black" points="1665.6,-86.4 1661.33,-76.7 1658.62,-86.94 1665.6,-86.4"/>
</g>
<!-- system_cpu08_icache_mem_side -->
<g id="node127" class="node">
<title>system_cpu08_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1312,-40.5C1312,-40.5 1368,-40.5 1368,-40.5 1374,-40.5 1380,-46.5 1380,-52.5 1380,-52.5 1380,-64.5 1380,-64.5 1380,-70.5 1374,-76.5 1368,-76.5 1368,-76.5 1312,-76.5 1312,-76.5 1306,-76.5 1300,-70.5 1300,-64.5 1300,-64.5 1300,-52.5 1300,-52.5 1300,-46.5 1306,-40.5 1312,-40.5"/>
<text text-anchor="middle" x="1340" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu08_dcache_mem_side -->
<g id="node129" class="node">
<title>system_cpu08_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1067,-40.5C1067,-40.5 1123,-40.5 1123,-40.5 1129,-40.5 1135,-46.5 1135,-52.5 1135,-52.5 1135,-64.5 1135,-64.5 1135,-70.5 1129,-76.5 1123,-76.5 1123,-76.5 1067,-76.5 1067,-76.5 1061,-76.5 1055,-70.5 1055,-64.5 1055,-64.5 1055,-52.5 1055,-52.5 1055,-46.5 1061,-40.5 1067,-40.5"/>
<text text-anchor="middle" x="1095" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu08_itb_walker_cache_mem_side -->
<g id="node131" class="node">
<title>system_cpu08_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1532,-40.5C1532,-40.5 1588,-40.5 1588,-40.5 1594,-40.5 1600,-46.5 1600,-52.5 1600,-52.5 1600,-64.5 1600,-64.5 1600,-70.5 1594,-76.5 1588,-76.5 1588,-76.5 1532,-76.5 1532,-76.5 1526,-76.5 1520,-70.5 1520,-64.5 1520,-64.5 1520,-52.5 1520,-52.5 1520,-46.5 1526,-40.5 1532,-40.5"/>
<text text-anchor="middle" x="1560" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu08_dtb_walker_cache_mem_side -->
<g id="node133" class="node">
<title>system_cpu08_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1726,-40.5C1726,-40.5 1782,-40.5 1782,-40.5 1788,-40.5 1794,-46.5 1794,-52.5 1794,-52.5 1794,-64.5 1794,-64.5 1794,-70.5 1788,-76.5 1782,-76.5 1782,-76.5 1726,-76.5 1726,-76.5 1720,-76.5 1714,-70.5 1714,-64.5 1714,-64.5 1714,-52.5 1714,-52.5 1714,-46.5 1720,-40.5 1726,-40.5"/>
<text text-anchor="middle" x="1754" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu08_interrupts_int_requestor -->
<g id="node134" class="node">
<title>system_cpu08_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M1344.5,-171.5C1344.5,-171.5 1415.5,-171.5 1415.5,-171.5 1421.5,-171.5 1427.5,-177.5 1427.5,-183.5 1427.5,-183.5 1427.5,-195.5 1427.5,-195.5 1427.5,-201.5 1421.5,-207.5 1415.5,-207.5 1415.5,-207.5 1344.5,-207.5 1344.5,-207.5 1338.5,-207.5 1332.5,-201.5 1332.5,-195.5 1332.5,-195.5 1332.5,-183.5 1332.5,-183.5 1332.5,-177.5 1338.5,-171.5 1344.5,-171.5"/>
<text text-anchor="middle" x="1380" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu08_interrupts_int_responder -->
<g id="node135" class="node">
<title>system_cpu08_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M1227.5,-171.5C1227.5,-171.5 1302.5,-171.5 1302.5,-171.5 1308.5,-171.5 1314.5,-177.5 1314.5,-183.5 1314.5,-183.5 1314.5,-195.5 1314.5,-195.5 1314.5,-201.5 1308.5,-207.5 1302.5,-207.5 1302.5,-207.5 1227.5,-207.5 1227.5,-207.5 1221.5,-207.5 1215.5,-201.5 1215.5,-195.5 1215.5,-195.5 1215.5,-183.5 1215.5,-183.5 1215.5,-177.5 1221.5,-171.5 1227.5,-171.5"/>
<text text-anchor="middle" x="1265" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu08_interrupts_pio -->
<g id="node136" class="node">
<title>system_cpu08_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M1155,-171.5C1155,-171.5 1185,-171.5 1185,-171.5 1191,-171.5 1197,-177.5 1197,-183.5 1197,-183.5 1197,-195.5 1197,-195.5 1197,-201.5 1191,-207.5 1185,-207.5 1185,-207.5 1155,-207.5 1155,-207.5 1149,-207.5 1143,-201.5 1143,-195.5 1143,-195.5 1143,-183.5 1143,-183.5 1143,-177.5 1149,-171.5 1155,-171.5"/>
<text text-anchor="middle" x="1170" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu09_icache_port -->
<g id="node137" class="node">
<title>system_cpu09_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1948,-171.5C1948,-171.5 2010,-171.5 2010,-171.5 2016,-171.5 2022,-177.5 2022,-183.5 2022,-183.5 2022,-195.5 2022,-195.5 2022,-201.5 2016,-207.5 2010,-207.5 2010,-207.5 1948,-207.5 1948,-207.5 1942,-207.5 1936,-201.5 1936,-195.5 1936,-195.5 1936,-183.5 1936,-183.5 1936,-177.5 1942,-171.5 1948,-171.5"/>
<text text-anchor="middle" x="1979" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu09_icache_cpu_side -->
<g id="node141" class="node">
<title>system_cpu09_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2094.5,-40.5C2094.5,-40.5 2141.5,-40.5 2141.5,-40.5 2147.5,-40.5 2153.5,-46.5 2153.5,-52.5 2153.5,-52.5 2153.5,-64.5 2153.5,-64.5 2153.5,-70.5 2147.5,-76.5 2141.5,-76.5 2141.5,-76.5 2094.5,-76.5 2094.5,-76.5 2088.5,-76.5 2082.5,-70.5 2082.5,-64.5 2082.5,-64.5 2082.5,-52.5 2082.5,-52.5 2082.5,-46.5 2088.5,-40.5 2094.5,-40.5"/>
<text text-anchor="middle" x="2118" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu09_icache_port&#45;&gt;system_cpu09_icache_cpu_side -->
<g id="edge38" class="edge">
<title>system_cpu09_icache_port&#45;&gt;system_cpu09_icache_cpu_side</title>
<path fill="none" stroke="black" d="M1997.46,-171.37C2021.66,-148.91 2064.25,-109.38 2091.78,-83.83"/>
<polygon fill="black" stroke="black" points="2094.52,-86.07 2099.47,-76.7 2089.75,-80.94 2094.52,-86.07"/>
</g>
<!-- system_cpu09_dcache_port -->
<g id="node138" class="node">
<title>system_cpu09_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M1838.5,-171.5C1838.5,-171.5 1905.5,-171.5 1905.5,-171.5 1911.5,-171.5 1917.5,-177.5 1917.5,-183.5 1917.5,-183.5 1917.5,-195.5 1917.5,-195.5 1917.5,-201.5 1911.5,-207.5 1905.5,-207.5 1905.5,-207.5 1838.5,-207.5 1838.5,-207.5 1832.5,-207.5 1826.5,-201.5 1826.5,-195.5 1826.5,-195.5 1826.5,-183.5 1826.5,-183.5 1826.5,-177.5 1832.5,-171.5 1838.5,-171.5"/>
<text text-anchor="middle" x="1872" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu09_dcache_cpu_side -->
<g id="node143" class="node">
<title>system_cpu09_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1874.5,-40.5C1874.5,-40.5 1921.5,-40.5 1921.5,-40.5 1927.5,-40.5 1933.5,-46.5 1933.5,-52.5 1933.5,-52.5 1933.5,-64.5 1933.5,-64.5 1933.5,-70.5 1927.5,-76.5 1921.5,-76.5 1921.5,-76.5 1874.5,-76.5 1874.5,-76.5 1868.5,-76.5 1862.5,-70.5 1862.5,-64.5 1862.5,-64.5 1862.5,-52.5 1862.5,-52.5 1862.5,-46.5 1868.5,-40.5 1874.5,-40.5"/>
<text text-anchor="middle" x="1898" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu09_dcache_port&#45;&gt;system_cpu09_dcache_cpu_side -->
<g id="edge39" class="edge">
<title>system_cpu09_dcache_port&#45;&gt;system_cpu09_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M1875.45,-171.37C1879.82,-149.68 1887.4,-112.08 1892.56,-86.51"/>
<polygon fill="black" stroke="black" points="1895.99,-87.2 1894.53,-76.7 1889.13,-85.81 1895.99,-87.2"/>
</g>
<!-- system_cpu09_mmu_itb_walker_port -->
<g id="node139" class="node">
<title>system_cpu09_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2377,-171.5C2377,-171.5 2407,-171.5 2407,-171.5 2413,-171.5 2419,-177.5 2419,-183.5 2419,-183.5 2419,-195.5 2419,-195.5 2419,-201.5 2413,-207.5 2407,-207.5 2407,-207.5 2377,-207.5 2377,-207.5 2371,-207.5 2365,-201.5 2365,-195.5 2365,-195.5 2365,-183.5 2365,-183.5 2365,-177.5 2371,-171.5 2377,-171.5"/>
<text text-anchor="middle" x="2392" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu09_itb_walker_cache_cpu_side -->
<g id="node145" class="node">
<title>system_cpu09_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2339.5,-40.5C2339.5,-40.5 2386.5,-40.5 2386.5,-40.5 2392.5,-40.5 2398.5,-46.5 2398.5,-52.5 2398.5,-52.5 2398.5,-64.5 2398.5,-64.5 2398.5,-70.5 2392.5,-76.5 2386.5,-76.5 2386.5,-76.5 2339.5,-76.5 2339.5,-76.5 2333.5,-76.5 2327.5,-70.5 2327.5,-64.5 2327.5,-64.5 2327.5,-52.5 2327.5,-52.5 2327.5,-46.5 2333.5,-40.5 2339.5,-40.5"/>
<text text-anchor="middle" x="2363" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu09_mmu_itb_walker_port&#45;&gt;system_cpu09_itb_walker_cache_cpu_side -->
<g id="edge40" class="edge">
<title>system_cpu09_mmu_itb_walker_port&#45;&gt;system_cpu09_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M2388.15,-171.37C2383.27,-149.68 2374.82,-112.08 2369.07,-86.51"/>
<polygon fill="black" stroke="black" points="2372.48,-85.69 2366.87,-76.7 2365.65,-87.23 2372.48,-85.69"/>
</g>
<!-- system_cpu09_mmu_dtb_walker_port -->
<g id="node140" class="node">
<title>system_cpu09_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2552,-171.5C2552,-171.5 2582,-171.5 2582,-171.5 2588,-171.5 2594,-177.5 2594,-183.5 2594,-183.5 2594,-195.5 2594,-195.5 2594,-201.5 2588,-207.5 2582,-207.5 2582,-207.5 2552,-207.5 2552,-207.5 2546,-207.5 2540,-201.5 2540,-195.5 2540,-195.5 2540,-183.5 2540,-183.5 2540,-177.5 2546,-171.5 2552,-171.5"/>
<text text-anchor="middle" x="2567" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu09_dtb_walker_cache_cpu_side -->
<g id="node147" class="node">
<title>system_cpu09_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2533.5,-40.5C2533.5,-40.5 2580.5,-40.5 2580.5,-40.5 2586.5,-40.5 2592.5,-46.5 2592.5,-52.5 2592.5,-52.5 2592.5,-64.5 2592.5,-64.5 2592.5,-70.5 2586.5,-76.5 2580.5,-76.5 2580.5,-76.5 2533.5,-76.5 2533.5,-76.5 2527.5,-76.5 2521.5,-70.5 2521.5,-64.5 2521.5,-64.5 2521.5,-52.5 2521.5,-52.5 2521.5,-46.5 2527.5,-40.5 2533.5,-40.5"/>
<text text-anchor="middle" x="2557" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu09_mmu_dtb_walker_port&#45;&gt;system_cpu09_dtb_walker_cache_cpu_side -->
<g id="edge41" class="edge">
<title>system_cpu09_mmu_dtb_walker_port&#45;&gt;system_cpu09_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M2565.67,-171.37C2564,-149.78 2561.1,-112.41 2559.12,-86.85"/>
<polygon fill="black" stroke="black" points="2562.6,-86.4 2558.33,-76.7 2555.62,-86.94 2562.6,-86.4"/>
</g>
<!-- system_cpu09_icache_mem_side -->
<g id="node142" class="node">
<title>system_cpu09_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2184,-40.5C2184,-40.5 2240,-40.5 2240,-40.5 2246,-40.5 2252,-46.5 2252,-52.5 2252,-52.5 2252,-64.5 2252,-64.5 2252,-70.5 2246,-76.5 2240,-76.5 2240,-76.5 2184,-76.5 2184,-76.5 2178,-76.5 2172,-70.5 2172,-64.5 2172,-64.5 2172,-52.5 2172,-52.5 2172,-46.5 2178,-40.5 2184,-40.5"/>
<text text-anchor="middle" x="2212" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu09_dcache_mem_side -->
<g id="node144" class="node">
<title>system_cpu09_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1964,-40.5C1964,-40.5 2020,-40.5 2020,-40.5 2026,-40.5 2032,-46.5 2032,-52.5 2032,-52.5 2032,-64.5 2032,-64.5 2032,-70.5 2026,-76.5 2020,-76.5 2020,-76.5 1964,-76.5 1964,-76.5 1958,-76.5 1952,-70.5 1952,-64.5 1952,-64.5 1952,-52.5 1952,-52.5 1952,-46.5 1958,-40.5 1964,-40.5"/>
<text text-anchor="middle" x="1992" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu09_itb_walker_cache_mem_side -->
<g id="node146" class="node">
<title>system_cpu09_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2429,-40.5C2429,-40.5 2485,-40.5 2485,-40.5 2491,-40.5 2497,-46.5 2497,-52.5 2497,-52.5 2497,-64.5 2497,-64.5 2497,-70.5 2491,-76.5 2485,-76.5 2485,-76.5 2429,-76.5 2429,-76.5 2423,-76.5 2417,-70.5 2417,-64.5 2417,-64.5 2417,-52.5 2417,-52.5 2417,-46.5 2423,-40.5 2429,-40.5"/>
<text text-anchor="middle" x="2457" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu09_dtb_walker_cache_mem_side -->
<g id="node148" class="node">
<title>system_cpu09_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2623,-40.5C2623,-40.5 2679,-40.5 2679,-40.5 2685,-40.5 2691,-46.5 2691,-52.5 2691,-52.5 2691,-64.5 2691,-64.5 2691,-70.5 2685,-76.5 2679,-76.5 2679,-76.5 2623,-76.5 2623,-76.5 2617,-76.5 2611,-70.5 2611,-64.5 2611,-64.5 2611,-52.5 2611,-52.5 2611,-46.5 2617,-40.5 2623,-40.5"/>
<text text-anchor="middle" x="2651" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu09_interrupts_int_requestor -->
<g id="node149" class="node">
<title>system_cpu09_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M2241.5,-171.5C2241.5,-171.5 2312.5,-171.5 2312.5,-171.5 2318.5,-171.5 2324.5,-177.5 2324.5,-183.5 2324.5,-183.5 2324.5,-195.5 2324.5,-195.5 2324.5,-201.5 2318.5,-207.5 2312.5,-207.5 2312.5,-207.5 2241.5,-207.5 2241.5,-207.5 2235.5,-207.5 2229.5,-201.5 2229.5,-195.5 2229.5,-195.5 2229.5,-183.5 2229.5,-183.5 2229.5,-177.5 2235.5,-171.5 2241.5,-171.5"/>
<text text-anchor="middle" x="2277" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu09_interrupts_int_responder -->
<g id="node150" class="node">
<title>system_cpu09_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M2124.5,-171.5C2124.5,-171.5 2199.5,-171.5 2199.5,-171.5 2205.5,-171.5 2211.5,-177.5 2211.5,-183.5 2211.5,-183.5 2211.5,-195.5 2211.5,-195.5 2211.5,-201.5 2205.5,-207.5 2199.5,-207.5 2199.5,-207.5 2124.5,-207.5 2124.5,-207.5 2118.5,-207.5 2112.5,-201.5 2112.5,-195.5 2112.5,-195.5 2112.5,-183.5 2112.5,-183.5 2112.5,-177.5 2118.5,-171.5 2124.5,-171.5"/>
<text text-anchor="middle" x="2162" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu09_interrupts_pio -->
<g id="node151" class="node">
<title>system_cpu09_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M2052,-171.5C2052,-171.5 2082,-171.5 2082,-171.5 2088,-171.5 2094,-177.5 2094,-183.5 2094,-183.5 2094,-195.5 2094,-195.5 2094,-201.5 2088,-207.5 2082,-207.5 2082,-207.5 2052,-207.5 2052,-207.5 2046,-207.5 2040,-201.5 2040,-195.5 2040,-195.5 2040,-183.5 2040,-183.5 2040,-177.5 2046,-171.5 2052,-171.5"/>
<text text-anchor="middle" x="2067" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu10_icache_port -->
<g id="node152" class="node">
<title>system_cpu10_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M2845,-171.5C2845,-171.5 2907,-171.5 2907,-171.5 2913,-171.5 2919,-177.5 2919,-183.5 2919,-183.5 2919,-195.5 2919,-195.5 2919,-201.5 2913,-207.5 2907,-207.5 2907,-207.5 2845,-207.5 2845,-207.5 2839,-207.5 2833,-201.5 2833,-195.5 2833,-195.5 2833,-183.5 2833,-183.5 2833,-177.5 2839,-171.5 2845,-171.5"/>
<text text-anchor="middle" x="2876" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu10_icache_cpu_side -->
<g id="node156" class="node">
<title>system_cpu10_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2991.5,-40.5C2991.5,-40.5 3038.5,-40.5 3038.5,-40.5 3044.5,-40.5 3050.5,-46.5 3050.5,-52.5 3050.5,-52.5 3050.5,-64.5 3050.5,-64.5 3050.5,-70.5 3044.5,-76.5 3038.5,-76.5 3038.5,-76.5 2991.5,-76.5 2991.5,-76.5 2985.5,-76.5 2979.5,-70.5 2979.5,-64.5 2979.5,-64.5 2979.5,-52.5 2979.5,-52.5 2979.5,-46.5 2985.5,-40.5 2991.5,-40.5"/>
<text text-anchor="middle" x="3015" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu10_icache_port&#45;&gt;system_cpu10_icache_cpu_side -->
<g id="edge42" class="edge">
<title>system_cpu10_icache_port&#45;&gt;system_cpu10_icache_cpu_side</title>
<path fill="none" stroke="black" d="M2894.46,-171.37C2918.66,-148.91 2961.25,-109.38 2988.78,-83.83"/>
<polygon fill="black" stroke="black" points="2991.52,-86.07 2996.47,-76.7 2986.75,-80.94 2991.52,-86.07"/>
</g>
<!-- system_cpu10_dcache_port -->
<g id="node153" class="node">
<title>system_cpu10_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M2735.5,-171.5C2735.5,-171.5 2802.5,-171.5 2802.5,-171.5 2808.5,-171.5 2814.5,-177.5 2814.5,-183.5 2814.5,-183.5 2814.5,-195.5 2814.5,-195.5 2814.5,-201.5 2808.5,-207.5 2802.5,-207.5 2802.5,-207.5 2735.5,-207.5 2735.5,-207.5 2729.5,-207.5 2723.5,-201.5 2723.5,-195.5 2723.5,-195.5 2723.5,-183.5 2723.5,-183.5 2723.5,-177.5 2729.5,-171.5 2735.5,-171.5"/>
<text text-anchor="middle" x="2769" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu10_dcache_cpu_side -->
<g id="node158" class="node">
<title>system_cpu10_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2771.5,-40.5C2771.5,-40.5 2818.5,-40.5 2818.5,-40.5 2824.5,-40.5 2830.5,-46.5 2830.5,-52.5 2830.5,-52.5 2830.5,-64.5 2830.5,-64.5 2830.5,-70.5 2824.5,-76.5 2818.5,-76.5 2818.5,-76.5 2771.5,-76.5 2771.5,-76.5 2765.5,-76.5 2759.5,-70.5 2759.5,-64.5 2759.5,-64.5 2759.5,-52.5 2759.5,-52.5 2759.5,-46.5 2765.5,-40.5 2771.5,-40.5"/>
<text text-anchor="middle" x="2795" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu10_dcache_port&#45;&gt;system_cpu10_dcache_cpu_side -->
<g id="edge43" class="edge">
<title>system_cpu10_dcache_port&#45;&gt;system_cpu10_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M2772.45,-171.37C2776.82,-149.68 2784.4,-112.08 2789.56,-86.51"/>
<polygon fill="black" stroke="black" points="2792.99,-87.2 2791.53,-76.7 2786.13,-85.81 2792.99,-87.2"/>
</g>
<!-- system_cpu10_mmu_itb_walker_port -->
<g id="node154" class="node">
<title>system_cpu10_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M3274,-171.5C3274,-171.5 3304,-171.5 3304,-171.5 3310,-171.5 3316,-177.5 3316,-183.5 3316,-183.5 3316,-195.5 3316,-195.5 3316,-201.5 3310,-207.5 3304,-207.5 3304,-207.5 3274,-207.5 3274,-207.5 3268,-207.5 3262,-201.5 3262,-195.5 3262,-195.5 3262,-183.5 3262,-183.5 3262,-177.5 3268,-171.5 3274,-171.5"/>
<text text-anchor="middle" x="3289" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu10_itb_walker_cache_cpu_side -->
<g id="node160" class="node">
<title>system_cpu10_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3236.5,-40.5C3236.5,-40.5 3283.5,-40.5 3283.5,-40.5 3289.5,-40.5 3295.5,-46.5 3295.5,-52.5 3295.5,-52.5 3295.5,-64.5 3295.5,-64.5 3295.5,-70.5 3289.5,-76.5 3283.5,-76.5 3283.5,-76.5 3236.5,-76.5 3236.5,-76.5 3230.5,-76.5 3224.5,-70.5 3224.5,-64.5 3224.5,-64.5 3224.5,-52.5 3224.5,-52.5 3224.5,-46.5 3230.5,-40.5 3236.5,-40.5"/>
<text text-anchor="middle" x="3260" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu10_mmu_itb_walker_port&#45;&gt;system_cpu10_itb_walker_cache_cpu_side -->
<g id="edge44" class="edge">
<title>system_cpu10_mmu_itb_walker_port&#45;&gt;system_cpu10_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M3285.15,-171.37C3280.27,-149.68 3271.82,-112.08 3266.07,-86.51"/>
<polygon fill="black" stroke="black" points="3269.48,-85.69 3263.87,-76.7 3262.65,-87.23 3269.48,-85.69"/>
</g>
<!-- system_cpu10_mmu_dtb_walker_port -->
<g id="node155" class="node">
<title>system_cpu10_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M3449,-171.5C3449,-171.5 3479,-171.5 3479,-171.5 3485,-171.5 3491,-177.5 3491,-183.5 3491,-183.5 3491,-195.5 3491,-195.5 3491,-201.5 3485,-207.5 3479,-207.5 3479,-207.5 3449,-207.5 3449,-207.5 3443,-207.5 3437,-201.5 3437,-195.5 3437,-195.5 3437,-183.5 3437,-183.5 3437,-177.5 3443,-171.5 3449,-171.5"/>
<text text-anchor="middle" x="3464" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu10_dtb_walker_cache_cpu_side -->
<g id="node162" class="node">
<title>system_cpu10_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3430.5,-40.5C3430.5,-40.5 3477.5,-40.5 3477.5,-40.5 3483.5,-40.5 3489.5,-46.5 3489.5,-52.5 3489.5,-52.5 3489.5,-64.5 3489.5,-64.5 3489.5,-70.5 3483.5,-76.5 3477.5,-76.5 3477.5,-76.5 3430.5,-76.5 3430.5,-76.5 3424.5,-76.5 3418.5,-70.5 3418.5,-64.5 3418.5,-64.5 3418.5,-52.5 3418.5,-52.5 3418.5,-46.5 3424.5,-40.5 3430.5,-40.5"/>
<text text-anchor="middle" x="3454" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu10_mmu_dtb_walker_port&#45;&gt;system_cpu10_dtb_walker_cache_cpu_side -->
<g id="edge45" class="edge">
<title>system_cpu10_mmu_dtb_walker_port&#45;&gt;system_cpu10_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M3462.67,-171.37C3461,-149.78 3458.1,-112.41 3456.12,-86.85"/>
<polygon fill="black" stroke="black" points="3459.6,-86.4 3455.33,-76.7 3452.62,-86.94 3459.6,-86.4"/>
</g>
<!-- system_cpu10_icache_mem_side -->
<g id="node157" class="node">
<title>system_cpu10_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3081,-40.5C3081,-40.5 3137,-40.5 3137,-40.5 3143,-40.5 3149,-46.5 3149,-52.5 3149,-52.5 3149,-64.5 3149,-64.5 3149,-70.5 3143,-76.5 3137,-76.5 3137,-76.5 3081,-76.5 3081,-76.5 3075,-76.5 3069,-70.5 3069,-64.5 3069,-64.5 3069,-52.5 3069,-52.5 3069,-46.5 3075,-40.5 3081,-40.5"/>
<text text-anchor="middle" x="3109" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu10_dcache_mem_side -->
<g id="node159" class="node">
<title>system_cpu10_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2861,-40.5C2861,-40.5 2917,-40.5 2917,-40.5 2923,-40.5 2929,-46.5 2929,-52.5 2929,-52.5 2929,-64.5 2929,-64.5 2929,-70.5 2923,-76.5 2917,-76.5 2917,-76.5 2861,-76.5 2861,-76.5 2855,-76.5 2849,-70.5 2849,-64.5 2849,-64.5 2849,-52.5 2849,-52.5 2849,-46.5 2855,-40.5 2861,-40.5"/>
<text text-anchor="middle" x="2889" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu10_itb_walker_cache_mem_side -->
<g id="node161" class="node">
<title>system_cpu10_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3326,-40.5C3326,-40.5 3382,-40.5 3382,-40.5 3388,-40.5 3394,-46.5 3394,-52.5 3394,-52.5 3394,-64.5 3394,-64.5 3394,-70.5 3388,-76.5 3382,-76.5 3382,-76.5 3326,-76.5 3326,-76.5 3320,-76.5 3314,-70.5 3314,-64.5 3314,-64.5 3314,-52.5 3314,-52.5 3314,-46.5 3320,-40.5 3326,-40.5"/>
<text text-anchor="middle" x="3354" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu10_dtb_walker_cache_mem_side -->
<g id="node163" class="node">
<title>system_cpu10_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3520,-40.5C3520,-40.5 3576,-40.5 3576,-40.5 3582,-40.5 3588,-46.5 3588,-52.5 3588,-52.5 3588,-64.5 3588,-64.5 3588,-70.5 3582,-76.5 3576,-76.5 3576,-76.5 3520,-76.5 3520,-76.5 3514,-76.5 3508,-70.5 3508,-64.5 3508,-64.5 3508,-52.5 3508,-52.5 3508,-46.5 3514,-40.5 3520,-40.5"/>
<text text-anchor="middle" x="3548" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu10_interrupts_int_requestor -->
<g id="node164" class="node">
<title>system_cpu10_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M3138.5,-171.5C3138.5,-171.5 3209.5,-171.5 3209.5,-171.5 3215.5,-171.5 3221.5,-177.5 3221.5,-183.5 3221.5,-183.5 3221.5,-195.5 3221.5,-195.5 3221.5,-201.5 3215.5,-207.5 3209.5,-207.5 3209.5,-207.5 3138.5,-207.5 3138.5,-207.5 3132.5,-207.5 3126.5,-201.5 3126.5,-195.5 3126.5,-195.5 3126.5,-183.5 3126.5,-183.5 3126.5,-177.5 3132.5,-171.5 3138.5,-171.5"/>
<text text-anchor="middle" x="3174" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu10_interrupts_int_responder -->
<g id="node165" class="node">
<title>system_cpu10_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M3021.5,-171.5C3021.5,-171.5 3096.5,-171.5 3096.5,-171.5 3102.5,-171.5 3108.5,-177.5 3108.5,-183.5 3108.5,-183.5 3108.5,-195.5 3108.5,-195.5 3108.5,-201.5 3102.5,-207.5 3096.5,-207.5 3096.5,-207.5 3021.5,-207.5 3021.5,-207.5 3015.5,-207.5 3009.5,-201.5 3009.5,-195.5 3009.5,-195.5 3009.5,-183.5 3009.5,-183.5 3009.5,-177.5 3015.5,-171.5 3021.5,-171.5"/>
<text text-anchor="middle" x="3059" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu10_interrupts_pio -->
<g id="node166" class="node">
<title>system_cpu10_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M2949,-171.5C2949,-171.5 2979,-171.5 2979,-171.5 2985,-171.5 2991,-177.5 2991,-183.5 2991,-183.5 2991,-195.5 2991,-195.5 2991,-201.5 2985,-207.5 2979,-207.5 2979,-207.5 2949,-207.5 2949,-207.5 2943,-207.5 2937,-201.5 2937,-195.5 2937,-195.5 2937,-183.5 2937,-183.5 2937,-177.5 2943,-171.5 2949,-171.5"/>
<text text-anchor="middle" x="2964" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu11_icache_port -->
<g id="node167" class="node">
<title>system_cpu11_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M3742,-171.5C3742,-171.5 3804,-171.5 3804,-171.5 3810,-171.5 3816,-177.5 3816,-183.5 3816,-183.5 3816,-195.5 3816,-195.5 3816,-201.5 3810,-207.5 3804,-207.5 3804,-207.5 3742,-207.5 3742,-207.5 3736,-207.5 3730,-201.5 3730,-195.5 3730,-195.5 3730,-183.5 3730,-183.5 3730,-177.5 3736,-171.5 3742,-171.5"/>
<text text-anchor="middle" x="3773" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu11_icache_cpu_side -->
<g id="node171" class="node">
<title>system_cpu11_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3888.5,-40.5C3888.5,-40.5 3935.5,-40.5 3935.5,-40.5 3941.5,-40.5 3947.5,-46.5 3947.5,-52.5 3947.5,-52.5 3947.5,-64.5 3947.5,-64.5 3947.5,-70.5 3941.5,-76.5 3935.5,-76.5 3935.5,-76.5 3888.5,-76.5 3888.5,-76.5 3882.5,-76.5 3876.5,-70.5 3876.5,-64.5 3876.5,-64.5 3876.5,-52.5 3876.5,-52.5 3876.5,-46.5 3882.5,-40.5 3888.5,-40.5"/>
<text text-anchor="middle" x="3912" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu11_icache_port&#45;&gt;system_cpu11_icache_cpu_side -->
<g id="edge46" class="edge">
<title>system_cpu11_icache_port&#45;&gt;system_cpu11_icache_cpu_side</title>
<path fill="none" stroke="black" d="M3791.46,-171.37C3815.66,-148.91 3858.25,-109.38 3885.78,-83.83"/>
<polygon fill="black" stroke="black" points="3888.52,-86.07 3893.47,-76.7 3883.75,-80.94 3888.52,-86.07"/>
</g>
<!-- system_cpu11_dcache_port -->
<g id="node168" class="node">
<title>system_cpu11_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M3632.5,-171.5C3632.5,-171.5 3699.5,-171.5 3699.5,-171.5 3705.5,-171.5 3711.5,-177.5 3711.5,-183.5 3711.5,-183.5 3711.5,-195.5 3711.5,-195.5 3711.5,-201.5 3705.5,-207.5 3699.5,-207.5 3699.5,-207.5 3632.5,-207.5 3632.5,-207.5 3626.5,-207.5 3620.5,-201.5 3620.5,-195.5 3620.5,-195.5 3620.5,-183.5 3620.5,-183.5 3620.5,-177.5 3626.5,-171.5 3632.5,-171.5"/>
<text text-anchor="middle" x="3666" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu11_dcache_cpu_side -->
<g id="node173" class="node">
<title>system_cpu11_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3668.5,-40.5C3668.5,-40.5 3715.5,-40.5 3715.5,-40.5 3721.5,-40.5 3727.5,-46.5 3727.5,-52.5 3727.5,-52.5 3727.5,-64.5 3727.5,-64.5 3727.5,-70.5 3721.5,-76.5 3715.5,-76.5 3715.5,-76.5 3668.5,-76.5 3668.5,-76.5 3662.5,-76.5 3656.5,-70.5 3656.5,-64.5 3656.5,-64.5 3656.5,-52.5 3656.5,-52.5 3656.5,-46.5 3662.5,-40.5 3668.5,-40.5"/>
<text text-anchor="middle" x="3692" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu11_dcache_port&#45;&gt;system_cpu11_dcache_cpu_side -->
<g id="edge47" class="edge">
<title>system_cpu11_dcache_port&#45;&gt;system_cpu11_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M3669.45,-171.37C3673.82,-149.68 3681.4,-112.08 3686.56,-86.51"/>
<polygon fill="black" stroke="black" points="3689.99,-87.2 3688.53,-76.7 3683.13,-85.81 3689.99,-87.2"/>
</g>
<!-- system_cpu11_mmu_itb_walker_port -->
<g id="node169" class="node">
<title>system_cpu11_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M4171,-171.5C4171,-171.5 4201,-171.5 4201,-171.5 4207,-171.5 4213,-177.5 4213,-183.5 4213,-183.5 4213,-195.5 4213,-195.5 4213,-201.5 4207,-207.5 4201,-207.5 4201,-207.5 4171,-207.5 4171,-207.5 4165,-207.5 4159,-201.5 4159,-195.5 4159,-195.5 4159,-183.5 4159,-183.5 4159,-177.5 4165,-171.5 4171,-171.5"/>
<text text-anchor="middle" x="4186" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu11_itb_walker_cache_cpu_side -->
<g id="node175" class="node">
<title>system_cpu11_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4133.5,-40.5C4133.5,-40.5 4180.5,-40.5 4180.5,-40.5 4186.5,-40.5 4192.5,-46.5 4192.5,-52.5 4192.5,-52.5 4192.5,-64.5 4192.5,-64.5 4192.5,-70.5 4186.5,-76.5 4180.5,-76.5 4180.5,-76.5 4133.5,-76.5 4133.5,-76.5 4127.5,-76.5 4121.5,-70.5 4121.5,-64.5 4121.5,-64.5 4121.5,-52.5 4121.5,-52.5 4121.5,-46.5 4127.5,-40.5 4133.5,-40.5"/>
<text text-anchor="middle" x="4157" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu11_mmu_itb_walker_port&#45;&gt;system_cpu11_itb_walker_cache_cpu_side -->
<g id="edge48" class="edge">
<title>system_cpu11_mmu_itb_walker_port&#45;&gt;system_cpu11_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M4182.15,-171.37C4177.27,-149.68 4168.82,-112.08 4163.07,-86.51"/>
<polygon fill="black" stroke="black" points="4166.48,-85.69 4160.87,-76.7 4159.65,-87.23 4166.48,-85.69"/>
</g>
<!-- system_cpu11_mmu_dtb_walker_port -->
<g id="node170" class="node">
<title>system_cpu11_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M4346,-171.5C4346,-171.5 4376,-171.5 4376,-171.5 4382,-171.5 4388,-177.5 4388,-183.5 4388,-183.5 4388,-195.5 4388,-195.5 4388,-201.5 4382,-207.5 4376,-207.5 4376,-207.5 4346,-207.5 4346,-207.5 4340,-207.5 4334,-201.5 4334,-195.5 4334,-195.5 4334,-183.5 4334,-183.5 4334,-177.5 4340,-171.5 4346,-171.5"/>
<text text-anchor="middle" x="4361" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu11_dtb_walker_cache_cpu_side -->
<g id="node177" class="node">
<title>system_cpu11_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4327.5,-40.5C4327.5,-40.5 4374.5,-40.5 4374.5,-40.5 4380.5,-40.5 4386.5,-46.5 4386.5,-52.5 4386.5,-52.5 4386.5,-64.5 4386.5,-64.5 4386.5,-70.5 4380.5,-76.5 4374.5,-76.5 4374.5,-76.5 4327.5,-76.5 4327.5,-76.5 4321.5,-76.5 4315.5,-70.5 4315.5,-64.5 4315.5,-64.5 4315.5,-52.5 4315.5,-52.5 4315.5,-46.5 4321.5,-40.5 4327.5,-40.5"/>
<text text-anchor="middle" x="4351" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu11_mmu_dtb_walker_port&#45;&gt;system_cpu11_dtb_walker_cache_cpu_side -->
<g id="edge49" class="edge">
<title>system_cpu11_mmu_dtb_walker_port&#45;&gt;system_cpu11_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M4359.67,-171.37C4358,-149.78 4355.1,-112.41 4353.12,-86.85"/>
<polygon fill="black" stroke="black" points="4356.6,-86.4 4352.33,-76.7 4349.62,-86.94 4356.6,-86.4"/>
</g>
<!-- system_cpu11_icache_mem_side -->
<g id="node172" class="node">
<title>system_cpu11_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3978,-40.5C3978,-40.5 4034,-40.5 4034,-40.5 4040,-40.5 4046,-46.5 4046,-52.5 4046,-52.5 4046,-64.5 4046,-64.5 4046,-70.5 4040,-76.5 4034,-76.5 4034,-76.5 3978,-76.5 3978,-76.5 3972,-76.5 3966,-70.5 3966,-64.5 3966,-64.5 3966,-52.5 3966,-52.5 3966,-46.5 3972,-40.5 3978,-40.5"/>
<text text-anchor="middle" x="4006" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu11_dcache_mem_side -->
<g id="node174" class="node">
<title>system_cpu11_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3758,-40.5C3758,-40.5 3814,-40.5 3814,-40.5 3820,-40.5 3826,-46.5 3826,-52.5 3826,-52.5 3826,-64.5 3826,-64.5 3826,-70.5 3820,-76.5 3814,-76.5 3814,-76.5 3758,-76.5 3758,-76.5 3752,-76.5 3746,-70.5 3746,-64.5 3746,-64.5 3746,-52.5 3746,-52.5 3746,-46.5 3752,-40.5 3758,-40.5"/>
<text text-anchor="middle" x="3786" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu11_itb_walker_cache_mem_side -->
<g id="node176" class="node">
<title>system_cpu11_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4223,-40.5C4223,-40.5 4279,-40.5 4279,-40.5 4285,-40.5 4291,-46.5 4291,-52.5 4291,-52.5 4291,-64.5 4291,-64.5 4291,-70.5 4285,-76.5 4279,-76.5 4279,-76.5 4223,-76.5 4223,-76.5 4217,-76.5 4211,-70.5 4211,-64.5 4211,-64.5 4211,-52.5 4211,-52.5 4211,-46.5 4217,-40.5 4223,-40.5"/>
<text text-anchor="middle" x="4251" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu11_dtb_walker_cache_mem_side -->
<g id="node178" class="node">
<title>system_cpu11_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4417,-40.5C4417,-40.5 4473,-40.5 4473,-40.5 4479,-40.5 4485,-46.5 4485,-52.5 4485,-52.5 4485,-64.5 4485,-64.5 4485,-70.5 4479,-76.5 4473,-76.5 4473,-76.5 4417,-76.5 4417,-76.5 4411,-76.5 4405,-70.5 4405,-64.5 4405,-64.5 4405,-52.5 4405,-52.5 4405,-46.5 4411,-40.5 4417,-40.5"/>
<text text-anchor="middle" x="4445" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu11_interrupts_int_requestor -->
<g id="node179" class="node">
<title>system_cpu11_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M4035.5,-171.5C4035.5,-171.5 4106.5,-171.5 4106.5,-171.5 4112.5,-171.5 4118.5,-177.5 4118.5,-183.5 4118.5,-183.5 4118.5,-195.5 4118.5,-195.5 4118.5,-201.5 4112.5,-207.5 4106.5,-207.5 4106.5,-207.5 4035.5,-207.5 4035.5,-207.5 4029.5,-207.5 4023.5,-201.5 4023.5,-195.5 4023.5,-195.5 4023.5,-183.5 4023.5,-183.5 4023.5,-177.5 4029.5,-171.5 4035.5,-171.5"/>
<text text-anchor="middle" x="4071" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu11_interrupts_int_responder -->
<g id="node180" class="node">
<title>system_cpu11_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M3918.5,-171.5C3918.5,-171.5 3993.5,-171.5 3993.5,-171.5 3999.5,-171.5 4005.5,-177.5 4005.5,-183.5 4005.5,-183.5 4005.5,-195.5 4005.5,-195.5 4005.5,-201.5 3999.5,-207.5 3993.5,-207.5 3993.5,-207.5 3918.5,-207.5 3918.5,-207.5 3912.5,-207.5 3906.5,-201.5 3906.5,-195.5 3906.5,-195.5 3906.5,-183.5 3906.5,-183.5 3906.5,-177.5 3912.5,-171.5 3918.5,-171.5"/>
<text text-anchor="middle" x="3956" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu11_interrupts_pio -->
<g id="node181" class="node">
<title>system_cpu11_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M3846,-171.5C3846,-171.5 3876,-171.5 3876,-171.5 3882,-171.5 3888,-177.5 3888,-183.5 3888,-183.5 3888,-195.5 3888,-195.5 3888,-201.5 3882,-207.5 3876,-207.5 3876,-207.5 3846,-207.5 3846,-207.5 3840,-207.5 3834,-201.5 3834,-195.5 3834,-195.5 3834,-183.5 3834,-183.5 3834,-177.5 3840,-171.5 3846,-171.5"/>
<text text-anchor="middle" x="3861" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu12_icache_port -->
<g id="node182" class="node">
<title>system_cpu12_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M4639,-171.5C4639,-171.5 4701,-171.5 4701,-171.5 4707,-171.5 4713,-177.5 4713,-183.5 4713,-183.5 4713,-195.5 4713,-195.5 4713,-201.5 4707,-207.5 4701,-207.5 4701,-207.5 4639,-207.5 4639,-207.5 4633,-207.5 4627,-201.5 4627,-195.5 4627,-195.5 4627,-183.5 4627,-183.5 4627,-177.5 4633,-171.5 4639,-171.5"/>
<text text-anchor="middle" x="4670" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu12_icache_cpu_side -->
<g id="node186" class="node">
<title>system_cpu12_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4810.5,-40.5C4810.5,-40.5 4857.5,-40.5 4857.5,-40.5 4863.5,-40.5 4869.5,-46.5 4869.5,-52.5 4869.5,-52.5 4869.5,-64.5 4869.5,-64.5 4869.5,-70.5 4863.5,-76.5 4857.5,-76.5 4857.5,-76.5 4810.5,-76.5 4810.5,-76.5 4804.5,-76.5 4798.5,-70.5 4798.5,-64.5 4798.5,-64.5 4798.5,-52.5 4798.5,-52.5 4798.5,-46.5 4804.5,-40.5 4810.5,-40.5"/>
<text text-anchor="middle" x="4834" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu12_icache_port&#45;&gt;system_cpu12_icache_cpu_side -->
<g id="edge50" class="edge">
<title>system_cpu12_icache_port&#45;&gt;system_cpu12_icache_cpu_side</title>
<path fill="none" stroke="black" d="M4689.83,-171.3C4698.67,-163.74 4709.26,-154.82 4719,-147 4746.87,-124.62 4779.35,-100.04 4802.67,-82.65"/>
<polygon fill="black" stroke="black" points="4804.88,-85.36 4810.82,-76.58 4800.71,-79.74 4804.88,-85.36"/>
</g>
<!-- system_cpu12_dcache_port -->
<g id="node183" class="node">
<title>system_cpu12_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M4529.5,-171.5C4529.5,-171.5 4596.5,-171.5 4596.5,-171.5 4602.5,-171.5 4608.5,-177.5 4608.5,-183.5 4608.5,-183.5 4608.5,-195.5 4608.5,-195.5 4608.5,-201.5 4602.5,-207.5 4596.5,-207.5 4596.5,-207.5 4529.5,-207.5 4529.5,-207.5 4523.5,-207.5 4517.5,-201.5 4517.5,-195.5 4517.5,-195.5 4517.5,-183.5 4517.5,-183.5 4517.5,-177.5 4523.5,-171.5 4529.5,-171.5"/>
<text text-anchor="middle" x="4563" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu12_dcache_cpu_side -->
<g id="node188" class="node">
<title>system_cpu12_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4565.5,-40.5C4565.5,-40.5 4612.5,-40.5 4612.5,-40.5 4618.5,-40.5 4624.5,-46.5 4624.5,-52.5 4624.5,-52.5 4624.5,-64.5 4624.5,-64.5 4624.5,-70.5 4618.5,-76.5 4612.5,-76.5 4612.5,-76.5 4565.5,-76.5 4565.5,-76.5 4559.5,-76.5 4553.5,-70.5 4553.5,-64.5 4553.5,-64.5 4553.5,-52.5 4553.5,-52.5 4553.5,-46.5 4559.5,-40.5 4565.5,-40.5"/>
<text text-anchor="middle" x="4589" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu12_dcache_port&#45;&gt;system_cpu12_dcache_cpu_side -->
<g id="edge51" class="edge">
<title>system_cpu12_dcache_port&#45;&gt;system_cpu12_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M4566.45,-171.37C4570.82,-149.68 4578.4,-112.08 4583.56,-86.51"/>
<polygon fill="black" stroke="black" points="4586.99,-87.2 4585.53,-76.7 4580.13,-85.81 4586.99,-87.2"/>
</g>
<!-- system_cpu12_mmu_itb_walker_port -->
<g id="node184" class="node">
<title>system_cpu12_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M5068,-171.5C5068,-171.5 5098,-171.5 5098,-171.5 5104,-171.5 5110,-177.5 5110,-183.5 5110,-183.5 5110,-195.5 5110,-195.5 5110,-201.5 5104,-207.5 5098,-207.5 5098,-207.5 5068,-207.5 5068,-207.5 5062,-207.5 5056,-201.5 5056,-195.5 5056,-195.5 5056,-183.5 5056,-183.5 5056,-177.5 5062,-171.5 5068,-171.5"/>
<text text-anchor="middle" x="5083" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu12_itb_walker_cache_cpu_side -->
<g id="node190" class="node">
<title>system_cpu12_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M5030.5,-40.5C5030.5,-40.5 5077.5,-40.5 5077.5,-40.5 5083.5,-40.5 5089.5,-46.5 5089.5,-52.5 5089.5,-52.5 5089.5,-64.5 5089.5,-64.5 5089.5,-70.5 5083.5,-76.5 5077.5,-76.5 5077.5,-76.5 5030.5,-76.5 5030.5,-76.5 5024.5,-76.5 5018.5,-70.5 5018.5,-64.5 5018.5,-64.5 5018.5,-52.5 5018.5,-52.5 5018.5,-46.5 5024.5,-40.5 5030.5,-40.5"/>
<text text-anchor="middle" x="5054" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu12_mmu_itb_walker_port&#45;&gt;system_cpu12_itb_walker_cache_cpu_side -->
<g id="edge52" class="edge">
<title>system_cpu12_mmu_itb_walker_port&#45;&gt;system_cpu12_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M5079.15,-171.37C5074.27,-149.68 5065.82,-112.08 5060.07,-86.51"/>
<polygon fill="black" stroke="black" points="5063.48,-85.69 5057.87,-76.7 5056.65,-87.23 5063.48,-85.69"/>
</g>
<!-- system_cpu12_mmu_dtb_walker_port -->
<g id="node185" class="node">
<title>system_cpu12_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M5243,-171.5C5243,-171.5 5273,-171.5 5273,-171.5 5279,-171.5 5285,-177.5 5285,-183.5 5285,-183.5 5285,-195.5 5285,-195.5 5285,-201.5 5279,-207.5 5273,-207.5 5273,-207.5 5243,-207.5 5243,-207.5 5237,-207.5 5231,-201.5 5231,-195.5 5231,-195.5 5231,-183.5 5231,-183.5 5231,-177.5 5237,-171.5 5243,-171.5"/>
<text text-anchor="middle" x="5258" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu12_dtb_walker_cache_cpu_side -->
<g id="node192" class="node">
<title>system_cpu12_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M5224.5,-40.5C5224.5,-40.5 5271.5,-40.5 5271.5,-40.5 5277.5,-40.5 5283.5,-46.5 5283.5,-52.5 5283.5,-52.5 5283.5,-64.5 5283.5,-64.5 5283.5,-70.5 5277.5,-76.5 5271.5,-76.5 5271.5,-76.5 5224.5,-76.5 5224.5,-76.5 5218.5,-76.5 5212.5,-70.5 5212.5,-64.5 5212.5,-64.5 5212.5,-52.5 5212.5,-52.5 5212.5,-46.5 5218.5,-40.5 5224.5,-40.5"/>
<text text-anchor="middle" x="5248" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu12_mmu_dtb_walker_port&#45;&gt;system_cpu12_dtb_walker_cache_cpu_side -->
<g id="edge53" class="edge">
<title>system_cpu12_mmu_dtb_walker_port&#45;&gt;system_cpu12_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M5256.67,-171.37C5255,-149.78 5252.1,-112.41 5250.12,-86.85"/>
<polygon fill="black" stroke="black" points="5253.6,-86.4 5249.33,-76.7 5246.62,-86.94 5253.6,-86.4"/>
</g>
<!-- system_cpu12_icache_mem_side -->
<g id="node187" class="node">
<title>system_cpu12_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4900,-40.5C4900,-40.5 4956,-40.5 4956,-40.5 4962,-40.5 4968,-46.5 4968,-52.5 4968,-52.5 4968,-64.5 4968,-64.5 4968,-70.5 4962,-76.5 4956,-76.5 4956,-76.5 4900,-76.5 4900,-76.5 4894,-76.5 4888,-70.5 4888,-64.5 4888,-64.5 4888,-52.5 4888,-52.5 4888,-46.5 4894,-40.5 4900,-40.5"/>
<text text-anchor="middle" x="4928" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu12_dcache_mem_side -->
<g id="node189" class="node">
<title>system_cpu12_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4655,-40.5C4655,-40.5 4711,-40.5 4711,-40.5 4717,-40.5 4723,-46.5 4723,-52.5 4723,-52.5 4723,-64.5 4723,-64.5 4723,-70.5 4717,-76.5 4711,-76.5 4711,-76.5 4655,-76.5 4655,-76.5 4649,-76.5 4643,-70.5 4643,-64.5 4643,-64.5 4643,-52.5 4643,-52.5 4643,-46.5 4649,-40.5 4655,-40.5"/>
<text text-anchor="middle" x="4683" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu12_itb_walker_cache_mem_side -->
<g id="node191" class="node">
<title>system_cpu12_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M5120,-40.5C5120,-40.5 5176,-40.5 5176,-40.5 5182,-40.5 5188,-46.5 5188,-52.5 5188,-52.5 5188,-64.5 5188,-64.5 5188,-70.5 5182,-76.5 5176,-76.5 5176,-76.5 5120,-76.5 5120,-76.5 5114,-76.5 5108,-70.5 5108,-64.5 5108,-64.5 5108,-52.5 5108,-52.5 5108,-46.5 5114,-40.5 5120,-40.5"/>
<text text-anchor="middle" x="5148" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu12_dtb_walker_cache_mem_side -->
<g id="node193" class="node">
<title>system_cpu12_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M5314,-40.5C5314,-40.5 5370,-40.5 5370,-40.5 5376,-40.5 5382,-46.5 5382,-52.5 5382,-52.5 5382,-64.5 5382,-64.5 5382,-70.5 5376,-76.5 5370,-76.5 5370,-76.5 5314,-76.5 5314,-76.5 5308,-76.5 5302,-70.5 5302,-64.5 5302,-64.5 5302,-52.5 5302,-52.5 5302,-46.5 5308,-40.5 5314,-40.5"/>
<text text-anchor="middle" x="5342" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu12_interrupts_int_requestor -->
<g id="node194" class="node">
<title>system_cpu12_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M4932.5,-171.5C4932.5,-171.5 5003.5,-171.5 5003.5,-171.5 5009.5,-171.5 5015.5,-177.5 5015.5,-183.5 5015.5,-183.5 5015.5,-195.5 5015.5,-195.5 5015.5,-201.5 5009.5,-207.5 5003.5,-207.5 5003.5,-207.5 4932.5,-207.5 4932.5,-207.5 4926.5,-207.5 4920.5,-201.5 4920.5,-195.5 4920.5,-195.5 4920.5,-183.5 4920.5,-183.5 4920.5,-177.5 4926.5,-171.5 4932.5,-171.5"/>
<text text-anchor="middle" x="4968" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu12_interrupts_int_responder -->
<g id="node195" class="node">
<title>system_cpu12_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M4815.5,-171.5C4815.5,-171.5 4890.5,-171.5 4890.5,-171.5 4896.5,-171.5 4902.5,-177.5 4902.5,-183.5 4902.5,-183.5 4902.5,-195.5 4902.5,-195.5 4902.5,-201.5 4896.5,-207.5 4890.5,-207.5 4890.5,-207.5 4815.5,-207.5 4815.5,-207.5 4809.5,-207.5 4803.5,-201.5 4803.5,-195.5 4803.5,-195.5 4803.5,-183.5 4803.5,-183.5 4803.5,-177.5 4809.5,-171.5 4815.5,-171.5"/>
<text text-anchor="middle" x="4853" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu12_interrupts_pio -->
<g id="node196" class="node">
<title>system_cpu12_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M4743,-171.5C4743,-171.5 4773,-171.5 4773,-171.5 4779,-171.5 4785,-177.5 4785,-183.5 4785,-183.5 4785,-195.5 4785,-195.5 4785,-201.5 4779,-207.5 4773,-207.5 4773,-207.5 4743,-207.5 4743,-207.5 4737,-207.5 4731,-201.5 4731,-195.5 4731,-195.5 4731,-183.5 4731,-183.5 4731,-177.5 4737,-171.5 4743,-171.5"/>
<text text-anchor="middle" x="4758" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu13_icache_port -->
<g id="node197" class="node">
<title>system_cpu13_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M5536,-171.5C5536,-171.5 5598,-171.5 5598,-171.5 5604,-171.5 5610,-177.5 5610,-183.5 5610,-183.5 5610,-195.5 5610,-195.5 5610,-201.5 5604,-207.5 5598,-207.5 5598,-207.5 5536,-207.5 5536,-207.5 5530,-207.5 5524,-201.5 5524,-195.5 5524,-195.5 5524,-183.5 5524,-183.5 5524,-177.5 5530,-171.5 5536,-171.5"/>
<text text-anchor="middle" x="5567" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu13_icache_cpu_side -->
<g id="node201" class="node">
<title>system_cpu13_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M5682.5,-40.5C5682.5,-40.5 5729.5,-40.5 5729.5,-40.5 5735.5,-40.5 5741.5,-46.5 5741.5,-52.5 5741.5,-52.5 5741.5,-64.5 5741.5,-64.5 5741.5,-70.5 5735.5,-76.5 5729.5,-76.5 5729.5,-76.5 5682.5,-76.5 5682.5,-76.5 5676.5,-76.5 5670.5,-70.5 5670.5,-64.5 5670.5,-64.5 5670.5,-52.5 5670.5,-52.5 5670.5,-46.5 5676.5,-40.5 5682.5,-40.5"/>
<text text-anchor="middle" x="5706" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu13_icache_port&#45;&gt;system_cpu13_icache_cpu_side -->
<g id="edge54" class="edge">
<title>system_cpu13_icache_port&#45;&gt;system_cpu13_icache_cpu_side</title>
<path fill="none" stroke="black" d="M5585.46,-171.37C5609.66,-148.91 5652.25,-109.38 5679.78,-83.83"/>
<polygon fill="black" stroke="black" points="5682.52,-86.07 5687.47,-76.7 5677.75,-80.94 5682.52,-86.07"/>
</g>
<!-- system_cpu13_dcache_port -->
<g id="node198" class="node">
<title>system_cpu13_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M5426.5,-171.5C5426.5,-171.5 5493.5,-171.5 5493.5,-171.5 5499.5,-171.5 5505.5,-177.5 5505.5,-183.5 5505.5,-183.5 5505.5,-195.5 5505.5,-195.5 5505.5,-201.5 5499.5,-207.5 5493.5,-207.5 5493.5,-207.5 5426.5,-207.5 5426.5,-207.5 5420.5,-207.5 5414.5,-201.5 5414.5,-195.5 5414.5,-195.5 5414.5,-183.5 5414.5,-183.5 5414.5,-177.5 5420.5,-171.5 5426.5,-171.5"/>
<text text-anchor="middle" x="5460" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu13_dcache_cpu_side -->
<g id="node203" class="node">
<title>system_cpu13_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M5462.5,-40.5C5462.5,-40.5 5509.5,-40.5 5509.5,-40.5 5515.5,-40.5 5521.5,-46.5 5521.5,-52.5 5521.5,-52.5 5521.5,-64.5 5521.5,-64.5 5521.5,-70.5 5515.5,-76.5 5509.5,-76.5 5509.5,-76.5 5462.5,-76.5 5462.5,-76.5 5456.5,-76.5 5450.5,-70.5 5450.5,-64.5 5450.5,-64.5 5450.5,-52.5 5450.5,-52.5 5450.5,-46.5 5456.5,-40.5 5462.5,-40.5"/>
<text text-anchor="middle" x="5486" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu13_dcache_port&#45;&gt;system_cpu13_dcache_cpu_side -->
<g id="edge55" class="edge">
<title>system_cpu13_dcache_port&#45;&gt;system_cpu13_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M5463.45,-171.37C5467.82,-149.68 5475.4,-112.08 5480.56,-86.51"/>
<polygon fill="black" stroke="black" points="5483.99,-87.2 5482.53,-76.7 5477.13,-85.81 5483.99,-87.2"/>
</g>
<!-- system_cpu13_mmu_itb_walker_port -->
<g id="node199" class="node">
<title>system_cpu13_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M5965,-171.5C5965,-171.5 5995,-171.5 5995,-171.5 6001,-171.5 6007,-177.5 6007,-183.5 6007,-183.5 6007,-195.5 6007,-195.5 6007,-201.5 6001,-207.5 5995,-207.5 5995,-207.5 5965,-207.5 5965,-207.5 5959,-207.5 5953,-201.5 5953,-195.5 5953,-195.5 5953,-183.5 5953,-183.5 5953,-177.5 5959,-171.5 5965,-171.5"/>
<text text-anchor="middle" x="5980" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu13_itb_walker_cache_cpu_side -->
<g id="node205" class="node">
<title>system_cpu13_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M5927.5,-40.5C5927.5,-40.5 5974.5,-40.5 5974.5,-40.5 5980.5,-40.5 5986.5,-46.5 5986.5,-52.5 5986.5,-52.5 5986.5,-64.5 5986.5,-64.5 5986.5,-70.5 5980.5,-76.5 5974.5,-76.5 5974.5,-76.5 5927.5,-76.5 5927.5,-76.5 5921.5,-76.5 5915.5,-70.5 5915.5,-64.5 5915.5,-64.5 5915.5,-52.5 5915.5,-52.5 5915.5,-46.5 5921.5,-40.5 5927.5,-40.5"/>
<text text-anchor="middle" x="5951" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu13_mmu_itb_walker_port&#45;&gt;system_cpu13_itb_walker_cache_cpu_side -->
<g id="edge56" class="edge">
<title>system_cpu13_mmu_itb_walker_port&#45;&gt;system_cpu13_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M5976.15,-171.37C5971.27,-149.68 5962.82,-112.08 5957.07,-86.51"/>
<polygon fill="black" stroke="black" points="5960.48,-85.69 5954.87,-76.7 5953.65,-87.23 5960.48,-85.69"/>
</g>
<!-- system_cpu13_mmu_dtb_walker_port -->
<g id="node200" class="node">
<title>system_cpu13_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M6140,-171.5C6140,-171.5 6170,-171.5 6170,-171.5 6176,-171.5 6182,-177.5 6182,-183.5 6182,-183.5 6182,-195.5 6182,-195.5 6182,-201.5 6176,-207.5 6170,-207.5 6170,-207.5 6140,-207.5 6140,-207.5 6134,-207.5 6128,-201.5 6128,-195.5 6128,-195.5 6128,-183.5 6128,-183.5 6128,-177.5 6134,-171.5 6140,-171.5"/>
<text text-anchor="middle" x="6155" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu13_dtb_walker_cache_cpu_side -->
<g id="node207" class="node">
<title>system_cpu13_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M6121.5,-40.5C6121.5,-40.5 6168.5,-40.5 6168.5,-40.5 6174.5,-40.5 6180.5,-46.5 6180.5,-52.5 6180.5,-52.5 6180.5,-64.5 6180.5,-64.5 6180.5,-70.5 6174.5,-76.5 6168.5,-76.5 6168.5,-76.5 6121.5,-76.5 6121.5,-76.5 6115.5,-76.5 6109.5,-70.5 6109.5,-64.5 6109.5,-64.5 6109.5,-52.5 6109.5,-52.5 6109.5,-46.5 6115.5,-40.5 6121.5,-40.5"/>
<text text-anchor="middle" x="6145" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu13_mmu_dtb_walker_port&#45;&gt;system_cpu13_dtb_walker_cache_cpu_side -->
<g id="edge57" class="edge">
<title>system_cpu13_mmu_dtb_walker_port&#45;&gt;system_cpu13_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M6153.67,-171.37C6152,-149.78 6149.1,-112.41 6147.12,-86.85"/>
<polygon fill="black" stroke="black" points="6150.6,-86.4 6146.33,-76.7 6143.62,-86.94 6150.6,-86.4"/>
</g>
<!-- system_cpu13_icache_mem_side -->
<g id="node202" class="node">
<title>system_cpu13_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M5772,-40.5C5772,-40.5 5828,-40.5 5828,-40.5 5834,-40.5 5840,-46.5 5840,-52.5 5840,-52.5 5840,-64.5 5840,-64.5 5840,-70.5 5834,-76.5 5828,-76.5 5828,-76.5 5772,-76.5 5772,-76.5 5766,-76.5 5760,-70.5 5760,-64.5 5760,-64.5 5760,-52.5 5760,-52.5 5760,-46.5 5766,-40.5 5772,-40.5"/>
<text text-anchor="middle" x="5800" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu13_dcache_mem_side -->
<g id="node204" class="node">
<title>system_cpu13_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M5552,-40.5C5552,-40.5 5608,-40.5 5608,-40.5 5614,-40.5 5620,-46.5 5620,-52.5 5620,-52.5 5620,-64.5 5620,-64.5 5620,-70.5 5614,-76.5 5608,-76.5 5608,-76.5 5552,-76.5 5552,-76.5 5546,-76.5 5540,-70.5 5540,-64.5 5540,-64.5 5540,-52.5 5540,-52.5 5540,-46.5 5546,-40.5 5552,-40.5"/>
<text text-anchor="middle" x="5580" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu13_itb_walker_cache_mem_side -->
<g id="node206" class="node">
<title>system_cpu13_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M6017,-40.5C6017,-40.5 6073,-40.5 6073,-40.5 6079,-40.5 6085,-46.5 6085,-52.5 6085,-52.5 6085,-64.5 6085,-64.5 6085,-70.5 6079,-76.5 6073,-76.5 6073,-76.5 6017,-76.5 6017,-76.5 6011,-76.5 6005,-70.5 6005,-64.5 6005,-64.5 6005,-52.5 6005,-52.5 6005,-46.5 6011,-40.5 6017,-40.5"/>
<text text-anchor="middle" x="6045" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu13_dtb_walker_cache_mem_side -->
<g id="node208" class="node">
<title>system_cpu13_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M6211,-40.5C6211,-40.5 6267,-40.5 6267,-40.5 6273,-40.5 6279,-46.5 6279,-52.5 6279,-52.5 6279,-64.5 6279,-64.5 6279,-70.5 6273,-76.5 6267,-76.5 6267,-76.5 6211,-76.5 6211,-76.5 6205,-76.5 6199,-70.5 6199,-64.5 6199,-64.5 6199,-52.5 6199,-52.5 6199,-46.5 6205,-40.5 6211,-40.5"/>
<text text-anchor="middle" x="6239" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu13_interrupts_int_requestor -->
<g id="node209" class="node">
<title>system_cpu13_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M5829.5,-171.5C5829.5,-171.5 5900.5,-171.5 5900.5,-171.5 5906.5,-171.5 5912.5,-177.5 5912.5,-183.5 5912.5,-183.5 5912.5,-195.5 5912.5,-195.5 5912.5,-201.5 5906.5,-207.5 5900.5,-207.5 5900.5,-207.5 5829.5,-207.5 5829.5,-207.5 5823.5,-207.5 5817.5,-201.5 5817.5,-195.5 5817.5,-195.5 5817.5,-183.5 5817.5,-183.5 5817.5,-177.5 5823.5,-171.5 5829.5,-171.5"/>
<text text-anchor="middle" x="5865" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu13_interrupts_int_responder -->
<g id="node210" class="node">
<title>system_cpu13_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M5712.5,-171.5C5712.5,-171.5 5787.5,-171.5 5787.5,-171.5 5793.5,-171.5 5799.5,-177.5 5799.5,-183.5 5799.5,-183.5 5799.5,-195.5 5799.5,-195.5 5799.5,-201.5 5793.5,-207.5 5787.5,-207.5 5787.5,-207.5 5712.5,-207.5 5712.5,-207.5 5706.5,-207.5 5700.5,-201.5 5700.5,-195.5 5700.5,-195.5 5700.5,-183.5 5700.5,-183.5 5700.5,-177.5 5706.5,-171.5 5712.5,-171.5"/>
<text text-anchor="middle" x="5750" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu13_interrupts_pio -->
<g id="node211" class="node">
<title>system_cpu13_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M5640,-171.5C5640,-171.5 5670,-171.5 5670,-171.5 5676,-171.5 5682,-177.5 5682,-183.5 5682,-183.5 5682,-195.5 5682,-195.5 5682,-201.5 5676,-207.5 5670,-207.5 5670,-207.5 5640,-207.5 5640,-207.5 5634,-207.5 5628,-201.5 5628,-195.5 5628,-195.5 5628,-183.5 5628,-183.5 5628,-177.5 5634,-171.5 5640,-171.5"/>
<text text-anchor="middle" x="5655" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu14_icache_port -->
<g id="node212" class="node">
<title>system_cpu14_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M6433,-171.5C6433,-171.5 6495,-171.5 6495,-171.5 6501,-171.5 6507,-177.5 6507,-183.5 6507,-183.5 6507,-195.5 6507,-195.5 6507,-201.5 6501,-207.5 6495,-207.5 6495,-207.5 6433,-207.5 6433,-207.5 6427,-207.5 6421,-201.5 6421,-195.5 6421,-195.5 6421,-183.5 6421,-183.5 6421,-177.5 6427,-171.5 6433,-171.5"/>
<text text-anchor="middle" x="6464" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu14_icache_cpu_side -->
<g id="node216" class="node">
<title>system_cpu14_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M6579.5,-40.5C6579.5,-40.5 6626.5,-40.5 6626.5,-40.5 6632.5,-40.5 6638.5,-46.5 6638.5,-52.5 6638.5,-52.5 6638.5,-64.5 6638.5,-64.5 6638.5,-70.5 6632.5,-76.5 6626.5,-76.5 6626.5,-76.5 6579.5,-76.5 6579.5,-76.5 6573.5,-76.5 6567.5,-70.5 6567.5,-64.5 6567.5,-64.5 6567.5,-52.5 6567.5,-52.5 6567.5,-46.5 6573.5,-40.5 6579.5,-40.5"/>
<text text-anchor="middle" x="6603" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu14_icache_port&#45;&gt;system_cpu14_icache_cpu_side -->
<g id="edge58" class="edge">
<title>system_cpu14_icache_port&#45;&gt;system_cpu14_icache_cpu_side</title>
<path fill="none" stroke="black" d="M6482.46,-171.37C6506.66,-148.91 6549.25,-109.38 6576.78,-83.83"/>
<polygon fill="black" stroke="black" points="6579.52,-86.07 6584.47,-76.7 6574.75,-80.94 6579.52,-86.07"/>
</g>
<!-- system_cpu14_dcache_port -->
<g id="node213" class="node">
<title>system_cpu14_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M6323.5,-171.5C6323.5,-171.5 6390.5,-171.5 6390.5,-171.5 6396.5,-171.5 6402.5,-177.5 6402.5,-183.5 6402.5,-183.5 6402.5,-195.5 6402.5,-195.5 6402.5,-201.5 6396.5,-207.5 6390.5,-207.5 6390.5,-207.5 6323.5,-207.5 6323.5,-207.5 6317.5,-207.5 6311.5,-201.5 6311.5,-195.5 6311.5,-195.5 6311.5,-183.5 6311.5,-183.5 6311.5,-177.5 6317.5,-171.5 6323.5,-171.5"/>
<text text-anchor="middle" x="6357" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu14_dcache_cpu_side -->
<g id="node218" class="node">
<title>system_cpu14_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M6359.5,-40.5C6359.5,-40.5 6406.5,-40.5 6406.5,-40.5 6412.5,-40.5 6418.5,-46.5 6418.5,-52.5 6418.5,-52.5 6418.5,-64.5 6418.5,-64.5 6418.5,-70.5 6412.5,-76.5 6406.5,-76.5 6406.5,-76.5 6359.5,-76.5 6359.5,-76.5 6353.5,-76.5 6347.5,-70.5 6347.5,-64.5 6347.5,-64.5 6347.5,-52.5 6347.5,-52.5 6347.5,-46.5 6353.5,-40.5 6359.5,-40.5"/>
<text text-anchor="middle" x="6383" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu14_dcache_port&#45;&gt;system_cpu14_dcache_cpu_side -->
<g id="edge59" class="edge">
<title>system_cpu14_dcache_port&#45;&gt;system_cpu14_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M6360.45,-171.37C6364.82,-149.68 6372.4,-112.08 6377.56,-86.51"/>
<polygon fill="black" stroke="black" points="6380.99,-87.2 6379.53,-76.7 6374.13,-85.81 6380.99,-87.2"/>
</g>
<!-- system_cpu14_mmu_itb_walker_port -->
<g id="node214" class="node">
<title>system_cpu14_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M6862,-171.5C6862,-171.5 6892,-171.5 6892,-171.5 6898,-171.5 6904,-177.5 6904,-183.5 6904,-183.5 6904,-195.5 6904,-195.5 6904,-201.5 6898,-207.5 6892,-207.5 6892,-207.5 6862,-207.5 6862,-207.5 6856,-207.5 6850,-201.5 6850,-195.5 6850,-195.5 6850,-183.5 6850,-183.5 6850,-177.5 6856,-171.5 6862,-171.5"/>
<text text-anchor="middle" x="6877" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu14_itb_walker_cache_cpu_side -->
<g id="node220" class="node">
<title>system_cpu14_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M6824.5,-40.5C6824.5,-40.5 6871.5,-40.5 6871.5,-40.5 6877.5,-40.5 6883.5,-46.5 6883.5,-52.5 6883.5,-52.5 6883.5,-64.5 6883.5,-64.5 6883.5,-70.5 6877.5,-76.5 6871.5,-76.5 6871.5,-76.5 6824.5,-76.5 6824.5,-76.5 6818.5,-76.5 6812.5,-70.5 6812.5,-64.5 6812.5,-64.5 6812.5,-52.5 6812.5,-52.5 6812.5,-46.5 6818.5,-40.5 6824.5,-40.5"/>
<text text-anchor="middle" x="6848" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu14_mmu_itb_walker_port&#45;&gt;system_cpu14_itb_walker_cache_cpu_side -->
<g id="edge60" class="edge">
<title>system_cpu14_mmu_itb_walker_port&#45;&gt;system_cpu14_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M6873.15,-171.37C6868.27,-149.68 6859.82,-112.08 6854.07,-86.51"/>
<polygon fill="black" stroke="black" points="6857.48,-85.69 6851.87,-76.7 6850.65,-87.23 6857.48,-85.69"/>
</g>
<!-- system_cpu14_mmu_dtb_walker_port -->
<g id="node215" class="node">
<title>system_cpu14_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M7037,-171.5C7037,-171.5 7067,-171.5 7067,-171.5 7073,-171.5 7079,-177.5 7079,-183.5 7079,-183.5 7079,-195.5 7079,-195.5 7079,-201.5 7073,-207.5 7067,-207.5 7067,-207.5 7037,-207.5 7037,-207.5 7031,-207.5 7025,-201.5 7025,-195.5 7025,-195.5 7025,-183.5 7025,-183.5 7025,-177.5 7031,-171.5 7037,-171.5"/>
<text text-anchor="middle" x="7052" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu14_dtb_walker_cache_cpu_side -->
<g id="node222" class="node">
<title>system_cpu14_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M7018.5,-40.5C7018.5,-40.5 7065.5,-40.5 7065.5,-40.5 7071.5,-40.5 7077.5,-46.5 7077.5,-52.5 7077.5,-52.5 7077.5,-64.5 7077.5,-64.5 7077.5,-70.5 7071.5,-76.5 7065.5,-76.5 7065.5,-76.5 7018.5,-76.5 7018.5,-76.5 7012.5,-76.5 7006.5,-70.5 7006.5,-64.5 7006.5,-64.5 7006.5,-52.5 7006.5,-52.5 7006.5,-46.5 7012.5,-40.5 7018.5,-40.5"/>
<text text-anchor="middle" x="7042" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu14_mmu_dtb_walker_port&#45;&gt;system_cpu14_dtb_walker_cache_cpu_side -->
<g id="edge61" class="edge">
<title>system_cpu14_mmu_dtb_walker_port&#45;&gt;system_cpu14_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M7050.67,-171.37C7049,-149.78 7046.1,-112.41 7044.12,-86.85"/>
<polygon fill="black" stroke="black" points="7047.6,-86.4 7043.33,-76.7 7040.62,-86.94 7047.6,-86.4"/>
</g>
<!-- system_cpu14_icache_mem_side -->
<g id="node217" class="node">
<title>system_cpu14_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M6669,-40.5C6669,-40.5 6725,-40.5 6725,-40.5 6731,-40.5 6737,-46.5 6737,-52.5 6737,-52.5 6737,-64.5 6737,-64.5 6737,-70.5 6731,-76.5 6725,-76.5 6725,-76.5 6669,-76.5 6669,-76.5 6663,-76.5 6657,-70.5 6657,-64.5 6657,-64.5 6657,-52.5 6657,-52.5 6657,-46.5 6663,-40.5 6669,-40.5"/>
<text text-anchor="middle" x="6697" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu14_dcache_mem_side -->
<g id="node219" class="node">
<title>system_cpu14_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M6449,-40.5C6449,-40.5 6505,-40.5 6505,-40.5 6511,-40.5 6517,-46.5 6517,-52.5 6517,-52.5 6517,-64.5 6517,-64.5 6517,-70.5 6511,-76.5 6505,-76.5 6505,-76.5 6449,-76.5 6449,-76.5 6443,-76.5 6437,-70.5 6437,-64.5 6437,-64.5 6437,-52.5 6437,-52.5 6437,-46.5 6443,-40.5 6449,-40.5"/>
<text text-anchor="middle" x="6477" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu14_itb_walker_cache_mem_side -->
<g id="node221" class="node">
<title>system_cpu14_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M6914,-40.5C6914,-40.5 6970,-40.5 6970,-40.5 6976,-40.5 6982,-46.5 6982,-52.5 6982,-52.5 6982,-64.5 6982,-64.5 6982,-70.5 6976,-76.5 6970,-76.5 6970,-76.5 6914,-76.5 6914,-76.5 6908,-76.5 6902,-70.5 6902,-64.5 6902,-64.5 6902,-52.5 6902,-52.5 6902,-46.5 6908,-40.5 6914,-40.5"/>
<text text-anchor="middle" x="6942" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu14_dtb_walker_cache_mem_side -->
<g id="node223" class="node">
<title>system_cpu14_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M7108,-40.5C7108,-40.5 7164,-40.5 7164,-40.5 7170,-40.5 7176,-46.5 7176,-52.5 7176,-52.5 7176,-64.5 7176,-64.5 7176,-70.5 7170,-76.5 7164,-76.5 7164,-76.5 7108,-76.5 7108,-76.5 7102,-76.5 7096,-70.5 7096,-64.5 7096,-64.5 7096,-52.5 7096,-52.5 7096,-46.5 7102,-40.5 7108,-40.5"/>
<text text-anchor="middle" x="7136" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu14_interrupts_int_requestor -->
<g id="node224" class="node">
<title>system_cpu14_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M6726.5,-171.5C6726.5,-171.5 6797.5,-171.5 6797.5,-171.5 6803.5,-171.5 6809.5,-177.5 6809.5,-183.5 6809.5,-183.5 6809.5,-195.5 6809.5,-195.5 6809.5,-201.5 6803.5,-207.5 6797.5,-207.5 6797.5,-207.5 6726.5,-207.5 6726.5,-207.5 6720.5,-207.5 6714.5,-201.5 6714.5,-195.5 6714.5,-195.5 6714.5,-183.5 6714.5,-183.5 6714.5,-177.5 6720.5,-171.5 6726.5,-171.5"/>
<text text-anchor="middle" x="6762" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu14_interrupts_int_responder -->
<g id="node225" class="node">
<title>system_cpu14_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M6609.5,-171.5C6609.5,-171.5 6684.5,-171.5 6684.5,-171.5 6690.5,-171.5 6696.5,-177.5 6696.5,-183.5 6696.5,-183.5 6696.5,-195.5 6696.5,-195.5 6696.5,-201.5 6690.5,-207.5 6684.5,-207.5 6684.5,-207.5 6609.5,-207.5 6609.5,-207.5 6603.5,-207.5 6597.5,-201.5 6597.5,-195.5 6597.5,-195.5 6597.5,-183.5 6597.5,-183.5 6597.5,-177.5 6603.5,-171.5 6609.5,-171.5"/>
<text text-anchor="middle" x="6647" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu14_interrupts_pio -->
<g id="node226" class="node">
<title>system_cpu14_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M6537,-171.5C6537,-171.5 6567,-171.5 6567,-171.5 6573,-171.5 6579,-177.5 6579,-183.5 6579,-183.5 6579,-195.5 6579,-195.5 6579,-201.5 6573,-207.5 6567,-207.5 6567,-207.5 6537,-207.5 6537,-207.5 6531,-207.5 6525,-201.5 6525,-195.5 6525,-195.5 6525,-183.5 6525,-183.5 6525,-177.5 6531,-171.5 6537,-171.5"/>
<text text-anchor="middle" x="6552" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu15_icache_port -->
<g id="node227" class="node">
<title>system_cpu15_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M7330,-171.5C7330,-171.5 7392,-171.5 7392,-171.5 7398,-171.5 7404,-177.5 7404,-183.5 7404,-183.5 7404,-195.5 7404,-195.5 7404,-201.5 7398,-207.5 7392,-207.5 7392,-207.5 7330,-207.5 7330,-207.5 7324,-207.5 7318,-201.5 7318,-195.5 7318,-195.5 7318,-183.5 7318,-183.5 7318,-177.5 7324,-171.5 7330,-171.5"/>
<text text-anchor="middle" x="7361" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu15_icache_cpu_side -->
<g id="node231" class="node">
<title>system_cpu15_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M7476.5,-40.5C7476.5,-40.5 7523.5,-40.5 7523.5,-40.5 7529.5,-40.5 7535.5,-46.5 7535.5,-52.5 7535.5,-52.5 7535.5,-64.5 7535.5,-64.5 7535.5,-70.5 7529.5,-76.5 7523.5,-76.5 7523.5,-76.5 7476.5,-76.5 7476.5,-76.5 7470.5,-76.5 7464.5,-70.5 7464.5,-64.5 7464.5,-64.5 7464.5,-52.5 7464.5,-52.5 7464.5,-46.5 7470.5,-40.5 7476.5,-40.5"/>
<text text-anchor="middle" x="7500" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu15_icache_port&#45;&gt;system_cpu15_icache_cpu_side -->
<g id="edge62" class="edge">
<title>system_cpu15_icache_port&#45;&gt;system_cpu15_icache_cpu_side</title>
<path fill="none" stroke="black" d="M7379.46,-171.37C7403.66,-148.91 7446.25,-109.38 7473.78,-83.83"/>
<polygon fill="black" stroke="black" points="7476.52,-86.07 7481.47,-76.7 7471.75,-80.94 7476.52,-86.07"/>
</g>
<!-- system_cpu15_dcache_port -->
<g id="node228" class="node">
<title>system_cpu15_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M7220.5,-171.5C7220.5,-171.5 7287.5,-171.5 7287.5,-171.5 7293.5,-171.5 7299.5,-177.5 7299.5,-183.5 7299.5,-183.5 7299.5,-195.5 7299.5,-195.5 7299.5,-201.5 7293.5,-207.5 7287.5,-207.5 7287.5,-207.5 7220.5,-207.5 7220.5,-207.5 7214.5,-207.5 7208.5,-201.5 7208.5,-195.5 7208.5,-195.5 7208.5,-183.5 7208.5,-183.5 7208.5,-177.5 7214.5,-171.5 7220.5,-171.5"/>
<text text-anchor="middle" x="7254" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu15_dcache_cpu_side -->
<g id="node233" class="node">
<title>system_cpu15_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M7256.5,-40.5C7256.5,-40.5 7303.5,-40.5 7303.5,-40.5 7309.5,-40.5 7315.5,-46.5 7315.5,-52.5 7315.5,-52.5 7315.5,-64.5 7315.5,-64.5 7315.5,-70.5 7309.5,-76.5 7303.5,-76.5 7303.5,-76.5 7256.5,-76.5 7256.5,-76.5 7250.5,-76.5 7244.5,-70.5 7244.5,-64.5 7244.5,-64.5 7244.5,-52.5 7244.5,-52.5 7244.5,-46.5 7250.5,-40.5 7256.5,-40.5"/>
<text text-anchor="middle" x="7280" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu15_dcache_port&#45;&gt;system_cpu15_dcache_cpu_side -->
<g id="edge63" class="edge">
<title>system_cpu15_dcache_port&#45;&gt;system_cpu15_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M7257.45,-171.37C7261.82,-149.68 7269.4,-112.08 7274.56,-86.51"/>
<polygon fill="black" stroke="black" points="7277.99,-87.2 7276.53,-76.7 7271.13,-85.81 7277.99,-87.2"/>
</g>
<!-- system_cpu15_mmu_itb_walker_port -->
<g id="node229" class="node">
<title>system_cpu15_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M7759,-171.5C7759,-171.5 7789,-171.5 7789,-171.5 7795,-171.5 7801,-177.5 7801,-183.5 7801,-183.5 7801,-195.5 7801,-195.5 7801,-201.5 7795,-207.5 7789,-207.5 7789,-207.5 7759,-207.5 7759,-207.5 7753,-207.5 7747,-201.5 7747,-195.5 7747,-195.5 7747,-183.5 7747,-183.5 7747,-177.5 7753,-171.5 7759,-171.5"/>
<text text-anchor="middle" x="7774" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu15_itb_walker_cache_cpu_side -->
<g id="node235" class="node">
<title>system_cpu15_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M7721.5,-40.5C7721.5,-40.5 7768.5,-40.5 7768.5,-40.5 7774.5,-40.5 7780.5,-46.5 7780.5,-52.5 7780.5,-52.5 7780.5,-64.5 7780.5,-64.5 7780.5,-70.5 7774.5,-76.5 7768.5,-76.5 7768.5,-76.5 7721.5,-76.5 7721.5,-76.5 7715.5,-76.5 7709.5,-70.5 7709.5,-64.5 7709.5,-64.5 7709.5,-52.5 7709.5,-52.5 7709.5,-46.5 7715.5,-40.5 7721.5,-40.5"/>
<text text-anchor="middle" x="7745" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu15_mmu_itb_walker_port&#45;&gt;system_cpu15_itb_walker_cache_cpu_side -->
<g id="edge64" class="edge">
<title>system_cpu15_mmu_itb_walker_port&#45;&gt;system_cpu15_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M7770.15,-171.37C7765.27,-149.68 7756.82,-112.08 7751.07,-86.51"/>
<polygon fill="black" stroke="black" points="7754.48,-85.69 7748.87,-76.7 7747.65,-87.23 7754.48,-85.69"/>
</g>
<!-- system_cpu15_mmu_dtb_walker_port -->
<g id="node230" class="node">
<title>system_cpu15_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M7934,-171.5C7934,-171.5 7964,-171.5 7964,-171.5 7970,-171.5 7976,-177.5 7976,-183.5 7976,-183.5 7976,-195.5 7976,-195.5 7976,-201.5 7970,-207.5 7964,-207.5 7964,-207.5 7934,-207.5 7934,-207.5 7928,-207.5 7922,-201.5 7922,-195.5 7922,-195.5 7922,-183.5 7922,-183.5 7922,-177.5 7928,-171.5 7934,-171.5"/>
<text text-anchor="middle" x="7949" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu15_dtb_walker_cache_cpu_side -->
<g id="node237" class="node">
<title>system_cpu15_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M7915.5,-40.5C7915.5,-40.5 7962.5,-40.5 7962.5,-40.5 7968.5,-40.5 7974.5,-46.5 7974.5,-52.5 7974.5,-52.5 7974.5,-64.5 7974.5,-64.5 7974.5,-70.5 7968.5,-76.5 7962.5,-76.5 7962.5,-76.5 7915.5,-76.5 7915.5,-76.5 7909.5,-76.5 7903.5,-70.5 7903.5,-64.5 7903.5,-64.5 7903.5,-52.5 7903.5,-52.5 7903.5,-46.5 7909.5,-40.5 7915.5,-40.5"/>
<text text-anchor="middle" x="7939" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu15_mmu_dtb_walker_port&#45;&gt;system_cpu15_dtb_walker_cache_cpu_side -->
<g id="edge65" class="edge">
<title>system_cpu15_mmu_dtb_walker_port&#45;&gt;system_cpu15_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M7947.67,-171.37C7946,-149.78 7943.1,-112.41 7941.12,-86.85"/>
<polygon fill="black" stroke="black" points="7944.6,-86.4 7940.33,-76.7 7937.62,-86.94 7944.6,-86.4"/>
</g>
<!-- system_cpu15_icache_mem_side -->
<g id="node232" class="node">
<title>system_cpu15_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M7566,-40.5C7566,-40.5 7622,-40.5 7622,-40.5 7628,-40.5 7634,-46.5 7634,-52.5 7634,-52.5 7634,-64.5 7634,-64.5 7634,-70.5 7628,-76.5 7622,-76.5 7622,-76.5 7566,-76.5 7566,-76.5 7560,-76.5 7554,-70.5 7554,-64.5 7554,-64.5 7554,-52.5 7554,-52.5 7554,-46.5 7560,-40.5 7566,-40.5"/>
<text text-anchor="middle" x="7594" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu15_dcache_mem_side -->
<g id="node234" class="node">
<title>system_cpu15_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M7346,-40.5C7346,-40.5 7402,-40.5 7402,-40.5 7408,-40.5 7414,-46.5 7414,-52.5 7414,-52.5 7414,-64.5 7414,-64.5 7414,-70.5 7408,-76.5 7402,-76.5 7402,-76.5 7346,-76.5 7346,-76.5 7340,-76.5 7334,-70.5 7334,-64.5 7334,-64.5 7334,-52.5 7334,-52.5 7334,-46.5 7340,-40.5 7346,-40.5"/>
<text text-anchor="middle" x="7374" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu15_itb_walker_cache_mem_side -->
<g id="node236" class="node">
<title>system_cpu15_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M7811,-40.5C7811,-40.5 7867,-40.5 7867,-40.5 7873,-40.5 7879,-46.5 7879,-52.5 7879,-52.5 7879,-64.5 7879,-64.5 7879,-70.5 7873,-76.5 7867,-76.5 7867,-76.5 7811,-76.5 7811,-76.5 7805,-76.5 7799,-70.5 7799,-64.5 7799,-64.5 7799,-52.5 7799,-52.5 7799,-46.5 7805,-40.5 7811,-40.5"/>
<text text-anchor="middle" x="7839" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu15_dtb_walker_cache_mem_side -->
<g id="node238" class="node">
<title>system_cpu15_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M8005,-40.5C8005,-40.5 8061,-40.5 8061,-40.5 8067,-40.5 8073,-46.5 8073,-52.5 8073,-52.5 8073,-64.5 8073,-64.5 8073,-70.5 8067,-76.5 8061,-76.5 8061,-76.5 8005,-76.5 8005,-76.5 7999,-76.5 7993,-70.5 7993,-64.5 7993,-64.5 7993,-52.5 7993,-52.5 7993,-46.5 7999,-40.5 8005,-40.5"/>
<text text-anchor="middle" x="8033" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu15_interrupts_int_requestor -->
<g id="node239" class="node">
<title>system_cpu15_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M7623.5,-171.5C7623.5,-171.5 7694.5,-171.5 7694.5,-171.5 7700.5,-171.5 7706.5,-177.5 7706.5,-183.5 7706.5,-183.5 7706.5,-195.5 7706.5,-195.5 7706.5,-201.5 7700.5,-207.5 7694.5,-207.5 7694.5,-207.5 7623.5,-207.5 7623.5,-207.5 7617.5,-207.5 7611.5,-201.5 7611.5,-195.5 7611.5,-195.5 7611.5,-183.5 7611.5,-183.5 7611.5,-177.5 7617.5,-171.5 7623.5,-171.5"/>
<text text-anchor="middle" x="7659" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu15_interrupts_int_responder -->
<g id="node240" class="node">
<title>system_cpu15_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M7506.5,-171.5C7506.5,-171.5 7581.5,-171.5 7581.5,-171.5 7587.5,-171.5 7593.5,-177.5 7593.5,-183.5 7593.5,-183.5 7593.5,-195.5 7593.5,-195.5 7593.5,-201.5 7587.5,-207.5 7581.5,-207.5 7581.5,-207.5 7506.5,-207.5 7506.5,-207.5 7500.5,-207.5 7494.5,-201.5 7494.5,-195.5 7494.5,-195.5 7494.5,-183.5 7494.5,-183.5 7494.5,-177.5 7500.5,-171.5 7506.5,-171.5"/>
<text text-anchor="middle" x="7544" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu15_interrupts_pio -->
<g id="node241" class="node">
<title>system_cpu15_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M7434,-171.5C7434,-171.5 7464,-171.5 7464,-171.5 7470,-171.5 7476,-177.5 7476,-183.5 7476,-183.5 7476,-195.5 7476,-195.5 7476,-201.5 7470,-207.5 7464,-207.5 7464,-207.5 7434,-207.5 7434,-207.5 7428,-207.5 7422,-201.5 7422,-195.5 7422,-195.5 7422,-183.5 7422,-183.5 7422,-177.5 7428,-171.5 7434,-171.5"/>
<text text-anchor="middle" x="7449" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu00_interrupts_int_requestor -->
<g id="edge67" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu00_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M7723.3,-425.44C8407.65,-424.82 14325.16,-418.62 14360,-392 14418.28,-347.48 14419.45,-247.76 14417.36,-207.67"/>
<polygon fill="black" stroke="black" points="7723.13,-421.94 7713.14,-425.45 7723.14,-428.94 7723.13,-421.94"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu01_interrupts_int_requestor -->
<g id="edge68" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu01_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M7723.25,-425.59C8296.62,-426.35 12515.56,-430.61 12566,-392 12624.24,-347.42 12625.44,-247.74 12623.35,-207.66"/>
<polygon fill="black" stroke="black" points="7723.1,-422.09 7713.1,-425.58 7723.09,-429.09 7723.1,-422.09"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu02_interrupts_int_requestor -->
<g id="edge69" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu02_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M7723.67,-425.39C8357.25,-424.31 13432.98,-414.95 13463,-392 13521.27,-347.45 13522.45,-247.75 13520.35,-207.67"/>
<polygon fill="black" stroke="black" points="7723.36,-421.89 7713.37,-425.41 7723.37,-428.89 7723.36,-421.89"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu03_interrupts_int_requestor -->
<g id="edge70" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu03_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M7723.34,-424.9C7984.54,-422.33 8953.01,-411.5 8978,-392 9035.83,-346.88 9037.26,-247.51 9035.29,-207.59"/>
<polygon fill="black" stroke="black" points="7723.22,-421.4 7713.25,-425 7723.29,-428.4 7723.22,-421.4"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu04_interrupts_int_requestor -->
<g id="edge71" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu04_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M7723.4,-425.58C8083.31,-425.91 9831.29,-425.74 9875,-392 9933.06,-347.18 9934.36,-247.63 9932.33,-207.63"/>
<polygon fill="black" stroke="black" points="7723.16,-422.08 7713.15,-425.57 7723.15,-429.08 7723.16,-422.08"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu05_interrupts_int_requestor -->
<g id="edge72" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu05_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M7723.14,-425.33C8164.96,-424.13 10740.66,-416.09 10772,-392 10830.15,-347.31 10831.4,-247.69 10829.34,-207.65"/>
<polygon fill="black" stroke="black" points="7723.1,-421.83 7713.11,-425.36 7723.11,-428.83 7723.1,-421.83"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu06_interrupts_int_requestor -->
<g id="edge73" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu06_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M7723.35,-425.49C8235.15,-425.36 11628.13,-423.33 11669,-392 11727.21,-347.38 11728.42,-247.72 11726.35,-207.66"/>
<polygon fill="black" stroke="black" points="7723.19,-421.99 7713.19,-425.49 7723.19,-428.99 7723.19,-421.99"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu07_interrupts_int_requestor -->
<g id="edge74" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu07_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M7613.95,-404.88C7608.02,-402.88 7601.94,-401.16 7596,-400 7572.02,-395.32 579.09,-405.91 559,-392 496.75,-348.9 485.43,-247.91 483.41,-207.58"/>
<polygon fill="black" stroke="black" points="7613.16,-408.32 7623.75,-408.48 7615.57,-401.75 7613.16,-408.32"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu08_interrupts_int_requestor -->
<g id="edge75" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu08_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M7613.95,-404.88C7608.02,-402.88 7601.94,-401.16 7596,-400 7575.08,-395.91 1473.53,-404.14 1456,-392 1393.76,-348.89 1382.43,-247.9 1380.42,-207.58"/>
<polygon fill="black" stroke="black" points="7613.15,-408.32 7623.75,-408.48 7615.57,-401.75 7613.15,-408.32"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu09_interrupts_int_requestor -->
<g id="edge76" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu09_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M7613.95,-404.88C7608.02,-402.88 7601.93,-401.16 7596,-400 7578.13,-396.51 2367.97,-402.37 2353,-392 2290.76,-348.89 2279.43,-247.9 2277.42,-207.57"/>
<polygon fill="black" stroke="black" points="7613.15,-408.32 7623.75,-408.48 7615.57,-401.75 7613.15,-408.32"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu10_interrupts_int_requestor -->
<g id="edge77" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu10_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M7613.95,-404.89C7608.02,-402.88 7601.93,-401.16 7596,-400 7581.19,-397.1 3262.4,-400.59 3250,-392 3187.77,-348.88 3176.44,-247.9 3174.42,-207.57"/>
<polygon fill="black" stroke="black" points="7613.15,-408.32 7623.75,-408.48 7615.57,-401.75 7613.15,-408.32"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu11_interrupts_int_requestor -->
<g id="edge78" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu11_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M7613.95,-404.89C7608.02,-402.88 7601.93,-401.16 7596,-400 7572.5,-395.4 4166.68,-405.65 4147,-392 4084.78,-348.86 4073.44,-247.89 4071.42,-207.57"/>
<polygon fill="black" stroke="black" points="7613.15,-408.32 7623.75,-408.49 7615.57,-401.75 7613.15,-408.32"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu12_interrupts_int_requestor -->
<g id="edge79" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu12_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M7613.95,-404.89C7608.02,-402.89 7601.93,-401.17 7596,-400 7578.61,-396.59 5058.56,-402.1 5044,-392 4981.8,-348.84 4970.45,-247.88 4968.42,-207.57"/>
<polygon fill="black" stroke="black" points="7613.15,-408.33 7623.75,-408.49 7615.57,-401.76 7613.15,-408.33"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu13_interrupts_int_requestor -->
<g id="edge80" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu13_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M7613.73,-404.83C7607.86,-402.85 7601.86,-401.16 7596,-400 7573.45,-395.55 5959.87,-405.12 5941,-392 5878.83,-348.78 5867.46,-247.86 5865.43,-207.56"/>
<polygon fill="black" stroke="black" points="7612.82,-408.22 7623.41,-408.37 7615.22,-401.65 7612.82,-408.22"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu14_interrupts_int_requestor -->
<g id="edge81" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu14_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M7613.72,-404.86C7607.86,-402.88 7601.86,-401.17 7596,-400 7575.35,-395.87 6855.26,-404.07 6838,-392 6775.96,-348.61 6764.51,-247.78 6762.44,-207.54"/>
<polygon fill="black" stroke="black" points="7612.81,-408.25 7623.4,-408.41 7615.22,-401.68 7612.81,-408.25"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu15_interrupts_int_requestor -->
<g id="edge82" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu15_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M7659,-398.06C7659,-349.15 7659,-248.23 7659,-207.81"/>
<polygon fill="black" stroke="black" points="7655.5,-398.22 7659,-408.22 7662.5,-398.22 7655.5,-398.22"/>
</g>
<!-- system_l2_mem_side -->
<g id="node245" class="node">
<title>system_l2_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M8247,-40.5C8247,-40.5 8303,-40.5 8303,-40.5 8309,-40.5 8315,-46.5 8315,-52.5 8315,-52.5 8315,-64.5 8315,-64.5 8315,-70.5 8309,-76.5 8303,-76.5 8303,-76.5 8247,-76.5 8247,-76.5 8241,-76.5 8235,-70.5 8235,-64.5 8235,-64.5 8235,-52.5 8235,-52.5 8235,-46.5 8241,-40.5 8247,-40.5"/>
<text text-anchor="middle" x="8275" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side -->
<g id="edge66" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side</title>
<path fill="none" stroke="black" d="M7723.25,-424.59C7832.36,-422.4 8044.46,-415.2 8069,-392 8148.89,-316.49 8039.21,-236.53 8103,-147 8134.4,-102.93 8194.63,-79.64 8234.83,-68.45"/>
<polygon fill="black" stroke="black" points="7722.96,-421.09 7713.03,-424.78 7723.09,-428.09 7722.96,-421.09"/>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node243" class="node">
<title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M7481,-408.5C7481,-408.5 7575,-408.5 7575,-408.5 7581,-408.5 7587,-414.5 7587,-420.5 7587,-420.5 7587,-432.5 7587,-432.5 7587,-438.5 7581,-444.5 7575,-444.5 7575,-444.5 7481,-444.5 7481,-444.5 7475,-444.5 7469,-438.5 7469,-432.5 7469,-432.5 7469,-420.5 7469,-420.5 7469,-414.5 7475,-408.5 7481,-408.5"/>
<text text-anchor="middle" x="7528" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu00_interrupts_int_responder -->
<g id="edge84" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu00_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M7566.16,-408.47C7575.71,-404.97 7586.08,-401.81 7596,-400 7618.7,-395.87 14223.54,-405.85 14242,-392 14296.42,-351.18 14302.85,-262.8 14302.34,-217.89"/>
<polygon fill="black" stroke="black" points="14305.83,-217.63 14302.09,-207.72 14298.84,-217.8 14305.83,-217.63"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu00_interrupts_pio -->
<g id="edge83" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu00_interrupts_pio</title>
<path fill="none" stroke="black" d="M7566.16,-408.47C7575.71,-404.97 7586.08,-401.81 7596,-400 7607.24,-397.96 14166.34,-399.44 14175,-392 14224.98,-349.07 14218.66,-262.03 14211.5,-217.73"/>
<polygon fill="black" stroke="black" points="14214.91,-216.94 14209.74,-207.69 14208.02,-218.14 14214.91,-216.94"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu01_interrupts_int_responder -->
<g id="edge86" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu01_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M7566.16,-408.48C7575.71,-404.98 7586.08,-401.81 7596,-400 7612.57,-396.98 12434.53,-402.11 12448,-392 12502.41,-351.17 12508.84,-262.79 12508.34,-217.89"/>
<polygon fill="black" stroke="black" points="12511.83,-217.63 12508.09,-207.72 12504.83,-217.8 12511.83,-217.63"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu01_interrupts_pio -->
<g id="edge85" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu01_interrupts_pio</title>
<path fill="none" stroke="black" d="M7566.16,-408.48C7575.71,-404.98 7586.08,-401.81 7596,-400 7612.35,-397.02 12368.4,-402.83 12381,-392 12430.97,-349.06 12424.66,-262.02 12417.5,-217.73"/>
<polygon fill="black" stroke="black" points="12420.91,-216.93 12415.74,-207.69 12414.02,-218.14 12420.91,-216.93"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu02_interrupts_int_responder -->
<g id="edge88" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu02_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M7566.16,-408.48C7575.71,-404.97 7586.08,-401.81 7596,-400 7615.64,-396.42 13329.03,-403.98 13345,-392 13399.41,-351.18 13405.85,-262.8 13405.34,-217.89"/>
<polygon fill="black" stroke="black" points="13408.83,-217.63 13405.09,-207.72 13401.84,-217.8 13408.83,-217.63"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu02_interrupts_pio -->
<g id="edge87" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu02_interrupts_pio</title>
<path fill="none" stroke="black" d="M7566.16,-408.48C7575.71,-404.97 7586.08,-401.81 7596,-400 7615.41,-396.47 13263.04,-404.86 13278,-392 13327.98,-349.06 13321.66,-262.03 13314.5,-217.73"/>
<polygon fill="black" stroke="black" points="13317.91,-216.94 13312.74,-207.69 13311.02,-218.14 13317.91,-216.94"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu03_interrupts_int_responder -->
<g id="edge90" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu03_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M7566.52,-408.38C7575.98,-404.93 7586.2,-401.81 7596,-400 7613.26,-396.81 8845.98,-402.57 8860,-392 8914.31,-351.04 8920.79,-262.72 8920.32,-217.86"/>
<polygon fill="black" stroke="black" points="8923.81,-217.61 8920.08,-207.7 8916.81,-217.78 8923.81,-217.61"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu03_interrupts_pio -->
<g id="edge89" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu03_interrupts_pio</title>
<path fill="none" stroke="black" d="M7566.52,-408.38C7575.98,-404.93 7586.21,-401.81 7596,-400 7612.35,-396.98 8780.42,-402.87 8793,-392 8842.86,-348.93 8836.6,-261.95 8829.47,-217.7"/>
<polygon fill="black" stroke="black" points="8832.89,-216.92 8827.72,-207.67 8825.99,-218.12 8832.89,-216.92"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu04_interrupts_int_responder -->
<g id="edge92" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu04_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M7566.16,-408.49C7575.72,-404.99 7586.08,-401.82 7596,-400 7610.76,-397.3 9745.01,-401.02 9757,-392 9811.36,-351.11 9817.82,-262.76 9817.33,-217.87"/>
<polygon fill="black" stroke="black" points="9820.82,-217.62 9817.09,-207.71 9813.82,-217.79 9820.82,-217.62"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu04_interrupts_pio -->
<g id="edge91" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu04_interrupts_pio</title>
<path fill="none" stroke="black" d="M7566.16,-408.49C7575.72,-404.99 7586.08,-401.82 7596,-400 7610.3,-397.38 9678.98,-401.49 9690,-392 9739.92,-349 9733.63,-261.99 9726.49,-217.71"/>
<polygon fill="black" stroke="black" points="9729.9,-216.93 9724.73,-207.68 9723.01,-218.13 9729.9,-216.93"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu05_interrupts_int_responder -->
<g id="edge94" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu05_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M7566.16,-408.48C7575.72,-404.98 7586.08,-401.81 7596,-400 7616.89,-396.18 10637.02,-404.76 10654,-392 10708.39,-351.14 10714.83,-262.78 10714.33,-217.88"/>
<polygon fill="black" stroke="black" points="10717.83,-217.62 10714.09,-207.71 10710.83,-217.79 10717.83,-217.62"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu05_interrupts_pio -->
<g id="edge93" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu05_interrupts_pio</title>
<path fill="none" stroke="black" d="M7566.16,-408.49C7575.72,-404.98 7586.08,-401.81 7596,-400 7616.43,-396.27 10571.25,-405.55 10587,-392 10636.95,-349.03 10630.65,-262.01 10623.49,-217.72"/>
<polygon fill="black" stroke="black" points="10626.91,-216.93 10621.73,-207.69 10620.01,-218.14 10626.91,-216.93"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu06_interrupts_int_responder -->
<g id="edge96" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu06_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M7566.16,-408.48C7575.72,-404.98 7586.08,-401.81 7596,-400 7609.51,-397.54 11540.02,-400.24 11551,-392 11605.4,-351.16 11611.84,-262.79 11611.34,-217.88"/>
<polygon fill="black" stroke="black" points="11614.83,-217.63 11611.09,-207.71 11607.83,-217.79 11614.83,-217.63"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu06_interrupts_pio -->
<g id="edge95" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu06_interrupts_pio</title>
<path fill="none" stroke="black" d="M7566.16,-408.48C7575.72,-404.98 7586.08,-401.81 7596,-400 7609.28,-397.58 11473.76,-400.8 11484,-392 11533.96,-349.05 11527.66,-262.02 11520.49,-217.72"/>
<polygon fill="black" stroke="black" points="11523.91,-216.93 11518.74,-207.69 11517.01,-218.14 11523.91,-216.93"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu07_interrupts_int_responder -->
<g id="edge98" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu07_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M7468.8,-425.46C6788.06,-425.01 464.28,-420.06 427,-392 372.66,-351.09 366.19,-262.75 366.68,-217.87"/>
<polygon fill="black" stroke="black" points="370.18,-217.78 366.92,-207.7 363.18,-217.62 370.18,-217.78"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu07_interrupts_pio -->
<g id="edge97" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu07_interrupts_pio</title>
<path fill="none" stroke="black" d="M7468.88,-425.48C6782.34,-425.27 346.39,-422.46 310,-392 259.23,-349.5 262.73,-262.27 268.42,-217.83"/>
<polygon fill="black" stroke="black" points="271.91,-218.15 269.84,-207.75 264.98,-217.17 271.91,-218.15"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu08_interrupts_int_responder -->
<g id="edge100" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu08_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M7468.91,-425.42C6837.42,-424.57 1356.43,-416.43 1324,-392 1269.67,-351.07 1263.2,-262.74 1263.68,-217.86"/>
<polygon fill="black" stroke="black" points="1267.18,-217.78 1263.92,-207.7 1260.18,-217.62 1267.18,-217.78"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu08_interrupts_pio -->
<g id="edge99" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu08_interrupts_pio</title>
<path fill="none" stroke="black" d="M7468.78,-425.44C6830.03,-424.82 1238.73,-418.58 1207,-392 1156.24,-349.49 1159.74,-262.26 1165.42,-217.82"/>
<polygon fill="black" stroke="black" points="1168.91,-218.14 1166.85,-207.75 1161.98,-217.16 1168.91,-218.14"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu09_interrupts_int_responder -->
<g id="edge102" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu09_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M7468.72,-425.37C6888.8,-424.04 2248.59,-412.8 2221,-392 2166.69,-351.04 2160.21,-262.72 2160.68,-217.86"/>
<polygon fill="black" stroke="black" points="2164.19,-217.78 2160.92,-207.7 2157.19,-217.61 2164.19,-217.78"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu09_interrupts_pio -->
<g id="edge101" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu09_interrupts_pio</title>
<path fill="none" stroke="black" d="M7468.78,-425.39C6881.98,-424.29 2131.08,-414.7 2104,-392 2053.26,-349.46 2056.75,-262.24 2062.43,-217.82"/>
<polygon fill="black" stroke="black" points="2065.92,-218.14 2063.85,-207.75 2058.99,-217.16 2065.92,-218.14"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu10_interrupts_int_responder -->
<g id="edge104" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu10_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M7468.82,-425.53C6947.93,-425.78 3163.52,-426.37 3118,-392 3063.72,-351.01 3057.22,-262.71 3057.69,-217.85"/>
<polygon fill="black" stroke="black" points="3061.19,-217.77 3057.92,-207.69 3054.19,-217.61 3061.19,-217.77"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu10_interrupts_pio -->
<g id="edge103" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu10_interrupts_pio</title>
<path fill="none" stroke="black" d="M7468.89,-425.58C6940.44,-426.22 3045.89,-429.68 3001,-392 2950.29,-349.43 2953.76,-262.23 2959.43,-217.81"/>
<polygon fill="black" stroke="black" points="2962.92,-218.13 2960.85,-207.74 2955.99,-217.16 2962.92,-218.13"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu11_interrupts_int_responder -->
<g id="edge106" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu11_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M7468.78,-425.42C7010.84,-424.72 4050.9,-419.16 4015,-392 3960.76,-350.96 3954.24,-262.68 3954.7,-217.84"/>
<polygon fill="black" stroke="black" points="3958.2,-217.76 3954.93,-207.68 3951.2,-217.6 3958.2,-217.76"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu11_interrupts_pio -->
<g id="edge105" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu11_interrupts_pio</title>
<path fill="none" stroke="black" d="M7468.64,-425.47C7001.48,-425.16 3933.65,-421.98 3898,-392 3847.33,-349.39 3850.78,-262.2 3856.44,-217.8"/>
<polygon fill="black" stroke="black" points="3859.93,-218.13 3857.86,-207.74 3853,-217.15 3859.93,-218.13"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu12_interrupts_int_responder -->
<g id="edge108" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu12_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M7468.77,-425.22C7082.64,-423.34 4938.33,-411.99 4912,-392 4857.82,-350.87 4851.28,-262.63 4851.71,-217.82"/>
<polygon fill="black" stroke="black" points="4855.22,-217.75 4851.94,-207.67 4848.22,-217.59 4855.22,-217.75"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu12_interrupts_pio -->
<g id="edge107" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu12_interrupts_pio</title>
<path fill="none" stroke="black" d="M7468.99,-425.29C7073.35,-423.79 4821.47,-414.33 4795,-392 4744.39,-349.31 4747.82,-262.16 4753.46,-217.78"/>
<polygon fill="black" stroke="black" points="4756.95,-218.12 4754.87,-207.73 4750.01,-217.14 4756.95,-218.12"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu13_interrupts_int_responder -->
<g id="edge110" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu13_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M7468.61,-425.3C7169.68,-424.17 5842.66,-417.73 5809,-392 5754.96,-350.69 5748.35,-262.53 5748.74,-217.78"/>
<polygon fill="black" stroke="black" points="5752.25,-217.72 5748.96,-207.65 5745.25,-217.57 5752.25,-217.72"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu13_interrupts_pio -->
<g id="edge109" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu13_interrupts_pio</title>
<path fill="none" stroke="black" d="M7468.92,-425.44C7158.27,-425.01 5726.67,-421.42 5692,-392 5641.52,-349.16 5644.89,-262.08 5650.49,-217.75"/>
<polygon fill="black" stroke="black" points="5653.97,-218.09 5651.89,-207.7 5647.04,-217.12 5653.97,-218.09"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu14_interrupts_int_responder -->
<g id="edge112" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu14_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M7468.75,-424.96C7285.12,-423.06 6735.96,-415.42 6706,-392 6652.4,-350.11 6645.59,-262.22 6645.84,-217.65"/>
<polygon fill="black" stroke="black" points="6649.34,-217.62 6646.02,-207.56 6642.34,-217.5 6649.34,-217.62"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu14_interrupts_pio -->
<g id="edge111" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu14_interrupts_pio</title>
<path fill="none" stroke="black" d="M7468.83,-425.41C7267.9,-424.85 6622.33,-420.79 6589,-392 6538.89,-348.72 6542.09,-261.84 6547.57,-217.65"/>
<polygon fill="black" stroke="black" points="6551.05,-218.02 6548.94,-207.64 6544.12,-217.07 6551.05,-218.02"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu15_interrupts_int_responder -->
<g id="edge114" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu15_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M7529.18,-408.22C7531.93,-367.82 7538.8,-266.9 7542.13,-217.97"/>
<polygon fill="black" stroke="black" points="7545.63,-218.02 7542.82,-207.81 7538.65,-217.54 7545.63,-218.02"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu15_interrupts_pio -->
<g id="edge113" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu15_interrupts_pio</title>
<path fill="none" stroke="black" d="M7500.74,-408.49C7495.1,-403.79 7489.74,-398.24 7486,-392 7452.86,-336.66 7448.11,-258.59 7448.15,-217.78"/>
<polygon fill="black" stroke="black" points="7451.65,-217.58 7448.27,-207.54 7444.65,-217.5 7451.65,-217.58"/>
</g>
<!-- system_mem_ctrls0_port -->
<g id="node248" class="node">
<title>system_mem_ctrls0_port</title>
<path fill="#94918b" stroke="#000000" d="M8129,-171.5C8129,-171.5 8159,-171.5 8159,-171.5 8165,-171.5 8171,-177.5 8171,-183.5 8171,-183.5 8171,-195.5 8171,-195.5 8171,-201.5 8165,-207.5 8159,-207.5 8159,-207.5 8129,-207.5 8129,-207.5 8123,-207.5 8117,-201.5 8117,-195.5 8117,-195.5 8117,-183.5 8117,-183.5 8117,-177.5 8123,-171.5 8129,-171.5"/>
<text text-anchor="middle" x="8144" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls0_port -->
<g id="edge115" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls0_port</title>
<path fill="none" stroke="black" d="M7566.54,-408.45C7575.99,-405 7586.21,-401.86 7596,-400 7621.82,-395.09 8047.54,-407.18 8069,-392 8126.01,-351.67 8139.75,-262.68 8143.01,-217.68"/>
<polygon fill="black" stroke="black" points="8146.52,-217.7 8143.63,-207.5 8139.53,-217.27 8146.52,-217.7"/>
</g>
<!-- system_mem_ctrls1_port -->
<g id="node249" class="node">
<title>system_mem_ctrls1_port</title>
<path fill="#94918b" stroke="#000000" d="M8227,-171.5C8227,-171.5 8257,-171.5 8257,-171.5 8263,-171.5 8269,-177.5 8269,-183.5 8269,-183.5 8269,-195.5 8269,-195.5 8269,-201.5 8263,-207.5 8257,-207.5 8257,-207.5 8227,-207.5 8227,-207.5 8221,-207.5 8215,-201.5 8215,-195.5 8215,-195.5 8215,-183.5 8215,-183.5 8215,-177.5 8221,-171.5 8227,-171.5"/>
<text text-anchor="middle" x="8242" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls1_port -->
<g id="edge116" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls1_port</title>
<path fill="none" stroke="black" d="M7566.53,-408.43C7575.99,-404.98 7586.21,-401.84 7596,-400 7612.57,-396.88 8190.06,-402.82 8203,-392 8253.89,-349.45 8251.39,-262.24 8246.24,-217.81"/>
<polygon fill="black" stroke="black" points="8249.69,-217.22 8244.94,-207.75 8242.75,-218.11 8249.69,-217.22"/>
</g>
<!-- system_l2_cpu_side -->
<g id="node244" class="node">
<title>system_l2_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M8345.5,-40.5C8345.5,-40.5 8392.5,-40.5 8392.5,-40.5 8398.5,-40.5 8404.5,-46.5 8404.5,-52.5 8404.5,-52.5 8404.5,-64.5 8404.5,-64.5 8404.5,-70.5 8398.5,-76.5 8392.5,-76.5 8392.5,-76.5 8345.5,-76.5 8345.5,-76.5 8339.5,-76.5 8333.5,-70.5 8333.5,-64.5 8333.5,-64.5 8333.5,-52.5 8333.5,-52.5 8333.5,-46.5 8339.5,-40.5 8345.5,-40.5"/>
<text text-anchor="middle" x="8369" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tol2bus_cpu_side_ports -->
<g id="node246" class="node">
<title>system_tol2bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M8327,-171.5C8327,-171.5 8411,-171.5 8411,-171.5 8417,-171.5 8423,-177.5 8423,-183.5 8423,-183.5 8423,-195.5 8423,-195.5 8423,-201.5 8417,-207.5 8411,-207.5 8411,-207.5 8327,-207.5 8327,-207.5 8321,-207.5 8315,-201.5 8315,-195.5 8315,-195.5 8315,-183.5 8315,-183.5 8315,-177.5 8321,-171.5 8327,-171.5"/>
<text text-anchor="middle" x="8369" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu00_icache_mem_side -->
<g id="edge117" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu00_icache_mem_side</title>
<path fill="none" stroke="black" d="M8396.7,-165.27C8407.11,-157.95 8419.46,-150.79 8432,-147 8508.09,-124.02 14083.23,-157.17 14155,-123 14175.07,-113.44 14189.99,-91.95 14198.58,-76.62"/>
<polygon fill="black" stroke="black" points="8394.41,-162.61 8388.46,-171.39 8398.58,-168.24 8394.41,-162.61"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu00_dcache_mem_side -->
<g id="edge118" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu00_dcache_mem_side</title>
<path fill="none" stroke="black" d="M8396.7,-165.27C8407.11,-157.95 8419.46,-150.79 8432,-147 8576.12,-103.45 13704.15,-151.44 13852,-123 13898.32,-114.09 13948.38,-92.22 13980.17,-76.65"/>
<polygon fill="black" stroke="black" points="8394.41,-162.62 8388.46,-171.39 8398.58,-168.24 8394.41,-162.62"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu00_itb_walker_cache_mem_side -->
<g id="edge119" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu00_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M8396.7,-165.27C8407.11,-157.95 8419.46,-150.79 8432,-147 8510.67,-123.24 14273.59,-155.67 14349,-123 14370.71,-113.59 14388.24,-92.07 14398.62,-76.69"/>
<polygon fill="black" stroke="black" points="8394.41,-162.61 8388.46,-171.38 8398.58,-168.23 8394.41,-162.61"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu00_dtb_walker_cache_mem_side -->
<g id="edge120" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu00_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M8396.7,-165.27C8407.11,-157.95 8419.46,-150.79 8432,-147 8513.36,-122.44 14473.61,-158.12 14551,-123 14571.88,-113.52 14588.11,-92.02 14597.6,-76.66"/>
<polygon fill="black" stroke="black" points="8394.41,-162.61 8388.46,-171.38 8398.58,-168.23 8394.41,-162.61"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu01_icache_mem_side -->
<g id="edge121" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu01_icache_mem_side</title>
<path fill="none" stroke="black" d="M8396.71,-165.28C8407.11,-157.96 8419.47,-150.8 8432,-147 8536.45,-115.34 12262.51,-170.02 12361,-123 12381.06,-113.42 12395.98,-91.94 12404.58,-76.61"/>
<polygon fill="black" stroke="black" points="8394.41,-162.63 8388.47,-171.4 8398.58,-168.25 8394.41,-162.63"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu01_dcache_mem_side -->
<g id="edge122" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu01_dcache_mem_side</title>
<path fill="none" stroke="black" d="M8396.71,-165.29C8407.11,-157.97 8419.47,-150.8 8432,-147 8624.77,-88.52 11860.22,-161.27 12058,-123 12104.31,-114.04 12154.38,-92.18 12186.17,-76.62"/>
<polygon fill="black" stroke="black" points="8394.41,-162.63 8388.47,-171.4 8398.58,-168.25 8394.41,-162.63"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu01_itb_walker_cache_mem_side -->
<g id="edge123" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu01_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M8396.71,-165.28C8407.11,-157.96 8419.47,-150.8 8432,-147 8541.61,-113.79 12449.95,-168.63 12555,-123 12576.7,-113.57 12594.23,-92.06 12604.62,-76.68"/>
<polygon fill="black" stroke="black" points="8394.41,-162.63 8388.47,-171.4 8398.58,-168.25 8394.41,-162.63"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu01_dtb_walker_cache_mem_side -->
<g id="edge124" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu01_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M8396.71,-165.28C8407.11,-157.96 8419.46,-150.8 8432,-147 8546.99,-112.18 12647.64,-172.73 12757,-123 12777.87,-113.51 12794.1,-92 12803.6,-76.65"/>
<polygon fill="black" stroke="black" points="8394.41,-162.62 8388.47,-171.39 8398.58,-168.24 8394.41,-162.62"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu02_icache_mem_side -->
<g id="edge125" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu02_icache_mem_side</title>
<path fill="none" stroke="black" d="M8396.71,-165.27C8407.11,-157.95 8419.46,-150.79 8432,-147 8560.32,-108.19 13136.99,-180.68 13258,-123 13278.07,-113.44 13292.99,-91.95 13301.58,-76.62"/>
<polygon fill="black" stroke="black" points="8394.41,-162.62 8388.47,-171.39 8398.58,-168.24 8394.41,-162.62"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu02_dcache_mem_side -->
<g id="edge126" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu02_dcache_mem_side</title>
<path fill="none" stroke="black" d="M8396.71,-165.28C8407.11,-157.96 8419.46,-150.79 8432,-147 8552.25,-110.6 12831.63,-146.79 12955,-123 13001.32,-114.07 13051.38,-92.21 13083.17,-76.64"/>
<polygon fill="black" stroke="black" points="8394.41,-162.62 8388.47,-171.39 8398.58,-168.24 8394.41,-162.62"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu02_itb_walker_cache_mem_side -->
<g id="edge127" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu02_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M8396.71,-165.27C8407.11,-157.95 8419.46,-150.79 8432,-147 8565.48,-106.64 13324.07,-178.49 13452,-123 13473.71,-113.58 13491.24,-92.06 13501.62,-76.69"/>
<polygon fill="black" stroke="black" points="8394.41,-162.62 8388.46,-171.39 8398.58,-168.24 8394.41,-162.62"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu02_dtb_walker_cache_mem_side -->
<g id="edge128" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu02_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M8396.7,-165.27C8407.11,-157.95 8419.46,-150.79 8432,-147 8570.85,-105.03 13521.93,-182.99 13654,-123 13674.88,-113.52 13691.11,-92.01 13700.6,-76.66"/>
<polygon fill="black" stroke="black" points="8394.41,-162.62 8388.46,-171.39 8398.58,-168.24 8394.41,-162.62"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu03_icache_mem_side -->
<g id="edge129" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu03_icache_mem_side</title>
<path fill="none" stroke="black" d="M8397.34,-165.39C8407.65,-158.22 8419.79,-151.13 8432,-147 8503.96,-122.64 8705.53,-157.91 8773,-123 8792.62,-112.85 8807.54,-91.71 8816.26,-76.61"/>
<polygon fill="black" stroke="black" points="8395.17,-162.64 8389.15,-171.36 8399.29,-168.3 8395.17,-162.64"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu03_dcache_mem_side -->
<g id="edge130" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu03_dcache_mem_side</title>
<path fill="none" stroke="black" d="M8401.44,-165.63C8411.07,-159.26 8421.78,-152.56 8432,-147 8485.21,-118.05 8549.92,-91 8590.79,-74.86"/>
<polygon fill="black" stroke="black" points="8399.28,-162.87 8392.94,-171.36 8403.19,-168.67 8399.28,-162.87"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu03_itb_walker_cache_mem_side -->
<g id="edge131" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu03_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M8397.04,-165.38C8407.4,-158.14 8419.64,-151.01 8432,-147 8545.2,-110.28 8858.79,-172.53 8967,-123 8988.38,-113.22 9005.86,-92 9016.33,-76.78"/>
<polygon fill="black" stroke="black" points="8394.81,-162.68 8388.82,-171.42 8398.95,-168.32 8394.81,-162.68"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu03_dtb_walker_cache_mem_side -->
<g id="edge132" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu03_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M8397.01,-165.3C8407.37,-158.05 8419.61,-150.93 8432,-147 8510.09,-122.2 9094.88,-157.92 9169,-123 9189.74,-113.23 9206,-91.78 9215.54,-76.52"/>
<polygon fill="black" stroke="black" points="8394.77,-162.6 8388.79,-171.34 8398.92,-168.23 8394.77,-162.6"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu04_icache_mem_side -->
<g id="edge133" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu04_icache_mem_side</title>
<path fill="none" stroke="black" d="M8396.74,-165.37C8407.14,-158.06 8419.49,-150.88 8432,-147 8563.4,-106.22 9546.24,-183.09 9670,-123 9690,-113.29 9704.93,-91.83 9713.55,-76.55"/>
<polygon fill="black" stroke="black" points="8394.45,-162.71 8388.49,-171.48 8398.61,-168.34 8394.45,-162.71"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu04_dcache_mem_side -->
<g id="edge134" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu04_dcache_mem_side</title>
<path fill="none" stroke="black" d="M8396.99,-165.25C8407.35,-158 8419.6,-150.89 8432,-147 8531.16,-115.88 9265.16,-143.71 9367,-123 9413.08,-113.63 9462.99,-91.98 9494.82,-76.57"/>
<polygon fill="black" stroke="black" points="8394.75,-162.55 8388.78,-171.3 8398.91,-168.19 8394.75,-162.55"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu04_itb_walker_cache_mem_side -->
<g id="edge135" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu04_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M8396.73,-165.36C8407.14,-158.04 8419.49,-150.87 8432,-147 8508.02,-123.52 9791.2,-155.1 9864,-123 9885.65,-113.45 9903.19,-91.96 9913.6,-76.63"/>
<polygon fill="black" stroke="black" points="8394.44,-162.7 8388.49,-171.46 8398.61,-168.32 8394.44,-162.7"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu04_dtb_walker_cache_mem_side -->
<g id="edge136" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu04_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M8396.73,-165.34C8407.13,-158.03 8419.48,-150.85 8432,-147 8518.77,-120.29 9983.53,-160.96 10066,-123 10086.83,-113.41 10103.07,-91.93 10112.58,-76.61"/>
<polygon fill="black" stroke="black" points="8394.43,-162.68 8388.48,-171.45 8398.6,-168.31 8394.43,-162.68"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu05_icache_mem_side -->
<g id="edge137" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu05_icache_mem_side</title>
<path fill="none" stroke="black" d="M8396.72,-165.32C8407.12,-158 8419.48,-150.83 8432,-147 8545.43,-112.3 10460.08,-174.37 10567,-123 10587.04,-113.37 10601.96,-91.9 10610.57,-76.59"/>
<polygon fill="black" stroke="black" points="8394.43,-162.66 8388.48,-171.43 8398.59,-168.28 8394.43,-162.66"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu05_dcache_mem_side -->
<g id="edge138" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu05_dcache_mem_side</title>
<path fill="none" stroke="black" d="M8396.72,-165.33C8407.13,-158.02 8419.48,-150.84 8432,-147 8529.31,-117.13 10164.13,-142.66 10264,-123 10310.29,-113.89 10360.35,-92.07 10392.16,-76.56"/>
<polygon fill="black" stroke="black" points="8394.43,-162.67 8388.48,-171.44 8398.6,-168.3 8394.43,-162.67"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu05_itb_walker_cache_mem_side -->
<g id="edge139" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu05_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M8396.72,-165.31C8407.12,-157.99 8419.47,-150.83 8432,-147 8555.75,-109.21 10642.43,-174.82 10761,-123 10782.68,-113.52 10800.22,-92.02 10810.61,-76.66"/>
<polygon fill="black" stroke="black" points="8394.42,-162.65 8388.47,-171.42 8398.59,-168.28 8394.42,-162.65"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu05_dtb_walker_cache_mem_side -->
<g id="edge140" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu05_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M8396.71,-165.31C8407.12,-157.99 8419.47,-150.82 8432,-147 8566.5,-105.98 10835.11,-181.46 10963,-123 10983.85,-113.47 11000.09,-91.97 11009.59,-76.63"/>
<polygon fill="black" stroke="black" points="8394.42,-162.65 8388.47,-171.42 8398.59,-168.27 8394.42,-162.65"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu06_icache_mem_side -->
<g id="edge141" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu06_icache_mem_side</title>
<path fill="none" stroke="black" d="M8396.71,-165.29C8407.12,-157.98 8419.47,-150.81 8432,-147 8512.58,-122.5 11388.02,-159.35 11464,-123 11484.05,-113.41 11498.97,-91.92 11507.57,-76.61"/>
<polygon fill="black" stroke="black" points="8394.42,-162.64 8388.47,-171.41 8398.59,-168.26 8394.42,-162.64"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu06_dcache_mem_side -->
<g id="edge142" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu06_dcache_mem_side</title>
<path fill="none" stroke="black" d="M8396.71,-165.3C8407.12,-157.98 8419.47,-150.82 8432,-147 8577.04,-102.83 11012.18,-151.97 11161,-123 11207.3,-113.99 11257.37,-92.15 11289.16,-76.6"/>
<polygon fill="black" stroke="black" points="8394.42,-162.65 8388.47,-171.41 8398.59,-168.27 8394.42,-162.65"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu06_itb_walker_cache_mem_side -->
<g id="edge143" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu06_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M8396.71,-165.29C8407.11,-157.97 8419.47,-150.81 8432,-147 8517.74,-120.95 11575.83,-158.77 11658,-123 11679.69,-113.56 11697.23,-92.04 11707.62,-76.68"/>
<polygon fill="black" stroke="black" points="8394.42,-162.64 8388.47,-171.41 8398.59,-168.26 8394.42,-162.64"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu06_dtb_walker_cache_mem_side -->
<g id="edge144" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu06_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M8396.71,-165.29C8407.11,-157.97 8419.47,-150.8 8432,-147 8523.12,-119.34 11773.35,-162.48 11860,-123 11880.87,-113.49 11897.1,-91.99 11906.59,-76.65"/>
<polygon fill="black" stroke="black" points="8394.41,-162.63 8388.47,-171.4 8398.59,-168.26 8394.41,-162.63"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu07_icache_mem_side -->
<g id="edge145" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu07_icache_mem_side</title>
<path fill="none" stroke="black" d="M8340.15,-165.47C8329.17,-158.07 8316.13,-150.81 8303,-147 8199.19,-116.9 622.78,-159.37 521,-123 495.18,-113.78 471.7,-91.98 457.39,-76.51"/>
<polygon fill="black" stroke="black" points="8338.3,-168.44 8348.48,-171.37 8342.34,-162.73 8338.3,-168.44"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu07_dcache_mem_side -->
<g id="edge146" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu07_dcache_mem_side</title>
<path fill="none" stroke="black" d="M8340.15,-165.47C8329.17,-158.07 8316.13,-150.81 8303,-147 8089.51,-85.11 514.76,-183.94 301,-123 269.28,-113.96 237.73,-92.12 218.07,-76.59"/>
<polygon fill="black" stroke="black" points="8338.3,-168.44 8348.48,-171.37 8342.34,-162.73 8338.3,-168.44"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu07_itb_walker_cache_mem_side -->
<g id="edge147" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu07_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M8340.15,-165.47C8329.17,-158.07 8316.13,-150.81 8303,-147 8201.78,-117.65 810.18,-168.26 715,-123 694.93,-113.45 680.01,-91.96 671.42,-76.63"/>
<polygon fill="black" stroke="black" points="8338.3,-168.44 8348.48,-171.37 8342.34,-162.73 8338.3,-168.44"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu07_dtb_walker_cache_mem_side -->
<g id="edge148" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu07_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M8340.15,-165.47C8329.17,-158.07 8316.13,-150.81 8303,-147 8106.91,-90.13 1148.42,-182.13 953,-123 922.97,-113.91 893.67,-92.09 875.49,-76.57"/>
<polygon fill="black" stroke="black" points="8338.3,-168.44 8348.48,-171.37 8342.34,-162.73 8338.3,-168.44"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu08_icache_mem_side -->
<g id="edge149" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu08_icache_mem_side</title>
<path fill="none" stroke="black" d="M8340.15,-165.47C8329.17,-158.07 8316.13,-150.81 8303,-147 8119.32,-93.71 1598.09,-187.39 1418,-123 1392.19,-113.77 1368.7,-91.98 1354.39,-76.5"/>
<polygon fill="black" stroke="black" points="8338.3,-168.45 8348.48,-171.37 8342.34,-162.73 8338.3,-168.45"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu08_dcache_mem_side -->
<g id="edge150" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu08_dcache_mem_side</title>
<path fill="none" stroke="black" d="M8340.15,-165.47C8329.17,-158.07 8316.13,-150.81 8303,-147 8113.45,-92.01 1387.79,-177.15 1198,-123 1166.28,-113.95 1134.73,-92.12 1115.07,-76.58"/>
<polygon fill="black" stroke="black" points="8338.3,-168.44 8348.48,-171.37 8342.34,-162.73 8338.3,-168.44"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu08_itb_walker_cache_mem_side -->
<g id="edge151" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu08_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M8340.15,-165.47C8329.17,-158.07 8316.13,-150.81 8303,-147 8213.75,-121.1 1695.92,-162.93 1612,-123 1591.93,-113.45 1577.01,-91.96 1568.42,-76.63"/>
<polygon fill="black" stroke="black" points="8338.3,-168.45 8348.48,-171.37 8342.34,-162.73 8338.3,-168.45"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu08_dtb_walker_cache_mem_side -->
<g id="edge152" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu08_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M8340.15,-165.47C8329.17,-158.07 8316.13,-150.81 8303,-147 8130.85,-97.03 2021.56,-174.95 1850,-123 1819.97,-113.91 1790.67,-92.08 1772.5,-76.56"/>
<polygon fill="black" stroke="black" points="8338.3,-168.45 8348.48,-171.37 8342.34,-162.74 8338.3,-168.45"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu09_icache_mem_side -->
<g id="edge153" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu09_icache_mem_side</title>
<path fill="none" stroke="black" d="M8340.15,-165.48C8329.17,-158.08 8316.13,-150.81 8303,-147 8143.27,-100.61 2474.94,-168.69 2315,-123 2283.29,-113.94 2251.73,-92.11 2232.07,-76.58"/>
<polygon fill="black" stroke="black" points="8338.3,-168.45 8348.48,-171.37 8342.34,-162.74 8338.3,-168.45"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu09_dcache_mem_side -->
<g id="edge154" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu09_dcache_mem_side</title>
<path fill="none" stroke="black" d="M8340.15,-165.47C8329.17,-158.08 8316.13,-150.81 8303,-147 8136.73,-98.72 2233.02,-181.32 2070,-123 2044.19,-113.77 2020.7,-91.97 2006.39,-76.5"/>
<polygon fill="black" stroke="black" points="8338.3,-168.45 8348.48,-171.37 8342.34,-162.74 8338.3,-168.45"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu09_itb_walker_cache_mem_side -->
<g id="edge155" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu09_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M8340.15,-165.48C8329.17,-158.08 8316.13,-150.81 8303,-147 8225.72,-124.55 2581.66,-157.6 2509,-123 2488.93,-113.44 2474.01,-91.95 2465.42,-76.62"/>
<polygon fill="black" stroke="black" points="8338.29,-168.45 8348.48,-171.38 8342.34,-162.74 8338.29,-168.45"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu09_dtb_walker_cache_mem_side -->
<g id="edge156" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu09_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M8340.15,-165.48C8329.17,-158.08 8316.13,-150.81 8303,-147 8154.8,-103.93 2894.7,-167.78 2747,-123 2716.98,-113.9 2687.67,-92.08 2669.5,-76.56"/>
<polygon fill="black" stroke="black" points="8338.29,-168.45 8348.48,-171.38 8342.34,-162.74 8338.29,-168.45"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu10_icache_mem_side -->
<g id="edge157" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu10_icache_mem_side</title>
<path fill="none" stroke="black" d="M8340.15,-165.48C8329.17,-158.08 8316.13,-150.82 8303,-147 8167.21,-107.51 3347.97,-161.89 3212,-123 3180.29,-113.93 3148.73,-92.1 3129.07,-76.58"/>
<polygon fill="black" stroke="black" points="8338.29,-168.45 8348.48,-171.38 8342.34,-162.74 8338.29,-168.45"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu10_dcache_mem_side -->
<g id="edge158" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu10_dcache_mem_side</title>
<path fill="none" stroke="black" d="M8340.15,-165.48C8329.17,-158.08 8316.13,-150.82 8303,-147 8160.67,-105.62 3106.55,-172.97 2967,-123 2941.35,-113.82 2918,-92.24 2903.67,-76.79"/>
<polygon fill="black" stroke="black" points="8338.29,-168.45 8348.48,-171.38 8342.34,-162.74 8338.29,-168.45"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu10_itb_walker_cache_mem_side -->
<g id="edge159" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu10_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M8340.15,-165.48C8329.17,-158.08 8316.13,-150.82 8303,-147 8172.39,-109 3528.8,-181.53 3406,-123 3385.93,-113.44 3371.01,-91.95 3362.42,-76.62"/>
<polygon fill="black" stroke="black" points="8338.29,-168.46 8348.48,-171.38 8342.34,-162.74 8338.29,-168.46"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu10_dtb_walker_cache_mem_side -->
<g id="edge160" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu10_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M8340.15,-165.48C8329.17,-158.09 8316.13,-150.82 8303,-147 8178.74,-110.83 3767.84,-160.6 3644,-123 3613.98,-113.89 3584.67,-92.07 3566.5,-76.56"/>
<polygon fill="black" stroke="black" points="8338.29,-168.46 8348.48,-171.38 8342.34,-162.75 8338.29,-168.46"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu11_icache_mem_side -->
<g id="edge161" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu11_icache_mem_side</title>
<path fill="none" stroke="black" d="M8340.15,-165.49C8329.17,-158.09 8316.12,-150.82 8303,-147 8079.3,-81.82 4332.99,-187.19 4109,-123 4077.3,-113.91 4045.74,-92.09 4026.07,-76.57"/>
<polygon fill="black" stroke="black" points="8338.29,-168.46 8348.48,-171.38 8342.34,-162.75 8338.29,-168.46"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu11_dcache_mem_side -->
<g id="edge162" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu11_dcache_mem_side</title>
<path fill="none" stroke="black" d="M8340.15,-165.49C8329.17,-158.09 8316.13,-150.82 8303,-147 8184.61,-112.53 3980.07,-164.63 3864,-123 3838.36,-113.8 3815,-92.24 3800.67,-76.79"/>
<polygon fill="black" stroke="black" points="8338.29,-168.46 8348.48,-171.38 8342.34,-162.75 8338.29,-168.46"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu11_itb_walker_cache_mem_side -->
<g id="edge163" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu11_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M8340.15,-165.49C8329.17,-158.09 8316.12,-150.83 8303,-147 8196.33,-115.9 4403.28,-170.86 4303,-123 4282.94,-113.43 4268.02,-91.94 4259.42,-76.62"/>
<polygon fill="black" stroke="black" points="8338.29,-168.46 8348.47,-171.39 8342.34,-162.75 8338.29,-168.46"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu11_dtb_walker_cache_mem_side -->
<g id="edge164" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu11_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M8340.15,-165.49C8329.17,-158.1 8316.12,-150.83 8303,-147 8102.36,-88.47 4740.95,-183.84 4541,-123 4510.99,-113.87 4481.68,-92.05 4463.5,-76.55"/>
<polygon fill="black" stroke="black" points="8338.29,-168.47 8348.47,-171.39 8342.34,-162.75 8338.29,-168.47"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu12_icache_mem_side -->
<g id="edge165" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu12_icache_mem_side</title>
<path fill="none" stroke="black" d="M8340.14,-165.5C8329.16,-158.1 8316.12,-150.83 8303,-147 8127.18,-95.62 5178.36,-185 5006,-123 4980.37,-113.78 4957.01,-92.22 4942.67,-76.78"/>
<polygon fill="black" stroke="black" points="8338.29,-168.47 8348.47,-171.39 8342.33,-162.76 8338.29,-168.47"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu12_dcache_mem_side -->
<g id="edge166" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu12_dcache_mem_side</title>
<path fill="none" stroke="black" d="M8340.15,-165.5C8329.16,-158.1 8316.12,-150.83 8303,-147 8115.44,-92.24 4973.8,-176.93 4786,-123 4754.3,-113.9 4722.74,-92.08 4703.08,-76.56"/>
<polygon fill="black" stroke="black" points="8338.29,-168.47 8348.47,-171.39 8342.33,-162.76 8338.29,-168.47"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu12_itb_walker_cache_mem_side -->
<g id="edge167" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu12_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M8340.14,-165.5C8329.16,-158.11 8316.12,-150.84 8303,-147 8220.27,-122.8 5277.76,-160.2 5200,-123 5179.95,-113.41 5165.02,-91.93 5156.43,-76.61"/>
<polygon fill="black" stroke="black" points="8338.29,-168.48 8348.47,-171.4 8342.33,-162.76 8338.29,-168.48"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu12_dtb_walker_cache_mem_side -->
<g id="edge168" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu12_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M8340.14,-165.51C8329.16,-158.11 8316.12,-150.84 8303,-147 8150.24,-102.27 5590.23,-169.49 5438,-123 5407.99,-113.84 5378.69,-92.03 5360.5,-76.53"/>
<polygon fill="black" stroke="black" points="8338.29,-168.48 8348.47,-171.4 8342.33,-162.77 8338.29,-168.48"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu13_icache_mem_side -->
<g id="edge169" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu13_icache_mem_side</title>
<path fill="none" stroke="black" d="M8340.14,-165.52C8329.16,-158.12 8316.12,-150.85 8303,-147 8175.06,-109.43 6031.1,-160.01 5903,-123 5871.31,-113.85 5839.75,-92.04 5820.08,-76.54"/>
<polygon fill="black" stroke="black" points="8338.28,-168.49 8348.47,-171.41 8342.33,-162.78 8338.28,-168.49"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu13_dcache_mem_side -->
<g id="edge170" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu13_dcache_mem_side</title>
<path fill="none" stroke="black" d="M8340.14,-165.51C8329.16,-158.12 8316.12,-150.85 8303,-147 8161.99,-105.66 5796.23,-172.86 5658,-123 5632.38,-113.76 5609.02,-92.2 5594.68,-76.77"/>
<polygon fill="black" stroke="black" points="8338.28,-168.49 8348.47,-171.41 8342.33,-162.77 8338.28,-168.49"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu13_itb_walker_cache_mem_side -->
<g id="edge171" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu13_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M8340.14,-165.52C8329.15,-158.13 8316.11,-150.86 8303,-147 8185.42,-112.41 6207.48,-176.06 6097,-123 6076.96,-113.38 6062.04,-91.9 6053.43,-76.59"/>
<polygon fill="black" stroke="black" points="8338.28,-168.5 8348.47,-171.42 8342.32,-162.78 8338.28,-168.5"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu13_dtb_walker_cache_mem_side -->
<g id="edge172" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu13_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M8340.13,-165.53C8329.15,-158.14 8316.11,-150.87 8303,-147 8093.25,-85.15 6544.03,-187.27 6335,-123 6305.01,-113.78 6275.7,-91.99 6257.51,-76.51"/>
<polygon fill="black" stroke="black" points="8338.28,-168.51 8348.46,-171.43 8342.32,-162.79 8338.28,-168.51"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu14_icache_mem_side -->
<g id="edge173" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu14_icache_mem_side</title>
<path fill="none" stroke="black" d="M8340.13,-165.56C8329.14,-158.17 8316.11,-150.89 8303,-147 8142.89,-99.46 6960.32,-169.83 6800,-123 6768.54,-113.81 6737.18,-92.24 6717.47,-76.79"/>
<polygon fill="black" stroke="black" points="8338.27,-168.54 8348.46,-171.45 8342.31,-162.82 8338.27,-168.54"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu14_dcache_mem_side -->
<g id="edge174" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu14_dcache_mem_side</title>
<path fill="none" stroke="black" d="M8340.13,-165.55C8329.15,-158.15 8316.11,-150.88 8303,-147 8209.87,-119.46 6646.28,-156.17 6555,-123 6529.4,-113.7 6506.03,-92.15 6491.69,-76.74"/>
<polygon fill="black" stroke="black" points="8338.27,-168.52 8348.46,-171.43 8342.32,-162.8 8338.27,-168.52"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu14_itb_walker_cache_mem_side -->
<g id="edge175" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu14_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M8340.12,-165.58C8329.14,-158.19 8316.1,-150.91 8303,-147 8233.3,-126.21 7059.45,-154.73 6994,-123 6974,-113.3 6959.06,-91.84 6950.45,-76.56"/>
<polygon fill="black" stroke="black" points="8338.26,-168.55 8348.45,-171.46 8342.3,-162.84 8338.26,-168.55"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu14_dtb_walker_cache_mem_side -->
<g id="edge176" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu14_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M8340.11,-165.61C8329.13,-158.22 8316.09,-150.93 8303,-147 8189,-112.75 7345.59,-158.56 7232,-123 7202.25,-113.69 7173.11,-92.14 7154.88,-76.73"/>
<polygon fill="black" stroke="black" points="8338.26,-168.58 8348.44,-171.49 8342.29,-162.86 8338.26,-168.58"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu15_icache_mem_side -->
<g id="edge177" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu15_icache_mem_side</title>
<path fill="none" stroke="black" d="M8339.82,-165.56C8328.88,-158.24 8315.96,-151.01 8303,-147 8174.27,-107.11 7825.91,-162.32 7697,-123 7665.65,-113.44 7634.26,-91.95 7614.52,-76.62"/>
<polygon fill="black" stroke="black" points="8337.92,-168.51 8348.12,-171.38 8341.94,-162.78 8337.92,-168.51"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu15_dcache_mem_side -->
<g id="edge178" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu15_dcache_mem_side</title>
<path fill="none" stroke="black" d="M8339.84,-165.48C8328.91,-158.15 8315.98,-150.94 8303,-147 8121.97,-92.04 7629.34,-188.89 7452,-123 7426.47,-113.51 7403.09,-92.01 7388.72,-76.66"/>
<polygon fill="black" stroke="black" points="8337.95,-168.42 8348.14,-171.31 8341.97,-162.7 8337.95,-168.42"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu15_itb_walker_cache_mem_side -->
<g id="edge179" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu15_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M8339.77,-165.69C8328.84,-158.39 8315.92,-151.13 8303,-147 8215.65,-119.04 7972.71,-164.65 7891,-123 7871.32,-112.97 7856.41,-91.81 7847.71,-76.67"/>
<polygon fill="black" stroke="black" points="8337.88,-168.64 8348.08,-171.5 8341.89,-162.9 8337.88,-168.64"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu15_dtb_walker_cache_mem_side -->
<g id="edge180" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu15_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M8336.99,-165.94C8326.5,-159.22 8314.55,-152.25 8303,-147 8269.2,-131.65 8258.39,-134.22 8223,-123 8171.11,-106.55 8111.66,-86.48 8073.28,-73.37"/>
<polygon fill="black" stroke="black" points="8335.15,-168.92 8345.43,-171.49 8339,-163.08 8335.15,-168.92"/>
</g>
<!-- system_tol2bus_mem_side_ports -->
<g id="node247" class="node">
<title>system_tol2bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M8453,-171.5C8453,-171.5 8547,-171.5 8547,-171.5 8553,-171.5 8559,-177.5 8559,-183.5 8559,-183.5 8559,-195.5 8559,-195.5 8559,-201.5 8553,-207.5 8547,-207.5 8547,-207.5 8453,-207.5 8453,-207.5 8447,-207.5 8441,-201.5 8441,-195.5 8441,-195.5 8441,-183.5 8441,-183.5 8441,-177.5 8447,-171.5 8453,-171.5"/>
<text text-anchor="middle" x="8500" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side -->
<g id="edge181" class="edge">
<title>system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side</title>
<path fill="none" stroke="black" d="M8482.6,-171.37C8459.8,-148.91 8419.66,-109.38 8393.71,-83.83"/>
<polygon fill="black" stroke="black" points="8396.05,-81.22 8386.47,-76.7 8391.14,-86.21 8396.05,-81.22"/>
</g>
</g>
</svg>
