(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2014-09-27T02:31:17Z")
 (DESIGN "LIN_Mst_test")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "cydsfit")
 (VERSION "No Version Information Found")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "LIN_Mst_test")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT ClockBlock.clk_bus_glb LIN_RX\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb LIN_RX\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Line_Rx\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Line_Rx\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb PS2_IN\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb PS2_IN\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb ISR_PS2.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\LIN\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\LIN\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\LIN\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\LIN\:RXInternalInterrupt\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\LIN\:TXInternalInterrupt\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\LIN_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\LIN_Timer\:TimerUDB\:sT8\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Line\:BUART\:sCR\:SyncCtl\:CtrlReg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Line\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Line\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Line\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Line\:RXInternalInterrupt\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_2\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_2\:TXInternalInterrupt\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_PS2\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_1.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_line.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb lin_timer_isr.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb uart_rx_isr.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb uart_tx_isr.clock (0.000:0.000:0.000))
    (INTERCONNECT LIN_TX\(0\).pad_out LIN_TX\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Line_Tx\(0\).pad_out Line_Tx\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MODIN1_0.q MODIN1_0.main_2 (2.291:2.291:2.291))
    (INTERCONNECT MODIN1_0.q MODIN1_1.main_3 (2.291:2.291:2.291))
    (INTERCONNECT MODIN1_0.q \\LIN\:BUART\:rx_postpoll\\.main_1 (2.291:2.291:2.291))
    (INTERCONNECT MODIN1_1.q MODIN1_1.main_2 (4.189:4.189:4.189))
    (INTERCONNECT MODIN1_1.q \\LIN\:BUART\:rx_postpoll\\.main_0 (4.189:4.189:4.189))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_3 \\LIN\:BUART\:rx_break_detect\\.main_10 (3.362:3.362:3.362))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_3 \\LIN\:BUART\:rx_load_fifo\\.main_8 (3.380:3.380:3.380))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_3 \\LIN\:BUART\:rx_state_0\\.main_10 (2.328:2.328:2.328))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_3 \\LIN\:BUART\:rx_state_2_split\\.main_10 (3.257:3.257:3.257))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_3 \\LIN\:BUART\:rx_state_3\\.main_8 (3.380:3.380:3.380))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_3 \\LIN\:BUART\:rx_status_1\\.main_9 (3.362:3.362:3.362))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_4 \\LIN\:BUART\:rx_break_detect\\.main_9 (6.109:6.109:6.109))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_4 \\LIN\:BUART\:rx_load_fifo\\.main_7 (5.037:5.037:5.037))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_4 \\LIN\:BUART\:rx_state_0\\.main_9 (4.133:4.133:4.133))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_4 \\LIN\:BUART\:rx_state_2_split\\.main_9 (6.166:6.166:6.166))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_4 \\LIN\:BUART\:rx_state_3\\.main_7 (5.037:5.037:5.037))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_4 \\LIN\:BUART\:rx_status_1\\.main_8 (6.109:6.109:6.109))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_5 \\LIN\:BUART\:rx_break_detect\\.main_8 (5.376:5.376:5.376))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_5 \\LIN\:BUART\:rx_load_fifo\\.main_6 (4.822:4.822:4.822))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_5 \\LIN\:BUART\:rx_state_0\\.main_8 (3.136:3.136:3.136))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_5 \\LIN\:BUART\:rx_state_2\\.main_7 (3.119:3.119:3.119))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_5 \\LIN\:BUART\:rx_state_3\\.main_6 (4.822:4.822:4.822))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_5 \\LIN\:BUART\:rx_status_1\\.main_7 (5.376:5.376:5.376))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_6 \\LIN\:BUART\:rx_break_detect\\.main_7 (3.623:3.623:3.623))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_6 \\LIN\:BUART\:rx_load_fifo\\.main_5 (3.643:3.643:3.643))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_6 \\LIN\:BUART\:rx_state_0\\.main_7 (2.612:2.612:2.612))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_6 \\LIN\:BUART\:rx_state_2\\.main_6 (2.624:2.624:2.624))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_6 \\LIN\:BUART\:rx_state_2_split\\.main_8 (3.548:3.548:3.548))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_6 \\LIN\:BUART\:rx_state_3\\.main_5 (3.643:3.643:3.643))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_6 \\LIN\:BUART\:rx_status_1\\.main_6 (3.623:3.623:3.623))
    (INTERCONNECT MODIN6_0.q MODIN6_0.main_2 (4.420:4.420:4.420))
    (INTERCONNECT MODIN6_0.q MODIN6_1.main_3 (4.420:4.420:4.420))
    (INTERCONNECT MODIN6_0.q \\UART_PS2\:BUART\:rx_postpoll\\.main_1 (4.420:4.420:4.420))
    (INTERCONNECT MODIN6_0.q \\UART_PS2\:BUART\:rx_state_0\\.main_6 (6.615:6.615:6.615))
    (INTERCONNECT MODIN6_0.q \\UART_PS2\:BUART\:rx_status_3\\.main_6 (6.615:6.615:6.615))
    (INTERCONNECT MODIN6_1.q MODIN6_1.main_2 (2.613:2.613:2.613))
    (INTERCONNECT MODIN6_1.q \\UART_PS2\:BUART\:rx_postpoll\\.main_0 (2.613:2.613:2.613))
    (INTERCONNECT MODIN6_1.q \\UART_PS2\:BUART\:rx_state_0\\.main_5 (3.379:3.379:3.379))
    (INTERCONNECT MODIN6_1.q \\UART_PS2\:BUART\:rx_status_3\\.main_5 (3.379:3.379:3.379))
    (INTERCONNECT \\UART_PS2\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_PS2\:BUART\:rx_load_fifo\\.main_7 (2.651:2.651:2.651))
    (INTERCONNECT \\UART_PS2\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_PS2\:BUART\:rx_state_0\\.main_9 (3.429:3.429:3.429))
    (INTERCONNECT \\UART_PS2\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_PS2\:BUART\:rx_state_2\\.main_8 (2.651:2.651:2.651))
    (INTERCONNECT \\UART_PS2\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_PS2\:BUART\:rx_state_3\\.main_7 (3.429:3.429:3.429))
    (INTERCONNECT \\UART_PS2\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_PS2\:BUART\:rx_load_fifo\\.main_6 (2.652:2.652:2.652))
    (INTERCONNECT \\UART_PS2\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_PS2\:BUART\:rx_state_0\\.main_8 (3.430:3.430:3.430))
    (INTERCONNECT \\UART_PS2\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_PS2\:BUART\:rx_state_2\\.main_7 (2.652:2.652:2.652))
    (INTERCONNECT \\UART_PS2\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_PS2\:BUART\:rx_state_3\\.main_6 (3.430:3.430:3.430))
    (INTERCONNECT \\UART_PS2\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_PS2\:BUART\:rx_load_fifo\\.main_5 (2.312:2.312:2.312))
    (INTERCONNECT \\UART_PS2\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_PS2\:BUART\:rx_state_0\\.main_7 (3.246:3.246:3.246))
    (INTERCONNECT \\UART_PS2\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_PS2\:BUART\:rx_state_2\\.main_6 (2.312:2.312:2.312))
    (INTERCONNECT \\UART_PS2\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_PS2\:BUART\:rx_state_3\\.main_5 (3.246:3.246:3.246))
    (INTERCONNECT ClockBlock.dclk_glb_4 Net_285.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\LIN_Timer\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\LIN_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\LIN_Timer\:TimerUDB\:sT8\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT Net_141.q LIN_TX\(0\).pin_input (6.372:6.372:6.372))
    (INTERCONNECT LIN_RX\(0\).fb LIN_RX\(0\)_SYNC.in (8.849:8.849:8.849))
    (INTERCONNECT LIN_RX\(0\)_SYNC.out MODIN1_0.main_3 (3.217:3.217:3.217))
    (INTERCONNECT LIN_RX\(0\)_SYNC.out MODIN1_1.main_4 (3.217:3.217:3.217))
    (INTERCONNECT LIN_RX\(0\)_SYNC.out \\LIN\:BUART\:rx_last\\.main_0 (4.139:4.139:4.139))
    (INTERCONNECT LIN_RX\(0\)_SYNC.out \\LIN\:BUART\:rx_postpoll\\.main_2 (3.217:3.217:3.217))
    (INTERCONNECT LIN_RX\(0\)_SYNC.out \\LIN\:BUART\:rx_state_2_split\\.main_11 (4.121:4.121:4.121))
    (INTERCONNECT \\LIN\:BUART\:sTX\:TxSts\\.interrupt \\LIN\:TXInternalInterrupt\\.interrupt (10.658:10.658:10.658))
    (INTERCONNECT \\LIN\:BUART\:sTX\:TxSts\\.interrupt uart_tx_isr.interrupt (11.162:11.162:11.162))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxSts\\.interrupt \\LIN\:RXInternalInterrupt\\.interrupt (5.319:5.319:5.319))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxSts\\.interrupt uart_rx_isr.interrupt (6.107:6.107:6.107))
    (INTERCONNECT ClockBlock.dclk_5 isr_1.interrupt (4.851:4.851:4.851))
    (INTERCONNECT Net_171.q Tx_UART\(0\).pin_input (9.018:9.018:9.018))
    (INTERCONNECT \\UART_2\:BUART\:sTX\:TxSts\\.interrupt \\UART_2\:TXInternalInterrupt\\.interrupt (6.460:6.460:6.460))
    (INTERCONNECT Net_285.q lin_timer_isr.interrupt (5.039:5.039:5.039))
    (INTERCONNECT PS2_IN\(0\).fb PS2_IN\(0\)_SYNC.in (9.320:9.320:9.320))
    (INTERCONNECT PS2_IN\(0\)_SYNC.out MODIN6_0.main_3 (2.988:2.988:2.988))
    (INTERCONNECT PS2_IN\(0\)_SYNC.out MODIN6_1.main_4 (2.988:2.988:2.988))
    (INTERCONNECT PS2_IN\(0\)_SYNC.out \\UART_PS2\:BUART\:rx_last\\.main_0 (5.394:5.394:5.394))
    (INTERCONNECT PS2_IN\(0\)_SYNC.out \\UART_PS2\:BUART\:rx_postpoll\\.main_2 (2.988:2.988:2.988))
    (INTERCONNECT PS2_IN\(0\)_SYNC.out \\UART_PS2\:BUART\:rx_state_0\\.main_10 (3.696:3.696:3.696))
    (INTERCONNECT PS2_IN\(0\)_SYNC.out \\UART_PS2\:BUART\:rx_state_2\\.main_9 (4.495:4.495:4.495))
    (INTERCONNECT PS2_IN\(0\)_SYNC.out \\UART_PS2\:BUART\:rx_status_3\\.main_7 (3.696:3.696:3.696))
    (INTERCONNECT \\UART_PS2\:BUART\:sRX\:RxSts\\.interrupt ISR_PS2.interrupt (9.285:9.285:9.285))
    (INTERCONNECT Net_438.q Line_Tx\(0\).pin_input (5.891:5.891:5.891))
    (INTERCONNECT Line_Rx\(0\).fb Line_Rx\(0\)_SYNC.in (8.085:8.085:8.085))
    (INTERCONNECT Line_Rx\(0\)_SYNC.out \\Line\:BUART\:pollcount_0\\.main_3 (6.561:6.561:6.561))
    (INTERCONNECT Line_Rx\(0\)_SYNC.out \\Line\:BUART\:pollcount_1\\.main_4 (6.561:6.561:6.561))
    (INTERCONNECT Line_Rx\(0\)_SYNC.out \\Line\:BUART\:rx_last\\.main_0 (3.813:3.813:3.813))
    (INTERCONNECT Line_Rx\(0\)_SYNC.out \\Line\:BUART\:rx_postpoll\\.main_2 (3.813:3.813:3.813))
    (INTERCONNECT Line_Rx\(0\)_SYNC.out \\Line\:BUART\:rx_state_2\\.main_6 (3.813:3.813:3.813))
    (INTERCONNECT \\Line\:BUART\:sRX\:RxSts\\.interrupt \\Line\:RXInternalInterrupt\\.interrupt (8.237:8.237:8.237))
    (INTERCONNECT \\Line\:BUART\:sRX\:RxSts\\.interrupt isr_line.interrupt (8.713:8.713:8.713))
    (INTERCONNECT Tx_UART\(0\).pad_out Tx_UART\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\LIN\:BUART\:counter_load_not\\.q \\LIN\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.309:2.309:2.309))
    (INTERCONNECT \\LIN\:BUART\:rx_bitclk_enable\\.q \\LIN\:BUART\:rx_break_detect\\.main_2 (7.085:7.085:7.085))
    (INTERCONNECT \\LIN\:BUART\:rx_bitclk_enable\\.q \\LIN\:BUART\:rx_load_fifo\\.main_2 (7.107:7.107:7.107))
    (INTERCONNECT \\LIN\:BUART\:rx_bitclk_enable\\.q \\LIN\:BUART\:rx_state_0\\.main_2 (6.029:6.029:6.029))
    (INTERCONNECT \\LIN\:BUART\:rx_bitclk_enable\\.q \\LIN\:BUART\:rx_state_1\\.main_2 (6.029:6.029:6.029))
    (INTERCONNECT \\LIN\:BUART\:rx_bitclk_enable\\.q \\LIN\:BUART\:rx_state_2\\.main_2 (6.014:6.014:6.014))
    (INTERCONNECT \\LIN\:BUART\:rx_bitclk_enable\\.q \\LIN\:BUART\:rx_state_2_split\\.main_2 (3.846:3.846:3.846))
    (INTERCONNECT \\LIN\:BUART\:rx_bitclk_enable\\.q \\LIN\:BUART\:rx_state_3\\.main_2 (7.107:7.107:7.107))
    (INTERCONNECT \\LIN\:BUART\:rx_bitclk_enable\\.q \\LIN\:BUART\:rx_status_1\\.main_2 (7.085:7.085:7.085))
    (INTERCONNECT \\LIN\:BUART\:rx_bitclk_enable\\.q \\LIN\:BUART\:rx_status_3\\.main_2 (7.085:7.085:7.085))
    (INTERCONNECT \\LIN\:BUART\:rx_bitclk_enable\\.q \\LIN\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (2.902:2.902:2.902))
    (INTERCONNECT \\LIN\:BUART\:rx_break_detect\\.q \\LIN\:BUART\:rx_break_detect\\.main_6 (2.623:2.623:2.623))
    (INTERCONNECT \\LIN\:BUART\:rx_break_detect\\.q \\LIN\:BUART\:rx_state_0\\.main_6 (3.386:3.386:3.386))
    (INTERCONNECT \\LIN\:BUART\:rx_break_detect\\.q \\LIN\:BUART\:rx_state_1\\.main_6 (3.386:3.386:3.386))
    (INTERCONNECT \\LIN\:BUART\:rx_break_detect\\.q \\LIN\:BUART\:rx_state_2_split\\.main_6 (4.296:4.296:4.296))
    (INTERCONNECT \\LIN\:BUART\:rx_break_detect\\.q \\LIN\:BUART\:rx_status_1\\.main_5 (2.623:2.623:2.623))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_0 \\LIN\:BUART\:rx_bitclk_enable\\.main_2 (3.668:3.668:3.668))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN1_0.main_1 (3.670:3.670:3.670))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN1_1.main_1 (3.670:3.670:3.670))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_1 \\LIN\:BUART\:rx_bitclk_enable\\.main_1 (3.670:3.670:3.670))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN1_0.main_0 (3.679:3.679:3.679))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN1_1.main_0 (3.679:3.679:3.679))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_2 \\LIN\:BUART\:rx_bitclk_enable\\.main_0 (3.679:3.679:3.679))
    (INTERCONNECT \\LIN\:BUART\:rx_counter_load\\.q \\LIN\:BUART\:sRX\:RxBitCounter\\.load (2.315:2.315:2.315))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\LIN\:BUART\:rx_status_4\\.main_1 (4.378:4.378:4.378))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\LIN\:BUART\:rx_status_5\\.main_0 (5.135:5.135:5.135))
    (INTERCONNECT \\LIN\:BUART\:rx_last\\.q \\LIN\:BUART\:rx_state_2_split\\.main_7 (2.292:2.292:2.292))
    (INTERCONNECT \\LIN\:BUART\:rx_load_fifo\\.q \\LIN\:BUART\:rx_status_4\\.main_0 (3.565:3.565:3.565))
    (INTERCONNECT \\LIN\:BUART\:rx_load_fifo\\.q \\LIN\:BUART\:sRX\:RxShifter\:u0\\.f0_load (6.375:6.375:6.375))
    (INTERCONNECT \\LIN\:BUART\:rx_postpoll\\.q \\LIN\:BUART\:rx_break_detect\\.main_3 (4.876:4.876:4.876))
    (INTERCONNECT \\LIN\:BUART\:rx_postpoll\\.q \\LIN\:BUART\:rx_state_0\\.main_3 (3.972:3.972:3.972))
    (INTERCONNECT \\LIN\:BUART\:rx_postpoll\\.q \\LIN\:BUART\:rx_state_1\\.main_3 (3.972:3.972:3.972))
    (INTERCONNECT \\LIN\:BUART\:rx_postpoll\\.q \\LIN\:BUART\:rx_state_2\\.main_3 (3.951:3.951:3.951))
    (INTERCONNECT \\LIN\:BUART\:rx_postpoll\\.q \\LIN\:BUART\:rx_state_2_split\\.main_3 (2.884:2.884:2.884))
    (INTERCONNECT \\LIN\:BUART\:rx_postpoll\\.q \\LIN\:BUART\:rx_status_3\\.main_3 (4.876:4.876:4.876))
    (INTERCONNECT \\LIN\:BUART\:rx_postpoll\\.q \\LIN\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.900:2.900:2.900))
    (INTERCONNECT \\LIN\:BUART\:rx_state_0\\.q \\LIN\:BUART\:rx_break_detect\\.main_1 (6.497:6.497:6.497))
    (INTERCONNECT \\LIN\:BUART\:rx_state_0\\.q \\LIN\:BUART\:rx_counter_load\\.main_1 (4.056:4.056:4.056))
    (INTERCONNECT \\LIN\:BUART\:rx_state_0\\.q \\LIN\:BUART\:rx_load_fifo\\.main_1 (8.086:8.086:8.086))
    (INTERCONNECT \\LIN\:BUART\:rx_state_0\\.q \\LIN\:BUART\:rx_state_0\\.main_1 (4.062:4.062:4.062))
    (INTERCONNECT \\LIN\:BUART\:rx_state_0\\.q \\LIN\:BUART\:rx_state_1\\.main_1 (4.062:4.062:4.062))
    (INTERCONNECT \\LIN\:BUART\:rx_state_0\\.q \\LIN\:BUART\:rx_state_2\\.main_1 (4.056:4.056:4.056))
    (INTERCONNECT \\LIN\:BUART\:rx_state_0\\.q \\LIN\:BUART\:rx_state_2_split\\.main_1 (6.849:6.849:6.849))
    (INTERCONNECT \\LIN\:BUART\:rx_state_0\\.q \\LIN\:BUART\:rx_state_3\\.main_1 (8.086:8.086:8.086))
    (INTERCONNECT \\LIN\:BUART\:rx_state_0\\.q \\LIN\:BUART\:rx_state_stop1_reg\\.main_1 (6.497:6.497:6.497))
    (INTERCONNECT \\LIN\:BUART\:rx_state_0\\.q \\LIN\:BUART\:rx_status_1\\.main_1 (6.497:6.497:6.497))
    (INTERCONNECT \\LIN\:BUART\:rx_state_0\\.q \\LIN\:BUART\:rx_status_3\\.main_1 (6.497:6.497:6.497))
    (INTERCONNECT \\LIN\:BUART\:rx_state_0\\.q \\LIN\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (7.534:7.534:7.534))
    (INTERCONNECT \\LIN\:BUART\:rx_state_1\\.q \\LIN\:BUART\:rx_break_detect\\.main_0 (3.651:3.651:3.651))
    (INTERCONNECT \\LIN\:BUART\:rx_state_1\\.q \\LIN\:BUART\:rx_counter_load\\.main_0 (2.586:2.586:2.586))
    (INTERCONNECT \\LIN\:BUART\:rx_state_1\\.q \\LIN\:BUART\:rx_load_fifo\\.main_0 (3.664:3.664:3.664))
    (INTERCONNECT \\LIN\:BUART\:rx_state_1\\.q \\LIN\:BUART\:rx_state_0\\.main_0 (2.585:2.585:2.585))
    (INTERCONNECT \\LIN\:BUART\:rx_state_1\\.q \\LIN\:BUART\:rx_state_1\\.main_0 (2.585:2.585:2.585))
    (INTERCONNECT \\LIN\:BUART\:rx_state_1\\.q \\LIN\:BUART\:rx_state_2\\.main_0 (2.586:2.586:2.586))
    (INTERCONNECT \\LIN\:BUART\:rx_state_1\\.q \\LIN\:BUART\:rx_state_2_split\\.main_0 (4.033:4.033:4.033))
    (INTERCONNECT \\LIN\:BUART\:rx_state_1\\.q \\LIN\:BUART\:rx_state_3\\.main_0 (3.664:3.664:3.664))
    (INTERCONNECT \\LIN\:BUART\:rx_state_1\\.q \\LIN\:BUART\:rx_state_stop1_reg\\.main_0 (3.651:3.651:3.651))
    (INTERCONNECT \\LIN\:BUART\:rx_state_1\\.q \\LIN\:BUART\:rx_status_1\\.main_0 (3.651:3.651:3.651))
    (INTERCONNECT \\LIN\:BUART\:rx_state_1\\.q \\LIN\:BUART\:rx_status_3\\.main_0 (3.651:3.651:3.651))
    (INTERCONNECT \\LIN\:BUART\:rx_state_1\\.q \\LIN\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (6.388:6.388:6.388))
    (INTERCONNECT \\LIN\:BUART\:rx_state_2\\.q \\LIN\:BUART\:rx_break_detect\\.main_5 (3.690:3.690:3.690))
    (INTERCONNECT \\LIN\:BUART\:rx_state_2\\.q \\LIN\:BUART\:rx_counter_load\\.main_3 (2.789:2.789:2.789))
    (INTERCONNECT \\LIN\:BUART\:rx_state_2\\.q \\LIN\:BUART\:rx_load_fifo\\.main_4 (3.688:3.688:3.688))
    (INTERCONNECT \\LIN\:BUART\:rx_state_2\\.q \\LIN\:BUART\:rx_state_0\\.main_5 (2.775:2.775:2.775))
    (INTERCONNECT \\LIN\:BUART\:rx_state_2\\.q \\LIN\:BUART\:rx_state_1\\.main_5 (2.775:2.775:2.775))
    (INTERCONNECT \\LIN\:BUART\:rx_state_2\\.q \\LIN\:BUART\:rx_state_2\\.main_5 (2.789:2.789:2.789))
    (INTERCONNECT \\LIN\:BUART\:rx_state_2\\.q \\LIN\:BUART\:rx_state_2_split\\.main_5 (3.716:3.716:3.716))
    (INTERCONNECT \\LIN\:BUART\:rx_state_2\\.q \\LIN\:BUART\:rx_state_3\\.main_4 (3.688:3.688:3.688))
    (INTERCONNECT \\LIN\:BUART\:rx_state_2\\.q \\LIN\:BUART\:rx_state_stop1_reg\\.main_3 (3.690:3.690:3.690))
    (INTERCONNECT \\LIN\:BUART\:rx_state_2\\.q \\LIN\:BUART\:rx_status_1\\.main_4 (3.690:3.690:3.690))
    (INTERCONNECT \\LIN\:BUART\:rx_state_2\\.q \\LIN\:BUART\:rx_status_3\\.main_5 (3.690:3.690:3.690))
    (INTERCONNECT \\LIN\:BUART\:rx_state_2_split\\.q \\LIN\:BUART\:rx_state_2\\.main_8 (2.902:2.902:2.902))
    (INTERCONNECT \\LIN\:BUART\:rx_state_3\\.q \\LIN\:BUART\:rx_break_detect\\.main_4 (2.784:2.784:2.784))
    (INTERCONNECT \\LIN\:BUART\:rx_state_3\\.q \\LIN\:BUART\:rx_counter_load\\.main_2 (4.668:4.668:4.668))
    (INTERCONNECT \\LIN\:BUART\:rx_state_3\\.q \\LIN\:BUART\:rx_load_fifo\\.main_3 (2.778:2.778:2.778))
    (INTERCONNECT \\LIN\:BUART\:rx_state_3\\.q \\LIN\:BUART\:rx_state_0\\.main_4 (5.230:5.230:5.230))
    (INTERCONNECT \\LIN\:BUART\:rx_state_3\\.q \\LIN\:BUART\:rx_state_1\\.main_4 (5.230:5.230:5.230))
    (INTERCONNECT \\LIN\:BUART\:rx_state_3\\.q \\LIN\:BUART\:rx_state_2\\.main_4 (4.668:4.668:4.668))
    (INTERCONNECT \\LIN\:BUART\:rx_state_3\\.q \\LIN\:BUART\:rx_state_2_split\\.main_4 (5.177:5.177:5.177))
    (INTERCONNECT \\LIN\:BUART\:rx_state_3\\.q \\LIN\:BUART\:rx_state_3\\.main_3 (2.778:2.778:2.778))
    (INTERCONNECT \\LIN\:BUART\:rx_state_3\\.q \\LIN\:BUART\:rx_state_stop1_reg\\.main_2 (2.784:2.784:2.784))
    (INTERCONNECT \\LIN\:BUART\:rx_state_3\\.q \\LIN\:BUART\:rx_status_1\\.main_3 (2.784:2.784:2.784))
    (INTERCONNECT \\LIN\:BUART\:rx_state_3\\.q \\LIN\:BUART\:rx_status_3\\.main_4 (2.784:2.784:2.784))
    (INTERCONNECT \\LIN\:BUART\:rx_state_stop1_reg\\.q \\LIN\:BUART\:rx_status_5\\.main_1 (2.302:2.302:2.302))
    (INTERCONNECT \\LIN\:BUART\:rx_status_1\\.q \\LIN\:BUART\:sRX\:RxSts\\.status_1 (2.313:2.313:2.313))
    (INTERCONNECT \\LIN\:BUART\:rx_status_3\\.q \\LIN\:BUART\:sRX\:RxSts\\.status_3 (5.637:5.637:5.637))
    (INTERCONNECT \\LIN\:BUART\:rx_status_4\\.q \\LIN\:BUART\:sRX\:RxSts\\.status_4 (5.857:5.857:5.857))
    (INTERCONNECT \\LIN\:BUART\:rx_status_5\\.q \\LIN\:BUART\:sRX\:RxSts\\.status_5 (4.202:4.202:4.202))
    (INTERCONNECT \\LIN\:BUART\:tx_bitclk\\.q \\LIN\:BUART\:counter_load_not\\.main_3 (2.300:2.300:2.300))
    (INTERCONNECT \\LIN\:BUART\:tx_bitclk\\.q \\LIN\:BUART\:tx_state_0\\.main_4 (4.738:4.738:4.738))
    (INTERCONNECT \\LIN\:BUART\:tx_bitclk\\.q \\LIN\:BUART\:tx_state_1\\.main_3 (2.300:2.300:2.300))
    (INTERCONNECT \\LIN\:BUART\:tx_bitclk\\.q \\LIN\:BUART\:tx_state_2\\.main_3 (4.177:4.177:4.177))
    (INTERCONNECT \\LIN\:BUART\:tx_bitclk\\.q \\LIN\:BUART\:tx_status_0\\.main_4 (4.177:4.177:4.177))
    (INTERCONNECT \\LIN\:BUART\:tx_bitclk\\.q \\LIN\:BUART\:txn\\.main_5 (4.177:4.177:4.177))
    (INTERCONNECT \\LIN\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl0_comb \\LIN\:BUART\:tx_bitclk\\.main_0 (2.302:2.302:2.302))
    (INTERCONNECT \\LIN\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl0_comb \\LIN\:BUART\:tx_bitclk_enable_pre\\.main_0 (2.302:2.302:2.302))
    (INTERCONNECT \\LIN\:BUART\:tx_bitclk_enable_pre\\.q \\LIN\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (2.914:2.914:2.914))
    (INTERCONNECT \\LIN\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl1_comb \\LIN\:BUART\:tx_state_1\\.main_4 (2.306:2.306:2.306))
    (INTERCONNECT \\LIN\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl1_comb \\LIN\:BUART\:tx_state_2\\.main_4 (3.231:3.231:3.231))
    (INTERCONNECT \\LIN\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl1_comb \\LIN\:BUART\:txn\\.main_6 (3.231:3.231:3.231))
    (INTERCONNECT \\LIN\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\LIN\:BUART\:sTX\:TxSts\\.status_1 (4.528:4.528:4.528))
    (INTERCONNECT \\LIN\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\LIN\:BUART\:tx_state_0\\.main_2 (3.497:3.497:3.497))
    (INTERCONNECT \\LIN\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\LIN\:BUART\:tx_status_0\\.main_2 (3.931:3.931:3.931))
    (INTERCONNECT \\LIN\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\LIN\:BUART\:sTX\:TxSts\\.status_3 (3.608:3.608:3.608))
    (INTERCONNECT \\LIN\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\LIN\:BUART\:tx_status_2\\.main_0 (4.170:4.170:4.170))
    (INTERCONNECT \\LIN\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\LIN\:BUART\:txn\\.main_3 (2.302:2.302:2.302))
    (INTERCONNECT \\LIN\:BUART\:tx_state_0\\.q \\LIN\:BUART\:counter_load_not\\.main_1 (3.781:3.781:3.781))
    (INTERCONNECT \\LIN\:BUART\:tx_state_0\\.q \\LIN\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (2.888:2.888:2.888))
    (INTERCONNECT \\LIN\:BUART\:tx_state_0\\.q \\LIN\:BUART\:tx_state_0\\.main_1 (2.883:2.883:2.883))
    (INTERCONNECT \\LIN\:BUART\:tx_state_0\\.q \\LIN\:BUART\:tx_state_1\\.main_1 (3.781:3.781:3.781))
    (INTERCONNECT \\LIN\:BUART\:tx_state_0\\.q \\LIN\:BUART\:tx_state_2\\.main_1 (2.881:2.881:2.881))
    (INTERCONNECT \\LIN\:BUART\:tx_state_0\\.q \\LIN\:BUART\:tx_status_0\\.main_1 (2.881:2.881:2.881))
    (INTERCONNECT \\LIN\:BUART\:tx_state_0\\.q \\LIN\:BUART\:txn\\.main_2 (2.881:2.881:2.881))
    (INTERCONNECT \\LIN\:BUART\:tx_state_1\\.q \\LIN\:BUART\:counter_load_not\\.main_0 (2.294:2.294:2.294))
    (INTERCONNECT \\LIN\:BUART\:tx_state_1\\.q \\LIN\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (4.949:4.949:4.949))
    (INTERCONNECT \\LIN\:BUART\:tx_state_1\\.q \\LIN\:BUART\:tx_state_0\\.main_0 (3.911:3.911:3.911))
    (INTERCONNECT \\LIN\:BUART\:tx_state_1\\.q \\LIN\:BUART\:tx_state_1\\.main_0 (2.294:2.294:2.294))
    (INTERCONNECT \\LIN\:BUART\:tx_state_1\\.q \\LIN\:BUART\:tx_state_2\\.main_0 (4.355:4.355:4.355))
    (INTERCONNECT \\LIN\:BUART\:tx_state_1\\.q \\LIN\:BUART\:tx_status_0\\.main_0 (4.355:4.355:4.355))
    (INTERCONNECT \\LIN\:BUART\:tx_state_1\\.q \\LIN\:BUART\:txn\\.main_1 (4.355:4.355:4.355))
    (INTERCONNECT \\LIN\:BUART\:tx_state_2\\.q \\LIN\:BUART\:counter_load_not\\.main_2 (3.511:3.511:3.511))
    (INTERCONNECT \\LIN\:BUART\:tx_state_2\\.q \\LIN\:BUART\:tx_state_0\\.main_3 (2.612:2.612:2.612))
    (INTERCONNECT \\LIN\:BUART\:tx_state_2\\.q \\LIN\:BUART\:tx_state_1\\.main_2 (3.511:3.511:3.511))
    (INTERCONNECT \\LIN\:BUART\:tx_state_2\\.q \\LIN\:BUART\:tx_state_2\\.main_2 (2.607:2.607:2.607))
    (INTERCONNECT \\LIN\:BUART\:tx_state_2\\.q \\LIN\:BUART\:tx_status_0\\.main_3 (2.607:2.607:2.607))
    (INTERCONNECT \\LIN\:BUART\:tx_state_2\\.q \\LIN\:BUART\:txn\\.main_4 (2.607:2.607:2.607))
    (INTERCONNECT \\LIN\:BUART\:tx_status_0\\.q \\LIN\:BUART\:sTX\:TxSts\\.status_0 (2.314:2.314:2.314))
    (INTERCONNECT \\LIN\:BUART\:tx_status_2\\.q \\LIN\:BUART\:sTX\:TxSts\\.status_2 (2.318:2.318:2.318))
    (INTERCONNECT \\LIN\:BUART\:txn\\.q Net_141.main_0 (2.586:2.586:2.586))
    (INTERCONNECT \\LIN\:BUART\:txn\\.q \\LIN\:BUART\:txn\\.main_0 (2.580:2.580:2.580))
    (INTERCONNECT ClockBlock.dclk_glb_3 MODIN1_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 MODIN1_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\LIN\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\LIN\:BUART\:rx_break_detect\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\LIN\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\LIN\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\LIN\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\LIN\:BUART\:rx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\LIN\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\LIN\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\LIN\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\LIN\:BUART\:rx_status_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\LIN\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\LIN\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\LIN\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\LIN\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\LIN\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\LIN\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\LIN\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\LIN\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\LIN\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\LIN\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\LIN\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\LIN\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\LIN_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 Net_285.main_0 (2.640:2.640:2.640))
    (INTERCONNECT \\LIN_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\LIN_Timer\:TimerUDB\:sT8\:timerdp\:u0\\.cs_addr_1 (2.631:2.631:2.631))
    (INTERCONNECT \\LIN_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\LIN_Timer\:TimerUDB\:status_tc\\.main_0 (2.640:2.640:2.640))
    (INTERCONNECT \\LIN_Timer\:TimerUDB\:sT8\:timerdp\:u0\\.z0_comb Net_285.main_1 (2.597:2.597:2.597))
    (INTERCONNECT \\LIN_Timer\:TimerUDB\:sT8\:timerdp\:u0\\.z0_comb \\LIN_Timer\:TimerUDB\:sT8\:timerdp\:u0\\.cs_addr_0 (2.595:2.595:2.595))
    (INTERCONNECT \\LIN_Timer\:TimerUDB\:sT8\:timerdp\:u0\\.z0_comb \\LIN_Timer\:TimerUDB\:status_tc\\.main_1 (2.597:2.597:2.597))
    (INTERCONNECT \\LIN_Timer\:TimerUDB\:sT8\:timerdp\:u0\\.f0_blk_stat_comb \\LIN_Timer\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.904:2.904:2.904))
    (INTERCONNECT \\LIN_Timer\:TimerUDB\:sT8\:timerdp\:u0\\.f0_bus_stat_comb \\LIN_Timer\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.902:2.902:2.902))
    (INTERCONNECT \\LIN_Timer\:TimerUDB\:status_tc\\.q \\LIN_Timer\:TimerUDB\:rstSts\:stsreg\\.status_0 (2.909:2.909:2.909))
    (INTERCONNECT \\Line\:BUART\:sCR\:SyncCtl\:CtrlReg\\.control_2 \\Line\:BUART\:tx_ctrl_mark_last\\.main_0 (2.309:2.309:2.309))
    (INTERCONNECT \\Line\:BUART\:sCR\:SyncCtl\:CtrlReg\\.control_2 \\Line\:BUART\:tx_mark\\.main_0 (2.309:2.309:2.309))
    (INTERCONNECT \\Line\:BUART\:counter_load_not\\.q \\Line\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.914:2.914:2.914))
    (INTERCONNECT \\Line\:BUART\:pollcount_0\\.q \\Line\:BUART\:pollcount_0\\.main_2 (3.433:3.433:3.433))
    (INTERCONNECT \\Line\:BUART\:pollcount_0\\.q \\Line\:BUART\:pollcount_1\\.main_3 (3.433:3.433:3.433))
    (INTERCONNECT \\Line\:BUART\:pollcount_0\\.q \\Line\:BUART\:rx_postpoll\\.main_1 (6.798:6.798:6.798))
    (INTERCONNECT \\Line\:BUART\:pollcount_1\\.q \\Line\:BUART\:pollcount_1\\.main_2 (3.477:3.477:3.477))
    (INTERCONNECT \\Line\:BUART\:pollcount_1\\.q \\Line\:BUART\:rx_postpoll\\.main_0 (6.360:6.360:6.360))
    (INTERCONNECT \\Line\:BUART\:rx_address_detected\\.q \\Line\:BUART\:rx_counter_load\\.main_0 (4.410:4.410:4.410))
    (INTERCONNECT \\Line\:BUART\:rx_address_detected\\.q \\Line\:BUART\:rx_load_fifo\\.main_0 (4.410:4.410:4.410))
    (INTERCONNECT \\Line\:BUART\:rx_address_detected\\.q \\Line\:BUART\:rx_markspace_pre\\.main_0 (4.343:4.343:4.343))
    (INTERCONNECT \\Line\:BUART\:rx_address_detected\\.q \\Line\:BUART\:rx_state_0\\.main_0 (4.343:4.343:4.343))
    (INTERCONNECT \\Line\:BUART\:rx_address_detected\\.q \\Line\:BUART\:rx_state_2\\.main_0 (6.694:6.694:6.694))
    (INTERCONNECT \\Line\:BUART\:rx_address_detected\\.q \\Line\:BUART\:rx_state_3\\.main_0 (4.343:4.343:4.343))
    (INTERCONNECT \\Line\:BUART\:rx_address_detected\\.q \\Line\:BUART\:rx_state_stop1_reg\\.main_0 (6.694:6.694:6.694))
    (INTERCONNECT \\Line\:BUART\:rx_address_detected\\.q \\Line\:BUART\:rx_status_3\\.main_0 (4.343:4.343:4.343))
    (INTERCONNECT \\Line\:BUART\:rx_address_detected\\.q \\Line\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (6.699:6.699:6.699))
    (INTERCONNECT \\Line\:BUART\:rx_bitclk_enable\\.q \\Line\:BUART\:rx_load_fifo\\.main_2 (9.287:9.287:9.287))
    (INTERCONNECT \\Line\:BUART\:rx_bitclk_enable\\.q \\Line\:BUART\:rx_markspace_pre\\.main_2 (7.310:7.310:7.310))
    (INTERCONNECT \\Line\:BUART\:rx_bitclk_enable\\.q \\Line\:BUART\:rx_state_0\\.main_2 (7.310:7.310:7.310))
    (INTERCONNECT \\Line\:BUART\:rx_bitclk_enable\\.q \\Line\:BUART\:rx_state_2\\.main_2 (7.688:7.688:7.688))
    (INTERCONNECT \\Line\:BUART\:rx_bitclk_enable\\.q \\Line\:BUART\:rx_state_3\\.main_2 (7.310:7.310:7.310))
    (INTERCONNECT \\Line\:BUART\:rx_bitclk_enable\\.q \\Line\:BUART\:rx_status_3\\.main_2 (7.310:7.310:7.310))
    (INTERCONNECT \\Line\:BUART\:rx_bitclk_enable\\.q \\Line\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (7.956:7.956:7.956))
    (INTERCONNECT \\Line\:BUART\:sRX\:RxBitCounter\\.count_0 \\Line\:BUART\:rx_bitclk_enable\\.main_2 (6.246:6.246:6.246))
    (INTERCONNECT \\Line\:BUART\:sRX\:RxBitCounter\\.count_1 \\Line\:BUART\:pollcount_0\\.main_1 (6.194:6.194:6.194))
    (INTERCONNECT \\Line\:BUART\:sRX\:RxBitCounter\\.count_1 \\Line\:BUART\:pollcount_1\\.main_1 (6.194:6.194:6.194))
    (INTERCONNECT \\Line\:BUART\:sRX\:RxBitCounter\\.count_1 \\Line\:BUART\:rx_bitclk_enable\\.main_1 (6.194:6.194:6.194))
    (INTERCONNECT \\Line\:BUART\:sRX\:RxBitCounter\\.count_2 \\Line\:BUART\:pollcount_0\\.main_0 (6.143:6.143:6.143))
    (INTERCONNECT \\Line\:BUART\:sRX\:RxBitCounter\\.count_2 \\Line\:BUART\:pollcount_1\\.main_0 (6.143:6.143:6.143))
    (INTERCONNECT \\Line\:BUART\:sRX\:RxBitCounter\\.count_2 \\Line\:BUART\:rx_bitclk_enable\\.main_0 (6.143:6.143:6.143))
    (INTERCONNECT \\Line\:BUART\:sRX\:RxBitCounter\\.count_4 \\Line\:BUART\:rx_state_0\\.main_8 (2.330:2.330:2.330))
    (INTERCONNECT \\Line\:BUART\:sRX\:RxBitCounter\\.count_4 \\Line\:BUART\:rx_state_3\\.main_7 (2.330:2.330:2.330))
    (INTERCONNECT \\Line\:BUART\:sRX\:RxBitCounter\\.count_5 \\Line\:BUART\:rx_state_0\\.main_7 (2.316:2.316:2.316))
    (INTERCONNECT \\Line\:BUART\:sRX\:RxBitCounter\\.count_5 \\Line\:BUART\:rx_state_3\\.main_6 (2.316:2.316:2.316))
    (INTERCONNECT \\Line\:BUART\:sRX\:RxBitCounter\\.count_6 \\Line\:BUART\:rx_state_0\\.main_6 (2.314:2.314:2.314))
    (INTERCONNECT \\Line\:BUART\:sRX\:RxBitCounter\\.count_6 \\Line\:BUART\:rx_state_3\\.main_5 (2.314:2.314:2.314))
    (INTERCONNECT \\Line\:BUART\:rx_counter_load\\.q \\Line\:BUART\:sRX\:RxBitCounter\\.load (2.927:2.927:2.927))
    (INTERCONNECT \\Line\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\Line\:BUART\:rx_status_4\\.main_1 (6.104:6.104:6.104))
    (INTERCONNECT \\Line\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\Line\:BUART\:rx_status_5\\.main_0 (6.353:6.353:6.353))
    (INTERCONNECT \\Line\:BUART\:rx_last\\.q \\Line\:BUART\:rx_state_2\\.main_5 (2.301:2.301:2.301))
    (INTERCONNECT \\Line\:BUART\:rx_load_fifo\\.q \\Line\:BUART\:rx_status_4\\.main_0 (6.982:6.982:6.982))
    (INTERCONNECT \\Line\:BUART\:rx_load_fifo\\.q \\Line\:BUART\:sRX\:RxShifter\:u0\\.f0_load (3.883:3.883:3.883))
    (INTERCONNECT \\Line\:BUART\:rx_markspace_pre\\.q \\Line\:BUART\:rx_markspace_pre\\.main_6 (2.310:2.310:2.310))
    (INTERCONNECT \\Line\:BUART\:rx_postpoll\\.q \\Line\:BUART\:rx_markspace_pre\\.main_3 (2.810:2.810:2.810))
    (INTERCONNECT \\Line\:BUART\:rx_postpoll\\.q \\Line\:BUART\:rx_state_0\\.main_3 (2.810:2.810:2.810))
    (INTERCONNECT \\Line\:BUART\:rx_postpoll\\.q \\Line\:BUART\:rx_status_3\\.main_3 (2.810:2.810:2.810))
    (INTERCONNECT \\Line\:BUART\:rx_postpoll\\.q \\Line\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.802:2.802:2.802))
    (INTERCONNECT \\Line\:BUART\:rx_state_0\\.q \\Line\:BUART\:rx_counter_load\\.main_1 (5.586:5.586:5.586))
    (INTERCONNECT \\Line\:BUART\:rx_state_0\\.q \\Line\:BUART\:rx_load_fifo\\.main_1 (5.586:5.586:5.586))
    (INTERCONNECT \\Line\:BUART\:rx_state_0\\.q \\Line\:BUART\:rx_markspace_pre\\.main_1 (6.547:6.547:6.547))
    (INTERCONNECT \\Line\:BUART\:rx_state_0\\.q \\Line\:BUART\:rx_state_0\\.main_1 (6.547:6.547:6.547))
    (INTERCONNECT \\Line\:BUART\:rx_state_0\\.q \\Line\:BUART\:rx_state_2\\.main_1 (4.700:4.700:4.700))
    (INTERCONNECT \\Line\:BUART\:rx_state_0\\.q \\Line\:BUART\:rx_state_3\\.main_1 (6.547:6.547:6.547))
    (INTERCONNECT \\Line\:BUART\:rx_state_0\\.q \\Line\:BUART\:rx_state_stop1_reg\\.main_1 (4.700:4.700:4.700))
    (INTERCONNECT \\Line\:BUART\:rx_state_0\\.q \\Line\:BUART\:rx_status_3\\.main_1 (6.547:6.547:6.547))
    (INTERCONNECT \\Line\:BUART\:rx_state_0\\.q \\Line\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (6.530:6.530:6.530))
    (INTERCONNECT \\Line\:BUART\:rx_state_2\\.q \\Line\:BUART\:rx_counter_load\\.main_3 (3.510:3.510:3.510))
    (INTERCONNECT \\Line\:BUART\:rx_state_2\\.q \\Line\:BUART\:rx_load_fifo\\.main_4 (3.510:3.510:3.510))
    (INTERCONNECT \\Line\:BUART\:rx_state_2\\.q \\Line\:BUART\:rx_markspace_pre\\.main_5 (2.595:2.595:2.595))
    (INTERCONNECT \\Line\:BUART\:rx_state_2\\.q \\Line\:BUART\:rx_state_0\\.main_5 (2.595:2.595:2.595))
    (INTERCONNECT \\Line\:BUART\:rx_state_2\\.q \\Line\:BUART\:rx_state_2\\.main_4 (2.595:2.595:2.595))
    (INTERCONNECT \\Line\:BUART\:rx_state_2\\.q \\Line\:BUART\:rx_state_3\\.main_4 (2.595:2.595:2.595))
    (INTERCONNECT \\Line\:BUART\:rx_state_2\\.q \\Line\:BUART\:rx_state_stop1_reg\\.main_3 (2.595:2.595:2.595))
    (INTERCONNECT \\Line\:BUART\:rx_state_2\\.q \\Line\:BUART\:rx_status_3\\.main_5 (2.595:2.595:2.595))
    (INTERCONNECT \\Line\:BUART\:rx_state_3\\.q \\Line\:BUART\:rx_counter_load\\.main_2 (3.682:3.682:3.682))
    (INTERCONNECT \\Line\:BUART\:rx_state_3\\.q \\Line\:BUART\:rx_load_fifo\\.main_3 (3.682:3.682:3.682))
    (INTERCONNECT \\Line\:BUART\:rx_state_3\\.q \\Line\:BUART\:rx_markspace_pre\\.main_4 (2.785:2.785:2.785))
    (INTERCONNECT \\Line\:BUART\:rx_state_3\\.q \\Line\:BUART\:rx_state_0\\.main_4 (2.785:2.785:2.785))
    (INTERCONNECT \\Line\:BUART\:rx_state_3\\.q \\Line\:BUART\:rx_state_2\\.main_3 (2.769:2.769:2.769))
    (INTERCONNECT \\Line\:BUART\:rx_state_3\\.q \\Line\:BUART\:rx_state_3\\.main_3 (2.785:2.785:2.785))
    (INTERCONNECT \\Line\:BUART\:rx_state_3\\.q \\Line\:BUART\:rx_state_stop1_reg\\.main_2 (2.769:2.769:2.769))
    (INTERCONNECT \\Line\:BUART\:rx_state_3\\.q \\Line\:BUART\:rx_status_3\\.main_4 (2.785:2.785:2.785))
    (INTERCONNECT \\Line\:BUART\:rx_state_stop1_reg\\.q \\Line\:BUART\:rx_status_5\\.main_1 (6.075:6.075:6.075))
    (INTERCONNECT \\Line\:BUART\:rx_status_3\\.q \\Line\:BUART\:sRX\:RxSts\\.status_3 (6.309:6.309:6.309))
    (INTERCONNECT \\Line\:BUART\:rx_status_4\\.q \\Line\:BUART\:sRX\:RxSts\\.status_4 (2.326:2.326:2.326))
    (INTERCONNECT \\Line\:BUART\:rx_status_5\\.q \\Line\:BUART\:sRX\:RxSts\\.status_5 (2.315:2.315:2.315))
    (INTERCONNECT \\Line\:BUART\:tx_bitclk\\.q \\Line\:BUART\:counter_load_not\\.main_3 (3.227:3.227:3.227))
    (INTERCONNECT \\Line\:BUART\:tx_bitclk\\.q \\Line\:BUART\:tx_mark\\.main_4 (5.808:5.808:5.808))
    (INTERCONNECT \\Line\:BUART\:tx_bitclk\\.q \\Line\:BUART\:tx_state_0\\.main_4 (5.808:5.808:5.808))
    (INTERCONNECT \\Line\:BUART\:tx_bitclk\\.q \\Line\:BUART\:tx_state_1\\.main_3 (2.301:2.301:2.301))
    (INTERCONNECT \\Line\:BUART\:tx_bitclk\\.q \\Line\:BUART\:tx_state_2\\.main_3 (2.301:2.301:2.301))
    (INTERCONNECT \\Line\:BUART\:tx_bitclk\\.q \\Line\:BUART\:tx_status_0\\.main_4 (3.227:3.227:3.227))
    (INTERCONNECT \\Line\:BUART\:tx_bitclk\\.q \\Line\:BUART\:txn\\.main_5 (5.819:5.819:5.819))
    (INTERCONNECT \\Line\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl0_comb \\Line\:BUART\:tx_bitclk\\.main_0 (3.634:3.634:3.634))
    (INTERCONNECT \\Line\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl0_comb \\Line\:BUART\:tx_bitclk_enable_pre\\.main_0 (3.634:3.634:3.634))
    (INTERCONNECT \\Line\:BUART\:tx_bitclk_enable_pre\\.q \\Line\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (2.295:2.295:2.295))
    (INTERCONNECT \\Line\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl1_comb \\Line\:BUART\:tx_mark\\.main_5 (3.837:3.837:3.837))
    (INTERCONNECT \\Line\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl1_comb \\Line\:BUART\:tx_state_0\\.main_5 (3.837:3.837:3.837))
    (INTERCONNECT \\Line\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl1_comb \\Line\:BUART\:txn\\.main_6 (3.846:3.846:3.846))
    (INTERCONNECT \\Line\:BUART\:tx_ctrl_mark_last\\.q \\Line\:BUART\:tx_mark\\.main_6 (2.304:2.304:2.304))
    (INTERCONNECT \\Line\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\Line\:BUART\:sTX\:TxSts\\.status_1 (6.409:6.409:6.409))
    (INTERCONNECT \\Line\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\Line\:BUART\:tx_state_0\\.main_2 (11.815:11.815:11.815))
    (INTERCONNECT \\Line\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\Line\:BUART\:tx_status_0\\.main_2 (7.064:7.064:7.064))
    (INTERCONNECT \\Line\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\Line\:BUART\:sTX\:TxSts\\.status_3 (2.587:2.587:2.587))
    (INTERCONNECT \\Line\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\Line\:BUART\:tx_status_2\\.main_0 (2.591:2.591:2.591))
    (INTERCONNECT \\Line\:BUART\:tx_mark\\.q \\Line\:BUART\:tx_mark\\.main_7 (4.178:4.178:4.178))
    (INTERCONNECT \\Line\:BUART\:tx_mark\\.q \\Line\:BUART\:txn\\.main_7 (3.624:3.624:3.624))
    (INTERCONNECT \\Line\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\Line\:BUART\:txn\\.main_3 (5.180:5.180:5.180))
    (INTERCONNECT \\Line\:BUART\:tx_state_0\\.q \\Line\:BUART\:counter_load_not\\.main_1 (5.017:5.017:5.017))
    (INTERCONNECT \\Line\:BUART\:tx_state_0\\.q \\Line\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (6.113:6.113:6.113))
    (INTERCONNECT \\Line\:BUART\:tx_state_0\\.q \\Line\:BUART\:tx_mark\\.main_2 (2.928:2.928:2.928))
    (INTERCONNECT \\Line\:BUART\:tx_state_0\\.q \\Line\:BUART\:tx_state_0\\.main_1 (2.928:2.928:2.928))
    (INTERCONNECT \\Line\:BUART\:tx_state_0\\.q \\Line\:BUART\:tx_state_1\\.main_1 (6.085:6.085:6.085))
    (INTERCONNECT \\Line\:BUART\:tx_state_0\\.q \\Line\:BUART\:tx_state_2\\.main_1 (6.085:6.085:6.085))
    (INTERCONNECT \\Line\:BUART\:tx_state_0\\.q \\Line\:BUART\:tx_status_0\\.main_1 (5.017:5.017:5.017))
    (INTERCONNECT \\Line\:BUART\:tx_state_0\\.q \\Line\:BUART\:txn\\.main_2 (2.930:2.930:2.930))
    (INTERCONNECT \\Line\:BUART\:tx_state_1\\.q \\Line\:BUART\:counter_load_not\\.main_0 (3.538:3.538:3.538))
    (INTERCONNECT \\Line\:BUART\:tx_state_1\\.q \\Line\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (2.624:2.624:2.624))
    (INTERCONNECT \\Line\:BUART\:tx_state_1\\.q \\Line\:BUART\:tx_mark\\.main_1 (6.125:6.125:6.125))
    (INTERCONNECT \\Line\:BUART\:tx_state_1\\.q \\Line\:BUART\:tx_state_0\\.main_0 (6.125:6.125:6.125))
    (INTERCONNECT \\Line\:BUART\:tx_state_1\\.q \\Line\:BUART\:tx_state_1\\.main_0 (2.611:2.611:2.611))
    (INTERCONNECT \\Line\:BUART\:tx_state_1\\.q \\Line\:BUART\:tx_state_2\\.main_0 (2.611:2.611:2.611))
    (INTERCONNECT \\Line\:BUART\:tx_state_1\\.q \\Line\:BUART\:tx_status_0\\.main_0 (3.538:3.538:3.538))
    (INTERCONNECT \\Line\:BUART\:tx_state_1\\.q \\Line\:BUART\:txn\\.main_1 (6.133:6.133:6.133))
    (INTERCONNECT \\Line\:BUART\:tx_state_2\\.q \\Line\:BUART\:counter_load_not\\.main_2 (3.880:3.880:3.880))
    (INTERCONNECT \\Line\:BUART\:tx_state_2\\.q \\Line\:BUART\:tx_mark\\.main_3 (6.875:6.875:6.875))
    (INTERCONNECT \\Line\:BUART\:tx_state_2\\.q \\Line\:BUART\:tx_state_0\\.main_3 (6.875:6.875:6.875))
    (INTERCONNECT \\Line\:BUART\:tx_state_2\\.q \\Line\:BUART\:tx_state_1\\.main_2 (2.306:2.306:2.306))
    (INTERCONNECT \\Line\:BUART\:tx_state_2\\.q \\Line\:BUART\:tx_state_2\\.main_2 (2.306:2.306:2.306))
    (INTERCONNECT \\Line\:BUART\:tx_state_2\\.q \\Line\:BUART\:tx_status_0\\.main_3 (3.880:3.880:3.880))
    (INTERCONNECT \\Line\:BUART\:tx_state_2\\.q \\Line\:BUART\:txn\\.main_4 (6.883:6.883:6.883))
    (INTERCONNECT \\Line\:BUART\:tx_status_0\\.q \\Line\:BUART\:sTX\:TxSts\\.status_0 (5.889:5.889:5.889))
    (INTERCONNECT \\Line\:BUART\:tx_status_2\\.q \\Line\:BUART\:sTX\:TxSts\\.status_2 (2.328:2.328:2.328))
    (INTERCONNECT \\Line\:BUART\:txn\\.q Net_438.main_0 (5.264:5.264:5.264))
    (INTERCONNECT \\Line\:BUART\:txn\\.q \\Line\:BUART\:txn\\.main_0 (3.201:3.201:3.201))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Line\:BUART\:pollcount_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Line\:BUART\:pollcount_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Line\:BUART\:rx_address_detected\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Line\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Line\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Line\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Line\:BUART\:rx_markspace_pre\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Line\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Line\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Line\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Line\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Line\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Line\:BUART\:sCR\:SyncCtl\:CtrlReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Line\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Line\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Line\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Line\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Line\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Line\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Line\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Line\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Line\:BUART\:tx_mark\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Line\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Line\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Line\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Line\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\UART_2\:BUART\:counter_load_not\\.q \\UART_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.309:2.309:2.309))
    (INTERCONNECT \\UART_2\:BUART\:tx_bitclk\\.q \\UART_2\:BUART\:counter_load_not\\.main_3 (3.723:3.723:3.723))
    (INTERCONNECT \\UART_2\:BUART\:tx_bitclk\\.q \\UART_2\:BUART\:tx_state_0\\.main_4 (6.447:6.447:6.447))
    (INTERCONNECT \\UART_2\:BUART\:tx_bitclk\\.q \\UART_2\:BUART\:tx_state_1\\.main_3 (6.447:6.447:6.447))
    (INTERCONNECT \\UART_2\:BUART\:tx_bitclk\\.q \\UART_2\:BUART\:tx_state_2\\.main_3 (6.447:6.447:6.447))
    (INTERCONNECT \\UART_2\:BUART\:tx_bitclk\\.q \\UART_2\:BUART\:tx_status_0\\.main_4 (6.447:6.447:6.447))
    (INTERCONNECT \\UART_2\:BUART\:tx_bitclk\\.q \\UART_2\:BUART\:txn\\.main_5 (3.723:3.723:3.723))
    (INTERCONNECT \\UART_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl0_comb \\UART_2\:BUART\:tx_bitclk\\.main_0 (2.902:2.902:2.902))
    (INTERCONNECT \\UART_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl0_comb \\UART_2\:BUART\:tx_bitclk_enable_pre\\.main_0 (2.902:2.902:2.902))
    (INTERCONNECT \\UART_2\:BUART\:tx_bitclk_enable_pre\\.q \\UART_2\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (6.634:6.634:6.634))
    (INTERCONNECT \\UART_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl1_comb \\UART_2\:BUART\:tx_state_1\\.main_4 (6.732:6.732:6.732))
    (INTERCONNECT \\UART_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl1_comb \\UART_2\:BUART\:tx_state_2\\.main_4 (6.732:6.732:6.732))
    (INTERCONNECT \\UART_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl1_comb \\UART_2\:BUART\:txn\\.main_6 (3.428:3.428:3.428))
    (INTERCONNECT \\UART_2\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_2\:BUART\:sTX\:TxSts\\.status_1 (4.560:4.560:4.560))
    (INTERCONNECT \\UART_2\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_2\:BUART\:tx_state_0\\.main_2 (3.216:3.216:3.216))
    (INTERCONNECT \\UART_2\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_2\:BUART\:tx_status_0\\.main_2 (3.216:3.216:3.216))
    (INTERCONNECT \\UART_2\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_2\:BUART\:sTX\:TxSts\\.status_3 (3.091:3.091:3.091))
    (INTERCONNECT \\UART_2\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_2\:BUART\:tx_status_2\\.main_0 (3.063:3.063:3.063))
    (INTERCONNECT \\UART_2\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART_2\:BUART\:txn\\.main_3 (6.234:6.234:6.234))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_0\\.q \\UART_2\:BUART\:counter_load_not\\.main_1 (6.810:6.810:6.810))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_0\\.q \\UART_2\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (4.104:4.104:4.104))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_0\\.q \\UART_2\:BUART\:tx_state_0\\.main_1 (4.107:4.107:4.107))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_0\\.q \\UART_2\:BUART\:tx_state_1\\.main_1 (4.107:4.107:4.107))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_0\\.q \\UART_2\:BUART\:tx_state_2\\.main_1 (4.107:4.107:4.107))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_0\\.q \\UART_2\:BUART\:tx_status_0\\.main_1 (4.107:4.107:4.107))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_0\\.q \\UART_2\:BUART\:txn\\.main_2 (6.810:6.810:6.810))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_1\\.q \\UART_2\:BUART\:counter_load_not\\.main_0 (6.842:6.842:6.842))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_1\\.q \\UART_2\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (4.097:4.097:4.097))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_1\\.q \\UART_2\:BUART\:tx_state_0\\.main_0 (4.101:4.101:4.101))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_1\\.q \\UART_2\:BUART\:tx_state_1\\.main_0 (4.101:4.101:4.101))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_1\\.q \\UART_2\:BUART\:tx_state_2\\.main_0 (4.101:4.101:4.101))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_1\\.q \\UART_2\:BUART\:tx_status_0\\.main_0 (4.101:4.101:4.101))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_1\\.q \\UART_2\:BUART\:txn\\.main_1 (6.842:6.842:6.842))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_2\\.q \\UART_2\:BUART\:counter_load_not\\.main_2 (6.727:6.727:6.727))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_2\\.q \\UART_2\:BUART\:tx_state_0\\.main_3 (3.440:3.440:3.440))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_2\\.q \\UART_2\:BUART\:tx_state_1\\.main_2 (3.440:3.440:3.440))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_2\\.q \\UART_2\:BUART\:tx_state_2\\.main_2 (3.440:3.440:3.440))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_2\\.q \\UART_2\:BUART\:tx_status_0\\.main_3 (3.440:3.440:3.440))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_2\\.q \\UART_2\:BUART\:txn\\.main_4 (6.727:6.727:6.727))
    (INTERCONNECT \\UART_2\:BUART\:tx_status_0\\.q \\UART_2\:BUART\:sTX\:TxSts\\.status_0 (2.927:2.927:2.927))
    (INTERCONNECT \\UART_2\:BUART\:tx_status_2\\.q \\UART_2\:BUART\:sTX\:TxSts\\.status_2 (2.315:2.315:2.315))
    (INTERCONNECT \\UART_2\:BUART\:txn\\.q Net_171.main_0 (2.292:2.292:2.292))
    (INTERCONNECT \\UART_2\:BUART\:txn\\.q \\UART_2\:BUART\:txn\\.main_0 (2.292:2.292:2.292))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_2\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_2\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_2\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_2\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_2\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_2\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_2\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\UART_PS2\:BUART\:rx_address_detected\\.q \\UART_PS2\:BUART\:rx_counter_load\\.main_0 (7.391:7.391:7.391))
    (INTERCONNECT \\UART_PS2\:BUART\:rx_address_detected\\.q \\UART_PS2\:BUART\:rx_load_fifo\\.main_0 (7.391:7.391:7.391))
    (INTERCONNECT \\UART_PS2\:BUART\:rx_address_detected\\.q \\UART_PS2\:BUART\:rx_state_0\\.main_0 (6.460:6.460:6.460))
    (INTERCONNECT \\UART_PS2\:BUART\:rx_address_detected\\.q \\UART_PS2\:BUART\:rx_state_2\\.main_0 (7.391:7.391:7.391))
    (INTERCONNECT \\UART_PS2\:BUART\:rx_address_detected\\.q \\UART_PS2\:BUART\:rx_state_3\\.main_0 (6.460:6.460:6.460))
    (INTERCONNECT \\UART_PS2\:BUART\:rx_address_detected\\.q \\UART_PS2\:BUART\:rx_state_stop1_reg\\.main_0 (7.391:7.391:7.391))
    (INTERCONNECT \\UART_PS2\:BUART\:rx_address_detected\\.q \\UART_PS2\:BUART\:rx_status_3\\.main_0 (6.460:6.460:6.460))
    (INTERCONNECT \\UART_PS2\:BUART\:rx_address_detected\\.q \\UART_PS2\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (6.479:6.479:6.479))
    (INTERCONNECT \\UART_PS2\:BUART\:rx_bitclk_enable\\.q \\UART_PS2\:BUART\:rx_load_fifo\\.main_2 (2.636:2.636:2.636))
    (INTERCONNECT \\UART_PS2\:BUART\:rx_bitclk_enable\\.q \\UART_PS2\:BUART\:rx_state_0\\.main_2 (4.886:4.886:4.886))
    (INTERCONNECT \\UART_PS2\:BUART\:rx_bitclk_enable\\.q \\UART_PS2\:BUART\:rx_state_2\\.main_2 (2.636:2.636:2.636))
    (INTERCONNECT \\UART_PS2\:BUART\:rx_bitclk_enable\\.q \\UART_PS2\:BUART\:rx_state_3\\.main_2 (4.886:4.886:4.886))
    (INTERCONNECT \\UART_PS2\:BUART\:rx_bitclk_enable\\.q \\UART_PS2\:BUART\:rx_status_3\\.main_2 (4.886:4.886:4.886))
    (INTERCONNECT \\UART_PS2\:BUART\:rx_bitclk_enable\\.q \\UART_PS2\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (4.324:4.324:4.324))
    (INTERCONNECT \\UART_PS2\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART_PS2\:BUART\:rx_bitclk_enable\\.main_2 (2.325:2.325:2.325))
    (INTERCONNECT \\UART_PS2\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN6_0.main_1 (3.980:3.980:3.980))
    (INTERCONNECT \\UART_PS2\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN6_1.main_1 (3.980:3.980:3.980))
    (INTERCONNECT \\UART_PS2\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_PS2\:BUART\:rx_bitclk_enable\\.main_1 (2.319:2.319:2.319))
    (INTERCONNECT \\UART_PS2\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN6_0.main_0 (3.993:3.993:3.993))
    (INTERCONNECT \\UART_PS2\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN6_1.main_0 (3.993:3.993:3.993))
    (INTERCONNECT \\UART_PS2\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_PS2\:BUART\:rx_bitclk_enable\\.main_0 (2.333:2.333:2.333))
    (INTERCONNECT \\UART_PS2\:BUART\:rx_counter_load\\.q \\UART_PS2\:BUART\:sRX\:RxBitCounter\\.load (2.311:2.311:2.311))
    (INTERCONNECT \\UART_PS2\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\UART_PS2\:BUART\:rx_status_4\\.main_1 (2.895:2.895:2.895))
    (INTERCONNECT \\UART_PS2\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\UART_PS2\:BUART\:rx_status_5\\.main_0 (2.886:2.886:2.886))
    (INTERCONNECT \\UART_PS2\:BUART\:rx_last\\.q \\UART_PS2\:BUART\:rx_state_2\\.main_5 (2.915:2.915:2.915))
    (INTERCONNECT \\UART_PS2\:BUART\:rx_load_fifo\\.q \\UART_PS2\:BUART\:rx_status_4\\.main_0 (4.385:4.385:4.385))
    (INTERCONNECT \\UART_PS2\:BUART\:rx_load_fifo\\.q \\UART_PS2\:BUART\:sRX\:RxShifter\:u0\\.f0_load (6.551:6.551:6.551))
    (INTERCONNECT \\UART_PS2\:BUART\:rx_postpoll\\.q \\UART_PS2\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.912:2.912:2.912))
    (INTERCONNECT \\UART_PS2\:BUART\:rx_state_0\\.q \\UART_PS2\:BUART\:rx_counter_load\\.main_1 (5.730:5.730:5.730))
    (INTERCONNECT \\UART_PS2\:BUART\:rx_state_0\\.q \\UART_PS2\:BUART\:rx_load_fifo\\.main_1 (5.730:5.730:5.730))
    (INTERCONNECT \\UART_PS2\:BUART\:rx_state_0\\.q \\UART_PS2\:BUART\:rx_state_0\\.main_1 (5.611:5.611:5.611))
    (INTERCONNECT \\UART_PS2\:BUART\:rx_state_0\\.q \\UART_PS2\:BUART\:rx_state_2\\.main_1 (5.730:5.730:5.730))
    (INTERCONNECT \\UART_PS2\:BUART\:rx_state_0\\.q \\UART_PS2\:BUART\:rx_state_3\\.main_1 (5.611:5.611:5.611))
    (INTERCONNECT \\UART_PS2\:BUART\:rx_state_0\\.q \\UART_PS2\:BUART\:rx_state_stop1_reg\\.main_1 (5.730:5.730:5.730))
    (INTERCONNECT \\UART_PS2\:BUART\:rx_state_0\\.q \\UART_PS2\:BUART\:rx_status_3\\.main_1 (5.611:5.611:5.611))
    (INTERCONNECT \\UART_PS2\:BUART\:rx_state_0\\.q \\UART_PS2\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (7.065:7.065:7.065))
    (INTERCONNECT \\UART_PS2\:BUART\:rx_state_2\\.q \\UART_PS2\:BUART\:rx_counter_load\\.main_3 (2.647:2.647:2.647))
    (INTERCONNECT \\UART_PS2\:BUART\:rx_state_2\\.q \\UART_PS2\:BUART\:rx_load_fifo\\.main_4 (2.647:2.647:2.647))
    (INTERCONNECT \\UART_PS2\:BUART\:rx_state_2\\.q \\UART_PS2\:BUART\:rx_state_0\\.main_4 (3.434:3.434:3.434))
    (INTERCONNECT \\UART_PS2\:BUART\:rx_state_2\\.q \\UART_PS2\:BUART\:rx_state_2\\.main_4 (2.647:2.647:2.647))
    (INTERCONNECT \\UART_PS2\:BUART\:rx_state_2\\.q \\UART_PS2\:BUART\:rx_state_3\\.main_4 (3.434:3.434:3.434))
    (INTERCONNECT \\UART_PS2\:BUART\:rx_state_2\\.q \\UART_PS2\:BUART\:rx_state_stop1_reg\\.main_3 (2.647:2.647:2.647))
    (INTERCONNECT \\UART_PS2\:BUART\:rx_state_2\\.q \\UART_PS2\:BUART\:rx_status_3\\.main_4 (3.434:3.434:3.434))
    (INTERCONNECT \\UART_PS2\:BUART\:rx_state_3\\.q \\UART_PS2\:BUART\:rx_counter_load\\.main_2 (3.413:3.413:3.413))
    (INTERCONNECT \\UART_PS2\:BUART\:rx_state_3\\.q \\UART_PS2\:BUART\:rx_load_fifo\\.main_3 (3.413:3.413:3.413))
    (INTERCONNECT \\UART_PS2\:BUART\:rx_state_3\\.q \\UART_PS2\:BUART\:rx_state_0\\.main_3 (2.649:2.649:2.649))
    (INTERCONNECT \\UART_PS2\:BUART\:rx_state_3\\.q \\UART_PS2\:BUART\:rx_state_2\\.main_3 (3.413:3.413:3.413))
    (INTERCONNECT \\UART_PS2\:BUART\:rx_state_3\\.q \\UART_PS2\:BUART\:rx_state_3\\.main_3 (2.649:2.649:2.649))
    (INTERCONNECT \\UART_PS2\:BUART\:rx_state_3\\.q \\UART_PS2\:BUART\:rx_state_stop1_reg\\.main_2 (3.413:3.413:3.413))
    (INTERCONNECT \\UART_PS2\:BUART\:rx_state_3\\.q \\UART_PS2\:BUART\:rx_status_3\\.main_3 (2.649:2.649:2.649))
    (INTERCONNECT \\UART_PS2\:BUART\:rx_state_stop1_reg\\.q \\UART_PS2\:BUART\:rx_status_5\\.main_1 (2.303:2.303:2.303))
    (INTERCONNECT \\UART_PS2\:BUART\:rx_status_3\\.q \\UART_PS2\:BUART\:sRX\:RxSts\\.status_3 (6.848:6.848:6.848))
    (INTERCONNECT \\UART_PS2\:BUART\:rx_status_4\\.q \\UART_PS2\:BUART\:sRX\:RxSts\\.status_4 (7.678:7.678:7.678))
    (INTERCONNECT \\UART_PS2\:BUART\:rx_status_5\\.q \\UART_PS2\:BUART\:sRX\:RxSts\\.status_5 (7.377:7.377:7.377))
    (INTERCONNECT ClockBlock.dclk_glb_1 MODIN6_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 MODIN6_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_PS2\:BUART\:rx_address_detected\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_PS2\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_PS2\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_PS2\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_PS2\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_PS2\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_PS2\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_PS2\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_PS2\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_PS2\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_PS2\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_PS2\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT LIN_RX\(0\)_PAD LIN_RX\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LIN_TX\(0\).pad_out LIN_TX\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT LIN_TX\(0\)_PAD LIN_TX\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Line_Rx\(0\)_PAD Line_Rx\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Line_Tx\(0\).pad_out Line_Tx\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Line_Tx\(0\)_PAD Line_Tx\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PS2_IN\(0\)_PAD PS2_IN\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_UART\(0\).pad_out Tx_UART\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Tx_UART\(0\)_PAD Tx_UART\(0\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
