
37. Printing statistics.

=== rr_4x4_37 ===

   Number of wires:                 16
   Number of wire bits:             62
   Number of public wires:          16
   Number of public wire bits:      62
   Number of ports:                  3
   Number of port bits:             16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_2_2                          4
     customAdder4_0                  1
     customAdder6_1                  1

   Area for cell type \NR_2_2 is unknown!
   Area for cell type \customAdder6_1 is unknown!
   Area for cell type \customAdder4_0 is unknown!

=== rr_6x6_36 ===

   Number of wires:                 16
   Number of wire bits:             92
   Number of public wires:          16
   Number of public wire bits:      92
   Number of ports:                  3
   Number of port bits:             24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_2_2                          1
     NR_2_4                          1
     NR_4_2                          1
     customAdder10_3                 1
     customAdder6_0                  1
     rr_4x4_37                       1

   Area for cell type \NR_4_2 is unknown!
   Area for cell type \NR_2_2 is unknown!
   Area for cell type \NR_2_4 is unknown!
   Area for cell type \customAdder10_3 is unknown!
   Area for cell type \customAdder6_0 is unknown!
   Area for cell type \rr_4x4_37 is unknown!

=== rr_3x3_29 ===

   Number of wires:                 16
   Number of wire bits:             41
   Number of public wires:          16
   Number of public wire bits:      41
   Number of ports:                  3
   Number of port bits:             12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_1_1                          1
     NR_1_2                          1
     NR_2_1                          1
     NR_2_2                          1
     customAdder2_0                  1
     customAdder3_0                  1

   Area for cell type \NR_2_2 is unknown!
   Area for cell type \NR_2_1 is unknown!
   Area for cell type \NR_1_1 is unknown!
   Area for cell type \NR_1_2 is unknown!
   Area for cell type \customAdder2_0 is unknown!
   Area for cell type \customAdder3_0 is unknown!

=== rr_4x4_25 ===

   Number of wires:                 16
   Number of wire bits:             56
   Number of public wires:          16
   Number of public wire bits:      56
   Number of ports:                  3
   Number of port bits:             16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_1_1                          1
     NR_1_3                          1
     NR_3_1                          1
     customAdder3_0                  1
     customAdder4_0                  1
     rr_3x3_29                       1

   Area for cell type \NR_3_1 is unknown!
   Area for cell type \NR_1_3 is unknown!
   Area for cell type \NR_1_1 is unknown!
   Area for cell type \customAdder3_0 is unknown!
   Area for cell type \customAdder4_0 is unknown!
   Area for cell type \rr_3x3_29 is unknown!

=== rr_19x19_21 ===

   Number of wires:                 16
   Number of wire bits:            287
   Number of public wires:          16
   Number of public wire bits:     287
   Number of ports:                  3
   Number of port bits:             76
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_15_15                        1
     NR_15_4                         1
     NR_4_15                         1
     customAdder19_0                 1
     customAdder34_14                1
     rr_4x4_25                       1

   Area for cell type \NR_4_15 is unknown!
   Area for cell type \NR_15_4 is unknown!
   Area for cell type \NR_15_15 is unknown!
   Area for cell type \customAdder34_14 is unknown!
   Area for cell type \customAdder19_0 is unknown!
   Area for cell type \rr_4x4_25 is unknown!

=== rr_3x3_14 ===

   Number of wires:                 16
   Number of wire bits:             41
   Number of public wires:          16
   Number of public wire bits:      41
   Number of ports:                  3
   Number of port bits:             12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_1_1                          1
     NR_1_2                          1
     NR_2_1                          1
     NR_2_2                          1
     customAdder2_0                  1
     customAdder3_0                  1

   Area for cell type \NR_2_2 is unknown!
   Area for cell type \NR_2_1 is unknown!
   Area for cell type \NR_1_1 is unknown!
   Area for cell type \NR_1_2 is unknown!
   Area for cell type \customAdder2_0 is unknown!
   Area for cell type \customAdder3_0 is unknown!

=== rr_3x3_4 ===

   Number of wires:                 16
   Number of wire bits:             43
   Number of public wires:          16
   Number of public wire bits:      43
   Number of ports:                  3
   Number of port bits:             12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_1_1                          1
     NR_1_2                          1
     NR_2_1                          1
     NR_2_2                          1
     customAdder2_0                  1
     customAdder5_2                  1

   Area for cell type \NR_2_2 is unknown!
   Area for cell type \NR_2_1 is unknown!
   Area for cell type \NR_1_1 is unknown!
   Area for cell type \NR_1_2 is unknown!
   Area for cell type \customAdder2_0 is unknown!
   Area for cell type \customAdder5_2 is unknown!

=== rr_4x4_3 ===

   Number of wires:                 16
   Number of wire bits:             58
   Number of public wires:          16
   Number of public wire bits:      58
   Number of ports:                  3
   Number of port bits:             16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_1_1                          1
     NR_1_3                          1
     NR_3_1                          1
     customAdder3_0                  1
     customAdder7_3                  1
     rr_3x3_4                        1

   Area for cell type \NR_3_1 is unknown!
   Area for cell type \NR_1_3 is unknown!
   Area for cell type \NR_1_1 is unknown!
   Area for cell type \customAdder7_3 is unknown!
   Area for cell type \customAdder3_0 is unknown!
   Area for cell type \rr_3x3_4 is unknown!

=== rr_7x7_2 ===

   Number of wires:                 16
   Number of wire bits:            107
   Number of public wires:          16
   Number of public wire bits:     107
   Number of ports:                  3
   Number of port bits:             28
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_3_4                          1
     NR_4_3                          1
     customAdder11_3                 1
     customAdder7_0                  1
     rr_3x3_14                       1
     rr_4x4_3                        1

   Area for cell type \NR_4_3 is unknown!
   Area for cell type \NR_3_4 is unknown!
   Area for cell type \customAdder7_0 is unknown!
   Area for cell type \customAdder11_3 is unknown!
   Area for cell type \rr_4x4_3 is unknown!
   Area for cell type \rr_3x3_14 is unknown!

=== rr_26x26_1 ===

   Number of wires:                 16
   Number of wire bits:            392
   Number of public wires:          16
   Number of public wire bits:     392
   Number of ports:                  3
   Number of port bits:            104
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_19_7                         1
     NR_7_19                         1
     customAdder26_0                 1
     customAdder33_6                 1
     rr_19x19_21                     1
     rr_7x7_2                        1

   Area for cell type \NR_7_19 is unknown!
   Area for cell type \NR_19_7 is unknown!
   Area for cell type \customAdder33_6 is unknown!
   Area for cell type \customAdder26_0 is unknown!
   Area for cell type \rr_7x7_2 is unknown!
   Area for cell type \rr_19x19_21 is unknown!

=== multiplier32bit_18 ===

   Number of wires:                 16
   Number of wire bits:            482
   Number of public wires:          16
   Number of public wire bits:     482
   Number of ports:                  3
   Number of port bits:            128
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_26_6                         1
     NR_6_26                         1
     customAdder32_0                 1
     customAdder58_25                1
     rr_26x26_1                      1
     rr_6x6_36                       1

   Area for cell type \NR_26_6 is unknown!
   Area for cell type \NR_6_26 is unknown!
   Area for cell type \customAdder58_25 is unknown!
   Area for cell type \customAdder32_0 is unknown!
   Area for cell type \rr_26x26_1 is unknown!
   Area for cell type \rr_6x6_36 is unknown!

=== unsignedBrentKungAdder32bit ===

   Number of wires:                181
   Number of wire bits:            275
   Number of public wires:         181
   Number of public wire bits:     275
   Number of ports:                  3
   Number of port bits:             97
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                120
     BitwisePG                      32
     BlackCell                      26
     GrayCell                       31
     XorGate                        31

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder32_0 ===

   Number of wires:                  3
   Number of wire bits:             97
   Number of public wires:           3
   Number of public wire bits:      97
   Number of ports:                  3
   Number of port bits:             97
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder32bit      1

   Area for cell type \unsignedBrentKungAdder32bit is unknown!

=== XorGate ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     XOR2xp5_ASAP7_75t_R             1

   Chip area for module '\XorGate': 0.131220
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder11_3 ===

   Number of wires:                  3
   Number of wire bits:             31
   Number of public wires:           3
   Number of public wire bits:      31
   Number of ports:                  3
   Number of port bits:             31
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder11bit      1

   Area for cell type \unsignedBrentKungAdder11bit is unknown!

=== GrayCell ===

   Number of wires:                  5
   Number of wire bits:              5
   Number of public wires:           5
   Number of public wire bits:       5
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     AO21x1_ASAP7_75t_R              1

   Chip area for module '\GrayCell': 0.087480
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder4_0 ===

   Number of wires:                  3
   Number of wire bits:             13
   Number of public wires:           3
   Number of public wire bits:      13
   Number of ports:                  3
   Number of port bits:             13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder4bit      1

   Area for cell type \unsignedBrentKungAdder4bit is unknown!

=== BlackCell ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  6
   Number of port bits:              6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              1
     AO21x1_ASAP7_75t_R              1

   Chip area for module '\BlackCell': 0.174960
     of which used for sequential elements: 0.000000 (0.00%)

=== BitwisePG ===

   Number of wires:                  4
   Number of wire bits:              4
   Number of public wires:           4
   Number of public wire bits:       4
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              1
     XOR2xp5_ASAP7_75t_R             1

   Chip area for module '\BitwisePG': 0.218700
     of which used for sequential elements: 0.000000 (0.00%)

=== unsignedBrentKungAdder11bit ===

   Number of wires:                 55
   Number of wire bits:             86
   Number of public wires:          55
   Number of public wire bits:      86
   Number of ports:                  3
   Number of port bits:             34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     BitwisePG                      11
     BlackCell                       5
     GrayCell                       10
     XorGate                        10

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder4bit ===

   Number of wires:                 19
   Number of wire bits:             29
   Number of public wires:          19
   Number of public wire bits:      29
   Number of ports:                  3
   Number of port bits:             13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     BitwisePG                       4
     BlackCell                       1
     GrayCell                        3
     XorGate                         3

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder10_3 ===

   Number of wires:                  3
   Number of wire bits:             28
   Number of public wires:           3
   Number of public wire bits:      28
   Number of ports:                  3
   Number of port bits:             28
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder10bit      1

   Area for cell type \unsignedBrentKungAdder10bit is unknown!

=== unsignedBrentKungAdder3bit ===

   Number of wires:                 13
   Number of wire bits:             20
   Number of public wires:          13
   Number of public wire bits:      20
   Number of ports:                  3
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     BitwisePG                       3
     GrayCell                        2
     XorGate                         2

   Area for cell type \BitwisePG is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder19_0 ===

   Number of wires:                  3
   Number of wire bits:             58
   Number of public wires:           3
   Number of public wire bits:      58
   Number of ports:                  3
   Number of port bits:             58
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder19bit      1

   Area for cell type \unsignedBrentKungAdder19bit is unknown!

=== unsignedBrentKungAdder7bit ===

   Number of wires:                 33
   Number of wire bits:             52
   Number of public wires:          33
   Number of public wire bits:      52
   Number of ports:                  3
   Number of port bits:             22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 21
     BitwisePG                       7
     BlackCell                       2
     GrayCell                        6
     XorGate                         6

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder26_0 ===

   Number of wires:                  3
   Number of wire bits:             79
   Number of public wires:           3
   Number of public wire bits:      79
   Number of ports:                  3
   Number of port bits:             79
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder26bit      1

   Area for cell type \unsignedBrentKungAdder26bit is unknown!

=== unsignedBrentKungAdder6bit ===

   Number of wires:                 29
   Number of wire bits:             45
   Number of public wires:          29
   Number of public wire bits:      45
   Number of ports:                  3
   Number of port bits:             19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     BitwisePG                       6
     BlackCell                       2
     GrayCell                        5
     XorGate                         5

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder7_3 ===

   Number of wires:                  3
   Number of wire bits:             19
   Number of public wires:           3
   Number of public wire bits:      19
   Number of ports:                  3
   Number of port bits:             19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder7bit      1

   Area for cell type \unsignedBrentKungAdder7bit is unknown!

=== unsignedBrentKungAdder10bit ===

   Number of wires:                 51
   Number of wire bits:             79
   Number of public wires:          51
   Number of public wire bits:      79
   Number of ports:                  3
   Number of port bits:             31
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 33
     BitwisePG                      10
     BlackCell                       5
     GrayCell                        9
     XorGate                         9

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder6_1 ===

   Number of wires:                  3
   Number of wire bits:             18
   Number of public wires:           3
   Number of public wire bits:      18
   Number of ports:                  3
   Number of port bits:             18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder6bit      1

   Area for cell type \unsignedBrentKungAdder6bit is unknown!

=== unsignedBrentKungAdder19bit ===

   Number of wires:                101
   Number of wire bits:            156
   Number of public wires:         101
   Number of public wire bits:     156
   Number of ports:                  3
   Number of port bits:             58
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 67
     BitwisePG                      19
     BlackCell                      12
     GrayCell                       18
     XorGate                        18

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder26bit ===

   Number of wires:                143
   Number of wire bits:            219
   Number of public wires:         143
   Number of public wire bits:     219
   Number of ports:                  3
   Number of port bits:             79
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 95
     BitwisePG                      26
     BlackCell                      19
     GrayCell                       25
     XorGate                        25

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder2_0 ===

   Number of wires:                  3
   Number of wire bits:              7
   Number of public wires:           3
   Number of public wire bits:       7
   Number of ports:                  3
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder2bit      1

   Area for cell type \unsignedBrentKungAdder2bit is unknown!

=== customAdder7_0 ===

   Number of wires:                  3
   Number of wire bits:             22
   Number of public wires:           3
   Number of public wire bits:      22
   Number of ports:                  3
   Number of port bits:             22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder7bit      1

   Area for cell type \unsignedBrentKungAdder7bit is unknown!

=== customAdder33_6 ===

   Number of wires:                  3
   Number of wire bits:             94
   Number of public wires:           3
   Number of public wire bits:      94
   Number of ports:                  3
   Number of port bits:             94
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder33bit      1

   Area for cell type \unsignedBrentKungAdder33bit is unknown!

=== customAdder6_0 ===

   Number of wires:                  3
   Number of wire bits:             19
   Number of public wires:           3
   Number of public wire bits:      19
   Number of ports:                  3
   Number of port bits:             19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder6bit      1

   Area for cell type \unsignedBrentKungAdder6bit is unknown!

=== customAdder34_14 ===

   Number of wires:                  3
   Number of wire bits:             89
   Number of public wires:           3
   Number of public wire bits:      89
   Number of ports:                  3
   Number of port bits:             89
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder34bit      1

   Area for cell type \unsignedBrentKungAdder34bit is unknown!

=== unsignedBrentKungAdder2bit ===

   Number of wires:                  9
   Number of wire bits:             13
   Number of public wires:           9
   Number of public wire bits:      13
   Number of ports:                  3
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     BitwisePG                       2
     GrayCell                        1
     XorGate                         1

   Area for cell type \BitwisePG is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder58_25 ===

   Number of wires:                  3
   Number of wire bits:            150
   Number of public wires:           3
   Number of public wire bits:     150
   Number of ports:                  3
   Number of port bits:            150
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder58bit      1

   Area for cell type \unsignedBrentKungAdder58bit is unknown!

=== unsignedBrentKungAdder5bit ===

   Number of wires:                 23
   Number of wire bits:             36
   Number of public wires:          23
   Number of public wire bits:      36
   Number of ports:                  3
   Number of port bits:             16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     BitwisePG                       5
     BlackCell                       1
     GrayCell                        4
     XorGate                         4

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== NR_1_1 ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     AND2x2_ASAP7_75t_R              1

   Chip area for module '\NR_1_1': 0.087480
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder3_0 ===

   Number of wires:                  3
   Number of wire bits:             10
   Number of public wires:           3
   Number of public wire bits:      10
   Number of ports:                  3
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder3bit      1

   Area for cell type \unsignedBrentKungAdder3bit is unknown!

=== unsignedBrentKungAdder34bit ===

   Number of wires:                171
   Number of wire bits:            271
   Number of public wires:         171
   Number of public wire bits:     271
   Number of ports:                  3
   Number of port bits:            103
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                127
     BitwisePG                      34
     BlackCell                      27
     GrayCell                       33
     XorGate                        33

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== HalfAdder ===

   Number of wires:                  4
   Number of wire bits:              4
   Number of public wires:           4
   Number of public wire bits:       4
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              1
     XOR2xp5_ASAP7_75t_R             1

   Chip area for module '\HalfAdder': 0.218700
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_1_3 ===

   Number of wires:                  3
   Number of wire bits:              7
   Number of public wires:           3
   Number of public wire bits:       7
   Number of ports:                  3
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     AND2x2_ASAP7_75t_R              3

   Chip area for module '\NR_1_3': 0.262440
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder5_2 ===

   Number of wires:                  3
   Number of wire bits:             14
   Number of public wires:           3
   Number of public wire bits:      14
   Number of ports:                  3
   Number of port bits:             14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder5bit      1

   Area for cell type \unsignedBrentKungAdder5bit is unknown!

=== NR_1_2 ===

   Number of wires:                  3
   Number of wire bits:              5
   Number of public wires:           3
   Number of public wire bits:       5
   Number of ports:                  3
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              2

   Chip area for module '\NR_1_2': 0.174960
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_3_4 ===

   Number of wires:                 21
   Number of wire bits:             32
   Number of public wires:          21
   Number of public wire bits:      32
   Number of ports:                  3
   Number of port bits:             14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     AndGate                        12
     FullAdder                       1
     HalfAdder                       2
     unsignedBrentKungAdder5bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder5bit is unknown!

=== FullAdder ===

   Number of wires:                  7
   Number of wire bits:              7
   Number of public wires:           7
   Number of public wire bits:       7
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     MAJx2_ASAP7_75t_R               1
     NAND3xp33_ASAP7_75t_R           1
     NOR3xp33_ASAP7_75t_R            1
     OAI21xp33_ASAP7_75t_R           1

   Chip area for module '\FullAdder': 0.349920
     of which used for sequential elements: 0.000000 (0.00%)

=== unsignedBrentKungAdder58bit ===

   Number of wires:                311
   Number of wire bits:            483
   Number of public wires:         311
   Number of public wire bits:     483
   Number of ports:                  3
   Number of port bits:            175
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                221
     BitwisePG                      58
     BlackCell                      49
     GrayCell                       57
     XorGate                        57

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== NR_2_2 ===

   Number of wires:                  7
   Number of wire bits:             12
   Number of public wires:           7
   Number of public wire bits:      12
   Number of ports:                  3
   Number of port bits:              8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     AndGate                         4
     unsignedBrentKungAdder1bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \unsignedBrentKungAdder1bit is unknown!

=== unsignedBrentKungAdder1bit ===

   Number of wires:                  3
   Number of wire bits:              4
   Number of public wires:           3
   Number of public wire bits:       4
   Number of ports:                  3
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              1
     XOR2xp5_ASAP7_75t_R             1

   Chip area for module '\unsignedBrentKungAdder1bit': 0.218700
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_6_26 ===

   Number of wires:                359
   Number of wire bits:            420
   Number of public wires:         359
   Number of public wire bits:     420
   Number of ports:                  3
   Number of port bits:             64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                257
     AndGate                       156
     FullAdder                      95
     HalfAdder                       5
     unsignedBrentKungAdder30bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder30bit is unknown!

=== AndGate ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     AND2x2_ASAP7_75t_R              1

   Chip area for module '\AndGate': 0.087480
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_2_4 ===

   Number of wires:                 11
   Number of wire bits:             20
   Number of public wires:          11
   Number of public wire bits:      20
   Number of ports:                  3
   Number of port bits:             12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     AndGate                         8
     unsignedBrentKungAdder3bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \unsignedBrentKungAdder3bit is unknown!

=== NR_15_15 ===

   Number of wires:                587
   Number of wire bits:            644
   Number of public wires:         587
   Number of public wire bits:     644
   Number of ports:                  3
   Number of port bits:             60
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                408
     AndGate                       225
     FullAdder                     168
     HalfAdder                      14
     unsignedBrentKungAdder28bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder28bit is unknown!

=== unsignedBrentKungAdder24bit ===

   Number of wires:                133
   Number of wire bits:            203
   Number of public wires:         133
   Number of public wire bits:     203
   Number of ports:                  3
   Number of port bits:             73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 88
     BitwisePG                      24
     BlackCell                      18
     GrayCell                       23
     XorGate                        23

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== NR_7_19 ===

   Number of wires:                316
   Number of wire bits:            365
   Number of public wires:         316
   Number of public wire bits:     365
   Number of ports:                  3
   Number of port bits:             52
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                224
     AndGate                       133
     FullAdder                      84
     HalfAdder                       6
     unsignedBrentKungAdder24bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder24bit is unknown!

=== NR_2_1 ===

   Number of wires:                  3
   Number of wire bits:              5
   Number of public wires:           3
   Number of public wire bits:       5
   Number of ports:                  3
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              2

   Chip area for module '\NR_2_1': 0.174960
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_19_7 ===

   Number of wires:                316
   Number of wire bits:            365
   Number of public wires:         316
   Number of public wire bits:     365
   Number of ports:                  3
   Number of port bits:             52
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                224
     AndGate                       133
     FullAdder                      84
     HalfAdder                       6
     unsignedBrentKungAdder24bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder24bit is unknown!

=== NR_15_4 ===

   Number of wires:                119
   Number of wire bits:            154
   Number of public wires:         119
   Number of public wire bits:     154
   Number of ports:                  3
   Number of port bits:             38
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 89
     AndGate                        60
     FullAdder                      25
     HalfAdder                       3
     unsignedBrentKungAdder17bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder17bit is unknown!

=== unsignedBrentKungAdder28bit ===

   Number of wires:                155
   Number of wire bits:            237
   Number of public wires:         155
   Number of public wire bits:     237
   Number of ports:                  3
   Number of port bits:             85
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                103
     BitwisePG                      28
     BlackCell                      21
     GrayCell                       27
     XorGate                        27

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== NR_4_2 ===

   Number of wires:                 11
   Number of wire bits:             20
   Number of public wires:          11
   Number of public wire bits:      20
   Number of ports:                  3
   Number of port bits:             12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     AndGate                         8
     unsignedBrentKungAdder3bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \unsignedBrentKungAdder3bit is unknown!

=== NR_4_15 ===

   Number of wires:                119
   Number of wire bits:            154
   Number of public wires:         119
   Number of public wire bits:     154
   Number of ports:                  3
   Number of port bits:             38
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 89
     AndGate                        60
     FullAdder                      25
     HalfAdder                       3
     unsignedBrentKungAdder17bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder17bit is unknown!

=== unsignedBrentKungAdder30bit ===

   Number of wires:                165
   Number of wire bits:            253
   Number of public wires:         165
   Number of public wire bits:     253
   Number of ports:                  3
   Number of port bits:             91
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                110
     BitwisePG                      30
     BlackCell                      22
     GrayCell                       29
     XorGate                        29

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder17bit ===

   Number of wires:                 91
   Number of wire bits:            140
   Number of public wires:          91
   Number of public wire bits:     140
   Number of ports:                  3
   Number of port bits:             52
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 60
     BitwisePG                      17
     BlackCell                      11
     GrayCell                       16
     XorGate                        16

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== NR_3_1 ===

   Number of wires:                  3
   Number of wire bits:              7
   Number of public wires:           3
   Number of public wire bits:       7
   Number of ports:                  3
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     AND2x2_ASAP7_75t_R              3

   Chip area for module '\NR_3_1': 0.262440
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_4_3 ===

   Number of wires:                 21
   Number of wire bits:             32
   Number of public wires:          21
   Number of public wire bits:      32
   Number of ports:                  3
   Number of port bits:             14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     AndGate                        12
     FullAdder                       1
     HalfAdder                       2
     unsignedBrentKungAdder5bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder5bit is unknown!

=== unsignedBrentKungAdder33bit ===

   Number of wires:                165
   Number of wire bits:            262
   Number of public wires:         165
   Number of public wire bits:     262
   Number of ports:                  3
   Number of port bits:            100
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                123
     BitwisePG                      33
     BlackCell                      26
     GrayCell                       32
     XorGate                        32

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== NR_26_6 ===

   Number of wires:                359
   Number of wire bits:            420
   Number of public wires:         359
   Number of public wire bits:     420
   Number of ports:                  3
   Number of port bits:             64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                257
     AndGate                       156
     FullAdder                      95
     HalfAdder                       5
     unsignedBrentKungAdder30bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder30bit is unknown!

=== design hierarchy ===

   multiplier32bit_18                1
     NR_26_6                         1
       AndGate                     156
       FullAdder                    95
       HalfAdder                     5
       unsignedBrentKungAdder30bit      1
         BitwisePG                  30
         BlackCell                  22
         GrayCell                   29
         XorGate                    29
     NR_6_26                         1
       AndGate                     156
       FullAdder                    95
       HalfAdder                     5
       unsignedBrentKungAdder30bit      1
         BitwisePG                  30
         BlackCell                  22
         GrayCell                   29
         XorGate                    29
     customAdder32_0                 1
       unsignedBrentKungAdder32bit      1
         BitwisePG                  32
         BlackCell                  26
         GrayCell                   31
         XorGate                    31
     customAdder58_25                1
       unsignedBrentKungAdder58bit      1
         BitwisePG                  58
         BlackCell                  49
         GrayCell                   57
         XorGate                    57
     rr_26x26_1                      1
       NR_19_7                       1
         AndGate                   133
         FullAdder                  84
         HalfAdder                   6
         unsignedBrentKungAdder24bit      1
           BitwisePG                24
           BlackCell                18
           GrayCell                 23
           XorGate                  23
       NR_7_19                       1
         AndGate                   133
         FullAdder                  84
         HalfAdder                   6
         unsignedBrentKungAdder24bit      1
           BitwisePG                24
           BlackCell                18
           GrayCell                 23
           XorGate                  23
       customAdder26_0               1
         unsignedBrentKungAdder26bit      1
           BitwisePG                26
           BlackCell                19
           GrayCell                 25
           XorGate                  25
       customAdder33_6               1
         unsignedBrentKungAdder33bit      1
           BitwisePG                33
           BlackCell                26
           GrayCell                 32
           XorGate                  32
       rr_19x19_21                   1
         NR_15_15                    1
           AndGate                 225
           FullAdder               168
           HalfAdder                14
           unsignedBrentKungAdder28bit      1
             BitwisePG              28
             BlackCell              21
             GrayCell               27
             XorGate                27
         NR_15_4                     1
           AndGate                  60
           FullAdder                25
           HalfAdder                 3
           unsignedBrentKungAdder17bit      1
             BitwisePG              17
             BlackCell              11
             GrayCell               16
             XorGate                16
         NR_4_15                     1
           AndGate                  60
           FullAdder                25
           HalfAdder                 3
           unsignedBrentKungAdder17bit      1
             BitwisePG              17
             BlackCell              11
             GrayCell               16
             XorGate                16
         customAdder19_0             1
           unsignedBrentKungAdder19bit      1
             BitwisePG              19
             BlackCell              12
             GrayCell               18
             XorGate                18
         customAdder34_14            1
           unsignedBrentKungAdder34bit      1
             BitwisePG              34
             BlackCell              27
             GrayCell               33
             XorGate                33
         rr_4x4_25                   1
           NR_1_1                    1
           NR_1_3                    1
           NR_3_1                    1
           customAdder3_0            1
             unsignedBrentKungAdder3bit      1
               BitwisePG             3
               GrayCell              2
               XorGate               2
           customAdder4_0            1
             unsignedBrentKungAdder4bit      1
               BitwisePG             4
               BlackCell             1
               GrayCell              3
               XorGate               3
           rr_3x3_29                 1
             NR_1_1                  1
             NR_1_2                  1
             NR_2_1                  1
             NR_2_2                  1
               AndGate               4
               unsignedBrentKungAdder1bit      1
             customAdder2_0          1
               unsignedBrentKungAdder2bit      1
                 BitwisePG           2
                 GrayCell            1
                 XorGate             1
             customAdder3_0          1
               unsignedBrentKungAdder3bit      1
                 BitwisePG           3
                 GrayCell            2
                 XorGate             2
       rr_7x7_2                      1
         NR_3_4                      1
           AndGate                  12
           FullAdder                 1
           HalfAdder                 2
           unsignedBrentKungAdder5bit      1
             BitwisePG               5
             BlackCell               1
             GrayCell                4
             XorGate                 4
         NR_4_3                      1
           AndGate                  12
           FullAdder                 1
           HalfAdder                 2
           unsignedBrentKungAdder5bit      1
             BitwisePG               5
             BlackCell               1
             GrayCell                4
             XorGate                 4
         customAdder11_3             1
           unsignedBrentKungAdder11bit      1
             BitwisePG              11
             BlackCell               5
             GrayCell               10
             XorGate                10
         customAdder7_0              1
           unsignedBrentKungAdder7bit      1
             BitwisePG               7
             BlackCell               2
             GrayCell                6
             XorGate                 6
         rr_3x3_14                   1
           NR_1_1                    1
           NR_1_2                    1
           NR_2_1                    1
           NR_2_2                    1
             AndGate                 4
             unsignedBrentKungAdder1bit      1
           customAdder2_0            1
             unsignedBrentKungAdder2bit      1
               BitwisePG             2
               GrayCell              1
               XorGate               1
           customAdder3_0            1
             unsignedBrentKungAdder3bit      1
               BitwisePG             3
               GrayCell              2
               XorGate               2
         rr_4x4_3                    1
           NR_1_1                    1
           NR_1_3                    1
           NR_3_1                    1
           customAdder3_0            1
             unsignedBrentKungAdder3bit      1
               BitwisePG             3
               GrayCell              2
               XorGate               2
           customAdder7_3            1
             unsignedBrentKungAdder7bit      1
               BitwisePG             7
               BlackCell             2
               GrayCell              6
               XorGate               6
           rr_3x3_4                  1
             NR_1_1                  1
             NR_1_2                  1
             NR_2_1                  1
             NR_2_2                  1
               AndGate               4
               unsignedBrentKungAdder1bit      1
             customAdder2_0          1
               unsignedBrentKungAdder2bit      1
                 BitwisePG           2
                 GrayCell            1
                 XorGate             1
             customAdder5_2          1
               unsignedBrentKungAdder5bit      1
                 BitwisePG           5
                 BlackCell           1
                 GrayCell            4
                 XorGate             4
     rr_6x6_36                       1
       NR_2_2                        1
         AndGate                     4
         unsignedBrentKungAdder1bit      1
       NR_2_4                        1
         AndGate                     8
         unsignedBrentKungAdder3bit      1
           BitwisePG                 3
           GrayCell                  2
           XorGate                   2
       NR_4_2                        1
         AndGate                     8
         unsignedBrentKungAdder3bit      1
           BitwisePG                 3
           GrayCell                  2
           XorGate                   2
       customAdder10_3               1
         unsignedBrentKungAdder10bit      1
           BitwisePG                10
           BlackCell                 5
           GrayCell                  9
           XorGate                   9
       customAdder6_0                1
         unsignedBrentKungAdder6bit      1
           BitwisePG                 6
           BlackCell                 2
           GrayCell                  5
           XorGate                   5
       rr_4x4_37                     1
         NR_2_2                      4
           AndGate                   4
           unsignedBrentKungAdder1bit      1
         customAdder4_0              1
           unsignedBrentKungAdder4bit      1
             BitwisePG               4
             BlackCell               1
             GrayCell                3
             XorGate                 3
         customAdder6_1              1
           unsignedBrentKungAdder6bit      1
             BitwisePG               6
             BlackCell               2
             GrayCell                5
             XorGate                 5

   Number of wires:              19426
   Number of wire bits:          23445
   Number of public wires:       19426
   Number of public wire bits:   23445
   Number of ports:              13541
   Number of port bits:          16486
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               5852
     AND2x2_ASAP7_75t_R           1849
     AO21x1_ASAP7_75t_R            738
     MAJx2_ASAP7_75t_R             578
     NAND3xp33_ASAP7_75t_R         578
     NOR3xp33_ASAP7_75t_R          578
     OAI21xp33_ASAP7_75t_R         578
     XOR2xp5_ASAP7_75t_R           953

   Chip area for top module '\multiplier32bit_18': 553.617180
     of which used for sequential elements: 0.000000 (0.00%)

Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          2.07e-04   2.58e-04   4.94e-07   4.65e-04 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.07e-04   2.58e-04   4.94e-07   4.65e-04 100.0%
                          44.5%      55.4%       0.1%
Startpoint: B[10] (input port clocked by clk)
Endpoint: P[61] (output port clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
 125.32  125.32 v B[10] (in)
  69.69  195.00 v M1/M4/M1/uut14/_0_/Y (AND2x2_ASAP7_75t_R)
  35.33  230.33 v M1/M4/M1/uut226/_2_/Y (MAJx2_ASAP7_75t_R)
  32.72  263.05 ^ M1/M4/M1/uut226/_5_/Y (OAI21xp33_ASAP7_75t_R)
  35.17  298.22 ^ M1/M4/M1/uut248/_2_/Y (MAJx2_ASAP7_75t_R)
  26.10  324.31 v M1/M4/M1/uut248/_5_/Y (OAI21xp33_ASAP7_75t_R)
  39.28  363.60 v M1/M4/M1/uut290/_2_/Y (MAJx2_ASAP7_75t_R)
  32.89  396.49 v M1/M4/M1/uut336/_2_/Y (MAJx2_ASAP7_75t_R)
  32.69  429.18 ^ M1/M4/M1/uut336/_5_/Y (OAI21xp33_ASAP7_75t_R)
  35.16  464.34 ^ M1/M4/M1/uut369/_2_/Y (MAJx2_ASAP7_75t_R)
  26.10  490.44 v M1/M4/M1/uut369/_5_/Y (OAI21xp33_ASAP7_75t_R)
  38.05  528.48 v M1/M4/M1/uut394/_2_/Y (MAJx2_ASAP7_75t_R)
  26.98  555.47 ^ M1/M4/M1/uut394/_5_/Y (OAI21xp33_ASAP7_75t_R)
  42.41  597.88 ^ M1/M4/M1/uut407/uut14/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  29.36  627.24 ^ M1/M4/M1/uut407/uut35/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  20.19  647.42 ^ M1/M4/M1/uut407/uut45/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  18.72  666.14 ^ M1/M4/M1/uut407/uut50/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  28.37  694.50 ^ M1/M4/M1/uut407/uut52/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  25.69  720.20 ^ M1/M4/M1/uut407/uut60/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  31.90  752.10 ^ M1/M4/M1/uut407/uut93/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  39.22  791.32 ^ M1/M4/adder2/adder_module/uut23/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  26.55  817.87 ^ M1/M4/adder2/adder_module/uut45/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  20.17  838.04 ^ M1/M4/adder2/adder_module/uut56/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  20.03  858.07 ^ M1/M4/adder2/adder_module/uut61/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  26.77  884.84 ^ M1/M4/adder2/adder_module/uut66/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  24.94  909.78 ^ M1/M4/adder2/adder_module/uut75/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  31.86  941.64 ^ M1/M4/adder2/adder_module/uut119/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  27.38  969.02 v M1/adder2/adder_module/uut11/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  30.73  999.75 v M1/adder2/adder_module/uut38/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  30.86 1030.61 v M1/adder2/adder_module/uut33/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  25.14 1055.75 v M1/adder2/adder_module/uut75/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  28.45 1084.20 v M1/adder2/adder_module/uut39/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  26.97 1111.18 v M1/adder2/adder_module/uut76/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  25.59 1136.77 v M1/adder2/adder_module/uut40/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  23.78 1160.55 v M1/adder2/adder_module/uut52/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  21.27 1181.81 v M1/adder2/adder_module/uut58/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  32.94 1214.75 v M1/adder2/adder_module/uut61/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  32.34 1247.09 v M1/adder2/adder_module/uut66/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  27.41 1274.50 v M1/adder2/adder_module/uut72/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  23.12 1297.62 ^ M1/adder2/adder_module/uut112/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  39.03 1336.64 ^ adder2/adder_module/uut47/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  26.55 1363.20 ^ adder2/adder_module/uut81/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  20.17 1383.36 ^ adder2/adder_module/uut98/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  19.93 1403.29 ^ adder2/adder_module/uut106/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  18.71 1422.00 ^ adder2/adder_module/uut110/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  28.37 1450.37 ^ adder2/adder_module/uut112/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  28.05 1478.42 ^ adder2/adder_module/uut121/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  24.17 1502.59 ^ adder2/adder_module/uut134/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  20.78 1523.36 ^ adder2/adder_module/uut162/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  38.31 1561.68 ^ adder2/adder_module/uut218/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
   0.00 1561.68 ^ P[61] (out)
        1561.68   data arrival time

10000.00 10000.00   clock clk (rise edge)
   0.00 10000.00   clock network delay (ideal)
   0.00 10000.00   clock reconvergence pessimism
   0.00 10000.00   output external delay
        10000.00   data required time
---------------------------------------------------------
        10000.00   data required time
        -1561.68   data arrival time
---------------------------------------------------------
        8438.33   slack (MET)


