; generated by ARM C/C++ Compiler, 5.03 [Build 76]
; commandline ArmCC [--debug -c --asm --info=totals -o.\output\drvi2s.o --depend=.\output\drvi2s.d --cpu=Cortex-M0 --apcs=interwork -O0 -I..\CMSIS\CM0\DeviceSupport\Nuvoton\NUC123Series -I..\CMSIS\CM0\CoreSupport -I..\INC\DrvInc -I..\INC\SysInc -I..\dw -IC:\Keil_v472\ARM\RV31\INC -IC:\Keil_v472\ARM\CMSIS\Include -IC:\Keil_v472\ARM\Inc\Nuvoton\NUC123Series -D__MICROLIB --omf_browse=.\output\drvi2s.crf ..\DrvSrc\DrvI2S.c]
        THUMB
        REQUIRE8
        PRESERVE8

        AREA ||.text||, CODE, READONLY, ALIGN=2

CLK_GetPLLClockFreq PROC
        PUSH     {r1-r7,lr}
        ADR      r0,|L1.524|
        LDR      r0,[r0,#0]
        STR      r0,[sp,#0]
        MOVS     r0,#0
        STR      r0,[sp,#8]
        LDR      r0,|L1.528|
        LDR      r4,[r0,#0x20]
        ASRS     r0,r0,#12
        TST      r4,r0
        BNE      |L1.102|
        MOVS     r0,#1
        LSLS     r0,r0,#19
        TST      r4,r0
        BEQ      |L1.34|
        LDR      r0,|L1.532|
        B        |L1.36|
|L1.34|
        LDR      r0,|L1.536|
|L1.36|
        MOV      r5,r0
        MOVS     r0,#1
        LSLS     r0,r0,#17
        TST      r4,r0
        BEQ      |L1.50|
        STR      r5,[sp,#8]
        B        |L1.102|
|L1.50|
        MOVS     r0,#3
        LSLS     r0,r0,#14
        ANDS     r0,r0,r4
        LSRS     r0,r0,#14
        MOV      r1,sp
        LDRB     r7,[r1,r0]
        LSLS     r0,r4,#23
        LSRS     r0,r0,#23
        ADDS     r0,r0,#2
        STR      r0,[sp,#4]
        MOVS     r0,#0x1f
        LSLS     r0,r0,#9
        ANDS     r0,r0,r4
        LSRS     r0,r0,#9
        ADDS     r6,r0,#2
        MOV      r2,r6
        MULS     r2,r7,r2
        MOV      r1,r2
        LSRS     r3,r5,#2
        LDR      r2,[sp,#4]
        MULS     r3,r2,r3
        MOV      r0,r3
        BL       __aeabi_uidivmod
        LSLS     r0,r0,#2
        STR      r0,[sp,#8]
|L1.102|
        LDR      r0,[sp,#8]
        POP      {r1-r7,pc}
        ENDP

DrvI2S_GetSourceClockFreq PROC
        PUSH     {r3-r7,lr}
        LDR      r0,|L1.528|
        LDR      r0,[r0,#0x1c]
        LSLS     r0,r0,#30
        LSRS     r0,r0,#30
        STR      r0,[sp,#0]
        LDR      r0,[sp,#0]
        CMP      r0,#0
        BEQ      |L1.138|
        CMP      r0,#1
        BEQ      |L1.142|
        CMP      r0,#2
        BEQ      |L1.150|
        CMP      r0,#3
        BNE      |L1.230|
        B        |L1.226|
|L1.138|
        LDR      r4,|L1.536|
        B        |L1.234|
|L1.142|
        BL       CLK_GetPLLClockFreq
        MOV      r4,r0
        B        |L1.234|
|L1.150|
        NOP      
        MOVS     r6,#0
        LDR      r0,|L1.528|
        LDR      r0,[r0,#0x10]
        LSLS     r5,r0,#29
        LSRS     r5,r5,#29
        CMP      r5,#0
        BNE      |L1.170|
        LDR      r6,|L1.536|
        B        |L1.202|
|L1.170|
        CMP      r5,#2
        BEQ      |L1.178|
        CMP      r5,#1
        BNE      |L1.192|
|L1.178|
        BL       CLK_GetPLLClockFreq
        MOV      r6,r0
        CMP      r5,#1
        BNE      |L1.202|
        LSRS     r6,r6,#1
        B        |L1.202|
|L1.192|
        CMP      r5,#3
        BNE      |L1.200|
        LDR      r6,|L1.540|
        B        |L1.202|
|L1.200|
        LDR      r6,|L1.532|
|L1.202|
        LDR      r0,|L1.528|
        LDR      r0,[r0,#0x18]
        LSLS     r0,r0,#28
        LSRS     r0,r0,#28
        ADDS     r7,r0,#1
        MOV      r1,r7
        MOV      r0,r6
        BL       __aeabi_uidivmod
        MOV      r4,r0
        NOP      
        B        |L1.234|
|L1.226|
        LDR      r4,|L1.532|
        B        |L1.234|
|L1.230|
        LDR      r4,|L1.532|
        NOP      
|L1.234|
        NOP      
        MOV      r0,r4
        POP      {r3-r7,pc}
        ENDP

DrvI2S_Init PROC
        PUSH     {r3-r7,lr}
        MOV      r4,r0
        LDR      r0,[r4,#0]
        LDR      r1,|L1.528|
        LDR      r1,[r1,#0x1c]
        LSRS     r1,r1,#2
        LSLS     r1,r1,#2
        ORRS     r1,r1,r0
        LDR      r2,|L1.528|
        STR      r1,[r2,#0x1c]
        NOP      
        LSLS     r0,r2,#20
        MOV      r1,r2
        LDR      r1,[r1,#8]
        ORRS     r1,r1,r0
        STR      r1,[r2,#8]
        NOP      
        NOP      
        MOVS     r1,#5
        LSLS     r1,r1,#28
        LDR      r1,[r1,#0xc]
        ORRS     r1,r1,r0
        MOVS     r2,#5
        LSLS     r2,r2,#28
        STR      r1,[r2,#0xc]
        MOV      r1,r2
        LDR      r1,[r1,#0xc]
        BICS     r1,r1,r0
        STR      r1,[r2,#0xc]
        NOP      
        NOP      
        LDR      r0,|L1.544|
        LDR      r0,[r0,#0]
        MOVS     r1,#1
        LSLS     r1,r1,#19
        ORRS     r0,r0,r1
        LDR      r1,|L1.544|
        STR      r0,[r1,#0]
        NOP      
        NOP      
        MOV      r0,r1
        LDR      r0,[r0,#0]
        MOVS     r1,#1
        LSLS     r1,r1,#18
        ORRS     r0,r0,r1
        LDR      r1,|L1.544|
        STR      r0,[r1,#0]
        NOP      
        LDR      r1,[r4,#0x10]
        LDR      r0,[r4,#8]
        ORRS     r0,r0,r1
        LDR      r1,[r4,#0x14]
        ORRS     r0,r0,r1
        LDR      r1,[r4,#0xc]
        ORRS     r0,r0,r1
        LDR      r1,[r4,#0x18]
        ORRS     r0,r0,r1
        LDR      r1,[r4,#0x1c]
        ORRS     r0,r0,r1
        LDR      r1,|L1.544|
        STR      r0,[r1,#0]
        BL       DrvI2S_GetSourceClockFreq
        MOV      r7,r0
        LDR      r1,[r4,#8]
        ADDS     r1,r1,#1
        LDR      r0,[r4,#4]
        MULS     r0,r1,r0
        LSLS     r6,r0,#4
        MOV      r1,r6
        MOV      r0,r7
        BL       __aeabi_uidivmod
        LSRS     r0,r0,#1
        SUBS     r0,r0,#1
        UXTB     r5,r0
        LDR      r0,|L1.544|
        LDR      r0,[r0,#4]
        MOVS     r1,#0xff
        LSLS     r1,r1,#8
        BICS     r0,r0,r1
        LSLS     r1,r5,#8
        ORRS     r0,r0,r1
        LDR      r1,|L1.544|
        STR      r0,[r1,#4]
        MOV      r0,r1
        LDR      r0,[r0,#0]
        LDR      r1,|L1.548|
        ORRS     r0,r0,r1
        LDR      r1,|L1.544|
        STR      r0,[r1,#0]
        MOVS     r0,#0
        POP      {r3-r7,pc}
        ENDP

DrvI2S_DeInit PROC
        PUSH     {r4,lr}
        MOVS     r0,#1
        LSLS     r0,r0,#29
        LDR      r1,|L1.528|
        LDR      r1,[r1,#8]
        BICS     r1,r1,r0
        LDR      r2,|L1.528|
        STR      r1,[r2,#8]
        NOP      
        MOVS     r0,#0x1b
        BL       NVIC_DisableIRQ
        POP      {r4,pc}
        ENDP

DrvI2S_EnableInt PROC
        NOP      
        LDR      r1,|L1.544|
        LDR      r1,[r1,#8]
        ORRS     r1,r1,r0
        LDR      r2,|L1.544|
        STR      r1,[r2,#8]
        NOP      
        MOVS     r1,#0x1b
        MOVS     r2,#1
        LSLS     r2,r2,r1
        LDR      r3,|L1.552|
        STR      r2,[r3,#0]
        NOP      
        BX       lr
        ENDP

DrvI2S_DisableInt PROC
        PUSH     {r4,lr}
        MOV      r4,r0
        NOP      
        LDR      r0,|L1.544|
        LDR      r0,[r0,#8]
        BICS     r0,r0,r4
        LDR      r1,|L1.544|
        STR      r0,[r1,#8]
        NOP      
        MOVS     r0,#0x1b
        BL       NVIC_DisableIRQ
        POP      {r4,pc}
        ENDP

NVIC_DisableIRQ PROC
        LSLS     r2,r0,#27
        LSRS     r2,r2,#27
        MOVS     r1,#1
        LSLS     r1,r1,r2
        LDR      r2,|L1.552|
        ADDS     r2,r2,#0x80
        STR      r1,[r2,#0]
        BX       lr
        ENDP

        DCW      0x0000
|L1.524|
        DCB      1,2,2,4
|L1.528|
        DCD      0x50000200
|L1.532|
        DCD      0x01518000
|L1.536|
        DCD      0x00b71b00
|L1.540|
        DCD      0x00002710
|L1.544|
        DCD      0x401a0000
|L1.548|
        DCD      0x00008001
|L1.552|
        DCD      0xe000e100

        AREA ||.arm_vfe_header||, DATA, READONLY, NOALLOC, ALIGN=2

        DCD      0x00000000

        EXPORT DrvI2S_GetSourceClockFreq [CODE]
        EXPORT DrvI2S_Init [CODE]
        EXPORT DrvI2S_DeInit [CODE]
        EXPORT DrvI2S_EnableInt [CODE]
        EXPORT DrvI2S_DisableInt [CODE]

        IMPORT ||Lib$$Request$$armlib|| [CODE,WEAK]
        IMPORT __aeabi_uidivmod [CODE]

        KEEP CLK_GetPLLClockFreq
        KEEP NVIC_DisableIRQ

        ATTR FILESCOPE
        ATTR SETVALUE Tag_ABI_PCS_wchar_t,2
        ATTR SETVALUE Tag_ABI_enum_size,1
        ATTR SETVALUE Tag_ABI_optimization_goals,6
        ATTR SETSTRING Tag_conformance,"2.06"
        ATTR SETVALUE AV,18,1

        ASSERT {ENDIAN} = "little"
        ASSERT {INTER} = {TRUE}
        ASSERT {ROPI} = {FALSE}
        ASSERT {RWPI} = {FALSE}
        ASSERT {IEEE_FULL} = {FALSE}
        ASSERT {IEEE_PART} = {FALSE}
        ASSERT {IEEE_JAVA} = {FALSE}
        END
