[Project]
Current Flow=Generic
VCS=0
version=4
Current Config=compile
[Configurations]
compile=q2
[Library]
q2=.\q2\q2.lib
[$LibMap$]
q2=.
Active_lib=
[Settings]
FLOW_TYPE=HDL
LANGUAGE=VHDL
REFRESH_FLOW=1
FLOWTOOLS=NONE
FAMILY=
[Files]
/main.vhd=-1
/tb_q2.asdb=-1
/tb_q2.awc=-1
TestBench/alu_TB.vhd=-1
TestBench/alu_TB_runtest.do=-1
[Files.Data]
.\src\main.vhd=VHDL Source Code
.\src\tb_q2.asdb=Accelerated Waveform File
.\src\tb_q2.awc=Accelerated Waveform Configuration
.\src\TestBench\alu_TB.vhd=VHDL Test Bench
.\src\TestBench\alu_TB_runtest.do=Macro
[Groups]
TestBench=1
[HierarchyViewer]
HierarchyInformation=alu_tb|TB_ARCHITECTURE|0
ShowHide=ShowTopLevel
Selected=
