0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/nguye/Documents/GitHub/DDR3MemoryControllerArtyA7/ddr3_dll_test/ddr3_dll_test.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,uvm,,,,,,
C:/Users/nguye/Documents/GitHub/DDR3MemoryControllerArtyA7/ddr3_dll_test/ddr3_dll_test.srcs/sim_1/imports/DDR-main/2048Mb_ddr3_parameters.vh,1676860076,verilog,,,,,,,,,,,,
C:/Users/nguye/Documents/GitHub/DDR3MemoryControllerArtyA7/ddr3_dll_test/ddr3_dll_test.srcs/sim_1/new/ddr3.sv,1676873951,systemVerilog,,C:/Users/nguye/Documents/GitHub/DDR3MemoryControllerArtyA7/ddr3_dll_test/ddr3_dll_test.srcs/sources_1/new/top.sv,C:/Users/nguye/Documents/GitHub/DDR3MemoryControllerArtyA7/ddr3_dll_test/ddr3_dll_test.srcs/sim_1/imports/DDR-main/2048Mb_ddr3_parameters.vh,ddr3,,uvm,../../../../ddr3_dll_test.srcs/sim_1/imports/DDR-main,,,,,
C:/Users/nguye/Documents/GitHub/DDR3MemoryControllerArtyA7/ddr3_dll_test/ddr3_dll_test.srcs/sim_1/new/testbench.sv,1676874240,systemVerilog,,,,testbench,,uvm,../../../../ddr3_dll_test.srcs/sim_1/imports/DDR-main,,,,,
C:/Users/nguye/Documents/GitHub/DDR3MemoryControllerArtyA7/ddr3_dll_test/ddr3_dll_test.srcs/sources_1/new/clkgen.sv,1676866663,systemVerilog,,C:/Users/nguye/Documents/GitHub/DDR3MemoryControllerArtyA7/ddr3_dll_test/ddr3_dll_test.srcs/sim_1/new/ddr3.sv,,clkgen,,uvm,../../../../ddr3_dll_test.srcs/sim_1/imports/DDR-main,,,,,
C:/Users/nguye/Documents/GitHub/DDR3MemoryControllerArtyA7/ddr3_dll_test/ddr3_dll_test.srcs/sources_1/new/top.sv,1676873609,systemVerilog,,C:/Users/nguye/Documents/GitHub/DDR3MemoryControllerArtyA7/ddr3_dll_test/ddr3_dll_test.srcs/sim_1/new/testbench.sv,,oserdes_wrap;top,,uvm,../../../../ddr3_dll_test.srcs/sim_1/imports/DDR-main,,,,,
