{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1752274180468 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1752274180468 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 11 19:49:40 2025 " "Processing started: Fri Jul 11 19:49:40 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1752274180468 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274180468 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sudoku -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off sudoku -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274180468 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1752274180541 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1752274180541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modelsim/victory.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modelsim/victory.v" { { "Info" "ISGN_ENTITY_NAME" "1 victory " "Found entity 1: victory" {  } { { "../modelsim/victory.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/victory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752274183870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274183870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752274183871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274183871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modelsim/stopwatch.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modelsim/stopwatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 stopwatch " "Found entity 1: stopwatch" {  } { { "../modelsim/stopwatch.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/stopwatch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752274183871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274183871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modelsim/state_machine.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modelsim/state_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 state_machine " "Found entity 1: state_machine" {  } { { "../modelsim/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/state_machine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752274183871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274183871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modelsim/score.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modelsim/score.v" { { "Info" "ISGN_ENTITY_NAME" "1 score " "Found entity 1: score" {  } { { "../modelsim/score.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/score.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752274183872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274183872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modelsim/random.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modelsim/random.v" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "../modelsim/random.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/random.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752274183872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274183872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modelsim/position_updater.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modelsim/position_updater.v" { { "Info" "ISGN_ENTITY_NAME" "1 position_updater " "Found entity 1: position_updater" {  } { { "../modelsim/position_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/position_updater.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752274183872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274183872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modelsim/map_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modelsim/map_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 map_selector " "Found entity 1: map_selector" {  } { { "../modelsim/map_selector.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/map_selector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752274183872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274183872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modelsim/frequency.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modelsim/frequency.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency " "Found entity 1: frequency" {  } { { "../modelsim/frequency.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/frequency.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752274183872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274183872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modelsim/display.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modelsim/display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "../modelsim/display.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752274183873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274183873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modelsim/difficulty_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modelsim/difficulty_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 difficulty_selector " "Found entity 1: difficulty_selector" {  } { { "../modelsim/difficulty_selector.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/difficulty_selector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752274183873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274183873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modelsim/define_maps.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modelsim/define_maps.v" { { "Info" "ISGN_ENTITY_NAME" "1 define_maps " "Found entity 1: define_maps" {  } { { "../modelsim/define_maps.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/define_maps.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752274183873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274183873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modelsim/defeat.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modelsim/defeat.v" { { "Info" "ISGN_ENTITY_NAME" "1 defeat " "Found entity 1: defeat" {  } { { "../modelsim/defeat.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/defeat.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752274183873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274183873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modelsim/button_handler.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modelsim/button_handler.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_handler " "Found entity 1: button_handler" {  } { { "../modelsim/button_handler.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/button_handler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752274183873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274183873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" { { "Info" "ISGN_ENTITY_NAME" "1 board_updater " "Found entity 1: board_updater" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752274183874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274183874 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "visibilites define_maps.v(5) " "Verilog HDL Implicit Net warning at define_maps.v(5): created implicit net for \"visibilites\"" {  } { { "../modelsim/define_maps.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/define_maps.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752274183874 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1752274183893 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "playtime top.v(27) " "Verilog HDL or VHDL warning at top.v(27): object \"playtime\" assigned a value but never read" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1752274183894 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_handler button_handler:bh " "Elaborating entity \"button_handler\" for hierarchy \"button_handler:bh\"" {  } { { "../modelsim/top.v" "bh" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752274183894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:d " "Elaborating entity \"display\" for hierarchy \"display:d\"" {  } { { "../modelsim/top.v" "d" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752274183894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stopwatch stopwatch:sw " "Elaborating entity \"stopwatch\" for hierarchy \"stopwatch:sw\"" {  } { { "../modelsim/top.v" "sw" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752274183895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency stopwatch:sw\|frequency:fd " "Elaborating entity \"frequency\" for hierarchy \"stopwatch:sw\|frequency:fd\"" {  } { { "../modelsim/stopwatch.v" "fd" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/stopwatch.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752274183895 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 frequency.v(17) " "Verilog HDL assignment warning at frequency.v(17): truncated value with size 32 to match size of target (26)" {  } { { "../modelsim/frequency.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/frequency.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752274183896 "|top|stopwatch:sw|frequency:fd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score score:sc " "Elaborating entity \"score\" for hierarchy \"score:sc\"" {  } { { "../modelsim/top.v" "sc" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752274183896 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 score.v(16) " "Verilog HDL assignment warning at score.v(16): truncated value with size 32 to match size of target (7)" {  } { { "../modelsim/score.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/score.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752274183896 "|top|score:sc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "map_selector map_selector:ms " "Elaborating entity \"map_selector\" for hierarchy \"map_selector:ms\"" {  } { { "../modelsim/top.v" "ms" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752274183896 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 map_selector.v(22) " "Verilog HDL assignment warning at map_selector.v(22): truncated value with size 32 to match size of target (4)" {  } { { "../modelsim/map_selector.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/map_selector.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752274184119 "|top|map_selector:ms"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "define_maps map_selector:ms\|define_maps:dm " "Elaborating entity \"define_maps\" for hierarchy \"map_selector:ms\|define_maps:dm\"" {  } { { "../modelsim/map_selector.v" "dm" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/map_selector.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752274184119 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "visibilites define_maps.v(5) " "Verilog HDL or VHDL warning at define_maps.v(5): object \"visibilites\" assigned a value but never read" {  } { { "../modelsim/define_maps.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/define_maps.v" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1752274184122 "|top|map_selector:ms|define_maps:dm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "1215 1 define_maps.v(5) " "Verilog HDL assignment warning at define_maps.v(5): truncated value with size 1215 to match size of target (1)" {  } { { "../modelsim/define_maps.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/define_maps.v" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752274184122 "|top|map_selector:ms|define_maps:dm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "visibilities define_maps.v(2) " "Output port \"visibilities\" at define_maps.v(2) has no driver" {  } { { "../modelsim/define_maps.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/define_maps.v" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1752274184122 "|top|map_selector:ms|define_maps:dm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random map_selector:ms\|random:r " "Elaborating entity \"random\" for hierarchy \"map_selector:ms\|random:r\"" {  } { { "../modelsim/map_selector.v" "r" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/map_selector.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752274184122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_machine state_machine:sm " "Elaborating entity \"state_machine\" for hierarchy \"state_machine:sm\"" {  } { { "../modelsim/top.v" "sm" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752274184123 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 state_machine.v(44) " "Verilog HDL assignment warning at state_machine.v(44): truncated value with size 32 to match size of target (7)" {  } { { "../modelsim/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/state_machine.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752274184124 "|top|state_machine:sm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "state_machine.v(121) " "Verilog HDL Case Statement warning at state_machine.v(121): incomplete case statement has no default case item" {  } { { "../modelsim/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/state_machine.v" 121 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1752274184124 "|top|state_machine:sm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "score state_machine.v(12) " "Output port \"score\" at state_machine.v(12) has no driver" {  } { { "../modelsim/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/state_machine.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1752274184124 "|top|state_machine:sm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "board_updater state_machine:sm\|board_updater:b_up " "Elaborating entity \"board_updater\" for hierarchy \"state_machine:sm\|board_updater:b_up\"" {  } { { "../modelsim/state_machine.v" "b_up" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/state_machine.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752274184124 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "324 81 board_updater.v(38) " "Verilog HDL assignment warning at board_updater.v(38): truncated value with size 324 to match size of target (81)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752274184127 "|top|state_machine:sm|board_updater:b_up"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 board_updater.v(67) " "Verilog HDL assignment warning at board_updater.v(67): truncated value with size 32 to match size of target (4)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752274184127 "|top|state_machine:sm|board_updater:b_up"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 board_updater.v(73) " "Verilog HDL assignment warning at board_updater.v(73): truncated value with size 32 to match size of target (4)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752274184127 "|top|state_machine:sm|board_updater:b_up"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 board_updater.v(85) " "Verilog HDL assignment warning at board_updater.v(85): truncated value with size 32 to match size of target (2)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752274184127 "|top|state_machine:sm|board_updater:b_up"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "board_updater.v(55) " "Verilog HDL Case Statement warning at board_updater.v(55): incomplete case statement has no default case item" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 55 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1752274184127 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "board_updater.v(55) " "Verilog HDL Case Statement information at board_updater.v(55): all case item expressions in this case statement are onehot" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 55 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1752274184127 "|top|state_machine:sm|board_updater:b_up"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_board board_updater.v(50) " "Verilog HDL Always Construct warning at board_updater.v(50): inferring latch(es) for variable \"next_board\", which holds its previous value in one or more paths through the always construct" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1752274184127 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[0\] board_updater.v(50) " "Inferred latch for \"next_board\[0\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184127 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[1\] board_updater.v(50) " "Inferred latch for \"next_board\[1\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184127 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[2\] board_updater.v(50) " "Inferred latch for \"next_board\[2\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184127 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[3\] board_updater.v(50) " "Inferred latch for \"next_board\[3\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184127 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[4\] board_updater.v(50) " "Inferred latch for \"next_board\[4\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184127 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[5\] board_updater.v(50) " "Inferred latch for \"next_board\[5\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184127 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[6\] board_updater.v(50) " "Inferred latch for \"next_board\[6\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184127 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[7\] board_updater.v(50) " "Inferred latch for \"next_board\[7\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184127 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[8\] board_updater.v(50) " "Inferred latch for \"next_board\[8\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184127 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[9\] board_updater.v(50) " "Inferred latch for \"next_board\[9\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184127 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[10\] board_updater.v(50) " "Inferred latch for \"next_board\[10\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184127 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[11\] board_updater.v(50) " "Inferred latch for \"next_board\[11\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184127 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[12\] board_updater.v(50) " "Inferred latch for \"next_board\[12\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184127 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[13\] board_updater.v(50) " "Inferred latch for \"next_board\[13\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184127 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[14\] board_updater.v(50) " "Inferred latch for \"next_board\[14\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184127 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[15\] board_updater.v(50) " "Inferred latch for \"next_board\[15\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184127 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[16\] board_updater.v(50) " "Inferred latch for \"next_board\[16\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184127 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[17\] board_updater.v(50) " "Inferred latch for \"next_board\[17\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184127 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[18\] board_updater.v(50) " "Inferred latch for \"next_board\[18\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184127 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[19\] board_updater.v(50) " "Inferred latch for \"next_board\[19\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184127 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[20\] board_updater.v(50) " "Inferred latch for \"next_board\[20\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184127 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[21\] board_updater.v(50) " "Inferred latch for \"next_board\[21\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184127 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[22\] board_updater.v(50) " "Inferred latch for \"next_board\[22\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184127 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[23\] board_updater.v(50) " "Inferred latch for \"next_board\[23\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184127 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[24\] board_updater.v(50) " "Inferred latch for \"next_board\[24\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184127 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[25\] board_updater.v(50) " "Inferred latch for \"next_board\[25\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184127 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[26\] board_updater.v(50) " "Inferred latch for \"next_board\[26\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184127 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[27\] board_updater.v(50) " "Inferred latch for \"next_board\[27\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184127 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[28\] board_updater.v(50) " "Inferred latch for \"next_board\[28\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184127 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[29\] board_updater.v(50) " "Inferred latch for \"next_board\[29\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184127 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[30\] board_updater.v(50) " "Inferred latch for \"next_board\[30\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184127 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[31\] board_updater.v(50) " "Inferred latch for \"next_board\[31\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184127 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[32\] board_updater.v(50) " "Inferred latch for \"next_board\[32\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184127 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[33\] board_updater.v(50) " "Inferred latch for \"next_board\[33\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184127 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[34\] board_updater.v(50) " "Inferred latch for \"next_board\[34\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184127 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[35\] board_updater.v(50) " "Inferred latch for \"next_board\[35\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184127 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[36\] board_updater.v(50) " "Inferred latch for \"next_board\[36\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184127 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[37\] board_updater.v(50) " "Inferred latch for \"next_board\[37\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184127 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[38\] board_updater.v(50) " "Inferred latch for \"next_board\[38\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184127 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[39\] board_updater.v(50) " "Inferred latch for \"next_board\[39\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184127 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[40\] board_updater.v(50) " "Inferred latch for \"next_board\[40\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184127 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[41\] board_updater.v(50) " "Inferred latch for \"next_board\[41\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[42\] board_updater.v(50) " "Inferred latch for \"next_board\[42\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[43\] board_updater.v(50) " "Inferred latch for \"next_board\[43\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[44\] board_updater.v(50) " "Inferred latch for \"next_board\[44\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[45\] board_updater.v(50) " "Inferred latch for \"next_board\[45\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[46\] board_updater.v(50) " "Inferred latch for \"next_board\[46\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[47\] board_updater.v(50) " "Inferred latch for \"next_board\[47\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[48\] board_updater.v(50) " "Inferred latch for \"next_board\[48\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[49\] board_updater.v(50) " "Inferred latch for \"next_board\[49\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[50\] board_updater.v(50) " "Inferred latch for \"next_board\[50\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[51\] board_updater.v(50) " "Inferred latch for \"next_board\[51\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[52\] board_updater.v(50) " "Inferred latch for \"next_board\[52\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[53\] board_updater.v(50) " "Inferred latch for \"next_board\[53\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[54\] board_updater.v(50) " "Inferred latch for \"next_board\[54\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[55\] board_updater.v(50) " "Inferred latch for \"next_board\[55\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[56\] board_updater.v(50) " "Inferred latch for \"next_board\[56\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[57\] board_updater.v(50) " "Inferred latch for \"next_board\[57\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[58\] board_updater.v(50) " "Inferred latch for \"next_board\[58\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[59\] board_updater.v(50) " "Inferred latch for \"next_board\[59\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[60\] board_updater.v(50) " "Inferred latch for \"next_board\[60\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[61\] board_updater.v(50) " "Inferred latch for \"next_board\[61\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[62\] board_updater.v(50) " "Inferred latch for \"next_board\[62\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[63\] board_updater.v(50) " "Inferred latch for \"next_board\[63\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[64\] board_updater.v(50) " "Inferred latch for \"next_board\[64\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[65\] board_updater.v(50) " "Inferred latch for \"next_board\[65\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[66\] board_updater.v(50) " "Inferred latch for \"next_board\[66\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[67\] board_updater.v(50) " "Inferred latch for \"next_board\[67\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[68\] board_updater.v(50) " "Inferred latch for \"next_board\[68\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[69\] board_updater.v(50) " "Inferred latch for \"next_board\[69\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[70\] board_updater.v(50) " "Inferred latch for \"next_board\[70\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[71\] board_updater.v(50) " "Inferred latch for \"next_board\[71\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[72\] board_updater.v(50) " "Inferred latch for \"next_board\[72\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[73\] board_updater.v(50) " "Inferred latch for \"next_board\[73\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[74\] board_updater.v(50) " "Inferred latch for \"next_board\[74\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[75\] board_updater.v(50) " "Inferred latch for \"next_board\[75\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[76\] board_updater.v(50) " "Inferred latch for \"next_board\[76\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[77\] board_updater.v(50) " "Inferred latch for \"next_board\[77\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[78\] board_updater.v(50) " "Inferred latch for \"next_board\[78\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[79\] board_updater.v(50) " "Inferred latch for \"next_board\[79\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[80\] board_updater.v(50) " "Inferred latch for \"next_board\[80\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[81\] board_updater.v(50) " "Inferred latch for \"next_board\[81\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[82\] board_updater.v(50) " "Inferred latch for \"next_board\[82\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[83\] board_updater.v(50) " "Inferred latch for \"next_board\[83\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[84\] board_updater.v(50) " "Inferred latch for \"next_board\[84\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[85\] board_updater.v(50) " "Inferred latch for \"next_board\[85\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[86\] board_updater.v(50) " "Inferred latch for \"next_board\[86\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[87\] board_updater.v(50) " "Inferred latch for \"next_board\[87\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[88\] board_updater.v(50) " "Inferred latch for \"next_board\[88\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[89\] board_updater.v(50) " "Inferred latch for \"next_board\[89\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[90\] board_updater.v(50) " "Inferred latch for \"next_board\[90\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[91\] board_updater.v(50) " "Inferred latch for \"next_board\[91\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[92\] board_updater.v(50) " "Inferred latch for \"next_board\[92\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[93\] board_updater.v(50) " "Inferred latch for \"next_board\[93\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[94\] board_updater.v(50) " "Inferred latch for \"next_board\[94\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[95\] board_updater.v(50) " "Inferred latch for \"next_board\[95\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[96\] board_updater.v(50) " "Inferred latch for \"next_board\[96\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[97\] board_updater.v(50) " "Inferred latch for \"next_board\[97\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[98\] board_updater.v(50) " "Inferred latch for \"next_board\[98\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[99\] board_updater.v(50) " "Inferred latch for \"next_board\[99\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[100\] board_updater.v(50) " "Inferred latch for \"next_board\[100\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[101\] board_updater.v(50) " "Inferred latch for \"next_board\[101\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[102\] board_updater.v(50) " "Inferred latch for \"next_board\[102\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[103\] board_updater.v(50) " "Inferred latch for \"next_board\[103\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[104\] board_updater.v(50) " "Inferred latch for \"next_board\[104\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[105\] board_updater.v(50) " "Inferred latch for \"next_board\[105\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[106\] board_updater.v(50) " "Inferred latch for \"next_board\[106\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[107\] board_updater.v(50) " "Inferred latch for \"next_board\[107\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[108\] board_updater.v(50) " "Inferred latch for \"next_board\[108\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[109\] board_updater.v(50) " "Inferred latch for \"next_board\[109\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[110\] board_updater.v(50) " "Inferred latch for \"next_board\[110\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[111\] board_updater.v(50) " "Inferred latch for \"next_board\[111\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[112\] board_updater.v(50) " "Inferred latch for \"next_board\[112\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[113\] board_updater.v(50) " "Inferred latch for \"next_board\[113\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[114\] board_updater.v(50) " "Inferred latch for \"next_board\[114\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[115\] board_updater.v(50) " "Inferred latch for \"next_board\[115\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[116\] board_updater.v(50) " "Inferred latch for \"next_board\[116\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[117\] board_updater.v(50) " "Inferred latch for \"next_board\[117\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[118\] board_updater.v(50) " "Inferred latch for \"next_board\[118\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[119\] board_updater.v(50) " "Inferred latch for \"next_board\[119\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[120\] board_updater.v(50) " "Inferred latch for \"next_board\[120\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[121\] board_updater.v(50) " "Inferred latch for \"next_board\[121\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[122\] board_updater.v(50) " "Inferred latch for \"next_board\[122\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[123\] board_updater.v(50) " "Inferred latch for \"next_board\[123\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[124\] board_updater.v(50) " "Inferred latch for \"next_board\[124\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[125\] board_updater.v(50) " "Inferred latch for \"next_board\[125\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[126\] board_updater.v(50) " "Inferred latch for \"next_board\[126\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[127\] board_updater.v(50) " "Inferred latch for \"next_board\[127\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[128\] board_updater.v(50) " "Inferred latch for \"next_board\[128\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[129\] board_updater.v(50) " "Inferred latch for \"next_board\[129\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[130\] board_updater.v(50) " "Inferred latch for \"next_board\[130\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[131\] board_updater.v(50) " "Inferred latch for \"next_board\[131\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[132\] board_updater.v(50) " "Inferred latch for \"next_board\[132\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[133\] board_updater.v(50) " "Inferred latch for \"next_board\[133\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[134\] board_updater.v(50) " "Inferred latch for \"next_board\[134\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[135\] board_updater.v(50) " "Inferred latch for \"next_board\[135\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[136\] board_updater.v(50) " "Inferred latch for \"next_board\[136\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[137\] board_updater.v(50) " "Inferred latch for \"next_board\[137\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[138\] board_updater.v(50) " "Inferred latch for \"next_board\[138\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[139\] board_updater.v(50) " "Inferred latch for \"next_board\[139\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[140\] board_updater.v(50) " "Inferred latch for \"next_board\[140\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[141\] board_updater.v(50) " "Inferred latch for \"next_board\[141\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[142\] board_updater.v(50) " "Inferred latch for \"next_board\[142\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[143\] board_updater.v(50) " "Inferred latch for \"next_board\[143\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[144\] board_updater.v(50) " "Inferred latch for \"next_board\[144\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[145\] board_updater.v(50) " "Inferred latch for \"next_board\[145\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[146\] board_updater.v(50) " "Inferred latch for \"next_board\[146\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[147\] board_updater.v(50) " "Inferred latch for \"next_board\[147\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[148\] board_updater.v(50) " "Inferred latch for \"next_board\[148\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[149\] board_updater.v(50) " "Inferred latch for \"next_board\[149\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[150\] board_updater.v(50) " "Inferred latch for \"next_board\[150\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[151\] board_updater.v(50) " "Inferred latch for \"next_board\[151\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[152\] board_updater.v(50) " "Inferred latch for \"next_board\[152\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[153\] board_updater.v(50) " "Inferred latch for \"next_board\[153\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[154\] board_updater.v(50) " "Inferred latch for \"next_board\[154\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[155\] board_updater.v(50) " "Inferred latch for \"next_board\[155\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[156\] board_updater.v(50) " "Inferred latch for \"next_board\[156\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[157\] board_updater.v(50) " "Inferred latch for \"next_board\[157\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[158\] board_updater.v(50) " "Inferred latch for \"next_board\[158\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184128 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[159\] board_updater.v(50) " "Inferred latch for \"next_board\[159\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[160\] board_updater.v(50) " "Inferred latch for \"next_board\[160\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[161\] board_updater.v(50) " "Inferred latch for \"next_board\[161\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[162\] board_updater.v(50) " "Inferred latch for \"next_board\[162\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[163\] board_updater.v(50) " "Inferred latch for \"next_board\[163\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[164\] board_updater.v(50) " "Inferred latch for \"next_board\[164\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[165\] board_updater.v(50) " "Inferred latch for \"next_board\[165\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[166\] board_updater.v(50) " "Inferred latch for \"next_board\[166\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[167\] board_updater.v(50) " "Inferred latch for \"next_board\[167\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[168\] board_updater.v(50) " "Inferred latch for \"next_board\[168\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[169\] board_updater.v(50) " "Inferred latch for \"next_board\[169\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[170\] board_updater.v(50) " "Inferred latch for \"next_board\[170\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[171\] board_updater.v(50) " "Inferred latch for \"next_board\[171\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[172\] board_updater.v(50) " "Inferred latch for \"next_board\[172\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[173\] board_updater.v(50) " "Inferred latch for \"next_board\[173\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[174\] board_updater.v(50) " "Inferred latch for \"next_board\[174\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[175\] board_updater.v(50) " "Inferred latch for \"next_board\[175\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[176\] board_updater.v(50) " "Inferred latch for \"next_board\[176\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[177\] board_updater.v(50) " "Inferred latch for \"next_board\[177\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[178\] board_updater.v(50) " "Inferred latch for \"next_board\[178\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[179\] board_updater.v(50) " "Inferred latch for \"next_board\[179\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[180\] board_updater.v(50) " "Inferred latch for \"next_board\[180\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[181\] board_updater.v(50) " "Inferred latch for \"next_board\[181\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[182\] board_updater.v(50) " "Inferred latch for \"next_board\[182\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[183\] board_updater.v(50) " "Inferred latch for \"next_board\[183\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[184\] board_updater.v(50) " "Inferred latch for \"next_board\[184\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[185\] board_updater.v(50) " "Inferred latch for \"next_board\[185\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[186\] board_updater.v(50) " "Inferred latch for \"next_board\[186\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[187\] board_updater.v(50) " "Inferred latch for \"next_board\[187\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[188\] board_updater.v(50) " "Inferred latch for \"next_board\[188\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[189\] board_updater.v(50) " "Inferred latch for \"next_board\[189\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[190\] board_updater.v(50) " "Inferred latch for \"next_board\[190\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[191\] board_updater.v(50) " "Inferred latch for \"next_board\[191\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[192\] board_updater.v(50) " "Inferred latch for \"next_board\[192\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[193\] board_updater.v(50) " "Inferred latch for \"next_board\[193\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[194\] board_updater.v(50) " "Inferred latch for \"next_board\[194\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[195\] board_updater.v(50) " "Inferred latch for \"next_board\[195\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[196\] board_updater.v(50) " "Inferred latch for \"next_board\[196\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[197\] board_updater.v(50) " "Inferred latch for \"next_board\[197\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[198\] board_updater.v(50) " "Inferred latch for \"next_board\[198\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[199\] board_updater.v(50) " "Inferred latch for \"next_board\[199\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[200\] board_updater.v(50) " "Inferred latch for \"next_board\[200\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[201\] board_updater.v(50) " "Inferred latch for \"next_board\[201\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[202\] board_updater.v(50) " "Inferred latch for \"next_board\[202\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[203\] board_updater.v(50) " "Inferred latch for \"next_board\[203\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[204\] board_updater.v(50) " "Inferred latch for \"next_board\[204\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[205\] board_updater.v(50) " "Inferred latch for \"next_board\[205\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[206\] board_updater.v(50) " "Inferred latch for \"next_board\[206\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[207\] board_updater.v(50) " "Inferred latch for \"next_board\[207\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[208\] board_updater.v(50) " "Inferred latch for \"next_board\[208\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[209\] board_updater.v(50) " "Inferred latch for \"next_board\[209\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[210\] board_updater.v(50) " "Inferred latch for \"next_board\[210\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[211\] board_updater.v(50) " "Inferred latch for \"next_board\[211\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[212\] board_updater.v(50) " "Inferred latch for \"next_board\[212\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[213\] board_updater.v(50) " "Inferred latch for \"next_board\[213\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[214\] board_updater.v(50) " "Inferred latch for \"next_board\[214\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[215\] board_updater.v(50) " "Inferred latch for \"next_board\[215\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[216\] board_updater.v(50) " "Inferred latch for \"next_board\[216\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[217\] board_updater.v(50) " "Inferred latch for \"next_board\[217\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[218\] board_updater.v(50) " "Inferred latch for \"next_board\[218\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[219\] board_updater.v(50) " "Inferred latch for \"next_board\[219\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[220\] board_updater.v(50) " "Inferred latch for \"next_board\[220\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[221\] board_updater.v(50) " "Inferred latch for \"next_board\[221\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[222\] board_updater.v(50) " "Inferred latch for \"next_board\[222\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[223\] board_updater.v(50) " "Inferred latch for \"next_board\[223\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[224\] board_updater.v(50) " "Inferred latch for \"next_board\[224\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[225\] board_updater.v(50) " "Inferred latch for \"next_board\[225\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[226\] board_updater.v(50) " "Inferred latch for \"next_board\[226\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[227\] board_updater.v(50) " "Inferred latch for \"next_board\[227\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[228\] board_updater.v(50) " "Inferred latch for \"next_board\[228\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[229\] board_updater.v(50) " "Inferred latch for \"next_board\[229\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[230\] board_updater.v(50) " "Inferred latch for \"next_board\[230\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[231\] board_updater.v(50) " "Inferred latch for \"next_board\[231\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[232\] board_updater.v(50) " "Inferred latch for \"next_board\[232\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[233\] board_updater.v(50) " "Inferred latch for \"next_board\[233\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[234\] board_updater.v(50) " "Inferred latch for \"next_board\[234\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[235\] board_updater.v(50) " "Inferred latch for \"next_board\[235\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[236\] board_updater.v(50) " "Inferred latch for \"next_board\[236\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[237\] board_updater.v(50) " "Inferred latch for \"next_board\[237\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[238\] board_updater.v(50) " "Inferred latch for \"next_board\[238\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[239\] board_updater.v(50) " "Inferred latch for \"next_board\[239\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[240\] board_updater.v(50) " "Inferred latch for \"next_board\[240\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[241\] board_updater.v(50) " "Inferred latch for \"next_board\[241\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[242\] board_updater.v(50) " "Inferred latch for \"next_board\[242\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[243\] board_updater.v(50) " "Inferred latch for \"next_board\[243\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[244\] board_updater.v(50) " "Inferred latch for \"next_board\[244\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[245\] board_updater.v(50) " "Inferred latch for \"next_board\[245\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[246\] board_updater.v(50) " "Inferred latch for \"next_board\[246\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[247\] board_updater.v(50) " "Inferred latch for \"next_board\[247\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[248\] board_updater.v(50) " "Inferred latch for \"next_board\[248\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[249\] board_updater.v(50) " "Inferred latch for \"next_board\[249\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[250\] board_updater.v(50) " "Inferred latch for \"next_board\[250\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[251\] board_updater.v(50) " "Inferred latch for \"next_board\[251\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[252\] board_updater.v(50) " "Inferred latch for \"next_board\[252\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[253\] board_updater.v(50) " "Inferred latch for \"next_board\[253\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[254\] board_updater.v(50) " "Inferred latch for \"next_board\[254\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[255\] board_updater.v(50) " "Inferred latch for \"next_board\[255\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[256\] board_updater.v(50) " "Inferred latch for \"next_board\[256\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[257\] board_updater.v(50) " "Inferred latch for \"next_board\[257\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[258\] board_updater.v(50) " "Inferred latch for \"next_board\[258\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[259\] board_updater.v(50) " "Inferred latch for \"next_board\[259\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[260\] board_updater.v(50) " "Inferred latch for \"next_board\[260\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[261\] board_updater.v(50) " "Inferred latch for \"next_board\[261\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[262\] board_updater.v(50) " "Inferred latch for \"next_board\[262\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[263\] board_updater.v(50) " "Inferred latch for \"next_board\[263\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[264\] board_updater.v(50) " "Inferred latch for \"next_board\[264\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[265\] board_updater.v(50) " "Inferred latch for \"next_board\[265\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[266\] board_updater.v(50) " "Inferred latch for \"next_board\[266\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[267\] board_updater.v(50) " "Inferred latch for \"next_board\[267\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[268\] board_updater.v(50) " "Inferred latch for \"next_board\[268\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[269\] board_updater.v(50) " "Inferred latch for \"next_board\[269\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[270\] board_updater.v(50) " "Inferred latch for \"next_board\[270\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[271\] board_updater.v(50) " "Inferred latch for \"next_board\[271\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[272\] board_updater.v(50) " "Inferred latch for \"next_board\[272\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[273\] board_updater.v(50) " "Inferred latch for \"next_board\[273\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[274\] board_updater.v(50) " "Inferred latch for \"next_board\[274\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[275\] board_updater.v(50) " "Inferred latch for \"next_board\[275\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[276\] board_updater.v(50) " "Inferred latch for \"next_board\[276\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184129 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[277\] board_updater.v(50) " "Inferred latch for \"next_board\[277\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184130 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[278\] board_updater.v(50) " "Inferred latch for \"next_board\[278\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184130 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[279\] board_updater.v(50) " "Inferred latch for \"next_board\[279\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184130 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[280\] board_updater.v(50) " "Inferred latch for \"next_board\[280\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184130 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[281\] board_updater.v(50) " "Inferred latch for \"next_board\[281\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184130 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[282\] board_updater.v(50) " "Inferred latch for \"next_board\[282\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184130 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[283\] board_updater.v(50) " "Inferred latch for \"next_board\[283\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184130 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[284\] board_updater.v(50) " "Inferred latch for \"next_board\[284\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184130 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[285\] board_updater.v(50) " "Inferred latch for \"next_board\[285\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184130 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[286\] board_updater.v(50) " "Inferred latch for \"next_board\[286\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184130 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[287\] board_updater.v(50) " "Inferred latch for \"next_board\[287\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184130 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[288\] board_updater.v(50) " "Inferred latch for \"next_board\[288\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184130 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[289\] board_updater.v(50) " "Inferred latch for \"next_board\[289\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184130 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[290\] board_updater.v(50) " "Inferred latch for \"next_board\[290\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184130 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[291\] board_updater.v(50) " "Inferred latch for \"next_board\[291\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184130 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[292\] board_updater.v(50) " "Inferred latch for \"next_board\[292\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184130 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[293\] board_updater.v(50) " "Inferred latch for \"next_board\[293\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184130 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[294\] board_updater.v(50) " "Inferred latch for \"next_board\[294\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184130 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[295\] board_updater.v(50) " "Inferred latch for \"next_board\[295\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184130 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[296\] board_updater.v(50) " "Inferred latch for \"next_board\[296\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184130 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[297\] board_updater.v(50) " "Inferred latch for \"next_board\[297\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184130 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[298\] board_updater.v(50) " "Inferred latch for \"next_board\[298\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184130 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[299\] board_updater.v(50) " "Inferred latch for \"next_board\[299\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184130 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[300\] board_updater.v(50) " "Inferred latch for \"next_board\[300\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184130 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[301\] board_updater.v(50) " "Inferred latch for \"next_board\[301\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184130 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[302\] board_updater.v(50) " "Inferred latch for \"next_board\[302\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184130 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[303\] board_updater.v(50) " "Inferred latch for \"next_board\[303\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184130 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[304\] board_updater.v(50) " "Inferred latch for \"next_board\[304\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184130 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[305\] board_updater.v(50) " "Inferred latch for \"next_board\[305\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184130 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[306\] board_updater.v(50) " "Inferred latch for \"next_board\[306\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184130 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[307\] board_updater.v(50) " "Inferred latch for \"next_board\[307\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184130 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[308\] board_updater.v(50) " "Inferred latch for \"next_board\[308\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184130 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[309\] board_updater.v(50) " "Inferred latch for \"next_board\[309\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184130 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[310\] board_updater.v(50) " "Inferred latch for \"next_board\[310\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184130 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[311\] board_updater.v(50) " "Inferred latch for \"next_board\[311\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184130 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[312\] board_updater.v(50) " "Inferred latch for \"next_board\[312\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184130 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[313\] board_updater.v(50) " "Inferred latch for \"next_board\[313\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184130 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[314\] board_updater.v(50) " "Inferred latch for \"next_board\[314\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184130 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[315\] board_updater.v(50) " "Inferred latch for \"next_board\[315\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184130 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[316\] board_updater.v(50) " "Inferred latch for \"next_board\[316\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184130 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[317\] board_updater.v(50) " "Inferred latch for \"next_board\[317\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184130 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[318\] board_updater.v(50) " "Inferred latch for \"next_board\[318\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184130 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[319\] board_updater.v(50) " "Inferred latch for \"next_board\[319\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184130 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[320\] board_updater.v(50) " "Inferred latch for \"next_board\[320\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184130 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[321\] board_updater.v(50) " "Inferred latch for \"next_board\[321\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184130 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[322\] board_updater.v(50) " "Inferred latch for \"next_board\[322\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184130 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[323\] board_updater.v(50) " "Inferred latch for \"next_board\[323\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274184130 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "position_updater state_machine:sm\|position_updater:pos_up " "Elaborating entity \"position_updater\" for hierarchy \"state_machine:sm\|position_updater:pos_up\"" {  } { { "../modelsim/state_machine.v" "pos_up" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/state_machine.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752274184130 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "position_updater.v(33) " "Verilog HDL Case Statement warning at position_updater.v(33): incomplete case statement has no default case item" {  } { { "../modelsim/position_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/position_updater.v" 33 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1752274184130 "|top|state_machine:sm|position_updater:pos_up"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "difficulty_selector state_machine:sm\|difficulty_selector:d_sel " "Elaborating entity \"difficulty_selector\" for hierarchy \"state_machine:sm\|difficulty_selector:d_sel\"" {  } { { "../modelsim/state_machine.v" "d_sel" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/state_machine.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752274184131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "victory state_machine:sm\|victory:v " "Elaborating entity \"victory\" for hierarchy \"state_machine:sm\|victory:v\"" {  } { { "../modelsim/state_machine.v" "v" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/state_machine.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752274184131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "defeat state_machine:sm\|defeat:d " "Elaborating entity \"defeat\" for hierarchy \"state_machine:sm\|defeat:d\"" {  } { { "../modelsim/state_machine.v" "d" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/state_machine.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752274184131 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "map_selector:ms\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"map_selector:ms\|Mult1\"" {  } { { "../modelsim/map_selector.v" "Mult1" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/map_selector.v" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752274190419 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1752274190419 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "map_selector:ms\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"map_selector:ms\|lpm_mult:Mult1\"" {  } { { "../modelsim/map_selector.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/map_selector.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752274190433 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "map_selector:ms\|lpm_mult:Mult1 " "Instantiated megafunction \"map_selector:ms\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752274190433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752274190433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752274190433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752274190433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752274190433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752274190433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752274190433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752274190433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752274190433 ""}  } { { "../modelsim/map_selector.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/map_selector.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752274190433 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "map_selector:ms\|lpm_mult:Mult1\|multcore:mult_core map_selector:ms\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"map_selector:ms\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"map_selector:ms\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "/home/andreojr/intelFPGA/24.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../modelsim/map_selector.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/map_selector.v" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752274190438 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "map_selector:ms\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder map_selector:ms\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"map_selector:ms\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"map_selector:ms\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "/home/andreojr/intelFPGA/24.1std/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../modelsim/map_selector.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/map_selector.v" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752274190440 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "map_selector:ms\|lpm_mult:Mult1\|altshift:external_latency_ffs map_selector:ms\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"map_selector:ms\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"map_selector:ms\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "/home/andreojr/intelFPGA/24.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "../modelsim/map_selector.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/map_selector.v" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752274190441 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 41 -1 0 } } { "../modelsim/random.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/random.v" 12 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1752274190829 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1752274190829 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "d0\[1\] GND " "Pin \"d0\[1\]\" is stuck at GND" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752274191345 "|top|d0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d0\[2\] GND " "Pin \"d0\[2\]\" is stuck at GND" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752274191345 "|top|d0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d0\[6\] VCC " "Pin \"d0\[6\]\" is stuck at VCC" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752274191345 "|top|d0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d1\[1\] GND " "Pin \"d1\[1\]\" is stuck at GND" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752274191345 "|top|d1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d1\[2\] GND " "Pin \"d1\[2\]\" is stuck at GND" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752274191345 "|top|d1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d1\[6\] VCC " "Pin \"d1\[6\]\" is stuck at VCC" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752274191345 "|top|d1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2\[1\] GND " "Pin \"d2\[1\]\" is stuck at GND" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752274191345 "|top|d2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2\[2\] GND " "Pin \"d2\[2\]\" is stuck at GND" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752274191345 "|top|d2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2\[6\] VCC " "Pin \"d2\[6\]\" is stuck at VCC" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752274191345 "|top|d2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d3\[1\] GND " "Pin \"d3\[1\]\" is stuck at GND" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752274191345 "|top|d3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d3\[2\] GND " "Pin \"d3\[2\]\" is stuck at GND" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752274191345 "|top|d3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d3\[6\] VCC " "Pin \"d3\[6\]\" is stuck at VCC" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752274191345 "|top|d3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d7\[1\] GND " "Pin \"d7\[1\]\" is stuck at GND" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752274191345 "|top|d7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d7\[2\] GND " "Pin \"d7\[2\]\" is stuck at GND" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752274191345 "|top|d7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d7\[6\] VCC " "Pin \"d7\[6\]\" is stuck at VCC" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752274191345 "|top|d7[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1752274191345 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1752274191389 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1752274192616 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752274192616 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "998 " "Implemented 998 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1752274192656 ""} { "Info" "ICUT_CUT_TM_OPINS" "57 " "Implemented 57 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1752274192656 ""} { "Info" "ICUT_CUT_TM_LCELLS" "932 " "Implemented 932 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1752274192656 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1752274192656 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "568 " "Peak virtual memory: 568 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1752274192663 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 11 19:49:52 2025 " "Processing ended: Fri Jul 11 19:49:52 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1752274192663 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1752274192663 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1752274192663 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274192663 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1752274193570 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1752274193570 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 11 19:49:53 2025 " "Processing started: Fri Jul 11 19:49:53 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1752274193570 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1752274193570 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off sudoku -c top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off sudoku -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1752274193570 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1752274193584 ""}
{ "Info" "0" "" "Project  = sudoku" {  } {  } 0 0 "Project  = sudoku" 0 0 "Fitter" 0 0 1752274193585 ""}
{ "Info" "0" "" "Revision = top" {  } {  } 0 0 "Revision = top" 0 0 "Fitter" 0 0 1752274193585 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1752274193613 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1752274193613 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top EP4CE115F29C8 " "Selected device EP4CE115F29C8 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1752274193616 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1752274193637 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1752274193637 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1752274193819 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1752274193821 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C8 " "Device EP4CE40F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1752274193842 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C8 " "Device EP4CE30F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1752274193842 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C8 " "Device EP4CE55F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1752274193842 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C8 " "Device EP4CE75F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1752274193842 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1752274193842 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/andreojr/intelFPGA/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andreojr/intelFPGA/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/andreojr/dev/edu/engg52/sudoku/quartus/" { { 0 { 0 ""} 0 1584 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1752274193844 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/andreojr/intelFPGA/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andreojr/intelFPGA/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/andreojr/dev/edu/engg52/sudoku/quartus/" { { 0 { 0 ""} 0 1586 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1752274193844 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/andreojr/intelFPGA/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andreojr/intelFPGA/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/andreojr/dev/edu/engg52/sudoku/quartus/" { { 0 { 0 ""} 0 1588 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1752274193844 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/andreojr/intelFPGA/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andreojr/intelFPGA/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/andreojr/dev/edu/engg52/sudoku/quartus/" { { 0 { 0 ""} 0 1590 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1752274193844 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/andreojr/intelFPGA/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andreojr/intelFPGA/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/andreojr/dev/edu/engg52/sudoku/quartus/" { { 0 { 0 ""} 0 1592 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1752274193844 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1752274193844 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1752274193845 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "130 " "The Timing Analyzer is analyzing 130 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1752274194364 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1752274194364 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1752274194365 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1752274194369 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1752274194369 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1752274194370 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1752274194409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_machine:sm\|current_state\[1\] " "Destination node state_machine:sm\|current_state\[1\]" {  } { { "../modelsim/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/state_machine.v" 114 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andreojr/dev/edu/engg52/sudoku/quartus/" { { 0 { 0 ""} 0 551 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1752274194409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_machine:sm\|current_state\[2\] " "Destination node state_machine:sm\|current_state\[2\]" {  } { { "../modelsim/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/state_machine.v" 114 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andreojr/dev/edu/engg52/sudoku/quartus/" { { 0 { 0 ""} 0 550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1752274194409 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1752274194409 ""}  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "/home/andreojr/dev/edu/engg52/sudoku/quartus/" { { 0 { 0 ""} 0 1579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1752274194409 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "display:d\|Decoder6~0  " "Automatically promoted node display:d\|Decoder6~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1752274194409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "d6\[2\]~output " "Destination node d6\[2\]~output" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/andreojr/dev/edu/engg52/sudoku/quartus/" { { 0 { 0 ""} 0 1561 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1752274194409 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1752274194409 ""}  } { { "../modelsim/display.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/display.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andreojr/dev/edu/engg52/sudoku/quartus/" { { 0 { 0 ""} 0 796 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1752274194409 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "stopwatch:sw\|frequency:fd\|clk_1Hz  " "Automatically promoted node stopwatch:sw\|frequency:fd\|clk_1Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1752274194409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stopwatch:sw\|frequency:fd\|clk_1Hz~0 " "Destination node stopwatch:sw\|frequency:fd\|clk_1Hz~0" {  } { { "../modelsim/frequency.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/frequency.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andreojr/dev/edu/engg52/sudoku/quartus/" { { 0 { 0 ""} 0 1278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1752274194409 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1752274194409 ""}  } { { "../modelsim/frequency.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/frequency.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andreojr/dev/edu/engg52/sudoku/quartus/" { { 0 { 0 ""} 0 731 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1752274194409 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1752274194545 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1752274194545 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1752274194545 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1752274194546 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1752274194548 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1752274194549 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1752274194549 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1752274194549 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1752274194550 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1752274194551 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1752274194551 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1752274194659 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1752274194661 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1752274195495 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1752274195638 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1752274195662 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1752274198076 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1752274198077 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1752274198251 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X92_Y12 X103_Y23 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X92_Y12 to location X103_Y23" {  } { { "loc" "" { Generic "/home/andreojr/dev/edu/engg52/sudoku/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X92_Y12 to location X103_Y23"} { { 12 { 0 ""} 92 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1752274199926 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1752274199926 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1752274201655 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1752274201655 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1752274201656 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.37 " "Total time spent on timing analysis during the Fitter is 0.37 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1752274201720 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1752274201727 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1752274201893 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1752274201894 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1752274202081 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1752274202300 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1631 " "Peak virtual memory: 1631 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1752274202702 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 11 19:50:02 2025 " "Processing ended: Fri Jul 11 19:50:02 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1752274202702 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1752274202702 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1752274202702 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1752274202702 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1752274203669 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1752274203669 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 11 19:50:03 2025 " "Processing started: Fri Jul 11 19:50:03 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1752274203669 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1752274203669 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off sudoku -c top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off sudoku -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1752274203669 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1752274203760 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1752274204919 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1752274204961 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "360 " "Peak virtual memory: 360 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1752274205068 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 11 19:50:05 2025 " "Processing ended: Fri Jul 11 19:50:05 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1752274205068 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1752274205068 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1752274205068 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1752274205068 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1752274205658 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1752274205953 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1752274205953 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 11 19:50:05 2025 " "Processing started: Fri Jul 11 19:50:05 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1752274205953 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1752274205953 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta sudoku -c top " "Command: quartus_sta sudoku -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1752274205953 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1752274205969 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1752274206007 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1752274206007 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752274206029 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752274206029 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "130 " "The Timing Analyzer is analyzing 130 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1752274206266 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1752274206277 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1752274206277 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1752274206279 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name stopwatch:sw\|frequency:fd\|clk_1Hz stopwatch:sw\|frequency:fd\|clk_1Hz " "create_clock -period 1.000 -name stopwatch:sw\|frequency:fd\|clk_1Hz stopwatch:sw\|frequency:fd\|clk_1Hz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1752274206279 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name state_machine:sm\|current_state\[0\] state_machine:sm\|current_state\[0\] " "create_clock -period 1.000 -name state_machine:sm\|current_state\[0\] state_machine:sm\|current_state\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1752274206279 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1752274206279 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1752274206281 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1752274206281 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1752274206282 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1752274206285 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1752274206307 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1752274206307 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.960 " "Worst-case setup slack is -11.960" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752274206307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752274206307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.960           -1293.255 clk  " "  -11.960           -1293.255 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752274206307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.443            -109.273 stopwatch:sw\|frequency:fd\|clk_1Hz  " "   -5.443            -109.273 stopwatch:sw\|frequency:fd\|clk_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752274206307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.471            -312.435 state_machine:sm\|current_state\[0\]  " "   -3.471            -312.435 state_machine:sm\|current_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752274206307 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752274206307 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.444 " "Worst-case hold slack is 0.444" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752274206310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752274206310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.444               0.000 clk  " "    0.444               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752274206310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.446               0.000 stopwatch:sw\|frequency:fd\|clk_1Hz  " "    0.446               0.000 stopwatch:sw\|frequency:fd\|clk_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752274206310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.812               0.000 state_machine:sm\|current_state\[0\]  " "    0.812               0.000 state_machine:sm\|current_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752274206310 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752274206310 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1752274206310 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1752274206310 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752274206311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752274206311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -397.055 clk  " "   -3.000            -397.055 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752274206311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -32.714 stopwatch:sw\|frequency:fd\|clk_1Hz  " "   -1.487             -32.714 stopwatch:sw\|frequency:fd\|clk_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752274206311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.269               0.000 state_machine:sm\|current_state\[0\]  " "    0.269               0.000 state_machine:sm\|current_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752274206311 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752274206311 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1752274206343 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1752274206352 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1752274206568 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1752274206614 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1752274206620 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1752274206620 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.229 " "Worst-case setup slack is -11.229" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752274206621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752274206621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.229           -1177.032 clk  " "  -11.229           -1177.032 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752274206621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.081            -101.494 stopwatch:sw\|frequency:fd\|clk_1Hz  " "   -5.081            -101.494 stopwatch:sw\|frequency:fd\|clk_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752274206621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.405            -310.461 state_machine:sm\|current_state\[0\]  " "   -3.405            -310.461 state_machine:sm\|current_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752274206621 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752274206621 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.394 " "Worst-case hold slack is 0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752274206623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752274206623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394               0.000 clk  " "    0.394               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752274206623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394               0.000 stopwatch:sw\|frequency:fd\|clk_1Hz  " "    0.394               0.000 stopwatch:sw\|frequency:fd\|clk_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752274206623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.716               0.000 state_machine:sm\|current_state\[0\]  " "    0.716               0.000 state_machine:sm\|current_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752274206623 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752274206623 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1752274206624 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1752274206626 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752274206627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752274206627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -397.055 clk  " "   -3.000            -397.055 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752274206627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -32.714 stopwatch:sw\|frequency:fd\|clk_1Hz  " "   -1.487             -32.714 stopwatch:sw\|frequency:fd\|clk_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752274206627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.195               0.000 state_machine:sm\|current_state\[0\]  " "    0.195               0.000 state_machine:sm\|current_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752274206627 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752274206627 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1752274206658 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1752274206722 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1752274206724 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1752274206724 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.561 " "Worst-case setup slack is -4.561" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752274206725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752274206725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.561            -431.745 clk  " "   -4.561            -431.745 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752274206725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.017             -42.677 stopwatch:sw\|frequency:fd\|clk_1Hz  " "   -2.017             -42.677 stopwatch:sw\|frequency:fd\|clk_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752274206725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.054             -61.847 state_machine:sm\|current_state\[0\]  " "   -1.054             -61.847 state_machine:sm\|current_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752274206725 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752274206725 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.049 " "Worst-case hold slack is 0.049" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752274206729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752274206729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.049               0.000 clk  " "    0.049               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752274206729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164               0.000 state_machine:sm\|current_state\[0\]  " "    0.164               0.000 state_machine:sm\|current_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752274206729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 stopwatch:sw\|frequency:fd\|clk_1Hz  " "    0.183               0.000 stopwatch:sw\|frequency:fd\|clk_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752274206729 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752274206729 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1752274206730 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1752274206732 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752274206734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752274206734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -287.517 clk  " "   -3.000            -287.517 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752274206734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -22.000 stopwatch:sw\|frequency:fd\|clk_1Hz  " "   -1.000             -22.000 stopwatch:sw\|frequency:fd\|clk_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752274206734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.399               0.000 state_machine:sm\|current_state\[0\]  " "    0.399               0.000 state_machine:sm\|current_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752274206734 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752274206734 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1752274206963 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1752274206963 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "608 " "Peak virtual memory: 608 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1752274206993 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 11 19:50:06 2025 " "Processing ended: Fri Jul 11 19:50:06 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1752274206993 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1752274206993 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1752274206993 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1752274206993 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1752274207973 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1752274207973 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 11 19:50:07 2025 " "Processing started: Fri Jul 11 19:50:07 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1752274207973 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1752274207973 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off sudoku -c top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off sudoku -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1752274207973 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1752274208081 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top.vo /home/andreojr/dev/edu/engg52/sudoku/quartus/simulation/questa/ simulation " "Generated file top.vo in folder \"/home/andreojr/dev/edu/engg52/sudoku/quartus/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1752274208167 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "596 " "Peak virtual memory: 596 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1752274208179 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 11 19:50:08 2025 " "Processing ended: Fri Jul 11 19:50:08 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1752274208179 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1752274208179 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1752274208179 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1752274208179 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 48 s " "Quartus Prime Full Compilation was successful. 0 errors, 48 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1752274208768 ""}
