#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Jan 27 18:46:06 2021
# Process ID: 13460
# Current directory: D:/7.dönem dersler/EMBEDDED SYSTEM/project/finalproje/GomuluProje/vhdl/final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1256 D:\7.dönem dersler\EMBEDDED SYSTEM\project\finalproje\GomuluProje\vhdl\final\final.xpr
# Log file: D:/7.dönem dersler/EMBEDDED SYSTEM/project/finalproje/GomuluProje/vhdl/final/vivado.log
# Journal file: D:/7.dönem dersler/EMBEDDED SYSTEM/project/finalproje/GomuluProje/vhdl/final\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/7.dönem dersler/EMBEDDED SYSTEM/project/finalproje/GomuluProje/vhdl/final/final.xpr}
INFO: [Project 1-313] Project file moved from 'E:/GomuluProje/vhdl/final' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado2017/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 777.324 ; gain = 102.008
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/7.dönem dersler/EMBEDDED SYSTEM/project/finalproje/GomuluProje/vhdl/final/final.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado2017/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/7.dönem dersler/EMBEDDED SYSTEM/project/finalproje/GomuluProje/vhdl/final/final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/7.dönem dersler/EMBEDDED SYSTEM/project/finalproje/GomuluProje/vhdl/final/final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/7.dönem dersler/EMBEDDED SYSTEM/project/finalproje/GomuluProje/vhdl/final/final.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj sim_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/7.dönem dersler/EMBEDDED SYSTEM/project/finalproje/GomuluProje/vhdl/final/final.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fifo_generator_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-307] analyzing entity fifo_generator_0_rd_bin_cntr
INFO: [VRFC 10-307] analyzing entity fifo_generator_0_rd_status_flags_ss
INFO: [VRFC 10-307] analyzing entity fifo_generator_0_updn_cntr
INFO: [VRFC 10-307] analyzing entity fifo_generator_0_wr_bin_cntr
INFO: [VRFC 10-307] analyzing entity fifo_generator_0_wr_status_flags_ss
INFO: [VRFC 10-307] analyzing entity fifo_generator_0_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity fifo_generator_0_dc_ss
INFO: [VRFC 10-307] analyzing entity fifo_generator_0_wr_logic
INFO: [VRFC 10-307] analyzing entity fifo_generator_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity fifo_generator_0_rd_logic
INFO: [VRFC 10-307] analyzing entity fifo_generator_0_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_0_blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-307] analyzing entity fifo_generator_0_blk_mem_gen_v8_4_1
INFO: [VRFC 10-307] analyzing entity fifo_generator_0_memory
INFO: [VRFC 10-307] analyzing entity fifo_generator_0_fifo_generator_ramfifo
INFO: [VRFC 10-307] analyzing entity fifo_generator_0_fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_0_fifo_generator_v13_2_1_synth
INFO: [VRFC 10-307] analyzing entity fifo_generator_0_fifo_generator_v13_2_1
INFO: [VRFC 10-307] analyzing entity fifo_generator_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/7.dönem dersler/EMBEDDED SYSTEM/project/finalproje/GomuluProje/vhdl/BRAM0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BRAM0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/7.dönem dersler/EMBEDDED SYSTEM/project/finalproje/GomuluProje/vhdl/BRAM1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BRAM1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/7.dönem dersler/EMBEDDED SYSTEM/project/finalproje/GomuluProje/vhdl/kcpsm6.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity kcpsm6
INFO: [VRFC 10-163] Analyzing VHDL file "D:/7.dönem dersler/EMBEDDED SYSTEM/project/finalproje/GomuluProje/vhdl/kcpsm6_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity kcpsm6_2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/7.dönem dersler/EMBEDDED SYSTEM/project/finalproje/GomuluProje/vhdl/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top
INFO: [VRFC 10-163] Analyzing VHDL file "D:/7.dönem dersler/EMBEDDED SYSTEM/project/finalproje/GomuluProje/vhdl/top_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/7.dönem dersler/EMBEDDED SYSTEM/project/finalproje/GomuluProje/vhdl/top_all.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_all
INFO: [VRFC 10-163] Analyzing VHDL file "D:/7.dönem dersler/EMBEDDED SYSTEM/project/finalproje/GomuluProje/vhdl/sim_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim_top
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/7.dönem dersler/EMBEDDED SYSTEM/project/finalproje/GomuluProje/vhdl/final/final.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2017/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto bba82e2c3d63407a969dc4577b201e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_top_behav xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.glbl
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000101010100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000101010100000...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000000001010100...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000000010101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111101111001000...]
Compiling architecture ram64m_v of entity unisim.RAM64M [ram64m_default]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011010010110100101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111111111111111...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001000001100...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="110011000011001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01011010001111001111...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011101110111011100...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000000000000011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111111111111100...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000111100101000...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011101110000100000...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="110100000000000000...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000000000000100...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="110000001100110000...]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100000000000000000...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="010000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101100101011001111...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000000000000000...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001100101101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111010...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="001100110011001110...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="101000101000000000...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000000000000000...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111011111111110000...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture low_level_definition of entity xil_defaultlib.kcpsm6 [\kcpsm6(interrupt_vector="111111...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(initp_00="00...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(initp_00="000000000000...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(initp_00="00...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(initp_00="000000000000...]
Compiling architecture low_level_definition of entity xil_defaultlib.BRAM0 [bram0_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000101010100000...]
Compiling architecture low_level_definition of entity xil_defaultlib.kcpsm6_2 [kcpsm6_2_default]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(initp_00="00...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(initp_00="000000000000...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(initp_00="00...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(initp_00="000000000000...]
Compiling architecture low_level_definition of entity xil_defaultlib.BRAM1 [bram1_default]
Compiling architecture behavioral of entity xil_defaultlib.top_2 [top_2_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101100110100110")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01011101101000101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001111111111111011...]
Compiling architecture structure of entity xil_defaultlib.fifo_generator_0_updn_cntr [fifo_generator_0_updn_cntr_defau...]
Compiling architecture structure of entity xil_defaultlib.fifo_generator_0_dc_ss [fifo_generator_0_dc_ss_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100101101000100")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture structure of entity xil_defaultlib.fifo_generator_0_rd_status_flags_ss [fifo_generator_0_rd_status_flags...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture structure of entity xil_defaultlib.fifo_generator_0_rd_bin_cntr [fifo_generator_0_rd_bin_cntr_def...]
Compiling architecture structure of entity xil_defaultlib.fifo_generator_0_rd_logic [fifo_generator_0_rd_logic_defaul...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0010")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.fifo_generator_0_wr_status_flags_ss [fifo_generator_0_wr_status_flags...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111110011111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110111111110110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111100111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000011111111...]
Compiling architecture structure of entity xil_defaultlib.fifo_generator_0_wr_bin_cntr [fifo_generator_0_wr_bin_cntr_def...]
Compiling architecture structure of entity xil_defaultlib.fifo_generator_0_wr_logic [fifo_generator_0_wr_logic_defaul...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(ram_mode="SDP",read_wi...]
Compiling architecture structure of entity xil_defaultlib.fifo_generator_0_blk_mem_gen_prim_wrapper [fifo_generator_0_blk_mem_gen_pri...]
Compiling architecture structure of entity xil_defaultlib.fifo_generator_0_blk_mem_gen_prim_width [fifo_generator_0_blk_mem_gen_pri...]
Compiling architecture structure of entity xil_defaultlib.fifo_generator_0_blk_mem_gen_generic_cstr [fifo_generator_0_blk_mem_gen_gen...]
Compiling architecture structure of entity xil_defaultlib.fifo_generator_0_blk_mem_gen_top [fifo_generator_0_blk_mem_gen_top...]
Compiling architecture structure of entity xil_defaultlib.fifo_generator_0_blk_mem_gen_v8_4_1_synth [fifo_generator_0_blk_mem_gen_v8_...]
Compiling architecture structure of entity xil_defaultlib.fifo_generator_0_blk_mem_gen_v8_4_1 [fifo_generator_0_blk_mem_gen_v8_...]
Compiling architecture structure of entity xil_defaultlib.fifo_generator_0_memory [fifo_generator_0_memory_default]
Compiling architecture structure of entity xil_defaultlib.fifo_generator_0_fifo_generator_ramfifo [fifo_generator_0_fifo_generator_...]
Compiling architecture structure of entity xil_defaultlib.fifo_generator_0_fifo_generator_top [fifo_generator_0_fifo_generator_...]
Compiling architecture structure of entity xil_defaultlib.fifo_generator_0_fifo_generator_v13_2_1_synth [fifo_generator_0_fifo_generator_...]
Compiling architecture structure of entity xil_defaultlib.fifo_generator_0_fifo_generator_v13_2_1 [fifo_generator_0_fifo_generator_...]
Compiling architecture structure of entity xil_defaultlib.fifo_generator_0 [fifo_generator_0_default]
Compiling architecture behavioral of entity xil_defaultlib.top_all [top_all_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_top
Built simulation snapshot sim_top_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/7.dönem -notrace
couldn't read file "D:/7.dönem": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Jan 27 18:47:33 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 777.324 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/7.dönem dersler/EMBEDDED SYSTEM/project/finalproje/GomuluProje/vhdl/final/final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_top_behav -key {Behavioral:sim_1:Functional:sim_top} -tclbatch {sim_top.tcl} -view {{D:/7.dönem dersler/EMBEDDED SYSTEM/project/finalproje/GomuluProje/vhdl/final/sim_top_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config {D:/7.dönem dersler/EMBEDDED SYSTEM/project/finalproje/GomuluProje/vhdl/final/sim_top_behav.wcfg}
source sim_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:26 . Memory (MB): peak = 785.461 ; gain = 8.137
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan 27 18:50:24 2021...
