$date
	Sun Oct 23 04:56:49 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#750234
b10110 &
b10110 %
1$
b10110 !
1"
#750235
0"
#750238
b1011 &
b1011 %
#750242
b100010 &
b100010 %
#750246
b10001 &
b10001 %
#750250
b110100 &
b110100 %
#750254
b11010 &
b11010 %
#750258
b1101 &
b1101 %
#750262
b101000 &
b101000 %
#750266
b10100 &
b10100 %
#750270
b1010 &
b1010 %
#750274
b101 &
b101 %
#750278
b10000 &
b10000 %
#750282
b1000 &
b1000 %
#750286
b100 &
b100 %
#750290
b10 &
b10 %
#750294
b1 &
1#
b1 %
#750298
b0 &
b0 %
0#
0$
#1837651
b1101 !
1"
#1837654
b1101 &
b1101 %
1$
#1837655
0"
#1837658
b101000 &
b101000 %
#1837662
b10100 &
b10100 %
#1837666
b1010 &
b1010 %
#1837670
b101 &
b101 %
#1837674
b10000 &
b10000 %
#1837678
b1000 &
b1000 %
#1837682
b100 &
b100 %
#1837686
b10 &
b10 %
#1837690
b1 &
b1 %
1#
#1837694
b0 &
0#
b0 %
0$
#2832386
b110 &
b110 %
1$
b110 !
1"
#2832387
0"
#2832390
b11 &
b11 %
#2832394
b1010 &
b1010 %
#2832398
b101 &
b101 %
#2832402
b10000 &
b10000 %
#2832406
b1000 &
b1000 %
#2832410
b100 &
b100 %
#2832414
b10 &
b10 %
#2832418
b1 &
b1 %
1#
#2832422
b0 &
0#
b0 %
0$
#4500012
