|sdr_ctrl_top
sys_clk => sys_clk.IN1
sys_rst_n => rst_n.IN1
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
SW[3] => SW[3].IN1
SW[4] => SW[4].IN1
SW[5] => SW[5].IN1
SW[6] => SW[6].IN1
SW[7] => SW[7].IN1
SW[8] => SW[8].IN1
SW[9] => SW[9].IN1
KEY => KEY.IN2
key_add => key_add.IN1
key_multi => key_multi.IN1
sdr_clk << sdr_top:SDR_TOP.sdr_clk
sdr_cke << sdr_top:SDR_TOP.sdr_cke
sdr_cs_n << sdr_top:SDR_TOP.sdr_cs_n
sdr_ras_n << sdr_top:SDR_TOP.sdr_ras_n
sdr_cas_n << sdr_top:SDR_TOP.sdr_cas_n
sdr_we_n << sdr_top:SDR_TOP.sdr_we_n
sdr_a[0] << sdr_top:SDR_TOP.sdr_a
sdr_a[1] << sdr_top:SDR_TOP.sdr_a
sdr_a[2] << sdr_top:SDR_TOP.sdr_a
sdr_a[3] << sdr_top:SDR_TOP.sdr_a
sdr_a[4] << sdr_top:SDR_TOP.sdr_a
sdr_a[5] << sdr_top:SDR_TOP.sdr_a
sdr_a[6] << sdr_top:SDR_TOP.sdr_a
sdr_a[7] << sdr_top:SDR_TOP.sdr_a
sdr_a[8] << sdr_top:SDR_TOP.sdr_a
sdr_a[9] << sdr_top:SDR_TOP.sdr_a
sdr_a[10] << sdr_top:SDR_TOP.sdr_a
sdr_a[11] << sdr_top:SDR_TOP.sdr_a
sdr_a[12] << sdr_top:SDR_TOP.sdr_a
sdr_ba[0] << sdr_top:SDR_TOP.sdr_ba
sdr_ba[1] << sdr_top:SDR_TOP.sdr_ba
sdr_dqm[0] << sdr_top:SDR_TOP.sdr_dqm
sdr_dqm[1] << sdr_top:SDR_TOP.sdr_dqm
sdr_dq[0] <> sdr_top:SDR_TOP.sdr_dq
sdr_dq[1] <> sdr_top:SDR_TOP.sdr_dq
sdr_dq[2] <> sdr_top:SDR_TOP.sdr_dq
sdr_dq[3] <> sdr_top:SDR_TOP.sdr_dq
sdr_dq[4] <> sdr_top:SDR_TOP.sdr_dq
sdr_dq[5] <> sdr_top:SDR_TOP.sdr_dq
sdr_dq[6] <> sdr_top:SDR_TOP.sdr_dq
sdr_dq[7] <> sdr_top:SDR_TOP.sdr_dq
sdr_dq[8] <> sdr_top:SDR_TOP.sdr_dq
sdr_dq[9] <> sdr_top:SDR_TOP.sdr_dq
sdr_dq[10] <> sdr_top:SDR_TOP.sdr_dq
sdr_dq[11] <> sdr_top:SDR_TOP.sdr_dq
sdr_dq[12] <> sdr_top:SDR_TOP.sdr_dq
sdr_dq[13] <> sdr_top:SDR_TOP.sdr_dq
sdr_dq[14] <> sdr_top:SDR_TOP.sdr_dq
sdr_dq[15] <> sdr_top:SDR_TOP.sdr_dq
LEDR[0] << rd_data[0].DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] << rd_data[1].DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] << rd_data[2].DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] << rd_data[3].DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] << rd_data[4].DB_MAX_OUTPUT_PORT_TYPE
LEDR[5] << rd_data[5].DB_MAX_OUTPUT_PORT_TYPE
LEDR[6] << rd_data[6].DB_MAX_OUTPUT_PORT_TYPE
LEDR[7] << rd_data[7].DB_MAX_OUTPUT_PORT_TYPE
LEDR[8] << rd_data[8].DB_MAX_OUTPUT_PORT_TYPE
LEDR[9] << rd_data[9].DB_MAX_OUTPUT_PORT_TYPE
HEX5[0] << Seg_num:SEG_NUM.HEX5
HEX5[1] << Seg_num:SEG_NUM.HEX5
HEX5[2] << Seg_num:SEG_NUM.HEX5
HEX5[3] << Seg_num:SEG_NUM.HEX5
HEX5[4] << Seg_num:SEG_NUM.HEX5
HEX5[5] << Seg_num:SEG_NUM.HEX5
HEX5[6] << Seg_num:SEG_NUM.HEX5
HEX4[0] << Seg_num:SEG_NUM.HEX4
HEX4[1] << Seg_num:SEG_NUM.HEX4
HEX4[2] << Seg_num:SEG_NUM.HEX4
HEX4[3] << Seg_num:SEG_NUM.HEX4
HEX4[4] << Seg_num:SEG_NUM.HEX4
HEX4[5] << Seg_num:SEG_NUM.HEX4
HEX4[6] << Seg_num:SEG_NUM.HEX4
HEX3[0] << Seg_num:SEG_NUM.HEX3
HEX3[1] << Seg_num:SEG_NUM.HEX3
HEX3[2] << Seg_num:SEG_NUM.HEX3
HEX3[3] << Seg_num:SEG_NUM.HEX3
HEX3[4] << Seg_num:SEG_NUM.HEX3
HEX3[5] << Seg_num:SEG_NUM.HEX3
HEX3[6] << Seg_num:SEG_NUM.HEX3
HEX2[0] << Seg_num:SEG_NUM.HEX2
HEX2[1] << Seg_num:SEG_NUM.HEX2
HEX2[2] << Seg_num:SEG_NUM.HEX2
HEX2[3] << Seg_num:SEG_NUM.HEX2
HEX2[4] << Seg_num:SEG_NUM.HEX2
HEX2[5] << Seg_num:SEG_NUM.HEX2
HEX2[6] << Seg_num:SEG_NUM.HEX2
HEX1[0] << Seg_num:SEG_NUM.HEX1
HEX1[1] << Seg_num:SEG_NUM.HEX1
HEX1[2] << Seg_num:SEG_NUM.HEX1
HEX1[3] << Seg_num:SEG_NUM.HEX1
HEX1[4] << Seg_num:SEG_NUM.HEX1
HEX1[5] << Seg_num:SEG_NUM.HEX1
HEX1[6] << Seg_num:SEG_NUM.HEX1
HEX0[0] << Seg_num:SEG_NUM.HEX0
HEX0[1] << Seg_num:SEG_NUM.HEX0
HEX0[2] << Seg_num:SEG_NUM.HEX0
HEX0[3] << Seg_num:SEG_NUM.HEX0
HEX0[4] << Seg_num:SEG_NUM.HEX0
HEX0[5] << Seg_num:SEG_NUM.HEX0
HEX0[6] << Seg_num:SEG_NUM.HEX0


|sdr_ctrl_top|pll:PLL
areset => areset.IN1
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|sdr_ctrl_top|pll:PLL|altpll:altpll_component
inclk[0] => pll_altpll:auto_generated.inclk[0]
inclk[1] => pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|sdr_ctrl_top|pll:PLL|altpll:altpll_component|pll_altpll:auto_generated
areset => generic_pll1.I_RST
areset => generic_pll2.I_RST
areset => generic_pll3.I_RST
clk[0] <= generic_pll1.O_OUTCLK
clk[1] <= generic_pll2.O_OUTCLK
clk[2] <= generic_pll3.O_OUTCLK
clk[3] <= <GND>
clk[4] <= <GND>
fbout <= generic_pll1.O_FBOUTCLK
inclk[0] => generic_pll1.I_REFCLK
inclk[0] => generic_pll2.I_REFCLK
inclk[0] => generic_pll3.I_REFCLK
inclk[1] => ~NO_FANOUT~
locked <= generic_pll1.LOCKED


|sdr_ctrl_top|sdr_test:SDR_TEST
clk_50m => rd_en~reg0.CLK
clk_50m => wr_data[0]~reg0.CLK
clk_50m => wr_data[1]~reg0.CLK
clk_50m => wr_data[2]~reg0.CLK
clk_50m => wr_data[3]~reg0.CLK
clk_50m => wr_data[4]~reg0.CLK
clk_50m => wr_data[5]~reg0.CLK
clk_50m => wr_data[6]~reg0.CLK
clk_50m => wr_data[7]~reg0.CLK
clk_50m => wr_data[8]~reg0.CLK
clk_50m => wr_data[9]~reg0.CLK
clk_50m => wr_data[10]~reg0.CLK
clk_50m => wr_data[11]~reg0.CLK
clk_50m => wr_data[12]~reg0.CLK
clk_50m => wr_data[13]~reg0.CLK
clk_50m => wr_data[14]~reg0.CLK
clk_50m => wr_data[15]~reg0.CLK
clk_50m => wr_en~reg0.CLK
clk_50m => wr_cnt[0].CLK
clk_50m => wr_cnt[1].CLK
clk_50m => wr_cnt[2].CLK
clk_50m => wr_cnt[3].CLK
clk_50m => wr_cnt[4].CLK
clk_50m => wr_cnt[5].CLK
clk_50m => wr_cnt[6].CLK
clk_50m => wr_cnt[7].CLK
clk_50m => wr_cnt[8].CLK
clk_50m => wr_cnt[9].CLK
clk_50m => wr_cnt[10].CLK
clk_50m => wr_cnt[11].CLK
clk_50m => sdr_init_done_d1.CLK
clk_50m => sdr_init_done_d0.CLK
rst_n => wr_data[0]~reg0.ACLR
rst_n => wr_data[1]~reg0.ACLR
rst_n => wr_data[2]~reg0.ACLR
rst_n => wr_data[3]~reg0.ACLR
rst_n => wr_data[4]~reg0.ACLR
rst_n => wr_data[5]~reg0.ACLR
rst_n => wr_data[6]~reg0.ACLR
rst_n => wr_data[7]~reg0.ACLR
rst_n => wr_data[8]~reg0.ACLR
rst_n => wr_data[9]~reg0.ACLR
rst_n => wr_data[10]~reg0.ACLR
rst_n => wr_data[11]~reg0.ACLR
rst_n => wr_data[12]~reg0.ACLR
rst_n => wr_data[13]~reg0.ACLR
rst_n => wr_data[14]~reg0.ACLR
rst_n => wr_data[15]~reg0.ACLR
rst_n => wr_en~reg0.ACLR
rst_n => rd_en~reg0.ACLR
rst_n => sdr_init_done_d1.ACLR
rst_n => sdr_init_done_d0.ACLR
rst_n => wr_cnt[0].ACLR
rst_n => wr_cnt[1].ACLR
rst_n => wr_cnt[2].ACLR
rst_n => wr_cnt[3].ACLR
rst_n => wr_cnt[4].ACLR
rst_n => wr_cnt[5].ACLR
rst_n => wr_cnt[6].ACLR
rst_n => wr_cnt[7].ACLR
rst_n => wr_cnt[8].ACLR
rst_n => wr_cnt[9].ACLR
rst_n => wr_cnt[10].ACLR
rst_n => wr_cnt[11].ACLR
SW[0] => wr_data.DATAB
SW[1] => wr_data.DATAB
SW[2] => wr_data.DATAB
SW[3] => wr_data.DATAB
SW[4] => wr_data.DATAB
SW[5] => wr_data.DATAB
SW[6] => wr_data.DATAB
SW[7] => wr_data.DATAB
SW[8] => wr_data.DATAB
SW[9] => wr_data.DATAB
wr_en <= wr_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_data[0] <= wr_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_data[1] <= wr_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_data[2] <= wr_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_data[3] <= wr_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_data[4] <= wr_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_data[5] <= wr_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_data[6] <= wr_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_data[7] <= wr_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_data[8] <= wr_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_data[9] <= wr_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_data[10] <= wr_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_data[11] <= wr_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_data[12] <= wr_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_data[13] <= wr_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_data[14] <= wr_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_data[15] <= wr_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_en <= rd_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_init_done => sdr_init_done_d0.DATAIN


|sdr_ctrl_top|sdr_top:SDR_TOP
ref_clk => ref_clk.IN2
out_clk => sdr_clk.DATAIN
rst_n => rst_n.IN2
wr_clk => wr_clk.IN1
wr_en => wr_en.IN1
wr_data[0] => wr_data[0].IN1
wr_data[1] => wr_data[1].IN1
wr_data[2] => wr_data[2].IN1
wr_data[3] => wr_data[3].IN1
wr_data[4] => wr_data[4].IN1
wr_data[5] => wr_data[5].IN1
wr_data[6] => wr_data[6].IN1
wr_data[7] => wr_data[7].IN1
wr_data[8] => wr_data[8].IN1
wr_data[9] => wr_data[9].IN1
wr_data[10] => wr_data[10].IN1
wr_data[11] => wr_data[11].IN1
wr_data[12] => wr_data[12].IN1
wr_data[13] => wr_data[13].IN1
wr_data[14] => wr_data[14].IN1
wr_data[15] => wr_data[15].IN1
wr_min_addr[0] => wr_min_addr[0].IN1
wr_min_addr[1] => wr_min_addr[1].IN1
wr_min_addr[2] => wr_min_addr[2].IN1
wr_min_addr[3] => wr_min_addr[3].IN1
wr_min_addr[4] => wr_min_addr[4].IN1
wr_min_addr[5] => wr_min_addr[5].IN1
wr_min_addr[6] => wr_min_addr[6].IN1
wr_min_addr[7] => wr_min_addr[7].IN1
wr_min_addr[8] => wr_min_addr[8].IN1
wr_min_addr[9] => wr_min_addr[9].IN1
wr_min_addr[10] => wr_min_addr[10].IN1
wr_min_addr[11] => wr_min_addr[11].IN1
wr_min_addr[12] => wr_min_addr[12].IN1
wr_min_addr[13] => wr_min_addr[13].IN1
wr_min_addr[14] => wr_min_addr[14].IN1
wr_min_addr[15] => wr_min_addr[15].IN1
wr_min_addr[16] => wr_min_addr[16].IN1
wr_min_addr[17] => wr_min_addr[17].IN1
wr_min_addr[18] => wr_min_addr[18].IN1
wr_min_addr[19] => wr_min_addr[19].IN1
wr_min_addr[20] => wr_min_addr[20].IN1
wr_min_addr[21] => wr_min_addr[21].IN1
wr_min_addr[22] => wr_min_addr[22].IN1
wr_min_addr[23] => wr_min_addr[23].IN1
wr_min_addr[24] => wr_min_addr[24].IN1
wr_max_addr[0] => wr_max_addr[0].IN1
wr_max_addr[1] => wr_max_addr[1].IN1
wr_max_addr[2] => wr_max_addr[2].IN1
wr_max_addr[3] => wr_max_addr[3].IN1
wr_max_addr[4] => wr_max_addr[4].IN1
wr_max_addr[5] => wr_max_addr[5].IN1
wr_max_addr[6] => wr_max_addr[6].IN1
wr_max_addr[7] => wr_max_addr[7].IN1
wr_max_addr[8] => wr_max_addr[8].IN1
wr_max_addr[9] => wr_max_addr[9].IN1
wr_max_addr[10] => wr_max_addr[10].IN1
wr_max_addr[11] => wr_max_addr[11].IN1
wr_max_addr[12] => wr_max_addr[12].IN1
wr_max_addr[13] => wr_max_addr[13].IN1
wr_max_addr[14] => wr_max_addr[14].IN1
wr_max_addr[15] => wr_max_addr[15].IN1
wr_max_addr[16] => wr_max_addr[16].IN1
wr_max_addr[17] => wr_max_addr[17].IN1
wr_max_addr[18] => wr_max_addr[18].IN1
wr_max_addr[19] => wr_max_addr[19].IN1
wr_max_addr[20] => wr_max_addr[20].IN1
wr_max_addr[21] => wr_max_addr[21].IN1
wr_max_addr[22] => wr_max_addr[22].IN1
wr_max_addr[23] => wr_max_addr[23].IN1
wr_max_addr[24] => wr_max_addr[24].IN1
wr_len[0] => wr_len[0].IN2
wr_len[1] => wr_len[1].IN2
wr_len[2] => wr_len[2].IN2
wr_len[3] => wr_len[3].IN2
wr_len[4] => wr_len[4].IN2
wr_len[5] => wr_len[5].IN2
wr_len[6] => wr_len[6].IN2
wr_len[7] => wr_len[7].IN2
wr_len[8] => wr_len[8].IN2
wr_len[9] => wr_len[9].IN2
wr_len[10] => wr_len[10].IN2
wr_load => wr_load.IN1
rd_clk => rd_clk.IN1
rd_en => rd_en.IN1
rd_data[0] <= sdr_fifo_ctrl:SDR_FIFO_CTRL.rdf_dout
rd_data[1] <= sdr_fifo_ctrl:SDR_FIFO_CTRL.rdf_dout
rd_data[2] <= sdr_fifo_ctrl:SDR_FIFO_CTRL.rdf_dout
rd_data[3] <= sdr_fifo_ctrl:SDR_FIFO_CTRL.rdf_dout
rd_data[4] <= sdr_fifo_ctrl:SDR_FIFO_CTRL.rdf_dout
rd_data[5] <= sdr_fifo_ctrl:SDR_FIFO_CTRL.rdf_dout
rd_data[6] <= sdr_fifo_ctrl:SDR_FIFO_CTRL.rdf_dout
rd_data[7] <= sdr_fifo_ctrl:SDR_FIFO_CTRL.rdf_dout
rd_data[8] <= sdr_fifo_ctrl:SDR_FIFO_CTRL.rdf_dout
rd_data[9] <= sdr_fifo_ctrl:SDR_FIFO_CTRL.rdf_dout
rd_data[10] <= sdr_fifo_ctrl:SDR_FIFO_CTRL.rdf_dout
rd_data[11] <= sdr_fifo_ctrl:SDR_FIFO_CTRL.rdf_dout
rd_data[12] <= sdr_fifo_ctrl:SDR_FIFO_CTRL.rdf_dout
rd_data[13] <= sdr_fifo_ctrl:SDR_FIFO_CTRL.rdf_dout
rd_data[14] <= sdr_fifo_ctrl:SDR_FIFO_CTRL.rdf_dout
rd_data[15] <= sdr_fifo_ctrl:SDR_FIFO_CTRL.rdf_dout
rd_min_addr[0] => rd_min_addr[0].IN1
rd_min_addr[1] => rd_min_addr[1].IN1
rd_min_addr[2] => rd_min_addr[2].IN1
rd_min_addr[3] => rd_min_addr[3].IN1
rd_min_addr[4] => rd_min_addr[4].IN1
rd_min_addr[5] => rd_min_addr[5].IN1
rd_min_addr[6] => rd_min_addr[6].IN1
rd_min_addr[7] => rd_min_addr[7].IN1
rd_min_addr[8] => rd_min_addr[8].IN1
rd_min_addr[9] => rd_min_addr[9].IN1
rd_min_addr[10] => rd_min_addr[10].IN1
rd_min_addr[11] => rd_min_addr[11].IN1
rd_min_addr[12] => rd_min_addr[12].IN1
rd_min_addr[13] => rd_min_addr[13].IN1
rd_min_addr[14] => rd_min_addr[14].IN1
rd_min_addr[15] => rd_min_addr[15].IN1
rd_min_addr[16] => rd_min_addr[16].IN1
rd_min_addr[17] => rd_min_addr[17].IN1
rd_min_addr[18] => rd_min_addr[18].IN1
rd_min_addr[19] => rd_min_addr[19].IN1
rd_min_addr[20] => rd_min_addr[20].IN1
rd_min_addr[21] => rd_min_addr[21].IN1
rd_min_addr[22] => rd_min_addr[22].IN1
rd_min_addr[23] => rd_min_addr[23].IN1
rd_min_addr[24] => rd_min_addr[24].IN1
rd_max_addr[0] => rd_max_addr[0].IN1
rd_max_addr[1] => rd_max_addr[1].IN1
rd_max_addr[2] => rd_max_addr[2].IN1
rd_max_addr[3] => rd_max_addr[3].IN1
rd_max_addr[4] => rd_max_addr[4].IN1
rd_max_addr[5] => rd_max_addr[5].IN1
rd_max_addr[6] => rd_max_addr[6].IN1
rd_max_addr[7] => rd_max_addr[7].IN1
rd_max_addr[8] => rd_max_addr[8].IN1
rd_max_addr[9] => rd_max_addr[9].IN1
rd_max_addr[10] => rd_max_addr[10].IN1
rd_max_addr[11] => rd_max_addr[11].IN1
rd_max_addr[12] => rd_max_addr[12].IN1
rd_max_addr[13] => rd_max_addr[13].IN1
rd_max_addr[14] => rd_max_addr[14].IN1
rd_max_addr[15] => rd_max_addr[15].IN1
rd_max_addr[16] => rd_max_addr[16].IN1
rd_max_addr[17] => rd_max_addr[17].IN1
rd_max_addr[18] => rd_max_addr[18].IN1
rd_max_addr[19] => rd_max_addr[19].IN1
rd_max_addr[20] => rd_max_addr[20].IN1
rd_max_addr[21] => rd_max_addr[21].IN1
rd_max_addr[22] => rd_max_addr[22].IN1
rd_max_addr[23] => rd_max_addr[23].IN1
rd_max_addr[24] => rd_max_addr[24].IN1
rd_len[0] => rd_len[0].IN2
rd_len[1] => rd_len[1].IN2
rd_len[2] => rd_len[2].IN2
rd_len[3] => rd_len[3].IN2
rd_len[4] => rd_len[4].IN2
rd_len[5] => rd_len[5].IN2
rd_len[6] => rd_len[6].IN2
rd_len[7] => rd_len[7].IN2
rd_len[8] => rd_len[8].IN2
rd_len[9] => rd_len[9].IN2
rd_len[10] => rd_len[10].IN2
rd_load => rd_load.IN1
sdr_rd_valid => sdr_rd_valid.IN1
sdr_init_done <= sdr_init_done.DB_MAX_OUTPUT_PORT_TYPE
sdr_clk <= out_clk.DB_MAX_OUTPUT_PORT_TYPE
sdr_cke <= sdr_controller:SDR_CONTROLLER.sdr_cke
sdr_cs_n <= sdr_controller:SDR_CONTROLLER.sdr_cs_n
sdr_ras_n <= sdr_controller:SDR_CONTROLLER.sdr_ras_n
sdr_cas_n <= sdr_controller:SDR_CONTROLLER.sdr_cas_n
sdr_we_n <= sdr_controller:SDR_CONTROLLER.sdr_we_n
sdr_a[0] <= sdr_controller:SDR_CONTROLLER.sdr_a
sdr_a[1] <= sdr_controller:SDR_CONTROLLER.sdr_a
sdr_a[2] <= sdr_controller:SDR_CONTROLLER.sdr_a
sdr_a[3] <= sdr_controller:SDR_CONTROLLER.sdr_a
sdr_a[4] <= sdr_controller:SDR_CONTROLLER.sdr_a
sdr_a[5] <= sdr_controller:SDR_CONTROLLER.sdr_a
sdr_a[6] <= sdr_controller:SDR_CONTROLLER.sdr_a
sdr_a[7] <= sdr_controller:SDR_CONTROLLER.sdr_a
sdr_a[8] <= sdr_controller:SDR_CONTROLLER.sdr_a
sdr_a[9] <= sdr_controller:SDR_CONTROLLER.sdr_a
sdr_a[10] <= sdr_controller:SDR_CONTROLLER.sdr_a
sdr_a[11] <= sdr_controller:SDR_CONTROLLER.sdr_a
sdr_a[12] <= sdr_controller:SDR_CONTROLLER.sdr_a
sdr_ba[0] <= sdr_controller:SDR_CONTROLLER.sdr_ba
sdr_ba[1] <= sdr_controller:SDR_CONTROLLER.sdr_ba
sdr_dqm[0] <= <GND>
sdr_dqm[1] <= <GND>
sdr_dq[0] <> sdr_controller:SDR_CONTROLLER.sdr_dq
sdr_dq[1] <> sdr_controller:SDR_CONTROLLER.sdr_dq
sdr_dq[2] <> sdr_controller:SDR_CONTROLLER.sdr_dq
sdr_dq[3] <> sdr_controller:SDR_CONTROLLER.sdr_dq
sdr_dq[4] <> sdr_controller:SDR_CONTROLLER.sdr_dq
sdr_dq[5] <> sdr_controller:SDR_CONTROLLER.sdr_dq
sdr_dq[6] <> sdr_controller:SDR_CONTROLLER.sdr_dq
sdr_dq[7] <> sdr_controller:SDR_CONTROLLER.sdr_dq
sdr_dq[8] <> sdr_controller:SDR_CONTROLLER.sdr_dq
sdr_dq[9] <> sdr_controller:SDR_CONTROLLER.sdr_dq
sdr_dq[10] <> sdr_controller:SDR_CONTROLLER.sdr_dq
sdr_dq[11] <> sdr_controller:SDR_CONTROLLER.sdr_dq
sdr_dq[12] <> sdr_controller:SDR_CONTROLLER.sdr_dq
sdr_dq[13] <> sdr_controller:SDR_CONTROLLER.sdr_dq
sdr_dq[14] <> sdr_controller:SDR_CONTROLLER.sdr_dq
sdr_dq[15] <> sdr_controller:SDR_CONTROLLER.sdr_dq


|sdr_ctrl_top|sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL
ref_clk => ref_clk.IN2
rst_n => sdr_wr_addr[0]~reg0.ACLR
rst_n => sdr_wr_addr[1]~reg0.ACLR
rst_n => sdr_wr_addr[2]~reg0.ACLR
rst_n => sdr_wr_addr[3]~reg0.ACLR
rst_n => sdr_wr_addr[4]~reg0.ACLR
rst_n => sdr_wr_addr[5]~reg0.ACLR
rst_n => sdr_wr_addr[6]~reg0.ACLR
rst_n => sdr_wr_addr[7]~reg0.ACLR
rst_n => sdr_wr_addr[8]~reg0.ACLR
rst_n => sdr_wr_addr[9]~reg0.ACLR
rst_n => sdr_wr_addr[10]~reg0.ACLR
rst_n => sdr_wr_addr[11]~reg0.ACLR
rst_n => sdr_wr_addr[12]~reg0.ACLR
rst_n => sdr_wr_addr[13]~reg0.ACLR
rst_n => sdr_wr_addr[14]~reg0.ACLR
rst_n => sdr_wr_addr[15]~reg0.ACLR
rst_n => sdr_wr_addr[16]~reg0.ACLR
rst_n => sdr_wr_addr[17]~reg0.ACLR
rst_n => sdr_wr_addr[18]~reg0.ACLR
rst_n => sdr_wr_addr[19]~reg0.ACLR
rst_n => sdr_wr_addr[20]~reg0.ACLR
rst_n => sdr_wr_addr[21]~reg0.ACLR
rst_n => sdr_wr_addr[22]~reg0.ACLR
rst_n => sdr_wr_addr[23]~reg0.ACLR
rst_n => sdr_wr_addr[24]~reg0.ACLR
rst_n => sdr_wr_req~reg0.ACLR
rst_n => sdr_rd_req~reg0.ACLR
rst_n => sdr_rd_addr[0]~reg0.ACLR
rst_n => sdr_rd_addr[1]~reg0.ACLR
rst_n => sdr_rd_addr[2]~reg0.ACLR
rst_n => sdr_rd_addr[3]~reg0.ACLR
rst_n => sdr_rd_addr[4]~reg0.ACLR
rst_n => sdr_rd_addr[5]~reg0.ACLR
rst_n => sdr_rd_addr[6]~reg0.ACLR
rst_n => sdr_rd_addr[7]~reg0.ACLR
rst_n => sdr_rd_addr[8]~reg0.ACLR
rst_n => sdr_rd_addr[9]~reg0.ACLR
rst_n => sdr_rd_addr[10]~reg0.ACLR
rst_n => sdr_rd_addr[11]~reg0.ACLR
rst_n => sdr_rd_addr[12]~reg0.ACLR
rst_n => sdr_rd_addr[13]~reg0.ACLR
rst_n => sdr_rd_addr[14]~reg0.ACLR
rst_n => sdr_rd_addr[15]~reg0.ACLR
rst_n => sdr_rd_addr[16]~reg0.ACLR
rst_n => sdr_rd_addr[17]~reg0.ACLR
rst_n => sdr_rd_addr[18]~reg0.ACLR
rst_n => sdr_rd_addr[19]~reg0.ACLR
rst_n => sdr_rd_addr[20]~reg0.ACLR
rst_n => sdr_rd_addr[21]~reg0.ACLR
rst_n => sdr_rd_addr[22]~reg0.ACLR
rst_n => sdr_rd_addr[23]~reg0.ACLR
rst_n => sdr_rd_addr[24]~reg0.ACLR
rst_n => wr_ack_r2.ACLR
rst_n => wr_ack_r1.ACLR
rst_n => rd_ack_r2.ACLR
rst_n => rd_ack_r1.ACLR
rst_n => wr_load_r2.ACLR
rst_n => wr_load_r1.ACLR
rst_n => rd_load_r2.ACLR
rst_n => rd_load_r1.ACLR
rst_n => sdr_rd_valid_r2.ACLR
rst_n => sdr_rd_valid_r1.ACLR
rst_n => comb.IN1
rst_n => comb.IN1
clk_write => clk_write.IN1
wrf_wrreq => wrf_wrreq.IN1
wrf_din[0] => wrf_din[0].IN1
wrf_din[1] => wrf_din[1].IN1
wrf_din[2] => wrf_din[2].IN1
wrf_din[3] => wrf_din[3].IN1
wrf_din[4] => wrf_din[4].IN1
wrf_din[5] => wrf_din[5].IN1
wrf_din[6] => wrf_din[6].IN1
wrf_din[7] => wrf_din[7].IN1
wrf_din[8] => wrf_din[8].IN1
wrf_din[9] => wrf_din[9].IN1
wrf_din[10] => wrf_din[10].IN1
wrf_din[11] => wrf_din[11].IN1
wrf_din[12] => wrf_din[12].IN1
wrf_din[13] => wrf_din[13].IN1
wrf_din[14] => wrf_din[14].IN1
wrf_din[15] => wrf_din[15].IN1
wr_min_addr[0] => sdr_wr_addr.DATAA
wr_min_addr[0] => sdr_wr_addr.DATAB
wr_min_addr[1] => sdr_wr_addr.DATAA
wr_min_addr[1] => sdr_wr_addr.DATAB
wr_min_addr[2] => sdr_wr_addr.DATAA
wr_min_addr[2] => sdr_wr_addr.DATAB
wr_min_addr[3] => sdr_wr_addr.DATAA
wr_min_addr[3] => sdr_wr_addr.DATAB
wr_min_addr[4] => sdr_wr_addr.DATAA
wr_min_addr[4] => sdr_wr_addr.DATAB
wr_min_addr[5] => sdr_wr_addr.DATAA
wr_min_addr[5] => sdr_wr_addr.DATAB
wr_min_addr[6] => sdr_wr_addr.DATAA
wr_min_addr[6] => sdr_wr_addr.DATAB
wr_min_addr[7] => sdr_wr_addr.DATAA
wr_min_addr[7] => sdr_wr_addr.DATAB
wr_min_addr[8] => sdr_wr_addr.DATAA
wr_min_addr[8] => sdr_wr_addr.DATAB
wr_min_addr[9] => sdr_wr_addr.DATAA
wr_min_addr[9] => sdr_wr_addr.DATAB
wr_min_addr[10] => sdr_wr_addr.DATAA
wr_min_addr[10] => sdr_wr_addr.DATAB
wr_min_addr[11] => sdr_wr_addr.DATAA
wr_min_addr[11] => sdr_wr_addr.DATAB
wr_min_addr[12] => sdr_wr_addr.DATAA
wr_min_addr[12] => sdr_wr_addr.DATAB
wr_min_addr[13] => sdr_wr_addr.DATAA
wr_min_addr[13] => sdr_wr_addr.DATAB
wr_min_addr[14] => sdr_wr_addr.DATAA
wr_min_addr[14] => sdr_wr_addr.DATAB
wr_min_addr[15] => sdr_wr_addr.DATAA
wr_min_addr[15] => sdr_wr_addr.DATAB
wr_min_addr[16] => sdr_wr_addr.DATAA
wr_min_addr[16] => sdr_wr_addr.DATAB
wr_min_addr[17] => sdr_wr_addr.DATAA
wr_min_addr[17] => sdr_wr_addr.DATAB
wr_min_addr[18] => sdr_wr_addr.DATAA
wr_min_addr[18] => sdr_wr_addr.DATAB
wr_min_addr[19] => sdr_wr_addr.DATAA
wr_min_addr[19] => sdr_wr_addr.DATAB
wr_min_addr[20] => sdr_wr_addr.DATAA
wr_min_addr[20] => sdr_wr_addr.DATAB
wr_min_addr[21] => sdr_wr_addr.DATAA
wr_min_addr[21] => sdr_wr_addr.DATAB
wr_min_addr[22] => sdr_wr_addr.DATAA
wr_min_addr[22] => sdr_wr_addr.DATAB
wr_min_addr[23] => sdr_wr_addr.DATAA
wr_min_addr[23] => sdr_wr_addr.DATAB
wr_min_addr[24] => sdr_wr_addr.DATAA
wr_min_addr[24] => sdr_wr_addr.DATAB
wr_max_addr[0] => Add0.IN50
wr_max_addr[1] => Add0.IN49
wr_max_addr[2] => Add0.IN48
wr_max_addr[3] => Add0.IN47
wr_max_addr[4] => Add0.IN46
wr_max_addr[5] => Add0.IN45
wr_max_addr[6] => Add0.IN44
wr_max_addr[7] => Add0.IN43
wr_max_addr[8] => Add0.IN42
wr_max_addr[9] => Add0.IN41
wr_max_addr[10] => Add0.IN40
wr_max_addr[11] => Add0.IN39
wr_max_addr[12] => Add0.IN38
wr_max_addr[13] => Add0.IN37
wr_max_addr[14] => Add0.IN36
wr_max_addr[15] => Add0.IN35
wr_max_addr[16] => Add0.IN34
wr_max_addr[17] => Add0.IN33
wr_max_addr[18] => Add0.IN32
wr_max_addr[19] => Add0.IN31
wr_max_addr[20] => Add0.IN30
wr_max_addr[21] => Add0.IN29
wr_max_addr[22] => Add0.IN28
wr_max_addr[23] => Add0.IN27
wr_max_addr[24] => Add0.IN26
wr_len[0] => Add1.IN25
wr_len[0] => LessThan2.IN11
wr_len[0] => Add0.IN25
wr_len[1] => Add1.IN24
wr_len[1] => LessThan2.IN10
wr_len[1] => Add0.IN24
wr_len[2] => Add1.IN23
wr_len[2] => LessThan2.IN9
wr_len[2] => Add0.IN23
wr_len[3] => Add1.IN22
wr_len[3] => LessThan2.IN8
wr_len[3] => Add0.IN22
wr_len[4] => Add1.IN21
wr_len[4] => LessThan2.IN7
wr_len[4] => Add0.IN21
wr_len[5] => Add1.IN20
wr_len[5] => LessThan2.IN6
wr_len[5] => Add0.IN20
wr_len[6] => Add1.IN19
wr_len[6] => LessThan2.IN5
wr_len[6] => Add0.IN19
wr_len[7] => Add1.IN18
wr_len[7] => LessThan2.IN4
wr_len[7] => Add0.IN18
wr_len[8] => Add1.IN17
wr_len[8] => LessThan2.IN3
wr_len[8] => Add0.IN17
wr_len[9] => Add1.IN16
wr_len[9] => LessThan2.IN2
wr_len[9] => Add0.IN16
wr_len[10] => Add1.IN15
wr_len[10] => LessThan2.IN1
wr_len[10] => Add0.IN15
wr_load => wr_load_r1.DATAIN
clk_read => clk_read.IN1
rdf_rdreq => rdf_rdreq.IN1
rdf_dout[0] <= rd_fifo:RD_FIFO.q
rdf_dout[1] <= rd_fifo:RD_FIFO.q
rdf_dout[2] <= rd_fifo:RD_FIFO.q
rdf_dout[3] <= rd_fifo:RD_FIFO.q
rdf_dout[4] <= rd_fifo:RD_FIFO.q
rdf_dout[5] <= rd_fifo:RD_FIFO.q
rdf_dout[6] <= rd_fifo:RD_FIFO.q
rdf_dout[7] <= rd_fifo:RD_FIFO.q
rdf_dout[8] <= rd_fifo:RD_FIFO.q
rdf_dout[9] <= rd_fifo:RD_FIFO.q
rdf_dout[10] <= rd_fifo:RD_FIFO.q
rdf_dout[11] <= rd_fifo:RD_FIFO.q
rdf_dout[12] <= rd_fifo:RD_FIFO.q
rdf_dout[13] <= rd_fifo:RD_FIFO.q
rdf_dout[14] <= rd_fifo:RD_FIFO.q
rdf_dout[15] <= rd_fifo:RD_FIFO.q
rd_min_addr[0] => sdr_rd_addr.DATAA
rd_min_addr[0] => sdr_rd_addr.DATAB
rd_min_addr[1] => sdr_rd_addr.DATAA
rd_min_addr[1] => sdr_rd_addr.DATAB
rd_min_addr[2] => sdr_rd_addr.DATAA
rd_min_addr[2] => sdr_rd_addr.DATAB
rd_min_addr[3] => sdr_rd_addr.DATAA
rd_min_addr[3] => sdr_rd_addr.DATAB
rd_min_addr[4] => sdr_rd_addr.DATAA
rd_min_addr[4] => sdr_rd_addr.DATAB
rd_min_addr[5] => sdr_rd_addr.DATAA
rd_min_addr[5] => sdr_rd_addr.DATAB
rd_min_addr[6] => sdr_rd_addr.DATAA
rd_min_addr[6] => sdr_rd_addr.DATAB
rd_min_addr[7] => sdr_rd_addr.DATAA
rd_min_addr[7] => sdr_rd_addr.DATAB
rd_min_addr[8] => sdr_rd_addr.DATAA
rd_min_addr[8] => sdr_rd_addr.DATAB
rd_min_addr[9] => sdr_rd_addr.DATAA
rd_min_addr[9] => sdr_rd_addr.DATAB
rd_min_addr[10] => sdr_rd_addr.DATAA
rd_min_addr[10] => sdr_rd_addr.DATAB
rd_min_addr[11] => sdr_rd_addr.DATAA
rd_min_addr[11] => sdr_rd_addr.DATAB
rd_min_addr[12] => sdr_rd_addr.DATAA
rd_min_addr[12] => sdr_rd_addr.DATAB
rd_min_addr[13] => sdr_rd_addr.DATAA
rd_min_addr[13] => sdr_rd_addr.DATAB
rd_min_addr[14] => sdr_rd_addr.DATAA
rd_min_addr[14] => sdr_rd_addr.DATAB
rd_min_addr[15] => sdr_rd_addr.DATAA
rd_min_addr[15] => sdr_rd_addr.DATAB
rd_min_addr[16] => sdr_rd_addr.DATAA
rd_min_addr[16] => sdr_rd_addr.DATAB
rd_min_addr[17] => sdr_rd_addr.DATAA
rd_min_addr[17] => sdr_rd_addr.DATAB
rd_min_addr[18] => sdr_rd_addr.DATAA
rd_min_addr[18] => sdr_rd_addr.DATAB
rd_min_addr[19] => sdr_rd_addr.DATAA
rd_min_addr[19] => sdr_rd_addr.DATAB
rd_min_addr[20] => sdr_rd_addr.DATAA
rd_min_addr[20] => sdr_rd_addr.DATAB
rd_min_addr[21] => sdr_rd_addr.DATAA
rd_min_addr[21] => sdr_rd_addr.DATAB
rd_min_addr[22] => sdr_rd_addr.DATAA
rd_min_addr[22] => sdr_rd_addr.DATAB
rd_min_addr[23] => sdr_rd_addr.DATAA
rd_min_addr[23] => sdr_rd_addr.DATAB
rd_min_addr[24] => sdr_rd_addr.DATAA
rd_min_addr[24] => sdr_rd_addr.DATAB
rd_max_addr[0] => Add2.IN50
rd_max_addr[1] => Add2.IN49
rd_max_addr[2] => Add2.IN48
rd_max_addr[3] => Add2.IN47
rd_max_addr[4] => Add2.IN46
rd_max_addr[5] => Add2.IN45
rd_max_addr[6] => Add2.IN44
rd_max_addr[7] => Add2.IN43
rd_max_addr[8] => Add2.IN42
rd_max_addr[9] => Add2.IN41
rd_max_addr[10] => Add2.IN40
rd_max_addr[11] => Add2.IN39
rd_max_addr[12] => Add2.IN38
rd_max_addr[13] => Add2.IN37
rd_max_addr[14] => Add2.IN36
rd_max_addr[15] => Add2.IN35
rd_max_addr[16] => Add2.IN34
rd_max_addr[17] => Add2.IN33
rd_max_addr[18] => Add2.IN32
rd_max_addr[19] => Add2.IN31
rd_max_addr[20] => Add2.IN30
rd_max_addr[21] => Add2.IN29
rd_max_addr[22] => Add2.IN28
rd_max_addr[23] => Add2.IN27
rd_max_addr[24] => Add2.IN26
rd_len[0] => Add3.IN25
rd_len[0] => LessThan3.IN11
rd_len[0] => Add2.IN25
rd_len[1] => Add3.IN24
rd_len[1] => LessThan3.IN10
rd_len[1] => Add2.IN24
rd_len[2] => Add3.IN23
rd_len[2] => LessThan3.IN9
rd_len[2] => Add2.IN23
rd_len[3] => Add3.IN22
rd_len[3] => LessThan3.IN8
rd_len[3] => Add2.IN22
rd_len[4] => Add3.IN21
rd_len[4] => LessThan3.IN7
rd_len[4] => Add2.IN21
rd_len[5] => Add3.IN20
rd_len[5] => LessThan3.IN6
rd_len[5] => Add2.IN20
rd_len[6] => Add3.IN19
rd_len[6] => LessThan3.IN5
rd_len[6] => Add2.IN19
rd_len[7] => Add3.IN18
rd_len[7] => LessThan3.IN4
rd_len[7] => Add2.IN18
rd_len[8] => Add3.IN17
rd_len[8] => LessThan3.IN3
rd_len[8] => Add2.IN17
rd_len[9] => Add3.IN16
rd_len[9] => LessThan3.IN2
rd_len[9] => Add2.IN16
rd_len[10] => Add3.IN15
rd_len[10] => LessThan3.IN1
rd_len[10] => Add2.IN15
rd_load => rd_load_r1.DATAIN
sdr_rd_valid => sdr_rd_valid_r1.DATAIN
sdr_init_done => sdr_wr_req.OUTPUTSELECT
sdr_init_done => sdr_rd_req.OUTPUTSELECT
sdr_wr_req <= sdr_wr_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_wr_ack => sdr_wr_ack.IN1
sdr_wr_addr[0] <= sdr_wr_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_wr_addr[1] <= sdr_wr_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_wr_addr[2] <= sdr_wr_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_wr_addr[3] <= sdr_wr_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_wr_addr[4] <= sdr_wr_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_wr_addr[5] <= sdr_wr_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_wr_addr[6] <= sdr_wr_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_wr_addr[7] <= sdr_wr_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_wr_addr[8] <= sdr_wr_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_wr_addr[9] <= sdr_wr_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_wr_addr[10] <= sdr_wr_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_wr_addr[11] <= sdr_wr_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_wr_addr[12] <= sdr_wr_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_wr_addr[13] <= sdr_wr_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_wr_addr[14] <= sdr_wr_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_wr_addr[15] <= sdr_wr_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_wr_addr[16] <= sdr_wr_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_wr_addr[17] <= sdr_wr_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_wr_addr[18] <= sdr_wr_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_wr_addr[19] <= sdr_wr_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_wr_addr[20] <= sdr_wr_addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_wr_addr[21] <= sdr_wr_addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_wr_addr[22] <= sdr_wr_addr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_wr_addr[23] <= sdr_wr_addr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_wr_addr[24] <= sdr_wr_addr[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_din[0] <= wr_fifo:WR_FIFO.q
sdr_din[1] <= wr_fifo:WR_FIFO.q
sdr_din[2] <= wr_fifo:WR_FIFO.q
sdr_din[3] <= wr_fifo:WR_FIFO.q
sdr_din[4] <= wr_fifo:WR_FIFO.q
sdr_din[5] <= wr_fifo:WR_FIFO.q
sdr_din[6] <= wr_fifo:WR_FIFO.q
sdr_din[7] <= wr_fifo:WR_FIFO.q
sdr_din[8] <= wr_fifo:WR_FIFO.q
sdr_din[9] <= wr_fifo:WR_FIFO.q
sdr_din[10] <= wr_fifo:WR_FIFO.q
sdr_din[11] <= wr_fifo:WR_FIFO.q
sdr_din[12] <= wr_fifo:WR_FIFO.q
sdr_din[13] <= wr_fifo:WR_FIFO.q
sdr_din[14] <= wr_fifo:WR_FIFO.q
sdr_din[15] <= wr_fifo:WR_FIFO.q
sdr_rd_req <= sdr_rd_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_rd_ack => sdr_rd_ack.IN1
sdr_rd_addr[0] <= sdr_rd_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_rd_addr[1] <= sdr_rd_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_rd_addr[2] <= sdr_rd_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_rd_addr[3] <= sdr_rd_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_rd_addr[4] <= sdr_rd_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_rd_addr[5] <= sdr_rd_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_rd_addr[6] <= sdr_rd_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_rd_addr[7] <= sdr_rd_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_rd_addr[8] <= sdr_rd_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_rd_addr[9] <= sdr_rd_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_rd_addr[10] <= sdr_rd_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_rd_addr[11] <= sdr_rd_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_rd_addr[12] <= sdr_rd_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_rd_addr[13] <= sdr_rd_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_rd_addr[14] <= sdr_rd_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_rd_addr[15] <= sdr_rd_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_rd_addr[16] <= sdr_rd_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_rd_addr[17] <= sdr_rd_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_rd_addr[18] <= sdr_rd_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_rd_addr[19] <= sdr_rd_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_rd_addr[20] <= sdr_rd_addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_rd_addr[21] <= sdr_rd_addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_rd_addr[22] <= sdr_rd_addr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_rd_addr[23] <= sdr_rd_addr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_rd_addr[24] <= sdr_rd_addr[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_dout[0] => sdr_dout[0].IN1
sdr_dout[1] => sdr_dout[1].IN1
sdr_dout[2] => sdr_dout[2].IN1
sdr_dout[3] => sdr_dout[3].IN1
sdr_dout[4] => sdr_dout[4].IN1
sdr_dout[5] => sdr_dout[5].IN1
sdr_dout[6] => sdr_dout[6].IN1
sdr_dout[7] => sdr_dout[7].IN1
sdr_dout[8] => sdr_dout[8].IN1
sdr_dout[9] => sdr_dout[9].IN1
sdr_dout[10] => sdr_dout[10].IN1
sdr_dout[11] => sdr_dout[11].IN1
sdr_dout[12] => sdr_dout[12].IN1
sdr_dout[13] => sdr_dout[13].IN1
sdr_dout[14] => sdr_dout[14].IN1
sdr_dout[15] => sdr_dout[15].IN1


|sdr_ctrl_top|sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw
wrusedw[9] <= dcfifo:dcfifo_component.wrusedw
wrusedw[10] <= dcfifo:dcfifo_component.wrusedw


|sdr_ctrl_top|sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component
data[0] => dcfifo_q0q1:auto_generated.data[0]
data[1] => dcfifo_q0q1:auto_generated.data[1]
data[2] => dcfifo_q0q1:auto_generated.data[2]
data[3] => dcfifo_q0q1:auto_generated.data[3]
data[4] => dcfifo_q0q1:auto_generated.data[4]
data[5] => dcfifo_q0q1:auto_generated.data[5]
data[6] => dcfifo_q0q1:auto_generated.data[6]
data[7] => dcfifo_q0q1:auto_generated.data[7]
data[8] => dcfifo_q0q1:auto_generated.data[8]
data[9] => dcfifo_q0q1:auto_generated.data[9]
data[10] => dcfifo_q0q1:auto_generated.data[10]
data[11] => dcfifo_q0q1:auto_generated.data[11]
data[12] => dcfifo_q0q1:auto_generated.data[12]
data[13] => dcfifo_q0q1:auto_generated.data[13]
data[14] => dcfifo_q0q1:auto_generated.data[14]
data[15] => dcfifo_q0q1:auto_generated.data[15]
q[0] <= dcfifo_q0q1:auto_generated.q[0]
q[1] <= dcfifo_q0q1:auto_generated.q[1]
q[2] <= dcfifo_q0q1:auto_generated.q[2]
q[3] <= dcfifo_q0q1:auto_generated.q[3]
q[4] <= dcfifo_q0q1:auto_generated.q[4]
q[5] <= dcfifo_q0q1:auto_generated.q[5]
q[6] <= dcfifo_q0q1:auto_generated.q[6]
q[7] <= dcfifo_q0q1:auto_generated.q[7]
q[8] <= dcfifo_q0q1:auto_generated.q[8]
q[9] <= dcfifo_q0q1:auto_generated.q[9]
q[10] <= dcfifo_q0q1:auto_generated.q[10]
q[11] <= dcfifo_q0q1:auto_generated.q[11]
q[12] <= dcfifo_q0q1:auto_generated.q[12]
q[13] <= dcfifo_q0q1:auto_generated.q[13]
q[14] <= dcfifo_q0q1:auto_generated.q[14]
q[15] <= dcfifo_q0q1:auto_generated.q[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_q0q1:auto_generated.rdclk
rdreq => dcfifo_q0q1:auto_generated.rdreq
wrclk => dcfifo_q0q1:auto_generated.wrclk
wrreq => dcfifo_q0q1:auto_generated.wrreq
aclr => dcfifo_q0q1:auto_generated.aclr
rdempty <= <UNC>
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
rdusedw[8] <= <UNC>
rdusedw[9] <= <UNC>
rdusedw[10] <= <UNC>
wrusedw[0] <= dcfifo_q0q1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_q0q1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_q0q1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_q0q1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_q0q1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_q0q1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_q0q1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_q0q1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_q0q1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_q0q1:auto_generated.wrusedw[9]
wrusedw[10] <= dcfifo_q0q1:auto_generated.wrusedw[10]


|sdr_ctrl_top|sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated
aclr => a_graycounter_pv6:rdptr_g1p.aclr
aclr => a_graycounter_ldc:wrptr_g1p.aclr
aclr => altsyncram_q8d1:fifo_ram.aclr1
aclr => delayed_wrptr_g[11].IN0
aclr => rdptr_g[11].IN0
aclr => wrptr_g[11].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_q8d1:fifo_ram.data_a[0]
data[1] => altsyncram_q8d1:fifo_ram.data_a[1]
data[2] => altsyncram_q8d1:fifo_ram.data_a[2]
data[3] => altsyncram_q8d1:fifo_ram.data_a[3]
data[4] => altsyncram_q8d1:fifo_ram.data_a[4]
data[5] => altsyncram_q8d1:fifo_ram.data_a[5]
data[6] => altsyncram_q8d1:fifo_ram.data_a[6]
data[7] => altsyncram_q8d1:fifo_ram.data_a[7]
data[8] => altsyncram_q8d1:fifo_ram.data_a[8]
data[9] => altsyncram_q8d1:fifo_ram.data_a[9]
data[10] => altsyncram_q8d1:fifo_ram.data_a[10]
data[11] => altsyncram_q8d1:fifo_ram.data_a[11]
data[12] => altsyncram_q8d1:fifo_ram.data_a[12]
data[13] => altsyncram_q8d1:fifo_ram.data_a[13]
data[14] => altsyncram_q8d1:fifo_ram.data_a[14]
data[15] => altsyncram_q8d1:fifo_ram.data_a[15]
q[0] <= altsyncram_q8d1:fifo_ram.q_b[0]
q[1] <= altsyncram_q8d1:fifo_ram.q_b[1]
q[2] <= altsyncram_q8d1:fifo_ram.q_b[2]
q[3] <= altsyncram_q8d1:fifo_ram.q_b[3]
q[4] <= altsyncram_q8d1:fifo_ram.q_b[4]
q[5] <= altsyncram_q8d1:fifo_ram.q_b[5]
q[6] <= altsyncram_q8d1:fifo_ram.q_b[6]
q[7] <= altsyncram_q8d1:fifo_ram.q_b[7]
q[8] <= altsyncram_q8d1:fifo_ram.q_b[8]
q[9] <= altsyncram_q8d1:fifo_ram.q_b[9]
q[10] <= altsyncram_q8d1:fifo_ram.q_b[10]
q[11] <= altsyncram_q8d1:fifo_ram.q_b[11]
q[12] <= altsyncram_q8d1:fifo_ram.q_b[12]
q[13] <= altsyncram_q8d1:fifo_ram.q_b[13]
q[14] <= altsyncram_q8d1:fifo_ram.q_b[14]
q[15] <= altsyncram_q8d1:fifo_ram.q_b[15]
rdclk => a_graycounter_pv6:rdptr_g1p.clock
rdclk => altsyncram_q8d1:fifo_ram.clock1
rdclk => alt_synch_pipe_apl:rs_dgwp.clock
rdclk => rdptr_g[11].CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_ldc:wrptr_g1p.clock
wrclk => altsyncram_q8d1:fifo_ram.clock0
wrclk => dffpipe_qe9:ws_brp.clock
wrclk => dffpipe_qe9:ws_bwp.clock
wrclk => alt_synch_pipe_bpl:ws_dgrp.clock
wrclk => delayed_wrptr_g[11].CLK
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[11].CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|sdr_ctrl_top|sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|a_gray2bin_qab:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= gray[11].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN1
gray[11] => bin[11].DATAIN
gray[11] => xor10.IN0


|sdr_ctrl_top|sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|a_gray2bin_qab:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= gray[11].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN1
gray[11] => bin[11].DATAIN
gray[11] => xor10.IN0


|sdr_ctrl_top|sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|a_graycounter_pv6:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => counter5a11.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter5a11.DB_MAX_OUTPUT_PORT_TYPE


|sdr_ctrl_top|sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|a_graycounter_ldc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => counter8a11.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter8a11.DB_MAX_OUTPUT_PORT_TYPE


|sdr_ctrl_top|sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|altsyncram_q8d1:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_a[9] => ram_block11a0.PORTAADDR9
address_a[9] => ram_block11a1.PORTAADDR9
address_a[9] => ram_block11a2.PORTAADDR9
address_a[9] => ram_block11a3.PORTAADDR9
address_a[9] => ram_block11a4.PORTAADDR9
address_a[9] => ram_block11a5.PORTAADDR9
address_a[9] => ram_block11a6.PORTAADDR9
address_a[9] => ram_block11a7.PORTAADDR9
address_a[9] => ram_block11a8.PORTAADDR9
address_a[9] => ram_block11a9.PORTAADDR9
address_a[9] => ram_block11a10.PORTAADDR9
address_a[9] => ram_block11a11.PORTAADDR9
address_a[9] => ram_block11a12.PORTAADDR9
address_a[9] => ram_block11a13.PORTAADDR9
address_a[9] => ram_block11a14.PORTAADDR9
address_a[9] => ram_block11a15.PORTAADDR9
address_a[10] => ram_block11a0.PORTAADDR10
address_a[10] => ram_block11a1.PORTAADDR10
address_a[10] => ram_block11a2.PORTAADDR10
address_a[10] => ram_block11a3.PORTAADDR10
address_a[10] => ram_block11a4.PORTAADDR10
address_a[10] => ram_block11a5.PORTAADDR10
address_a[10] => ram_block11a6.PORTAADDR10
address_a[10] => ram_block11a7.PORTAADDR10
address_a[10] => ram_block11a8.PORTAADDR10
address_a[10] => ram_block11a9.PORTAADDR10
address_a[10] => ram_block11a10.PORTAADDR10
address_a[10] => ram_block11a11.PORTAADDR10
address_a[10] => ram_block11a12.PORTAADDR10
address_a[10] => ram_block11a13.PORTAADDR10
address_a[10] => ram_block11a14.PORTAADDR10
address_a[10] => ram_block11a15.PORTAADDR10
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
address_b[9] => ram_block11a0.PORTBADDR9
address_b[9] => ram_block11a1.PORTBADDR9
address_b[9] => ram_block11a2.PORTBADDR9
address_b[9] => ram_block11a3.PORTBADDR9
address_b[9] => ram_block11a4.PORTBADDR9
address_b[9] => ram_block11a5.PORTBADDR9
address_b[9] => ram_block11a6.PORTBADDR9
address_b[9] => ram_block11a7.PORTBADDR9
address_b[9] => ram_block11a8.PORTBADDR9
address_b[9] => ram_block11a9.PORTBADDR9
address_b[9] => ram_block11a10.PORTBADDR9
address_b[9] => ram_block11a11.PORTBADDR9
address_b[9] => ram_block11a12.PORTBADDR9
address_b[9] => ram_block11a13.PORTBADDR9
address_b[9] => ram_block11a14.PORTBADDR9
address_b[9] => ram_block11a15.PORTBADDR9
address_b[10] => ram_block11a0.PORTBADDR10
address_b[10] => ram_block11a1.PORTBADDR10
address_b[10] => ram_block11a2.PORTBADDR10
address_b[10] => ram_block11a3.PORTBADDR10
address_b[10] => ram_block11a4.PORTBADDR10
address_b[10] => ram_block11a5.PORTBADDR10
address_b[10] => ram_block11a6.PORTBADDR10
address_b[10] => ram_block11a7.PORTBADDR10
address_b[10] => ram_block11a8.PORTBADDR10
address_b[10] => ram_block11a9.PORTBADDR10
address_b[10] => ram_block11a10.PORTBADDR10
address_b[10] => ram_block11a11.PORTBADDR10
address_b[10] => ram_block11a12.PORTBADDR10
address_b[10] => ram_block11a13.PORTBADDR10
address_b[10] => ram_block11a14.PORTBADDR10
address_b[10] => ram_block11a15.PORTBADDR10
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|sdr_ctrl_top|sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|alt_synch_pipe_apl:rs_dgwp
clock => dffpipe_re9:dffpipe12.clock
clrn => dffpipe_re9:dffpipe12.clrn
d[0] => dffpipe_re9:dffpipe12.d[0]
d[1] => dffpipe_re9:dffpipe12.d[1]
d[2] => dffpipe_re9:dffpipe12.d[2]
d[3] => dffpipe_re9:dffpipe12.d[3]
d[4] => dffpipe_re9:dffpipe12.d[4]
d[5] => dffpipe_re9:dffpipe12.d[5]
d[6] => dffpipe_re9:dffpipe12.d[6]
d[7] => dffpipe_re9:dffpipe12.d[7]
d[8] => dffpipe_re9:dffpipe12.d[8]
d[9] => dffpipe_re9:dffpipe12.d[9]
d[10] => dffpipe_re9:dffpipe12.d[10]
d[11] => dffpipe_re9:dffpipe12.d[11]
q[0] <= dffpipe_re9:dffpipe12.q[0]
q[1] <= dffpipe_re9:dffpipe12.q[1]
q[2] <= dffpipe_re9:dffpipe12.q[2]
q[3] <= dffpipe_re9:dffpipe12.q[3]
q[4] <= dffpipe_re9:dffpipe12.q[4]
q[5] <= dffpipe_re9:dffpipe12.q[5]
q[6] <= dffpipe_re9:dffpipe12.q[6]
q[7] <= dffpipe_re9:dffpipe12.q[7]
q[8] <= dffpipe_re9:dffpipe12.q[8]
q[9] <= dffpipe_re9:dffpipe12.q[9]
q[10] <= dffpipe_re9:dffpipe12.q[10]
q[11] <= dffpipe_re9:dffpipe12.q[11]


|sdr_ctrl_top|sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12
clock => dffe13a[11].CLK
clock => dffe13a[10].CLK
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[11].CLK
clock => dffe14a[10].CLK
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clrn => dffe13a[11].ACLR
clrn => dffe13a[10].ACLR
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
clrn => dffe14a[11].ACLR
clrn => dffe14a[10].ACLR
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
d[10] => dffe13a[10].IN0
d[11] => dffe13a[11].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe14a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe14a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe14a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe14a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe14a[11].DB_MAX_OUTPUT_PORT_TYPE


|sdr_ctrl_top|sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|dffpipe_qe9:ws_brp
clock => dffe15a[11].CLK
clock => dffe15a[10].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe15a[11].ACLR
clrn => dffe15a[10].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
d[5] => dffe15a[5].IN0
d[6] => dffe15a[6].IN0
d[7] => dffe15a[7].IN0
d[8] => dffe15a[8].IN0
d[9] => dffe15a[9].IN0
d[10] => dffe15a[10].IN0
d[11] => dffe15a[11].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe15a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe15a[11].DB_MAX_OUTPUT_PORT_TYPE


|sdr_ctrl_top|sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|dffpipe_qe9:ws_bwp
clock => dffe15a[11].CLK
clock => dffe15a[10].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe15a[11].ACLR
clrn => dffe15a[10].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
d[5] => dffe15a[5].IN0
d[6] => dffe15a[6].IN0
d[7] => dffe15a[7].IN0
d[8] => dffe15a[8].IN0
d[9] => dffe15a[9].IN0
d[10] => dffe15a[10].IN0
d[11] => dffe15a[11].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe15a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe15a[11].DB_MAX_OUTPUT_PORT_TYPE


|sdr_ctrl_top|sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp
clock => dffpipe_se9:dffpipe16.clock
clrn => dffpipe_se9:dffpipe16.clrn
d[0] => dffpipe_se9:dffpipe16.d[0]
d[1] => dffpipe_se9:dffpipe16.d[1]
d[2] => dffpipe_se9:dffpipe16.d[2]
d[3] => dffpipe_se9:dffpipe16.d[3]
d[4] => dffpipe_se9:dffpipe16.d[4]
d[5] => dffpipe_se9:dffpipe16.d[5]
d[6] => dffpipe_se9:dffpipe16.d[6]
d[7] => dffpipe_se9:dffpipe16.d[7]
d[8] => dffpipe_se9:dffpipe16.d[8]
d[9] => dffpipe_se9:dffpipe16.d[9]
d[10] => dffpipe_se9:dffpipe16.d[10]
d[11] => dffpipe_se9:dffpipe16.d[11]
q[0] <= dffpipe_se9:dffpipe16.q[0]
q[1] <= dffpipe_se9:dffpipe16.q[1]
q[2] <= dffpipe_se9:dffpipe16.q[2]
q[3] <= dffpipe_se9:dffpipe16.q[3]
q[4] <= dffpipe_se9:dffpipe16.q[4]
q[5] <= dffpipe_se9:dffpipe16.q[5]
q[6] <= dffpipe_se9:dffpipe16.q[6]
q[7] <= dffpipe_se9:dffpipe16.q[7]
q[8] <= dffpipe_se9:dffpipe16.q[8]
q[9] <= dffpipe_se9:dffpipe16.q[9]
q[10] <= dffpipe_se9:dffpipe16.q[10]
q[11] <= dffpipe_se9:dffpipe16.q[11]


|sdr_ctrl_top|sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16
clock => dffe17a[11].CLK
clock => dffe17a[10].CLK
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[11].CLK
clock => dffe18a[10].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[11].ACLR
clrn => dffe17a[10].ACLR
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[11].ACLR
clrn => dffe18a[10].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
d[10] => dffe17a[10].IN0
d[11] => dffe17a[11].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe18a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe18a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe18a[11].DB_MAX_OUTPUT_PORT_TYPE


|sdr_ctrl_top|sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|cmpr_b06:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1


|sdr_ctrl_top|sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|cmpr_b06:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1


|sdr_ctrl_top|sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
rdusedw[9] <= dcfifo:dcfifo_component.rdusedw
rdusedw[10] <= dcfifo:dcfifo_component.rdusedw


|sdr_ctrl_top|sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component
data[0] => dcfifo_70q1:auto_generated.data[0]
data[1] => dcfifo_70q1:auto_generated.data[1]
data[2] => dcfifo_70q1:auto_generated.data[2]
data[3] => dcfifo_70q1:auto_generated.data[3]
data[4] => dcfifo_70q1:auto_generated.data[4]
data[5] => dcfifo_70q1:auto_generated.data[5]
data[6] => dcfifo_70q1:auto_generated.data[6]
data[7] => dcfifo_70q1:auto_generated.data[7]
data[8] => dcfifo_70q1:auto_generated.data[8]
data[9] => dcfifo_70q1:auto_generated.data[9]
data[10] => dcfifo_70q1:auto_generated.data[10]
data[11] => dcfifo_70q1:auto_generated.data[11]
data[12] => dcfifo_70q1:auto_generated.data[12]
data[13] => dcfifo_70q1:auto_generated.data[13]
data[14] => dcfifo_70q1:auto_generated.data[14]
data[15] => dcfifo_70q1:auto_generated.data[15]
q[0] <= dcfifo_70q1:auto_generated.q[0]
q[1] <= dcfifo_70q1:auto_generated.q[1]
q[2] <= dcfifo_70q1:auto_generated.q[2]
q[3] <= dcfifo_70q1:auto_generated.q[3]
q[4] <= dcfifo_70q1:auto_generated.q[4]
q[5] <= dcfifo_70q1:auto_generated.q[5]
q[6] <= dcfifo_70q1:auto_generated.q[6]
q[7] <= dcfifo_70q1:auto_generated.q[7]
q[8] <= dcfifo_70q1:auto_generated.q[8]
q[9] <= dcfifo_70q1:auto_generated.q[9]
q[10] <= dcfifo_70q1:auto_generated.q[10]
q[11] <= dcfifo_70q1:auto_generated.q[11]
q[12] <= dcfifo_70q1:auto_generated.q[12]
q[13] <= dcfifo_70q1:auto_generated.q[13]
q[14] <= dcfifo_70q1:auto_generated.q[14]
q[15] <= dcfifo_70q1:auto_generated.q[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_70q1:auto_generated.rdclk
rdreq => dcfifo_70q1:auto_generated.rdreq
wrclk => dcfifo_70q1:auto_generated.wrclk
wrreq => dcfifo_70q1:auto_generated.wrreq
aclr => dcfifo_70q1:auto_generated.aclr
rdempty <= <UNC>
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= dcfifo_70q1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_70q1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_70q1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_70q1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_70q1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_70q1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_70q1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_70q1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_70q1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_70q1:auto_generated.rdusedw[9]
rdusedw[10] <= dcfifo_70q1:auto_generated.rdusedw[10]
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>
wrusedw[9] <= <GND>
wrusedw[10] <= <GND>


|sdr_ctrl_top|sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated
aclr => a_graycounter_pv6:rdptr_g1p.aclr
aclr => a_graycounter_ldc:wrptr_g1p.aclr
aclr => altsyncram_q8d1:fifo_ram.aclr1
aclr => delayed_wrptr_g[11].IN0
aclr => rdptr_g[11].IN0
aclr => wrptr_g[11].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_q8d1:fifo_ram.data_a[0]
data[1] => altsyncram_q8d1:fifo_ram.data_a[1]
data[2] => altsyncram_q8d1:fifo_ram.data_a[2]
data[3] => altsyncram_q8d1:fifo_ram.data_a[3]
data[4] => altsyncram_q8d1:fifo_ram.data_a[4]
data[5] => altsyncram_q8d1:fifo_ram.data_a[5]
data[6] => altsyncram_q8d1:fifo_ram.data_a[6]
data[7] => altsyncram_q8d1:fifo_ram.data_a[7]
data[8] => altsyncram_q8d1:fifo_ram.data_a[8]
data[9] => altsyncram_q8d1:fifo_ram.data_a[9]
data[10] => altsyncram_q8d1:fifo_ram.data_a[10]
data[11] => altsyncram_q8d1:fifo_ram.data_a[11]
data[12] => altsyncram_q8d1:fifo_ram.data_a[12]
data[13] => altsyncram_q8d1:fifo_ram.data_a[13]
data[14] => altsyncram_q8d1:fifo_ram.data_a[14]
data[15] => altsyncram_q8d1:fifo_ram.data_a[15]
q[0] <= altsyncram_q8d1:fifo_ram.q_b[0]
q[1] <= altsyncram_q8d1:fifo_ram.q_b[1]
q[2] <= altsyncram_q8d1:fifo_ram.q_b[2]
q[3] <= altsyncram_q8d1:fifo_ram.q_b[3]
q[4] <= altsyncram_q8d1:fifo_ram.q_b[4]
q[5] <= altsyncram_q8d1:fifo_ram.q_b[5]
q[6] <= altsyncram_q8d1:fifo_ram.q_b[6]
q[7] <= altsyncram_q8d1:fifo_ram.q_b[7]
q[8] <= altsyncram_q8d1:fifo_ram.q_b[8]
q[9] <= altsyncram_q8d1:fifo_ram.q_b[9]
q[10] <= altsyncram_q8d1:fifo_ram.q_b[10]
q[11] <= altsyncram_q8d1:fifo_ram.q_b[11]
q[12] <= altsyncram_q8d1:fifo_ram.q_b[12]
q[13] <= altsyncram_q8d1:fifo_ram.q_b[13]
q[14] <= altsyncram_q8d1:fifo_ram.q_b[14]
q[15] <= altsyncram_q8d1:fifo_ram.q_b[15]
rdclk => a_graycounter_pv6:rdptr_g1p.clock
rdclk => altsyncram_q8d1:fifo_ram.clock1
rdclk => dffpipe_qe9:rs_brp.clock
rdclk => dffpipe_qe9:rs_bwp.clock
rdclk => alt_synch_pipe_cpl:rs_dgwp.clock
rdclk => rdptr_g[11].CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_ldc:wrptr_g1p.clock
wrclk => altsyncram_q8d1:fifo_ram.clock0
wrclk => alt_synch_pipe_dpl:ws_dgrp.clock
wrclk => delayed_wrptr_g[11].CLK
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[11].CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrreq => valid_wrreq.IN0


|sdr_ctrl_top|sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|a_gray2bin_qab:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= gray[11].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN1
gray[11] => bin[11].DATAIN
gray[11] => xor10.IN0


|sdr_ctrl_top|sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|a_gray2bin_qab:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= gray[11].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN1
gray[11] => bin[11].DATAIN
gray[11] => xor10.IN0


|sdr_ctrl_top|sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|a_graycounter_pv6:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => counter5a11.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter5a11.DB_MAX_OUTPUT_PORT_TYPE


|sdr_ctrl_top|sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|a_graycounter_ldc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => counter8a11.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter8a11.DB_MAX_OUTPUT_PORT_TYPE


|sdr_ctrl_top|sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|altsyncram_q8d1:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_a[9] => ram_block11a0.PORTAADDR9
address_a[9] => ram_block11a1.PORTAADDR9
address_a[9] => ram_block11a2.PORTAADDR9
address_a[9] => ram_block11a3.PORTAADDR9
address_a[9] => ram_block11a4.PORTAADDR9
address_a[9] => ram_block11a5.PORTAADDR9
address_a[9] => ram_block11a6.PORTAADDR9
address_a[9] => ram_block11a7.PORTAADDR9
address_a[9] => ram_block11a8.PORTAADDR9
address_a[9] => ram_block11a9.PORTAADDR9
address_a[9] => ram_block11a10.PORTAADDR9
address_a[9] => ram_block11a11.PORTAADDR9
address_a[9] => ram_block11a12.PORTAADDR9
address_a[9] => ram_block11a13.PORTAADDR9
address_a[9] => ram_block11a14.PORTAADDR9
address_a[9] => ram_block11a15.PORTAADDR9
address_a[10] => ram_block11a0.PORTAADDR10
address_a[10] => ram_block11a1.PORTAADDR10
address_a[10] => ram_block11a2.PORTAADDR10
address_a[10] => ram_block11a3.PORTAADDR10
address_a[10] => ram_block11a4.PORTAADDR10
address_a[10] => ram_block11a5.PORTAADDR10
address_a[10] => ram_block11a6.PORTAADDR10
address_a[10] => ram_block11a7.PORTAADDR10
address_a[10] => ram_block11a8.PORTAADDR10
address_a[10] => ram_block11a9.PORTAADDR10
address_a[10] => ram_block11a10.PORTAADDR10
address_a[10] => ram_block11a11.PORTAADDR10
address_a[10] => ram_block11a12.PORTAADDR10
address_a[10] => ram_block11a13.PORTAADDR10
address_a[10] => ram_block11a14.PORTAADDR10
address_a[10] => ram_block11a15.PORTAADDR10
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
address_b[9] => ram_block11a0.PORTBADDR9
address_b[9] => ram_block11a1.PORTBADDR9
address_b[9] => ram_block11a2.PORTBADDR9
address_b[9] => ram_block11a3.PORTBADDR9
address_b[9] => ram_block11a4.PORTBADDR9
address_b[9] => ram_block11a5.PORTBADDR9
address_b[9] => ram_block11a6.PORTBADDR9
address_b[9] => ram_block11a7.PORTBADDR9
address_b[9] => ram_block11a8.PORTBADDR9
address_b[9] => ram_block11a9.PORTBADDR9
address_b[9] => ram_block11a10.PORTBADDR9
address_b[9] => ram_block11a11.PORTBADDR9
address_b[9] => ram_block11a12.PORTBADDR9
address_b[9] => ram_block11a13.PORTBADDR9
address_b[9] => ram_block11a14.PORTBADDR9
address_b[9] => ram_block11a15.PORTBADDR9
address_b[10] => ram_block11a0.PORTBADDR10
address_b[10] => ram_block11a1.PORTBADDR10
address_b[10] => ram_block11a2.PORTBADDR10
address_b[10] => ram_block11a3.PORTBADDR10
address_b[10] => ram_block11a4.PORTBADDR10
address_b[10] => ram_block11a5.PORTBADDR10
address_b[10] => ram_block11a6.PORTBADDR10
address_b[10] => ram_block11a7.PORTBADDR10
address_b[10] => ram_block11a8.PORTBADDR10
address_b[10] => ram_block11a9.PORTBADDR10
address_b[10] => ram_block11a10.PORTBADDR10
address_b[10] => ram_block11a11.PORTBADDR10
address_b[10] => ram_block11a12.PORTBADDR10
address_b[10] => ram_block11a13.PORTBADDR10
address_b[10] => ram_block11a14.PORTBADDR10
address_b[10] => ram_block11a15.PORTBADDR10
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|sdr_ctrl_top|sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|dffpipe_qe9:rs_brp
clock => dffe15a[11].CLK
clock => dffe15a[10].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe15a[11].ACLR
clrn => dffe15a[10].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
d[5] => dffe15a[5].IN0
d[6] => dffe15a[6].IN0
d[7] => dffe15a[7].IN0
d[8] => dffe15a[8].IN0
d[9] => dffe15a[9].IN0
d[10] => dffe15a[10].IN0
d[11] => dffe15a[11].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe15a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe15a[11].DB_MAX_OUTPUT_PORT_TYPE


|sdr_ctrl_top|sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|dffpipe_qe9:rs_bwp
clock => dffe15a[11].CLK
clock => dffe15a[10].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe15a[11].ACLR
clrn => dffe15a[10].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
d[5] => dffe15a[5].IN0
d[6] => dffe15a[6].IN0
d[7] => dffe15a[7].IN0
d[8] => dffe15a[8].IN0
d[9] => dffe15a[9].IN0
d[10] => dffe15a[10].IN0
d[11] => dffe15a[11].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe15a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe15a[11].DB_MAX_OUTPUT_PORT_TYPE


|sdr_ctrl_top|sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp
clock => dffpipe_te9:dffpipe5.clock
clrn => dffpipe_te9:dffpipe5.clrn
d[0] => dffpipe_te9:dffpipe5.d[0]
d[1] => dffpipe_te9:dffpipe5.d[1]
d[2] => dffpipe_te9:dffpipe5.d[2]
d[3] => dffpipe_te9:dffpipe5.d[3]
d[4] => dffpipe_te9:dffpipe5.d[4]
d[5] => dffpipe_te9:dffpipe5.d[5]
d[6] => dffpipe_te9:dffpipe5.d[6]
d[7] => dffpipe_te9:dffpipe5.d[7]
d[8] => dffpipe_te9:dffpipe5.d[8]
d[9] => dffpipe_te9:dffpipe5.d[9]
d[10] => dffpipe_te9:dffpipe5.d[10]
d[11] => dffpipe_te9:dffpipe5.d[11]
q[0] <= dffpipe_te9:dffpipe5.q[0]
q[1] <= dffpipe_te9:dffpipe5.q[1]
q[2] <= dffpipe_te9:dffpipe5.q[2]
q[3] <= dffpipe_te9:dffpipe5.q[3]
q[4] <= dffpipe_te9:dffpipe5.q[4]
q[5] <= dffpipe_te9:dffpipe5.q[5]
q[6] <= dffpipe_te9:dffpipe5.q[6]
q[7] <= dffpipe_te9:dffpipe5.q[7]
q[8] <= dffpipe_te9:dffpipe5.q[8]
q[9] <= dffpipe_te9:dffpipe5.q[9]
q[10] <= dffpipe_te9:dffpipe5.q[10]
q[11] <= dffpipe_te9:dffpipe5.q[11]


|sdr_ctrl_top|sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe5
clock => dffe6a[11].CLK
clock => dffe6a[10].CLK
clock => dffe6a[9].CLK
clock => dffe6a[8].CLK
clock => dffe6a[7].CLK
clock => dffe6a[6].CLK
clock => dffe6a[5].CLK
clock => dffe6a[4].CLK
clock => dffe6a[3].CLK
clock => dffe6a[2].CLK
clock => dffe6a[1].CLK
clock => dffe6a[0].CLK
clock => dffe7a[11].CLK
clock => dffe7a[10].CLK
clock => dffe7a[9].CLK
clock => dffe7a[8].CLK
clock => dffe7a[7].CLK
clock => dffe7a[6].CLK
clock => dffe7a[5].CLK
clock => dffe7a[4].CLK
clock => dffe7a[3].CLK
clock => dffe7a[2].CLK
clock => dffe7a[1].CLK
clock => dffe7a[0].CLK
clrn => dffe6a[11].ACLR
clrn => dffe6a[10].ACLR
clrn => dffe6a[9].ACLR
clrn => dffe6a[8].ACLR
clrn => dffe6a[7].ACLR
clrn => dffe6a[6].ACLR
clrn => dffe6a[5].ACLR
clrn => dffe6a[4].ACLR
clrn => dffe6a[3].ACLR
clrn => dffe6a[2].ACLR
clrn => dffe6a[1].ACLR
clrn => dffe6a[0].ACLR
clrn => dffe7a[11].ACLR
clrn => dffe7a[10].ACLR
clrn => dffe7a[9].ACLR
clrn => dffe7a[8].ACLR
clrn => dffe7a[7].ACLR
clrn => dffe7a[6].ACLR
clrn => dffe7a[5].ACLR
clrn => dffe7a[4].ACLR
clrn => dffe7a[3].ACLR
clrn => dffe7a[2].ACLR
clrn => dffe7a[1].ACLR
clrn => dffe7a[0].ACLR
d[0] => dffe6a[0].IN0
d[1] => dffe6a[1].IN0
d[2] => dffe6a[2].IN0
d[3] => dffe6a[3].IN0
d[4] => dffe6a[4].IN0
d[5] => dffe6a[5].IN0
d[6] => dffe6a[6].IN0
d[7] => dffe6a[7].IN0
d[8] => dffe6a[8].IN0
d[9] => dffe6a[9].IN0
d[10] => dffe6a[10].IN0
d[11] => dffe6a[11].IN0
q[0] <= dffe7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe7a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe7a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe7a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe7a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe7a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe7a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe7a[11].DB_MAX_OUTPUT_PORT_TYPE


|sdr_ctrl_top|sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp
clock => dffpipe_ue9:dffpipe8.clock
clrn => dffpipe_ue9:dffpipe8.clrn
d[0] => dffpipe_ue9:dffpipe8.d[0]
d[1] => dffpipe_ue9:dffpipe8.d[1]
d[2] => dffpipe_ue9:dffpipe8.d[2]
d[3] => dffpipe_ue9:dffpipe8.d[3]
d[4] => dffpipe_ue9:dffpipe8.d[4]
d[5] => dffpipe_ue9:dffpipe8.d[5]
d[6] => dffpipe_ue9:dffpipe8.d[6]
d[7] => dffpipe_ue9:dffpipe8.d[7]
d[8] => dffpipe_ue9:dffpipe8.d[8]
d[9] => dffpipe_ue9:dffpipe8.d[9]
d[10] => dffpipe_ue9:dffpipe8.d[10]
d[11] => dffpipe_ue9:dffpipe8.d[11]
q[0] <= dffpipe_ue9:dffpipe8.q[0]
q[1] <= dffpipe_ue9:dffpipe8.q[1]
q[2] <= dffpipe_ue9:dffpipe8.q[2]
q[3] <= dffpipe_ue9:dffpipe8.q[3]
q[4] <= dffpipe_ue9:dffpipe8.q[4]
q[5] <= dffpipe_ue9:dffpipe8.q[5]
q[6] <= dffpipe_ue9:dffpipe8.q[6]
q[7] <= dffpipe_ue9:dffpipe8.q[7]
q[8] <= dffpipe_ue9:dffpipe8.q[8]
q[9] <= dffpipe_ue9:dffpipe8.q[9]
q[10] <= dffpipe_ue9:dffpipe8.q[10]
q[11] <= dffpipe_ue9:dffpipe8.q[11]


|sdr_ctrl_top|sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe8
clock => dffe10a[11].CLK
clock => dffe10a[10].CLK
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe9a[11].CLK
clock => dffe9a[10].CLK
clock => dffe9a[9].CLK
clock => dffe9a[8].CLK
clock => dffe9a[7].CLK
clock => dffe9a[6].CLK
clock => dffe9a[5].CLK
clock => dffe9a[4].CLK
clock => dffe9a[3].CLK
clock => dffe9a[2].CLK
clock => dffe9a[1].CLK
clock => dffe9a[0].CLK
clrn => dffe10a[11].ACLR
clrn => dffe10a[10].ACLR
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
clrn => dffe9a[11].ACLR
clrn => dffe9a[10].ACLR
clrn => dffe9a[9].ACLR
clrn => dffe9a[8].ACLR
clrn => dffe9a[7].ACLR
clrn => dffe9a[6].ACLR
clrn => dffe9a[5].ACLR
clrn => dffe9a[4].ACLR
clrn => dffe9a[3].ACLR
clrn => dffe9a[2].ACLR
clrn => dffe9a[1].ACLR
clrn => dffe9a[0].ACLR
d[0] => dffe9a[0].IN0
d[1] => dffe9a[1].IN0
d[2] => dffe9a[2].IN0
d[3] => dffe9a[3].IN0
d[4] => dffe9a[4].IN0
d[5] => dffe9a[5].IN0
d[6] => dffe9a[6].IN0
d[7] => dffe9a[7].IN0
d[8] => dffe9a[8].IN0
d[9] => dffe9a[9].IN0
d[10] => dffe9a[10].IN0
d[11] => dffe9a[11].IN0
q[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe10a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe10a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe10a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe10a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe10a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe10a[11].DB_MAX_OUTPUT_PORT_TYPE


|sdr_ctrl_top|sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|cmpr_b06:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1


|sdr_ctrl_top|sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|cmpr_b06:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1


|sdr_ctrl_top|sdr_top:SDR_TOP|sdr_controller:SDR_CONTROLLER
clk => clk.IN3
rst_n => rst_n.IN3
sdr_wr_req => sdr_wr_req.IN1
sdr_wr_ack <= sdr_ctrl:SDR_CTRL.sdr_wr_ack
sdr_wr_addr[0] => sdr_wr_addr[0].IN1
sdr_wr_addr[1] => sdr_wr_addr[1].IN1
sdr_wr_addr[2] => sdr_wr_addr[2].IN1
sdr_wr_addr[3] => sdr_wr_addr[3].IN1
sdr_wr_addr[4] => sdr_wr_addr[4].IN1
sdr_wr_addr[5] => sdr_wr_addr[5].IN1
sdr_wr_addr[6] => sdr_wr_addr[6].IN1
sdr_wr_addr[7] => sdr_wr_addr[7].IN1
sdr_wr_addr[8] => sdr_wr_addr[8].IN1
sdr_wr_addr[9] => sdr_wr_addr[9].IN1
sdr_wr_addr[10] => sdr_wr_addr[10].IN1
sdr_wr_addr[11] => sdr_wr_addr[11].IN1
sdr_wr_addr[12] => sdr_wr_addr[12].IN1
sdr_wr_addr[13] => sdr_wr_addr[13].IN1
sdr_wr_addr[14] => sdr_wr_addr[14].IN1
sdr_wr_addr[15] => sdr_wr_addr[15].IN1
sdr_wr_addr[16] => sdr_wr_addr[16].IN1
sdr_wr_addr[17] => sdr_wr_addr[17].IN1
sdr_wr_addr[18] => sdr_wr_addr[18].IN1
sdr_wr_addr[19] => sdr_wr_addr[19].IN1
sdr_wr_addr[20] => sdr_wr_addr[20].IN1
sdr_wr_addr[21] => sdr_wr_addr[21].IN1
sdr_wr_addr[22] => sdr_wr_addr[22].IN1
sdr_wr_addr[23] => sdr_wr_addr[23].IN1
sdr_wr_addr[24] => sdr_wr_addr[24].IN1
sdr_din[0] => sdr_din[0].IN1
sdr_din[1] => sdr_din[1].IN1
sdr_din[2] => sdr_din[2].IN1
sdr_din[3] => sdr_din[3].IN1
sdr_din[4] => sdr_din[4].IN1
sdr_din[5] => sdr_din[5].IN1
sdr_din[6] => sdr_din[6].IN1
sdr_din[7] => sdr_din[7].IN1
sdr_din[8] => sdr_din[8].IN1
sdr_din[9] => sdr_din[9].IN1
sdr_din[10] => sdr_din[10].IN1
sdr_din[11] => sdr_din[11].IN1
sdr_din[12] => sdr_din[12].IN1
sdr_din[13] => sdr_din[13].IN1
sdr_din[14] => sdr_din[14].IN1
sdr_din[15] => sdr_din[15].IN1
sdr_wr_burst[0] => sdr_wr_burst[0].IN2
sdr_wr_burst[1] => sdr_wr_burst[1].IN2
sdr_wr_burst[2] => sdr_wr_burst[2].IN2
sdr_wr_burst[3] => sdr_wr_burst[3].IN2
sdr_wr_burst[4] => sdr_wr_burst[4].IN2
sdr_wr_burst[5] => sdr_wr_burst[5].IN2
sdr_wr_burst[6] => sdr_wr_burst[6].IN2
sdr_wr_burst[7] => sdr_wr_burst[7].IN2
sdr_wr_burst[8] => sdr_wr_burst[8].IN2
sdr_wr_burst[9] => sdr_wr_burst[9].IN2
sdr_wr_burst[10] => sdr_wr_burst[10].IN2
sdr_rd_req => sdr_rd_req.IN1
sdr_rd_ack <= sdr_ctrl:SDR_CTRL.sdr_rd_ack
sdr_rd_addr[0] => sdr_rd_addr[0].IN1
sdr_rd_addr[1] => sdr_rd_addr[1].IN1
sdr_rd_addr[2] => sdr_rd_addr[2].IN1
sdr_rd_addr[3] => sdr_rd_addr[3].IN1
sdr_rd_addr[4] => sdr_rd_addr[4].IN1
sdr_rd_addr[5] => sdr_rd_addr[5].IN1
sdr_rd_addr[6] => sdr_rd_addr[6].IN1
sdr_rd_addr[7] => sdr_rd_addr[7].IN1
sdr_rd_addr[8] => sdr_rd_addr[8].IN1
sdr_rd_addr[9] => sdr_rd_addr[9].IN1
sdr_rd_addr[10] => sdr_rd_addr[10].IN1
sdr_rd_addr[11] => sdr_rd_addr[11].IN1
sdr_rd_addr[12] => sdr_rd_addr[12].IN1
sdr_rd_addr[13] => sdr_rd_addr[13].IN1
sdr_rd_addr[14] => sdr_rd_addr[14].IN1
sdr_rd_addr[15] => sdr_rd_addr[15].IN1
sdr_rd_addr[16] => sdr_rd_addr[16].IN1
sdr_rd_addr[17] => sdr_rd_addr[17].IN1
sdr_rd_addr[18] => sdr_rd_addr[18].IN1
sdr_rd_addr[19] => sdr_rd_addr[19].IN1
sdr_rd_addr[20] => sdr_rd_addr[20].IN1
sdr_rd_addr[21] => sdr_rd_addr[21].IN1
sdr_rd_addr[22] => sdr_rd_addr[22].IN1
sdr_rd_addr[23] => sdr_rd_addr[23].IN1
sdr_rd_addr[24] => sdr_rd_addr[24].IN1
sdr_dout[0] <= sdr_data:SDR_DATA.sdr_data_out
sdr_dout[1] <= sdr_data:SDR_DATA.sdr_data_out
sdr_dout[2] <= sdr_data:SDR_DATA.sdr_data_out
sdr_dout[3] <= sdr_data:SDR_DATA.sdr_data_out
sdr_dout[4] <= sdr_data:SDR_DATA.sdr_data_out
sdr_dout[5] <= sdr_data:SDR_DATA.sdr_data_out
sdr_dout[6] <= sdr_data:SDR_DATA.sdr_data_out
sdr_dout[7] <= sdr_data:SDR_DATA.sdr_data_out
sdr_dout[8] <= sdr_data:SDR_DATA.sdr_data_out
sdr_dout[9] <= sdr_data:SDR_DATA.sdr_data_out
sdr_dout[10] <= sdr_data:SDR_DATA.sdr_data_out
sdr_dout[11] <= sdr_data:SDR_DATA.sdr_data_out
sdr_dout[12] <= sdr_data:SDR_DATA.sdr_data_out
sdr_dout[13] <= sdr_data:SDR_DATA.sdr_data_out
sdr_dout[14] <= sdr_data:SDR_DATA.sdr_data_out
sdr_dout[15] <= sdr_data:SDR_DATA.sdr_data_out
sdr_rd_burst[0] => sdr_rd_burst[0].IN2
sdr_rd_burst[1] => sdr_rd_burst[1].IN2
sdr_rd_burst[2] => sdr_rd_burst[2].IN2
sdr_rd_burst[3] => sdr_rd_burst[3].IN2
sdr_rd_burst[4] => sdr_rd_burst[4].IN2
sdr_rd_burst[5] => sdr_rd_burst[5].IN2
sdr_rd_burst[6] => sdr_rd_burst[6].IN2
sdr_rd_burst[7] => sdr_rd_burst[7].IN2
sdr_rd_burst[8] => sdr_rd_burst[8].IN2
sdr_rd_burst[9] => sdr_rd_burst[9].IN2
sdr_rd_burst[10] => sdr_rd_burst[10].IN2
sdr_init_done <= sdr_ctrl:SDR_CTRL.sdr_init_done
sdr_cke <= sdr_cmd:SDR_CMD.sdr_cke
sdr_cs_n <= sdr_cmd:SDR_CMD.sdr_cs_n
sdr_ras_n <= sdr_cmd:SDR_CMD.sdr_ras_n
sdr_cas_n <= sdr_cmd:SDR_CMD.sdr_cas_n
sdr_we_n <= sdr_cmd:SDR_CMD.sdr_we_n
sdr_a[0] <= sdr_cmd:SDR_CMD.sdr_a
sdr_a[1] <= sdr_cmd:SDR_CMD.sdr_a
sdr_a[2] <= sdr_cmd:SDR_CMD.sdr_a
sdr_a[3] <= sdr_cmd:SDR_CMD.sdr_a
sdr_a[4] <= sdr_cmd:SDR_CMD.sdr_a
sdr_a[5] <= sdr_cmd:SDR_CMD.sdr_a
sdr_a[6] <= sdr_cmd:SDR_CMD.sdr_a
sdr_a[7] <= sdr_cmd:SDR_CMD.sdr_a
sdr_a[8] <= sdr_cmd:SDR_CMD.sdr_a
sdr_a[9] <= sdr_cmd:SDR_CMD.sdr_a
sdr_a[10] <= sdr_cmd:SDR_CMD.sdr_a
sdr_a[11] <= sdr_cmd:SDR_CMD.sdr_a
sdr_a[12] <= sdr_cmd:SDR_CMD.sdr_a
sdr_ba[0] <= sdr_cmd:SDR_CMD.sdr_ba
sdr_ba[1] <= sdr_cmd:SDR_CMD.sdr_ba
sdr_dq[0] <> sdr_data:SDR_DATA.sdr_data
sdr_dq[1] <> sdr_data:SDR_DATA.sdr_data
sdr_dq[2] <> sdr_data:SDR_DATA.sdr_data
sdr_dq[3] <> sdr_data:SDR_DATA.sdr_data
sdr_dq[4] <> sdr_data:SDR_DATA.sdr_data
sdr_dq[5] <> sdr_data:SDR_DATA.sdr_data
sdr_dq[6] <> sdr_data:SDR_DATA.sdr_data
sdr_dq[7] <> sdr_data:SDR_DATA.sdr_data
sdr_dq[8] <> sdr_data:SDR_DATA.sdr_data
sdr_dq[9] <> sdr_data:SDR_DATA.sdr_data
sdr_dq[10] <> sdr_data:SDR_DATA.sdr_data
sdr_dq[11] <> sdr_data:SDR_DATA.sdr_data
sdr_dq[12] <> sdr_data:SDR_DATA.sdr_data
sdr_dq[13] <> sdr_data:SDR_DATA.sdr_data
sdr_dq[14] <> sdr_data:SDR_DATA.sdr_data
sdr_dq[15] <> sdr_data:SDR_DATA.sdr_data


|sdr_ctrl_top|sdr_top:SDR_TOP|sdr_controller:SDR_CONTROLLER|sdr_ctrl:SDR_CTRL
clk => cnt_rst_n.CLK
clk => sdr_rd_wr~reg0.CLK
clk => work_state[0]~reg0.CLK
clk => work_state[1]~reg0.CLK
clk => work_state[2]~reg0.CLK
clk => work_state[3]~reg0.CLK
clk => work_state[4]~reg0.CLK
clk => init_state[0]~reg0.CLK
clk => init_state[1]~reg0.CLK
clk => init_state[2]~reg0.CLK
clk => init_state[3]~reg0.CLK
clk => init_state[4]~reg0.CLK
clk => init_ar_cnt[0].CLK
clk => init_ar_cnt[1].CLK
clk => init_ar_cnt[2].CLK
clk => init_ar_cnt[3].CLK
clk => cnt_clk[0]~reg0.CLK
clk => cnt_clk[1]~reg0.CLK
clk => cnt_clk[2]~reg0.CLK
clk => cnt_clk[3]~reg0.CLK
clk => cnt_clk[4]~reg0.CLK
clk => cnt_clk[5]~reg0.CLK
clk => cnt_clk[6]~reg0.CLK
clk => cnt_clk[7]~reg0.CLK
clk => cnt_clk[8]~reg0.CLK
clk => cnt_clk[9]~reg0.CLK
clk => cnt_clk[10]~reg0.CLK
clk => sdr_ref_req.CLK
clk => cnt_ref[0].CLK
clk => cnt_ref[1].CLK
clk => cnt_ref[2].CLK
clk => cnt_ref[3].CLK
clk => cnt_ref[4].CLK
clk => cnt_ref[5].CLK
clk => cnt_ref[6].CLK
clk => cnt_ref[7].CLK
clk => cnt_ref[8].CLK
clk => cnt_ref[9].CLK
clk => cnt_200us[0].CLK
clk => cnt_200us[1].CLK
clk => cnt_200us[2].CLK
clk => cnt_200us[3].CLK
clk => cnt_200us[4].CLK
clk => cnt_200us[5].CLK
clk => cnt_200us[6].CLK
clk => cnt_200us[7].CLK
clk => cnt_200us[8].CLK
clk => cnt_200us[9].CLK
clk => cnt_200us[10].CLK
clk => cnt_200us[11].CLK
clk => cnt_200us[12].CLK
clk => cnt_200us[13].CLK
clk => cnt_200us[14].CLK
rst_n => init_state[0]~reg0.ACLR
rst_n => init_state[1]~reg0.ACLR
rst_n => init_state[2]~reg0.ACLR
rst_n => init_state[3]~reg0.ACLR
rst_n => init_state[4]~reg0.ACLR
rst_n => work_state[0]~reg0.ACLR
rst_n => work_state[1]~reg0.ACLR
rst_n => work_state[2]~reg0.ACLR
rst_n => work_state[3]~reg0.ACLR
rst_n => work_state[4]~reg0.ACLR
rst_n => cnt_clk[0]~reg0.ACLR
rst_n => cnt_clk[1]~reg0.ACLR
rst_n => cnt_clk[2]~reg0.ACLR
rst_n => cnt_clk[3]~reg0.ACLR
rst_n => cnt_clk[4]~reg0.ACLR
rst_n => cnt_clk[5]~reg0.ACLR
rst_n => cnt_clk[6]~reg0.ACLR
rst_n => cnt_clk[7]~reg0.ACLR
rst_n => cnt_clk[8]~reg0.ACLR
rst_n => cnt_clk[9]~reg0.ACLR
rst_n => cnt_clk[10]~reg0.ACLR
rst_n => cnt_200us[0].ACLR
rst_n => cnt_200us[1].ACLR
rst_n => cnt_200us[2].ACLR
rst_n => cnt_200us[3].ACLR
rst_n => cnt_200us[4].ACLR
rst_n => cnt_200us[5].ACLR
rst_n => cnt_200us[6].ACLR
rst_n => cnt_200us[7].ACLR
rst_n => cnt_200us[8].ACLR
rst_n => cnt_200us[9].ACLR
rst_n => cnt_200us[10].ACLR
rst_n => cnt_200us[11].ACLR
rst_n => cnt_200us[12].ACLR
rst_n => cnt_200us[13].ACLR
rst_n => cnt_200us[14].ACLR
rst_n => cnt_ref[0].ACLR
rst_n => cnt_ref[1].ACLR
rst_n => cnt_ref[2].ACLR
rst_n => cnt_ref[3].ACLR
rst_n => cnt_ref[4].ACLR
rst_n => cnt_ref[5].ACLR
rst_n => cnt_ref[6].ACLR
rst_n => cnt_ref[7].ACLR
rst_n => cnt_ref[8].ACLR
rst_n => cnt_ref[9].ACLR
rst_n => sdr_ref_req.ACLR
rst_n => init_ar_cnt[0].ACLR
rst_n => init_ar_cnt[1].ACLR
rst_n => init_ar_cnt[2].ACLR
rst_n => init_ar_cnt[3].ACLR
rst_n => cnt_rst_n.ACLR
rst_n => sdr_rd_wr~reg0.ENA
sdr_wr_req => always6.IN1
sdr_rd_req => always6.IN1
sdr_wr_ack <= sdr_wr_ack.DB_MAX_OUTPUT_PORT_TYPE
sdr_rd_ack <= sdr_rd_ack.DB_MAX_OUTPUT_PORT_TYPE
sdr_wr_burst[0] => Add0.IN22
sdr_wr_burst[0] => Equal14.IN52
sdr_wr_burst[0] => Equal15.IN52
sdr_wr_burst[1] => Add0.IN21
sdr_wr_burst[1] => Add5.IN20
sdr_wr_burst[2] => Add0.IN20
sdr_wr_burst[2] => Add5.IN19
sdr_wr_burst[3] => Add0.IN19
sdr_wr_burst[3] => Add5.IN18
sdr_wr_burst[4] => Add0.IN18
sdr_wr_burst[4] => Add5.IN17
sdr_wr_burst[5] => Add0.IN17
sdr_wr_burst[5] => Add5.IN16
sdr_wr_burst[6] => Add0.IN16
sdr_wr_burst[6] => Add5.IN15
sdr_wr_burst[7] => Add0.IN15
sdr_wr_burst[7] => Add5.IN14
sdr_wr_burst[8] => Add0.IN14
sdr_wr_burst[8] => Add5.IN13
sdr_wr_burst[9] => Add0.IN13
sdr_wr_burst[9] => Add5.IN12
sdr_wr_burst[10] => Add0.IN12
sdr_wr_burst[10] => Add5.IN11
sdr_rd_burst[0] => LessThan2.IN11
sdr_rd_burst[0] => Equal13.IN10
sdr_rd_burst[1] => LessThan2.IN10
sdr_rd_burst[1] => Equal13.IN9
sdr_rd_burst[2] => LessThan2.IN9
sdr_rd_burst[2] => Equal13.IN8
sdr_rd_burst[3] => LessThan2.IN8
sdr_rd_burst[3] => Equal13.IN7
sdr_rd_burst[4] => LessThan2.IN7
sdr_rd_burst[4] => Equal13.IN6
sdr_rd_burst[5] => LessThan2.IN6
sdr_rd_burst[5] => Equal13.IN5
sdr_rd_burst[6] => LessThan2.IN5
sdr_rd_burst[6] => Equal13.IN4
sdr_rd_burst[7] => LessThan2.IN4
sdr_rd_burst[7] => Equal13.IN3
sdr_rd_burst[8] => LessThan2.IN3
sdr_rd_burst[8] => Equal13.IN2
sdr_rd_burst[9] => LessThan2.IN2
sdr_rd_burst[9] => Equal13.IN1
sdr_rd_burst[10] => LessThan2.IN1
sdr_rd_burst[10] => Equal13.IN0
sdr_init_done <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
init_state[0] <= init_state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_state[1] <= init_state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_state[2] <= init_state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_state[3] <= init_state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_state[4] <= init_state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
work_state[0] <= work_state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
work_state[1] <= work_state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
work_state[2] <= work_state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
work_state[3] <= work_state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
work_state[4] <= work_state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[0] <= cnt_clk[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[1] <= cnt_clk[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[2] <= cnt_clk[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[3] <= cnt_clk[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[4] <= cnt_clk[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[5] <= cnt_clk[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[6] <= cnt_clk[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[7] <= cnt_clk[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[8] <= cnt_clk[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[9] <= cnt_clk[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[10] <= cnt_clk[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_rd_wr <= sdr_rd_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sdr_ctrl_top|sdr_top:SDR_TOP|sdr_controller:SDR_CONTROLLER|sdr_cmd:SDR_CMD
clk => sdr_ba[0]~reg0.CLK
clk => sdr_ba[1]~reg0.CLK
clk => sdr_a[0]~reg0.CLK
clk => sdr_a[1]~reg0.CLK
clk => sdr_a[2]~reg0.CLK
clk => sdr_a[3]~reg0.CLK
clk => sdr_a[4]~reg0.CLK
clk => sdr_a[5]~reg0.CLK
clk => sdr_a[6]~reg0.CLK
clk => sdr_a[7]~reg0.CLK
clk => sdr_a[8]~reg0.CLK
clk => sdr_a[9]~reg0.CLK
clk => sdr_a[10]~reg0.CLK
clk => sdr_a[11]~reg0.CLK
clk => sdr_a[12]~reg0.CLK
clk => sdr_cmd[0].CLK
clk => sdr_cmd[1].CLK
clk => sdr_cmd[2].CLK
clk => sdr_cmd[3].CLK
clk => sdr_cke~reg0.CLK
rst_n => sdr_ba[0]~reg0.PRESET
rst_n => sdr_ba[1]~reg0.PRESET
rst_n => sdr_a[0]~reg0.PRESET
rst_n => sdr_a[1]~reg0.PRESET
rst_n => sdr_a[2]~reg0.PRESET
rst_n => sdr_a[3]~reg0.PRESET
rst_n => sdr_a[4]~reg0.PRESET
rst_n => sdr_a[5]~reg0.PRESET
rst_n => sdr_a[6]~reg0.PRESET
rst_n => sdr_a[7]~reg0.PRESET
rst_n => sdr_a[8]~reg0.PRESET
rst_n => sdr_a[9]~reg0.PRESET
rst_n => sdr_a[10]~reg0.PRESET
rst_n => sdr_a[11]~reg0.PRESET
rst_n => sdr_a[12]~reg0.PRESET
rst_n => sdr_cmd[0].PRESET
rst_n => sdr_cmd[1].PRESET
rst_n => sdr_cmd[2].PRESET
rst_n => sdr_cmd[3].PRESET
rst_n => sdr_cke~reg0.ACLR
sys_wraddr[0] => sys_addr[0].DATAA
sys_wraddr[1] => sys_addr[1].DATAA
sys_wraddr[2] => sys_addr[2].DATAA
sys_wraddr[3] => sys_addr[3].DATAA
sys_wraddr[4] => sys_addr[4].DATAA
sys_wraddr[5] => sys_addr[5].DATAA
sys_wraddr[6] => sys_addr[6].DATAA
sys_wraddr[7] => sys_addr[7].DATAA
sys_wraddr[8] => sys_addr[8].DATAA
sys_wraddr[9] => sys_addr[9].DATAA
sys_wraddr[10] => sys_addr[10].DATAA
sys_wraddr[11] => sys_addr[11].DATAA
sys_wraddr[12] => sys_addr[12].DATAA
sys_wraddr[13] => sys_addr[13].DATAA
sys_wraddr[14] => sys_addr[14].DATAA
sys_wraddr[15] => sys_addr[15].DATAA
sys_wraddr[16] => sys_addr[16].DATAA
sys_wraddr[17] => sys_addr[17].DATAA
sys_wraddr[18] => sys_addr[18].DATAA
sys_wraddr[19] => sys_addr[19].DATAA
sys_wraddr[20] => sys_addr[20].DATAA
sys_wraddr[21] => sys_addr[21].DATAA
sys_wraddr[22] => sys_addr[22].DATAA
sys_wraddr[23] => sys_addr[23].DATAA
sys_wraddr[24] => sys_addr[24].DATAA
sys_rdaddr[0] => sys_addr[0].DATAB
sys_rdaddr[1] => sys_addr[1].DATAB
sys_rdaddr[2] => sys_addr[2].DATAB
sys_rdaddr[3] => sys_addr[3].DATAB
sys_rdaddr[4] => sys_addr[4].DATAB
sys_rdaddr[5] => sys_addr[5].DATAB
sys_rdaddr[6] => sys_addr[6].DATAB
sys_rdaddr[7] => sys_addr[7].DATAB
sys_rdaddr[8] => sys_addr[8].DATAB
sys_rdaddr[9] => sys_addr[9].DATAB
sys_rdaddr[10] => sys_addr[10].DATAB
sys_rdaddr[11] => sys_addr[11].DATAB
sys_rdaddr[12] => sys_addr[12].DATAB
sys_rdaddr[13] => sys_addr[13].DATAB
sys_rdaddr[14] => sys_addr[14].DATAB
sys_rdaddr[15] => sys_addr[15].DATAB
sys_rdaddr[16] => sys_addr[16].DATAB
sys_rdaddr[17] => sys_addr[17].DATAB
sys_rdaddr[18] => sys_addr[18].DATAB
sys_rdaddr[19] => sys_addr[19].DATAB
sys_rdaddr[20] => sys_addr[20].DATAB
sys_rdaddr[21] => sys_addr[21].DATAB
sys_rdaddr[22] => sys_addr[22].DATAB
sys_rdaddr[23] => sys_addr[23].DATAB
sys_rdaddr[24] => sys_addr[24].DATAB
sdr_wr_burst[0] => ~NO_FANOUT~
sdr_wr_burst[1] => ~NO_FANOUT~
sdr_wr_burst[2] => ~NO_FANOUT~
sdr_wr_burst[3] => ~NO_FANOUT~
sdr_wr_burst[4] => ~NO_FANOUT~
sdr_wr_burst[5] => ~NO_FANOUT~
sdr_wr_burst[6] => ~NO_FANOUT~
sdr_wr_burst[7] => ~NO_FANOUT~
sdr_wr_burst[8] => ~NO_FANOUT~
sdr_wr_burst[9] => ~NO_FANOUT~
sdr_wr_burst[10] => ~NO_FANOUT~
sdr_rd_burst[0] => Add0.IN22
sdr_rd_burst[1] => Add0.IN21
sdr_rd_burst[2] => Add0.IN20
sdr_rd_burst[3] => Add0.IN19
sdr_rd_burst[4] => Add0.IN18
sdr_rd_burst[5] => Add0.IN17
sdr_rd_burst[6] => Add0.IN16
sdr_rd_burst[7] => Add0.IN15
sdr_rd_burst[8] => Add0.IN14
sdr_rd_burst[9] => Add0.IN13
sdr_rd_burst[10] => Add0.IN12
init_state[0] => Decoder1.IN4
init_state[1] => Decoder1.IN3
init_state[2] => Decoder1.IN2
init_state[3] => Decoder1.IN1
init_state[4] => Decoder1.IN0
work_state[0] => Decoder0.IN4
work_state[0] => Mux0.IN36
work_state[1] => Decoder0.IN3
work_state[1] => Mux0.IN35
work_state[2] => Decoder0.IN2
work_state[2] => Mux0.IN34
work_state[3] => Decoder0.IN1
work_state[3] => Mux0.IN33
work_state[4] => Decoder0.IN0
work_state[4] => Mux0.IN32
cnt_clk[0] => Equal0.IN63
cnt_clk[1] => Equal0.IN62
cnt_clk[2] => Equal0.IN61
cnt_clk[3] => Equal0.IN60
cnt_clk[4] => Equal0.IN59
cnt_clk[5] => Equal0.IN58
cnt_clk[6] => Equal0.IN57
cnt_clk[7] => Equal0.IN56
cnt_clk[8] => Equal0.IN55
cnt_clk[9] => Equal0.IN54
cnt_clk[10] => Equal0.IN53
sdr_rd_wr => sys_addr[24].OUTPUTSELECT
sdr_rd_wr => sys_addr[23].OUTPUTSELECT
sdr_rd_wr => sys_addr[22].OUTPUTSELECT
sdr_rd_wr => sys_addr[21].OUTPUTSELECT
sdr_rd_wr => sys_addr[20].OUTPUTSELECT
sdr_rd_wr => sys_addr[19].OUTPUTSELECT
sdr_rd_wr => sys_addr[18].OUTPUTSELECT
sdr_rd_wr => sys_addr[17].OUTPUTSELECT
sdr_rd_wr => sys_addr[16].OUTPUTSELECT
sdr_rd_wr => sys_addr[15].OUTPUTSELECT
sdr_rd_wr => sys_addr[14].OUTPUTSELECT
sdr_rd_wr => sys_addr[13].OUTPUTSELECT
sdr_rd_wr => sys_addr[12].OUTPUTSELECT
sdr_rd_wr => sys_addr[11].OUTPUTSELECT
sdr_rd_wr => sys_addr[10].OUTPUTSELECT
sdr_rd_wr => sys_addr[9].OUTPUTSELECT
sdr_rd_wr => sys_addr[8].OUTPUTSELECT
sdr_rd_wr => sys_addr[7].OUTPUTSELECT
sdr_rd_wr => sys_addr[6].OUTPUTSELECT
sdr_rd_wr => sys_addr[5].OUTPUTSELECT
sdr_rd_wr => sys_addr[4].OUTPUTSELECT
sdr_rd_wr => sys_addr[3].OUTPUTSELECT
sdr_rd_wr => sys_addr[2].OUTPUTSELECT
sdr_rd_wr => sys_addr[1].OUTPUTSELECT
sdr_rd_wr => sys_addr[0].OUTPUTSELECT
sdr_cke <= sdr_cke~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_cs_n <= sdr_cmd[3].DB_MAX_OUTPUT_PORT_TYPE
sdr_ras_n <= sdr_cmd[2].DB_MAX_OUTPUT_PORT_TYPE
sdr_cas_n <= sdr_cmd[1].DB_MAX_OUTPUT_PORT_TYPE
sdr_we_n <= sdr_cmd[0].DB_MAX_OUTPUT_PORT_TYPE
sdr_a[0] <= sdr_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_a[1] <= sdr_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_a[2] <= sdr_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_a[3] <= sdr_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_a[4] <= sdr_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_a[5] <= sdr_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_a[6] <= sdr_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_a[7] <= sdr_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_a[8] <= sdr_a[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_a[9] <= sdr_a[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_a[10] <= sdr_a[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_a[11] <= sdr_a[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_a[12] <= sdr_a[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_ba[0] <= sdr_ba[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdr_ba[1] <= sdr_ba[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sdr_ctrl_top|sdr_top:SDR_TOP|sdr_controller:SDR_CONTROLLER|sdr_data:SDR_DATA
clk => sdr_dout_r[0].CLK
clk => sdr_dout_r[1].CLK
clk => sdr_dout_r[2].CLK
clk => sdr_dout_r[3].CLK
clk => sdr_dout_r[4].CLK
clk => sdr_dout_r[5].CLK
clk => sdr_dout_r[6].CLK
clk => sdr_dout_r[7].CLK
clk => sdr_dout_r[8].CLK
clk => sdr_dout_r[9].CLK
clk => sdr_dout_r[10].CLK
clk => sdr_dout_r[11].CLK
clk => sdr_dout_r[12].CLK
clk => sdr_dout_r[13].CLK
clk => sdr_dout_r[14].CLK
clk => sdr_dout_r[15].CLK
clk => sdr_din_r[0].CLK
clk => sdr_din_r[1].CLK
clk => sdr_din_r[2].CLK
clk => sdr_din_r[3].CLK
clk => sdr_din_r[4].CLK
clk => sdr_din_r[5].CLK
clk => sdr_din_r[6].CLK
clk => sdr_din_r[7].CLK
clk => sdr_din_r[8].CLK
clk => sdr_din_r[9].CLK
clk => sdr_din_r[10].CLK
clk => sdr_din_r[11].CLK
clk => sdr_din_r[12].CLK
clk => sdr_din_r[13].CLK
clk => sdr_din_r[14].CLK
clk => sdr_din_r[15].CLK
clk => sdr_out_en.CLK
rst_n => sdr_dout_r[0].ACLR
rst_n => sdr_dout_r[1].ACLR
rst_n => sdr_dout_r[2].ACLR
rst_n => sdr_dout_r[3].ACLR
rst_n => sdr_dout_r[4].ACLR
rst_n => sdr_dout_r[5].ACLR
rst_n => sdr_dout_r[6].ACLR
rst_n => sdr_dout_r[7].ACLR
rst_n => sdr_dout_r[8].ACLR
rst_n => sdr_dout_r[9].ACLR
rst_n => sdr_dout_r[10].ACLR
rst_n => sdr_dout_r[11].ACLR
rst_n => sdr_dout_r[12].ACLR
rst_n => sdr_dout_r[13].ACLR
rst_n => sdr_dout_r[14].ACLR
rst_n => sdr_dout_r[15].ACLR
rst_n => sdr_din_r[0].ACLR
rst_n => sdr_din_r[1].ACLR
rst_n => sdr_din_r[2].ACLR
rst_n => sdr_din_r[3].ACLR
rst_n => sdr_din_r[4].ACLR
rst_n => sdr_din_r[5].ACLR
rst_n => sdr_din_r[6].ACLR
rst_n => sdr_din_r[7].ACLR
rst_n => sdr_din_r[8].ACLR
rst_n => sdr_din_r[9].ACLR
rst_n => sdr_din_r[10].ACLR
rst_n => sdr_din_r[11].ACLR
rst_n => sdr_din_r[12].ACLR
rst_n => sdr_din_r[13].ACLR
rst_n => sdr_din_r[14].ACLR
rst_n => sdr_din_r[15].ACLR
rst_n => sdr_out_en.ACLR
sdr_data_in[0] => sdr_din_r[0].DATAIN
sdr_data_in[1] => sdr_din_r[1].DATAIN
sdr_data_in[2] => sdr_din_r[2].DATAIN
sdr_data_in[3] => sdr_din_r[3].DATAIN
sdr_data_in[4] => sdr_din_r[4].DATAIN
sdr_data_in[5] => sdr_din_r[5].DATAIN
sdr_data_in[6] => sdr_din_r[6].DATAIN
sdr_data_in[7] => sdr_din_r[7].DATAIN
sdr_data_in[8] => sdr_din_r[8].DATAIN
sdr_data_in[9] => sdr_din_r[9].DATAIN
sdr_data_in[10] => sdr_din_r[10].DATAIN
sdr_data_in[11] => sdr_din_r[11].DATAIN
sdr_data_in[12] => sdr_din_r[12].DATAIN
sdr_data_in[13] => sdr_din_r[13].DATAIN
sdr_data_in[14] => sdr_din_r[14].DATAIN
sdr_data_in[15] => sdr_din_r[15].DATAIN
work_state[0] => Equal0.IN1
work_state[0] => Equal1.IN4
work_state[1] => Equal0.IN4
work_state[1] => Equal1.IN1
work_state[2] => Equal0.IN0
work_state[2] => Equal1.IN0
work_state[3] => Equal0.IN3
work_state[3] => Equal1.IN3
cnt_clk[0] => ~NO_FANOUT~
cnt_clk[1] => ~NO_FANOUT~
cnt_clk[2] => ~NO_FANOUT~
cnt_clk[3] => ~NO_FANOUT~
cnt_clk[4] => ~NO_FANOUT~
cnt_clk[5] => ~NO_FANOUT~
cnt_clk[6] => ~NO_FANOUT~
cnt_clk[7] => ~NO_FANOUT~
cnt_clk[8] => ~NO_FANOUT~
cnt_clk[9] => ~NO_FANOUT~
cnt_clk[10] => ~NO_FANOUT~
sdr_data_out[0] <= sdr_dout_r[0].DB_MAX_OUTPUT_PORT_TYPE
sdr_data_out[1] <= sdr_dout_r[1].DB_MAX_OUTPUT_PORT_TYPE
sdr_data_out[2] <= sdr_dout_r[2].DB_MAX_OUTPUT_PORT_TYPE
sdr_data_out[3] <= sdr_dout_r[3].DB_MAX_OUTPUT_PORT_TYPE
sdr_data_out[4] <= sdr_dout_r[4].DB_MAX_OUTPUT_PORT_TYPE
sdr_data_out[5] <= sdr_dout_r[5].DB_MAX_OUTPUT_PORT_TYPE
sdr_data_out[6] <= sdr_dout_r[6].DB_MAX_OUTPUT_PORT_TYPE
sdr_data_out[7] <= sdr_dout_r[7].DB_MAX_OUTPUT_PORT_TYPE
sdr_data_out[8] <= sdr_dout_r[8].DB_MAX_OUTPUT_PORT_TYPE
sdr_data_out[9] <= sdr_dout_r[9].DB_MAX_OUTPUT_PORT_TYPE
sdr_data_out[10] <= sdr_dout_r[10].DB_MAX_OUTPUT_PORT_TYPE
sdr_data_out[11] <= sdr_dout_r[11].DB_MAX_OUTPUT_PORT_TYPE
sdr_data_out[12] <= sdr_dout_r[12].DB_MAX_OUTPUT_PORT_TYPE
sdr_data_out[13] <= sdr_dout_r[13].DB_MAX_OUTPUT_PORT_TYPE
sdr_data_out[14] <= sdr_dout_r[14].DB_MAX_OUTPUT_PORT_TYPE
sdr_data_out[15] <= sdr_dout_r[15].DB_MAX_OUTPUT_PORT_TYPE
sdr_data[0] <> sdr_data[0]
sdr_data[1] <> sdr_data[1]
sdr_data[2] <> sdr_data[2]
sdr_data[3] <> sdr_data[3]
sdr_data[4] <> sdr_data[4]
sdr_data[5] <> sdr_data[5]
sdr_data[6] <> sdr_data[6]
sdr_data[7] <> sdr_data[7]
sdr_data[8] <> sdr_data[8]
sdr_data[9] <> sdr_data[9]
sdr_data[10] <> sdr_data[10]
sdr_data[11] <> sdr_data[11]
sdr_data[12] <> sdr_data[12]
sdr_data[13] <> sdr_data[13]
sdr_data[14] <> sdr_data[14]
sdr_data[15] <> sdr_data[15]


|sdr_ctrl_top|Adder:ADDER
rd_data[0] => Addent_2_num[0].DATAIN
rd_data[1] => Addent_2_num[1].DATAIN
rd_data[2] => Addent_2_num[2].DATAIN
rd_data[3] => Addent_2_num[3].DATAIN
rd_data[4] => Addent_2_num[4].DATAIN
rd_data[5] => Addent_1_num[0].DATAIN
rd_data[6] => Addent_1_num[1].DATAIN
rd_data[7] => Addent_1_num[2].DATAIN
rd_data[8] => Addent_1_num[3].DATAIN
rd_data[9] => Addent_1_num[4].DATAIN
rd_data[10] => ~NO_FANOUT~
rd_data[11] => ~NO_FANOUT~
rd_data[12] => ~NO_FANOUT~
rd_data[13] => ~NO_FANOUT~
rd_data[14] => ~NO_FANOUT~
rd_data[15] => ~NO_FANOUT~
clk => Sum_num[0].CLK
clk => Sum_num[1].CLK
clk => Sum_num[2].CLK
clk => Sum_num[3].CLK
clk => Sum_num[4].CLK
clk => Sum_num[5].CLK
clk => Addent_2_num[0].CLK
clk => Addent_2_num[1].CLK
clk => Addent_2_num[2].CLK
clk => Addent_2_num[3].CLK
clk => Addent_2_num[4].CLK
clk => Addent_1_num[0].CLK
clk => Addent_1_num[1].CLK
clk => Addent_1_num[2].CLK
clk => Addent_1_num[3].CLK
clk => Addent_1_num[4].CLK
rst_n => Sum_num[0].ACLR
rst_n => Sum_num[1].ACLR
rst_n => Sum_num[2].ACLR
rst_n => Sum_num[3].ACLR
rst_n => Sum_num[4].ACLR
rst_n => Sum_num[5].ACLR
rst_n => Addent_2_num[0].ACLR
rst_n => Addent_2_num[1].ACLR
rst_n => Addent_2_num[2].ACLR
rst_n => Addent_2_num[3].ACLR
rst_n => Addent_2_num[4].ACLR
rst_n => Addent_1_num[0].ACLR
rst_n => Addent_1_num[1].ACLR
rst_n => Addent_1_num[2].ACLR
rst_n => Addent_1_num[3].ACLR
rst_n => Addent_1_num[4].ACLR
Addent_1[0] <= Addent_1_num[0].DB_MAX_OUTPUT_PORT_TYPE
Addent_1[1] <= Addent_1_num[1].DB_MAX_OUTPUT_PORT_TYPE
Addent_1[2] <= Addent_1_num[2].DB_MAX_OUTPUT_PORT_TYPE
Addent_1[3] <= Addent_1_num[3].DB_MAX_OUTPUT_PORT_TYPE
Addent_1[4] <= Addent_1_num[4].DB_MAX_OUTPUT_PORT_TYPE
Addent_2[0] <= Addent_2_num[0].DB_MAX_OUTPUT_PORT_TYPE
Addent_2[1] <= Addent_2_num[1].DB_MAX_OUTPUT_PORT_TYPE
Addent_2[2] <= Addent_2_num[2].DB_MAX_OUTPUT_PORT_TYPE
Addent_2[3] <= Addent_2_num[3].DB_MAX_OUTPUT_PORT_TYPE
Addent_2[4] <= Addent_2_num[4].DB_MAX_OUTPUT_PORT_TYPE
Sum[0] <= Sum_num[0].DB_MAX_OUTPUT_PORT_TYPE
Sum[1] <= Sum_num[1].DB_MAX_OUTPUT_PORT_TYPE
Sum[2] <= Sum_num[2].DB_MAX_OUTPUT_PORT_TYPE
Sum[3] <= Sum_num[3].DB_MAX_OUTPUT_PORT_TYPE
Sum[4] <= Sum_num[4].DB_MAX_OUTPUT_PORT_TYPE
Sum[5] <= Sum_num[5].DB_MAX_OUTPUT_PORT_TYPE


|sdr_ctrl_top|multi_5bits_pipelining:Multi_5bits
rd_data[0] => mul_b[0].DATAIN
rd_data[1] => mul_b[1].DATAIN
rd_data[2] => mul_b[2].DATAIN
rd_data[3] => mul_b[3].DATAIN
rd_data[4] => mul_b[4].DATAIN
rd_data[5] => mul_a[0].DATAIN
rd_data[6] => mul_a[1].DATAIN
rd_data[7] => mul_a[2].DATAIN
rd_data[8] => mul_a[3].DATAIN
rd_data[9] => mul_a[4].DATAIN
rd_data[10] => ~NO_FANOUT~
rd_data[11] => ~NO_FANOUT~
rd_data[12] => ~NO_FANOUT~
rd_data[13] => ~NO_FANOUT~
rd_data[14] => ~NO_FANOUT~
rd_data[15] => ~NO_FANOUT~
clk => mul_out_2[0].CLK
clk => mul_out_2[1].CLK
clk => mul_out_2[2].CLK
clk => mul_out_2[3].CLK
clk => mul_out_2[4].CLK
clk => mul_out_2[5].CLK
clk => mul_out_2[6].CLK
clk => mul_out_2[7].CLK
clk => mul_out_2[8].CLK
clk => mul_out_2[9].CLK
clk => mul_out_1[0].CLK
clk => mul_out_1[1].CLK
clk => mul_out_1[2].CLK
clk => mul_out_1[3].CLK
clk => mul_out_1[4].CLK
clk => mul_out_1[5].CLK
clk => mul_out_1[6].CLK
clk => mul_out_1[7].CLK
clk => mul_out_1[8].CLK
clk => mul_out_1[9].CLK
clk => mul_b[0].CLK
clk => mul_b[1].CLK
clk => mul_b[2].CLK
clk => mul_b[3].CLK
clk => mul_b[4].CLK
clk => mul_a[0].CLK
clk => mul_a[1].CLK
clk => mul_a[2].CLK
clk => mul_a[3].CLK
clk => mul_a[4].CLK
clk => add4[0].CLK
clk => add4[1].CLK
clk => add4[2].CLK
clk => add4[3].CLK
clk => add4[4].CLK
clk => add4[5].CLK
clk => add4[6].CLK
clk => add4[7].CLK
clk => add4[8].CLK
clk => add4[9].CLK
clk => add23[0].CLK
clk => add23[1].CLK
clk => add23[2].CLK
clk => add23[3].CLK
clk => add23[4].CLK
clk => add23[5].CLK
clk => add23[6].CLK
clk => add23[7].CLK
clk => add23[8].CLK
clk => add23[9].CLK
clk => add01[0].CLK
clk => add01[1].CLK
clk => add01[2].CLK
clk => add01[3].CLK
clk => add01[4].CLK
clk => add01[5].CLK
clk => add01[6].CLK
clk => add01[7].CLK
clk => add01[8].CLK
clk => add01[9].CLK
clk => stored4[0].CLK
clk => stored4[1].CLK
clk => stored4[2].CLK
clk => stored4[3].CLK
clk => stored4[4].CLK
clk => stored4[5].CLK
clk => stored4[6].CLK
clk => stored4[7].CLK
clk => stored4[8].CLK
clk => stored4[9].CLK
clk => stored3[0].CLK
clk => stored3[1].CLK
clk => stored3[2].CLK
clk => stored3[3].CLK
clk => stored3[4].CLK
clk => stored3[5].CLK
clk => stored3[6].CLK
clk => stored3[7].CLK
clk => stored3[8].CLK
clk => stored3[9].CLK
clk => stored2[0].CLK
clk => stored2[1].CLK
clk => stored2[2].CLK
clk => stored2[3].CLK
clk => stored2[4].CLK
clk => stored2[5].CLK
clk => stored2[6].CLK
clk => stored2[7].CLK
clk => stored2[8].CLK
clk => stored2[9].CLK
clk => stored1[0].CLK
clk => stored1[1].CLK
clk => stored1[2].CLK
clk => stored1[3].CLK
clk => stored1[4].CLK
clk => stored1[5].CLK
clk => stored1[6].CLK
clk => stored1[7].CLK
clk => stored1[8].CLK
clk => stored1[9].CLK
clk => stored0[0].CLK
clk => stored0[1].CLK
clk => stored0[2].CLK
clk => stored0[3].CLK
clk => stored0[4].CLK
clk => stored0[5].CLK
clk => stored0[6].CLK
clk => stored0[7].CLK
clk => stored0[8].CLK
clk => stored0[9].CLK
clk => mul_out[0]~reg0.CLK
clk => mul_out[1]~reg0.CLK
clk => mul_out[2]~reg0.CLK
clk => mul_out[3]~reg0.CLK
clk => mul_out[4]~reg0.CLK
clk => mul_out[5]~reg0.CLK
clk => mul_out[6]~reg0.CLK
clk => mul_out[7]~reg0.CLK
clk => mul_out[8]~reg0.CLK
clk => mul_out[9]~reg0.CLK
rst_n => add4[0].ACLR
rst_n => add4[1].ACLR
rst_n => add4[2].ACLR
rst_n => add4[3].ACLR
rst_n => add4[4].ACLR
rst_n => add4[5].ACLR
rst_n => add4[6].ACLR
rst_n => add4[7].ACLR
rst_n => add4[8].ACLR
rst_n => add4[9].ACLR
rst_n => add23[0].ACLR
rst_n => add23[1].ACLR
rst_n => add23[2].ACLR
rst_n => add23[3].ACLR
rst_n => add23[4].ACLR
rst_n => add23[5].ACLR
rst_n => add23[6].ACLR
rst_n => add23[7].ACLR
rst_n => add23[8].ACLR
rst_n => add23[9].ACLR
rst_n => add01[0].ACLR
rst_n => add01[1].ACLR
rst_n => add01[2].ACLR
rst_n => add01[3].ACLR
rst_n => add01[4].ACLR
rst_n => add01[5].ACLR
rst_n => add01[6].ACLR
rst_n => add01[7].ACLR
rst_n => add01[8].ACLR
rst_n => add01[9].ACLR
rst_n => stored4[0].ACLR
rst_n => stored4[1].ACLR
rst_n => stored4[2].ACLR
rst_n => stored4[3].ACLR
rst_n => stored4[4].ACLR
rst_n => stored4[5].ACLR
rst_n => stored4[6].ACLR
rst_n => stored4[7].ACLR
rst_n => stored4[8].ACLR
rst_n => stored4[9].ACLR
rst_n => stored3[0].ACLR
rst_n => stored3[1].ACLR
rst_n => stored3[2].ACLR
rst_n => stored3[3].ACLR
rst_n => stored3[4].ACLR
rst_n => stored3[5].ACLR
rst_n => stored3[6].ACLR
rst_n => stored3[7].ACLR
rst_n => stored3[8].ACLR
rst_n => stored3[9].ACLR
rst_n => stored2[0].ACLR
rst_n => stored2[1].ACLR
rst_n => stored2[2].ACLR
rst_n => stored2[3].ACLR
rst_n => stored2[4].ACLR
rst_n => stored2[5].ACLR
rst_n => stored2[6].ACLR
rst_n => stored2[7].ACLR
rst_n => stored2[8].ACLR
rst_n => stored2[9].ACLR
rst_n => stored1[0].ACLR
rst_n => stored1[1].ACLR
rst_n => stored1[2].ACLR
rst_n => stored1[3].ACLR
rst_n => stored1[4].ACLR
rst_n => stored1[5].ACLR
rst_n => stored1[6].ACLR
rst_n => stored1[7].ACLR
rst_n => stored1[8].ACLR
rst_n => stored1[9].ACLR
rst_n => stored0[0].ACLR
rst_n => stored0[1].ACLR
rst_n => stored0[2].ACLR
rst_n => stored0[3].ACLR
rst_n => stored0[4].ACLR
rst_n => stored0[5].ACLR
rst_n => stored0[6].ACLR
rst_n => stored0[7].ACLR
rst_n => stored0[8].ACLR
rst_n => stored0[9].ACLR
rst_n => mul_out[0]~reg0.ACLR
rst_n => mul_out[1]~reg0.ACLR
rst_n => mul_out[2]~reg0.ACLR
rst_n => mul_out[3]~reg0.ACLR
rst_n => mul_out[4]~reg0.ACLR
rst_n => mul_out[5]~reg0.ACLR
rst_n => mul_out[6]~reg0.ACLR
rst_n => mul_out[7]~reg0.ACLR
rst_n => mul_out[8]~reg0.ACLR
rst_n => mul_out[9]~reg0.ACLR
rst_n => mul_out_2[0].ENA
rst_n => mul_a[4].ENA
rst_n => mul_a[3].ENA
rst_n => mul_a[2].ENA
rst_n => mul_a[1].ENA
rst_n => mul_a[0].ENA
rst_n => mul_b[4].ENA
rst_n => mul_b[3].ENA
rst_n => mul_b[2].ENA
rst_n => mul_b[1].ENA
rst_n => mul_b[0].ENA
rst_n => mul_out_1[9].ENA
rst_n => mul_out_1[8].ENA
rst_n => mul_out_1[7].ENA
rst_n => mul_out_1[6].ENA
rst_n => mul_out_1[5].ENA
rst_n => mul_out_1[4].ENA
rst_n => mul_out_1[3].ENA
rst_n => mul_out_1[2].ENA
rst_n => mul_out_1[1].ENA
rst_n => mul_out_1[0].ENA
rst_n => mul_out_2[9].ENA
rst_n => mul_out_2[8].ENA
rst_n => mul_out_2[7].ENA
rst_n => mul_out_2[6].ENA
rst_n => mul_out_2[5].ENA
rst_n => mul_out_2[4].ENA
rst_n => mul_out_2[3].ENA
rst_n => mul_out_2[2].ENA
rst_n => mul_out_2[1].ENA
mul_out[0] <= mul_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mul_out[1] <= mul_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mul_out[2] <= mul_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mul_out[3] <= mul_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mul_out[4] <= mul_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mul_out[5] <= mul_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mul_out[6] <= mul_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mul_out[7] <= mul_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mul_out[8] <= mul_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mul_out[9] <= mul_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sdr_ctrl_top|Function_select:FUNCTION_SELECT
clk => multi_enable~reg0.CLK
clk => add_enable~reg0.CLK
clk => control[0].CLK
clk => control[1].CLK
clk => control[2].CLK
clk => ST_MULT_flag.CLK
clk => ST_ADD_flag.CLK
clk => IDLE_flag.CLK
clk => Key3_count[0].CLK
clk => Key3_count[1].CLK
clk => Key3_count[2].CLK
clk => Key3_count[3].CLK
clk => Key2_count[0].CLK
clk => Key2_count[1].CLK
clk => Key2_count[2].CLK
clk => Key2_count[3].CLK
clk => Key1_count[0].CLK
clk => Key1_count[1].CLK
clk => Key1_count[2].CLK
clk => Key1_count[3].CLK
clk => currentstate~1.DATAIN
rst_n => Key3_count[0].ACLR
rst_n => Key3_count[1].ACLR
rst_n => Key3_count[2].ACLR
rst_n => Key3_count[3].ACLR
rst_n => Key2_count[0].ACLR
rst_n => Key2_count[1].ACLR
rst_n => Key2_count[2].ACLR
rst_n => Key2_count[3].ACLR
rst_n => Key1_count[0].ACLR
rst_n => Key1_count[1].ACLR
rst_n => Key1_count[2].ACLR
rst_n => Key1_count[3].ACLR
rst_n => multi_enable~reg0.ACLR
rst_n => add_enable~reg0.ACLR
rst_n => ST_MULT_flag.ACLR
rst_n => ST_ADD_flag.ACLR
rst_n => IDLE_flag.ACLR
rst_n => currentstate~3.DATAIN
rst_n => control[2].ENA
rst_n => control[1].ENA
rst_n => control[0].ENA
key_read => Key1_count.OUTPUTSELECT
key_read => Key1_count.OUTPUTSELECT
key_read => Key1_count.OUTPUTSELECT
key_read => Key1_count.OUTPUTSELECT
key_add => Key2_count.OUTPUTSELECT
key_add => Key2_count.OUTPUTSELECT
key_add => Key2_count.OUTPUTSELECT
key_add => Key2_count.OUTPUTSELECT
key_multi => Key3_count.OUTPUTSELECT
key_multi => Key3_count.OUTPUTSELECT
key_multi => Key3_count.OUTPUTSELECT
key_multi => Key3_count.OUTPUTSELECT
add_enable <= add_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
multi_enable <= multi_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sdr_ctrl_top|Seg_num:SEG_NUM
clk => clk.IN10
rst_n => rst_n.IN10
add_enable => always0.IN0
add_enable => always0.IN0
add_enable => always0.IN0
multi_enable => always0.IN1
multi_enable => always0.IN1
multi_enable => always0.IN1
Addent_1[0] => Addent_1[0].IN1
Addent_1[1] => Addent_1[1].IN1
Addent_1[2] => Addent_1[2].IN1
Addent_1[3] => Addent_1[3].IN1
Addent_1[4] => Addent_1[4].IN1
Addent_2[0] => Addent_2[0].IN1
Addent_2[1] => Addent_2[1].IN1
Addent_2[2] => Addent_2[2].IN1
Addent_2[3] => Addent_2[3].IN1
Addent_2[4] => Addent_2[4].IN1
Sum[0] => Sum[0].IN1
Sum[1] => Sum[1].IN1
Sum[2] => Sum[2].IN1
Sum[3] => Sum[3].IN1
Sum[4] => Sum[4].IN1
Sum[5] => Sum[5].IN1
mul_out[0] => mul_out[0].IN1
mul_out[1] => mul_out[1].IN1
mul_out[2] => mul_out[2].IN1
mul_out[3] => mul_out[3].IN1
mul_out[4] => mul_out[4].IN1
mul_out[5] => mul_out[5].IN1
mul_out[6] => mul_out[6].IN1
mul_out[7] => mul_out[7].IN1
mul_out[8] => mul_out[8].IN1
mul_out[9] => mul_out[9].IN1
HEX0[0] <= Seg:u0.out
HEX0[1] <= Seg:u0.out
HEX0[2] <= Seg:u0.out
HEX0[3] <= Seg:u0.out
HEX0[4] <= Seg:u0.out
HEX0[5] <= Seg:u0.out
HEX0[6] <= Seg:u0.out
HEX1[0] <= Seg:u1.out
HEX1[1] <= Seg:u1.out
HEX1[2] <= Seg:u1.out
HEX1[3] <= Seg:u1.out
HEX1[4] <= Seg:u1.out
HEX1[5] <= Seg:u1.out
HEX1[6] <= Seg:u1.out
HEX2[0] <= Seg:u2.out
HEX2[1] <= Seg:u2.out
HEX2[2] <= Seg:u2.out
HEX2[3] <= Seg:u2.out
HEX2[4] <= Seg:u2.out
HEX2[5] <= Seg:u2.out
HEX2[6] <= Seg:u2.out
HEX3[0] <= Seg:u3.out
HEX3[1] <= Seg:u3.out
HEX3[2] <= Seg:u3.out
HEX3[3] <= Seg:u3.out
HEX3[4] <= Seg:u3.out
HEX3[5] <= Seg:u3.out
HEX3[6] <= Seg:u3.out
HEX4[0] <= Seg:u4.out
HEX4[1] <= Seg:u4.out
HEX4[2] <= Seg:u4.out
HEX4[3] <= Seg:u4.out
HEX4[4] <= Seg:u4.out
HEX4[5] <= Seg:u4.out
HEX4[6] <= Seg:u4.out
HEX5[0] <= Seg:u5.out
HEX5[1] <= Seg:u5.out
HEX5[2] <= Seg:u5.out
HEX5[3] <= Seg:u5.out
HEX5[4] <= Seg:u5.out
HEX5[5] <= Seg:u5.out
HEX5[6] <= Seg:u5.out


|sdr_ctrl_top|Seg_num:SEG_NUM|Bin2BCD:Addent_1_BCD
clk => tho_num[0].CLK
clk => tho_num[1].CLK
clk => tho_num[2].CLK
clk => tho_num[3].CLK
clk => hun_num[0].CLK
clk => hun_num[1].CLK
clk => hun_num[2].CLK
clk => hun_num[3].CLK
clk => ten_num[0].CLK
clk => ten_num[1].CLK
clk => ten_num[2].CLK
clk => ten_num[3].CLK
clk => one_num[0].CLK
clk => one_num[1].CLK
clk => one_num[2].CLK
clk => one_num[3].CLK
clk => shift_reg[0].CLK
clk => shift_reg[1].CLK
clk => shift_reg[2].CLK
clk => shift_reg[3].CLK
clk => shift_reg[4].CLK
clk => shift_reg[5].CLK
clk => shift_reg[6].CLK
clk => shift_reg[7].CLK
clk => shift_reg[8].CLK
clk => shift_reg[9].CLK
clk => shift_reg[10].CLK
clk => shift_reg[11].CLK
clk => shift_reg[12].CLK
clk => shift_reg[13].CLK
clk => shift_reg[14].CLK
clk => shift_reg[15].CLK
clk => shift_reg[16].CLK
clk => shift_reg[17].CLK
clk => shift_reg[18].CLK
clk => shift_reg[19].CLK
clk => shift_reg[20].CLK
clk => shift_reg[21].CLK
clk => shift_reg[22].CLK
clk => shift_reg[23].CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
bin[0] => shift_reg.DATAB
bin[1] => shift_reg.DATAB
bin[2] => shift_reg.DATAB
bin[3] => shift_reg.DATAB
bin[4] => shift_reg.DATAB
bin[5] => shift_reg.DATAB
bin[6] => shift_reg.DATAB
bin[7] => shift_reg.DATAB
bin[8] => shift_reg.DATAB
bin[9] => shift_reg.DATAB
rst_n => shift_reg[0].ACLR
rst_n => shift_reg[1].ACLR
rst_n => shift_reg[2].ACLR
rst_n => shift_reg[3].ACLR
rst_n => shift_reg[4].ACLR
rst_n => shift_reg[5].ACLR
rst_n => shift_reg[6].ACLR
rst_n => shift_reg[7].ACLR
rst_n => shift_reg[8].ACLR
rst_n => shift_reg[9].ACLR
rst_n => shift_reg[10].ACLR
rst_n => shift_reg[11].ACLR
rst_n => shift_reg[12].ACLR
rst_n => shift_reg[13].ACLR
rst_n => shift_reg[14].ACLR
rst_n => shift_reg[15].ACLR
rst_n => shift_reg[16].ACLR
rst_n => shift_reg[17].ACLR
rst_n => shift_reg[18].ACLR
rst_n => shift_reg[19].ACLR
rst_n => shift_reg[20].ACLR
rst_n => shift_reg[21].ACLR
rst_n => shift_reg[22].ACLR
rst_n => shift_reg[23].ACLR
rst_n => tho_num[0].ACLR
rst_n => tho_num[1].ACLR
rst_n => tho_num[2].ACLR
rst_n => tho_num[3].ACLR
rst_n => hun_num[0].ACLR
rst_n => hun_num[1].ACLR
rst_n => hun_num[2].ACLR
rst_n => hun_num[3].ACLR
rst_n => ten_num[0].ACLR
rst_n => ten_num[1].ACLR
rst_n => ten_num[2].ACLR
rst_n => ten_num[3].ACLR
rst_n => one_num[0].ACLR
rst_n => one_num[1].ACLR
rst_n => one_num[2].ACLR
rst_n => one_num[3].ACLR
rst_n => count[0].ACLR
rst_n => count[1].ACLR
rst_n => count[2].ACLR
rst_n => count[3].ACLR
one[0] <= one_num[0].DB_MAX_OUTPUT_PORT_TYPE
one[1] <= one_num[1].DB_MAX_OUTPUT_PORT_TYPE
one[2] <= one_num[2].DB_MAX_OUTPUT_PORT_TYPE
one[3] <= one_num[3].DB_MAX_OUTPUT_PORT_TYPE
ten[0] <= ten_num[0].DB_MAX_OUTPUT_PORT_TYPE
ten[1] <= ten_num[1].DB_MAX_OUTPUT_PORT_TYPE
ten[2] <= ten_num[2].DB_MAX_OUTPUT_PORT_TYPE
ten[3] <= ten_num[3].DB_MAX_OUTPUT_PORT_TYPE
hun[0] <= hun_num[0].DB_MAX_OUTPUT_PORT_TYPE
hun[1] <= hun_num[1].DB_MAX_OUTPUT_PORT_TYPE
hun[2] <= hun_num[2].DB_MAX_OUTPUT_PORT_TYPE
hun[3] <= hun_num[3].DB_MAX_OUTPUT_PORT_TYPE
tho[0] <= tho_num[0].DB_MAX_OUTPUT_PORT_TYPE
tho[1] <= tho_num[1].DB_MAX_OUTPUT_PORT_TYPE
tho[2] <= tho_num[2].DB_MAX_OUTPUT_PORT_TYPE
tho[3] <= tho_num[3].DB_MAX_OUTPUT_PORT_TYPE


|sdr_ctrl_top|Seg_num:SEG_NUM|Bin2BCD:Addent_2_BCD
clk => tho_num[0].CLK
clk => tho_num[1].CLK
clk => tho_num[2].CLK
clk => tho_num[3].CLK
clk => hun_num[0].CLK
clk => hun_num[1].CLK
clk => hun_num[2].CLK
clk => hun_num[3].CLK
clk => ten_num[0].CLK
clk => ten_num[1].CLK
clk => ten_num[2].CLK
clk => ten_num[3].CLK
clk => one_num[0].CLK
clk => one_num[1].CLK
clk => one_num[2].CLK
clk => one_num[3].CLK
clk => shift_reg[0].CLK
clk => shift_reg[1].CLK
clk => shift_reg[2].CLK
clk => shift_reg[3].CLK
clk => shift_reg[4].CLK
clk => shift_reg[5].CLK
clk => shift_reg[6].CLK
clk => shift_reg[7].CLK
clk => shift_reg[8].CLK
clk => shift_reg[9].CLK
clk => shift_reg[10].CLK
clk => shift_reg[11].CLK
clk => shift_reg[12].CLK
clk => shift_reg[13].CLK
clk => shift_reg[14].CLK
clk => shift_reg[15].CLK
clk => shift_reg[16].CLK
clk => shift_reg[17].CLK
clk => shift_reg[18].CLK
clk => shift_reg[19].CLK
clk => shift_reg[20].CLK
clk => shift_reg[21].CLK
clk => shift_reg[22].CLK
clk => shift_reg[23].CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
bin[0] => shift_reg.DATAB
bin[1] => shift_reg.DATAB
bin[2] => shift_reg.DATAB
bin[3] => shift_reg.DATAB
bin[4] => shift_reg.DATAB
bin[5] => shift_reg.DATAB
bin[6] => shift_reg.DATAB
bin[7] => shift_reg.DATAB
bin[8] => shift_reg.DATAB
bin[9] => shift_reg.DATAB
rst_n => shift_reg[0].ACLR
rst_n => shift_reg[1].ACLR
rst_n => shift_reg[2].ACLR
rst_n => shift_reg[3].ACLR
rst_n => shift_reg[4].ACLR
rst_n => shift_reg[5].ACLR
rst_n => shift_reg[6].ACLR
rst_n => shift_reg[7].ACLR
rst_n => shift_reg[8].ACLR
rst_n => shift_reg[9].ACLR
rst_n => shift_reg[10].ACLR
rst_n => shift_reg[11].ACLR
rst_n => shift_reg[12].ACLR
rst_n => shift_reg[13].ACLR
rst_n => shift_reg[14].ACLR
rst_n => shift_reg[15].ACLR
rst_n => shift_reg[16].ACLR
rst_n => shift_reg[17].ACLR
rst_n => shift_reg[18].ACLR
rst_n => shift_reg[19].ACLR
rst_n => shift_reg[20].ACLR
rst_n => shift_reg[21].ACLR
rst_n => shift_reg[22].ACLR
rst_n => shift_reg[23].ACLR
rst_n => tho_num[0].ACLR
rst_n => tho_num[1].ACLR
rst_n => tho_num[2].ACLR
rst_n => tho_num[3].ACLR
rst_n => hun_num[0].ACLR
rst_n => hun_num[1].ACLR
rst_n => hun_num[2].ACLR
rst_n => hun_num[3].ACLR
rst_n => ten_num[0].ACLR
rst_n => ten_num[1].ACLR
rst_n => ten_num[2].ACLR
rst_n => ten_num[3].ACLR
rst_n => one_num[0].ACLR
rst_n => one_num[1].ACLR
rst_n => one_num[2].ACLR
rst_n => one_num[3].ACLR
rst_n => count[0].ACLR
rst_n => count[1].ACLR
rst_n => count[2].ACLR
rst_n => count[3].ACLR
one[0] <= one_num[0].DB_MAX_OUTPUT_PORT_TYPE
one[1] <= one_num[1].DB_MAX_OUTPUT_PORT_TYPE
one[2] <= one_num[2].DB_MAX_OUTPUT_PORT_TYPE
one[3] <= one_num[3].DB_MAX_OUTPUT_PORT_TYPE
ten[0] <= ten_num[0].DB_MAX_OUTPUT_PORT_TYPE
ten[1] <= ten_num[1].DB_MAX_OUTPUT_PORT_TYPE
ten[2] <= ten_num[2].DB_MAX_OUTPUT_PORT_TYPE
ten[3] <= ten_num[3].DB_MAX_OUTPUT_PORT_TYPE
hun[0] <= hun_num[0].DB_MAX_OUTPUT_PORT_TYPE
hun[1] <= hun_num[1].DB_MAX_OUTPUT_PORT_TYPE
hun[2] <= hun_num[2].DB_MAX_OUTPUT_PORT_TYPE
hun[3] <= hun_num[3].DB_MAX_OUTPUT_PORT_TYPE
tho[0] <= tho_num[0].DB_MAX_OUTPUT_PORT_TYPE
tho[1] <= tho_num[1].DB_MAX_OUTPUT_PORT_TYPE
tho[2] <= tho_num[2].DB_MAX_OUTPUT_PORT_TYPE
tho[3] <= tho_num[3].DB_MAX_OUTPUT_PORT_TYPE


|sdr_ctrl_top|Seg_num:SEG_NUM|Bin2BCD:Sum_BCD
clk => tho_num[0].CLK
clk => tho_num[1].CLK
clk => tho_num[2].CLK
clk => tho_num[3].CLK
clk => hun_num[0].CLK
clk => hun_num[1].CLK
clk => hun_num[2].CLK
clk => hun_num[3].CLK
clk => ten_num[0].CLK
clk => ten_num[1].CLK
clk => ten_num[2].CLK
clk => ten_num[3].CLK
clk => one_num[0].CLK
clk => one_num[1].CLK
clk => one_num[2].CLK
clk => one_num[3].CLK
clk => shift_reg[0].CLK
clk => shift_reg[1].CLK
clk => shift_reg[2].CLK
clk => shift_reg[3].CLK
clk => shift_reg[4].CLK
clk => shift_reg[5].CLK
clk => shift_reg[6].CLK
clk => shift_reg[7].CLK
clk => shift_reg[8].CLK
clk => shift_reg[9].CLK
clk => shift_reg[10].CLK
clk => shift_reg[11].CLK
clk => shift_reg[12].CLK
clk => shift_reg[13].CLK
clk => shift_reg[14].CLK
clk => shift_reg[15].CLK
clk => shift_reg[16].CLK
clk => shift_reg[17].CLK
clk => shift_reg[18].CLK
clk => shift_reg[19].CLK
clk => shift_reg[20].CLK
clk => shift_reg[21].CLK
clk => shift_reg[22].CLK
clk => shift_reg[23].CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
bin[0] => shift_reg.DATAB
bin[1] => shift_reg.DATAB
bin[2] => shift_reg.DATAB
bin[3] => shift_reg.DATAB
bin[4] => shift_reg.DATAB
bin[5] => shift_reg.DATAB
bin[6] => shift_reg.DATAB
bin[7] => shift_reg.DATAB
bin[8] => shift_reg.DATAB
bin[9] => shift_reg.DATAB
rst_n => shift_reg[0].ACLR
rst_n => shift_reg[1].ACLR
rst_n => shift_reg[2].ACLR
rst_n => shift_reg[3].ACLR
rst_n => shift_reg[4].ACLR
rst_n => shift_reg[5].ACLR
rst_n => shift_reg[6].ACLR
rst_n => shift_reg[7].ACLR
rst_n => shift_reg[8].ACLR
rst_n => shift_reg[9].ACLR
rst_n => shift_reg[10].ACLR
rst_n => shift_reg[11].ACLR
rst_n => shift_reg[12].ACLR
rst_n => shift_reg[13].ACLR
rst_n => shift_reg[14].ACLR
rst_n => shift_reg[15].ACLR
rst_n => shift_reg[16].ACLR
rst_n => shift_reg[17].ACLR
rst_n => shift_reg[18].ACLR
rst_n => shift_reg[19].ACLR
rst_n => shift_reg[20].ACLR
rst_n => shift_reg[21].ACLR
rst_n => shift_reg[22].ACLR
rst_n => shift_reg[23].ACLR
rst_n => tho_num[0].ACLR
rst_n => tho_num[1].ACLR
rst_n => tho_num[2].ACLR
rst_n => tho_num[3].ACLR
rst_n => hun_num[0].ACLR
rst_n => hun_num[1].ACLR
rst_n => hun_num[2].ACLR
rst_n => hun_num[3].ACLR
rst_n => ten_num[0].ACLR
rst_n => ten_num[1].ACLR
rst_n => ten_num[2].ACLR
rst_n => ten_num[3].ACLR
rst_n => one_num[0].ACLR
rst_n => one_num[1].ACLR
rst_n => one_num[2].ACLR
rst_n => one_num[3].ACLR
rst_n => count[0].ACLR
rst_n => count[1].ACLR
rst_n => count[2].ACLR
rst_n => count[3].ACLR
one[0] <= one_num[0].DB_MAX_OUTPUT_PORT_TYPE
one[1] <= one_num[1].DB_MAX_OUTPUT_PORT_TYPE
one[2] <= one_num[2].DB_MAX_OUTPUT_PORT_TYPE
one[3] <= one_num[3].DB_MAX_OUTPUT_PORT_TYPE
ten[0] <= ten_num[0].DB_MAX_OUTPUT_PORT_TYPE
ten[1] <= ten_num[1].DB_MAX_OUTPUT_PORT_TYPE
ten[2] <= ten_num[2].DB_MAX_OUTPUT_PORT_TYPE
ten[3] <= ten_num[3].DB_MAX_OUTPUT_PORT_TYPE
hun[0] <= hun_num[0].DB_MAX_OUTPUT_PORT_TYPE
hun[1] <= hun_num[1].DB_MAX_OUTPUT_PORT_TYPE
hun[2] <= hun_num[2].DB_MAX_OUTPUT_PORT_TYPE
hun[3] <= hun_num[3].DB_MAX_OUTPUT_PORT_TYPE
tho[0] <= tho_num[0].DB_MAX_OUTPUT_PORT_TYPE
tho[1] <= tho_num[1].DB_MAX_OUTPUT_PORT_TYPE
tho[2] <= tho_num[2].DB_MAX_OUTPUT_PORT_TYPE
tho[3] <= tho_num[3].DB_MAX_OUTPUT_PORT_TYPE


|sdr_ctrl_top|Seg_num:SEG_NUM|Bin2BCD:multi_BCD
clk => tho_num[0].CLK
clk => tho_num[1].CLK
clk => tho_num[2].CLK
clk => tho_num[3].CLK
clk => hun_num[0].CLK
clk => hun_num[1].CLK
clk => hun_num[2].CLK
clk => hun_num[3].CLK
clk => ten_num[0].CLK
clk => ten_num[1].CLK
clk => ten_num[2].CLK
clk => ten_num[3].CLK
clk => one_num[0].CLK
clk => one_num[1].CLK
clk => one_num[2].CLK
clk => one_num[3].CLK
clk => shift_reg[0].CLK
clk => shift_reg[1].CLK
clk => shift_reg[2].CLK
clk => shift_reg[3].CLK
clk => shift_reg[4].CLK
clk => shift_reg[5].CLK
clk => shift_reg[6].CLK
clk => shift_reg[7].CLK
clk => shift_reg[8].CLK
clk => shift_reg[9].CLK
clk => shift_reg[10].CLK
clk => shift_reg[11].CLK
clk => shift_reg[12].CLK
clk => shift_reg[13].CLK
clk => shift_reg[14].CLK
clk => shift_reg[15].CLK
clk => shift_reg[16].CLK
clk => shift_reg[17].CLK
clk => shift_reg[18].CLK
clk => shift_reg[19].CLK
clk => shift_reg[20].CLK
clk => shift_reg[21].CLK
clk => shift_reg[22].CLK
clk => shift_reg[23].CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
bin[0] => shift_reg.DATAB
bin[1] => shift_reg.DATAB
bin[2] => shift_reg.DATAB
bin[3] => shift_reg.DATAB
bin[4] => shift_reg.DATAB
bin[5] => shift_reg.DATAB
bin[6] => shift_reg.DATAB
bin[7] => shift_reg.DATAB
bin[8] => shift_reg.DATAB
bin[9] => shift_reg.DATAB
rst_n => shift_reg[0].ACLR
rst_n => shift_reg[1].ACLR
rst_n => shift_reg[2].ACLR
rst_n => shift_reg[3].ACLR
rst_n => shift_reg[4].ACLR
rst_n => shift_reg[5].ACLR
rst_n => shift_reg[6].ACLR
rst_n => shift_reg[7].ACLR
rst_n => shift_reg[8].ACLR
rst_n => shift_reg[9].ACLR
rst_n => shift_reg[10].ACLR
rst_n => shift_reg[11].ACLR
rst_n => shift_reg[12].ACLR
rst_n => shift_reg[13].ACLR
rst_n => shift_reg[14].ACLR
rst_n => shift_reg[15].ACLR
rst_n => shift_reg[16].ACLR
rst_n => shift_reg[17].ACLR
rst_n => shift_reg[18].ACLR
rst_n => shift_reg[19].ACLR
rst_n => shift_reg[20].ACLR
rst_n => shift_reg[21].ACLR
rst_n => shift_reg[22].ACLR
rst_n => shift_reg[23].ACLR
rst_n => tho_num[0].ACLR
rst_n => tho_num[1].ACLR
rst_n => tho_num[2].ACLR
rst_n => tho_num[3].ACLR
rst_n => hun_num[0].ACLR
rst_n => hun_num[1].ACLR
rst_n => hun_num[2].ACLR
rst_n => hun_num[3].ACLR
rst_n => ten_num[0].ACLR
rst_n => ten_num[1].ACLR
rst_n => ten_num[2].ACLR
rst_n => ten_num[3].ACLR
rst_n => one_num[0].ACLR
rst_n => one_num[1].ACLR
rst_n => one_num[2].ACLR
rst_n => one_num[3].ACLR
rst_n => count[0].ACLR
rst_n => count[1].ACLR
rst_n => count[2].ACLR
rst_n => count[3].ACLR
one[0] <= one_num[0].DB_MAX_OUTPUT_PORT_TYPE
one[1] <= one_num[1].DB_MAX_OUTPUT_PORT_TYPE
one[2] <= one_num[2].DB_MAX_OUTPUT_PORT_TYPE
one[3] <= one_num[3].DB_MAX_OUTPUT_PORT_TYPE
ten[0] <= ten_num[0].DB_MAX_OUTPUT_PORT_TYPE
ten[1] <= ten_num[1].DB_MAX_OUTPUT_PORT_TYPE
ten[2] <= ten_num[2].DB_MAX_OUTPUT_PORT_TYPE
ten[3] <= ten_num[3].DB_MAX_OUTPUT_PORT_TYPE
hun[0] <= hun_num[0].DB_MAX_OUTPUT_PORT_TYPE
hun[1] <= hun_num[1].DB_MAX_OUTPUT_PORT_TYPE
hun[2] <= hun_num[2].DB_MAX_OUTPUT_PORT_TYPE
hun[3] <= hun_num[3].DB_MAX_OUTPUT_PORT_TYPE
tho[0] <= tho_num[0].DB_MAX_OUTPUT_PORT_TYPE
tho[1] <= tho_num[1].DB_MAX_OUTPUT_PORT_TYPE
tho[2] <= tho_num[2].DB_MAX_OUTPUT_PORT_TYPE
tho[3] <= tho_num[3].DB_MAX_OUTPUT_PORT_TYPE


|sdr_ctrl_top|Seg_num:SEG_NUM|Seg:u5
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
rst_n => out[0]~reg0.ACLR
rst_n => out[1]~reg0.ACLR
rst_n => out[2]~reg0.ACLR
rst_n => out[3]~reg0.ACLR
rst_n => out[4]~reg0.ACLR
rst_n => out[5]~reg0.ACLR
rst_n => out[6]~reg0.PRESET
in[0] => Decoder0.IN3
in[1] => Decoder0.IN2
in[2] => Decoder0.IN1
in[3] => Decoder0.IN0
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sdr_ctrl_top|Seg_num:SEG_NUM|Seg:u4
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
rst_n => out[0]~reg0.ACLR
rst_n => out[1]~reg0.ACLR
rst_n => out[2]~reg0.ACLR
rst_n => out[3]~reg0.ACLR
rst_n => out[4]~reg0.ACLR
rst_n => out[5]~reg0.ACLR
rst_n => out[6]~reg0.PRESET
in[0] => Decoder0.IN3
in[1] => Decoder0.IN2
in[2] => Decoder0.IN1
in[3] => Decoder0.IN0
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sdr_ctrl_top|Seg_num:SEG_NUM|Seg:u3
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
rst_n => out[0]~reg0.ACLR
rst_n => out[1]~reg0.ACLR
rst_n => out[2]~reg0.ACLR
rst_n => out[3]~reg0.ACLR
rst_n => out[4]~reg0.ACLR
rst_n => out[5]~reg0.ACLR
rst_n => out[6]~reg0.PRESET
in[0] => Decoder0.IN3
in[1] => Decoder0.IN2
in[2] => Decoder0.IN1
in[3] => Decoder0.IN0
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sdr_ctrl_top|Seg_num:SEG_NUM|Seg:u2
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
rst_n => out[0]~reg0.ACLR
rst_n => out[1]~reg0.ACLR
rst_n => out[2]~reg0.ACLR
rst_n => out[3]~reg0.ACLR
rst_n => out[4]~reg0.ACLR
rst_n => out[5]~reg0.ACLR
rst_n => out[6]~reg0.PRESET
in[0] => Decoder0.IN3
in[1] => Decoder0.IN2
in[2] => Decoder0.IN1
in[3] => Decoder0.IN0
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sdr_ctrl_top|Seg_num:SEG_NUM|Seg:u1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
rst_n => out[0]~reg0.ACLR
rst_n => out[1]~reg0.ACLR
rst_n => out[2]~reg0.ACLR
rst_n => out[3]~reg0.ACLR
rst_n => out[4]~reg0.ACLR
rst_n => out[5]~reg0.ACLR
rst_n => out[6]~reg0.PRESET
in[0] => Decoder0.IN3
in[1] => Decoder0.IN2
in[2] => Decoder0.IN1
in[3] => Decoder0.IN0
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sdr_ctrl_top|Seg_num:SEG_NUM|Seg:u0
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
rst_n => out[0]~reg0.ACLR
rst_n => out[1]~reg0.ACLR
rst_n => out[2]~reg0.ACLR
rst_n => out[3]~reg0.ACLR
rst_n => out[4]~reg0.ACLR
rst_n => out[5]~reg0.ACLR
rst_n => out[6]~reg0.PRESET
in[0] => Decoder0.IN3
in[1] => Decoder0.IN2
in[2] => Decoder0.IN1
in[3] => Decoder0.IN0
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


