
Node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000116  00800200  0000160c  000016a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000160c  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000014a  00800316  00800316  000017b6  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  000017b6  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000298  00000000  00000000  00001812  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   0000275e  00000000  00000000  00001aaa  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00001154  00000000  00000000  00004208  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   0000152d  00000000  00000000  0000535c  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000006cc  00000000  00000000  0000688c  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000007ce  00000000  00000000  00006f58  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000012d2  00000000  00000000  00007726  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000001e8  00000000  00000000  000089f8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dd c0       	rjmp	.+442    	; 0x1c8 <__vector_3>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	71 c3       	rjmp	.+1762   	; 0x740 <__vector_23>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	de c5       	rjmp	.+3004   	; 0xc22 <__vector_25>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	26 c6       	rjmp	.+3148   	; 0xcba <__vector_27>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	35 c5       	rjmp	.+2666   	; 0xb08 <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	9f 05       	cpc	r25, r15
      e6:	f1 05       	cpc	r31, r1
      e8:	f1 05       	cpc	r31, r1
      ea:	f1 05       	cpc	r31, r1
      ec:	f1 05       	cpc	r31, r1
      ee:	f1 05       	cpc	r31, r1
      f0:	f1 05       	cpc	r31, r1
      f2:	f1 05       	cpc	r31, r1
      f4:	9f 05       	cpc	r25, r15
      f6:	f1 05       	cpc	r31, r1
      f8:	f1 05       	cpc	r31, r1
      fa:	f1 05       	cpc	r31, r1
      fc:	f1 05       	cpc	r31, r1
      fe:	f1 05       	cpc	r31, r1
     100:	f1 05       	cpc	r31, r1
     102:	f1 05       	cpc	r31, r1
     104:	a1 05       	cpc	r26, r1
     106:	f1 05       	cpc	r31, r1
     108:	f1 05       	cpc	r31, r1
     10a:	f1 05       	cpc	r31, r1
     10c:	f1 05       	cpc	r31, r1
     10e:	f1 05       	cpc	r31, r1
     110:	f1 05       	cpc	r31, r1
     112:	f1 05       	cpc	r31, r1
     114:	f1 05       	cpc	r31, r1
     116:	f1 05       	cpc	r31, r1
     118:	f1 05       	cpc	r31, r1
     11a:	f1 05       	cpc	r31, r1
     11c:	f1 05       	cpc	r31, r1
     11e:	f1 05       	cpc	r31, r1
     120:	f1 05       	cpc	r31, r1
     122:	f1 05       	cpc	r31, r1
     124:	a1 05       	cpc	r26, r1
     126:	f1 05       	cpc	r31, r1
     128:	f1 05       	cpc	r31, r1
     12a:	f1 05       	cpc	r31, r1
     12c:	f1 05       	cpc	r31, r1
     12e:	f1 05       	cpc	r31, r1
     130:	f1 05       	cpc	r31, r1
     132:	f1 05       	cpc	r31, r1
     134:	f1 05       	cpc	r31, r1
     136:	f1 05       	cpc	r31, r1
     138:	f1 05       	cpc	r31, r1
     13a:	f1 05       	cpc	r31, r1
     13c:	f1 05       	cpc	r31, r1
     13e:	f1 05       	cpc	r31, r1
     140:	f1 05       	cpc	r31, r1
     142:	f1 05       	cpc	r31, r1
     144:	ed 05       	cpc	r30, r13
     146:	f1 05       	cpc	r31, r1
     148:	f1 05       	cpc	r31, r1
     14a:	f1 05       	cpc	r31, r1
     14c:	f1 05       	cpc	r31, r1
     14e:	f1 05       	cpc	r31, r1
     150:	f1 05       	cpc	r31, r1
     152:	f1 05       	cpc	r31, r1
     154:	ca 05       	cpc	r28, r10
     156:	f1 05       	cpc	r31, r1
     158:	f1 05       	cpc	r31, r1
     15a:	f1 05       	cpc	r31, r1
     15c:	f1 05       	cpc	r31, r1
     15e:	f1 05       	cpc	r31, r1
     160:	f1 05       	cpc	r31, r1
     162:	f1 05       	cpc	r31, r1
     164:	f1 05       	cpc	r31, r1
     166:	f1 05       	cpc	r31, r1
     168:	f1 05       	cpc	r31, r1
     16a:	f1 05       	cpc	r31, r1
     16c:	f1 05       	cpc	r31, r1
     16e:	f1 05       	cpc	r31, r1
     170:	f1 05       	cpc	r31, r1
     172:	f1 05       	cpc	r31, r1
     174:	be 05       	cpc	r27, r14
     176:	f1 05       	cpc	r31, r1
     178:	f1 05       	cpc	r31, r1
     17a:	f1 05       	cpc	r31, r1
     17c:	f1 05       	cpc	r31, r1
     17e:	f1 05       	cpc	r31, r1
     180:	f1 05       	cpc	r31, r1
     182:	f1 05       	cpc	r31, r1
     184:	dc 05       	cpc	r29, r12

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	13 e0       	ldi	r17, 0x03	; 3
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	ec e0       	ldi	r30, 0x0C	; 12
     19e:	f6 e1       	ldi	r31, 0x16	; 22
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a6 31       	cpi	r26, 0x16	; 22
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	24 e0       	ldi	r18, 0x04	; 4
     1b2:	a6 e1       	ldi	r26, 0x16	; 22
     1b4:	b3 e0       	ldi	r27, 0x03	; 3
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	a0 36       	cpi	r26, 0x60	; 96
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	a2 d1       	rcall	.+836    	; 0x506 <main>
     1c2:	0c 94 04 0b 	jmp	0x1608	; 0x1608 <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <__vector_3>:
	}
	spi_ss_high();
	
	mcp_rts(tx_buffer_select);
	
}
     1c8:	1f 92       	push	r1
     1ca:	0f 92       	push	r0
     1cc:	0f b6       	in	r0, 0x3f	; 63
     1ce:	0f 92       	push	r0
     1d0:	11 24       	eor	r1, r1
     1d2:	0b b6       	in	r0, 0x3b	; 59
     1d4:	0f 92       	push	r0
     1d6:	ff 92       	push	r15
     1d8:	0f 93       	push	r16
     1da:	1f 93       	push	r17
     1dc:	2f 93       	push	r18
     1de:	3f 93       	push	r19
     1e0:	4f 93       	push	r20
     1e2:	5f 93       	push	r21
     1e4:	6f 93       	push	r22
     1e6:	7f 93       	push	r23
     1e8:	8f 93       	push	r24
     1ea:	9f 93       	push	r25
     1ec:	af 93       	push	r26
     1ee:	bf 93       	push	r27
     1f0:	ef 93       	push	r30
     1f2:	ff 93       	push	r31
     1f4:	cf 93       	push	r28
     1f6:	df 93       	push	r29
     1f8:	cd b7       	in	r28, 0x3d	; 61
     1fa:	de b7       	in	r29, 0x3e	; 62
     1fc:	2e 97       	sbiw	r28, 0x0e	; 14
     1fe:	de bf       	out	0x3e, r29	; 62
     200:	cd bf       	out	0x3d, r28	; 61
     202:	f8 94       	cli
     204:	19 82       	std	Y+1, r1	; 0x01
     206:	80 e6       	ldi	r24, 0x60	; 96
     208:	8a 83       	std	Y+2, r24	; 0x02
     20a:	80 e9       	ldi	r24, 0x90	; 144
     20c:	8b 83       	std	Y+3, r24	; 0x03
     20e:	81 e0       	ldi	r24, 0x01	; 1
     210:	8c 83       	std	Y+4, r24	; 0x04
     212:	41 d1       	rcall	.+642    	; 0x496 <mcp_readstatus>
     214:	81 ff       	sbrs	r24, 1
     216:	08 c0       	rjmp	.+16     	; 0x228 <__vector_3+0x60>
     218:	81 e0       	ldi	r24, 0x01	; 1
     21a:	89 83       	std	Y+1, r24	; 0x01
     21c:	80 e7       	ldi	r24, 0x70	; 112
     21e:	8a 83       	std	Y+2, r24	; 0x02
     220:	84 e9       	ldi	r24, 0x94	; 148
     222:	8b 83       	std	Y+3, r24	; 0x03
     224:	82 e0       	ldi	r24, 0x02	; 2
     226:	8c 83       	std	Y+4, r24	; 0x04
     228:	fe 01       	movw	r30, r28
     22a:	35 96       	adiw	r30, 0x05	; 5
     22c:	8a e0       	ldi	r24, 0x0A	; 10
     22e:	df 01       	movw	r26, r30
     230:	1d 92       	st	X+, r1
     232:	8a 95       	dec	r24
     234:	e9 f7       	brne	.-6      	; 0x230 <__vector_3+0x68>
     236:	8a 81       	ldd	r24, Y+2	; 0x02
     238:	85 66       	ori	r24, 0x65	; 101
     23a:	10 d1       	rcall	.+544    	; 0x45c <mcp_read>
     23c:	8f 70       	andi	r24, 0x0F	; 15
     23e:	8e 83       	std	Y+6, r24	; 0x06
     240:	26 d4       	rcall	.+2124   	; 0xa8e <spi_ss_low>
     242:	8b 81       	ldd	r24, Y+3	; 0x03
     244:	2f d4       	rcall	.+2142   	; 0xaa4 <spi_transmit>
     246:	80 e0       	ldi	r24, 0x00	; 0
     248:	2d d4       	rcall	.+2138   	; 0xaa4 <spi_transmit>
     24a:	8d 83       	std	Y+5, r24	; 0x05
     24c:	22 d4       	rcall	.+2116   	; 0xa92 <spi_ss_high>
     24e:	1f d4       	rcall	.+2110   	; 0xa8e <spi_ss_low>
     250:	8b 81       	ldd	r24, Y+3	; 0x03
     252:	82 60       	ori	r24, 0x02	; 2
     254:	27 d4       	rcall	.+2126   	; 0xaa4 <spi_transmit>
     256:	8e 81       	ldd	r24, Y+6	; 0x06
     258:	88 23       	and	r24, r24
     25a:	81 f0       	breq	.+32     	; 0x27c <__vector_3+0xb4>
     25c:	f1 2c       	mov	r15, r1
     25e:	0f 2d       	mov	r16, r15
     260:	10 e0       	ldi	r17, 0x00	; 0
     262:	80 e0       	ldi	r24, 0x00	; 0
     264:	1f d4       	rcall	.+2110   	; 0xaa4 <spi_transmit>
     266:	e7 e0       	ldi	r30, 0x07	; 7
     268:	f0 e0       	ldi	r31, 0x00	; 0
     26a:	ec 0f       	add	r30, r28
     26c:	fd 1f       	adc	r31, r29
     26e:	e0 0f       	add	r30, r16
     270:	f1 1f       	adc	r31, r17
     272:	80 83       	st	Z, r24
     274:	f3 94       	inc	r15
     276:	8e 81       	ldd	r24, Y+6	; 0x06
     278:	f8 16       	cp	r15, r24
     27a:	88 f3       	brcs	.-30     	; 0x25e <__vector_3+0x96>
     27c:	0a d4       	rcall	.+2068   	; 0xa92 <spi_ss_high>
     27e:	29 81       	ldd	r18, Y+1	; 0x01
     280:	e9 81       	ldd	r30, Y+1	; 0x01
     282:	f0 e0       	ldi	r31, 0x00	; 0
     284:	e8 5e       	subi	r30, 0xE8	; 232
     286:	fc 4f       	sbci	r31, 0xFC	; 252
     288:	80 81       	ld	r24, Z
     28a:	90 e0       	ldi	r25, 0x00	; 0
     28c:	dc 01       	movw	r26, r24
     28e:	aa 0f       	add	r26, r26
     290:	bb 1f       	adc	r27, r27
     292:	88 0f       	add	r24, r24
     294:	99 1f       	adc	r25, r25
     296:	88 0f       	add	r24, r24
     298:	99 1f       	adc	r25, r25
     29a:	88 0f       	add	r24, r24
     29c:	99 1f       	adc	r25, r25
     29e:	a8 0f       	add	r26, r24
     2a0:	b9 1f       	adc	r27, r25
     2a2:	80 e5       	ldi	r24, 0x50	; 80
     2a4:	28 9f       	mul	r18, r24
     2a6:	a0 0d       	add	r26, r0
     2a8:	b1 1d       	adc	r27, r1
     2aa:	11 24       	eor	r1, r1
     2ac:	a6 5e       	subi	r26, 0xE6	; 230
     2ae:	bc 4f       	sbci	r27, 0xFC	; 252
     2b0:	8a e0       	ldi	r24, 0x0A	; 10
     2b2:	fe 01       	movw	r30, r28
     2b4:	35 96       	adiw	r30, 0x05	; 5
     2b6:	01 90       	ld	r0, Z+
     2b8:	0d 92       	st	X+, r0
     2ba:	8a 95       	dec	r24
     2bc:	e1 f7       	brne	.-8      	; 0x2b6 <__vector_3+0xee>
     2be:	e9 81       	ldd	r30, Y+1	; 0x01
     2c0:	f0 e0       	ldi	r31, 0x00	; 0
     2c2:	a9 81       	ldd	r26, Y+1	; 0x01
     2c4:	b0 e0       	ldi	r27, 0x00	; 0
     2c6:	a8 5e       	subi	r26, 0xE8	; 232
     2c8:	bc 4f       	sbci	r27, 0xFC	; 252
     2ca:	8c 91       	ld	r24, X
     2cc:	90 e0       	ldi	r25, 0x00	; 0
     2ce:	01 96       	adiw	r24, 0x01	; 1
     2d0:	87 70       	andi	r24, 0x07	; 7
     2d2:	90 78       	andi	r25, 0x80	; 128
     2d4:	e8 5e       	subi	r30, 0xE8	; 232
     2d6:	fc 4f       	sbci	r31, 0xFC	; 252
     2d8:	80 83       	st	Z, r24
     2da:	6c 81       	ldd	r22, Y+4	; 0x04
     2dc:	40 e0       	ldi	r20, 0x00	; 0
     2de:	8c e2       	ldi	r24, 0x2C	; 44
     2e0:	e5 d0       	rcall	.+458    	; 0x4ac <mcp_bitmodify>
     2e2:	78 94       	sei
     2e4:	2e 96       	adiw	r28, 0x0e	; 14
     2e6:	0f b6       	in	r0, 0x3f	; 63
     2e8:	f8 94       	cli
     2ea:	de bf       	out	0x3e, r29	; 62
     2ec:	0f be       	out	0x3f, r0	; 63
     2ee:	cd bf       	out	0x3d, r28	; 61
     2f0:	df 91       	pop	r29
     2f2:	cf 91       	pop	r28
     2f4:	ff 91       	pop	r31
     2f6:	ef 91       	pop	r30
     2f8:	bf 91       	pop	r27
     2fa:	af 91       	pop	r26
     2fc:	9f 91       	pop	r25
     2fe:	8f 91       	pop	r24
     300:	7f 91       	pop	r23
     302:	6f 91       	pop	r22
     304:	5f 91       	pop	r21
     306:	4f 91       	pop	r20
     308:	3f 91       	pop	r19
     30a:	2f 91       	pop	r18
     30c:	1f 91       	pop	r17
     30e:	0f 91       	pop	r16
     310:	ff 90       	pop	r15
     312:	0f 90       	pop	r0
     314:	0b be       	out	0x3b, r0	; 59
     316:	0f 90       	pop	r0
     318:	0f be       	out	0x3f, r0	; 63
     31a:	0f 90       	pop	r0
     31c:	1f 90       	pop	r1
     31e:	18 95       	reti

00000320 <can_init>:
     320:	d9 d0       	rcall	.+434    	; 0x4d4 <mcp_init>
     322:	43 e0       	ldi	r20, 0x03	; 3
     324:	63 e0       	ldi	r22, 0x03	; 3
     326:	8b e2       	ldi	r24, 0x2B	; 43
     328:	c1 d0       	rcall	.+386    	; 0x4ac <mcp_bitmodify>
     32a:	ea 9a       	sbi	0x1d, 2	; 29
     32c:	50 98       	cbi	0x0a, 0	; 10
     32e:	08 95       	ret

00000330 <can_read_buffer>:
 * @param rx_buffer_select 0 or 1, which buffer too read from. Undefined behaviour for other values.
 * @return return the oldest message in the buffer. If buffer is empty, then returned
 * 		   message will have SID = MSG_INVALID and length=0. 
 */
can_msg_t can_read_buffer(uint8_t rx_buffer_select)
{
     330:	cf 93       	push	r28
     332:	df 93       	push	r29
	const uint8_t n = rx_buffer_select; // not different but just a shorter variable name
	
	can_msg_t msg = {};
     334:	2a e0       	ldi	r18, 0x0A	; 10
     336:	fc 01       	movw	r30, r24
     338:	11 92       	st	Z+, r1
     33a:	2a 95       	dec	r18
     33c:	e9 f7       	brne	.-6      	; 0x338 <can_read_buffer+0x8>
	
	if (rx_head[n] != rx_tail[n])
     33e:	70 e0       	ldi	r23, 0x00	; 0
     340:	fb 01       	movw	r30, r22
     342:	e8 5e       	subi	r30, 0xE8	; 232
     344:	fc 4f       	sbci	r31, 0xFC	; 252
     346:	30 81       	ld	r19, Z
     348:	fb 01       	movw	r30, r22
     34a:	ea 5e       	subi	r30, 0xEA	; 234
     34c:	fc 4f       	sbci	r31, 0xFC	; 252
     34e:	20 81       	ld	r18, Z
     350:	32 17       	cp	r19, r18
     352:	41 f1       	breq	.+80     	; 0x3a4 <can_read_buffer+0x74>
	{
		msg = rx_buffer[n][rx_tail[n]];
     354:	ef 01       	movw	r28, r30
     356:	20 81       	ld	r18, Z
     358:	30 e0       	ldi	r19, 0x00	; 0
     35a:	f9 01       	movw	r30, r18
     35c:	ee 0f       	add	r30, r30
     35e:	ff 1f       	adc	r31, r31
     360:	22 0f       	add	r18, r18
     362:	33 1f       	adc	r19, r19
     364:	22 0f       	add	r18, r18
     366:	33 1f       	adc	r19, r19
     368:	22 0f       	add	r18, r18
     36a:	33 1f       	adc	r19, r19
     36c:	e2 0f       	add	r30, r18
     36e:	f3 1f       	adc	r31, r19
     370:	20 e5       	ldi	r18, 0x50	; 80
     372:	26 9f       	mul	r18, r22
     374:	a0 01       	movw	r20, r0
     376:	27 9f       	mul	r18, r23
     378:	50 0d       	add	r21, r0
     37a:	11 24       	eor	r1, r1
     37c:	e4 0f       	add	r30, r20
     37e:	f5 1f       	adc	r31, r21
     380:	e6 5e       	subi	r30, 0xE6	; 230
     382:	fc 4f       	sbci	r31, 0xFC	; 252
     384:	2a e0       	ldi	r18, 0x0A	; 10
     386:	dc 01       	movw	r26, r24
     388:	01 90       	ld	r0, Z+
     38a:	0d 92       	st	X+, r0
     38c:	2a 95       	dec	r18
     38e:	e1 f7       	brne	.-8      	; 0x388 <can_read_buffer+0x58>
     390:	fc 01       	movw	r30, r24
     392:	40 81       	ld	r20, Z
		rx_tail[n] = (rx_tail[n] + 1)%RX_BUFFER_MAX;
     394:	28 81       	ld	r18, Y
     396:	30 e0       	ldi	r19, 0x00	; 0
     398:	2f 5f       	subi	r18, 0xFF	; 255
     39a:	3f 4f       	sbci	r19, 0xFF	; 255
     39c:	27 70       	andi	r18, 0x07	; 7
     39e:	30 78       	andi	r19, 0x80	; 128
     3a0:	28 83       	st	Y, r18
     3a2:	01 c0       	rjmp	.+2      	; 0x3a6 <can_read_buffer+0x76>
	} else{
		msg.sid = can_INVALID;
     3a4:	40 e0       	ldi	r20, 0x00	; 0
	}
		
	return msg;
     3a6:	fc 01       	movw	r30, r24
     3a8:	40 83       	st	Z, r20
}
     3aa:	df 91       	pop	r29
     3ac:	cf 91       	pop	r28
     3ae:	08 95       	ret

000003b0 <dac_init>:

/**
 * Initialize DAC and I2C on PortD pin 0 and 1. 
 */
void dac_init(void){
	DDRD |= (1 << PD0 | 1 << PD1); // set up scl, sda as output pins
     3b0:	8a b1       	in	r24, 0x0a	; 10
     3b2:	83 60       	ori	r24, 0x03	; 3
     3b4:	8a b9       	out	0x0a, r24	; 10
	
	TWI_Master_Initialise();
     3b6:	7c c3       	rjmp	.+1784   	; 0xab0 <TWI_Master_Initialise>
     3b8:	08 95       	ret

000003ba <dac_output>:
}

/**
 * Command DAC to output specified voltage. 
 */
void dac_output(uint8_t voltage){
     3ba:	cf 93       	push	r28
     3bc:	df 93       	push	r29
     3be:	00 d0       	rcall	.+0      	; 0x3c0 <dac_output+0x6>
     3c0:	cd b7       	in	r28, 0x3d	; 61
     3c2:	de b7       	in	r29, 0x3e	; 62
	uint8_t msg[3] = {};
     3c4:	19 82       	std	Y+1, r1	; 0x01
     3c6:	1a 82       	std	Y+2, r1	; 0x02
     3c8:	1b 82       	std	Y+3, r1	; 0x03
	
	msg[0] = 0b01010000;
     3ca:	90 e5       	ldi	r25, 0x50	; 80
     3cc:	99 83       	std	Y+1, r25	; 0x01
	msg[1] = DAC_CMD_OUTPUT;
	
	// handle overflow / invalid input
	if (voltage < 0){
		msg[2] = 0;		
	} else if (voltage >= 128){
     3ce:	88 23       	and	r24, r24
     3d0:	1c f4       	brge	.+6      	; 0x3d8 <dac_output+0x1e>
		msg[2] = 255;
     3d2:	8f ef       	ldi	r24, 0xFF	; 255
     3d4:	8b 83       	std	Y+3, r24	; 0x03
     3d6:	02 c0       	rjmp	.+4      	; 0x3dc <dac_output+0x22>
	} else{
		msg[2] = 2*voltage; // convert range from 0-127 to 0-254 (almost 0-255)	
     3d8:	88 0f       	add	r24, r24
     3da:	8b 83       	std	Y+3, r24	; 0x03
	}

	#ifdef UART_H_
	fprintf(&uart_out, "voltage out [0-255]: %i\n", msg[2]);
     3dc:	8b 81       	ldd	r24, Y+3	; 0x03
     3de:	1f 92       	push	r1
     3e0:	8f 93       	push	r24
     3e2:	8f e0       	ldi	r24, 0x0F	; 15
     3e4:	92 e0       	ldi	r25, 0x02	; 2
     3e6:	9f 93       	push	r25
     3e8:	8f 93       	push	r24
     3ea:	81 e0       	ldi	r24, 0x01	; 1
     3ec:	92 e0       	ldi	r25, 0x02	; 2
     3ee:	9f 93       	push	r25
     3f0:	8f 93       	push	r24
     3f2:	25 d6       	rcall	.+3146   	; 0x103e <fprintf>
	#endif

	TWI_Start_Transceiver_With_Data(msg, 3);
     3f4:	63 e0       	ldi	r22, 0x03	; 3
     3f6:	ce 01       	movw	r24, r28
     3f8:	01 96       	adiw	r24, 0x01	; 1
     3fa:	64 d3       	rcall	.+1736   	; 0xac4 <TWI_Start_Transceiver_With_Data>
     3fc:	0f 90       	pop	r0
     3fe:	0f 90       	pop	r0
     400:	0f 90       	pop	r0
     402:	0f 90       	pop	r0
     404:	0f 90       	pop	r0
     406:	0f 90       	pop	r0
     408:	0f 90       	pop	r0
     40a:	0f 90       	pop	r0
     40c:	0f 90       	pop	r0
     40e:	df 91       	pop	r29
     410:	cf 91       	pop	r28
     412:	08 95       	ret

00000414 <ir_init>:

// make separate adc module?
void ir_init(void)
{
	
	ADCSRA |= (1 << ADPS0 | 1 << ADPS1 | 1 << ADPS2); 
     414:	ea e7       	ldi	r30, 0x7A	; 122
     416:	f0 e0       	ldi	r31, 0x00	; 0
     418:	80 81       	ld	r24, Z
     41a:	87 60       	ori	r24, 0x07	; 7
     41c:	80 83       	st	Z, r24
	
	//DIDR0 |= (1 << ADC0D); // disable digital input on adc pin
	
	ADCSRA |= (1 << ADEN);
     41e:	80 81       	ld	r24, Z
     420:	80 68       	ori	r24, 0x80	; 128
     422:	80 83       	st	Z, r24
     424:	08 95       	ret

00000426 <ir_read>:
}

uint16_t ir_read(void)
{
	//ADMUX &= ~(1 << REFS1); // vref=1.1V internal
	ADMUX |= (1 << REFS1);
     426:	ec e7       	ldi	r30, 0x7C	; 124
     428:	f0 e0       	ldi	r31, 0x00	; 0
     42a:	80 81       	ld	r24, Z
     42c:	80 68       	ori	r24, 0x80	; 128
     42e:	80 83       	st	Z, r24
	ADCSRA |= (1 << ADSC);
     430:	ea e7       	ldi	r30, 0x7A	; 122
     432:	f0 e0       	ldi	r31, 0x00	; 0
     434:	80 81       	ld	r24, Z
     436:	80 64       	ori	r24, 0x40	; 64
     438:	80 83       	st	Z, r24
	
	while (ADCSRA & (1 << ADSC));
     43a:	80 81       	ld	r24, Z
     43c:	86 fd       	sbrc	r24, 6
     43e:	fd cf       	rjmp	.-6      	; 0x43a <ir_read+0x14>
	
	return ADC;
     440:	80 91 78 00 	lds	r24, 0x0078
     444:	90 91 79 00 	lds	r25, 0x0079
     448:	08 95       	ret

0000044a <mcp_reset>:
	spi_ss_high();
	
	#ifdef MCP_DEBUG
	fprintf(&uart_out, "MCP_RTS\t%i\n", tx_buffer);
	#endif // MCP_DEBUG
}
     44a:	21 d3       	rcall	.+1602   	; 0xa8e <spi_ss_low>
     44c:	80 ec       	ldi	r24, 0xC0	; 192
     44e:	2a d3       	rcall	.+1620   	; 0xaa4 <spi_transmit>
     450:	20 d3       	rcall	.+1600   	; 0xa92 <spi_ss_high>
     452:	80 e0       	ldi	r24, 0x00	; 0
     454:	8f 5f       	subi	r24, 0xFF	; 255
     456:	80 38       	cpi	r24, 0x80	; 128
     458:	e9 f7       	brne	.-6      	; 0x454 <mcp_reset+0xa>
     45a:	08 95       	ret

0000045c <mcp_read>:
     45c:	cf 93       	push	r28
     45e:	c8 2f       	mov	r28, r24
     460:	16 d3       	rcall	.+1580   	; 0xa8e <spi_ss_low>
     462:	83 e0       	ldi	r24, 0x03	; 3
     464:	1f d3       	rcall	.+1598   	; 0xaa4 <spi_transmit>
     466:	8c 2f       	mov	r24, r28
     468:	1d d3       	rcall	.+1594   	; 0xaa4 <spi_transmit>
     46a:	80 e0       	ldi	r24, 0x00	; 0
     46c:	1b d3       	rcall	.+1590   	; 0xaa4 <spi_transmit>
     46e:	c8 2f       	mov	r28, r24
     470:	10 d3       	rcall	.+1568   	; 0xa92 <spi_ss_high>
     472:	8c 2f       	mov	r24, r28
     474:	cf 91       	pop	r28
     476:	08 95       	ret

00000478 <mcp_write>:
     478:	cf 93       	push	r28
     47a:	df 93       	push	r29
     47c:	d8 2f       	mov	r29, r24
     47e:	c6 2f       	mov	r28, r22
     480:	06 d3       	rcall	.+1548   	; 0xa8e <spi_ss_low>
     482:	82 e0       	ldi	r24, 0x02	; 2
     484:	0f d3       	rcall	.+1566   	; 0xaa4 <spi_transmit>
     486:	8d 2f       	mov	r24, r29
     488:	0d d3       	rcall	.+1562   	; 0xaa4 <spi_transmit>
     48a:	8c 2f       	mov	r24, r28
     48c:	0b d3       	rcall	.+1558   	; 0xaa4 <spi_transmit>
     48e:	01 d3       	rcall	.+1538   	; 0xa92 <spi_ss_high>
     490:	df 91       	pop	r29
     492:	cf 91       	pop	r28
     494:	08 95       	ret

00000496 <mcp_readstatus>:

uint8_t mcp_readstatus()
{
     496:	cf 93       	push	r28
	spi_ss_low();
     498:	fa d2       	rcall	.+1524   	; 0xa8e <spi_ss_low>
	spi_transmit(MCP_READ_STATUS);
     49a:	80 ea       	ldi	r24, 0xA0	; 160
     49c:	03 d3       	rcall	.+1542   	; 0xaa4 <spi_transmit>
	uint8_t status = spi_transmit(0);
     49e:	80 e0       	ldi	r24, 0x00	; 0
     4a0:	01 d3       	rcall	.+1538   	; 0xaa4 <spi_transmit>
     4a2:	c8 2f       	mov	r28, r24
	spi_ss_high();
     4a4:	f6 d2       	rcall	.+1516   	; 0xa92 <spi_ss_high>
	#ifdef MCP_DEBUG
	fprintf(&uart_out, "MCP_READ_STATUS\t%x\n", status);
	#endif // MCP_DEBUG
	
	return status;
}
     4a6:	8c 2f       	mov	r24, r28
     4a8:	cf 91       	pop	r28
     4aa:	08 95       	ret

000004ac <mcp_bitmodify>:

void mcp_bitmodify(uint8_t adr, uint8_t mask, uint8_t data)
{
     4ac:	1f 93       	push	r17
     4ae:	cf 93       	push	r28
     4b0:	df 93       	push	r29
     4b2:	18 2f       	mov	r17, r24
     4b4:	d6 2f       	mov	r29, r22
     4b6:	c4 2f       	mov	r28, r20
	spi_ss_low();
     4b8:	ea d2       	rcall	.+1492   	; 0xa8e <spi_ss_low>
	spi_transmit(MCP_BITMOD);
     4ba:	85 e0       	ldi	r24, 0x05	; 5
     4bc:	f3 d2       	rcall	.+1510   	; 0xaa4 <spi_transmit>
	spi_transmit(adr);
     4be:	81 2f       	mov	r24, r17
     4c0:	f1 d2       	rcall	.+1506   	; 0xaa4 <spi_transmit>
	spi_transmit(mask);
     4c2:	8d 2f       	mov	r24, r29
     4c4:	ef d2       	rcall	.+1502   	; 0xaa4 <spi_transmit>
	spi_transmit(data);
     4c6:	8c 2f       	mov	r24, r28
     4c8:	ed d2       	rcall	.+1498   	; 0xaa4 <spi_transmit>
	spi_ss_high();
     4ca:	e3 d2       	rcall	.+1478   	; 0xa92 <spi_ss_high>
	
	#ifdef MCP_DEBUG
	fprintf(&uart_out, "MCP_BITMOD\t%x\t%x\t%x\n", adr, mask, data);
	#endif // MCP_DEBUG
}
     4cc:	df 91       	pop	r29
     4ce:	cf 91       	pop	r28
     4d0:	1f 91       	pop	r17
     4d2:	08 95       	ret

000004d4 <mcp_init>:
#define MCP_LOOPBACK_INIT


void mcp_init()
{
	mcp_reset();
     4d4:	ba df       	rcall	.-140    	; 0x44a <mcp_reset>
	const uint8_t BRP		= 1;	// TQ = 2*Tosc*(BRP+1)  = 250 ns
	const uint8_t PrSeg		= 1;	// tPropSeg = (PrSeg + 1)
	const uint8_t PhSeg1	= 2;	// tPS1 = (PhSeg1 + 1)*TQ
	const uint8_t PhSeg2	= 2;	// tPS2 = (PhSeg2 + 1)*TQ
	
	mcp_write(MCP_CNF1, BRP);
     4d6:	61 e0       	ldi	r22, 0x01	; 1
     4d8:	8a e2       	ldi	r24, 0x2A	; 42
     4da:	ce df       	rcall	.-100    	; 0x478 <mcp_write>
	mcp_write(MCP_CNF2, PrSeg | (PhSeg1 << 3));
     4dc:	61 e1       	ldi	r22, 0x11	; 17
     4de:	89 e2       	ldi	r24, 0x29	; 41
     4e0:	cb df       	rcall	.-106    	; 0x478 <mcp_write>
	mcp_write(MCP_CNF3, PhSeg2);
     4e2:	62 e0       	ldi	r22, 0x02	; 2
     4e4:	88 e2       	ldi	r24, 0x28	; 40
     4e6:	c8 df       	rcall	.-112    	; 0x478 <mcp_write>


	// Setup Rx registers
	//mcp_write(MCP_RXM0SIDH, 0);
	//mcp_write(MCP_RXM0SIDL, 0);
	mcp_bitmodify(MCP_RXB0CTRL, 0x60, 0x60);
     4e8:	40 e6       	ldi	r20, 0x60	; 96
     4ea:	60 e6       	ldi	r22, 0x60	; 96
     4ec:	80 e6       	ldi	r24, 0x60	; 96
     4ee:	de df       	rcall	.-68     	; 0x4ac <mcp_bitmodify>
	mcp_bitmodify(MCP_RXB1CTRL, 0x60, 0x60);	
     4f0:	40 e6       	ldi	r20, 0x60	; 96
     4f2:	60 e6       	ldi	r22, 0x60	; 96
     4f4:	80 e7       	ldi	r24, 0x70	; 112
     4f6:	da df       	rcall	.-76     	; 0x4ac <mcp_bitmodify>
	
	// normal mode
	mcp_bitmodify(MCP_CANCTRL, MODE_MASK, MODE_NORMAL);
     4f8:	40 e0       	ldi	r20, 0x00	; 0
     4fa:	60 ee       	ldi	r22, 0xE0	; 224
     4fc:	8f e0       	ldi	r24, 0x0F	; 15
     4fe:	d6 cf       	rjmp	.-84     	; 0x4ac <mcp_bitmodify>
     500:	08 95       	ret

00000502 <solenoid_init>:
    PORTE &= ~(1 << PE4);

    // \todo Use interrupt to disable solenoid
    _delay_us(10); // find good timing? 

    PORTE |= (1 << PE4);
     502:	6c 9a       	sbi	0x0d, 4	; 13
     504:	08 95       	ret

00000506 <main>:
#include "motor.h"
#include "game.h"
#include "solenoid.h"

int main(void)
{
     506:	cf 93       	push	r28
     508:	df 93       	push	r29
     50a:	cd b7       	in	r28, 0x3d	; 61
     50c:	de b7       	in	r29, 0x3e	; 62
     50e:	2a 97       	sbiw	r28, 0x0a	; 10
     510:	0f b6       	in	r0, 0x3f	; 63
     512:	f8 94       	cli
     514:	de bf       	out	0x3e, r29	; 62
     516:	0f be       	out	0x3f, r0	; 63
     518:	cd bf       	out	0x3d, r28	; 61
	cli();
     51a:	f8 94       	cli
	uart_init();
     51c:	d8 d3       	rcall	.+1968   	; 0xcce <uart_init>
	fprintf(&uart_out, "uart initialized\n");
     51e:	21 e0       	ldi	r18, 0x01	; 1
     520:	32 e0       	ldi	r19, 0x02	; 2
     522:	41 e1       	ldi	r20, 0x11	; 17
     524:	50 e0       	ldi	r21, 0x00	; 0
     526:	61 e0       	ldi	r22, 0x01	; 1
     528:	70 e0       	ldi	r23, 0x00	; 0
     52a:	88 e2       	ldi	r24, 0x28	; 40
     52c:	92 e0       	ldi	r25, 0x02	; 2
     52e:	c8 d5       	rcall	.+2960   	; 0x10c0 <fwrite>
	fprintf(&uart_out, "can init starting...");
     530:	21 e0       	ldi	r18, 0x01	; 1
     532:	32 e0       	ldi	r19, 0x02	; 2
     534:	44 e1       	ldi	r20, 0x14	; 20
     536:	50 e0       	ldi	r21, 0x00	; 0
     538:	61 e0       	ldi	r22, 0x01	; 1
     53a:	70 e0       	ldi	r23, 0x00	; 0
     53c:	8a e3       	ldi	r24, 0x3A	; 58
     53e:	92 e0       	ldi	r25, 0x02	; 2
     540:	bf d5       	rcall	.+2942   	; 0x10c0 <fwrite>
	spi_init();
     542:	a9 d2       	rcall	.+1362   	; 0xa96 <spi_init>
	can_init();
     544:	ed de       	rcall	.-550    	; 0x320 <can_init>
	fprintf(&uart_out, "done\n");
     546:	21 e0       	ldi	r18, 0x01	; 1
     548:	32 e0       	ldi	r19, 0x02	; 2
     54a:	45 e0       	ldi	r20, 0x05	; 5
     54c:	50 e0       	ldi	r21, 0x00	; 0
     54e:	61 e0       	ldi	r22, 0x01	; 1
     550:	70 e0       	ldi	r23, 0x00	; 0
     552:	87 e6       	ldi	r24, 0x67	; 103
     554:	92 e0       	ldi	r25, 0x02	; 2
     556:	b4 d5       	rcall	.+2920   	; 0x10c0 <fwrite>
	fprintf(&uart_out, "pwm init starting...");
     558:	21 e0       	ldi	r18, 0x01	; 1
     55a:	32 e0       	ldi	r19, 0x02	; 2
     55c:	44 e1       	ldi	r20, 0x14	; 20
     55e:	50 e0       	ldi	r21, 0x00	; 0
     560:	61 e0       	ldi	r22, 0x01	; 1
     562:	70 e0       	ldi	r23, 0x00	; 0
     564:	8f e4       	ldi	r24, 0x4F	; 79
     566:	92 e0       	ldi	r25, 0x02	; 2
     568:	ab d5       	rcall	.+2902   	; 0x10c0 <fwrite>
	pwm_init();
     56a:	66 d2       	rcall	.+1228   	; 0xa38 <pwm_init>
	fprintf(&uart_out, "...done\n");
     56c:	21 e0       	ldi	r18, 0x01	; 1
     56e:	32 e0       	ldi	r19, 0x02	; 2
     570:	48 e0       	ldi	r20, 0x08	; 8
     572:	50 e0       	ldi	r21, 0x00	; 0
     574:	61 e0       	ldi	r22, 0x01	; 1
     576:	70 e0       	ldi	r23, 0x00	; 0
     578:	84 e6       	ldi	r24, 0x64	; 100
     57a:	92 e0       	ldi	r25, 0x02	; 2
     57c:	a1 d5       	rcall	.+2882   	; 0x10c0 <fwrite>
	fprintf(&uart_out, "ir init starting...");
     57e:	21 e0       	ldi	r18, 0x01	; 1
     580:	32 e0       	ldi	r19, 0x02	; 2
     582:	43 e1       	ldi	r20, 0x13	; 19
     584:	50 e0       	ldi	r21, 0x00	; 0
     586:	61 e0       	ldi	r22, 0x01	; 1
     588:	70 e0       	ldi	r23, 0x00	; 0
     58a:	8d e6       	ldi	r24, 0x6D	; 109
     58c:	92 e0       	ldi	r25, 0x02	; 2
     58e:	98 d5       	rcall	.+2864   	; 0x10c0 <fwrite>
	ir_init();
     590:	41 df       	rcall	.-382    	; 0x414 <ir_init>
	fprintf(&uart_out, "done\n");
     592:	21 e0       	ldi	r18, 0x01	; 1
     594:	32 e0       	ldi	r19, 0x02	; 2
     596:	45 e0       	ldi	r20, 0x05	; 5
     598:	50 e0       	ldi	r21, 0x00	; 0
     59a:	61 e0       	ldi	r22, 0x01	; 1
     59c:	70 e0       	ldi	r23, 0x00	; 0
     59e:	87 e6       	ldi	r24, 0x67	; 103
     5a0:	92 e0       	ldi	r25, 0x02	; 2
     5a2:	8e d5       	rcall	.+2844   	; 0x10c0 <fwrite>
	fprintf(&uart_out, "motor init starting...");
     5a4:	21 e0       	ldi	r18, 0x01	; 1
     5a6:	32 e0       	ldi	r19, 0x02	; 2
     5a8:	46 e1       	ldi	r20, 0x16	; 22
     5aa:	50 e0       	ldi	r21, 0x00	; 0
     5ac:	61 e0       	ldi	r22, 0x01	; 1
     5ae:	70 e0       	ldi	r23, 0x00	; 0
     5b0:	81 e8       	ldi	r24, 0x81	; 129
     5b2:	92 e0       	ldi	r25, 0x02	; 2
     5b4:	85 d5       	rcall	.+2826   	; 0x10c0 <fwrite>
	motor_init();
     5b6:	93 d0       	rcall	.+294    	; 0x6de <motor_init>
	fprintf(&uart_out, "done\n");
     5b8:	21 e0       	ldi	r18, 0x01	; 1
     5ba:	32 e0       	ldi	r19, 0x02	; 2
     5bc:	45 e0       	ldi	r20, 0x05	; 5
     5be:	50 e0       	ldi	r21, 0x00	; 0
     5c0:	61 e0       	ldi	r22, 0x01	; 1
     5c2:	70 e0       	ldi	r23, 0x00	; 0
     5c4:	87 e6       	ldi	r24, 0x67	; 103
     5c6:	92 e0       	ldi	r25, 0x02	; 2
     5c8:	7b d5       	rcall	.+2806   	; 0x10c0 <fwrite>
	fprintf(&uart_out, "solenoid init starting...");
     5ca:	21 e0       	ldi	r18, 0x01	; 1
     5cc:	32 e0       	ldi	r19, 0x02	; 2
     5ce:	49 e1       	ldi	r20, 0x19	; 25
     5d0:	50 e0       	ldi	r21, 0x00	; 0
     5d2:	61 e0       	ldi	r22, 0x01	; 1
     5d4:	70 e0       	ldi	r23, 0x00	; 0
     5d6:	88 e9       	ldi	r24, 0x98	; 152
     5d8:	92 e0       	ldi	r25, 0x02	; 2
     5da:	72 d5       	rcall	.+2788   	; 0x10c0 <fwrite>
	solenoid_init();
     5dc:	92 df       	rcall	.-220    	; 0x502 <solenoid_init>
	fprintf(&uart_out, "done\n");
     5de:	21 e0       	ldi	r18, 0x01	; 1
     5e0:	32 e0       	ldi	r19, 0x02	; 2
     5e2:	45 e0       	ldi	r20, 0x05	; 5
     5e4:	50 e0       	ldi	r21, 0x00	; 0
     5e6:	61 e0       	ldi	r22, 0x01	; 1
     5e8:	70 e0       	ldi	r23, 0x00	; 0
     5ea:	87 e6       	ldi	r24, 0x67	; 103
     5ec:	92 e0       	ldi	r25, 0x02	; 2
     5ee:	68 d5       	rcall	.+2768   	; 0x10c0 <fwrite>

	sei();
     5f0:	78 94       	sei
	int8_t joy_x = 0;
	int8_t joy_y = 0;
	uint8_t joy_click = 0;
	uint8_t slider_pos = 0;
	
	motor_enable();
     5f2:	6f d0       	rcall	.+222    	; 0x6d2 <motor_enable>
	motor_encoder_calibrate();
     5f4:	1b d1       	rcall	.+566    	; 0x82c <motor_encoder_calibrate>
	
	uint16_t i = 0;
     5f6:	00 e0       	ldi	r16, 0x00	; 0
     5f8:	10 e0       	ldi	r17, 0x00	; 0
	fprintf(&uart_out, "done\n");

	sei();
	
	
	int8_t joy_x = 0;
     5fa:	f1 2c       	mov	r15, r1
	motor_encoder_calibrate();
	
	uint16_t i = 0;
    while(1)
    {
		motor_enable();
     5fc:	6a d0       	rcall	.+212    	; 0x6d2 <motor_enable>
		
		can_msg_t read = can_read_buffer(0);
     5fe:	60 e0       	ldi	r22, 0x00	; 0
     600:	ce 01       	movw	r24, r28
     602:	01 96       	adiw	r24, 0x01	; 1
     604:	95 de       	rcall	.-726    	; 0x330 <can_read_buffer>
     606:	8b 81       	ldd	r24, Y+3	; 0x03
		
		switch (read.sid)
     608:	99 81       	ldd	r25, Y+1	; 0x01
     60a:	92 30       	cpi	r25, 0x02	; 2
     60c:	31 f0       	breq	.+12     	; 0x61a <main+0x114>
     60e:	94 30       	cpi	r25, 0x04	; 4
     610:	31 f0       	breq	.+12     	; 0x61e <main+0x118>
     612:	91 30       	cpi	r25, 0x01	; 1
     614:	69 f4       	brne	.+26     	; 0x630 <main+0x12a>
		{
			
			case can_JOY:
				joy_x = read.data[0];
     616:	f8 2e       	mov	r15, r24
				else{
					fprintf(&uart_out, "no click\n");
					PORTE |= (1 << PE4);
				}
				*/
				break;
     618:	0b c0       	rjmp	.+22     	; 0x630 <main+0x12a>
				
			case can_SLIDER:
				slider_pos = read.data[0];
				motor_set_position(slider_pos);
     61a:	7f d1       	rcall	.+766    	; 0x91a <motor_set_position>
				//fprintf(&uart_out, "slider: %i\n", (slider_pos/5)*2);
				//motor_set_position(50);
				
				break;
     61c:	09 c0       	rjmp	.+18     	; 0x630 <main+0x12a>
			case can_INVALID:
				//fprintf(&uart_out, "Invalid\n");
				break;
				
			case can_GAME_INFO:
				fprintf(&uart_out, "Game info message recieved\n");
     61e:	21 e0       	ldi	r18, 0x01	; 1
     620:	32 e0       	ldi	r19, 0x02	; 2
     622:	4b e1       	ldi	r20, 0x1B	; 27
     624:	50 e0       	ldi	r21, 0x00	; 0
     626:	61 e0       	ldi	r22, 0x01	; 1
     628:	70 e0       	ldi	r23, 0x00	; 0
     62a:	82 eb       	ldi	r24, 0xB2	; 178
     62c:	92 e0       	ldi	r25, 0x02	; 2
     62e:	48 d5       	rcall	.+2704   	; 0x10c0 <fwrite>
		//fprintf(&uart_out, "encoder read %i\n", enc_read);
		//fprintf(&uart_out, "joy_y read %i\n", joy_y);
		//fprintf(&uart_out, "click: %i\n", joy_click);
		//motor_set_speed(joy_y/2);
		//uint16_t adc_read = ir_read(); // changed to global variable instead
		uint8_t adc_read = ir_read();
     630:	fa de       	rcall	.-524    	; 0x426 <ir_read>
		//fprintf(&uart_out, "adc value: %i\t\n", adc_read);
		//fprintf(&uart_out, "lives: %u\n", scorekeeping());
		
		//fprintf(&uart_out, "pwm duty: %i\n",  32 + joy_x/2);
		
		i = (i+1)%4096;
     632:	0f 5f       	subi	r16, 0xFF	; 255
     634:	1f 4f       	sbci	r17, 0xFF	; 255
     636:	1f 70       	andi	r17, 0x0F	; 15
		if (i == 0){
     638:	01 15       	cp	r16, r1
     63a:	11 05       	cpc	r17, r1
     63c:	49 f4       	brne	.+18     	; 0x650 <main+0x14a>
			fprintf(&uart_out, "node two still running\n");
     63e:	21 e0       	ldi	r18, 0x01	; 1
     640:	32 e0       	ldi	r19, 0x02	; 2
     642:	47 e1       	ldi	r20, 0x17	; 23
     644:	50 e0       	ldi	r21, 0x00	; 0
     646:	61 e0       	ldi	r22, 0x01	; 1
     648:	70 e0       	ldi	r23, 0x00	; 0
     64a:	8e ec       	ldi	r24, 0xCE	; 206
     64c:	92 e0       	ldi	r25, 0x02	; 2
     64e:	38 d5       	rcall	.+2672   	; 0x10c0 <fwrite>
		}
		pwm_set_duty(34 + joy_x/2);
     650:	8f 2d       	mov	r24, r15
     652:	ff 20       	and	r15, r15
     654:	14 f4       	brge	.+4      	; 0x65a <main+0x154>
     656:	81 e0       	ldi	r24, 0x01	; 1
     658:	8f 0d       	add	r24, r15
     65a:	85 95       	asr	r24
     65c:	8e 5d       	subi	r24, 0xDE	; 222
     65e:	06 d2       	rcall	.+1036   	; 0xa6c <pwm_set_duty>
    }
     660:	cd cf       	rjmp	.-102    	; 0x5fc <main+0xf6>

00000662 <motor_read_encoder>:

/**
 * Read encoder position by sending commands to the motor box. 
 * This takes 40-50 microseconds and is a blocking process.
 */
int16_t motor_read_encoder(){
     662:	cf 93       	push	r28
     664:	df 93       	push	r29
     666:	1f 92       	push	r1
     668:	1f 92       	push	r1
     66a:	cd b7       	in	r28, 0x3d	; 61
     66c:	de b7       	in	r29, 0x3e	; 62
	
	// set !OE low
	PORTH &= ~(1 << PIN_OE);
     66e:	e2 e0       	ldi	r30, 0x02	; 2
     670:	f1 e0       	ldi	r31, 0x01	; 1
     672:	80 81       	ld	r24, Z
     674:	8f 7d       	andi	r24, 0xDF	; 223
     676:	80 83       	st	Z, r24
	
	// set SEL low
	PORTH &= ~(1 << PIN_SEL);
     678:	80 81       	ld	r24, Z
     67a:	87 7f       	andi	r24, 0xF7	; 247
     67c:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     67e:	8a e6       	ldi	r24, 0x6A	; 106
     680:	8a 95       	dec	r24
     682:	f1 f7       	brne	.-4      	; 0x680 <motor_read_encoder+0x1e>
     684:	00 c0       	rjmp	.+0      	; 0x686 <motor_read_encoder+0x24>
	
	// wait 20 us
	_delay_us(20);
	
	// read msb
	volatile int16_t read = (PINK << 8);
     686:	80 91 06 01 	lds	r24, 0x0106
     68a:	90 e0       	ldi	r25, 0x00	; 0
     68c:	98 2f       	mov	r25, r24
     68e:	88 27       	eor	r24, r24
     690:	9a 83       	std	Y+2, r25	; 0x02
     692:	89 83       	std	Y+1, r24	; 0x01
	
	// set SEL high
	PORTH |= (1 << PIN_SEL);
     694:	80 81       	ld	r24, Z
     696:	88 60       	ori	r24, 0x08	; 8
     698:	80 83       	st	Z, r24
     69a:	8a e6       	ldi	r24, 0x6A	; 106
     69c:	8a 95       	dec	r24
     69e:	f1 f7       	brne	.-4      	; 0x69c <motor_read_encoder+0x3a>
     6a0:	00 c0       	rjmp	.+0      	; 0x6a2 <motor_read_encoder+0x40>
	
	// wait 20 us
	_delay_us(20);
	
	// read lsb
	read |= PINK;
     6a2:	20 91 06 01 	lds	r18, 0x0106
     6a6:	89 81       	ldd	r24, Y+1	; 0x01
     6a8:	9a 81       	ldd	r25, Y+2	; 0x02
     6aa:	82 2b       	or	r24, r18
     6ac:	9a 83       	std	Y+2, r25	; 0x02
     6ae:	89 83       	std	Y+1, r24	; 0x01
     6b0:	85 e3       	ldi	r24, 0x35	; 53
     6b2:	8a 95       	dec	r24
     6b4:	f1 f7       	brne	.-4      	; 0x6b2 <motor_read_encoder+0x50>
     6b6:	00 00       	nop
	
	// toggle !RST comment out PORTH &= ~(1 << PIN_RST); if you want position encoder
	//PORTH &= ~(1 << PIN_RST);
	_delay_us(10);
	PORTH |= (1 << PIN_RST);
     6b8:	80 81       	ld	r24, Z
     6ba:	80 64       	ori	r24, 0x40	; 64
     6bc:	80 83       	st	Z, r24
	
	
	// set !OE high
	PORTH |= (1 << PIN_OE);
     6be:	80 81       	ld	r24, Z
     6c0:	80 62       	ori	r24, 0x20	; 32
     6c2:	80 83       	st	Z, r24
	
	// store data
	return read;
     6c4:	89 81       	ldd	r24, Y+1	; 0x01
     6c6:	9a 81       	ldd	r25, Y+2	; 0x02
}
     6c8:	0f 90       	pop	r0
     6ca:	0f 90       	pop	r0
     6cc:	df 91       	pop	r29
     6ce:	cf 91       	pop	r28
     6d0:	08 95       	ret

000006d2 <motor_enable>:

/**
 * Enable motor,
 */
void motor_enable(void){
	PORTH |= (1 << PIN_EN);
     6d2:	e2 e0       	ldi	r30, 0x02	; 2
     6d4:	f1 e0       	ldi	r31, 0x01	; 1
     6d6:	80 81       	ld	r24, Z
     6d8:	80 61       	ori	r24, 0x10	; 16
     6da:	80 83       	st	Z, r24
     6dc:	08 95       	ret

000006de <motor_init>:

/**
 * Initialize DAC and set up IO pins to interface with motor.
 * Setup position regulator and enable motor. 
 */
void motor_init(void){
     6de:	0f 93       	push	r16
     6e0:	1f 93       	push	r17
	dac_init();
     6e2:	66 de       	rcall	.-820    	; 0x3b0 <dac_init>
	
	DDRH |= ( 1 << PIN_DIR | 1 << PIN_SEL | 1 << PIN_EN | 1 << PIN_OE | 1 << PIN_RST );
     6e4:	e1 e0       	ldi	r30, 0x01	; 1
     6e6:	f1 e0       	ldi	r31, 0x01	; 1
     6e8:	80 81       	ld	r24, Z
     6ea:	8a 67       	ori	r24, 0x7A	; 122
     6ec:	80 83       	st	Z, r24
	
	
	/// set sampling rate for encoder, \todo change to 16-bit timer to get slower refresh rate
	TCCR0B |= (1 << CS02 | 1 << CS00); // prescaler 1024 here  but prescaler = 256 => crash? \test more
     6ee:	85 b5       	in	r24, 0x25	; 37
     6f0:	85 60       	ori	r24, 0x05	; 5
     6f2:	85 bd       	out	0x25, r24	; 37
	TIFR0  |= (1 << TOV0);   // clear overflow flag
     6f4:	a8 9a       	sbi	0x15, 0	; 21
	TIMSK0 |= (1 << TOIE0);  // enable
     6f6:	ee e6       	ldi	r30, 0x6E	; 110
     6f8:	f0 e0       	ldi	r31, 0x00	; 0
     6fa:	80 81       	ld	r24, Z
     6fc:	81 60       	ori	r24, 0x01	; 1
     6fe:	80 83       	st	Z, r24
	
	// set regulator parameters
	pi_regulator_init(&regulator, 1, 0.1);
     700:	0d ec       	ldi	r16, 0xCD	; 205
     702:	1c ec       	ldi	r17, 0xCC	; 204
     704:	2c ec       	ldi	r18, 0xCC	; 204
     706:	3d e3       	ldi	r19, 0x3D	; 61
     708:	40 e0       	ldi	r20, 0x00	; 0
     70a:	50 e0       	ldi	r21, 0x00	; 0
     70c:	60 e8       	ldi	r22, 0x80	; 128
     70e:	7f e3       	ldi	r23, 0x3F	; 63
     710:	80 ec       	ldi	r24, 0xC0	; 192
     712:	93 e0       	ldi	r25, 0x03	; 3
     714:	2b d1       	rcall	.+598    	; 0x96c <pi_regulator_init>
	
	motor_enable();
     716:	dd df       	rcall	.-70     	; 0x6d2 <motor_enable>
}
     718:	1f 91       	pop	r17
     71a:	0f 91       	pop	r16
     71c:	08 95       	ret

0000071e <motor_set_speed>:
/**
 * Set speed of motor.
 * @param speed Integer which denotes speed and direction. Negative numbers give negative motion. 
 */
void motor_set_speed(int8_t speed){	
	if (speed < 0){
     71e:	88 23       	and	r24, r24
     720:	44 f4       	brge	.+16     	; 0x732 <motor_set_speed+0x14>
		PORTH &= ~(1 << PIN_DIR);
     722:	e2 e0       	ldi	r30, 0x02	; 2
     724:	f1 e0       	ldi	r31, 0x01	; 1
     726:	90 81       	ld	r25, Z
     728:	9d 7f       	andi	r25, 0xFD	; 253
     72a:	90 83       	st	Z, r25
		dac_output((uint8_t)(-speed)); 		// -speed because speed is negative
     72c:	81 95       	neg	r24
     72e:	45 ce       	rjmp	.-886    	; 0x3ba <dac_output>
     730:	08 95       	ret
	} else {
		PORTH |= (1 << PIN_DIR);
     732:	e2 e0       	ldi	r30, 0x02	; 2
     734:	f1 e0       	ldi	r31, 0x01	; 1
     736:	90 81       	ld	r25, Z
     738:	92 60       	ori	r25, 0x02	; 2
     73a:	90 83       	st	Z, r25
		dac_output((uint8_t)speed);
     73c:	3e ce       	rjmp	.-900    	; 0x3ba <dac_output>
     73e:	08 95       	ret

00000740 <__vector_23>:

static volatile int16_t raw_encoder[2] = {}; /*!< Raw encoder data. Index i means at time (n - i) */
static volatile int16_t force[2] = {}; 		 /*!< Output sent to motor Index i means at time (n - i) */

/// Interrupt vector which controls the motor
ISR(TIMER0_OVF_vect){
     740:	1f 92       	push	r1
     742:	0f 92       	push	r0
     744:	0f b6       	in	r0, 0x3f	; 63
     746:	0f 92       	push	r0
     748:	11 24       	eor	r1, r1
     74a:	0b b6       	in	r0, 0x3b	; 59
     74c:	0f 92       	push	r0
     74e:	cf 92       	push	r12
     750:	df 92       	push	r13
     752:	ef 92       	push	r14
     754:	ff 92       	push	r15
     756:	0f 93       	push	r16
     758:	1f 93       	push	r17
     75a:	2f 93       	push	r18
     75c:	3f 93       	push	r19
     75e:	4f 93       	push	r20
     760:	5f 93       	push	r21
     762:	6f 93       	push	r22
     764:	7f 93       	push	r23
     766:	8f 93       	push	r24
     768:	9f 93       	push	r25
     76a:	af 93       	push	r26
     76c:	bf 93       	push	r27
     76e:	cf 93       	push	r28
     770:	df 93       	push	r29
     772:	ef 93       	push	r30
     774:	ff 93       	push	r31
	cli();
     776:	f8 94       	cli
	// sample encoder
	raw_encoder[1] = raw_encoder[0];
     778:	80 91 ba 03 	lds	r24, 0x03BA
     77c:	90 91 bb 03 	lds	r25, 0x03BB
     780:	ec eb       	ldi	r30, 0xBC	; 188
     782:	f3 e0       	ldi	r31, 0x03	; 3
     784:	91 83       	std	Z+1, r25	; 0x01
     786:	80 83       	st	Z, r24
	raw_encoder[0] = (lowpass_enable * raw_encoder[1])/lowpass_coeff + motor_read_encoder();
     788:	c0 81       	ld	r28, Z
     78a:	d1 81       	ldd	r29, Z+1	; 0x01
     78c:	6a df       	rcall	.-300    	; 0x662 <motor_read_encoder>
     78e:	9e 01       	movw	r18, r28
     790:	dd 23       	and	r29, r29
     792:	14 f4       	brge	.+4      	; 0x798 <__vector_23+0x58>
     794:	2d 5f       	subi	r18, 0xFD	; 253
     796:	3f 4f       	sbci	r19, 0xFF	; 255
     798:	35 95       	asr	r19
     79a:	27 95       	ror	r18
     79c:	35 95       	asr	r19
     79e:	27 95       	ror	r18
     7a0:	28 0f       	add	r18, r24
     7a2:	39 1f       	adc	r19, r25
     7a4:	30 93 bb 03 	sts	0x03BB, r19
     7a8:	20 93 ba 03 	sts	0x03BA, r18
	
	
	if (position_regulator_enabled){
     7ac:	80 91 d0 03 	lds	r24, 0x03D0
     7b0:	88 23       	and	r24, r24
     7b2:	f9 f0       	breq	.+62     	; 0x7f2 <__vector_23+0xb2>
		motor_set_speed(pi_regulator(&regulator, encoder_setpoint, raw_encoder[0]));
     7b4:	60 91 ba 03 	lds	r22, 0x03BA
     7b8:	70 91 bb 03 	lds	r23, 0x03BB
     7bc:	c0 91 be 03 	lds	r28, 0x03BE
     7c0:	d0 91 bf 03 	lds	r29, 0x03BF
     7c4:	88 27       	eor	r24, r24
     7c6:	77 fd       	sbrc	r23, 7
     7c8:	80 95       	com	r24
     7ca:	98 2f       	mov	r25, r24
     7cc:	2e d3       	rcall	.+1628   	; 0xe2a <__floatsisf>
     7ce:	6b 01       	movw	r12, r22
     7d0:	7c 01       	movw	r14, r24
     7d2:	be 01       	movw	r22, r28
     7d4:	88 27       	eor	r24, r24
     7d6:	77 fd       	sbrc	r23, 7
     7d8:	80 95       	com	r24
     7da:	98 2f       	mov	r25, r24
     7dc:	26 d3       	rcall	.+1612   	; 0xe2a <__floatsisf>
     7de:	ab 01       	movw	r20, r22
     7e0:	bc 01       	movw	r22, r24
     7e2:	97 01       	movw	r18, r14
     7e4:	86 01       	movw	r16, r12
     7e6:	80 ec       	ldi	r24, 0xC0	; 192
     7e8:	93 e0       	ldi	r25, 0x03	; 3
     7ea:	df d0       	rcall	.+446    	; 0x9aa <pi_regulator>
     7ec:	eb d2       	rcall	.+1494   	; 0xdc4 <__fixsfsi>
     7ee:	86 2f       	mov	r24, r22
     7f0:	96 df       	rcall	.-212    	; 0x71e <motor_set_speed>
		
	}
	
	
	// clear overflow flag
	TIFR0  |= (1 << TOV0);
     7f2:	a8 9a       	sbi	0x15, 0	; 21
	sei();
     7f4:	78 94       	sei
}
     7f6:	ff 91       	pop	r31
     7f8:	ef 91       	pop	r30
     7fa:	df 91       	pop	r29
     7fc:	cf 91       	pop	r28
     7fe:	bf 91       	pop	r27
     800:	af 91       	pop	r26
     802:	9f 91       	pop	r25
     804:	8f 91       	pop	r24
     806:	7f 91       	pop	r23
     808:	6f 91       	pop	r22
     80a:	5f 91       	pop	r21
     80c:	4f 91       	pop	r20
     80e:	3f 91       	pop	r19
     810:	2f 91       	pop	r18
     812:	1f 91       	pop	r17
     814:	0f 91       	pop	r16
     816:	ff 90       	pop	r15
     818:	ef 90       	pop	r14
     81a:	df 90       	pop	r13
     81c:	cf 90       	pop	r12
     81e:	0f 90       	pop	r0
     820:	0b be       	out	0x3b, r0	; 59
     822:	0f 90       	pop	r0
     824:	0f be       	out	0x3f, r0	; 63
     826:	0f 90       	pop	r0
     828:	1f 90       	pop	r1
     82a:	18 95       	reti

0000082c <motor_encoder_calibrate>:

/*!
 * Subroutine which runs the motor from wall to wall and sets the global calibration variables. 
 */
void motor_encoder_calibrate()
{
     82c:	cf 93       	push	r28
     82e:	df 93       	push	r29
	motor_set_speed(40);
     830:	88 e2       	ldi	r24, 0x28	; 40
     832:	75 df       	rcall	.-278    	; 0x71e <motor_set_speed>
	int16_t old_value = motor_read_encoder();
     834:	16 df       	rcall	.-468    	; 0x662 <motor_read_encoder>
     836:	ec 01       	movw	r28, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     838:	2f ef       	ldi	r18, 0xFF	; 255
     83a:	81 ee       	ldi	r24, 0xE1	; 225
     83c:	94 e0       	ldi	r25, 0x04	; 4
     83e:	21 50       	subi	r18, 0x01	; 1
     840:	80 40       	sbci	r24, 0x00	; 0
     842:	90 40       	sbci	r25, 0x00	; 0
     844:	e1 f7       	brne	.-8      	; 0x83e <motor_encoder_calibrate+0x12>
     846:	00 c0       	rjmp	.+0      	; 0x848 <motor_encoder_calibrate+0x1c>
     848:	00 00       	nop
	_delay_ms(100);
	int16_t new_value = motor_read_encoder();
     84a:	0b df       	rcall	.-490    	; 0x662 <motor_read_encoder>
	//find min value
	
	while(new_value < old_value)
     84c:	8c 17       	cp	r24, r28
     84e:	9d 07       	cpc	r25, r29
     850:	7c f4       	brge	.+30     	; 0x870 <motor_encoder_calibrate+0x44>
	{
		old_value = motor_read_encoder();
     852:	07 df       	rcall	.-498    	; 0x662 <motor_read_encoder>
     854:	ec 01       	movw	r28, r24
     856:	2f ef       	ldi	r18, 0xFF	; 255
     858:	81 ee       	ldi	r24, 0xE1	; 225
     85a:	94 e0       	ldi	r25, 0x04	; 4
     85c:	21 50       	subi	r18, 0x01	; 1
     85e:	80 40       	sbci	r24, 0x00	; 0
     860:	90 40       	sbci	r25, 0x00	; 0
     862:	e1 f7       	brne	.-8      	; 0x85c <motor_encoder_calibrate+0x30>
     864:	00 c0       	rjmp	.+0      	; 0x866 <motor_encoder_calibrate+0x3a>
     866:	00 00       	nop
		_delay_ms(100);
		new_value = motor_read_encoder();
     868:	fc de       	rcall	.-520    	; 0x662 <motor_read_encoder>
	int16_t old_value = motor_read_encoder();
	_delay_ms(100);
	int16_t new_value = motor_read_encoder();
	//find min value
	
	while(new_value < old_value)
     86a:	8c 17       	cp	r24, r28
     86c:	9d 07       	cpc	r25, r29
     86e:	8c f3       	brlt	.-30     	; 0x852 <motor_encoder_calibrate+0x26>
	{
		old_value = motor_read_encoder();
		_delay_ms(100);
		new_value = motor_read_encoder();
	}
	calibrate_max = new_value;
     870:	90 93 d2 03 	sts	0x03D2, r25
     874:	80 93 d1 03 	sts	0x03D1, r24
	fprintf(&uart_out, "encoder min %i\n", calibrate_min);
     878:	80 91 d4 03 	lds	r24, 0x03D4
     87c:	8f 93       	push	r24
     87e:	80 91 d3 03 	lds	r24, 0x03D3
     882:	8f 93       	push	r24
     884:	86 ee       	ldi	r24, 0xE6	; 230
     886:	92 e0       	ldi	r25, 0x02	; 2
     888:	9f 93       	push	r25
     88a:	8f 93       	push	r24
     88c:	81 e0       	ldi	r24, 0x01	; 1
     88e:	92 e0       	ldi	r25, 0x02	; 2
     890:	9f 93       	push	r25
     892:	8f 93       	push	r24
     894:	d4 d3       	rcall	.+1960   	; 0x103e <fprintf>
	
	
	motor_set_speed(-40);
     896:	88 ed       	ldi	r24, 0xD8	; 216
     898:	42 df       	rcall	.-380    	; 0x71e <motor_set_speed>
	old_value = motor_read_encoder();
     89a:	e3 de       	rcall	.-570    	; 0x662 <motor_read_encoder>
     89c:	ec 01       	movw	r28, r24
     89e:	2f ef       	ldi	r18, 0xFF	; 255
     8a0:	81 ee       	ldi	r24, 0xE1	; 225
     8a2:	94 e0       	ldi	r25, 0x04	; 4
     8a4:	21 50       	subi	r18, 0x01	; 1
     8a6:	80 40       	sbci	r24, 0x00	; 0
     8a8:	90 40       	sbci	r25, 0x00	; 0
     8aa:	e1 f7       	brne	.-8      	; 0x8a4 <motor_encoder_calibrate+0x78>
     8ac:	00 c0       	rjmp	.+0      	; 0x8ae <motor_encoder_calibrate+0x82>
     8ae:	00 00       	nop
	_delay_ms(100);
	new_value = motor_read_encoder();
     8b0:	d8 de       	rcall	.-592    	; 0x662 <motor_read_encoder>
	//find max value
	
	while(new_value > old_value)
     8b2:	0f 90       	pop	r0
     8b4:	0f 90       	pop	r0
     8b6:	0f 90       	pop	r0
     8b8:	0f 90       	pop	r0
     8ba:	0f 90       	pop	r0
     8bc:	0f 90       	pop	r0
     8be:	c8 17       	cp	r28, r24
     8c0:	d9 07       	cpc	r29, r25
     8c2:	7c f4       	brge	.+30     	; 0x8e2 <motor_encoder_calibrate+0xb6>
	{
		old_value = motor_read_encoder();
     8c4:	ce de       	rcall	.-612    	; 0x662 <motor_read_encoder>
     8c6:	ec 01       	movw	r28, r24
     8c8:	2f ef       	ldi	r18, 0xFF	; 255
     8ca:	81 ee       	ldi	r24, 0xE1	; 225
     8cc:	94 e0       	ldi	r25, 0x04	; 4
     8ce:	21 50       	subi	r18, 0x01	; 1
     8d0:	80 40       	sbci	r24, 0x00	; 0
     8d2:	90 40       	sbci	r25, 0x00	; 0
     8d4:	e1 f7       	brne	.-8      	; 0x8ce <motor_encoder_calibrate+0xa2>
     8d6:	00 c0       	rjmp	.+0      	; 0x8d8 <motor_encoder_calibrate+0xac>
     8d8:	00 00       	nop
		_delay_ms(100);
		new_value = motor_read_encoder();
     8da:	c3 de       	rcall	.-634    	; 0x662 <motor_read_encoder>
	old_value = motor_read_encoder();
	_delay_ms(100);
	new_value = motor_read_encoder();
	//find max value
	
	while(new_value > old_value)
     8dc:	c8 17       	cp	r28, r24
     8de:	d9 07       	cpc	r29, r25
     8e0:	8c f3       	brlt	.-30     	; 0x8c4 <motor_encoder_calibrate+0x98>
	{
		old_value = motor_read_encoder();
		_delay_ms(100);
		new_value = motor_read_encoder();
	}
	calibrate_min = new_value;
     8e2:	90 93 d4 03 	sts	0x03D4, r25
     8e6:	80 93 d3 03 	sts	0x03D3, r24
	fprintf(&uart_out, "encoder max %i\n", calibrate_max);
     8ea:	80 91 d2 03 	lds	r24, 0x03D2
     8ee:	8f 93       	push	r24
     8f0:	80 91 d1 03 	lds	r24, 0x03D1
     8f4:	8f 93       	push	r24
     8f6:	86 ef       	ldi	r24, 0xF6	; 246
     8f8:	92 e0       	ldi	r25, 0x02	; 2
     8fa:	9f 93       	push	r25
     8fc:	8f 93       	push	r24
     8fe:	81 e0       	ldi	r24, 0x01	; 1
     900:	92 e0       	ldi	r25, 0x02	; 2
     902:	9f 93       	push	r25
     904:	8f 93       	push	r24
     906:	9b d3       	rcall	.+1846   	; 0x103e <fprintf>
     908:	0f 90       	pop	r0
     90a:	0f 90       	pop	r0
     90c:	0f 90       	pop	r0
     90e:	0f 90       	pop	r0
     910:	0f 90       	pop	r0
     912:	0f 90       	pop	r0
}
     914:	df 91       	pop	r29
     916:	cf 91       	pop	r28
     918:	08 95       	ret

0000091a <motor_set_position>:

/**
 * Set setpoint for motor and enable position regulator. 
 * @param[in] position 0 is left and 255 is right. 
 */
void motor_set_position(uint8_t position){
     91a:	0f 93       	push	r16
     91c:	1f 93       	push	r17
	if (position > 100){
		position = 100;
	}
	*/
	
	encoder_setpoint = calibrate_min + ((calibrate_max - calibrate_min)*(int32_t)position)/256;
     91e:	e0 91 d3 03 	lds	r30, 0x03D3
     922:	f0 91 d4 03 	lds	r31, 0x03D4
     926:	a0 91 d1 03 	lds	r26, 0x03D1
     92a:	b0 91 d2 03 	lds	r27, 0x03D2
     92e:	ae 1b       	sub	r26, r30
     930:	bf 0b       	sbc	r27, r31
     932:	28 2f       	mov	r18, r24
     934:	30 e0       	ldi	r19, 0x00	; 0
     936:	7d d3       	rcall	.+1786   	; 0x1032 <__usmulhisi3>
     938:	8b 01       	movw	r16, r22
     93a:	9c 01       	movw	r18, r24
     93c:	99 23       	and	r25, r25
     93e:	24 f4       	brge	.+8      	; 0x948 <motor_set_position+0x2e>
     940:	01 50       	subi	r16, 0x01	; 1
     942:	1f 4f       	sbci	r17, 0xFF	; 255
     944:	2f 4f       	sbci	r18, 0xFF	; 255
     946:	3f 4f       	sbci	r19, 0xFF	; 255
     948:	bb 27       	eor	r27, r27
     94a:	37 fd       	sbrc	r19, 7
     94c:	ba 95       	dec	r27
     94e:	a3 2f       	mov	r26, r19
     950:	92 2f       	mov	r25, r18
     952:	81 2f       	mov	r24, r17
     954:	8e 0f       	add	r24, r30
     956:	9f 1f       	adc	r25, r31
     958:	90 93 bf 03 	sts	0x03BF, r25
     95c:	80 93 be 03 	sts	0x03BE, r24
	
	//pi_regulator(&regulator, encoder_setpoint, raw_encoder[0]);
	
	position_regulator_enabled = 1;
     960:	81 e0       	ldi	r24, 0x01	; 1
     962:	80 93 d0 03 	sts	0x03D0, r24
}
     966:	1f 91       	pop	r17
     968:	0f 91       	pop	r16
     96a:	08 95       	ret

0000096c <pi_regulator_init>:
#include "pi.h"
#include "uart.h"

void pi_regulator_init(pi_t* regulator_p, float Kp, float Ki){
     96c:	0f 93       	push	r16
     96e:	1f 93       	push	r17
     970:	fc 01       	movw	r30, r24
    //regulator_p->setpoint = setpoint;
    regulator_p->Kp       = Kp;
     972:	40 83       	st	Z, r20
     974:	51 83       	std	Z+1, r21	; 0x01
     976:	62 83       	std	Z+2, r22	; 0x02
     978:	73 83       	std	Z+3, r23	; 0x03
    regulator_p->Ki       = Ki;
     97a:	04 83       	std	Z+4, r16	; 0x04
     97c:	15 83       	std	Z+5, r17	; 0x05
     97e:	26 83       	std	Z+6, r18	; 0x06
     980:	37 83       	std	Z+7, r19	; 0x07
    regulator_p->error    = 0;
     982:	10 86       	std	Z+8, r1	; 0x08
     984:	11 86       	std	Z+9, r1	; 0x09
     986:	12 86       	std	Z+10, r1	; 0x0a
     988:	13 86       	std	Z+11, r1	; 0x0b
    regulator_p->errorSum = 0;
     98a:	14 86       	std	Z+12, r1	; 0x0c
     98c:	15 86       	std	Z+13, r1	; 0x0d
     98e:	16 86       	std	Z+14, r1	; 0x0e
     990:	17 86       	std	Z+15, r1	; 0x0f
	
	
	fprintf(&uart_out, "pi initialized\n");
     992:	21 e0       	ldi	r18, 0x01	; 1
     994:	32 e0       	ldi	r19, 0x02	; 2
     996:	4f e0       	ldi	r20, 0x0F	; 15
     998:	50 e0       	ldi	r21, 0x00	; 0
     99a:	61 e0       	ldi	r22, 0x01	; 1
     99c:	70 e0       	ldi	r23, 0x00	; 0
     99e:	86 e0       	ldi	r24, 0x06	; 6
     9a0:	93 e0       	ldi	r25, 0x03	; 3
     9a2:	8e d3       	rcall	.+1820   	; 0x10c0 <fwrite>
}
     9a4:	1f 91       	pop	r17
     9a6:	0f 91       	pop	r16
     9a8:	08 95       	ret

000009aa <pi_regulator>:


float pi_regulator(pi_t* regulator_p, float setpoint, float measurement){
     9aa:	8f 92       	push	r8
     9ac:	9f 92       	push	r9
     9ae:	af 92       	push	r10
     9b0:	bf 92       	push	r11
     9b2:	cf 92       	push	r12
     9b4:	df 92       	push	r13
     9b6:	ef 92       	push	r14
     9b8:	ff 92       	push	r15
     9ba:	0f 93       	push	r16
     9bc:	1f 93       	push	r17
     9be:	cf 93       	push	r28
     9c0:	df 93       	push	r29
     9c2:	ec 01       	movw	r28, r24
     9c4:	6a 01       	movw	r12, r20
     9c6:	7b 01       	movw	r14, r22
     9c8:	c9 01       	movw	r24, r18
     9ca:	b8 01       	movw	r22, r16
    regulator_p->error = (measurement - setpoint);
     9cc:	a7 01       	movw	r20, r14
     9ce:	96 01       	movw	r18, r12
     9d0:	94 d1       	rcall	.+808    	; 0xcfa <__subsf3>
     9d2:	6b 01       	movw	r12, r22
     9d4:	7c 01       	movw	r14, r24
     9d6:	68 87       	std	Y+8, r22	; 0x08
     9d8:	79 87       	std	Y+9, r23	; 0x09
     9da:	8a 87       	std	Y+10, r24	; 0x0a
     9dc:	9b 87       	std	Y+11, r25	; 0x0b
    regulator_p->errorSum += regulator_p->error;
     9de:	2c 85       	ldd	r18, Y+12	; 0x0c
     9e0:	3d 85       	ldd	r19, Y+13	; 0x0d
     9e2:	4e 85       	ldd	r20, Y+14	; 0x0e
     9e4:	5f 85       	ldd	r21, Y+15	; 0x0f
     9e6:	8a d1       	rcall	.+788    	; 0xcfc <__addsf3>
     9e8:	4b 01       	movw	r8, r22
     9ea:	5c 01       	movw	r10, r24
     9ec:	6c 87       	std	Y+12, r22	; 0x0c
     9ee:	7d 87       	std	Y+13, r23	; 0x0d
     9f0:	8e 87       	std	Y+14, r24	; 0x0e
     9f2:	9f 87       	std	Y+15, r25	; 0x0f
	
	//fprintf(&uart_out, "error: %i\n", regulator_p->error);
	
	return regulator_p->Kp * regulator_p->error + regulator_p->Ki * regulator_p->errorSum;
     9f4:	28 81       	ld	r18, Y
     9f6:	39 81       	ldd	r19, Y+1	; 0x01
     9f8:	4a 81       	ldd	r20, Y+2	; 0x02
     9fa:	5b 81       	ldd	r21, Y+3	; 0x03
     9fc:	c7 01       	movw	r24, r14
     9fe:	b6 01       	movw	r22, r12
     a00:	a0 d2       	rcall	.+1344   	; 0xf42 <__mulsf3>
     a02:	6b 01       	movw	r12, r22
     a04:	7c 01       	movw	r14, r24
     a06:	2c 81       	ldd	r18, Y+4	; 0x04
     a08:	3d 81       	ldd	r19, Y+5	; 0x05
     a0a:	4e 81       	ldd	r20, Y+6	; 0x06
     a0c:	5f 81       	ldd	r21, Y+7	; 0x07
     a0e:	c5 01       	movw	r24, r10
     a10:	b4 01       	movw	r22, r8
     a12:	97 d2       	rcall	.+1326   	; 0xf42 <__mulsf3>
     a14:	9b 01       	movw	r18, r22
     a16:	ac 01       	movw	r20, r24
     a18:	c7 01       	movw	r24, r14
     a1a:	b6 01       	movw	r22, r12
     a1c:	6f d1       	rcall	.+734    	; 0xcfc <__addsf3>
}
     a1e:	df 91       	pop	r29
     a20:	cf 91       	pop	r28
     a22:	1f 91       	pop	r17
     a24:	0f 91       	pop	r16
     a26:	ff 90       	pop	r15
     a28:	ef 90       	pop	r14
     a2a:	df 90       	pop	r13
     a2c:	cf 90       	pop	r12
     a2e:	bf 90       	pop	r11
     a30:	af 90       	pop	r10
     a32:	9f 90       	pop	r9
     a34:	8f 90       	pop	r8
     a36:	08 95       	ret

00000a38 <pwm_init>:
/// Set up 16-bit timers for pwm
/// 50 Hertz pwm period
void pwm_init(void)
{
	// PB5
	DDRB |= (1 << DDB5);
     a38:	25 9a       	sbi	0x04, 5	; 4
	
	// Select clock source
	ICR1 = PWM_TOP;
     a3a:	80 e4       	ldi	r24, 0x40	; 64
     a3c:	9c e9       	ldi	r25, 0x9C	; 156
     a3e:	90 93 87 00 	sts	0x0087, r25
     a42:	80 93 86 00 	sts	0x0086, r24
	//ICR1L = 40000	& 0xFF; 
	//ICR1H = (40000<<8) & 0xFF; // TOP = 310
	TCCR1B = (1 << CS11) & ~(1 << CS10 | 1 << CS12);     //((1 << CS12) | (1 << CS10)) & ~(1 << CS11); // prescaler = 8
     a46:	e1 e8       	ldi	r30, 0x81	; 129
     a48:	f0 e0       	ldi	r31, 0x00	; 0
     a4a:	82 e0       	ldi	r24, 0x02	; 2
     a4c:	80 83       	st	Z, r24
	TCCR1B |= (1 << WGM12 | 1 << WGM13);
     a4e:	80 81       	ld	r24, Z
     a50:	88 61       	ori	r24, 0x18	; 24
     a52:	80 83       	st	Z, r24
	TCCR1A |= (~(1 << COM1A0) & (1 << COM1A1)) | ((1 << WGM11) & ~(1 << WGM10));	// non-inverting fast pwm
     a54:	e0 e8       	ldi	r30, 0x80	; 128
     a56:	f0 e0       	ldi	r31, 0x00	; 0
     a58:	80 81       	ld	r24, Z
     a5a:	82 68       	ori	r24, 0x82	; 130
     a5c:	80 83       	st	Z, r24
	
	OCR1A = PWM_MID;
     a5e:	86 e8       	ldi	r24, 0x86	; 134
     a60:	9b e0       	ldi	r25, 0x0B	; 11
     a62:	90 93 89 00 	sts	0x0089, r25
     a66:	80 93 88 00 	sts	0x0088, r24
     a6a:	08 95       	ret

00000a6c <pwm_set_duty>:
}


void pwm_set_duty(int8_t duty){
     a6c:	88 23       	and	r24, r24
     a6e:	0c f4       	brge	.+2      	; 0xa72 <pwm_set_duty+0x6>
     a70:	80 e0       	ldi	r24, 0x00	; 0
     a72:	85 36       	cpi	r24, 0x65	; 101
     a74:	0c f0       	brlt	.+2      	; 0xa78 <pwm_set_duty+0xc>
     a76:	84 e6       	ldi	r24, 0x64	; 100
		duty = 100;
	} else if (duty < 0){
		duty = 0;
	}
	
	OCR1A = PWM_MIN + PWM_RES*duty;
     a78:	23 e1       	ldi	r18, 0x13	; 19
     a7a:	82 02       	muls	r24, r18
     a7c:	c0 01       	movw	r24, r0
     a7e:	11 24       	eor	r1, r1
     a80:	80 53       	subi	r24, 0x30	; 48
     a82:	98 4f       	sbci	r25, 0xF8	; 248
     a84:	90 93 89 00 	sts	0x0089, r25
     a88:	80 93 88 00 	sts	0x0088, r24
     a8c:	08 95       	ret

00000a8e <spi_ss_low>:
#include "avr/io.h"
#include <stdio.h>

/// Set slave select pin low
void spi_ss_low(){
	PORTB &= ~(1 << PB7);
     a8e:	2f 98       	cbi	0x05, 7	; 5
     a90:	08 95       	ret

00000a92 <spi_ss_high>:
}

/// Set slave select pin high
void spi_ss_high(){
	PORTB |= (1 << PB7);
     a92:	2f 9a       	sbi	0x05, 7	; 5
     a94:	08 95       	ret

00000a96 <spi_init>:

/// Initialize Atmega162 as SPI master
void spi_init(void)
{
	// setup IO pins
	DDRB |= (1<<DDB1 | 1<<DDB2 | 1<<DDB7 | 1<<DDB0);
     a96:	84 b1       	in	r24, 0x04	; 4
     a98:	87 68       	ori	r24, 0x87	; 135
     a9a:	84 b9       	out	0x04, r24	; 4
	DDRB &= ~(1<<DDB3); // not necessary
     a9c:	23 98       	cbi	0x04, 3	; 4
	
	// setup SPI
	SPCR = (1<<SPE | 1<<MSTR | 1<<SPR1 | 1<<SPR0 | 1<<CPOL | 1<<CPHA ) & ~(/*1<<CPOL | 1<<CPHA |*/ 1<<DORD);
     a9e:	8f e5       	ldi	r24, 0x5F	; 95
     aa0:	8c bd       	out	0x2c, r24	; 44
     aa2:	08 95       	ret

00000aa4 <spi_transmit>:
 * @param[in] data One byte of data to transmit
 * @returns Data recieved.
 */
uint8_t spi_transmit(uint8_t data)
{
	SPDR = data;
     aa4:	8e bd       	out	0x2e, r24	; 46
	while (!(SPSR & (1<<SPIF)));
     aa6:	0d b4       	in	r0, 0x2d	; 45
     aa8:	07 fe       	sbrs	r0, 7
     aaa:	fd cf       	rjmp	.-6      	; 0xaa6 <spi_transmit+0x2>
	
	return SPDR;
     aac:	8e b5       	in	r24, 0x2e	; 46
}
     aae:	08 95       	ret

00000ab0 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     ab0:	8c e0       	ldi	r24, 0x0C	; 12
     ab2:	80 93 b8 00 	sts	0x00B8, r24
     ab6:	8f ef       	ldi	r24, 0xFF	; 255
     ab8:	80 93 bb 00 	sts	0x00BB, r24
     abc:	84 e0       	ldi	r24, 0x04	; 4
     abe:	80 93 bc 00 	sts	0x00BC, r24
     ac2:	08 95       	ret

00000ac4 <TWI_Start_Transceiver_With_Data>:
     ac4:	ec eb       	ldi	r30, 0xBC	; 188
     ac6:	f0 e0       	ldi	r31, 0x00	; 0
     ac8:	20 81       	ld	r18, Z
     aca:	20 fd       	sbrc	r18, 0
     acc:	fd cf       	rjmp	.-6      	; 0xac8 <TWI_Start_Transceiver_With_Data+0x4>
     ace:	60 93 d7 03 	sts	0x03D7, r22
     ad2:	fc 01       	movw	r30, r24
     ad4:	20 81       	ld	r18, Z
     ad6:	20 93 d8 03 	sts	0x03D8, r18
     ada:	20 fd       	sbrc	r18, 0
     adc:	0c c0       	rjmp	.+24     	; 0xaf6 <TWI_Start_Transceiver_With_Data+0x32>
     ade:	62 30       	cpi	r22, 0x02	; 2
     ae0:	50 f0       	brcs	.+20     	; 0xaf6 <TWI_Start_Transceiver_With_Data+0x32>
     ae2:	dc 01       	movw	r26, r24
     ae4:	11 96       	adiw	r26, 0x01	; 1
     ae6:	e9 ed       	ldi	r30, 0xD9	; 217
     ae8:	f3 e0       	ldi	r31, 0x03	; 3
     aea:	81 e0       	ldi	r24, 0x01	; 1
     aec:	9d 91       	ld	r25, X+
     aee:	91 93       	st	Z+, r25
     af0:	8f 5f       	subi	r24, 0xFF	; 255
     af2:	86 13       	cpse	r24, r22
     af4:	fb cf       	rjmp	.-10     	; 0xaec <TWI_Start_Transceiver_With_Data+0x28>
     af6:	10 92 d6 03 	sts	0x03D6, r1
     afa:	88 ef       	ldi	r24, 0xF8	; 248
     afc:	80 93 00 02 	sts	0x0200, r24
     b00:	85 ea       	ldi	r24, 0xA5	; 165
     b02:	80 93 bc 00 	sts	0x00BC, r24
     b06:	08 95       	ret

00000b08 <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     b08:	1f 92       	push	r1
     b0a:	0f 92       	push	r0
     b0c:	0f b6       	in	r0, 0x3f	; 63
     b0e:	0f 92       	push	r0
     b10:	11 24       	eor	r1, r1
     b12:	0b b6       	in	r0, 0x3b	; 59
     b14:	0f 92       	push	r0
     b16:	2f 93       	push	r18
     b18:	3f 93       	push	r19
     b1a:	8f 93       	push	r24
     b1c:	9f 93       	push	r25
     b1e:	af 93       	push	r26
     b20:	bf 93       	push	r27
     b22:	ef 93       	push	r30
     b24:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     b26:	80 91 b9 00 	lds	r24, 0x00B9
     b2a:	90 e0       	ldi	r25, 0x00	; 0
     b2c:	fc 01       	movw	r30, r24
     b2e:	38 97       	sbiw	r30, 0x08	; 8
     b30:	e1 35       	cpi	r30, 0x51	; 81
     b32:	f1 05       	cpc	r31, r1
     b34:	08 f0       	brcs	.+2      	; 0xb38 <__vector_39+0x30>
     b36:	55 c0       	rjmp	.+170    	; 0xbe2 <__vector_39+0xda>
     b38:	ee 58       	subi	r30, 0x8E	; 142
     b3a:	ff 4f       	sbci	r31, 0xFF	; 255
     b3c:	65 c2       	rjmp	.+1226   	; 0x1008 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     b3e:	10 92 d5 03 	sts	0x03D5, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     b42:	e0 91 d5 03 	lds	r30, 0x03D5
     b46:	80 91 d7 03 	lds	r24, 0x03D7
     b4a:	e8 17       	cp	r30, r24
     b4c:	70 f4       	brcc	.+28     	; 0xb6a <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     b4e:	81 e0       	ldi	r24, 0x01	; 1
     b50:	8e 0f       	add	r24, r30
     b52:	80 93 d5 03 	sts	0x03D5, r24
     b56:	f0 e0       	ldi	r31, 0x00	; 0
     b58:	e8 52       	subi	r30, 0x28	; 40
     b5a:	fc 4f       	sbci	r31, 0xFC	; 252
     b5c:	80 81       	ld	r24, Z
     b5e:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     b62:	85 e8       	ldi	r24, 0x85	; 133
     b64:	80 93 bc 00 	sts	0x00BC, r24
     b68:	43 c0       	rjmp	.+134    	; 0xbf0 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     b6a:	80 91 d6 03 	lds	r24, 0x03D6
     b6e:	81 60       	ori	r24, 0x01	; 1
     b70:	80 93 d6 03 	sts	0x03D6, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     b74:	84 e9       	ldi	r24, 0x94	; 148
     b76:	80 93 bc 00 	sts	0x00BC, r24
     b7a:	3a c0       	rjmp	.+116    	; 0xbf0 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     b7c:	e0 91 d5 03 	lds	r30, 0x03D5
     b80:	81 e0       	ldi	r24, 0x01	; 1
     b82:	8e 0f       	add	r24, r30
     b84:	80 93 d5 03 	sts	0x03D5, r24
     b88:	80 91 bb 00 	lds	r24, 0x00BB
     b8c:	f0 e0       	ldi	r31, 0x00	; 0
     b8e:	e8 52       	subi	r30, 0x28	; 40
     b90:	fc 4f       	sbci	r31, 0xFC	; 252
     b92:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     b94:	20 91 d5 03 	lds	r18, 0x03D5
     b98:	30 e0       	ldi	r19, 0x00	; 0
     b9a:	80 91 d7 03 	lds	r24, 0x03D7
     b9e:	90 e0       	ldi	r25, 0x00	; 0
     ba0:	01 97       	sbiw	r24, 0x01	; 1
     ba2:	28 17       	cp	r18, r24
     ba4:	39 07       	cpc	r19, r25
     ba6:	24 f4       	brge	.+8      	; 0xbb0 <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     ba8:	85 ec       	ldi	r24, 0xC5	; 197
     baa:	80 93 bc 00 	sts	0x00BC, r24
     bae:	20 c0       	rjmp	.+64     	; 0xbf0 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     bb0:	85 e8       	ldi	r24, 0x85	; 133
     bb2:	80 93 bc 00 	sts	0x00BC, r24
     bb6:	1c c0       	rjmp	.+56     	; 0xbf0 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     bb8:	80 91 bb 00 	lds	r24, 0x00BB
     bbc:	e0 91 d5 03 	lds	r30, 0x03D5
     bc0:	f0 e0       	ldi	r31, 0x00	; 0
     bc2:	e8 52       	subi	r30, 0x28	; 40
     bc4:	fc 4f       	sbci	r31, 0xFC	; 252
     bc6:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     bc8:	80 91 d6 03 	lds	r24, 0x03D6
     bcc:	81 60       	ori	r24, 0x01	; 1
     bce:	80 93 d6 03 	sts	0x03D6, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     bd2:	84 e9       	ldi	r24, 0x94	; 148
     bd4:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     bd8:	0b c0       	rjmp	.+22     	; 0xbf0 <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     bda:	85 ea       	ldi	r24, 0xA5	; 165
     bdc:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     be0:	07 c0       	rjmp	.+14     	; 0xbf0 <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     be2:	80 91 b9 00 	lds	r24, 0x00B9
     be6:	80 93 00 02 	sts	0x0200, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     bea:	84 e0       	ldi	r24, 0x04	; 4
     bec:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     bf0:	ff 91       	pop	r31
     bf2:	ef 91       	pop	r30
     bf4:	bf 91       	pop	r27
     bf6:	af 91       	pop	r26
     bf8:	9f 91       	pop	r25
     bfa:	8f 91       	pop	r24
     bfc:	3f 91       	pop	r19
     bfe:	2f 91       	pop	r18
     c00:	0f 90       	pop	r0
     c02:	0b be       	out	0x3b, r0	; 59
     c04:	0f 90       	pop	r0
     c06:	0f be       	out	0x3f, r0	; 63
     c08:	0f 90       	pop	r0
     c0a:	1f 90       	pop	r1
     c0c:	18 95       	reti

00000c0e <uart_send>:
	{
		returnval = recv_buffer[recvtail++];
		recvtail = recvtail%BUFFER_MAX;
	}
	return returnval;
}
     c0e:	e0 ec       	ldi	r30, 0xC0	; 192
     c10:	f0 e0       	ldi	r31, 0x00	; 0
     c12:	90 81       	ld	r25, Z
     c14:	95 ff       	sbrs	r25, 5
     c16:	fd cf       	rjmp	.-6      	; 0xc12 <uart_send+0x4>
     c18:	80 93 c6 00 	sts	0x00C6, r24
     c1c:	80 e0       	ldi	r24, 0x00	; 0
     c1e:	90 e0       	ldi	r25, 0x00	; 0
     c20:	08 95       	ret

00000c22 <__vector_25>:
volatile char recv_buffer[BUFFER_MAX]; 	/*!< Buffer for storing recieved data*/
volatile int recvhead = 0;				/*!< Head of buffer. Where next recieved byte will be placed. */
volatile int recvtail = 0;				/*!< Tail of buffer. Where next read will occour. */

/// Interrupt vector for Rx. Place recieved data into buffer.
ISR(USART0_RX_vect){
     c22:	1f 92       	push	r1
     c24:	0f 92       	push	r0
     c26:	0f b6       	in	r0, 0x3f	; 63
     c28:	0f 92       	push	r0
     c2a:	11 24       	eor	r1, r1
     c2c:	0b b6       	in	r0, 0x3b	; 59
     c2e:	0f 92       	push	r0
     c30:	2f 93       	push	r18
     c32:	3f 93       	push	r19
     c34:	4f 93       	push	r20
     c36:	8f 93       	push	r24
     c38:	9f 93       	push	r25
     c3a:	ef 93       	push	r30
     c3c:	ff 93       	push	r31
	cli();
     c3e:	f8 94       	cli
	char input = UDR0;
     c40:	40 91 c6 00 	lds	r20, 0x00C6
	if((recvhead+1)%BUFFER_MAX != recvtail){		// Sjekk at bufferen ikke er full
     c44:	80 91 de 03 	lds	r24, 0x03DE
     c48:	90 91 df 03 	lds	r25, 0x03DF
     c4c:	20 91 dc 03 	lds	r18, 0x03DC
     c50:	30 91 dd 03 	lds	r19, 0x03DD
     c54:	01 96       	adiw	r24, 0x01	; 1
     c56:	8f 77       	andi	r24, 0x7F	; 127
     c58:	90 78       	andi	r25, 0x80	; 128
     c5a:	99 23       	and	r25, r25
     c5c:	24 f4       	brge	.+8      	; 0xc66 <__vector_25+0x44>
     c5e:	01 97       	sbiw	r24, 0x01	; 1
     c60:	80 68       	ori	r24, 0x80	; 128
     c62:	9f 6f       	ori	r25, 0xFF	; 255
     c64:	01 96       	adiw	r24, 0x01	; 1
     c66:	82 17       	cp	r24, r18
     c68:	93 07       	cpc	r25, r19
     c6a:	c1 f0       	breq	.+48     	; 0xc9c <__vector_25+0x7a>
		recv_buffer[recvhead] = input;				// If so, legg inn byte
     c6c:	e0 91 de 03 	lds	r30, 0x03DE
     c70:	f0 91 df 03 	lds	r31, 0x03DF
     c74:	e0 52       	subi	r30, 0x20	; 32
     c76:	fc 4f       	sbci	r31, 0xFC	; 252
     c78:	40 83       	st	Z, r20
		recvhead = (recvhead+1)%BUFFER_MAX;
     c7a:	80 91 de 03 	lds	r24, 0x03DE
     c7e:	90 91 df 03 	lds	r25, 0x03DF
     c82:	01 96       	adiw	r24, 0x01	; 1
     c84:	8f 77       	andi	r24, 0x7F	; 127
     c86:	90 78       	andi	r25, 0x80	; 128
     c88:	99 23       	and	r25, r25
     c8a:	24 f4       	brge	.+8      	; 0xc94 <__vector_25+0x72>
     c8c:	01 97       	sbiw	r24, 0x01	; 1
     c8e:	80 68       	ori	r24, 0x80	; 128
     c90:	9f 6f       	ori	r25, 0xFF	; 255
     c92:	01 96       	adiw	r24, 0x01	; 1
     c94:	90 93 df 03 	sts	0x03DF, r25
     c98:	80 93 de 03 	sts	0x03DE, r24
	}
	sei();
     c9c:	78 94       	sei
}
     c9e:	ff 91       	pop	r31
     ca0:	ef 91       	pop	r30
     ca2:	9f 91       	pop	r25
     ca4:	8f 91       	pop	r24
     ca6:	4f 91       	pop	r20
     ca8:	3f 91       	pop	r19
     caa:	2f 91       	pop	r18
     cac:	0f 90       	pop	r0
     cae:	0b be       	out	0x3b, r0	; 59
     cb0:	0f 90       	pop	r0
     cb2:	0f be       	out	0x3f, r0	; 63
     cb4:	0f 90       	pop	r0
     cb6:	1f 90       	pop	r1
     cb8:	18 95       	reti

00000cba <__vector_27>:

///\todo remove interrupt from Tx
ISR(USART0_TX_vect){
     cba:	1f 92       	push	r1
     cbc:	0f 92       	push	r0
     cbe:	0f b6       	in	r0, 0x3f	; 63
     cc0:	0f 92       	push	r0
     cc2:	11 24       	eor	r1, r1
	
}
     cc4:	0f 90       	pop	r0
     cc6:	0f be       	out	0x3f, r0	; 63
     cc8:	0f 90       	pop	r0
     cca:	1f 90       	pop	r1
     ccc:	18 95       	reti

00000cce <uart_init>:
///Initialize uart
void uart_init(void){
	
	// set baud rate
	int timerval = (F_CPU/(16*BAUD) - 1);
	UBRR0L = timerval&0xFF;
     cce:	87 e6       	ldi	r24, 0x67	; 103
     cd0:	80 93 c4 00 	sts	0x00C4, r24
	UBRR0H = (timerval>>8)&0x0F;
     cd4:	10 92 c5 00 	sts	0x00C5, r1
	
	// enable interupts on Rx & Tx, and enable Rx & Tx
	UCSR0B |= (1 << RXCIE0) | (1 << TXCIE0) | (1 << RXEN0) | (1 << TXEN0);
     cd8:	e1 ec       	ldi	r30, 0xC1	; 193
     cda:	f0 e0       	ldi	r31, 0x00	; 0
     cdc:	80 81       	ld	r24, Z
     cde:	88 6d       	ori	r24, 0xD8	; 216
     ce0:	80 83       	st	Z, r24
	
	// enable async mode
	UCSR0C &= ~(1 << UMSEL01); // changed from UMSEL0
     ce2:	e2 ec       	ldi	r30, 0xC2	; 194
     ce4:	f0 e0       	ldi	r31, 0x00	; 0
     ce6:	80 81       	ld	r24, Z
     ce8:	8f 77       	andi	r24, 0x7F	; 127
     cea:	80 83       	st	Z, r24
	
	// parity disable
	UCSR0C &= ~((1 << UPM00) | (1 << UPM10));
     cec:	80 81       	ld	r24, Z
     cee:	8f 7e       	andi	r24, 0xEF	; 239
     cf0:	80 83       	st	Z, r24
	
	// stop bit to 1
	UCSR0C &= ~(1 << USBS0);
     cf2:	80 81       	ld	r24, Z
     cf4:	87 7f       	andi	r24, 0xF7	; 247
     cf6:	80 83       	st	Z, r24
     cf8:	08 95       	ret

00000cfa <__subsf3>:
     cfa:	50 58       	subi	r21, 0x80	; 128

00000cfc <__addsf3>:
     cfc:	bb 27       	eor	r27, r27
     cfe:	aa 27       	eor	r26, r26
     d00:	0e d0       	rcall	.+28     	; 0xd1e <__addsf3x>
     d02:	e5 c0       	rjmp	.+458    	; 0xece <__fp_round>
     d04:	d6 d0       	rcall	.+428    	; 0xeb2 <__fp_pscA>
     d06:	30 f0       	brcs	.+12     	; 0xd14 <__addsf3+0x18>
     d08:	db d0       	rcall	.+438    	; 0xec0 <__fp_pscB>
     d0a:	20 f0       	brcs	.+8      	; 0xd14 <__addsf3+0x18>
     d0c:	31 f4       	brne	.+12     	; 0xd1a <__addsf3+0x1e>
     d0e:	9f 3f       	cpi	r25, 0xFF	; 255
     d10:	11 f4       	brne	.+4      	; 0xd16 <__addsf3+0x1a>
     d12:	1e f4       	brtc	.+6      	; 0xd1a <__addsf3+0x1e>
     d14:	cb c0       	rjmp	.+406    	; 0xeac <__fp_nan>
     d16:	0e f4       	brtc	.+2      	; 0xd1a <__addsf3+0x1e>
     d18:	e0 95       	com	r30
     d1a:	e7 fb       	bst	r30, 7
     d1c:	c1 c0       	rjmp	.+386    	; 0xea0 <__fp_inf>

00000d1e <__addsf3x>:
     d1e:	e9 2f       	mov	r30, r25
     d20:	e7 d0       	rcall	.+462    	; 0xef0 <__fp_split3>
     d22:	80 f3       	brcs	.-32     	; 0xd04 <__addsf3+0x8>
     d24:	ba 17       	cp	r27, r26
     d26:	62 07       	cpc	r22, r18
     d28:	73 07       	cpc	r23, r19
     d2a:	84 07       	cpc	r24, r20
     d2c:	95 07       	cpc	r25, r21
     d2e:	18 f0       	brcs	.+6      	; 0xd36 <__addsf3x+0x18>
     d30:	71 f4       	brne	.+28     	; 0xd4e <__addsf3x+0x30>
     d32:	9e f5       	brtc	.+102    	; 0xd9a <__addsf3x+0x7c>
     d34:	ff c0       	rjmp	.+510    	; 0xf34 <__fp_zero>
     d36:	0e f4       	brtc	.+2      	; 0xd3a <__addsf3x+0x1c>
     d38:	e0 95       	com	r30
     d3a:	0b 2e       	mov	r0, r27
     d3c:	ba 2f       	mov	r27, r26
     d3e:	a0 2d       	mov	r26, r0
     d40:	0b 01       	movw	r0, r22
     d42:	b9 01       	movw	r22, r18
     d44:	90 01       	movw	r18, r0
     d46:	0c 01       	movw	r0, r24
     d48:	ca 01       	movw	r24, r20
     d4a:	a0 01       	movw	r20, r0
     d4c:	11 24       	eor	r1, r1
     d4e:	ff 27       	eor	r31, r31
     d50:	59 1b       	sub	r21, r25
     d52:	99 f0       	breq	.+38     	; 0xd7a <__addsf3x+0x5c>
     d54:	59 3f       	cpi	r21, 0xF9	; 249
     d56:	50 f4       	brcc	.+20     	; 0xd6c <__addsf3x+0x4e>
     d58:	50 3e       	cpi	r21, 0xE0	; 224
     d5a:	68 f1       	brcs	.+90     	; 0xdb6 <__addsf3x+0x98>
     d5c:	1a 16       	cp	r1, r26
     d5e:	f0 40       	sbci	r31, 0x00	; 0
     d60:	a2 2f       	mov	r26, r18
     d62:	23 2f       	mov	r18, r19
     d64:	34 2f       	mov	r19, r20
     d66:	44 27       	eor	r20, r20
     d68:	58 5f       	subi	r21, 0xF8	; 248
     d6a:	f3 cf       	rjmp	.-26     	; 0xd52 <__addsf3x+0x34>
     d6c:	46 95       	lsr	r20
     d6e:	37 95       	ror	r19
     d70:	27 95       	ror	r18
     d72:	a7 95       	ror	r26
     d74:	f0 40       	sbci	r31, 0x00	; 0
     d76:	53 95       	inc	r21
     d78:	c9 f7       	brne	.-14     	; 0xd6c <__addsf3x+0x4e>
     d7a:	7e f4       	brtc	.+30     	; 0xd9a <__addsf3x+0x7c>
     d7c:	1f 16       	cp	r1, r31
     d7e:	ba 0b       	sbc	r27, r26
     d80:	62 0b       	sbc	r22, r18
     d82:	73 0b       	sbc	r23, r19
     d84:	84 0b       	sbc	r24, r20
     d86:	ba f0       	brmi	.+46     	; 0xdb6 <__addsf3x+0x98>
     d88:	91 50       	subi	r25, 0x01	; 1
     d8a:	a1 f0       	breq	.+40     	; 0xdb4 <__addsf3x+0x96>
     d8c:	ff 0f       	add	r31, r31
     d8e:	bb 1f       	adc	r27, r27
     d90:	66 1f       	adc	r22, r22
     d92:	77 1f       	adc	r23, r23
     d94:	88 1f       	adc	r24, r24
     d96:	c2 f7       	brpl	.-16     	; 0xd88 <__addsf3x+0x6a>
     d98:	0e c0       	rjmp	.+28     	; 0xdb6 <__addsf3x+0x98>
     d9a:	ba 0f       	add	r27, r26
     d9c:	62 1f       	adc	r22, r18
     d9e:	73 1f       	adc	r23, r19
     da0:	84 1f       	adc	r24, r20
     da2:	48 f4       	brcc	.+18     	; 0xdb6 <__addsf3x+0x98>
     da4:	87 95       	ror	r24
     da6:	77 95       	ror	r23
     da8:	67 95       	ror	r22
     daa:	b7 95       	ror	r27
     dac:	f7 95       	ror	r31
     dae:	9e 3f       	cpi	r25, 0xFE	; 254
     db0:	08 f0       	brcs	.+2      	; 0xdb4 <__addsf3x+0x96>
     db2:	b3 cf       	rjmp	.-154    	; 0xd1a <__addsf3+0x1e>
     db4:	93 95       	inc	r25
     db6:	88 0f       	add	r24, r24
     db8:	08 f0       	brcs	.+2      	; 0xdbc <__addsf3x+0x9e>
     dba:	99 27       	eor	r25, r25
     dbc:	ee 0f       	add	r30, r30
     dbe:	97 95       	ror	r25
     dc0:	87 95       	ror	r24
     dc2:	08 95       	ret

00000dc4 <__fixsfsi>:
     dc4:	04 d0       	rcall	.+8      	; 0xdce <__fixunssfsi>
     dc6:	68 94       	set
     dc8:	b1 11       	cpse	r27, r1
     dca:	b5 c0       	rjmp	.+362    	; 0xf36 <__fp_szero>
     dcc:	08 95       	ret

00000dce <__fixunssfsi>:
     dce:	98 d0       	rcall	.+304    	; 0xf00 <__fp_splitA>
     dd0:	88 f0       	brcs	.+34     	; 0xdf4 <__fixunssfsi+0x26>
     dd2:	9f 57       	subi	r25, 0x7F	; 127
     dd4:	90 f0       	brcs	.+36     	; 0xdfa <__fixunssfsi+0x2c>
     dd6:	b9 2f       	mov	r27, r25
     dd8:	99 27       	eor	r25, r25
     dda:	b7 51       	subi	r27, 0x17	; 23
     ddc:	a0 f0       	brcs	.+40     	; 0xe06 <__fixunssfsi+0x38>
     dde:	d1 f0       	breq	.+52     	; 0xe14 <__fixunssfsi+0x46>
     de0:	66 0f       	add	r22, r22
     de2:	77 1f       	adc	r23, r23
     de4:	88 1f       	adc	r24, r24
     de6:	99 1f       	adc	r25, r25
     de8:	1a f0       	brmi	.+6      	; 0xdf0 <__fixunssfsi+0x22>
     dea:	ba 95       	dec	r27
     dec:	c9 f7       	brne	.-14     	; 0xde0 <__fixunssfsi+0x12>
     dee:	12 c0       	rjmp	.+36     	; 0xe14 <__fixunssfsi+0x46>
     df0:	b1 30       	cpi	r27, 0x01	; 1
     df2:	81 f0       	breq	.+32     	; 0xe14 <__fixunssfsi+0x46>
     df4:	9f d0       	rcall	.+318    	; 0xf34 <__fp_zero>
     df6:	b1 e0       	ldi	r27, 0x01	; 1
     df8:	08 95       	ret
     dfa:	9c c0       	rjmp	.+312    	; 0xf34 <__fp_zero>
     dfc:	67 2f       	mov	r22, r23
     dfe:	78 2f       	mov	r23, r24
     e00:	88 27       	eor	r24, r24
     e02:	b8 5f       	subi	r27, 0xF8	; 248
     e04:	39 f0       	breq	.+14     	; 0xe14 <__fixunssfsi+0x46>
     e06:	b9 3f       	cpi	r27, 0xF9	; 249
     e08:	cc f3       	brlt	.-14     	; 0xdfc <__fixunssfsi+0x2e>
     e0a:	86 95       	lsr	r24
     e0c:	77 95       	ror	r23
     e0e:	67 95       	ror	r22
     e10:	b3 95       	inc	r27
     e12:	d9 f7       	brne	.-10     	; 0xe0a <__fixunssfsi+0x3c>
     e14:	3e f4       	brtc	.+14     	; 0xe24 <__fixunssfsi+0x56>
     e16:	90 95       	com	r25
     e18:	80 95       	com	r24
     e1a:	70 95       	com	r23
     e1c:	61 95       	neg	r22
     e1e:	7f 4f       	sbci	r23, 0xFF	; 255
     e20:	8f 4f       	sbci	r24, 0xFF	; 255
     e22:	9f 4f       	sbci	r25, 0xFF	; 255
     e24:	08 95       	ret

00000e26 <__floatunsisf>:
     e26:	e8 94       	clt
     e28:	09 c0       	rjmp	.+18     	; 0xe3c <__floatsisf+0x12>

00000e2a <__floatsisf>:
     e2a:	97 fb       	bst	r25, 7
     e2c:	3e f4       	brtc	.+14     	; 0xe3c <__floatsisf+0x12>
     e2e:	90 95       	com	r25
     e30:	80 95       	com	r24
     e32:	70 95       	com	r23
     e34:	61 95       	neg	r22
     e36:	7f 4f       	sbci	r23, 0xFF	; 255
     e38:	8f 4f       	sbci	r24, 0xFF	; 255
     e3a:	9f 4f       	sbci	r25, 0xFF	; 255
     e3c:	99 23       	and	r25, r25
     e3e:	a9 f0       	breq	.+42     	; 0xe6a <__floatsisf+0x40>
     e40:	f9 2f       	mov	r31, r25
     e42:	96 e9       	ldi	r25, 0x96	; 150
     e44:	bb 27       	eor	r27, r27
     e46:	93 95       	inc	r25
     e48:	f6 95       	lsr	r31
     e4a:	87 95       	ror	r24
     e4c:	77 95       	ror	r23
     e4e:	67 95       	ror	r22
     e50:	b7 95       	ror	r27
     e52:	f1 11       	cpse	r31, r1
     e54:	f8 cf       	rjmp	.-16     	; 0xe46 <__floatsisf+0x1c>
     e56:	fa f4       	brpl	.+62     	; 0xe96 <__floatsisf+0x6c>
     e58:	bb 0f       	add	r27, r27
     e5a:	11 f4       	brne	.+4      	; 0xe60 <__floatsisf+0x36>
     e5c:	60 ff       	sbrs	r22, 0
     e5e:	1b c0       	rjmp	.+54     	; 0xe96 <__floatsisf+0x6c>
     e60:	6f 5f       	subi	r22, 0xFF	; 255
     e62:	7f 4f       	sbci	r23, 0xFF	; 255
     e64:	8f 4f       	sbci	r24, 0xFF	; 255
     e66:	9f 4f       	sbci	r25, 0xFF	; 255
     e68:	16 c0       	rjmp	.+44     	; 0xe96 <__floatsisf+0x6c>
     e6a:	88 23       	and	r24, r24
     e6c:	11 f0       	breq	.+4      	; 0xe72 <__floatsisf+0x48>
     e6e:	96 e9       	ldi	r25, 0x96	; 150
     e70:	11 c0       	rjmp	.+34     	; 0xe94 <__floatsisf+0x6a>
     e72:	77 23       	and	r23, r23
     e74:	21 f0       	breq	.+8      	; 0xe7e <__floatsisf+0x54>
     e76:	9e e8       	ldi	r25, 0x8E	; 142
     e78:	87 2f       	mov	r24, r23
     e7a:	76 2f       	mov	r23, r22
     e7c:	05 c0       	rjmp	.+10     	; 0xe88 <__floatsisf+0x5e>
     e7e:	66 23       	and	r22, r22
     e80:	71 f0       	breq	.+28     	; 0xe9e <__floatsisf+0x74>
     e82:	96 e8       	ldi	r25, 0x86	; 134
     e84:	86 2f       	mov	r24, r22
     e86:	70 e0       	ldi	r23, 0x00	; 0
     e88:	60 e0       	ldi	r22, 0x00	; 0
     e8a:	2a f0       	brmi	.+10     	; 0xe96 <__floatsisf+0x6c>
     e8c:	9a 95       	dec	r25
     e8e:	66 0f       	add	r22, r22
     e90:	77 1f       	adc	r23, r23
     e92:	88 1f       	adc	r24, r24
     e94:	da f7       	brpl	.-10     	; 0xe8c <__floatsisf+0x62>
     e96:	88 0f       	add	r24, r24
     e98:	96 95       	lsr	r25
     e9a:	87 95       	ror	r24
     e9c:	97 f9       	bld	r25, 7
     e9e:	08 95       	ret

00000ea0 <__fp_inf>:
     ea0:	97 f9       	bld	r25, 7
     ea2:	9f 67       	ori	r25, 0x7F	; 127
     ea4:	80 e8       	ldi	r24, 0x80	; 128
     ea6:	70 e0       	ldi	r23, 0x00	; 0
     ea8:	60 e0       	ldi	r22, 0x00	; 0
     eaa:	08 95       	ret

00000eac <__fp_nan>:
     eac:	9f ef       	ldi	r25, 0xFF	; 255
     eae:	80 ec       	ldi	r24, 0xC0	; 192
     eb0:	08 95       	ret

00000eb2 <__fp_pscA>:
     eb2:	00 24       	eor	r0, r0
     eb4:	0a 94       	dec	r0
     eb6:	16 16       	cp	r1, r22
     eb8:	17 06       	cpc	r1, r23
     eba:	18 06       	cpc	r1, r24
     ebc:	09 06       	cpc	r0, r25
     ebe:	08 95       	ret

00000ec0 <__fp_pscB>:
     ec0:	00 24       	eor	r0, r0
     ec2:	0a 94       	dec	r0
     ec4:	12 16       	cp	r1, r18
     ec6:	13 06       	cpc	r1, r19
     ec8:	14 06       	cpc	r1, r20
     eca:	05 06       	cpc	r0, r21
     ecc:	08 95       	ret

00000ece <__fp_round>:
     ece:	09 2e       	mov	r0, r25
     ed0:	03 94       	inc	r0
     ed2:	00 0c       	add	r0, r0
     ed4:	11 f4       	brne	.+4      	; 0xeda <__fp_round+0xc>
     ed6:	88 23       	and	r24, r24
     ed8:	52 f0       	brmi	.+20     	; 0xeee <__fp_round+0x20>
     eda:	bb 0f       	add	r27, r27
     edc:	40 f4       	brcc	.+16     	; 0xeee <__fp_round+0x20>
     ede:	bf 2b       	or	r27, r31
     ee0:	11 f4       	brne	.+4      	; 0xee6 <__fp_round+0x18>
     ee2:	60 ff       	sbrs	r22, 0
     ee4:	04 c0       	rjmp	.+8      	; 0xeee <__fp_round+0x20>
     ee6:	6f 5f       	subi	r22, 0xFF	; 255
     ee8:	7f 4f       	sbci	r23, 0xFF	; 255
     eea:	8f 4f       	sbci	r24, 0xFF	; 255
     eec:	9f 4f       	sbci	r25, 0xFF	; 255
     eee:	08 95       	ret

00000ef0 <__fp_split3>:
     ef0:	57 fd       	sbrc	r21, 7
     ef2:	90 58       	subi	r25, 0x80	; 128
     ef4:	44 0f       	add	r20, r20
     ef6:	55 1f       	adc	r21, r21
     ef8:	59 f0       	breq	.+22     	; 0xf10 <__fp_splitA+0x10>
     efa:	5f 3f       	cpi	r21, 0xFF	; 255
     efc:	71 f0       	breq	.+28     	; 0xf1a <__fp_splitA+0x1a>
     efe:	47 95       	ror	r20

00000f00 <__fp_splitA>:
     f00:	88 0f       	add	r24, r24
     f02:	97 fb       	bst	r25, 7
     f04:	99 1f       	adc	r25, r25
     f06:	61 f0       	breq	.+24     	; 0xf20 <__fp_splitA+0x20>
     f08:	9f 3f       	cpi	r25, 0xFF	; 255
     f0a:	79 f0       	breq	.+30     	; 0xf2a <__fp_splitA+0x2a>
     f0c:	87 95       	ror	r24
     f0e:	08 95       	ret
     f10:	12 16       	cp	r1, r18
     f12:	13 06       	cpc	r1, r19
     f14:	14 06       	cpc	r1, r20
     f16:	55 1f       	adc	r21, r21
     f18:	f2 cf       	rjmp	.-28     	; 0xefe <__fp_split3+0xe>
     f1a:	46 95       	lsr	r20
     f1c:	f1 df       	rcall	.-30     	; 0xf00 <__fp_splitA>
     f1e:	08 c0       	rjmp	.+16     	; 0xf30 <__fp_splitA+0x30>
     f20:	16 16       	cp	r1, r22
     f22:	17 06       	cpc	r1, r23
     f24:	18 06       	cpc	r1, r24
     f26:	99 1f       	adc	r25, r25
     f28:	f1 cf       	rjmp	.-30     	; 0xf0c <__fp_splitA+0xc>
     f2a:	86 95       	lsr	r24
     f2c:	71 05       	cpc	r23, r1
     f2e:	61 05       	cpc	r22, r1
     f30:	08 94       	sec
     f32:	08 95       	ret

00000f34 <__fp_zero>:
     f34:	e8 94       	clt

00000f36 <__fp_szero>:
     f36:	bb 27       	eor	r27, r27
     f38:	66 27       	eor	r22, r22
     f3a:	77 27       	eor	r23, r23
     f3c:	cb 01       	movw	r24, r22
     f3e:	97 f9       	bld	r25, 7
     f40:	08 95       	ret

00000f42 <__mulsf3>:
     f42:	0b d0       	rcall	.+22     	; 0xf5a <__mulsf3x>
     f44:	c4 cf       	rjmp	.-120    	; 0xece <__fp_round>
     f46:	b5 df       	rcall	.-150    	; 0xeb2 <__fp_pscA>
     f48:	28 f0       	brcs	.+10     	; 0xf54 <__mulsf3+0x12>
     f4a:	ba df       	rcall	.-140    	; 0xec0 <__fp_pscB>
     f4c:	18 f0       	brcs	.+6      	; 0xf54 <__mulsf3+0x12>
     f4e:	95 23       	and	r25, r21
     f50:	09 f0       	breq	.+2      	; 0xf54 <__mulsf3+0x12>
     f52:	a6 cf       	rjmp	.-180    	; 0xea0 <__fp_inf>
     f54:	ab cf       	rjmp	.-170    	; 0xeac <__fp_nan>
     f56:	11 24       	eor	r1, r1
     f58:	ee cf       	rjmp	.-36     	; 0xf36 <__fp_szero>

00000f5a <__mulsf3x>:
     f5a:	ca df       	rcall	.-108    	; 0xef0 <__fp_split3>
     f5c:	a0 f3       	brcs	.-24     	; 0xf46 <__mulsf3+0x4>

00000f5e <__mulsf3_pse>:
     f5e:	95 9f       	mul	r25, r21
     f60:	d1 f3       	breq	.-12     	; 0xf56 <__mulsf3+0x14>
     f62:	95 0f       	add	r25, r21
     f64:	50 e0       	ldi	r21, 0x00	; 0
     f66:	55 1f       	adc	r21, r21
     f68:	62 9f       	mul	r22, r18
     f6a:	f0 01       	movw	r30, r0
     f6c:	72 9f       	mul	r23, r18
     f6e:	bb 27       	eor	r27, r27
     f70:	f0 0d       	add	r31, r0
     f72:	b1 1d       	adc	r27, r1
     f74:	63 9f       	mul	r22, r19
     f76:	aa 27       	eor	r26, r26
     f78:	f0 0d       	add	r31, r0
     f7a:	b1 1d       	adc	r27, r1
     f7c:	aa 1f       	adc	r26, r26
     f7e:	64 9f       	mul	r22, r20
     f80:	66 27       	eor	r22, r22
     f82:	b0 0d       	add	r27, r0
     f84:	a1 1d       	adc	r26, r1
     f86:	66 1f       	adc	r22, r22
     f88:	82 9f       	mul	r24, r18
     f8a:	22 27       	eor	r18, r18
     f8c:	b0 0d       	add	r27, r0
     f8e:	a1 1d       	adc	r26, r1
     f90:	62 1f       	adc	r22, r18
     f92:	73 9f       	mul	r23, r19
     f94:	b0 0d       	add	r27, r0
     f96:	a1 1d       	adc	r26, r1
     f98:	62 1f       	adc	r22, r18
     f9a:	83 9f       	mul	r24, r19
     f9c:	a0 0d       	add	r26, r0
     f9e:	61 1d       	adc	r22, r1
     fa0:	22 1f       	adc	r18, r18
     fa2:	74 9f       	mul	r23, r20
     fa4:	33 27       	eor	r19, r19
     fa6:	a0 0d       	add	r26, r0
     fa8:	61 1d       	adc	r22, r1
     faa:	23 1f       	adc	r18, r19
     fac:	84 9f       	mul	r24, r20
     fae:	60 0d       	add	r22, r0
     fb0:	21 1d       	adc	r18, r1
     fb2:	82 2f       	mov	r24, r18
     fb4:	76 2f       	mov	r23, r22
     fb6:	6a 2f       	mov	r22, r26
     fb8:	11 24       	eor	r1, r1
     fba:	9f 57       	subi	r25, 0x7F	; 127
     fbc:	50 40       	sbci	r21, 0x00	; 0
     fbe:	8a f0       	brmi	.+34     	; 0xfe2 <__mulsf3_pse+0x84>
     fc0:	e1 f0       	breq	.+56     	; 0xffa <__mulsf3_pse+0x9c>
     fc2:	88 23       	and	r24, r24
     fc4:	4a f0       	brmi	.+18     	; 0xfd8 <__mulsf3_pse+0x7a>
     fc6:	ee 0f       	add	r30, r30
     fc8:	ff 1f       	adc	r31, r31
     fca:	bb 1f       	adc	r27, r27
     fcc:	66 1f       	adc	r22, r22
     fce:	77 1f       	adc	r23, r23
     fd0:	88 1f       	adc	r24, r24
     fd2:	91 50       	subi	r25, 0x01	; 1
     fd4:	50 40       	sbci	r21, 0x00	; 0
     fd6:	a9 f7       	brne	.-22     	; 0xfc2 <__mulsf3_pse+0x64>
     fd8:	9e 3f       	cpi	r25, 0xFE	; 254
     fda:	51 05       	cpc	r21, r1
     fdc:	70 f0       	brcs	.+28     	; 0xffa <__mulsf3_pse+0x9c>
     fde:	60 cf       	rjmp	.-320    	; 0xea0 <__fp_inf>
     fe0:	aa cf       	rjmp	.-172    	; 0xf36 <__fp_szero>
     fe2:	5f 3f       	cpi	r21, 0xFF	; 255
     fe4:	ec f3       	brlt	.-6      	; 0xfe0 <__mulsf3_pse+0x82>
     fe6:	98 3e       	cpi	r25, 0xE8	; 232
     fe8:	dc f3       	brlt	.-10     	; 0xfe0 <__mulsf3_pse+0x82>
     fea:	86 95       	lsr	r24
     fec:	77 95       	ror	r23
     fee:	67 95       	ror	r22
     ff0:	b7 95       	ror	r27
     ff2:	f7 95       	ror	r31
     ff4:	e7 95       	ror	r30
     ff6:	9f 5f       	subi	r25, 0xFF	; 255
     ff8:	c1 f7       	brne	.-16     	; 0xfea <__mulsf3_pse+0x8c>
     ffa:	fe 2b       	or	r31, r30
     ffc:	88 0f       	add	r24, r24
     ffe:	91 1d       	adc	r25, r1
    1000:	96 95       	lsr	r25
    1002:	87 95       	ror	r24
    1004:	97 f9       	bld	r25, 7
    1006:	08 95       	ret

00001008 <__tablejump2__>:
    1008:	ee 0f       	add	r30, r30
    100a:	ff 1f       	adc	r31, r31

0000100c <__tablejump__>:
    100c:	05 90       	lpm	r0, Z+
    100e:	f4 91       	lpm	r31, Z
    1010:	e0 2d       	mov	r30, r0
    1012:	19 94       	eijmp

00001014 <__umulhisi3>:
    1014:	a2 9f       	mul	r26, r18
    1016:	b0 01       	movw	r22, r0
    1018:	b3 9f       	mul	r27, r19
    101a:	c0 01       	movw	r24, r0
    101c:	a3 9f       	mul	r26, r19
    101e:	70 0d       	add	r23, r0
    1020:	81 1d       	adc	r24, r1
    1022:	11 24       	eor	r1, r1
    1024:	91 1d       	adc	r25, r1
    1026:	b2 9f       	mul	r27, r18
    1028:	70 0d       	add	r23, r0
    102a:	81 1d       	adc	r24, r1
    102c:	11 24       	eor	r1, r1
    102e:	91 1d       	adc	r25, r1
    1030:	08 95       	ret

00001032 <__usmulhisi3>:
    1032:	f0 df       	rcall	.-32     	; 0x1014 <__umulhisi3>

00001034 <__usmulhisi3_tail>:
    1034:	b7 ff       	sbrs	r27, 7
    1036:	08 95       	ret
    1038:	82 1b       	sub	r24, r18
    103a:	93 0b       	sbc	r25, r19
    103c:	08 95       	ret

0000103e <fprintf>:
    103e:	cf 93       	push	r28
    1040:	df 93       	push	r29
    1042:	cd b7       	in	r28, 0x3d	; 61
    1044:	de b7       	in	r29, 0x3e	; 62
    1046:	ae 01       	movw	r20, r28
    1048:	46 5f       	subi	r20, 0xF6	; 246
    104a:	5f 4f       	sbci	r21, 0xFF	; 255
    104c:	68 85       	ldd	r22, Y+8	; 0x08
    104e:	79 85       	ldd	r23, Y+9	; 0x09
    1050:	8e 81       	ldd	r24, Y+6	; 0x06
    1052:	9f 81       	ldd	r25, Y+7	; 0x07
    1054:	77 d0       	rcall	.+238    	; 0x1144 <vfprintf>
    1056:	df 91       	pop	r29
    1058:	cf 91       	pop	r28
    105a:	08 95       	ret

0000105c <fputc>:
    105c:	0f 93       	push	r16
    105e:	1f 93       	push	r17
    1060:	cf 93       	push	r28
    1062:	df 93       	push	r29
    1064:	18 2f       	mov	r17, r24
    1066:	09 2f       	mov	r16, r25
    1068:	eb 01       	movw	r28, r22
    106a:	8b 81       	ldd	r24, Y+3	; 0x03
    106c:	81 fd       	sbrc	r24, 1
    106e:	03 c0       	rjmp	.+6      	; 0x1076 <fputc+0x1a>
    1070:	8f ef       	ldi	r24, 0xFF	; 255
    1072:	9f ef       	ldi	r25, 0xFF	; 255
    1074:	20 c0       	rjmp	.+64     	; 0x10b6 <fputc+0x5a>
    1076:	82 ff       	sbrs	r24, 2
    1078:	10 c0       	rjmp	.+32     	; 0x109a <fputc+0x3e>
    107a:	4e 81       	ldd	r20, Y+6	; 0x06
    107c:	5f 81       	ldd	r21, Y+7	; 0x07
    107e:	2c 81       	ldd	r18, Y+4	; 0x04
    1080:	3d 81       	ldd	r19, Y+5	; 0x05
    1082:	42 17       	cp	r20, r18
    1084:	53 07       	cpc	r21, r19
    1086:	7c f4       	brge	.+30     	; 0x10a6 <fputc+0x4a>
    1088:	e8 81       	ld	r30, Y
    108a:	f9 81       	ldd	r31, Y+1	; 0x01
    108c:	9f 01       	movw	r18, r30
    108e:	2f 5f       	subi	r18, 0xFF	; 255
    1090:	3f 4f       	sbci	r19, 0xFF	; 255
    1092:	39 83       	std	Y+1, r19	; 0x01
    1094:	28 83       	st	Y, r18
    1096:	10 83       	st	Z, r17
    1098:	06 c0       	rjmp	.+12     	; 0x10a6 <fputc+0x4a>
    109a:	e8 85       	ldd	r30, Y+8	; 0x08
    109c:	f9 85       	ldd	r31, Y+9	; 0x09
    109e:	81 2f       	mov	r24, r17
    10a0:	19 95       	eicall
    10a2:	89 2b       	or	r24, r25
    10a4:	29 f7       	brne	.-54     	; 0x1070 <fputc+0x14>
    10a6:	2e 81       	ldd	r18, Y+6	; 0x06
    10a8:	3f 81       	ldd	r19, Y+7	; 0x07
    10aa:	2f 5f       	subi	r18, 0xFF	; 255
    10ac:	3f 4f       	sbci	r19, 0xFF	; 255
    10ae:	3f 83       	std	Y+7, r19	; 0x07
    10b0:	2e 83       	std	Y+6, r18	; 0x06
    10b2:	81 2f       	mov	r24, r17
    10b4:	90 2f       	mov	r25, r16
    10b6:	df 91       	pop	r29
    10b8:	cf 91       	pop	r28
    10ba:	1f 91       	pop	r17
    10bc:	0f 91       	pop	r16
    10be:	08 95       	ret

000010c0 <fwrite>:
    10c0:	8f 92       	push	r8
    10c2:	9f 92       	push	r9
    10c4:	af 92       	push	r10
    10c6:	bf 92       	push	r11
    10c8:	cf 92       	push	r12
    10ca:	df 92       	push	r13
    10cc:	ef 92       	push	r14
    10ce:	ff 92       	push	r15
    10d0:	0f 93       	push	r16
    10d2:	1f 93       	push	r17
    10d4:	cf 93       	push	r28
    10d6:	df 93       	push	r29
    10d8:	6b 01       	movw	r12, r22
    10da:	4a 01       	movw	r8, r20
    10dc:	79 01       	movw	r14, r18
    10de:	d9 01       	movw	r26, r18
    10e0:	13 96       	adiw	r26, 0x03	; 3
    10e2:	2c 91       	ld	r18, X
    10e4:	21 ff       	sbrs	r18, 1
    10e6:	1d c0       	rjmp	.+58     	; 0x1122 <fwrite+0x62>
    10e8:	c0 e0       	ldi	r28, 0x00	; 0
    10ea:	d0 e0       	ldi	r29, 0x00	; 0
    10ec:	c8 15       	cp	r28, r8
    10ee:	d9 05       	cpc	r29, r9
    10f0:	d9 f0       	breq	.+54     	; 0x1128 <fwrite+0x68>
    10f2:	8c 01       	movw	r16, r24
    10f4:	5c 01       	movw	r10, r24
    10f6:	ac 0c       	add	r10, r12
    10f8:	bd 1c       	adc	r11, r13
    10fa:	c8 01       	movw	r24, r16
    10fc:	0a 15       	cp	r16, r10
    10fe:	1b 05       	cpc	r17, r11
    1100:	71 f0       	breq	.+28     	; 0x111e <fwrite+0x5e>
    1102:	0f 5f       	subi	r16, 0xFF	; 255
    1104:	1f 4f       	sbci	r17, 0xFF	; 255
    1106:	d7 01       	movw	r26, r14
    1108:	18 96       	adiw	r26, 0x08	; 8
    110a:	ed 91       	ld	r30, X+
    110c:	fc 91       	ld	r31, X
    110e:	19 97       	sbiw	r26, 0x09	; 9
    1110:	b7 01       	movw	r22, r14
    1112:	dc 01       	movw	r26, r24
    1114:	8c 91       	ld	r24, X
    1116:	19 95       	eicall
    1118:	89 2b       	or	r24, r25
    111a:	79 f3       	breq	.-34     	; 0x10fa <fwrite+0x3a>
    111c:	05 c0       	rjmp	.+10     	; 0x1128 <fwrite+0x68>
    111e:	21 96       	adiw	r28, 0x01	; 1
    1120:	e5 cf       	rjmp	.-54     	; 0x10ec <fwrite+0x2c>
    1122:	80 e0       	ldi	r24, 0x00	; 0
    1124:	90 e0       	ldi	r25, 0x00	; 0
    1126:	01 c0       	rjmp	.+2      	; 0x112a <fwrite+0x6a>
    1128:	ce 01       	movw	r24, r28
    112a:	df 91       	pop	r29
    112c:	cf 91       	pop	r28
    112e:	1f 91       	pop	r17
    1130:	0f 91       	pop	r16
    1132:	ff 90       	pop	r15
    1134:	ef 90       	pop	r14
    1136:	df 90       	pop	r13
    1138:	cf 90       	pop	r12
    113a:	bf 90       	pop	r11
    113c:	af 90       	pop	r10
    113e:	9f 90       	pop	r9
    1140:	8f 90       	pop	r8
    1142:	08 95       	ret

00001144 <vfprintf>:
    1144:	2f 92       	push	r2
    1146:	3f 92       	push	r3
    1148:	4f 92       	push	r4
    114a:	5f 92       	push	r5
    114c:	6f 92       	push	r6
    114e:	7f 92       	push	r7
    1150:	8f 92       	push	r8
    1152:	9f 92       	push	r9
    1154:	af 92       	push	r10
    1156:	bf 92       	push	r11
    1158:	cf 92       	push	r12
    115a:	df 92       	push	r13
    115c:	ef 92       	push	r14
    115e:	ff 92       	push	r15
    1160:	0f 93       	push	r16
    1162:	1f 93       	push	r17
    1164:	cf 93       	push	r28
    1166:	df 93       	push	r29
    1168:	cd b7       	in	r28, 0x3d	; 61
    116a:	de b7       	in	r29, 0x3e	; 62
    116c:	2c 97       	sbiw	r28, 0x0c	; 12
    116e:	0f b6       	in	r0, 0x3f	; 63
    1170:	f8 94       	cli
    1172:	de bf       	out	0x3e, r29	; 62
    1174:	0f be       	out	0x3f, r0	; 63
    1176:	cd bf       	out	0x3d, r28	; 61
    1178:	7c 01       	movw	r14, r24
    117a:	6b 01       	movw	r12, r22
    117c:	8a 01       	movw	r16, r20
    117e:	fc 01       	movw	r30, r24
    1180:	17 82       	std	Z+7, r1	; 0x07
    1182:	16 82       	std	Z+6, r1	; 0x06
    1184:	83 81       	ldd	r24, Z+3	; 0x03
    1186:	81 ff       	sbrs	r24, 1
    1188:	b0 c1       	rjmp	.+864    	; 0x14ea <vfprintf+0x3a6>
    118a:	ce 01       	movw	r24, r28
    118c:	01 96       	adiw	r24, 0x01	; 1
    118e:	4c 01       	movw	r8, r24
    1190:	f7 01       	movw	r30, r14
    1192:	93 81       	ldd	r25, Z+3	; 0x03
    1194:	f6 01       	movw	r30, r12
    1196:	93 fd       	sbrc	r25, 3
    1198:	85 91       	lpm	r24, Z+
    119a:	93 ff       	sbrs	r25, 3
    119c:	81 91       	ld	r24, Z+
    119e:	6f 01       	movw	r12, r30
    11a0:	88 23       	and	r24, r24
    11a2:	09 f4       	brne	.+2      	; 0x11a6 <vfprintf+0x62>
    11a4:	9e c1       	rjmp	.+828    	; 0x14e2 <vfprintf+0x39e>
    11a6:	85 32       	cpi	r24, 0x25	; 37
    11a8:	39 f4       	brne	.+14     	; 0x11b8 <vfprintf+0x74>
    11aa:	93 fd       	sbrc	r25, 3
    11ac:	85 91       	lpm	r24, Z+
    11ae:	93 ff       	sbrs	r25, 3
    11b0:	81 91       	ld	r24, Z+
    11b2:	6f 01       	movw	r12, r30
    11b4:	85 32       	cpi	r24, 0x25	; 37
    11b6:	21 f4       	brne	.+8      	; 0x11c0 <vfprintf+0x7c>
    11b8:	b7 01       	movw	r22, r14
    11ba:	90 e0       	ldi	r25, 0x00	; 0
    11bc:	4f df       	rcall	.-354    	; 0x105c <fputc>
    11be:	e8 cf       	rjmp	.-48     	; 0x1190 <vfprintf+0x4c>
    11c0:	51 2c       	mov	r5, r1
    11c2:	31 2c       	mov	r3, r1
    11c4:	20 e0       	ldi	r18, 0x00	; 0
    11c6:	20 32       	cpi	r18, 0x20	; 32
    11c8:	a0 f4       	brcc	.+40     	; 0x11f2 <vfprintf+0xae>
    11ca:	8b 32       	cpi	r24, 0x2B	; 43
    11cc:	69 f0       	breq	.+26     	; 0x11e8 <vfprintf+0xa4>
    11ce:	30 f4       	brcc	.+12     	; 0x11dc <vfprintf+0x98>
    11d0:	80 32       	cpi	r24, 0x20	; 32
    11d2:	59 f0       	breq	.+22     	; 0x11ea <vfprintf+0xa6>
    11d4:	83 32       	cpi	r24, 0x23	; 35
    11d6:	69 f4       	brne	.+26     	; 0x11f2 <vfprintf+0xae>
    11d8:	20 61       	ori	r18, 0x10	; 16
    11da:	2c c0       	rjmp	.+88     	; 0x1234 <vfprintf+0xf0>
    11dc:	8d 32       	cpi	r24, 0x2D	; 45
    11de:	39 f0       	breq	.+14     	; 0x11ee <vfprintf+0xaa>
    11e0:	80 33       	cpi	r24, 0x30	; 48
    11e2:	39 f4       	brne	.+14     	; 0x11f2 <vfprintf+0xae>
    11e4:	21 60       	ori	r18, 0x01	; 1
    11e6:	26 c0       	rjmp	.+76     	; 0x1234 <vfprintf+0xf0>
    11e8:	22 60       	ori	r18, 0x02	; 2
    11ea:	24 60       	ori	r18, 0x04	; 4
    11ec:	23 c0       	rjmp	.+70     	; 0x1234 <vfprintf+0xf0>
    11ee:	28 60       	ori	r18, 0x08	; 8
    11f0:	21 c0       	rjmp	.+66     	; 0x1234 <vfprintf+0xf0>
    11f2:	27 fd       	sbrc	r18, 7
    11f4:	27 c0       	rjmp	.+78     	; 0x1244 <vfprintf+0x100>
    11f6:	30 ed       	ldi	r19, 0xD0	; 208
    11f8:	38 0f       	add	r19, r24
    11fa:	3a 30       	cpi	r19, 0x0A	; 10
    11fc:	78 f4       	brcc	.+30     	; 0x121c <vfprintf+0xd8>
    11fe:	26 ff       	sbrs	r18, 6
    1200:	06 c0       	rjmp	.+12     	; 0x120e <vfprintf+0xca>
    1202:	fa e0       	ldi	r31, 0x0A	; 10
    1204:	5f 9e       	mul	r5, r31
    1206:	30 0d       	add	r19, r0
    1208:	11 24       	eor	r1, r1
    120a:	53 2e       	mov	r5, r19
    120c:	13 c0       	rjmp	.+38     	; 0x1234 <vfprintf+0xf0>
    120e:	8a e0       	ldi	r24, 0x0A	; 10
    1210:	38 9e       	mul	r3, r24
    1212:	30 0d       	add	r19, r0
    1214:	11 24       	eor	r1, r1
    1216:	33 2e       	mov	r3, r19
    1218:	20 62       	ori	r18, 0x20	; 32
    121a:	0c c0       	rjmp	.+24     	; 0x1234 <vfprintf+0xf0>
    121c:	8e 32       	cpi	r24, 0x2E	; 46
    121e:	21 f4       	brne	.+8      	; 0x1228 <vfprintf+0xe4>
    1220:	26 fd       	sbrc	r18, 6
    1222:	5f c1       	rjmp	.+702    	; 0x14e2 <vfprintf+0x39e>
    1224:	20 64       	ori	r18, 0x40	; 64
    1226:	06 c0       	rjmp	.+12     	; 0x1234 <vfprintf+0xf0>
    1228:	8c 36       	cpi	r24, 0x6C	; 108
    122a:	11 f4       	brne	.+4      	; 0x1230 <vfprintf+0xec>
    122c:	20 68       	ori	r18, 0x80	; 128
    122e:	02 c0       	rjmp	.+4      	; 0x1234 <vfprintf+0xf0>
    1230:	88 36       	cpi	r24, 0x68	; 104
    1232:	41 f4       	brne	.+16     	; 0x1244 <vfprintf+0x100>
    1234:	f6 01       	movw	r30, r12
    1236:	93 fd       	sbrc	r25, 3
    1238:	85 91       	lpm	r24, Z+
    123a:	93 ff       	sbrs	r25, 3
    123c:	81 91       	ld	r24, Z+
    123e:	6f 01       	movw	r12, r30
    1240:	81 11       	cpse	r24, r1
    1242:	c1 cf       	rjmp	.-126    	; 0x11c6 <vfprintf+0x82>
    1244:	98 2f       	mov	r25, r24
    1246:	9f 7d       	andi	r25, 0xDF	; 223
    1248:	95 54       	subi	r25, 0x45	; 69
    124a:	93 30       	cpi	r25, 0x03	; 3
    124c:	28 f4       	brcc	.+10     	; 0x1258 <vfprintf+0x114>
    124e:	0c 5f       	subi	r16, 0xFC	; 252
    1250:	1f 4f       	sbci	r17, 0xFF	; 255
    1252:	ff e3       	ldi	r31, 0x3F	; 63
    1254:	f9 83       	std	Y+1, r31	; 0x01
    1256:	0d c0       	rjmp	.+26     	; 0x1272 <vfprintf+0x12e>
    1258:	83 36       	cpi	r24, 0x63	; 99
    125a:	31 f0       	breq	.+12     	; 0x1268 <vfprintf+0x124>
    125c:	83 37       	cpi	r24, 0x73	; 115
    125e:	71 f0       	breq	.+28     	; 0x127c <vfprintf+0x138>
    1260:	83 35       	cpi	r24, 0x53	; 83
    1262:	09 f0       	breq	.+2      	; 0x1266 <vfprintf+0x122>
    1264:	57 c0       	rjmp	.+174    	; 0x1314 <vfprintf+0x1d0>
    1266:	21 c0       	rjmp	.+66     	; 0x12aa <vfprintf+0x166>
    1268:	f8 01       	movw	r30, r16
    126a:	80 81       	ld	r24, Z
    126c:	89 83       	std	Y+1, r24	; 0x01
    126e:	0e 5f       	subi	r16, 0xFE	; 254
    1270:	1f 4f       	sbci	r17, 0xFF	; 255
    1272:	44 24       	eor	r4, r4
    1274:	43 94       	inc	r4
    1276:	51 2c       	mov	r5, r1
    1278:	54 01       	movw	r10, r8
    127a:	14 c0       	rjmp	.+40     	; 0x12a4 <vfprintf+0x160>
    127c:	38 01       	movw	r6, r16
    127e:	f2 e0       	ldi	r31, 0x02	; 2
    1280:	6f 0e       	add	r6, r31
    1282:	71 1c       	adc	r7, r1
    1284:	f8 01       	movw	r30, r16
    1286:	a0 80       	ld	r10, Z
    1288:	b1 80       	ldd	r11, Z+1	; 0x01
    128a:	26 ff       	sbrs	r18, 6
    128c:	03 c0       	rjmp	.+6      	; 0x1294 <vfprintf+0x150>
    128e:	65 2d       	mov	r22, r5
    1290:	70 e0       	ldi	r23, 0x00	; 0
    1292:	02 c0       	rjmp	.+4      	; 0x1298 <vfprintf+0x154>
    1294:	6f ef       	ldi	r22, 0xFF	; 255
    1296:	7f ef       	ldi	r23, 0xFF	; 255
    1298:	c5 01       	movw	r24, r10
    129a:	2c 87       	std	Y+12, r18	; 0x0c
    129c:	4c d1       	rcall	.+664    	; 0x1536 <strnlen>
    129e:	2c 01       	movw	r4, r24
    12a0:	83 01       	movw	r16, r6
    12a2:	2c 85       	ldd	r18, Y+12	; 0x0c
    12a4:	2f 77       	andi	r18, 0x7F	; 127
    12a6:	22 2e       	mov	r2, r18
    12a8:	16 c0       	rjmp	.+44     	; 0x12d6 <vfprintf+0x192>
    12aa:	38 01       	movw	r6, r16
    12ac:	f2 e0       	ldi	r31, 0x02	; 2
    12ae:	6f 0e       	add	r6, r31
    12b0:	71 1c       	adc	r7, r1
    12b2:	f8 01       	movw	r30, r16
    12b4:	a0 80       	ld	r10, Z
    12b6:	b1 80       	ldd	r11, Z+1	; 0x01
    12b8:	26 ff       	sbrs	r18, 6
    12ba:	03 c0       	rjmp	.+6      	; 0x12c2 <vfprintf+0x17e>
    12bc:	65 2d       	mov	r22, r5
    12be:	70 e0       	ldi	r23, 0x00	; 0
    12c0:	02 c0       	rjmp	.+4      	; 0x12c6 <vfprintf+0x182>
    12c2:	6f ef       	ldi	r22, 0xFF	; 255
    12c4:	7f ef       	ldi	r23, 0xFF	; 255
    12c6:	c5 01       	movw	r24, r10
    12c8:	2c 87       	std	Y+12, r18	; 0x0c
    12ca:	2a d1       	rcall	.+596    	; 0x1520 <strnlen_P>
    12cc:	2c 01       	movw	r4, r24
    12ce:	2c 85       	ldd	r18, Y+12	; 0x0c
    12d0:	20 68       	ori	r18, 0x80	; 128
    12d2:	22 2e       	mov	r2, r18
    12d4:	83 01       	movw	r16, r6
    12d6:	23 fc       	sbrc	r2, 3
    12d8:	19 c0       	rjmp	.+50     	; 0x130c <vfprintf+0x1c8>
    12da:	83 2d       	mov	r24, r3
    12dc:	90 e0       	ldi	r25, 0x00	; 0
    12de:	48 16       	cp	r4, r24
    12e0:	59 06       	cpc	r5, r25
    12e2:	a0 f4       	brcc	.+40     	; 0x130c <vfprintf+0x1c8>
    12e4:	b7 01       	movw	r22, r14
    12e6:	80 e2       	ldi	r24, 0x20	; 32
    12e8:	90 e0       	ldi	r25, 0x00	; 0
    12ea:	b8 de       	rcall	.-656    	; 0x105c <fputc>
    12ec:	3a 94       	dec	r3
    12ee:	f5 cf       	rjmp	.-22     	; 0x12da <vfprintf+0x196>
    12f0:	f5 01       	movw	r30, r10
    12f2:	27 fc       	sbrc	r2, 7
    12f4:	85 91       	lpm	r24, Z+
    12f6:	27 fe       	sbrs	r2, 7
    12f8:	81 91       	ld	r24, Z+
    12fa:	5f 01       	movw	r10, r30
    12fc:	b7 01       	movw	r22, r14
    12fe:	90 e0       	ldi	r25, 0x00	; 0
    1300:	ad de       	rcall	.-678    	; 0x105c <fputc>
    1302:	31 10       	cpse	r3, r1
    1304:	3a 94       	dec	r3
    1306:	f1 e0       	ldi	r31, 0x01	; 1
    1308:	4f 1a       	sub	r4, r31
    130a:	51 08       	sbc	r5, r1
    130c:	41 14       	cp	r4, r1
    130e:	51 04       	cpc	r5, r1
    1310:	79 f7       	brne	.-34     	; 0x12f0 <vfprintf+0x1ac>
    1312:	de c0       	rjmp	.+444    	; 0x14d0 <vfprintf+0x38c>
    1314:	84 36       	cpi	r24, 0x64	; 100
    1316:	11 f0       	breq	.+4      	; 0x131c <vfprintf+0x1d8>
    1318:	89 36       	cpi	r24, 0x69	; 105
    131a:	31 f5       	brne	.+76     	; 0x1368 <vfprintf+0x224>
    131c:	f8 01       	movw	r30, r16
    131e:	27 ff       	sbrs	r18, 7
    1320:	07 c0       	rjmp	.+14     	; 0x1330 <vfprintf+0x1ec>
    1322:	60 81       	ld	r22, Z
    1324:	71 81       	ldd	r23, Z+1	; 0x01
    1326:	82 81       	ldd	r24, Z+2	; 0x02
    1328:	93 81       	ldd	r25, Z+3	; 0x03
    132a:	0c 5f       	subi	r16, 0xFC	; 252
    132c:	1f 4f       	sbci	r17, 0xFF	; 255
    132e:	08 c0       	rjmp	.+16     	; 0x1340 <vfprintf+0x1fc>
    1330:	60 81       	ld	r22, Z
    1332:	71 81       	ldd	r23, Z+1	; 0x01
    1334:	88 27       	eor	r24, r24
    1336:	77 fd       	sbrc	r23, 7
    1338:	80 95       	com	r24
    133a:	98 2f       	mov	r25, r24
    133c:	0e 5f       	subi	r16, 0xFE	; 254
    133e:	1f 4f       	sbci	r17, 0xFF	; 255
    1340:	2f 76       	andi	r18, 0x6F	; 111
    1342:	b2 2e       	mov	r11, r18
    1344:	97 ff       	sbrs	r25, 7
    1346:	09 c0       	rjmp	.+18     	; 0x135a <vfprintf+0x216>
    1348:	90 95       	com	r25
    134a:	80 95       	com	r24
    134c:	70 95       	com	r23
    134e:	61 95       	neg	r22
    1350:	7f 4f       	sbci	r23, 0xFF	; 255
    1352:	8f 4f       	sbci	r24, 0xFF	; 255
    1354:	9f 4f       	sbci	r25, 0xFF	; 255
    1356:	20 68       	ori	r18, 0x80	; 128
    1358:	b2 2e       	mov	r11, r18
    135a:	2a e0       	ldi	r18, 0x0A	; 10
    135c:	30 e0       	ldi	r19, 0x00	; 0
    135e:	a4 01       	movw	r20, r8
    1360:	f5 d0       	rcall	.+490    	; 0x154c <__ultoa_invert>
    1362:	a8 2e       	mov	r10, r24
    1364:	a8 18       	sub	r10, r8
    1366:	43 c0       	rjmp	.+134    	; 0x13ee <vfprintf+0x2aa>
    1368:	85 37       	cpi	r24, 0x75	; 117
    136a:	29 f4       	brne	.+10     	; 0x1376 <vfprintf+0x232>
    136c:	2f 7e       	andi	r18, 0xEF	; 239
    136e:	b2 2e       	mov	r11, r18
    1370:	2a e0       	ldi	r18, 0x0A	; 10
    1372:	30 e0       	ldi	r19, 0x00	; 0
    1374:	25 c0       	rjmp	.+74     	; 0x13c0 <vfprintf+0x27c>
    1376:	f2 2f       	mov	r31, r18
    1378:	f9 7f       	andi	r31, 0xF9	; 249
    137a:	bf 2e       	mov	r11, r31
    137c:	8f 36       	cpi	r24, 0x6F	; 111
    137e:	c1 f0       	breq	.+48     	; 0x13b0 <vfprintf+0x26c>
    1380:	18 f4       	brcc	.+6      	; 0x1388 <vfprintf+0x244>
    1382:	88 35       	cpi	r24, 0x58	; 88
    1384:	79 f0       	breq	.+30     	; 0x13a4 <vfprintf+0x260>
    1386:	ad c0       	rjmp	.+346    	; 0x14e2 <vfprintf+0x39e>
    1388:	80 37       	cpi	r24, 0x70	; 112
    138a:	19 f0       	breq	.+6      	; 0x1392 <vfprintf+0x24e>
    138c:	88 37       	cpi	r24, 0x78	; 120
    138e:	21 f0       	breq	.+8      	; 0x1398 <vfprintf+0x254>
    1390:	a8 c0       	rjmp	.+336    	; 0x14e2 <vfprintf+0x39e>
    1392:	2f 2f       	mov	r18, r31
    1394:	20 61       	ori	r18, 0x10	; 16
    1396:	b2 2e       	mov	r11, r18
    1398:	b4 fe       	sbrs	r11, 4
    139a:	0d c0       	rjmp	.+26     	; 0x13b6 <vfprintf+0x272>
    139c:	8b 2d       	mov	r24, r11
    139e:	84 60       	ori	r24, 0x04	; 4
    13a0:	b8 2e       	mov	r11, r24
    13a2:	09 c0       	rjmp	.+18     	; 0x13b6 <vfprintf+0x272>
    13a4:	24 ff       	sbrs	r18, 4
    13a6:	0a c0       	rjmp	.+20     	; 0x13bc <vfprintf+0x278>
    13a8:	9f 2f       	mov	r25, r31
    13aa:	96 60       	ori	r25, 0x06	; 6
    13ac:	b9 2e       	mov	r11, r25
    13ae:	06 c0       	rjmp	.+12     	; 0x13bc <vfprintf+0x278>
    13b0:	28 e0       	ldi	r18, 0x08	; 8
    13b2:	30 e0       	ldi	r19, 0x00	; 0
    13b4:	05 c0       	rjmp	.+10     	; 0x13c0 <vfprintf+0x27c>
    13b6:	20 e1       	ldi	r18, 0x10	; 16
    13b8:	30 e0       	ldi	r19, 0x00	; 0
    13ba:	02 c0       	rjmp	.+4      	; 0x13c0 <vfprintf+0x27c>
    13bc:	20 e1       	ldi	r18, 0x10	; 16
    13be:	32 e0       	ldi	r19, 0x02	; 2
    13c0:	f8 01       	movw	r30, r16
    13c2:	b7 fe       	sbrs	r11, 7
    13c4:	07 c0       	rjmp	.+14     	; 0x13d4 <vfprintf+0x290>
    13c6:	60 81       	ld	r22, Z
    13c8:	71 81       	ldd	r23, Z+1	; 0x01
    13ca:	82 81       	ldd	r24, Z+2	; 0x02
    13cc:	93 81       	ldd	r25, Z+3	; 0x03
    13ce:	0c 5f       	subi	r16, 0xFC	; 252
    13d0:	1f 4f       	sbci	r17, 0xFF	; 255
    13d2:	06 c0       	rjmp	.+12     	; 0x13e0 <vfprintf+0x29c>
    13d4:	60 81       	ld	r22, Z
    13d6:	71 81       	ldd	r23, Z+1	; 0x01
    13d8:	80 e0       	ldi	r24, 0x00	; 0
    13da:	90 e0       	ldi	r25, 0x00	; 0
    13dc:	0e 5f       	subi	r16, 0xFE	; 254
    13de:	1f 4f       	sbci	r17, 0xFF	; 255
    13e0:	a4 01       	movw	r20, r8
    13e2:	b4 d0       	rcall	.+360    	; 0x154c <__ultoa_invert>
    13e4:	a8 2e       	mov	r10, r24
    13e6:	a8 18       	sub	r10, r8
    13e8:	fb 2d       	mov	r31, r11
    13ea:	ff 77       	andi	r31, 0x7F	; 127
    13ec:	bf 2e       	mov	r11, r31
    13ee:	b6 fe       	sbrs	r11, 6
    13f0:	0b c0       	rjmp	.+22     	; 0x1408 <vfprintf+0x2c4>
    13f2:	2b 2d       	mov	r18, r11
    13f4:	2e 7f       	andi	r18, 0xFE	; 254
    13f6:	a5 14       	cp	r10, r5
    13f8:	50 f4       	brcc	.+20     	; 0x140e <vfprintf+0x2ca>
    13fa:	b4 fe       	sbrs	r11, 4
    13fc:	0a c0       	rjmp	.+20     	; 0x1412 <vfprintf+0x2ce>
    13fe:	b2 fc       	sbrc	r11, 2
    1400:	08 c0       	rjmp	.+16     	; 0x1412 <vfprintf+0x2ce>
    1402:	2b 2d       	mov	r18, r11
    1404:	2e 7e       	andi	r18, 0xEE	; 238
    1406:	05 c0       	rjmp	.+10     	; 0x1412 <vfprintf+0x2ce>
    1408:	7a 2c       	mov	r7, r10
    140a:	2b 2d       	mov	r18, r11
    140c:	03 c0       	rjmp	.+6      	; 0x1414 <vfprintf+0x2d0>
    140e:	7a 2c       	mov	r7, r10
    1410:	01 c0       	rjmp	.+2      	; 0x1414 <vfprintf+0x2d0>
    1412:	75 2c       	mov	r7, r5
    1414:	24 ff       	sbrs	r18, 4
    1416:	0d c0       	rjmp	.+26     	; 0x1432 <vfprintf+0x2ee>
    1418:	fe 01       	movw	r30, r28
    141a:	ea 0d       	add	r30, r10
    141c:	f1 1d       	adc	r31, r1
    141e:	80 81       	ld	r24, Z
    1420:	80 33       	cpi	r24, 0x30	; 48
    1422:	11 f4       	brne	.+4      	; 0x1428 <vfprintf+0x2e4>
    1424:	29 7e       	andi	r18, 0xE9	; 233
    1426:	09 c0       	rjmp	.+18     	; 0x143a <vfprintf+0x2f6>
    1428:	22 ff       	sbrs	r18, 2
    142a:	06 c0       	rjmp	.+12     	; 0x1438 <vfprintf+0x2f4>
    142c:	73 94       	inc	r7
    142e:	73 94       	inc	r7
    1430:	04 c0       	rjmp	.+8      	; 0x143a <vfprintf+0x2f6>
    1432:	82 2f       	mov	r24, r18
    1434:	86 78       	andi	r24, 0x86	; 134
    1436:	09 f0       	breq	.+2      	; 0x143a <vfprintf+0x2f6>
    1438:	73 94       	inc	r7
    143a:	23 fd       	sbrc	r18, 3
    143c:	12 c0       	rjmp	.+36     	; 0x1462 <vfprintf+0x31e>
    143e:	20 ff       	sbrs	r18, 0
    1440:	06 c0       	rjmp	.+12     	; 0x144e <vfprintf+0x30a>
    1442:	5a 2c       	mov	r5, r10
    1444:	73 14       	cp	r7, r3
    1446:	18 f4       	brcc	.+6      	; 0x144e <vfprintf+0x30a>
    1448:	53 0c       	add	r5, r3
    144a:	57 18       	sub	r5, r7
    144c:	73 2c       	mov	r7, r3
    144e:	73 14       	cp	r7, r3
    1450:	60 f4       	brcc	.+24     	; 0x146a <vfprintf+0x326>
    1452:	b7 01       	movw	r22, r14
    1454:	80 e2       	ldi	r24, 0x20	; 32
    1456:	90 e0       	ldi	r25, 0x00	; 0
    1458:	2c 87       	std	Y+12, r18	; 0x0c
    145a:	00 de       	rcall	.-1024   	; 0x105c <fputc>
    145c:	73 94       	inc	r7
    145e:	2c 85       	ldd	r18, Y+12	; 0x0c
    1460:	f6 cf       	rjmp	.-20     	; 0x144e <vfprintf+0x30a>
    1462:	73 14       	cp	r7, r3
    1464:	10 f4       	brcc	.+4      	; 0x146a <vfprintf+0x326>
    1466:	37 18       	sub	r3, r7
    1468:	01 c0       	rjmp	.+2      	; 0x146c <vfprintf+0x328>
    146a:	31 2c       	mov	r3, r1
    146c:	24 ff       	sbrs	r18, 4
    146e:	11 c0       	rjmp	.+34     	; 0x1492 <vfprintf+0x34e>
    1470:	b7 01       	movw	r22, r14
    1472:	80 e3       	ldi	r24, 0x30	; 48
    1474:	90 e0       	ldi	r25, 0x00	; 0
    1476:	2c 87       	std	Y+12, r18	; 0x0c
    1478:	f1 dd       	rcall	.-1054   	; 0x105c <fputc>
    147a:	2c 85       	ldd	r18, Y+12	; 0x0c
    147c:	22 ff       	sbrs	r18, 2
    147e:	16 c0       	rjmp	.+44     	; 0x14ac <vfprintf+0x368>
    1480:	21 ff       	sbrs	r18, 1
    1482:	03 c0       	rjmp	.+6      	; 0x148a <vfprintf+0x346>
    1484:	88 e5       	ldi	r24, 0x58	; 88
    1486:	90 e0       	ldi	r25, 0x00	; 0
    1488:	02 c0       	rjmp	.+4      	; 0x148e <vfprintf+0x34a>
    148a:	88 e7       	ldi	r24, 0x78	; 120
    148c:	90 e0       	ldi	r25, 0x00	; 0
    148e:	b7 01       	movw	r22, r14
    1490:	0c c0       	rjmp	.+24     	; 0x14aa <vfprintf+0x366>
    1492:	82 2f       	mov	r24, r18
    1494:	86 78       	andi	r24, 0x86	; 134
    1496:	51 f0       	breq	.+20     	; 0x14ac <vfprintf+0x368>
    1498:	21 fd       	sbrc	r18, 1
    149a:	02 c0       	rjmp	.+4      	; 0x14a0 <vfprintf+0x35c>
    149c:	80 e2       	ldi	r24, 0x20	; 32
    149e:	01 c0       	rjmp	.+2      	; 0x14a2 <vfprintf+0x35e>
    14a0:	8b e2       	ldi	r24, 0x2B	; 43
    14a2:	27 fd       	sbrc	r18, 7
    14a4:	8d e2       	ldi	r24, 0x2D	; 45
    14a6:	b7 01       	movw	r22, r14
    14a8:	90 e0       	ldi	r25, 0x00	; 0
    14aa:	d8 dd       	rcall	.-1104   	; 0x105c <fputc>
    14ac:	a5 14       	cp	r10, r5
    14ae:	30 f4       	brcc	.+12     	; 0x14bc <vfprintf+0x378>
    14b0:	b7 01       	movw	r22, r14
    14b2:	80 e3       	ldi	r24, 0x30	; 48
    14b4:	90 e0       	ldi	r25, 0x00	; 0
    14b6:	d2 dd       	rcall	.-1116   	; 0x105c <fputc>
    14b8:	5a 94       	dec	r5
    14ba:	f8 cf       	rjmp	.-16     	; 0x14ac <vfprintf+0x368>
    14bc:	aa 94       	dec	r10
    14be:	f4 01       	movw	r30, r8
    14c0:	ea 0d       	add	r30, r10
    14c2:	f1 1d       	adc	r31, r1
    14c4:	80 81       	ld	r24, Z
    14c6:	b7 01       	movw	r22, r14
    14c8:	90 e0       	ldi	r25, 0x00	; 0
    14ca:	c8 dd       	rcall	.-1136   	; 0x105c <fputc>
    14cc:	a1 10       	cpse	r10, r1
    14ce:	f6 cf       	rjmp	.-20     	; 0x14bc <vfprintf+0x378>
    14d0:	33 20       	and	r3, r3
    14d2:	09 f4       	brne	.+2      	; 0x14d6 <vfprintf+0x392>
    14d4:	5d ce       	rjmp	.-838    	; 0x1190 <vfprintf+0x4c>
    14d6:	b7 01       	movw	r22, r14
    14d8:	80 e2       	ldi	r24, 0x20	; 32
    14da:	90 e0       	ldi	r25, 0x00	; 0
    14dc:	bf dd       	rcall	.-1154   	; 0x105c <fputc>
    14de:	3a 94       	dec	r3
    14e0:	f7 cf       	rjmp	.-18     	; 0x14d0 <vfprintf+0x38c>
    14e2:	f7 01       	movw	r30, r14
    14e4:	86 81       	ldd	r24, Z+6	; 0x06
    14e6:	97 81       	ldd	r25, Z+7	; 0x07
    14e8:	02 c0       	rjmp	.+4      	; 0x14ee <vfprintf+0x3aa>
    14ea:	8f ef       	ldi	r24, 0xFF	; 255
    14ec:	9f ef       	ldi	r25, 0xFF	; 255
    14ee:	2c 96       	adiw	r28, 0x0c	; 12
    14f0:	0f b6       	in	r0, 0x3f	; 63
    14f2:	f8 94       	cli
    14f4:	de bf       	out	0x3e, r29	; 62
    14f6:	0f be       	out	0x3f, r0	; 63
    14f8:	cd bf       	out	0x3d, r28	; 61
    14fa:	df 91       	pop	r29
    14fc:	cf 91       	pop	r28
    14fe:	1f 91       	pop	r17
    1500:	0f 91       	pop	r16
    1502:	ff 90       	pop	r15
    1504:	ef 90       	pop	r14
    1506:	df 90       	pop	r13
    1508:	cf 90       	pop	r12
    150a:	bf 90       	pop	r11
    150c:	af 90       	pop	r10
    150e:	9f 90       	pop	r9
    1510:	8f 90       	pop	r8
    1512:	7f 90       	pop	r7
    1514:	6f 90       	pop	r6
    1516:	5f 90       	pop	r5
    1518:	4f 90       	pop	r4
    151a:	3f 90       	pop	r3
    151c:	2f 90       	pop	r2
    151e:	08 95       	ret

00001520 <strnlen_P>:
    1520:	fc 01       	movw	r30, r24
    1522:	05 90       	lpm	r0, Z+
    1524:	61 50       	subi	r22, 0x01	; 1
    1526:	70 40       	sbci	r23, 0x00	; 0
    1528:	01 10       	cpse	r0, r1
    152a:	d8 f7       	brcc	.-10     	; 0x1522 <strnlen_P+0x2>
    152c:	80 95       	com	r24
    152e:	90 95       	com	r25
    1530:	8e 0f       	add	r24, r30
    1532:	9f 1f       	adc	r25, r31
    1534:	08 95       	ret

00001536 <strnlen>:
    1536:	fc 01       	movw	r30, r24
    1538:	61 50       	subi	r22, 0x01	; 1
    153a:	70 40       	sbci	r23, 0x00	; 0
    153c:	01 90       	ld	r0, Z+
    153e:	01 10       	cpse	r0, r1
    1540:	d8 f7       	brcc	.-10     	; 0x1538 <strnlen+0x2>
    1542:	80 95       	com	r24
    1544:	90 95       	com	r25
    1546:	8e 0f       	add	r24, r30
    1548:	9f 1f       	adc	r25, r31
    154a:	08 95       	ret

0000154c <__ultoa_invert>:
    154c:	fa 01       	movw	r30, r20
    154e:	aa 27       	eor	r26, r26
    1550:	28 30       	cpi	r18, 0x08	; 8
    1552:	51 f1       	breq	.+84     	; 0x15a8 <__ultoa_invert+0x5c>
    1554:	20 31       	cpi	r18, 0x10	; 16
    1556:	81 f1       	breq	.+96     	; 0x15b8 <__ultoa_invert+0x6c>
    1558:	e8 94       	clt
    155a:	6f 93       	push	r22
    155c:	6e 7f       	andi	r22, 0xFE	; 254
    155e:	6e 5f       	subi	r22, 0xFE	; 254
    1560:	7f 4f       	sbci	r23, 0xFF	; 255
    1562:	8f 4f       	sbci	r24, 0xFF	; 255
    1564:	9f 4f       	sbci	r25, 0xFF	; 255
    1566:	af 4f       	sbci	r26, 0xFF	; 255
    1568:	b1 e0       	ldi	r27, 0x01	; 1
    156a:	3e d0       	rcall	.+124    	; 0x15e8 <__ultoa_invert+0x9c>
    156c:	b4 e0       	ldi	r27, 0x04	; 4
    156e:	3c d0       	rcall	.+120    	; 0x15e8 <__ultoa_invert+0x9c>
    1570:	67 0f       	add	r22, r23
    1572:	78 1f       	adc	r23, r24
    1574:	89 1f       	adc	r24, r25
    1576:	9a 1f       	adc	r25, r26
    1578:	a1 1d       	adc	r26, r1
    157a:	68 0f       	add	r22, r24
    157c:	79 1f       	adc	r23, r25
    157e:	8a 1f       	adc	r24, r26
    1580:	91 1d       	adc	r25, r1
    1582:	a1 1d       	adc	r26, r1
    1584:	6a 0f       	add	r22, r26
    1586:	71 1d       	adc	r23, r1
    1588:	81 1d       	adc	r24, r1
    158a:	91 1d       	adc	r25, r1
    158c:	a1 1d       	adc	r26, r1
    158e:	20 d0       	rcall	.+64     	; 0x15d0 <__ultoa_invert+0x84>
    1590:	09 f4       	brne	.+2      	; 0x1594 <__ultoa_invert+0x48>
    1592:	68 94       	set
    1594:	3f 91       	pop	r19
    1596:	2a e0       	ldi	r18, 0x0A	; 10
    1598:	26 9f       	mul	r18, r22
    159a:	11 24       	eor	r1, r1
    159c:	30 19       	sub	r19, r0
    159e:	30 5d       	subi	r19, 0xD0	; 208
    15a0:	31 93       	st	Z+, r19
    15a2:	de f6       	brtc	.-74     	; 0x155a <__ultoa_invert+0xe>
    15a4:	cf 01       	movw	r24, r30
    15a6:	08 95       	ret
    15a8:	46 2f       	mov	r20, r22
    15aa:	47 70       	andi	r20, 0x07	; 7
    15ac:	40 5d       	subi	r20, 0xD0	; 208
    15ae:	41 93       	st	Z+, r20
    15b0:	b3 e0       	ldi	r27, 0x03	; 3
    15b2:	0f d0       	rcall	.+30     	; 0x15d2 <__ultoa_invert+0x86>
    15b4:	c9 f7       	brne	.-14     	; 0x15a8 <__ultoa_invert+0x5c>
    15b6:	f6 cf       	rjmp	.-20     	; 0x15a4 <__ultoa_invert+0x58>
    15b8:	46 2f       	mov	r20, r22
    15ba:	4f 70       	andi	r20, 0x0F	; 15
    15bc:	40 5d       	subi	r20, 0xD0	; 208
    15be:	4a 33       	cpi	r20, 0x3A	; 58
    15c0:	18 f0       	brcs	.+6      	; 0x15c8 <__ultoa_invert+0x7c>
    15c2:	49 5d       	subi	r20, 0xD9	; 217
    15c4:	31 fd       	sbrc	r19, 1
    15c6:	40 52       	subi	r20, 0x20	; 32
    15c8:	41 93       	st	Z+, r20
    15ca:	02 d0       	rcall	.+4      	; 0x15d0 <__ultoa_invert+0x84>
    15cc:	a9 f7       	brne	.-22     	; 0x15b8 <__ultoa_invert+0x6c>
    15ce:	ea cf       	rjmp	.-44     	; 0x15a4 <__ultoa_invert+0x58>
    15d0:	b4 e0       	ldi	r27, 0x04	; 4
    15d2:	a6 95       	lsr	r26
    15d4:	97 95       	ror	r25
    15d6:	87 95       	ror	r24
    15d8:	77 95       	ror	r23
    15da:	67 95       	ror	r22
    15dc:	ba 95       	dec	r27
    15de:	c9 f7       	brne	.-14     	; 0x15d2 <__ultoa_invert+0x86>
    15e0:	00 97       	sbiw	r24, 0x00	; 0
    15e2:	61 05       	cpc	r22, r1
    15e4:	71 05       	cpc	r23, r1
    15e6:	08 95       	ret
    15e8:	9b 01       	movw	r18, r22
    15ea:	ac 01       	movw	r20, r24
    15ec:	0a 2e       	mov	r0, r26
    15ee:	06 94       	lsr	r0
    15f0:	57 95       	ror	r21
    15f2:	47 95       	ror	r20
    15f4:	37 95       	ror	r19
    15f6:	27 95       	ror	r18
    15f8:	ba 95       	dec	r27
    15fa:	c9 f7       	brne	.-14     	; 0x15ee <__ultoa_invert+0xa2>
    15fc:	62 0f       	add	r22, r18
    15fe:	73 1f       	adc	r23, r19
    1600:	84 1f       	adc	r24, r20
    1602:	95 1f       	adc	r25, r21
    1604:	a0 1d       	adc	r26, r0
    1606:	08 95       	ret

00001608 <_exit>:
    1608:	f8 94       	cli

0000160a <__stop_program>:
    160a:	ff cf       	rjmp	.-2      	; 0x160a <__stop_program>
