#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat Oct 31 19:21:44 2020
# Process ID: 12983
# Current directory: /home/josejoaquimsarmento/Documents/ecomp/group_repo/submodules/iob-soc-fork/submodules/TIMER/hardware/fpga/vivado/XC7Z
# Command line: vivado -nojournal -log vivado.log -mode batch -source ../timer.tcl -tclargs iob_timer ../../../../hardware/src/iob_timer.v ../../../../hardware/src/timer.v ../../../../hardware/include ../../../../submodules/LIB/hardware/include ../../../../submodules/INTERCON/hardware/include  XC7Z030
# Log file: /home/josejoaquimsarmento/Documents/ecomp/group_repo/submodules/iob-soc-fork/submodules/TIMER/hardware/fpga/vivado/XC7Z/vivado.log
# Journal file: 
#-----------------------------------------------------------
source ../timer.tcl
# set TOP [lindex $argv 0]
# set VSRC [lindex $argv 1]
# set HW_INCLUDE [lindex $argv 2]
# set HW_DEFINE [lindex $argv 3]
# set PART [lindex $argv 4]
# puts $VSRC
../../../../hardware/src/iob_timer.v ../../../../hardware/src/timer.v
# foreach file [split $VSRC \ ] {
#     puts $file
#     if {$file != "" && $file != " " && $file != "\n"} {
#         read_verilog -sv $file
#     }
# }
../../../../hardware/src/iob_timer.v
../../../../hardware/src/timer.v
# set_property part $PART [current_project]
# synth_design -include_dirs $HW_INCLUDE -verilog_define $HW_DEFINE -part $PART -top $TOP -mode out_of_context -flatten_hierarchy none -verbose
Command: synth_design -include_dirs {../../../../hardware/include ../../../../submodules/LIB/hardware/include ../../../../submodules/INTERCON/hardware/include} -verilog_define {} -part XC7Z030 -top iob_timer -mode out_of_context -flatten_hierarchy none -verbose
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z030'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12990
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2006.348 ; gain = 0.000 ; free physical = 63 ; free virtual = 293
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'iob_timer' [/home/josejoaquimsarmento/Documents/ecomp/group_repo/submodules/iob-soc-fork/submodules/TIMER/hardware/src/iob_timer.v:6]
	Parameter ADDR_W bound to: 3 - type: integer 
	Parameter DATA_W bound to: 32 - type: integer 
	Parameter WDATA_W bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'timer_core' [/home/josejoaquimsarmento/Documents/ecomp/group_repo/submodules/iob-soc-fork/submodules/TIMER/hardware/src/timer.v:5]
	Parameter DATA_W bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'timer_core' (1#1) [/home/josejoaquimsarmento/Documents/ecomp/group_repo/submodules/iob-soc-fork/submodules/TIMER/hardware/src/timer.v:5]
INFO: [Synth 8-6155] done synthesizing module 'iob_timer' (2#1) [/home/josejoaquimsarmento/Documents/ecomp/group_repo/submodules/iob-soc-fork/submodules/TIMER/hardware/src/iob_timer.v:6]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 2006.348 ; gain = 0.000 ; free physical = 504 ; free virtual = 935
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 2006.348 ; gain = 0.000 ; free physical = 494 ; free virtual = 929
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z030fbg676-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2014.277 ; gain = 7.930 ; free physical = 493 ; free virtual = 930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z030fbg676-3
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2014.277 ; gain = 7.930 ; free physical = 480 ; free virtual = 920
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input   32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 400 (col length:80)
BRAMs: 530 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 2014.277 ; gain = 7.930 ; free physical = 77 ; free virtual = 638
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 2014.277 ; gain = 7.930 ; free physical = 74 ; free virtual = 636
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 2014.277 ; gain = 7.930 ; free physical = 74 ; free virtual = 636
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 2014.277 ; gain = 7.930 ; free physical = 68 ; free virtual = 646
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 2014.277 ; gain = 7.930 ; free physical = 68 ; free virtual = 646
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 2014.277 ; gain = 7.930 ; free physical = 68 ; free virtual = 646
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    16|
|2     |LUT1   |     1|
|3     |LUT2   |     2|
|4     |LUT5   |    32|
|5     |LUT6   |     3|
|6     |FDCE   |    68|
|7     |FDRE   |    64|
+------+-------+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           |   186|
|2     |  timer0 |timer_core |   145|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 2014.277 ; gain = 7.930 ; free physical = 67 ; free virtual = 646
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 2014.277 ; gain = 7.930 ; free physical = 120 ; free virtual = 648
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 2014.285 ; gain = 7.930 ; free physical = 119 ; free virtual = 648
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2014.285 ; gain = 0.000 ; free physical = 76 ; free virtual = 640
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2060.090 ; gain = 0.000 ; free physical = 73 ; free virtual = 661
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:33 . Memory (MB): peak = 2060.090 ; gain = 53.816 ; free physical = 205 ; free virtual = 802
# read_xdc ../timer.xdc
Parsing XDC File [/home/josejoaquimsarmento/Documents/ecomp/group_repo/submodules/iob-soc-fork/submodules/TIMER/hardware/fpga/vivado/timer.xdc]
Finished Parsing XDC File [/home/josejoaquimsarmento/Documents/ecomp/group_repo/submodules/iob-soc-fork/submodules/TIMER/hardware/fpga/vivado/timer.xdc]
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2076.098 ; gain = 16.008 ; free physical = 179 ; free virtual = 800

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: bf01f73c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2417.137 ; gain = 341.039 ; free physical = 69 ; free virtual = 466

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: bf01f73c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2560.105 ; gain = 0.000 ; free physical = 80 ; free virtual = 322
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: bf01f73c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2560.105 ; gain = 0.000 ; free physical = 79 ; free virtual = 322
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 12a7de54e

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2560.105 ; gain = 0.000 ; free physical = 74 ; free virtual = 323
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 12a7de54e

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2560.105 ; gain = 0.000 ; free physical = 74 ; free virtual = 323
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 12a7de54e

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2560.105 ; gain = 0.000 ; free physical = 74 ; free virtual = 323
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 12a7de54e

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2560.105 ; gain = 0.000 ; free physical = 74 ; free virtual = 323
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2560.105 ; gain = 0.000 ; free physical = 68 ; free virtual = 323
Ending Logic Optimization Task | Checksum: 17829eafd

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2560.105 ; gain = 0.000 ; free physical = 68 ; free virtual = 323

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 17829eafd

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2560.105 ; gain = 0.000 ; free physical = 63 ; free virtual = 324

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 17829eafd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2560.105 ; gain = 0.000 ; free physical = 63 ; free virtual = 324

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2560.105 ; gain = 0.000 ; free physical = 61 ; free virtual = 324
Ending Netlist Obfuscation Task | Checksum: 17829eafd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2560.105 ; gain = 0.000 ; free physical = 61 ; free virtual = 324
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2560.105 ; gain = 500.016 ; free physical = 59 ; free virtual = 323
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2576.113 ; gain = 0.000 ; free physical = 71 ; free virtual = 317
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e8d346d0

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2576.113 ; gain = 0.000 ; free physical = 71 ; free virtual = 317
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2576.113 ; gain = 0.000 ; free physical = 71 ; free virtual = 317

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c2658897

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2576.113 ; gain = 0.000 ; free physical = 75 ; free virtual = 297

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 19719abb2

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2584.117 ; gain = 8.004 ; free physical = 86 ; free virtual = 310

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 19719abb2

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2584.117 ; gain = 8.004 ; free physical = 86 ; free virtual = 310
Phase 1 Placer Initialization | Checksum: 19719abb2

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2584.117 ; gain = 8.004 ; free physical = 84 ; free virtual = 310

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1434e3453

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2592.121 ; gain = 16.008 ; free physical = 77 ; free virtual = 309

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2592.121 ; gain = 0.000 ; free physical = 80 ; free virtual = 297

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 14152eb90

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2592.121 ; gain = 16.008 ; free physical = 81 ; free virtual = 298
Phase 2.2 Global Placement Core | Checksum: 13a614624

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2592.121 ; gain = 16.008 ; free physical = 80 ; free virtual = 298
Phase 2 Global Placement | Checksum: 13a614624

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2592.121 ; gain = 16.008 ; free physical = 79 ; free virtual = 298

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 147936e46

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2592.121 ; gain = 16.008 ; free physical = 79 ; free virtual = 298

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16a017e53

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2592.121 ; gain = 16.008 ; free physical = 78 ; free virtual = 297

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 127d3b3b4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2592.121 ; gain = 16.008 ; free physical = 77 ; free virtual = 297

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 124eb5aba

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2592.121 ; gain = 16.008 ; free physical = 77 ; free virtual = 297

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2258af241

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2593.125 ; gain = 17.012 ; free physical = 85 ; free virtual = 293

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2258af241

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2593.125 ; gain = 17.012 ; free physical = 85 ; free virtual = 293

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 232532d37

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2593.125 ; gain = 17.012 ; free physical = 85 ; free virtual = 293
Phase 3 Detail Placement | Checksum: 232532d37

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2593.125 ; gain = 17.012 ; free physical = 85 ; free virtual = 293

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2502f4467

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=8.349 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 2451bf347

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2593.125 ; gain = 0.000 ; free physical = 84 ; free virtual = 294
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1ec262211

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2593.125 ; gain = 0.000 ; free physical = 84 ; free virtual = 294
Phase 4.1.1.1 BUFG Insertion | Checksum: 2502f4467

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2593.125 ; gain = 17.012 ; free physical = 84 ; free virtual = 294
INFO: [Place 30-746] Post Placement Timing Summary WNS=8.349. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 17a711421

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2593.125 ; gain = 17.012 ; free physical = 84 ; free virtual = 294
Phase 4.1 Post Commit Optimization | Checksum: 17a711421

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2593.125 ; gain = 17.012 ; free physical = 84 ; free virtual = 294

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 17a711421

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2593.125 ; gain = 17.012 ; free physical = 85 ; free virtual = 295

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 17a711421

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2593.125 ; gain = 17.012 ; free physical = 85 ; free virtual = 295

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2593.125 ; gain = 0.000 ; free physical = 84 ; free virtual = 295
Phase 4.4 Final Placement Cleanup | Checksum: 1a0ded25a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2593.125 ; gain = 17.012 ; free physical = 84 ; free virtual = 295
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a0ded25a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2593.125 ; gain = 17.012 ; free physical = 84 ; free virtual = 295
Ending Placer Task | Checksum: 1833d3c1d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2593.125 ; gain = 17.012 ; free physical = 84 ; free virtual = 295
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 9a69f54d ConstDB: 0 ShapeSum: e8d346d0 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "valid[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "valid[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wstrb[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wstrb[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk[0]" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "rst[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: ecf56d66

Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 2751.812 ; gain = 151.750 ; free physical = 60 ; free virtual = 123
Post Restoration Checksum: NetGraph: 49d79ca8 NumContArr: a31dd0be Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ecf56d66

Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 2796.621 ; gain = 196.559 ; free physical = 52 ; free virtual = 94

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: ecf56d66

Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 2796.621 ; gain = 196.559 ; free physical = 66 ; free virtual = 84

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: ecf56d66

Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 2796.621 ; gain = 196.559 ; free physical = 63 ; free virtual = 85
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1392fd301

Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 2796.621 ; gain = 196.559 ; free physical = 62 ; free virtual = 87
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.360  | TNS=0.000  | WHS=0.113  | THS=0.000  |

Phase 2 Router Initialization | Checksum: ebe94dd4

Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 2796.621 ; gain = 196.559 ; free physical = 62 ; free virtual = 84

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 148
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 148
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1952d778e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2797.625 ; gain = 197.562 ; free physical = 63 ; free virtual = 80

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.248  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1e10b404e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2797.625 ; gain = 197.562 ; free physical = 70 ; free virtual = 79
Phase 4 Rip-up And Reroute | Checksum: 1e10b404e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2797.625 ; gain = 197.562 ; free physical = 69 ; free virtual = 80

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1e10b404e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2797.625 ; gain = 197.562 ; free physical = 67 ; free virtual = 81

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1e10b404e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2797.625 ; gain = 197.562 ; free physical = 67 ; free virtual = 81
Phase 5 Delay and Skew Optimization | Checksum: 1e10b404e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2797.625 ; gain = 197.562 ; free physical = 65 ; free virtual = 81

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 24c290fa7

Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2797.625 ; gain = 197.562 ; free physical = 62 ; free virtual = 79
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.248  | TNS=0.000  | WHS=0.145  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 24c290fa7

Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2797.625 ; gain = 197.562 ; free physical = 58 ; free virtual = 79
Phase 6 Post Hold Fix | Checksum: 24c290fa7

Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2797.625 ; gain = 197.562 ; free physical = 59 ; free virtual = 79

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0171341 %
  Global Horizontal Routing Utilization  = 0.0112653 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 24c290fa7

Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2797.625 ; gain = 197.562 ; free physical = 62 ; free virtual = 78

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 24c290fa7

Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2797.625 ; gain = 197.562 ; free physical = 60 ; free virtual = 78

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 20c17ed74

Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2797.625 ; gain = 197.562 ; free physical = 60 ; free virtual = 78

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=8.248  | TNS=0.000  | WHS=0.145  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 20c17ed74

Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2797.625 ; gain = 197.562 ; free physical = 54 ; free virtual = 79
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2797.625 ; gain = 197.562 ; free physical = 64 ; free virtual = 89

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 2797.625 ; gain = 204.500 ; free physical = 73 ; free virtual = 89
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sat Oct 31 19:23:18 2020
| Host         : ubuntu running 64-bit Ubuntu 20.04.1 LTS
| Command      : report_utilization
| Design       : iob_timer
| Device       : 7z030fbg676-3
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs              |   38 |     0 |     78600 |  0.05 |
|   LUT as Logic          |   38 |     0 |     78600 |  0.05 |
|   LUT as Memory         |    0 |     0 |     26600 |  0.00 |
| Slice Registers         |  132 |     0 |    157200 |  0.08 |
|   Register as Flip Flop |  132 |     0 |    157200 |  0.08 |
|   Register as Latch     |    0 |     0 |    157200 |  0.00 |
| F7 Muxes                |    0 |     0 |     39300 |  0.00 |
| F8 Muxes                |    0 |     0 |     19650 |  0.00 |
+-------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 68    |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 64    |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| Slice                                      |   34 |     0 |     19650 |  0.17 |
|   SLICEL                                   |   11 |     0 |           |       |
|   SLICEM                                   |   23 |     0 |           |       |
| LUT as Logic                               |   38 |     0 |     78600 |  0.05 |
|   using O5 output only                     |    0 |       |           |       |
|   using O6 output only                     |   38 |       |           |       |
|   using O5 and O6                          |    0 |       |           |       |
| LUT as Memory                              |    0 |     0 |     26600 |  0.00 |
|   LUT as Distributed RAM                   |    0 |     0 |           |       |
|   LUT as Shift Register                    |    0 |     0 |           |       |
| Slice Registers                            |  132 |     0 |    157200 |  0.08 |
|   Register driven from within the Slice    |   67 |       |           |       |
|   Register driven from outside the Slice   |   65 |       |           |       |
|     LUT in front of the register is unused |   33 |       |           |       |
|     LUT in front of the register is used   |   32 |       |           |       |
| Unique Control Sets                        |    3 |       |     19650 |  0.02 |
+--------------------------------------------+------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slice * 1, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       265 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       265 |  0.00 |
|   RAMB18       |    0 |     0 |       530 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       400 |  0.00 |
+-----------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       250 |  0.00 |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         5 |  0.00 |
| PHASER_REF                  |    0 |     0 |         5 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        20 |  0.00 |
| IN_FIFO                     |    0 |     0 |        20 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         5 |  0.00 |
| IBUFDS                      |    0 |     0 |       240 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        20 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        20 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       250 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       250 |  0.00 |
| OLOGIC                      |    0 |     0 |       250 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        20 |  0.00 |
| MMCME2_ADV |    0 |     0 |         5 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         5 |  0.00 |
| BUFMRCE    |    0 |     0 |        10 |  0.00 |
| BUFHCE     |    0 |     0 |        96 |  0.00 |
| BUFR       |    0 |     0 |        20 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDCE     |   68 |        Flop & Latch |
| FDRE     |   64 |        Flop & Latch |
| LUT5     |   32 |                 LUT |
| CARRY4   |   16 |          CarryLogic |
| LUT6     |    3 |                 LUT |
| LUT2     |    2 |                 LUT |
| LUT1     |    1 |                 LUT |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk[0]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sat Oct 31 19:23:19 2020
| Host         : ubuntu running 64-bit Ubuntu 20.04.1 LTS
| Command      : report_timing
| Design       : iob_timer
| Device       : 7z030-fbg676
| Speed File   : -3  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             8.248ns  (required time - arrival time)
  Source:                 timer0/time_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer0/time_counter_reg[61]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.767ns  (logic 1.326ns (75.037%)  route 0.441ns (24.963%))
  Logic Levels:           16  (CARRY4=16)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 10.483 - 10.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk[0] (IN)
                         net (fo=131, unset)          0.508     0.508    timer0/clk[0]
    SLICE_X2Y84          FDCE                                         r  timer0/time_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDCE (Prop_fdce_C_Q)         0.254     0.762 r  timer0/time_counter_reg[2]/Q
                         net (fo=2, routed)           0.441     1.203    timer0/time_counter_reg[2]
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.220     1.423 r  timer0/time_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.423    timer0/time_counter_reg[0]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.473 r  timer0/time_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.473    timer0/time_counter_reg[4]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.523 r  timer0/time_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.523    timer0/time_counter_reg[8]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.573 r  timer0/time_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.573    timer0/time_counter_reg[12]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.623 r  timer0/time_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.623    timer0/time_counter_reg[16]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.673 r  timer0/time_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.673    timer0/time_counter_reg[20]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.723 r  timer0/time_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.723    timer0/time_counter_reg[24]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.773 r  timer0/time_counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.773    timer0/time_counter_reg[28]_i_1_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.823 r  timer0/time_counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.823    timer0/time_counter_reg[32]_i_1_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.873 r  timer0/time_counter_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.873    timer0/time_counter_reg[36]_i_1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.923 r  timer0/time_counter_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.923    timer0/time_counter_reg[40]_i_1_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.973 r  timer0/time_counter_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.973    timer0/time_counter_reg[44]_i_1_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.023 r  timer0/time_counter_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.023    timer0/time_counter_reg[48]_i_1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.073 r  timer0/time_counter_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.073    timer0/time_counter_reg[52]_i_1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.123 r  timer0/time_counter_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.123    timer0/time_counter_reg[56]_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     2.275 r  timer0/time_counter_reg[60]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.275    timer0/time_counter_reg[60]_i_1_n_6
    SLICE_X2Y99          FDCE                                         r  timer0/time_counter_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk[0] (IN)
                         net (fo=131, unset)          0.483    10.483    timer0/clk[0]
    SLICE_X2Y99          FDCE                                         r  timer0/time_counter_reg[61]/C
                         clock pessimism              0.000    10.483    
                         clock uncertainty           -0.035    10.447    
    SLICE_X2Y99          FDCE (Setup_fdce_C_D)        0.076    10.523    timer0/time_counter_reg[61]
  -------------------------------------------------------------------
                         required time                         10.523    
                         arrival time                          -2.275    
  -------------------------------------------------------------------
                         slack                                  8.248    




# report_clocks
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sat Oct 31 19:23:20 2020
| Host         : ubuntu running 64-bit Ubuntu 20.04.1 LTS
| Command      : report_clocks
| Design       : iob_timer
| Device       : 7z030-fbg676
| Speed File   : -3  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------

Clock Report


Attributes
  P: Propagated
  G: Generated
  A: Auto-derived
  R: Renamed
  V: Virtual
  I: Inverted
  S: Pin phase-shifted with Latency mode

Clock  Period(ns)  Waveform(ns)   Attributes  Sources
clk    10.000      {0.000 5.000}  P           {clk[0]}


====================================================
Generated Clocks
====================================================



====================================================
User Uncertainty
====================================================



====================================================
User Jitter
====================================================


# write_edif -force $TOP.edif
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2797.625 ; gain = 0.000 ; free physical = 67 ; free virtual = 91
# set TOP_STUB $TOP
# append TOP_STUB "_stub"
# write_verilog -force -mode synth_stub $TOP_STUB.v
INFO: [Common 17-206] Exiting Vivado at Sat Oct 31 19:23:20 2020...
