Paarthvi
Done
AND gate (MOS levels)  
OR gate 
NotDone
16 bit AND gate
8 bit OR gate
16 bit OR gate

Aldrich
Done
DMUX 1:2
NotDone

Sanath 
Done
HALFADDER
FULLADDER
16 bit FULLADDER (Ripple carry adder)
XOR gate
NotDone
16 bit INCREMENTER

Prajwal
Done
NOT (MOS level)
16 bit NOT gate
MUX 2:1
MUX 16bit 2:1
MUX 16bit 8:1
MUX 16bit 4:1
NotDone

----------------------------------------------------------------------

DMUX 16bit 1:2
DMUX 16bit 1:4
DMUX 16bit 1:8

ALU
Test benches for all

Contributors to this project are Prajwal, Paarthvi, Sanath and Aldrich
