\BOOKMARK [0][-]{chapter*.1}{Abstract}{}% 1
\BOOKMARK [0][-]{chapter*.2}{Preface}{}% 2
\BOOKMARK [0][-]{section*.5}{Table of contents}{}% 3
\BOOKMARK [0][-]{chapter*.6}{List of figures}{}% 4
\BOOKMARK [0][-]{chapter*.7}{List of tables}{}% 5
\BOOKMARK [0][-]{chapter*.9}{List of abbreviations}{}% 6
\BOOKMARK [0][-]{chapter*.10}{List of appended papers}{}% 7
\BOOKMARK [0][-]{chapter.1}{Introduction}{}% 8
\BOOKMARK [1][-]{section.1.1}{Main contributions}{chapter.1}% 9
\BOOKMARK [1][-]{section.1.2}{Thesis outline}{chapter.1}% 10
\BOOKMARK [0][-]{chapter.2}{Limits of ADC figure of merit}{}% 11
\BOOKMARK [1][-]{section.2.1}{Required sampling capacitance}{chapter.2}% 12
\BOOKMARK [1][-]{section.2.2}{Constant ramp FOM limit}{chapter.2}% 13
\BOOKMARK [1][-]{section.2.3}{Linear settling FOM limit}{chapter.2}% 14
\BOOKMARK [1][-]{section.2.4}{FOM limit including parasitic capacitance}{chapter.2}% 15
\BOOKMARK [1][-]{section.2.5}{Comparison with published results}{chapter.2}% 16
\BOOKMARK [0][-]{chapter.3}{Research Overview}{}% 17
\BOOKMARK [1][-]{section.3.1}{Open-loop sigma-delta modulators \(OLSDM\)}{chapter.3}% 18
\BOOKMARK [1][-]{section.3.2}{Efficient circuit solutions for pipelined ADCs}{chapter.3}% 19
\BOOKMARK [1][-]{section.3.3}{Clarification of contributions}{chapter.3}% 20
\BOOKMARK [0][-]{chapter.4}{Paper 1}{}% 21
\BOOKMARK [1][-]{section.4.1}{Introduction}{chapter.4}% 22
\BOOKMARK [1][-]{section.4.2}{Open Loop Sigma-Delta Modulator}{chapter.4}% 23
\BOOKMARK [2][-]{subsection.4.2.1}{Proof of Equivalence }{section.4.2}% 24
\BOOKMARK [1][-]{section.4.3}{The Analog Modulo Integrator}{chapter.4}% 25
\BOOKMARK [2][-]{subsection.4.3.1}{A Solution Based on Switched Capacitors}{section.4.3}% 26
\BOOKMARK [2][-]{subsection.4.3.2}{Equations of the SC Modulo Integrator}{section.4.3}% 27
\BOOKMARK [2][-]{subsection.4.3.3}{Simulation of the SC modulo integrator}{section.4.3}% 28
\BOOKMARK [1][-]{section.4.4}{Simulation of OLSDM Modulator}{chapter.4}% 29
\BOOKMARK [1][-]{section.4.5}{Future Work}{chapter.4}% 30
\BOOKMARK [1][-]{section.4.6}{Conclusion}{chapter.4}% 31
\BOOKMARK [0][-]{chapter.5}{Paper 2}{}% 32
\BOOKMARK [1][-]{section.5.1}{Introduction}{chapter.5}% 33
\BOOKMARK [1][-]{section.5.2}{Open Loop Sigma-Delta Modulator}{chapter.5}% 34
\BOOKMARK [1][-]{section.5.3}{Behavioral Simulations In Matlab}{chapter.5}% 35
\BOOKMARK [2][-]{subsection.5.3.1}{First And Second Order OLSDM}{section.5.3}% 36
\BOOKMARK [2][-]{subsection.5.3.2}{Input Signal Amplitude Limitations}{section.5.3}% 37
\BOOKMARK [2][-]{subsection.5.3.3}{Quantizer Linearity And Correction Of False Modulo Errors}{section.5.3}% 38
\BOOKMARK [1][-]{section.5.4}{The Analog Modulo Integrator}{chapter.5}% 39
\BOOKMARK [2][-]{subsection.5.4.1}{A Solution Based On Switched Capacitors}{section.5.4}% 40
\BOOKMARK [1][-]{section.5.5}{Behavioral Level Verification Of The SC OLSDM}{chapter.5}% 41
\BOOKMARK [1][-]{section.5.6}{Future Work}{chapter.5}% 42
\BOOKMARK [1][-]{section.5.7}{Conclusion}{chapter.5}% 43
\BOOKMARK [0][-]{chapter.6}{Paper 3}{}% 44
\BOOKMARK [1][-]{section.6.1}{Introduction}{chapter.6}% 45
\BOOKMARK [2][-]{subsection.6.1.1}{When is OLSDM equivalent to SDM?}{section.6.1}% 46
\BOOKMARK [2][-]{subsection.6.1.2}{Zeros in NTF at non-zero frequency}{section.6.1}% 47
\BOOKMARK [1][-]{section.6.2}{When is OLSDM equivalent to SDM?}{chapter.6}% 48
\BOOKMARK [1][-]{section.6.3}{Modulo integrator}{chapter.6}% 49
\BOOKMARK [2][-]{subsection.6.3.1}{Behavior level implementation}{section.6.3}% 50
\BOOKMARK [2][-]{subsection.6.3.2}{Switched-capacitor modulo integrator}{section.6.3}% 51
\BOOKMARK [2][-]{subsection.6.3.3}{Effects of finite gain in modulo integrators}{section.6.3}% 52
\BOOKMARK [1][-]{section.6.4}{Modulo resonator}{chapter.6}% 53
\BOOKMARK [2][-]{subsection.6.4.1}{Effects of finite gain in modulo resonators}{section.6.4}% 54
\BOOKMARK [1][-]{section.6.5}{Fifth-order low-pass OLSDM}{chapter.6}% 55
\BOOKMARK [2][-]{subsection.6.5.1}{Ideal modulator}{section.6.5}% 56
\BOOKMARK [2][-]{subsection.6.5.2}{Modulator with finite opamp gain in modulo integrators}{section.6.5}% 57
\BOOKMARK [2][-]{subsection.6.5.3}{Switched capacitor modulator}{section.6.5}% 58
\BOOKMARK [1][-]{section.6.6}{Conclusion}{chapter.6}% 59
\BOOKMARK [1][-]{section.6.7}{Proof of modulo theorem}{chapter.6}% 60
\BOOKMARK [1][-]{section.6.8}{Effects of finite gain in SC integrators}{chapter.6}% 61
\BOOKMARK [1][-]{section.6.9}{Effects of finite gain in modulo integrators}{chapter.6}% 62
\BOOKMARK [1][-]{section.6.10}{Calculation of the SNDR}{chapter.6}% 63
\BOOKMARK [1][-]{section.6.11}{Effects of finite gain in modulo resonators}{chapter.6}% 64
\BOOKMARK [0][-]{chapter.7}{Paper 4}{}% 65
\BOOKMARK [1][-]{section.7.1}{Introduction}{chapter.7}% 66
\BOOKMARK [1][-]{section.7.2}{Dynamic comparator architecture}{chapter.7}% 67
\BOOKMARK [1][-]{section.7.3}{Simulation Results}{chapter.7}% 68
\BOOKMARK [1][-]{section.7.4}{Future work}{chapter.7}% 69
\BOOKMARK [1][-]{section.7.5}{Acknowledgements}{chapter.7}% 70
\BOOKMARK [1][-]{section.7.6}{Conclusion}{chapter.7}% 71
\BOOKMARK [0][-]{chapter.8}{Paper 5}{}% 72
\BOOKMARK [1][-]{section.8.1}{Introduction}{chapter.8}% 73
\BOOKMARK [1][-]{section.8.2}{Pipelined Architecture}{chapter.8}% 74
\BOOKMARK [2][-]{subsection.8.2.1}{Open-Loop Amplifier}{section.8.2}% 75
\BOOKMARK [2][-]{subsection.8.2.2}{Clock Generation}{section.8.2}% 76
\BOOKMARK [1][-]{section.8.3}{Results of Simulation}{chapter.8}% 77
\BOOKMARK [1][-]{section.8.4}{Future Work}{chapter.8}% 78
\BOOKMARK [1][-]{section.8.5}{Conclusion}{chapter.8}% 79
\BOOKMARK [0][-]{chapter.9}{Paper 6}{}% 80
\BOOKMARK [1][-]{section.9.1}{Introduction}{chapter.9}% 81
\BOOKMARK [1][-]{section.9.2}{Opamp based switched-capacitor circuits}{chapter.9}% 82
\BOOKMARK [1][-]{section.9.3}{Comparator-based switched-capacitor circuit}{chapter.9}% 83
\BOOKMARK [1][-]{section.9.4}{Model of CBSC output voltage}{chapter.9}% 84
\BOOKMARK [1][-]{section.9.5}{CBSC design equations}{chapter.9}% 85
\BOOKMARK [1][-]{section.9.6}{Design example}{chapter.9}% 86
\BOOKMARK [1][-]{section.9.7}{Simulation results}{chapter.9}% 87
\BOOKMARK [1][-]{section.9.8}{Conclusion}{chapter.9}% 88
\BOOKMARK [0][-]{chapter.10}{Paper 7}{}% 89
\BOOKMARK [1][-]{section.10.1}{Introduction}{chapter.10}% 90
\BOOKMARK [1][-]{section.10.2}{Opamp based switched-capacitor circuits}{chapter.10}% 91
\BOOKMARK [1][-]{section.10.3}{Comparator-based switched-capacitor circuits}{chapter.10}% 92
\BOOKMARK [2][-]{subsection.10.3.1}{Model of MDAC output voltage }{section.10.3}% 93
\BOOKMARK [1][-]{section.10.4}{Implementation}{chapter.10}% 94
\BOOKMARK [2][-]{subsection.10.4.1}{Sub ADC}{section.10.4}% 95
\BOOKMARK [2][-]{subsection.10.4.2}{Stage MDAC architecture}{section.10.4}% 96
\BOOKMARK [2][-]{subsection.10.4.3}{Continuous time bootstrapped switch}{section.10.4}% 97
\BOOKMARK [2][-]{subsection.10.4.4}{Comparator with adjustable threshold}{section.10.4}% 98
\BOOKMARK [2][-]{subsection.10.4.5}{Current sources}{section.10.4}% 99
\BOOKMARK [2][-]{subsection.10.4.6}{Bias circuits, digital error correction and reference voltages}{section.10.4}% 100
\BOOKMARK [1][-]{section.10.5}{Calibration}{chapter.10}% 101
\BOOKMARK [2][-]{subsection.10.5.1}{Deterministic time comparator threshold calibration }{section.10.5}% 102
\BOOKMARK [2][-]{subsection.10.5.2}{Non-deterministic calibration}{section.10.5}% 103
\BOOKMARK [1][-]{section.10.6}{Experimental results}{chapter.10}% 104
\BOOKMARK [2][-]{subsection.10.6.1}{Results of calibration}{section.10.6}% 105
\BOOKMARK [2][-]{subsection.10.6.2}{Measured power and accuracy}{section.10.6}% 106
\BOOKMARK [1][-]{section.10.7}{Conclusion}{chapter.10}% 107
\BOOKMARK [0][-]{chapter.11}{Comments to papers, conclusion and further work}{}% 108
\BOOKMARK [1][-]{section.11.1}{Comments to papers}{chapter.11}% 109
\BOOKMARK [2][-]{subsection.11.1.1}{Paper 2}{section.11.1}% 110
\BOOKMARK [2][-]{subsection.11.1.2}{Paper 4}{section.11.1}% 111
\BOOKMARK [2][-]{subsection.11.1.3}{Paper 7}{section.11.1}% 112
\BOOKMARK [1][-]{section.11.2}{Conclusion}{chapter.11}% 113
\BOOKMARK [1][-]{section.11.3}{Further work}{chapter.11}% 114
\BOOKMARK [0][-]{section.11.3}{References}{}% 115
