--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml ROMMSTEIN.twx ROMMSTEIN.ncd -o ROMMSTEIN.twr ROMMSTEIN.pcf

Design file:              ROMMSTEIN.ncd
Physical constraint file: ROMMSTEIN.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
ENABLE_ROM  |    0.381(R)|    0.995(R)|CLK_BUFGP         |   0.000|
ROM_ADDR<0> |    2.052(R)|    0.467(R)|CLK_BUFGP         |   0.000|
ROM_ADDR<1> |    1.542(R)|    0.334(R)|CLK_BUFGP         |   0.000|
ROM_ADDR<2> |    1.474(R)|    0.242(R)|CLK_BUFGP         |   0.000|
ROM_ADDR<3> |    1.772(R)|   -0.152(R)|CLK_BUFGP         |   0.000|
ROM_ADDR<4> |    1.650(R)|   -0.055(R)|CLK_BUFGP         |   0.000|
ROM_ADDR<5> |    1.884(R)|   -0.242(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ROM_DATA<0> |    5.610(R)|CLK_BUFGP         |   0.000|
ROM_DATA<6> |    5.610(R)|CLK_BUFGP         |   0.000|
ROM_DATA<7> |    5.597(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+


Analysis completed Wed Oct 29 17:08:13 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 176 MB



