

================================================================
== Vivado HLS Report for 'relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_s'
================================================================
* Date:           Mon Aug 12 14:08:52 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 2.78 ns | 2.105 ns |   0.35 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      771|      771| 2.142 us | 2.142 us |  771|  771|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReLUActLoop  |      769|      769|         3|          1|          1|   768|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       57|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       75|     -|
|Register             |        -|      -|       19|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       19|      132|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_94_p2                        |     +    |      0|  0|  10|          10|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_io                |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1494_fu_104_p2             |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln41_fu_88_p2                |   icmp   |      0|  0|  13|          10|          10|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |out_data_data_V_fu_110_p3         |  select  |      0|  0|   7|           1|           7|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  57|          38|          28|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  21|          4|    1|          4|
    |ap_done                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2   |   9|          2|    1|          2|
    |data_V_data_V_blk_n       |   9|          2|    1|          2|
    |i_0_reg_77                |   9|          2|   10|         20|
    |res_V_data_V_TDATA_blk_n  |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  75|         16|   16|         34|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   3|   0|    3|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |i_0_reg_77                       |  10|   0|   10|          0|
    |icmp_ln41_reg_123                |   1|   0|    1|          0|
    |icmp_ln41_reg_123_pp0_iter1_reg  |   1|   0|    1|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |  19|   0|   19|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                             Source Object                            |    C Type    |
+-----------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,1u>,array<ap_fixed<8,2,0,0,0>,1u>,ReLU_config48> | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,1u>,array<ap_fixed<8,2,0,0,0>,1u>,ReLU_config48> | return value |
|ap_start               |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,1u>,array<ap_fixed<8,2,0,0,0>,1u>,ReLU_config48> | return value |
|ap_done                | out |    1| ap_ctrl_hs | relu<array<ap_fixed,1u>,array<ap_fixed<8,2,0,0,0>,1u>,ReLU_config48> | return value |
|ap_continue            |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,1u>,array<ap_fixed<8,2,0,0,0>,1u>,ReLU_config48> | return value |
|ap_idle                | out |    1| ap_ctrl_hs | relu<array<ap_fixed,1u>,array<ap_fixed<8,2,0,0,0>,1u>,ReLU_config48> | return value |
|ap_ready               | out |    1| ap_ctrl_hs | relu<array<ap_fixed,1u>,array<ap_fixed<8,2,0,0,0>,1u>,ReLU_config48> | return value |
|data_V_data_V_dout     |  in |    8|   ap_fifo  |                             data_V_data_V                            |    pointer   |
|data_V_data_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_V                            |    pointer   |
|data_V_data_V_read     | out |    1|   ap_fifo  |                             data_V_data_V                            |    pointer   |
|res_V_data_V_TDATA     | out |    8|    axis    |                             res_V_data_V                             |    pointer   |
|res_V_data_V_TVALID    | out |    1|    axis    |                             res_V_data_V                             |    pointer   |
|res_V_data_V_TREADY    |  in |    1|    axis    |                             res_V_data_V                             |    pointer   |
+-----------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+

