--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf Nexys3_master.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
SW<0>       |    2.879(R)|      SLOW  |   -1.751(R)|      FAST  |clk_BUFGP         |   0.000|
SW<1>       |    2.326(R)|      SLOW  |   -1.290(R)|      FAST  |clk_BUFGP         |   0.000|
SW<2>       |    2.089(R)|      SLOW  |   -1.190(R)|      FAST  |clk_BUFGP         |   0.000|
SW<3>       |    2.017(R)|      SLOW  |   -1.101(R)|      FAST  |clk_BUFGP         |   0.000|
SW<4>       |    2.478(R)|      SLOW  |   -1.453(R)|      FAST  |clk_BUFGP         |   0.000|
SW<5>       |    1.581(R)|      SLOW  |   -0.823(R)|      FAST  |clk_BUFGP         |   0.000|
SW<6>       |    1.945(R)|      SLOW  |   -1.104(R)|      FAST  |clk_BUFGP         |   0.000|
SW<7>       |    2.460(R)|      SLOW  |   -1.381(R)|      FAST  |clk_BUFGP         |   0.000|
reset       |    8.649(R)|      SLOW  |   -0.303(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
LED<0>      |        11.137(R)|      SLOW  |         6.471(R)|      FAST  |clk_BUFGP         |   0.000|
LED<1>      |        10.612(R)|      SLOW  |         6.158(R)|      FAST  |clk_BUFGP         |   0.000|
LED<2>      |        10.213(R)|      SLOW  |         5.897(R)|      FAST  |clk_BUFGP         |   0.000|
LED<3>      |        10.721(R)|      SLOW  |         6.267(R)|      FAST  |clk_BUFGP         |   0.000|
LED<4>      |        10.739(R)|      SLOW  |         6.216(R)|      FAST  |clk_BUFGP         |   0.000|
LED<5>      |        10.679(R)|      SLOW  |         6.176(R)|      FAST  |clk_BUFGP         |   0.000|
LED<6>      |        10.377(R)|      SLOW  |         5.994(R)|      FAST  |clk_BUFGP         |   0.000|
LED<7>      |         9.917(R)|      SLOW  |         5.700(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   14.084|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Sep 11 17:13:42 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 425 MB



