(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h59):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(3'h6):(1'h0)] wire3;
  input wire signed [(4'ha):(1'h0)] wire2;
  input wire [(4'hb):(1'h0)] wire1;
  input wire signed [(4'ha):(1'h0)] wire0;
  wire [(3'h5):(1'h0)] wire40;
  wire signed [(4'hb):(1'h0)] wire39;
  wire signed [(4'ha):(1'h0)] wire38;
  wire [(3'h4):(1'h0)] wire36;
  wire signed [(3'h4):(1'h0)] wire11;
  wire [(4'h8):(1'h0)] wire10;
  wire [(4'h8):(1'h0)] wire9;
  wire [(4'hb):(1'h0)] wire8;
  wire signed [(3'h6):(1'h0)] wire7;
  wire [(4'h8):(1'h0)] wire6;
  wire [(3'h4):(1'h0)] wire5;
  wire [(4'h9):(1'h0)] wire4;
  assign y = {wire40,
                 wire39,
                 wire38,
                 wire36,
                 wire11,
                 wire10,
                 wire9,
                 wire8,
                 wire7,
                 wire6,
                 wire5,
                 wire4,
                 (1'h0)};
  assign wire4 = wire2[(2'h3):(1'h0)];
  assign wire5 = $signed((wire3[(3'h5):(3'h4)] ? wire2[(2'h3):(2'h3)] : wire3));
  assign wire6 = ((wire1[(2'h3):(1'h1)] <<< ((wire2 == wire4) | $signed(wire5))) ?
                     ($unsigned($signed(wire2)) ?
                         (|$unsigned(wire3)) : $signed(wire3[(1'h1):(1'h1)])) : wire1[(1'h1):(1'h0)]);
  assign wire7 = wire1;
  assign wire8 = wire1;
  assign wire9 = (|(^({wire0} ~^ $unsigned(wire4))));
  assign wire10 = wire8[(4'ha):(1'h0)];
  assign wire11 = wire4;
  module12 #() modinst37 (wire36, clk, wire8, wire4, wire1, wire2);
  assign wire38 = (~((~|(|wire1)) ?
                      ({(8'h9c)} ?
                          $unsigned((8'ha6)) : wire9) : wire11[(1'h1):(1'h1)]));
  assign wire39 = {wire8};
  assign wire40 = ($unsigned(wire39[(3'h6):(2'h3)]) > ($unsigned(wire36) ?
                      $signed($signed(wire38)) : ($unsigned(wire38) ?
                          (~^wire2) : (&wire5))));
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module12  (y, clk, wire13, wire14, wire15, wire16);
  output wire [(32'h2c):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'h9):(1'h0)] wire13;
  input wire signed [(3'h7):(1'h0)] wire14;
  input wire signed [(4'hb):(1'h0)] wire15;
  input wire [(4'ha):(1'h0)] wire16;
  wire [(4'h8):(1'h0)] wire17;
  wire signed [(3'h6):(1'h0)] wire32;
  reg signed [(4'h9):(1'h0)] reg35 = (1'h0);
  reg [(3'h7):(1'h0)] reg34 = (1'h0);
  reg [(2'h3):(1'h0)] reg18 = (1'h0);
  reg [(3'h6):(1'h0)] reg19 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg20 = (1'h0);
  assign y = {wire17, wire32, reg35, reg34, reg18, reg19, reg20, (1'h0)};
  assign wire17 = $signed({({wire16} ?
                          wire13[(1'h0):(1'h0)] : $signed(wire16))});
  always
    @(posedge clk) begin
      reg18 <= $unsigned($unsigned($signed(wire13)));
      reg19 <= {wire16};
      reg20 <= $signed((^~reg19[(1'h0):(1'h0)]));
    end
  module21 #() modinst33 (.wire22(wire13), .wire25(reg19), .wire23(wire14), .clk(clk), .wire24(wire15), .y(wire32));
  always
    @(posedge clk) begin
      reg34 <= {wire17[(2'h2):(1'h1)]};
      reg35 <= ($signed(($signed((8'ha3)) == (wire32 ^~ wire15))) ^~ reg18);
    end
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module21  (y, clk, wire25, wire24, wire23, wire22);
  output wire [(32'h32):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(3'h6):(1'h0)] wire25;
  input wire [(4'hb):(1'h0)] wire24;
  input wire [(3'h4):(1'h0)] wire23;
  input wire [(3'h6):(1'h0)] wire22;
  wire signed [(3'h7):(1'h0)] wire31;
  wire signed [(4'ha):(1'h0)] wire30;
  wire [(4'hb):(1'h0)] wire29;
  wire signed [(4'ha):(1'h0)] wire28;
  wire [(2'h2):(1'h0)] wire27;
  wire signed [(4'h9):(1'h0)] wire26;
  assign y = {wire31, wire30, wire29, wire28, wire27, wire26, (1'h0)};
  assign wire26 = wire24;
  assign wire27 = $unsigned((!$signed((wire23 ^ (8'ha5)))));
  assign wire28 = wire22[(3'h6):(2'h2)];
  assign wire29 = (wire22 >> wire23);
  assign wire30 = $unsigned($signed($unsigned(wire25)));
  assign wire31 = wire28;
endmodule