// Seed: 4130825539
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    output id_1,
    output id_2,
    input logic id_3,
    input id_4,
    output logic id_5,
    output logic id_6
);
  type_12(
      1, id_0, 1, 1
  );
  logic id_7;
  assign id_1 = 1;
endmodule
