    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; ADC_ADC_SAR
ADC_ADC_SAR__CLK EQU CYREG_SAR1_CLK
ADC_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
ADC_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
ADC_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
ADC_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
ADC_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
ADC_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
ADC_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
ADC_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_ADC_SAR__PM_ACT_MSK EQU 0x02
ADC_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_ADC_SAR__PM_STBY_MSK EQU 0x02
ADC_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
ADC_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
ADC_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
ADC_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
ADC_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
ADC_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
ADC_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
ADC_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1

; ADC_IRQ
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_IRQ__INTC_MASK EQU 0x02
ADC_IRQ__INTC_NUMBER EQU 1
ADC_IRQ__INTC_PRIOR_NUM EQU 7
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ADC_theACLK
ADC_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_theACLK__INDEX EQU 0x00
ADC_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_theACLK__PM_ACT_MSK EQU 0x01
ADC_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_theACLK__PM_STBY_MSK EQU 0x01

; A_in
A_in__0__MASK EQU 0x01
A_in__0__PC EQU CYREG_IO_PC_PRT15_PC0
A_in__0__PORT EQU 15
A_in__0__SHIFT EQU 0
A_in__AG EQU CYREG_PRT15_AG
A_in__AMUX EQU CYREG_PRT15_AMUX
A_in__BIE EQU CYREG_PRT15_BIE
A_in__BIT_MASK EQU CYREG_PRT15_BIT_MASK
A_in__BYP EQU CYREG_PRT15_BYP
A_in__CTL EQU CYREG_PRT15_CTL
A_in__DM0 EQU CYREG_PRT15_DM0
A_in__DM1 EQU CYREG_PRT15_DM1
A_in__DM2 EQU CYREG_PRT15_DM2
A_in__DR EQU CYREG_PRT15_DR
A_in__INP_DIS EQU CYREG_PRT15_INP_DIS
A_in__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
A_in__LCD_EN EQU CYREG_PRT15_LCD_EN
A_in__MASK EQU 0x01
A_in__PORT EQU 15
A_in__PRT EQU CYREG_PRT15_PRT
A_in__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
A_in__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
A_in__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
A_in__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
A_in__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
A_in__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
A_in__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
A_in__PS EQU CYREG_PRT15_PS
A_in__SHIFT EQU 0
A_in__SLW EQU CYREG_PRT15_SLW

; B_in
B_in__0__MASK EQU 0x80
B_in__0__PC EQU CYREG_PRT3_PC7
B_in__0__PORT EQU 3
B_in__0__SHIFT EQU 7
B_in__AG EQU CYREG_PRT3_AG
B_in__AMUX EQU CYREG_PRT3_AMUX
B_in__BIE EQU CYREG_PRT3_BIE
B_in__BIT_MASK EQU CYREG_PRT3_BIT_MASK
B_in__BYP EQU CYREG_PRT3_BYP
B_in__CTL EQU CYREG_PRT3_CTL
B_in__DM0 EQU CYREG_PRT3_DM0
B_in__DM1 EQU CYREG_PRT3_DM1
B_in__DM2 EQU CYREG_PRT3_DM2
B_in__DR EQU CYREG_PRT3_DR
B_in__INP_DIS EQU CYREG_PRT3_INP_DIS
B_in__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
B_in__LCD_EN EQU CYREG_PRT3_LCD_EN
B_in__MASK EQU 0x80
B_in__PORT EQU 3
B_in__PRT EQU CYREG_PRT3_PRT
B_in__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
B_in__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
B_in__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
B_in__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
B_in__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
B_in__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
B_in__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
B_in__PS EQU CYREG_PRT3_PS
B_in__SHIFT EQU 7
B_in__SLW EQU CYREG_PRT3_SLW

; Comp_ctComp
Comp_ctComp__CLK EQU CYREG_CMP1_CLK
Comp_ctComp__CMP_MASK EQU 0x02
Comp_ctComp__CMP_NUMBER EQU 1
Comp_ctComp__CR EQU CYREG_CMP1_CR
Comp_ctComp__LUT__CR EQU CYREG_LUT1_CR
Comp_ctComp__LUT__MSK EQU CYREG_LUT_MSK
Comp_ctComp__LUT__MSK_MASK EQU 0x02
Comp_ctComp__LUT__MSK_SHIFT EQU 1
Comp_ctComp__LUT__MX EQU CYREG_LUT1_MX
Comp_ctComp__LUT__SR EQU CYREG_LUT_SR
Comp_ctComp__LUT__SR_MASK EQU 0x02
Comp_ctComp__LUT__SR_SHIFT EQU 1
Comp_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
Comp_ctComp__PM_ACT_MSK EQU 0x02
Comp_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
Comp_ctComp__PM_STBY_MSK EQU 0x02
Comp_ctComp__SW0 EQU CYREG_CMP1_SW0
Comp_ctComp__SW2 EQU CYREG_CMP1_SW2
Comp_ctComp__SW3 EQU CYREG_CMP1_SW3
Comp_ctComp__SW4 EQU CYREG_CMP1_SW4
Comp_ctComp__SW6 EQU CYREG_CMP1_SW6
Comp_ctComp__TR0 EQU CYREG_CMP1_TR0
Comp_ctComp__TR1 EQU CYREG_CMP1_TR1
Comp_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP1_TR0
Comp_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP1_TR0_HS
Comp_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP1_TR1
Comp_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP1_TR1_HS
Comp_ctComp__WRK EQU CYREG_CMP_WRK
Comp_ctComp__WRK_MASK EQU 0x02
Comp_ctComp__WRK_SHIFT EQU 1

; psoc_I2C_FF
psoc_I2C_FF__ADR EQU CYREG_I2C_ADR
psoc_I2C_FF__CFG EQU CYREG_I2C_CFG
psoc_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
psoc_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
psoc_I2C_FF__CSR EQU CYREG_I2C_CSR
psoc_I2C_FF__D EQU CYREG_I2C_D
psoc_I2C_FF__MCSR EQU CYREG_I2C_MCSR
psoc_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
psoc_I2C_FF__PM_ACT_MSK EQU 0x04
psoc_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
psoc_I2C_FF__PM_STBY_MSK EQU 0x04
psoc_I2C_FF__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
psoc_I2C_FF__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
psoc_I2C_FF__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
psoc_I2C_FF__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
psoc_I2C_FF__XCFG EQU CYREG_I2C_XCFG

; psoc_I2C_IRQ
psoc_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
psoc_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
psoc_I2C_IRQ__INTC_MASK EQU 0x8000
psoc_I2C_IRQ__INTC_NUMBER EQU 15
psoc_I2C_IRQ__INTC_PRIOR_NUM EQU 7
psoc_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
psoc_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
psoc_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; A_out
A_out__0__MASK EQU 0x02
A_out__0__PC EQU CYREG_IO_PC_PRT15_PC1
A_out__0__PORT EQU 15
A_out__0__SHIFT EQU 1
A_out__AG EQU CYREG_PRT15_AG
A_out__AMUX EQU CYREG_PRT15_AMUX
A_out__BIE EQU CYREG_PRT15_BIE
A_out__BIT_MASK EQU CYREG_PRT15_BIT_MASK
A_out__BYP EQU CYREG_PRT15_BYP
A_out__CTL EQU CYREG_PRT15_CTL
A_out__DM0 EQU CYREG_PRT15_DM0
A_out__DM1 EQU CYREG_PRT15_DM1
A_out__DM2 EQU CYREG_PRT15_DM2
A_out__DR EQU CYREG_PRT15_DR
A_out__INP_DIS EQU CYREG_PRT15_INP_DIS
A_out__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
A_out__LCD_EN EQU CYREG_PRT15_LCD_EN
A_out__MASK EQU 0x02
A_out__PORT EQU 15
A_out__PRT EQU CYREG_PRT15_PRT
A_out__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
A_out__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
A_out__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
A_out__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
A_out__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
A_out__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
A_out__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
A_out__PS EQU CYREG_PRT15_PS
A_out__SHIFT EQU 1
A_out__SLW EQU CYREG_PRT15_SLW

; B_out
B_out__0__MASK EQU 0x40
B_out__0__PC EQU CYREG_PRT3_PC6
B_out__0__PORT EQU 3
B_out__0__SHIFT EQU 6
B_out__AG EQU CYREG_PRT3_AG
B_out__AMUX EQU CYREG_PRT3_AMUX
B_out__BIE EQU CYREG_PRT3_BIE
B_out__BIT_MASK EQU CYREG_PRT3_BIT_MASK
B_out__BYP EQU CYREG_PRT3_BYP
B_out__CTL EQU CYREG_PRT3_CTL
B_out__DM0 EQU CYREG_PRT3_DM0
B_out__DM1 EQU CYREG_PRT3_DM1
B_out__DM2 EQU CYREG_PRT3_DM2
B_out__DR EQU CYREG_PRT3_DR
B_out__INP_DIS EQU CYREG_PRT3_INP_DIS
B_out__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
B_out__LCD_EN EQU CYREG_PRT3_LCD_EN
B_out__MASK EQU 0x40
B_out__PORT EQU 3
B_out__PRT EQU CYREG_PRT3_PRT
B_out__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
B_out__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
B_out__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
B_out__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
B_out__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
B_out__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
B_out__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
B_out__PS EQU CYREG_PRT3_PS
B_out__SHIFT EQU 6
B_out__SLW EQU CYREG_PRT3_SLW

; SCL_1
SCL_1__0__MASK EQU 0x01
SCL_1__0__PC EQU CYREG_PRT12_PC0
SCL_1__0__PORT EQU 12
SCL_1__0__SHIFT EQU 0
SCL_1__AG EQU CYREG_PRT12_AG
SCL_1__BIE EQU CYREG_PRT12_BIE
SCL_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SCL_1__BYP EQU CYREG_PRT12_BYP
SCL_1__DM0 EQU CYREG_PRT12_DM0
SCL_1__DM1 EQU CYREG_PRT12_DM1
SCL_1__DM2 EQU CYREG_PRT12_DM2
SCL_1__DR EQU CYREG_PRT12_DR
SCL_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SCL_1__MASK EQU 0x01
SCL_1__PORT EQU 12
SCL_1__PRT EQU CYREG_PRT12_PRT
SCL_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SCL_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SCL_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SCL_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SCL_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SCL_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SCL_1__PS EQU CYREG_PRT12_PS
SCL_1__SHIFT EQU 0
SCL_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SCL_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SCL_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SCL_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SCL_1__SLW EQU CYREG_PRT12_SLW

; SDA_1
SDA_1__0__MASK EQU 0x02
SDA_1__0__PC EQU CYREG_PRT12_PC1
SDA_1__0__PORT EQU 12
SDA_1__0__SHIFT EQU 1
SDA_1__AG EQU CYREG_PRT12_AG
SDA_1__BIE EQU CYREG_PRT12_BIE
SDA_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SDA_1__BYP EQU CYREG_PRT12_BYP
SDA_1__DM0 EQU CYREG_PRT12_DM0
SDA_1__DM1 EQU CYREG_PRT12_DM1
SDA_1__DM2 EQU CYREG_PRT12_DM2
SDA_1__DR EQU CYREG_PRT12_DR
SDA_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SDA_1__MASK EQU 0x02
SDA_1__PORT EQU 12
SDA_1__PRT EQU CYREG_PRT12_PRT
SDA_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SDA_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SDA_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SDA_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SDA_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SDA_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SDA_1__PS EQU CYREG_PRT12_PS
SDA_1__SHIFT EQU 1
SDA_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SDA_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SDA_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SDA_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SDA_1__SLW EQU CYREG_PRT12_SLW

; clock
clock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
clock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
clock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
clock__CFG2_SRC_SEL_MASK EQU 0x07
clock__INDEX EQU 0x00
clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
clock__PM_ACT_MSK EQU 0x01
clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
clock__PM_STBY_MSK EQU 0x01

; Airmar_BUART
Airmar_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
Airmar_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB11_CTL
Airmar_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
Airmar_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB11_CTL
Airmar_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
Airmar_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Airmar_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Airmar_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB11_MSK
Airmar_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB11_MSK
Airmar_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Airmar_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Airmar_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
Airmar_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB11_ST_CTL
Airmar_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB11_ST_CTL
Airmar_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB11_ST
Airmar_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
Airmar_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
Airmar_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
Airmar_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
Airmar_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
Airmar_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
Airmar_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
Airmar_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
Airmar_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB08_A0
Airmar_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB08_A1
Airmar_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
Airmar_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB08_D0
Airmar_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB08_D1
Airmar_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
Airmar_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
Airmar_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB08_F0
Airmar_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB08_F1
Airmar_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Airmar_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
Airmar_BUART_sRX_RxSts__3__MASK EQU 0x08
Airmar_BUART_sRX_RxSts__3__POS EQU 3
Airmar_BUART_sRX_RxSts__4__MASK EQU 0x10
Airmar_BUART_sRX_RxSts__4__POS EQU 4
Airmar_BUART_sRX_RxSts__5__MASK EQU 0x20
Airmar_BUART_sRX_RxSts__5__POS EQU 5
Airmar_BUART_sRX_RxSts__MASK EQU 0x38
Airmar_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB07_MSK
Airmar_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Airmar_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB07_ST
Airmar_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
Airmar_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
Airmar_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
Airmar_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
Airmar_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Airmar_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
Airmar_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
Airmar_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
Airmar_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB04_A0
Airmar_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB04_A1
Airmar_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
Airmar_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB04_D0
Airmar_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB04_D1
Airmar_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Airmar_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
Airmar_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB04_F0
Airmar_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB04_F1
Airmar_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
Airmar_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
Airmar_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
Airmar_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
Airmar_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Airmar_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
Airmar_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
Airmar_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
Airmar_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB05_A0
Airmar_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB05_A1
Airmar_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
Airmar_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB05_D0
Airmar_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB05_D1
Airmar_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Airmar_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
Airmar_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB05_F0
Airmar_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB05_F1
Airmar_BUART_sTX_TxSts__0__MASK EQU 0x01
Airmar_BUART_sTX_TxSts__0__POS EQU 0
Airmar_BUART_sTX_TxSts__1__MASK EQU 0x02
Airmar_BUART_sTX_TxSts__1__POS EQU 1
Airmar_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Airmar_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
Airmar_BUART_sTX_TxSts__2__MASK EQU 0x04
Airmar_BUART_sTX_TxSts__2__POS EQU 2
Airmar_BUART_sTX_TxSts__3__MASK EQU 0x08
Airmar_BUART_sTX_TxSts__3__POS EQU 3
Airmar_BUART_sTX_TxSts__MASK EQU 0x0F
Airmar_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB05_MSK
Airmar_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Airmar_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB05_ST

; Airmar_IntClock
Airmar_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Airmar_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Airmar_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Airmar_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
Airmar_IntClock__INDEX EQU 0x02
Airmar_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Airmar_IntClock__PM_ACT_MSK EQU 0x04
Airmar_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Airmar_IntClock__PM_STBY_MSK EQU 0x04

; SBD_Rx
SBD_Rx__0__MASK EQU 0x40
SBD_Rx__0__PC EQU CYREG_PRT12_PC6
SBD_Rx__0__PORT EQU 12
SBD_Rx__0__SHIFT EQU 6
SBD_Rx__AG EQU CYREG_PRT12_AG
SBD_Rx__BIE EQU CYREG_PRT12_BIE
SBD_Rx__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SBD_Rx__BYP EQU CYREG_PRT12_BYP
SBD_Rx__DM0 EQU CYREG_PRT12_DM0
SBD_Rx__DM1 EQU CYREG_PRT12_DM1
SBD_Rx__DM2 EQU CYREG_PRT12_DM2
SBD_Rx__DR EQU CYREG_PRT12_DR
SBD_Rx__INP_DIS EQU CYREG_PRT12_INP_DIS
SBD_Rx__MASK EQU 0x40
SBD_Rx__PORT EQU 12
SBD_Rx__PRT EQU CYREG_PRT12_PRT
SBD_Rx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SBD_Rx__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SBD_Rx__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SBD_Rx__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SBD_Rx__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SBD_Rx__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SBD_Rx__PS EQU CYREG_PRT12_PS
SBD_Rx__SHIFT EQU 6
SBD_Rx__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SBD_Rx__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SBD_Rx__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SBD_Rx__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SBD_Rx__SLW EQU CYREG_PRT12_SLW

; SBD_Tx
SBD_Tx__0__MASK EQU 0x80
SBD_Tx__0__PC EQU CYREG_PRT12_PC7
SBD_Tx__0__PORT EQU 12
SBD_Tx__0__SHIFT EQU 7
SBD_Tx__AG EQU CYREG_PRT12_AG
SBD_Tx__BIE EQU CYREG_PRT12_BIE
SBD_Tx__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SBD_Tx__BYP EQU CYREG_PRT12_BYP
SBD_Tx__DM0 EQU CYREG_PRT12_DM0
SBD_Tx__DM1 EQU CYREG_PRT12_DM1
SBD_Tx__DM2 EQU CYREG_PRT12_DM2
SBD_Tx__DR EQU CYREG_PRT12_DR
SBD_Tx__INP_DIS EQU CYREG_PRT12_INP_DIS
SBD_Tx__MASK EQU 0x80
SBD_Tx__PORT EQU 12
SBD_Tx__PRT EQU CYREG_PRT12_PRT
SBD_Tx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SBD_Tx__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SBD_Tx__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SBD_Tx__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SBD_Tx__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SBD_Tx__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SBD_Tx__PS EQU CYREG_PRT12_PS
SBD_Tx__SHIFT EQU 7
SBD_Tx__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SBD_Tx__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SBD_Tx__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SBD_Tx__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SBD_Tx__SLW EQU CYREG_PRT12_SLW

; master_BSPIM
master_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
master_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
master_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
master_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
master_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
master_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
master_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
master_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
master_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
master_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
master_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B0_UDB10_CTL
master_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
master_BSPIM_BitCounter__COUNT_REG EQU CYREG_B0_UDB10_CTL
master_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
master_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
master_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
master_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B0_UDB10_MSK
master_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
master_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
master_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB10_MSK
master_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
master_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
master_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
master_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB10_ST_CTL
master_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB10_ST_CTL
master_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB10_ST
master_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
master_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
master_BSPIM_RxStsReg__4__MASK EQU 0x10
master_BSPIM_RxStsReg__4__POS EQU 4
master_BSPIM_RxStsReg__5__MASK EQU 0x20
master_BSPIM_RxStsReg__5__POS EQU 5
master_BSPIM_RxStsReg__6__MASK EQU 0x40
master_BSPIM_RxStsReg__6__POS EQU 6
master_BSPIM_RxStsReg__MASK EQU 0x70
master_BSPIM_RxStsReg__MASK_REG EQU CYREG_B0_UDB11_MSK
master_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
master_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B0_UDB11_ST
master_BSPIM_sR16_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
master_BSPIM_sR16_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
master_BSPIM_sR16_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
master_BSPIM_sR16_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
master_BSPIM_sR16_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
master_BSPIM_sR16_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
master_BSPIM_sR16_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
master_BSPIM_sR16_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
master_BSPIM_sR16_Dp_u0__A0_REG EQU CYREG_B0_UDB08_A0
master_BSPIM_sR16_Dp_u0__A1_REG EQU CYREG_B0_UDB08_A1
master_BSPIM_sR16_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
master_BSPIM_sR16_Dp_u0__D0_REG EQU CYREG_B0_UDB08_D0
master_BSPIM_sR16_Dp_u0__D1_REG EQU CYREG_B0_UDB08_D1
master_BSPIM_sR16_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
master_BSPIM_sR16_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
master_BSPIM_sR16_Dp_u0__F0_REG EQU CYREG_B0_UDB08_F0
master_BSPIM_sR16_Dp_u0__F1_REG EQU CYREG_B0_UDB08_F1
master_BSPIM_sR16_Dp_u1__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
master_BSPIM_sR16_Dp_u1__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
master_BSPIM_sR16_Dp_u1__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
master_BSPIM_sR16_Dp_u1__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
master_BSPIM_sR16_Dp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
master_BSPIM_sR16_Dp_u1__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
master_BSPIM_sR16_Dp_u1__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
master_BSPIM_sR16_Dp_u1__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
master_BSPIM_sR16_Dp_u1__A0_REG EQU CYREG_B0_UDB09_A0
master_BSPIM_sR16_Dp_u1__A1_REG EQU CYREG_B0_UDB09_A1
master_BSPIM_sR16_Dp_u1__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
master_BSPIM_sR16_Dp_u1__D0_REG EQU CYREG_B0_UDB09_D0
master_BSPIM_sR16_Dp_u1__D1_REG EQU CYREG_B0_UDB09_D1
master_BSPIM_sR16_Dp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
master_BSPIM_sR16_Dp_u1__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
master_BSPIM_sR16_Dp_u1__F0_REG EQU CYREG_B0_UDB09_F0
master_BSPIM_sR16_Dp_u1__F1_REG EQU CYREG_B0_UDB09_F1
master_BSPIM_TxStsReg__0__MASK EQU 0x01
master_BSPIM_TxStsReg__0__POS EQU 0
master_BSPIM_TxStsReg__1__MASK EQU 0x02
master_BSPIM_TxStsReg__1__POS EQU 1
master_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
master_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
master_BSPIM_TxStsReg__2__MASK EQU 0x04
master_BSPIM_TxStsReg__2__POS EQU 2
master_BSPIM_TxStsReg__3__MASK EQU 0x08
master_BSPIM_TxStsReg__3__POS EQU 3
master_BSPIM_TxStsReg__4__MASK EQU 0x10
master_BSPIM_TxStsReg__4__POS EQU 4
master_BSPIM_TxStsReg__MASK EQU 0x1F
master_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB08_MSK
master_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
master_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB08_ST

; dataPin
dataPin__0__MASK EQU 0x04
dataPin__0__PC EQU CYREG_PRT2_PC2
dataPin__0__PORT EQU 2
dataPin__0__SHIFT EQU 2
dataPin__AG EQU CYREG_PRT2_AG
dataPin__AMUX EQU CYREG_PRT2_AMUX
dataPin__BIE EQU CYREG_PRT2_BIE
dataPin__BIT_MASK EQU CYREG_PRT2_BIT_MASK
dataPin__BYP EQU CYREG_PRT2_BYP
dataPin__CTL EQU CYREG_PRT2_CTL
dataPin__DM0 EQU CYREG_PRT2_DM0
dataPin__DM1 EQU CYREG_PRT2_DM1
dataPin__DM2 EQU CYREG_PRT2_DM2
dataPin__DR EQU CYREG_PRT2_DR
dataPin__INP_DIS EQU CYREG_PRT2_INP_DIS
dataPin__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
dataPin__LCD_EN EQU CYREG_PRT2_LCD_EN
dataPin__MASK EQU 0x04
dataPin__PORT EQU 2
dataPin__PRT EQU CYREG_PRT2_PRT
dataPin__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
dataPin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
dataPin__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
dataPin__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
dataPin__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
dataPin__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
dataPin__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
dataPin__PS EQU CYREG_PRT2_PS
dataPin__SHIFT EQU 2
dataPin__SLW EQU CYREG_PRT2_SLW

; UART_SBD_BUART
UART_SBD_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_SBD_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
UART_SBD_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
UART_SBD_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
UART_SBD_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
UART_SBD_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
UART_SBD_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
UART_SBD_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
UART_SBD_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
UART_SBD_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_SBD_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB09_CTL
UART_SBD_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
UART_SBD_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB09_CTL
UART_SBD_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
UART_SBD_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_SBD_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_SBD_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB09_MSK
UART_SBD_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_SBD_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
UART_SBD_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB09_MSK
UART_SBD_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_SBD_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_SBD_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_SBD_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
UART_SBD_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
UART_SBD_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB09_ST
UART_SBD_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
UART_SBD_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
UART_SBD_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
UART_SBD_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
UART_SBD_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_SBD_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
UART_SBD_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
UART_SBD_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
UART_SBD_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB10_A0
UART_SBD_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB10_A1
UART_SBD_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
UART_SBD_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB10_D0
UART_SBD_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB10_D1
UART_SBD_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_SBD_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
UART_SBD_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB10_F0
UART_SBD_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB10_F1
UART_SBD_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_SBD_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
UART_SBD_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_SBD_BUART_sRX_RxSts__3__POS EQU 3
UART_SBD_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_SBD_BUART_sRX_RxSts__4__POS EQU 4
UART_SBD_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_SBD_BUART_sRX_RxSts__5__POS EQU 5
UART_SBD_BUART_sRX_RxSts__MASK EQU 0x38
UART_SBD_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB09_MSK
UART_SBD_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_SBD_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB09_ST
UART_SBD_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
UART_SBD_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
UART_SBD_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
UART_SBD_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
UART_SBD_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
UART_SBD_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
UART_SBD_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
UART_SBD_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
UART_SBD_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB07_A0
UART_SBD_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB07_A1
UART_SBD_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
UART_SBD_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB07_D0
UART_SBD_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB07_D1
UART_SBD_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
UART_SBD_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
UART_SBD_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB07_F0
UART_SBD_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB07_F1
UART_SBD_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
UART_SBD_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
UART_SBD_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
UART_SBD_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
UART_SBD_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
UART_SBD_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
UART_SBD_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
UART_SBD_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
UART_SBD_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB06_A0
UART_SBD_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB06_A1
UART_SBD_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
UART_SBD_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB06_D0
UART_SBD_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB06_D1
UART_SBD_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
UART_SBD_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
UART_SBD_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB06_F0
UART_SBD_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB06_F1
UART_SBD_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_SBD_BUART_sTX_TxSts__0__POS EQU 0
UART_SBD_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_SBD_BUART_sTX_TxSts__1__POS EQU 1
UART_SBD_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
UART_SBD_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
UART_SBD_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_SBD_BUART_sTX_TxSts__2__POS EQU 2
UART_SBD_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_SBD_BUART_sTX_TxSts__3__POS EQU 3
UART_SBD_BUART_sTX_TxSts__MASK EQU 0x0F
UART_SBD_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB06_MSK
UART_SBD_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
UART_SBD_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB06_ST

; UART_SBD_IntClock
UART_SBD_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
UART_SBD_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
UART_SBD_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
UART_SBD_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_SBD_IntClock__INDEX EQU 0x01
UART_SBD_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_SBD_IntClock__PM_ACT_MSK EQU 0x02
UART_SBD_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_SBD_IntClock__PM_STBY_MSK EQU 0x02

; clockPin
clockPin__0__MASK EQU 0x01
clockPin__0__PC EQU CYREG_PRT2_PC0
clockPin__0__PORT EQU 2
clockPin__0__SHIFT EQU 0
clockPin__AG EQU CYREG_PRT2_AG
clockPin__AMUX EQU CYREG_PRT2_AMUX
clockPin__BIE EQU CYREG_PRT2_BIE
clockPin__BIT_MASK EQU CYREG_PRT2_BIT_MASK
clockPin__BYP EQU CYREG_PRT2_BYP
clockPin__CTL EQU CYREG_PRT2_CTL
clockPin__DM0 EQU CYREG_PRT2_DM0
clockPin__DM1 EQU CYREG_PRT2_DM1
clockPin__DM2 EQU CYREG_PRT2_DM2
clockPin__DR EQU CYREG_PRT2_DR
clockPin__INP_DIS EQU CYREG_PRT2_INP_DIS
clockPin__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
clockPin__LCD_EN EQU CYREG_PRT2_LCD_EN
clockPin__MASK EQU 0x01
clockPin__PORT EQU 2
clockPin__PRT EQU CYREG_PRT2_PRT
clockPin__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
clockPin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
clockPin__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
clockPin__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
clockPin__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
clockPin__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
clockPin__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
clockPin__PS EQU CYREG_PRT2_PS
clockPin__SHIFT EQU 0
clockPin__SLW EQU CYREG_PRT2_SLW

; SBD_reply
SBD_reply__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
SBD_reply__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
SBD_reply__INTC_MASK EQU 0x01
SBD_reply__INTC_NUMBER EQU 0
SBD_reply__INTC_PRIOR_NUM EQU 1
SBD_reply__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
SBD_reply__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
SBD_reply__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; selectPin
selectPin__0__MASK EQU 0x02
selectPin__0__PC EQU CYREG_PRT2_PC1
selectPin__0__PORT EQU 2
selectPin__0__SHIFT EQU 1
selectPin__AG EQU CYREG_PRT2_AG
selectPin__AMUX EQU CYREG_PRT2_AMUX
selectPin__BIE EQU CYREG_PRT2_BIE
selectPin__BIT_MASK EQU CYREG_PRT2_BIT_MASK
selectPin__BYP EQU CYREG_PRT2_BYP
selectPin__CTL EQU CYREG_PRT2_CTL
selectPin__DM0 EQU CYREG_PRT2_DM0
selectPin__DM1 EQU CYREG_PRT2_DM1
selectPin__DM2 EQU CYREG_PRT2_DM2
selectPin__DR EQU CYREG_PRT2_DR
selectPin__INP_DIS EQU CYREG_PRT2_INP_DIS
selectPin__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
selectPin__LCD_EN EQU CYREG_PRT2_LCD_EN
selectPin__MASK EQU 0x02
selectPin__PORT EQU 2
selectPin__PRT EQU CYREG_PRT2_PRT
selectPin__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
selectPin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
selectPin__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
selectPin__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
selectPin__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
selectPin__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
selectPin__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
selectPin__PS EQU CYREG_PRT2_PS
selectPin__SHIFT EQU 1
selectPin__SLW EQU CYREG_PRT2_SLW

; Battery_in
Battery_in__0__MASK EQU 0x20
Battery_in__0__PC EQU CYREG_PRT3_PC5
Battery_in__0__PORT EQU 3
Battery_in__0__SHIFT EQU 5
Battery_in__AG EQU CYREG_PRT3_AG
Battery_in__AMUX EQU CYREG_PRT3_AMUX
Battery_in__BIE EQU CYREG_PRT3_BIE
Battery_in__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Battery_in__BYP EQU CYREG_PRT3_BYP
Battery_in__CTL EQU CYREG_PRT3_CTL
Battery_in__DM0 EQU CYREG_PRT3_DM0
Battery_in__DM1 EQU CYREG_PRT3_DM1
Battery_in__DM2 EQU CYREG_PRT3_DM2
Battery_in__DR EQU CYREG_PRT3_DR
Battery_in__INP_DIS EQU CYREG_PRT3_INP_DIS
Battery_in__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Battery_in__LCD_EN EQU CYREG_PRT3_LCD_EN
Battery_in__MASK EQU 0x20
Battery_in__PORT EQU 3
Battery_in__PRT EQU CYREG_PRT3_PRT
Battery_in__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Battery_in__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Battery_in__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Battery_in__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Battery_in__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Battery_in__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Battery_in__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Battery_in__PS EQU CYREG_PRT3_PS
Battery_in__SHIFT EQU 5
Battery_in__SLW EQU CYREG_PRT3_SLW

; isr_airmar
isr_airmar__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_airmar__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_airmar__INTC_MASK EQU 0x04
isr_airmar__INTC_NUMBER EQU 2
isr_airmar__INTC_PRIOR_NUM EQU 0
isr_airmar__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
isr_airmar__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_airmar__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 4
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_PSOC5LP EQU 5
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E127069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_MEMBER_4D EQU 3
CYDEV_CHIP_MEMBER_5A EQU 4
CYDEV_CHIP_MEMBER_5B EQU 5
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_ES0 EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00008007
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x4000
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 EQU 5
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1 EQU 5
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2 EQU 5
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3 EQU 5
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
