{"_id": "4f4731191be1ce264b000179", "categories": {"audience": [{"fullname": "Science/Research", "fullpath": "Intended Audience :: by Industry or Sector :: Science/Research", "id": 367, "shortname": "scienceresearch"}, {"fullname": "Engineering", "fullpath": "Intended Audience :: by Industry or Sector :: Engineering", "id": 729, "shortname": "audienceengineering"}], "database": [], "developmentstatus": [{"fullname": "4 - Beta", "fullpath": "Development Status :: 4 - Beta", "id": 10, "shortname": "beta"}], "environment": [{"fullname": "Command-line", "fullpath": "User Interface :: Textual :: Command-line", "id": 459, "shortname": "ui_commandline"}], "language": [{"fullname": "VHDL/Verilog", "fullpath": "Programming Language :: VHDL/Verilog", "id": 551, "shortname": "vhdl_verilog"}], "license": [{"fullname": "GNU General Public License version 3.0 (GPLv3)", "fullpath": "License :: OSI-Approved Open Source :: GNU General Public License version 3.0 (GPLv3)", "id": 679, "shortname": "gplv3"}], "os": [{"fullname": "OS Portable (Source code to work with many OS platforms)", "fullpath": "Operating System :: Grouping and Descriptive Categories :: OS Portable (Source code to work with many OS platforms)", "id": 436, "shortname": "os_portable"}], "topic": [{"fullname": "Simulations", "fullpath": "Topic :: Scientific/Engineering :: Simulations", "id": 600, "shortname": "simulations"}], "translation": []}, "creation_date": "2012-02-24", "developers": [{"name": "Swapnajit Mitra", "url": "http://sourceforge.net/u/mittra/", "username": "mittra"}], "external_homepage": "http://smpla.sourceforge.net", "icon_url": null, "labels": [], "moved_to_url": "", "name": "smPla", "preferred_support_tool": "", "preferred_support_url": "", "private": false, "screenshots": [], "short_description": "SystemVerilog module that models the following PLA system tasks of Verilog: $a/sync$and$array $a/sync$nand$array $a/sync$or$array $a/sync$nor$array $a/sync$and$plane $a/sync$nand$plane $a/sync$or$plane $a/sync$nor$plane. \r\n\r\n", "shortname": "smpla", "socialnetworks": [], "status": "active", "summary": "SystemVerilog module to substitute Verilog PLA system tasks.", "tools": [{"label": "Wiki", "mount_point": "wiki", "name": "wiki"}, {"label": "Files", "mount_point": "downloads", "name": "files"}, {"label": "Code", "mount_point": "code", "name": "git"}, {"label": "Discussion", "mount_point": "discussion", "name": "discussion"}, {"label": "Tickets", "mount_point": "tickets", "name": "tickets"}, {"label": "Summary", "mount_point": "summary", "name": "summary", "sourceforge_group_id": 705922}, {"label": "Reviews", "mount_point": "reviews", "name": "reviews"}, {"label": "Support", "mount_point": "support", "name": "support"}, {"label": "Activity", "mount_point": "activity", "name": "activity"}], "url": "http://sourceforge.net/p/smpla/", "video_url": ""}
