
RCFW.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008a60  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000938  08008c44  08008c44  00018c44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800957c  0800957c  00020080  2**0
                  CONTENTS
  4 .ARM          00000000  0800957c  0800957c  00020080  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800957c  0800957c  00020080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800957c  0800957c  0001957c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009580  08009580  00019580  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000080  20000000  08009584  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000828  20000080  08009604  00020080  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200008a8  08009604  000208a8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001912c  00000000  00000000  000200a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003b62  00000000  00000000  000391d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001358  00000000  00000000  0003cd38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000011b0  00000000  00000000  0003e090  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e59c  00000000  00000000  0003f240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017a2f  00000000  00000000  0005d7dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a548b  00000000  00000000  0007520b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0011a696  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000057f4  00000000  00000000  0011a6ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	20000080 	.word	0x20000080
 8000200:	00000000 	.word	0x00000000
 8000204:	08008c2c 	.word	0x08008c2c

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000084 	.word	0x20000084
 8000220:	08008c2c 	.word	0x08008c2c

08000224 <__aeabi_frsub>:
 8000224:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000228:	e002      	b.n	8000230 <__addsf3>
 800022a:	bf00      	nop

0800022c <__aeabi_fsub>:
 800022c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000230 <__addsf3>:
 8000230:	0042      	lsls	r2, r0, #1
 8000232:	bf1f      	itttt	ne
 8000234:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000238:	ea92 0f03 	teqne	r2, r3
 800023c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000240:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000244:	d06a      	beq.n	800031c <__addsf3+0xec>
 8000246:	ea4f 6212 	mov.w	r2, r2, lsr #24
 800024a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800024e:	bfc1      	itttt	gt
 8000250:	18d2      	addgt	r2, r2, r3
 8000252:	4041      	eorgt	r1, r0
 8000254:	4048      	eorgt	r0, r1
 8000256:	4041      	eorgt	r1, r0
 8000258:	bfb8      	it	lt
 800025a:	425b      	neglt	r3, r3
 800025c:	2b19      	cmp	r3, #25
 800025e:	bf88      	it	hi
 8000260:	4770      	bxhi	lr
 8000262:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000266:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800026a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 800026e:	bf18      	it	ne
 8000270:	4240      	negne	r0, r0
 8000272:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000276:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 800027a:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 800027e:	bf18      	it	ne
 8000280:	4249      	negne	r1, r1
 8000282:	ea92 0f03 	teq	r2, r3
 8000286:	d03f      	beq.n	8000308 <__addsf3+0xd8>
 8000288:	f1a2 0201 	sub.w	r2, r2, #1
 800028c:	fa41 fc03 	asr.w	ip, r1, r3
 8000290:	eb10 000c 	adds.w	r0, r0, ip
 8000294:	f1c3 0320 	rsb	r3, r3, #32
 8000298:	fa01 f103 	lsl.w	r1, r1, r3
 800029c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80002a0:	d502      	bpl.n	80002a8 <__addsf3+0x78>
 80002a2:	4249      	negs	r1, r1
 80002a4:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80002a8:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80002ac:	d313      	bcc.n	80002d6 <__addsf3+0xa6>
 80002ae:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80002b2:	d306      	bcc.n	80002c2 <__addsf3+0x92>
 80002b4:	0840      	lsrs	r0, r0, #1
 80002b6:	ea4f 0131 	mov.w	r1, r1, rrx
 80002ba:	f102 0201 	add.w	r2, r2, #1
 80002be:	2afe      	cmp	r2, #254	; 0xfe
 80002c0:	d251      	bcs.n	8000366 <__addsf3+0x136>
 80002c2:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80002c6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80002ca:	bf08      	it	eq
 80002cc:	f020 0001 	biceq.w	r0, r0, #1
 80002d0:	ea40 0003 	orr.w	r0, r0, r3
 80002d4:	4770      	bx	lr
 80002d6:	0049      	lsls	r1, r1, #1
 80002d8:	eb40 0000 	adc.w	r0, r0, r0
 80002dc:	3a01      	subs	r2, #1
 80002de:	bf28      	it	cs
 80002e0:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 80002e4:	d2ed      	bcs.n	80002c2 <__addsf3+0x92>
 80002e6:	fab0 fc80 	clz	ip, r0
 80002ea:	f1ac 0c08 	sub.w	ip, ip, #8
 80002ee:	ebb2 020c 	subs.w	r2, r2, ip
 80002f2:	fa00 f00c 	lsl.w	r0, r0, ip
 80002f6:	bfaa      	itet	ge
 80002f8:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 80002fc:	4252      	neglt	r2, r2
 80002fe:	4318      	orrge	r0, r3
 8000300:	bfbc      	itt	lt
 8000302:	40d0      	lsrlt	r0, r2
 8000304:	4318      	orrlt	r0, r3
 8000306:	4770      	bx	lr
 8000308:	f092 0f00 	teq	r2, #0
 800030c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000310:	bf06      	itte	eq
 8000312:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000316:	3201      	addeq	r2, #1
 8000318:	3b01      	subne	r3, #1
 800031a:	e7b5      	b.n	8000288 <__addsf3+0x58>
 800031c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000320:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000324:	bf18      	it	ne
 8000326:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800032a:	d021      	beq.n	8000370 <__addsf3+0x140>
 800032c:	ea92 0f03 	teq	r2, r3
 8000330:	d004      	beq.n	800033c <__addsf3+0x10c>
 8000332:	f092 0f00 	teq	r2, #0
 8000336:	bf08      	it	eq
 8000338:	4608      	moveq	r0, r1
 800033a:	4770      	bx	lr
 800033c:	ea90 0f01 	teq	r0, r1
 8000340:	bf1c      	itt	ne
 8000342:	2000      	movne	r0, #0
 8000344:	4770      	bxne	lr
 8000346:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 800034a:	d104      	bne.n	8000356 <__addsf3+0x126>
 800034c:	0040      	lsls	r0, r0, #1
 800034e:	bf28      	it	cs
 8000350:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000354:	4770      	bx	lr
 8000356:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 800035a:	bf3c      	itt	cc
 800035c:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000360:	4770      	bxcc	lr
 8000362:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000366:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 800036a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800036e:	4770      	bx	lr
 8000370:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000374:	bf16      	itet	ne
 8000376:	4608      	movne	r0, r1
 8000378:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 800037c:	4601      	movne	r1, r0
 800037e:	0242      	lsls	r2, r0, #9
 8000380:	bf06      	itte	eq
 8000382:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000386:	ea90 0f01 	teqeq	r0, r1
 800038a:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 800038e:	4770      	bx	lr

08000390 <__aeabi_ui2f>:
 8000390:	f04f 0300 	mov.w	r3, #0
 8000394:	e004      	b.n	80003a0 <__aeabi_i2f+0x8>
 8000396:	bf00      	nop

08000398 <__aeabi_i2f>:
 8000398:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 800039c:	bf48      	it	mi
 800039e:	4240      	negmi	r0, r0
 80003a0:	ea5f 0c00 	movs.w	ip, r0
 80003a4:	bf08      	it	eq
 80003a6:	4770      	bxeq	lr
 80003a8:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80003ac:	4601      	mov	r1, r0
 80003ae:	f04f 0000 	mov.w	r0, #0
 80003b2:	e01c      	b.n	80003ee <__aeabi_l2f+0x2a>

080003b4 <__aeabi_ul2f>:
 80003b4:	ea50 0201 	orrs.w	r2, r0, r1
 80003b8:	bf08      	it	eq
 80003ba:	4770      	bxeq	lr
 80003bc:	f04f 0300 	mov.w	r3, #0
 80003c0:	e00a      	b.n	80003d8 <__aeabi_l2f+0x14>
 80003c2:	bf00      	nop

080003c4 <__aeabi_l2f>:
 80003c4:	ea50 0201 	orrs.w	r2, r0, r1
 80003c8:	bf08      	it	eq
 80003ca:	4770      	bxeq	lr
 80003cc:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 80003d0:	d502      	bpl.n	80003d8 <__aeabi_l2f+0x14>
 80003d2:	4240      	negs	r0, r0
 80003d4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003d8:	ea5f 0c01 	movs.w	ip, r1
 80003dc:	bf02      	ittt	eq
 80003de:	4684      	moveq	ip, r0
 80003e0:	4601      	moveq	r1, r0
 80003e2:	2000      	moveq	r0, #0
 80003e4:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 80003e8:	bf08      	it	eq
 80003ea:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 80003ee:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 80003f2:	fabc f28c 	clz	r2, ip
 80003f6:	3a08      	subs	r2, #8
 80003f8:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 80003fc:	db10      	blt.n	8000420 <__aeabi_l2f+0x5c>
 80003fe:	fa01 fc02 	lsl.w	ip, r1, r2
 8000402:	4463      	add	r3, ip
 8000404:	fa00 fc02 	lsl.w	ip, r0, r2
 8000408:	f1c2 0220 	rsb	r2, r2, #32
 800040c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000410:	fa20 f202 	lsr.w	r2, r0, r2
 8000414:	eb43 0002 	adc.w	r0, r3, r2
 8000418:	bf08      	it	eq
 800041a:	f020 0001 	biceq.w	r0, r0, #1
 800041e:	4770      	bx	lr
 8000420:	f102 0220 	add.w	r2, r2, #32
 8000424:	fa01 fc02 	lsl.w	ip, r1, r2
 8000428:	f1c2 0220 	rsb	r2, r2, #32
 800042c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000430:	fa21 f202 	lsr.w	r2, r1, r2
 8000434:	eb43 0002 	adc.w	r0, r3, r2
 8000438:	bf08      	it	eq
 800043a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800043e:	4770      	bx	lr

08000440 <__aeabi_fmul>:
 8000440:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000444:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000448:	bf1e      	ittt	ne
 800044a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800044e:	ea92 0f0c 	teqne	r2, ip
 8000452:	ea93 0f0c 	teqne	r3, ip
 8000456:	d06f      	beq.n	8000538 <__aeabi_fmul+0xf8>
 8000458:	441a      	add	r2, r3
 800045a:	ea80 0c01 	eor.w	ip, r0, r1
 800045e:	0240      	lsls	r0, r0, #9
 8000460:	bf18      	it	ne
 8000462:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000466:	d01e      	beq.n	80004a6 <__aeabi_fmul+0x66>
 8000468:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800046c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000470:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000474:	fba0 3101 	umull	r3, r1, r0, r1
 8000478:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 800047c:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000480:	bf3e      	ittt	cc
 8000482:	0049      	lslcc	r1, r1, #1
 8000484:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000488:	005b      	lslcc	r3, r3, #1
 800048a:	ea40 0001 	orr.w	r0, r0, r1
 800048e:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000492:	2afd      	cmp	r2, #253	; 0xfd
 8000494:	d81d      	bhi.n	80004d2 <__aeabi_fmul+0x92>
 8000496:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800049a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800049e:	bf08      	it	eq
 80004a0:	f020 0001 	biceq.w	r0, r0, #1
 80004a4:	4770      	bx	lr
 80004a6:	f090 0f00 	teq	r0, #0
 80004aa:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80004ae:	bf08      	it	eq
 80004b0:	0249      	lsleq	r1, r1, #9
 80004b2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80004b6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80004ba:	3a7f      	subs	r2, #127	; 0x7f
 80004bc:	bfc2      	ittt	gt
 80004be:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80004c2:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80004c6:	4770      	bxgt	lr
 80004c8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80004cc:	f04f 0300 	mov.w	r3, #0
 80004d0:	3a01      	subs	r2, #1
 80004d2:	dc5d      	bgt.n	8000590 <__aeabi_fmul+0x150>
 80004d4:	f112 0f19 	cmn.w	r2, #25
 80004d8:	bfdc      	itt	le
 80004da:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 80004de:	4770      	bxle	lr
 80004e0:	f1c2 0200 	rsb	r2, r2, #0
 80004e4:	0041      	lsls	r1, r0, #1
 80004e6:	fa21 f102 	lsr.w	r1, r1, r2
 80004ea:	f1c2 0220 	rsb	r2, r2, #32
 80004ee:	fa00 fc02 	lsl.w	ip, r0, r2
 80004f2:	ea5f 0031 	movs.w	r0, r1, rrx
 80004f6:	f140 0000 	adc.w	r0, r0, #0
 80004fa:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 80004fe:	bf08      	it	eq
 8000500:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000504:	4770      	bx	lr
 8000506:	f092 0f00 	teq	r2, #0
 800050a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800050e:	bf02      	ittt	eq
 8000510:	0040      	lsleq	r0, r0, #1
 8000512:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000516:	3a01      	subeq	r2, #1
 8000518:	d0f9      	beq.n	800050e <__aeabi_fmul+0xce>
 800051a:	ea40 000c 	orr.w	r0, r0, ip
 800051e:	f093 0f00 	teq	r3, #0
 8000522:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000526:	bf02      	ittt	eq
 8000528:	0049      	lsleq	r1, r1, #1
 800052a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800052e:	3b01      	subeq	r3, #1
 8000530:	d0f9      	beq.n	8000526 <__aeabi_fmul+0xe6>
 8000532:	ea41 010c 	orr.w	r1, r1, ip
 8000536:	e78f      	b.n	8000458 <__aeabi_fmul+0x18>
 8000538:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800053c:	ea92 0f0c 	teq	r2, ip
 8000540:	bf18      	it	ne
 8000542:	ea93 0f0c 	teqne	r3, ip
 8000546:	d00a      	beq.n	800055e <__aeabi_fmul+0x11e>
 8000548:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 800054c:	bf18      	it	ne
 800054e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000552:	d1d8      	bne.n	8000506 <__aeabi_fmul+0xc6>
 8000554:	ea80 0001 	eor.w	r0, r0, r1
 8000558:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800055c:	4770      	bx	lr
 800055e:	f090 0f00 	teq	r0, #0
 8000562:	bf17      	itett	ne
 8000564:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000568:	4608      	moveq	r0, r1
 800056a:	f091 0f00 	teqne	r1, #0
 800056e:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000572:	d014      	beq.n	800059e <__aeabi_fmul+0x15e>
 8000574:	ea92 0f0c 	teq	r2, ip
 8000578:	d101      	bne.n	800057e <__aeabi_fmul+0x13e>
 800057a:	0242      	lsls	r2, r0, #9
 800057c:	d10f      	bne.n	800059e <__aeabi_fmul+0x15e>
 800057e:	ea93 0f0c 	teq	r3, ip
 8000582:	d103      	bne.n	800058c <__aeabi_fmul+0x14c>
 8000584:	024b      	lsls	r3, r1, #9
 8000586:	bf18      	it	ne
 8000588:	4608      	movne	r0, r1
 800058a:	d108      	bne.n	800059e <__aeabi_fmul+0x15e>
 800058c:	ea80 0001 	eor.w	r0, r0, r1
 8000590:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000594:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000598:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800059c:	4770      	bx	lr
 800059e:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80005a2:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80005a6:	4770      	bx	lr

080005a8 <__aeabi_fdiv>:
 80005a8:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ac:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80005b0:	bf1e      	ittt	ne
 80005b2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80005b6:	ea92 0f0c 	teqne	r2, ip
 80005ba:	ea93 0f0c 	teqne	r3, ip
 80005be:	d069      	beq.n	8000694 <__aeabi_fdiv+0xec>
 80005c0:	eba2 0203 	sub.w	r2, r2, r3
 80005c4:	ea80 0c01 	eor.w	ip, r0, r1
 80005c8:	0249      	lsls	r1, r1, #9
 80005ca:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80005ce:	d037      	beq.n	8000640 <__aeabi_fdiv+0x98>
 80005d0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80005d4:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 80005d8:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 80005dc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80005e0:	428b      	cmp	r3, r1
 80005e2:	bf38      	it	cc
 80005e4:	005b      	lslcc	r3, r3, #1
 80005e6:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 80005ea:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 80005ee:	428b      	cmp	r3, r1
 80005f0:	bf24      	itt	cs
 80005f2:	1a5b      	subcs	r3, r3, r1
 80005f4:	ea40 000c 	orrcs.w	r0, r0, ip
 80005f8:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 80005fc:	bf24      	itt	cs
 80005fe:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000602:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000606:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 800060a:	bf24      	itt	cs
 800060c:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000610:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000614:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000618:	bf24      	itt	cs
 800061a:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800061e:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000622:	011b      	lsls	r3, r3, #4
 8000624:	bf18      	it	ne
 8000626:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 800062a:	d1e0      	bne.n	80005ee <__aeabi_fdiv+0x46>
 800062c:	2afd      	cmp	r2, #253	; 0xfd
 800062e:	f63f af50 	bhi.w	80004d2 <__aeabi_fmul+0x92>
 8000632:	428b      	cmp	r3, r1
 8000634:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000638:	bf08      	it	eq
 800063a:	f020 0001 	biceq.w	r0, r0, #1
 800063e:	4770      	bx	lr
 8000640:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000644:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000648:	327f      	adds	r2, #127	; 0x7f
 800064a:	bfc2      	ittt	gt
 800064c:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000650:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000654:	4770      	bxgt	lr
 8000656:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800065a:	f04f 0300 	mov.w	r3, #0
 800065e:	3a01      	subs	r2, #1
 8000660:	e737      	b.n	80004d2 <__aeabi_fmul+0x92>
 8000662:	f092 0f00 	teq	r2, #0
 8000666:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800066a:	bf02      	ittt	eq
 800066c:	0040      	lsleq	r0, r0, #1
 800066e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000672:	3a01      	subeq	r2, #1
 8000674:	d0f9      	beq.n	800066a <__aeabi_fdiv+0xc2>
 8000676:	ea40 000c 	orr.w	r0, r0, ip
 800067a:	f093 0f00 	teq	r3, #0
 800067e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000682:	bf02      	ittt	eq
 8000684:	0049      	lsleq	r1, r1, #1
 8000686:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800068a:	3b01      	subeq	r3, #1
 800068c:	d0f9      	beq.n	8000682 <__aeabi_fdiv+0xda>
 800068e:	ea41 010c 	orr.w	r1, r1, ip
 8000692:	e795      	b.n	80005c0 <__aeabi_fdiv+0x18>
 8000694:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000698:	ea92 0f0c 	teq	r2, ip
 800069c:	d108      	bne.n	80006b0 <__aeabi_fdiv+0x108>
 800069e:	0242      	lsls	r2, r0, #9
 80006a0:	f47f af7d 	bne.w	800059e <__aeabi_fmul+0x15e>
 80006a4:	ea93 0f0c 	teq	r3, ip
 80006a8:	f47f af70 	bne.w	800058c <__aeabi_fmul+0x14c>
 80006ac:	4608      	mov	r0, r1
 80006ae:	e776      	b.n	800059e <__aeabi_fmul+0x15e>
 80006b0:	ea93 0f0c 	teq	r3, ip
 80006b4:	d104      	bne.n	80006c0 <__aeabi_fdiv+0x118>
 80006b6:	024b      	lsls	r3, r1, #9
 80006b8:	f43f af4c 	beq.w	8000554 <__aeabi_fmul+0x114>
 80006bc:	4608      	mov	r0, r1
 80006be:	e76e      	b.n	800059e <__aeabi_fmul+0x15e>
 80006c0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80006c4:	bf18      	it	ne
 80006c6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80006ca:	d1ca      	bne.n	8000662 <__aeabi_fdiv+0xba>
 80006cc:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 80006d0:	f47f af5c 	bne.w	800058c <__aeabi_fmul+0x14c>
 80006d4:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 80006d8:	f47f af3c 	bne.w	8000554 <__aeabi_fmul+0x114>
 80006dc:	e75f      	b.n	800059e <__aeabi_fmul+0x15e>
 80006de:	bf00      	nop

080006e0 <__gesf2>:
 80006e0:	f04f 3cff 	mov.w	ip, #4294967295
 80006e4:	e006      	b.n	80006f4 <__cmpsf2+0x4>
 80006e6:	bf00      	nop

080006e8 <__lesf2>:
 80006e8:	f04f 0c01 	mov.w	ip, #1
 80006ec:	e002      	b.n	80006f4 <__cmpsf2+0x4>
 80006ee:	bf00      	nop

080006f0 <__cmpsf2>:
 80006f0:	f04f 0c01 	mov.w	ip, #1
 80006f4:	f84d cd04 	str.w	ip, [sp, #-4]!
 80006f8:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80006fc:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000700:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000704:	bf18      	it	ne
 8000706:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800070a:	d011      	beq.n	8000730 <__cmpsf2+0x40>
 800070c:	b001      	add	sp, #4
 800070e:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000712:	bf18      	it	ne
 8000714:	ea90 0f01 	teqne	r0, r1
 8000718:	bf58      	it	pl
 800071a:	ebb2 0003 	subspl.w	r0, r2, r3
 800071e:	bf88      	it	hi
 8000720:	17c8      	asrhi	r0, r1, #31
 8000722:	bf38      	it	cc
 8000724:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000728:	bf18      	it	ne
 800072a:	f040 0001 	orrne.w	r0, r0, #1
 800072e:	4770      	bx	lr
 8000730:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000734:	d102      	bne.n	800073c <__cmpsf2+0x4c>
 8000736:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800073a:	d105      	bne.n	8000748 <__cmpsf2+0x58>
 800073c:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000740:	d1e4      	bne.n	800070c <__cmpsf2+0x1c>
 8000742:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000746:	d0e1      	beq.n	800070c <__cmpsf2+0x1c>
 8000748:	f85d 0b04 	ldr.w	r0, [sp], #4
 800074c:	4770      	bx	lr
 800074e:	bf00      	nop

08000750 <__aeabi_cfrcmple>:
 8000750:	4684      	mov	ip, r0
 8000752:	4608      	mov	r0, r1
 8000754:	4661      	mov	r1, ip
 8000756:	e7ff      	b.n	8000758 <__aeabi_cfcmpeq>

08000758 <__aeabi_cfcmpeq>:
 8000758:	b50f      	push	{r0, r1, r2, r3, lr}
 800075a:	f7ff ffc9 	bl	80006f0 <__cmpsf2>
 800075e:	2800      	cmp	r0, #0
 8000760:	bf48      	it	mi
 8000762:	f110 0f00 	cmnmi.w	r0, #0
 8000766:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000768 <__aeabi_fcmpeq>:
 8000768:	f84d ed08 	str.w	lr, [sp, #-8]!
 800076c:	f7ff fff4 	bl	8000758 <__aeabi_cfcmpeq>
 8000770:	bf0c      	ite	eq
 8000772:	2001      	moveq	r0, #1
 8000774:	2000      	movne	r0, #0
 8000776:	f85d fb08 	ldr.w	pc, [sp], #8
 800077a:	bf00      	nop

0800077c <__aeabi_fcmplt>:
 800077c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000780:	f7ff ffea 	bl	8000758 <__aeabi_cfcmpeq>
 8000784:	bf34      	ite	cc
 8000786:	2001      	movcc	r0, #1
 8000788:	2000      	movcs	r0, #0
 800078a:	f85d fb08 	ldr.w	pc, [sp], #8
 800078e:	bf00      	nop

08000790 <__aeabi_fcmple>:
 8000790:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000794:	f7ff ffe0 	bl	8000758 <__aeabi_cfcmpeq>
 8000798:	bf94      	ite	ls
 800079a:	2001      	movls	r0, #1
 800079c:	2000      	movhi	r0, #0
 800079e:	f85d fb08 	ldr.w	pc, [sp], #8
 80007a2:	bf00      	nop

080007a4 <__aeabi_fcmpge>:
 80007a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80007a8:	f7ff ffd2 	bl	8000750 <__aeabi_cfrcmple>
 80007ac:	bf94      	ite	ls
 80007ae:	2001      	movls	r0, #1
 80007b0:	2000      	movhi	r0, #0
 80007b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80007b6:	bf00      	nop

080007b8 <__aeabi_fcmpgt>:
 80007b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80007bc:	f7ff ffc8 	bl	8000750 <__aeabi_cfrcmple>
 80007c0:	bf34      	ite	cc
 80007c2:	2001      	movcc	r0, #1
 80007c4:	2000      	movcs	r0, #0
 80007c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80007ca:	bf00      	nop

080007cc <__aeabi_f2iz>:
 80007cc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80007d0:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80007d4:	d30f      	bcc.n	80007f6 <__aeabi_f2iz+0x2a>
 80007d6:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80007da:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80007de:	d90d      	bls.n	80007fc <__aeabi_f2iz+0x30>
 80007e0:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80007e4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80007e8:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80007ec:	fa23 f002 	lsr.w	r0, r3, r2
 80007f0:	bf18      	it	ne
 80007f2:	4240      	negne	r0, r0
 80007f4:	4770      	bx	lr
 80007f6:	f04f 0000 	mov.w	r0, #0
 80007fa:	4770      	bx	lr
 80007fc:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000800:	d101      	bne.n	8000806 <__aeabi_f2iz+0x3a>
 8000802:	0242      	lsls	r2, r0, #9
 8000804:	d105      	bne.n	8000812 <__aeabi_f2iz+0x46>
 8000806:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 800080a:	bf08      	it	eq
 800080c:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000810:	4770      	bx	lr
 8000812:	f04f 0000 	mov.w	r0, #0
 8000816:	4770      	bx	lr

08000818 <__aeabi_f2uiz>:
 8000818:	0042      	lsls	r2, r0, #1
 800081a:	d20e      	bcs.n	800083a <__aeabi_f2uiz+0x22>
 800081c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000820:	d30b      	bcc.n	800083a <__aeabi_f2uiz+0x22>
 8000822:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000826:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800082a:	d409      	bmi.n	8000840 <__aeabi_f2uiz+0x28>
 800082c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000830:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000834:	fa23 f002 	lsr.w	r0, r3, r2
 8000838:	4770      	bx	lr
 800083a:	f04f 0000 	mov.w	r0, #0
 800083e:	4770      	bx	lr
 8000840:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000844:	d101      	bne.n	800084a <__aeabi_f2uiz+0x32>
 8000846:	0242      	lsls	r2, r0, #9
 8000848:	d102      	bne.n	8000850 <__aeabi_f2uiz+0x38>
 800084a:	f04f 30ff 	mov.w	r0, #4294967295
 800084e:	4770      	bx	lr
 8000850:	f04f 0000 	mov.w	r0, #0
 8000854:	4770      	bx	lr
 8000856:	bf00      	nop

08000858 <MAIN_displayRcfwBanner>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

static void MAIN_displayRcfwBanner(void)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	af00      	add	r7, sp, #0
  /* Used ASCII art generator from https://patorjk.com with font called "Colossal" */
  (void)printf("\n\r");
 800085c:	480f      	ldr	r0, [pc, #60]	; (800089c <MAIN_displayRcfwBanner+0x44>)
 800085e:	f007 f9f9 	bl	8007c54 <iprintf>
  (void)printf("    8888888b.        .d8888b.       8888888888      888       888\n\r");
 8000862:	480f      	ldr	r0, [pc, #60]	; (80008a0 <MAIN_displayRcfwBanner+0x48>)
 8000864:	f007 f9f6 	bl	8007c54 <iprintf>
  (void)printf("    888   Y88b      d88P  Y88b      888             888   o   888\n\r");
 8000868:	480e      	ldr	r0, [pc, #56]	; (80008a4 <MAIN_displayRcfwBanner+0x4c>)
 800086a:	f007 f9f3 	bl	8007c54 <iprintf>
  (void)printf("    888    888      888    888      888             888  d8b  888\n\r");
 800086e:	480e      	ldr	r0, [pc, #56]	; (80008a8 <MAIN_displayRcfwBanner+0x50>)
 8000870:	f007 f9f0 	bl	8007c54 <iprintf>
  (void)printf("    888   d88P      888             8888888         888 d888b 888\n\r");
 8000874:	480d      	ldr	r0, [pc, #52]	; (80008ac <MAIN_displayRcfwBanner+0x54>)
 8000876:	f007 f9ed 	bl	8007c54 <iprintf>
  (void)printf("    8888888P\"       888             888             888d88888b888\n\r");
 800087a:	480d      	ldr	r0, [pc, #52]	; (80008b0 <MAIN_displayRcfwBanner+0x58>)
 800087c:	f007 f9ea 	bl	8007c54 <iprintf>
  (void)printf("    888 T88b        888    888      888             88888P Y88888\n\r");
 8000880:	480c      	ldr	r0, [pc, #48]	; (80008b4 <MAIN_displayRcfwBanner+0x5c>)
 8000882:	f007 f9e7 	bl	8007c54 <iprintf>
  (void)printf("    888  T88b       Y88b  d88P      888             8888P   Y8888\n\r");
 8000886:	480c      	ldr	r0, [pc, #48]	; (80008b8 <MAIN_displayRcfwBanner+0x60>)
 8000888:	f007 f9e4 	bl	8007c54 <iprintf>
  (void)printf("    888   T88b       \"Y8888P\"       888             888P     Y888\n\r");
 800088c:	480b      	ldr	r0, [pc, #44]	; (80008bc <MAIN_displayRcfwBanner+0x64>)
 800088e:	f007 f9e1 	bl	8007c54 <iprintf>
  (void)printf("\n\r");
 8000892:	4802      	ldr	r0, [pc, #8]	; (800089c <MAIN_displayRcfwBanner+0x44>)
 8000894:	f007 f9de 	bl	8007c54 <iprintf>

  return;
 8000898:	bf00      	nop
}
 800089a:	bd80      	pop	{r7, pc}
 800089c:	08008c44 	.word	0x08008c44
 80008a0:	08008c48 	.word	0x08008c48
 80008a4:	08008c8c 	.word	0x08008c8c
 80008a8:	08008cd0 	.word	0x08008cd0
 80008ac:	08008d14 	.word	0x08008d14
 80008b0:	08008d58 	.word	0x08008d58
 80008b4:	08008d9c 	.word	0x08008d9c
 80008b8:	08008de0 	.word	0x08008de0
 80008bc:	08008e24 	.word	0x08008e24

080008c0 <MAIN_updateLedMode>:

static void MAIN_updateLedMode(T_BLU_Data *p_data, uint32_t p_voltageInMv)
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	b084      	sub	sp, #16
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	6078      	str	r0, [r7, #4]
 80008c8:	6039      	str	r1, [r7, #0]
  T_LED_MODE l_currentLedMode;
  T_LED_MODE l_requestLedMode;

  l_currentLedMode = LED_getMode();
 80008ca:	f006 ff1d 	bl	8007708 <LED_getMode>
 80008ce:	4603      	mov	r3, r0
 80008d0:	73bb      	strb	r3, [r7, #14]

  /* Regarding LED mode, battery check is prioritary on user requests. */
  /* Ignore 0 value as we could get it at startup or while debugging.  */
  if ((p_voltageInMv != 0) && (p_voltageInMv < MAIN_MIN_BATTERY_LEVEL_IN_MV))
 80008d2:	683b      	ldr	r3, [r7, #0]
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	d00c      	beq.n	80008f2 <MAIN_updateLedMode+0x32>
 80008d8:	683b      	ldr	r3, [r7, #0]
 80008da:	f242 720f 	movw	r2, #9999	; 0x270f
 80008de:	4293      	cmp	r3, r2
 80008e0:	d807      	bhi.n	80008f2 <MAIN_updateLedMode+0x32>
  {
    LOG_warning("Battery is getting low: %u mV", p_voltageInMv);
 80008e2:	683a      	ldr	r2, [r7, #0]
 80008e4:	4919      	ldr	r1, [pc, #100]	; (800094c <MAIN_updateLedMode+0x8c>)
 80008e6:	2002      	movs	r0, #2
 80008e8:	f006 ff96 	bl	8007818 <LOG_log>

    l_requestLedMode = LED_MODE_BATTERY_LOW;
 80008ec:	2304      	movs	r3, #4
 80008ee:	73fb      	strb	r3, [r7, #15]
 80008f0:	e01f      	b.n	8000932 <MAIN_updateLedMode+0x72>
  }
  else
  {
    switch (p_data->button)
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	7c1b      	ldrb	r3, [r3, #16]
 80008f6:	3b05      	subs	r3, #5
 80008f8:	2b03      	cmp	r3, #3
 80008fa:	d817      	bhi.n	800092c <MAIN_updateLedMode+0x6c>
 80008fc:	a201      	add	r2, pc, #4	; (adr r2, 8000904 <MAIN_updateLedMode+0x44>)
 80008fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000902:	bf00      	nop
 8000904:	08000915 	.word	0x08000915
 8000908:	08000927 	.word	0x08000927
 800090c:	0800091b 	.word	0x0800091b
 8000910:	08000921 	.word	0x08000921
    {
      case BLU_BUTTON_PAD_UP:
        l_requestLedMode = LED_MODE_FORCED_ON;
 8000914:	2301      	movs	r3, #1
 8000916:	73fb      	strb	r3, [r7, #15]
        break;
 8000918:	e00b      	b.n	8000932 <MAIN_updateLedMode+0x72>

      case BLU_BUTTON_PAD_DOWN:
        l_requestLedMode = LED_MODE_FORCED_OFF;
 800091a:	2300      	movs	r3, #0
 800091c:	73fb      	strb	r3, [r7, #15]
        break;
 800091e:	e008      	b.n	8000932 <MAIN_updateLedMode+0x72>

      case BLU_BUTTON_PAD_LEFT:
        l_requestLedMode = LED_MODE_BLINK_SLOW;
 8000920:	2302      	movs	r3, #2
 8000922:	73fb      	strb	r3, [r7, #15]
        break;
 8000924:	e005      	b.n	8000932 <MAIN_updateLedMode+0x72>

      case BLU_BUTTON_PAD_RIGHT:
        l_requestLedMode = LED_MODE_BLINK_FAST;
 8000926:	2303      	movs	r3, #3
 8000928:	73fb      	strb	r3, [r7, #15]
        break;
 800092a:	e002      	b.n	8000932 <MAIN_updateLedMode+0x72>

      default:
        l_requestLedMode = l_currentLedMode;
 800092c:	7bbb      	ldrb	r3, [r7, #14]
 800092e:	73fb      	strb	r3, [r7, #15]
        break;
 8000930:	bf00      	nop
    }
  }

  if (l_requestLedMode != l_currentLedMode)
 8000932:	7bfa      	ldrb	r2, [r7, #15]
 8000934:	7bbb      	ldrb	r3, [r7, #14]
 8000936:	429a      	cmp	r2, r3
 8000938:	d004      	beq.n	8000944 <MAIN_updateLedMode+0x84>
  {
    LED_setMode(l_requestLedMode);
 800093a:	7bfb      	ldrb	r3, [r7, #15]
 800093c:	4618      	mov	r0, r3
 800093e:	f006 fecd 	bl	80076dc <LED_setMode>
  else
  {
    ; /* Nothing to do */
  }

  return;
 8000942:	bf00      	nop
 8000944:	bf00      	nop
}
 8000946:	3710      	adds	r7, #16
 8000948:	46bd      	mov	sp, r7
 800094a:	bd80      	pop	{r7, pc}
 800094c:	08008e68 	.word	0x08008e68

08000950 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	b088      	sub	sp, #32
 8000954:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000956:	f001 f98f 	bl	8001c78 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800095a:	f000 f8b3 	bl	8000ac4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800095e:	f000 fc7f 	bl	8001260 <MX_GPIO_Init>
  MX_TIM1_Init();
 8000962:	f000 f98f 	bl	8000c84 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 8000966:	f000 fc27 	bl	80011b8 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 800096a:	f000 fc4f 	bl	800120c <MX_USART2_UART_Init>
  MX_ADC1_Init();
 800096e:	f000 f901 	bl	8000b74 <MX_ADC1_Init>
  MX_TIM8_Init();
 8000972:	f000 fb5d 	bl	8001030 <MX_TIM8_Init>
  MX_RTC_Init();
 8000976:	f000 f93b 	bl	8000bf0 <MX_RTC_Init>
  MX_TIM7_Init();
 800097a:	f000 fb23 	bl	8000fc4 <MX_TIM7_Init>
  MX_TIM2_Init();
 800097e:	f000 f9d1 	bl	8000d24 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000982:	f000 fa23 	bl	8000dcc <MX_TIM3_Init>
  MX_TIM4_Init();
 8000986:	f000 fa75 	bl	8000e74 <MX_TIM4_Init>
  MX_TIM5_Init();
 800098a:	f000 fac7 	bl	8000f1c <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */

  /* Setup console */
  CON_init(&huart1);
 800098e:	483d      	ldr	r0, [pc, #244]	; (8000a84 <main+0x134>)
 8000990:	f006 f894 	bl	8006abc <CON_init>

  /* Display RCFW banner */
  MAIN_displayRcfwBanner();
 8000994:	f7ff ff60 	bl	8000858 <MAIN_displayRcfwBanner>

  /* Setup and start using logs */
  LOG_init    (&hrtc          );
 8000998:	483b      	ldr	r0, [pc, #236]	; (8000a88 <main+0x138>)
 800099a:	f006 ff1f 	bl	80077dc <LOG_init>
  LOG_setLevel(LOG_LEVEL_DEBUG);
 800099e:	2000      	movs	r0, #0
 80009a0:	f006 ff2a 	bl	80077f8 <LOG_setLevel>
  LOG_info    ("Starting RCFW");
 80009a4:	4939      	ldr	r1, [pc, #228]	; (8000a8c <main+0x13c>)
 80009a6:	2001      	movs	r0, #1
 80009a8:	f006 ff36 	bl	8007818 <LOG_log>

  /* Initialize Timer 7 and delay function in utilities */
  HAL_TIM_Base_Start_IT(&htim7);
 80009ac:	4838      	ldr	r0, [pc, #224]	; (8000a90 <main+0x140>)
 80009ae:	f003 fe41 	bl	8004634 <HAL_TIM_Base_Start_IT>
  UTI_init             (&htim7);
 80009b2:	4837      	ldr	r0, [pc, #220]	; (8000a90 <main+0x140>)
 80009b4:	f007 f8ee 	bl	8007b94 <UTI_init>

  LOG_debug("Started TIMER 7 (utilities)");
 80009b8:	4936      	ldr	r1, [pc, #216]	; (8000a94 <main+0x144>)
 80009ba:	2000      	movs	r0, #0
 80009bc:	f006 ff2c 	bl	8007818 <LOG_log>

  /* Initialize Timer 1 and green LED */
  HAL_TIM_Base_Start_IT(&htim1);
 80009c0:	4835      	ldr	r0, [pc, #212]	; (8000a98 <main+0x148>)
 80009c2:	f003 fe37 	bl	8004634 <HAL_TIM_Base_Start_IT>
  LED_setMode(LED_MODE_BLINK_SLOW);
 80009c6:	2002      	movs	r0, #2
 80009c8:	f006 fe88 	bl	80076dc <LED_setMode>

  LOG_debug("Started TIMER 1 (blue LED)");
 80009cc:	4933      	ldr	r1, [pc, #204]	; (8000a9c <main+0x14c>)
 80009ce:	2000      	movs	r0, #0
 80009d0:	f006 ff22 	bl	8007818 <LOG_log>

  /* Initialize Timers 2, 3, 4 & 5 */
  HAL_TIM_Encoder_Start_IT(&htim2, TIM_CHANNEL_ALL);
 80009d4:	213c      	movs	r1, #60	; 0x3c
 80009d6:	4832      	ldr	r0, [pc, #200]	; (8000aa0 <main+0x150>)
 80009d8:	f004 f85c 	bl	8004a94 <HAL_TIM_Encoder_Start_IT>
  HAL_TIM_Encoder_Start_IT(&htim3, TIM_CHANNEL_ALL);
 80009dc:	213c      	movs	r1, #60	; 0x3c
 80009de:	4831      	ldr	r0, [pc, #196]	; (8000aa4 <main+0x154>)
 80009e0:	f004 f858 	bl	8004a94 <HAL_TIM_Encoder_Start_IT>
  HAL_TIM_Encoder_Start_IT(&htim4, TIM_CHANNEL_ALL);
 80009e4:	213c      	movs	r1, #60	; 0x3c
 80009e6:	4830      	ldr	r0, [pc, #192]	; (8000aa8 <main+0x158>)
 80009e8:	f004 f854 	bl	8004a94 <HAL_TIM_Encoder_Start_IT>
  HAL_TIM_Encoder_Start_IT(&htim5, TIM_CHANNEL_ALL);
 80009ec:	213c      	movs	r1, #60	; 0x3c
 80009ee:	482f      	ldr	r0, [pc, #188]	; (8000aac <main+0x15c>)
 80009f0:	f004 f850 	bl	8004a94 <HAL_TIM_Encoder_Start_IT>

  LOG_debug("Started TIMER 2, 3, 4, 5 (encoders)");
 80009f4:	492e      	ldr	r1, [pc, #184]	; (8000ab0 <main+0x160>)
 80009f6:	2000      	movs	r0, #0
 80009f8:	f006 ff0e 	bl	8007818 <LOG_log>

  /* Initialize Timer 8 */
  HAL_TIM_Base_Start(&htim8);
 80009fc:	482d      	ldr	r0, [pc, #180]	; (8000ab4 <main+0x164>)
 80009fe:	f003 fdc1 	bl	8004584 <HAL_TIM_Base_Start>

  LOG_debug("Started TIMER 8 (PWM channels)");
 8000a02:	492d      	ldr	r1, [pc, #180]	; (8000ab8 <main+0x168>)
 8000a04:	2000      	movs	r0, #0
 8000a06:	f006 ff07 	bl	8007818 <LOG_log>

  /* Initialize battery monitor */
  BAT_init(&hadc1, &hrtc);
 8000a0a:	491f      	ldr	r1, [pc, #124]	; (8000a88 <main+0x138>)
 8000a0c:	482b      	ldr	r0, [pc, #172]	; (8000abc <main+0x16c>)
 8000a0e:	f005 fda3 	bl	8006558 <BAT_init>

  /* Initialize PWM channels */
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 8000a12:	2100      	movs	r1, #0
 8000a14:	4827      	ldr	r0, [pc, #156]	; (8000ab4 <main+0x164>)
 8000a16:	f003 fed3 	bl	80047c0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 8000a1a:	2104      	movs	r1, #4
 8000a1c:	4825      	ldr	r0, [pc, #148]	; (8000ab4 <main+0x164>)
 8000a1e:	f003 fecf 	bl	80047c0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 8000a22:	2108      	movs	r1, #8
 8000a24:	4823      	ldr	r0, [pc, #140]	; (8000ab4 <main+0x164>)
 8000a26:	f003 fecb 	bl	80047c0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 8000a2a:	210c      	movs	r1, #12
 8000a2c:	4821      	ldr	r0, [pc, #132]	; (8000ab4 <main+0x164>)
 8000a2e:	f003 fec7 	bl	80047c0 <HAL_TIM_PWM_Start>

  LOG_debug("Started PWM channels");
 8000a32:	4923      	ldr	r1, [pc, #140]	; (8000ac0 <main+0x170>)
 8000a34:	2000      	movs	r0, #0
 8000a36:	f006 feef 	bl	8007818 <LOG_log>

  /* Initialize bluetooth control */
  BLU_init(DRV_MAXIMUM_SPEED);
 8000a3a:	203c      	movs	r0, #60	; 0x3c
 8000a3c:	f005 ff84 	bl	8006948 <BLU_init>

  /* Initialize driving module */
  DRV_init(&htim8, &htim2, &htim3, &htim4, &htim5);
 8000a40:	4b1a      	ldr	r3, [pc, #104]	; (8000aac <main+0x15c>)
 8000a42:	9300      	str	r3, [sp, #0]
 8000a44:	4b18      	ldr	r3, [pc, #96]	; (8000aa8 <main+0x158>)
 8000a46:	4a17      	ldr	r2, [pc, #92]	; (8000aa4 <main+0x154>)
 8000a48:	4915      	ldr	r1, [pc, #84]	; (8000aa0 <main+0x150>)
 8000a4a:	481a      	ldr	r0, [pc, #104]	; (8000ab4 <main+0x164>)
 8000a4c:	f006 f85a 	bl	8006b04 <DRV_init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    BAT_update           (&l_voltageInMv                 );
 8000a50:	463b      	mov	r3, r7
 8000a52:	4618      	mov	r0, r3
 8000a54:	f005 fdb4 	bl	80065c0 <BAT_update>
    CON_receiveData      (                               );
 8000a58:	f006 f844 	bl	8006ae4 <CON_receiveData>
    BLU_receiveData      (&l_bluetoothData               );
 8000a5c:	1d3b      	adds	r3, r7, #4
 8000a5e:	4618      	mov	r0, r3
 8000a60:	f005 ff96 	bl	8006990 <BLU_receiveData>
    DRV_updateOnBluetooth(&l_bluetoothData               );
 8000a64:	1d3b      	adds	r3, r7, #4
 8000a66:	4618      	mov	r0, r3
 8000a68:	f006 f94c 	bl	8006d04 <DRV_updateOnBluetooth>
    MAIN_updateLedMode   (&l_bluetoothData, l_voltageInMv);
 8000a6c:	683a      	ldr	r2, [r7, #0]
 8000a6e:	1d3b      	adds	r3, r7, #4
 8000a70:	4611      	mov	r1, r2
 8000a72:	4618      	mov	r0, r3
 8000a74:	f7ff ff24 	bl	80008c0 <MAIN_updateLedMode>
    UTI_delayUs          (MAIN_LOOP_DELAY_IN_MS          );
 8000a78:	f242 7010 	movw	r0, #10000	; 0x2710
 8000a7c:	f007 f89e 	bl	8007bbc <UTI_delayUs>
    BAT_update           (&l_voltageInMv                 );
 8000a80:	e7e6      	b.n	8000a50 <main+0x100>
 8000a82:	bf00      	nop
 8000a84:	2000057c 	.word	0x2000057c
 8000a88:	200005f0 	.word	0x200005f0
 8000a8c:	08008e88 	.word	0x08008e88
 8000a90:	200007e0 	.word	0x200007e0
 8000a94:	08008e98 	.word	0x08008e98
 8000a98:	20000604 	.word	0x20000604
 8000a9c:	08008eb4 	.word	0x08008eb4
 8000aa0:	200006b8 	.word	0x200006b8
 8000aa4:	20000498 	.word	0x20000498
 8000aa8:	20000330 	.word	0x20000330
 8000aac:	200003e4 	.word	0x200003e4
 8000ab0:	08008ed0 	.word	0x08008ed0
 8000ab4:	2000027c 	.word	0x2000027c
 8000ab8:	08008ef4 	.word	0x08008ef4
 8000abc:	2000054c 	.word	0x2000054c
 8000ac0:	08008f14 	.word	0x08008f14

08000ac4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b096      	sub	sp, #88	; 0x58
 8000ac8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000aca:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000ace:	2228      	movs	r2, #40	; 0x28
 8000ad0:	2100      	movs	r1, #0
 8000ad2:	4618      	mov	r0, r3
 8000ad4:	f007 f8b6 	bl	8007c44 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ad8:	f107 031c 	add.w	r3, r7, #28
 8000adc:	2200      	movs	r2, #0
 8000ade:	601a      	str	r2, [r3, #0]
 8000ae0:	605a      	str	r2, [r3, #4]
 8000ae2:	609a      	str	r2, [r3, #8]
 8000ae4:	60da      	str	r2, [r3, #12]
 8000ae6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ae8:	1d3b      	adds	r3, r7, #4
 8000aea:	2200      	movs	r2, #0
 8000aec:	601a      	str	r2, [r3, #0]
 8000aee:	605a      	str	r2, [r3, #4]
 8000af0:	609a      	str	r2, [r3, #8]
 8000af2:	60da      	str	r2, [r3, #12]
 8000af4:	611a      	str	r2, [r3, #16]
 8000af6:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8000af8:	230a      	movs	r3, #10
 8000afa:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000afc:	2301      	movs	r3, #1
 8000afe:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b00:	2310      	movs	r3, #16
 8000b02:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000b04:	2301      	movs	r3, #1
 8000b06:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000b08:	2300      	movs	r3, #0
 8000b0a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b0c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000b10:	4618      	mov	r0, r3
 8000b12:	f002 f973 	bl	8002dfc <HAL_RCC_OscConfig>
 8000b16:	4603      	mov	r3, r0
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d001      	beq.n	8000b20 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 8000b1c:	f000 fca0 	bl	8001460 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b20:	230f      	movs	r3, #15
 8000b22:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000b24:	2300      	movs	r3, #0
 8000b26:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b28:	2300      	movs	r3, #0
 8000b2a:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b30:	2300      	movs	r3, #0
 8000b32:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000b34:	f107 031c 	add.w	r3, r7, #28
 8000b38:	2100      	movs	r1, #0
 8000b3a:	4618      	mov	r0, r3
 8000b3c:	f002 fbde 	bl	80032fc <HAL_RCC_ClockConfig>
 8000b40:	4603      	mov	r3, r0
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d001      	beq.n	8000b4a <SystemClock_Config+0x86>
  {
    Error_Handler();
 8000b46:	f000 fc8b 	bl	8001460 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_ADC;
 8000b4a:	2303      	movs	r3, #3
 8000b4c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000b4e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000b52:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8000b54:	2300      	movs	r3, #0
 8000b56:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b58:	1d3b      	adds	r3, r7, #4
 8000b5a:	4618      	mov	r0, r3
 8000b5c:	f002 fd68 	bl	8003630 <HAL_RCCEx_PeriphCLKConfig>
 8000b60:	4603      	mov	r3, r0
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d001      	beq.n	8000b6a <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8000b66:	f000 fc7b 	bl	8001460 <Error_Handler>
  }
}
 8000b6a:	bf00      	nop
 8000b6c:	3758      	adds	r7, #88	; 0x58
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	bd80      	pop	{r7, pc}
	...

08000b74 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b084      	sub	sp, #16
 8000b78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000b7a:	1d3b      	adds	r3, r7, #4
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	601a      	str	r2, [r3, #0]
 8000b80:	605a      	str	r2, [r3, #4]
 8000b82:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8000b84:	4b18      	ldr	r3, [pc, #96]	; (8000be8 <MX_ADC1_Init+0x74>)
 8000b86:	4a19      	ldr	r2, [pc, #100]	; (8000bec <MX_ADC1_Init+0x78>)
 8000b88:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000b8a:	4b17      	ldr	r3, [pc, #92]	; (8000be8 <MX_ADC1_Init+0x74>)
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000b90:	4b15      	ldr	r3, [pc, #84]	; (8000be8 <MX_ADC1_Init+0x74>)
 8000b92:	2200      	movs	r2, #0
 8000b94:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000b96:	4b14      	ldr	r3, [pc, #80]	; (8000be8 <MX_ADC1_Init+0x74>)
 8000b98:	2200      	movs	r2, #0
 8000b9a:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000b9c:	4b12      	ldr	r3, [pc, #72]	; (8000be8 <MX_ADC1_Init+0x74>)
 8000b9e:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000ba2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000ba4:	4b10      	ldr	r3, [pc, #64]	; (8000be8 <MX_ADC1_Init+0x74>)
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000baa:	4b0f      	ldr	r3, [pc, #60]	; (8000be8 <MX_ADC1_Init+0x74>)
 8000bac:	2201      	movs	r2, #1
 8000bae:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000bb0:	480d      	ldr	r0, [pc, #52]	; (8000be8 <MX_ADC1_Init+0x74>)
 8000bb2:	f001 f8c3 	bl	8001d3c <HAL_ADC_Init>
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d001      	beq.n	8000bc0 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000bbc:	f000 fc50 	bl	8001460 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000bc0:	2305      	movs	r3, #5
 8000bc2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000bc4:	2301      	movs	r3, #1
 8000bc6:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000bc8:	2300      	movs	r3, #0
 8000bca:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000bcc:	1d3b      	adds	r3, r7, #4
 8000bce:	4619      	mov	r1, r3
 8000bd0:	4805      	ldr	r0, [pc, #20]	; (8000be8 <MX_ADC1_Init+0x74>)
 8000bd2:	f001 fb5d 	bl	8002290 <HAL_ADC_ConfigChannel>
 8000bd6:	4603      	mov	r3, r0
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d001      	beq.n	8000be0 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000bdc:	f000 fc40 	bl	8001460 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000be0:	bf00      	nop
 8000be2:	3710      	adds	r7, #16
 8000be4:	46bd      	mov	sp, r7
 8000be6:	bd80      	pop	{r7, pc}
 8000be8:	2000054c 	.word	0x2000054c
 8000bec:	40012400 	.word	0x40012400

08000bf0 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b082      	sub	sp, #8
 8000bf4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000bf6:	1d3b      	adds	r3, r7, #4
 8000bf8:	2100      	movs	r1, #0
 8000bfa:	460a      	mov	r2, r1
 8000bfc:	801a      	strh	r2, [r3, #0]
 8000bfe:	460a      	mov	r2, r1
 8000c00:	709a      	strb	r2, [r3, #2]
  RTC_DateTypeDef DateToUpdate = {0};
 8000c02:	2300      	movs	r3, #0
 8000c04:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000c06:	4b1d      	ldr	r3, [pc, #116]	; (8000c7c <MX_RTC_Init+0x8c>)
 8000c08:	4a1d      	ldr	r2, [pc, #116]	; (8000c80 <MX_RTC_Init+0x90>)
 8000c0a:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 8000c0c:	4b1b      	ldr	r3, [pc, #108]	; (8000c7c <MX_RTC_Init+0x8c>)
 8000c0e:	f04f 32ff 	mov.w	r2, #4294967295
 8000c12:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_NONE;
 8000c14:	4b19      	ldr	r3, [pc, #100]	; (8000c7c <MX_RTC_Init+0x8c>)
 8000c16:	2200      	movs	r2, #0
 8000c18:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000c1a:	4818      	ldr	r0, [pc, #96]	; (8000c7c <MX_RTC_Init+0x8c>)
 8000c1c:	f002 fea4 	bl	8003968 <HAL_RTC_Init>
 8000c20:	4603      	mov	r3, r0
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d001      	beq.n	8000c2a <MX_RTC_Init+0x3a>
  {
    Error_Handler();
 8000c26:	f000 fc1b 	bl	8001460 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8000c2e:	2300      	movs	r3, #0
 8000c30:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8000c32:	2300      	movs	r3, #0
 8000c34:	71bb      	strb	r3, [r7, #6]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000c36:	1d3b      	adds	r3, r7, #4
 8000c38:	2201      	movs	r2, #1
 8000c3a:	4619      	mov	r1, r3
 8000c3c:	480f      	ldr	r0, [pc, #60]	; (8000c7c <MX_RTC_Init+0x8c>)
 8000c3e:	f002 ff29 	bl	8003a94 <HAL_RTC_SetTime>
 8000c42:	4603      	mov	r3, r0
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d001      	beq.n	8000c4c <MX_RTC_Init+0x5c>
  {
    Error_Handler();
 8000c48:	f000 fc0a 	bl	8001460 <Error_Handler>
  }
  DateToUpdate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000c4c:	2301      	movs	r3, #1
 8000c4e:	703b      	strb	r3, [r7, #0]
  DateToUpdate.Month = RTC_MONTH_JANUARY;
 8000c50:	2301      	movs	r3, #1
 8000c52:	707b      	strb	r3, [r7, #1]
  DateToUpdate.Date = 0x1;
 8000c54:	2301      	movs	r3, #1
 8000c56:	70bb      	strb	r3, [r7, #2]
  DateToUpdate.Year = 0x0;
 8000c58:	2300      	movs	r3, #0
 8000c5a:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 8000c5c:	463b      	mov	r3, r7
 8000c5e:	2201      	movs	r2, #1
 8000c60:	4619      	mov	r1, r3
 8000c62:	4806      	ldr	r0, [pc, #24]	; (8000c7c <MX_RTC_Init+0x8c>)
 8000c64:	f003 f886 	bl	8003d74 <HAL_RTC_SetDate>
 8000c68:	4603      	mov	r3, r0
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d001      	beq.n	8000c72 <MX_RTC_Init+0x82>
  {
    Error_Handler();
 8000c6e:	f000 fbf7 	bl	8001460 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000c72:	bf00      	nop
 8000c74:	3708      	adds	r7, #8
 8000c76:	46bd      	mov	sp, r7
 8000c78:	bd80      	pop	{r7, pc}
 8000c7a:	bf00      	nop
 8000c7c:	200005f0 	.word	0x200005f0
 8000c80:	40002800 	.word	0x40002800

08000c84 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b086      	sub	sp, #24
 8000c88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000c8a:	f107 0308 	add.w	r3, r7, #8
 8000c8e:	2200      	movs	r2, #0
 8000c90:	601a      	str	r2, [r3, #0]
 8000c92:	605a      	str	r2, [r3, #4]
 8000c94:	609a      	str	r2, [r3, #8]
 8000c96:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c98:	463b      	mov	r3, r7
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	601a      	str	r2, [r3, #0]
 8000c9e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000ca0:	4b1e      	ldr	r3, [pc, #120]	; (8000d1c <MX_TIM1_Init+0x98>)
 8000ca2:	4a1f      	ldr	r2, [pc, #124]	; (8000d20 <MX_TIM1_Init+0x9c>)
 8000ca4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 7999;
 8000ca6:	4b1d      	ldr	r3, [pc, #116]	; (8000d1c <MX_TIM1_Init+0x98>)
 8000ca8:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000cac:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cae:	4b1b      	ldr	r3, [pc, #108]	; (8000d1c <MX_TIM1_Init+0x98>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 249;
 8000cb4:	4b19      	ldr	r3, [pc, #100]	; (8000d1c <MX_TIM1_Init+0x98>)
 8000cb6:	22f9      	movs	r2, #249	; 0xf9
 8000cb8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000cba:	4b18      	ldr	r3, [pc, #96]	; (8000d1c <MX_TIM1_Init+0x98>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000cc0:	4b16      	ldr	r3, [pc, #88]	; (8000d1c <MX_TIM1_Init+0x98>)
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000cc6:	4b15      	ldr	r3, [pc, #84]	; (8000d1c <MX_TIM1_Init+0x98>)
 8000cc8:	2280      	movs	r2, #128	; 0x80
 8000cca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000ccc:	4813      	ldr	r0, [pc, #76]	; (8000d1c <MX_TIM1_Init+0x98>)
 8000cce:	f003 fbfd 	bl	80044cc <HAL_TIM_Base_Init>
 8000cd2:	4603      	mov	r3, r0
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d001      	beq.n	8000cdc <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8000cd8:	f000 fbc2 	bl	8001460 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000cdc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ce0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000ce2:	f107 0308 	add.w	r3, r7, #8
 8000ce6:	4619      	mov	r1, r3
 8000ce8:	480c      	ldr	r0, [pc, #48]	; (8000d1c <MX_TIM1_Init+0x98>)
 8000cea:	f004 f967 	bl	8004fbc <HAL_TIM_ConfigClockSource>
 8000cee:	4603      	mov	r3, r0
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	d001      	beq.n	8000cf8 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8000cf4:	f000 fbb4 	bl	8001460 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000d00:	463b      	mov	r3, r7
 8000d02:	4619      	mov	r1, r3
 8000d04:	4805      	ldr	r0, [pc, #20]	; (8000d1c <MX_TIM1_Init+0x98>)
 8000d06:	f004 fd9d 	bl	8005844 <HAL_TIMEx_MasterConfigSynchronization>
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d001      	beq.n	8000d14 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8000d10:	f000 fba6 	bl	8001460 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000d14:	bf00      	nop
 8000d16:	3718      	adds	r7, #24
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	bd80      	pop	{r7, pc}
 8000d1c:	20000604 	.word	0x20000604
 8000d20:	40012c00 	.word	0x40012c00

08000d24 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b08c      	sub	sp, #48	; 0x30
 8000d28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000d2a:	f107 030c 	add.w	r3, r7, #12
 8000d2e:	2224      	movs	r2, #36	; 0x24
 8000d30:	2100      	movs	r1, #0
 8000d32:	4618      	mov	r0, r3
 8000d34:	f006 ff86 	bl	8007c44 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d38:	1d3b      	adds	r3, r7, #4
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	601a      	str	r2, [r3, #0]
 8000d3e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000d40:	4b21      	ldr	r3, [pc, #132]	; (8000dc8 <MX_TIM2_Init+0xa4>)
 8000d42:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000d46:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000d48:	4b1f      	ldr	r3, [pc, #124]	; (8000dc8 <MX_TIM2_Init+0xa4>)
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d4e:	4b1e      	ldr	r3, [pc, #120]	; (8000dc8 <MX_TIM2_Init+0xa4>)
 8000d50:	2200      	movs	r2, #0
 8000d52:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8000d54:	4b1c      	ldr	r3, [pc, #112]	; (8000dc8 <MX_TIM2_Init+0xa4>)
 8000d56:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000d5a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d5c:	4b1a      	ldr	r3, [pc, #104]	; (8000dc8 <MX_TIM2_Init+0xa4>)
 8000d5e:	2200      	movs	r2, #0
 8000d60:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000d62:	4b19      	ldr	r3, [pc, #100]	; (8000dc8 <MX_TIM2_Init+0xa4>)
 8000d64:	2280      	movs	r2, #128	; 0x80
 8000d66:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8000d68:	2303      	movs	r3, #3
 8000d6a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000d70:	2301      	movs	r3, #1
 8000d72:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000d74:	2300      	movs	r3, #0
 8000d76:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8000d78:	230a      	movs	r3, #10
 8000d7a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000d80:	2301      	movs	r3, #1
 8000d82:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000d84:	2300      	movs	r3, #0
 8000d86:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8000d88:	2300      	movs	r3, #0
 8000d8a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8000d8c:	f107 030c 	add.w	r3, r7, #12
 8000d90:	4619      	mov	r1, r3
 8000d92:	480d      	ldr	r0, [pc, #52]	; (8000dc8 <MX_TIM2_Init+0xa4>)
 8000d94:	f003 fdce 	bl	8004934 <HAL_TIM_Encoder_Init>
 8000d98:	4603      	mov	r3, r0
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d001      	beq.n	8000da2 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8000d9e:	f000 fb5f 	bl	8001460 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000da2:	2300      	movs	r3, #0
 8000da4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000da6:	2300      	movs	r3, #0
 8000da8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000daa:	1d3b      	adds	r3, r7, #4
 8000dac:	4619      	mov	r1, r3
 8000dae:	4806      	ldr	r0, [pc, #24]	; (8000dc8 <MX_TIM2_Init+0xa4>)
 8000db0:	f004 fd48 	bl	8005844 <HAL_TIMEx_MasterConfigSynchronization>
 8000db4:	4603      	mov	r3, r0
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d001      	beq.n	8000dbe <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8000dba:	f000 fb51 	bl	8001460 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000dbe:	bf00      	nop
 8000dc0:	3730      	adds	r7, #48	; 0x30
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	bd80      	pop	{r7, pc}
 8000dc6:	bf00      	nop
 8000dc8:	200006b8 	.word	0x200006b8

08000dcc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	b08c      	sub	sp, #48	; 0x30
 8000dd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000dd2:	f107 030c 	add.w	r3, r7, #12
 8000dd6:	2224      	movs	r2, #36	; 0x24
 8000dd8:	2100      	movs	r1, #0
 8000dda:	4618      	mov	r0, r3
 8000ddc:	f006 ff32 	bl	8007c44 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000de0:	1d3b      	adds	r3, r7, #4
 8000de2:	2200      	movs	r2, #0
 8000de4:	601a      	str	r2, [r3, #0]
 8000de6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000de8:	4b20      	ldr	r3, [pc, #128]	; (8000e6c <MX_TIM3_Init+0xa0>)
 8000dea:	4a21      	ldr	r2, [pc, #132]	; (8000e70 <MX_TIM3_Init+0xa4>)
 8000dec:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000dee:	4b1f      	ldr	r3, [pc, #124]	; (8000e6c <MX_TIM3_Init+0xa0>)
 8000df0:	2200      	movs	r2, #0
 8000df2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000df4:	4b1d      	ldr	r3, [pc, #116]	; (8000e6c <MX_TIM3_Init+0xa0>)
 8000df6:	2200      	movs	r2, #0
 8000df8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000dfa:	4b1c      	ldr	r3, [pc, #112]	; (8000e6c <MX_TIM3_Init+0xa0>)
 8000dfc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000e00:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e02:	4b1a      	ldr	r3, [pc, #104]	; (8000e6c <MX_TIM3_Init+0xa0>)
 8000e04:	2200      	movs	r2, #0
 8000e06:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000e08:	4b18      	ldr	r3, [pc, #96]	; (8000e6c <MX_TIM3_Init+0xa0>)
 8000e0a:	2280      	movs	r2, #128	; 0x80
 8000e0c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8000e0e:	2303      	movs	r3, #3
 8000e10:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000e12:	2300      	movs	r3, #0
 8000e14:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000e16:	2301      	movs	r3, #1
 8000e18:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8000e1e:	230a      	movs	r3, #10
 8000e20:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000e22:	2300      	movs	r3, #0
 8000e24:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000e26:	2301      	movs	r3, #1
 8000e28:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8000e2e:	2300      	movs	r3, #0
 8000e30:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8000e32:	f107 030c 	add.w	r3, r7, #12
 8000e36:	4619      	mov	r1, r3
 8000e38:	480c      	ldr	r0, [pc, #48]	; (8000e6c <MX_TIM3_Init+0xa0>)
 8000e3a:	f003 fd7b 	bl	8004934 <HAL_TIM_Encoder_Init>
 8000e3e:	4603      	mov	r3, r0
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d001      	beq.n	8000e48 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8000e44:	f000 fb0c 	bl	8001460 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e48:	2300      	movs	r3, #0
 8000e4a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000e50:	1d3b      	adds	r3, r7, #4
 8000e52:	4619      	mov	r1, r3
 8000e54:	4805      	ldr	r0, [pc, #20]	; (8000e6c <MX_TIM3_Init+0xa0>)
 8000e56:	f004 fcf5 	bl	8005844 <HAL_TIMEx_MasterConfigSynchronization>
 8000e5a:	4603      	mov	r3, r0
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d001      	beq.n	8000e64 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8000e60:	f000 fafe 	bl	8001460 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000e64:	bf00      	nop
 8000e66:	3730      	adds	r7, #48	; 0x30
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	bd80      	pop	{r7, pc}
 8000e6c:	20000498 	.word	0x20000498
 8000e70:	40000400 	.word	0x40000400

08000e74 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b08c      	sub	sp, #48	; 0x30
 8000e78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000e7a:	f107 030c 	add.w	r3, r7, #12
 8000e7e:	2224      	movs	r2, #36	; 0x24
 8000e80:	2100      	movs	r1, #0
 8000e82:	4618      	mov	r0, r3
 8000e84:	f006 fede 	bl	8007c44 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e88:	1d3b      	adds	r3, r7, #4
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	601a      	str	r2, [r3, #0]
 8000e8e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000e90:	4b20      	ldr	r3, [pc, #128]	; (8000f14 <MX_TIM4_Init+0xa0>)
 8000e92:	4a21      	ldr	r2, [pc, #132]	; (8000f18 <MX_TIM4_Init+0xa4>)
 8000e94:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8000e96:	4b1f      	ldr	r3, [pc, #124]	; (8000f14 <MX_TIM4_Init+0xa0>)
 8000e98:	2200      	movs	r2, #0
 8000e9a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e9c:	4b1d      	ldr	r3, [pc, #116]	; (8000f14 <MX_TIM4_Init+0xa0>)
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8000ea2:	4b1c      	ldr	r3, [pc, #112]	; (8000f14 <MX_TIM4_Init+0xa0>)
 8000ea4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000ea8:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000eaa:	4b1a      	ldr	r3, [pc, #104]	; (8000f14 <MX_TIM4_Init+0xa0>)
 8000eac:	2200      	movs	r2, #0
 8000eae:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000eb0:	4b18      	ldr	r3, [pc, #96]	; (8000f14 <MX_TIM4_Init+0xa0>)
 8000eb2:	2280      	movs	r2, #128	; 0x80
 8000eb4:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8000eb6:	2303      	movs	r3, #3
 8000eb8:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000ebe:	2301      	movs	r3, #1
 8000ec0:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8000ec6:	230a      	movs	r3, #10
 8000ec8:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000eca:	2300      	movs	r3, #0
 8000ecc:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000ece:	2301      	movs	r3, #1
 8000ed0:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8000eda:	f107 030c 	add.w	r3, r7, #12
 8000ede:	4619      	mov	r1, r3
 8000ee0:	480c      	ldr	r0, [pc, #48]	; (8000f14 <MX_TIM4_Init+0xa0>)
 8000ee2:	f003 fd27 	bl	8004934 <HAL_TIM_Encoder_Init>
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d001      	beq.n	8000ef0 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8000eec:	f000 fab8 	bl	8001460 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000ef8:	1d3b      	adds	r3, r7, #4
 8000efa:	4619      	mov	r1, r3
 8000efc:	4805      	ldr	r0, [pc, #20]	; (8000f14 <MX_TIM4_Init+0xa0>)
 8000efe:	f004 fca1 	bl	8005844 <HAL_TIMEx_MasterConfigSynchronization>
 8000f02:	4603      	mov	r3, r0
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d001      	beq.n	8000f0c <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8000f08:	f000 faaa 	bl	8001460 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8000f0c:	bf00      	nop
 8000f0e:	3730      	adds	r7, #48	; 0x30
 8000f10:	46bd      	mov	sp, r7
 8000f12:	bd80      	pop	{r7, pc}
 8000f14:	20000330 	.word	0x20000330
 8000f18:	40000800 	.word	0x40000800

08000f1c <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b08c      	sub	sp, #48	; 0x30
 8000f20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000f22:	f107 030c 	add.w	r3, r7, #12
 8000f26:	2224      	movs	r2, #36	; 0x24
 8000f28:	2100      	movs	r1, #0
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	f006 fe8a 	bl	8007c44 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f30:	1d3b      	adds	r3, r7, #4
 8000f32:	2200      	movs	r2, #0
 8000f34:	601a      	str	r2, [r3, #0]
 8000f36:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8000f38:	4b20      	ldr	r3, [pc, #128]	; (8000fbc <MX_TIM5_Init+0xa0>)
 8000f3a:	4a21      	ldr	r2, [pc, #132]	; (8000fc0 <MX_TIM5_Init+0xa4>)
 8000f3c:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8000f3e:	4b1f      	ldr	r3, [pc, #124]	; (8000fbc <MX_TIM5_Init+0xa0>)
 8000f40:	2200      	movs	r2, #0
 8000f42:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f44:	4b1d      	ldr	r3, [pc, #116]	; (8000fbc <MX_TIM5_Init+0xa0>)
 8000f46:	2200      	movs	r2, #0
 8000f48:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 65535;
 8000f4a:	4b1c      	ldr	r3, [pc, #112]	; (8000fbc <MX_TIM5_Init+0xa0>)
 8000f4c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000f50:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f52:	4b1a      	ldr	r3, [pc, #104]	; (8000fbc <MX_TIM5_Init+0xa0>)
 8000f54:	2200      	movs	r2, #0
 8000f56:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000f58:	4b18      	ldr	r3, [pc, #96]	; (8000fbc <MX_TIM5_Init+0xa0>)
 8000f5a:	2280      	movs	r2, #128	; 0x80
 8000f5c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8000f5e:	2303      	movs	r3, #3
 8000f60:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000f62:	2300      	movs	r3, #0
 8000f64:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000f66:	2301      	movs	r3, #1
 8000f68:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8000f6e:	230a      	movs	r3, #10
 8000f70:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000f72:	2300      	movs	r3, #0
 8000f74:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000f76:	2301      	movs	r3, #1
 8000f78:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8000f7e:	2300      	movs	r3, #0
 8000f80:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8000f82:	f107 030c 	add.w	r3, r7, #12
 8000f86:	4619      	mov	r1, r3
 8000f88:	480c      	ldr	r0, [pc, #48]	; (8000fbc <MX_TIM5_Init+0xa0>)
 8000f8a:	f003 fcd3 	bl	8004934 <HAL_TIM_Encoder_Init>
 8000f8e:	4603      	mov	r3, r0
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d001      	beq.n	8000f98 <MX_TIM5_Init+0x7c>
  {
    Error_Handler();
 8000f94:	f000 fa64 	bl	8001460 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8000fa0:	1d3b      	adds	r3, r7, #4
 8000fa2:	4619      	mov	r1, r3
 8000fa4:	4805      	ldr	r0, [pc, #20]	; (8000fbc <MX_TIM5_Init+0xa0>)
 8000fa6:	f004 fc4d 	bl	8005844 <HAL_TIMEx_MasterConfigSynchronization>
 8000faa:	4603      	mov	r3, r0
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d001      	beq.n	8000fb4 <MX_TIM5_Init+0x98>
  {
    Error_Handler();
 8000fb0:	f000 fa56 	bl	8001460 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8000fb4:	bf00      	nop
 8000fb6:	3730      	adds	r7, #48	; 0x30
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	bd80      	pop	{r7, pc}
 8000fbc:	200003e4 	.word	0x200003e4
 8000fc0:	40000c00 	.word	0x40000c00

08000fc4 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b082      	sub	sp, #8
 8000fc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000fca:	463b      	mov	r3, r7
 8000fcc:	2200      	movs	r2, #0
 8000fce:	601a      	str	r2, [r3, #0]
 8000fd0:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8000fd2:	4b15      	ldr	r3, [pc, #84]	; (8001028 <MX_TIM7_Init+0x64>)
 8000fd4:	4a15      	ldr	r2, [pc, #84]	; (800102c <MX_TIM7_Init+0x68>)
 8000fd6:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 7;
 8000fd8:	4b13      	ldr	r3, [pc, #76]	; (8001028 <MX_TIM7_Init+0x64>)
 8000fda:	2207      	movs	r2, #7
 8000fdc:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fde:	4b12      	ldr	r3, [pc, #72]	; (8001028 <MX_TIM7_Init+0x64>)
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 8000fe4:	4b10      	ldr	r3, [pc, #64]	; (8001028 <MX_TIM7_Init+0x64>)
 8000fe6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000fea:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000fec:	4b0e      	ldr	r3, [pc, #56]	; (8001028 <MX_TIM7_Init+0x64>)
 8000fee:	2280      	movs	r2, #128	; 0x80
 8000ff0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8000ff2:	480d      	ldr	r0, [pc, #52]	; (8001028 <MX_TIM7_Init+0x64>)
 8000ff4:	f003 fa6a 	bl	80044cc <HAL_TIM_Base_Init>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d001      	beq.n	8001002 <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8000ffe:	f000 fa2f 	bl	8001460 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001002:	2300      	movs	r3, #0
 8001004:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001006:	2300      	movs	r3, #0
 8001008:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800100a:	463b      	mov	r3, r7
 800100c:	4619      	mov	r1, r3
 800100e:	4806      	ldr	r0, [pc, #24]	; (8001028 <MX_TIM7_Init+0x64>)
 8001010:	f004 fc18 	bl	8005844 <HAL_TIMEx_MasterConfigSynchronization>
 8001014:	4603      	mov	r3, r0
 8001016:	2b00      	cmp	r3, #0
 8001018:	d001      	beq.n	800101e <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 800101a:	f000 fa21 	bl	8001460 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 800101e:	bf00      	nop
 8001020:	3708      	adds	r7, #8
 8001022:	46bd      	mov	sp, r7
 8001024:	bd80      	pop	{r7, pc}
 8001026:	bf00      	nop
 8001028:	200007e0 	.word	0x200007e0
 800102c:	40001400 	.word	0x40001400

08001030 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b096      	sub	sp, #88	; 0x58
 8001034:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001036:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800103a:	2200      	movs	r2, #0
 800103c:	601a      	str	r2, [r3, #0]
 800103e:	605a      	str	r2, [r3, #4]
 8001040:	609a      	str	r2, [r3, #8]
 8001042:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001044:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001048:	2200      	movs	r2, #0
 800104a:	601a      	str	r2, [r3, #0]
 800104c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800104e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001052:	2200      	movs	r2, #0
 8001054:	601a      	str	r2, [r3, #0]
 8001056:	605a      	str	r2, [r3, #4]
 8001058:	609a      	str	r2, [r3, #8]
 800105a:	60da      	str	r2, [r3, #12]
 800105c:	611a      	str	r2, [r3, #16]
 800105e:	615a      	str	r2, [r3, #20]
 8001060:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001062:	1d3b      	adds	r3, r7, #4
 8001064:	2220      	movs	r2, #32
 8001066:	2100      	movs	r1, #0
 8001068:	4618      	mov	r0, r3
 800106a:	f006 fdeb 	bl	8007c44 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800106e:	4b50      	ldr	r3, [pc, #320]	; (80011b0 <MX_TIM8_Init+0x180>)
 8001070:	4a50      	ldr	r2, [pc, #320]	; (80011b4 <MX_TIM8_Init+0x184>)
 8001072:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 7;
 8001074:	4b4e      	ldr	r3, [pc, #312]	; (80011b0 <MX_TIM8_Init+0x180>)
 8001076:	2207      	movs	r2, #7
 8001078:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800107a:	4b4d      	ldr	r3, [pc, #308]	; (80011b0 <MX_TIM8_Init+0x180>)
 800107c:	2200      	movs	r2, #0
 800107e:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 100;
 8001080:	4b4b      	ldr	r3, [pc, #300]	; (80011b0 <MX_TIM8_Init+0x180>)
 8001082:	2264      	movs	r2, #100	; 0x64
 8001084:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001086:	4b4a      	ldr	r3, [pc, #296]	; (80011b0 <MX_TIM8_Init+0x180>)
 8001088:	2200      	movs	r2, #0
 800108a:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800108c:	4b48      	ldr	r3, [pc, #288]	; (80011b0 <MX_TIM8_Init+0x180>)
 800108e:	2200      	movs	r2, #0
 8001090:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001092:	4b47      	ldr	r3, [pc, #284]	; (80011b0 <MX_TIM8_Init+0x180>)
 8001094:	2280      	movs	r2, #128	; 0x80
 8001096:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001098:	4845      	ldr	r0, [pc, #276]	; (80011b0 <MX_TIM8_Init+0x180>)
 800109a:	f003 fa17 	bl	80044cc <HAL_TIM_Base_Init>
 800109e:	4603      	mov	r3, r0
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d001      	beq.n	80010a8 <MX_TIM8_Init+0x78>
  {
    Error_Handler();
 80010a4:	f000 f9dc 	bl	8001460 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80010a8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010ac:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80010ae:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80010b2:	4619      	mov	r1, r3
 80010b4:	483e      	ldr	r0, [pc, #248]	; (80011b0 <MX_TIM8_Init+0x180>)
 80010b6:	f003 ff81 	bl	8004fbc <HAL_TIM_ConfigClockSource>
 80010ba:	4603      	mov	r3, r0
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d001      	beq.n	80010c4 <MX_TIM8_Init+0x94>
  {
    Error_Handler();
 80010c0:	f000 f9ce 	bl	8001460 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 80010c4:	483a      	ldr	r0, [pc, #232]	; (80011b0 <MX_TIM8_Init+0x180>)
 80010c6:	f003 fb15 	bl	80046f4 <HAL_TIM_PWM_Init>
 80010ca:	4603      	mov	r3, r0
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d001      	beq.n	80010d4 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 80010d0:	f000 f9c6 	bl	8001460 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010d4:	2300      	movs	r3, #0
 80010d6:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010d8:	2300      	movs	r3, #0
 80010da:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80010dc:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80010e0:	4619      	mov	r1, r3
 80010e2:	4833      	ldr	r0, [pc, #204]	; (80011b0 <MX_TIM8_Init+0x180>)
 80010e4:	f004 fbae 	bl	8005844 <HAL_TIMEx_MasterConfigSynchronization>
 80010e8:	4603      	mov	r3, r0
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d001      	beq.n	80010f2 <MX_TIM8_Init+0xc2>
  {
    Error_Handler();
 80010ee:	f000 f9b7 	bl	8001460 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80010f2:	2360      	movs	r3, #96	; 0x60
 80010f4:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 80010f6:	2300      	movs	r3, #0
 80010f8:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80010fa:	2300      	movs	r3, #0
 80010fc:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80010fe:	2300      	movs	r3, #0
 8001100:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001102:	2300      	movs	r3, #0
 8001104:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001106:	2300      	movs	r3, #0
 8001108:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800110a:	2300      	movs	r3, #0
 800110c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800110e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001112:	2200      	movs	r2, #0
 8001114:	4619      	mov	r1, r3
 8001116:	4826      	ldr	r0, [pc, #152]	; (80011b0 <MX_TIM8_Init+0x180>)
 8001118:	f003 fe92 	bl	8004e40 <HAL_TIM_PWM_ConfigChannel>
 800111c:	4603      	mov	r3, r0
 800111e:	2b00      	cmp	r3, #0
 8001120:	d001      	beq.n	8001126 <MX_TIM8_Init+0xf6>
  {
    Error_Handler();
 8001122:	f000 f99d 	bl	8001460 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001126:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800112a:	2204      	movs	r2, #4
 800112c:	4619      	mov	r1, r3
 800112e:	4820      	ldr	r0, [pc, #128]	; (80011b0 <MX_TIM8_Init+0x180>)
 8001130:	f003 fe86 	bl	8004e40 <HAL_TIM_PWM_ConfigChannel>
 8001134:	4603      	mov	r3, r0
 8001136:	2b00      	cmp	r3, #0
 8001138:	d001      	beq.n	800113e <MX_TIM8_Init+0x10e>
  {
    Error_Handler();
 800113a:	f000 f991 	bl	8001460 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800113e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001142:	2208      	movs	r2, #8
 8001144:	4619      	mov	r1, r3
 8001146:	481a      	ldr	r0, [pc, #104]	; (80011b0 <MX_TIM8_Init+0x180>)
 8001148:	f003 fe7a 	bl	8004e40 <HAL_TIM_PWM_ConfigChannel>
 800114c:	4603      	mov	r3, r0
 800114e:	2b00      	cmp	r3, #0
 8001150:	d001      	beq.n	8001156 <MX_TIM8_Init+0x126>
  {
    Error_Handler();
 8001152:	f000 f985 	bl	8001460 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001156:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800115a:	220c      	movs	r2, #12
 800115c:	4619      	mov	r1, r3
 800115e:	4814      	ldr	r0, [pc, #80]	; (80011b0 <MX_TIM8_Init+0x180>)
 8001160:	f003 fe6e 	bl	8004e40 <HAL_TIM_PWM_ConfigChannel>
 8001164:	4603      	mov	r3, r0
 8001166:	2b00      	cmp	r3, #0
 8001168:	d001      	beq.n	800116e <MX_TIM8_Init+0x13e>
  {
    Error_Handler();
 800116a:	f000 f979 	bl	8001460 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800116e:	2300      	movs	r3, #0
 8001170:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001172:	2300      	movs	r3, #0
 8001174:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001176:	2300      	movs	r3, #0
 8001178:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800117a:	2300      	movs	r3, #0
 800117c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800117e:	2300      	movs	r3, #0
 8001180:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001182:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001186:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001188:	2300      	movs	r3, #0
 800118a:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800118c:	1d3b      	adds	r3, r7, #4
 800118e:	4619      	mov	r1, r3
 8001190:	4807      	ldr	r0, [pc, #28]	; (80011b0 <MX_TIM8_Init+0x180>)
 8001192:	f004 fbc3 	bl	800591c <HAL_TIMEx_ConfigBreakDeadTime>
 8001196:	4603      	mov	r3, r0
 8001198:	2b00      	cmp	r3, #0
 800119a:	d001      	beq.n	80011a0 <MX_TIM8_Init+0x170>
  {
    Error_Handler();
 800119c:	f000 f960 	bl	8001460 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 80011a0:	4803      	ldr	r0, [pc, #12]	; (80011b0 <MX_TIM8_Init+0x180>)
 80011a2:	f000 fb59 	bl	8001858 <HAL_TIM_MspPostInit>

}
 80011a6:	bf00      	nop
 80011a8:	3758      	adds	r7, #88	; 0x58
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bd80      	pop	{r7, pc}
 80011ae:	bf00      	nop
 80011b0:	2000027c 	.word	0x2000027c
 80011b4:	40013400 	.word	0x40013400

080011b8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80011bc:	4b11      	ldr	r3, [pc, #68]	; (8001204 <MX_USART1_UART_Init+0x4c>)
 80011be:	4a12      	ldr	r2, [pc, #72]	; (8001208 <MX_USART1_UART_Init+0x50>)
 80011c0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80011c2:	4b10      	ldr	r3, [pc, #64]	; (8001204 <MX_USART1_UART_Init+0x4c>)
 80011c4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80011c8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80011ca:	4b0e      	ldr	r3, [pc, #56]	; (8001204 <MX_USART1_UART_Init+0x4c>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80011d0:	4b0c      	ldr	r3, [pc, #48]	; (8001204 <MX_USART1_UART_Init+0x4c>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80011d6:	4b0b      	ldr	r3, [pc, #44]	; (8001204 <MX_USART1_UART_Init+0x4c>)
 80011d8:	2200      	movs	r2, #0
 80011da:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80011dc:	4b09      	ldr	r3, [pc, #36]	; (8001204 <MX_USART1_UART_Init+0x4c>)
 80011de:	220c      	movs	r2, #12
 80011e0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011e2:	4b08      	ldr	r3, [pc, #32]	; (8001204 <MX_USART1_UART_Init+0x4c>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80011e8:	4b06      	ldr	r3, [pc, #24]	; (8001204 <MX_USART1_UART_Init+0x4c>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80011ee:	4805      	ldr	r0, [pc, #20]	; (8001204 <MX_USART1_UART_Init+0x4c>)
 80011f0:	f004 fc00 	bl	80059f4 <HAL_UART_Init>
 80011f4:	4603      	mov	r3, r0
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d001      	beq.n	80011fe <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80011fa:	f000 f931 	bl	8001460 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80011fe:	bf00      	nop
 8001200:	bd80      	pop	{r7, pc}
 8001202:	bf00      	nop
 8001204:	2000057c 	.word	0x2000057c
 8001208:	40013800 	.word	0x40013800

0800120c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001210:	4b11      	ldr	r3, [pc, #68]	; (8001258 <MX_USART2_UART_Init+0x4c>)
 8001212:	4a12      	ldr	r2, [pc, #72]	; (800125c <MX_USART2_UART_Init+0x50>)
 8001214:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001216:	4b10      	ldr	r3, [pc, #64]	; (8001258 <MX_USART2_UART_Init+0x4c>)
 8001218:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800121c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800121e:	4b0e      	ldr	r3, [pc, #56]	; (8001258 <MX_USART2_UART_Init+0x4c>)
 8001220:	2200      	movs	r2, #0
 8001222:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001224:	4b0c      	ldr	r3, [pc, #48]	; (8001258 <MX_USART2_UART_Init+0x4c>)
 8001226:	2200      	movs	r2, #0
 8001228:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800122a:	4b0b      	ldr	r3, [pc, #44]	; (8001258 <MX_USART2_UART_Init+0x4c>)
 800122c:	2200      	movs	r2, #0
 800122e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001230:	4b09      	ldr	r3, [pc, #36]	; (8001258 <MX_USART2_UART_Init+0x4c>)
 8001232:	220c      	movs	r2, #12
 8001234:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001236:	4b08      	ldr	r3, [pc, #32]	; (8001258 <MX_USART2_UART_Init+0x4c>)
 8001238:	2200      	movs	r2, #0
 800123a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800123c:	4b06      	ldr	r3, [pc, #24]	; (8001258 <MX_USART2_UART_Init+0x4c>)
 800123e:	2200      	movs	r2, #0
 8001240:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001242:	4805      	ldr	r0, [pc, #20]	; (8001258 <MX_USART2_UART_Init+0x4c>)
 8001244:	f004 fbd6 	bl	80059f4 <HAL_UART_Init>
 8001248:	4603      	mov	r3, r0
 800124a:	2b00      	cmp	r3, #0
 800124c:	d001      	beq.n	8001252 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800124e:	f000 f907 	bl	8001460 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001252:	bf00      	nop
 8001254:	bd80      	pop	{r7, pc}
 8001256:	bf00      	nop
 8001258:	2000076c 	.word	0x2000076c
 800125c:	40004400 	.word	0x40004400

08001260 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b088      	sub	sp, #32
 8001264:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001266:	f107 0310 	add.w	r3, r7, #16
 800126a:	2200      	movs	r2, #0
 800126c:	601a      	str	r2, [r3, #0]
 800126e:	605a      	str	r2, [r3, #4]
 8001270:	609a      	str	r2, [r3, #8]
 8001272:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001274:	4b4e      	ldr	r3, [pc, #312]	; (80013b0 <MX_GPIO_Init+0x150>)
 8001276:	699b      	ldr	r3, [r3, #24]
 8001278:	4a4d      	ldr	r2, [pc, #308]	; (80013b0 <MX_GPIO_Init+0x150>)
 800127a:	f043 0310 	orr.w	r3, r3, #16
 800127e:	6193      	str	r3, [r2, #24]
 8001280:	4b4b      	ldr	r3, [pc, #300]	; (80013b0 <MX_GPIO_Init+0x150>)
 8001282:	699b      	ldr	r3, [r3, #24]
 8001284:	f003 0310 	and.w	r3, r3, #16
 8001288:	60fb      	str	r3, [r7, #12]
 800128a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800128c:	4b48      	ldr	r3, [pc, #288]	; (80013b0 <MX_GPIO_Init+0x150>)
 800128e:	699b      	ldr	r3, [r3, #24]
 8001290:	4a47      	ldr	r2, [pc, #284]	; (80013b0 <MX_GPIO_Init+0x150>)
 8001292:	f043 0304 	orr.w	r3, r3, #4
 8001296:	6193      	str	r3, [r2, #24]
 8001298:	4b45      	ldr	r3, [pc, #276]	; (80013b0 <MX_GPIO_Init+0x150>)
 800129a:	699b      	ldr	r3, [r3, #24]
 800129c:	f003 0304 	and.w	r3, r3, #4
 80012a0:	60bb      	str	r3, [r7, #8]
 80012a2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012a4:	4b42      	ldr	r3, [pc, #264]	; (80013b0 <MX_GPIO_Init+0x150>)
 80012a6:	699b      	ldr	r3, [r3, #24]
 80012a8:	4a41      	ldr	r2, [pc, #260]	; (80013b0 <MX_GPIO_Init+0x150>)
 80012aa:	f043 0308 	orr.w	r3, r3, #8
 80012ae:	6193      	str	r3, [r2, #24]
 80012b0:	4b3f      	ldr	r3, [pc, #252]	; (80013b0 <MX_GPIO_Init+0x150>)
 80012b2:	699b      	ldr	r3, [r3, #24]
 80012b4:	f003 0308 	and.w	r3, r3, #8
 80012b8:	607b      	str	r3, [r7, #4]
 80012ba:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80012bc:	4b3c      	ldr	r3, [pc, #240]	; (80013b0 <MX_GPIO_Init+0x150>)
 80012be:	699b      	ldr	r3, [r3, #24]
 80012c0:	4a3b      	ldr	r2, [pc, #236]	; (80013b0 <MX_GPIO_Init+0x150>)
 80012c2:	f043 0320 	orr.w	r3, r3, #32
 80012c6:	6193      	str	r3, [r2, #24]
 80012c8:	4b39      	ldr	r3, [pc, #228]	; (80013b0 <MX_GPIO_Init+0x150>)
 80012ca:	699b      	ldr	r3, [r3, #24]
 80012cc:	f003 0320 	and.w	r3, r3, #32
 80012d0:	603b      	str	r3, [r7, #0]
 80012d2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, BLUE_LED_Pin|BLUETOOTH_SPI_CMD_Pin|BLUETOOTH_SPI_CS_Pin|MOTOR_FRONT_RIGHT_IN_1_Pin
 80012d4:	2200      	movs	r2, #0
 80012d6:	f243 013a 	movw	r1, #12346	; 0x303a
 80012da:	4836      	ldr	r0, [pc, #216]	; (80013b4 <MX_GPIO_Init+0x154>)
 80012dc:	f001 fd50 	bl	8002d80 <HAL_GPIO_WritePin>
                          |MOTOR_FRONT_RIGHT_IN_2_Pin|MOTOR_REAR_LEFT_IN_2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BLUETOOTH_SPI_CLK_GPIO_Port, BLUETOOTH_SPI_CLK_Pin, GPIO_PIN_RESET);
 80012e0:	2200      	movs	r2, #0
 80012e2:	2110      	movs	r1, #16
 80012e4:	4834      	ldr	r0, [pc, #208]	; (80013b8 <MX_GPIO_Init+0x158>)
 80012e6:	f001 fd4b 	bl	8002d80 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, MOTOR_FRONT_LEFT_IN_1_Pin|MOTOR_FRONT_LEFT_IN_2_Pin|MOTOR_REAR_RIGHT_IN_2_Pin|MOTOR_REAR_RIGHT_IN_1_Pin, GPIO_PIN_RESET);
 80012ea:	2200      	movs	r2, #0
 80012ec:	2133      	movs	r1, #51	; 0x33
 80012ee:	4833      	ldr	r0, [pc, #204]	; (80013bc <MX_GPIO_Init+0x15c>)
 80012f0:	f001 fd46 	bl	8002d80 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MOTOR_REAR_LEFT_IN_1_GPIO_Port, MOTOR_REAR_LEFT_IN_1_Pin, GPIO_PIN_RESET);
 80012f4:	2200      	movs	r2, #0
 80012f6:	2104      	movs	r1, #4
 80012f8:	4831      	ldr	r0, [pc, #196]	; (80013c0 <MX_GPIO_Init+0x160>)
 80012fa:	f001 fd41 	bl	8002d80 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BLUE_LED_Pin */
  GPIO_InitStruct.Pin = BLUE_LED_Pin;
 80012fe:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001302:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001304:	2301      	movs	r3, #1
 8001306:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001308:	2300      	movs	r3, #0
 800130a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800130c:	2302      	movs	r3, #2
 800130e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BLUE_LED_GPIO_Port, &GPIO_InitStruct);
 8001310:	f107 0310 	add.w	r3, r7, #16
 8001314:	4619      	mov	r1, r3
 8001316:	4827      	ldr	r0, [pc, #156]	; (80013b4 <MX_GPIO_Init+0x154>)
 8001318:	f001 fb9e 	bl	8002a58 <HAL_GPIO_Init>

  /*Configure GPIO pins : BLUETOOTH_SPI_CMD_Pin BLUETOOTH_SPI_CS_Pin MOTOR_FRONT_RIGHT_IN_1_Pin MOTOR_FRONT_RIGHT_IN_2_Pin
                           MOTOR_REAR_LEFT_IN_2_Pin */
  GPIO_InitStruct.Pin = BLUETOOTH_SPI_CMD_Pin|BLUETOOTH_SPI_CS_Pin|MOTOR_FRONT_RIGHT_IN_1_Pin|MOTOR_FRONT_RIGHT_IN_2_Pin
 800131c:	f241 033a 	movw	r3, #4154	; 0x103a
 8001320:	613b      	str	r3, [r7, #16]
                          |MOTOR_REAR_LEFT_IN_2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001322:	2301      	movs	r3, #1
 8001324:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001326:	2300      	movs	r3, #0
 8001328:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800132a:	2303      	movs	r3, #3
 800132c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800132e:	f107 0310 	add.w	r3, r7, #16
 8001332:	4619      	mov	r1, r3
 8001334:	481f      	ldr	r0, [pc, #124]	; (80013b4 <MX_GPIO_Init+0x154>)
 8001336:	f001 fb8f 	bl	8002a58 <HAL_GPIO_Init>

  /*Configure GPIO pin : BLUETOOTH_SPI_DAT_Pin */
  GPIO_InitStruct.Pin = BLUETOOTH_SPI_DAT_Pin;
 800133a:	2304      	movs	r3, #4
 800133c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800133e:	2300      	movs	r3, #0
 8001340:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001342:	2300      	movs	r3, #0
 8001344:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BLUETOOTH_SPI_DAT_GPIO_Port, &GPIO_InitStruct);
 8001346:	f107 0310 	add.w	r3, r7, #16
 800134a:	4619      	mov	r1, r3
 800134c:	4819      	ldr	r0, [pc, #100]	; (80013b4 <MX_GPIO_Init+0x154>)
 800134e:	f001 fb83 	bl	8002a58 <HAL_GPIO_Init>

  /*Configure GPIO pin : BLUETOOTH_SPI_CLK_Pin */
  GPIO_InitStruct.Pin = BLUETOOTH_SPI_CLK_Pin;
 8001352:	2310      	movs	r3, #16
 8001354:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001356:	2301      	movs	r3, #1
 8001358:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800135a:	2300      	movs	r3, #0
 800135c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800135e:	2303      	movs	r3, #3
 8001360:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BLUETOOTH_SPI_CLK_GPIO_Port, &GPIO_InitStruct);
 8001362:	f107 0310 	add.w	r3, r7, #16
 8001366:	4619      	mov	r1, r3
 8001368:	4813      	ldr	r0, [pc, #76]	; (80013b8 <MX_GPIO_Init+0x158>)
 800136a:	f001 fb75 	bl	8002a58 <HAL_GPIO_Init>

  /*Configure GPIO pins : MOTOR_FRONT_LEFT_IN_1_Pin MOTOR_FRONT_LEFT_IN_2_Pin MOTOR_REAR_RIGHT_IN_2_Pin MOTOR_REAR_RIGHT_IN_1_Pin */
  GPIO_InitStruct.Pin = MOTOR_FRONT_LEFT_IN_1_Pin|MOTOR_FRONT_LEFT_IN_2_Pin|MOTOR_REAR_RIGHT_IN_2_Pin|MOTOR_REAR_RIGHT_IN_1_Pin;
 800136e:	2333      	movs	r3, #51	; 0x33
 8001370:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001372:	2301      	movs	r3, #1
 8001374:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001376:	2300      	movs	r3, #0
 8001378:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800137a:	2303      	movs	r3, #3
 800137c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800137e:	f107 0310 	add.w	r3, r7, #16
 8001382:	4619      	mov	r1, r3
 8001384:	480d      	ldr	r0, [pc, #52]	; (80013bc <MX_GPIO_Init+0x15c>)
 8001386:	f001 fb67 	bl	8002a58 <HAL_GPIO_Init>

  /*Configure GPIO pin : MOTOR_REAR_LEFT_IN_1_Pin */
  GPIO_InitStruct.Pin = MOTOR_REAR_LEFT_IN_1_Pin;
 800138a:	2304      	movs	r3, #4
 800138c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800138e:	2301      	movs	r3, #1
 8001390:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001392:	2300      	movs	r3, #0
 8001394:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001396:	2303      	movs	r3, #3
 8001398:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(MOTOR_REAR_LEFT_IN_1_GPIO_Port, &GPIO_InitStruct);
 800139a:	f107 0310 	add.w	r3, r7, #16
 800139e:	4619      	mov	r1, r3
 80013a0:	4807      	ldr	r0, [pc, #28]	; (80013c0 <MX_GPIO_Init+0x160>)
 80013a2:	f001 fb59 	bl	8002a58 <HAL_GPIO_Init>

}
 80013a6:	bf00      	nop
 80013a8:	3720      	adds	r7, #32
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	40021000 	.word	0x40021000
 80013b4:	40011000 	.word	0x40011000
 80013b8:	40010800 	.word	0x40010800
 80013bc:	40010c00 	.word	0x40010c00
 80013c0:	40011400 	.word	0x40011400

080013c4 <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b082      	sub	sp, #8
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
  if ((htim == &htim2) || (htim == &htim3) || (htim == &htim4) || (htim == &htim5))
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	4a0b      	ldr	r2, [pc, #44]	; (80013fc <HAL_TIM_IC_CaptureCallback+0x38>)
 80013d0:	4293      	cmp	r3, r2
 80013d2:	d00b      	beq.n	80013ec <HAL_TIM_IC_CaptureCallback+0x28>
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	4a0a      	ldr	r2, [pc, #40]	; (8001400 <HAL_TIM_IC_CaptureCallback+0x3c>)
 80013d8:	4293      	cmp	r3, r2
 80013da:	d007      	beq.n	80013ec <HAL_TIM_IC_CaptureCallback+0x28>
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	4a09      	ldr	r2, [pc, #36]	; (8001404 <HAL_TIM_IC_CaptureCallback+0x40>)
 80013e0:	4293      	cmp	r3, r2
 80013e2:	d003      	beq.n	80013ec <HAL_TIM_IC_CaptureCallback+0x28>
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	4a08      	ldr	r2, [pc, #32]	; (8001408 <HAL_TIM_IC_CaptureCallback+0x44>)
 80013e8:	4293      	cmp	r3, r2
 80013ea:	d103      	bne.n	80013f4 <HAL_TIM_IC_CaptureCallback+0x30>
  {
    DRV_updateOnEncoder(htim);
 80013ec:	6878      	ldr	r0, [r7, #4]
 80013ee:	f006 f8a1 	bl	8007534 <DRV_updateOnEncoder>
  else
  {
    ; /* Nothing to do */
  }

  return;
 80013f2:	bf00      	nop
 80013f4:	bf00      	nop
}
 80013f6:	3708      	adds	r7, #8
 80013f8:	46bd      	mov	sp, r7
 80013fa:	bd80      	pop	{r7, pc}
 80013fc:	200006b8 	.word	0x200006b8
 8001400:	20000498 	.word	0x20000498
 8001404:	20000330 	.word	0x20000330
 8001408:	200003e4 	.word	0x200003e4

0800140c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b082      	sub	sp, #8
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
  /* Check the handle of the timer triggering this callback and update LED */
  if (htim == &htim1)
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	4a04      	ldr	r2, [pc, #16]	; (8001428 <HAL_TIM_PeriodElapsedCallback+0x1c>)
 8001418:	4293      	cmp	r3, r2
 800141a:	d101      	bne.n	8001420 <HAL_TIM_PeriodElapsedCallback+0x14>
  {
    LED_update();
 800141c:	f006 f97e 	bl	800771c <LED_update>
  }
  else
  {
    ; /* Nothing to do */
  }
}
 8001420:	bf00      	nop
 8001422:	3708      	adds	r7, #8
 8001424:	46bd      	mov	sp, r7
 8001426:	bd80      	pop	{r7, pc}
 8001428:	20000604 	.word	0x20000604

0800142c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b082      	sub	sp, #8
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
  /* Check the handle of the UART triggering this callback and actually receive date */
  if (huart == &huart1)
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	4a08      	ldr	r2, [pc, #32]	; (8001458 <HAL_UART_RxCpltCallback+0x2c>)
 8001438:	4293      	cmp	r3, r2
 800143a:	d102      	bne.n	8001442 <HAL_UART_RxCpltCallback+0x16>
  {
    CON_receiveData();
 800143c:	f005 fb52 	bl	8006ae4 <CON_receiveData>
  }
  else
  {
    ; /* Nothing to do */
  }
}
 8001440:	e006      	b.n	8001450 <HAL_UART_RxCpltCallback+0x24>
  else if (huart == &huart2)
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	4a05      	ldr	r2, [pc, #20]	; (800145c <HAL_UART_RxCpltCallback+0x30>)
 8001446:	4293      	cmp	r3, r2
 8001448:	d102      	bne.n	8001450 <HAL_UART_RxCpltCallback+0x24>
    MAS_receiveData(&huart2);
 800144a:	4804      	ldr	r0, [pc, #16]	; (800145c <HAL_UART_RxCpltCallback+0x30>)
 800144c:	f006 fa2a 	bl	80078a4 <MAS_receiveData>
}
 8001450:	bf00      	nop
 8001452:	3708      	adds	r7, #8
 8001454:	46bd      	mov	sp, r7
 8001456:	bd80      	pop	{r7, pc}
 8001458:	2000057c 	.word	0x2000057c
 800145c:	2000076c 	.word	0x2000076c

08001460 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001464:	b672      	cpsid	i
}
 8001466:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();

  LOG_error("Error handler triggered - Stopping RCFW");
 8001468:	4902      	ldr	r1, [pc, #8]	; (8001474 <Error_Handler+0x14>)
 800146a:	2003      	movs	r0, #3
 800146c:	f006 f9d4 	bl	8007818 <LOG_log>

  while (1)
 8001470:	e7fe      	b.n	8001470 <Error_Handler+0x10>
 8001472:	bf00      	nop
 8001474:	08008f2c 	.word	0x08008f2c

08001478 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001478:	b480      	push	{r7}
 800147a:	b085      	sub	sp, #20
 800147c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800147e:	4b15      	ldr	r3, [pc, #84]	; (80014d4 <HAL_MspInit+0x5c>)
 8001480:	699b      	ldr	r3, [r3, #24]
 8001482:	4a14      	ldr	r2, [pc, #80]	; (80014d4 <HAL_MspInit+0x5c>)
 8001484:	f043 0301 	orr.w	r3, r3, #1
 8001488:	6193      	str	r3, [r2, #24]
 800148a:	4b12      	ldr	r3, [pc, #72]	; (80014d4 <HAL_MspInit+0x5c>)
 800148c:	699b      	ldr	r3, [r3, #24]
 800148e:	f003 0301 	and.w	r3, r3, #1
 8001492:	60bb      	str	r3, [r7, #8]
 8001494:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001496:	4b0f      	ldr	r3, [pc, #60]	; (80014d4 <HAL_MspInit+0x5c>)
 8001498:	69db      	ldr	r3, [r3, #28]
 800149a:	4a0e      	ldr	r2, [pc, #56]	; (80014d4 <HAL_MspInit+0x5c>)
 800149c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014a0:	61d3      	str	r3, [r2, #28]
 80014a2:	4b0c      	ldr	r3, [pc, #48]	; (80014d4 <HAL_MspInit+0x5c>)
 80014a4:	69db      	ldr	r3, [r3, #28]
 80014a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014aa:	607b      	str	r3, [r7, #4]
 80014ac:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80014ae:	4b0a      	ldr	r3, [pc, #40]	; (80014d8 <HAL_MspInit+0x60>)
 80014b0:	685b      	ldr	r3, [r3, #4]
 80014b2:	60fb      	str	r3, [r7, #12]
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80014ba:	60fb      	str	r3, [r7, #12]
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80014c2:	60fb      	str	r3, [r7, #12]
 80014c4:	4a04      	ldr	r2, [pc, #16]	; (80014d8 <HAL_MspInit+0x60>)
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014ca:	bf00      	nop
 80014cc:	3714      	adds	r7, #20
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bc80      	pop	{r7}
 80014d2:	4770      	bx	lr
 80014d4:	40021000 	.word	0x40021000
 80014d8:	40010000 	.word	0x40010000

080014dc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	b088      	sub	sp, #32
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014e4:	f107 0310 	add.w	r3, r7, #16
 80014e8:	2200      	movs	r2, #0
 80014ea:	601a      	str	r2, [r3, #0]
 80014ec:	605a      	str	r2, [r3, #4]
 80014ee:	609a      	str	r2, [r3, #8]
 80014f0:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	4a14      	ldr	r2, [pc, #80]	; (8001548 <HAL_ADC_MspInit+0x6c>)
 80014f8:	4293      	cmp	r3, r2
 80014fa:	d121      	bne.n	8001540 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80014fc:	4b13      	ldr	r3, [pc, #76]	; (800154c <HAL_ADC_MspInit+0x70>)
 80014fe:	699b      	ldr	r3, [r3, #24]
 8001500:	4a12      	ldr	r2, [pc, #72]	; (800154c <HAL_ADC_MspInit+0x70>)
 8001502:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001506:	6193      	str	r3, [r2, #24]
 8001508:	4b10      	ldr	r3, [pc, #64]	; (800154c <HAL_ADC_MspInit+0x70>)
 800150a:	699b      	ldr	r3, [r3, #24]
 800150c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001510:	60fb      	str	r3, [r7, #12]
 8001512:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001514:	4b0d      	ldr	r3, [pc, #52]	; (800154c <HAL_ADC_MspInit+0x70>)
 8001516:	699b      	ldr	r3, [r3, #24]
 8001518:	4a0c      	ldr	r2, [pc, #48]	; (800154c <HAL_ADC_MspInit+0x70>)
 800151a:	f043 0304 	orr.w	r3, r3, #4
 800151e:	6193      	str	r3, [r2, #24]
 8001520:	4b0a      	ldr	r3, [pc, #40]	; (800154c <HAL_ADC_MspInit+0x70>)
 8001522:	699b      	ldr	r3, [r3, #24]
 8001524:	f003 0304 	and.w	r3, r3, #4
 8001528:	60bb      	str	r3, [r7, #8]
 800152a:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA5     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = BATTERY_ADC_Pin;
 800152c:	2320      	movs	r3, #32
 800152e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001530:	2303      	movs	r3, #3
 8001532:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(BATTERY_ADC_GPIO_Port, &GPIO_InitStruct);
 8001534:	f107 0310 	add.w	r3, r7, #16
 8001538:	4619      	mov	r1, r3
 800153a:	4805      	ldr	r0, [pc, #20]	; (8001550 <HAL_ADC_MspInit+0x74>)
 800153c:	f001 fa8c 	bl	8002a58 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001540:	bf00      	nop
 8001542:	3720      	adds	r7, #32
 8001544:	46bd      	mov	sp, r7
 8001546:	bd80      	pop	{r7, pc}
 8001548:	40012400 	.word	0x40012400
 800154c:	40021000 	.word	0x40021000
 8001550:	40010800 	.word	0x40010800

08001554 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b084      	sub	sp, #16
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	4a0b      	ldr	r2, [pc, #44]	; (8001590 <HAL_RTC_MspInit+0x3c>)
 8001562:	4293      	cmp	r3, r2
 8001564:	d110      	bne.n	8001588 <HAL_RTC_MspInit+0x34>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 8001566:	f001 fc3d 	bl	8002de4 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 800156a:	4b0a      	ldr	r3, [pc, #40]	; (8001594 <HAL_RTC_MspInit+0x40>)
 800156c:	69db      	ldr	r3, [r3, #28]
 800156e:	4a09      	ldr	r2, [pc, #36]	; (8001594 <HAL_RTC_MspInit+0x40>)
 8001570:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8001574:	61d3      	str	r3, [r2, #28]
 8001576:	4b07      	ldr	r3, [pc, #28]	; (8001594 <HAL_RTC_MspInit+0x40>)
 8001578:	69db      	ldr	r3, [r3, #28]
 800157a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800157e:	60fb      	str	r3, [r7, #12]
 8001580:	68fb      	ldr	r3, [r7, #12]
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001582:	4b05      	ldr	r3, [pc, #20]	; (8001598 <HAL_RTC_MspInit+0x44>)
 8001584:	2201      	movs	r2, #1
 8001586:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8001588:	bf00      	nop
 800158a:	3710      	adds	r7, #16
 800158c:	46bd      	mov	sp, r7
 800158e:	bd80      	pop	{r7, pc}
 8001590:	40002800 	.word	0x40002800
 8001594:	40021000 	.word	0x40021000
 8001598:	4242043c 	.word	0x4242043c

0800159c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b086      	sub	sp, #24
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	4a1f      	ldr	r2, [pc, #124]	; (8001628 <HAL_TIM_Base_MspInit+0x8c>)
 80015aa:	4293      	cmp	r3, r2
 80015ac:	d114      	bne.n	80015d8 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80015ae:	4b1f      	ldr	r3, [pc, #124]	; (800162c <HAL_TIM_Base_MspInit+0x90>)
 80015b0:	699b      	ldr	r3, [r3, #24]
 80015b2:	4a1e      	ldr	r2, [pc, #120]	; (800162c <HAL_TIM_Base_MspInit+0x90>)
 80015b4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80015b8:	6193      	str	r3, [r2, #24]
 80015ba:	4b1c      	ldr	r3, [pc, #112]	; (800162c <HAL_TIM_Base_MspInit+0x90>)
 80015bc:	699b      	ldr	r3, [r3, #24]
 80015be:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80015c2:	617b      	str	r3, [r7, #20]
 80015c4:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 4, 0);
 80015c6:	2200      	movs	r2, #0
 80015c8:	2104      	movs	r1, #4
 80015ca:	2019      	movs	r0, #25
 80015cc:	f001 f8cb 	bl	8002766 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80015d0:	2019      	movs	r0, #25
 80015d2:	f001 f8e4 	bl	800279e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 80015d6:	e022      	b.n	800161e <HAL_TIM_Base_MspInit+0x82>
  else if(htim_base->Instance==TIM7)
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	4a14      	ldr	r2, [pc, #80]	; (8001630 <HAL_TIM_Base_MspInit+0x94>)
 80015de:	4293      	cmp	r3, r2
 80015e0:	d10c      	bne.n	80015fc <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80015e2:	4b12      	ldr	r3, [pc, #72]	; (800162c <HAL_TIM_Base_MspInit+0x90>)
 80015e4:	69db      	ldr	r3, [r3, #28]
 80015e6:	4a11      	ldr	r2, [pc, #68]	; (800162c <HAL_TIM_Base_MspInit+0x90>)
 80015e8:	f043 0320 	orr.w	r3, r3, #32
 80015ec:	61d3      	str	r3, [r2, #28]
 80015ee:	4b0f      	ldr	r3, [pc, #60]	; (800162c <HAL_TIM_Base_MspInit+0x90>)
 80015f0:	69db      	ldr	r3, [r3, #28]
 80015f2:	f003 0320 	and.w	r3, r3, #32
 80015f6:	613b      	str	r3, [r7, #16]
 80015f8:	693b      	ldr	r3, [r7, #16]
}
 80015fa:	e010      	b.n	800161e <HAL_TIM_Base_MspInit+0x82>
  else if(htim_base->Instance==TIM8)
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	4a0c      	ldr	r2, [pc, #48]	; (8001634 <HAL_TIM_Base_MspInit+0x98>)
 8001602:	4293      	cmp	r3, r2
 8001604:	d10b      	bne.n	800161e <HAL_TIM_Base_MspInit+0x82>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001606:	4b09      	ldr	r3, [pc, #36]	; (800162c <HAL_TIM_Base_MspInit+0x90>)
 8001608:	699b      	ldr	r3, [r3, #24]
 800160a:	4a08      	ldr	r2, [pc, #32]	; (800162c <HAL_TIM_Base_MspInit+0x90>)
 800160c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001610:	6193      	str	r3, [r2, #24]
 8001612:	4b06      	ldr	r3, [pc, #24]	; (800162c <HAL_TIM_Base_MspInit+0x90>)
 8001614:	699b      	ldr	r3, [r3, #24]
 8001616:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800161a:	60fb      	str	r3, [r7, #12]
 800161c:	68fb      	ldr	r3, [r7, #12]
}
 800161e:	bf00      	nop
 8001620:	3718      	adds	r7, #24
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}
 8001626:	bf00      	nop
 8001628:	40012c00 	.word	0x40012c00
 800162c:	40021000 	.word	0x40021000
 8001630:	40001400 	.word	0x40001400
 8001634:	40013400 	.word	0x40013400

08001638 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b090      	sub	sp, #64	; 0x40
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001640:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001644:	2200      	movs	r2, #0
 8001646:	601a      	str	r2, [r3, #0]
 8001648:	605a      	str	r2, [r3, #4]
 800164a:	609a      	str	r2, [r3, #8]
 800164c:	60da      	str	r2, [r3, #12]
  if(htim_encoder->Instance==TIM2)
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001656:	d157      	bne.n	8001708 <HAL_TIM_Encoder_MspInit+0xd0>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001658:	4b78      	ldr	r3, [pc, #480]	; (800183c <HAL_TIM_Encoder_MspInit+0x204>)
 800165a:	69db      	ldr	r3, [r3, #28]
 800165c:	4a77      	ldr	r2, [pc, #476]	; (800183c <HAL_TIM_Encoder_MspInit+0x204>)
 800165e:	f043 0301 	orr.w	r3, r3, #1
 8001662:	61d3      	str	r3, [r2, #28]
 8001664:	4b75      	ldr	r3, [pc, #468]	; (800183c <HAL_TIM_Encoder_MspInit+0x204>)
 8001666:	69db      	ldr	r3, [r3, #28]
 8001668:	f003 0301 	and.w	r3, r3, #1
 800166c:	62bb      	str	r3, [r7, #40]	; 0x28
 800166e:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001670:	4b72      	ldr	r3, [pc, #456]	; (800183c <HAL_TIM_Encoder_MspInit+0x204>)
 8001672:	699b      	ldr	r3, [r3, #24]
 8001674:	4a71      	ldr	r2, [pc, #452]	; (800183c <HAL_TIM_Encoder_MspInit+0x204>)
 8001676:	f043 0304 	orr.w	r3, r3, #4
 800167a:	6193      	str	r3, [r2, #24]
 800167c:	4b6f      	ldr	r3, [pc, #444]	; (800183c <HAL_TIM_Encoder_MspInit+0x204>)
 800167e:	699b      	ldr	r3, [r3, #24]
 8001680:	f003 0304 	and.w	r3, r3, #4
 8001684:	627b      	str	r3, [r7, #36]	; 0x24
 8001686:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001688:	4b6c      	ldr	r3, [pc, #432]	; (800183c <HAL_TIM_Encoder_MspInit+0x204>)
 800168a:	699b      	ldr	r3, [r3, #24]
 800168c:	4a6b      	ldr	r2, [pc, #428]	; (800183c <HAL_TIM_Encoder_MspInit+0x204>)
 800168e:	f043 0308 	orr.w	r3, r3, #8
 8001692:	6193      	str	r3, [r2, #24]
 8001694:	4b69      	ldr	r3, [pc, #420]	; (800183c <HAL_TIM_Encoder_MspInit+0x204>)
 8001696:	699b      	ldr	r3, [r3, #24]
 8001698:	f003 0308 	and.w	r3, r3, #8
 800169c:	623b      	str	r3, [r7, #32]
 800169e:	6a3b      	ldr	r3, [r7, #32]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = ENCODER_1_IN_1_Pin;
 80016a0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80016a4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016a6:	2300      	movs	r3, #0
 80016a8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016aa:	2300      	movs	r3, #0
 80016ac:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(ENCODER_1_IN_1_GPIO_Port, &GPIO_InitStruct);
 80016ae:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80016b2:	4619      	mov	r1, r3
 80016b4:	4862      	ldr	r0, [pc, #392]	; (8001840 <HAL_TIM_Encoder_MspInit+0x208>)
 80016b6:	f001 f9cf 	bl	8002a58 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ENCODER_1_IN_2_Pin;
 80016ba:	2308      	movs	r3, #8
 80016bc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016be:	2300      	movs	r3, #0
 80016c0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016c2:	2300      	movs	r3, #0
 80016c4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(ENCODER_1_IN_2_GPIO_Port, &GPIO_InitStruct);
 80016c6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80016ca:	4619      	mov	r1, r3
 80016cc:	485d      	ldr	r0, [pc, #372]	; (8001844 <HAL_TIM_Encoder_MspInit+0x20c>)
 80016ce:	f001 f9c3 	bl	8002a58 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 80016d2:	4b5d      	ldr	r3, [pc, #372]	; (8001848 <HAL_TIM_Encoder_MspInit+0x210>)
 80016d4:	685b      	ldr	r3, [r3, #4]
 80016d6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80016d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80016da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80016de:	63fb      	str	r3, [r7, #60]	; 0x3c
 80016e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80016e2:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80016e6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80016e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80016ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80016ee:	63fb      	str	r3, [r7, #60]	; 0x3c
 80016f0:	4a55      	ldr	r2, [pc, #340]	; (8001848 <HAL_TIM_Encoder_MspInit+0x210>)
 80016f2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80016f4:	6053      	str	r3, [r2, #4]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 80016f6:	2200      	movs	r2, #0
 80016f8:	2105      	movs	r1, #5
 80016fa:	201c      	movs	r0, #28
 80016fc:	f001 f833 	bl	8002766 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001700:	201c      	movs	r0, #28
 8001702:	f001 f84c 	bl	800279e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8001706:	e094      	b.n	8001832 <HAL_TIM_Encoder_MspInit+0x1fa>
  else if(htim_encoder->Instance==TIM3)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	4a4f      	ldr	r2, [pc, #316]	; (800184c <HAL_TIM_Encoder_MspInit+0x214>)
 800170e:	4293      	cmp	r3, r2
 8001710:	d12c      	bne.n	800176c <HAL_TIM_Encoder_MspInit+0x134>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001712:	4b4a      	ldr	r3, [pc, #296]	; (800183c <HAL_TIM_Encoder_MspInit+0x204>)
 8001714:	69db      	ldr	r3, [r3, #28]
 8001716:	4a49      	ldr	r2, [pc, #292]	; (800183c <HAL_TIM_Encoder_MspInit+0x204>)
 8001718:	f043 0302 	orr.w	r3, r3, #2
 800171c:	61d3      	str	r3, [r2, #28]
 800171e:	4b47      	ldr	r3, [pc, #284]	; (800183c <HAL_TIM_Encoder_MspInit+0x204>)
 8001720:	69db      	ldr	r3, [r3, #28]
 8001722:	f003 0302 	and.w	r3, r3, #2
 8001726:	61fb      	str	r3, [r7, #28]
 8001728:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800172a:	4b44      	ldr	r3, [pc, #272]	; (800183c <HAL_TIM_Encoder_MspInit+0x204>)
 800172c:	699b      	ldr	r3, [r3, #24]
 800172e:	4a43      	ldr	r2, [pc, #268]	; (800183c <HAL_TIM_Encoder_MspInit+0x204>)
 8001730:	f043 0304 	orr.w	r3, r3, #4
 8001734:	6193      	str	r3, [r2, #24]
 8001736:	4b41      	ldr	r3, [pc, #260]	; (800183c <HAL_TIM_Encoder_MspInit+0x204>)
 8001738:	699b      	ldr	r3, [r3, #24]
 800173a:	f003 0304 	and.w	r3, r3, #4
 800173e:	61bb      	str	r3, [r7, #24]
 8001740:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = ENCODER_2_IN_1_Pin|ENCODER_2_IN_2_Pin;
 8001742:	23c0      	movs	r3, #192	; 0xc0
 8001744:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001746:	2300      	movs	r3, #0
 8001748:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800174a:	2300      	movs	r3, #0
 800174c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800174e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001752:	4619      	mov	r1, r3
 8001754:	483a      	ldr	r0, [pc, #232]	; (8001840 <HAL_TIM_Encoder_MspInit+0x208>)
 8001756:	f001 f97f 	bl	8002a58 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 800175a:	2200      	movs	r2, #0
 800175c:	2105      	movs	r1, #5
 800175e:	201d      	movs	r0, #29
 8001760:	f001 f801 	bl	8002766 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001764:	201d      	movs	r0, #29
 8001766:	f001 f81a 	bl	800279e <HAL_NVIC_EnableIRQ>
}
 800176a:	e062      	b.n	8001832 <HAL_TIM_Encoder_MspInit+0x1fa>
  else if(htim_encoder->Instance==TIM4)
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	4a37      	ldr	r2, [pc, #220]	; (8001850 <HAL_TIM_Encoder_MspInit+0x218>)
 8001772:	4293      	cmp	r3, r2
 8001774:	d12c      	bne.n	80017d0 <HAL_TIM_Encoder_MspInit+0x198>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001776:	4b31      	ldr	r3, [pc, #196]	; (800183c <HAL_TIM_Encoder_MspInit+0x204>)
 8001778:	69db      	ldr	r3, [r3, #28]
 800177a:	4a30      	ldr	r2, [pc, #192]	; (800183c <HAL_TIM_Encoder_MspInit+0x204>)
 800177c:	f043 0304 	orr.w	r3, r3, #4
 8001780:	61d3      	str	r3, [r2, #28]
 8001782:	4b2e      	ldr	r3, [pc, #184]	; (800183c <HAL_TIM_Encoder_MspInit+0x204>)
 8001784:	69db      	ldr	r3, [r3, #28]
 8001786:	f003 0304 	and.w	r3, r3, #4
 800178a:	617b      	str	r3, [r7, #20]
 800178c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800178e:	4b2b      	ldr	r3, [pc, #172]	; (800183c <HAL_TIM_Encoder_MspInit+0x204>)
 8001790:	699b      	ldr	r3, [r3, #24]
 8001792:	4a2a      	ldr	r2, [pc, #168]	; (800183c <HAL_TIM_Encoder_MspInit+0x204>)
 8001794:	f043 0308 	orr.w	r3, r3, #8
 8001798:	6193      	str	r3, [r2, #24]
 800179a:	4b28      	ldr	r3, [pc, #160]	; (800183c <HAL_TIM_Encoder_MspInit+0x204>)
 800179c:	699b      	ldr	r3, [r3, #24]
 800179e:	f003 0308 	and.w	r3, r3, #8
 80017a2:	613b      	str	r3, [r7, #16]
 80017a4:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ENCODER_3_IN_1_Pin|ENCODER_3_IN_2_Pin;
 80017a6:	23c0      	movs	r3, #192	; 0xc0
 80017a8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017aa:	2300      	movs	r3, #0
 80017ac:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ae:	2300      	movs	r3, #0
 80017b0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017b2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80017b6:	4619      	mov	r1, r3
 80017b8:	4822      	ldr	r0, [pc, #136]	; (8001844 <HAL_TIM_Encoder_MspInit+0x20c>)
 80017ba:	f001 f94d 	bl	8002a58 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 80017be:	2200      	movs	r2, #0
 80017c0:	2105      	movs	r1, #5
 80017c2:	201e      	movs	r0, #30
 80017c4:	f000 ffcf 	bl	8002766 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80017c8:	201e      	movs	r0, #30
 80017ca:	f000 ffe8 	bl	800279e <HAL_NVIC_EnableIRQ>
}
 80017ce:	e030      	b.n	8001832 <HAL_TIM_Encoder_MspInit+0x1fa>
  else if(htim_encoder->Instance==TIM5)
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	4a1f      	ldr	r2, [pc, #124]	; (8001854 <HAL_TIM_Encoder_MspInit+0x21c>)
 80017d6:	4293      	cmp	r3, r2
 80017d8:	d12b      	bne.n	8001832 <HAL_TIM_Encoder_MspInit+0x1fa>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80017da:	4b18      	ldr	r3, [pc, #96]	; (800183c <HAL_TIM_Encoder_MspInit+0x204>)
 80017dc:	69db      	ldr	r3, [r3, #28]
 80017de:	4a17      	ldr	r2, [pc, #92]	; (800183c <HAL_TIM_Encoder_MspInit+0x204>)
 80017e0:	f043 0308 	orr.w	r3, r3, #8
 80017e4:	61d3      	str	r3, [r2, #28]
 80017e6:	4b15      	ldr	r3, [pc, #84]	; (800183c <HAL_TIM_Encoder_MspInit+0x204>)
 80017e8:	69db      	ldr	r3, [r3, #28]
 80017ea:	f003 0308 	and.w	r3, r3, #8
 80017ee:	60fb      	str	r3, [r7, #12]
 80017f0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017f2:	4b12      	ldr	r3, [pc, #72]	; (800183c <HAL_TIM_Encoder_MspInit+0x204>)
 80017f4:	699b      	ldr	r3, [r3, #24]
 80017f6:	4a11      	ldr	r2, [pc, #68]	; (800183c <HAL_TIM_Encoder_MspInit+0x204>)
 80017f8:	f043 0304 	orr.w	r3, r3, #4
 80017fc:	6193      	str	r3, [r2, #24]
 80017fe:	4b0f      	ldr	r3, [pc, #60]	; (800183c <HAL_TIM_Encoder_MspInit+0x204>)
 8001800:	699b      	ldr	r3, [r3, #24]
 8001802:	f003 0304 	and.w	r3, r3, #4
 8001806:	60bb      	str	r3, [r7, #8]
 8001808:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ENCODER_4_IN_1_Pin|ENCODER_4_IN_2_Pin;
 800180a:	2303      	movs	r3, #3
 800180c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800180e:	2300      	movs	r3, #0
 8001810:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001812:	2300      	movs	r3, #0
 8001814:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001816:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800181a:	4619      	mov	r1, r3
 800181c:	4808      	ldr	r0, [pc, #32]	; (8001840 <HAL_TIM_Encoder_MspInit+0x208>)
 800181e:	f001 f91b 	bl	8002a58 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM5_IRQn, 5, 0);
 8001822:	2200      	movs	r2, #0
 8001824:	2105      	movs	r1, #5
 8001826:	2032      	movs	r0, #50	; 0x32
 8001828:	f000 ff9d 	bl	8002766 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 800182c:	2032      	movs	r0, #50	; 0x32
 800182e:	f000 ffb6 	bl	800279e <HAL_NVIC_EnableIRQ>
}
 8001832:	bf00      	nop
 8001834:	3740      	adds	r7, #64	; 0x40
 8001836:	46bd      	mov	sp, r7
 8001838:	bd80      	pop	{r7, pc}
 800183a:	bf00      	nop
 800183c:	40021000 	.word	0x40021000
 8001840:	40010800 	.word	0x40010800
 8001844:	40010c00 	.word	0x40010c00
 8001848:	40010000 	.word	0x40010000
 800184c:	40000400 	.word	0x40000400
 8001850:	40000800 	.word	0x40000800
 8001854:	40000c00 	.word	0x40000c00

08001858 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b088      	sub	sp, #32
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001860:	f107 0310 	add.w	r3, r7, #16
 8001864:	2200      	movs	r2, #0
 8001866:	601a      	str	r2, [r3, #0]
 8001868:	605a      	str	r2, [r3, #4]
 800186a:	609a      	str	r2, [r3, #8]
 800186c:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM8)
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	4a10      	ldr	r2, [pc, #64]	; (80018b4 <HAL_TIM_MspPostInit+0x5c>)
 8001874:	4293      	cmp	r3, r2
 8001876:	d118      	bne.n	80018aa <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM8_MspPostInit 0 */

  /* USER CODE END TIM8_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001878:	4b0f      	ldr	r3, [pc, #60]	; (80018b8 <HAL_TIM_MspPostInit+0x60>)
 800187a:	699b      	ldr	r3, [r3, #24]
 800187c:	4a0e      	ldr	r2, [pc, #56]	; (80018b8 <HAL_TIM_MspPostInit+0x60>)
 800187e:	f043 0310 	orr.w	r3, r3, #16
 8001882:	6193      	str	r3, [r2, #24]
 8001884:	4b0c      	ldr	r3, [pc, #48]	; (80018b8 <HAL_TIM_MspPostInit+0x60>)
 8001886:	699b      	ldr	r3, [r3, #24]
 8001888:	f003 0310 	and.w	r3, r3, #16
 800188c:	60fb      	str	r3, [r7, #12]
 800188e:	68fb      	ldr	r3, [r7, #12]
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2
    PC8     ------> TIM8_CH3
    PC9     ------> TIM8_CH4
    */
    GPIO_InitStruct.Pin = MOTOR_FRONT_LEFT_PWM_Pin|MOTOR_FRONT_RIGHT_PWM_Pin|MOTOR_REAR_LEFT_PWM_Pin|MOTOR_REAR_RIGHT_PWM_Pin;
 8001890:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8001894:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001896:	2302      	movs	r3, #2
 8001898:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800189a:	2303      	movs	r3, #3
 800189c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800189e:	f107 0310 	add.w	r3, r7, #16
 80018a2:	4619      	mov	r1, r3
 80018a4:	4805      	ldr	r0, [pc, #20]	; (80018bc <HAL_TIM_MspPostInit+0x64>)
 80018a6:	f001 f8d7 	bl	8002a58 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 80018aa:	bf00      	nop
 80018ac:	3720      	adds	r7, #32
 80018ae:	46bd      	mov	sp, r7
 80018b0:	bd80      	pop	{r7, pc}
 80018b2:	bf00      	nop
 80018b4:	40013400 	.word	0x40013400
 80018b8:	40021000 	.word	0x40021000
 80018bc:	40011000 	.word	0x40011000

080018c0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b08a      	sub	sp, #40	; 0x28
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018c8:	f107 0318 	add.w	r3, r7, #24
 80018cc:	2200      	movs	r2, #0
 80018ce:	601a      	str	r2, [r3, #0]
 80018d0:	605a      	str	r2, [r3, #4]
 80018d2:	609a      	str	r2, [r3, #8]
 80018d4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	4a3f      	ldr	r2, [pc, #252]	; (80019d8 <HAL_UART_MspInit+0x118>)
 80018dc:	4293      	cmp	r3, r2
 80018de:	d13a      	bne.n	8001956 <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80018e0:	4b3e      	ldr	r3, [pc, #248]	; (80019dc <HAL_UART_MspInit+0x11c>)
 80018e2:	699b      	ldr	r3, [r3, #24]
 80018e4:	4a3d      	ldr	r2, [pc, #244]	; (80019dc <HAL_UART_MspInit+0x11c>)
 80018e6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80018ea:	6193      	str	r3, [r2, #24]
 80018ec:	4b3b      	ldr	r3, [pc, #236]	; (80019dc <HAL_UART_MspInit+0x11c>)
 80018ee:	699b      	ldr	r3, [r3, #24]
 80018f0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80018f4:	617b      	str	r3, [r7, #20]
 80018f6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018f8:	4b38      	ldr	r3, [pc, #224]	; (80019dc <HAL_UART_MspInit+0x11c>)
 80018fa:	699b      	ldr	r3, [r3, #24]
 80018fc:	4a37      	ldr	r2, [pc, #220]	; (80019dc <HAL_UART_MspInit+0x11c>)
 80018fe:	f043 0304 	orr.w	r3, r3, #4
 8001902:	6193      	str	r3, [r2, #24]
 8001904:	4b35      	ldr	r3, [pc, #212]	; (80019dc <HAL_UART_MspInit+0x11c>)
 8001906:	699b      	ldr	r3, [r3, #24]
 8001908:	f003 0304 	and.w	r3, r3, #4
 800190c:	613b      	str	r3, [r7, #16]
 800190e:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001910:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001914:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001916:	2302      	movs	r3, #2
 8001918:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800191a:	2303      	movs	r3, #3
 800191c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800191e:	f107 0318 	add.w	r3, r7, #24
 8001922:	4619      	mov	r1, r3
 8001924:	482e      	ldr	r0, [pc, #184]	; (80019e0 <HAL_UART_MspInit+0x120>)
 8001926:	f001 f897 	bl	8002a58 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800192a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800192e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001930:	2300      	movs	r3, #0
 8001932:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001934:	2300      	movs	r3, #0
 8001936:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001938:	f107 0318 	add.w	r3, r7, #24
 800193c:	4619      	mov	r1, r3
 800193e:	4828      	ldr	r0, [pc, #160]	; (80019e0 <HAL_UART_MspInit+0x120>)
 8001940:	f001 f88a 	bl	8002a58 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 3, 0);
 8001944:	2200      	movs	r2, #0
 8001946:	2103      	movs	r1, #3
 8001948:	2025      	movs	r0, #37	; 0x25
 800194a:	f000 ff0c 	bl	8002766 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800194e:	2025      	movs	r0, #37	; 0x25
 8001950:	f000 ff25 	bl	800279e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001954:	e03c      	b.n	80019d0 <HAL_UART_MspInit+0x110>
  else if(huart->Instance==USART2)
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	4a22      	ldr	r2, [pc, #136]	; (80019e4 <HAL_UART_MspInit+0x124>)
 800195c:	4293      	cmp	r3, r2
 800195e:	d137      	bne.n	80019d0 <HAL_UART_MspInit+0x110>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001960:	4b1e      	ldr	r3, [pc, #120]	; (80019dc <HAL_UART_MspInit+0x11c>)
 8001962:	69db      	ldr	r3, [r3, #28]
 8001964:	4a1d      	ldr	r2, [pc, #116]	; (80019dc <HAL_UART_MspInit+0x11c>)
 8001966:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800196a:	61d3      	str	r3, [r2, #28]
 800196c:	4b1b      	ldr	r3, [pc, #108]	; (80019dc <HAL_UART_MspInit+0x11c>)
 800196e:	69db      	ldr	r3, [r3, #28]
 8001970:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001974:	60fb      	str	r3, [r7, #12]
 8001976:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001978:	4b18      	ldr	r3, [pc, #96]	; (80019dc <HAL_UART_MspInit+0x11c>)
 800197a:	699b      	ldr	r3, [r3, #24]
 800197c:	4a17      	ldr	r2, [pc, #92]	; (80019dc <HAL_UART_MspInit+0x11c>)
 800197e:	f043 0304 	orr.w	r3, r3, #4
 8001982:	6193      	str	r3, [r2, #24]
 8001984:	4b15      	ldr	r3, [pc, #84]	; (80019dc <HAL_UART_MspInit+0x11c>)
 8001986:	699b      	ldr	r3, [r3, #24]
 8001988:	f003 0304 	and.w	r3, r3, #4
 800198c:	60bb      	str	r3, [r7, #8]
 800198e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001990:	2304      	movs	r3, #4
 8001992:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001994:	2302      	movs	r3, #2
 8001996:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001998:	2303      	movs	r3, #3
 800199a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800199c:	f107 0318 	add.w	r3, r7, #24
 80019a0:	4619      	mov	r1, r3
 80019a2:	480f      	ldr	r0, [pc, #60]	; (80019e0 <HAL_UART_MspInit+0x120>)
 80019a4:	f001 f858 	bl	8002a58 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80019a8:	2308      	movs	r3, #8
 80019aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019ac:	2300      	movs	r3, #0
 80019ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019b0:	2300      	movs	r3, #0
 80019b2:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019b4:	f107 0318 	add.w	r3, r7, #24
 80019b8:	4619      	mov	r1, r3
 80019ba:	4809      	ldr	r0, [pc, #36]	; (80019e0 <HAL_UART_MspInit+0x120>)
 80019bc:	f001 f84c 	bl	8002a58 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 80019c0:	2200      	movs	r2, #0
 80019c2:	2102      	movs	r1, #2
 80019c4:	2026      	movs	r0, #38	; 0x26
 80019c6:	f000 fece 	bl	8002766 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80019ca:	2026      	movs	r0, #38	; 0x26
 80019cc:	f000 fee7 	bl	800279e <HAL_NVIC_EnableIRQ>
}
 80019d0:	bf00      	nop
 80019d2:	3728      	adds	r7, #40	; 0x28
 80019d4:	46bd      	mov	sp, r7
 80019d6:	bd80      	pop	{r7, pc}
 80019d8:	40013800 	.word	0x40013800
 80019dc:	40021000 	.word	0x40021000
 80019e0:	40010800 	.word	0x40010800
 80019e4:	40004400 	.word	0x40004400

080019e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019e8:	b480      	push	{r7}
 80019ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80019ec:	e7fe      	b.n	80019ec <NMI_Handler+0x4>

080019ee <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019ee:	b480      	push	{r7}
 80019f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019f2:	e7fe      	b.n	80019f2 <HardFault_Handler+0x4>

080019f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019f4:	b480      	push	{r7}
 80019f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019f8:	e7fe      	b.n	80019f8 <MemManage_Handler+0x4>

080019fa <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019fa:	b480      	push	{r7}
 80019fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019fe:	e7fe      	b.n	80019fe <BusFault_Handler+0x4>

08001a00 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a00:	b480      	push	{r7}
 8001a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a04:	e7fe      	b.n	8001a04 <UsageFault_Handler+0x4>

08001a06 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a06:	b480      	push	{r7}
 8001a08:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a0a:	bf00      	nop
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	bc80      	pop	{r7}
 8001a10:	4770      	bx	lr

08001a12 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a12:	b480      	push	{r7}
 8001a14:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a16:	bf00      	nop
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	bc80      	pop	{r7}
 8001a1c:	4770      	bx	lr

08001a1e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a1e:	b480      	push	{r7}
 8001a20:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a22:	bf00      	nop
 8001a24:	46bd      	mov	sp, r7
 8001a26:	bc80      	pop	{r7}
 8001a28:	4770      	bx	lr

08001a2a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a2a:	b580      	push	{r7, lr}
 8001a2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a2e:	f000 f969 	bl	8001d04 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a32:	bf00      	nop
 8001a34:	bd80      	pop	{r7, pc}
	...

08001a38 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001a3c:	4802      	ldr	r0, [pc, #8]	; (8001a48 <TIM1_UP_IRQHandler+0x10>)
 8001a3e:	f003 f8d7 	bl	8004bf0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8001a42:	bf00      	nop
 8001a44:	bd80      	pop	{r7, pc}
 8001a46:	bf00      	nop
 8001a48:	20000604 	.word	0x20000604

08001a4c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001a50:	4802      	ldr	r0, [pc, #8]	; (8001a5c <TIM2_IRQHandler+0x10>)
 8001a52:	f003 f8cd 	bl	8004bf0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001a56:	bf00      	nop
 8001a58:	bd80      	pop	{r7, pc}
 8001a5a:	bf00      	nop
 8001a5c:	200006b8 	.word	0x200006b8

08001a60 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001a64:	4802      	ldr	r0, [pc, #8]	; (8001a70 <TIM3_IRQHandler+0x10>)
 8001a66:	f003 f8c3 	bl	8004bf0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001a6a:	bf00      	nop
 8001a6c:	bd80      	pop	{r7, pc}
 8001a6e:	bf00      	nop
 8001a70:	20000498 	.word	0x20000498

08001a74 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001a78:	4802      	ldr	r0, [pc, #8]	; (8001a84 <TIM4_IRQHandler+0x10>)
 8001a7a:	f003 f8b9 	bl	8004bf0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001a7e:	bf00      	nop
 8001a80:	bd80      	pop	{r7, pc}
 8001a82:	bf00      	nop
 8001a84:	20000330 	.word	0x20000330

08001a88 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001a8c:	4802      	ldr	r0, [pc, #8]	; (8001a98 <USART1_IRQHandler+0x10>)
 8001a8e:	f004 f8cd 	bl	8005c2c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001a92:	bf00      	nop
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	bf00      	nop
 8001a98:	2000057c 	.word	0x2000057c

08001a9c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001aa0:	4802      	ldr	r0, [pc, #8]	; (8001aac <USART2_IRQHandler+0x10>)
 8001aa2:	f004 f8c3 	bl	8005c2c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001aa6:	bf00      	nop
 8001aa8:	bd80      	pop	{r7, pc}
 8001aaa:	bf00      	nop
 8001aac:	2000076c 	.word	0x2000076c

08001ab0 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8001ab4:	4802      	ldr	r0, [pc, #8]	; (8001ac0 <TIM5_IRQHandler+0x10>)
 8001ab6:	f003 f89b 	bl	8004bf0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8001aba:	bf00      	nop
 8001abc:	bd80      	pop	{r7, pc}
 8001abe:	bf00      	nop
 8001ac0:	200003e4 	.word	0x200003e4

08001ac4 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b086      	sub	sp, #24
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	60f8      	str	r0, [r7, #12]
 8001acc:	60b9      	str	r1, [r7, #8]
 8001ace:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	617b      	str	r3, [r7, #20]
 8001ad4:	e00a      	b.n	8001aec <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001ad6:	f3af 8000 	nop.w
 8001ada:	4601      	mov	r1, r0
 8001adc:	68bb      	ldr	r3, [r7, #8]
 8001ade:	1c5a      	adds	r2, r3, #1
 8001ae0:	60ba      	str	r2, [r7, #8]
 8001ae2:	b2ca      	uxtb	r2, r1
 8001ae4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ae6:	697b      	ldr	r3, [r7, #20]
 8001ae8:	3301      	adds	r3, #1
 8001aea:	617b      	str	r3, [r7, #20]
 8001aec:	697a      	ldr	r2, [r7, #20]
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	429a      	cmp	r2, r3
 8001af2:	dbf0      	blt.n	8001ad6 <_read+0x12>
	}

return len;
 8001af4:	687b      	ldr	r3, [r7, #4]
}
 8001af6:	4618      	mov	r0, r3
 8001af8:	3718      	adds	r7, #24
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bd80      	pop	{r7, pc}
	...

08001b00 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b086      	sub	sp, #24
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	60f8      	str	r0, [r7, #12]
 8001b08:	60b9      	str	r1, [r7, #8]
 8001b0a:	607a      	str	r2, [r7, #4]
  if ((file != STDOUT_FILENO) && (file != STDERR_FILENO))
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	2b01      	cmp	r3, #1
 8001b10:	d00a      	beq.n	8001b28 <_write+0x28>
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	2b02      	cmp	r3, #2
 8001b16:	d007      	beq.n	8001b28 <_write+0x28>
  {
    errno = EBADF;
 8001b18:	f006 f86a 	bl	8007bf0 <__errno>
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	2209      	movs	r2, #9
 8001b20:	601a      	str	r2, [r3, #0]
    return -1;
 8001b22:	f04f 33ff 	mov.w	r3, #4294967295
 8001b26:	e00f      	b.n	8001b48 <_write+0x48>
  }

  HAL_StatusTypeDef status = HAL_UART_Transmit(&huart1, (uint8_t *)ptr, len, 1000);
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	b29a      	uxth	r2, r3
 8001b2c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b30:	68b9      	ldr	r1, [r7, #8]
 8001b32:	4807      	ldr	r0, [pc, #28]	; (8001b50 <_write+0x50>)
 8001b34:	f003 ffb8 	bl	8005aa8 <HAL_UART_Transmit>
 8001b38:	4603      	mov	r3, r0
 8001b3a:	75fb      	strb	r3, [r7, #23]
  return (status == HAL_OK ? len : 0);
 8001b3c:	7dfb      	ldrb	r3, [r7, #23]
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d101      	bne.n	8001b46 <_write+0x46>
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	e000      	b.n	8001b48 <_write+0x48>
 8001b46:	2300      	movs	r3, #0

}
 8001b48:	4618      	mov	r0, r3
 8001b4a:	3718      	adds	r7, #24
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	bd80      	pop	{r7, pc}
 8001b50:	2000057c 	.word	0x2000057c

08001b54 <_close>:

int _close(int file)
{
 8001b54:	b480      	push	{r7}
 8001b56:	b083      	sub	sp, #12
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]
	return -1;
 8001b5c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b60:	4618      	mov	r0, r3
 8001b62:	370c      	adds	r7, #12
 8001b64:	46bd      	mov	sp, r7
 8001b66:	bc80      	pop	{r7}
 8001b68:	4770      	bx	lr

08001b6a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b6a:	b480      	push	{r7}
 8001b6c:	b083      	sub	sp, #12
 8001b6e:	af00      	add	r7, sp, #0
 8001b70:	6078      	str	r0, [r7, #4]
 8001b72:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001b74:	683b      	ldr	r3, [r7, #0]
 8001b76:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001b7a:	605a      	str	r2, [r3, #4]
	return 0;
 8001b7c:	2300      	movs	r3, #0
}
 8001b7e:	4618      	mov	r0, r3
 8001b80:	370c      	adds	r7, #12
 8001b82:	46bd      	mov	sp, r7
 8001b84:	bc80      	pop	{r7}
 8001b86:	4770      	bx	lr

08001b88 <_isatty>:

int _isatty(int file)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	b083      	sub	sp, #12
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
	return 1;
 8001b90:	2301      	movs	r3, #1
}
 8001b92:	4618      	mov	r0, r3
 8001b94:	370c      	adds	r7, #12
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bc80      	pop	{r7}
 8001b9a:	4770      	bx	lr

08001b9c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	b085      	sub	sp, #20
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	60f8      	str	r0, [r7, #12]
 8001ba4:	60b9      	str	r1, [r7, #8]
 8001ba6:	607a      	str	r2, [r7, #4]
	return 0;
 8001ba8:	2300      	movs	r3, #0
}
 8001baa:	4618      	mov	r0, r3
 8001bac:	3714      	adds	r7, #20
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	bc80      	pop	{r7}
 8001bb2:	4770      	bx	lr

08001bb4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b086      	sub	sp, #24
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001bbc:	4a14      	ldr	r2, [pc, #80]	; (8001c10 <_sbrk+0x5c>)
 8001bbe:	4b15      	ldr	r3, [pc, #84]	; (8001c14 <_sbrk+0x60>)
 8001bc0:	1ad3      	subs	r3, r2, r3
 8001bc2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001bc4:	697b      	ldr	r3, [r7, #20]
 8001bc6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001bc8:	4b13      	ldr	r3, [pc, #76]	; (8001c18 <_sbrk+0x64>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d102      	bne.n	8001bd6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001bd0:	4b11      	ldr	r3, [pc, #68]	; (8001c18 <_sbrk+0x64>)
 8001bd2:	4a12      	ldr	r2, [pc, #72]	; (8001c1c <_sbrk+0x68>)
 8001bd4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001bd6:	4b10      	ldr	r3, [pc, #64]	; (8001c18 <_sbrk+0x64>)
 8001bd8:	681a      	ldr	r2, [r3, #0]
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	4413      	add	r3, r2
 8001bde:	693a      	ldr	r2, [r7, #16]
 8001be0:	429a      	cmp	r2, r3
 8001be2:	d207      	bcs.n	8001bf4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001be4:	f006 f804 	bl	8007bf0 <__errno>
 8001be8:	4603      	mov	r3, r0
 8001bea:	220c      	movs	r2, #12
 8001bec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001bee:	f04f 33ff 	mov.w	r3, #4294967295
 8001bf2:	e009      	b.n	8001c08 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001bf4:	4b08      	ldr	r3, [pc, #32]	; (8001c18 <_sbrk+0x64>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001bfa:	4b07      	ldr	r3, [pc, #28]	; (8001c18 <_sbrk+0x64>)
 8001bfc:	681a      	ldr	r2, [r3, #0]
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	4413      	add	r3, r2
 8001c02:	4a05      	ldr	r2, [pc, #20]	; (8001c18 <_sbrk+0x64>)
 8001c04:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c06:	68fb      	ldr	r3, [r7, #12]
}
 8001c08:	4618      	mov	r0, r3
 8001c0a:	3718      	adds	r7, #24
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	bd80      	pop	{r7, pc}
 8001c10:	2000c000 	.word	0x2000c000
 8001c14:	00000400 	.word	0x00000400
 8001c18:	2000009c 	.word	0x2000009c
 8001c1c:	200008a8 	.word	0x200008a8

08001c20 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001c20:	b480      	push	{r7}
 8001c22:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c24:	bf00      	nop
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bc80      	pop	{r7}
 8001c2a:	4770      	bx	lr

08001c2c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c2c:	480c      	ldr	r0, [pc, #48]	; (8001c60 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001c2e:	490d      	ldr	r1, [pc, #52]	; (8001c64 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001c30:	4a0d      	ldr	r2, [pc, #52]	; (8001c68 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001c32:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c34:	e002      	b.n	8001c3c <LoopCopyDataInit>

08001c36 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c36:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c38:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c3a:	3304      	adds	r3, #4

08001c3c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c3c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c3e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c40:	d3f9      	bcc.n	8001c36 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c42:	4a0a      	ldr	r2, [pc, #40]	; (8001c6c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001c44:	4c0a      	ldr	r4, [pc, #40]	; (8001c70 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001c46:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c48:	e001      	b.n	8001c4e <LoopFillZerobss>

08001c4a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c4a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c4c:	3204      	adds	r2, #4

08001c4e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c4e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c50:	d3fb      	bcc.n	8001c4a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001c52:	f7ff ffe5 	bl	8001c20 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001c56:	f005 ffd1 	bl	8007bfc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001c5a:	f7fe fe79 	bl	8000950 <main>
  bx lr
 8001c5e:	4770      	bx	lr
  ldr r0, =_sdata
 8001c60:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c64:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8001c68:	08009584 	.word	0x08009584
  ldr r2, =_sbss
 8001c6c:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8001c70:	200008a8 	.word	0x200008a8

08001c74 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001c74:	e7fe      	b.n	8001c74 <ADC1_2_IRQHandler>
	...

08001c78 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c7c:	4b08      	ldr	r3, [pc, #32]	; (8001ca0 <HAL_Init+0x28>)
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	4a07      	ldr	r2, [pc, #28]	; (8001ca0 <HAL_Init+0x28>)
 8001c82:	f043 0310 	orr.w	r3, r3, #16
 8001c86:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c88:	2003      	movs	r0, #3
 8001c8a:	f000 fd61 	bl	8002750 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c8e:	2000      	movs	r0, #0
 8001c90:	f000 f808 	bl	8001ca4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c94:	f7ff fbf0 	bl	8001478 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c98:	2300      	movs	r3, #0
}
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	bd80      	pop	{r7, pc}
 8001c9e:	bf00      	nop
 8001ca0:	40022000 	.word	0x40022000

08001ca4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b082      	sub	sp, #8
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001cac:	4b12      	ldr	r3, [pc, #72]	; (8001cf8 <HAL_InitTick+0x54>)
 8001cae:	681a      	ldr	r2, [r3, #0]
 8001cb0:	4b12      	ldr	r3, [pc, #72]	; (8001cfc <HAL_InitTick+0x58>)
 8001cb2:	781b      	ldrb	r3, [r3, #0]
 8001cb4:	4619      	mov	r1, r3
 8001cb6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001cba:	fbb3 f3f1 	udiv	r3, r3, r1
 8001cbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	f000 fd79 	bl	80027ba <HAL_SYSTICK_Config>
 8001cc8:	4603      	mov	r3, r0
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d001      	beq.n	8001cd2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001cce:	2301      	movs	r3, #1
 8001cd0:	e00e      	b.n	8001cf0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	2b0f      	cmp	r3, #15
 8001cd6:	d80a      	bhi.n	8001cee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001cd8:	2200      	movs	r2, #0
 8001cda:	6879      	ldr	r1, [r7, #4]
 8001cdc:	f04f 30ff 	mov.w	r0, #4294967295
 8001ce0:	f000 fd41 	bl	8002766 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ce4:	4a06      	ldr	r2, [pc, #24]	; (8001d00 <HAL_InitTick+0x5c>)
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001cea:	2300      	movs	r3, #0
 8001cec:	e000      	b.n	8001cf0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001cee:	2301      	movs	r3, #1
}
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	3708      	adds	r7, #8
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	bd80      	pop	{r7, pc}
 8001cf8:	20000000 	.word	0x20000000
 8001cfc:	20000008 	.word	0x20000008
 8001d00:	20000004 	.word	0x20000004

08001d04 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d04:	b480      	push	{r7}
 8001d06:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d08:	4b05      	ldr	r3, [pc, #20]	; (8001d20 <HAL_IncTick+0x1c>)
 8001d0a:	781b      	ldrb	r3, [r3, #0]
 8001d0c:	461a      	mov	r2, r3
 8001d0e:	4b05      	ldr	r3, [pc, #20]	; (8001d24 <HAL_IncTick+0x20>)
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	4413      	add	r3, r2
 8001d14:	4a03      	ldr	r2, [pc, #12]	; (8001d24 <HAL_IncTick+0x20>)
 8001d16:	6013      	str	r3, [r2, #0]
}
 8001d18:	bf00      	nop
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bc80      	pop	{r7}
 8001d1e:	4770      	bx	lr
 8001d20:	20000008 	.word	0x20000008
 8001d24:	20000894 	.word	0x20000894

08001d28 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	af00      	add	r7, sp, #0
  return uwTick;
 8001d2c:	4b02      	ldr	r3, [pc, #8]	; (8001d38 <HAL_GetTick+0x10>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
}
 8001d30:	4618      	mov	r0, r3
 8001d32:	46bd      	mov	sp, r7
 8001d34:	bc80      	pop	{r7}
 8001d36:	4770      	bx	lr
 8001d38:	20000894 	.word	0x20000894

08001d3c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b086      	sub	sp, #24
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d44:	2300      	movs	r3, #0
 8001d46:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001d48:	2300      	movs	r3, #0
 8001d4a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001d50:	2300      	movs	r3, #0
 8001d52:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d101      	bne.n	8001d5e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001d5a:	2301      	movs	r3, #1
 8001d5c:	e0ce      	b.n	8001efc <HAL_ADC_Init+0x1c0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	689b      	ldr	r3, [r3, #8]
 8001d62:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d109      	bne.n	8001d80 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	2200      	movs	r2, #0
 8001d70:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	2200      	movs	r2, #0
 8001d76:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001d7a:	6878      	ldr	r0, [r7, #4]
 8001d7c:	f7ff fbae 	bl	80014dc <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001d80:	6878      	ldr	r0, [r7, #4]
 8001d82:	f000 fbd7 	bl	8002534 <ADC_ConversionStop_Disable>
 8001d86:	4603      	mov	r3, r0
 8001d88:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d8e:	f003 0310 	and.w	r3, r3, #16
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	f040 80a9 	bne.w	8001eea <HAL_ADC_Init+0x1ae>
 8001d98:	7dfb      	ldrb	r3, [r7, #23]
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	f040 80a5 	bne.w	8001eea <HAL_ADC_Init+0x1ae>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001da4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001da8:	f023 0302 	bic.w	r3, r3, #2
 8001dac:	f043 0202 	orr.w	r2, r3, #2
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	4951      	ldr	r1, [pc, #324]	; (8001f04 <HAL_ADC_Init+0x1c8>)
 8001dbe:	428b      	cmp	r3, r1
 8001dc0:	d10a      	bne.n	8001dd8 <HAL_ADC_Init+0x9c>
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	69db      	ldr	r3, [r3, #28]
 8001dc6:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8001dca:	d002      	beq.n	8001dd2 <HAL_ADC_Init+0x96>
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	69db      	ldr	r3, [r3, #28]
 8001dd0:	e004      	b.n	8001ddc <HAL_ADC_Init+0xa0>
 8001dd2:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8001dd6:	e001      	b.n	8001ddc <HAL_ADC_Init+0xa0>
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001ddc:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	7b1b      	ldrb	r3, [r3, #12]
 8001de2:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001de4:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001de6:	68ba      	ldr	r2, [r7, #8]
 8001de8:	4313      	orrs	r3, r2
 8001dea:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	689b      	ldr	r3, [r3, #8]
 8001df0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001df4:	d003      	beq.n	8001dfe <HAL_ADC_Init+0xc2>
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	689b      	ldr	r3, [r3, #8]
 8001dfa:	2b01      	cmp	r3, #1
 8001dfc:	d102      	bne.n	8001e04 <HAL_ADC_Init+0xc8>
 8001dfe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001e02:	e000      	b.n	8001e06 <HAL_ADC_Init+0xca>
 8001e04:	2300      	movs	r3, #0
 8001e06:	693a      	ldr	r2, [r7, #16]
 8001e08:	4313      	orrs	r3, r2
 8001e0a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	7d1b      	ldrb	r3, [r3, #20]
 8001e10:	2b01      	cmp	r3, #1
 8001e12:	d119      	bne.n	8001e48 <HAL_ADC_Init+0x10c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	7b1b      	ldrb	r3, [r3, #12]
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d109      	bne.n	8001e30 <HAL_ADC_Init+0xf4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	699b      	ldr	r3, [r3, #24]
 8001e20:	3b01      	subs	r3, #1
 8001e22:	035a      	lsls	r2, r3, #13
 8001e24:	693b      	ldr	r3, [r7, #16]
 8001e26:	4313      	orrs	r3, r2
 8001e28:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001e2c:	613b      	str	r3, [r7, #16]
 8001e2e:	e00b      	b.n	8001e48 <HAL_ADC_Init+0x10c>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e34:	f043 0220 	orr.w	r2, r3, #32
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e40:	f043 0201 	orr.w	r2, r3, #1
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	685b      	ldr	r3, [r3, #4]
 8001e4e:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	693a      	ldr	r2, [r7, #16]
 8001e58:	430a      	orrs	r2, r1
 8001e5a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	689a      	ldr	r2, [r3, #8]
 8001e62:	4b29      	ldr	r3, [pc, #164]	; (8001f08 <HAL_ADC_Init+0x1cc>)
 8001e64:	4013      	ands	r3, r2
 8001e66:	687a      	ldr	r2, [r7, #4]
 8001e68:	6812      	ldr	r2, [r2, #0]
 8001e6a:	68b9      	ldr	r1, [r7, #8]
 8001e6c:	430b      	orrs	r3, r1
 8001e6e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	689b      	ldr	r3, [r3, #8]
 8001e74:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001e78:	d003      	beq.n	8001e82 <HAL_ADC_Init+0x146>
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	689b      	ldr	r3, [r3, #8]
 8001e7e:	2b01      	cmp	r3, #1
 8001e80:	d104      	bne.n	8001e8c <HAL_ADC_Init+0x150>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	691b      	ldr	r3, [r3, #16]
 8001e86:	3b01      	subs	r3, #1
 8001e88:	051b      	lsls	r3, r3, #20
 8001e8a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e92:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	68fa      	ldr	r2, [r7, #12]
 8001e9c:	430a      	orrs	r2, r1
 8001e9e:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	689a      	ldr	r2, [r3, #8]
 8001ea6:	4b19      	ldr	r3, [pc, #100]	; (8001f0c <HAL_ADC_Init+0x1d0>)
 8001ea8:	4013      	ands	r3, r2
 8001eaa:	68ba      	ldr	r2, [r7, #8]
 8001eac:	429a      	cmp	r2, r3
 8001eae:	d10b      	bne.n	8001ec8 <HAL_ADC_Init+0x18c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001eba:	f023 0303 	bic.w	r3, r3, #3
 8001ebe:	f043 0201 	orr.w	r2, r3, #1
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001ec6:	e018      	b.n	8001efa <HAL_ADC_Init+0x1be>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ecc:	f023 0312 	bic.w	r3, r3, #18
 8001ed0:	f043 0210 	orr.w	r2, r3, #16
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001edc:	f043 0201 	orr.w	r2, r3, #1
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001ee4:	2301      	movs	r3, #1
 8001ee6:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001ee8:	e007      	b.n	8001efa <HAL_ADC_Init+0x1be>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001eee:	f043 0210 	orr.w	r2, r3, #16
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001ef6:	2301      	movs	r3, #1
 8001ef8:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001efa:	7dfb      	ldrb	r3, [r7, #23]
}
 8001efc:	4618      	mov	r0, r3
 8001efe:	3718      	adds	r7, #24
 8001f00:	46bd      	mov	sp, r7
 8001f02:	bd80      	pop	{r7, pc}
 8001f04:	40013c00 	.word	0x40013c00
 8001f08:	ffe1f7fd 	.word	0xffe1f7fd
 8001f0c:	ff1f0efe 	.word	0xff1f0efe

08001f10 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b084      	sub	sp, #16
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f18:	2300      	movs	r3, #0
 8001f1a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001f22:	2b01      	cmp	r3, #1
 8001f24:	d101      	bne.n	8001f2a <HAL_ADC_Start+0x1a>
 8001f26:	2302      	movs	r3, #2
 8001f28:	e098      	b.n	800205c <HAL_ADC_Start+0x14c>
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	2201      	movs	r2, #1
 8001f2e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8001f32:	6878      	ldr	r0, [r7, #4]
 8001f34:	f000 faa4 	bl	8002480 <ADC_Enable>
 8001f38:	4603      	mov	r3, r0
 8001f3a:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8001f3c:	7bfb      	ldrb	r3, [r7, #15]
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	f040 8087 	bne.w	8002052 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f48:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001f4c:	f023 0301 	bic.w	r3, r3, #1
 8001f50:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	4a41      	ldr	r2, [pc, #260]	; (8002064 <HAL_ADC_Start+0x154>)
 8001f5e:	4293      	cmp	r3, r2
 8001f60:	d105      	bne.n	8001f6e <HAL_ADC_Start+0x5e>
 8001f62:	4b41      	ldr	r3, [pc, #260]	; (8002068 <HAL_ADC_Start+0x158>)
 8001f64:	685b      	ldr	r3, [r3, #4]
 8001f66:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d115      	bne.n	8001f9a <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f72:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	685b      	ldr	r3, [r3, #4]
 8001f80:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d026      	beq.n	8001fd6 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f8c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001f90:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001f98:	e01d      	b.n	8001fd6 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f9e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	4a2f      	ldr	r2, [pc, #188]	; (8002068 <HAL_ADC_Start+0x158>)
 8001fac:	4293      	cmp	r3, r2
 8001fae:	d004      	beq.n	8001fba <HAL_ADC_Start+0xaa>
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	4a2b      	ldr	r2, [pc, #172]	; (8002064 <HAL_ADC_Start+0x154>)
 8001fb6:	4293      	cmp	r3, r2
 8001fb8:	d10d      	bne.n	8001fd6 <HAL_ADC_Start+0xc6>
 8001fba:	4b2b      	ldr	r3, [pc, #172]	; (8002068 <HAL_ADC_Start+0x158>)
 8001fbc:	685b      	ldr	r3, [r3, #4]
 8001fbe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d007      	beq.n	8001fd6 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fca:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001fce:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fda:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d006      	beq.n	8001ff0 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fe6:	f023 0206 	bic.w	r2, r3, #6
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	62da      	str	r2, [r3, #44]	; 0x2c
 8001fee:	e002      	b.n	8001ff6 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f06f 0202 	mvn.w	r2, #2
 8002006:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	689b      	ldr	r3, [r3, #8]
 800200e:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002012:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002016:	d113      	bne.n	8002040 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800201c:	4a11      	ldr	r2, [pc, #68]	; (8002064 <HAL_ADC_Start+0x154>)
 800201e:	4293      	cmp	r3, r2
 8002020:	d105      	bne.n	800202e <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002022:	4b11      	ldr	r3, [pc, #68]	; (8002068 <HAL_ADC_Start+0x158>)
 8002024:	685b      	ldr	r3, [r3, #4]
 8002026:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800202a:	2b00      	cmp	r3, #0
 800202c:	d108      	bne.n	8002040 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	689a      	ldr	r2, [r3, #8]
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 800203c:	609a      	str	r2, [r3, #8]
 800203e:	e00c      	b.n	800205a <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	689a      	ldr	r2, [r3, #8]
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800204e:	609a      	str	r2, [r3, #8]
 8002050:	e003      	b.n	800205a <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	2200      	movs	r2, #0
 8002056:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 800205a:	7bfb      	ldrb	r3, [r7, #15]
}
 800205c:	4618      	mov	r0, r3
 800205e:	3710      	adds	r7, #16
 8002060:	46bd      	mov	sp, r7
 8002062:	bd80      	pop	{r7, pc}
 8002064:	40012800 	.word	0x40012800
 8002068:	40012400 	.word	0x40012400

0800206c <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 800206c:	b590      	push	{r4, r7, lr}
 800206e:	b087      	sub	sp, #28
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
 8002074:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002076:	2300      	movs	r3, #0
 8002078:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 800207a:	2300      	movs	r3, #0
 800207c:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 800207e:	2300      	movs	r3, #0
 8002080:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8002082:	f7ff fe51 	bl	8001d28 <HAL_GetTick>
 8002086:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	689b      	ldr	r3, [r3, #8]
 800208e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002092:	2b00      	cmp	r3, #0
 8002094:	d00b      	beq.n	80020ae <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800209a:	f043 0220 	orr.w	r2, r3, #32
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	2200      	movs	r2, #0
 80020a6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 80020aa:	2301      	movs	r3, #1
 80020ac:	e0d3      	b.n	8002256 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	685b      	ldr	r3, [r3, #4]
 80020b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d131      	bne.n	8002120 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020c2:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d12a      	bne.n	8002120 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80020ca:	e021      	b.n	8002110 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020d2:	d01d      	beq.n	8002110 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80020d4:	683b      	ldr	r3, [r7, #0]
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d007      	beq.n	80020ea <HAL_ADC_PollForConversion+0x7e>
 80020da:	f7ff fe25 	bl	8001d28 <HAL_GetTick>
 80020de:	4602      	mov	r2, r0
 80020e0:	697b      	ldr	r3, [r7, #20]
 80020e2:	1ad3      	subs	r3, r2, r3
 80020e4:	683a      	ldr	r2, [r7, #0]
 80020e6:	429a      	cmp	r2, r3
 80020e8:	d212      	bcs.n	8002110 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f003 0302 	and.w	r3, r3, #2
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d10b      	bne.n	8002110 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020fc:	f043 0204 	orr.w	r2, r3, #4
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	629a      	str	r2, [r3, #40]	; 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	2200      	movs	r2, #0
 8002108:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            
            return HAL_TIMEOUT;
 800210c:	2303      	movs	r3, #3
 800210e:	e0a2      	b.n	8002256 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f003 0302 	and.w	r3, r3, #2
 800211a:	2b00      	cmp	r3, #0
 800211c:	d0d6      	beq.n	80020cc <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800211e:	e070      	b.n	8002202 <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002120:	4b4f      	ldr	r3, [pc, #316]	; (8002260 <HAL_ADC_PollForConversion+0x1f4>)
 8002122:	681c      	ldr	r4, [r3, #0]
 8002124:	2002      	movs	r0, #2
 8002126:	f001 fb39 	bl	800379c <HAL_RCCEx_GetPeriphCLKFreq>
 800212a:	4603      	mov	r3, r0
 800212c:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	6919      	ldr	r1, [r3, #16]
 8002136:	4b4b      	ldr	r3, [pc, #300]	; (8002264 <HAL_ADC_PollForConversion+0x1f8>)
 8002138:	400b      	ands	r3, r1
 800213a:	2b00      	cmp	r3, #0
 800213c:	d118      	bne.n	8002170 <HAL_ADC_PollForConversion+0x104>
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	68d9      	ldr	r1, [r3, #12]
 8002144:	4b48      	ldr	r3, [pc, #288]	; (8002268 <HAL_ADC_PollForConversion+0x1fc>)
 8002146:	400b      	ands	r3, r1
 8002148:	2b00      	cmp	r3, #0
 800214a:	d111      	bne.n	8002170 <HAL_ADC_PollForConversion+0x104>
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	6919      	ldr	r1, [r3, #16]
 8002152:	4b46      	ldr	r3, [pc, #280]	; (800226c <HAL_ADC_PollForConversion+0x200>)
 8002154:	400b      	ands	r3, r1
 8002156:	2b00      	cmp	r3, #0
 8002158:	d108      	bne.n	800216c <HAL_ADC_PollForConversion+0x100>
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	68d9      	ldr	r1, [r3, #12]
 8002160:	4b43      	ldr	r3, [pc, #268]	; (8002270 <HAL_ADC_PollForConversion+0x204>)
 8002162:	400b      	ands	r3, r1
 8002164:	2b00      	cmp	r3, #0
 8002166:	d101      	bne.n	800216c <HAL_ADC_PollForConversion+0x100>
 8002168:	2314      	movs	r3, #20
 800216a:	e020      	b.n	80021ae <HAL_ADC_PollForConversion+0x142>
 800216c:	2329      	movs	r3, #41	; 0x29
 800216e:	e01e      	b.n	80021ae <HAL_ADC_PollForConversion+0x142>
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	6919      	ldr	r1, [r3, #16]
 8002176:	4b3d      	ldr	r3, [pc, #244]	; (800226c <HAL_ADC_PollForConversion+0x200>)
 8002178:	400b      	ands	r3, r1
 800217a:	2b00      	cmp	r3, #0
 800217c:	d106      	bne.n	800218c <HAL_ADC_PollForConversion+0x120>
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	68d9      	ldr	r1, [r3, #12]
 8002184:	4b3a      	ldr	r3, [pc, #232]	; (8002270 <HAL_ADC_PollForConversion+0x204>)
 8002186:	400b      	ands	r3, r1
 8002188:	2b00      	cmp	r3, #0
 800218a:	d00d      	beq.n	80021a8 <HAL_ADC_PollForConversion+0x13c>
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	6919      	ldr	r1, [r3, #16]
 8002192:	4b38      	ldr	r3, [pc, #224]	; (8002274 <HAL_ADC_PollForConversion+0x208>)
 8002194:	400b      	ands	r3, r1
 8002196:	2b00      	cmp	r3, #0
 8002198:	d108      	bne.n	80021ac <HAL_ADC_PollForConversion+0x140>
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	68d9      	ldr	r1, [r3, #12]
 80021a0:	4b34      	ldr	r3, [pc, #208]	; (8002274 <HAL_ADC_PollForConversion+0x208>)
 80021a2:	400b      	ands	r3, r1
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d101      	bne.n	80021ac <HAL_ADC_PollForConversion+0x140>
 80021a8:	2354      	movs	r3, #84	; 0x54
 80021aa:	e000      	b.n	80021ae <HAL_ADC_PollForConversion+0x142>
 80021ac:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 80021ae:	fb02 f303 	mul.w	r3, r2, r3
 80021b2:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80021b4:	e021      	b.n	80021fa <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80021b6:	683b      	ldr	r3, [r7, #0]
 80021b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021bc:	d01a      	beq.n	80021f4 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80021be:	683b      	ldr	r3, [r7, #0]
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d007      	beq.n	80021d4 <HAL_ADC_PollForConversion+0x168>
 80021c4:	f7ff fdb0 	bl	8001d28 <HAL_GetTick>
 80021c8:	4602      	mov	r2, r0
 80021ca:	697b      	ldr	r3, [r7, #20]
 80021cc:	1ad3      	subs	r3, r2, r3
 80021ce:	683a      	ldr	r2, [r7, #0]
 80021d0:	429a      	cmp	r2, r3
 80021d2:	d20f      	bcs.n	80021f4 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	693a      	ldr	r2, [r7, #16]
 80021d8:	429a      	cmp	r2, r3
 80021da:	d90b      	bls.n	80021f4 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021e0:	f043 0204 	orr.w	r2, r3, #4
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	629a      	str	r2, [r3, #40]	; 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	2200      	movs	r2, #0
 80021ec:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            return HAL_TIMEOUT;
 80021f0:	2303      	movs	r3, #3
 80021f2:	e030      	b.n	8002256 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	3301      	adds	r3, #1
 80021f8:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	693a      	ldr	r2, [r7, #16]
 80021fe:	429a      	cmp	r2, r3
 8002200:	d8d9      	bhi.n	80021b6 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	f06f 0212 	mvn.w	r2, #18
 800220a:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002210:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	689b      	ldr	r3, [r3, #8]
 800221e:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002222:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002226:	d115      	bne.n	8002254 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800222c:	2b00      	cmp	r3, #0
 800222e:	d111      	bne.n	8002254 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002234:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002240:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002244:	2b00      	cmp	r3, #0
 8002246:	d105      	bne.n	8002254 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800224c:	f043 0201 	orr.w	r2, r3, #1
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002254:	2300      	movs	r3, #0
}
 8002256:	4618      	mov	r0, r3
 8002258:	371c      	adds	r7, #28
 800225a:	46bd      	mov	sp, r7
 800225c:	bd90      	pop	{r4, r7, pc}
 800225e:	bf00      	nop
 8002260:	20000000 	.word	0x20000000
 8002264:	24924924 	.word	0x24924924
 8002268:	00924924 	.word	0x00924924
 800226c:	12492492 	.word	0x12492492
 8002270:	00492492 	.word	0x00492492
 8002274:	00249249 	.word	0x00249249

08002278 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002278:	b480      	push	{r7}
 800227a:	b083      	sub	sp, #12
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002286:	4618      	mov	r0, r3
 8002288:	370c      	adds	r7, #12
 800228a:	46bd      	mov	sp, r7
 800228c:	bc80      	pop	{r7}
 800228e:	4770      	bx	lr

08002290 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002290:	b480      	push	{r7}
 8002292:	b085      	sub	sp, #20
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
 8002298:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800229a:	2300      	movs	r3, #0
 800229c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800229e:	2300      	movs	r3, #0
 80022a0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80022a8:	2b01      	cmp	r3, #1
 80022aa:	d101      	bne.n	80022b0 <HAL_ADC_ConfigChannel+0x20>
 80022ac:	2302      	movs	r3, #2
 80022ae:	e0dc      	b.n	800246a <HAL_ADC_ConfigChannel+0x1da>
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	2201      	movs	r2, #1
 80022b4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	685b      	ldr	r3, [r3, #4]
 80022bc:	2b06      	cmp	r3, #6
 80022be:	d81c      	bhi.n	80022fa <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80022c6:	683b      	ldr	r3, [r7, #0]
 80022c8:	685a      	ldr	r2, [r3, #4]
 80022ca:	4613      	mov	r3, r2
 80022cc:	009b      	lsls	r3, r3, #2
 80022ce:	4413      	add	r3, r2
 80022d0:	3b05      	subs	r3, #5
 80022d2:	221f      	movs	r2, #31
 80022d4:	fa02 f303 	lsl.w	r3, r2, r3
 80022d8:	43db      	mvns	r3, r3
 80022da:	4019      	ands	r1, r3
 80022dc:	683b      	ldr	r3, [r7, #0]
 80022de:	6818      	ldr	r0, [r3, #0]
 80022e0:	683b      	ldr	r3, [r7, #0]
 80022e2:	685a      	ldr	r2, [r3, #4]
 80022e4:	4613      	mov	r3, r2
 80022e6:	009b      	lsls	r3, r3, #2
 80022e8:	4413      	add	r3, r2
 80022ea:	3b05      	subs	r3, #5
 80022ec:	fa00 f203 	lsl.w	r2, r0, r3
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	430a      	orrs	r2, r1
 80022f6:	635a      	str	r2, [r3, #52]	; 0x34
 80022f8:	e03c      	b.n	8002374 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80022fa:	683b      	ldr	r3, [r7, #0]
 80022fc:	685b      	ldr	r3, [r3, #4]
 80022fe:	2b0c      	cmp	r3, #12
 8002300:	d81c      	bhi.n	800233c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002308:	683b      	ldr	r3, [r7, #0]
 800230a:	685a      	ldr	r2, [r3, #4]
 800230c:	4613      	mov	r3, r2
 800230e:	009b      	lsls	r3, r3, #2
 8002310:	4413      	add	r3, r2
 8002312:	3b23      	subs	r3, #35	; 0x23
 8002314:	221f      	movs	r2, #31
 8002316:	fa02 f303 	lsl.w	r3, r2, r3
 800231a:	43db      	mvns	r3, r3
 800231c:	4019      	ands	r1, r3
 800231e:	683b      	ldr	r3, [r7, #0]
 8002320:	6818      	ldr	r0, [r3, #0]
 8002322:	683b      	ldr	r3, [r7, #0]
 8002324:	685a      	ldr	r2, [r3, #4]
 8002326:	4613      	mov	r3, r2
 8002328:	009b      	lsls	r3, r3, #2
 800232a:	4413      	add	r3, r2
 800232c:	3b23      	subs	r3, #35	; 0x23
 800232e:	fa00 f203 	lsl.w	r2, r0, r3
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	430a      	orrs	r2, r1
 8002338:	631a      	str	r2, [r3, #48]	; 0x30
 800233a:	e01b      	b.n	8002374 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002342:	683b      	ldr	r3, [r7, #0]
 8002344:	685a      	ldr	r2, [r3, #4]
 8002346:	4613      	mov	r3, r2
 8002348:	009b      	lsls	r3, r3, #2
 800234a:	4413      	add	r3, r2
 800234c:	3b41      	subs	r3, #65	; 0x41
 800234e:	221f      	movs	r2, #31
 8002350:	fa02 f303 	lsl.w	r3, r2, r3
 8002354:	43db      	mvns	r3, r3
 8002356:	4019      	ands	r1, r3
 8002358:	683b      	ldr	r3, [r7, #0]
 800235a:	6818      	ldr	r0, [r3, #0]
 800235c:	683b      	ldr	r3, [r7, #0]
 800235e:	685a      	ldr	r2, [r3, #4]
 8002360:	4613      	mov	r3, r2
 8002362:	009b      	lsls	r3, r3, #2
 8002364:	4413      	add	r3, r2
 8002366:	3b41      	subs	r3, #65	; 0x41
 8002368:	fa00 f203 	lsl.w	r2, r0, r3
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	430a      	orrs	r2, r1
 8002372:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002374:	683b      	ldr	r3, [r7, #0]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	2b09      	cmp	r3, #9
 800237a:	d91c      	bls.n	80023b6 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	68d9      	ldr	r1, [r3, #12]
 8002382:	683b      	ldr	r3, [r7, #0]
 8002384:	681a      	ldr	r2, [r3, #0]
 8002386:	4613      	mov	r3, r2
 8002388:	005b      	lsls	r3, r3, #1
 800238a:	4413      	add	r3, r2
 800238c:	3b1e      	subs	r3, #30
 800238e:	2207      	movs	r2, #7
 8002390:	fa02 f303 	lsl.w	r3, r2, r3
 8002394:	43db      	mvns	r3, r3
 8002396:	4019      	ands	r1, r3
 8002398:	683b      	ldr	r3, [r7, #0]
 800239a:	6898      	ldr	r0, [r3, #8]
 800239c:	683b      	ldr	r3, [r7, #0]
 800239e:	681a      	ldr	r2, [r3, #0]
 80023a0:	4613      	mov	r3, r2
 80023a2:	005b      	lsls	r3, r3, #1
 80023a4:	4413      	add	r3, r2
 80023a6:	3b1e      	subs	r3, #30
 80023a8:	fa00 f203 	lsl.w	r2, r0, r3
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	430a      	orrs	r2, r1
 80023b2:	60da      	str	r2, [r3, #12]
 80023b4:	e019      	b.n	80023ea <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	6919      	ldr	r1, [r3, #16]
 80023bc:	683b      	ldr	r3, [r7, #0]
 80023be:	681a      	ldr	r2, [r3, #0]
 80023c0:	4613      	mov	r3, r2
 80023c2:	005b      	lsls	r3, r3, #1
 80023c4:	4413      	add	r3, r2
 80023c6:	2207      	movs	r2, #7
 80023c8:	fa02 f303 	lsl.w	r3, r2, r3
 80023cc:	43db      	mvns	r3, r3
 80023ce:	4019      	ands	r1, r3
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	6898      	ldr	r0, [r3, #8]
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	681a      	ldr	r2, [r3, #0]
 80023d8:	4613      	mov	r3, r2
 80023da:	005b      	lsls	r3, r3, #1
 80023dc:	4413      	add	r3, r2
 80023de:	fa00 f203 	lsl.w	r2, r0, r3
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	430a      	orrs	r2, r1
 80023e8:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80023ea:	683b      	ldr	r3, [r7, #0]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	2b10      	cmp	r3, #16
 80023f0:	d003      	beq.n	80023fa <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80023f2:	683b      	ldr	r3, [r7, #0]
 80023f4:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80023f6:	2b11      	cmp	r3, #17
 80023f8:	d132      	bne.n	8002460 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	4a1d      	ldr	r2, [pc, #116]	; (8002474 <HAL_ADC_ConfigChannel+0x1e4>)
 8002400:	4293      	cmp	r3, r2
 8002402:	d125      	bne.n	8002450 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	689b      	ldr	r3, [r3, #8]
 800240a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800240e:	2b00      	cmp	r3, #0
 8002410:	d126      	bne.n	8002460 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	689a      	ldr	r2, [r3, #8]
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002420:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002422:	683b      	ldr	r3, [r7, #0]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	2b10      	cmp	r3, #16
 8002428:	d11a      	bne.n	8002460 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800242a:	4b13      	ldr	r3, [pc, #76]	; (8002478 <HAL_ADC_ConfigChannel+0x1e8>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	4a13      	ldr	r2, [pc, #76]	; (800247c <HAL_ADC_ConfigChannel+0x1ec>)
 8002430:	fba2 2303 	umull	r2, r3, r2, r3
 8002434:	0c9a      	lsrs	r2, r3, #18
 8002436:	4613      	mov	r3, r2
 8002438:	009b      	lsls	r3, r3, #2
 800243a:	4413      	add	r3, r2
 800243c:	005b      	lsls	r3, r3, #1
 800243e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002440:	e002      	b.n	8002448 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002442:	68bb      	ldr	r3, [r7, #8]
 8002444:	3b01      	subs	r3, #1
 8002446:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002448:	68bb      	ldr	r3, [r7, #8]
 800244a:	2b00      	cmp	r3, #0
 800244c:	d1f9      	bne.n	8002442 <HAL_ADC_ConfigChannel+0x1b2>
 800244e:	e007      	b.n	8002460 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002454:	f043 0220 	orr.w	r2, r3, #32
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 800245c:	2301      	movs	r3, #1
 800245e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	2200      	movs	r2, #0
 8002464:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002468:	7bfb      	ldrb	r3, [r7, #15]
}
 800246a:	4618      	mov	r0, r3
 800246c:	3714      	adds	r7, #20
 800246e:	46bd      	mov	sp, r7
 8002470:	bc80      	pop	{r7}
 8002472:	4770      	bx	lr
 8002474:	40012400 	.word	0x40012400
 8002478:	20000000 	.word	0x20000000
 800247c:	431bde83 	.word	0x431bde83

08002480 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b084      	sub	sp, #16
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002488:	2300      	movs	r3, #0
 800248a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 800248c:	2300      	movs	r3, #0
 800248e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	689b      	ldr	r3, [r3, #8]
 8002496:	f003 0301 	and.w	r3, r3, #1
 800249a:	2b01      	cmp	r3, #1
 800249c:	d040      	beq.n	8002520 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	689a      	ldr	r2, [r3, #8]
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f042 0201 	orr.w	r2, r2, #1
 80024ac:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80024ae:	4b1f      	ldr	r3, [pc, #124]	; (800252c <ADC_Enable+0xac>)
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	4a1f      	ldr	r2, [pc, #124]	; (8002530 <ADC_Enable+0xb0>)
 80024b4:	fba2 2303 	umull	r2, r3, r2, r3
 80024b8:	0c9b      	lsrs	r3, r3, #18
 80024ba:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80024bc:	e002      	b.n	80024c4 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80024be:	68bb      	ldr	r3, [r7, #8]
 80024c0:	3b01      	subs	r3, #1
 80024c2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80024c4:	68bb      	ldr	r3, [r7, #8]
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d1f9      	bne.n	80024be <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80024ca:	f7ff fc2d 	bl	8001d28 <HAL_GetTick>
 80024ce:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80024d0:	e01f      	b.n	8002512 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80024d2:	f7ff fc29 	bl	8001d28 <HAL_GetTick>
 80024d6:	4602      	mov	r2, r0
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	1ad3      	subs	r3, r2, r3
 80024dc:	2b02      	cmp	r3, #2
 80024de:	d918      	bls.n	8002512 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	689b      	ldr	r3, [r3, #8]
 80024e6:	f003 0301 	and.w	r3, r3, #1
 80024ea:	2b01      	cmp	r3, #1
 80024ec:	d011      	beq.n	8002512 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024f2:	f043 0210 	orr.w	r2, r3, #16
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024fe:	f043 0201 	orr.w	r2, r3, #1
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	2200      	movs	r2, #0
 800250a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 800250e:	2301      	movs	r3, #1
 8002510:	e007      	b.n	8002522 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	689b      	ldr	r3, [r3, #8]
 8002518:	f003 0301 	and.w	r3, r3, #1
 800251c:	2b01      	cmp	r3, #1
 800251e:	d1d8      	bne.n	80024d2 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002520:	2300      	movs	r3, #0
}
 8002522:	4618      	mov	r0, r3
 8002524:	3710      	adds	r7, #16
 8002526:	46bd      	mov	sp, r7
 8002528:	bd80      	pop	{r7, pc}
 800252a:	bf00      	nop
 800252c:	20000000 	.word	0x20000000
 8002530:	431bde83 	.word	0x431bde83

08002534 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b084      	sub	sp, #16
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800253c:	2300      	movs	r3, #0
 800253e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	689b      	ldr	r3, [r3, #8]
 8002546:	f003 0301 	and.w	r3, r3, #1
 800254a:	2b01      	cmp	r3, #1
 800254c:	d12e      	bne.n	80025ac <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	689a      	ldr	r2, [r3, #8]
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f022 0201 	bic.w	r2, r2, #1
 800255c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800255e:	f7ff fbe3 	bl	8001d28 <HAL_GetTick>
 8002562:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002564:	e01b      	b.n	800259e <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002566:	f7ff fbdf 	bl	8001d28 <HAL_GetTick>
 800256a:	4602      	mov	r2, r0
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	1ad3      	subs	r3, r2, r3
 8002570:	2b02      	cmp	r3, #2
 8002572:	d914      	bls.n	800259e <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	689b      	ldr	r3, [r3, #8]
 800257a:	f003 0301 	and.w	r3, r3, #1
 800257e:	2b01      	cmp	r3, #1
 8002580:	d10d      	bne.n	800259e <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002586:	f043 0210 	orr.w	r2, r3, #16
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002592:	f043 0201 	orr.w	r2, r3, #1
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 800259a:	2301      	movs	r3, #1
 800259c:	e007      	b.n	80025ae <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	689b      	ldr	r3, [r3, #8]
 80025a4:	f003 0301 	and.w	r3, r3, #1
 80025a8:	2b01      	cmp	r3, #1
 80025aa:	d0dc      	beq.n	8002566 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80025ac:	2300      	movs	r3, #0
}
 80025ae:	4618      	mov	r0, r3
 80025b0:	3710      	adds	r7, #16
 80025b2:	46bd      	mov	sp, r7
 80025b4:	bd80      	pop	{r7, pc}
	...

080025b8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025b8:	b480      	push	{r7}
 80025ba:	b085      	sub	sp, #20
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	f003 0307 	and.w	r3, r3, #7
 80025c6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80025c8:	4b0c      	ldr	r3, [pc, #48]	; (80025fc <__NVIC_SetPriorityGrouping+0x44>)
 80025ca:	68db      	ldr	r3, [r3, #12]
 80025cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80025ce:	68ba      	ldr	r2, [r7, #8]
 80025d0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80025d4:	4013      	ands	r3, r2
 80025d6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80025dc:	68bb      	ldr	r3, [r7, #8]
 80025de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80025e0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80025e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80025e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80025ea:	4a04      	ldr	r2, [pc, #16]	; (80025fc <__NVIC_SetPriorityGrouping+0x44>)
 80025ec:	68bb      	ldr	r3, [r7, #8]
 80025ee:	60d3      	str	r3, [r2, #12]
}
 80025f0:	bf00      	nop
 80025f2:	3714      	adds	r7, #20
 80025f4:	46bd      	mov	sp, r7
 80025f6:	bc80      	pop	{r7}
 80025f8:	4770      	bx	lr
 80025fa:	bf00      	nop
 80025fc:	e000ed00 	.word	0xe000ed00

08002600 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002600:	b480      	push	{r7}
 8002602:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002604:	4b04      	ldr	r3, [pc, #16]	; (8002618 <__NVIC_GetPriorityGrouping+0x18>)
 8002606:	68db      	ldr	r3, [r3, #12]
 8002608:	0a1b      	lsrs	r3, r3, #8
 800260a:	f003 0307 	and.w	r3, r3, #7
}
 800260e:	4618      	mov	r0, r3
 8002610:	46bd      	mov	sp, r7
 8002612:	bc80      	pop	{r7}
 8002614:	4770      	bx	lr
 8002616:	bf00      	nop
 8002618:	e000ed00 	.word	0xe000ed00

0800261c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800261c:	b480      	push	{r7}
 800261e:	b083      	sub	sp, #12
 8002620:	af00      	add	r7, sp, #0
 8002622:	4603      	mov	r3, r0
 8002624:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002626:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800262a:	2b00      	cmp	r3, #0
 800262c:	db0b      	blt.n	8002646 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800262e:	79fb      	ldrb	r3, [r7, #7]
 8002630:	f003 021f 	and.w	r2, r3, #31
 8002634:	4906      	ldr	r1, [pc, #24]	; (8002650 <__NVIC_EnableIRQ+0x34>)
 8002636:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800263a:	095b      	lsrs	r3, r3, #5
 800263c:	2001      	movs	r0, #1
 800263e:	fa00 f202 	lsl.w	r2, r0, r2
 8002642:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002646:	bf00      	nop
 8002648:	370c      	adds	r7, #12
 800264a:	46bd      	mov	sp, r7
 800264c:	bc80      	pop	{r7}
 800264e:	4770      	bx	lr
 8002650:	e000e100 	.word	0xe000e100

08002654 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002654:	b480      	push	{r7}
 8002656:	b083      	sub	sp, #12
 8002658:	af00      	add	r7, sp, #0
 800265a:	4603      	mov	r3, r0
 800265c:	6039      	str	r1, [r7, #0]
 800265e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002660:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002664:	2b00      	cmp	r3, #0
 8002666:	db0a      	blt.n	800267e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002668:	683b      	ldr	r3, [r7, #0]
 800266a:	b2da      	uxtb	r2, r3
 800266c:	490c      	ldr	r1, [pc, #48]	; (80026a0 <__NVIC_SetPriority+0x4c>)
 800266e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002672:	0112      	lsls	r2, r2, #4
 8002674:	b2d2      	uxtb	r2, r2
 8002676:	440b      	add	r3, r1
 8002678:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800267c:	e00a      	b.n	8002694 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800267e:	683b      	ldr	r3, [r7, #0]
 8002680:	b2da      	uxtb	r2, r3
 8002682:	4908      	ldr	r1, [pc, #32]	; (80026a4 <__NVIC_SetPriority+0x50>)
 8002684:	79fb      	ldrb	r3, [r7, #7]
 8002686:	f003 030f 	and.w	r3, r3, #15
 800268a:	3b04      	subs	r3, #4
 800268c:	0112      	lsls	r2, r2, #4
 800268e:	b2d2      	uxtb	r2, r2
 8002690:	440b      	add	r3, r1
 8002692:	761a      	strb	r2, [r3, #24]
}
 8002694:	bf00      	nop
 8002696:	370c      	adds	r7, #12
 8002698:	46bd      	mov	sp, r7
 800269a:	bc80      	pop	{r7}
 800269c:	4770      	bx	lr
 800269e:	bf00      	nop
 80026a0:	e000e100 	.word	0xe000e100
 80026a4:	e000ed00 	.word	0xe000ed00

080026a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026a8:	b480      	push	{r7}
 80026aa:	b089      	sub	sp, #36	; 0x24
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	60f8      	str	r0, [r7, #12]
 80026b0:	60b9      	str	r1, [r7, #8]
 80026b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	f003 0307 	and.w	r3, r3, #7
 80026ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80026bc:	69fb      	ldr	r3, [r7, #28]
 80026be:	f1c3 0307 	rsb	r3, r3, #7
 80026c2:	2b04      	cmp	r3, #4
 80026c4:	bf28      	it	cs
 80026c6:	2304      	movcs	r3, #4
 80026c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026ca:	69fb      	ldr	r3, [r7, #28]
 80026cc:	3304      	adds	r3, #4
 80026ce:	2b06      	cmp	r3, #6
 80026d0:	d902      	bls.n	80026d8 <NVIC_EncodePriority+0x30>
 80026d2:	69fb      	ldr	r3, [r7, #28]
 80026d4:	3b03      	subs	r3, #3
 80026d6:	e000      	b.n	80026da <NVIC_EncodePriority+0x32>
 80026d8:	2300      	movs	r3, #0
 80026da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026dc:	f04f 32ff 	mov.w	r2, #4294967295
 80026e0:	69bb      	ldr	r3, [r7, #24]
 80026e2:	fa02 f303 	lsl.w	r3, r2, r3
 80026e6:	43da      	mvns	r2, r3
 80026e8:	68bb      	ldr	r3, [r7, #8]
 80026ea:	401a      	ands	r2, r3
 80026ec:	697b      	ldr	r3, [r7, #20]
 80026ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80026f0:	f04f 31ff 	mov.w	r1, #4294967295
 80026f4:	697b      	ldr	r3, [r7, #20]
 80026f6:	fa01 f303 	lsl.w	r3, r1, r3
 80026fa:	43d9      	mvns	r1, r3
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002700:	4313      	orrs	r3, r2
         );
}
 8002702:	4618      	mov	r0, r3
 8002704:	3724      	adds	r7, #36	; 0x24
 8002706:	46bd      	mov	sp, r7
 8002708:	bc80      	pop	{r7}
 800270a:	4770      	bx	lr

0800270c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800270c:	b580      	push	{r7, lr}
 800270e:	b082      	sub	sp, #8
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	3b01      	subs	r3, #1
 8002718:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800271c:	d301      	bcc.n	8002722 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800271e:	2301      	movs	r3, #1
 8002720:	e00f      	b.n	8002742 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002722:	4a0a      	ldr	r2, [pc, #40]	; (800274c <SysTick_Config+0x40>)
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	3b01      	subs	r3, #1
 8002728:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800272a:	210f      	movs	r1, #15
 800272c:	f04f 30ff 	mov.w	r0, #4294967295
 8002730:	f7ff ff90 	bl	8002654 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002734:	4b05      	ldr	r3, [pc, #20]	; (800274c <SysTick_Config+0x40>)
 8002736:	2200      	movs	r2, #0
 8002738:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800273a:	4b04      	ldr	r3, [pc, #16]	; (800274c <SysTick_Config+0x40>)
 800273c:	2207      	movs	r2, #7
 800273e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002740:	2300      	movs	r3, #0
}
 8002742:	4618      	mov	r0, r3
 8002744:	3708      	adds	r7, #8
 8002746:	46bd      	mov	sp, r7
 8002748:	bd80      	pop	{r7, pc}
 800274a:	bf00      	nop
 800274c:	e000e010 	.word	0xe000e010

08002750 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	b082      	sub	sp, #8
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002758:	6878      	ldr	r0, [r7, #4]
 800275a:	f7ff ff2d 	bl	80025b8 <__NVIC_SetPriorityGrouping>
}
 800275e:	bf00      	nop
 8002760:	3708      	adds	r7, #8
 8002762:	46bd      	mov	sp, r7
 8002764:	bd80      	pop	{r7, pc}

08002766 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002766:	b580      	push	{r7, lr}
 8002768:	b086      	sub	sp, #24
 800276a:	af00      	add	r7, sp, #0
 800276c:	4603      	mov	r3, r0
 800276e:	60b9      	str	r1, [r7, #8]
 8002770:	607a      	str	r2, [r7, #4]
 8002772:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002774:	2300      	movs	r3, #0
 8002776:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002778:	f7ff ff42 	bl	8002600 <__NVIC_GetPriorityGrouping>
 800277c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800277e:	687a      	ldr	r2, [r7, #4]
 8002780:	68b9      	ldr	r1, [r7, #8]
 8002782:	6978      	ldr	r0, [r7, #20]
 8002784:	f7ff ff90 	bl	80026a8 <NVIC_EncodePriority>
 8002788:	4602      	mov	r2, r0
 800278a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800278e:	4611      	mov	r1, r2
 8002790:	4618      	mov	r0, r3
 8002792:	f7ff ff5f 	bl	8002654 <__NVIC_SetPriority>
}
 8002796:	bf00      	nop
 8002798:	3718      	adds	r7, #24
 800279a:	46bd      	mov	sp, r7
 800279c:	bd80      	pop	{r7, pc}

0800279e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800279e:	b580      	push	{r7, lr}
 80027a0:	b082      	sub	sp, #8
 80027a2:	af00      	add	r7, sp, #0
 80027a4:	4603      	mov	r3, r0
 80027a6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80027a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027ac:	4618      	mov	r0, r3
 80027ae:	f7ff ff35 	bl	800261c <__NVIC_EnableIRQ>
}
 80027b2:	bf00      	nop
 80027b4:	3708      	adds	r7, #8
 80027b6:	46bd      	mov	sp, r7
 80027b8:	bd80      	pop	{r7, pc}

080027ba <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80027ba:	b580      	push	{r7, lr}
 80027bc:	b082      	sub	sp, #8
 80027be:	af00      	add	r7, sp, #0
 80027c0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80027c2:	6878      	ldr	r0, [r7, #4]
 80027c4:	f7ff ffa2 	bl	800270c <SysTick_Config>
 80027c8:	4603      	mov	r3, r0
}
 80027ca:	4618      	mov	r0, r3
 80027cc:	3708      	adds	r7, #8
 80027ce:	46bd      	mov	sp, r7
 80027d0:	bd80      	pop	{r7, pc}

080027d2 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80027d2:	b480      	push	{r7}
 80027d4:	b085      	sub	sp, #20
 80027d6:	af00      	add	r7, sp, #0
 80027d8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80027da:	2300      	movs	r3, #0
 80027dc:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80027e4:	2b02      	cmp	r3, #2
 80027e6:	d008      	beq.n	80027fa <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	2204      	movs	r2, #4
 80027ec:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	2200      	movs	r2, #0
 80027f2:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80027f6:	2301      	movs	r3, #1
 80027f8:	e020      	b.n	800283c <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	681a      	ldr	r2, [r3, #0]
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f022 020e 	bic.w	r2, r2, #14
 8002808:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	681a      	ldr	r2, [r3, #0]
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f022 0201 	bic.w	r2, r2, #1
 8002818:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002822:	2101      	movs	r1, #1
 8002824:	fa01 f202 	lsl.w	r2, r1, r2
 8002828:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	2201      	movs	r2, #1
 800282e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	2200      	movs	r2, #0
 8002836:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800283a:	7bfb      	ldrb	r3, [r7, #15]
}
 800283c:	4618      	mov	r0, r3
 800283e:	3714      	adds	r7, #20
 8002840:	46bd      	mov	sp, r7
 8002842:	bc80      	pop	{r7}
 8002844:	4770      	bx	lr
	...

08002848 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002848:	b580      	push	{r7, lr}
 800284a:	b084      	sub	sp, #16
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002850:	2300      	movs	r3, #0
 8002852:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800285a:	2b02      	cmp	r3, #2
 800285c:	d005      	beq.n	800286a <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	2204      	movs	r2, #4
 8002862:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002864:	2301      	movs	r3, #1
 8002866:	73fb      	strb	r3, [r7, #15]
 8002868:	e0d6      	b.n	8002a18 <HAL_DMA_Abort_IT+0x1d0>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	681a      	ldr	r2, [r3, #0]
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f022 020e 	bic.w	r2, r2, #14
 8002878:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	681a      	ldr	r2, [r3, #0]
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f022 0201 	bic.w	r2, r2, #1
 8002888:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	461a      	mov	r2, r3
 8002890:	4b64      	ldr	r3, [pc, #400]	; (8002a24 <HAL_DMA_Abort_IT+0x1dc>)
 8002892:	429a      	cmp	r2, r3
 8002894:	d958      	bls.n	8002948 <HAL_DMA_Abort_IT+0x100>
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	4a63      	ldr	r2, [pc, #396]	; (8002a28 <HAL_DMA_Abort_IT+0x1e0>)
 800289c:	4293      	cmp	r3, r2
 800289e:	d04f      	beq.n	8002940 <HAL_DMA_Abort_IT+0xf8>
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	4a61      	ldr	r2, [pc, #388]	; (8002a2c <HAL_DMA_Abort_IT+0x1e4>)
 80028a6:	4293      	cmp	r3, r2
 80028a8:	d048      	beq.n	800293c <HAL_DMA_Abort_IT+0xf4>
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	4a60      	ldr	r2, [pc, #384]	; (8002a30 <HAL_DMA_Abort_IT+0x1e8>)
 80028b0:	4293      	cmp	r3, r2
 80028b2:	d040      	beq.n	8002936 <HAL_DMA_Abort_IT+0xee>
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	4a5e      	ldr	r2, [pc, #376]	; (8002a34 <HAL_DMA_Abort_IT+0x1ec>)
 80028ba:	4293      	cmp	r3, r2
 80028bc:	d038      	beq.n	8002930 <HAL_DMA_Abort_IT+0xe8>
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	4a5d      	ldr	r2, [pc, #372]	; (8002a38 <HAL_DMA_Abort_IT+0x1f0>)
 80028c4:	4293      	cmp	r3, r2
 80028c6:	d030      	beq.n	800292a <HAL_DMA_Abort_IT+0xe2>
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	4a5b      	ldr	r2, [pc, #364]	; (8002a3c <HAL_DMA_Abort_IT+0x1f4>)
 80028ce:	4293      	cmp	r3, r2
 80028d0:	d028      	beq.n	8002924 <HAL_DMA_Abort_IT+0xdc>
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	4a53      	ldr	r2, [pc, #332]	; (8002a24 <HAL_DMA_Abort_IT+0x1dc>)
 80028d8:	4293      	cmp	r3, r2
 80028da:	d020      	beq.n	800291e <HAL_DMA_Abort_IT+0xd6>
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	4a57      	ldr	r2, [pc, #348]	; (8002a40 <HAL_DMA_Abort_IT+0x1f8>)
 80028e2:	4293      	cmp	r3, r2
 80028e4:	d019      	beq.n	800291a <HAL_DMA_Abort_IT+0xd2>
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	4a56      	ldr	r2, [pc, #344]	; (8002a44 <HAL_DMA_Abort_IT+0x1fc>)
 80028ec:	4293      	cmp	r3, r2
 80028ee:	d012      	beq.n	8002916 <HAL_DMA_Abort_IT+0xce>
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	4a54      	ldr	r2, [pc, #336]	; (8002a48 <HAL_DMA_Abort_IT+0x200>)
 80028f6:	4293      	cmp	r3, r2
 80028f8:	d00a      	beq.n	8002910 <HAL_DMA_Abort_IT+0xc8>
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	4a53      	ldr	r2, [pc, #332]	; (8002a4c <HAL_DMA_Abort_IT+0x204>)
 8002900:	4293      	cmp	r3, r2
 8002902:	d102      	bne.n	800290a <HAL_DMA_Abort_IT+0xc2>
 8002904:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002908:	e01b      	b.n	8002942 <HAL_DMA_Abort_IT+0xfa>
 800290a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800290e:	e018      	b.n	8002942 <HAL_DMA_Abort_IT+0xfa>
 8002910:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002914:	e015      	b.n	8002942 <HAL_DMA_Abort_IT+0xfa>
 8002916:	2310      	movs	r3, #16
 8002918:	e013      	b.n	8002942 <HAL_DMA_Abort_IT+0xfa>
 800291a:	2301      	movs	r3, #1
 800291c:	e011      	b.n	8002942 <HAL_DMA_Abort_IT+0xfa>
 800291e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002922:	e00e      	b.n	8002942 <HAL_DMA_Abort_IT+0xfa>
 8002924:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002928:	e00b      	b.n	8002942 <HAL_DMA_Abort_IT+0xfa>
 800292a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800292e:	e008      	b.n	8002942 <HAL_DMA_Abort_IT+0xfa>
 8002930:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002934:	e005      	b.n	8002942 <HAL_DMA_Abort_IT+0xfa>
 8002936:	f44f 7380 	mov.w	r3, #256	; 0x100
 800293a:	e002      	b.n	8002942 <HAL_DMA_Abort_IT+0xfa>
 800293c:	2310      	movs	r3, #16
 800293e:	e000      	b.n	8002942 <HAL_DMA_Abort_IT+0xfa>
 8002940:	2301      	movs	r3, #1
 8002942:	4a43      	ldr	r2, [pc, #268]	; (8002a50 <HAL_DMA_Abort_IT+0x208>)
 8002944:	6053      	str	r3, [r2, #4]
 8002946:	e057      	b.n	80029f8 <HAL_DMA_Abort_IT+0x1b0>
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	4a36      	ldr	r2, [pc, #216]	; (8002a28 <HAL_DMA_Abort_IT+0x1e0>)
 800294e:	4293      	cmp	r3, r2
 8002950:	d04f      	beq.n	80029f2 <HAL_DMA_Abort_IT+0x1aa>
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	4a35      	ldr	r2, [pc, #212]	; (8002a2c <HAL_DMA_Abort_IT+0x1e4>)
 8002958:	4293      	cmp	r3, r2
 800295a:	d048      	beq.n	80029ee <HAL_DMA_Abort_IT+0x1a6>
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	4a33      	ldr	r2, [pc, #204]	; (8002a30 <HAL_DMA_Abort_IT+0x1e8>)
 8002962:	4293      	cmp	r3, r2
 8002964:	d040      	beq.n	80029e8 <HAL_DMA_Abort_IT+0x1a0>
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	4a32      	ldr	r2, [pc, #200]	; (8002a34 <HAL_DMA_Abort_IT+0x1ec>)
 800296c:	4293      	cmp	r3, r2
 800296e:	d038      	beq.n	80029e2 <HAL_DMA_Abort_IT+0x19a>
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	4a30      	ldr	r2, [pc, #192]	; (8002a38 <HAL_DMA_Abort_IT+0x1f0>)
 8002976:	4293      	cmp	r3, r2
 8002978:	d030      	beq.n	80029dc <HAL_DMA_Abort_IT+0x194>
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	4a2f      	ldr	r2, [pc, #188]	; (8002a3c <HAL_DMA_Abort_IT+0x1f4>)
 8002980:	4293      	cmp	r3, r2
 8002982:	d028      	beq.n	80029d6 <HAL_DMA_Abort_IT+0x18e>
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	4a26      	ldr	r2, [pc, #152]	; (8002a24 <HAL_DMA_Abort_IT+0x1dc>)
 800298a:	4293      	cmp	r3, r2
 800298c:	d020      	beq.n	80029d0 <HAL_DMA_Abort_IT+0x188>
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	4a2b      	ldr	r2, [pc, #172]	; (8002a40 <HAL_DMA_Abort_IT+0x1f8>)
 8002994:	4293      	cmp	r3, r2
 8002996:	d019      	beq.n	80029cc <HAL_DMA_Abort_IT+0x184>
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	4a29      	ldr	r2, [pc, #164]	; (8002a44 <HAL_DMA_Abort_IT+0x1fc>)
 800299e:	4293      	cmp	r3, r2
 80029a0:	d012      	beq.n	80029c8 <HAL_DMA_Abort_IT+0x180>
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	4a28      	ldr	r2, [pc, #160]	; (8002a48 <HAL_DMA_Abort_IT+0x200>)
 80029a8:	4293      	cmp	r3, r2
 80029aa:	d00a      	beq.n	80029c2 <HAL_DMA_Abort_IT+0x17a>
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	4a26      	ldr	r2, [pc, #152]	; (8002a4c <HAL_DMA_Abort_IT+0x204>)
 80029b2:	4293      	cmp	r3, r2
 80029b4:	d102      	bne.n	80029bc <HAL_DMA_Abort_IT+0x174>
 80029b6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80029ba:	e01b      	b.n	80029f4 <HAL_DMA_Abort_IT+0x1ac>
 80029bc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80029c0:	e018      	b.n	80029f4 <HAL_DMA_Abort_IT+0x1ac>
 80029c2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80029c6:	e015      	b.n	80029f4 <HAL_DMA_Abort_IT+0x1ac>
 80029c8:	2310      	movs	r3, #16
 80029ca:	e013      	b.n	80029f4 <HAL_DMA_Abort_IT+0x1ac>
 80029cc:	2301      	movs	r3, #1
 80029ce:	e011      	b.n	80029f4 <HAL_DMA_Abort_IT+0x1ac>
 80029d0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80029d4:	e00e      	b.n	80029f4 <HAL_DMA_Abort_IT+0x1ac>
 80029d6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80029da:	e00b      	b.n	80029f4 <HAL_DMA_Abort_IT+0x1ac>
 80029dc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80029e0:	e008      	b.n	80029f4 <HAL_DMA_Abort_IT+0x1ac>
 80029e2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80029e6:	e005      	b.n	80029f4 <HAL_DMA_Abort_IT+0x1ac>
 80029e8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80029ec:	e002      	b.n	80029f4 <HAL_DMA_Abort_IT+0x1ac>
 80029ee:	2310      	movs	r3, #16
 80029f0:	e000      	b.n	80029f4 <HAL_DMA_Abort_IT+0x1ac>
 80029f2:	2301      	movs	r3, #1
 80029f4:	4a17      	ldr	r2, [pc, #92]	; (8002a54 <HAL_DMA_Abort_IT+0x20c>)
 80029f6:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	2201      	movs	r2, #1
 80029fc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	2200      	movs	r2, #0
 8002a04:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d003      	beq.n	8002a18 <HAL_DMA_Abort_IT+0x1d0>
    {
      hdma->XferAbortCallback(hdma);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a14:	6878      	ldr	r0, [r7, #4]
 8002a16:	4798      	blx	r3
    } 
  }
  return status;
 8002a18:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a1a:	4618      	mov	r0, r3
 8002a1c:	3710      	adds	r7, #16
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	bd80      	pop	{r7, pc}
 8002a22:	bf00      	nop
 8002a24:	40020080 	.word	0x40020080
 8002a28:	40020008 	.word	0x40020008
 8002a2c:	4002001c 	.word	0x4002001c
 8002a30:	40020030 	.word	0x40020030
 8002a34:	40020044 	.word	0x40020044
 8002a38:	40020058 	.word	0x40020058
 8002a3c:	4002006c 	.word	0x4002006c
 8002a40:	40020408 	.word	0x40020408
 8002a44:	4002041c 	.word	0x4002041c
 8002a48:	40020430 	.word	0x40020430
 8002a4c:	40020444 	.word	0x40020444
 8002a50:	40020400 	.word	0x40020400
 8002a54:	40020000 	.word	0x40020000

08002a58 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a58:	b480      	push	{r7}
 8002a5a:	b08b      	sub	sp, #44	; 0x2c
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
 8002a60:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002a62:	2300      	movs	r3, #0
 8002a64:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002a66:	2300      	movs	r3, #0
 8002a68:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a6a:	e179      	b.n	8002d60 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002a6c:	2201      	movs	r2, #1
 8002a6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a70:	fa02 f303 	lsl.w	r3, r2, r3
 8002a74:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002a76:	683b      	ldr	r3, [r7, #0]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	69fa      	ldr	r2, [r7, #28]
 8002a7c:	4013      	ands	r3, r2
 8002a7e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002a80:	69ba      	ldr	r2, [r7, #24]
 8002a82:	69fb      	ldr	r3, [r7, #28]
 8002a84:	429a      	cmp	r2, r3
 8002a86:	f040 8168 	bne.w	8002d5a <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002a8a:	683b      	ldr	r3, [r7, #0]
 8002a8c:	685b      	ldr	r3, [r3, #4]
 8002a8e:	4aa0      	ldr	r2, [pc, #640]	; (8002d10 <HAL_GPIO_Init+0x2b8>)
 8002a90:	4293      	cmp	r3, r2
 8002a92:	d05e      	beq.n	8002b52 <HAL_GPIO_Init+0xfa>
 8002a94:	4a9e      	ldr	r2, [pc, #632]	; (8002d10 <HAL_GPIO_Init+0x2b8>)
 8002a96:	4293      	cmp	r3, r2
 8002a98:	d875      	bhi.n	8002b86 <HAL_GPIO_Init+0x12e>
 8002a9a:	4a9e      	ldr	r2, [pc, #632]	; (8002d14 <HAL_GPIO_Init+0x2bc>)
 8002a9c:	4293      	cmp	r3, r2
 8002a9e:	d058      	beq.n	8002b52 <HAL_GPIO_Init+0xfa>
 8002aa0:	4a9c      	ldr	r2, [pc, #624]	; (8002d14 <HAL_GPIO_Init+0x2bc>)
 8002aa2:	4293      	cmp	r3, r2
 8002aa4:	d86f      	bhi.n	8002b86 <HAL_GPIO_Init+0x12e>
 8002aa6:	4a9c      	ldr	r2, [pc, #624]	; (8002d18 <HAL_GPIO_Init+0x2c0>)
 8002aa8:	4293      	cmp	r3, r2
 8002aaa:	d052      	beq.n	8002b52 <HAL_GPIO_Init+0xfa>
 8002aac:	4a9a      	ldr	r2, [pc, #616]	; (8002d18 <HAL_GPIO_Init+0x2c0>)
 8002aae:	4293      	cmp	r3, r2
 8002ab0:	d869      	bhi.n	8002b86 <HAL_GPIO_Init+0x12e>
 8002ab2:	4a9a      	ldr	r2, [pc, #616]	; (8002d1c <HAL_GPIO_Init+0x2c4>)
 8002ab4:	4293      	cmp	r3, r2
 8002ab6:	d04c      	beq.n	8002b52 <HAL_GPIO_Init+0xfa>
 8002ab8:	4a98      	ldr	r2, [pc, #608]	; (8002d1c <HAL_GPIO_Init+0x2c4>)
 8002aba:	4293      	cmp	r3, r2
 8002abc:	d863      	bhi.n	8002b86 <HAL_GPIO_Init+0x12e>
 8002abe:	4a98      	ldr	r2, [pc, #608]	; (8002d20 <HAL_GPIO_Init+0x2c8>)
 8002ac0:	4293      	cmp	r3, r2
 8002ac2:	d046      	beq.n	8002b52 <HAL_GPIO_Init+0xfa>
 8002ac4:	4a96      	ldr	r2, [pc, #600]	; (8002d20 <HAL_GPIO_Init+0x2c8>)
 8002ac6:	4293      	cmp	r3, r2
 8002ac8:	d85d      	bhi.n	8002b86 <HAL_GPIO_Init+0x12e>
 8002aca:	2b12      	cmp	r3, #18
 8002acc:	d82a      	bhi.n	8002b24 <HAL_GPIO_Init+0xcc>
 8002ace:	2b12      	cmp	r3, #18
 8002ad0:	d859      	bhi.n	8002b86 <HAL_GPIO_Init+0x12e>
 8002ad2:	a201      	add	r2, pc, #4	; (adr r2, 8002ad8 <HAL_GPIO_Init+0x80>)
 8002ad4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ad8:	08002b53 	.word	0x08002b53
 8002adc:	08002b2d 	.word	0x08002b2d
 8002ae0:	08002b3f 	.word	0x08002b3f
 8002ae4:	08002b81 	.word	0x08002b81
 8002ae8:	08002b87 	.word	0x08002b87
 8002aec:	08002b87 	.word	0x08002b87
 8002af0:	08002b87 	.word	0x08002b87
 8002af4:	08002b87 	.word	0x08002b87
 8002af8:	08002b87 	.word	0x08002b87
 8002afc:	08002b87 	.word	0x08002b87
 8002b00:	08002b87 	.word	0x08002b87
 8002b04:	08002b87 	.word	0x08002b87
 8002b08:	08002b87 	.word	0x08002b87
 8002b0c:	08002b87 	.word	0x08002b87
 8002b10:	08002b87 	.word	0x08002b87
 8002b14:	08002b87 	.word	0x08002b87
 8002b18:	08002b87 	.word	0x08002b87
 8002b1c:	08002b35 	.word	0x08002b35
 8002b20:	08002b49 	.word	0x08002b49
 8002b24:	4a7f      	ldr	r2, [pc, #508]	; (8002d24 <HAL_GPIO_Init+0x2cc>)
 8002b26:	4293      	cmp	r3, r2
 8002b28:	d013      	beq.n	8002b52 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002b2a:	e02c      	b.n	8002b86 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	68db      	ldr	r3, [r3, #12]
 8002b30:	623b      	str	r3, [r7, #32]
          break;
 8002b32:	e029      	b.n	8002b88 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002b34:	683b      	ldr	r3, [r7, #0]
 8002b36:	68db      	ldr	r3, [r3, #12]
 8002b38:	3304      	adds	r3, #4
 8002b3a:	623b      	str	r3, [r7, #32]
          break;
 8002b3c:	e024      	b.n	8002b88 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002b3e:	683b      	ldr	r3, [r7, #0]
 8002b40:	68db      	ldr	r3, [r3, #12]
 8002b42:	3308      	adds	r3, #8
 8002b44:	623b      	str	r3, [r7, #32]
          break;
 8002b46:	e01f      	b.n	8002b88 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002b48:	683b      	ldr	r3, [r7, #0]
 8002b4a:	68db      	ldr	r3, [r3, #12]
 8002b4c:	330c      	adds	r3, #12
 8002b4e:	623b      	str	r3, [r7, #32]
          break;
 8002b50:	e01a      	b.n	8002b88 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	689b      	ldr	r3, [r3, #8]
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d102      	bne.n	8002b60 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002b5a:	2304      	movs	r3, #4
 8002b5c:	623b      	str	r3, [r7, #32]
          break;
 8002b5e:	e013      	b.n	8002b88 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002b60:	683b      	ldr	r3, [r7, #0]
 8002b62:	689b      	ldr	r3, [r3, #8]
 8002b64:	2b01      	cmp	r3, #1
 8002b66:	d105      	bne.n	8002b74 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002b68:	2308      	movs	r3, #8
 8002b6a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	69fa      	ldr	r2, [r7, #28]
 8002b70:	611a      	str	r2, [r3, #16]
          break;
 8002b72:	e009      	b.n	8002b88 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002b74:	2308      	movs	r3, #8
 8002b76:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	69fa      	ldr	r2, [r7, #28]
 8002b7c:	615a      	str	r2, [r3, #20]
          break;
 8002b7e:	e003      	b.n	8002b88 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002b80:	2300      	movs	r3, #0
 8002b82:	623b      	str	r3, [r7, #32]
          break;
 8002b84:	e000      	b.n	8002b88 <HAL_GPIO_Init+0x130>
          break;
 8002b86:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002b88:	69bb      	ldr	r3, [r7, #24]
 8002b8a:	2bff      	cmp	r3, #255	; 0xff
 8002b8c:	d801      	bhi.n	8002b92 <HAL_GPIO_Init+0x13a>
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	e001      	b.n	8002b96 <HAL_GPIO_Init+0x13e>
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	3304      	adds	r3, #4
 8002b96:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002b98:	69bb      	ldr	r3, [r7, #24]
 8002b9a:	2bff      	cmp	r3, #255	; 0xff
 8002b9c:	d802      	bhi.n	8002ba4 <HAL_GPIO_Init+0x14c>
 8002b9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ba0:	009b      	lsls	r3, r3, #2
 8002ba2:	e002      	b.n	8002baa <HAL_GPIO_Init+0x152>
 8002ba4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ba6:	3b08      	subs	r3, #8
 8002ba8:	009b      	lsls	r3, r3, #2
 8002baa:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002bac:	697b      	ldr	r3, [r7, #20]
 8002bae:	681a      	ldr	r2, [r3, #0]
 8002bb0:	210f      	movs	r1, #15
 8002bb2:	693b      	ldr	r3, [r7, #16]
 8002bb4:	fa01 f303 	lsl.w	r3, r1, r3
 8002bb8:	43db      	mvns	r3, r3
 8002bba:	401a      	ands	r2, r3
 8002bbc:	6a39      	ldr	r1, [r7, #32]
 8002bbe:	693b      	ldr	r3, [r7, #16]
 8002bc0:	fa01 f303 	lsl.w	r3, r1, r3
 8002bc4:	431a      	orrs	r2, r3
 8002bc6:	697b      	ldr	r3, [r7, #20]
 8002bc8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002bca:	683b      	ldr	r3, [r7, #0]
 8002bcc:	685b      	ldr	r3, [r3, #4]
 8002bce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	f000 80c1 	beq.w	8002d5a <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002bd8:	4b53      	ldr	r3, [pc, #332]	; (8002d28 <HAL_GPIO_Init+0x2d0>)
 8002bda:	699b      	ldr	r3, [r3, #24]
 8002bdc:	4a52      	ldr	r2, [pc, #328]	; (8002d28 <HAL_GPIO_Init+0x2d0>)
 8002bde:	f043 0301 	orr.w	r3, r3, #1
 8002be2:	6193      	str	r3, [r2, #24]
 8002be4:	4b50      	ldr	r3, [pc, #320]	; (8002d28 <HAL_GPIO_Init+0x2d0>)
 8002be6:	699b      	ldr	r3, [r3, #24]
 8002be8:	f003 0301 	and.w	r3, r3, #1
 8002bec:	60bb      	str	r3, [r7, #8]
 8002bee:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002bf0:	4a4e      	ldr	r2, [pc, #312]	; (8002d2c <HAL_GPIO_Init+0x2d4>)
 8002bf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bf4:	089b      	lsrs	r3, r3, #2
 8002bf6:	3302      	adds	r3, #2
 8002bf8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002bfc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002bfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c00:	f003 0303 	and.w	r3, r3, #3
 8002c04:	009b      	lsls	r3, r3, #2
 8002c06:	220f      	movs	r2, #15
 8002c08:	fa02 f303 	lsl.w	r3, r2, r3
 8002c0c:	43db      	mvns	r3, r3
 8002c0e:	68fa      	ldr	r2, [r7, #12]
 8002c10:	4013      	ands	r3, r2
 8002c12:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	4a46      	ldr	r2, [pc, #280]	; (8002d30 <HAL_GPIO_Init+0x2d8>)
 8002c18:	4293      	cmp	r3, r2
 8002c1a:	d01f      	beq.n	8002c5c <HAL_GPIO_Init+0x204>
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	4a45      	ldr	r2, [pc, #276]	; (8002d34 <HAL_GPIO_Init+0x2dc>)
 8002c20:	4293      	cmp	r3, r2
 8002c22:	d019      	beq.n	8002c58 <HAL_GPIO_Init+0x200>
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	4a44      	ldr	r2, [pc, #272]	; (8002d38 <HAL_GPIO_Init+0x2e0>)
 8002c28:	4293      	cmp	r3, r2
 8002c2a:	d013      	beq.n	8002c54 <HAL_GPIO_Init+0x1fc>
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	4a43      	ldr	r2, [pc, #268]	; (8002d3c <HAL_GPIO_Init+0x2e4>)
 8002c30:	4293      	cmp	r3, r2
 8002c32:	d00d      	beq.n	8002c50 <HAL_GPIO_Init+0x1f8>
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	4a42      	ldr	r2, [pc, #264]	; (8002d40 <HAL_GPIO_Init+0x2e8>)
 8002c38:	4293      	cmp	r3, r2
 8002c3a:	d007      	beq.n	8002c4c <HAL_GPIO_Init+0x1f4>
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	4a41      	ldr	r2, [pc, #260]	; (8002d44 <HAL_GPIO_Init+0x2ec>)
 8002c40:	4293      	cmp	r3, r2
 8002c42:	d101      	bne.n	8002c48 <HAL_GPIO_Init+0x1f0>
 8002c44:	2305      	movs	r3, #5
 8002c46:	e00a      	b.n	8002c5e <HAL_GPIO_Init+0x206>
 8002c48:	2306      	movs	r3, #6
 8002c4a:	e008      	b.n	8002c5e <HAL_GPIO_Init+0x206>
 8002c4c:	2304      	movs	r3, #4
 8002c4e:	e006      	b.n	8002c5e <HAL_GPIO_Init+0x206>
 8002c50:	2303      	movs	r3, #3
 8002c52:	e004      	b.n	8002c5e <HAL_GPIO_Init+0x206>
 8002c54:	2302      	movs	r3, #2
 8002c56:	e002      	b.n	8002c5e <HAL_GPIO_Init+0x206>
 8002c58:	2301      	movs	r3, #1
 8002c5a:	e000      	b.n	8002c5e <HAL_GPIO_Init+0x206>
 8002c5c:	2300      	movs	r3, #0
 8002c5e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002c60:	f002 0203 	and.w	r2, r2, #3
 8002c64:	0092      	lsls	r2, r2, #2
 8002c66:	4093      	lsls	r3, r2
 8002c68:	68fa      	ldr	r2, [r7, #12]
 8002c6a:	4313      	orrs	r3, r2
 8002c6c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002c6e:	492f      	ldr	r1, [pc, #188]	; (8002d2c <HAL_GPIO_Init+0x2d4>)
 8002c70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c72:	089b      	lsrs	r3, r3, #2
 8002c74:	3302      	adds	r3, #2
 8002c76:	68fa      	ldr	r2, [r7, #12]
 8002c78:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002c7c:	683b      	ldr	r3, [r7, #0]
 8002c7e:	685b      	ldr	r3, [r3, #4]
 8002c80:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d006      	beq.n	8002c96 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002c88:	4b2f      	ldr	r3, [pc, #188]	; (8002d48 <HAL_GPIO_Init+0x2f0>)
 8002c8a:	681a      	ldr	r2, [r3, #0]
 8002c8c:	492e      	ldr	r1, [pc, #184]	; (8002d48 <HAL_GPIO_Init+0x2f0>)
 8002c8e:	69bb      	ldr	r3, [r7, #24]
 8002c90:	4313      	orrs	r3, r2
 8002c92:	600b      	str	r3, [r1, #0]
 8002c94:	e006      	b.n	8002ca4 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002c96:	4b2c      	ldr	r3, [pc, #176]	; (8002d48 <HAL_GPIO_Init+0x2f0>)
 8002c98:	681a      	ldr	r2, [r3, #0]
 8002c9a:	69bb      	ldr	r3, [r7, #24]
 8002c9c:	43db      	mvns	r3, r3
 8002c9e:	492a      	ldr	r1, [pc, #168]	; (8002d48 <HAL_GPIO_Init+0x2f0>)
 8002ca0:	4013      	ands	r3, r2
 8002ca2:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	685b      	ldr	r3, [r3, #4]
 8002ca8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d006      	beq.n	8002cbe <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002cb0:	4b25      	ldr	r3, [pc, #148]	; (8002d48 <HAL_GPIO_Init+0x2f0>)
 8002cb2:	685a      	ldr	r2, [r3, #4]
 8002cb4:	4924      	ldr	r1, [pc, #144]	; (8002d48 <HAL_GPIO_Init+0x2f0>)
 8002cb6:	69bb      	ldr	r3, [r7, #24]
 8002cb8:	4313      	orrs	r3, r2
 8002cba:	604b      	str	r3, [r1, #4]
 8002cbc:	e006      	b.n	8002ccc <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002cbe:	4b22      	ldr	r3, [pc, #136]	; (8002d48 <HAL_GPIO_Init+0x2f0>)
 8002cc0:	685a      	ldr	r2, [r3, #4]
 8002cc2:	69bb      	ldr	r3, [r7, #24]
 8002cc4:	43db      	mvns	r3, r3
 8002cc6:	4920      	ldr	r1, [pc, #128]	; (8002d48 <HAL_GPIO_Init+0x2f0>)
 8002cc8:	4013      	ands	r3, r2
 8002cca:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002ccc:	683b      	ldr	r3, [r7, #0]
 8002cce:	685b      	ldr	r3, [r3, #4]
 8002cd0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d006      	beq.n	8002ce6 <HAL_GPIO_Init+0x28e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002cd8:	4b1b      	ldr	r3, [pc, #108]	; (8002d48 <HAL_GPIO_Init+0x2f0>)
 8002cda:	689a      	ldr	r2, [r3, #8]
 8002cdc:	491a      	ldr	r1, [pc, #104]	; (8002d48 <HAL_GPIO_Init+0x2f0>)
 8002cde:	69bb      	ldr	r3, [r7, #24]
 8002ce0:	4313      	orrs	r3, r2
 8002ce2:	608b      	str	r3, [r1, #8]
 8002ce4:	e006      	b.n	8002cf4 <HAL_GPIO_Init+0x29c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002ce6:	4b18      	ldr	r3, [pc, #96]	; (8002d48 <HAL_GPIO_Init+0x2f0>)
 8002ce8:	689a      	ldr	r2, [r3, #8]
 8002cea:	69bb      	ldr	r3, [r7, #24]
 8002cec:	43db      	mvns	r3, r3
 8002cee:	4916      	ldr	r1, [pc, #88]	; (8002d48 <HAL_GPIO_Init+0x2f0>)
 8002cf0:	4013      	ands	r3, r2
 8002cf2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002cf4:	683b      	ldr	r3, [r7, #0]
 8002cf6:	685b      	ldr	r3, [r3, #4]
 8002cf8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d025      	beq.n	8002d4c <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002d00:	4b11      	ldr	r3, [pc, #68]	; (8002d48 <HAL_GPIO_Init+0x2f0>)
 8002d02:	68da      	ldr	r2, [r3, #12]
 8002d04:	4910      	ldr	r1, [pc, #64]	; (8002d48 <HAL_GPIO_Init+0x2f0>)
 8002d06:	69bb      	ldr	r3, [r7, #24]
 8002d08:	4313      	orrs	r3, r2
 8002d0a:	60cb      	str	r3, [r1, #12]
 8002d0c:	e025      	b.n	8002d5a <HAL_GPIO_Init+0x302>
 8002d0e:	bf00      	nop
 8002d10:	10320000 	.word	0x10320000
 8002d14:	10310000 	.word	0x10310000
 8002d18:	10220000 	.word	0x10220000
 8002d1c:	10210000 	.word	0x10210000
 8002d20:	10120000 	.word	0x10120000
 8002d24:	10110000 	.word	0x10110000
 8002d28:	40021000 	.word	0x40021000
 8002d2c:	40010000 	.word	0x40010000
 8002d30:	40010800 	.word	0x40010800
 8002d34:	40010c00 	.word	0x40010c00
 8002d38:	40011000 	.word	0x40011000
 8002d3c:	40011400 	.word	0x40011400
 8002d40:	40011800 	.word	0x40011800
 8002d44:	40011c00 	.word	0x40011c00
 8002d48:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002d4c:	4b0b      	ldr	r3, [pc, #44]	; (8002d7c <HAL_GPIO_Init+0x324>)
 8002d4e:	68da      	ldr	r2, [r3, #12]
 8002d50:	69bb      	ldr	r3, [r7, #24]
 8002d52:	43db      	mvns	r3, r3
 8002d54:	4909      	ldr	r1, [pc, #36]	; (8002d7c <HAL_GPIO_Init+0x324>)
 8002d56:	4013      	ands	r3, r2
 8002d58:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002d5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d5c:	3301      	adds	r3, #1
 8002d5e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002d60:	683b      	ldr	r3, [r7, #0]
 8002d62:	681a      	ldr	r2, [r3, #0]
 8002d64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d66:	fa22 f303 	lsr.w	r3, r2, r3
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	f47f ae7e 	bne.w	8002a6c <HAL_GPIO_Init+0x14>
  }
}
 8002d70:	bf00      	nop
 8002d72:	bf00      	nop
 8002d74:	372c      	adds	r7, #44	; 0x2c
 8002d76:	46bd      	mov	sp, r7
 8002d78:	bc80      	pop	{r7}
 8002d7a:	4770      	bx	lr
 8002d7c:	40010400 	.word	0x40010400

08002d80 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d80:	b480      	push	{r7}
 8002d82:	b083      	sub	sp, #12
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
 8002d88:	460b      	mov	r3, r1
 8002d8a:	807b      	strh	r3, [r7, #2]
 8002d8c:	4613      	mov	r3, r2
 8002d8e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002d90:	787b      	ldrb	r3, [r7, #1]
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d003      	beq.n	8002d9e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002d96:	887a      	ldrh	r2, [r7, #2]
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002d9c:	e003      	b.n	8002da6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002d9e:	887b      	ldrh	r3, [r7, #2]
 8002da0:	041a      	lsls	r2, r3, #16
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	611a      	str	r2, [r3, #16]
}
 8002da6:	bf00      	nop
 8002da8:	370c      	adds	r7, #12
 8002daa:	46bd      	mov	sp, r7
 8002dac:	bc80      	pop	{r7}
 8002dae:	4770      	bx	lr

08002db0 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002db0:	b480      	push	{r7}
 8002db2:	b085      	sub	sp, #20
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
 8002db8:	460b      	mov	r3, r1
 8002dba:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	68db      	ldr	r3, [r3, #12]
 8002dc0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002dc2:	887a      	ldrh	r2, [r7, #2]
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	4013      	ands	r3, r2
 8002dc8:	041a      	lsls	r2, r3, #16
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	43d9      	mvns	r1, r3
 8002dce:	887b      	ldrh	r3, [r7, #2]
 8002dd0:	400b      	ands	r3, r1
 8002dd2:	431a      	orrs	r2, r3
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	611a      	str	r2, [r3, #16]
}
 8002dd8:	bf00      	nop
 8002dda:	3714      	adds	r7, #20
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	bc80      	pop	{r7}
 8002de0:	4770      	bx	lr
	...

08002de4 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002de4:	b480      	push	{r7}
 8002de6:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8002de8:	4b03      	ldr	r3, [pc, #12]	; (8002df8 <HAL_PWR_EnableBkUpAccess+0x14>)
 8002dea:	2201      	movs	r2, #1
 8002dec:	601a      	str	r2, [r3, #0]
}
 8002dee:	bf00      	nop
 8002df0:	46bd      	mov	sp, r7
 8002df2:	bc80      	pop	{r7}
 8002df4:	4770      	bx	lr
 8002df6:	bf00      	nop
 8002df8:	420e0020 	.word	0x420e0020

08002dfc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	b086      	sub	sp, #24
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d101      	bne.n	8002e0e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002e0a:	2301      	movs	r3, #1
 8002e0c:	e26c      	b.n	80032e8 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f003 0301 	and.w	r3, r3, #1
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	f000 8087 	beq.w	8002f2a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002e1c:	4b92      	ldr	r3, [pc, #584]	; (8003068 <HAL_RCC_OscConfig+0x26c>)
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	f003 030c 	and.w	r3, r3, #12
 8002e24:	2b04      	cmp	r3, #4
 8002e26:	d00c      	beq.n	8002e42 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002e28:	4b8f      	ldr	r3, [pc, #572]	; (8003068 <HAL_RCC_OscConfig+0x26c>)
 8002e2a:	685b      	ldr	r3, [r3, #4]
 8002e2c:	f003 030c 	and.w	r3, r3, #12
 8002e30:	2b08      	cmp	r3, #8
 8002e32:	d112      	bne.n	8002e5a <HAL_RCC_OscConfig+0x5e>
 8002e34:	4b8c      	ldr	r3, [pc, #560]	; (8003068 <HAL_RCC_OscConfig+0x26c>)
 8002e36:	685b      	ldr	r3, [r3, #4]
 8002e38:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e3c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e40:	d10b      	bne.n	8002e5a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e42:	4b89      	ldr	r3, [pc, #548]	; (8003068 <HAL_RCC_OscConfig+0x26c>)
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d06c      	beq.n	8002f28 <HAL_RCC_OscConfig+0x12c>
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	685b      	ldr	r3, [r3, #4]
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d168      	bne.n	8002f28 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002e56:	2301      	movs	r3, #1
 8002e58:	e246      	b.n	80032e8 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	685b      	ldr	r3, [r3, #4]
 8002e5e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e62:	d106      	bne.n	8002e72 <HAL_RCC_OscConfig+0x76>
 8002e64:	4b80      	ldr	r3, [pc, #512]	; (8003068 <HAL_RCC_OscConfig+0x26c>)
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	4a7f      	ldr	r2, [pc, #508]	; (8003068 <HAL_RCC_OscConfig+0x26c>)
 8002e6a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e6e:	6013      	str	r3, [r2, #0]
 8002e70:	e02e      	b.n	8002ed0 <HAL_RCC_OscConfig+0xd4>
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	685b      	ldr	r3, [r3, #4]
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d10c      	bne.n	8002e94 <HAL_RCC_OscConfig+0x98>
 8002e7a:	4b7b      	ldr	r3, [pc, #492]	; (8003068 <HAL_RCC_OscConfig+0x26c>)
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	4a7a      	ldr	r2, [pc, #488]	; (8003068 <HAL_RCC_OscConfig+0x26c>)
 8002e80:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002e84:	6013      	str	r3, [r2, #0]
 8002e86:	4b78      	ldr	r3, [pc, #480]	; (8003068 <HAL_RCC_OscConfig+0x26c>)
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	4a77      	ldr	r2, [pc, #476]	; (8003068 <HAL_RCC_OscConfig+0x26c>)
 8002e8c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002e90:	6013      	str	r3, [r2, #0]
 8002e92:	e01d      	b.n	8002ed0 <HAL_RCC_OscConfig+0xd4>
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	685b      	ldr	r3, [r3, #4]
 8002e98:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002e9c:	d10c      	bne.n	8002eb8 <HAL_RCC_OscConfig+0xbc>
 8002e9e:	4b72      	ldr	r3, [pc, #456]	; (8003068 <HAL_RCC_OscConfig+0x26c>)
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	4a71      	ldr	r2, [pc, #452]	; (8003068 <HAL_RCC_OscConfig+0x26c>)
 8002ea4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002ea8:	6013      	str	r3, [r2, #0]
 8002eaa:	4b6f      	ldr	r3, [pc, #444]	; (8003068 <HAL_RCC_OscConfig+0x26c>)
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	4a6e      	ldr	r2, [pc, #440]	; (8003068 <HAL_RCC_OscConfig+0x26c>)
 8002eb0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002eb4:	6013      	str	r3, [r2, #0]
 8002eb6:	e00b      	b.n	8002ed0 <HAL_RCC_OscConfig+0xd4>
 8002eb8:	4b6b      	ldr	r3, [pc, #428]	; (8003068 <HAL_RCC_OscConfig+0x26c>)
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	4a6a      	ldr	r2, [pc, #424]	; (8003068 <HAL_RCC_OscConfig+0x26c>)
 8002ebe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ec2:	6013      	str	r3, [r2, #0]
 8002ec4:	4b68      	ldr	r3, [pc, #416]	; (8003068 <HAL_RCC_OscConfig+0x26c>)
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	4a67      	ldr	r2, [pc, #412]	; (8003068 <HAL_RCC_OscConfig+0x26c>)
 8002eca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002ece:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	685b      	ldr	r3, [r3, #4]
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d013      	beq.n	8002f00 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ed8:	f7fe ff26 	bl	8001d28 <HAL_GetTick>
 8002edc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ede:	e008      	b.n	8002ef2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ee0:	f7fe ff22 	bl	8001d28 <HAL_GetTick>
 8002ee4:	4602      	mov	r2, r0
 8002ee6:	693b      	ldr	r3, [r7, #16]
 8002ee8:	1ad3      	subs	r3, r2, r3
 8002eea:	2b64      	cmp	r3, #100	; 0x64
 8002eec:	d901      	bls.n	8002ef2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002eee:	2303      	movs	r3, #3
 8002ef0:	e1fa      	b.n	80032e8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ef2:	4b5d      	ldr	r3, [pc, #372]	; (8003068 <HAL_RCC_OscConfig+0x26c>)
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d0f0      	beq.n	8002ee0 <HAL_RCC_OscConfig+0xe4>
 8002efe:	e014      	b.n	8002f2a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f00:	f7fe ff12 	bl	8001d28 <HAL_GetTick>
 8002f04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f06:	e008      	b.n	8002f1a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f08:	f7fe ff0e 	bl	8001d28 <HAL_GetTick>
 8002f0c:	4602      	mov	r2, r0
 8002f0e:	693b      	ldr	r3, [r7, #16]
 8002f10:	1ad3      	subs	r3, r2, r3
 8002f12:	2b64      	cmp	r3, #100	; 0x64
 8002f14:	d901      	bls.n	8002f1a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002f16:	2303      	movs	r3, #3
 8002f18:	e1e6      	b.n	80032e8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f1a:	4b53      	ldr	r3, [pc, #332]	; (8003068 <HAL_RCC_OscConfig+0x26c>)
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d1f0      	bne.n	8002f08 <HAL_RCC_OscConfig+0x10c>
 8002f26:	e000      	b.n	8002f2a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f28:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f003 0302 	and.w	r3, r3, #2
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d063      	beq.n	8002ffe <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002f36:	4b4c      	ldr	r3, [pc, #304]	; (8003068 <HAL_RCC_OscConfig+0x26c>)
 8002f38:	685b      	ldr	r3, [r3, #4]
 8002f3a:	f003 030c 	and.w	r3, r3, #12
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d00b      	beq.n	8002f5a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002f42:	4b49      	ldr	r3, [pc, #292]	; (8003068 <HAL_RCC_OscConfig+0x26c>)
 8002f44:	685b      	ldr	r3, [r3, #4]
 8002f46:	f003 030c 	and.w	r3, r3, #12
 8002f4a:	2b08      	cmp	r3, #8
 8002f4c:	d11c      	bne.n	8002f88 <HAL_RCC_OscConfig+0x18c>
 8002f4e:	4b46      	ldr	r3, [pc, #280]	; (8003068 <HAL_RCC_OscConfig+0x26c>)
 8002f50:	685b      	ldr	r3, [r3, #4]
 8002f52:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d116      	bne.n	8002f88 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f5a:	4b43      	ldr	r3, [pc, #268]	; (8003068 <HAL_RCC_OscConfig+0x26c>)
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f003 0302 	and.w	r3, r3, #2
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d005      	beq.n	8002f72 <HAL_RCC_OscConfig+0x176>
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	691b      	ldr	r3, [r3, #16]
 8002f6a:	2b01      	cmp	r3, #1
 8002f6c:	d001      	beq.n	8002f72 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002f6e:	2301      	movs	r3, #1
 8002f70:	e1ba      	b.n	80032e8 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f72:	4b3d      	ldr	r3, [pc, #244]	; (8003068 <HAL_RCC_OscConfig+0x26c>)
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	695b      	ldr	r3, [r3, #20]
 8002f7e:	00db      	lsls	r3, r3, #3
 8002f80:	4939      	ldr	r1, [pc, #228]	; (8003068 <HAL_RCC_OscConfig+0x26c>)
 8002f82:	4313      	orrs	r3, r2
 8002f84:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f86:	e03a      	b.n	8002ffe <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	691b      	ldr	r3, [r3, #16]
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d020      	beq.n	8002fd2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002f90:	4b36      	ldr	r3, [pc, #216]	; (800306c <HAL_RCC_OscConfig+0x270>)
 8002f92:	2201      	movs	r2, #1
 8002f94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f96:	f7fe fec7 	bl	8001d28 <HAL_GetTick>
 8002f9a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f9c:	e008      	b.n	8002fb0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f9e:	f7fe fec3 	bl	8001d28 <HAL_GetTick>
 8002fa2:	4602      	mov	r2, r0
 8002fa4:	693b      	ldr	r3, [r7, #16]
 8002fa6:	1ad3      	subs	r3, r2, r3
 8002fa8:	2b02      	cmp	r3, #2
 8002faa:	d901      	bls.n	8002fb0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002fac:	2303      	movs	r3, #3
 8002fae:	e19b      	b.n	80032e8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fb0:	4b2d      	ldr	r3, [pc, #180]	; (8003068 <HAL_RCC_OscConfig+0x26c>)
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f003 0302 	and.w	r3, r3, #2
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d0f0      	beq.n	8002f9e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fbc:	4b2a      	ldr	r3, [pc, #168]	; (8003068 <HAL_RCC_OscConfig+0x26c>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	695b      	ldr	r3, [r3, #20]
 8002fc8:	00db      	lsls	r3, r3, #3
 8002fca:	4927      	ldr	r1, [pc, #156]	; (8003068 <HAL_RCC_OscConfig+0x26c>)
 8002fcc:	4313      	orrs	r3, r2
 8002fce:	600b      	str	r3, [r1, #0]
 8002fd0:	e015      	b.n	8002ffe <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002fd2:	4b26      	ldr	r3, [pc, #152]	; (800306c <HAL_RCC_OscConfig+0x270>)
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fd8:	f7fe fea6 	bl	8001d28 <HAL_GetTick>
 8002fdc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002fde:	e008      	b.n	8002ff2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002fe0:	f7fe fea2 	bl	8001d28 <HAL_GetTick>
 8002fe4:	4602      	mov	r2, r0
 8002fe6:	693b      	ldr	r3, [r7, #16]
 8002fe8:	1ad3      	subs	r3, r2, r3
 8002fea:	2b02      	cmp	r3, #2
 8002fec:	d901      	bls.n	8002ff2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002fee:	2303      	movs	r3, #3
 8002ff0:	e17a      	b.n	80032e8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ff2:	4b1d      	ldr	r3, [pc, #116]	; (8003068 <HAL_RCC_OscConfig+0x26c>)
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f003 0302 	and.w	r3, r3, #2
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d1f0      	bne.n	8002fe0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f003 0308 	and.w	r3, r3, #8
 8003006:	2b00      	cmp	r3, #0
 8003008:	d03a      	beq.n	8003080 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	699b      	ldr	r3, [r3, #24]
 800300e:	2b00      	cmp	r3, #0
 8003010:	d019      	beq.n	8003046 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003012:	4b17      	ldr	r3, [pc, #92]	; (8003070 <HAL_RCC_OscConfig+0x274>)
 8003014:	2201      	movs	r2, #1
 8003016:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003018:	f7fe fe86 	bl	8001d28 <HAL_GetTick>
 800301c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800301e:	e008      	b.n	8003032 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003020:	f7fe fe82 	bl	8001d28 <HAL_GetTick>
 8003024:	4602      	mov	r2, r0
 8003026:	693b      	ldr	r3, [r7, #16]
 8003028:	1ad3      	subs	r3, r2, r3
 800302a:	2b02      	cmp	r3, #2
 800302c:	d901      	bls.n	8003032 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800302e:	2303      	movs	r3, #3
 8003030:	e15a      	b.n	80032e8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003032:	4b0d      	ldr	r3, [pc, #52]	; (8003068 <HAL_RCC_OscConfig+0x26c>)
 8003034:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003036:	f003 0302 	and.w	r3, r3, #2
 800303a:	2b00      	cmp	r3, #0
 800303c:	d0f0      	beq.n	8003020 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800303e:	2001      	movs	r0, #1
 8003040:	f000 fad8 	bl	80035f4 <RCC_Delay>
 8003044:	e01c      	b.n	8003080 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003046:	4b0a      	ldr	r3, [pc, #40]	; (8003070 <HAL_RCC_OscConfig+0x274>)
 8003048:	2200      	movs	r2, #0
 800304a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800304c:	f7fe fe6c 	bl	8001d28 <HAL_GetTick>
 8003050:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003052:	e00f      	b.n	8003074 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003054:	f7fe fe68 	bl	8001d28 <HAL_GetTick>
 8003058:	4602      	mov	r2, r0
 800305a:	693b      	ldr	r3, [r7, #16]
 800305c:	1ad3      	subs	r3, r2, r3
 800305e:	2b02      	cmp	r3, #2
 8003060:	d908      	bls.n	8003074 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003062:	2303      	movs	r3, #3
 8003064:	e140      	b.n	80032e8 <HAL_RCC_OscConfig+0x4ec>
 8003066:	bf00      	nop
 8003068:	40021000 	.word	0x40021000
 800306c:	42420000 	.word	0x42420000
 8003070:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003074:	4b9e      	ldr	r3, [pc, #632]	; (80032f0 <HAL_RCC_OscConfig+0x4f4>)
 8003076:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003078:	f003 0302 	and.w	r3, r3, #2
 800307c:	2b00      	cmp	r3, #0
 800307e:	d1e9      	bne.n	8003054 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f003 0304 	and.w	r3, r3, #4
 8003088:	2b00      	cmp	r3, #0
 800308a:	f000 80a6 	beq.w	80031da <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800308e:	2300      	movs	r3, #0
 8003090:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003092:	4b97      	ldr	r3, [pc, #604]	; (80032f0 <HAL_RCC_OscConfig+0x4f4>)
 8003094:	69db      	ldr	r3, [r3, #28]
 8003096:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800309a:	2b00      	cmp	r3, #0
 800309c:	d10d      	bne.n	80030ba <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800309e:	4b94      	ldr	r3, [pc, #592]	; (80032f0 <HAL_RCC_OscConfig+0x4f4>)
 80030a0:	69db      	ldr	r3, [r3, #28]
 80030a2:	4a93      	ldr	r2, [pc, #588]	; (80032f0 <HAL_RCC_OscConfig+0x4f4>)
 80030a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80030a8:	61d3      	str	r3, [r2, #28]
 80030aa:	4b91      	ldr	r3, [pc, #580]	; (80032f0 <HAL_RCC_OscConfig+0x4f4>)
 80030ac:	69db      	ldr	r3, [r3, #28]
 80030ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030b2:	60bb      	str	r3, [r7, #8]
 80030b4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80030b6:	2301      	movs	r3, #1
 80030b8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030ba:	4b8e      	ldr	r3, [pc, #568]	; (80032f4 <HAL_RCC_OscConfig+0x4f8>)
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d118      	bne.n	80030f8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80030c6:	4b8b      	ldr	r3, [pc, #556]	; (80032f4 <HAL_RCC_OscConfig+0x4f8>)
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	4a8a      	ldr	r2, [pc, #552]	; (80032f4 <HAL_RCC_OscConfig+0x4f8>)
 80030cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80030d0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80030d2:	f7fe fe29 	bl	8001d28 <HAL_GetTick>
 80030d6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030d8:	e008      	b.n	80030ec <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80030da:	f7fe fe25 	bl	8001d28 <HAL_GetTick>
 80030de:	4602      	mov	r2, r0
 80030e0:	693b      	ldr	r3, [r7, #16]
 80030e2:	1ad3      	subs	r3, r2, r3
 80030e4:	2b64      	cmp	r3, #100	; 0x64
 80030e6:	d901      	bls.n	80030ec <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80030e8:	2303      	movs	r3, #3
 80030ea:	e0fd      	b.n	80032e8 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030ec:	4b81      	ldr	r3, [pc, #516]	; (80032f4 <HAL_RCC_OscConfig+0x4f8>)
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d0f0      	beq.n	80030da <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	68db      	ldr	r3, [r3, #12]
 80030fc:	2b01      	cmp	r3, #1
 80030fe:	d106      	bne.n	800310e <HAL_RCC_OscConfig+0x312>
 8003100:	4b7b      	ldr	r3, [pc, #492]	; (80032f0 <HAL_RCC_OscConfig+0x4f4>)
 8003102:	6a1b      	ldr	r3, [r3, #32]
 8003104:	4a7a      	ldr	r2, [pc, #488]	; (80032f0 <HAL_RCC_OscConfig+0x4f4>)
 8003106:	f043 0301 	orr.w	r3, r3, #1
 800310a:	6213      	str	r3, [r2, #32]
 800310c:	e02d      	b.n	800316a <HAL_RCC_OscConfig+0x36e>
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	68db      	ldr	r3, [r3, #12]
 8003112:	2b00      	cmp	r3, #0
 8003114:	d10c      	bne.n	8003130 <HAL_RCC_OscConfig+0x334>
 8003116:	4b76      	ldr	r3, [pc, #472]	; (80032f0 <HAL_RCC_OscConfig+0x4f4>)
 8003118:	6a1b      	ldr	r3, [r3, #32]
 800311a:	4a75      	ldr	r2, [pc, #468]	; (80032f0 <HAL_RCC_OscConfig+0x4f4>)
 800311c:	f023 0301 	bic.w	r3, r3, #1
 8003120:	6213      	str	r3, [r2, #32]
 8003122:	4b73      	ldr	r3, [pc, #460]	; (80032f0 <HAL_RCC_OscConfig+0x4f4>)
 8003124:	6a1b      	ldr	r3, [r3, #32]
 8003126:	4a72      	ldr	r2, [pc, #456]	; (80032f0 <HAL_RCC_OscConfig+0x4f4>)
 8003128:	f023 0304 	bic.w	r3, r3, #4
 800312c:	6213      	str	r3, [r2, #32]
 800312e:	e01c      	b.n	800316a <HAL_RCC_OscConfig+0x36e>
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	68db      	ldr	r3, [r3, #12]
 8003134:	2b05      	cmp	r3, #5
 8003136:	d10c      	bne.n	8003152 <HAL_RCC_OscConfig+0x356>
 8003138:	4b6d      	ldr	r3, [pc, #436]	; (80032f0 <HAL_RCC_OscConfig+0x4f4>)
 800313a:	6a1b      	ldr	r3, [r3, #32]
 800313c:	4a6c      	ldr	r2, [pc, #432]	; (80032f0 <HAL_RCC_OscConfig+0x4f4>)
 800313e:	f043 0304 	orr.w	r3, r3, #4
 8003142:	6213      	str	r3, [r2, #32]
 8003144:	4b6a      	ldr	r3, [pc, #424]	; (80032f0 <HAL_RCC_OscConfig+0x4f4>)
 8003146:	6a1b      	ldr	r3, [r3, #32]
 8003148:	4a69      	ldr	r2, [pc, #420]	; (80032f0 <HAL_RCC_OscConfig+0x4f4>)
 800314a:	f043 0301 	orr.w	r3, r3, #1
 800314e:	6213      	str	r3, [r2, #32]
 8003150:	e00b      	b.n	800316a <HAL_RCC_OscConfig+0x36e>
 8003152:	4b67      	ldr	r3, [pc, #412]	; (80032f0 <HAL_RCC_OscConfig+0x4f4>)
 8003154:	6a1b      	ldr	r3, [r3, #32]
 8003156:	4a66      	ldr	r2, [pc, #408]	; (80032f0 <HAL_RCC_OscConfig+0x4f4>)
 8003158:	f023 0301 	bic.w	r3, r3, #1
 800315c:	6213      	str	r3, [r2, #32]
 800315e:	4b64      	ldr	r3, [pc, #400]	; (80032f0 <HAL_RCC_OscConfig+0x4f4>)
 8003160:	6a1b      	ldr	r3, [r3, #32]
 8003162:	4a63      	ldr	r2, [pc, #396]	; (80032f0 <HAL_RCC_OscConfig+0x4f4>)
 8003164:	f023 0304 	bic.w	r3, r3, #4
 8003168:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	68db      	ldr	r3, [r3, #12]
 800316e:	2b00      	cmp	r3, #0
 8003170:	d015      	beq.n	800319e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003172:	f7fe fdd9 	bl	8001d28 <HAL_GetTick>
 8003176:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003178:	e00a      	b.n	8003190 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800317a:	f7fe fdd5 	bl	8001d28 <HAL_GetTick>
 800317e:	4602      	mov	r2, r0
 8003180:	693b      	ldr	r3, [r7, #16]
 8003182:	1ad3      	subs	r3, r2, r3
 8003184:	f241 3288 	movw	r2, #5000	; 0x1388
 8003188:	4293      	cmp	r3, r2
 800318a:	d901      	bls.n	8003190 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800318c:	2303      	movs	r3, #3
 800318e:	e0ab      	b.n	80032e8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003190:	4b57      	ldr	r3, [pc, #348]	; (80032f0 <HAL_RCC_OscConfig+0x4f4>)
 8003192:	6a1b      	ldr	r3, [r3, #32]
 8003194:	f003 0302 	and.w	r3, r3, #2
 8003198:	2b00      	cmp	r3, #0
 800319a:	d0ee      	beq.n	800317a <HAL_RCC_OscConfig+0x37e>
 800319c:	e014      	b.n	80031c8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800319e:	f7fe fdc3 	bl	8001d28 <HAL_GetTick>
 80031a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80031a4:	e00a      	b.n	80031bc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031a6:	f7fe fdbf 	bl	8001d28 <HAL_GetTick>
 80031aa:	4602      	mov	r2, r0
 80031ac:	693b      	ldr	r3, [r7, #16]
 80031ae:	1ad3      	subs	r3, r2, r3
 80031b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80031b4:	4293      	cmp	r3, r2
 80031b6:	d901      	bls.n	80031bc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80031b8:	2303      	movs	r3, #3
 80031ba:	e095      	b.n	80032e8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80031bc:	4b4c      	ldr	r3, [pc, #304]	; (80032f0 <HAL_RCC_OscConfig+0x4f4>)
 80031be:	6a1b      	ldr	r3, [r3, #32]
 80031c0:	f003 0302 	and.w	r3, r3, #2
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d1ee      	bne.n	80031a6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80031c8:	7dfb      	ldrb	r3, [r7, #23]
 80031ca:	2b01      	cmp	r3, #1
 80031cc:	d105      	bne.n	80031da <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80031ce:	4b48      	ldr	r3, [pc, #288]	; (80032f0 <HAL_RCC_OscConfig+0x4f4>)
 80031d0:	69db      	ldr	r3, [r3, #28]
 80031d2:	4a47      	ldr	r2, [pc, #284]	; (80032f0 <HAL_RCC_OscConfig+0x4f4>)
 80031d4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80031d8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	69db      	ldr	r3, [r3, #28]
 80031de:	2b00      	cmp	r3, #0
 80031e0:	f000 8081 	beq.w	80032e6 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80031e4:	4b42      	ldr	r3, [pc, #264]	; (80032f0 <HAL_RCC_OscConfig+0x4f4>)
 80031e6:	685b      	ldr	r3, [r3, #4]
 80031e8:	f003 030c 	and.w	r3, r3, #12
 80031ec:	2b08      	cmp	r3, #8
 80031ee:	d061      	beq.n	80032b4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	69db      	ldr	r3, [r3, #28]
 80031f4:	2b02      	cmp	r3, #2
 80031f6:	d146      	bne.n	8003286 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80031f8:	4b3f      	ldr	r3, [pc, #252]	; (80032f8 <HAL_RCC_OscConfig+0x4fc>)
 80031fa:	2200      	movs	r2, #0
 80031fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031fe:	f7fe fd93 	bl	8001d28 <HAL_GetTick>
 8003202:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003204:	e008      	b.n	8003218 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003206:	f7fe fd8f 	bl	8001d28 <HAL_GetTick>
 800320a:	4602      	mov	r2, r0
 800320c:	693b      	ldr	r3, [r7, #16]
 800320e:	1ad3      	subs	r3, r2, r3
 8003210:	2b02      	cmp	r3, #2
 8003212:	d901      	bls.n	8003218 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003214:	2303      	movs	r3, #3
 8003216:	e067      	b.n	80032e8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003218:	4b35      	ldr	r3, [pc, #212]	; (80032f0 <HAL_RCC_OscConfig+0x4f4>)
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003220:	2b00      	cmp	r3, #0
 8003222:	d1f0      	bne.n	8003206 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	6a1b      	ldr	r3, [r3, #32]
 8003228:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800322c:	d108      	bne.n	8003240 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800322e:	4b30      	ldr	r3, [pc, #192]	; (80032f0 <HAL_RCC_OscConfig+0x4f4>)
 8003230:	685b      	ldr	r3, [r3, #4]
 8003232:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	689b      	ldr	r3, [r3, #8]
 800323a:	492d      	ldr	r1, [pc, #180]	; (80032f0 <HAL_RCC_OscConfig+0x4f4>)
 800323c:	4313      	orrs	r3, r2
 800323e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003240:	4b2b      	ldr	r3, [pc, #172]	; (80032f0 <HAL_RCC_OscConfig+0x4f4>)
 8003242:	685b      	ldr	r3, [r3, #4]
 8003244:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	6a19      	ldr	r1, [r3, #32]
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003250:	430b      	orrs	r3, r1
 8003252:	4927      	ldr	r1, [pc, #156]	; (80032f0 <HAL_RCC_OscConfig+0x4f4>)
 8003254:	4313      	orrs	r3, r2
 8003256:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003258:	4b27      	ldr	r3, [pc, #156]	; (80032f8 <HAL_RCC_OscConfig+0x4fc>)
 800325a:	2201      	movs	r2, #1
 800325c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800325e:	f7fe fd63 	bl	8001d28 <HAL_GetTick>
 8003262:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003264:	e008      	b.n	8003278 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003266:	f7fe fd5f 	bl	8001d28 <HAL_GetTick>
 800326a:	4602      	mov	r2, r0
 800326c:	693b      	ldr	r3, [r7, #16]
 800326e:	1ad3      	subs	r3, r2, r3
 8003270:	2b02      	cmp	r3, #2
 8003272:	d901      	bls.n	8003278 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003274:	2303      	movs	r3, #3
 8003276:	e037      	b.n	80032e8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003278:	4b1d      	ldr	r3, [pc, #116]	; (80032f0 <HAL_RCC_OscConfig+0x4f4>)
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003280:	2b00      	cmp	r3, #0
 8003282:	d0f0      	beq.n	8003266 <HAL_RCC_OscConfig+0x46a>
 8003284:	e02f      	b.n	80032e6 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003286:	4b1c      	ldr	r3, [pc, #112]	; (80032f8 <HAL_RCC_OscConfig+0x4fc>)
 8003288:	2200      	movs	r2, #0
 800328a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800328c:	f7fe fd4c 	bl	8001d28 <HAL_GetTick>
 8003290:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003292:	e008      	b.n	80032a6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003294:	f7fe fd48 	bl	8001d28 <HAL_GetTick>
 8003298:	4602      	mov	r2, r0
 800329a:	693b      	ldr	r3, [r7, #16]
 800329c:	1ad3      	subs	r3, r2, r3
 800329e:	2b02      	cmp	r3, #2
 80032a0:	d901      	bls.n	80032a6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80032a2:	2303      	movs	r3, #3
 80032a4:	e020      	b.n	80032e8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80032a6:	4b12      	ldr	r3, [pc, #72]	; (80032f0 <HAL_RCC_OscConfig+0x4f4>)
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d1f0      	bne.n	8003294 <HAL_RCC_OscConfig+0x498>
 80032b2:	e018      	b.n	80032e6 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	69db      	ldr	r3, [r3, #28]
 80032b8:	2b01      	cmp	r3, #1
 80032ba:	d101      	bne.n	80032c0 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80032bc:	2301      	movs	r3, #1
 80032be:	e013      	b.n	80032e8 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80032c0:	4b0b      	ldr	r3, [pc, #44]	; (80032f0 <HAL_RCC_OscConfig+0x4f4>)
 80032c2:	685b      	ldr	r3, [r3, #4]
 80032c4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	6a1b      	ldr	r3, [r3, #32]
 80032d0:	429a      	cmp	r2, r3
 80032d2:	d106      	bne.n	80032e2 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80032de:	429a      	cmp	r2, r3
 80032e0:	d001      	beq.n	80032e6 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80032e2:	2301      	movs	r3, #1
 80032e4:	e000      	b.n	80032e8 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80032e6:	2300      	movs	r3, #0
}
 80032e8:	4618      	mov	r0, r3
 80032ea:	3718      	adds	r7, #24
 80032ec:	46bd      	mov	sp, r7
 80032ee:	bd80      	pop	{r7, pc}
 80032f0:	40021000 	.word	0x40021000
 80032f4:	40007000 	.word	0x40007000
 80032f8:	42420060 	.word	0x42420060

080032fc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80032fc:	b580      	push	{r7, lr}
 80032fe:	b084      	sub	sp, #16
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
 8003304:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	2b00      	cmp	r3, #0
 800330a:	d101      	bne.n	8003310 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800330c:	2301      	movs	r3, #1
 800330e:	e0d0      	b.n	80034b2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003310:	4b6a      	ldr	r3, [pc, #424]	; (80034bc <HAL_RCC_ClockConfig+0x1c0>)
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f003 0307 	and.w	r3, r3, #7
 8003318:	683a      	ldr	r2, [r7, #0]
 800331a:	429a      	cmp	r2, r3
 800331c:	d910      	bls.n	8003340 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800331e:	4b67      	ldr	r3, [pc, #412]	; (80034bc <HAL_RCC_ClockConfig+0x1c0>)
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f023 0207 	bic.w	r2, r3, #7
 8003326:	4965      	ldr	r1, [pc, #404]	; (80034bc <HAL_RCC_ClockConfig+0x1c0>)
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	4313      	orrs	r3, r2
 800332c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800332e:	4b63      	ldr	r3, [pc, #396]	; (80034bc <HAL_RCC_ClockConfig+0x1c0>)
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f003 0307 	and.w	r3, r3, #7
 8003336:	683a      	ldr	r2, [r7, #0]
 8003338:	429a      	cmp	r2, r3
 800333a:	d001      	beq.n	8003340 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800333c:	2301      	movs	r3, #1
 800333e:	e0b8      	b.n	80034b2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f003 0302 	and.w	r3, r3, #2
 8003348:	2b00      	cmp	r3, #0
 800334a:	d020      	beq.n	800338e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f003 0304 	and.w	r3, r3, #4
 8003354:	2b00      	cmp	r3, #0
 8003356:	d005      	beq.n	8003364 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003358:	4b59      	ldr	r3, [pc, #356]	; (80034c0 <HAL_RCC_ClockConfig+0x1c4>)
 800335a:	685b      	ldr	r3, [r3, #4]
 800335c:	4a58      	ldr	r2, [pc, #352]	; (80034c0 <HAL_RCC_ClockConfig+0x1c4>)
 800335e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003362:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f003 0308 	and.w	r3, r3, #8
 800336c:	2b00      	cmp	r3, #0
 800336e:	d005      	beq.n	800337c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003370:	4b53      	ldr	r3, [pc, #332]	; (80034c0 <HAL_RCC_ClockConfig+0x1c4>)
 8003372:	685b      	ldr	r3, [r3, #4]
 8003374:	4a52      	ldr	r2, [pc, #328]	; (80034c0 <HAL_RCC_ClockConfig+0x1c4>)
 8003376:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800337a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800337c:	4b50      	ldr	r3, [pc, #320]	; (80034c0 <HAL_RCC_ClockConfig+0x1c4>)
 800337e:	685b      	ldr	r3, [r3, #4]
 8003380:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	689b      	ldr	r3, [r3, #8]
 8003388:	494d      	ldr	r1, [pc, #308]	; (80034c0 <HAL_RCC_ClockConfig+0x1c4>)
 800338a:	4313      	orrs	r3, r2
 800338c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f003 0301 	and.w	r3, r3, #1
 8003396:	2b00      	cmp	r3, #0
 8003398:	d040      	beq.n	800341c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	685b      	ldr	r3, [r3, #4]
 800339e:	2b01      	cmp	r3, #1
 80033a0:	d107      	bne.n	80033b2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80033a2:	4b47      	ldr	r3, [pc, #284]	; (80034c0 <HAL_RCC_ClockConfig+0x1c4>)
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d115      	bne.n	80033da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80033ae:	2301      	movs	r3, #1
 80033b0:	e07f      	b.n	80034b2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	685b      	ldr	r3, [r3, #4]
 80033b6:	2b02      	cmp	r3, #2
 80033b8:	d107      	bne.n	80033ca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033ba:	4b41      	ldr	r3, [pc, #260]	; (80034c0 <HAL_RCC_ClockConfig+0x1c4>)
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d109      	bne.n	80033da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80033c6:	2301      	movs	r3, #1
 80033c8:	e073      	b.n	80034b2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033ca:	4b3d      	ldr	r3, [pc, #244]	; (80034c0 <HAL_RCC_ClockConfig+0x1c4>)
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f003 0302 	and.w	r3, r3, #2
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d101      	bne.n	80033da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80033d6:	2301      	movs	r3, #1
 80033d8:	e06b      	b.n	80034b2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80033da:	4b39      	ldr	r3, [pc, #228]	; (80034c0 <HAL_RCC_ClockConfig+0x1c4>)
 80033dc:	685b      	ldr	r3, [r3, #4]
 80033de:	f023 0203 	bic.w	r2, r3, #3
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	685b      	ldr	r3, [r3, #4]
 80033e6:	4936      	ldr	r1, [pc, #216]	; (80034c0 <HAL_RCC_ClockConfig+0x1c4>)
 80033e8:	4313      	orrs	r3, r2
 80033ea:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80033ec:	f7fe fc9c 	bl	8001d28 <HAL_GetTick>
 80033f0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033f2:	e00a      	b.n	800340a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80033f4:	f7fe fc98 	bl	8001d28 <HAL_GetTick>
 80033f8:	4602      	mov	r2, r0
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	1ad3      	subs	r3, r2, r3
 80033fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8003402:	4293      	cmp	r3, r2
 8003404:	d901      	bls.n	800340a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003406:	2303      	movs	r3, #3
 8003408:	e053      	b.n	80034b2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800340a:	4b2d      	ldr	r3, [pc, #180]	; (80034c0 <HAL_RCC_ClockConfig+0x1c4>)
 800340c:	685b      	ldr	r3, [r3, #4]
 800340e:	f003 020c 	and.w	r2, r3, #12
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	685b      	ldr	r3, [r3, #4]
 8003416:	009b      	lsls	r3, r3, #2
 8003418:	429a      	cmp	r2, r3
 800341a:	d1eb      	bne.n	80033f4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800341c:	4b27      	ldr	r3, [pc, #156]	; (80034bc <HAL_RCC_ClockConfig+0x1c0>)
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f003 0307 	and.w	r3, r3, #7
 8003424:	683a      	ldr	r2, [r7, #0]
 8003426:	429a      	cmp	r2, r3
 8003428:	d210      	bcs.n	800344c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800342a:	4b24      	ldr	r3, [pc, #144]	; (80034bc <HAL_RCC_ClockConfig+0x1c0>)
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f023 0207 	bic.w	r2, r3, #7
 8003432:	4922      	ldr	r1, [pc, #136]	; (80034bc <HAL_RCC_ClockConfig+0x1c0>)
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	4313      	orrs	r3, r2
 8003438:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800343a:	4b20      	ldr	r3, [pc, #128]	; (80034bc <HAL_RCC_ClockConfig+0x1c0>)
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f003 0307 	and.w	r3, r3, #7
 8003442:	683a      	ldr	r2, [r7, #0]
 8003444:	429a      	cmp	r2, r3
 8003446:	d001      	beq.n	800344c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003448:	2301      	movs	r3, #1
 800344a:	e032      	b.n	80034b2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f003 0304 	and.w	r3, r3, #4
 8003454:	2b00      	cmp	r3, #0
 8003456:	d008      	beq.n	800346a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003458:	4b19      	ldr	r3, [pc, #100]	; (80034c0 <HAL_RCC_ClockConfig+0x1c4>)
 800345a:	685b      	ldr	r3, [r3, #4]
 800345c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	68db      	ldr	r3, [r3, #12]
 8003464:	4916      	ldr	r1, [pc, #88]	; (80034c0 <HAL_RCC_ClockConfig+0x1c4>)
 8003466:	4313      	orrs	r3, r2
 8003468:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f003 0308 	and.w	r3, r3, #8
 8003472:	2b00      	cmp	r3, #0
 8003474:	d009      	beq.n	800348a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003476:	4b12      	ldr	r3, [pc, #72]	; (80034c0 <HAL_RCC_ClockConfig+0x1c4>)
 8003478:	685b      	ldr	r3, [r3, #4]
 800347a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	691b      	ldr	r3, [r3, #16]
 8003482:	00db      	lsls	r3, r3, #3
 8003484:	490e      	ldr	r1, [pc, #56]	; (80034c0 <HAL_RCC_ClockConfig+0x1c4>)
 8003486:	4313      	orrs	r3, r2
 8003488:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800348a:	f000 f821 	bl	80034d0 <HAL_RCC_GetSysClockFreq>
 800348e:	4602      	mov	r2, r0
 8003490:	4b0b      	ldr	r3, [pc, #44]	; (80034c0 <HAL_RCC_ClockConfig+0x1c4>)
 8003492:	685b      	ldr	r3, [r3, #4]
 8003494:	091b      	lsrs	r3, r3, #4
 8003496:	f003 030f 	and.w	r3, r3, #15
 800349a:	490a      	ldr	r1, [pc, #40]	; (80034c4 <HAL_RCC_ClockConfig+0x1c8>)
 800349c:	5ccb      	ldrb	r3, [r1, r3]
 800349e:	fa22 f303 	lsr.w	r3, r2, r3
 80034a2:	4a09      	ldr	r2, [pc, #36]	; (80034c8 <HAL_RCC_ClockConfig+0x1cc>)
 80034a4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80034a6:	4b09      	ldr	r3, [pc, #36]	; (80034cc <HAL_RCC_ClockConfig+0x1d0>)
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	4618      	mov	r0, r3
 80034ac:	f7fe fbfa 	bl	8001ca4 <HAL_InitTick>

  return HAL_OK;
 80034b0:	2300      	movs	r3, #0
}
 80034b2:	4618      	mov	r0, r3
 80034b4:	3710      	adds	r7, #16
 80034b6:	46bd      	mov	sp, r7
 80034b8:	bd80      	pop	{r7, pc}
 80034ba:	bf00      	nop
 80034bc:	40022000 	.word	0x40022000
 80034c0:	40021000 	.word	0x40021000
 80034c4:	080094cc 	.word	0x080094cc
 80034c8:	20000000 	.word	0x20000000
 80034cc:	20000004 	.word	0x20000004

080034d0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80034d0:	b490      	push	{r4, r7}
 80034d2:	b08a      	sub	sp, #40	; 0x28
 80034d4:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80034d6:	4b2a      	ldr	r3, [pc, #168]	; (8003580 <HAL_RCC_GetSysClockFreq+0xb0>)
 80034d8:	1d3c      	adds	r4, r7, #4
 80034da:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80034dc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80034e0:	f240 2301 	movw	r3, #513	; 0x201
 80034e4:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80034e6:	2300      	movs	r3, #0
 80034e8:	61fb      	str	r3, [r7, #28]
 80034ea:	2300      	movs	r3, #0
 80034ec:	61bb      	str	r3, [r7, #24]
 80034ee:	2300      	movs	r3, #0
 80034f0:	627b      	str	r3, [r7, #36]	; 0x24
 80034f2:	2300      	movs	r3, #0
 80034f4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80034f6:	2300      	movs	r3, #0
 80034f8:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80034fa:	4b22      	ldr	r3, [pc, #136]	; (8003584 <HAL_RCC_GetSysClockFreq+0xb4>)
 80034fc:	685b      	ldr	r3, [r3, #4]
 80034fe:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003500:	69fb      	ldr	r3, [r7, #28]
 8003502:	f003 030c 	and.w	r3, r3, #12
 8003506:	2b04      	cmp	r3, #4
 8003508:	d002      	beq.n	8003510 <HAL_RCC_GetSysClockFreq+0x40>
 800350a:	2b08      	cmp	r3, #8
 800350c:	d003      	beq.n	8003516 <HAL_RCC_GetSysClockFreq+0x46>
 800350e:	e02d      	b.n	800356c <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003510:	4b1d      	ldr	r3, [pc, #116]	; (8003588 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003512:	623b      	str	r3, [r7, #32]
      break;
 8003514:	e02d      	b.n	8003572 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003516:	69fb      	ldr	r3, [r7, #28]
 8003518:	0c9b      	lsrs	r3, r3, #18
 800351a:	f003 030f 	and.w	r3, r3, #15
 800351e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003522:	4413      	add	r3, r2
 8003524:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003528:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800352a:	69fb      	ldr	r3, [r7, #28]
 800352c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003530:	2b00      	cmp	r3, #0
 8003532:	d013      	beq.n	800355c <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003534:	4b13      	ldr	r3, [pc, #76]	; (8003584 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003536:	685b      	ldr	r3, [r3, #4]
 8003538:	0c5b      	lsrs	r3, r3, #17
 800353a:	f003 0301 	and.w	r3, r3, #1
 800353e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003542:	4413      	add	r3, r2
 8003544:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003548:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800354a:	697b      	ldr	r3, [r7, #20]
 800354c:	4a0e      	ldr	r2, [pc, #56]	; (8003588 <HAL_RCC_GetSysClockFreq+0xb8>)
 800354e:	fb02 f203 	mul.w	r2, r2, r3
 8003552:	69bb      	ldr	r3, [r7, #24]
 8003554:	fbb2 f3f3 	udiv	r3, r2, r3
 8003558:	627b      	str	r3, [r7, #36]	; 0x24
 800355a:	e004      	b.n	8003566 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800355c:	697b      	ldr	r3, [r7, #20]
 800355e:	4a0b      	ldr	r2, [pc, #44]	; (800358c <HAL_RCC_GetSysClockFreq+0xbc>)
 8003560:	fb02 f303 	mul.w	r3, r2, r3
 8003564:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003566:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003568:	623b      	str	r3, [r7, #32]
      break;
 800356a:	e002      	b.n	8003572 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800356c:	4b06      	ldr	r3, [pc, #24]	; (8003588 <HAL_RCC_GetSysClockFreq+0xb8>)
 800356e:	623b      	str	r3, [r7, #32]
      break;
 8003570:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003572:	6a3b      	ldr	r3, [r7, #32]
}
 8003574:	4618      	mov	r0, r3
 8003576:	3728      	adds	r7, #40	; 0x28
 8003578:	46bd      	mov	sp, r7
 800357a:	bc90      	pop	{r4, r7}
 800357c:	4770      	bx	lr
 800357e:	bf00      	nop
 8003580:	08008f54 	.word	0x08008f54
 8003584:	40021000 	.word	0x40021000
 8003588:	007a1200 	.word	0x007a1200
 800358c:	003d0900 	.word	0x003d0900

08003590 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003590:	b480      	push	{r7}
 8003592:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003594:	4b02      	ldr	r3, [pc, #8]	; (80035a0 <HAL_RCC_GetHCLKFreq+0x10>)
 8003596:	681b      	ldr	r3, [r3, #0]
}
 8003598:	4618      	mov	r0, r3
 800359a:	46bd      	mov	sp, r7
 800359c:	bc80      	pop	{r7}
 800359e:	4770      	bx	lr
 80035a0:	20000000 	.word	0x20000000

080035a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80035a8:	f7ff fff2 	bl	8003590 <HAL_RCC_GetHCLKFreq>
 80035ac:	4602      	mov	r2, r0
 80035ae:	4b05      	ldr	r3, [pc, #20]	; (80035c4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80035b0:	685b      	ldr	r3, [r3, #4]
 80035b2:	0a1b      	lsrs	r3, r3, #8
 80035b4:	f003 0307 	and.w	r3, r3, #7
 80035b8:	4903      	ldr	r1, [pc, #12]	; (80035c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80035ba:	5ccb      	ldrb	r3, [r1, r3]
 80035bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80035c0:	4618      	mov	r0, r3
 80035c2:	bd80      	pop	{r7, pc}
 80035c4:	40021000 	.word	0x40021000
 80035c8:	080094dc 	.word	0x080094dc

080035cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80035cc:	b580      	push	{r7, lr}
 80035ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80035d0:	f7ff ffde 	bl	8003590 <HAL_RCC_GetHCLKFreq>
 80035d4:	4602      	mov	r2, r0
 80035d6:	4b05      	ldr	r3, [pc, #20]	; (80035ec <HAL_RCC_GetPCLK2Freq+0x20>)
 80035d8:	685b      	ldr	r3, [r3, #4]
 80035da:	0adb      	lsrs	r3, r3, #11
 80035dc:	f003 0307 	and.w	r3, r3, #7
 80035e0:	4903      	ldr	r1, [pc, #12]	; (80035f0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80035e2:	5ccb      	ldrb	r3, [r1, r3]
 80035e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80035e8:	4618      	mov	r0, r3
 80035ea:	bd80      	pop	{r7, pc}
 80035ec:	40021000 	.word	0x40021000
 80035f0:	080094dc 	.word	0x080094dc

080035f4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80035f4:	b480      	push	{r7}
 80035f6:	b085      	sub	sp, #20
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80035fc:	4b0a      	ldr	r3, [pc, #40]	; (8003628 <RCC_Delay+0x34>)
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	4a0a      	ldr	r2, [pc, #40]	; (800362c <RCC_Delay+0x38>)
 8003602:	fba2 2303 	umull	r2, r3, r2, r3
 8003606:	0a5b      	lsrs	r3, r3, #9
 8003608:	687a      	ldr	r2, [r7, #4]
 800360a:	fb02 f303 	mul.w	r3, r2, r3
 800360e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003610:	bf00      	nop
  }
  while (Delay --);
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	1e5a      	subs	r2, r3, #1
 8003616:	60fa      	str	r2, [r7, #12]
 8003618:	2b00      	cmp	r3, #0
 800361a:	d1f9      	bne.n	8003610 <RCC_Delay+0x1c>
}
 800361c:	bf00      	nop
 800361e:	bf00      	nop
 8003620:	3714      	adds	r7, #20
 8003622:	46bd      	mov	sp, r7
 8003624:	bc80      	pop	{r7}
 8003626:	4770      	bx	lr
 8003628:	20000000 	.word	0x20000000
 800362c:	10624dd3 	.word	0x10624dd3

08003630 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003630:	b580      	push	{r7, lr}
 8003632:	b086      	sub	sp, #24
 8003634:	af00      	add	r7, sp, #0
 8003636:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003638:	2300      	movs	r3, #0
 800363a:	613b      	str	r3, [r7, #16]
 800363c:	2300      	movs	r3, #0
 800363e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f003 0301 	and.w	r3, r3, #1
 8003648:	2b00      	cmp	r3, #0
 800364a:	d07d      	beq.n	8003748 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 800364c:	2300      	movs	r3, #0
 800364e:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003650:	4b4f      	ldr	r3, [pc, #316]	; (8003790 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003652:	69db      	ldr	r3, [r3, #28]
 8003654:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003658:	2b00      	cmp	r3, #0
 800365a:	d10d      	bne.n	8003678 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800365c:	4b4c      	ldr	r3, [pc, #304]	; (8003790 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800365e:	69db      	ldr	r3, [r3, #28]
 8003660:	4a4b      	ldr	r2, [pc, #300]	; (8003790 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003662:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003666:	61d3      	str	r3, [r2, #28]
 8003668:	4b49      	ldr	r3, [pc, #292]	; (8003790 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800366a:	69db      	ldr	r3, [r3, #28]
 800366c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003670:	60bb      	str	r3, [r7, #8]
 8003672:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003674:	2301      	movs	r3, #1
 8003676:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003678:	4b46      	ldr	r3, [pc, #280]	; (8003794 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003680:	2b00      	cmp	r3, #0
 8003682:	d118      	bne.n	80036b6 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003684:	4b43      	ldr	r3, [pc, #268]	; (8003794 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	4a42      	ldr	r2, [pc, #264]	; (8003794 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800368a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800368e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003690:	f7fe fb4a 	bl	8001d28 <HAL_GetTick>
 8003694:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003696:	e008      	b.n	80036aa <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003698:	f7fe fb46 	bl	8001d28 <HAL_GetTick>
 800369c:	4602      	mov	r2, r0
 800369e:	693b      	ldr	r3, [r7, #16]
 80036a0:	1ad3      	subs	r3, r2, r3
 80036a2:	2b64      	cmp	r3, #100	; 0x64
 80036a4:	d901      	bls.n	80036aa <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80036a6:	2303      	movs	r3, #3
 80036a8:	e06d      	b.n	8003786 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036aa:	4b3a      	ldr	r3, [pc, #232]	; (8003794 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d0f0      	beq.n	8003698 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80036b6:	4b36      	ldr	r3, [pc, #216]	; (8003790 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80036b8:	6a1b      	ldr	r3, [r3, #32]
 80036ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80036be:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d02e      	beq.n	8003724 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	685b      	ldr	r3, [r3, #4]
 80036ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80036ce:	68fa      	ldr	r2, [r7, #12]
 80036d0:	429a      	cmp	r2, r3
 80036d2:	d027      	beq.n	8003724 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80036d4:	4b2e      	ldr	r3, [pc, #184]	; (8003790 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80036d6:	6a1b      	ldr	r3, [r3, #32]
 80036d8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80036dc:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80036de:	4b2e      	ldr	r3, [pc, #184]	; (8003798 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80036e0:	2201      	movs	r2, #1
 80036e2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80036e4:	4b2c      	ldr	r3, [pc, #176]	; (8003798 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80036e6:	2200      	movs	r2, #0
 80036e8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80036ea:	4a29      	ldr	r2, [pc, #164]	; (8003790 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	f003 0301 	and.w	r3, r3, #1
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d014      	beq.n	8003724 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036fa:	f7fe fb15 	bl	8001d28 <HAL_GetTick>
 80036fe:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003700:	e00a      	b.n	8003718 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003702:	f7fe fb11 	bl	8001d28 <HAL_GetTick>
 8003706:	4602      	mov	r2, r0
 8003708:	693b      	ldr	r3, [r7, #16]
 800370a:	1ad3      	subs	r3, r2, r3
 800370c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003710:	4293      	cmp	r3, r2
 8003712:	d901      	bls.n	8003718 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003714:	2303      	movs	r3, #3
 8003716:	e036      	b.n	8003786 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003718:	4b1d      	ldr	r3, [pc, #116]	; (8003790 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800371a:	6a1b      	ldr	r3, [r3, #32]
 800371c:	f003 0302 	and.w	r3, r3, #2
 8003720:	2b00      	cmp	r3, #0
 8003722:	d0ee      	beq.n	8003702 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003724:	4b1a      	ldr	r3, [pc, #104]	; (8003790 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003726:	6a1b      	ldr	r3, [r3, #32]
 8003728:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	685b      	ldr	r3, [r3, #4]
 8003730:	4917      	ldr	r1, [pc, #92]	; (8003790 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003732:	4313      	orrs	r3, r2
 8003734:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003736:	7dfb      	ldrb	r3, [r7, #23]
 8003738:	2b01      	cmp	r3, #1
 800373a:	d105      	bne.n	8003748 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800373c:	4b14      	ldr	r3, [pc, #80]	; (8003790 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800373e:	69db      	ldr	r3, [r3, #28]
 8003740:	4a13      	ldr	r2, [pc, #76]	; (8003790 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003742:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003746:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f003 0302 	and.w	r3, r3, #2
 8003750:	2b00      	cmp	r3, #0
 8003752:	d008      	beq.n	8003766 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003754:	4b0e      	ldr	r3, [pc, #56]	; (8003790 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003756:	685b      	ldr	r3, [r3, #4]
 8003758:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	689b      	ldr	r3, [r3, #8]
 8003760:	490b      	ldr	r1, [pc, #44]	; (8003790 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003762:	4313      	orrs	r3, r2
 8003764:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f003 0310 	and.w	r3, r3, #16
 800376e:	2b00      	cmp	r3, #0
 8003770:	d008      	beq.n	8003784 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003772:	4b07      	ldr	r3, [pc, #28]	; (8003790 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003774:	685b      	ldr	r3, [r3, #4]
 8003776:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	695b      	ldr	r3, [r3, #20]
 800377e:	4904      	ldr	r1, [pc, #16]	; (8003790 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003780:	4313      	orrs	r3, r2
 8003782:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003784:	2300      	movs	r3, #0
}
 8003786:	4618      	mov	r0, r3
 8003788:	3718      	adds	r7, #24
 800378a:	46bd      	mov	sp, r7
 800378c:	bd80      	pop	{r7, pc}
 800378e:	bf00      	nop
 8003790:	40021000 	.word	0x40021000
 8003794:	40007000 	.word	0x40007000
 8003798:	42420440 	.word	0x42420440

0800379c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800379c:	b590      	push	{r4, r7, lr}
 800379e:	b08d      	sub	sp, #52	; 0x34
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80037a4:	4b6b      	ldr	r3, [pc, #428]	; (8003954 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>)
 80037a6:	f107 040c 	add.w	r4, r7, #12
 80037aa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80037ac:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80037b0:	f240 2301 	movw	r3, #513	; 0x201
 80037b4:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 80037b6:	2300      	movs	r3, #0
 80037b8:	627b      	str	r3, [r7, #36]	; 0x24
 80037ba:	2300      	movs	r3, #0
 80037bc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80037be:	2300      	movs	r3, #0
 80037c0:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80037c2:	2300      	movs	r3, #0
 80037c4:	61fb      	str	r3, [r7, #28]
 80037c6:	2300      	movs	r3, #0
 80037c8:	62bb      	str	r3, [r7, #40]	; 0x28
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	3b01      	subs	r3, #1
 80037ce:	2b0f      	cmp	r3, #15
 80037d0:	f200 80b6 	bhi.w	8003940 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
 80037d4:	a201      	add	r2, pc, #4	; (adr r2, 80037dc <HAL_RCCEx_GetPeriphCLKFreq+0x40>)
 80037d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037da:	bf00      	nop
 80037dc:	080038bf 	.word	0x080038bf
 80037e0:	08003925 	.word	0x08003925
 80037e4:	08003941 	.word	0x08003941
 80037e8:	080038af 	.word	0x080038af
 80037ec:	08003941 	.word	0x08003941
 80037f0:	08003941 	.word	0x08003941
 80037f4:	08003941 	.word	0x08003941
 80037f8:	080038b7 	.word	0x080038b7
 80037fc:	08003941 	.word	0x08003941
 8003800:	08003941 	.word	0x08003941
 8003804:	08003941 	.word	0x08003941
 8003808:	08003941 	.word	0x08003941
 800380c:	08003941 	.word	0x08003941
 8003810:	08003941 	.word	0x08003941
 8003814:	08003941 	.word	0x08003941
 8003818:	0800381d 	.word	0x0800381d
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_USB:
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 800381c:	4b4e      	ldr	r3, [pc, #312]	; (8003958 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 800381e:	685b      	ldr	r3, [r3, #4]
 8003820:	61fb      	str	r3, [r7, #28]

      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8003822:	4b4d      	ldr	r3, [pc, #308]	; (8003958 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800382a:	2b00      	cmp	r3, #0
 800382c:	f000 808a 	beq.w	8003944 <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003830:	69fb      	ldr	r3, [r7, #28]
 8003832:	0c9b      	lsrs	r3, r3, #18
 8003834:	f003 030f 	and.w	r3, r3, #15
 8003838:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800383c:	4413      	add	r3, r2
 800383e:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003842:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003844:	69fb      	ldr	r3, [r7, #28]
 8003846:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800384a:	2b00      	cmp	r3, #0
 800384c:	d018      	beq.n	8003880 <HAL_RCCEx_GetPeriphCLKFreq+0xe4>
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800384e:	4b42      	ldr	r3, [pc, #264]	; (8003958 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 8003850:	685b      	ldr	r3, [r3, #4]
 8003852:	0c5b      	lsrs	r3, r3, #17
 8003854:	f003 0301 	and.w	r3, r3, #1
 8003858:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800385c:	4413      	add	r3, r2
 800385e:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003862:	627b      	str	r3, [r7, #36]	; 0x24
          if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
          {
            pllclk = pllclk / 2;
          }
#else
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003864:	69fb      	ldr	r3, [r7, #28]
 8003866:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800386a:	2b00      	cmp	r3, #0
 800386c:	d00d      	beq.n	800388a <HAL_RCCEx_GetPeriphCLKFreq+0xee>
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 800386e:	4a3b      	ldr	r2, [pc, #236]	; (800395c <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 8003870:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003872:	fbb2 f2f3 	udiv	r2, r2, r3
 8003876:	6a3b      	ldr	r3, [r7, #32]
 8003878:	fb02 f303 	mul.w	r3, r2, r3
 800387c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800387e:	e004      	b.n	800388a <HAL_RCCEx_GetPeriphCLKFreq+0xee>
#endif /* STM32F105xC || STM32F107xC */
        }
        else
        {
          /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003880:	6a3b      	ldr	r3, [r7, #32]
 8003882:	4a37      	ldr	r2, [pc, #220]	; (8003960 <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>)
 8003884:	fb02 f303 	mul.w	r3, r2, r3
 8003888:	62fb      	str	r3, [r7, #44]	; 0x2c
          /* Prescaler of 3 selected for USB */
          frequency = (2 * pllclk) / 3;
        }
#else
        /* USBCLK = PLLCLK / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 800388a:	4b33      	ldr	r3, [pc, #204]	; (8003958 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 800388c:	685b      	ldr	r3, [r3, #4]
 800388e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003892:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003896:	d102      	bne.n	800389e <HAL_RCCEx_GetPeriphCLKFreq+0x102>
        {
          /* No prescaler selected for USB */
          frequency = pllclk;
 8003898:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800389a:	62bb      	str	r3, [r7, #40]	; 0x28
          /* Prescaler of 1.5 selected for USB */
          frequency = (pllclk * 2) / 3;
        }
#endif
      }
      break;
 800389c:	e052      	b.n	8003944 <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>
          frequency = (pllclk * 2) / 3;
 800389e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038a0:	005b      	lsls	r3, r3, #1
 80038a2:	4a30      	ldr	r2, [pc, #192]	; (8003964 <HAL_RCCEx_GetPeriphCLKFreq+0x1c8>)
 80038a4:	fba2 2303 	umull	r2, r3, r2, r3
 80038a8:	085b      	lsrs	r3, r3, #1
 80038aa:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80038ac:	e04a      	b.n	8003944 <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>
#if defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_I2S2:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S2 */
      frequency = HAL_RCC_GetSysClockFreq();
 80038ae:	f7ff fe0f 	bl	80034d0 <HAL_RCC_GetSysClockFreq>
 80038b2:	62b8      	str	r0, [r7, #40]	; 0x28
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 80038b4:	e049      	b.n	800394a <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
    }
    case RCC_PERIPHCLK_I2S3:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S3 */
      frequency = HAL_RCC_GetSysClockFreq();
 80038b6:	f7ff fe0b 	bl	80034d0 <HAL_RCC_GetSysClockFreq>
 80038ba:	62b8      	str	r0, [r7, #40]	; 0x28
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 80038bc:	e045      	b.n	800394a <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
    }
#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
    case RCC_PERIPHCLK_RTC:
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;
 80038be:	4b26      	ldr	r3, [pc, #152]	; (8003958 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 80038c0:	6a1b      	ldr	r3, [r3, #32]
 80038c2:	61fb      	str	r3, [r7, #28]

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80038c4:	69fb      	ldr	r3, [r7, #28]
 80038c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80038ca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80038ce:	d108      	bne.n	80038e2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80038d0:	69fb      	ldr	r3, [r7, #28]
 80038d2:	f003 0302 	and.w	r3, r3, #2
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d003      	beq.n	80038e2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      {
        frequency = LSE_VALUE;
 80038da:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80038de:	62bb      	str	r3, [r7, #40]	; 0x28
 80038e0:	e01f      	b.n	8003922 <HAL_RCCEx_GetPeriphCLKFreq+0x186>
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80038e2:	69fb      	ldr	r3, [r7, #28]
 80038e4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80038e8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80038ec:	d109      	bne.n	8003902 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 80038ee:	4b1a      	ldr	r3, [pc, #104]	; (8003958 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 80038f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038f2:	f003 0302 	and.w	r3, r3, #2
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d003      	beq.n	8003902 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      {
        frequency = LSI_VALUE;
 80038fa:	f649 4340 	movw	r3, #40000	; 0x9c40
 80038fe:	62bb      	str	r3, [r7, #40]	; 0x28
 8003900:	e00f      	b.n	8003922 <HAL_RCCEx_GetPeriphCLKFreq+0x186>
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8003902:	69fb      	ldr	r3, [r7, #28]
 8003904:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003908:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800390c:	d11c      	bne.n	8003948 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 800390e:	4b12      	ldr	r3, [pc, #72]	; (8003958 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003916:	2b00      	cmp	r3, #0
 8003918:	d016      	beq.n	8003948 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
      {
        frequency = HSE_VALUE / 128U;
 800391a:	f24f 4324 	movw	r3, #62500	; 0xf424
 800391e:	62bb      	str	r3, [r7, #40]	; 0x28
      /* Clock not enabled for RTC*/
      else
      {
        /* nothing to do: frequency already initialized to 0U */
      }
      break;
 8003920:	e012      	b.n	8003948 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 8003922:	e011      	b.n	8003948 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
    }
    case RCC_PERIPHCLK_ADC:
    {
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8003924:	f7ff fe52 	bl	80035cc <HAL_RCC_GetPCLK2Freq>
 8003928:	4602      	mov	r2, r0
 800392a:	4b0b      	ldr	r3, [pc, #44]	; (8003958 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 800392c:	685b      	ldr	r3, [r3, #4]
 800392e:	0b9b      	lsrs	r3, r3, #14
 8003930:	f003 0303 	and.w	r3, r3, #3
 8003934:	3301      	adds	r3, #1
 8003936:	005b      	lsls	r3, r3, #1
 8003938:	fbb2 f3f3 	udiv	r3, r2, r3
 800393c:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800393e:	e004      	b.n	800394a <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
    }
    default:
    {
      break;
 8003940:	bf00      	nop
 8003942:	e002      	b.n	800394a <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
      break;
 8003944:	bf00      	nop
 8003946:	e000      	b.n	800394a <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
      break;
 8003948:	bf00      	nop
    }
  }
  return (frequency);
 800394a:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 800394c:	4618      	mov	r0, r3
 800394e:	3734      	adds	r7, #52	; 0x34
 8003950:	46bd      	mov	sp, r7
 8003952:	bd90      	pop	{r4, r7, pc}
 8003954:	08008f64 	.word	0x08008f64
 8003958:	40021000 	.word	0x40021000
 800395c:	007a1200 	.word	0x007a1200
 8003960:	003d0900 	.word	0x003d0900
 8003964:	aaaaaaab 	.word	0xaaaaaaab

08003968 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003968:	b580      	push	{r7, lr}
 800396a:	b084      	sub	sp, #16
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 8003970:	2300      	movs	r3, #0
 8003972:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2b00      	cmp	r3, #0
 8003978:	d101      	bne.n	800397e <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 800397a:	2301      	movs	r3, #1
 800397c:	e084      	b.n	8003a88 <HAL_RTC_Init+0x120>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	7c5b      	ldrb	r3, [r3, #17]
 8003982:	b2db      	uxtb	r3, r3
 8003984:	2b00      	cmp	r3, #0
 8003986:	d105      	bne.n	8003994 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	2200      	movs	r2, #0
 800398c:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800398e:	6878      	ldr	r0, [r7, #4]
 8003990:	f7fd fde0 	bl	8001554 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	2202      	movs	r2, #2
 8003998:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800399a:	6878      	ldr	r0, [r7, #4]
 800399c:	f000 faf4 	bl	8003f88 <HAL_RTC_WaitForSynchro>
 80039a0:	4603      	mov	r3, r0
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d004      	beq.n	80039b0 <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	2204      	movs	r2, #4
 80039aa:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 80039ac:	2301      	movs	r3, #1
 80039ae:	e06b      	b.n	8003a88 <HAL_RTC_Init+0x120>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80039b0:	6878      	ldr	r0, [r7, #4]
 80039b2:	f000 fbad 	bl	8004110 <RTC_EnterInitMode>
 80039b6:	4603      	mov	r3, r0
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d004      	beq.n	80039c6 <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	2204      	movs	r2, #4
 80039c0:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 80039c2:	2301      	movs	r3, #1
 80039c4:	e060      	b.n	8003a88 <HAL_RTC_Init+0x120>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	685a      	ldr	r2, [r3, #4]
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f022 0207 	bic.w	r2, r2, #7
 80039d4:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	689b      	ldr	r3, [r3, #8]
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d005      	beq.n	80039ea <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 80039de:	4b2c      	ldr	r3, [pc, #176]	; (8003a90 <HAL_RTC_Init+0x128>)
 80039e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039e2:	4a2b      	ldr	r2, [pc, #172]	; (8003a90 <HAL_RTC_Init+0x128>)
 80039e4:	f023 0301 	bic.w	r3, r3, #1
 80039e8:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 80039ea:	4b29      	ldr	r3, [pc, #164]	; (8003a90 <HAL_RTC_Init+0x128>)
 80039ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039ee:	f423 7260 	bic.w	r2, r3, #896	; 0x380
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	689b      	ldr	r3, [r3, #8]
 80039f6:	4926      	ldr	r1, [pc, #152]	; (8003a90 <HAL_RTC_Init+0x128>)
 80039f8:	4313      	orrs	r3, r2
 80039fa:	62cb      	str	r3, [r1, #44]	; 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	685b      	ldr	r3, [r3, #4]
 8003a00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a04:	d003      	beq.n	8003a0e <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	685b      	ldr	r3, [r3, #4]
 8003a0a:	60fb      	str	r3, [r7, #12]
 8003a0c:	e00e      	b.n	8003a2c <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 8003a0e:	2001      	movs	r0, #1
 8003a10:	f7ff fec4 	bl	800379c <HAL_RCCEx_GetPeriphCLKFreq>
 8003a14:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d104      	bne.n	8003a26 <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2204      	movs	r2, #4
 8003a20:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 8003a22:	2301      	movs	r3, #1
 8003a24:	e030      	b.n	8003a88 <HAL_RTC_Init+0x120>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	3b01      	subs	r3, #1
 8003a2a:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    MODIFY_REG(hrtc->Instance->PRLH, RTC_PRLH_PRL, (prescaler >> 16U));
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	689b      	ldr	r3, [r3, #8]
 8003a32:	f023 010f 	bic.w	r1, r3, #15
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	0c1a      	lsrs	r2, r3, #16
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	430a      	orrs	r2, r1
 8003a40:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hrtc->Instance->PRLL, RTC_PRLL_PRL, (prescaler & RTC_PRLL_PRL));
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	68db      	ldr	r3, [r3, #12]
 8003a48:	0c1b      	lsrs	r3, r3, #16
 8003a4a:	041b      	lsls	r3, r3, #16
 8003a4c:	68fa      	ldr	r2, [r7, #12]
 8003a4e:	b291      	uxth	r1, r2
 8003a50:	687a      	ldr	r2, [r7, #4]
 8003a52:	6812      	ldr	r2, [r2, #0]
 8003a54:	430b      	orrs	r3, r1
 8003a56:	60d3      	str	r3, [r2, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8003a58:	6878      	ldr	r0, [r7, #4]
 8003a5a:	f000 fb81 	bl	8004160 <RTC_ExitInitMode>
 8003a5e:	4603      	mov	r3, r0
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d004      	beq.n	8003a6e <HAL_RTC_Init+0x106>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	2204      	movs	r2, #4
 8003a68:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 8003a6a:	2301      	movs	r3, #1
 8003a6c:	e00c      	b.n	8003a88 <HAL_RTC_Init+0x120>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	2200      	movs	r2, #0
 8003a72:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	2201      	movs	r2, #1
 8003a78:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	2201      	movs	r2, #1
 8003a7e:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	2201      	movs	r2, #1
 8003a84:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 8003a86:	2300      	movs	r3, #0
  }
}
 8003a88:	4618      	mov	r0, r3
 8003a8a:	3710      	adds	r7, #16
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	bd80      	pop	{r7, pc}
 8003a90:	40006c00 	.word	0x40006c00

08003a94 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003a94:	b590      	push	{r4, r7, lr}
 8003a96:	b087      	sub	sp, #28
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	60f8      	str	r0, [r7, #12]
 8003a9c:	60b9      	str	r1, [r7, #8]
 8003a9e:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 8003aa0:	2300      	movs	r3, #0
 8003aa2:	617b      	str	r3, [r7, #20]
 8003aa4:	2300      	movs	r3, #0
 8003aa6:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d002      	beq.n	8003ab4 <HAL_RTC_SetTime+0x20>
 8003aae:	68bb      	ldr	r3, [r7, #8]
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d101      	bne.n	8003ab8 <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 8003ab4:	2301      	movs	r3, #1
 8003ab6:	e080      	b.n	8003bba <HAL_RTC_SetTime+0x126>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	7c1b      	ldrb	r3, [r3, #16]
 8003abc:	2b01      	cmp	r3, #1
 8003abe:	d101      	bne.n	8003ac4 <HAL_RTC_SetTime+0x30>
 8003ac0:	2302      	movs	r3, #2
 8003ac2:	e07a      	b.n	8003bba <HAL_RTC_SetTime+0x126>
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	2201      	movs	r2, #1
 8003ac8:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	2202      	movs	r2, #2
 8003ace:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d113      	bne.n	8003afe <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8003ad6:	68bb      	ldr	r3, [r7, #8]
 8003ad8:	781b      	ldrb	r3, [r3, #0]
 8003ada:	461a      	mov	r2, r3
 8003adc:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8003ae0:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 8003ae4:	68bb      	ldr	r3, [r7, #8]
 8003ae6:	785b      	ldrb	r3, [r3, #1]
 8003ae8:	4619      	mov	r1, r3
 8003aea:	460b      	mov	r3, r1
 8003aec:	011b      	lsls	r3, r3, #4
 8003aee:	1a5b      	subs	r3, r3, r1
 8003af0:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8003af2:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 8003af4:	68ba      	ldr	r2, [r7, #8]
 8003af6:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8003af8:	4413      	add	r3, r2
 8003afa:	617b      	str	r3, [r7, #20]
 8003afc:	e01e      	b.n	8003b3c <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8003afe:	68bb      	ldr	r3, [r7, #8]
 8003b00:	781b      	ldrb	r3, [r3, #0]
 8003b02:	4618      	mov	r0, r3
 8003b04:	f000 fb71 	bl	80041ea <RTC_Bcd2ToByte>
 8003b08:	4603      	mov	r3, r0
 8003b0a:	461a      	mov	r2, r3
 8003b0c:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8003b10:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 8003b14:	68bb      	ldr	r3, [r7, #8]
 8003b16:	785b      	ldrb	r3, [r3, #1]
 8003b18:	4618      	mov	r0, r3
 8003b1a:	f000 fb66 	bl	80041ea <RTC_Bcd2ToByte>
 8003b1e:	4603      	mov	r3, r0
 8003b20:	461a      	mov	r2, r3
 8003b22:	4613      	mov	r3, r2
 8003b24:	011b      	lsls	r3, r3, #4
 8003b26:	1a9b      	subs	r3, r3, r2
 8003b28:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8003b2a:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 8003b2c:	68bb      	ldr	r3, [r7, #8]
 8003b2e:	789b      	ldrb	r3, [r3, #2]
 8003b30:	4618      	mov	r0, r3
 8003b32:	f000 fb5a 	bl	80041ea <RTC_Bcd2ToByte>
 8003b36:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8003b38:	4423      	add	r3, r4
 8003b3a:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8003b3c:	6979      	ldr	r1, [r7, #20]
 8003b3e:	68f8      	ldr	r0, [r7, #12]
 8003b40:	f000 fa7f 	bl	8004042 <RTC_WriteTimeCounter>
 8003b44:	4603      	mov	r3, r0
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d007      	beq.n	8003b5a <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	2204      	movs	r2, #4
 8003b4e:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	2200      	movs	r2, #0
 8003b54:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 8003b56:	2301      	movs	r3, #1
 8003b58:	e02f      	b.n	8003bba <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	685a      	ldr	r2, [r3, #4]
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f022 0205 	bic.w	r2, r2, #5
 8003b68:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8003b6a:	68f8      	ldr	r0, [r7, #12]
 8003b6c:	f000 fa90 	bl	8004090 <RTC_ReadAlarmCounter>
 8003b70:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8003b72:	693b      	ldr	r3, [r7, #16]
 8003b74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b78:	d018      	beq.n	8003bac <HAL_RTC_SetTime+0x118>
    {
      if (counter_alarm < counter_time)
 8003b7a:	693a      	ldr	r2, [r7, #16]
 8003b7c:	697b      	ldr	r3, [r7, #20]
 8003b7e:	429a      	cmp	r2, r3
 8003b80:	d214      	bcs.n	8003bac <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8003b82:	693b      	ldr	r3, [r7, #16]
 8003b84:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8003b88:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8003b8c:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8003b8e:	6939      	ldr	r1, [r7, #16]
 8003b90:	68f8      	ldr	r0, [r7, #12]
 8003b92:	f000 fa96 	bl	80040c2 <RTC_WriteAlarmCounter>
 8003b96:	4603      	mov	r3, r0
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d007      	beq.n	8003bac <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	2204      	movs	r2, #4
 8003ba0:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8003ba8:	2301      	movs	r3, #1
 8003baa:	e006      	b.n	8003bba <HAL_RTC_SetTime+0x126>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	2201      	movs	r2, #1
 8003bb0:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8003bb8:	2300      	movs	r3, #0
  }
}
 8003bba:	4618      	mov	r0, r3
 8003bbc:	371c      	adds	r7, #28
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	bd90      	pop	{r4, r7, pc}
	...

08003bc4 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003bc4:	b580      	push	{r7, lr}
 8003bc6:	b088      	sub	sp, #32
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	60f8      	str	r0, [r7, #12]
 8003bcc:	60b9      	str	r1, [r7, #8]
 8003bce:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, days_elapsed = 0U, hours = 0U;
 8003bd0:	2300      	movs	r3, #0
 8003bd2:	61bb      	str	r3, [r7, #24]
 8003bd4:	2300      	movs	r3, #0
 8003bd6:	61fb      	str	r3, [r7, #28]
 8003bd8:	2300      	movs	r3, #0
 8003bda:	617b      	str	r3, [r7, #20]
 8003bdc:	2300      	movs	r3, #0
 8003bde:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d002      	beq.n	8003bec <HAL_RTC_GetTime+0x28>
 8003be6:	68bb      	ldr	r3, [r7, #8]
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d101      	bne.n	8003bf0 <HAL_RTC_GetTime+0x2c>
  {
    return HAL_ERROR;
 8003bec:	2301      	movs	r3, #1
 8003bee:	e0b5      	b.n	8003d5c <HAL_RTC_GetTime+0x198>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Check if counter overflow occurred */
  if (__HAL_RTC_OVERFLOW_GET_FLAG(hrtc, RTC_FLAG_OW))
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	685b      	ldr	r3, [r3, #4]
 8003bf6:	f003 0304 	and.w	r3, r3, #4
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d001      	beq.n	8003c02 <HAL_RTC_GetTime+0x3e>
  {
    return HAL_ERROR;
 8003bfe:	2301      	movs	r3, #1
 8003c00:	e0ac      	b.n	8003d5c <HAL_RTC_GetTime+0x198>
  }

  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8003c02:	68f8      	ldr	r0, [r7, #12]
 8003c04:	f000 f9ed 	bl	8003fe2 <RTC_ReadTimeCounter>
 8003c08:	61b8      	str	r0, [r7, #24]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8003c0a:	69bb      	ldr	r3, [r7, #24]
 8003c0c:	4a55      	ldr	r2, [pc, #340]	; (8003d64 <HAL_RTC_GetTime+0x1a0>)
 8003c0e:	fba2 2303 	umull	r2, r3, r2, r3
 8003c12:	0adb      	lsrs	r3, r3, #11
 8003c14:	613b      	str	r3, [r7, #16]
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 8003c16:	69ba      	ldr	r2, [r7, #24]
 8003c18:	4b52      	ldr	r3, [pc, #328]	; (8003d64 <HAL_RTC_GetTime+0x1a0>)
 8003c1a:	fba3 1302 	umull	r1, r3, r3, r2
 8003c1e:	0adb      	lsrs	r3, r3, #11
 8003c20:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8003c24:	fb01 f303 	mul.w	r3, r1, r3
 8003c28:	1ad3      	subs	r3, r2, r3
 8003c2a:	4a4f      	ldr	r2, [pc, #316]	; (8003d68 <HAL_RTC_GetTime+0x1a4>)
 8003c2c:	fba2 2303 	umull	r2, r3, r2, r3
 8003c30:	095b      	lsrs	r3, r3, #5
 8003c32:	b2da      	uxtb	r2, r3
 8003c34:	68bb      	ldr	r3, [r7, #8]
 8003c36:	705a      	strb	r2, [r3, #1]
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 8003c38:	69bb      	ldr	r3, [r7, #24]
 8003c3a:	4a4a      	ldr	r2, [pc, #296]	; (8003d64 <HAL_RTC_GetTime+0x1a0>)
 8003c3c:	fba2 1203 	umull	r1, r2, r2, r3
 8003c40:	0ad2      	lsrs	r2, r2, #11
 8003c42:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8003c46:	fb01 f202 	mul.w	r2, r1, r2
 8003c4a:	1a9a      	subs	r2, r3, r2
 8003c4c:	4b46      	ldr	r3, [pc, #280]	; (8003d68 <HAL_RTC_GetTime+0x1a4>)
 8003c4e:	fba3 1302 	umull	r1, r3, r3, r2
 8003c52:	0959      	lsrs	r1, r3, #5
 8003c54:	460b      	mov	r3, r1
 8003c56:	011b      	lsls	r3, r3, #4
 8003c58:	1a5b      	subs	r3, r3, r1
 8003c5a:	009b      	lsls	r3, r3, #2
 8003c5c:	1ad1      	subs	r1, r2, r3
 8003c5e:	b2ca      	uxtb	r2, r1
 8003c60:	68bb      	ldr	r3, [r7, #8]
 8003c62:	709a      	strb	r2, [r3, #2]

  if (hours >= 24U)
 8003c64:	693b      	ldr	r3, [r7, #16]
 8003c66:	2b17      	cmp	r3, #23
 8003c68:	d955      	bls.n	8003d16 <HAL_RTC_GetTime+0x152>
  {
    /* Get number of days elapsed from last calculation */
    days_elapsed = (hours / 24U);
 8003c6a:	693b      	ldr	r3, [r7, #16]
 8003c6c:	4a3f      	ldr	r2, [pc, #252]	; (8003d6c <HAL_RTC_GetTime+0x1a8>)
 8003c6e:	fba2 2303 	umull	r2, r3, r2, r3
 8003c72:	091b      	lsrs	r3, r3, #4
 8003c74:	617b      	str	r3, [r7, #20]

    /* Set Hours in RTC_TimeTypeDef structure*/
    sTime->Hours = (hours % 24U);
 8003c76:	6939      	ldr	r1, [r7, #16]
 8003c78:	4b3c      	ldr	r3, [pc, #240]	; (8003d6c <HAL_RTC_GetTime+0x1a8>)
 8003c7a:	fba3 2301 	umull	r2, r3, r3, r1
 8003c7e:	091a      	lsrs	r2, r3, #4
 8003c80:	4613      	mov	r3, r2
 8003c82:	005b      	lsls	r3, r3, #1
 8003c84:	4413      	add	r3, r2
 8003c86:	00db      	lsls	r3, r3, #3
 8003c88:	1aca      	subs	r2, r1, r3
 8003c8a:	b2d2      	uxtb	r2, r2
 8003c8c:	68bb      	ldr	r3, [r7, #8]
 8003c8e:	701a      	strb	r2, [r3, #0]

    /* Read Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8003c90:	68f8      	ldr	r0, [r7, #12]
 8003c92:	f000 f9fd 	bl	8004090 <RTC_ReadAlarmCounter>
 8003c96:	61f8      	str	r0, [r7, #28]

    /* Calculate remaining time to reach alarm (only if set and not yet expired)*/
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 8003c98:	69fb      	ldr	r3, [r7, #28]
 8003c9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c9e:	d008      	beq.n	8003cb2 <HAL_RTC_GetTime+0xee>
 8003ca0:	69fa      	ldr	r2, [r7, #28]
 8003ca2:	69bb      	ldr	r3, [r7, #24]
 8003ca4:	429a      	cmp	r2, r3
 8003ca6:	d904      	bls.n	8003cb2 <HAL_RTC_GetTime+0xee>
    {
      counter_alarm -= counter_time;
 8003ca8:	69fa      	ldr	r2, [r7, #28]
 8003caa:	69bb      	ldr	r3, [r7, #24]
 8003cac:	1ad3      	subs	r3, r2, r3
 8003cae:	61fb      	str	r3, [r7, #28]
 8003cb0:	e002      	b.n	8003cb8 <HAL_RTC_GetTime+0xf4>
    }
    else
    {
      /* In case of counter_alarm < counter_time */
      /* Alarm expiration already occurred but alarm not deactivated */
      counter_alarm = RTC_ALARM_RESETVALUE;
 8003cb2:	f04f 33ff 	mov.w	r3, #4294967295
 8003cb6:	61fb      	str	r3, [r7, #28]
    }

    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= (days_elapsed * 24U * 3600U);
 8003cb8:	697b      	ldr	r3, [r7, #20]
 8003cba:	4a2d      	ldr	r2, [pc, #180]	; (8003d70 <HAL_RTC_GetTime+0x1ac>)
 8003cbc:	fb02 f303 	mul.w	r3, r2, r3
 8003cc0:	69ba      	ldr	r2, [r7, #24]
 8003cc2:	1ad3      	subs	r3, r2, r3
 8003cc4:	61bb      	str	r3, [r7, #24]

    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8003cc6:	69b9      	ldr	r1, [r7, #24]
 8003cc8:	68f8      	ldr	r0, [r7, #12]
 8003cca:	f000 f9ba 	bl	8004042 <RTC_WriteTimeCounter>
 8003cce:	4603      	mov	r3, r0
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d001      	beq.n	8003cd8 <HAL_RTC_GetTime+0x114>
    {
      return HAL_ERROR;
 8003cd4:	2301      	movs	r3, #1
 8003cd6:	e041      	b.n	8003d5c <HAL_RTC_GetTime+0x198>
    }

    /* Set updated alarm to be set */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8003cd8:	69fb      	ldr	r3, [r7, #28]
 8003cda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cde:	d00c      	beq.n	8003cfa <HAL_RTC_GetTime+0x136>
    {
      counter_alarm += counter_time;
 8003ce0:	69fa      	ldr	r2, [r7, #28]
 8003ce2:	69bb      	ldr	r3, [r7, #24]
 8003ce4:	4413      	add	r3, r2
 8003ce6:	61fb      	str	r3, [r7, #28]

      /* Write time counter in RTC registers */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8003ce8:	69f9      	ldr	r1, [r7, #28]
 8003cea:	68f8      	ldr	r0, [r7, #12]
 8003cec:	f000 f9e9 	bl	80040c2 <RTC_WriteAlarmCounter>
 8003cf0:	4603      	mov	r3, r0
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d00a      	beq.n	8003d0c <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8003cf6:	2301      	movs	r3, #1
 8003cf8:	e030      	b.n	8003d5c <HAL_RTC_GetTime+0x198>
      }
    }
    else
    {
      /* Alarm already occurred. Set it to reset values to avoid unexpected expiration */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8003cfa:	69f9      	ldr	r1, [r7, #28]
 8003cfc:	68f8      	ldr	r0, [r7, #12]
 8003cfe:	f000 f9e0 	bl	80040c2 <RTC_WriteAlarmCounter>
 8003d02:	4603      	mov	r3, r0
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d001      	beq.n	8003d0c <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8003d08:	2301      	movs	r3, #1
 8003d0a:	e027      	b.n	8003d5c <HAL_RTC_GetTime+0x198>
      }
    }

    /* Update date */
    RTC_DateUpdate(hrtc, days_elapsed);
 8003d0c:	6979      	ldr	r1, [r7, #20]
 8003d0e:	68f8      	ldr	r0, [r7, #12]
 8003d10:	f000 fa88 	bl	8004224 <RTC_DateUpdate>
 8003d14:	e003      	b.n	8003d1e <HAL_RTC_GetTime+0x15a>
  }
  else
  {
    sTime->Hours = hours;
 8003d16:	693b      	ldr	r3, [r7, #16]
 8003d18:	b2da      	uxtb	r2, r3
 8003d1a:	68bb      	ldr	r3, [r7, #8]
 8003d1c:	701a      	strb	r2, [r3, #0]
  }

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d01a      	beq.n	8003d5a <HAL_RTC_GetTime+0x196>
  {
    /* Convert the time structure parameters to BCD format */
    sTime->Hours    = (uint8_t)RTC_ByteToBcd2(sTime->Hours);
 8003d24:	68bb      	ldr	r3, [r7, #8]
 8003d26:	781b      	ldrb	r3, [r3, #0]
 8003d28:	4618      	mov	r0, r3
 8003d2a:	f000 fa41 	bl	80041b0 <RTC_ByteToBcd2>
 8003d2e:	4603      	mov	r3, r0
 8003d30:	461a      	mov	r2, r3
 8003d32:	68bb      	ldr	r3, [r7, #8]
 8003d34:	701a      	strb	r2, [r3, #0]
    sTime->Minutes  = (uint8_t)RTC_ByteToBcd2(sTime->Minutes);
 8003d36:	68bb      	ldr	r3, [r7, #8]
 8003d38:	785b      	ldrb	r3, [r3, #1]
 8003d3a:	4618      	mov	r0, r3
 8003d3c:	f000 fa38 	bl	80041b0 <RTC_ByteToBcd2>
 8003d40:	4603      	mov	r3, r0
 8003d42:	461a      	mov	r2, r3
 8003d44:	68bb      	ldr	r3, [r7, #8]
 8003d46:	705a      	strb	r2, [r3, #1]
    sTime->Seconds  = (uint8_t)RTC_ByteToBcd2(sTime->Seconds);
 8003d48:	68bb      	ldr	r3, [r7, #8]
 8003d4a:	789b      	ldrb	r3, [r3, #2]
 8003d4c:	4618      	mov	r0, r3
 8003d4e:	f000 fa2f 	bl	80041b0 <RTC_ByteToBcd2>
 8003d52:	4603      	mov	r3, r0
 8003d54:	461a      	mov	r2, r3
 8003d56:	68bb      	ldr	r3, [r7, #8]
 8003d58:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8003d5a:	2300      	movs	r3, #0
}
 8003d5c:	4618      	mov	r0, r3
 8003d5e:	3720      	adds	r7, #32
 8003d60:	46bd      	mov	sp, r7
 8003d62:	bd80      	pop	{r7, pc}
 8003d64:	91a2b3c5 	.word	0x91a2b3c5
 8003d68:	88888889 	.word	0x88888889
 8003d6c:	aaaaaaab 	.word	0xaaaaaaab
 8003d70:	00015180 	.word	0x00015180

08003d74 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003d74:	b580      	push	{r7, lr}
 8003d76:	b088      	sub	sp, #32
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	60f8      	str	r0, [r7, #12]
 8003d7c:	60b9      	str	r1, [r7, #8]
 8003d7e:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 8003d80:	2300      	movs	r3, #0
 8003d82:	61fb      	str	r3, [r7, #28]
 8003d84:	2300      	movs	r3, #0
 8003d86:	61bb      	str	r3, [r7, #24]
 8003d88:	2300      	movs	r3, #0
 8003d8a:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d002      	beq.n	8003d98 <HAL_RTC_SetDate+0x24>
 8003d92:	68bb      	ldr	r3, [r7, #8]
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d101      	bne.n	8003d9c <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 8003d98:	2301      	movs	r3, #1
 8003d9a:	e097      	b.n	8003ecc <HAL_RTC_SetDate+0x158>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	7c1b      	ldrb	r3, [r3, #16]
 8003da0:	2b01      	cmp	r3, #1
 8003da2:	d101      	bne.n	8003da8 <HAL_RTC_SetDate+0x34>
 8003da4:	2302      	movs	r3, #2
 8003da6:	e091      	b.n	8003ecc <HAL_RTC_SetDate+0x158>
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	2201      	movs	r2, #1
 8003dac:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	2202      	movs	r2, #2
 8003db2:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d10c      	bne.n	8003dd4 <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 8003dba:	68bb      	ldr	r3, [r7, #8]
 8003dbc:	78da      	ldrb	r2, [r3, #3]
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 8003dc2:	68bb      	ldr	r3, [r7, #8]
 8003dc4:	785a      	ldrb	r2, [r3, #1]
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 8003dca:	68bb      	ldr	r3, [r7, #8]
 8003dcc:	789a      	ldrb	r2, [r3, #2]
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	739a      	strb	r2, [r3, #14]
 8003dd2:	e01a      	b.n	8003e0a <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 8003dd4:	68bb      	ldr	r3, [r7, #8]
 8003dd6:	78db      	ldrb	r3, [r3, #3]
 8003dd8:	4618      	mov	r0, r3
 8003dda:	f000 fa06 	bl	80041ea <RTC_Bcd2ToByte>
 8003dde:	4603      	mov	r3, r0
 8003de0:	461a      	mov	r2, r3
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 8003de6:	68bb      	ldr	r3, [r7, #8]
 8003de8:	785b      	ldrb	r3, [r3, #1]
 8003dea:	4618      	mov	r0, r3
 8003dec:	f000 f9fd 	bl	80041ea <RTC_Bcd2ToByte>
 8003df0:	4603      	mov	r3, r0
 8003df2:	461a      	mov	r2, r3
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 8003df8:	68bb      	ldr	r3, [r7, #8]
 8003dfa:	789b      	ldrb	r3, [r3, #2]
 8003dfc:	4618      	mov	r0, r3
 8003dfe:	f000 f9f4 	bl	80041ea <RTC_Bcd2ToByte>
 8003e02:	4603      	mov	r3, r0
 8003e04:	461a      	mov	r2, r3
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	7bdb      	ldrb	r3, [r3, #15]
 8003e0e:	4618      	mov	r0, r3
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	7b59      	ldrb	r1, [r3, #13]
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	7b9b      	ldrb	r3, [r3, #14]
 8003e18:	461a      	mov	r2, r3
 8003e1a:	f000 fadf 	bl	80043dc <RTC_WeekDayNum>
 8003e1e:	4603      	mov	r3, r0
 8003e20:	461a      	mov	r2, r3
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	7b1a      	ldrb	r2, [r3, #12]
 8003e2a:	68bb      	ldr	r3, [r7, #8]
 8003e2c:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8003e2e:	68f8      	ldr	r0, [r7, #12]
 8003e30:	f000 f8d7 	bl	8003fe2 <RTC_ReadTimeCounter>
 8003e34:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8003e36:	69fb      	ldr	r3, [r7, #28]
 8003e38:	4a26      	ldr	r2, [pc, #152]	; (8003ed4 <HAL_RTC_SetDate+0x160>)
 8003e3a:	fba2 2303 	umull	r2, r3, r2, r3
 8003e3e:	0adb      	lsrs	r3, r3, #11
 8003e40:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 8003e42:	697b      	ldr	r3, [r7, #20]
 8003e44:	2b18      	cmp	r3, #24
 8003e46:	d93a      	bls.n	8003ebe <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 8003e48:	697b      	ldr	r3, [r7, #20]
 8003e4a:	4a23      	ldr	r2, [pc, #140]	; (8003ed8 <HAL_RTC_SetDate+0x164>)
 8003e4c:	fba2 2303 	umull	r2, r3, r2, r3
 8003e50:	091b      	lsrs	r3, r3, #4
 8003e52:	4a22      	ldr	r2, [pc, #136]	; (8003edc <HAL_RTC_SetDate+0x168>)
 8003e54:	fb02 f303 	mul.w	r3, r2, r3
 8003e58:	69fa      	ldr	r2, [r7, #28]
 8003e5a:	1ad3      	subs	r3, r2, r3
 8003e5c:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8003e5e:	69f9      	ldr	r1, [r7, #28]
 8003e60:	68f8      	ldr	r0, [r7, #12]
 8003e62:	f000 f8ee 	bl	8004042 <RTC_WriteTimeCounter>
 8003e66:	4603      	mov	r3, r0
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d007      	beq.n	8003e7c <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	2204      	movs	r2, #4
 8003e70:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	2200      	movs	r2, #0
 8003e76:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 8003e78:	2301      	movs	r3, #1
 8003e7a:	e027      	b.n	8003ecc <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8003e7c:	68f8      	ldr	r0, [r7, #12]
 8003e7e:	f000 f907 	bl	8004090 <RTC_ReadAlarmCounter>
 8003e82:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8003e84:	69bb      	ldr	r3, [r7, #24]
 8003e86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e8a:	d018      	beq.n	8003ebe <HAL_RTC_SetDate+0x14a>
    {
      if (counter_alarm < counter_time)
 8003e8c:	69ba      	ldr	r2, [r7, #24]
 8003e8e:	69fb      	ldr	r3, [r7, #28]
 8003e90:	429a      	cmp	r2, r3
 8003e92:	d214      	bcs.n	8003ebe <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8003e94:	69bb      	ldr	r3, [r7, #24]
 8003e96:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8003e9a:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8003e9e:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8003ea0:	69b9      	ldr	r1, [r7, #24]
 8003ea2:	68f8      	ldr	r0, [r7, #12]
 8003ea4:	f000 f90d 	bl	80040c2 <RTC_WriteAlarmCounter>
 8003ea8:	4603      	mov	r3, r0
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d007      	beq.n	8003ebe <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	2204      	movs	r2, #4
 8003eb2:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8003eba:	2301      	movs	r3, #1
 8003ebc:	e006      	b.n	8003ecc <HAL_RTC_SetDate+0x158>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	2201      	movs	r2, #1
 8003ec2:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	2200      	movs	r2, #0
 8003ec8:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8003eca:	2300      	movs	r3, #0
}
 8003ecc:	4618      	mov	r0, r3
 8003ece:	3720      	adds	r7, #32
 8003ed0:	46bd      	mov	sp, r7
 8003ed2:	bd80      	pop	{r7, pc}
 8003ed4:	91a2b3c5 	.word	0x91a2b3c5
 8003ed8:	aaaaaaab 	.word	0xaaaaaaab
 8003edc:	00015180 	.word	0x00015180

08003ee0 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	b086      	sub	sp, #24
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	60f8      	str	r0, [r7, #12]
 8003ee8:	60b9      	str	r1, [r7, #8]
 8003eea:	607a      	str	r2, [r7, #4]
  RTC_TimeTypeDef stime = {0U};
 8003eec:	f107 0314 	add.w	r3, r7, #20
 8003ef0:	2100      	movs	r1, #0
 8003ef2:	460a      	mov	r2, r1
 8003ef4:	801a      	strh	r2, [r3, #0]
 8003ef6:	460a      	mov	r2, r1
 8003ef8:	709a      	strb	r2, [r3, #2]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d002      	beq.n	8003f06 <HAL_RTC_GetDate+0x26>
 8003f00:	68bb      	ldr	r3, [r7, #8]
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d101      	bne.n	8003f0a <HAL_RTC_GetDate+0x2a>
  {
    return HAL_ERROR;
 8003f06:	2301      	movs	r3, #1
 8003f08:	e03a      	b.n	8003f80 <HAL_RTC_GetDate+0xa0>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Call HAL_RTC_GetTime function to update date if counter higher than 24 hours */
  if (HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK)
 8003f0a:	f107 0314 	add.w	r3, r7, #20
 8003f0e:	2200      	movs	r2, #0
 8003f10:	4619      	mov	r1, r3
 8003f12:	68f8      	ldr	r0, [r7, #12]
 8003f14:	f7ff fe56 	bl	8003bc4 <HAL_RTC_GetTime>
 8003f18:	4603      	mov	r3, r0
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d001      	beq.n	8003f22 <HAL_RTC_GetDate+0x42>
  {
    return HAL_ERROR;
 8003f1e:	2301      	movs	r3, #1
 8003f20:	e02e      	b.n	8003f80 <HAL_RTC_GetDate+0xa0>
  }

  /* Fill the structure fields with the read parameters */
  sDate->WeekDay  = hrtc->DateToUpdate.WeekDay;
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	7b1a      	ldrb	r2, [r3, #12]
 8003f26:	68bb      	ldr	r3, [r7, #8]
 8003f28:	701a      	strb	r2, [r3, #0]
  sDate->Year     = hrtc->DateToUpdate.Year;
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	7bda      	ldrb	r2, [r3, #15]
 8003f2e:	68bb      	ldr	r3, [r7, #8]
 8003f30:	70da      	strb	r2, [r3, #3]
  sDate->Month    = hrtc->DateToUpdate.Month;
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	7b5a      	ldrb	r2, [r3, #13]
 8003f36:	68bb      	ldr	r3, [r7, #8]
 8003f38:	705a      	strb	r2, [r3, #1]
  sDate->Date     = hrtc->DateToUpdate.Date;
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	7b9a      	ldrb	r2, [r3, #14]
 8003f3e:	68bb      	ldr	r3, [r7, #8]
 8003f40:	709a      	strb	r2, [r3, #2]

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d01a      	beq.n	8003f7e <HAL_RTC_GetDate+0x9e>
  {
    /* Convert the date structure parameters to BCD format */
    sDate->Year   = (uint8_t)RTC_ByteToBcd2(sDate->Year);
 8003f48:	68bb      	ldr	r3, [r7, #8]
 8003f4a:	78db      	ldrb	r3, [r3, #3]
 8003f4c:	4618      	mov	r0, r3
 8003f4e:	f000 f92f 	bl	80041b0 <RTC_ByteToBcd2>
 8003f52:	4603      	mov	r3, r0
 8003f54:	461a      	mov	r2, r3
 8003f56:	68bb      	ldr	r3, [r7, #8]
 8003f58:	70da      	strb	r2, [r3, #3]
    sDate->Month  = (uint8_t)RTC_ByteToBcd2(sDate->Month);
 8003f5a:	68bb      	ldr	r3, [r7, #8]
 8003f5c:	785b      	ldrb	r3, [r3, #1]
 8003f5e:	4618      	mov	r0, r3
 8003f60:	f000 f926 	bl	80041b0 <RTC_ByteToBcd2>
 8003f64:	4603      	mov	r3, r0
 8003f66:	461a      	mov	r2, r3
 8003f68:	68bb      	ldr	r3, [r7, #8]
 8003f6a:	705a      	strb	r2, [r3, #1]
    sDate->Date   = (uint8_t)RTC_ByteToBcd2(sDate->Date);
 8003f6c:	68bb      	ldr	r3, [r7, #8]
 8003f6e:	789b      	ldrb	r3, [r3, #2]
 8003f70:	4618      	mov	r0, r3
 8003f72:	f000 f91d 	bl	80041b0 <RTC_ByteToBcd2>
 8003f76:	4603      	mov	r3, r0
 8003f78:	461a      	mov	r2, r3
 8003f7a:	68bb      	ldr	r3, [r7, #8]
 8003f7c:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8003f7e:	2300      	movs	r3, #0
}
 8003f80:	4618      	mov	r0, r3
 8003f82:	3718      	adds	r7, #24
 8003f84:	46bd      	mov	sp, r7
 8003f86:	bd80      	pop	{r7, pc}

08003f88 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8003f88:	b580      	push	{r7, lr}
 8003f8a:	b084      	sub	sp, #16
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003f90:	2300      	movs	r3, #0
 8003f92:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d101      	bne.n	8003f9e <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 8003f9a:	2301      	movs	r3, #1
 8003f9c:	e01d      	b.n	8003fda <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	685a      	ldr	r2, [r3, #4]
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f022 0208 	bic.w	r2, r2, #8
 8003fac:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8003fae:	f7fd febb 	bl	8001d28 <HAL_GetTick>
 8003fb2:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8003fb4:	e009      	b.n	8003fca <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8003fb6:	f7fd feb7 	bl	8001d28 <HAL_GetTick>
 8003fba:	4602      	mov	r2, r0
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	1ad3      	subs	r3, r2, r3
 8003fc0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003fc4:	d901      	bls.n	8003fca <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 8003fc6:	2303      	movs	r3, #3
 8003fc8:	e007      	b.n	8003fda <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	685b      	ldr	r3, [r3, #4]
 8003fd0:	f003 0308 	and.w	r3, r3, #8
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d0ee      	beq.n	8003fb6 <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 8003fd8:	2300      	movs	r3, #0
}
 8003fda:	4618      	mov	r0, r3
 8003fdc:	3710      	adds	r7, #16
 8003fde:	46bd      	mov	sp, r7
 8003fe0:	bd80      	pop	{r7, pc}

08003fe2 <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 8003fe2:	b480      	push	{r7}
 8003fe4:	b087      	sub	sp, #28
 8003fe6:	af00      	add	r7, sp, #0
 8003fe8:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 8003fea:	2300      	movs	r3, #0
 8003fec:	827b      	strh	r3, [r7, #18]
 8003fee:	2300      	movs	r3, #0
 8003ff0:	823b      	strh	r3, [r7, #16]
 8003ff2:	2300      	movs	r3, #0
 8003ff4:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 8003ff6:	2300      	movs	r3, #0
 8003ff8:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	699b      	ldr	r3, [r3, #24]
 8004000:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	69db      	ldr	r3, [r3, #28]
 8004008:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	699b      	ldr	r3, [r3, #24]
 8004010:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 8004012:	8a7a      	ldrh	r2, [r7, #18]
 8004014:	8a3b      	ldrh	r3, [r7, #16]
 8004016:	429a      	cmp	r2, r3
 8004018:	d008      	beq.n	800402c <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 800401a:	8a3b      	ldrh	r3, [r7, #16]
 800401c:	041a      	lsls	r2, r3, #16
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	69db      	ldr	r3, [r3, #28]
 8004024:	b29b      	uxth	r3, r3
 8004026:	4313      	orrs	r3, r2
 8004028:	617b      	str	r3, [r7, #20]
 800402a:	e004      	b.n	8004036 <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 800402c:	8a7b      	ldrh	r3, [r7, #18]
 800402e:	041a      	lsls	r2, r3, #16
 8004030:	89fb      	ldrh	r3, [r7, #14]
 8004032:	4313      	orrs	r3, r2
 8004034:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 8004036:	697b      	ldr	r3, [r7, #20]
}
 8004038:	4618      	mov	r0, r3
 800403a:	371c      	adds	r7, #28
 800403c:	46bd      	mov	sp, r7
 800403e:	bc80      	pop	{r7}
 8004040:	4770      	bx	lr

08004042 <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 8004042:	b580      	push	{r7, lr}
 8004044:	b084      	sub	sp, #16
 8004046:	af00      	add	r7, sp, #0
 8004048:	6078      	str	r0, [r7, #4]
 800404a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800404c:	2300      	movs	r3, #0
 800404e:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8004050:	6878      	ldr	r0, [r7, #4]
 8004052:	f000 f85d 	bl	8004110 <RTC_EnterInitMode>
 8004056:	4603      	mov	r3, r0
 8004058:	2b00      	cmp	r3, #0
 800405a:	d002      	beq.n	8004062 <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 800405c:	2301      	movs	r3, #1
 800405e:	73fb      	strb	r3, [r7, #15]
 8004060:	e011      	b.n	8004086 <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	683a      	ldr	r2, [r7, #0]
 8004068:	0c12      	lsrs	r2, r2, #16
 800406a:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	683a      	ldr	r2, [r7, #0]
 8004072:	b292      	uxth	r2, r2
 8004074:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8004076:	6878      	ldr	r0, [r7, #4]
 8004078:	f000 f872 	bl	8004160 <RTC_ExitInitMode>
 800407c:	4603      	mov	r3, r0
 800407e:	2b00      	cmp	r3, #0
 8004080:	d001      	beq.n	8004086 <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 8004082:	2301      	movs	r3, #1
 8004084:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8004086:	7bfb      	ldrb	r3, [r7, #15]
}
 8004088:	4618      	mov	r0, r3
 800408a:	3710      	adds	r7, #16
 800408c:	46bd      	mov	sp, r7
 800408e:	bd80      	pop	{r7, pc}

08004090 <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 8004090:	b480      	push	{r7}
 8004092:	b085      	sub	sp, #20
 8004094:	af00      	add	r7, sp, #0
 8004096:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 8004098:	2300      	movs	r3, #0
 800409a:	81fb      	strh	r3, [r7, #14]
 800409c:	2300      	movs	r3, #0
 800409e:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	6a1b      	ldr	r3, [r3, #32]
 80040a6:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040ae:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 80040b0:	89fb      	ldrh	r3, [r7, #14]
 80040b2:	041a      	lsls	r2, r3, #16
 80040b4:	89bb      	ldrh	r3, [r7, #12]
 80040b6:	4313      	orrs	r3, r2
}
 80040b8:	4618      	mov	r0, r3
 80040ba:	3714      	adds	r7, #20
 80040bc:	46bd      	mov	sp, r7
 80040be:	bc80      	pop	{r7}
 80040c0:	4770      	bx	lr

080040c2 <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 80040c2:	b580      	push	{r7, lr}
 80040c4:	b084      	sub	sp, #16
 80040c6:	af00      	add	r7, sp, #0
 80040c8:	6078      	str	r0, [r7, #4]
 80040ca:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80040cc:	2300      	movs	r3, #0
 80040ce:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80040d0:	6878      	ldr	r0, [r7, #4]
 80040d2:	f000 f81d 	bl	8004110 <RTC_EnterInitMode>
 80040d6:	4603      	mov	r3, r0
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d002      	beq.n	80040e2 <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 80040dc:	2301      	movs	r3, #1
 80040de:	73fb      	strb	r3, [r7, #15]
 80040e0:	e011      	b.n	8004106 <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	683a      	ldr	r2, [r7, #0]
 80040e8:	0c12      	lsrs	r2, r2, #16
 80040ea:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	683a      	ldr	r2, [r7, #0]
 80040f2:	b292      	uxth	r2, r2
 80040f4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 80040f6:	6878      	ldr	r0, [r7, #4]
 80040f8:	f000 f832 	bl	8004160 <RTC_ExitInitMode>
 80040fc:	4603      	mov	r3, r0
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d001      	beq.n	8004106 <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 8004102:	2301      	movs	r3, #1
 8004104:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8004106:	7bfb      	ldrb	r3, [r7, #15]
}
 8004108:	4618      	mov	r0, r3
 800410a:	3710      	adds	r7, #16
 800410c:	46bd      	mov	sp, r7
 800410e:	bd80      	pop	{r7, pc}

08004110 <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8004110:	b580      	push	{r7, lr}
 8004112:	b084      	sub	sp, #16
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004118:	2300      	movs	r3, #0
 800411a:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 800411c:	f7fd fe04 	bl	8001d28 <HAL_GetTick>
 8004120:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8004122:	e009      	b.n	8004138 <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8004124:	f7fd fe00 	bl	8001d28 <HAL_GetTick>
 8004128:	4602      	mov	r2, r0
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	1ad3      	subs	r3, r2, r3
 800412e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004132:	d901      	bls.n	8004138 <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 8004134:	2303      	movs	r3, #3
 8004136:	e00f      	b.n	8004158 <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	685b      	ldr	r3, [r3, #4]
 800413e:	f003 0320 	and.w	r3, r3, #32
 8004142:	2b00      	cmp	r3, #0
 8004144:	d0ee      	beq.n	8004124 <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	685a      	ldr	r2, [r3, #4]
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f042 0210 	orr.w	r2, r2, #16
 8004154:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 8004156:	2300      	movs	r3, #0
}
 8004158:	4618      	mov	r0, r3
 800415a:	3710      	adds	r7, #16
 800415c:	46bd      	mov	sp, r7
 800415e:	bd80      	pop	{r7, pc}

08004160 <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8004160:	b580      	push	{r7, lr}
 8004162:	b084      	sub	sp, #16
 8004164:	af00      	add	r7, sp, #0
 8004166:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004168:	2300      	movs	r3, #0
 800416a:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	685a      	ldr	r2, [r3, #4]
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f022 0210 	bic.w	r2, r2, #16
 800417a:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 800417c:	f7fd fdd4 	bl	8001d28 <HAL_GetTick>
 8004180:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8004182:	e009      	b.n	8004198 <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8004184:	f7fd fdd0 	bl	8001d28 <HAL_GetTick>
 8004188:	4602      	mov	r2, r0
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	1ad3      	subs	r3, r2, r3
 800418e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004192:	d901      	bls.n	8004198 <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 8004194:	2303      	movs	r3, #3
 8004196:	e007      	b.n	80041a8 <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	685b      	ldr	r3, [r3, #4]
 800419e:	f003 0320 	and.w	r3, r3, #32
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d0ee      	beq.n	8004184 <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 80041a6:	2300      	movs	r3, #0
}
 80041a8:	4618      	mov	r0, r3
 80041aa:	3710      	adds	r7, #16
 80041ac:	46bd      	mov	sp, r7
 80041ae:	bd80      	pop	{r7, pc}

080041b0 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80041b0:	b480      	push	{r7}
 80041b2:	b085      	sub	sp, #20
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	4603      	mov	r3, r0
 80041b8:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80041ba:	2300      	movs	r3, #0
 80041bc:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 80041be:	e005      	b.n	80041cc <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	3301      	adds	r3, #1
 80041c4:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 80041c6:	79fb      	ldrb	r3, [r7, #7]
 80041c8:	3b0a      	subs	r3, #10
 80041ca:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 80041cc:	79fb      	ldrb	r3, [r7, #7]
 80041ce:	2b09      	cmp	r3, #9
 80041d0:	d8f6      	bhi.n	80041c0 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	b2db      	uxtb	r3, r3
 80041d6:	011b      	lsls	r3, r3, #4
 80041d8:	b2da      	uxtb	r2, r3
 80041da:	79fb      	ldrb	r3, [r7, #7]
 80041dc:	4313      	orrs	r3, r2
 80041de:	b2db      	uxtb	r3, r3
}
 80041e0:	4618      	mov	r0, r3
 80041e2:	3714      	adds	r7, #20
 80041e4:	46bd      	mov	sp, r7
 80041e6:	bc80      	pop	{r7}
 80041e8:	4770      	bx	lr

080041ea <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 80041ea:	b480      	push	{r7}
 80041ec:	b085      	sub	sp, #20
 80041ee:	af00      	add	r7, sp, #0
 80041f0:	4603      	mov	r3, r0
 80041f2:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 80041f4:	2300      	movs	r3, #0
 80041f6:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 80041f8:	79fb      	ldrb	r3, [r7, #7]
 80041fa:	091b      	lsrs	r3, r3, #4
 80041fc:	b2db      	uxtb	r3, r3
 80041fe:	461a      	mov	r2, r3
 8004200:	4613      	mov	r3, r2
 8004202:	009b      	lsls	r3, r3, #2
 8004204:	4413      	add	r3, r2
 8004206:	005b      	lsls	r3, r3, #1
 8004208:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 800420a:	79fb      	ldrb	r3, [r7, #7]
 800420c:	f003 030f 	and.w	r3, r3, #15
 8004210:	b2da      	uxtb	r2, r3
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	b2db      	uxtb	r3, r3
 8004216:	4413      	add	r3, r2
 8004218:	b2db      	uxtb	r3, r3
}
 800421a:	4618      	mov	r0, r3
 800421c:	3714      	adds	r7, #20
 800421e:	46bd      	mov	sp, r7
 8004220:	bc80      	pop	{r7}
 8004222:	4770      	bx	lr

08004224 <RTC_DateUpdate>:
  *                the configuration information for RTC.
  * @param  DayElapsed: Number of days elapsed from last date update
  * @retval None
  */
static void RTC_DateUpdate(RTC_HandleTypeDef *hrtc, uint32_t DayElapsed)
{
 8004224:	b580      	push	{r7, lr}
 8004226:	b086      	sub	sp, #24
 8004228:	af00      	add	r7, sp, #0
 800422a:	6078      	str	r0, [r7, #4]
 800422c:	6039      	str	r1, [r7, #0]
  uint32_t year = 0U, month = 0U, day = 0U;
 800422e:	2300      	movs	r3, #0
 8004230:	617b      	str	r3, [r7, #20]
 8004232:	2300      	movs	r3, #0
 8004234:	613b      	str	r3, [r7, #16]
 8004236:	2300      	movs	r3, #0
 8004238:	60fb      	str	r3, [r7, #12]
  uint32_t loop = 0U;
 800423a:	2300      	movs	r3, #0
 800423c:	60bb      	str	r3, [r7, #8]

  /* Get the current year*/
  year = hrtc->DateToUpdate.Year;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	7bdb      	ldrb	r3, [r3, #15]
 8004242:	617b      	str	r3, [r7, #20]

  /* Get the current month and day */
  month = hrtc->DateToUpdate.Month;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	7b5b      	ldrb	r3, [r3, #13]
 8004248:	613b      	str	r3, [r7, #16]
  day = hrtc->DateToUpdate.Date;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	7b9b      	ldrb	r3, [r3, #14]
 800424e:	60fb      	str	r3, [r7, #12]

  for (loop = 0U; loop < DayElapsed; loop++)
 8004250:	2300      	movs	r3, #0
 8004252:	60bb      	str	r3, [r7, #8]
 8004254:	e06f      	b.n	8004336 <RTC_DateUpdate+0x112>
  {
    if ((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 8004256:	693b      	ldr	r3, [r7, #16]
 8004258:	2b01      	cmp	r3, #1
 800425a:	d011      	beq.n	8004280 <RTC_DateUpdate+0x5c>
 800425c:	693b      	ldr	r3, [r7, #16]
 800425e:	2b03      	cmp	r3, #3
 8004260:	d00e      	beq.n	8004280 <RTC_DateUpdate+0x5c>
 8004262:	693b      	ldr	r3, [r7, #16]
 8004264:	2b05      	cmp	r3, #5
 8004266:	d00b      	beq.n	8004280 <RTC_DateUpdate+0x5c>
 8004268:	693b      	ldr	r3, [r7, #16]
 800426a:	2b07      	cmp	r3, #7
 800426c:	d008      	beq.n	8004280 <RTC_DateUpdate+0x5c>
 800426e:	693b      	ldr	r3, [r7, #16]
 8004270:	2b08      	cmp	r3, #8
 8004272:	d005      	beq.n	8004280 <RTC_DateUpdate+0x5c>
        (month == 8U) || (month == 10U) || (month == 12U))
 8004274:	693b      	ldr	r3, [r7, #16]
 8004276:	2b0a      	cmp	r3, #10
 8004278:	d002      	beq.n	8004280 <RTC_DateUpdate+0x5c>
 800427a:	693b      	ldr	r3, [r7, #16]
 800427c:	2b0c      	cmp	r3, #12
 800427e:	d117      	bne.n	80042b0 <RTC_DateUpdate+0x8c>
    {
      if (day < 31U)
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	2b1e      	cmp	r3, #30
 8004284:	d803      	bhi.n	800428e <RTC_DateUpdate+0x6a>
      {
        day++;
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	3301      	adds	r3, #1
 800428a:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 800428c:	e050      	b.n	8004330 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 31 */
      else
      {
        if (month != 12U)
 800428e:	693b      	ldr	r3, [r7, #16]
 8004290:	2b0c      	cmp	r3, #12
 8004292:	d005      	beq.n	80042a0 <RTC_DateUpdate+0x7c>
        {
          month++;
 8004294:	693b      	ldr	r3, [r7, #16]
 8004296:	3301      	adds	r3, #1
 8004298:	613b      	str	r3, [r7, #16]
          day = 1U;
 800429a:	2301      	movs	r3, #1
 800429c:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 800429e:	e047      	b.n	8004330 <RTC_DateUpdate+0x10c>
        }
        /* Date structure member: day = 31 & month =12 */
        else
        {
          month = 1U;
 80042a0:	2301      	movs	r3, #1
 80042a2:	613b      	str	r3, [r7, #16]
          day = 1U;
 80042a4:	2301      	movs	r3, #1
 80042a6:	60fb      	str	r3, [r7, #12]
          year++;
 80042a8:	697b      	ldr	r3, [r7, #20]
 80042aa:	3301      	adds	r3, #1
 80042ac:	617b      	str	r3, [r7, #20]
      if (day < 31U)
 80042ae:	e03f      	b.n	8004330 <RTC_DateUpdate+0x10c>
        }
      }
    }
    else if ((month == 4U) || (month == 6U) || (month == 9U) || (month == 11U))
 80042b0:	693b      	ldr	r3, [r7, #16]
 80042b2:	2b04      	cmp	r3, #4
 80042b4:	d008      	beq.n	80042c8 <RTC_DateUpdate+0xa4>
 80042b6:	693b      	ldr	r3, [r7, #16]
 80042b8:	2b06      	cmp	r3, #6
 80042ba:	d005      	beq.n	80042c8 <RTC_DateUpdate+0xa4>
 80042bc:	693b      	ldr	r3, [r7, #16]
 80042be:	2b09      	cmp	r3, #9
 80042c0:	d002      	beq.n	80042c8 <RTC_DateUpdate+0xa4>
 80042c2:	693b      	ldr	r3, [r7, #16]
 80042c4:	2b0b      	cmp	r3, #11
 80042c6:	d10c      	bne.n	80042e2 <RTC_DateUpdate+0xbe>
    {
      if (day < 30U)
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	2b1d      	cmp	r3, #29
 80042cc:	d803      	bhi.n	80042d6 <RTC_DateUpdate+0xb2>
      {
        day++;
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	3301      	adds	r3, #1
 80042d2:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 80042d4:	e02c      	b.n	8004330 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 30 */
      else
      {
        month++;
 80042d6:	693b      	ldr	r3, [r7, #16]
 80042d8:	3301      	adds	r3, #1
 80042da:	613b      	str	r3, [r7, #16]
        day = 1U;
 80042dc:	2301      	movs	r3, #1
 80042de:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 80042e0:	e026      	b.n	8004330 <RTC_DateUpdate+0x10c>
      }
    }
    else if (month == 2U)
 80042e2:	693b      	ldr	r3, [r7, #16]
 80042e4:	2b02      	cmp	r3, #2
 80042e6:	d123      	bne.n	8004330 <RTC_DateUpdate+0x10c>
    {
      if (day < 28U)
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	2b1b      	cmp	r3, #27
 80042ec:	d803      	bhi.n	80042f6 <RTC_DateUpdate+0xd2>
      {
        day++;
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	3301      	adds	r3, #1
 80042f2:	60fb      	str	r3, [r7, #12]
 80042f4:	e01c      	b.n	8004330 <RTC_DateUpdate+0x10c>
      }
      else if (day == 28U)
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	2b1c      	cmp	r3, #28
 80042fa:	d111      	bne.n	8004320 <RTC_DateUpdate+0xfc>
      {
        /* Leap year */
        if (RTC_IsLeapYear(year))
 80042fc:	697b      	ldr	r3, [r7, #20]
 80042fe:	b29b      	uxth	r3, r3
 8004300:	4618      	mov	r0, r3
 8004302:	f000 f839 	bl	8004378 <RTC_IsLeapYear>
 8004306:	4603      	mov	r3, r0
 8004308:	2b00      	cmp	r3, #0
 800430a:	d003      	beq.n	8004314 <RTC_DateUpdate+0xf0>
        {
          day++;
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	3301      	adds	r3, #1
 8004310:	60fb      	str	r3, [r7, #12]
 8004312:	e00d      	b.n	8004330 <RTC_DateUpdate+0x10c>
        }
        else
        {
          month++;
 8004314:	693b      	ldr	r3, [r7, #16]
 8004316:	3301      	adds	r3, #1
 8004318:	613b      	str	r3, [r7, #16]
          day = 1U;
 800431a:	2301      	movs	r3, #1
 800431c:	60fb      	str	r3, [r7, #12]
 800431e:	e007      	b.n	8004330 <RTC_DateUpdate+0x10c>
        }
      }
      else if (day == 29U)
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	2b1d      	cmp	r3, #29
 8004324:	d104      	bne.n	8004330 <RTC_DateUpdate+0x10c>
      {
        month++;
 8004326:	693b      	ldr	r3, [r7, #16]
 8004328:	3301      	adds	r3, #1
 800432a:	613b      	str	r3, [r7, #16]
        day = 1U;
 800432c:	2301      	movs	r3, #1
 800432e:	60fb      	str	r3, [r7, #12]
  for (loop = 0U; loop < DayElapsed; loop++)
 8004330:	68bb      	ldr	r3, [r7, #8]
 8004332:	3301      	adds	r3, #1
 8004334:	60bb      	str	r3, [r7, #8]
 8004336:	68ba      	ldr	r2, [r7, #8]
 8004338:	683b      	ldr	r3, [r7, #0]
 800433a:	429a      	cmp	r2, r3
 800433c:	d38b      	bcc.n	8004256 <RTC_DateUpdate+0x32>
      }
    }
  }

  /* Update year */
  hrtc->DateToUpdate.Year = year;
 800433e:	697b      	ldr	r3, [r7, #20]
 8004340:	b2da      	uxtb	r2, r3
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	73da      	strb	r2, [r3, #15]

  /* Update day and month */
  hrtc->DateToUpdate.Month = month;
 8004346:	693b      	ldr	r3, [r7, #16]
 8004348:	b2da      	uxtb	r2, r3
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	735a      	strb	r2, [r3, #13]
  hrtc->DateToUpdate.Date = day;
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	b2da      	uxtb	r2, r3
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	739a      	strb	r2, [r3, #14]

  /* Update day of the week */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(year, month, day);
 8004356:	693b      	ldr	r3, [r7, #16]
 8004358:	b2db      	uxtb	r3, r3
 800435a:	68fa      	ldr	r2, [r7, #12]
 800435c:	b2d2      	uxtb	r2, r2
 800435e:	4619      	mov	r1, r3
 8004360:	6978      	ldr	r0, [r7, #20]
 8004362:	f000 f83b 	bl	80043dc <RTC_WeekDayNum>
 8004366:	4603      	mov	r3, r0
 8004368:	461a      	mov	r2, r3
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	731a      	strb	r2, [r3, #12]
}
 800436e:	bf00      	nop
 8004370:	3718      	adds	r7, #24
 8004372:	46bd      	mov	sp, r7
 8004374:	bd80      	pop	{r7, pc}
	...

08004378 <RTC_IsLeapYear>:
  * @param  nYear  year to check
  * @retval 1: leap year
  *         0: not leap year
  */
static uint8_t RTC_IsLeapYear(uint16_t nYear)
{
 8004378:	b480      	push	{r7}
 800437a:	b083      	sub	sp, #12
 800437c:	af00      	add	r7, sp, #0
 800437e:	4603      	mov	r3, r0
 8004380:	80fb      	strh	r3, [r7, #6]
  if ((nYear % 4U) != 0U)
 8004382:	88fb      	ldrh	r3, [r7, #6]
 8004384:	f003 0303 	and.w	r3, r3, #3
 8004388:	b29b      	uxth	r3, r3
 800438a:	2b00      	cmp	r3, #0
 800438c:	d001      	beq.n	8004392 <RTC_IsLeapYear+0x1a>
  {
    return 0U;
 800438e:	2300      	movs	r3, #0
 8004390:	e01d      	b.n	80043ce <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 100U) != 0U)
 8004392:	88fb      	ldrh	r3, [r7, #6]
 8004394:	4a10      	ldr	r2, [pc, #64]	; (80043d8 <RTC_IsLeapYear+0x60>)
 8004396:	fba2 1203 	umull	r1, r2, r2, r3
 800439a:	0952      	lsrs	r2, r2, #5
 800439c:	2164      	movs	r1, #100	; 0x64
 800439e:	fb01 f202 	mul.w	r2, r1, r2
 80043a2:	1a9b      	subs	r3, r3, r2
 80043a4:	b29b      	uxth	r3, r3
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d001      	beq.n	80043ae <RTC_IsLeapYear+0x36>
  {
    return 1U;
 80043aa:	2301      	movs	r3, #1
 80043ac:	e00f      	b.n	80043ce <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 400U) == 0U)
 80043ae:	88fb      	ldrh	r3, [r7, #6]
 80043b0:	4a09      	ldr	r2, [pc, #36]	; (80043d8 <RTC_IsLeapYear+0x60>)
 80043b2:	fba2 1203 	umull	r1, r2, r2, r3
 80043b6:	09d2      	lsrs	r2, r2, #7
 80043b8:	f44f 71c8 	mov.w	r1, #400	; 0x190
 80043bc:	fb01 f202 	mul.w	r2, r1, r2
 80043c0:	1a9b      	subs	r3, r3, r2
 80043c2:	b29b      	uxth	r3, r3
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d101      	bne.n	80043cc <RTC_IsLeapYear+0x54>
  {
    return 1U;
 80043c8:	2301      	movs	r3, #1
 80043ca:	e000      	b.n	80043ce <RTC_IsLeapYear+0x56>
  }
  else
  {
    return 0U;
 80043cc:	2300      	movs	r3, #0
  }
}
 80043ce:	4618      	mov	r0, r3
 80043d0:	370c      	adds	r7, #12
 80043d2:	46bd      	mov	sp, r7
 80043d4:	bc80      	pop	{r7}
 80043d6:	4770      	bx	lr
 80043d8:	51eb851f 	.word	0x51eb851f

080043dc <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 80043dc:	b480      	push	{r7}
 80043de:	b085      	sub	sp, #20
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	6078      	str	r0, [r7, #4]
 80043e4:	460b      	mov	r3, r1
 80043e6:	70fb      	strb	r3, [r7, #3]
 80043e8:	4613      	mov	r3, r2
 80043ea:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 80043ec:	2300      	movs	r3, #0
 80043ee:	60bb      	str	r3, [r7, #8]
 80043f0:	2300      	movs	r3, #0
 80043f2:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 80043fa:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 80043fc:	78fb      	ldrb	r3, [r7, #3]
 80043fe:	2b02      	cmp	r3, #2
 8004400:	d82d      	bhi.n	800445e <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 8004402:	78fa      	ldrb	r2, [r7, #3]
 8004404:	4613      	mov	r3, r2
 8004406:	005b      	lsls	r3, r3, #1
 8004408:	4413      	add	r3, r2
 800440a:	00db      	lsls	r3, r3, #3
 800440c:	1a9b      	subs	r3, r3, r2
 800440e:	4a2c      	ldr	r2, [pc, #176]	; (80044c0 <RTC_WeekDayNum+0xe4>)
 8004410:	fba2 2303 	umull	r2, r3, r2, r3
 8004414:	085a      	lsrs	r2, r3, #1
 8004416:	78bb      	ldrb	r3, [r7, #2]
 8004418:	441a      	add	r2, r3
 800441a:	68bb      	ldr	r3, [r7, #8]
 800441c:	441a      	add	r2, r3
 800441e:	68bb      	ldr	r3, [r7, #8]
 8004420:	3b01      	subs	r3, #1
 8004422:	089b      	lsrs	r3, r3, #2
 8004424:	441a      	add	r2, r3
 8004426:	68bb      	ldr	r3, [r7, #8]
 8004428:	3b01      	subs	r3, #1
 800442a:	4926      	ldr	r1, [pc, #152]	; (80044c4 <RTC_WeekDayNum+0xe8>)
 800442c:	fba1 1303 	umull	r1, r3, r1, r3
 8004430:	095b      	lsrs	r3, r3, #5
 8004432:	1ad2      	subs	r2, r2, r3
 8004434:	68bb      	ldr	r3, [r7, #8]
 8004436:	3b01      	subs	r3, #1
 8004438:	4922      	ldr	r1, [pc, #136]	; (80044c4 <RTC_WeekDayNum+0xe8>)
 800443a:	fba1 1303 	umull	r1, r3, r1, r3
 800443e:	09db      	lsrs	r3, r3, #7
 8004440:	4413      	add	r3, r2
 8004442:	1d1a      	adds	r2, r3, #4
 8004444:	4b20      	ldr	r3, [pc, #128]	; (80044c8 <RTC_WeekDayNum+0xec>)
 8004446:	fba3 1302 	umull	r1, r3, r3, r2
 800444a:	1ad1      	subs	r1, r2, r3
 800444c:	0849      	lsrs	r1, r1, #1
 800444e:	440b      	add	r3, r1
 8004450:	0899      	lsrs	r1, r3, #2
 8004452:	460b      	mov	r3, r1
 8004454:	00db      	lsls	r3, r3, #3
 8004456:	1a5b      	subs	r3, r3, r1
 8004458:	1ad3      	subs	r3, r2, r3
 800445a:	60fb      	str	r3, [r7, #12]
 800445c:	e029      	b.n	80044b2 <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 800445e:	78fa      	ldrb	r2, [r7, #3]
 8004460:	4613      	mov	r3, r2
 8004462:	005b      	lsls	r3, r3, #1
 8004464:	4413      	add	r3, r2
 8004466:	00db      	lsls	r3, r3, #3
 8004468:	1a9b      	subs	r3, r3, r2
 800446a:	4a15      	ldr	r2, [pc, #84]	; (80044c0 <RTC_WeekDayNum+0xe4>)
 800446c:	fba2 2303 	umull	r2, r3, r2, r3
 8004470:	085a      	lsrs	r2, r3, #1
 8004472:	78bb      	ldrb	r3, [r7, #2]
 8004474:	441a      	add	r2, r3
 8004476:	68bb      	ldr	r3, [r7, #8]
 8004478:	441a      	add	r2, r3
 800447a:	68bb      	ldr	r3, [r7, #8]
 800447c:	089b      	lsrs	r3, r3, #2
 800447e:	441a      	add	r2, r3
 8004480:	68bb      	ldr	r3, [r7, #8]
 8004482:	4910      	ldr	r1, [pc, #64]	; (80044c4 <RTC_WeekDayNum+0xe8>)
 8004484:	fba1 1303 	umull	r1, r3, r1, r3
 8004488:	095b      	lsrs	r3, r3, #5
 800448a:	1ad2      	subs	r2, r2, r3
 800448c:	68bb      	ldr	r3, [r7, #8]
 800448e:	490d      	ldr	r1, [pc, #52]	; (80044c4 <RTC_WeekDayNum+0xe8>)
 8004490:	fba1 1303 	umull	r1, r3, r1, r3
 8004494:	09db      	lsrs	r3, r3, #7
 8004496:	4413      	add	r3, r2
 8004498:	1c9a      	adds	r2, r3, #2
 800449a:	4b0b      	ldr	r3, [pc, #44]	; (80044c8 <RTC_WeekDayNum+0xec>)
 800449c:	fba3 1302 	umull	r1, r3, r3, r2
 80044a0:	1ad1      	subs	r1, r2, r3
 80044a2:	0849      	lsrs	r1, r1, #1
 80044a4:	440b      	add	r3, r1
 80044a6:	0899      	lsrs	r1, r3, #2
 80044a8:	460b      	mov	r3, r1
 80044aa:	00db      	lsls	r3, r3, #3
 80044ac:	1a5b      	subs	r3, r3, r1
 80044ae:	1ad3      	subs	r3, r2, r3
 80044b0:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	b2db      	uxtb	r3, r3
}
 80044b6:	4618      	mov	r0, r3
 80044b8:	3714      	adds	r7, #20
 80044ba:	46bd      	mov	sp, r7
 80044bc:	bc80      	pop	{r7}
 80044be:	4770      	bx	lr
 80044c0:	38e38e39 	.word	0x38e38e39
 80044c4:	51eb851f 	.word	0x51eb851f
 80044c8:	24924925 	.word	0x24924925

080044cc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80044cc:	b580      	push	{r7, lr}
 80044ce:	b082      	sub	sp, #8
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d101      	bne.n	80044de <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80044da:	2301      	movs	r3, #1
 80044dc:	e04c      	b.n	8004578 <HAL_TIM_Base_Init+0xac>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80044e4:	b2db      	uxtb	r3, r3
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d111      	bne.n	800450e <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	2200      	movs	r2, #0
 80044ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 80044f2:	6878      	ldr	r0, [r7, #4]
 80044f4:	f001 f94e 	bl	8005794 <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d102      	bne.n	8004506 <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	4a1f      	ldr	r2, [pc, #124]	; (8004580 <HAL_TIM_Base_Init+0xb4>)
 8004504:	649a      	str	r2, [r3, #72]	; 0x48
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800450a:	6878      	ldr	r0, [r7, #4]
 800450c:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	2202      	movs	r2, #2
 8004512:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681a      	ldr	r2, [r3, #0]
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	3304      	adds	r3, #4
 800451e:	4619      	mov	r1, r3
 8004520:	4610      	mov	r0, r2
 8004522:	f000 fe57 	bl	80051d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	2201      	movs	r2, #1
 800452a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	2201      	movs	r2, #1
 8004532:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	2201      	movs	r2, #1
 800453a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	2201      	movs	r2, #1
 8004542:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	2201      	movs	r2, #1
 800454a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	2201      	movs	r2, #1
 8004552:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	2201      	movs	r2, #1
 800455a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	2201      	movs	r2, #1
 8004562:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	2201      	movs	r2, #1
 800456a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	2201      	movs	r2, #1
 8004572:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004576:	2300      	movs	r3, #0
}
 8004578:	4618      	mov	r0, r3
 800457a:	3708      	adds	r7, #8
 800457c:	46bd      	mov	sp, r7
 800457e:	bd80      	pop	{r7, pc}
 8004580:	0800159d 	.word	0x0800159d

08004584 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004584:	b480      	push	{r7}
 8004586:	b085      	sub	sp, #20
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004592:	b2db      	uxtb	r3, r3
 8004594:	2b01      	cmp	r3, #1
 8004596:	d001      	beq.n	800459c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004598:	2301      	movs	r3, #1
 800459a:	e03c      	b.n	8004616 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	2202      	movs	r2, #2
 80045a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	4a1d      	ldr	r2, [pc, #116]	; (8004620 <HAL_TIM_Base_Start+0x9c>)
 80045aa:	4293      	cmp	r3, r2
 80045ac:	d018      	beq.n	80045e0 <HAL_TIM_Base_Start+0x5c>
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	4a1c      	ldr	r2, [pc, #112]	; (8004624 <HAL_TIM_Base_Start+0xa0>)
 80045b4:	4293      	cmp	r3, r2
 80045b6:	d013      	beq.n	80045e0 <HAL_TIM_Base_Start+0x5c>
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80045c0:	d00e      	beq.n	80045e0 <HAL_TIM_Base_Start+0x5c>
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	4a18      	ldr	r2, [pc, #96]	; (8004628 <HAL_TIM_Base_Start+0xa4>)
 80045c8:	4293      	cmp	r3, r2
 80045ca:	d009      	beq.n	80045e0 <HAL_TIM_Base_Start+0x5c>
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	4a16      	ldr	r2, [pc, #88]	; (800462c <HAL_TIM_Base_Start+0xa8>)
 80045d2:	4293      	cmp	r3, r2
 80045d4:	d004      	beq.n	80045e0 <HAL_TIM_Base_Start+0x5c>
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	4a15      	ldr	r2, [pc, #84]	; (8004630 <HAL_TIM_Base_Start+0xac>)
 80045dc:	4293      	cmp	r3, r2
 80045de:	d111      	bne.n	8004604 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	689b      	ldr	r3, [r3, #8]
 80045e6:	f003 0307 	and.w	r3, r3, #7
 80045ea:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	2b06      	cmp	r3, #6
 80045f0:	d010      	beq.n	8004614 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	681a      	ldr	r2, [r3, #0]
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f042 0201 	orr.w	r2, r2, #1
 8004600:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004602:	e007      	b.n	8004614 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	681a      	ldr	r2, [r3, #0]
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f042 0201 	orr.w	r2, r2, #1
 8004612:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004614:	2300      	movs	r3, #0
}
 8004616:	4618      	mov	r0, r3
 8004618:	3714      	adds	r7, #20
 800461a:	46bd      	mov	sp, r7
 800461c:	bc80      	pop	{r7}
 800461e:	4770      	bx	lr
 8004620:	40012c00 	.word	0x40012c00
 8004624:	40013400 	.word	0x40013400
 8004628:	40000400 	.word	0x40000400
 800462c:	40000800 	.word	0x40000800
 8004630:	40000c00 	.word	0x40000c00

08004634 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004634:	b480      	push	{r7}
 8004636:	b085      	sub	sp, #20
 8004638:	af00      	add	r7, sp, #0
 800463a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004642:	b2db      	uxtb	r3, r3
 8004644:	2b01      	cmp	r3, #1
 8004646:	d001      	beq.n	800464c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004648:	2301      	movs	r3, #1
 800464a:	e044      	b.n	80046d6 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2202      	movs	r2, #2
 8004650:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	68da      	ldr	r2, [r3, #12]
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f042 0201 	orr.w	r2, r2, #1
 8004662:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	4a1d      	ldr	r2, [pc, #116]	; (80046e0 <HAL_TIM_Base_Start_IT+0xac>)
 800466a:	4293      	cmp	r3, r2
 800466c:	d018      	beq.n	80046a0 <HAL_TIM_Base_Start_IT+0x6c>
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	4a1c      	ldr	r2, [pc, #112]	; (80046e4 <HAL_TIM_Base_Start_IT+0xb0>)
 8004674:	4293      	cmp	r3, r2
 8004676:	d013      	beq.n	80046a0 <HAL_TIM_Base_Start_IT+0x6c>
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004680:	d00e      	beq.n	80046a0 <HAL_TIM_Base_Start_IT+0x6c>
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	4a18      	ldr	r2, [pc, #96]	; (80046e8 <HAL_TIM_Base_Start_IT+0xb4>)
 8004688:	4293      	cmp	r3, r2
 800468a:	d009      	beq.n	80046a0 <HAL_TIM_Base_Start_IT+0x6c>
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	4a16      	ldr	r2, [pc, #88]	; (80046ec <HAL_TIM_Base_Start_IT+0xb8>)
 8004692:	4293      	cmp	r3, r2
 8004694:	d004      	beq.n	80046a0 <HAL_TIM_Base_Start_IT+0x6c>
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	4a15      	ldr	r2, [pc, #84]	; (80046f0 <HAL_TIM_Base_Start_IT+0xbc>)
 800469c:	4293      	cmp	r3, r2
 800469e:	d111      	bne.n	80046c4 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	689b      	ldr	r3, [r3, #8]
 80046a6:	f003 0307 	and.w	r3, r3, #7
 80046aa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	2b06      	cmp	r3, #6
 80046b0:	d010      	beq.n	80046d4 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	681a      	ldr	r2, [r3, #0]
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f042 0201 	orr.w	r2, r2, #1
 80046c0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80046c2:	e007      	b.n	80046d4 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	681a      	ldr	r2, [r3, #0]
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f042 0201 	orr.w	r2, r2, #1
 80046d2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80046d4:	2300      	movs	r3, #0
}
 80046d6:	4618      	mov	r0, r3
 80046d8:	3714      	adds	r7, #20
 80046da:	46bd      	mov	sp, r7
 80046dc:	bc80      	pop	{r7}
 80046de:	4770      	bx	lr
 80046e0:	40012c00 	.word	0x40012c00
 80046e4:	40013400 	.word	0x40013400
 80046e8:	40000400 	.word	0x40000400
 80046ec:	40000800 	.word	0x40000800
 80046f0:	40000c00 	.word	0x40000c00

080046f4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80046f4:	b580      	push	{r7, lr}
 80046f6:	b082      	sub	sp, #8
 80046f8:	af00      	add	r7, sp, #0
 80046fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d101      	bne.n	8004706 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004702:	2301      	movs	r3, #1
 8004704:	e04c      	b.n	80047a0 <HAL_TIM_PWM_Init+0xac>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800470c:	b2db      	uxtb	r3, r3
 800470e:	2b00      	cmp	r3, #0
 8004710:	d111      	bne.n	8004736 <HAL_TIM_PWM_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	2200      	movs	r2, #0
 8004716:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800471a:	6878      	ldr	r0, [r7, #4]
 800471c:	f001 f83a 	bl	8005794 <TIM_ResetCallback>

    if (htim->PWM_MspInitCallback == NULL)
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004724:	2b00      	cmp	r3, #0
 8004726:	d102      	bne.n	800472e <HAL_TIM_PWM_Init+0x3a>
    {
      htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	4a1f      	ldr	r2, [pc, #124]	; (80047a8 <HAL_TIM_PWM_Init+0xb4>)
 800472c:	661a      	str	r2, [r3, #96]	; 0x60
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004732:	6878      	ldr	r0, [r7, #4]
 8004734:	4798      	blx	r3
    HAL_TIM_PWM_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	2202      	movs	r2, #2
 800473a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681a      	ldr	r2, [r3, #0]
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	3304      	adds	r3, #4
 8004746:	4619      	mov	r1, r3
 8004748:	4610      	mov	r0, r2
 800474a:	f000 fd43 	bl	80051d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	2201      	movs	r2, #1
 8004752:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	2201      	movs	r2, #1
 800475a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	2201      	movs	r2, #1
 8004762:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	2201      	movs	r2, #1
 800476a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	2201      	movs	r2, #1
 8004772:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	2201      	movs	r2, #1
 800477a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	2201      	movs	r2, #1
 8004782:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	2201      	movs	r2, #1
 800478a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	2201      	movs	r2, #1
 8004792:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	2201      	movs	r2, #1
 800479a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800479e:	2300      	movs	r3, #0
}
 80047a0:	4618      	mov	r0, r3
 80047a2:	3708      	adds	r7, #8
 80047a4:	46bd      	mov	sp, r7
 80047a6:	bd80      	pop	{r7, pc}
 80047a8:	080047ad 	.word	0x080047ad

080047ac <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80047ac:	b480      	push	{r7}
 80047ae:	b083      	sub	sp, #12
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80047b4:	bf00      	nop
 80047b6:	370c      	adds	r7, #12
 80047b8:	46bd      	mov	sp, r7
 80047ba:	bc80      	pop	{r7}
 80047bc:	4770      	bx	lr
	...

080047c0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80047c0:	b580      	push	{r7, lr}
 80047c2:	b084      	sub	sp, #16
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	6078      	str	r0, [r7, #4]
 80047c8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80047ca:	683b      	ldr	r3, [r7, #0]
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d109      	bne.n	80047e4 <HAL_TIM_PWM_Start+0x24>
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80047d6:	b2db      	uxtb	r3, r3
 80047d8:	2b01      	cmp	r3, #1
 80047da:	bf14      	ite	ne
 80047dc:	2301      	movne	r3, #1
 80047de:	2300      	moveq	r3, #0
 80047e0:	b2db      	uxtb	r3, r3
 80047e2:	e022      	b.n	800482a <HAL_TIM_PWM_Start+0x6a>
 80047e4:	683b      	ldr	r3, [r7, #0]
 80047e6:	2b04      	cmp	r3, #4
 80047e8:	d109      	bne.n	80047fe <HAL_TIM_PWM_Start+0x3e>
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80047f0:	b2db      	uxtb	r3, r3
 80047f2:	2b01      	cmp	r3, #1
 80047f4:	bf14      	ite	ne
 80047f6:	2301      	movne	r3, #1
 80047f8:	2300      	moveq	r3, #0
 80047fa:	b2db      	uxtb	r3, r3
 80047fc:	e015      	b.n	800482a <HAL_TIM_PWM_Start+0x6a>
 80047fe:	683b      	ldr	r3, [r7, #0]
 8004800:	2b08      	cmp	r3, #8
 8004802:	d109      	bne.n	8004818 <HAL_TIM_PWM_Start+0x58>
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800480a:	b2db      	uxtb	r3, r3
 800480c:	2b01      	cmp	r3, #1
 800480e:	bf14      	ite	ne
 8004810:	2301      	movne	r3, #1
 8004812:	2300      	moveq	r3, #0
 8004814:	b2db      	uxtb	r3, r3
 8004816:	e008      	b.n	800482a <HAL_TIM_PWM_Start+0x6a>
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800481e:	b2db      	uxtb	r3, r3
 8004820:	2b01      	cmp	r3, #1
 8004822:	bf14      	ite	ne
 8004824:	2301      	movne	r3, #1
 8004826:	2300      	moveq	r3, #0
 8004828:	b2db      	uxtb	r3, r3
 800482a:	2b00      	cmp	r3, #0
 800482c:	d001      	beq.n	8004832 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800482e:	2301      	movs	r3, #1
 8004830:	e072      	b.n	8004918 <HAL_TIM_PWM_Start+0x158>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004832:	683b      	ldr	r3, [r7, #0]
 8004834:	2b00      	cmp	r3, #0
 8004836:	d104      	bne.n	8004842 <HAL_TIM_PWM_Start+0x82>
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2202      	movs	r2, #2
 800483c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004840:	e013      	b.n	800486a <HAL_TIM_PWM_Start+0xaa>
 8004842:	683b      	ldr	r3, [r7, #0]
 8004844:	2b04      	cmp	r3, #4
 8004846:	d104      	bne.n	8004852 <HAL_TIM_PWM_Start+0x92>
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2202      	movs	r2, #2
 800484c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004850:	e00b      	b.n	800486a <HAL_TIM_PWM_Start+0xaa>
 8004852:	683b      	ldr	r3, [r7, #0]
 8004854:	2b08      	cmp	r3, #8
 8004856:	d104      	bne.n	8004862 <HAL_TIM_PWM_Start+0xa2>
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2202      	movs	r2, #2
 800485c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004860:	e003      	b.n	800486a <HAL_TIM_PWM_Start+0xaa>
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	2202      	movs	r2, #2
 8004866:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	2201      	movs	r2, #1
 8004870:	6839      	ldr	r1, [r7, #0]
 8004872:	4618      	mov	r0, r3
 8004874:	f000 ff6a 	bl	800574c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	4a28      	ldr	r2, [pc, #160]	; (8004920 <HAL_TIM_PWM_Start+0x160>)
 800487e:	4293      	cmp	r3, r2
 8004880:	d004      	beq.n	800488c <HAL_TIM_PWM_Start+0xcc>
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	4a27      	ldr	r2, [pc, #156]	; (8004924 <HAL_TIM_PWM_Start+0x164>)
 8004888:	4293      	cmp	r3, r2
 800488a:	d101      	bne.n	8004890 <HAL_TIM_PWM_Start+0xd0>
 800488c:	2301      	movs	r3, #1
 800488e:	e000      	b.n	8004892 <HAL_TIM_PWM_Start+0xd2>
 8004890:	2300      	movs	r3, #0
 8004892:	2b00      	cmp	r3, #0
 8004894:	d007      	beq.n	80048a6 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80048a4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	4a1d      	ldr	r2, [pc, #116]	; (8004920 <HAL_TIM_PWM_Start+0x160>)
 80048ac:	4293      	cmp	r3, r2
 80048ae:	d018      	beq.n	80048e2 <HAL_TIM_PWM_Start+0x122>
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	4a1b      	ldr	r2, [pc, #108]	; (8004924 <HAL_TIM_PWM_Start+0x164>)
 80048b6:	4293      	cmp	r3, r2
 80048b8:	d013      	beq.n	80048e2 <HAL_TIM_PWM_Start+0x122>
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80048c2:	d00e      	beq.n	80048e2 <HAL_TIM_PWM_Start+0x122>
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	4a17      	ldr	r2, [pc, #92]	; (8004928 <HAL_TIM_PWM_Start+0x168>)
 80048ca:	4293      	cmp	r3, r2
 80048cc:	d009      	beq.n	80048e2 <HAL_TIM_PWM_Start+0x122>
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	4a16      	ldr	r2, [pc, #88]	; (800492c <HAL_TIM_PWM_Start+0x16c>)
 80048d4:	4293      	cmp	r3, r2
 80048d6:	d004      	beq.n	80048e2 <HAL_TIM_PWM_Start+0x122>
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	4a14      	ldr	r2, [pc, #80]	; (8004930 <HAL_TIM_PWM_Start+0x170>)
 80048de:	4293      	cmp	r3, r2
 80048e0:	d111      	bne.n	8004906 <HAL_TIM_PWM_Start+0x146>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	689b      	ldr	r3, [r3, #8]
 80048e8:	f003 0307 	and.w	r3, r3, #7
 80048ec:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	2b06      	cmp	r3, #6
 80048f2:	d010      	beq.n	8004916 <HAL_TIM_PWM_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	681a      	ldr	r2, [r3, #0]
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	f042 0201 	orr.w	r2, r2, #1
 8004902:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004904:	e007      	b.n	8004916 <HAL_TIM_PWM_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	681a      	ldr	r2, [r3, #0]
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f042 0201 	orr.w	r2, r2, #1
 8004914:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004916:	2300      	movs	r3, #0
}
 8004918:	4618      	mov	r0, r3
 800491a:	3710      	adds	r7, #16
 800491c:	46bd      	mov	sp, r7
 800491e:	bd80      	pop	{r7, pc}
 8004920:	40012c00 	.word	0x40012c00
 8004924:	40013400 	.word	0x40013400
 8004928:	40000400 	.word	0x40000400
 800492c:	40000800 	.word	0x40000800
 8004930:	40000c00 	.word	0x40000c00

08004934 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8004934:	b580      	push	{r7, lr}
 8004936:	b086      	sub	sp, #24
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
 800493c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	2b00      	cmp	r3, #0
 8004942:	d101      	bne.n	8004948 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004944:	2301      	movs	r3, #1
 8004946:	e09e      	b.n	8004a86 <HAL_TIM_Encoder_Init+0x152>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800494e:	b2db      	uxtb	r3, r3
 8004950:	2b00      	cmp	r3, #0
 8004952:	d111      	bne.n	8004978 <HAL_TIM_Encoder_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2200      	movs	r2, #0
 8004958:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800495c:	6878      	ldr	r0, [r7, #4]
 800495e:	f000 ff19 	bl	8005794 <TIM_ResetCallback>

    if (htim->Encoder_MspInitCallback == NULL)
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004966:	2b00      	cmp	r3, #0
 8004968:	d102      	bne.n	8004970 <HAL_TIM_Encoder_Init+0x3c>
    {
      htim->Encoder_MspInitCallback = HAL_TIM_Encoder_MspInit;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	4a48      	ldr	r2, [pc, #288]	; (8004a90 <HAL_TIM_Encoder_Init+0x15c>)
 800496e:	671a      	str	r2, [r3, #112]	; 0x70
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004974:	6878      	ldr	r0, [r7, #4]
 8004976:	4798      	blx	r3
    HAL_TIM_Encoder_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	2202      	movs	r2, #2
 800497c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	689b      	ldr	r3, [r3, #8]
 8004986:	687a      	ldr	r2, [r7, #4]
 8004988:	6812      	ldr	r2, [r2, #0]
 800498a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800498e:	f023 0307 	bic.w	r3, r3, #7
 8004992:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681a      	ldr	r2, [r3, #0]
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	3304      	adds	r3, #4
 800499c:	4619      	mov	r1, r3
 800499e:	4610      	mov	r0, r2
 80049a0:	f000 fc18 	bl	80051d4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	689b      	ldr	r3, [r3, #8]
 80049aa:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	699b      	ldr	r3, [r3, #24]
 80049b2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	6a1b      	ldr	r3, [r3, #32]
 80049ba:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80049bc:	683b      	ldr	r3, [r7, #0]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	697a      	ldr	r2, [r7, #20]
 80049c2:	4313      	orrs	r3, r2
 80049c4:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80049c6:	693b      	ldr	r3, [r7, #16]
 80049c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80049cc:	f023 0303 	bic.w	r3, r3, #3
 80049d0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80049d2:	683b      	ldr	r3, [r7, #0]
 80049d4:	689a      	ldr	r2, [r3, #8]
 80049d6:	683b      	ldr	r3, [r7, #0]
 80049d8:	699b      	ldr	r3, [r3, #24]
 80049da:	021b      	lsls	r3, r3, #8
 80049dc:	4313      	orrs	r3, r2
 80049de:	693a      	ldr	r2, [r7, #16]
 80049e0:	4313      	orrs	r3, r2
 80049e2:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80049e4:	693b      	ldr	r3, [r7, #16]
 80049e6:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80049ea:	f023 030c 	bic.w	r3, r3, #12
 80049ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80049f0:	693b      	ldr	r3, [r7, #16]
 80049f2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80049f6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80049fa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80049fc:	683b      	ldr	r3, [r7, #0]
 80049fe:	68da      	ldr	r2, [r3, #12]
 8004a00:	683b      	ldr	r3, [r7, #0]
 8004a02:	69db      	ldr	r3, [r3, #28]
 8004a04:	021b      	lsls	r3, r3, #8
 8004a06:	4313      	orrs	r3, r2
 8004a08:	693a      	ldr	r2, [r7, #16]
 8004a0a:	4313      	orrs	r3, r2
 8004a0c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004a0e:	683b      	ldr	r3, [r7, #0]
 8004a10:	691b      	ldr	r3, [r3, #16]
 8004a12:	011a      	lsls	r2, r3, #4
 8004a14:	683b      	ldr	r3, [r7, #0]
 8004a16:	6a1b      	ldr	r3, [r3, #32]
 8004a18:	031b      	lsls	r3, r3, #12
 8004a1a:	4313      	orrs	r3, r2
 8004a1c:	693a      	ldr	r2, [r7, #16]
 8004a1e:	4313      	orrs	r3, r2
 8004a20:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8004a28:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004a2a:	683b      	ldr	r3, [r7, #0]
 8004a2c:	685a      	ldr	r2, [r3, #4]
 8004a2e:	683b      	ldr	r3, [r7, #0]
 8004a30:	695b      	ldr	r3, [r3, #20]
 8004a32:	011b      	lsls	r3, r3, #4
 8004a34:	4313      	orrs	r3, r2
 8004a36:	68fa      	ldr	r2, [r7, #12]
 8004a38:	4313      	orrs	r3, r2
 8004a3a:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	697a      	ldr	r2, [r7, #20]
 8004a42:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	693a      	ldr	r2, [r7, #16]
 8004a4a:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	68fa      	ldr	r2, [r7, #12]
 8004a52:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	2201      	movs	r2, #1
 8004a58:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	2201      	movs	r2, #1
 8004a60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	2201      	movs	r2, #1
 8004a68:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	2201      	movs	r2, #1
 8004a70:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	2201      	movs	r2, #1
 8004a78:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	2201      	movs	r2, #1
 8004a80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004a84:	2300      	movs	r3, #0
}
 8004a86:	4618      	mov	r0, r3
 8004a88:	3718      	adds	r7, #24
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	bd80      	pop	{r7, pc}
 8004a8e:	bf00      	nop
 8004a90:	08001639 	.word	0x08001639

08004a94 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004a94:	b580      	push	{r7, lr}
 8004a96:	b084      	sub	sp, #16
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	6078      	str	r0, [r7, #4]
 8004a9c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004aa4:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004aac:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004ab4:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004abc:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8004abe:	683b      	ldr	r3, [r7, #0]
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d110      	bne.n	8004ae6 <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004ac4:	7bfb      	ldrb	r3, [r7, #15]
 8004ac6:	2b01      	cmp	r3, #1
 8004ac8:	d102      	bne.n	8004ad0 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8004aca:	7b7b      	ldrb	r3, [r7, #13]
 8004acc:	2b01      	cmp	r3, #1
 8004ace:	d001      	beq.n	8004ad4 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 8004ad0:	2301      	movs	r3, #1
 8004ad2:	e089      	b.n	8004be8 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	2202      	movs	r2, #2
 8004ad8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2202      	movs	r2, #2
 8004ae0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004ae4:	e031      	b.n	8004b4a <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8004ae6:	683b      	ldr	r3, [r7, #0]
 8004ae8:	2b04      	cmp	r3, #4
 8004aea:	d110      	bne.n	8004b0e <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004aec:	7bbb      	ldrb	r3, [r7, #14]
 8004aee:	2b01      	cmp	r3, #1
 8004af0:	d102      	bne.n	8004af8 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004af2:	7b3b      	ldrb	r3, [r7, #12]
 8004af4:	2b01      	cmp	r3, #1
 8004af6:	d001      	beq.n	8004afc <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 8004af8:	2301      	movs	r3, #1
 8004afa:	e075      	b.n	8004be8 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	2202      	movs	r2, #2
 8004b00:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	2202      	movs	r2, #2
 8004b08:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004b0c:	e01d      	b.n	8004b4a <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004b0e:	7bfb      	ldrb	r3, [r7, #15]
 8004b10:	2b01      	cmp	r3, #1
 8004b12:	d108      	bne.n	8004b26 <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004b14:	7bbb      	ldrb	r3, [r7, #14]
 8004b16:	2b01      	cmp	r3, #1
 8004b18:	d105      	bne.n	8004b26 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004b1a:	7b7b      	ldrb	r3, [r7, #13]
 8004b1c:	2b01      	cmp	r3, #1
 8004b1e:	d102      	bne.n	8004b26 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004b20:	7b3b      	ldrb	r3, [r7, #12]
 8004b22:	2b01      	cmp	r3, #1
 8004b24:	d001      	beq.n	8004b2a <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 8004b26:	2301      	movs	r3, #1
 8004b28:	e05e      	b.n	8004be8 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	2202      	movs	r2, #2
 8004b2e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	2202      	movs	r2, #2
 8004b36:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	2202      	movs	r2, #2
 8004b3e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	2202      	movs	r2, #2
 8004b46:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 8004b4a:	683b      	ldr	r3, [r7, #0]
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d003      	beq.n	8004b58 <HAL_TIM_Encoder_Start_IT+0xc4>
 8004b50:	683b      	ldr	r3, [r7, #0]
 8004b52:	2b04      	cmp	r3, #4
 8004b54:	d010      	beq.n	8004b78 <HAL_TIM_Encoder_Start_IT+0xe4>
 8004b56:	e01f      	b.n	8004b98 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	2201      	movs	r2, #1
 8004b5e:	2100      	movs	r1, #0
 8004b60:	4618      	mov	r0, r3
 8004b62:	f000 fdf3 	bl	800574c <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	68da      	ldr	r2, [r3, #12]
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f042 0202 	orr.w	r2, r2, #2
 8004b74:	60da      	str	r2, [r3, #12]
      break;
 8004b76:	e02e      	b.n	8004bd6 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	2201      	movs	r2, #1
 8004b7e:	2104      	movs	r1, #4
 8004b80:	4618      	mov	r0, r3
 8004b82:	f000 fde3 	bl	800574c <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	68da      	ldr	r2, [r3, #12]
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	f042 0204 	orr.w	r2, r2, #4
 8004b94:	60da      	str	r2, [r3, #12]
      break;
 8004b96:	e01e      	b.n	8004bd6 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	2201      	movs	r2, #1
 8004b9e:	2100      	movs	r1, #0
 8004ba0:	4618      	mov	r0, r3
 8004ba2:	f000 fdd3 	bl	800574c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	2201      	movs	r2, #1
 8004bac:	2104      	movs	r1, #4
 8004bae:	4618      	mov	r0, r3
 8004bb0:	f000 fdcc 	bl	800574c <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	68da      	ldr	r2, [r3, #12]
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	f042 0202 	orr.w	r2, r2, #2
 8004bc2:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	68da      	ldr	r2, [r3, #12]
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	f042 0204 	orr.w	r2, r2, #4
 8004bd2:	60da      	str	r2, [r3, #12]
      break;
 8004bd4:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	681a      	ldr	r2, [r3, #0]
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	f042 0201 	orr.w	r2, r2, #1
 8004be4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004be6:	2300      	movs	r3, #0
}
 8004be8:	4618      	mov	r0, r3
 8004bea:	3710      	adds	r7, #16
 8004bec:	46bd      	mov	sp, r7
 8004bee:	bd80      	pop	{r7, pc}

08004bf0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004bf0:	b580      	push	{r7, lr}
 8004bf2:	b082      	sub	sp, #8
 8004bf4:	af00      	add	r7, sp, #0
 8004bf6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	691b      	ldr	r3, [r3, #16]
 8004bfe:	f003 0302 	and.w	r3, r3, #2
 8004c02:	2b02      	cmp	r3, #2
 8004c04:	d128      	bne.n	8004c58 <HAL_TIM_IRQHandler+0x68>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	68db      	ldr	r3, [r3, #12]
 8004c0c:	f003 0302 	and.w	r3, r3, #2
 8004c10:	2b02      	cmp	r3, #2
 8004c12:	d121      	bne.n	8004c58 <HAL_TIM_IRQHandler+0x68>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	f06f 0202 	mvn.w	r2, #2
 8004c1c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	2201      	movs	r2, #1
 8004c22:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	699b      	ldr	r3, [r3, #24]
 8004c2a:	f003 0303 	and.w	r3, r3, #3
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d005      	beq.n	8004c3e <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c38:	6878      	ldr	r0, [r7, #4]
 8004c3a:	4798      	blx	r3
 8004c3c:	e009      	b.n	8004c52 <HAL_TIM_IRQHandler+0x62>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004c44:	6878      	ldr	r0, [r7, #4]
 8004c46:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004c4e:	6878      	ldr	r0, [r7, #4]
 8004c50:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	2200      	movs	r2, #0
 8004c56:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	691b      	ldr	r3, [r3, #16]
 8004c5e:	f003 0304 	and.w	r3, r3, #4
 8004c62:	2b04      	cmp	r3, #4
 8004c64:	d128      	bne.n	8004cb8 <HAL_TIM_IRQHandler+0xc8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	68db      	ldr	r3, [r3, #12]
 8004c6c:	f003 0304 	and.w	r3, r3, #4
 8004c70:	2b04      	cmp	r3, #4
 8004c72:	d121      	bne.n	8004cb8 <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f06f 0204 	mvn.w	r2, #4
 8004c7c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	2202      	movs	r2, #2
 8004c82:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	699b      	ldr	r3, [r3, #24]
 8004c8a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d005      	beq.n	8004c9e <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c98:	6878      	ldr	r0, [r7, #4]
 8004c9a:	4798      	blx	r3
 8004c9c:	e009      	b.n	8004cb2 <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004ca4:	6878      	ldr	r0, [r7, #4]
 8004ca6:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004cae:	6878      	ldr	r0, [r7, #4]
 8004cb0:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	691b      	ldr	r3, [r3, #16]
 8004cbe:	f003 0308 	and.w	r3, r3, #8
 8004cc2:	2b08      	cmp	r3, #8
 8004cc4:	d128      	bne.n	8004d18 <HAL_TIM_IRQHandler+0x128>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	68db      	ldr	r3, [r3, #12]
 8004ccc:	f003 0308 	and.w	r3, r3, #8
 8004cd0:	2b08      	cmp	r3, #8
 8004cd2:	d121      	bne.n	8004d18 <HAL_TIM_IRQHandler+0x128>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f06f 0208 	mvn.w	r2, #8
 8004cdc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	2204      	movs	r2, #4
 8004ce2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	69db      	ldr	r3, [r3, #28]
 8004cea:	f003 0303 	and.w	r3, r3, #3
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d005      	beq.n	8004cfe <HAL_TIM_IRQHandler+0x10e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004cf8:	6878      	ldr	r0, [r7, #4]
 8004cfa:	4798      	blx	r3
 8004cfc:	e009      	b.n	8004d12 <HAL_TIM_IRQHandler+0x122>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004d04:	6878      	ldr	r0, [r7, #4]
 8004d06:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004d0e:	6878      	ldr	r0, [r7, #4]
 8004d10:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	2200      	movs	r2, #0
 8004d16:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	691b      	ldr	r3, [r3, #16]
 8004d1e:	f003 0310 	and.w	r3, r3, #16
 8004d22:	2b10      	cmp	r3, #16
 8004d24:	d128      	bne.n	8004d78 <HAL_TIM_IRQHandler+0x188>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	68db      	ldr	r3, [r3, #12]
 8004d2c:	f003 0310 	and.w	r3, r3, #16
 8004d30:	2b10      	cmp	r3, #16
 8004d32:	d121      	bne.n	8004d78 <HAL_TIM_IRQHandler+0x188>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f06f 0210 	mvn.w	r2, #16
 8004d3c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	2208      	movs	r2, #8
 8004d42:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	69db      	ldr	r3, [r3, #28]
 8004d4a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d005      	beq.n	8004d5e <HAL_TIM_IRQHandler+0x16e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d58:	6878      	ldr	r0, [r7, #4]
 8004d5a:	4798      	blx	r3
 8004d5c:	e009      	b.n	8004d72 <HAL_TIM_IRQHandler+0x182>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004d64:	6878      	ldr	r0, [r7, #4]
 8004d66:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004d6e:	6878      	ldr	r0, [r7, #4]
 8004d70:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	2200      	movs	r2, #0
 8004d76:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	691b      	ldr	r3, [r3, #16]
 8004d7e:	f003 0301 	and.w	r3, r3, #1
 8004d82:	2b01      	cmp	r3, #1
 8004d84:	d110      	bne.n	8004da8 <HAL_TIM_IRQHandler+0x1b8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	68db      	ldr	r3, [r3, #12]
 8004d8c:	f003 0301 	and.w	r3, r3, #1
 8004d90:	2b01      	cmp	r3, #1
 8004d92:	d109      	bne.n	8004da8 <HAL_TIM_IRQHandler+0x1b8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	f06f 0201 	mvn.w	r2, #1
 8004d9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004da4:	6878      	ldr	r0, [r7, #4]
 8004da6:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	691b      	ldr	r3, [r3, #16]
 8004dae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004db2:	2b80      	cmp	r3, #128	; 0x80
 8004db4:	d110      	bne.n	8004dd8 <HAL_TIM_IRQHandler+0x1e8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	68db      	ldr	r3, [r3, #12]
 8004dbc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004dc0:	2b80      	cmp	r3, #128	; 0x80
 8004dc2:	d109      	bne.n	8004dd8 <HAL_TIM_IRQHandler+0x1e8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004dcc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8004dd4:	6878      	ldr	r0, [r7, #4]
 8004dd6:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	691b      	ldr	r3, [r3, #16]
 8004dde:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004de2:	2b40      	cmp	r3, #64	; 0x40
 8004de4:	d110      	bne.n	8004e08 <HAL_TIM_IRQHandler+0x218>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	68db      	ldr	r3, [r3, #12]
 8004dec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004df0:	2b40      	cmp	r3, #64	; 0x40
 8004df2:	d109      	bne.n	8004e08 <HAL_TIM_IRQHandler+0x218>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004dfc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e04:	6878      	ldr	r0, [r7, #4]
 8004e06:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	691b      	ldr	r3, [r3, #16]
 8004e0e:	f003 0320 	and.w	r3, r3, #32
 8004e12:	2b20      	cmp	r3, #32
 8004e14:	d110      	bne.n	8004e38 <HAL_TIM_IRQHandler+0x248>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	68db      	ldr	r3, [r3, #12]
 8004e1c:	f003 0320 	and.w	r3, r3, #32
 8004e20:	2b20      	cmp	r3, #32
 8004e22:	d109      	bne.n	8004e38 <HAL_TIM_IRQHandler+0x248>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f06f 0220 	mvn.w	r2, #32
 8004e2c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004e34:	6878      	ldr	r0, [r7, #4]
 8004e36:	4798      	blx	r3
#else
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004e38:	bf00      	nop
 8004e3a:	3708      	adds	r7, #8
 8004e3c:	46bd      	mov	sp, r7
 8004e3e:	bd80      	pop	{r7, pc}

08004e40 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	b084      	sub	sp, #16
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	60f8      	str	r0, [r7, #12]
 8004e48:	60b9      	str	r1, [r7, #8]
 8004e4a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e52:	2b01      	cmp	r3, #1
 8004e54:	d101      	bne.n	8004e5a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8004e56:	2302      	movs	r3, #2
 8004e58:	e0ac      	b.n	8004fb4 <HAL_TIM_PWM_ConfigChannel+0x174>
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	2201      	movs	r2, #1
 8004e5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	2b0c      	cmp	r3, #12
 8004e66:	f200 809f 	bhi.w	8004fa8 <HAL_TIM_PWM_ConfigChannel+0x168>
 8004e6a:	a201      	add	r2, pc, #4	; (adr r2, 8004e70 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8004e6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e70:	08004ea5 	.word	0x08004ea5
 8004e74:	08004fa9 	.word	0x08004fa9
 8004e78:	08004fa9 	.word	0x08004fa9
 8004e7c:	08004fa9 	.word	0x08004fa9
 8004e80:	08004ee5 	.word	0x08004ee5
 8004e84:	08004fa9 	.word	0x08004fa9
 8004e88:	08004fa9 	.word	0x08004fa9
 8004e8c:	08004fa9 	.word	0x08004fa9
 8004e90:	08004f27 	.word	0x08004f27
 8004e94:	08004fa9 	.word	0x08004fa9
 8004e98:	08004fa9 	.word	0x08004fa9
 8004e9c:	08004fa9 	.word	0x08004fa9
 8004ea0:	08004f67 	.word	0x08004f67
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	68b9      	ldr	r1, [r7, #8]
 8004eaa:	4618      	mov	r0, r3
 8004eac:	f000 fa0c 	bl	80052c8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	699a      	ldr	r2, [r3, #24]
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	f042 0208 	orr.w	r2, r2, #8
 8004ebe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	699a      	ldr	r2, [r3, #24]
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f022 0204 	bic.w	r2, r2, #4
 8004ece:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	6999      	ldr	r1, [r3, #24]
 8004ed6:	68bb      	ldr	r3, [r7, #8]
 8004ed8:	691a      	ldr	r2, [r3, #16]
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	430a      	orrs	r2, r1
 8004ee0:	619a      	str	r2, [r3, #24]
      break;
 8004ee2:	e062      	b.n	8004faa <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	68b9      	ldr	r1, [r7, #8]
 8004eea:	4618      	mov	r0, r3
 8004eec:	f000 fa5c 	bl	80053a8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	699a      	ldr	r2, [r3, #24]
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004efe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	699a      	ldr	r2, [r3, #24]
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004f0e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	6999      	ldr	r1, [r3, #24]
 8004f16:	68bb      	ldr	r3, [r7, #8]
 8004f18:	691b      	ldr	r3, [r3, #16]
 8004f1a:	021a      	lsls	r2, r3, #8
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	430a      	orrs	r2, r1
 8004f22:	619a      	str	r2, [r3, #24]
      break;
 8004f24:	e041      	b.n	8004faa <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	68b9      	ldr	r1, [r7, #8]
 8004f2c:	4618      	mov	r0, r3
 8004f2e:	f000 faaf 	bl	8005490 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	69da      	ldr	r2, [r3, #28]
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f042 0208 	orr.w	r2, r2, #8
 8004f40:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	69da      	ldr	r2, [r3, #28]
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	f022 0204 	bic.w	r2, r2, #4
 8004f50:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	69d9      	ldr	r1, [r3, #28]
 8004f58:	68bb      	ldr	r3, [r7, #8]
 8004f5a:	691a      	ldr	r2, [r3, #16]
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	430a      	orrs	r2, r1
 8004f62:	61da      	str	r2, [r3, #28]
      break;
 8004f64:	e021      	b.n	8004faa <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	68b9      	ldr	r1, [r7, #8]
 8004f6c:	4618      	mov	r0, r3
 8004f6e:	f000 fb03 	bl	8005578 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	69da      	ldr	r2, [r3, #28]
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004f80:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	69da      	ldr	r2, [r3, #28]
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004f90:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	69d9      	ldr	r1, [r3, #28]
 8004f98:	68bb      	ldr	r3, [r7, #8]
 8004f9a:	691b      	ldr	r3, [r3, #16]
 8004f9c:	021a      	lsls	r2, r3, #8
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	430a      	orrs	r2, r1
 8004fa4:	61da      	str	r2, [r3, #28]
      break;
 8004fa6:	e000      	b.n	8004faa <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8004fa8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	2200      	movs	r2, #0
 8004fae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004fb2:	2300      	movs	r3, #0
}
 8004fb4:	4618      	mov	r0, r3
 8004fb6:	3710      	adds	r7, #16
 8004fb8:	46bd      	mov	sp, r7
 8004fba:	bd80      	pop	{r7, pc}

08004fbc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004fbc:	b580      	push	{r7, lr}
 8004fbe:	b084      	sub	sp, #16
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	6078      	str	r0, [r7, #4]
 8004fc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004fcc:	2b01      	cmp	r3, #1
 8004fce:	d101      	bne.n	8004fd4 <HAL_TIM_ConfigClockSource+0x18>
 8004fd0:	2302      	movs	r3, #2
 8004fd2:	e0b3      	b.n	800513c <HAL_TIM_ConfigClockSource+0x180>
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	2201      	movs	r2, #1
 8004fd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	2202      	movs	r2, #2
 8004fe0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	689b      	ldr	r3, [r3, #8]
 8004fea:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004ff2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004ffa:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	68fa      	ldr	r2, [r7, #12]
 8005002:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005004:	683b      	ldr	r3, [r7, #0]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800500c:	d03e      	beq.n	800508c <HAL_TIM_ConfigClockSource+0xd0>
 800500e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005012:	f200 8087 	bhi.w	8005124 <HAL_TIM_ConfigClockSource+0x168>
 8005016:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800501a:	f000 8085 	beq.w	8005128 <HAL_TIM_ConfigClockSource+0x16c>
 800501e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005022:	d87f      	bhi.n	8005124 <HAL_TIM_ConfigClockSource+0x168>
 8005024:	2b70      	cmp	r3, #112	; 0x70
 8005026:	d01a      	beq.n	800505e <HAL_TIM_ConfigClockSource+0xa2>
 8005028:	2b70      	cmp	r3, #112	; 0x70
 800502a:	d87b      	bhi.n	8005124 <HAL_TIM_ConfigClockSource+0x168>
 800502c:	2b60      	cmp	r3, #96	; 0x60
 800502e:	d050      	beq.n	80050d2 <HAL_TIM_ConfigClockSource+0x116>
 8005030:	2b60      	cmp	r3, #96	; 0x60
 8005032:	d877      	bhi.n	8005124 <HAL_TIM_ConfigClockSource+0x168>
 8005034:	2b50      	cmp	r3, #80	; 0x50
 8005036:	d03c      	beq.n	80050b2 <HAL_TIM_ConfigClockSource+0xf6>
 8005038:	2b50      	cmp	r3, #80	; 0x50
 800503a:	d873      	bhi.n	8005124 <HAL_TIM_ConfigClockSource+0x168>
 800503c:	2b40      	cmp	r3, #64	; 0x40
 800503e:	d058      	beq.n	80050f2 <HAL_TIM_ConfigClockSource+0x136>
 8005040:	2b40      	cmp	r3, #64	; 0x40
 8005042:	d86f      	bhi.n	8005124 <HAL_TIM_ConfigClockSource+0x168>
 8005044:	2b30      	cmp	r3, #48	; 0x30
 8005046:	d064      	beq.n	8005112 <HAL_TIM_ConfigClockSource+0x156>
 8005048:	2b30      	cmp	r3, #48	; 0x30
 800504a:	d86b      	bhi.n	8005124 <HAL_TIM_ConfigClockSource+0x168>
 800504c:	2b20      	cmp	r3, #32
 800504e:	d060      	beq.n	8005112 <HAL_TIM_ConfigClockSource+0x156>
 8005050:	2b20      	cmp	r3, #32
 8005052:	d867      	bhi.n	8005124 <HAL_TIM_ConfigClockSource+0x168>
 8005054:	2b00      	cmp	r3, #0
 8005056:	d05c      	beq.n	8005112 <HAL_TIM_ConfigClockSource+0x156>
 8005058:	2b10      	cmp	r3, #16
 800505a:	d05a      	beq.n	8005112 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800505c:	e062      	b.n	8005124 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	6818      	ldr	r0, [r3, #0]
 8005062:	683b      	ldr	r3, [r7, #0]
 8005064:	6899      	ldr	r1, [r3, #8]
 8005066:	683b      	ldr	r3, [r7, #0]
 8005068:	685a      	ldr	r2, [r3, #4]
 800506a:	683b      	ldr	r3, [r7, #0]
 800506c:	68db      	ldr	r3, [r3, #12]
 800506e:	f000 fb4e 	bl	800570e <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	689b      	ldr	r3, [r3, #8]
 8005078:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005080:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	68fa      	ldr	r2, [r7, #12]
 8005088:	609a      	str	r2, [r3, #8]
      break;
 800508a:	e04e      	b.n	800512a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	6818      	ldr	r0, [r3, #0]
 8005090:	683b      	ldr	r3, [r7, #0]
 8005092:	6899      	ldr	r1, [r3, #8]
 8005094:	683b      	ldr	r3, [r7, #0]
 8005096:	685a      	ldr	r2, [r3, #4]
 8005098:	683b      	ldr	r3, [r7, #0]
 800509a:	68db      	ldr	r3, [r3, #12]
 800509c:	f000 fb37 	bl	800570e <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	689a      	ldr	r2, [r3, #8]
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80050ae:	609a      	str	r2, [r3, #8]
      break;
 80050b0:	e03b      	b.n	800512a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	6818      	ldr	r0, [r3, #0]
 80050b6:	683b      	ldr	r3, [r7, #0]
 80050b8:	6859      	ldr	r1, [r3, #4]
 80050ba:	683b      	ldr	r3, [r7, #0]
 80050bc:	68db      	ldr	r3, [r3, #12]
 80050be:	461a      	mov	r2, r3
 80050c0:	f000 faae 	bl	8005620 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	2150      	movs	r1, #80	; 0x50
 80050ca:	4618      	mov	r0, r3
 80050cc:	f000 fb05 	bl	80056da <TIM_ITRx_SetConfig>
      break;
 80050d0:	e02b      	b.n	800512a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	6818      	ldr	r0, [r3, #0]
 80050d6:	683b      	ldr	r3, [r7, #0]
 80050d8:	6859      	ldr	r1, [r3, #4]
 80050da:	683b      	ldr	r3, [r7, #0]
 80050dc:	68db      	ldr	r3, [r3, #12]
 80050de:	461a      	mov	r2, r3
 80050e0:	f000 facc 	bl	800567c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	2160      	movs	r1, #96	; 0x60
 80050ea:	4618      	mov	r0, r3
 80050ec:	f000 faf5 	bl	80056da <TIM_ITRx_SetConfig>
      break;
 80050f0:	e01b      	b.n	800512a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	6818      	ldr	r0, [r3, #0]
 80050f6:	683b      	ldr	r3, [r7, #0]
 80050f8:	6859      	ldr	r1, [r3, #4]
 80050fa:	683b      	ldr	r3, [r7, #0]
 80050fc:	68db      	ldr	r3, [r3, #12]
 80050fe:	461a      	mov	r2, r3
 8005100:	f000 fa8e 	bl	8005620 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	2140      	movs	r1, #64	; 0x40
 800510a:	4618      	mov	r0, r3
 800510c:	f000 fae5 	bl	80056da <TIM_ITRx_SetConfig>
      break;
 8005110:	e00b      	b.n	800512a <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681a      	ldr	r2, [r3, #0]
 8005116:	683b      	ldr	r3, [r7, #0]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	4619      	mov	r1, r3
 800511c:	4610      	mov	r0, r2
 800511e:	f000 fadc 	bl	80056da <TIM_ITRx_SetConfig>
        break;
 8005122:	e002      	b.n	800512a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8005124:	bf00      	nop
 8005126:	e000      	b.n	800512a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8005128:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	2201      	movs	r2, #1
 800512e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	2200      	movs	r2, #0
 8005136:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800513a:	2300      	movs	r3, #0
}
 800513c:	4618      	mov	r0, r3
 800513e:	3710      	adds	r7, #16
 8005140:	46bd      	mov	sp, r7
 8005142:	bd80      	pop	{r7, pc}

08005144 <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8005144:	b480      	push	{r7}
 8005146:	b083      	sub	sp, #12
 8005148:	af00      	add	r7, sp, #0
 800514a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 800514c:	bf00      	nop
 800514e:	370c      	adds	r7, #12
 8005150:	46bd      	mov	sp, r7
 8005152:	bc80      	pop	{r7}
 8005154:	4770      	bx	lr

08005156 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005156:	b480      	push	{r7}
 8005158:	b083      	sub	sp, #12
 800515a:	af00      	add	r7, sp, #0
 800515c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800515e:	bf00      	nop
 8005160:	370c      	adds	r7, #12
 8005162:	46bd      	mov	sp, r7
 8005164:	bc80      	pop	{r7}
 8005166:	4770      	bx	lr

08005168 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8005168:	b480      	push	{r7}
 800516a:	b083      	sub	sp, #12
 800516c:	af00      	add	r7, sp, #0
 800516e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 8005170:	bf00      	nop
 8005172:	370c      	adds	r7, #12
 8005174:	46bd      	mov	sp, r7
 8005176:	bc80      	pop	{r7}
 8005178:	4770      	bx	lr

0800517a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800517a:	b480      	push	{r7}
 800517c:	b083      	sub	sp, #12
 800517e:	af00      	add	r7, sp, #0
 8005180:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005182:	bf00      	nop
 8005184:	370c      	adds	r7, #12
 8005186:	46bd      	mov	sp, r7
 8005188:	bc80      	pop	{r7}
 800518a:	4770      	bx	lr

0800518c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800518c:	b480      	push	{r7}
 800518e:	b083      	sub	sp, #12
 8005190:	af00      	add	r7, sp, #0
 8005192:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8005194:	bf00      	nop
 8005196:	370c      	adds	r7, #12
 8005198:	46bd      	mov	sp, r7
 800519a:	bc80      	pop	{r7}
 800519c:	4770      	bx	lr

0800519e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800519e:	b480      	push	{r7}
 80051a0:	b083      	sub	sp, #12
 80051a2:	af00      	add	r7, sp, #0
 80051a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80051a6:	bf00      	nop
 80051a8:	370c      	adds	r7, #12
 80051aa:	46bd      	mov	sp, r7
 80051ac:	bc80      	pop	{r7}
 80051ae:	4770      	bx	lr

080051b0 <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80051b0:	b480      	push	{r7}
 80051b2:	b083      	sub	sp, #12
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 80051b8:	bf00      	nop
 80051ba:	370c      	adds	r7, #12
 80051bc:	46bd      	mov	sp, r7
 80051be:	bc80      	pop	{r7}
 80051c0:	4770      	bx	lr

080051c2 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 80051c2:	b480      	push	{r7}
 80051c4:	b083      	sub	sp, #12
 80051c6:	af00      	add	r7, sp, #0
 80051c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 80051ca:	bf00      	nop
 80051cc:	370c      	adds	r7, #12
 80051ce:	46bd      	mov	sp, r7
 80051d0:	bc80      	pop	{r7}
 80051d2:	4770      	bx	lr

080051d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80051d4:	b480      	push	{r7}
 80051d6:	b085      	sub	sp, #20
 80051d8:	af00      	add	r7, sp, #0
 80051da:	6078      	str	r0, [r7, #4]
 80051dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	4a33      	ldr	r2, [pc, #204]	; (80052b4 <TIM_Base_SetConfig+0xe0>)
 80051e8:	4293      	cmp	r3, r2
 80051ea:	d013      	beq.n	8005214 <TIM_Base_SetConfig+0x40>
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	4a32      	ldr	r2, [pc, #200]	; (80052b8 <TIM_Base_SetConfig+0xe4>)
 80051f0:	4293      	cmp	r3, r2
 80051f2:	d00f      	beq.n	8005214 <TIM_Base_SetConfig+0x40>
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80051fa:	d00b      	beq.n	8005214 <TIM_Base_SetConfig+0x40>
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	4a2f      	ldr	r2, [pc, #188]	; (80052bc <TIM_Base_SetConfig+0xe8>)
 8005200:	4293      	cmp	r3, r2
 8005202:	d007      	beq.n	8005214 <TIM_Base_SetConfig+0x40>
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	4a2e      	ldr	r2, [pc, #184]	; (80052c0 <TIM_Base_SetConfig+0xec>)
 8005208:	4293      	cmp	r3, r2
 800520a:	d003      	beq.n	8005214 <TIM_Base_SetConfig+0x40>
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	4a2d      	ldr	r2, [pc, #180]	; (80052c4 <TIM_Base_SetConfig+0xf0>)
 8005210:	4293      	cmp	r3, r2
 8005212:	d108      	bne.n	8005226 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800521a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800521c:	683b      	ldr	r3, [r7, #0]
 800521e:	685b      	ldr	r3, [r3, #4]
 8005220:	68fa      	ldr	r2, [r7, #12]
 8005222:	4313      	orrs	r3, r2
 8005224:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	4a22      	ldr	r2, [pc, #136]	; (80052b4 <TIM_Base_SetConfig+0xe0>)
 800522a:	4293      	cmp	r3, r2
 800522c:	d013      	beq.n	8005256 <TIM_Base_SetConfig+0x82>
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	4a21      	ldr	r2, [pc, #132]	; (80052b8 <TIM_Base_SetConfig+0xe4>)
 8005232:	4293      	cmp	r3, r2
 8005234:	d00f      	beq.n	8005256 <TIM_Base_SetConfig+0x82>
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800523c:	d00b      	beq.n	8005256 <TIM_Base_SetConfig+0x82>
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	4a1e      	ldr	r2, [pc, #120]	; (80052bc <TIM_Base_SetConfig+0xe8>)
 8005242:	4293      	cmp	r3, r2
 8005244:	d007      	beq.n	8005256 <TIM_Base_SetConfig+0x82>
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	4a1d      	ldr	r2, [pc, #116]	; (80052c0 <TIM_Base_SetConfig+0xec>)
 800524a:	4293      	cmp	r3, r2
 800524c:	d003      	beq.n	8005256 <TIM_Base_SetConfig+0x82>
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	4a1c      	ldr	r2, [pc, #112]	; (80052c4 <TIM_Base_SetConfig+0xf0>)
 8005252:	4293      	cmp	r3, r2
 8005254:	d108      	bne.n	8005268 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800525c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800525e:	683b      	ldr	r3, [r7, #0]
 8005260:	68db      	ldr	r3, [r3, #12]
 8005262:	68fa      	ldr	r2, [r7, #12]
 8005264:	4313      	orrs	r3, r2
 8005266:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800526e:	683b      	ldr	r3, [r7, #0]
 8005270:	695b      	ldr	r3, [r3, #20]
 8005272:	4313      	orrs	r3, r2
 8005274:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	68fa      	ldr	r2, [r7, #12]
 800527a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800527c:	683b      	ldr	r3, [r7, #0]
 800527e:	689a      	ldr	r2, [r3, #8]
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005284:	683b      	ldr	r3, [r7, #0]
 8005286:	681a      	ldr	r2, [r3, #0]
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	4a09      	ldr	r2, [pc, #36]	; (80052b4 <TIM_Base_SetConfig+0xe0>)
 8005290:	4293      	cmp	r3, r2
 8005292:	d003      	beq.n	800529c <TIM_Base_SetConfig+0xc8>
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	4a08      	ldr	r2, [pc, #32]	; (80052b8 <TIM_Base_SetConfig+0xe4>)
 8005298:	4293      	cmp	r3, r2
 800529a:	d103      	bne.n	80052a4 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800529c:	683b      	ldr	r3, [r7, #0]
 800529e:	691a      	ldr	r2, [r3, #16]
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	2201      	movs	r2, #1
 80052a8:	615a      	str	r2, [r3, #20]
}
 80052aa:	bf00      	nop
 80052ac:	3714      	adds	r7, #20
 80052ae:	46bd      	mov	sp, r7
 80052b0:	bc80      	pop	{r7}
 80052b2:	4770      	bx	lr
 80052b4:	40012c00 	.word	0x40012c00
 80052b8:	40013400 	.word	0x40013400
 80052bc:	40000400 	.word	0x40000400
 80052c0:	40000800 	.word	0x40000800
 80052c4:	40000c00 	.word	0x40000c00

080052c8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80052c8:	b480      	push	{r7}
 80052ca:	b087      	sub	sp, #28
 80052cc:	af00      	add	r7, sp, #0
 80052ce:	6078      	str	r0, [r7, #4]
 80052d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	6a1b      	ldr	r3, [r3, #32]
 80052d6:	f023 0201 	bic.w	r2, r3, #1
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	6a1b      	ldr	r3, [r3, #32]
 80052e2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	685b      	ldr	r3, [r3, #4]
 80052e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	699b      	ldr	r3, [r3, #24]
 80052ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	f023 0303 	bic.w	r3, r3, #3
 80052fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005300:	683b      	ldr	r3, [r7, #0]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	68fa      	ldr	r2, [r7, #12]
 8005306:	4313      	orrs	r3, r2
 8005308:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800530a:	697b      	ldr	r3, [r7, #20]
 800530c:	f023 0302 	bic.w	r3, r3, #2
 8005310:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005312:	683b      	ldr	r3, [r7, #0]
 8005314:	689b      	ldr	r3, [r3, #8]
 8005316:	697a      	ldr	r2, [r7, #20]
 8005318:	4313      	orrs	r3, r2
 800531a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	4a20      	ldr	r2, [pc, #128]	; (80053a0 <TIM_OC1_SetConfig+0xd8>)
 8005320:	4293      	cmp	r3, r2
 8005322:	d003      	beq.n	800532c <TIM_OC1_SetConfig+0x64>
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	4a1f      	ldr	r2, [pc, #124]	; (80053a4 <TIM_OC1_SetConfig+0xdc>)
 8005328:	4293      	cmp	r3, r2
 800532a:	d10c      	bne.n	8005346 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800532c:	697b      	ldr	r3, [r7, #20]
 800532e:	f023 0308 	bic.w	r3, r3, #8
 8005332:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005334:	683b      	ldr	r3, [r7, #0]
 8005336:	68db      	ldr	r3, [r3, #12]
 8005338:	697a      	ldr	r2, [r7, #20]
 800533a:	4313      	orrs	r3, r2
 800533c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800533e:	697b      	ldr	r3, [r7, #20]
 8005340:	f023 0304 	bic.w	r3, r3, #4
 8005344:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	4a15      	ldr	r2, [pc, #84]	; (80053a0 <TIM_OC1_SetConfig+0xd8>)
 800534a:	4293      	cmp	r3, r2
 800534c:	d003      	beq.n	8005356 <TIM_OC1_SetConfig+0x8e>
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	4a14      	ldr	r2, [pc, #80]	; (80053a4 <TIM_OC1_SetConfig+0xdc>)
 8005352:	4293      	cmp	r3, r2
 8005354:	d111      	bne.n	800537a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005356:	693b      	ldr	r3, [r7, #16]
 8005358:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800535c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800535e:	693b      	ldr	r3, [r7, #16]
 8005360:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005364:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005366:	683b      	ldr	r3, [r7, #0]
 8005368:	695b      	ldr	r3, [r3, #20]
 800536a:	693a      	ldr	r2, [r7, #16]
 800536c:	4313      	orrs	r3, r2
 800536e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005370:	683b      	ldr	r3, [r7, #0]
 8005372:	699b      	ldr	r3, [r3, #24]
 8005374:	693a      	ldr	r2, [r7, #16]
 8005376:	4313      	orrs	r3, r2
 8005378:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	693a      	ldr	r2, [r7, #16]
 800537e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	68fa      	ldr	r2, [r7, #12]
 8005384:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005386:	683b      	ldr	r3, [r7, #0]
 8005388:	685a      	ldr	r2, [r3, #4]
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	697a      	ldr	r2, [r7, #20]
 8005392:	621a      	str	r2, [r3, #32]
}
 8005394:	bf00      	nop
 8005396:	371c      	adds	r7, #28
 8005398:	46bd      	mov	sp, r7
 800539a:	bc80      	pop	{r7}
 800539c:	4770      	bx	lr
 800539e:	bf00      	nop
 80053a0:	40012c00 	.word	0x40012c00
 80053a4:	40013400 	.word	0x40013400

080053a8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80053a8:	b480      	push	{r7}
 80053aa:	b087      	sub	sp, #28
 80053ac:	af00      	add	r7, sp, #0
 80053ae:	6078      	str	r0, [r7, #4]
 80053b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	6a1b      	ldr	r3, [r3, #32]
 80053b6:	f023 0210 	bic.w	r2, r3, #16
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	6a1b      	ldr	r3, [r3, #32]
 80053c2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	685b      	ldr	r3, [r3, #4]
 80053c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	699b      	ldr	r3, [r3, #24]
 80053ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80053d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80053de:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80053e0:	683b      	ldr	r3, [r7, #0]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	021b      	lsls	r3, r3, #8
 80053e6:	68fa      	ldr	r2, [r7, #12]
 80053e8:	4313      	orrs	r3, r2
 80053ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80053ec:	697b      	ldr	r3, [r7, #20]
 80053ee:	f023 0320 	bic.w	r3, r3, #32
 80053f2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80053f4:	683b      	ldr	r3, [r7, #0]
 80053f6:	689b      	ldr	r3, [r3, #8]
 80053f8:	011b      	lsls	r3, r3, #4
 80053fa:	697a      	ldr	r2, [r7, #20]
 80053fc:	4313      	orrs	r3, r2
 80053fe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	4a21      	ldr	r2, [pc, #132]	; (8005488 <TIM_OC2_SetConfig+0xe0>)
 8005404:	4293      	cmp	r3, r2
 8005406:	d003      	beq.n	8005410 <TIM_OC2_SetConfig+0x68>
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	4a20      	ldr	r2, [pc, #128]	; (800548c <TIM_OC2_SetConfig+0xe4>)
 800540c:	4293      	cmp	r3, r2
 800540e:	d10d      	bne.n	800542c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005410:	697b      	ldr	r3, [r7, #20]
 8005412:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005416:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005418:	683b      	ldr	r3, [r7, #0]
 800541a:	68db      	ldr	r3, [r3, #12]
 800541c:	011b      	lsls	r3, r3, #4
 800541e:	697a      	ldr	r2, [r7, #20]
 8005420:	4313      	orrs	r3, r2
 8005422:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005424:	697b      	ldr	r3, [r7, #20]
 8005426:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800542a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	4a16      	ldr	r2, [pc, #88]	; (8005488 <TIM_OC2_SetConfig+0xe0>)
 8005430:	4293      	cmp	r3, r2
 8005432:	d003      	beq.n	800543c <TIM_OC2_SetConfig+0x94>
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	4a15      	ldr	r2, [pc, #84]	; (800548c <TIM_OC2_SetConfig+0xe4>)
 8005438:	4293      	cmp	r3, r2
 800543a:	d113      	bne.n	8005464 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800543c:	693b      	ldr	r3, [r7, #16]
 800543e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005442:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005444:	693b      	ldr	r3, [r7, #16]
 8005446:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800544a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800544c:	683b      	ldr	r3, [r7, #0]
 800544e:	695b      	ldr	r3, [r3, #20]
 8005450:	009b      	lsls	r3, r3, #2
 8005452:	693a      	ldr	r2, [r7, #16]
 8005454:	4313      	orrs	r3, r2
 8005456:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005458:	683b      	ldr	r3, [r7, #0]
 800545a:	699b      	ldr	r3, [r3, #24]
 800545c:	009b      	lsls	r3, r3, #2
 800545e:	693a      	ldr	r2, [r7, #16]
 8005460:	4313      	orrs	r3, r2
 8005462:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	693a      	ldr	r2, [r7, #16]
 8005468:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	68fa      	ldr	r2, [r7, #12]
 800546e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005470:	683b      	ldr	r3, [r7, #0]
 8005472:	685a      	ldr	r2, [r3, #4]
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	697a      	ldr	r2, [r7, #20]
 800547c:	621a      	str	r2, [r3, #32]
}
 800547e:	bf00      	nop
 8005480:	371c      	adds	r7, #28
 8005482:	46bd      	mov	sp, r7
 8005484:	bc80      	pop	{r7}
 8005486:	4770      	bx	lr
 8005488:	40012c00 	.word	0x40012c00
 800548c:	40013400 	.word	0x40013400

08005490 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005490:	b480      	push	{r7}
 8005492:	b087      	sub	sp, #28
 8005494:	af00      	add	r7, sp, #0
 8005496:	6078      	str	r0, [r7, #4]
 8005498:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	6a1b      	ldr	r3, [r3, #32]
 800549e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	6a1b      	ldr	r3, [r3, #32]
 80054aa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	685b      	ldr	r3, [r3, #4]
 80054b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	69db      	ldr	r3, [r3, #28]
 80054b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80054be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	f023 0303 	bic.w	r3, r3, #3
 80054c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80054c8:	683b      	ldr	r3, [r7, #0]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	68fa      	ldr	r2, [r7, #12]
 80054ce:	4313      	orrs	r3, r2
 80054d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80054d2:	697b      	ldr	r3, [r7, #20]
 80054d4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80054d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80054da:	683b      	ldr	r3, [r7, #0]
 80054dc:	689b      	ldr	r3, [r3, #8]
 80054de:	021b      	lsls	r3, r3, #8
 80054e0:	697a      	ldr	r2, [r7, #20]
 80054e2:	4313      	orrs	r3, r2
 80054e4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	4a21      	ldr	r2, [pc, #132]	; (8005570 <TIM_OC3_SetConfig+0xe0>)
 80054ea:	4293      	cmp	r3, r2
 80054ec:	d003      	beq.n	80054f6 <TIM_OC3_SetConfig+0x66>
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	4a20      	ldr	r2, [pc, #128]	; (8005574 <TIM_OC3_SetConfig+0xe4>)
 80054f2:	4293      	cmp	r3, r2
 80054f4:	d10d      	bne.n	8005512 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80054f6:	697b      	ldr	r3, [r7, #20]
 80054f8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80054fc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80054fe:	683b      	ldr	r3, [r7, #0]
 8005500:	68db      	ldr	r3, [r3, #12]
 8005502:	021b      	lsls	r3, r3, #8
 8005504:	697a      	ldr	r2, [r7, #20]
 8005506:	4313      	orrs	r3, r2
 8005508:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800550a:	697b      	ldr	r3, [r7, #20]
 800550c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005510:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	4a16      	ldr	r2, [pc, #88]	; (8005570 <TIM_OC3_SetConfig+0xe0>)
 8005516:	4293      	cmp	r3, r2
 8005518:	d003      	beq.n	8005522 <TIM_OC3_SetConfig+0x92>
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	4a15      	ldr	r2, [pc, #84]	; (8005574 <TIM_OC3_SetConfig+0xe4>)
 800551e:	4293      	cmp	r3, r2
 8005520:	d113      	bne.n	800554a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005522:	693b      	ldr	r3, [r7, #16]
 8005524:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005528:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800552a:	693b      	ldr	r3, [r7, #16]
 800552c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005530:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005532:	683b      	ldr	r3, [r7, #0]
 8005534:	695b      	ldr	r3, [r3, #20]
 8005536:	011b      	lsls	r3, r3, #4
 8005538:	693a      	ldr	r2, [r7, #16]
 800553a:	4313      	orrs	r3, r2
 800553c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800553e:	683b      	ldr	r3, [r7, #0]
 8005540:	699b      	ldr	r3, [r3, #24]
 8005542:	011b      	lsls	r3, r3, #4
 8005544:	693a      	ldr	r2, [r7, #16]
 8005546:	4313      	orrs	r3, r2
 8005548:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	693a      	ldr	r2, [r7, #16]
 800554e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	68fa      	ldr	r2, [r7, #12]
 8005554:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005556:	683b      	ldr	r3, [r7, #0]
 8005558:	685a      	ldr	r2, [r3, #4]
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	697a      	ldr	r2, [r7, #20]
 8005562:	621a      	str	r2, [r3, #32]
}
 8005564:	bf00      	nop
 8005566:	371c      	adds	r7, #28
 8005568:	46bd      	mov	sp, r7
 800556a:	bc80      	pop	{r7}
 800556c:	4770      	bx	lr
 800556e:	bf00      	nop
 8005570:	40012c00 	.word	0x40012c00
 8005574:	40013400 	.word	0x40013400

08005578 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005578:	b480      	push	{r7}
 800557a:	b087      	sub	sp, #28
 800557c:	af00      	add	r7, sp, #0
 800557e:	6078      	str	r0, [r7, #4]
 8005580:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	6a1b      	ldr	r3, [r3, #32]
 8005586:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	6a1b      	ldr	r3, [r3, #32]
 8005592:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	685b      	ldr	r3, [r3, #4]
 8005598:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	69db      	ldr	r3, [r3, #28]
 800559e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80055a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80055ae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80055b0:	683b      	ldr	r3, [r7, #0]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	021b      	lsls	r3, r3, #8
 80055b6:	68fa      	ldr	r2, [r7, #12]
 80055b8:	4313      	orrs	r3, r2
 80055ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80055bc:	693b      	ldr	r3, [r7, #16]
 80055be:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80055c2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80055c4:	683b      	ldr	r3, [r7, #0]
 80055c6:	689b      	ldr	r3, [r3, #8]
 80055c8:	031b      	lsls	r3, r3, #12
 80055ca:	693a      	ldr	r2, [r7, #16]
 80055cc:	4313      	orrs	r3, r2
 80055ce:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	4a11      	ldr	r2, [pc, #68]	; (8005618 <TIM_OC4_SetConfig+0xa0>)
 80055d4:	4293      	cmp	r3, r2
 80055d6:	d003      	beq.n	80055e0 <TIM_OC4_SetConfig+0x68>
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	4a10      	ldr	r2, [pc, #64]	; (800561c <TIM_OC4_SetConfig+0xa4>)
 80055dc:	4293      	cmp	r3, r2
 80055de:	d109      	bne.n	80055f4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80055e0:	697b      	ldr	r3, [r7, #20]
 80055e2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80055e6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80055e8:	683b      	ldr	r3, [r7, #0]
 80055ea:	695b      	ldr	r3, [r3, #20]
 80055ec:	019b      	lsls	r3, r3, #6
 80055ee:	697a      	ldr	r2, [r7, #20]
 80055f0:	4313      	orrs	r3, r2
 80055f2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	697a      	ldr	r2, [r7, #20]
 80055f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	68fa      	ldr	r2, [r7, #12]
 80055fe:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005600:	683b      	ldr	r3, [r7, #0]
 8005602:	685a      	ldr	r2, [r3, #4]
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	693a      	ldr	r2, [r7, #16]
 800560c:	621a      	str	r2, [r3, #32]
}
 800560e:	bf00      	nop
 8005610:	371c      	adds	r7, #28
 8005612:	46bd      	mov	sp, r7
 8005614:	bc80      	pop	{r7}
 8005616:	4770      	bx	lr
 8005618:	40012c00 	.word	0x40012c00
 800561c:	40013400 	.word	0x40013400

08005620 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005620:	b480      	push	{r7}
 8005622:	b087      	sub	sp, #28
 8005624:	af00      	add	r7, sp, #0
 8005626:	60f8      	str	r0, [r7, #12]
 8005628:	60b9      	str	r1, [r7, #8]
 800562a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	6a1b      	ldr	r3, [r3, #32]
 8005630:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	6a1b      	ldr	r3, [r3, #32]
 8005636:	f023 0201 	bic.w	r2, r3, #1
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	699b      	ldr	r3, [r3, #24]
 8005642:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005644:	693b      	ldr	r3, [r7, #16]
 8005646:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800564a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	011b      	lsls	r3, r3, #4
 8005650:	693a      	ldr	r2, [r7, #16]
 8005652:	4313      	orrs	r3, r2
 8005654:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005656:	697b      	ldr	r3, [r7, #20]
 8005658:	f023 030a 	bic.w	r3, r3, #10
 800565c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800565e:	697a      	ldr	r2, [r7, #20]
 8005660:	68bb      	ldr	r3, [r7, #8]
 8005662:	4313      	orrs	r3, r2
 8005664:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	693a      	ldr	r2, [r7, #16]
 800566a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	697a      	ldr	r2, [r7, #20]
 8005670:	621a      	str	r2, [r3, #32]
}
 8005672:	bf00      	nop
 8005674:	371c      	adds	r7, #28
 8005676:	46bd      	mov	sp, r7
 8005678:	bc80      	pop	{r7}
 800567a:	4770      	bx	lr

0800567c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800567c:	b480      	push	{r7}
 800567e:	b087      	sub	sp, #28
 8005680:	af00      	add	r7, sp, #0
 8005682:	60f8      	str	r0, [r7, #12]
 8005684:	60b9      	str	r1, [r7, #8]
 8005686:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	6a1b      	ldr	r3, [r3, #32]
 800568c:	f023 0210 	bic.w	r2, r3, #16
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	699b      	ldr	r3, [r3, #24]
 8005698:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	6a1b      	ldr	r3, [r3, #32]
 800569e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80056a0:	697b      	ldr	r3, [r7, #20]
 80056a2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80056a6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	031b      	lsls	r3, r3, #12
 80056ac:	697a      	ldr	r2, [r7, #20]
 80056ae:	4313      	orrs	r3, r2
 80056b0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80056b2:	693b      	ldr	r3, [r7, #16]
 80056b4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80056b8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80056ba:	68bb      	ldr	r3, [r7, #8]
 80056bc:	011b      	lsls	r3, r3, #4
 80056be:	693a      	ldr	r2, [r7, #16]
 80056c0:	4313      	orrs	r3, r2
 80056c2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	697a      	ldr	r2, [r7, #20]
 80056c8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	693a      	ldr	r2, [r7, #16]
 80056ce:	621a      	str	r2, [r3, #32]
}
 80056d0:	bf00      	nop
 80056d2:	371c      	adds	r7, #28
 80056d4:	46bd      	mov	sp, r7
 80056d6:	bc80      	pop	{r7}
 80056d8:	4770      	bx	lr

080056da <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80056da:	b480      	push	{r7}
 80056dc:	b085      	sub	sp, #20
 80056de:	af00      	add	r7, sp, #0
 80056e0:	6078      	str	r0, [r7, #4]
 80056e2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	689b      	ldr	r3, [r3, #8]
 80056e8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80056f0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80056f2:	683a      	ldr	r2, [r7, #0]
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	4313      	orrs	r3, r2
 80056f8:	f043 0307 	orr.w	r3, r3, #7
 80056fc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	68fa      	ldr	r2, [r7, #12]
 8005702:	609a      	str	r2, [r3, #8]
}
 8005704:	bf00      	nop
 8005706:	3714      	adds	r7, #20
 8005708:	46bd      	mov	sp, r7
 800570a:	bc80      	pop	{r7}
 800570c:	4770      	bx	lr

0800570e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800570e:	b480      	push	{r7}
 8005710:	b087      	sub	sp, #28
 8005712:	af00      	add	r7, sp, #0
 8005714:	60f8      	str	r0, [r7, #12]
 8005716:	60b9      	str	r1, [r7, #8]
 8005718:	607a      	str	r2, [r7, #4]
 800571a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	689b      	ldr	r3, [r3, #8]
 8005720:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005722:	697b      	ldr	r3, [r7, #20]
 8005724:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005728:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800572a:	683b      	ldr	r3, [r7, #0]
 800572c:	021a      	lsls	r2, r3, #8
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	431a      	orrs	r2, r3
 8005732:	68bb      	ldr	r3, [r7, #8]
 8005734:	4313      	orrs	r3, r2
 8005736:	697a      	ldr	r2, [r7, #20]
 8005738:	4313      	orrs	r3, r2
 800573a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	697a      	ldr	r2, [r7, #20]
 8005740:	609a      	str	r2, [r3, #8]
}
 8005742:	bf00      	nop
 8005744:	371c      	adds	r7, #28
 8005746:	46bd      	mov	sp, r7
 8005748:	bc80      	pop	{r7}
 800574a:	4770      	bx	lr

0800574c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800574c:	b480      	push	{r7}
 800574e:	b087      	sub	sp, #28
 8005750:	af00      	add	r7, sp, #0
 8005752:	60f8      	str	r0, [r7, #12]
 8005754:	60b9      	str	r1, [r7, #8]
 8005756:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005758:	68bb      	ldr	r3, [r7, #8]
 800575a:	f003 031f 	and.w	r3, r3, #31
 800575e:	2201      	movs	r2, #1
 8005760:	fa02 f303 	lsl.w	r3, r2, r3
 8005764:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	6a1a      	ldr	r2, [r3, #32]
 800576a:	697b      	ldr	r3, [r7, #20]
 800576c:	43db      	mvns	r3, r3
 800576e:	401a      	ands	r2, r3
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	6a1a      	ldr	r2, [r3, #32]
 8005778:	68bb      	ldr	r3, [r7, #8]
 800577a:	f003 031f 	and.w	r3, r3, #31
 800577e:	6879      	ldr	r1, [r7, #4]
 8005780:	fa01 f303 	lsl.w	r3, r1, r3
 8005784:	431a      	orrs	r2, r3
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	621a      	str	r2, [r3, #32]
}
 800578a:	bf00      	nop
 800578c:	371c      	adds	r7, #28
 800578e:	46bd      	mov	sp, r7
 8005790:	bc80      	pop	{r7}
 8005792:	4770      	bx	lr

08005794 <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 8005794:	b480      	push	{r7}
 8005796:	b083      	sub	sp, #12
 8005798:	af00      	add	r7, sp, #0
 800579a:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	4a1c      	ldr	r2, [pc, #112]	; (8005810 <TIM_ResetCallback+0x7c>)
 80057a0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	4a1b      	ldr	r2, [pc, #108]	; (8005814 <TIM_ResetCallback+0x80>)
 80057a8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	4a1a      	ldr	r2, [pc, #104]	; (8005818 <TIM_ResetCallback+0x84>)
 80057b0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	4a19      	ldr	r2, [pc, #100]	; (800581c <TIM_ResetCallback+0x88>)
 80057b8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	4a18      	ldr	r2, [pc, #96]	; (8005820 <TIM_ResetCallback+0x8c>)
 80057c0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	4a17      	ldr	r2, [pc, #92]	; (8005824 <TIM_ResetCallback+0x90>)
 80057c8:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	4a16      	ldr	r2, [pc, #88]	; (8005828 <TIM_ResetCallback+0x94>)
 80057d0:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	4a15      	ldr	r2, [pc, #84]	; (800582c <TIM_ResetCallback+0x98>)
 80057d8:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	4a14      	ldr	r2, [pc, #80]	; (8005830 <TIM_ResetCallback+0x9c>)
 80057e0:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	4a13      	ldr	r2, [pc, #76]	; (8005834 <TIM_ResetCallback+0xa0>)
 80057e8:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	4a12      	ldr	r2, [pc, #72]	; (8005838 <TIM_ResetCallback+0xa4>)
 80057f0:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	4a11      	ldr	r2, [pc, #68]	; (800583c <TIM_ResetCallback+0xa8>)
 80057f8:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	4a10      	ldr	r2, [pc, #64]	; (8005840 <TIM_ResetCallback+0xac>)
 8005800:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8005804:	bf00      	nop
 8005806:	370c      	adds	r7, #12
 8005808:	46bd      	mov	sp, r7
 800580a:	bc80      	pop	{r7}
 800580c:	4770      	bx	lr
 800580e:	bf00      	nop
 8005810:	0800140d 	.word	0x0800140d
 8005814:	08005145 	.word	0x08005145
 8005818:	0800519f 	.word	0x0800519f
 800581c:	080051b1 	.word	0x080051b1
 8005820:	080013c5 	.word	0x080013c5
 8005824:	08005169 	.word	0x08005169
 8005828:	08005157 	.word	0x08005157
 800582c:	0800517b 	.word	0x0800517b
 8005830:	0800518d 	.word	0x0800518d
 8005834:	080051c3 	.word	0x080051c3
 8005838:	080059bf 	.word	0x080059bf
 800583c:	080059d1 	.word	0x080059d1
 8005840:	080059e3 	.word	0x080059e3

08005844 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005844:	b480      	push	{r7}
 8005846:	b085      	sub	sp, #20
 8005848:	af00      	add	r7, sp, #0
 800584a:	6078      	str	r0, [r7, #4]
 800584c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005854:	2b01      	cmp	r3, #1
 8005856:	d101      	bne.n	800585c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005858:	2302      	movs	r3, #2
 800585a:	e050      	b.n	80058fe <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	2201      	movs	r2, #1
 8005860:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	2202      	movs	r2, #2
 8005868:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	685b      	ldr	r3, [r3, #4]
 8005872:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	689b      	ldr	r3, [r3, #8]
 800587a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005882:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005884:	683b      	ldr	r3, [r7, #0]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	68fa      	ldr	r2, [r7, #12]
 800588a:	4313      	orrs	r3, r2
 800588c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	68fa      	ldr	r2, [r7, #12]
 8005894:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	4a1b      	ldr	r2, [pc, #108]	; (8005908 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800589c:	4293      	cmp	r3, r2
 800589e:	d018      	beq.n	80058d2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	4a19      	ldr	r2, [pc, #100]	; (800590c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80058a6:	4293      	cmp	r3, r2
 80058a8:	d013      	beq.n	80058d2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80058b2:	d00e      	beq.n	80058d2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	4a15      	ldr	r2, [pc, #84]	; (8005910 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80058ba:	4293      	cmp	r3, r2
 80058bc:	d009      	beq.n	80058d2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	4a14      	ldr	r2, [pc, #80]	; (8005914 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80058c4:	4293      	cmp	r3, r2
 80058c6:	d004      	beq.n	80058d2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	4a12      	ldr	r2, [pc, #72]	; (8005918 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80058ce:	4293      	cmp	r3, r2
 80058d0:	d10c      	bne.n	80058ec <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80058d2:	68bb      	ldr	r3, [r7, #8]
 80058d4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80058d8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80058da:	683b      	ldr	r3, [r7, #0]
 80058dc:	685b      	ldr	r3, [r3, #4]
 80058de:	68ba      	ldr	r2, [r7, #8]
 80058e0:	4313      	orrs	r3, r2
 80058e2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	68ba      	ldr	r2, [r7, #8]
 80058ea:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	2201      	movs	r2, #1
 80058f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	2200      	movs	r2, #0
 80058f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80058fc:	2300      	movs	r3, #0
}
 80058fe:	4618      	mov	r0, r3
 8005900:	3714      	adds	r7, #20
 8005902:	46bd      	mov	sp, r7
 8005904:	bc80      	pop	{r7}
 8005906:	4770      	bx	lr
 8005908:	40012c00 	.word	0x40012c00
 800590c:	40013400 	.word	0x40013400
 8005910:	40000400 	.word	0x40000400
 8005914:	40000800 	.word	0x40000800
 8005918:	40000c00 	.word	0x40000c00

0800591c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800591c:	b480      	push	{r7}
 800591e:	b085      	sub	sp, #20
 8005920:	af00      	add	r7, sp, #0
 8005922:	6078      	str	r0, [r7, #4]
 8005924:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005926:	2300      	movs	r3, #0
 8005928:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005930:	2b01      	cmp	r3, #1
 8005932:	d101      	bne.n	8005938 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005934:	2302      	movs	r3, #2
 8005936:	e03d      	b.n	80059b4 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	2201      	movs	r2, #1
 800593c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8005946:	683b      	ldr	r3, [r7, #0]
 8005948:	68db      	ldr	r3, [r3, #12]
 800594a:	4313      	orrs	r3, r2
 800594c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005954:	683b      	ldr	r3, [r7, #0]
 8005956:	689b      	ldr	r3, [r3, #8]
 8005958:	4313      	orrs	r3, r2
 800595a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8005962:	683b      	ldr	r3, [r7, #0]
 8005964:	685b      	ldr	r3, [r3, #4]
 8005966:	4313      	orrs	r3, r2
 8005968:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005970:	683b      	ldr	r3, [r7, #0]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	4313      	orrs	r3, r2
 8005976:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800597e:	683b      	ldr	r3, [r7, #0]
 8005980:	691b      	ldr	r3, [r3, #16]
 8005982:	4313      	orrs	r3, r2
 8005984:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800598c:	683b      	ldr	r3, [r7, #0]
 800598e:	695b      	ldr	r3, [r3, #20]
 8005990:	4313      	orrs	r3, r2
 8005992:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800599a:	683b      	ldr	r3, [r7, #0]
 800599c:	69db      	ldr	r3, [r3, #28]
 800599e:	4313      	orrs	r3, r2
 80059a0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	68fa      	ldr	r2, [r7, #12]
 80059a8:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	2200      	movs	r2, #0
 80059ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80059b2:	2300      	movs	r3, #0
}
 80059b4:	4618      	mov	r0, r3
 80059b6:	3714      	adds	r7, #20
 80059b8:	46bd      	mov	sp, r7
 80059ba:	bc80      	pop	{r7}
 80059bc:	4770      	bx	lr

080059be <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80059be:	b480      	push	{r7}
 80059c0:	b083      	sub	sp, #12
 80059c2:	af00      	add	r7, sp, #0
 80059c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80059c6:	bf00      	nop
 80059c8:	370c      	adds	r7, #12
 80059ca:	46bd      	mov	sp, r7
 80059cc:	bc80      	pop	{r7}
 80059ce:	4770      	bx	lr

080059d0 <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Hall commutation changed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80059d0:	b480      	push	{r7}
 80059d2:	b083      	sub	sp, #12
 80059d4:	af00      	add	r7, sp, #0
 80059d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 80059d8:	bf00      	nop
 80059da:	370c      	adds	r7, #12
 80059dc:	46bd      	mov	sp, r7
 80059de:	bc80      	pop	{r7}
 80059e0:	4770      	bx	lr

080059e2 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80059e2:	b480      	push	{r7}
 80059e4:	b083      	sub	sp, #12
 80059e6:	af00      	add	r7, sp, #0
 80059e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80059ea:	bf00      	nop
 80059ec:	370c      	adds	r7, #12
 80059ee:	46bd      	mov	sp, r7
 80059f0:	bc80      	pop	{r7}
 80059f2:	4770      	bx	lr

080059f4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80059f4:	b580      	push	{r7, lr}
 80059f6:	b082      	sub	sp, #8
 80059f8:	af00      	add	r7, sp, #0
 80059fa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d101      	bne.n	8005a06 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005a02:	2301      	movs	r3, #1
 8005a04:	e04a      	b.n	8005a9c <HAL_UART_Init+0xa8>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a0c:	b2db      	uxtb	r3, r3
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d111      	bne.n	8005a36 <HAL_UART_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	2200      	movs	r2, #0
 8005a16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 8005a1a:	6878      	ldr	r0, [r7, #4]
 8005a1c:	f000 fb00 	bl	8006020 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d102      	bne.n	8005a2e <HAL_UART_Init+0x3a>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	4a1e      	ldr	r2, [pc, #120]	; (8005aa4 <HAL_UART_Init+0xb0>)
 8005a2c:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005a32:	6878      	ldr	r0, [r7, #4]
 8005a34:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	2224      	movs	r2, #36	; 0x24
 8005a3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	68da      	ldr	r2, [r3, #12]
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005a4c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005a4e:	6878      	ldr	r0, [r7, #4]
 8005a50:	f000 fcf4 	bl	800643c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	691a      	ldr	r2, [r3, #16]
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005a62:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	695a      	ldr	r2, [r3, #20]
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005a72:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	68da      	ldr	r2, [r3, #12]
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005a82:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	2200      	movs	r2, #0
 8005a88:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	2220      	movs	r2, #32
 8005a8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	2220      	movs	r2, #32
 8005a96:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005a9a:	2300      	movs	r3, #0
}
 8005a9c:	4618      	mov	r0, r3
 8005a9e:	3708      	adds	r7, #8
 8005aa0:	46bd      	mov	sp, r7
 8005aa2:	bd80      	pop	{r7, pc}
 8005aa4:	080018c1 	.word	0x080018c1

08005aa8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005aa8:	b580      	push	{r7, lr}
 8005aaa:	b08a      	sub	sp, #40	; 0x28
 8005aac:	af02      	add	r7, sp, #8
 8005aae:	60f8      	str	r0, [r7, #12]
 8005ab0:	60b9      	str	r1, [r7, #8]
 8005ab2:	603b      	str	r3, [r7, #0]
 8005ab4:	4613      	mov	r3, r2
 8005ab6:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005ab8:	2300      	movs	r3, #0
 8005aba:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ac2:	b2db      	uxtb	r3, r3
 8005ac4:	2b20      	cmp	r3, #32
 8005ac6:	d17c      	bne.n	8005bc2 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005ac8:	68bb      	ldr	r3, [r7, #8]
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d002      	beq.n	8005ad4 <HAL_UART_Transmit+0x2c>
 8005ace:	88fb      	ldrh	r3, [r7, #6]
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d101      	bne.n	8005ad8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005ad4:	2301      	movs	r3, #1
 8005ad6:	e075      	b.n	8005bc4 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005ade:	2b01      	cmp	r3, #1
 8005ae0:	d101      	bne.n	8005ae6 <HAL_UART_Transmit+0x3e>
 8005ae2:	2302      	movs	r3, #2
 8005ae4:	e06e      	b.n	8005bc4 <HAL_UART_Transmit+0x11c>
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	2201      	movs	r2, #1
 8005aea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	2200      	movs	r2, #0
 8005af2:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	2221      	movs	r2, #33	; 0x21
 8005af8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005afc:	f7fc f914 	bl	8001d28 <HAL_GetTick>
 8005b00:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	88fa      	ldrh	r2, [r7, #6]
 8005b06:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	88fa      	ldrh	r2, [r7, #6]
 8005b0c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	689b      	ldr	r3, [r3, #8]
 8005b12:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b16:	d108      	bne.n	8005b2a <HAL_UART_Transmit+0x82>
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	691b      	ldr	r3, [r3, #16]
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d104      	bne.n	8005b2a <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005b20:	2300      	movs	r3, #0
 8005b22:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005b24:	68bb      	ldr	r3, [r7, #8]
 8005b26:	61bb      	str	r3, [r7, #24]
 8005b28:	e003      	b.n	8005b32 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005b2a:	68bb      	ldr	r3, [r7, #8]
 8005b2c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005b2e:	2300      	movs	r3, #0
 8005b30:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	2200      	movs	r2, #0
 8005b36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005b3a:	e02a      	b.n	8005b92 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005b3c:	683b      	ldr	r3, [r7, #0]
 8005b3e:	9300      	str	r3, [sp, #0]
 8005b40:	697b      	ldr	r3, [r7, #20]
 8005b42:	2200      	movs	r2, #0
 8005b44:	2180      	movs	r1, #128	; 0x80
 8005b46:	68f8      	ldr	r0, [r7, #12]
 8005b48:	f000 faa0 	bl	800608c <UART_WaitOnFlagUntilTimeout>
 8005b4c:	4603      	mov	r3, r0
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d001      	beq.n	8005b56 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005b52:	2303      	movs	r3, #3
 8005b54:	e036      	b.n	8005bc4 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005b56:	69fb      	ldr	r3, [r7, #28]
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d10b      	bne.n	8005b74 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005b5c:	69bb      	ldr	r3, [r7, #24]
 8005b5e:	881b      	ldrh	r3, [r3, #0]
 8005b60:	461a      	mov	r2, r3
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005b6a:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005b6c:	69bb      	ldr	r3, [r7, #24]
 8005b6e:	3302      	adds	r3, #2
 8005b70:	61bb      	str	r3, [r7, #24]
 8005b72:	e007      	b.n	8005b84 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005b74:	69fb      	ldr	r3, [r7, #28]
 8005b76:	781a      	ldrb	r2, [r3, #0]
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005b7e:	69fb      	ldr	r3, [r7, #28]
 8005b80:	3301      	adds	r3, #1
 8005b82:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005b88:	b29b      	uxth	r3, r3
 8005b8a:	3b01      	subs	r3, #1
 8005b8c:	b29a      	uxth	r2, r3
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005b96:	b29b      	uxth	r3, r3
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d1cf      	bne.n	8005b3c <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005b9c:	683b      	ldr	r3, [r7, #0]
 8005b9e:	9300      	str	r3, [sp, #0]
 8005ba0:	697b      	ldr	r3, [r7, #20]
 8005ba2:	2200      	movs	r2, #0
 8005ba4:	2140      	movs	r1, #64	; 0x40
 8005ba6:	68f8      	ldr	r0, [r7, #12]
 8005ba8:	f000 fa70 	bl	800608c <UART_WaitOnFlagUntilTimeout>
 8005bac:	4603      	mov	r3, r0
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d001      	beq.n	8005bb6 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005bb2:	2303      	movs	r3, #3
 8005bb4:	e006      	b.n	8005bc4 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	2220      	movs	r2, #32
 8005bba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005bbe:	2300      	movs	r3, #0
 8005bc0:	e000      	b.n	8005bc4 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005bc2:	2302      	movs	r3, #2
  }
}
 8005bc4:	4618      	mov	r0, r3
 8005bc6:	3720      	adds	r7, #32
 8005bc8:	46bd      	mov	sp, r7
 8005bca:	bd80      	pop	{r7, pc}

08005bcc <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005bcc:	b580      	push	{r7, lr}
 8005bce:	b084      	sub	sp, #16
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	60f8      	str	r0, [r7, #12]
 8005bd4:	60b9      	str	r1, [r7, #8]
 8005bd6:	4613      	mov	r3, r2
 8005bd8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005be0:	b2db      	uxtb	r3, r3
 8005be2:	2b20      	cmp	r3, #32
 8005be4:	d11d      	bne.n	8005c22 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8005be6:	68bb      	ldr	r3, [r7, #8]
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d002      	beq.n	8005bf2 <HAL_UART_Receive_IT+0x26>
 8005bec:	88fb      	ldrh	r3, [r7, #6]
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d101      	bne.n	8005bf6 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005bf2:	2301      	movs	r3, #1
 8005bf4:	e016      	b.n	8005c24 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005bfc:	2b01      	cmp	r3, #1
 8005bfe:	d101      	bne.n	8005c04 <HAL_UART_Receive_IT+0x38>
 8005c00:	2302      	movs	r3, #2
 8005c02:	e00f      	b.n	8005c24 <HAL_UART_Receive_IT+0x58>
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	2201      	movs	r2, #1
 8005c08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	2200      	movs	r2, #0
 8005c10:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 8005c12:	88fb      	ldrh	r3, [r7, #6]
 8005c14:	461a      	mov	r2, r3
 8005c16:	68b9      	ldr	r1, [r7, #8]
 8005c18:	68f8      	ldr	r0, [r7, #12]
 8005c1a:	f000 fa81 	bl	8006120 <UART_Start_Receive_IT>
 8005c1e:	4603      	mov	r3, r0
 8005c20:	e000      	b.n	8005c24 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8005c22:	2302      	movs	r3, #2
  }
}
 8005c24:	4618      	mov	r0, r3
 8005c26:	3710      	adds	r7, #16
 8005c28:	46bd      	mov	sp, r7
 8005c2a:	bd80      	pop	{r7, pc}

08005c2c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005c2c:	b580      	push	{r7, lr}
 8005c2e:	b08a      	sub	sp, #40	; 0x28
 8005c30:	af00      	add	r7, sp, #0
 8005c32:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	68db      	ldr	r3, [r3, #12]
 8005c42:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	695b      	ldr	r3, [r3, #20]
 8005c4a:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8005c4c:	2300      	movs	r3, #0
 8005c4e:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8005c50:	2300      	movs	r3, #0
 8005c52:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005c54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c56:	f003 030f 	and.w	r3, r3, #15
 8005c5a:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8005c5c:	69bb      	ldr	r3, [r7, #24]
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d10d      	bne.n	8005c7e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005c62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c64:	f003 0320 	and.w	r3, r3, #32
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d008      	beq.n	8005c7e <HAL_UART_IRQHandler+0x52>
 8005c6c:	6a3b      	ldr	r3, [r7, #32]
 8005c6e:	f003 0320 	and.w	r3, r3, #32
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d003      	beq.n	8005c7e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8005c76:	6878      	ldr	r0, [r7, #4]
 8005c78:	f000 fb34 	bl	80062e4 <UART_Receive_IT>
      return;
 8005c7c:	e180      	b.n	8005f80 <HAL_UART_IRQHandler+0x354>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005c7e:	69bb      	ldr	r3, [r7, #24]
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	f000 80b4 	beq.w	8005dee <HAL_UART_IRQHandler+0x1c2>
 8005c86:	69fb      	ldr	r3, [r7, #28]
 8005c88:	f003 0301 	and.w	r3, r3, #1
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d105      	bne.n	8005c9c <HAL_UART_IRQHandler+0x70>
 8005c90:	6a3b      	ldr	r3, [r7, #32]
 8005c92:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	f000 80a9 	beq.w	8005dee <HAL_UART_IRQHandler+0x1c2>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005c9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c9e:	f003 0301 	and.w	r3, r3, #1
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d00a      	beq.n	8005cbc <HAL_UART_IRQHandler+0x90>
 8005ca6:	6a3b      	ldr	r3, [r7, #32]
 8005ca8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d005      	beq.n	8005cbc <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cb4:	f043 0201 	orr.w	r2, r3, #1
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005cbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cbe:	f003 0304 	and.w	r3, r3, #4
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d00a      	beq.n	8005cdc <HAL_UART_IRQHandler+0xb0>
 8005cc6:	69fb      	ldr	r3, [r7, #28]
 8005cc8:	f003 0301 	and.w	r3, r3, #1
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d005      	beq.n	8005cdc <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cd4:	f043 0202 	orr.w	r2, r3, #2
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005cdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cde:	f003 0302 	and.w	r3, r3, #2
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d00a      	beq.n	8005cfc <HAL_UART_IRQHandler+0xd0>
 8005ce6:	69fb      	ldr	r3, [r7, #28]
 8005ce8:	f003 0301 	and.w	r3, r3, #1
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d005      	beq.n	8005cfc <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cf4:	f043 0204 	orr.w	r2, r3, #4
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8005cfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cfe:	f003 0308 	and.w	r3, r3, #8
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d00f      	beq.n	8005d26 <HAL_UART_IRQHandler+0xfa>
 8005d06:	6a3b      	ldr	r3, [r7, #32]
 8005d08:	f003 0320 	and.w	r3, r3, #32
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d104      	bne.n	8005d1a <HAL_UART_IRQHandler+0xee>
 8005d10:	69fb      	ldr	r3, [r7, #28]
 8005d12:	f003 0301 	and.w	r3, r3, #1
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d005      	beq.n	8005d26 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d1e:	f043 0208 	orr.w	r2, r3, #8
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	f000 8123 	beq.w	8005f76 <HAL_UART_IRQHandler+0x34a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005d30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d32:	f003 0320 	and.w	r3, r3, #32
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d007      	beq.n	8005d4a <HAL_UART_IRQHandler+0x11e>
 8005d3a:	6a3b      	ldr	r3, [r7, #32]
 8005d3c:	f003 0320 	and.w	r3, r3, #32
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d002      	beq.n	8005d4a <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8005d44:	6878      	ldr	r0, [r7, #4]
 8005d46:	f000 facd 	bl	80062e4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	695b      	ldr	r3, [r3, #20]
 8005d50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	bf14      	ite	ne
 8005d58:	2301      	movne	r3, #1
 8005d5a:	2300      	moveq	r3, #0
 8005d5c:	b2db      	uxtb	r3, r3
 8005d5e:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d64:	f003 0308 	and.w	r3, r3, #8
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d102      	bne.n	8005d72 <HAL_UART_IRQHandler+0x146>
 8005d6c:	697b      	ldr	r3, [r7, #20]
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d033      	beq.n	8005dda <HAL_UART_IRQHandler+0x1ae>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005d72:	6878      	ldr	r0, [r7, #4]
 8005d74:	f000 fa0d 	bl	8006192 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	695b      	ldr	r3, [r3, #20]
 8005d7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d024      	beq.n	8005dd0 <HAL_UART_IRQHandler+0x1a4>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	695a      	ldr	r2, [r3, #20]
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005d94:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d013      	beq.n	8005dc6 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005da2:	4a79      	ldr	r2, [pc, #484]	; (8005f88 <HAL_UART_IRQHandler+0x35c>)
 8005da4:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005daa:	4618      	mov	r0, r3
 8005dac:	f7fc fd4c 	bl	8002848 <HAL_DMA_Abort_IT>
 8005db0:	4603      	mov	r3, r0
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d019      	beq.n	8005dea <HAL_UART_IRQHandler+0x1be>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005dbc:	687a      	ldr	r2, [r7, #4]
 8005dbe:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005dc0:	4610      	mov	r0, r2
 8005dc2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005dc4:	e011      	b.n	8005dea <HAL_UART_IRQHandler+0x1be>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005dca:	6878      	ldr	r0, [r7, #4]
 8005dcc:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005dce:	e00c      	b.n	8005dea <HAL_UART_IRQHandler+0x1be>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005dd4:	6878      	ldr	r0, [r7, #4]
 8005dd6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005dd8:	e007      	b.n	8005dea <HAL_UART_IRQHandler+0x1be>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005dde:	6878      	ldr	r0, [r7, #4]
 8005de0:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	2200      	movs	r2, #0
 8005de6:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8005de8:	e0c5      	b.n	8005f76 <HAL_UART_IRQHandler+0x34a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005dea:	bf00      	nop
    return;
 8005dec:	e0c3      	b.n	8005f76 <HAL_UART_IRQHandler+0x34a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005df2:	2b01      	cmp	r3, #1
 8005df4:	f040 80a3 	bne.w	8005f3e <HAL_UART_IRQHandler+0x312>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8005df8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dfa:	f003 0310 	and.w	r3, r3, #16
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	f000 809d 	beq.w	8005f3e <HAL_UART_IRQHandler+0x312>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8005e04:	6a3b      	ldr	r3, [r7, #32]
 8005e06:	f003 0310 	and.w	r3, r3, #16
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	f000 8097 	beq.w	8005f3e <HAL_UART_IRQHandler+0x312>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005e10:	2300      	movs	r3, #0
 8005e12:	60fb      	str	r3, [r7, #12]
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	60fb      	str	r3, [r7, #12]
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	685b      	ldr	r3, [r3, #4]
 8005e22:	60fb      	str	r3, [r7, #12]
 8005e24:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	695b      	ldr	r3, [r3, #20]
 8005e2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d04f      	beq.n	8005ed4 <HAL_UART_IRQHandler+0x2a8>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	685b      	ldr	r3, [r3, #4]
 8005e3c:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8005e3e:	8a3b      	ldrh	r3, [r7, #16]
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	f000 809a 	beq.w	8005f7a <HAL_UART_IRQHandler+0x34e>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005e4a:	8a3a      	ldrh	r2, [r7, #16]
 8005e4c:	429a      	cmp	r2, r3
 8005e4e:	f080 8094 	bcs.w	8005f7a <HAL_UART_IRQHandler+0x34e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	8a3a      	ldrh	r2, [r7, #16]
 8005e56:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e5c:	699b      	ldr	r3, [r3, #24]
 8005e5e:	2b20      	cmp	r3, #32
 8005e60:	d02b      	beq.n	8005eba <HAL_UART_IRQHandler+0x28e>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	68da      	ldr	r2, [r3, #12]
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005e70:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	695a      	ldr	r2, [r3, #20]
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	f022 0201 	bic.w	r2, r2, #1
 8005e80:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	695a      	ldr	r2, [r3, #20]
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005e90:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	2220      	movs	r2, #32
 8005e96:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	2200      	movs	r2, #0
 8005e9e:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	68da      	ldr	r2, [r3, #12]
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	f022 0210 	bic.w	r2, r2, #16
 8005eae:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005eb4:	4618      	mov	r0, r3
 8005eb6:	f7fc fc8c 	bl	80027d2 <HAL_DMA_Abort>
        }
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005ebe:	687a      	ldr	r2, [r7, #4]
 8005ec0:	8d91      	ldrh	r1, [r2, #44]	; 0x2c
 8005ec2:	687a      	ldr	r2, [r7, #4]
 8005ec4:	8dd2      	ldrh	r2, [r2, #46]	; 0x2e
 8005ec6:	b292      	uxth	r2, r2
 8005ec8:	1a8a      	subs	r2, r1, r2
 8005eca:	b292      	uxth	r2, r2
 8005ecc:	4611      	mov	r1, r2
 8005ece:	6878      	ldr	r0, [r7, #4]
 8005ed0:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#endif
      }
      return;
 8005ed2:	e052      	b.n	8005f7a <HAL_UART_IRQHandler+0x34e>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005edc:	b29b      	uxth	r3, r3
 8005ede:	1ad3      	subs	r3, r2, r3
 8005ee0:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005ee6:	b29b      	uxth	r3, r3
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d048      	beq.n	8005f7e <HAL_UART_IRQHandler+0x352>
          &&(nb_rx_data > 0U) )
 8005eec:	8a7b      	ldrh	r3, [r7, #18]
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d045      	beq.n	8005f7e <HAL_UART_IRQHandler+0x352>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	68da      	ldr	r2, [r3, #12]
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005f00:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	695a      	ldr	r2, [r3, #20]
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	f022 0201 	bic.w	r2, r2, #1
 8005f10:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	2220      	movs	r2, #32
 8005f16:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	2200      	movs	r2, #0
 8005f1e:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	68da      	ldr	r2, [r3, #12]
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	f022 0210 	bic.w	r2, r2, #16
 8005f2e:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005f34:	8a7a      	ldrh	r2, [r7, #18]
 8005f36:	4611      	mov	r1, r2
 8005f38:	6878      	ldr	r0, [r7, #4]
 8005f3a:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif
      }
      return;
 8005f3c:	e01f      	b.n	8005f7e <HAL_UART_IRQHandler+0x352>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005f3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f40:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d008      	beq.n	8005f5a <HAL_UART_IRQHandler+0x32e>
 8005f48:	6a3b      	ldr	r3, [r7, #32]
 8005f4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d003      	beq.n	8005f5a <HAL_UART_IRQHandler+0x32e>
  {
    UART_Transmit_IT(huart);
 8005f52:	6878      	ldr	r0, [r7, #4]
 8005f54:	f000 f95e 	bl	8006214 <UART_Transmit_IT>
    return;
 8005f58:	e012      	b.n	8005f80 <HAL_UART_IRQHandler+0x354>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005f5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d00d      	beq.n	8005f80 <HAL_UART_IRQHandler+0x354>
 8005f64:	6a3b      	ldr	r3, [r7, #32]
 8005f66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d008      	beq.n	8005f80 <HAL_UART_IRQHandler+0x354>
  {
    UART_EndTransmit_IT(huart);
 8005f6e:	6878      	ldr	r0, [r7, #4]
 8005f70:	f000 f99f 	bl	80062b2 <UART_EndTransmit_IT>
    return;
 8005f74:	e004      	b.n	8005f80 <HAL_UART_IRQHandler+0x354>
    return;
 8005f76:	bf00      	nop
 8005f78:	e002      	b.n	8005f80 <HAL_UART_IRQHandler+0x354>
      return;
 8005f7a:	bf00      	nop
 8005f7c:	e000      	b.n	8005f80 <HAL_UART_IRQHandler+0x354>
      return;
 8005f7e:	bf00      	nop
  }
}
 8005f80:	3728      	adds	r7, #40	; 0x28
 8005f82:	46bd      	mov	sp, r7
 8005f84:	bd80      	pop	{r7, pc}
 8005f86:	bf00      	nop
 8005f88:	080061eb 	.word	0x080061eb

08005f8c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005f8c:	b480      	push	{r7}
 8005f8e:	b083      	sub	sp, #12
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005f94:	bf00      	nop
 8005f96:	370c      	adds	r7, #12
 8005f98:	46bd      	mov	sp, r7
 8005f9a:	bc80      	pop	{r7}
 8005f9c:	4770      	bx	lr

08005f9e <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005f9e:	b480      	push	{r7}
 8005fa0:	b083      	sub	sp, #12
 8005fa2:	af00      	add	r7, sp, #0
 8005fa4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8005fa6:	bf00      	nop
 8005fa8:	370c      	adds	r7, #12
 8005faa:	46bd      	mov	sp, r7
 8005fac:	bc80      	pop	{r7}
 8005fae:	4770      	bx	lr

08005fb0 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005fb0:	b480      	push	{r7}
 8005fb2:	b083      	sub	sp, #12
 8005fb4:	af00      	add	r7, sp, #0
 8005fb6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8005fb8:	bf00      	nop
 8005fba:	370c      	adds	r7, #12
 8005fbc:	46bd      	mov	sp, r7
 8005fbe:	bc80      	pop	{r7}
 8005fc0:	4770      	bx	lr

08005fc2 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005fc2:	b480      	push	{r7}
 8005fc4:	b083      	sub	sp, #12
 8005fc6:	af00      	add	r7, sp, #0
 8005fc8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005fca:	bf00      	nop
 8005fcc:	370c      	adds	r7, #12
 8005fce:	46bd      	mov	sp, r7
 8005fd0:	bc80      	pop	{r7}
 8005fd2:	4770      	bx	lr

08005fd4 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 8005fd4:	b480      	push	{r7}
 8005fd6:	b083      	sub	sp, #12
 8005fd8:	af00      	add	r7, sp, #0
 8005fda:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 8005fdc:	bf00      	nop
 8005fde:	370c      	adds	r7, #12
 8005fe0:	46bd      	mov	sp, r7
 8005fe2:	bc80      	pop	{r7}
 8005fe4:	4770      	bx	lr

08005fe6 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 8005fe6:	b480      	push	{r7}
 8005fe8:	b083      	sub	sp, #12
 8005fea:	af00      	add	r7, sp, #0
 8005fec:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 8005fee:	bf00      	nop
 8005ff0:	370c      	adds	r7, #12
 8005ff2:	46bd      	mov	sp, r7
 8005ff4:	bc80      	pop	{r7}
 8005ff6:	4770      	bx	lr

08005ff8 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 8005ff8:	b480      	push	{r7}
 8005ffa:	b083      	sub	sp, #12
 8005ffc:	af00      	add	r7, sp, #0
 8005ffe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8006000:	bf00      	nop
 8006002:	370c      	adds	r7, #12
 8006004:	46bd      	mov	sp, r7
 8006006:	bc80      	pop	{r7}
 8006008:	4770      	bx	lr

0800600a <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800600a:	b480      	push	{r7}
 800600c:	b083      	sub	sp, #12
 800600e:	af00      	add	r7, sp, #0
 8006010:	6078      	str	r0, [r7, #4]
 8006012:	460b      	mov	r3, r1
 8006014:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006016:	bf00      	nop
 8006018:	370c      	adds	r7, #12
 800601a:	46bd      	mov	sp, r7
 800601c:	bc80      	pop	{r7}
 800601e:	4770      	bx	lr

08006020 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 8006020:	b480      	push	{r7}
 8006022:	b083      	sub	sp, #12
 8006024:	af00      	add	r7, sp, #0
 8006026:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	4a0f      	ldr	r2, [pc, #60]	; (8006068 <UART_InitCallbacksToDefault+0x48>)
 800602c:	645a      	str	r2, [r3, #68]	; 0x44
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	4a0e      	ldr	r2, [pc, #56]	; (800606c <UART_InitCallbacksToDefault+0x4c>)
 8006032:	649a      	str	r2, [r3, #72]	; 0x48
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	4a0e      	ldr	r2, [pc, #56]	; (8006070 <UART_InitCallbacksToDefault+0x50>)
 8006038:	64da      	str	r2, [r3, #76]	; 0x4c
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	4a0d      	ldr	r2, [pc, #52]	; (8006074 <UART_InitCallbacksToDefault+0x54>)
 800603e:	651a      	str	r2, [r3, #80]	; 0x50
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	4a0d      	ldr	r2, [pc, #52]	; (8006078 <UART_InitCallbacksToDefault+0x58>)
 8006044:	655a      	str	r2, [r3, #84]	; 0x54
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	4a0c      	ldr	r2, [pc, #48]	; (800607c <UART_InitCallbacksToDefault+0x5c>)
 800604a:	659a      	str	r2, [r3, #88]	; 0x58
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	4a0c      	ldr	r2, [pc, #48]	; (8006080 <UART_InitCallbacksToDefault+0x60>)
 8006050:	65da      	str	r2, [r3, #92]	; 0x5c
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	4a0b      	ldr	r2, [pc, #44]	; (8006084 <UART_InitCallbacksToDefault+0x64>)
 8006056:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	4a0b      	ldr	r2, [pc, #44]	; (8006088 <UART_InitCallbacksToDefault+0x68>)
 800605c:	669a      	str	r2, [r3, #104]	; 0x68

}
 800605e:	bf00      	nop
 8006060:	370c      	adds	r7, #12
 8006062:	46bd      	mov	sp, r7
 8006064:	bc80      	pop	{r7}
 8006066:	4770      	bx	lr
 8006068:	08005f9f 	.word	0x08005f9f
 800606c:	08005f8d 	.word	0x08005f8d
 8006070:	08005fb1 	.word	0x08005fb1
 8006074:	0800142d 	.word	0x0800142d
 8006078:	08005fc3 	.word	0x08005fc3
 800607c:	08005fd5 	.word	0x08005fd5
 8006080:	08005fe7 	.word	0x08005fe7
 8006084:	08005ff9 	.word	0x08005ff9
 8006088:	0800600b 	.word	0x0800600b

0800608c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800608c:	b580      	push	{r7, lr}
 800608e:	b084      	sub	sp, #16
 8006090:	af00      	add	r7, sp, #0
 8006092:	60f8      	str	r0, [r7, #12]
 8006094:	60b9      	str	r1, [r7, #8]
 8006096:	603b      	str	r3, [r7, #0]
 8006098:	4613      	mov	r3, r2
 800609a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800609c:	e02c      	b.n	80060f8 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800609e:	69bb      	ldr	r3, [r7, #24]
 80060a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060a4:	d028      	beq.n	80060f8 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80060a6:	69bb      	ldr	r3, [r7, #24]
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d007      	beq.n	80060bc <UART_WaitOnFlagUntilTimeout+0x30>
 80060ac:	f7fb fe3c 	bl	8001d28 <HAL_GetTick>
 80060b0:	4602      	mov	r2, r0
 80060b2:	683b      	ldr	r3, [r7, #0]
 80060b4:	1ad3      	subs	r3, r2, r3
 80060b6:	69ba      	ldr	r2, [r7, #24]
 80060b8:	429a      	cmp	r2, r3
 80060ba:	d21d      	bcs.n	80060f8 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	68da      	ldr	r2, [r3, #12]
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80060ca:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	695a      	ldr	r2, [r3, #20]
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	f022 0201 	bic.w	r2, r2, #1
 80060da:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	2220      	movs	r2, #32
 80060e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	2220      	movs	r2, #32
 80060e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	2200      	movs	r2, #0
 80060f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80060f4:	2303      	movs	r3, #3
 80060f6:	e00f      	b.n	8006118 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	681a      	ldr	r2, [r3, #0]
 80060fe:	68bb      	ldr	r3, [r7, #8]
 8006100:	4013      	ands	r3, r2
 8006102:	68ba      	ldr	r2, [r7, #8]
 8006104:	429a      	cmp	r2, r3
 8006106:	bf0c      	ite	eq
 8006108:	2301      	moveq	r3, #1
 800610a:	2300      	movne	r3, #0
 800610c:	b2db      	uxtb	r3, r3
 800610e:	461a      	mov	r2, r3
 8006110:	79fb      	ldrb	r3, [r7, #7]
 8006112:	429a      	cmp	r2, r3
 8006114:	d0c3      	beq.n	800609e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006116:	2300      	movs	r3, #0
}
 8006118:	4618      	mov	r0, r3
 800611a:	3710      	adds	r7, #16
 800611c:	46bd      	mov	sp, r7
 800611e:	bd80      	pop	{r7, pc}

08006120 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006120:	b480      	push	{r7}
 8006122:	b085      	sub	sp, #20
 8006124:	af00      	add	r7, sp, #0
 8006126:	60f8      	str	r0, [r7, #12]
 8006128:	60b9      	str	r1, [r7, #8]
 800612a:	4613      	mov	r3, r2
 800612c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	68ba      	ldr	r2, [r7, #8]
 8006132:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	88fa      	ldrh	r2, [r7, #6]
 8006138:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	88fa      	ldrh	r2, [r7, #6]
 800613e:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	2200      	movs	r2, #0
 8006144:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	2222      	movs	r2, #34	; 0x22
 800614a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	2200      	movs	r2, #0
 8006152:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	68da      	ldr	r2, [r3, #12]
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006164:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	695a      	ldr	r2, [r3, #20]
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	f042 0201 	orr.w	r2, r2, #1
 8006174:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	68da      	ldr	r2, [r3, #12]
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	f042 0220 	orr.w	r2, r2, #32
 8006184:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006186:	2300      	movs	r3, #0
}
 8006188:	4618      	mov	r0, r3
 800618a:	3714      	adds	r7, #20
 800618c:	46bd      	mov	sp, r7
 800618e:	bc80      	pop	{r7}
 8006190:	4770      	bx	lr

08006192 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006192:	b480      	push	{r7}
 8006194:	b083      	sub	sp, #12
 8006196:	af00      	add	r7, sp, #0
 8006198:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	68da      	ldr	r2, [r3, #12]
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80061a8:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	695a      	ldr	r2, [r3, #20]
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	f022 0201 	bic.w	r2, r2, #1
 80061b8:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061be:	2b01      	cmp	r3, #1
 80061c0:	d107      	bne.n	80061d2 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	68da      	ldr	r2, [r3, #12]
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	f022 0210 	bic.w	r2, r2, #16
 80061d0:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	2220      	movs	r2, #32
 80061d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	2200      	movs	r2, #0
 80061de:	631a      	str	r2, [r3, #48]	; 0x30
}
 80061e0:	bf00      	nop
 80061e2:	370c      	adds	r7, #12
 80061e4:	46bd      	mov	sp, r7
 80061e6:	bc80      	pop	{r7}
 80061e8:	4770      	bx	lr

080061ea <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80061ea:	b580      	push	{r7, lr}
 80061ec:	b084      	sub	sp, #16
 80061ee:	af00      	add	r7, sp, #0
 80061f0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061f6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	2200      	movs	r2, #0
 80061fc:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	2200      	movs	r2, #0
 8006202:	84da      	strh	r2, [r3, #38]	; 0x26

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006208:	68f8      	ldr	r0, [r7, #12]
 800620a:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800620c:	bf00      	nop
 800620e:	3710      	adds	r7, #16
 8006210:	46bd      	mov	sp, r7
 8006212:	bd80      	pop	{r7, pc}

08006214 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006214:	b480      	push	{r7}
 8006216:	b085      	sub	sp, #20
 8006218:	af00      	add	r7, sp, #0
 800621a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006222:	b2db      	uxtb	r3, r3
 8006224:	2b21      	cmp	r3, #33	; 0x21
 8006226:	d13e      	bne.n	80062a6 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	689b      	ldr	r3, [r3, #8]
 800622c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006230:	d114      	bne.n	800625c <UART_Transmit_IT+0x48>
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	691b      	ldr	r3, [r3, #16]
 8006236:	2b00      	cmp	r3, #0
 8006238:	d110      	bne.n	800625c <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	6a1b      	ldr	r3, [r3, #32]
 800623e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	881b      	ldrh	r3, [r3, #0]
 8006244:	461a      	mov	r2, r3
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800624e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	6a1b      	ldr	r3, [r3, #32]
 8006254:	1c9a      	adds	r2, r3, #2
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	621a      	str	r2, [r3, #32]
 800625a:	e008      	b.n	800626e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	6a1b      	ldr	r3, [r3, #32]
 8006260:	1c59      	adds	r1, r3, #1
 8006262:	687a      	ldr	r2, [r7, #4]
 8006264:	6211      	str	r1, [r2, #32]
 8006266:	781a      	ldrb	r2, [r3, #0]
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006272:	b29b      	uxth	r3, r3
 8006274:	3b01      	subs	r3, #1
 8006276:	b29b      	uxth	r3, r3
 8006278:	687a      	ldr	r2, [r7, #4]
 800627a:	4619      	mov	r1, r3
 800627c:	84d1      	strh	r1, [r2, #38]	; 0x26
 800627e:	2b00      	cmp	r3, #0
 8006280:	d10f      	bne.n	80062a2 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	68da      	ldr	r2, [r3, #12]
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006290:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	68da      	ldr	r2, [r3, #12]
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80062a0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80062a2:	2300      	movs	r3, #0
 80062a4:	e000      	b.n	80062a8 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80062a6:	2302      	movs	r3, #2
  }
}
 80062a8:	4618      	mov	r0, r3
 80062aa:	3714      	adds	r7, #20
 80062ac:	46bd      	mov	sp, r7
 80062ae:	bc80      	pop	{r7}
 80062b0:	4770      	bx	lr

080062b2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80062b2:	b580      	push	{r7, lr}
 80062b4:	b082      	sub	sp, #8
 80062b6:	af00      	add	r7, sp, #0
 80062b8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	68da      	ldr	r2, [r3, #12]
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80062c8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	2220      	movs	r2, #32
 80062ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80062d6:	6878      	ldr	r0, [r7, #4]
 80062d8:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80062da:	2300      	movs	r3, #0
}
 80062dc:	4618      	mov	r0, r3
 80062de:	3708      	adds	r7, #8
 80062e0:	46bd      	mov	sp, r7
 80062e2:	bd80      	pop	{r7, pc}

080062e4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80062e4:	b580      	push	{r7, lr}
 80062e6:	b086      	sub	sp, #24
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80062f2:	b2db      	uxtb	r3, r3
 80062f4:	2b22      	cmp	r3, #34	; 0x22
 80062f6:	f040 809b 	bne.w	8006430 <UART_Receive_IT+0x14c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	689b      	ldr	r3, [r3, #8]
 80062fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006302:	d117      	bne.n	8006334 <UART_Receive_IT+0x50>
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	691b      	ldr	r3, [r3, #16]
 8006308:	2b00      	cmp	r3, #0
 800630a:	d113      	bne.n	8006334 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800630c:	2300      	movs	r3, #0
 800630e:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006314:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	685b      	ldr	r3, [r3, #4]
 800631c:	b29b      	uxth	r3, r3
 800631e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006322:	b29a      	uxth	r2, r3
 8006324:	693b      	ldr	r3, [r7, #16]
 8006326:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800632c:	1c9a      	adds	r2, r3, #2
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	629a      	str	r2, [r3, #40]	; 0x28
 8006332:	e026      	b.n	8006382 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006338:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 800633a:	2300      	movs	r3, #0
 800633c:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	689b      	ldr	r3, [r3, #8]
 8006342:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006346:	d007      	beq.n	8006358 <UART_Receive_IT+0x74>
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	689b      	ldr	r3, [r3, #8]
 800634c:	2b00      	cmp	r3, #0
 800634e:	d10a      	bne.n	8006366 <UART_Receive_IT+0x82>
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	691b      	ldr	r3, [r3, #16]
 8006354:	2b00      	cmp	r3, #0
 8006356:	d106      	bne.n	8006366 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	685b      	ldr	r3, [r3, #4]
 800635e:	b2da      	uxtb	r2, r3
 8006360:	697b      	ldr	r3, [r7, #20]
 8006362:	701a      	strb	r2, [r3, #0]
 8006364:	e008      	b.n	8006378 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	685b      	ldr	r3, [r3, #4]
 800636c:	b2db      	uxtb	r3, r3
 800636e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006372:	b2da      	uxtb	r2, r3
 8006374:	697b      	ldr	r3, [r7, #20]
 8006376:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800637c:	1c5a      	adds	r2, r3, #1
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006386:	b29b      	uxth	r3, r3
 8006388:	3b01      	subs	r3, #1
 800638a:	b29b      	uxth	r3, r3
 800638c:	687a      	ldr	r2, [r7, #4]
 800638e:	4619      	mov	r1, r3
 8006390:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006392:	2b00      	cmp	r3, #0
 8006394:	d14a      	bne.n	800642c <UART_Receive_IT+0x148>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	68da      	ldr	r2, [r3, #12]
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	f022 0220 	bic.w	r2, r2, #32
 80063a4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	68da      	ldr	r2, [r3, #12]
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80063b4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	695a      	ldr	r2, [r3, #20]
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	f022 0201 	bic.w	r2, r2, #1
 80063c4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	2220      	movs	r2, #32
 80063ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063d2:	2b01      	cmp	r3, #1
 80063d4:	d124      	bne.n	8006420 <UART_Receive_IT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	2200      	movs	r2, #0
 80063da:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	68da      	ldr	r2, [r3, #12]
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	f022 0210 	bic.w	r2, r2, #16
 80063ea:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	f003 0310 	and.w	r3, r3, #16
 80063f6:	2b10      	cmp	r3, #16
 80063f8:	d10a      	bne.n	8006410 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80063fa:	2300      	movs	r3, #0
 80063fc:	60fb      	str	r3, [r7, #12]
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	60fb      	str	r3, [r7, #12]
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	685b      	ldr	r3, [r3, #4]
 800640c:	60fb      	str	r3, [r7, #12]
 800640e:	68fb      	ldr	r3, [r7, #12]
        }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006414:	687a      	ldr	r2, [r7, #4]
 8006416:	8d92      	ldrh	r2, [r2, #44]	; 0x2c
 8006418:	4611      	mov	r1, r2
 800641a:	6878      	ldr	r0, [r7, #4]
 800641c:	4798      	blx	r3
 800641e:	e003      	b.n	8006428 <UART_Receive_IT+0x144>
      else
      {
       /* Standard reception API called */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006424:	6878      	ldr	r0, [r7, #4]
 8006426:	4798      	blx	r3
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006428:	2300      	movs	r3, #0
 800642a:	e002      	b.n	8006432 <UART_Receive_IT+0x14e>
    }
    return HAL_OK;
 800642c:	2300      	movs	r3, #0
 800642e:	e000      	b.n	8006432 <UART_Receive_IT+0x14e>
  }
  else
  {
    return HAL_BUSY;
 8006430:	2302      	movs	r3, #2
  }
}
 8006432:	4618      	mov	r0, r3
 8006434:	3718      	adds	r7, #24
 8006436:	46bd      	mov	sp, r7
 8006438:	bd80      	pop	{r7, pc}
	...

0800643c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800643c:	b580      	push	{r7, lr}
 800643e:	b084      	sub	sp, #16
 8006440:	af00      	add	r7, sp, #0
 8006442:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	691b      	ldr	r3, [r3, #16]
 800644a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	68da      	ldr	r2, [r3, #12]
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	430a      	orrs	r2, r1
 8006458:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	689a      	ldr	r2, [r3, #8]
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	691b      	ldr	r3, [r3, #16]
 8006462:	431a      	orrs	r2, r3
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	695b      	ldr	r3, [r3, #20]
 8006468:	4313      	orrs	r3, r2
 800646a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	68db      	ldr	r3, [r3, #12]
 8006472:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8006476:	f023 030c 	bic.w	r3, r3, #12
 800647a:	687a      	ldr	r2, [r7, #4]
 800647c:	6812      	ldr	r2, [r2, #0]
 800647e:	68b9      	ldr	r1, [r7, #8]
 8006480:	430b      	orrs	r3, r1
 8006482:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	695b      	ldr	r3, [r3, #20]
 800648a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	699a      	ldr	r2, [r3, #24]
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	430a      	orrs	r2, r1
 8006498:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	4a2c      	ldr	r2, [pc, #176]	; (8006550 <UART_SetConfig+0x114>)
 80064a0:	4293      	cmp	r3, r2
 80064a2:	d103      	bne.n	80064ac <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80064a4:	f7fd f892 	bl	80035cc <HAL_RCC_GetPCLK2Freq>
 80064a8:	60f8      	str	r0, [r7, #12]
 80064aa:	e002      	b.n	80064b2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80064ac:	f7fd f87a 	bl	80035a4 <HAL_RCC_GetPCLK1Freq>
 80064b0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80064b2:	68fa      	ldr	r2, [r7, #12]
 80064b4:	4613      	mov	r3, r2
 80064b6:	009b      	lsls	r3, r3, #2
 80064b8:	4413      	add	r3, r2
 80064ba:	009a      	lsls	r2, r3, #2
 80064bc:	441a      	add	r2, r3
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	685b      	ldr	r3, [r3, #4]
 80064c2:	009b      	lsls	r3, r3, #2
 80064c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80064c8:	4a22      	ldr	r2, [pc, #136]	; (8006554 <UART_SetConfig+0x118>)
 80064ca:	fba2 2303 	umull	r2, r3, r2, r3
 80064ce:	095b      	lsrs	r3, r3, #5
 80064d0:	0119      	lsls	r1, r3, #4
 80064d2:	68fa      	ldr	r2, [r7, #12]
 80064d4:	4613      	mov	r3, r2
 80064d6:	009b      	lsls	r3, r3, #2
 80064d8:	4413      	add	r3, r2
 80064da:	009a      	lsls	r2, r3, #2
 80064dc:	441a      	add	r2, r3
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	685b      	ldr	r3, [r3, #4]
 80064e2:	009b      	lsls	r3, r3, #2
 80064e4:	fbb2 f2f3 	udiv	r2, r2, r3
 80064e8:	4b1a      	ldr	r3, [pc, #104]	; (8006554 <UART_SetConfig+0x118>)
 80064ea:	fba3 0302 	umull	r0, r3, r3, r2
 80064ee:	095b      	lsrs	r3, r3, #5
 80064f0:	2064      	movs	r0, #100	; 0x64
 80064f2:	fb00 f303 	mul.w	r3, r0, r3
 80064f6:	1ad3      	subs	r3, r2, r3
 80064f8:	011b      	lsls	r3, r3, #4
 80064fa:	3332      	adds	r3, #50	; 0x32
 80064fc:	4a15      	ldr	r2, [pc, #84]	; (8006554 <UART_SetConfig+0x118>)
 80064fe:	fba2 2303 	umull	r2, r3, r2, r3
 8006502:	095b      	lsrs	r3, r3, #5
 8006504:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006508:	4419      	add	r1, r3
 800650a:	68fa      	ldr	r2, [r7, #12]
 800650c:	4613      	mov	r3, r2
 800650e:	009b      	lsls	r3, r3, #2
 8006510:	4413      	add	r3, r2
 8006512:	009a      	lsls	r2, r3, #2
 8006514:	441a      	add	r2, r3
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	685b      	ldr	r3, [r3, #4]
 800651a:	009b      	lsls	r3, r3, #2
 800651c:	fbb2 f2f3 	udiv	r2, r2, r3
 8006520:	4b0c      	ldr	r3, [pc, #48]	; (8006554 <UART_SetConfig+0x118>)
 8006522:	fba3 0302 	umull	r0, r3, r3, r2
 8006526:	095b      	lsrs	r3, r3, #5
 8006528:	2064      	movs	r0, #100	; 0x64
 800652a:	fb00 f303 	mul.w	r3, r0, r3
 800652e:	1ad3      	subs	r3, r2, r3
 8006530:	011b      	lsls	r3, r3, #4
 8006532:	3332      	adds	r3, #50	; 0x32
 8006534:	4a07      	ldr	r2, [pc, #28]	; (8006554 <UART_SetConfig+0x118>)
 8006536:	fba2 2303 	umull	r2, r3, r2, r3
 800653a:	095b      	lsrs	r3, r3, #5
 800653c:	f003 020f 	and.w	r2, r3, #15
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	440a      	add	r2, r1
 8006546:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8006548:	bf00      	nop
 800654a:	3710      	adds	r7, #16
 800654c:	46bd      	mov	sp, r7
 800654e:	bd80      	pop	{r7, pc}
 8006550:	40013800 	.word	0x40013800
 8006554:	51eb851f 	.word	0x51eb851f

08006558 <BAT_init>:
static ADC_HandleTypeDef *g_BAT_adcHandle;
static RTC_HandleTypeDef *g_BAT_rtcHandle;
static RTC_TimeTypeDef    g_BAT_lastReadTime;

void BAT_init(ADC_HandleTypeDef *p_adcHandle, RTC_HandleTypeDef *p_rtcHandle)
{
 8006558:	b580      	push	{r7, lr}
 800655a:	b084      	sub	sp, #16
 800655c:	af00      	add	r7, sp, #0
 800655e:	6078      	str	r0, [r7, #4]
 8006560:	6039      	str	r1, [r7, #0]
  RTC_TimeTypeDef l_time;
  RTC_DateTypeDef l_date;

  LOG_info("Initializing battery check");
 8006562:	4913      	ldr	r1, [pc, #76]	; (80065b0 <BAT_init+0x58>)
 8006564:	2001      	movs	r0, #1
 8006566:	f001 f957 	bl	8007818 <LOG_log>

  g_BAT_adcHandle = p_adcHandle;
 800656a:	4a12      	ldr	r2, [pc, #72]	; (80065b4 <BAT_init+0x5c>)
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	6013      	str	r3, [r2, #0]
  g_BAT_rtcHandle = p_rtcHandle;
 8006570:	4a11      	ldr	r2, [pc, #68]	; (80065b8 <BAT_init+0x60>)
 8006572:	683b      	ldr	r3, [r7, #0]
 8006574:	6013      	str	r3, [r2, #0]

  HAL_RTC_GetTime(g_BAT_rtcHandle, &l_time, RTC_FORMAT_BCD);
 8006576:	4b10      	ldr	r3, [pc, #64]	; (80065b8 <BAT_init+0x60>)
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	f107 010c 	add.w	r1, r7, #12
 800657e:	2201      	movs	r2, #1
 8006580:	4618      	mov	r0, r3
 8006582:	f7fd fb1f 	bl	8003bc4 <HAL_RTC_GetTime>
  HAL_RTC_GetDate(g_BAT_rtcHandle, &l_date, RTC_FORMAT_BCD);
 8006586:	4b0c      	ldr	r3, [pc, #48]	; (80065b8 <BAT_init+0x60>)
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	f107 0108 	add.w	r1, r7, #8
 800658e:	2201      	movs	r2, #1
 8006590:	4618      	mov	r0, r3
 8006592:	f7fd fca5 	bl	8003ee0 <HAL_RTC_GetDate>

  g_BAT_lastReadTime = l_time;
 8006596:	4b09      	ldr	r3, [pc, #36]	; (80065bc <BAT_init+0x64>)
 8006598:	f107 020c 	add.w	r2, r7, #12
 800659c:	6812      	ldr	r2, [r2, #0]
 800659e:	4611      	mov	r1, r2
 80065a0:	8019      	strh	r1, [r3, #0]
 80065a2:	3302      	adds	r3, #2
 80065a4:	0c12      	lsrs	r2, r2, #16
 80065a6:	701a      	strb	r2, [r3, #0]

  return;
 80065a8:	bf00      	nop
}
 80065aa:	3710      	adds	r7, #16
 80065ac:	46bd      	mov	sp, r7
 80065ae:	bd80      	pop	{r7, pc}
 80065b0:	08008f74 	.word	0x08008f74
 80065b4:	200000a0 	.word	0x200000a0
 80065b8:	200000a4 	.word	0x200000a4
 80065bc:	200000a8 	.word	0x200000a8

080065c0 <BAT_update>:

void BAT_update(uint32_t *p_voltageInMv)
{
 80065c0:	b580      	push	{r7, lr}
 80065c2:	b086      	sub	sp, #24
 80065c4:	af00      	add	r7, sp, #0
 80065c6:	6078      	str	r0, [r7, #4]
  RTC_TimeTypeDef l_time;
  RTC_DateTypeDef l_date;
  uint32_t        l_adcRawData;
  float           l_voltageInV;

  HAL_RTC_GetTime(g_BAT_rtcHandle, &l_time, RTC_FORMAT_BCD);
 80065c8:	4b3d      	ldr	r3, [pc, #244]	; (80066c0 <BAT_update+0x100>)
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	f107 010c 	add.w	r1, r7, #12
 80065d0:	2201      	movs	r2, #1
 80065d2:	4618      	mov	r0, r3
 80065d4:	f7fd faf6 	bl	8003bc4 <HAL_RTC_GetTime>
  HAL_RTC_GetDate(g_BAT_rtcHandle, &l_date, RTC_FORMAT_BCD);
 80065d8:	4b39      	ldr	r3, [pc, #228]	; (80066c0 <BAT_update+0x100>)
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	f107 0108 	add.w	r1, r7, #8
 80065e0:	2201      	movs	r2, #1
 80065e2:	4618      	mov	r0, r3
 80065e4:	f7fd fc7c 	bl	8003ee0 <HAL_RTC_GetDate>

  if ((            l_time.Hours * 3600 +             l_time.Minutes * 60 +             l_time.Seconds) -
 80065e8:	7b3b      	ldrb	r3, [r7, #12]
 80065ea:	461a      	mov	r2, r3
 80065ec:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 80065f0:	fb03 f202 	mul.w	r2, r3, r2
 80065f4:	7b7b      	ldrb	r3, [r7, #13]
 80065f6:	4619      	mov	r1, r3
 80065f8:	460b      	mov	r3, r1
 80065fa:	011b      	lsls	r3, r3, #4
 80065fc:	1a5b      	subs	r3, r3, r1
 80065fe:	009b      	lsls	r3, r3, #2
 8006600:	4413      	add	r3, r2
 8006602:	7bba      	ldrb	r2, [r7, #14]
 8006604:	441a      	add	r2, r3
      (g_BAT_lastReadTime.Hours * 3600 + g_BAT_lastReadTime.Minutes * 60 + g_BAT_lastReadTime.Seconds) >= BAT_POLLING_PERIOD_IN_S)
 8006606:	4b2f      	ldr	r3, [pc, #188]	; (80066c4 <BAT_update+0x104>)
 8006608:	781b      	ldrb	r3, [r3, #0]
 800660a:	4619      	mov	r1, r3
 800660c:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8006610:	fb03 f101 	mul.w	r1, r3, r1
 8006614:	4b2b      	ldr	r3, [pc, #172]	; (80066c4 <BAT_update+0x104>)
 8006616:	785b      	ldrb	r3, [r3, #1]
 8006618:	4618      	mov	r0, r3
 800661a:	4603      	mov	r3, r0
 800661c:	011b      	lsls	r3, r3, #4
 800661e:	1a1b      	subs	r3, r3, r0
 8006620:	009b      	lsls	r3, r3, #2
 8006622:	440b      	add	r3, r1
 8006624:	4927      	ldr	r1, [pc, #156]	; (80066c4 <BAT_update+0x104>)
 8006626:	7889      	ldrb	r1, [r1, #2]
 8006628:	440b      	add	r3, r1
  if ((            l_time.Hours * 3600 +             l_time.Minutes * 60 +             l_time.Seconds) -
 800662a:	1ad3      	subs	r3, r2, r3
 800662c:	2b09      	cmp	r3, #9
 800662e:	dd43      	ble.n	80066b8 <BAT_update+0xf8>
  {
    g_BAT_lastReadTime = l_time;
 8006630:	4b24      	ldr	r3, [pc, #144]	; (80066c4 <BAT_update+0x104>)
 8006632:	f107 020c 	add.w	r2, r7, #12
 8006636:	6812      	ldr	r2, [r2, #0]
 8006638:	4611      	mov	r1, r2
 800663a:	8019      	strh	r1, [r3, #0]
 800663c:	3302      	adds	r3, #2
 800663e:	0c12      	lsrs	r2, r2, #16
 8006640:	701a      	strb	r2, [r3, #0]

    HAL_ADC_Start                  (g_BAT_adcHandle);
 8006642:	4b21      	ldr	r3, [pc, #132]	; (80066c8 <BAT_update+0x108>)
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	4618      	mov	r0, r3
 8006648:	f7fb fc62 	bl	8001f10 <HAL_ADC_Start>
    HAL_ADC_PollForConversion      (g_BAT_adcHandle, HAL_MAX_DELAY);
 800664c:	4b1e      	ldr	r3, [pc, #120]	; (80066c8 <BAT_update+0x108>)
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	f04f 31ff 	mov.w	r1, #4294967295
 8006654:	4618      	mov	r0, r3
 8006656:	f7fb fd09 	bl	800206c <HAL_ADC_PollForConversion>
    l_adcRawData = HAL_ADC_GetValue(g_BAT_adcHandle);
 800665a:	4b1b      	ldr	r3, [pc, #108]	; (80066c8 <BAT_update+0x108>)
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	4618      	mov	r0, r3
 8006660:	f7fb fe0a 	bl	8002278 <HAL_ADC_GetValue>
 8006664:	6178      	str	r0, [r7, #20]

    /* Apply conversion based on STM32 reference voltage & resolution */
    l_voltageInV  = (l_adcRawData * 3.30f ) / 4096.0f;
 8006666:	6978      	ldr	r0, [r7, #20]
 8006668:	f7f9 fe92 	bl	8000390 <__aeabi_ui2f>
 800666c:	4603      	mov	r3, r0
 800666e:	4917      	ldr	r1, [pc, #92]	; (80066cc <BAT_update+0x10c>)
 8006670:	4618      	mov	r0, r3
 8006672:	f7f9 fee5 	bl	8000440 <__aeabi_fmul>
 8006676:	4603      	mov	r3, r0
 8006678:	f04f 418b 	mov.w	r1, #1166016512	; 0x45800000
 800667c:	4618      	mov	r0, r3
 800667e:	f7f9 ff93 	bl	80005a8 <__aeabi_fdiv>
 8006682:	4603      	mov	r3, r0
 8006684:	613b      	str	r3, [r7, #16]

    /* Consider voltage divider used between the battery & the ADC input */
    l_voltageInV *= 11.0f;
 8006686:	4912      	ldr	r1, [pc, #72]	; (80066d0 <BAT_update+0x110>)
 8006688:	6938      	ldr	r0, [r7, #16]
 800668a:	f7f9 fed9 	bl	8000440 <__aeabi_fmul>
 800668e:	4603      	mov	r3, r0
 8006690:	613b      	str	r3, [r7, #16]

    *p_voltageInMv = (uint32_t)(l_voltageInV * 1000.0f);
 8006692:	4910      	ldr	r1, [pc, #64]	; (80066d4 <BAT_update+0x114>)
 8006694:	6938      	ldr	r0, [r7, #16]
 8006696:	f7f9 fed3 	bl	8000440 <__aeabi_fmul>
 800669a:	4603      	mov	r3, r0
 800669c:	4618      	mov	r0, r3
 800669e:	f7fa f8bb 	bl	8000818 <__aeabi_f2uiz>
 80066a2:	4602      	mov	r2, r0
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	601a      	str	r2, [r3, #0]

    LOG_debug("Battery level: %u mV", *p_voltageInMv);
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	461a      	mov	r2, r3
 80066ae:	490a      	ldr	r1, [pc, #40]	; (80066d8 <BAT_update+0x118>)
 80066b0:	2000      	movs	r0, #0
 80066b2:	f001 f8b1 	bl	8007818 <LOG_log>
  else
  {
    ; /* Nothing to do */
  }

  return;
 80066b6:	bf00      	nop
 80066b8:	bf00      	nop
}
 80066ba:	3718      	adds	r7, #24
 80066bc:	46bd      	mov	sp, r7
 80066be:	bd80      	pop	{r7, pc}
 80066c0:	200000a4 	.word	0x200000a4
 80066c4:	200000a8 	.word	0x200000a8
 80066c8:	200000a0 	.word	0x200000a0
 80066cc:	40533333 	.word	0x40533333
 80066d0:	41300000 	.word	0x41300000
 80066d4:	447a0000 	.word	0x447a0000
 80066d8:	08008f90 	.word	0x08008f90

080066dc <BLU_sendCommand>:
static void         BLU_readData     (uint8_t *p_buffer                                                );
static T_BLU_BUTTON BLU_getButton    (uint8_t *p_buffer                                                );
static int32_t      BLU_normalizeData(uint32_t p_rawData, uint32_t p_maxValue, bool p_isInversionNeeded);

static void BLU_sendCommand(uint8_t p_command)
{
 80066dc:	b580      	push	{r7, lr}
 80066de:	b084      	sub	sp, #16
 80066e0:	af00      	add	r7, sp, #0
 80066e2:	4603      	mov	r3, r0
 80066e4:	71fb      	strb	r3, [r7, #7]
  volatile uint16_t l_bitValue;

  for (l_bitValue = 0x01; l_bitValue < 0x0100; l_bitValue <<= 1)
 80066e6:	2301      	movs	r3, #1
 80066e8:	81fb      	strh	r3, [r7, #14]
 80066ea:	e030      	b.n	800674e <BLU_sendCommand+0x72>
  {
    if ((l_bitValue & p_command) != 0)
 80066ec:	89fb      	ldrh	r3, [r7, #14]
 80066ee:	b29b      	uxth	r3, r3
 80066f0:	461a      	mov	r2, r3
 80066f2:	79fb      	ldrb	r3, [r7, #7]
 80066f4:	4013      	ands	r3, r2
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d006      	beq.n	8006708 <BLU_sendCommand+0x2c>
    {
      SET_BIT(GPIOC->ODR, BLUETOOTH_SPI_CMD_Pin);
 80066fa:	4b1a      	ldr	r3, [pc, #104]	; (8006764 <BLU_sendCommand+0x88>)
 80066fc:	68db      	ldr	r3, [r3, #12]
 80066fe:	4a19      	ldr	r2, [pc, #100]	; (8006764 <BLU_sendCommand+0x88>)
 8006700:	f043 0302 	orr.w	r3, r3, #2
 8006704:	60d3      	str	r3, [r2, #12]
 8006706:	e005      	b.n	8006714 <BLU_sendCommand+0x38>
    }
    else
    {
      CLEAR_BIT(GPIOC->ODR, BLUETOOTH_SPI_CMD_Pin);
 8006708:	4b16      	ldr	r3, [pc, #88]	; (8006764 <BLU_sendCommand+0x88>)
 800670a:	68db      	ldr	r3, [r3, #12]
 800670c:	4a15      	ldr	r2, [pc, #84]	; (8006764 <BLU_sendCommand+0x88>)
 800670e:	f023 0302 	bic.w	r3, r3, #2
 8006712:	60d3      	str	r3, [r2, #12]
    }

    SET_BIT(GPIOA->ODR  , BLUETOOTH_SPI_CLK_Pin);
 8006714:	4b14      	ldr	r3, [pc, #80]	; (8006768 <BLU_sendCommand+0x8c>)
 8006716:	68db      	ldr	r3, [r3, #12]
 8006718:	4a13      	ldr	r2, [pc, #76]	; (8006768 <BLU_sendCommand+0x8c>)
 800671a:	f043 0310 	orr.w	r3, r3, #16
 800671e:	60d3      	str	r3, [r2, #12]
    UTI_delayUs(5);
 8006720:	2005      	movs	r0, #5
 8006722:	f001 fa4b 	bl	8007bbc <UTI_delayUs>
    CLEAR_BIT(GPIOA->ODR, BLUETOOTH_SPI_CLK_Pin);
 8006726:	4b10      	ldr	r3, [pc, #64]	; (8006768 <BLU_sendCommand+0x8c>)
 8006728:	68db      	ldr	r3, [r3, #12]
 800672a:	4a0f      	ldr	r2, [pc, #60]	; (8006768 <BLU_sendCommand+0x8c>)
 800672c:	f023 0310 	bic.w	r3, r3, #16
 8006730:	60d3      	str	r3, [r2, #12]
    UTI_delayUs(5);
 8006732:	2005      	movs	r0, #5
 8006734:	f001 fa42 	bl	8007bbc <UTI_delayUs>
    SET_BIT(GPIOA->ODR  , BLUETOOTH_SPI_CLK_Pin);
 8006738:	4b0b      	ldr	r3, [pc, #44]	; (8006768 <BLU_sendCommand+0x8c>)
 800673a:	68db      	ldr	r3, [r3, #12]
 800673c:	4a0a      	ldr	r2, [pc, #40]	; (8006768 <BLU_sendCommand+0x8c>)
 800673e:	f043 0310 	orr.w	r3, r3, #16
 8006742:	60d3      	str	r3, [r2, #12]
  for (l_bitValue = 0x01; l_bitValue < 0x0100; l_bitValue <<= 1)
 8006744:	89fb      	ldrh	r3, [r7, #14]
 8006746:	b29b      	uxth	r3, r3
 8006748:	005b      	lsls	r3, r3, #1
 800674a:	b29b      	uxth	r3, r3
 800674c:	81fb      	strh	r3, [r7, #14]
 800674e:	89fb      	ldrh	r3, [r7, #14]
 8006750:	b29b      	uxth	r3, r3
 8006752:	2bff      	cmp	r3, #255	; 0xff
 8006754:	d9ca      	bls.n	80066ec <BLU_sendCommand+0x10>
  }
  UTI_delayUs(16);
 8006756:	2010      	movs	r0, #16
 8006758:	f001 fa30 	bl	8007bbc <UTI_delayUs>

  return;
 800675c:	bf00      	nop
}
 800675e:	3710      	adds	r7, #16
 8006760:	46bd      	mov	sp, r7
 8006762:	bd80      	pop	{r7, pc}
 8006764:	40011000 	.word	0x40011000
 8006768:	40010800 	.word	0x40010800

0800676c <BLU_readData>:

static void BLU_readData(uint8_t *p_buffer)
{
 800676c:	b580      	push	{r7, lr}
 800676e:	b084      	sub	sp, #16
 8006770:	af00      	add	r7, sp, #0
 8006772:	6078      	str	r0, [r7, #4]
  volatile uint8_t  l_index;
  volatile uint16_t l_bitValue;

  /* Reset buffer */
  for (l_index = 0; l_index < BLU_DATA_BUFFER_LENGTH; l_index++)
 8006774:	2300      	movs	r3, #0
 8006776:	73fb      	strb	r3, [r7, #15]
 8006778:	e00b      	b.n	8006792 <BLU_readData+0x26>
  {
    p_buffer[l_index] = 0x00;
 800677a:	7bfb      	ldrb	r3, [r7, #15]
 800677c:	b2db      	uxtb	r3, r3
 800677e:	461a      	mov	r2, r3
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	4413      	add	r3, r2
 8006784:	2200      	movs	r2, #0
 8006786:	701a      	strb	r2, [r3, #0]
  for (l_index = 0; l_index < BLU_DATA_BUFFER_LENGTH; l_index++)
 8006788:	7bfb      	ldrb	r3, [r7, #15]
 800678a:	b2db      	uxtb	r3, r3
 800678c:	3301      	adds	r3, #1
 800678e:	b2db      	uxtb	r3, r3
 8006790:	73fb      	strb	r3, [r7, #15]
 8006792:	7bfb      	ldrb	r3, [r7, #15]
 8006794:	b2db      	uxtb	r3, r3
 8006796:	2b06      	cmp	r3, #6
 8006798:	d9ef      	bls.n	800677a <BLU_readData+0xe>
  }

  CLEAR_BIT(GPIOC->ODR, BLUETOOTH_SPI_CS_Pin);
 800679a:	4b2e      	ldr	r3, [pc, #184]	; (8006854 <BLU_readData+0xe8>)
 800679c:	68db      	ldr	r3, [r3, #12]
 800679e:	4a2d      	ldr	r2, [pc, #180]	; (8006854 <BLU_readData+0xe8>)
 80067a0:	f023 0308 	bic.w	r3, r3, #8
 80067a4:	60d3      	str	r3, [r2, #12]

  BLU_sendCommand(0x01);
 80067a6:	2001      	movs	r0, #1
 80067a8:	f7ff ff98 	bl	80066dc <BLU_sendCommand>
  BLU_sendCommand(0x42);
 80067ac:	2042      	movs	r0, #66	; 0x42
 80067ae:	f7ff ff95 	bl	80066dc <BLU_sendCommand>

  for (l_index = 0; l_index < BLU_DATA_BUFFER_LENGTH; l_index++)
 80067b2:	2300      	movs	r3, #0
 80067b4:	73fb      	strb	r3, [r7, #15]
 80067b6:	e03f      	b.n	8006838 <BLU_readData+0xcc>
  {
    for (l_bitValue = 0x01; l_bitValue < 0x100; l_bitValue <<= 1)
 80067b8:	2301      	movs	r3, #1
 80067ba:	81bb      	strh	r3, [r7, #12]
 80067bc:	e030      	b.n	8006820 <BLU_readData+0xb4>
    {
      SET_BIT(GPIOA->ODR  , BLUETOOTH_SPI_CLK_Pin);
 80067be:	4b26      	ldr	r3, [pc, #152]	; (8006858 <BLU_readData+0xec>)
 80067c0:	68db      	ldr	r3, [r3, #12]
 80067c2:	4a25      	ldr	r2, [pc, #148]	; (8006858 <BLU_readData+0xec>)
 80067c4:	f043 0310 	orr.w	r3, r3, #16
 80067c8:	60d3      	str	r3, [r2, #12]
      UTI_delayUs(5);
 80067ca:	2005      	movs	r0, #5
 80067cc:	f001 f9f6 	bl	8007bbc <UTI_delayUs>
      CLEAR_BIT(GPIOA->ODR, BLUETOOTH_SPI_CLK_Pin);
 80067d0:	4b21      	ldr	r3, [pc, #132]	; (8006858 <BLU_readData+0xec>)
 80067d2:	68db      	ldr	r3, [r3, #12]
 80067d4:	4a20      	ldr	r2, [pc, #128]	; (8006858 <BLU_readData+0xec>)
 80067d6:	f023 0310 	bic.w	r3, r3, #16
 80067da:	60d3      	str	r3, [r2, #12]
      UTI_delayUs(5);
 80067dc:	2005      	movs	r0, #5
 80067de:	f001 f9ed 	bl	8007bbc <UTI_delayUs>
      SET_BIT(GPIOA->ODR  , BLUETOOTH_SPI_CLK_Pin);
 80067e2:	4b1d      	ldr	r3, [pc, #116]	; (8006858 <BLU_readData+0xec>)
 80067e4:	68db      	ldr	r3, [r3, #12]
 80067e6:	4a1c      	ldr	r2, [pc, #112]	; (8006858 <BLU_readData+0xec>)
 80067e8:	f043 0310 	orr.w	r3, r3, #16
 80067ec:	60d3      	str	r3, [r2, #12]

      if (READ_BIT(GPIOC->IDR, BLUETOOTH_SPI_DAT_Pin) != GPIO_PIN_RESET)
 80067ee:	4b19      	ldr	r3, [pc, #100]	; (8006854 <BLU_readData+0xe8>)
 80067f0:	689b      	ldr	r3, [r3, #8]
 80067f2:	f003 0304 	and.w	r3, r3, #4
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d00d      	beq.n	8006816 <BLU_readData+0xaa>
      {
        p_buffer[l_index] |= l_bitValue;
 80067fa:	89bb      	ldrh	r3, [r7, #12]
 80067fc:	b29a      	uxth	r2, r3
 80067fe:	7bfb      	ldrb	r3, [r7, #15]
 8006800:	b2d8      	uxtb	r0, r3
 8006802:	4601      	mov	r1, r0
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	440b      	add	r3, r1
 8006808:	7819      	ldrb	r1, [r3, #0]
 800680a:	b2d2      	uxtb	r2, r2
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	4403      	add	r3, r0
 8006810:	430a      	orrs	r2, r1
 8006812:	b2d2      	uxtb	r2, r2
 8006814:	701a      	strb	r2, [r3, #0]
    for (l_bitValue = 0x01; l_bitValue < 0x100; l_bitValue <<= 1)
 8006816:	89bb      	ldrh	r3, [r7, #12]
 8006818:	b29b      	uxth	r3, r3
 800681a:	005b      	lsls	r3, r3, #1
 800681c:	b29b      	uxth	r3, r3
 800681e:	81bb      	strh	r3, [r7, #12]
 8006820:	89bb      	ldrh	r3, [r7, #12]
 8006822:	b29b      	uxth	r3, r3
 8006824:	2bff      	cmp	r3, #255	; 0xff
 8006826:	d9ca      	bls.n	80067be <BLU_readData+0x52>
      else
      {
        ; /* Nothing to do */
      }
    }
      UTI_delayUs(16);
 8006828:	2010      	movs	r0, #16
 800682a:	f001 f9c7 	bl	8007bbc <UTI_delayUs>
  for (l_index = 0; l_index < BLU_DATA_BUFFER_LENGTH; l_index++)
 800682e:	7bfb      	ldrb	r3, [r7, #15]
 8006830:	b2db      	uxtb	r3, r3
 8006832:	3301      	adds	r3, #1
 8006834:	b2db      	uxtb	r3, r3
 8006836:	73fb      	strb	r3, [r7, #15]
 8006838:	7bfb      	ldrb	r3, [r7, #15]
 800683a:	b2db      	uxtb	r3, r3
 800683c:	2b06      	cmp	r3, #6
 800683e:	d9bb      	bls.n	80067b8 <BLU_readData+0x4c>
  }

  SET_BIT(GPIOC->ODR, BLUETOOTH_SPI_CS_Pin);
 8006840:	4b04      	ldr	r3, [pc, #16]	; (8006854 <BLU_readData+0xe8>)
 8006842:	68db      	ldr	r3, [r3, #12]
 8006844:	4a03      	ldr	r2, [pc, #12]	; (8006854 <BLU_readData+0xe8>)
 8006846:	f043 0308 	orr.w	r3, r3, #8
 800684a:	60d3      	str	r3, [r2, #12]

  return;
 800684c:	bf00      	nop
}
 800684e:	3710      	adds	r7, #16
 8006850:	46bd      	mov	sp, r7
 8006852:	bd80      	pop	{r7, pc}
 8006854:	40011000 	.word	0x40011000
 8006858:	40010800 	.word	0x40010800

0800685c <BLU_getButton>:

static T_BLU_BUTTON BLU_getButton(uint8_t *p_buffer)
{
 800685c:	b480      	push	{r7}
 800685e:	b085      	sub	sp, #20
 8006860:	af00      	add	r7, sp, #0
 8006862:	6078      	str	r0, [r7, #4]
  uint16_t l_buttonRawValue;
  uint8_t  l_index;

  l_buttonRawValue = (p_buffer[BLU_BUTTON_HIGH_OFFSET] << 8) | p_buffer[BLU_BUTTON_LOW_OFFSET];
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	3302      	adds	r3, #2
 8006868:	781b      	ldrb	r3, [r3, #0]
 800686a:	021b      	lsls	r3, r3, #8
 800686c:	b21a      	sxth	r2, r3
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	3301      	adds	r3, #1
 8006872:	781b      	ldrb	r3, [r3, #0]
 8006874:	b21b      	sxth	r3, r3
 8006876:	4313      	orrs	r3, r2
 8006878:	b21b      	sxth	r3, r3
 800687a:	81bb      	strh	r3, [r7, #12]

  /* Ignore BLU_BUTTON_NONE value as it is not directly coded in raw data */
  for (l_index = BLU_BUTTON_SELECT; l_index < BLU_BUTTON_COUNT_VALUE; l_index++)
 800687c:	2301      	movs	r3, #1
 800687e:	73fb      	strb	r3, [r7, #15]
 8006880:	e00d      	b.n	800689e <BLU_getButton+0x42>
  {
    /* Stop decoding button data on 1st match (do not deal with multiple presses case) */
    if ((l_buttonRawValue & (1 << (l_index - 1))) == 0)
 8006882:	89ba      	ldrh	r2, [r7, #12]
 8006884:	7bfb      	ldrb	r3, [r7, #15]
 8006886:	3b01      	subs	r3, #1
 8006888:	fa42 f303 	asr.w	r3, r2, r3
 800688c:	f003 0301 	and.w	r3, r3, #1
 8006890:	2b00      	cmp	r3, #0
 8006892:	d101      	bne.n	8006898 <BLU_getButton+0x3c>
    {
      return l_index;
 8006894:	7bfb      	ldrb	r3, [r7, #15]
 8006896:	e006      	b.n	80068a6 <BLU_getButton+0x4a>
  for (l_index = BLU_BUTTON_SELECT; l_index < BLU_BUTTON_COUNT_VALUE; l_index++)
 8006898:	7bfb      	ldrb	r3, [r7, #15]
 800689a:	3301      	adds	r3, #1
 800689c:	73fb      	strb	r3, [r7, #15]
 800689e:	7bfb      	ldrb	r3, [r7, #15]
 80068a0:	2b10      	cmp	r3, #16
 80068a2:	d9ee      	bls.n	8006882 <BLU_getButton+0x26>
    {
      ; /* Nothing to do */
    }
  }

  return BLU_BUTTON_NONE;
 80068a4:	2300      	movs	r3, #0
}
 80068a6:	4618      	mov	r0, r3
 80068a8:	3714      	adds	r7, #20
 80068aa:	46bd      	mov	sp, r7
 80068ac:	bc80      	pop	{r7}
 80068ae:	4770      	bx	lr

080068b0 <BLU_normalizeData>:

static int32_t BLU_normalizeData(uint32_t p_rawData, uint32_t p_maxValue, bool p_isInversionNeeded)
{
 80068b0:	b580      	push	{r7, lr}
 80068b2:	b086      	sub	sp, #24
 80068b4:	af00      	add	r7, sp, #0
 80068b6:	60f8      	str	r0, [r7, #12]
 80068b8:	60b9      	str	r1, [r7, #8]
 80068ba:	4613      	mov	r3, r2
 80068bc:	71fb      	strb	r3, [r7, #7]
  float l_normalizedData;

  l_normalizedData = p_rawData - 128.0f;
 80068be:	68f8      	ldr	r0, [r7, #12]
 80068c0:	f7f9 fd66 	bl	8000390 <__aeabi_ui2f>
 80068c4:	4603      	mov	r3, r0
 80068c6:	f04f 4186 	mov.w	r1, #1124073472	; 0x43000000
 80068ca:	4618      	mov	r0, r3
 80068cc:	f7f9 fcae 	bl	800022c <__aeabi_fsub>
 80068d0:	4603      	mov	r3, r0
 80068d2:	617b      	str	r3, [r7, #20]

  if (l_normalizedData > 0.0f)
 80068d4:	f04f 0100 	mov.w	r1, #0
 80068d8:	6978      	ldr	r0, [r7, #20]
 80068da:	f7f9 ff6d 	bl	80007b8 <__aeabi_fcmpgt>
 80068de:	4603      	mov	r3, r0
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d00f      	beq.n	8006904 <BLU_normalizeData+0x54>
  {
    l_normalizedData *= (float)p_maxValue / 127.0f;
 80068e4:	68b8      	ldr	r0, [r7, #8]
 80068e6:	f7f9 fd53 	bl	8000390 <__aeabi_ui2f>
 80068ea:	4603      	mov	r3, r0
 80068ec:	4915      	ldr	r1, [pc, #84]	; (8006944 <BLU_normalizeData+0x94>)
 80068ee:	4618      	mov	r0, r3
 80068f0:	f7f9 fe5a 	bl	80005a8 <__aeabi_fdiv>
 80068f4:	4603      	mov	r3, r0
 80068f6:	4619      	mov	r1, r3
 80068f8:	6978      	ldr	r0, [r7, #20]
 80068fa:	f7f9 fda1 	bl	8000440 <__aeabi_fmul>
 80068fe:	4603      	mov	r3, r0
 8006900:	617b      	str	r3, [r7, #20]
 8006902:	e00f      	b.n	8006924 <BLU_normalizeData+0x74>
  }
  else
  {
    l_normalizedData *= (float)p_maxValue / 128.0f;
 8006904:	68b8      	ldr	r0, [r7, #8]
 8006906:	f7f9 fd43 	bl	8000390 <__aeabi_ui2f>
 800690a:	4603      	mov	r3, r0
 800690c:	f04f 4186 	mov.w	r1, #1124073472	; 0x43000000
 8006910:	4618      	mov	r0, r3
 8006912:	f7f9 fe49 	bl	80005a8 <__aeabi_fdiv>
 8006916:	4603      	mov	r3, r0
 8006918:	4619      	mov	r1, r3
 800691a:	6978      	ldr	r0, [r7, #20]
 800691c:	f7f9 fd90 	bl	8000440 <__aeabi_fmul>
 8006920:	4603      	mov	r3, r0
 8006922:	617b      	str	r3, [r7, #20]
  }

  if (p_isInversionNeeded == true)
 8006924:	79fb      	ldrb	r3, [r7, #7]
 8006926:	2b00      	cmp	r3, #0
 8006928:	d003      	beq.n	8006932 <BLU_normalizeData+0x82>
  {
    l_normalizedData *= -1.0f;
 800692a:	697b      	ldr	r3, [r7, #20]
 800692c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8006930:	617b      	str	r3, [r7, #20]
  else
  {
    ; /* Nothing to do */
  }

  return (int32_t)l_normalizedData;
 8006932:	6978      	ldr	r0, [r7, #20]
 8006934:	f7f9 ff4a 	bl	80007cc <__aeabi_f2iz>
 8006938:	4603      	mov	r3, r0
}
 800693a:	4618      	mov	r0, r3
 800693c:	3718      	adds	r7, #24
 800693e:	46bd      	mov	sp, r7
 8006940:	bd80      	pop	{r7, pc}
 8006942:	bf00      	nop
 8006944:	42fe0000 	.word	0x42fe0000

08006948 <BLU_init>:

void BLU_init(uint32_t p_maxDataValue)
{
 8006948:	b580      	push	{r7, lr}
 800694a:	b082      	sub	sp, #8
 800694c:	af00      	add	r7, sp, #0
 800694e:	6078      	str	r0, [r7, #4]
  LOG_info("Initializing bluetooth control");
 8006950:	490c      	ldr	r1, [pc, #48]	; (8006984 <BLU_init+0x3c>)
 8006952:	2001      	movs	r0, #1
 8006954:	f000 ff60 	bl	8007818 <LOG_log>

  g_BLU_maxDataValue = p_maxDataValue;
 8006958:	4a0b      	ldr	r2, [pc, #44]	; (8006988 <BLU_init+0x40>)
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	6013      	str	r3, [r2, #0]

  g_BLU_lastData.leftX  = BLU_DATA_DEFAUT_DIRECTION;
 800695e:	4b0b      	ldr	r3, [pc, #44]	; (800698c <BLU_init+0x44>)
 8006960:	2280      	movs	r2, #128	; 0x80
 8006962:	601a      	str	r2, [r3, #0]
  g_BLU_lastData.leftY  = BLU_DATA_DEFAUT_DIRECTION;
 8006964:	4b09      	ldr	r3, [pc, #36]	; (800698c <BLU_init+0x44>)
 8006966:	2280      	movs	r2, #128	; 0x80
 8006968:	605a      	str	r2, [r3, #4]
  g_BLU_lastData.rightX = BLU_DATA_DEFAUT_DIRECTION;
 800696a:	4b08      	ldr	r3, [pc, #32]	; (800698c <BLU_init+0x44>)
 800696c:	2280      	movs	r2, #128	; 0x80
 800696e:	609a      	str	r2, [r3, #8]
  g_BLU_lastData.rightY = BLU_DATA_DEFAUT_DIRECTION;
 8006970:	4b06      	ldr	r3, [pc, #24]	; (800698c <BLU_init+0x44>)
 8006972:	2280      	movs	r2, #128	; 0x80
 8006974:	60da      	str	r2, [r3, #12]
  g_BLU_lastData.button = BLU_BUTTON_NONE;
 8006976:	4b05      	ldr	r3, [pc, #20]	; (800698c <BLU_init+0x44>)
 8006978:	2200      	movs	r2, #0
 800697a:	741a      	strb	r2, [r3, #16]

  return;
 800697c:	bf00      	nop
}
 800697e:	3708      	adds	r7, #8
 8006980:	46bd      	mov	sp, r7
 8006982:	bd80      	pop	{r7, pc}
 8006984:	08008fa8 	.word	0x08008fa8
 8006988:	200000ac 	.word	0x200000ac
 800698c:	200000b0 	.word	0x200000b0

08006990 <BLU_receiveData>:

void BLU_receiveData(T_BLU_Data *p_data)
{
 8006990:	b580      	push	{r7, lr}
 8006992:	b088      	sub	sp, #32
 8006994:	af00      	add	r7, sp, #0
 8006996:	6078      	str	r0, [r7, #4]
  T_BLU_BUTTON l_button;

  // LOG_info("Receiving Bluetooth data");

  /* Read raw data */
  BLU_readData(l_buffer);
 8006998:	f107 0308 	add.w	r3, r7, #8
 800699c:	4618      	mov	r0, r3
 800699e:	f7ff fee5 	bl	800676c <BLU_readData>

  /* Start and decode raw data */
  l_leftX  = l_buffer[BLU_LEFT_X_OFFSET ];
 80069a2:	7b7b      	ldrb	r3, [r7, #13]
 80069a4:	61fb      	str	r3, [r7, #28]
  l_leftY  = l_buffer[BLU_LEFT_Y_OFFSET ];
 80069a6:	7bbb      	ldrb	r3, [r7, #14]
 80069a8:	61bb      	str	r3, [r7, #24]
  l_rightX = l_buffer[BLU_RIGHT_X_OFFSET];
 80069aa:	7afb      	ldrb	r3, [r7, #11]
 80069ac:	617b      	str	r3, [r7, #20]
  l_rightY = l_buffer[BLU_RIGHT_Y_OFFSET];
 80069ae:	7b3b      	ldrb	r3, [r7, #12]
 80069b0:	613b      	str	r3, [r7, #16]
  l_button = BLU_getButton(l_buffer);
 80069b2:	f107 0308 	add.w	r3, r7, #8
 80069b6:	4618      	mov	r0, r3
 80069b8:	f7ff ff50 	bl	800685c <BLU_getButton>
 80069bc:	4603      	mov	r3, r0
 80069be:	73fb      	strb	r3, [r7, #15]

  /* Deal with startup condition, while read data is not valid yet */
  if  ((l_leftX == 255 && l_leftY == 255 && l_rightX == 255 && l_rightY ==255)
 80069c0:	69fb      	ldr	r3, [r7, #28]
 80069c2:	2bff      	cmp	r3, #255	; 0xff
 80069c4:	d108      	bne.n	80069d8 <BLU_receiveData+0x48>
 80069c6:	69bb      	ldr	r3, [r7, #24]
 80069c8:	2bff      	cmp	r3, #255	; 0xff
 80069ca:	d105      	bne.n	80069d8 <BLU_receiveData+0x48>
 80069cc:	697b      	ldr	r3, [r7, #20]
 80069ce:	2bff      	cmp	r3, #255	; 0xff
 80069d0:	d102      	bne.n	80069d8 <BLU_receiveData+0x48>
 80069d2:	693b      	ldr	r3, [r7, #16]
 80069d4:	2bff      	cmp	r3, #255	; 0xff
 80069d6:	d00b      	beq.n	80069f0 <BLU_receiveData+0x60>
    || (l_leftX ==   0 && l_leftY ==   0 && l_rightX ==   0 && l_rightY ==  0))
 80069d8:	69fb      	ldr	r3, [r7, #28]
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d113      	bne.n	8006a06 <BLU_receiveData+0x76>
 80069de:	69bb      	ldr	r3, [r7, #24]
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d110      	bne.n	8006a06 <BLU_receiveData+0x76>
 80069e4:	697b      	ldr	r3, [r7, #20]
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d10d      	bne.n	8006a06 <BLU_receiveData+0x76>
 80069ea:	693b      	ldr	r3, [r7, #16]
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d10a      	bne.n	8006a06 <BLU_receiveData+0x76>
  {
    l_leftX  = BLU_DATA_DEFAUT_DIRECTION;
 80069f0:	2380      	movs	r3, #128	; 0x80
 80069f2:	61fb      	str	r3, [r7, #28]
    l_leftY  = BLU_DATA_DEFAUT_DIRECTION;
 80069f4:	2380      	movs	r3, #128	; 0x80
 80069f6:	61bb      	str	r3, [r7, #24]
    l_rightX = BLU_DATA_DEFAUT_DIRECTION;
 80069f8:	2380      	movs	r3, #128	; 0x80
 80069fa:	617b      	str	r3, [r7, #20]
    l_rightY = BLU_DATA_DEFAUT_DIRECTION;
 80069fc:	2380      	movs	r3, #128	; 0x80
 80069fe:	613b      	str	r3, [r7, #16]
    l_button = BLU_BUTTON_NONE;
 8006a00:	2300      	movs	r3, #0
 8006a02:	73fb      	strb	r3, [r7, #15]
 8006a04:	e043      	b.n	8006a8e <BLU_receiveData+0xfe>
  }
  /* Use a confirmation mechanism, on 2 cycles, as glitches are observed */
  else if ((l_leftX  == g_BLU_lastData.leftX) &&
 8006a06:	4b2b      	ldr	r3, [pc, #172]	; (8006ab4 <BLU_receiveData+0x124>)
 8006a08:	681a      	ldr	r2, [r3, #0]
 8006a0a:	69fb      	ldr	r3, [r7, #28]
 8006a0c:	429a      	cmp	r2, r3
 8006a0e:	d13e      	bne.n	8006a8e <BLU_receiveData+0xfe>
           (l_leftY  == g_BLU_lastData.leftY) &&
 8006a10:	4b28      	ldr	r3, [pc, #160]	; (8006ab4 <BLU_receiveData+0x124>)
 8006a12:	685a      	ldr	r2, [r3, #4]
 8006a14:	69bb      	ldr	r3, [r7, #24]
  else if ((l_leftX  == g_BLU_lastData.leftX) &&
 8006a16:	429a      	cmp	r2, r3
 8006a18:	d139      	bne.n	8006a8e <BLU_receiveData+0xfe>
           (l_rightX == g_BLU_lastData.rightX) &&
 8006a1a:	4b26      	ldr	r3, [pc, #152]	; (8006ab4 <BLU_receiveData+0x124>)
 8006a1c:	689a      	ldr	r2, [r3, #8]
 8006a1e:	697b      	ldr	r3, [r7, #20]
           (l_leftY  == g_BLU_lastData.leftY) &&
 8006a20:	429a      	cmp	r2, r3
 8006a22:	d134      	bne.n	8006a8e <BLU_receiveData+0xfe>
           (l_rightY == g_BLU_lastData.rightY) &&
 8006a24:	4b23      	ldr	r3, [pc, #140]	; (8006ab4 <BLU_receiveData+0x124>)
 8006a26:	68da      	ldr	r2, [r3, #12]
 8006a28:	693b      	ldr	r3, [r7, #16]
           (l_rightX == g_BLU_lastData.rightX) &&
 8006a2a:	429a      	cmp	r2, r3
 8006a2c:	d12f      	bne.n	8006a8e <BLU_receiveData+0xfe>
           (l_button == g_BLU_lastData.button))
 8006a2e:	4b21      	ldr	r3, [pc, #132]	; (8006ab4 <BLU_receiveData+0x124>)
 8006a30:	7c1b      	ldrb	r3, [r3, #16]
           (l_rightY == g_BLU_lastData.rightY) &&
 8006a32:	7bfa      	ldrb	r2, [r7, #15]
 8006a34:	429a      	cmp	r2, r3
 8006a36:	d12a      	bne.n	8006a8e <BLU_receiveData+0xfe>
  {
    /* Normalize directions data in range [-100..100] */
    p_data->leftX  = BLU_normalizeData(l_leftX , g_BLU_maxDataValue, false);
 8006a38:	4b1f      	ldr	r3, [pc, #124]	; (8006ab8 <BLU_receiveData+0x128>)
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	2200      	movs	r2, #0
 8006a3e:	4619      	mov	r1, r3
 8006a40:	69f8      	ldr	r0, [r7, #28]
 8006a42:	f7ff ff35 	bl	80068b0 <BLU_normalizeData>
 8006a46:	4602      	mov	r2, r0
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	601a      	str	r2, [r3, #0]
    p_data->leftY  = BLU_normalizeData(l_leftY , g_BLU_maxDataValue, true );
 8006a4c:	4b1a      	ldr	r3, [pc, #104]	; (8006ab8 <BLU_receiveData+0x128>)
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	2201      	movs	r2, #1
 8006a52:	4619      	mov	r1, r3
 8006a54:	69b8      	ldr	r0, [r7, #24]
 8006a56:	f7ff ff2b 	bl	80068b0 <BLU_normalizeData>
 8006a5a:	4602      	mov	r2, r0
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	605a      	str	r2, [r3, #4]
    p_data->rightX = BLU_normalizeData(l_rightX, g_BLU_maxDataValue, false);
 8006a60:	4b15      	ldr	r3, [pc, #84]	; (8006ab8 <BLU_receiveData+0x128>)
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	2200      	movs	r2, #0
 8006a66:	4619      	mov	r1, r3
 8006a68:	6978      	ldr	r0, [r7, #20]
 8006a6a:	f7ff ff21 	bl	80068b0 <BLU_normalizeData>
 8006a6e:	4602      	mov	r2, r0
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	609a      	str	r2, [r3, #8]
    p_data->rightY = BLU_normalizeData(l_rightY, g_BLU_maxDataValue, true );
 8006a74:	4b10      	ldr	r3, [pc, #64]	; (8006ab8 <BLU_receiveData+0x128>)
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	2201      	movs	r2, #1
 8006a7a:	4619      	mov	r1, r3
 8006a7c:	6938      	ldr	r0, [r7, #16]
 8006a7e:	f7ff ff17 	bl	80068b0 <BLU_normalizeData>
 8006a82:	4602      	mov	r2, r0
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	60da      	str	r2, [r3, #12]
    p_data->button = l_button;
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	7bfa      	ldrb	r2, [r7, #15]
 8006a8c:	741a      	strb	r2, [r3, #16]
  {
    ; /* Nothing to do */
  }

  /* Saved received data for later use in confirmation mechanism */
  g_BLU_lastData.leftX  = l_leftX;
 8006a8e:	69fb      	ldr	r3, [r7, #28]
 8006a90:	4a08      	ldr	r2, [pc, #32]	; (8006ab4 <BLU_receiveData+0x124>)
 8006a92:	6013      	str	r3, [r2, #0]
  g_BLU_lastData.leftY  = l_leftY;
 8006a94:	69bb      	ldr	r3, [r7, #24]
 8006a96:	4a07      	ldr	r2, [pc, #28]	; (8006ab4 <BLU_receiveData+0x124>)
 8006a98:	6053      	str	r3, [r2, #4]
  g_BLU_lastData.rightX = l_rightX;
 8006a9a:	697b      	ldr	r3, [r7, #20]
 8006a9c:	4a05      	ldr	r2, [pc, #20]	; (8006ab4 <BLU_receiveData+0x124>)
 8006a9e:	6093      	str	r3, [r2, #8]
  g_BLU_lastData.rightY = l_rightY;
 8006aa0:	693b      	ldr	r3, [r7, #16]
 8006aa2:	4a04      	ldr	r2, [pc, #16]	; (8006ab4 <BLU_receiveData+0x124>)
 8006aa4:	60d3      	str	r3, [r2, #12]
  g_BLU_lastData.button = l_button;
 8006aa6:	4a03      	ldr	r2, [pc, #12]	; (8006ab4 <BLU_receiveData+0x124>)
 8006aa8:	7bfb      	ldrb	r3, [r7, #15]
 8006aaa:	7413      	strb	r3, [r2, #16]

  return;
 8006aac:	bf00      	nop
}
 8006aae:	3720      	adds	r7, #32
 8006ab0:	46bd      	mov	sp, r7
 8006ab2:	bd80      	pop	{r7, pc}
 8006ab4:	200000b0 	.word	0x200000b0
 8006ab8:	200000ac 	.word	0x200000ac

08006abc <CON_init>:

static UART_HandleTypeDef *g_CON_uartHandle;
static uint8_t             g_CON_rxBuffer[12] = {0};

void CON_init(UART_HandleTypeDef *p_uartHandle)
{
 8006abc:	b580      	push	{r7, lr}
 8006abe:	b082      	sub	sp, #8
 8006ac0:	af00      	add	r7, sp, #0
 8006ac2:	6078      	str	r0, [r7, #4]
  LOG_info("Initializing console");
 8006ac4:	4905      	ldr	r1, [pc, #20]	; (8006adc <CON_init+0x20>)
 8006ac6:	2001      	movs	r0, #1
 8006ac8:	f000 fea6 	bl	8007818 <LOG_log>

  g_CON_uartHandle = p_uartHandle;
 8006acc:	4a04      	ldr	r2, [pc, #16]	; (8006ae0 <CON_init+0x24>)
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	6013      	str	r3, [r2, #0]

  return;
 8006ad2:	bf00      	nop
}
 8006ad4:	3708      	adds	r7, #8
 8006ad6:	46bd      	mov	sp, r7
 8006ad8:	bd80      	pop	{r7, pc}
 8006ada:	bf00      	nop
 8006adc:	08008fc8 	.word	0x08008fc8
 8006ae0:	200000c4 	.word	0x200000c4

08006ae4 <CON_receiveData>:

void CON_receiveData(void)
{
 8006ae4:	b580      	push	{r7, lr}
 8006ae6:	af00      	add	r7, sp, #0
  HAL_UART_Receive_IT(g_CON_uartHandle, g_CON_rxBuffer, 12);
 8006ae8:	4b04      	ldr	r3, [pc, #16]	; (8006afc <CON_receiveData+0x18>)
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	220c      	movs	r2, #12
 8006aee:	4904      	ldr	r1, [pc, #16]	; (8006b00 <CON_receiveData+0x1c>)
 8006af0:	4618      	mov	r0, r3
 8006af2:	f7ff f86b 	bl	8005bcc <HAL_UART_Receive_IT>

  /* Resend received data (echo) */
//  HAL_UART_Transmit(CON_uartHandle, CON_rxBuffer, 12, 100);

  return;
 8006af6:	bf00      	nop
}
 8006af8:	bd80      	pop	{r7, pc}
 8006afa:	bf00      	nop
 8006afc:	200000c4 	.word	0x200000c4
 8006b00:	200000c8 	.word	0x200000c8

08006b04 <DRV_init>:
void DRV_init(TIM_HandleTypeDef *p_pwmTimerHandle,
              TIM_HandleTypeDef *p_rearLeftEncoderTimerHandle,
              TIM_HandleTypeDef *p_rearRightEncoderTimerHandle,
              TIM_HandleTypeDef *p_frontRightEncoderTimerHandle,
              TIM_HandleTypeDef *p_frontLeftEncoderTimerHandle)
{
 8006b04:	b580      	push	{r7, lr}
 8006b06:	b088      	sub	sp, #32
 8006b08:	af04      	add	r7, sp, #16
 8006b0a:	60f8      	str	r0, [r7, #12]
 8006b0c:	60b9      	str	r1, [r7, #8]
 8006b0e:	607a      	str	r2, [r7, #4]
 8006b10:	603b      	str	r3, [r7, #0]
  LOG_info("Initializing Drive module");
 8006b12:	4965      	ldr	r1, [pc, #404]	; (8006ca8 <DRV_init+0x1a4>)
 8006b14:	2001      	movs	r0, #1
 8006b16:	f000 fe7f 	bl	8007818 <LOG_log>

  /* Setup PIDs */
  PID_init(&g_DRV_pidFrontRight, 1, 1, 1, 0, -100, 100, 0.5);
 8006b1a:	2300      	movs	r3, #0
 8006b1c:	9303      	str	r3, [sp, #12]
 8006b1e:	2364      	movs	r3, #100	; 0x64
 8006b20:	9302      	str	r3, [sp, #8]
 8006b22:	f06f 0363 	mvn.w	r3, #99	; 0x63
 8006b26:	9301      	str	r3, [sp, #4]
 8006b28:	2300      	movs	r3, #0
 8006b2a:	9300      	str	r3, [sp, #0]
 8006b2c:	2301      	movs	r3, #1
 8006b2e:	2201      	movs	r2, #1
 8006b30:	2101      	movs	r1, #1
 8006b32:	485e      	ldr	r0, [pc, #376]	; (8006cac <DRV_init+0x1a8>)
 8006b34:	f000 ff9e 	bl	8007a74 <PID_init>
  PID_init(&g_DRV_pidFrontLeft , 1, 1, 1, 0, -100, 100, 0.5);
 8006b38:	2300      	movs	r3, #0
 8006b3a:	9303      	str	r3, [sp, #12]
 8006b3c:	2364      	movs	r3, #100	; 0x64
 8006b3e:	9302      	str	r3, [sp, #8]
 8006b40:	f06f 0363 	mvn.w	r3, #99	; 0x63
 8006b44:	9301      	str	r3, [sp, #4]
 8006b46:	2300      	movs	r3, #0
 8006b48:	9300      	str	r3, [sp, #0]
 8006b4a:	2301      	movs	r3, #1
 8006b4c:	2201      	movs	r2, #1
 8006b4e:	2101      	movs	r1, #1
 8006b50:	4857      	ldr	r0, [pc, #348]	; (8006cb0 <DRV_init+0x1ac>)
 8006b52:	f000 ff8f 	bl	8007a74 <PID_init>
  PID_init(&g_DRV_pidRearLeft  , 1, 1, 1, 0, -100, 100, 0.5);
 8006b56:	2300      	movs	r3, #0
 8006b58:	9303      	str	r3, [sp, #12]
 8006b5a:	2364      	movs	r3, #100	; 0x64
 8006b5c:	9302      	str	r3, [sp, #8]
 8006b5e:	f06f 0363 	mvn.w	r3, #99	; 0x63
 8006b62:	9301      	str	r3, [sp, #4]
 8006b64:	2300      	movs	r3, #0
 8006b66:	9300      	str	r3, [sp, #0]
 8006b68:	2301      	movs	r3, #1
 8006b6a:	2201      	movs	r2, #1
 8006b6c:	2101      	movs	r1, #1
 8006b6e:	4851      	ldr	r0, [pc, #324]	; (8006cb4 <DRV_init+0x1b0>)
 8006b70:	f000 ff80 	bl	8007a74 <PID_init>
  PID_init(&g_DRV_pidRearRight , 1, 1, 1, 0, -100, 100, 0.5);
 8006b74:	2300      	movs	r3, #0
 8006b76:	9303      	str	r3, [sp, #12]
 8006b78:	2364      	movs	r3, #100	; 0x64
 8006b7a:	9302      	str	r3, [sp, #8]
 8006b7c:	f06f 0363 	mvn.w	r3, #99	; 0x63
 8006b80:	9301      	str	r3, [sp, #4]
 8006b82:	2300      	movs	r3, #0
 8006b84:	9300      	str	r3, [sp, #0]
 8006b86:	2301      	movs	r3, #1
 8006b88:	2201      	movs	r2, #1
 8006b8a:	2101      	movs	r1, #1
 8006b8c:	484a      	ldr	r0, [pc, #296]	; (8006cb8 <DRV_init+0x1b4>)
 8006b8e:	f000 ff71 	bl	8007a74 <PID_init>

  /* Setup motors */
  g_DRV_motorFrontRight.dirPin1Port    = MOTOR_FRONT_RIGHT_IN_1_GPIO_Port;
 8006b92:	4b4a      	ldr	r3, [pc, #296]	; (8006cbc <DRV_init+0x1b8>)
 8006b94:	4a4a      	ldr	r2, [pc, #296]	; (8006cc0 <DRV_init+0x1bc>)
 8006b96:	605a      	str	r2, [r3, #4]
  g_DRV_motorFrontRight.dirPin1        = MOTOR_FRONT_RIGHT_IN_1_Pin;
 8006b98:	4b48      	ldr	r3, [pc, #288]	; (8006cbc <DRV_init+0x1b8>)
 8006b9a:	2210      	movs	r2, #16
 8006b9c:	60da      	str	r2, [r3, #12]
  g_DRV_motorFrontRight.dirPin2Port    = MOTOR_FRONT_RIGHT_IN_2_GPIO_Port;
 8006b9e:	4b47      	ldr	r3, [pc, #284]	; (8006cbc <DRV_init+0x1b8>)
 8006ba0:	4a47      	ldr	r2, [pc, #284]	; (8006cc0 <DRV_init+0x1bc>)
 8006ba2:	609a      	str	r2, [r3, #8]
  g_DRV_motorFrontRight.dirPin2        = MOTOR_FRONT_RIGHT_IN_2_Pin;
 8006ba4:	4b45      	ldr	r3, [pc, #276]	; (8006cbc <DRV_init+0x1b8>)
 8006ba6:	2220      	movs	r2, #32
 8006ba8:	611a      	str	r2, [r3, #16]
  g_DRV_motorFrontRight.pwmTimerHandle = p_pwmTimerHandle;
 8006baa:	4a44      	ldr	r2, [pc, #272]	; (8006cbc <DRV_init+0x1b8>)
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	61d3      	str	r3, [r2, #28]
  g_DRV_motorFrontRight.pwmChannel     = TIM_CHANNEL_2;
 8006bb0:	4b42      	ldr	r3, [pc, #264]	; (8006cbc <DRV_init+0x1b8>)
 8006bb2:	2204      	movs	r2, #4
 8006bb4:	621a      	str	r2, [r3, #32]

  g_DRV_motorFrontLeft.dirPin1Port     = MOTOR_FRONT_LEFT_IN_1_GPIO_Port;
 8006bb6:	4b43      	ldr	r3, [pc, #268]	; (8006cc4 <DRV_init+0x1c0>)
 8006bb8:	4a43      	ldr	r2, [pc, #268]	; (8006cc8 <DRV_init+0x1c4>)
 8006bba:	605a      	str	r2, [r3, #4]
  g_DRV_motorFrontLeft.dirPin1         = MOTOR_FRONT_LEFT_IN_1_Pin;
 8006bbc:	4b41      	ldr	r3, [pc, #260]	; (8006cc4 <DRV_init+0x1c0>)
 8006bbe:	2201      	movs	r2, #1
 8006bc0:	60da      	str	r2, [r3, #12]
  g_DRV_motorFrontLeft.dirPin2Port     = MOTOR_FRONT_LEFT_IN_2_GPIO_Port;
 8006bc2:	4b40      	ldr	r3, [pc, #256]	; (8006cc4 <DRV_init+0x1c0>)
 8006bc4:	4a40      	ldr	r2, [pc, #256]	; (8006cc8 <DRV_init+0x1c4>)
 8006bc6:	609a      	str	r2, [r3, #8]
  g_DRV_motorFrontLeft.dirPin2         = MOTOR_FRONT_LEFT_IN_2_Pin;
 8006bc8:	4b3e      	ldr	r3, [pc, #248]	; (8006cc4 <DRV_init+0x1c0>)
 8006bca:	2202      	movs	r2, #2
 8006bcc:	611a      	str	r2, [r3, #16]
  g_DRV_motorFrontLeft.pwmTimerHandle  = p_pwmTimerHandle;
 8006bce:	4a3d      	ldr	r2, [pc, #244]	; (8006cc4 <DRV_init+0x1c0>)
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	61d3      	str	r3, [r2, #28]
  g_DRV_motorFrontLeft.pwmChannel      = TIM_CHANNEL_1;
 8006bd4:	4b3b      	ldr	r3, [pc, #236]	; (8006cc4 <DRV_init+0x1c0>)
 8006bd6:	2200      	movs	r2, #0
 8006bd8:	621a      	str	r2, [r3, #32]

  g_DRV_motorRearLeft.dirPin1Port      = MOTOR_REAR_LEFT_IN_1_GPIO_Port;
 8006bda:	4b3c      	ldr	r3, [pc, #240]	; (8006ccc <DRV_init+0x1c8>)
 8006bdc:	4a3c      	ldr	r2, [pc, #240]	; (8006cd0 <DRV_init+0x1cc>)
 8006bde:	605a      	str	r2, [r3, #4]
  g_DRV_motorRearLeft.dirPin1          = MOTOR_REAR_LEFT_IN_1_Pin;
 8006be0:	4b3a      	ldr	r3, [pc, #232]	; (8006ccc <DRV_init+0x1c8>)
 8006be2:	2204      	movs	r2, #4
 8006be4:	60da      	str	r2, [r3, #12]
  g_DRV_motorRearLeft.dirPin2Port      = MOTOR_REAR_LEFT_IN_2_GPIO_Port;
 8006be6:	4b39      	ldr	r3, [pc, #228]	; (8006ccc <DRV_init+0x1c8>)
 8006be8:	4a35      	ldr	r2, [pc, #212]	; (8006cc0 <DRV_init+0x1bc>)
 8006bea:	609a      	str	r2, [r3, #8]
  g_DRV_motorRearLeft.dirPin2          = MOTOR_REAR_LEFT_IN_2_Pin;
 8006bec:	4b37      	ldr	r3, [pc, #220]	; (8006ccc <DRV_init+0x1c8>)
 8006bee:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006bf2:	611a      	str	r2, [r3, #16]
  g_DRV_motorRearLeft.pwmTimerHandle   = p_pwmTimerHandle;
 8006bf4:	4a35      	ldr	r2, [pc, #212]	; (8006ccc <DRV_init+0x1c8>)
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	61d3      	str	r3, [r2, #28]
  g_DRV_motorRearLeft.pwmChannel       = TIM_CHANNEL_4;
 8006bfa:	4b34      	ldr	r3, [pc, #208]	; (8006ccc <DRV_init+0x1c8>)
 8006bfc:	220c      	movs	r2, #12
 8006bfe:	621a      	str	r2, [r3, #32]

  g_DRV_motorRearRight.dirPin1Port     = MOTOR_REAR_RIGHT_IN_1_GPIO_Port;
 8006c00:	4b34      	ldr	r3, [pc, #208]	; (8006cd4 <DRV_init+0x1d0>)
 8006c02:	4a31      	ldr	r2, [pc, #196]	; (8006cc8 <DRV_init+0x1c4>)
 8006c04:	605a      	str	r2, [r3, #4]
  g_DRV_motorRearRight.dirPin1         = MOTOR_REAR_RIGHT_IN_1_Pin;
 8006c06:	4b33      	ldr	r3, [pc, #204]	; (8006cd4 <DRV_init+0x1d0>)
 8006c08:	2220      	movs	r2, #32
 8006c0a:	60da      	str	r2, [r3, #12]
  g_DRV_motorRearRight.dirPin2Port     = MOTOR_REAR_RIGHT_IN_2_GPIO_Port;
 8006c0c:	4b31      	ldr	r3, [pc, #196]	; (8006cd4 <DRV_init+0x1d0>)
 8006c0e:	4a2e      	ldr	r2, [pc, #184]	; (8006cc8 <DRV_init+0x1c4>)
 8006c10:	609a      	str	r2, [r3, #8]
  g_DRV_motorRearRight.dirPin2         = MOTOR_REAR_RIGHT_IN_2_Pin;
 8006c12:	4b30      	ldr	r3, [pc, #192]	; (8006cd4 <DRV_init+0x1d0>)
 8006c14:	2210      	movs	r2, #16
 8006c16:	611a      	str	r2, [r3, #16]
  g_DRV_motorRearRight.pwmTimerHandle  = p_pwmTimerHandle;
 8006c18:	4a2e      	ldr	r2, [pc, #184]	; (8006cd4 <DRV_init+0x1d0>)
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	61d3      	str	r3, [r2, #28]
  g_DRV_motorRearRight.pwmChannel      = TIM_CHANNEL_3;
 8006c1e:	4b2d      	ldr	r3, [pc, #180]	; (8006cd4 <DRV_init+0x1d0>)
 8006c20:	2208      	movs	r2, #8
 8006c22:	621a      	str	r2, [r3, #32]

  MTR_init(&g_DRV_motorFrontRight, DRV_FRONT_RIGHT_MOTOR_NAME);
 8006c24:	492c      	ldr	r1, [pc, #176]	; (8006cd8 <DRV_init+0x1d4>)
 8006c26:	4825      	ldr	r0, [pc, #148]	; (8006cbc <DRV_init+0x1b8>)
 8006c28:	f000 fe4c 	bl	80078c4 <MTR_init>
  MTR_init(&g_DRV_motorFrontLeft , DRV_FRONT_LEFT_MOTOR_NAME );
 8006c2c:	492b      	ldr	r1, [pc, #172]	; (8006cdc <DRV_init+0x1d8>)
 8006c2e:	4825      	ldr	r0, [pc, #148]	; (8006cc4 <DRV_init+0x1c0>)
 8006c30:	f000 fe48 	bl	80078c4 <MTR_init>
  MTR_init(&g_DRV_motorRearLeft  , DRV_REAR_LEFT_MOTOR_NAME  );
 8006c34:	492a      	ldr	r1, [pc, #168]	; (8006ce0 <DRV_init+0x1dc>)
 8006c36:	4825      	ldr	r0, [pc, #148]	; (8006ccc <DRV_init+0x1c8>)
 8006c38:	f000 fe44 	bl	80078c4 <MTR_init>
  MTR_init(&g_DRV_motorRearRight , DRV_REAR_RIGHT_MOTOR_NAME );
 8006c3c:	4929      	ldr	r1, [pc, #164]	; (8006ce4 <DRV_init+0x1e0>)
 8006c3e:	4825      	ldr	r0, [pc, #148]	; (8006cd4 <DRV_init+0x1d0>)
 8006c40:	f000 fe40 	bl	80078c4 <MTR_init>

  /* Setup encoders */
  ENC_init(&g_DRV_encoderFrontRight, DRV_FRONT_RIGHT_MOTOR_NAME, true , p_frontRightEncoderTimerHandle);
 8006c44:	683b      	ldr	r3, [r7, #0]
 8006c46:	2201      	movs	r2, #1
 8006c48:	4923      	ldr	r1, [pc, #140]	; (8006cd8 <DRV_init+0x1d4>)
 8006c4a:	4827      	ldr	r0, [pc, #156]	; (8006ce8 <DRV_init+0x1e4>)
 8006c4c:	f000 fcf2 	bl	8007634 <ENC_init>
  ENC_init(&g_DRV_encoderFrontLeft , DRV_FRONT_LEFT_MOTOR_NAME , false, p_frontLeftEncoderTimerHandle );
 8006c50:	69bb      	ldr	r3, [r7, #24]
 8006c52:	2200      	movs	r2, #0
 8006c54:	4921      	ldr	r1, [pc, #132]	; (8006cdc <DRV_init+0x1d8>)
 8006c56:	4825      	ldr	r0, [pc, #148]	; (8006cec <DRV_init+0x1e8>)
 8006c58:	f000 fcec 	bl	8007634 <ENC_init>
  ENC_init(&g_DRV_encoderRearLeft  , DRV_REAR_LEFT_MOTOR_NAME  , false, p_rearLeftEncoderTimerHandle  );
 8006c5c:	68bb      	ldr	r3, [r7, #8]
 8006c5e:	2200      	movs	r2, #0
 8006c60:	491f      	ldr	r1, [pc, #124]	; (8006ce0 <DRV_init+0x1dc>)
 8006c62:	4823      	ldr	r0, [pc, #140]	; (8006cf0 <DRV_init+0x1ec>)
 8006c64:	f000 fce6 	bl	8007634 <ENC_init>
  ENC_init(&g_DRV_encoderRearRight , DRV_REAR_RIGHT_MOTOR_NAME , true , p_rearRightEncoderTimerHandle );
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	2201      	movs	r2, #1
 8006c6c:	491d      	ldr	r1, [pc, #116]	; (8006ce4 <DRV_init+0x1e0>)
 8006c6e:	4821      	ldr	r0, [pc, #132]	; (8006cf4 <DRV_init+0x1f0>)
 8006c70:	f000 fce0 	bl	8007634 <ENC_init>

  /* Start motors (but with a 0 speed at this point) */
  MTR_start(&g_DRV_motorFrontRight);
 8006c74:	4811      	ldr	r0, [pc, #68]	; (8006cbc <DRV_init+0x1b8>)
 8006c76:	f000 fec1 	bl	80079fc <MTR_start>
  MTR_start(&g_DRV_motorFrontLeft );
 8006c7a:	4812      	ldr	r0, [pc, #72]	; (8006cc4 <DRV_init+0x1c0>)
 8006c7c:	f000 febe 	bl	80079fc <MTR_start>
  MTR_start(&g_DRV_motorRearRight );
 8006c80:	4814      	ldr	r0, [pc, #80]	; (8006cd4 <DRV_init+0x1d0>)
 8006c82:	f000 febb 	bl	80079fc <MTR_start>
  MTR_start(&g_DRV_motorRearLeft  );
 8006c86:	4811      	ldr	r0, [pc, #68]	; (8006ccc <DRV_init+0x1c8>)
 8006c88:	f000 feb8 	bl	80079fc <MTR_start>

  /* De-activate debug mode: motors will make the car move */
  g_DRV_isDebugOn = false;
 8006c8c:	4b1a      	ldr	r3, [pc, #104]	; (8006cf8 <DRV_init+0x1f4>)
 8006c8e:	2200      	movs	r2, #0
 8006c90:	701a      	strb	r2, [r3, #0]

  /* Considered that drive is inactive when the code starts */
  g_DRV_isActive = false;
 8006c92:	4b1a      	ldr	r3, [pc, #104]	; (8006cfc <DRV_init+0x1f8>)
 8006c94:	2200      	movs	r2, #0
 8006c96:	701a      	strb	r2, [r3, #0]

  /* Start with master board control mode */
  g_DRV_mode = DRV_MODE_MASTER_BOARD_CONTROLLED_SPEED;
 8006c98:	4b19      	ldr	r3, [pc, #100]	; (8006d00 <DRV_init+0x1fc>)
 8006c9a:	2203      	movs	r2, #3
 8006c9c:	701a      	strb	r2, [r3, #0]

  return;
 8006c9e:	bf00      	nop
}
 8006ca0:	3710      	adds	r7, #16
 8006ca2:	46bd      	mov	sp, r7
 8006ca4:	bd80      	pop	{r7, pc}
 8006ca6:	bf00      	nop
 8006ca8:	08008fe0 	.word	0x08008fe0
 8006cac:	200000d8 	.word	0x200000d8
 8006cb0:	20000108 	.word	0x20000108
 8006cb4:	20000138 	.word	0x20000138
 8006cb8:	20000168 	.word	0x20000168
 8006cbc:	20000198 	.word	0x20000198
 8006cc0:	40011000 	.word	0x40011000
 8006cc4:	200001bc 	.word	0x200001bc
 8006cc8:	40010c00 	.word	0x40010c00
 8006ccc:	200001e0 	.word	0x200001e0
 8006cd0:	40011400 	.word	0x40011400
 8006cd4:	20000204 	.word	0x20000204
 8006cd8:	08008ffc 	.word	0x08008ffc
 8006cdc:	08009008 	.word	0x08009008
 8006ce0:	08009014 	.word	0x08009014
 8006ce4:	08009020 	.word	0x08009020
 8006ce8:	20000228 	.word	0x20000228
 8006cec:	20000234 	.word	0x20000234
 8006cf0:	20000240 	.word	0x20000240
 8006cf4:	2000024c 	.word	0x2000024c
 8006cf8:	200000d4 	.word	0x200000d4
 8006cfc:	200000d5 	.word	0x200000d5
 8006d00:	200000d6 	.word	0x200000d6

08006d04 <DRV_updateOnBluetooth>:

void DRV_updateOnBluetooth(T_BLU_Data *p_bluetoothData)
{
 8006d04:	b580      	push	{r7, lr}
 8006d06:	b084      	sub	sp, #16
 8006d08:	af00      	add	r7, sp, #0
 8006d0a:	6078      	str	r0, [r7, #4]
  uint32_t l_speed;

  /* Check possible requested mode change */
  switch (p_bluetoothData->button)
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	7c1b      	ldrb	r3, [r3, #16]
 8006d10:	3b01      	subs	r3, #1
 8006d12:	2b0f      	cmp	r3, #15
 8006d14:	d86d      	bhi.n	8006df2 <DRV_updateOnBluetooth+0xee>
 8006d16:	a201      	add	r2, pc, #4	; (adr r2, 8006d1c <DRV_updateOnBluetooth+0x18>)
 8006d18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d1c:	08006dbd 	.word	0x08006dbd
 8006d20:	08006df3 	.word	0x08006df3
 8006d24:	08006df3 	.word	0x08006df3
 8006d28:	08006ddb 	.word	0x08006ddb
 8006d2c:	08006df3 	.word	0x08006df3
 8006d30:	08006df3 	.word	0x08006df3
 8006d34:	08006df3 	.word	0x08006df3
 8006d38:	08006df3 	.word	0x08006df3
 8006d3c:	08006df3 	.word	0x08006df3
 8006d40:	08006df3 	.word	0x08006df3
 8006d44:	08006df3 	.word	0x08006df3
 8006d48:	08006df3 	.word	0x08006df3
 8006d4c:	08006da5 	.word	0x08006da5
 8006d50:	08006d8d 	.word	0x08006d8d
 8006d54:	08006d75 	.word	0x08006d75
 8006d58:	08006d5d 	.word	0x08006d5d
  {
    case BLU_BUTTON_PINK_SQUARE:
      if (g_DRV_mode != DRV_MODE_MANUAL_FIXED_SPEED)
 8006d5c:	4b89      	ldr	r3, [pc, #548]	; (8006f84 <DRV_updateOnBluetooth+0x280>)
 8006d5e:	781b      	ldrb	r3, [r3, #0]
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d048      	beq.n	8006df6 <DRV_updateOnBluetooth+0xf2>
      {
        LOG_info("Drive mode now DRV_MODE_MANUAL_FIXED_SPEED");
 8006d64:	4988      	ldr	r1, [pc, #544]	; (8006f88 <DRV_updateOnBluetooth+0x284>)
 8006d66:	2001      	movs	r0, #1
 8006d68:	f000 fd56 	bl	8007818 <LOG_log>
        g_DRV_mode = DRV_MODE_MANUAL_FIXED_SPEED;
 8006d6c:	4b85      	ldr	r3, [pc, #532]	; (8006f84 <DRV_updateOnBluetooth+0x280>)
 8006d6e:	2200      	movs	r2, #0
 8006d70:	701a      	strb	r2, [r3, #0]
      }
      else
      {
        ; /* Nothing to do */
      }
      break;
 8006d72:	e040      	b.n	8006df6 <DRV_updateOnBluetooth+0xf2>

    case BLU_BUTTON_BLUE_CROSS:
      if (g_DRV_mode != DRV_MODE_MANUAL_VARIABLE_SPEED)
 8006d74:	4b83      	ldr	r3, [pc, #524]	; (8006f84 <DRV_updateOnBluetooth+0x280>)
 8006d76:	781b      	ldrb	r3, [r3, #0]
 8006d78:	2b01      	cmp	r3, #1
 8006d7a:	d03e      	beq.n	8006dfa <DRV_updateOnBluetooth+0xf6>
      {
        LOG_info("Drive mode now DRV_MODE_MANUAL_VARIABLE_SPEED");
 8006d7c:	4983      	ldr	r1, [pc, #524]	; (8006f8c <DRV_updateOnBluetooth+0x288>)
 8006d7e:	2001      	movs	r0, #1
 8006d80:	f000 fd4a 	bl	8007818 <LOG_log>
        g_DRV_mode = DRV_MODE_MANUAL_VARIABLE_SPEED;
 8006d84:	4b7f      	ldr	r3, [pc, #508]	; (8006f84 <DRV_updateOnBluetooth+0x280>)
 8006d86:	2201      	movs	r2, #1
 8006d88:	701a      	strb	r2, [r3, #0]
      }
      else
      {
        ; /* Nothing to do */
      }
      break;
 8006d8a:	e036      	b.n	8006dfa <DRV_updateOnBluetooth+0xf6>

    case BLU_BUTTON_RED_CIRCLE:
      if (g_DRV_mode != DRV_MODE_MANUAL_CONTROLLED_SPEED)
 8006d8c:	4b7d      	ldr	r3, [pc, #500]	; (8006f84 <DRV_updateOnBluetooth+0x280>)
 8006d8e:	781b      	ldrb	r3, [r3, #0]
 8006d90:	2b02      	cmp	r3, #2
 8006d92:	d034      	beq.n	8006dfe <DRV_updateOnBluetooth+0xfa>
      {
        LOG_info("Drive mode now DRV_MODE_MANUAL_CONTROLLED_SPEED");
 8006d94:	497e      	ldr	r1, [pc, #504]	; (8006f90 <DRV_updateOnBluetooth+0x28c>)
 8006d96:	2001      	movs	r0, #1
 8006d98:	f000 fd3e 	bl	8007818 <LOG_log>
        g_DRV_mode = DRV_MODE_MANUAL_CONTROLLED_SPEED;
 8006d9c:	4b79      	ldr	r3, [pc, #484]	; (8006f84 <DRV_updateOnBluetooth+0x280>)
 8006d9e:	2202      	movs	r2, #2
 8006da0:	701a      	strb	r2, [r3, #0]
      }
      else
      {
        ; /* Nothing to do */
      }
      break;
 8006da2:	e02c      	b.n	8006dfe <DRV_updateOnBluetooth+0xfa>

    case BLU_BUTTON_GREEN_TRIANGLE:
      if (g_DRV_mode != DRV_MODE_MASTER_BOARD_CONTROLLED_SPEED)
 8006da4:	4b77      	ldr	r3, [pc, #476]	; (8006f84 <DRV_updateOnBluetooth+0x280>)
 8006da6:	781b      	ldrb	r3, [r3, #0]
 8006da8:	2b03      	cmp	r3, #3
 8006daa:	d02a      	beq.n	8006e02 <DRV_updateOnBluetooth+0xfe>
      {
        LOG_info("Drive mode now DRV_MODE_MASTER_BOARD_CONTROLLED_SPEED");
 8006dac:	4979      	ldr	r1, [pc, #484]	; (8006f94 <DRV_updateOnBluetooth+0x290>)
 8006dae:	2001      	movs	r0, #1
 8006db0:	f000 fd32 	bl	8007818 <LOG_log>
        g_DRV_mode = DRV_MODE_MASTER_BOARD_CONTROLLED_SPEED;
 8006db4:	4b73      	ldr	r3, [pc, #460]	; (8006f84 <DRV_updateOnBluetooth+0x280>)
 8006db6:	2203      	movs	r2, #3
 8006db8:	701a      	strb	r2, [r3, #0]
      }
      else
      {
        ; /* Nothing to do */
      }
      break;
 8006dba:	e022      	b.n	8006e02 <DRV_updateOnBluetooth+0xfe>

    case BLU_BUTTON_SELECT:
      if (g_DRV_isDebugOn == false)
 8006dbc:	4b76      	ldr	r3, [pc, #472]	; (8006f98 <DRV_updateOnBluetooth+0x294>)
 8006dbe:	781b      	ldrb	r3, [r3, #0]
 8006dc0:	f083 0301 	eor.w	r3, r3, #1
 8006dc4:	b2db      	uxtb	r3, r3
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d01d      	beq.n	8006e06 <DRV_updateOnBluetooth+0x102>
      {
        LOG_info("Drive debug mode turned ON  - Motors now OFF");
 8006dca:	4974      	ldr	r1, [pc, #464]	; (8006f9c <DRV_updateOnBluetooth+0x298>)
 8006dcc:	2001      	movs	r0, #1
 8006dce:	f000 fd23 	bl	8007818 <LOG_log>
        g_DRV_isDebugOn = true;
 8006dd2:	4b71      	ldr	r3, [pc, #452]	; (8006f98 <DRV_updateOnBluetooth+0x294>)
 8006dd4:	2201      	movs	r2, #1
 8006dd6:	701a      	strb	r2, [r3, #0]
      }
      else
      {
        ; /* Nothing to do */
      }
      break;
 8006dd8:	e015      	b.n	8006e06 <DRV_updateOnBluetooth+0x102>

    case BLU_BUTTON_START:
      if (g_DRV_isDebugOn == true)
 8006dda:	4b6f      	ldr	r3, [pc, #444]	; (8006f98 <DRV_updateOnBluetooth+0x294>)
 8006ddc:	781b      	ldrb	r3, [r3, #0]
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d013      	beq.n	8006e0a <DRV_updateOnBluetooth+0x106>
      {
        LOG_info("Drive debug mode turned OFF - Motors now ON");
 8006de2:	496f      	ldr	r1, [pc, #444]	; (8006fa0 <DRV_updateOnBluetooth+0x29c>)
 8006de4:	2001      	movs	r0, #1
 8006de6:	f000 fd17 	bl	8007818 <LOG_log>
        g_DRV_isDebugOn = false;
 8006dea:	4b6b      	ldr	r3, [pc, #428]	; (8006f98 <DRV_updateOnBluetooth+0x294>)
 8006dec:	2200      	movs	r2, #0
 8006dee:	701a      	strb	r2, [r3, #0]
      }
      else
      {
        ; /* Nothing to do */
      }
      break;
 8006df0:	e00b      	b.n	8006e0a <DRV_updateOnBluetooth+0x106>

    default:
      ; /* Nothing to do */
      break;
 8006df2:	bf00      	nop
 8006df4:	e00a      	b.n	8006e0c <DRV_updateOnBluetooth+0x108>
      break;
 8006df6:	bf00      	nop
 8006df8:	e008      	b.n	8006e0c <DRV_updateOnBluetooth+0x108>
      break;
 8006dfa:	bf00      	nop
 8006dfc:	e006      	b.n	8006e0c <DRV_updateOnBluetooth+0x108>
      break;
 8006dfe:	bf00      	nop
 8006e00:	e004      	b.n	8006e0c <DRV_updateOnBluetooth+0x108>
      break;
 8006e02:	bf00      	nop
 8006e04:	e002      	b.n	8006e0c <DRV_updateOnBluetooth+0x108>
      break;
 8006e06:	bf00      	nop
 8006e08:	e000      	b.n	8006e0c <DRV_updateOnBluetooth+0x108>
      break;
 8006e0a:	bf00      	nop
  }

  /* Master board control mode is an automated mode, so that we will */
  /* ignore any direction/button press received via bluetooth.       */
  if (g_DRV_mode == DRV_MODE_MASTER_BOARD_CONTROLLED_SPEED)
 8006e0c:	4b5d      	ldr	r3, [pc, #372]	; (8006f84 <DRV_updateOnBluetooth+0x280>)
 8006e0e:	781b      	ldrb	r3, [r3, #0]
 8006e10:	2b03      	cmp	r3, #3
 8006e12:	f000 80b3 	beq.w	8006f7c <DRV_updateOnBluetooth+0x278>
    ; /* Nothing to do */
  }
  /* Manual mode, applying directions received by bluetooth */
  else
  {
    if (p_bluetoothData->leftY > DRV_JOYSTICKS_THRESHOLD)
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	685b      	ldr	r3, [r3, #4]
 8006e1a:	2b0a      	cmp	r3, #10
 8006e1c:	dd0c      	ble.n	8006e38 <DRV_updateOnBluetooth+0x134>
    {
      l_speed = g_DRV_mode == DRV_MODE_MANUAL_FIXED_SPEED ? DRV_JOYSTICKS_FIXED_SPEED : p_bluetoothData->leftY;
 8006e1e:	4b59      	ldr	r3, [pc, #356]	; (8006f84 <DRV_updateOnBluetooth+0x280>)
 8006e20:	781b      	ldrb	r3, [r3, #0]
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d002      	beq.n	8006e2c <DRV_updateOnBluetooth+0x128>
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	685b      	ldr	r3, [r3, #4]
 8006e2a:	e000      	b.n	8006e2e <DRV_updateOnBluetooth+0x12a>
 8006e2c:	2319      	movs	r3, #25
 8006e2e:	60fb      	str	r3, [r7, #12]

      DRV_moveForward(l_speed);
 8006e30:	68f8      	ldr	r0, [r7, #12]
 8006e32:	f000 f8e3 	bl	8006ffc <DRV_moveForward>
    {
      DRV_sleep();
    }
  }

  return;
 8006e36:	e0a1      	b.n	8006f7c <DRV_updateOnBluetooth+0x278>
    else if (p_bluetoothData->rightY > DRV_JOYSTICKS_THRESHOLD)
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	68db      	ldr	r3, [r3, #12]
 8006e3c:	2b0a      	cmp	r3, #10
 8006e3e:	dd0c      	ble.n	8006e5a <DRV_updateOnBluetooth+0x156>
      l_speed = g_DRV_mode == DRV_MODE_MANUAL_FIXED_SPEED ? DRV_JOYSTICKS_FIXED_SPEED : p_bluetoothData->rightY;
 8006e40:	4b50      	ldr	r3, [pc, #320]	; (8006f84 <DRV_updateOnBluetooth+0x280>)
 8006e42:	781b      	ldrb	r3, [r3, #0]
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d002      	beq.n	8006e4e <DRV_updateOnBluetooth+0x14a>
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	68db      	ldr	r3, [r3, #12]
 8006e4c:	e000      	b.n	8006e50 <DRV_updateOnBluetooth+0x14c>
 8006e4e:	2319      	movs	r3, #25
 8006e50:	60fb      	str	r3, [r7, #12]
      DRV_moveForward(l_speed);
 8006e52:	68f8      	ldr	r0, [r7, #12]
 8006e54:	f000 f8d2 	bl	8006ffc <DRV_moveForward>
  return;
 8006e58:	e090      	b.n	8006f7c <DRV_updateOnBluetooth+0x278>
    else if (p_bluetoothData->leftY < -DRV_JOYSTICKS_THRESHOLD)
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	685b      	ldr	r3, [r3, #4]
 8006e5e:	f113 0f0a 	cmn.w	r3, #10
 8006e62:	da0d      	bge.n	8006e80 <DRV_updateOnBluetooth+0x17c>
      l_speed = g_DRV_mode == DRV_MODE_MANUAL_FIXED_SPEED ? DRV_JOYSTICKS_FIXED_SPEED : -p_bluetoothData->leftY;
 8006e64:	4b47      	ldr	r3, [pc, #284]	; (8006f84 <DRV_updateOnBluetooth+0x280>)
 8006e66:	781b      	ldrb	r3, [r3, #0]
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d003      	beq.n	8006e74 <DRV_updateOnBluetooth+0x170>
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	685b      	ldr	r3, [r3, #4]
 8006e70:	425b      	negs	r3, r3
 8006e72:	e000      	b.n	8006e76 <DRV_updateOnBluetooth+0x172>
 8006e74:	2319      	movs	r3, #25
 8006e76:	60fb      	str	r3, [r7, #12]
      DRV_moveBackward(l_speed);
 8006e78:	68f8      	ldr	r0, [r7, #12]
 8006e7a:	f000 f905 	bl	8007088 <DRV_moveBackward>
  return;
 8006e7e:	e07d      	b.n	8006f7c <DRV_updateOnBluetooth+0x278>
    else if (p_bluetoothData->rightY < -DRV_JOYSTICKS_THRESHOLD)
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	68db      	ldr	r3, [r3, #12]
 8006e84:	f113 0f0a 	cmn.w	r3, #10
 8006e88:	da0d      	bge.n	8006ea6 <DRV_updateOnBluetooth+0x1a2>
      l_speed = g_DRV_mode == DRV_MODE_MANUAL_FIXED_SPEED ? DRV_JOYSTICKS_FIXED_SPEED : -p_bluetoothData->rightY;
 8006e8a:	4b3e      	ldr	r3, [pc, #248]	; (8006f84 <DRV_updateOnBluetooth+0x280>)
 8006e8c:	781b      	ldrb	r3, [r3, #0]
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d003      	beq.n	8006e9a <DRV_updateOnBluetooth+0x196>
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	68db      	ldr	r3, [r3, #12]
 8006e96:	425b      	negs	r3, r3
 8006e98:	e000      	b.n	8006e9c <DRV_updateOnBluetooth+0x198>
 8006e9a:	2319      	movs	r3, #25
 8006e9c:	60fb      	str	r3, [r7, #12]
      DRV_moveBackward(l_speed);
 8006e9e:	68f8      	ldr	r0, [r7, #12]
 8006ea0:	f000 f8f2 	bl	8007088 <DRV_moveBackward>
  return;
 8006ea4:	e06a      	b.n	8006f7c <DRV_updateOnBluetooth+0x278>
    else if (p_bluetoothData->leftX < -DRV_JOYSTICKS_THRESHOLD)
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	f113 0f0a 	cmn.w	r3, #10
 8006eae:	da0d      	bge.n	8006ecc <DRV_updateOnBluetooth+0x1c8>
      l_speed = g_DRV_mode == DRV_MODE_MANUAL_FIXED_SPEED ? DRV_JOYSTICKS_FIXED_SPEED : -p_bluetoothData->leftX;
 8006eb0:	4b34      	ldr	r3, [pc, #208]	; (8006f84 <DRV_updateOnBluetooth+0x280>)
 8006eb2:	781b      	ldrb	r3, [r3, #0]
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d003      	beq.n	8006ec0 <DRV_updateOnBluetooth+0x1bc>
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	425b      	negs	r3, r3
 8006ebe:	e000      	b.n	8006ec2 <DRV_updateOnBluetooth+0x1be>
 8006ec0:	2319      	movs	r3, #25
 8006ec2:	60fb      	str	r3, [r7, #12]
      DRV_turnLeft(l_speed);
 8006ec4:	68f8      	ldr	r0, [r7, #12]
 8006ec6:	f000 fa1d 	bl	8007304 <DRV_turnLeft>
  return;
 8006eca:	e057      	b.n	8006f7c <DRV_updateOnBluetooth+0x278>
    else if (p_bluetoothData->leftX > DRV_JOYSTICKS_THRESHOLD)
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	2b0a      	cmp	r3, #10
 8006ed2:	dd0c      	ble.n	8006eee <DRV_updateOnBluetooth+0x1ea>
      l_speed = g_DRV_mode == DRV_MODE_MANUAL_FIXED_SPEED ? DRV_JOYSTICKS_FIXED_SPEED : p_bluetoothData->leftX;
 8006ed4:	4b2b      	ldr	r3, [pc, #172]	; (8006f84 <DRV_updateOnBluetooth+0x280>)
 8006ed6:	781b      	ldrb	r3, [r3, #0]
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d002      	beq.n	8006ee2 <DRV_updateOnBluetooth+0x1de>
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	e000      	b.n	8006ee4 <DRV_updateOnBluetooth+0x1e0>
 8006ee2:	2319      	movs	r3, #25
 8006ee4:	60fb      	str	r3, [r7, #12]
      DRV_turnRight(l_speed);
 8006ee6:	68f8      	ldr	r0, [r7, #12]
 8006ee8:	f000 fa52 	bl	8007390 <DRV_turnRight>
  return;
 8006eec:	e046      	b.n	8006f7c <DRV_updateOnBluetooth+0x278>
    else if (p_bluetoothData->rightX < -DRV_JOYSTICKS_THRESHOLD)
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	689b      	ldr	r3, [r3, #8]
 8006ef2:	f113 0f0a 	cmn.w	r3, #10
 8006ef6:	da0d      	bge.n	8006f14 <DRV_updateOnBluetooth+0x210>
      l_speed = g_DRV_mode == DRV_MODE_MANUAL_FIXED_SPEED ? DRV_JOYSTICKS_FIXED_SPEED : -p_bluetoothData->rightX;
 8006ef8:	4b22      	ldr	r3, [pc, #136]	; (8006f84 <DRV_updateOnBluetooth+0x280>)
 8006efa:	781b      	ldrb	r3, [r3, #0]
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d003      	beq.n	8006f08 <DRV_updateOnBluetooth+0x204>
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	689b      	ldr	r3, [r3, #8]
 8006f04:	425b      	negs	r3, r3
 8006f06:	e000      	b.n	8006f0a <DRV_updateOnBluetooth+0x206>
 8006f08:	2319      	movs	r3, #25
 8006f0a:	60fb      	str	r3, [r7, #12]
      DRV_translateLeft(l_speed);
 8006f0c:	68f8      	ldr	r0, [r7, #12]
 8006f0e:	f000 fa85 	bl	800741c <DRV_translateLeft>
  return;
 8006f12:	e033      	b.n	8006f7c <DRV_updateOnBluetooth+0x278>
    else if (p_bluetoothData->rightX > DRV_JOYSTICKS_THRESHOLD)
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	689b      	ldr	r3, [r3, #8]
 8006f18:	2b0a      	cmp	r3, #10
 8006f1a:	dd0c      	ble.n	8006f36 <DRV_updateOnBluetooth+0x232>
      l_speed = g_DRV_mode == DRV_MODE_MANUAL_FIXED_SPEED ? DRV_JOYSTICKS_FIXED_SPEED : p_bluetoothData->rightX;
 8006f1c:	4b19      	ldr	r3, [pc, #100]	; (8006f84 <DRV_updateOnBluetooth+0x280>)
 8006f1e:	781b      	ldrb	r3, [r3, #0]
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d002      	beq.n	8006f2a <DRV_updateOnBluetooth+0x226>
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	689b      	ldr	r3, [r3, #8]
 8006f28:	e000      	b.n	8006f2c <DRV_updateOnBluetooth+0x228>
 8006f2a:	2319      	movs	r3, #25
 8006f2c:	60fb      	str	r3, [r7, #12]
      DRV_translateRight(l_speed);
 8006f2e:	68f8      	ldr	r0, [r7, #12]
 8006f30:	f000 faba 	bl	80074a8 <DRV_translateRight>
  return;
 8006f34:	e022      	b.n	8006f7c <DRV_updateOnBluetooth+0x278>
    else if (p_bluetoothData->button == BLU_BUTTON_L1)
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	7c1b      	ldrb	r3, [r3, #16]
 8006f3a:	2b0b      	cmp	r3, #11
 8006f3c:	d103      	bne.n	8006f46 <DRV_updateOnBluetooth+0x242>
      DRV_moveForwardLeft(DRV_BUTTONS_FIXED_SPEED);
 8006f3e:	2032      	movs	r0, #50	; 0x32
 8006f40:	f000 f926 	bl	8007190 <DRV_moveForwardLeft>
  return;
 8006f44:	e01a      	b.n	8006f7c <DRV_updateOnBluetooth+0x278>
    else if (p_bluetoothData->button == BLU_BUTTON_L2)
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	7c1b      	ldrb	r3, [r3, #16]
 8006f4a:	2b09      	cmp	r3, #9
 8006f4c:	d103      	bne.n	8006f56 <DRV_updateOnBluetooth+0x252>
      DRV_moveBackwardRight(DRV_BUTTONS_FIXED_SPEED);
 8006f4e:	2032      	movs	r0, #50	; 0x32
 8006f50:	f000 f95c 	bl	800720c <DRV_moveBackwardRight>
  return;
 8006f54:	e012      	b.n	8006f7c <DRV_updateOnBluetooth+0x278>
    else if (p_bluetoothData->button == BLU_BUTTON_R1)
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	7c1b      	ldrb	r3, [r3, #16]
 8006f5a:	2b0c      	cmp	r3, #12
 8006f5c:	d103      	bne.n	8006f66 <DRV_updateOnBluetooth+0x262>
      DRV_moveForwardRight(DRV_BUTTONS_FIXED_SPEED);
 8006f5e:	2032      	movs	r0, #50	; 0x32
 8006f60:	f000 f8d8 	bl	8007114 <DRV_moveForwardRight>
  return;
 8006f64:	e00a      	b.n	8006f7c <DRV_updateOnBluetooth+0x278>
    else if (p_bluetoothData->button == BLU_BUTTON_R2)
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	7c1b      	ldrb	r3, [r3, #16]
 8006f6a:	2b0a      	cmp	r3, #10
 8006f6c:	d103      	bne.n	8006f76 <DRV_updateOnBluetooth+0x272>
      DRV_moveBackwardLeft(DRV_BUTTONS_FIXED_SPEED);
 8006f6e:	2032      	movs	r0, #50	; 0x32
 8006f70:	f000 f98a 	bl	8007288 <DRV_moveBackwardLeft>
  return;
 8006f74:	e002      	b.n	8006f7c <DRV_updateOnBluetooth+0x278>
      DRV_sleep();
 8006f76:	f000 f815 	bl	8006fa4 <DRV_sleep>
  return;
 8006f7a:	bf00      	nop
 8006f7c:	bf00      	nop
}
 8006f7e:	3710      	adds	r7, #16
 8006f80:	46bd      	mov	sp, r7
 8006f82:	bd80      	pop	{r7, pc}
 8006f84:	200000d6 	.word	0x200000d6
 8006f88:	0800902c 	.word	0x0800902c
 8006f8c:	08009058 	.word	0x08009058
 8006f90:	08009088 	.word	0x08009088
 8006f94:	080090b8 	.word	0x080090b8
 8006f98:	200000d4 	.word	0x200000d4
 8006f9c:	080090f0 	.word	0x080090f0
 8006fa0:	08009120 	.word	0x08009120

08006fa4 <DRV_sleep>:

static void DRV_sleep(void)
{
 8006fa4:	b580      	push	{r7, lr}
 8006fa6:	af00      	add	r7, sp, #0
  if (g_DRV_isActive == true)
 8006fa8:	4b0e      	ldr	r3, [pc, #56]	; (8006fe4 <DRV_sleep+0x40>)
 8006faa:	781b      	ldrb	r3, [r3, #0]
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d017      	beq.n	8006fe0 <DRV_sleep+0x3c>
  {
    LOG_info("Drive going to sleep");
 8006fb0:	490d      	ldr	r1, [pc, #52]	; (8006fe8 <DRV_sleep+0x44>)
 8006fb2:	2001      	movs	r0, #1
 8006fb4:	f000 fc30 	bl	8007818 <LOG_log>

    MTR_setSpeed(&g_DRV_motorFrontRight, 0);
 8006fb8:	2100      	movs	r1, #0
 8006fba:	480c      	ldr	r0, [pc, #48]	; (8006fec <DRV_sleep+0x48>)
 8006fbc:	f000 fce0 	bl	8007980 <MTR_setSpeed>
    MTR_setSpeed(&g_DRV_motorFrontLeft , 0);
 8006fc0:	2100      	movs	r1, #0
 8006fc2:	480b      	ldr	r0, [pc, #44]	; (8006ff0 <DRV_sleep+0x4c>)
 8006fc4:	f000 fcdc 	bl	8007980 <MTR_setSpeed>
    MTR_setSpeed(&g_DRV_motorRearRight , 0);
 8006fc8:	2100      	movs	r1, #0
 8006fca:	480a      	ldr	r0, [pc, #40]	; (8006ff4 <DRV_sleep+0x50>)
 8006fcc:	f000 fcd8 	bl	8007980 <MTR_setSpeed>
    MTR_setSpeed(&g_DRV_motorRearLeft  , 0);
 8006fd0:	2100      	movs	r1, #0
 8006fd2:	4809      	ldr	r0, [pc, #36]	; (8006ff8 <DRV_sleep+0x54>)
 8006fd4:	f000 fcd4 	bl	8007980 <MTR_setSpeed>

    g_DRV_isActive = false;
 8006fd8:	4b02      	ldr	r3, [pc, #8]	; (8006fe4 <DRV_sleep+0x40>)
 8006fda:	2200      	movs	r2, #0
 8006fdc:	701a      	strb	r2, [r3, #0]
  else
  {
    ; /* Nothing to do */
  }

  return;
 8006fde:	bf00      	nop
 8006fe0:	bf00      	nop
}
 8006fe2:	bd80      	pop	{r7, pc}
 8006fe4:	200000d5 	.word	0x200000d5
 8006fe8:	0800914c 	.word	0x0800914c
 8006fec:	20000198 	.word	0x20000198
 8006ff0:	200001bc 	.word	0x200001bc
 8006ff4:	20000204 	.word	0x20000204
 8006ff8:	200001e0 	.word	0x200001e0

08006ffc <DRV_moveForward>:

static void DRV_moveForward(uint32_t p_speed)
{
 8006ffc:	b580      	push	{r7, lr}
 8006ffe:	b084      	sub	sp, #16
 8007000:	af00      	add	r7, sp, #0
 8007002:	6078      	str	r0, [r7, #4]
  uint32_t l_speed = p_speed;
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	60fb      	str	r3, [r7, #12]

  LOG_info("Moving forward @%u", l_speed);
 8007008:	68fa      	ldr	r2, [r7, #12]
 800700a:	4918      	ldr	r1, [pc, #96]	; (800706c <DRV_moveForward+0x70>)
 800700c:	2001      	movs	r0, #1
 800700e:	f000 fc03 	bl	8007818 <LOG_log>

  g_DRV_isActive = true;
 8007012:	4b17      	ldr	r3, [pc, #92]	; (8007070 <DRV_moveForward+0x74>)
 8007014:	2201      	movs	r2, #1
 8007016:	701a      	strb	r2, [r3, #0]

  MTR_setDirection(&g_DRV_motorFrontRight, MTR_DIRECTION_FORWARD);
 8007018:	2100      	movs	r1, #0
 800701a:	4816      	ldr	r0, [pc, #88]	; (8007074 <DRV_moveForward+0x78>)
 800701c:	f000 fc6c 	bl	80078f8 <MTR_setDirection>
  MTR_setDirection(&g_DRV_motorFrontLeft , MTR_DIRECTION_FORWARD);
 8007020:	2100      	movs	r1, #0
 8007022:	4815      	ldr	r0, [pc, #84]	; (8007078 <DRV_moveForward+0x7c>)
 8007024:	f000 fc68 	bl	80078f8 <MTR_setDirection>
  MTR_setDirection(&g_DRV_motorRearRight , MTR_DIRECTION_FORWARD);
 8007028:	2100      	movs	r1, #0
 800702a:	4814      	ldr	r0, [pc, #80]	; (800707c <DRV_moveForward+0x80>)
 800702c:	f000 fc64 	bl	80078f8 <MTR_setDirection>
  MTR_setDirection(&g_DRV_motorRearLeft  , MTR_DIRECTION_FORWARD);
 8007030:	2100      	movs	r1, #0
 8007032:	4813      	ldr	r0, [pc, #76]	; (8007080 <DRV_moveForward+0x84>)
 8007034:	f000 fc60 	bl	80078f8 <MTR_setDirection>

  if (g_DRV_isDebugOn == true)
 8007038:	4b12      	ldr	r3, [pc, #72]	; (8007084 <DRV_moveForward+0x88>)
 800703a:	781b      	ldrb	r3, [r3, #0]
 800703c:	2b00      	cmp	r3, #0
 800703e:	d110      	bne.n	8007062 <DRV_moveForward+0x66>
  {
    ; /* Nothing to do */
  }
  else
  {
    MTR_setSpeed(&g_DRV_motorFrontRight, l_speed);
 8007040:	68f9      	ldr	r1, [r7, #12]
 8007042:	480c      	ldr	r0, [pc, #48]	; (8007074 <DRV_moveForward+0x78>)
 8007044:	f000 fc9c 	bl	8007980 <MTR_setSpeed>
    MTR_setSpeed(&g_DRV_motorFrontLeft , l_speed);
 8007048:	68f9      	ldr	r1, [r7, #12]
 800704a:	480b      	ldr	r0, [pc, #44]	; (8007078 <DRV_moveForward+0x7c>)
 800704c:	f000 fc98 	bl	8007980 <MTR_setSpeed>
    MTR_setSpeed(&g_DRV_motorRearRight , l_speed);
 8007050:	68f9      	ldr	r1, [r7, #12]
 8007052:	480a      	ldr	r0, [pc, #40]	; (800707c <DRV_moveForward+0x80>)
 8007054:	f000 fc94 	bl	8007980 <MTR_setSpeed>
    MTR_setSpeed(&g_DRV_motorRearLeft  , l_speed);
 8007058:	68f9      	ldr	r1, [r7, #12]
 800705a:	4809      	ldr	r0, [pc, #36]	; (8007080 <DRV_moveForward+0x84>)
 800705c:	f000 fc90 	bl	8007980 <MTR_setSpeed>
  }

  return;
 8007060:	bf00      	nop
 8007062:	bf00      	nop
}
 8007064:	3710      	adds	r7, #16
 8007066:	46bd      	mov	sp, r7
 8007068:	bd80      	pop	{r7, pc}
 800706a:	bf00      	nop
 800706c:	08009164 	.word	0x08009164
 8007070:	200000d5 	.word	0x200000d5
 8007074:	20000198 	.word	0x20000198
 8007078:	200001bc 	.word	0x200001bc
 800707c:	20000204 	.word	0x20000204
 8007080:	200001e0 	.word	0x200001e0
 8007084:	200000d4 	.word	0x200000d4

08007088 <DRV_moveBackward>:

static void DRV_moveBackward(uint32_t p_speed)
{
 8007088:	b580      	push	{r7, lr}
 800708a:	b084      	sub	sp, #16
 800708c:	af00      	add	r7, sp, #0
 800708e:	6078      	str	r0, [r7, #4]
  uint32_t l_speed = p_speed;
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	60fb      	str	r3, [r7, #12]

  LOG_info("Moving backward @%u", l_speed);
 8007094:	68fa      	ldr	r2, [r7, #12]
 8007096:	4918      	ldr	r1, [pc, #96]	; (80070f8 <DRV_moveBackward+0x70>)
 8007098:	2001      	movs	r0, #1
 800709a:	f000 fbbd 	bl	8007818 <LOG_log>

  g_DRV_isActive = true;
 800709e:	4b17      	ldr	r3, [pc, #92]	; (80070fc <DRV_moveBackward+0x74>)
 80070a0:	2201      	movs	r2, #1
 80070a2:	701a      	strb	r2, [r3, #0]

  MTR_setDirection(&g_DRV_motorFrontRight, MTR_DIRECTION_BACKWARD);
 80070a4:	2101      	movs	r1, #1
 80070a6:	4816      	ldr	r0, [pc, #88]	; (8007100 <DRV_moveBackward+0x78>)
 80070a8:	f000 fc26 	bl	80078f8 <MTR_setDirection>
  MTR_setDirection(&g_DRV_motorFrontLeft , MTR_DIRECTION_BACKWARD);
 80070ac:	2101      	movs	r1, #1
 80070ae:	4815      	ldr	r0, [pc, #84]	; (8007104 <DRV_moveBackward+0x7c>)
 80070b0:	f000 fc22 	bl	80078f8 <MTR_setDirection>
  MTR_setDirection(&g_DRV_motorRearRight , MTR_DIRECTION_BACKWARD);
 80070b4:	2101      	movs	r1, #1
 80070b6:	4814      	ldr	r0, [pc, #80]	; (8007108 <DRV_moveBackward+0x80>)
 80070b8:	f000 fc1e 	bl	80078f8 <MTR_setDirection>
  MTR_setDirection(&g_DRV_motorRearLeft  , MTR_DIRECTION_BACKWARD);
 80070bc:	2101      	movs	r1, #1
 80070be:	4813      	ldr	r0, [pc, #76]	; (800710c <DRV_moveBackward+0x84>)
 80070c0:	f000 fc1a 	bl	80078f8 <MTR_setDirection>

  if (g_DRV_isDebugOn == true)
 80070c4:	4b12      	ldr	r3, [pc, #72]	; (8007110 <DRV_moveBackward+0x88>)
 80070c6:	781b      	ldrb	r3, [r3, #0]
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d110      	bne.n	80070ee <DRV_moveBackward+0x66>
  {
    ; /* Nothing to do */
  }
  else
  {
    MTR_setSpeed(&g_DRV_motorFrontRight, l_speed);
 80070cc:	68f9      	ldr	r1, [r7, #12]
 80070ce:	480c      	ldr	r0, [pc, #48]	; (8007100 <DRV_moveBackward+0x78>)
 80070d0:	f000 fc56 	bl	8007980 <MTR_setSpeed>
    MTR_setSpeed(&g_DRV_motorFrontLeft , l_speed);
 80070d4:	68f9      	ldr	r1, [r7, #12]
 80070d6:	480b      	ldr	r0, [pc, #44]	; (8007104 <DRV_moveBackward+0x7c>)
 80070d8:	f000 fc52 	bl	8007980 <MTR_setSpeed>
    MTR_setSpeed(&g_DRV_motorRearRight , l_speed);
 80070dc:	68f9      	ldr	r1, [r7, #12]
 80070de:	480a      	ldr	r0, [pc, #40]	; (8007108 <DRV_moveBackward+0x80>)
 80070e0:	f000 fc4e 	bl	8007980 <MTR_setSpeed>
    MTR_setSpeed(&g_DRV_motorRearLeft  , l_speed);
 80070e4:	68f9      	ldr	r1, [r7, #12]
 80070e6:	4809      	ldr	r0, [pc, #36]	; (800710c <DRV_moveBackward+0x84>)
 80070e8:	f000 fc4a 	bl	8007980 <MTR_setSpeed>
  }

  return;
 80070ec:	bf00      	nop
 80070ee:	bf00      	nop
}
 80070f0:	3710      	adds	r7, #16
 80070f2:	46bd      	mov	sp, r7
 80070f4:	bd80      	pop	{r7, pc}
 80070f6:	bf00      	nop
 80070f8:	08009178 	.word	0x08009178
 80070fc:	200000d5 	.word	0x200000d5
 8007100:	20000198 	.word	0x20000198
 8007104:	200001bc 	.word	0x200001bc
 8007108:	20000204 	.word	0x20000204
 800710c:	200001e0 	.word	0x200001e0
 8007110:	200000d4 	.word	0x200000d4

08007114 <DRV_moveForwardRight>:

static void DRV_moveForwardRight (uint32_t p_speed)
{
 8007114:	b580      	push	{r7, lr}
 8007116:	b084      	sub	sp, #16
 8007118:	af00      	add	r7, sp, #0
 800711a:	6078      	str	r0, [r7, #4]
  uint32_t l_speed = p_speed;
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	60fb      	str	r3, [r7, #12]

  LOG_info("Moving forward-right @%u", l_speed);
 8007120:	68fa      	ldr	r2, [r7, #12]
 8007122:	4914      	ldr	r1, [pc, #80]	; (8007174 <DRV_moveForwardRight+0x60>)
 8007124:	2001      	movs	r0, #1
 8007126:	f000 fb77 	bl	8007818 <LOG_log>

  g_DRV_isActive = true;
 800712a:	4b13      	ldr	r3, [pc, #76]	; (8007178 <DRV_moveForwardRight+0x64>)
 800712c:	2201      	movs	r2, #1
 800712e:	701a      	strb	r2, [r3, #0]

  MTR_setDirection(&g_DRV_motorFrontLeft, MTR_DIRECTION_FORWARD);
 8007130:	2100      	movs	r1, #0
 8007132:	4812      	ldr	r0, [pc, #72]	; (800717c <DRV_moveForwardRight+0x68>)
 8007134:	f000 fbe0 	bl	80078f8 <MTR_setDirection>
  MTR_setDirection(&g_DRV_motorRearRight, MTR_DIRECTION_FORWARD);
 8007138:	2100      	movs	r1, #0
 800713a:	4811      	ldr	r0, [pc, #68]	; (8007180 <DRV_moveForwardRight+0x6c>)
 800713c:	f000 fbdc 	bl	80078f8 <MTR_setDirection>

  if (g_DRV_isDebugOn == true)
 8007140:	4b10      	ldr	r3, [pc, #64]	; (8007184 <DRV_moveForwardRight+0x70>)
 8007142:	781b      	ldrb	r3, [r3, #0]
 8007144:	2b00      	cmp	r3, #0
 8007146:	d110      	bne.n	800716a <DRV_moveForwardRight+0x56>
  {
    ; /* Nothing to do */
  }
  else
  {
    MTR_setSpeed(&g_DRV_motorFrontRight,       0);
 8007148:	2100      	movs	r1, #0
 800714a:	480f      	ldr	r0, [pc, #60]	; (8007188 <DRV_moveForwardRight+0x74>)
 800714c:	f000 fc18 	bl	8007980 <MTR_setSpeed>
    MTR_setSpeed(&g_DRV_motorFrontLeft , l_speed);
 8007150:	68f9      	ldr	r1, [r7, #12]
 8007152:	480a      	ldr	r0, [pc, #40]	; (800717c <DRV_moveForwardRight+0x68>)
 8007154:	f000 fc14 	bl	8007980 <MTR_setSpeed>
    MTR_setSpeed(&g_DRV_motorRearRight , l_speed);
 8007158:	68f9      	ldr	r1, [r7, #12]
 800715a:	4809      	ldr	r0, [pc, #36]	; (8007180 <DRV_moveForwardRight+0x6c>)
 800715c:	f000 fc10 	bl	8007980 <MTR_setSpeed>
    MTR_setSpeed(&g_DRV_motorRearLeft  ,       0);
 8007160:	2100      	movs	r1, #0
 8007162:	480a      	ldr	r0, [pc, #40]	; (800718c <DRV_moveForwardRight+0x78>)
 8007164:	f000 fc0c 	bl	8007980 <MTR_setSpeed>
  }

  return;
 8007168:	bf00      	nop
 800716a:	bf00      	nop
}
 800716c:	3710      	adds	r7, #16
 800716e:	46bd      	mov	sp, r7
 8007170:	bd80      	pop	{r7, pc}
 8007172:	bf00      	nop
 8007174:	0800918c 	.word	0x0800918c
 8007178:	200000d5 	.word	0x200000d5
 800717c:	200001bc 	.word	0x200001bc
 8007180:	20000204 	.word	0x20000204
 8007184:	200000d4 	.word	0x200000d4
 8007188:	20000198 	.word	0x20000198
 800718c:	200001e0 	.word	0x200001e0

08007190 <DRV_moveForwardLeft>:

static void DRV_moveForwardLeft  (uint32_t p_speed)
{
 8007190:	b580      	push	{r7, lr}
 8007192:	b084      	sub	sp, #16
 8007194:	af00      	add	r7, sp, #0
 8007196:	6078      	str	r0, [r7, #4]
  uint32_t l_speed = p_speed;
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	60fb      	str	r3, [r7, #12]

  LOG_info("Moving forward-left @%u", l_speed);
 800719c:	68fa      	ldr	r2, [r7, #12]
 800719e:	4914      	ldr	r1, [pc, #80]	; (80071f0 <DRV_moveForwardLeft+0x60>)
 80071a0:	2001      	movs	r0, #1
 80071a2:	f000 fb39 	bl	8007818 <LOG_log>

  g_DRV_isActive = true;
 80071a6:	4b13      	ldr	r3, [pc, #76]	; (80071f4 <DRV_moveForwardLeft+0x64>)
 80071a8:	2201      	movs	r2, #1
 80071aa:	701a      	strb	r2, [r3, #0]

  MTR_setDirection(&g_DRV_motorFrontRight, MTR_DIRECTION_FORWARD);
 80071ac:	2100      	movs	r1, #0
 80071ae:	4812      	ldr	r0, [pc, #72]	; (80071f8 <DRV_moveForwardLeft+0x68>)
 80071b0:	f000 fba2 	bl	80078f8 <MTR_setDirection>
  MTR_setDirection(&g_DRV_motorRearLeft  , MTR_DIRECTION_FORWARD);
 80071b4:	2100      	movs	r1, #0
 80071b6:	4811      	ldr	r0, [pc, #68]	; (80071fc <DRV_moveForwardLeft+0x6c>)
 80071b8:	f000 fb9e 	bl	80078f8 <MTR_setDirection>

  if (g_DRV_isDebugOn == true)
 80071bc:	4b10      	ldr	r3, [pc, #64]	; (8007200 <DRV_moveForwardLeft+0x70>)
 80071be:	781b      	ldrb	r3, [r3, #0]
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d110      	bne.n	80071e6 <DRV_moveForwardLeft+0x56>
  {
    ; /* Nothing to do */
  }
  else
  {
    MTR_setSpeed(&g_DRV_motorFrontRight, l_speed);
 80071c4:	68f9      	ldr	r1, [r7, #12]
 80071c6:	480c      	ldr	r0, [pc, #48]	; (80071f8 <DRV_moveForwardLeft+0x68>)
 80071c8:	f000 fbda 	bl	8007980 <MTR_setSpeed>
    MTR_setSpeed(&g_DRV_motorFrontLeft ,       0);
 80071cc:	2100      	movs	r1, #0
 80071ce:	480d      	ldr	r0, [pc, #52]	; (8007204 <DRV_moveForwardLeft+0x74>)
 80071d0:	f000 fbd6 	bl	8007980 <MTR_setSpeed>
    MTR_setSpeed(&g_DRV_motorRearRight ,       0);
 80071d4:	2100      	movs	r1, #0
 80071d6:	480c      	ldr	r0, [pc, #48]	; (8007208 <DRV_moveForwardLeft+0x78>)
 80071d8:	f000 fbd2 	bl	8007980 <MTR_setSpeed>
    MTR_setSpeed(&g_DRV_motorRearLeft  , l_speed);
 80071dc:	68f9      	ldr	r1, [r7, #12]
 80071de:	4807      	ldr	r0, [pc, #28]	; (80071fc <DRV_moveForwardLeft+0x6c>)
 80071e0:	f000 fbce 	bl	8007980 <MTR_setSpeed>
  }

  return;
 80071e4:	bf00      	nop
 80071e6:	bf00      	nop
}
 80071e8:	3710      	adds	r7, #16
 80071ea:	46bd      	mov	sp, r7
 80071ec:	bd80      	pop	{r7, pc}
 80071ee:	bf00      	nop
 80071f0:	080091a8 	.word	0x080091a8
 80071f4:	200000d5 	.word	0x200000d5
 80071f8:	20000198 	.word	0x20000198
 80071fc:	200001e0 	.word	0x200001e0
 8007200:	200000d4 	.word	0x200000d4
 8007204:	200001bc 	.word	0x200001bc
 8007208:	20000204 	.word	0x20000204

0800720c <DRV_moveBackwardRight>:

static void DRV_moveBackwardRight(uint32_t p_speed)
{
 800720c:	b580      	push	{r7, lr}
 800720e:	b084      	sub	sp, #16
 8007210:	af00      	add	r7, sp, #0
 8007212:	6078      	str	r0, [r7, #4]
  uint32_t l_speed = p_speed;
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	60fb      	str	r3, [r7, #12]

  LOG_info("Moving backward-right @%u", l_speed);
 8007218:	68fa      	ldr	r2, [r7, #12]
 800721a:	4914      	ldr	r1, [pc, #80]	; (800726c <DRV_moveBackwardRight+0x60>)
 800721c:	2001      	movs	r0, #1
 800721e:	f000 fafb 	bl	8007818 <LOG_log>

  g_DRV_isActive = true;
 8007222:	4b13      	ldr	r3, [pc, #76]	; (8007270 <DRV_moveBackwardRight+0x64>)
 8007224:	2201      	movs	r2, #1
 8007226:	701a      	strb	r2, [r3, #0]

  MTR_setDirection(&g_DRV_motorFrontRight, MTR_DIRECTION_BACKWARD);
 8007228:	2101      	movs	r1, #1
 800722a:	4812      	ldr	r0, [pc, #72]	; (8007274 <DRV_moveBackwardRight+0x68>)
 800722c:	f000 fb64 	bl	80078f8 <MTR_setDirection>
  MTR_setDirection(&g_DRV_motorRearLeft  , MTR_DIRECTION_BACKWARD);
 8007230:	2101      	movs	r1, #1
 8007232:	4811      	ldr	r0, [pc, #68]	; (8007278 <DRV_moveBackwardRight+0x6c>)
 8007234:	f000 fb60 	bl	80078f8 <MTR_setDirection>

  if (g_DRV_isDebugOn == true)
 8007238:	4b10      	ldr	r3, [pc, #64]	; (800727c <DRV_moveBackwardRight+0x70>)
 800723a:	781b      	ldrb	r3, [r3, #0]
 800723c:	2b00      	cmp	r3, #0
 800723e:	d110      	bne.n	8007262 <DRV_moveBackwardRight+0x56>
  {
    ; /* Nothing to do */
  }
  else
  {
    MTR_setSpeed(&g_DRV_motorFrontRight, l_speed);
 8007240:	68f9      	ldr	r1, [r7, #12]
 8007242:	480c      	ldr	r0, [pc, #48]	; (8007274 <DRV_moveBackwardRight+0x68>)
 8007244:	f000 fb9c 	bl	8007980 <MTR_setSpeed>
    MTR_setSpeed(&g_DRV_motorFrontLeft ,       0);
 8007248:	2100      	movs	r1, #0
 800724a:	480d      	ldr	r0, [pc, #52]	; (8007280 <DRV_moveBackwardRight+0x74>)
 800724c:	f000 fb98 	bl	8007980 <MTR_setSpeed>
    MTR_setSpeed(&g_DRV_motorRearRight ,       0);
 8007250:	2100      	movs	r1, #0
 8007252:	480c      	ldr	r0, [pc, #48]	; (8007284 <DRV_moveBackwardRight+0x78>)
 8007254:	f000 fb94 	bl	8007980 <MTR_setSpeed>
    MTR_setSpeed(&g_DRV_motorRearLeft  , l_speed);
 8007258:	68f9      	ldr	r1, [r7, #12]
 800725a:	4807      	ldr	r0, [pc, #28]	; (8007278 <DRV_moveBackwardRight+0x6c>)
 800725c:	f000 fb90 	bl	8007980 <MTR_setSpeed>
  }

  return;
 8007260:	bf00      	nop
 8007262:	bf00      	nop
}
 8007264:	3710      	adds	r7, #16
 8007266:	46bd      	mov	sp, r7
 8007268:	bd80      	pop	{r7, pc}
 800726a:	bf00      	nop
 800726c:	080091c0 	.word	0x080091c0
 8007270:	200000d5 	.word	0x200000d5
 8007274:	20000198 	.word	0x20000198
 8007278:	200001e0 	.word	0x200001e0
 800727c:	200000d4 	.word	0x200000d4
 8007280:	200001bc 	.word	0x200001bc
 8007284:	20000204 	.word	0x20000204

08007288 <DRV_moveBackwardLeft>:

static void DRV_moveBackwardLeft (uint32_t p_speed)
{
 8007288:	b580      	push	{r7, lr}
 800728a:	b084      	sub	sp, #16
 800728c:	af00      	add	r7, sp, #0
 800728e:	6078      	str	r0, [r7, #4]
  uint32_t l_speed = p_speed;
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	60fb      	str	r3, [r7, #12]

  LOG_info("Moving backward-left @%u", l_speed);
 8007294:	68fa      	ldr	r2, [r7, #12]
 8007296:	4914      	ldr	r1, [pc, #80]	; (80072e8 <DRV_moveBackwardLeft+0x60>)
 8007298:	2001      	movs	r0, #1
 800729a:	f000 fabd 	bl	8007818 <LOG_log>

  g_DRV_isActive = true;
 800729e:	4b13      	ldr	r3, [pc, #76]	; (80072ec <DRV_moveBackwardLeft+0x64>)
 80072a0:	2201      	movs	r2, #1
 80072a2:	701a      	strb	r2, [r3, #0]

  MTR_setDirection(&g_DRV_motorFrontLeft, MTR_DIRECTION_BACKWARD);
 80072a4:	2101      	movs	r1, #1
 80072a6:	4812      	ldr	r0, [pc, #72]	; (80072f0 <DRV_moveBackwardLeft+0x68>)
 80072a8:	f000 fb26 	bl	80078f8 <MTR_setDirection>
  MTR_setDirection(&g_DRV_motorRearRight, MTR_DIRECTION_BACKWARD);
 80072ac:	2101      	movs	r1, #1
 80072ae:	4811      	ldr	r0, [pc, #68]	; (80072f4 <DRV_moveBackwardLeft+0x6c>)
 80072b0:	f000 fb22 	bl	80078f8 <MTR_setDirection>

  if (g_DRV_isDebugOn == true)
 80072b4:	4b10      	ldr	r3, [pc, #64]	; (80072f8 <DRV_moveBackwardLeft+0x70>)
 80072b6:	781b      	ldrb	r3, [r3, #0]
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d110      	bne.n	80072de <DRV_moveBackwardLeft+0x56>
  {
    ; /* Nothing to do */
  }
  else
  {
    MTR_setSpeed(&g_DRV_motorFrontRight,       0);
 80072bc:	2100      	movs	r1, #0
 80072be:	480f      	ldr	r0, [pc, #60]	; (80072fc <DRV_moveBackwardLeft+0x74>)
 80072c0:	f000 fb5e 	bl	8007980 <MTR_setSpeed>
    MTR_setSpeed(&g_DRV_motorFrontLeft , l_speed);
 80072c4:	68f9      	ldr	r1, [r7, #12]
 80072c6:	480a      	ldr	r0, [pc, #40]	; (80072f0 <DRV_moveBackwardLeft+0x68>)
 80072c8:	f000 fb5a 	bl	8007980 <MTR_setSpeed>
    MTR_setSpeed(&g_DRV_motorRearRight , l_speed);
 80072cc:	68f9      	ldr	r1, [r7, #12]
 80072ce:	4809      	ldr	r0, [pc, #36]	; (80072f4 <DRV_moveBackwardLeft+0x6c>)
 80072d0:	f000 fb56 	bl	8007980 <MTR_setSpeed>
    MTR_setSpeed(&g_DRV_motorRearLeft  ,       0);
 80072d4:	2100      	movs	r1, #0
 80072d6:	480a      	ldr	r0, [pc, #40]	; (8007300 <DRV_moveBackwardLeft+0x78>)
 80072d8:	f000 fb52 	bl	8007980 <MTR_setSpeed>
  }

  return;
 80072dc:	bf00      	nop
 80072de:	bf00      	nop
}
 80072e0:	3710      	adds	r7, #16
 80072e2:	46bd      	mov	sp, r7
 80072e4:	bd80      	pop	{r7, pc}
 80072e6:	bf00      	nop
 80072e8:	080091dc 	.word	0x080091dc
 80072ec:	200000d5 	.word	0x200000d5
 80072f0:	200001bc 	.word	0x200001bc
 80072f4:	20000204 	.word	0x20000204
 80072f8:	200000d4 	.word	0x200000d4
 80072fc:	20000198 	.word	0x20000198
 8007300:	200001e0 	.word	0x200001e0

08007304 <DRV_turnLeft>:

static void DRV_turnLeft(uint32_t p_speed)
{
 8007304:	b580      	push	{r7, lr}
 8007306:	b084      	sub	sp, #16
 8007308:	af00      	add	r7, sp, #0
 800730a:	6078      	str	r0, [r7, #4]
  uint32_t l_speed = p_speed;
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	60fb      	str	r3, [r7, #12]

  LOG_info("Turning left @%u", l_speed);
 8007310:	68fa      	ldr	r2, [r7, #12]
 8007312:	4918      	ldr	r1, [pc, #96]	; (8007374 <DRV_turnLeft+0x70>)
 8007314:	2001      	movs	r0, #1
 8007316:	f000 fa7f 	bl	8007818 <LOG_log>

  g_DRV_isActive = true;
 800731a:	4b17      	ldr	r3, [pc, #92]	; (8007378 <DRV_turnLeft+0x74>)
 800731c:	2201      	movs	r2, #1
 800731e:	701a      	strb	r2, [r3, #0]

  MTR_setDirection(&g_DRV_motorFrontRight, MTR_DIRECTION_FORWARD );
 8007320:	2100      	movs	r1, #0
 8007322:	4816      	ldr	r0, [pc, #88]	; (800737c <DRV_turnLeft+0x78>)
 8007324:	f000 fae8 	bl	80078f8 <MTR_setDirection>
  MTR_setDirection(&g_DRV_motorFrontLeft , MTR_DIRECTION_BACKWARD);
 8007328:	2101      	movs	r1, #1
 800732a:	4815      	ldr	r0, [pc, #84]	; (8007380 <DRV_turnLeft+0x7c>)
 800732c:	f000 fae4 	bl	80078f8 <MTR_setDirection>
  MTR_setDirection(&g_DRV_motorRearRight , MTR_DIRECTION_FORWARD );
 8007330:	2100      	movs	r1, #0
 8007332:	4814      	ldr	r0, [pc, #80]	; (8007384 <DRV_turnLeft+0x80>)
 8007334:	f000 fae0 	bl	80078f8 <MTR_setDirection>
  MTR_setDirection(&g_DRV_motorRearLeft  , MTR_DIRECTION_BACKWARD);
 8007338:	2101      	movs	r1, #1
 800733a:	4813      	ldr	r0, [pc, #76]	; (8007388 <DRV_turnLeft+0x84>)
 800733c:	f000 fadc 	bl	80078f8 <MTR_setDirection>

  if (g_DRV_isDebugOn == true)
 8007340:	4b12      	ldr	r3, [pc, #72]	; (800738c <DRV_turnLeft+0x88>)
 8007342:	781b      	ldrb	r3, [r3, #0]
 8007344:	2b00      	cmp	r3, #0
 8007346:	d110      	bne.n	800736a <DRV_turnLeft+0x66>
  {
    ; /* Nothing to do */
  }
  else
  {
    MTR_setSpeed(&g_DRV_motorFrontRight, l_speed);
 8007348:	68f9      	ldr	r1, [r7, #12]
 800734a:	480c      	ldr	r0, [pc, #48]	; (800737c <DRV_turnLeft+0x78>)
 800734c:	f000 fb18 	bl	8007980 <MTR_setSpeed>
    MTR_setSpeed(&g_DRV_motorFrontLeft , l_speed);
 8007350:	68f9      	ldr	r1, [r7, #12]
 8007352:	480b      	ldr	r0, [pc, #44]	; (8007380 <DRV_turnLeft+0x7c>)
 8007354:	f000 fb14 	bl	8007980 <MTR_setSpeed>
    MTR_setSpeed(&g_DRV_motorRearRight , l_speed);
 8007358:	68f9      	ldr	r1, [r7, #12]
 800735a:	480a      	ldr	r0, [pc, #40]	; (8007384 <DRV_turnLeft+0x80>)
 800735c:	f000 fb10 	bl	8007980 <MTR_setSpeed>
    MTR_setSpeed(&g_DRV_motorRearLeft  , l_speed);
 8007360:	68f9      	ldr	r1, [r7, #12]
 8007362:	4809      	ldr	r0, [pc, #36]	; (8007388 <DRV_turnLeft+0x84>)
 8007364:	f000 fb0c 	bl	8007980 <MTR_setSpeed>
  }

  return;
 8007368:	bf00      	nop
 800736a:	bf00      	nop
}
 800736c:	3710      	adds	r7, #16
 800736e:	46bd      	mov	sp, r7
 8007370:	bd80      	pop	{r7, pc}
 8007372:	bf00      	nop
 8007374:	080091f8 	.word	0x080091f8
 8007378:	200000d5 	.word	0x200000d5
 800737c:	20000198 	.word	0x20000198
 8007380:	200001bc 	.word	0x200001bc
 8007384:	20000204 	.word	0x20000204
 8007388:	200001e0 	.word	0x200001e0
 800738c:	200000d4 	.word	0x200000d4

08007390 <DRV_turnRight>:

static void DRV_turnRight(uint32_t p_speed)
{
 8007390:	b580      	push	{r7, lr}
 8007392:	b084      	sub	sp, #16
 8007394:	af00      	add	r7, sp, #0
 8007396:	6078      	str	r0, [r7, #4]
  uint32_t l_speed = p_speed;
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	60fb      	str	r3, [r7, #12]

  LOG_info("Turning right @%u", l_speed);
 800739c:	68fa      	ldr	r2, [r7, #12]
 800739e:	4918      	ldr	r1, [pc, #96]	; (8007400 <DRV_turnRight+0x70>)
 80073a0:	2001      	movs	r0, #1
 80073a2:	f000 fa39 	bl	8007818 <LOG_log>

  g_DRV_isActive = true;
 80073a6:	4b17      	ldr	r3, [pc, #92]	; (8007404 <DRV_turnRight+0x74>)
 80073a8:	2201      	movs	r2, #1
 80073aa:	701a      	strb	r2, [r3, #0]

  MTR_setDirection(&g_DRV_motorFrontRight, MTR_DIRECTION_BACKWARD);
 80073ac:	2101      	movs	r1, #1
 80073ae:	4816      	ldr	r0, [pc, #88]	; (8007408 <DRV_turnRight+0x78>)
 80073b0:	f000 faa2 	bl	80078f8 <MTR_setDirection>
  MTR_setDirection(&g_DRV_motorFrontLeft , MTR_DIRECTION_FORWARD );
 80073b4:	2100      	movs	r1, #0
 80073b6:	4815      	ldr	r0, [pc, #84]	; (800740c <DRV_turnRight+0x7c>)
 80073b8:	f000 fa9e 	bl	80078f8 <MTR_setDirection>
  MTR_setDirection(&g_DRV_motorRearRight , MTR_DIRECTION_BACKWARD);
 80073bc:	2101      	movs	r1, #1
 80073be:	4814      	ldr	r0, [pc, #80]	; (8007410 <DRV_turnRight+0x80>)
 80073c0:	f000 fa9a 	bl	80078f8 <MTR_setDirection>
  MTR_setDirection(&g_DRV_motorRearLeft  , MTR_DIRECTION_FORWARD );
 80073c4:	2100      	movs	r1, #0
 80073c6:	4813      	ldr	r0, [pc, #76]	; (8007414 <DRV_turnRight+0x84>)
 80073c8:	f000 fa96 	bl	80078f8 <MTR_setDirection>

  if (g_DRV_isDebugOn == true)
 80073cc:	4b12      	ldr	r3, [pc, #72]	; (8007418 <DRV_turnRight+0x88>)
 80073ce:	781b      	ldrb	r3, [r3, #0]
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d110      	bne.n	80073f6 <DRV_turnRight+0x66>
  {
    ; /* Nothing to do */
  }
  else
  {
    MTR_setSpeed(&g_DRV_motorFrontRight, l_speed);
 80073d4:	68f9      	ldr	r1, [r7, #12]
 80073d6:	480c      	ldr	r0, [pc, #48]	; (8007408 <DRV_turnRight+0x78>)
 80073d8:	f000 fad2 	bl	8007980 <MTR_setSpeed>
    MTR_setSpeed(&g_DRV_motorFrontLeft , l_speed);
 80073dc:	68f9      	ldr	r1, [r7, #12]
 80073de:	480b      	ldr	r0, [pc, #44]	; (800740c <DRV_turnRight+0x7c>)
 80073e0:	f000 face 	bl	8007980 <MTR_setSpeed>
    MTR_setSpeed(&g_DRV_motorRearRight , l_speed);
 80073e4:	68f9      	ldr	r1, [r7, #12]
 80073e6:	480a      	ldr	r0, [pc, #40]	; (8007410 <DRV_turnRight+0x80>)
 80073e8:	f000 faca 	bl	8007980 <MTR_setSpeed>
    MTR_setSpeed(&g_DRV_motorRearLeft  , l_speed);
 80073ec:	68f9      	ldr	r1, [r7, #12]
 80073ee:	4809      	ldr	r0, [pc, #36]	; (8007414 <DRV_turnRight+0x84>)
 80073f0:	f000 fac6 	bl	8007980 <MTR_setSpeed>
  }

  return;
 80073f4:	bf00      	nop
 80073f6:	bf00      	nop
}
 80073f8:	3710      	adds	r7, #16
 80073fa:	46bd      	mov	sp, r7
 80073fc:	bd80      	pop	{r7, pc}
 80073fe:	bf00      	nop
 8007400:	0800920c 	.word	0x0800920c
 8007404:	200000d5 	.word	0x200000d5
 8007408:	20000198 	.word	0x20000198
 800740c:	200001bc 	.word	0x200001bc
 8007410:	20000204 	.word	0x20000204
 8007414:	200001e0 	.word	0x200001e0
 8007418:	200000d4 	.word	0x200000d4

0800741c <DRV_translateLeft>:

static void DRV_translateLeft(uint32_t p_speed)
{
 800741c:	b580      	push	{r7, lr}
 800741e:	b084      	sub	sp, #16
 8007420:	af00      	add	r7, sp, #0
 8007422:	6078      	str	r0, [r7, #4]
  uint32_t l_speed = p_speed;
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	60fb      	str	r3, [r7, #12]

  LOG_info("Translating left @%u", l_speed);
 8007428:	68fa      	ldr	r2, [r7, #12]
 800742a:	4918      	ldr	r1, [pc, #96]	; (800748c <DRV_translateLeft+0x70>)
 800742c:	2001      	movs	r0, #1
 800742e:	f000 f9f3 	bl	8007818 <LOG_log>

  g_DRV_isActive = true;
 8007432:	4b17      	ldr	r3, [pc, #92]	; (8007490 <DRV_translateLeft+0x74>)
 8007434:	2201      	movs	r2, #1
 8007436:	701a      	strb	r2, [r3, #0]

  MTR_setDirection(&g_DRV_motorFrontRight, MTR_DIRECTION_FORWARD );
 8007438:	2100      	movs	r1, #0
 800743a:	4816      	ldr	r0, [pc, #88]	; (8007494 <DRV_translateLeft+0x78>)
 800743c:	f000 fa5c 	bl	80078f8 <MTR_setDirection>
  MTR_setDirection(&g_DRV_motorFrontLeft , MTR_DIRECTION_BACKWARD);
 8007440:	2101      	movs	r1, #1
 8007442:	4815      	ldr	r0, [pc, #84]	; (8007498 <DRV_translateLeft+0x7c>)
 8007444:	f000 fa58 	bl	80078f8 <MTR_setDirection>
  MTR_setDirection(&g_DRV_motorRearRight , MTR_DIRECTION_BACKWARD);
 8007448:	2101      	movs	r1, #1
 800744a:	4814      	ldr	r0, [pc, #80]	; (800749c <DRV_translateLeft+0x80>)
 800744c:	f000 fa54 	bl	80078f8 <MTR_setDirection>
  MTR_setDirection(&g_DRV_motorRearLeft  , MTR_DIRECTION_FORWARD );
 8007450:	2100      	movs	r1, #0
 8007452:	4813      	ldr	r0, [pc, #76]	; (80074a0 <DRV_translateLeft+0x84>)
 8007454:	f000 fa50 	bl	80078f8 <MTR_setDirection>

  if (g_DRV_isDebugOn == true)
 8007458:	4b12      	ldr	r3, [pc, #72]	; (80074a4 <DRV_translateLeft+0x88>)
 800745a:	781b      	ldrb	r3, [r3, #0]
 800745c:	2b00      	cmp	r3, #0
 800745e:	d110      	bne.n	8007482 <DRV_translateLeft+0x66>
  {
    ; /* Nothing to do */
  }
  else
  {
    MTR_setSpeed(&g_DRV_motorFrontRight, l_speed);
 8007460:	68f9      	ldr	r1, [r7, #12]
 8007462:	480c      	ldr	r0, [pc, #48]	; (8007494 <DRV_translateLeft+0x78>)
 8007464:	f000 fa8c 	bl	8007980 <MTR_setSpeed>
    MTR_setSpeed(&g_DRV_motorFrontLeft , l_speed);
 8007468:	68f9      	ldr	r1, [r7, #12]
 800746a:	480b      	ldr	r0, [pc, #44]	; (8007498 <DRV_translateLeft+0x7c>)
 800746c:	f000 fa88 	bl	8007980 <MTR_setSpeed>
    MTR_setSpeed(&g_DRV_motorRearRight , l_speed);
 8007470:	68f9      	ldr	r1, [r7, #12]
 8007472:	480a      	ldr	r0, [pc, #40]	; (800749c <DRV_translateLeft+0x80>)
 8007474:	f000 fa84 	bl	8007980 <MTR_setSpeed>
    MTR_setSpeed(&g_DRV_motorRearLeft  , l_speed);
 8007478:	68f9      	ldr	r1, [r7, #12]
 800747a:	4809      	ldr	r0, [pc, #36]	; (80074a0 <DRV_translateLeft+0x84>)
 800747c:	f000 fa80 	bl	8007980 <MTR_setSpeed>
  }

  return;
 8007480:	bf00      	nop
 8007482:	bf00      	nop
}
 8007484:	3710      	adds	r7, #16
 8007486:	46bd      	mov	sp, r7
 8007488:	bd80      	pop	{r7, pc}
 800748a:	bf00      	nop
 800748c:	08009220 	.word	0x08009220
 8007490:	200000d5 	.word	0x200000d5
 8007494:	20000198 	.word	0x20000198
 8007498:	200001bc 	.word	0x200001bc
 800749c:	20000204 	.word	0x20000204
 80074a0:	200001e0 	.word	0x200001e0
 80074a4:	200000d4 	.word	0x200000d4

080074a8 <DRV_translateRight>:

static void DRV_translateRight(uint32_t p_speed)
{
 80074a8:	b580      	push	{r7, lr}
 80074aa:	b084      	sub	sp, #16
 80074ac:	af00      	add	r7, sp, #0
 80074ae:	6078      	str	r0, [r7, #4]
  uint32_t l_speed = p_speed;
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	60fb      	str	r3, [r7, #12]

  LOG_info("Translating right @%u", l_speed);
 80074b4:	68fa      	ldr	r2, [r7, #12]
 80074b6:	4918      	ldr	r1, [pc, #96]	; (8007518 <DRV_translateRight+0x70>)
 80074b8:	2001      	movs	r0, #1
 80074ba:	f000 f9ad 	bl	8007818 <LOG_log>

  g_DRV_isActive = true;
 80074be:	4b17      	ldr	r3, [pc, #92]	; (800751c <DRV_translateRight+0x74>)
 80074c0:	2201      	movs	r2, #1
 80074c2:	701a      	strb	r2, [r3, #0]

  MTR_setDirection(&g_DRV_motorFrontRight, MTR_DIRECTION_BACKWARD);
 80074c4:	2101      	movs	r1, #1
 80074c6:	4816      	ldr	r0, [pc, #88]	; (8007520 <DRV_translateRight+0x78>)
 80074c8:	f000 fa16 	bl	80078f8 <MTR_setDirection>
  MTR_setDirection(&g_DRV_motorFrontLeft , MTR_DIRECTION_FORWARD );
 80074cc:	2100      	movs	r1, #0
 80074ce:	4815      	ldr	r0, [pc, #84]	; (8007524 <DRV_translateRight+0x7c>)
 80074d0:	f000 fa12 	bl	80078f8 <MTR_setDirection>
  MTR_setDirection(&g_DRV_motorRearRight , MTR_DIRECTION_FORWARD );
 80074d4:	2100      	movs	r1, #0
 80074d6:	4814      	ldr	r0, [pc, #80]	; (8007528 <DRV_translateRight+0x80>)
 80074d8:	f000 fa0e 	bl	80078f8 <MTR_setDirection>
  MTR_setDirection(&g_DRV_motorRearLeft  , MTR_DIRECTION_BACKWARD);
 80074dc:	2101      	movs	r1, #1
 80074de:	4813      	ldr	r0, [pc, #76]	; (800752c <DRV_translateRight+0x84>)
 80074e0:	f000 fa0a 	bl	80078f8 <MTR_setDirection>

  if (g_DRV_isDebugOn == true)
 80074e4:	4b12      	ldr	r3, [pc, #72]	; (8007530 <DRV_translateRight+0x88>)
 80074e6:	781b      	ldrb	r3, [r3, #0]
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d110      	bne.n	800750e <DRV_translateRight+0x66>
  {
    ; /* Nothing to do */
  }
  else
  {
    MTR_setSpeed(&g_DRV_motorFrontRight, l_speed);
 80074ec:	68f9      	ldr	r1, [r7, #12]
 80074ee:	480c      	ldr	r0, [pc, #48]	; (8007520 <DRV_translateRight+0x78>)
 80074f0:	f000 fa46 	bl	8007980 <MTR_setSpeed>
    MTR_setSpeed(&g_DRV_motorFrontLeft , l_speed);
 80074f4:	68f9      	ldr	r1, [r7, #12]
 80074f6:	480b      	ldr	r0, [pc, #44]	; (8007524 <DRV_translateRight+0x7c>)
 80074f8:	f000 fa42 	bl	8007980 <MTR_setSpeed>
    MTR_setSpeed(&g_DRV_motorRearRight , l_speed);
 80074fc:	68f9      	ldr	r1, [r7, #12]
 80074fe:	480a      	ldr	r0, [pc, #40]	; (8007528 <DRV_translateRight+0x80>)
 8007500:	f000 fa3e 	bl	8007980 <MTR_setSpeed>
    MTR_setSpeed(&g_DRV_motorRearLeft  , l_speed);
 8007504:	68f9      	ldr	r1, [r7, #12]
 8007506:	4809      	ldr	r0, [pc, #36]	; (800752c <DRV_translateRight+0x84>)
 8007508:	f000 fa3a 	bl	8007980 <MTR_setSpeed>
  }

  return;
 800750c:	bf00      	nop
 800750e:	bf00      	nop
}
 8007510:	3710      	adds	r7, #16
 8007512:	46bd      	mov	sp, r7
 8007514:	bd80      	pop	{r7, pc}
 8007516:	bf00      	nop
 8007518:	08009238 	.word	0x08009238
 800751c:	200000d5 	.word	0x200000d5
 8007520:	20000198 	.word	0x20000198
 8007524:	200001bc 	.word	0x200001bc
 8007528:	20000204 	.word	0x20000204
 800752c:	200001e0 	.word	0x200001e0
 8007530:	200000d4 	.word	0x200000d4

08007534 <DRV_updateOnEncoder>:

void DRV_updateOnEncoder(TIM_HandleTypeDef *p_encoderTimerHandle)
{
 8007534:	b580      	push	{r7, lr}
 8007536:	b084      	sub	sp, #16
 8007538:	af00      	add	r7, sp, #0
 800753a:	6078      	str	r0, [r7, #4]
  int16_t l_count;

  /* Check the handle of the triggering timer and update encoder accordingly */
  if (p_encoderTimerHandle == g_DRV_encoderRearLeft.timerHandle)
 800753c:	4b35      	ldr	r3, [pc, #212]	; (8007614 <DRV_updateOnEncoder+0xe0>)
 800753e:	689b      	ldr	r3, [r3, #8]
 8007540:	687a      	ldr	r2, [r7, #4]
 8007542:	429a      	cmp	r2, r3
 8007544:	d114      	bne.n	8007570 <DRV_updateOnEncoder+0x3c>
  {
    l_count = __HAL_TIM_GET_COUNTER(g_DRV_encoderRearLeft.timerHandle);
 8007546:	4b33      	ldr	r3, [pc, #204]	; (8007614 <DRV_updateOnEncoder+0xe0>)
 8007548:	689b      	ldr	r3, [r3, #8]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800754e:	81fb      	strh	r3, [r7, #14]

    ENC_update(&g_DRV_encoderRearLeft, l_count);
 8007550:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007554:	4619      	mov	r1, r3
 8007556:	482f      	ldr	r0, [pc, #188]	; (8007614 <DRV_updateOnEncoder+0xe0>)
 8007558:	f000 f898 	bl	800768c <ENC_update>

    LOG_debug("Got encoder interrupt rear left: %d", ENC_getCount(&g_DRV_encoderRearLeft));
 800755c:	482d      	ldr	r0, [pc, #180]	; (8007614 <DRV_updateOnEncoder+0xe0>)
 800755e:	f000 f8b1 	bl	80076c4 <ENC_getCount>
 8007562:	4603      	mov	r3, r0
 8007564:	461a      	mov	r2, r3
 8007566:	492c      	ldr	r1, [pc, #176]	; (8007618 <DRV_updateOnEncoder+0xe4>)
 8007568:	2000      	movs	r0, #0
 800756a:	f000 f955 	bl	8007818 <LOG_log>
  }
  else
  {
    ; /* Nothing to do */
  }
}
 800756e:	e04c      	b.n	800760a <DRV_updateOnEncoder+0xd6>
  else if (p_encoderTimerHandle == g_DRV_encoderRearRight.timerHandle)
 8007570:	4b2a      	ldr	r3, [pc, #168]	; (800761c <DRV_updateOnEncoder+0xe8>)
 8007572:	689b      	ldr	r3, [r3, #8]
 8007574:	687a      	ldr	r2, [r7, #4]
 8007576:	429a      	cmp	r2, r3
 8007578:	d114      	bne.n	80075a4 <DRV_updateOnEncoder+0x70>
    l_count = __HAL_TIM_GET_COUNTER(g_DRV_encoderRearRight.timerHandle);
 800757a:	4b28      	ldr	r3, [pc, #160]	; (800761c <DRV_updateOnEncoder+0xe8>)
 800757c:	689b      	ldr	r3, [r3, #8]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007582:	81fb      	strh	r3, [r7, #14]
    ENC_update(&g_DRV_encoderRearRight, l_count);
 8007584:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007588:	4619      	mov	r1, r3
 800758a:	4824      	ldr	r0, [pc, #144]	; (800761c <DRV_updateOnEncoder+0xe8>)
 800758c:	f000 f87e 	bl	800768c <ENC_update>
    LOG_debug("Got encoder interrupt rear right: %d", ENC_getCount(&g_DRV_encoderRearRight));
 8007590:	4822      	ldr	r0, [pc, #136]	; (800761c <DRV_updateOnEncoder+0xe8>)
 8007592:	f000 f897 	bl	80076c4 <ENC_getCount>
 8007596:	4603      	mov	r3, r0
 8007598:	461a      	mov	r2, r3
 800759a:	4921      	ldr	r1, [pc, #132]	; (8007620 <DRV_updateOnEncoder+0xec>)
 800759c:	2000      	movs	r0, #0
 800759e:	f000 f93b 	bl	8007818 <LOG_log>
}
 80075a2:	e032      	b.n	800760a <DRV_updateOnEncoder+0xd6>
  else if (p_encoderTimerHandle == g_DRV_encoderFrontRight.timerHandle)
 80075a4:	4b1f      	ldr	r3, [pc, #124]	; (8007624 <DRV_updateOnEncoder+0xf0>)
 80075a6:	689b      	ldr	r3, [r3, #8]
 80075a8:	687a      	ldr	r2, [r7, #4]
 80075aa:	429a      	cmp	r2, r3
 80075ac:	d114      	bne.n	80075d8 <DRV_updateOnEncoder+0xa4>
    l_count = __HAL_TIM_GET_COUNTER(g_DRV_encoderFrontRight.timerHandle);
 80075ae:	4b1d      	ldr	r3, [pc, #116]	; (8007624 <DRV_updateOnEncoder+0xf0>)
 80075b0:	689b      	ldr	r3, [r3, #8]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075b6:	81fb      	strh	r3, [r7, #14]
    ENC_update(&g_DRV_encoderFrontRight, l_count);
 80075b8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80075bc:	4619      	mov	r1, r3
 80075be:	4819      	ldr	r0, [pc, #100]	; (8007624 <DRV_updateOnEncoder+0xf0>)
 80075c0:	f000 f864 	bl	800768c <ENC_update>
    LOG_debug("Got encoder interrupt front right: %d", ENC_getCount(&g_DRV_encoderFrontRight));
 80075c4:	4817      	ldr	r0, [pc, #92]	; (8007624 <DRV_updateOnEncoder+0xf0>)
 80075c6:	f000 f87d 	bl	80076c4 <ENC_getCount>
 80075ca:	4603      	mov	r3, r0
 80075cc:	461a      	mov	r2, r3
 80075ce:	4916      	ldr	r1, [pc, #88]	; (8007628 <DRV_updateOnEncoder+0xf4>)
 80075d0:	2000      	movs	r0, #0
 80075d2:	f000 f921 	bl	8007818 <LOG_log>
}
 80075d6:	e018      	b.n	800760a <DRV_updateOnEncoder+0xd6>
  else if (p_encoderTimerHandle == g_DRV_encoderFrontLeft.timerHandle)
 80075d8:	4b14      	ldr	r3, [pc, #80]	; (800762c <DRV_updateOnEncoder+0xf8>)
 80075da:	689b      	ldr	r3, [r3, #8]
 80075dc:	687a      	ldr	r2, [r7, #4]
 80075de:	429a      	cmp	r2, r3
 80075e0:	d113      	bne.n	800760a <DRV_updateOnEncoder+0xd6>
    l_count = __HAL_TIM_GET_COUNTER(g_DRV_encoderFrontLeft.timerHandle);
 80075e2:	4b12      	ldr	r3, [pc, #72]	; (800762c <DRV_updateOnEncoder+0xf8>)
 80075e4:	689b      	ldr	r3, [r3, #8]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075ea:	81fb      	strh	r3, [r7, #14]
    ENC_update(&g_DRV_encoderFrontLeft, l_count);
 80075ec:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80075f0:	4619      	mov	r1, r3
 80075f2:	480e      	ldr	r0, [pc, #56]	; (800762c <DRV_updateOnEncoder+0xf8>)
 80075f4:	f000 f84a 	bl	800768c <ENC_update>
    LOG_debug("Got encoder interrupt front left: %d", ENC_getCount(&g_DRV_encoderFrontLeft));
 80075f8:	480c      	ldr	r0, [pc, #48]	; (800762c <DRV_updateOnEncoder+0xf8>)
 80075fa:	f000 f863 	bl	80076c4 <ENC_getCount>
 80075fe:	4603      	mov	r3, r0
 8007600:	461a      	mov	r2, r3
 8007602:	490b      	ldr	r1, [pc, #44]	; (8007630 <DRV_updateOnEncoder+0xfc>)
 8007604:	2000      	movs	r0, #0
 8007606:	f000 f907 	bl	8007818 <LOG_log>
}
 800760a:	bf00      	nop
 800760c:	3710      	adds	r7, #16
 800760e:	46bd      	mov	sp, r7
 8007610:	bd80      	pop	{r7, pc}
 8007612:	bf00      	nop
 8007614:	20000240 	.word	0x20000240
 8007618:	08009250 	.word	0x08009250
 800761c:	2000024c 	.word	0x2000024c
 8007620:	08009274 	.word	0x08009274
 8007624:	20000228 	.word	0x20000228
 8007628:	0800929c 	.word	0x0800929c
 800762c:	20000234 	.word	0x20000234
 8007630:	080092c4 	.word	0x080092c4

08007634 <ENC_init>:
#include "encoder.h"

#include "log.h"

void ENC_init(T_ENC_Handle *p_handle, char *p_name, bool p_invertOnUpdate, TIM_HandleTypeDef *p_encoderTimerHandle)
{
 8007634:	b580      	push	{r7, lr}
 8007636:	b084      	sub	sp, #16
 8007638:	af00      	add	r7, sp, #0
 800763a:	60f8      	str	r0, [r7, #12]
 800763c:	60b9      	str	r1, [r7, #8]
 800763e:	603b      	str	r3, [r7, #0]
 8007640:	4613      	mov	r3, r2
 8007642:	71fb      	strb	r3, [r7, #7]
  LOG_info("Initializing Encoder module for %s", p_name);
 8007644:	68ba      	ldr	r2, [r7, #8]
 8007646:	490a      	ldr	r1, [pc, #40]	; (8007670 <ENC_init+0x3c>)
 8007648:	2001      	movs	r0, #1
 800764a:	f000 f8e5 	bl	8007818 <LOG_log>

  p_handle->name           = p_name;
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	68ba      	ldr	r2, [r7, #8]
 8007652:	601a      	str	r2, [r3, #0]
  p_handle->invertOnUpdate = p_invertOnUpdate;
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	79fa      	ldrb	r2, [r7, #7]
 8007658:	719a      	strb	r2, [r3, #6]
  p_handle->timerHandle    = p_encoderTimerHandle;
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	683a      	ldr	r2, [r7, #0]
 800765e:	609a      	str	r2, [r3, #8]

  ENC_reset(p_handle);
 8007660:	68f8      	ldr	r0, [r7, #12]
 8007662:	f000 f807 	bl	8007674 <ENC_reset>

  return;
 8007666:	bf00      	nop
}
 8007668:	3710      	adds	r7, #16
 800766a:	46bd      	mov	sp, r7
 800766c:	bd80      	pop	{r7, pc}
 800766e:	bf00      	nop
 8007670:	080092ec 	.word	0x080092ec

08007674 <ENC_reset>:

void ENC_reset(T_ENC_Handle *p_handle)
{
 8007674:	b480      	push	{r7}
 8007676:	b083      	sub	sp, #12
 8007678:	af00      	add	r7, sp, #0
 800767a:	6078      	str	r0, [r7, #4]
  p_handle->value = 0;
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	2200      	movs	r2, #0
 8007680:	809a      	strh	r2, [r3, #4]

  return;
 8007682:	bf00      	nop
}
 8007684:	370c      	adds	r7, #12
 8007686:	46bd      	mov	sp, r7
 8007688:	bc80      	pop	{r7}
 800768a:	4770      	bx	lr

0800768c <ENC_update>:

void ENC_update(T_ENC_Handle *p_handle, int16_t p_value)
{
 800768c:	b480      	push	{r7}
 800768e:	b083      	sub	sp, #12
 8007690:	af00      	add	r7, sp, #0
 8007692:	6078      	str	r0, [r7, #4]
 8007694:	460b      	mov	r3, r1
 8007696:	807b      	strh	r3, [r7, #2]
  if (p_handle->invertOnUpdate == false)
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	799b      	ldrb	r3, [r3, #6]
 800769c:	f083 0301 	eor.w	r3, r3, #1
 80076a0:	b2db      	uxtb	r3, r3
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d003      	beq.n	80076ae <ENC_update+0x22>
  {
    p_handle->value = p_value;
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	887a      	ldrh	r2, [r7, #2]
 80076aa:	809a      	strh	r2, [r3, #4]
  else
  {
    p_handle->value = -p_value;
  }

  return;
 80076ac:	e006      	b.n	80076bc <ENC_update+0x30>
    p_handle->value = -p_value;
 80076ae:	887b      	ldrh	r3, [r7, #2]
 80076b0:	425b      	negs	r3, r3
 80076b2:	b29b      	uxth	r3, r3
 80076b4:	b21a      	sxth	r2, r3
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	809a      	strh	r2, [r3, #4]
  return;
 80076ba:	bf00      	nop
}
 80076bc:	370c      	adds	r7, #12
 80076be:	46bd      	mov	sp, r7
 80076c0:	bc80      	pop	{r7}
 80076c2:	4770      	bx	lr

080076c4 <ENC_getCount>:

int16_t ENC_getCount(T_ENC_Handle *p_handle)
{
 80076c4:	b480      	push	{r7}
 80076c6:	b083      	sub	sp, #12
 80076c8:	af00      	add	r7, sp, #0
 80076ca:	6078      	str	r0, [r7, #4]
  return p_handle->value;
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
}
 80076d2:	4618      	mov	r0, r3
 80076d4:	370c      	adds	r7, #12
 80076d6:	46bd      	mov	sp, r7
 80076d8:	bc80      	pop	{r7}
 80076da:	4770      	bx	lr

080076dc <LED_setMode>:
#include "log.h"

static T_LED_MODE g_LED_mode = LED_MODE_BLINK_SLOW;

void LED_setMode(T_LED_MODE p_mode)
{
 80076dc:	b580      	push	{r7, lr}
 80076de:	b082      	sub	sp, #8
 80076e0:	af00      	add	r7, sp, #0
 80076e2:	4603      	mov	r3, r0
 80076e4:	71fb      	strb	r3, [r7, #7]
  LOG_info("Setting LED mode to %u", p_mode);
 80076e6:	79fb      	ldrb	r3, [r7, #7]
 80076e8:	461a      	mov	r2, r3
 80076ea:	4905      	ldr	r1, [pc, #20]	; (8007700 <LED_setMode+0x24>)
 80076ec:	2001      	movs	r0, #1
 80076ee:	f000 f893 	bl	8007818 <LOG_log>

  g_LED_mode = p_mode;
 80076f2:	4a04      	ldr	r2, [pc, #16]	; (8007704 <LED_setMode+0x28>)
 80076f4:	79fb      	ldrb	r3, [r7, #7]
 80076f6:	7013      	strb	r3, [r2, #0]

  return;
 80076f8:	bf00      	nop
}
 80076fa:	3708      	adds	r7, #8
 80076fc:	46bd      	mov	sp, r7
 80076fe:	bd80      	pop	{r7, pc}
 8007700:	08009310 	.word	0x08009310
 8007704:	20000009 	.word	0x20000009

08007708 <LED_getMode>:

T_LED_MODE LED_getMode(void)
{
 8007708:	b480      	push	{r7}
 800770a:	af00      	add	r7, sp, #0
  return g_LED_mode;
 800770c:	4b02      	ldr	r3, [pc, #8]	; (8007718 <LED_getMode+0x10>)
 800770e:	781b      	ldrb	r3, [r3, #0]
}
 8007710:	4618      	mov	r0, r3
 8007712:	46bd      	mov	sp, r7
 8007714:	bc80      	pop	{r7}
 8007716:	4770      	bx	lr
 8007718:	20000009 	.word	0x20000009

0800771c <LED_update>:

void LED_update(void)
{
 800771c:	b580      	push	{r7, lr}
 800771e:	af00      	add	r7, sp, #0
  static uint32_t l_blinkCounter = 0;

  switch (g_LED_mode)
 8007720:	4b2a      	ldr	r3, [pc, #168]	; (80077cc <LED_update+0xb0>)
 8007722:	781b      	ldrb	r3, [r3, #0]
 8007724:	2b04      	cmp	r3, #4
 8007726:	d849      	bhi.n	80077bc <LED_update+0xa0>
 8007728:	a201      	add	r2, pc, #4	; (adr r2, 8007730 <LED_update+0x14>)
 800772a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800772e:	bf00      	nop
 8007730:	08007745 	.word	0x08007745
 8007734:	08007753 	.word	0x08007753
 8007738:	08007761 	.word	0x08007761
 800773c:	0800778f 	.word	0x0800778f
 8007740:	080077b1 	.word	0x080077b1
  {
    case LED_MODE_FORCED_OFF:
      HAL_GPIO_WritePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin, GPIO_PIN_SET);
 8007744:	2201      	movs	r2, #1
 8007746:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800774a:	4821      	ldr	r0, [pc, #132]	; (80077d0 <LED_update+0xb4>)
 800774c:	f7fb fb18 	bl	8002d80 <HAL_GPIO_WritePin>
      break;
 8007750:	e039      	b.n	80077c6 <LED_update+0xaa>

    case LED_MODE_FORCED_ON:
      HAL_GPIO_WritePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin, GPIO_PIN_RESET);
 8007752:	2200      	movs	r2, #0
 8007754:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8007758:	481d      	ldr	r0, [pc, #116]	; (80077d0 <LED_update+0xb4>)
 800775a:	f7fb fb11 	bl	8002d80 <HAL_GPIO_WritePin>
      break;
 800775e:	e032      	b.n	80077c6 <LED_update+0xaa>

    case LED_MODE_BLINK_SLOW:
      l_blinkCounter++;
 8007760:	4b1c      	ldr	r3, [pc, #112]	; (80077d4 <LED_update+0xb8>)
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	3301      	adds	r3, #1
 8007766:	4a1b      	ldr	r2, [pc, #108]	; (80077d4 <LED_update+0xb8>)
 8007768:	6013      	str	r3, [r2, #0]
      if (l_blinkCounter % 5 == 0)
 800776a:	4b1a      	ldr	r3, [pc, #104]	; (80077d4 <LED_update+0xb8>)
 800776c:	6819      	ldr	r1, [r3, #0]
 800776e:	4b1a      	ldr	r3, [pc, #104]	; (80077d8 <LED_update+0xbc>)
 8007770:	fba3 2301 	umull	r2, r3, r3, r1
 8007774:	089a      	lsrs	r2, r3, #2
 8007776:	4613      	mov	r3, r2
 8007778:	009b      	lsls	r3, r3, #2
 800777a:	4413      	add	r3, r2
 800777c:	1aca      	subs	r2, r1, r3
 800777e:	2a00      	cmp	r2, #0
 8007780:	d11e      	bne.n	80077c0 <LED_update+0xa4>
      {
        HAL_GPIO_TogglePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin);
 8007782:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8007786:	4812      	ldr	r0, [pc, #72]	; (80077d0 <LED_update+0xb4>)
 8007788:	f7fb fb12 	bl	8002db0 <HAL_GPIO_TogglePin>
      }
      else
      {
        ; /* Nothing to do */
      }
      break;
 800778c:	e018      	b.n	80077c0 <LED_update+0xa4>

    case LED_MODE_BLINK_FAST:
      l_blinkCounter++;
 800778e:	4b11      	ldr	r3, [pc, #68]	; (80077d4 <LED_update+0xb8>)
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	3301      	adds	r3, #1
 8007794:	4a0f      	ldr	r2, [pc, #60]	; (80077d4 <LED_update+0xb8>)
 8007796:	6013      	str	r3, [r2, #0]
      if (l_blinkCounter % 2 == 0)
 8007798:	4b0e      	ldr	r3, [pc, #56]	; (80077d4 <LED_update+0xb8>)
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	f003 0301 	and.w	r3, r3, #1
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d10f      	bne.n	80077c4 <LED_update+0xa8>
      {
        HAL_GPIO_TogglePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin);
 80077a4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80077a8:	4809      	ldr	r0, [pc, #36]	; (80077d0 <LED_update+0xb4>)
 80077aa:	f7fb fb01 	bl	8002db0 <HAL_GPIO_TogglePin>
      }
      else
      {
        ; /* Nothing to do */
      }
      break;
 80077ae:	e009      	b.n	80077c4 <LED_update+0xa8>

    case LED_MODE_BATTERY_LOW:
      HAL_GPIO_TogglePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin);
 80077b0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80077b4:	4806      	ldr	r0, [pc, #24]	; (80077d0 <LED_update+0xb4>)
 80077b6:	f7fb fafb 	bl	8002db0 <HAL_GPIO_TogglePin>
      break;
 80077ba:	e004      	b.n	80077c6 <LED_update+0xaa>

    default:
      ; /* Nothing to do */
      break;
 80077bc:	bf00      	nop
 80077be:	e002      	b.n	80077c6 <LED_update+0xaa>
      break;
 80077c0:	bf00      	nop
 80077c2:	e000      	b.n	80077c6 <LED_update+0xaa>
      break;
 80077c4:	bf00      	nop
  }

  return;
 80077c6:	bf00      	nop
}
 80077c8:	bd80      	pop	{r7, pc}
 80077ca:	bf00      	nop
 80077cc:	20000009 	.word	0x20000009
 80077d0:	40011000 	.word	0x40011000
 80077d4:	20000258 	.word	0x20000258
 80077d8:	cccccccd 	.word	0xcccccccd

080077dc <LOG_init>:
{
  "DEBUG", "INFO", "WARNING", "ERROR"
};

void LOG_init(RTC_HandleTypeDef *p_rctHandle)
{
 80077dc:	b480      	push	{r7}
 80077de:	b083      	sub	sp, #12
 80077e0:	af00      	add	r7, sp, #0
 80077e2:	6078      	str	r0, [r7, #4]
  g_LOG_rtcHandle = p_rctHandle;
 80077e4:	4a03      	ldr	r2, [pc, #12]	; (80077f4 <LOG_init+0x18>)
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	6013      	str	r3, [r2, #0]

  return;
 80077ea:	bf00      	nop
}
 80077ec:	370c      	adds	r7, #12
 80077ee:	46bd      	mov	sp, r7
 80077f0:	bc80      	pop	{r7}
 80077f2:	4770      	bx	lr
 80077f4:	20000260 	.word	0x20000260

080077f8 <LOG_setLevel>:

void LOG_setLevel(T_LOG_LEVEL p_level)
{
 80077f8:	b480      	push	{r7}
 80077fa:	b083      	sub	sp, #12
 80077fc:	af00      	add	r7, sp, #0
 80077fe:	4603      	mov	r3, r0
 8007800:	71fb      	strb	r3, [r7, #7]
  g_LOG_level = p_level;
 8007802:	79fb      	ldrb	r3, [r7, #7]
 8007804:	4a03      	ldr	r2, [pc, #12]	; (8007814 <LOG_setLevel+0x1c>)
 8007806:	6013      	str	r3, [r2, #0]

  return;
 8007808:	bf00      	nop
}
 800780a:	370c      	adds	r7, #12
 800780c:	46bd      	mov	sp, r7
 800780e:	bc80      	pop	{r7}
 8007810:	4770      	bx	lr
 8007812:	bf00      	nop
 8007814:	2000025c 	.word	0x2000025c

08007818 <LOG_log>:

void LOG_log(T_LOG_LEVEL p_level, const char *p_format, ...)
{
 8007818:	b40e      	push	{r1, r2, r3}
 800781a:	b580      	push	{r7, lr}
 800781c:	b089      	sub	sp, #36	; 0x24
 800781e:	af02      	add	r7, sp, #8
 8007820:	4603      	mov	r3, r0
 8007822:	71fb      	strb	r3, [r7, #7]
  va_list         l_argumentsList;
  RTC_TimeTypeDef l_time;
  RTC_DateTypeDef l_date;

  if (p_level >= g_LOG_level)
 8007824:	79fa      	ldrb	r2, [r7, #7]
 8007826:	4b1a      	ldr	r3, [pc, #104]	; (8007890 <LOG_log+0x78>)
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	429a      	cmp	r2, r3
 800782c:	d328      	bcc.n	8007880 <LOG_log+0x68>
  {
    HAL_RTC_GetTime(g_LOG_rtcHandle, &l_time, RTC_FORMAT_BCD);
 800782e:	4b19      	ldr	r3, [pc, #100]	; (8007894 <LOG_log+0x7c>)
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	f107 0110 	add.w	r1, r7, #16
 8007836:	2201      	movs	r2, #1
 8007838:	4618      	mov	r0, r3
 800783a:	f7fc f9c3 	bl	8003bc4 <HAL_RTC_GetTime>
    HAL_RTC_GetDate(g_LOG_rtcHandle, &l_date, RTC_FORMAT_BCD);
 800783e:	4b15      	ldr	r3, [pc, #84]	; (8007894 <LOG_log+0x7c>)
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	f107 010c 	add.w	r1, r7, #12
 8007846:	2201      	movs	r2, #1
 8007848:	4618      	mov	r0, r3
 800784a:	f7fc fb49 	bl	8003ee0 <HAL_RTC_GetDate>

    va_start(l_argumentsList, p_format);
 800784e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8007852:	617b      	str	r3, [r7, #20]

    (void)printf("%-7s - %02x:%02x:%02x - ", g_LOG_levelStrings[p_level], l_time.Hours, l_time.Minutes, l_time.Seconds);
 8007854:	79fb      	ldrb	r3, [r7, #7]
 8007856:	4a10      	ldr	r2, [pc, #64]	; (8007898 <LOG_log+0x80>)
 8007858:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800785c:	7c3b      	ldrb	r3, [r7, #16]
 800785e:	461a      	mov	r2, r3
 8007860:	7c7b      	ldrb	r3, [r7, #17]
 8007862:	4618      	mov	r0, r3
 8007864:	7cbb      	ldrb	r3, [r7, #18]
 8007866:	9300      	str	r3, [sp, #0]
 8007868:	4603      	mov	r3, r0
 800786a:	480c      	ldr	r0, [pc, #48]	; (800789c <LOG_log+0x84>)
 800786c:	f000 f9f2 	bl	8007c54 <iprintf>
    (void)vprintf(p_format, l_argumentsList);
 8007870:	6979      	ldr	r1, [r7, #20]
 8007872:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007874:	f000 fa7c 	bl	8007d70 <viprintf>
    (void)printf("\r\n");
 8007878:	4809      	ldr	r0, [pc, #36]	; (80078a0 <LOG_log+0x88>)
 800787a:	f000 fa71 	bl	8007d60 <puts>
  else
  {
    ; /* Nothing to do */
  }

  return;
 800787e:	bf00      	nop
 8007880:	bf00      	nop
}
 8007882:	371c      	adds	r7, #28
 8007884:	46bd      	mov	sp, r7
 8007886:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800788a:	b003      	add	sp, #12
 800788c:	4770      	bx	lr
 800788e:	bf00      	nop
 8007890:	2000025c 	.word	0x2000025c
 8007894:	20000260 	.word	0x20000260
 8007898:	2000000c 	.word	0x2000000c
 800789c:	08009348 	.word	0x08009348
 80078a0:	08009364 	.word	0x08009364

080078a4 <MAS_receiveData>:
#include "stm32f1xx_hal.h"

static uint8_t g_MAS_rxBuffer[12] = {0};

void MAS_receiveData(UART_HandleTypeDef *p_huart)
{
 80078a4:	b580      	push	{r7, lr}
 80078a6:	b082      	sub	sp, #8
 80078a8:	af00      	add	r7, sp, #0
 80078aa:	6078      	str	r0, [r7, #4]
  HAL_UART_Receive_IT(p_huart, g_MAS_rxBuffer, 1);
 80078ac:	2201      	movs	r2, #1
 80078ae:	4904      	ldr	r1, [pc, #16]	; (80078c0 <MAS_receiveData+0x1c>)
 80078b0:	6878      	ldr	r0, [r7, #4]
 80078b2:	f7fe f98b 	bl	8005bcc <HAL_UART_Receive_IT>

  return;
 80078b6:	bf00      	nop
}
 80078b8:	3708      	adds	r7, #8
 80078ba:	46bd      	mov	sp, r7
 80078bc:	bd80      	pop	{r7, pc}
 80078be:	bf00      	nop
 80078c0:	20000264 	.word	0x20000264

080078c4 <MTR_init>:

#include "stm32f1xx_hal.h"
#include "log.h"

void MTR_init(T_MTR_Handle *p_handle, char *p_name)
{
 80078c4:	b580      	push	{r7, lr}
 80078c6:	b082      	sub	sp, #8
 80078c8:	af00      	add	r7, sp, #0
 80078ca:	6078      	str	r0, [r7, #4]
 80078cc:	6039      	str	r1, [r7, #0]
  LOG_info("Initializing Motor module for %s", p_name);
 80078ce:	683a      	ldr	r2, [r7, #0]
 80078d0:	4908      	ldr	r1, [pc, #32]	; (80078f4 <MTR_init+0x30>)
 80078d2:	2001      	movs	r0, #1
 80078d4:	f7ff ffa0 	bl	8007818 <LOG_log>

  p_handle->name = p_name;
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	683a      	ldr	r2, [r7, #0]
 80078dc:	601a      	str	r2, [r3, #0]

  MTR_setSpeed(p_handle, 0);
 80078de:	2100      	movs	r1, #0
 80078e0:	6878      	ldr	r0, [r7, #4]
 80078e2:	f000 f84d 	bl	8007980 <MTR_setSpeed>
  MTR_stop    (p_handle   );
 80078e6:	6878      	ldr	r0, [r7, #4]
 80078e8:	f000 f8a0 	bl	8007a2c <MTR_stop>

  return;
 80078ec:	bf00      	nop
}
 80078ee:	3708      	adds	r7, #8
 80078f0:	46bd      	mov	sp, r7
 80078f2:	bd80      	pop	{r7, pc}
 80078f4:	08009368 	.word	0x08009368

080078f8 <MTR_setDirection>:

void MTR_setDirection(T_MTR_Handle *p_handle, uint32_t p_direction)
{
 80078f8:	b580      	push	{r7, lr}
 80078fa:	b082      	sub	sp, #8
 80078fc:	af00      	add	r7, sp, #0
 80078fe:	6078      	str	r0, [r7, #4]
 8007900:	6039      	str	r1, [r7, #0]
  if (p_direction == p_handle->direction)
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	695b      	ldr	r3, [r3, #20]
 8007906:	683a      	ldr	r2, [r7, #0]
 8007908:	429a      	cmp	r2, r3
 800790a:	d032      	beq.n	8007972 <MTR_setDirection+0x7a>
  {
    ; /* Nothing to do */
  }
  else
  {
    LOG_debug("Setting  %s motor direction to %u", p_handle->name, p_direction);
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	681a      	ldr	r2, [r3, #0]
 8007910:	683b      	ldr	r3, [r7, #0]
 8007912:	491a      	ldr	r1, [pc, #104]	; (800797c <MTR_setDirection+0x84>)
 8007914:	2000      	movs	r0, #0
 8007916:	f7ff ff7f 	bl	8007818 <LOG_log>

    if (p_direction == MTR_DIRECTION_FORWARD)
 800791a:	683b      	ldr	r3, [r7, #0]
 800791c:	2b00      	cmp	r3, #0
 800791e:	d112      	bne.n	8007946 <MTR_setDirection+0x4e>
    {
      HAL_GPIO_WritePin(p_handle->dirPin1Port, p_handle->dirPin1, GPIO_PIN_RESET);
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	6858      	ldr	r0, [r3, #4]
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	68db      	ldr	r3, [r3, #12]
 8007928:	b29b      	uxth	r3, r3
 800792a:	2200      	movs	r2, #0
 800792c:	4619      	mov	r1, r3
 800792e:	f7fb fa27 	bl	8002d80 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(p_handle->dirPin2Port, p_handle->dirPin2, GPIO_PIN_SET  );
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	6898      	ldr	r0, [r3, #8]
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	691b      	ldr	r3, [r3, #16]
 800793a:	b29b      	uxth	r3, r3
 800793c:	2201      	movs	r2, #1
 800793e:	4619      	mov	r1, r3
 8007940:	f7fb fa1e 	bl	8002d80 <HAL_GPIO_WritePin>
 8007944:	e011      	b.n	800796a <MTR_setDirection+0x72>
    }
    else
    {
      HAL_GPIO_WritePin(p_handle->dirPin1Port, p_handle->dirPin1, GPIO_PIN_SET  );
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	6858      	ldr	r0, [r3, #4]
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	68db      	ldr	r3, [r3, #12]
 800794e:	b29b      	uxth	r3, r3
 8007950:	2201      	movs	r2, #1
 8007952:	4619      	mov	r1, r3
 8007954:	f7fb fa14 	bl	8002d80 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(p_handle->dirPin2Port, p_handle->dirPin2, GPIO_PIN_RESET);
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	6898      	ldr	r0, [r3, #8]
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	691b      	ldr	r3, [r3, #16]
 8007960:	b29b      	uxth	r3, r3
 8007962:	2200      	movs	r2, #0
 8007964:	4619      	mov	r1, r3
 8007966:	f7fb fa0b 	bl	8002d80 <HAL_GPIO_WritePin>
    }

    p_handle->direction = p_direction;
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	683a      	ldr	r2, [r7, #0]
 800796e:	615a      	str	r2, [r3, #20]
  }

  return;
 8007970:	bf00      	nop
 8007972:	bf00      	nop
}
 8007974:	3708      	adds	r7, #8
 8007976:	46bd      	mov	sp, r7
 8007978:	bd80      	pop	{r7, pc}
 800797a:	bf00      	nop
 800797c:	0800938c 	.word	0x0800938c

08007980 <MTR_setSpeed>:

void MTR_setSpeed(T_MTR_Handle *p_handle, uint32_t p_speed)
{
 8007980:	b580      	push	{r7, lr}
 8007982:	b082      	sub	sp, #8
 8007984:	af00      	add	r7, sp, #0
 8007986:	6078      	str	r0, [r7, #4]
 8007988:	6039      	str	r1, [r7, #0]
  if (p_speed == p_handle->speed)
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	699b      	ldr	r3, [r3, #24]
 800798e:	683a      	ldr	r2, [r7, #0]
 8007990:	429a      	cmp	r2, r3
 8007992:	d02d      	beq.n	80079f0 <MTR_setSpeed+0x70>
  {
    ; /* Nothing to do */
  }
  else
  {
    LOG_debug("Setting  %s motor p_speed to %u", p_handle->name, p_speed);
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681a      	ldr	r2, [r3, #0]
 8007998:	683b      	ldr	r3, [r7, #0]
 800799a:	4917      	ldr	r1, [pc, #92]	; (80079f8 <MTR_setSpeed+0x78>)
 800799c:	2000      	movs	r0, #0
 800799e:	f7ff ff3b 	bl	8007818 <LOG_log>

    __HAL_TIM_SET_COMPARE(p_handle->pwmTimerHandle, p_handle->pwmChannel, p_speed);
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	6a1b      	ldr	r3, [r3, #32]
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d105      	bne.n	80079b6 <MTR_setSpeed+0x36>
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	69db      	ldr	r3, [r3, #28]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	683a      	ldr	r2, [r7, #0]
 80079b2:	635a      	str	r2, [r3, #52]	; 0x34
 80079b4:	e018      	b.n	80079e8 <MTR_setSpeed+0x68>
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	6a1b      	ldr	r3, [r3, #32]
 80079ba:	2b04      	cmp	r3, #4
 80079bc:	d105      	bne.n	80079ca <MTR_setSpeed+0x4a>
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	69db      	ldr	r3, [r3, #28]
 80079c2:	681a      	ldr	r2, [r3, #0]
 80079c4:	683b      	ldr	r3, [r7, #0]
 80079c6:	6393      	str	r3, [r2, #56]	; 0x38
 80079c8:	e00e      	b.n	80079e8 <MTR_setSpeed+0x68>
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	6a1b      	ldr	r3, [r3, #32]
 80079ce:	2b08      	cmp	r3, #8
 80079d0:	d105      	bne.n	80079de <MTR_setSpeed+0x5e>
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	69db      	ldr	r3, [r3, #28]
 80079d6:	681a      	ldr	r2, [r3, #0]
 80079d8:	683b      	ldr	r3, [r7, #0]
 80079da:	63d3      	str	r3, [r2, #60]	; 0x3c
 80079dc:	e004      	b.n	80079e8 <MTR_setSpeed+0x68>
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	69db      	ldr	r3, [r3, #28]
 80079e2:	681a      	ldr	r2, [r3, #0]
 80079e4:	683b      	ldr	r3, [r7, #0]
 80079e6:	6413      	str	r3, [r2, #64]	; 0x40

    p_handle->speed = p_speed;
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	683a      	ldr	r2, [r7, #0]
 80079ec:	619a      	str	r2, [r3, #24]
  }

  return;
 80079ee:	bf00      	nop
 80079f0:	bf00      	nop
}
 80079f2:	3708      	adds	r7, #8
 80079f4:	46bd      	mov	sp, r7
 80079f6:	bd80      	pop	{r7, pc}
 80079f8:	080093b0 	.word	0x080093b0

080079fc <MTR_start>:

void MTR_start(T_MTR_Handle *p_handle)
{
 80079fc:	b580      	push	{r7, lr}
 80079fe:	b082      	sub	sp, #8
 8007a00:	af00      	add	r7, sp, #0
 8007a02:	6078      	str	r0, [r7, #4]
  LOG_info("Starting %s motor", p_handle->name);
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	461a      	mov	r2, r3
 8007a0a:	4907      	ldr	r1, [pc, #28]	; (8007a28 <MTR_start+0x2c>)
 8007a0c:	2001      	movs	r0, #1
 8007a0e:	f7ff ff03 	bl	8007818 <LOG_log>

  MTR_setDirection(p_handle, p_handle->direction);
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	695b      	ldr	r3, [r3, #20]
 8007a16:	4619      	mov	r1, r3
 8007a18:	6878      	ldr	r0, [r7, #4]
 8007a1a:	f7ff ff6d 	bl	80078f8 <MTR_setDirection>

  return;
 8007a1e:	bf00      	nop
}
 8007a20:	3708      	adds	r7, #8
 8007a22:	46bd      	mov	sp, r7
 8007a24:	bd80      	pop	{r7, pc}
 8007a26:	bf00      	nop
 8007a28:	080093d0 	.word	0x080093d0

08007a2c <MTR_stop>:

void MTR_stop(T_MTR_Handle *p_handle)
{
 8007a2c:	b580      	push	{r7, lr}
 8007a2e:	b082      	sub	sp, #8
 8007a30:	af00      	add	r7, sp, #0
 8007a32:	6078      	str	r0, [r7, #4]
  LOG_info("Stopping %s", p_handle->name);
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	461a      	mov	r2, r3
 8007a3a:	490d      	ldr	r1, [pc, #52]	; (8007a70 <MTR_stop+0x44>)
 8007a3c:	2001      	movs	r0, #1
 8007a3e:	f7ff feeb 	bl	8007818 <LOG_log>

  HAL_GPIO_WritePin(p_handle->dirPin1Port, p_handle->dirPin1, GPIO_PIN_RESET);
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	6858      	ldr	r0, [r3, #4]
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	68db      	ldr	r3, [r3, #12]
 8007a4a:	b29b      	uxth	r3, r3
 8007a4c:	2200      	movs	r2, #0
 8007a4e:	4619      	mov	r1, r3
 8007a50:	f7fb f996 	bl	8002d80 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(p_handle->dirPin2Port, p_handle->dirPin2, GPIO_PIN_RESET);
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	6898      	ldr	r0, [r3, #8]
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	691b      	ldr	r3, [r3, #16]
 8007a5c:	b29b      	uxth	r3, r3
 8007a5e:	2200      	movs	r2, #0
 8007a60:	4619      	mov	r1, r3
 8007a62:	f7fb f98d 	bl	8002d80 <HAL_GPIO_WritePin>

  return;
 8007a66:	bf00      	nop
}
 8007a68:	3708      	adds	r7, #8
 8007a6a:	46bd      	mov	sp, r7
 8007a6c:	bd80      	pop	{r7, pc}
 8007a6e:	bf00      	nop
 8007a70:	080093e4 	.word	0x080093e4

08007a74 <PID_init>:

#include "utils.h"
#include "log.h"

void PID_init(T_PID_Handle *p_handle, int32_t p_kp, int32_t p_ki, int32_t p_kd, int32_t p_targetValue, int32_t p_minValue, int32_t p_maxValue, int32_t p_antiWindUpFactor)
{
 8007a74:	b580      	push	{r7, lr}
 8007a76:	b084      	sub	sp, #16
 8007a78:	af00      	add	r7, sp, #0
 8007a7a:	60f8      	str	r0, [r7, #12]
 8007a7c:	60b9      	str	r1, [r7, #8]
 8007a7e:	607a      	str	r2, [r7, #4]
 8007a80:	603b      	str	r3, [r7, #0]
  LOG_info("Initializing PID");
 8007a82:	4919      	ldr	r1, [pc, #100]	; (8007ae8 <PID_init+0x74>)
 8007a84:	2001      	movs	r0, #1
 8007a86:	f7ff fec7 	bl	8007818 <LOG_log>

  p_handle->kp              = p_kp;
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	68ba      	ldr	r2, [r7, #8]
 8007a8e:	601a      	str	r2, [r3, #0]
  p_handle->ki              = p_ki;
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	687a      	ldr	r2, [r7, #4]
 8007a94:	605a      	str	r2, [r3, #4]
  p_handle->kd              = p_kd;
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	683a      	ldr	r2, [r7, #0]
 8007a9a:	609a      	str	r2, [r3, #8]
  p_handle->targetValue     = p_targetValue;
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	69ba      	ldr	r2, [r7, #24]
 8007aa0:	60da      	str	r2, [r3, #12]
  p_handle->minValue        = p_minValue;
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	69fa      	ldr	r2, [r7, #28]
 8007aa6:	611a      	str	r2, [r3, #16]
  p_handle->maxValue        = p_maxValue;
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	6a3a      	ldr	r2, [r7, #32]
 8007aac:	615a      	str	r2, [r3, #20]
  p_handle->antiWindUpValue = p_antiWindUpFactor * UTI_MAX(abs(p_handle->minValue), abs(p_handle->maxValue));
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	695b      	ldr	r3, [r3, #20]
 8007ab2:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8007ab6:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	691b      	ldr	r3, [r3, #16]
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	bfb8      	it	lt
 8007ac2:	425b      	neglt	r3, r3
 8007ac4:	4293      	cmp	r3, r2
 8007ac6:	bfb8      	it	lt
 8007ac8:	4613      	movlt	r3, r2
 8007aca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007acc:	fb02 f203 	mul.w	r2, r2, r3
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	619a      	str	r2, [r3, #24]

  PID_reset  (p_handle);
 8007ad4:	68f8      	ldr	r0, [r7, #12]
 8007ad6:	f000 f809 	bl	8007aec <PID_reset>
  PID_logInfo(p_handle);
 8007ada:	68f8      	ldr	r0, [r7, #12]
 8007adc:	f000 f81e 	bl	8007b1c <PID_logInfo>

  return;
 8007ae0:	bf00      	nop
}
 8007ae2:	3710      	adds	r7, #16
 8007ae4:	46bd      	mov	sp, r7
 8007ae6:	bd80      	pop	{r7, pc}
 8007ae8:	080093f0 	.word	0x080093f0

08007aec <PID_reset>:

void PID_reset(T_PID_Handle *p_handle)
{
 8007aec:	b480      	push	{r7}
 8007aee:	b083      	sub	sp, #12
 8007af0:	af00      	add	r7, sp, #0
 8007af2:	6078      	str	r0, [r7, #4]
  p_handle->pValue        = 0;
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	2200      	movs	r2, #0
 8007af8:	61da      	str	r2, [r3, #28]
  p_handle->iValue        = 0;
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	2200      	movs	r2, #0
 8007afe:	621a      	str	r2, [r3, #32]
  p_handle->dValue        = 0;
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	2200      	movs	r2, #0
 8007b04:	625a      	str	r2, [r3, #36]	; 0x24
  p_handle->computedValue = 0;
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	2200      	movs	r2, #0
 8007b0a:	629a      	str	r2, [r3, #40]	; 0x28
  p_handle->lastError     = 0;
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	2200      	movs	r2, #0
 8007b10:	62da      	str	r2, [r3, #44]	; 0x2c

  return;
 8007b12:	bf00      	nop
}
 8007b14:	370c      	adds	r7, #12
 8007b16:	46bd      	mov	sp, r7
 8007b18:	bc80      	pop	{r7}
 8007b1a:	4770      	bx	lr

08007b1c <PID_logInfo>:

  return p_currentValue;
}

void PID_logInfo(T_PID_Handle *p_handle)
{
 8007b1c:	b580      	push	{r7, lr}
 8007b1e:	b084      	sub	sp, #16
 8007b20:	af02      	add	r7, sp, #8
 8007b22:	6078      	str	r0, [r7, #4]
  LOG_info(" kp = %6.2f -  ki = %6.2f -     kd = %6.2f", p_handle->kp         , p_handle->ki      , p_handle->kd             );
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	681a      	ldr	r2, [r3, #0]
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	6859      	ldr	r1, [r3, #4]
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	689b      	ldr	r3, [r3, #8]
 8007b30:	9300      	str	r3, [sp, #0]
 8007b32:	460b      	mov	r3, r1
 8007b34:	4913      	ldr	r1, [pc, #76]	; (8007b84 <PID_logInfo+0x68>)
 8007b36:	2001      	movs	r0, #1
 8007b38:	f7ff fe6e 	bl	8007818 <LOG_log>
  LOG_info("  p = %6.2f -   i = %6.2f -      d = %6.2f", p_handle->pValue     , p_handle->iValue  , p_handle->dValue         );
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	69da      	ldr	r2, [r3, #28]
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	6a19      	ldr	r1, [r3, #32]
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b48:	9300      	str	r3, [sp, #0]
 8007b4a:	460b      	mov	r3, r1
 8007b4c:	490e      	ldr	r1, [pc, #56]	; (8007b88 <PID_logInfo+0x6c>)
 8007b4e:	2001      	movs	r0, #1
 8007b50:	f7ff fe62 	bl	8007818 <LOG_log>
  LOG_info("min = %6.1f - max = %6.1f - a.w.up = %6.1f", p_handle->minValue   , p_handle->maxValue, p_handle->antiWindUpValue);
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	691a      	ldr	r2, [r3, #16]
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	6959      	ldr	r1, [r3, #20]
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	699b      	ldr	r3, [r3, #24]
 8007b60:	9300      	str	r3, [sp, #0]
 8007b62:	460b      	mov	r3, r1
 8007b64:	4909      	ldr	r1, [pc, #36]	; (8007b8c <PID_logInfo+0x70>)
 8007b66:	2001      	movs	r0, #1
 8007b68:	f7ff fe56 	bl	8007818 <LOG_log>
  LOG_info("  t = %6.2f - val = %6.2f                 ", p_handle->targetValue, p_handle->computedValue                      );
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	68da      	ldr	r2, [r3, #12]
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b74:	4906      	ldr	r1, [pc, #24]	; (8007b90 <PID_logInfo+0x74>)
 8007b76:	2001      	movs	r0, #1
 8007b78:	f7ff fe4e 	bl	8007818 <LOG_log>

  return;
 8007b7c:	bf00      	nop
}
 8007b7e:	3708      	adds	r7, #8
 8007b80:	46bd      	mov	sp, r7
 8007b82:	bd80      	pop	{r7, pc}
 8007b84:	08009404 	.word	0x08009404
 8007b88:	08009430 	.word	0x08009430
 8007b8c:	0800945c 	.word	0x0800945c
 8007b90:	08009488 	.word	0x08009488

08007b94 <UTI_init>:
#include "log.h"

static TIM_HandleTypeDef *g_UTI_delayTimerHandle;

void UTI_init(TIM_HandleTypeDef *p_delayTimerHandle)
{
 8007b94:	b580      	push	{r7, lr}
 8007b96:	b082      	sub	sp, #8
 8007b98:	af00      	add	r7, sp, #0
 8007b9a:	6078      	str	r0, [r7, #4]
  LOG_info("Initializing utilities");
 8007b9c:	4905      	ldr	r1, [pc, #20]	; (8007bb4 <UTI_init+0x20>)
 8007b9e:	2001      	movs	r0, #1
 8007ba0:	f7ff fe3a 	bl	8007818 <LOG_log>

  g_UTI_delayTimerHandle = p_delayTimerHandle;
 8007ba4:	4a04      	ldr	r2, [pc, #16]	; (8007bb8 <UTI_init+0x24>)
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	6013      	str	r3, [r2, #0]

  return;
 8007baa:	bf00      	nop
}
 8007bac:	3708      	adds	r7, #8
 8007bae:	46bd      	mov	sp, r7
 8007bb0:	bd80      	pop	{r7, pc}
 8007bb2:	bf00      	nop
 8007bb4:	080094b4 	.word	0x080094b4
 8007bb8:	20000270 	.word	0x20000270

08007bbc <UTI_delayUs>:

void UTI_delayUs(uint16_t p_delay)
{
 8007bbc:	b480      	push	{r7}
 8007bbe:	b083      	sub	sp, #12
 8007bc0:	af00      	add	r7, sp, #0
 8007bc2:	4603      	mov	r3, r0
 8007bc4:	80fb      	strh	r3, [r7, #6]
  /* Reset the micro-seconds counter */
  __HAL_TIM_SET_COUNTER(g_UTI_delayTimerHandle, 0);
 8007bc6:	4b09      	ldr	r3, [pc, #36]	; (8007bec <UTI_delayUs+0x30>)
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	2200      	movs	r2, #0
 8007bce:	625a      	str	r2, [r3, #36]	; 0x24

  /* Wait for the counter to reach the input micro-seconds number */
  while (__HAL_TIM_GET_COUNTER(g_UTI_delayTimerHandle) < p_delay)
 8007bd0:	bf00      	nop
 8007bd2:	4b06      	ldr	r3, [pc, #24]	; (8007bec <UTI_delayUs+0x30>)
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007bda:	88fb      	ldrh	r3, [r7, #6]
 8007bdc:	429a      	cmp	r2, r3
 8007bde:	d3f8      	bcc.n	8007bd2 <UTI_delayUs+0x16>
  {
    ; /* Nothing to do */
  }

  return;
 8007be0:	bf00      	nop
}
 8007be2:	370c      	adds	r7, #12
 8007be4:	46bd      	mov	sp, r7
 8007be6:	bc80      	pop	{r7}
 8007be8:	4770      	bx	lr
 8007bea:	bf00      	nop
 8007bec:	20000270 	.word	0x20000270

08007bf0 <__errno>:
 8007bf0:	4b01      	ldr	r3, [pc, #4]	; (8007bf8 <__errno+0x8>)
 8007bf2:	6818      	ldr	r0, [r3, #0]
 8007bf4:	4770      	bx	lr
 8007bf6:	bf00      	nop
 8007bf8:	2000001c 	.word	0x2000001c

08007bfc <__libc_init_array>:
 8007bfc:	b570      	push	{r4, r5, r6, lr}
 8007bfe:	2600      	movs	r6, #0
 8007c00:	4d0c      	ldr	r5, [pc, #48]	; (8007c34 <__libc_init_array+0x38>)
 8007c02:	4c0d      	ldr	r4, [pc, #52]	; (8007c38 <__libc_init_array+0x3c>)
 8007c04:	1b64      	subs	r4, r4, r5
 8007c06:	10a4      	asrs	r4, r4, #2
 8007c08:	42a6      	cmp	r6, r4
 8007c0a:	d109      	bne.n	8007c20 <__libc_init_array+0x24>
 8007c0c:	f001 f80e 	bl	8008c2c <_init>
 8007c10:	2600      	movs	r6, #0
 8007c12:	4d0a      	ldr	r5, [pc, #40]	; (8007c3c <__libc_init_array+0x40>)
 8007c14:	4c0a      	ldr	r4, [pc, #40]	; (8007c40 <__libc_init_array+0x44>)
 8007c16:	1b64      	subs	r4, r4, r5
 8007c18:	10a4      	asrs	r4, r4, #2
 8007c1a:	42a6      	cmp	r6, r4
 8007c1c:	d105      	bne.n	8007c2a <__libc_init_array+0x2e>
 8007c1e:	bd70      	pop	{r4, r5, r6, pc}
 8007c20:	f855 3b04 	ldr.w	r3, [r5], #4
 8007c24:	4798      	blx	r3
 8007c26:	3601      	adds	r6, #1
 8007c28:	e7ee      	b.n	8007c08 <__libc_init_array+0xc>
 8007c2a:	f855 3b04 	ldr.w	r3, [r5], #4
 8007c2e:	4798      	blx	r3
 8007c30:	3601      	adds	r6, #1
 8007c32:	e7f2      	b.n	8007c1a <__libc_init_array+0x1e>
 8007c34:	0800957c 	.word	0x0800957c
 8007c38:	0800957c 	.word	0x0800957c
 8007c3c:	0800957c 	.word	0x0800957c
 8007c40:	08009580 	.word	0x08009580

08007c44 <memset>:
 8007c44:	4603      	mov	r3, r0
 8007c46:	4402      	add	r2, r0
 8007c48:	4293      	cmp	r3, r2
 8007c4a:	d100      	bne.n	8007c4e <memset+0xa>
 8007c4c:	4770      	bx	lr
 8007c4e:	f803 1b01 	strb.w	r1, [r3], #1
 8007c52:	e7f9      	b.n	8007c48 <memset+0x4>

08007c54 <iprintf>:
 8007c54:	b40f      	push	{r0, r1, r2, r3}
 8007c56:	4b0a      	ldr	r3, [pc, #40]	; (8007c80 <iprintf+0x2c>)
 8007c58:	b513      	push	{r0, r1, r4, lr}
 8007c5a:	681c      	ldr	r4, [r3, #0]
 8007c5c:	b124      	cbz	r4, 8007c68 <iprintf+0x14>
 8007c5e:	69a3      	ldr	r3, [r4, #24]
 8007c60:	b913      	cbnz	r3, 8007c68 <iprintf+0x14>
 8007c62:	4620      	mov	r0, r4
 8007c64:	f000 fa74 	bl	8008150 <__sinit>
 8007c68:	ab05      	add	r3, sp, #20
 8007c6a:	4620      	mov	r0, r4
 8007c6c:	9a04      	ldr	r2, [sp, #16]
 8007c6e:	68a1      	ldr	r1, [r4, #8]
 8007c70:	9301      	str	r3, [sp, #4]
 8007c72:	f000 fc3f 	bl	80084f4 <_vfiprintf_r>
 8007c76:	b002      	add	sp, #8
 8007c78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007c7c:	b004      	add	sp, #16
 8007c7e:	4770      	bx	lr
 8007c80:	2000001c 	.word	0x2000001c

08007c84 <_puts_r>:
 8007c84:	b570      	push	{r4, r5, r6, lr}
 8007c86:	460e      	mov	r6, r1
 8007c88:	4605      	mov	r5, r0
 8007c8a:	b118      	cbz	r0, 8007c94 <_puts_r+0x10>
 8007c8c:	6983      	ldr	r3, [r0, #24]
 8007c8e:	b90b      	cbnz	r3, 8007c94 <_puts_r+0x10>
 8007c90:	f000 fa5e 	bl	8008150 <__sinit>
 8007c94:	69ab      	ldr	r3, [r5, #24]
 8007c96:	68ac      	ldr	r4, [r5, #8]
 8007c98:	b913      	cbnz	r3, 8007ca0 <_puts_r+0x1c>
 8007c9a:	4628      	mov	r0, r5
 8007c9c:	f000 fa58 	bl	8008150 <__sinit>
 8007ca0:	4b2c      	ldr	r3, [pc, #176]	; (8007d54 <_puts_r+0xd0>)
 8007ca2:	429c      	cmp	r4, r3
 8007ca4:	d120      	bne.n	8007ce8 <_puts_r+0x64>
 8007ca6:	686c      	ldr	r4, [r5, #4]
 8007ca8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007caa:	07db      	lsls	r3, r3, #31
 8007cac:	d405      	bmi.n	8007cba <_puts_r+0x36>
 8007cae:	89a3      	ldrh	r3, [r4, #12]
 8007cb0:	0598      	lsls	r0, r3, #22
 8007cb2:	d402      	bmi.n	8007cba <_puts_r+0x36>
 8007cb4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007cb6:	f000 fae9 	bl	800828c <__retarget_lock_acquire_recursive>
 8007cba:	89a3      	ldrh	r3, [r4, #12]
 8007cbc:	0719      	lsls	r1, r3, #28
 8007cbe:	d51d      	bpl.n	8007cfc <_puts_r+0x78>
 8007cc0:	6923      	ldr	r3, [r4, #16]
 8007cc2:	b1db      	cbz	r3, 8007cfc <_puts_r+0x78>
 8007cc4:	3e01      	subs	r6, #1
 8007cc6:	68a3      	ldr	r3, [r4, #8]
 8007cc8:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007ccc:	3b01      	subs	r3, #1
 8007cce:	60a3      	str	r3, [r4, #8]
 8007cd0:	bb39      	cbnz	r1, 8007d22 <_puts_r+0x9e>
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	da38      	bge.n	8007d48 <_puts_r+0xc4>
 8007cd6:	4622      	mov	r2, r4
 8007cd8:	210a      	movs	r1, #10
 8007cda:	4628      	mov	r0, r5
 8007cdc:	f000 f85e 	bl	8007d9c <__swbuf_r>
 8007ce0:	3001      	adds	r0, #1
 8007ce2:	d011      	beq.n	8007d08 <_puts_r+0x84>
 8007ce4:	250a      	movs	r5, #10
 8007ce6:	e011      	b.n	8007d0c <_puts_r+0x88>
 8007ce8:	4b1b      	ldr	r3, [pc, #108]	; (8007d58 <_puts_r+0xd4>)
 8007cea:	429c      	cmp	r4, r3
 8007cec:	d101      	bne.n	8007cf2 <_puts_r+0x6e>
 8007cee:	68ac      	ldr	r4, [r5, #8]
 8007cf0:	e7da      	b.n	8007ca8 <_puts_r+0x24>
 8007cf2:	4b1a      	ldr	r3, [pc, #104]	; (8007d5c <_puts_r+0xd8>)
 8007cf4:	429c      	cmp	r4, r3
 8007cf6:	bf08      	it	eq
 8007cf8:	68ec      	ldreq	r4, [r5, #12]
 8007cfa:	e7d5      	b.n	8007ca8 <_puts_r+0x24>
 8007cfc:	4621      	mov	r1, r4
 8007cfe:	4628      	mov	r0, r5
 8007d00:	f000 f89e 	bl	8007e40 <__swsetup_r>
 8007d04:	2800      	cmp	r0, #0
 8007d06:	d0dd      	beq.n	8007cc4 <_puts_r+0x40>
 8007d08:	f04f 35ff 	mov.w	r5, #4294967295
 8007d0c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007d0e:	07da      	lsls	r2, r3, #31
 8007d10:	d405      	bmi.n	8007d1e <_puts_r+0x9a>
 8007d12:	89a3      	ldrh	r3, [r4, #12]
 8007d14:	059b      	lsls	r3, r3, #22
 8007d16:	d402      	bmi.n	8007d1e <_puts_r+0x9a>
 8007d18:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007d1a:	f000 fab8 	bl	800828e <__retarget_lock_release_recursive>
 8007d1e:	4628      	mov	r0, r5
 8007d20:	bd70      	pop	{r4, r5, r6, pc}
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	da04      	bge.n	8007d30 <_puts_r+0xac>
 8007d26:	69a2      	ldr	r2, [r4, #24]
 8007d28:	429a      	cmp	r2, r3
 8007d2a:	dc06      	bgt.n	8007d3a <_puts_r+0xb6>
 8007d2c:	290a      	cmp	r1, #10
 8007d2e:	d004      	beq.n	8007d3a <_puts_r+0xb6>
 8007d30:	6823      	ldr	r3, [r4, #0]
 8007d32:	1c5a      	adds	r2, r3, #1
 8007d34:	6022      	str	r2, [r4, #0]
 8007d36:	7019      	strb	r1, [r3, #0]
 8007d38:	e7c5      	b.n	8007cc6 <_puts_r+0x42>
 8007d3a:	4622      	mov	r2, r4
 8007d3c:	4628      	mov	r0, r5
 8007d3e:	f000 f82d 	bl	8007d9c <__swbuf_r>
 8007d42:	3001      	adds	r0, #1
 8007d44:	d1bf      	bne.n	8007cc6 <_puts_r+0x42>
 8007d46:	e7df      	b.n	8007d08 <_puts_r+0x84>
 8007d48:	250a      	movs	r5, #10
 8007d4a:	6823      	ldr	r3, [r4, #0]
 8007d4c:	1c5a      	adds	r2, r3, #1
 8007d4e:	6022      	str	r2, [r4, #0]
 8007d50:	701d      	strb	r5, [r3, #0]
 8007d52:	e7db      	b.n	8007d0c <_puts_r+0x88>
 8007d54:	08009508 	.word	0x08009508
 8007d58:	08009528 	.word	0x08009528
 8007d5c:	080094e8 	.word	0x080094e8

08007d60 <puts>:
 8007d60:	4b02      	ldr	r3, [pc, #8]	; (8007d6c <puts+0xc>)
 8007d62:	4601      	mov	r1, r0
 8007d64:	6818      	ldr	r0, [r3, #0]
 8007d66:	f7ff bf8d 	b.w	8007c84 <_puts_r>
 8007d6a:	bf00      	nop
 8007d6c:	2000001c 	.word	0x2000001c

08007d70 <viprintf>:
 8007d70:	4b09      	ldr	r3, [pc, #36]	; (8007d98 <viprintf+0x28>)
 8007d72:	b570      	push	{r4, r5, r6, lr}
 8007d74:	681c      	ldr	r4, [r3, #0]
 8007d76:	4605      	mov	r5, r0
 8007d78:	460e      	mov	r6, r1
 8007d7a:	b124      	cbz	r4, 8007d86 <viprintf+0x16>
 8007d7c:	69a3      	ldr	r3, [r4, #24]
 8007d7e:	b913      	cbnz	r3, 8007d86 <viprintf+0x16>
 8007d80:	4620      	mov	r0, r4
 8007d82:	f000 f9e5 	bl	8008150 <__sinit>
 8007d86:	4633      	mov	r3, r6
 8007d88:	462a      	mov	r2, r5
 8007d8a:	4620      	mov	r0, r4
 8007d8c:	68a1      	ldr	r1, [r4, #8]
 8007d8e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8007d92:	f000 bbaf 	b.w	80084f4 <_vfiprintf_r>
 8007d96:	bf00      	nop
 8007d98:	2000001c 	.word	0x2000001c

08007d9c <__swbuf_r>:
 8007d9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d9e:	460e      	mov	r6, r1
 8007da0:	4614      	mov	r4, r2
 8007da2:	4605      	mov	r5, r0
 8007da4:	b118      	cbz	r0, 8007dae <__swbuf_r+0x12>
 8007da6:	6983      	ldr	r3, [r0, #24]
 8007da8:	b90b      	cbnz	r3, 8007dae <__swbuf_r+0x12>
 8007daa:	f000 f9d1 	bl	8008150 <__sinit>
 8007dae:	4b21      	ldr	r3, [pc, #132]	; (8007e34 <__swbuf_r+0x98>)
 8007db0:	429c      	cmp	r4, r3
 8007db2:	d12b      	bne.n	8007e0c <__swbuf_r+0x70>
 8007db4:	686c      	ldr	r4, [r5, #4]
 8007db6:	69a3      	ldr	r3, [r4, #24]
 8007db8:	60a3      	str	r3, [r4, #8]
 8007dba:	89a3      	ldrh	r3, [r4, #12]
 8007dbc:	071a      	lsls	r2, r3, #28
 8007dbe:	d52f      	bpl.n	8007e20 <__swbuf_r+0x84>
 8007dc0:	6923      	ldr	r3, [r4, #16]
 8007dc2:	b36b      	cbz	r3, 8007e20 <__swbuf_r+0x84>
 8007dc4:	6923      	ldr	r3, [r4, #16]
 8007dc6:	6820      	ldr	r0, [r4, #0]
 8007dc8:	b2f6      	uxtb	r6, r6
 8007dca:	1ac0      	subs	r0, r0, r3
 8007dcc:	6963      	ldr	r3, [r4, #20]
 8007dce:	4637      	mov	r7, r6
 8007dd0:	4283      	cmp	r3, r0
 8007dd2:	dc04      	bgt.n	8007dde <__swbuf_r+0x42>
 8007dd4:	4621      	mov	r1, r4
 8007dd6:	4628      	mov	r0, r5
 8007dd8:	f000 f926 	bl	8008028 <_fflush_r>
 8007ddc:	bb30      	cbnz	r0, 8007e2c <__swbuf_r+0x90>
 8007dde:	68a3      	ldr	r3, [r4, #8]
 8007de0:	3001      	adds	r0, #1
 8007de2:	3b01      	subs	r3, #1
 8007de4:	60a3      	str	r3, [r4, #8]
 8007de6:	6823      	ldr	r3, [r4, #0]
 8007de8:	1c5a      	adds	r2, r3, #1
 8007dea:	6022      	str	r2, [r4, #0]
 8007dec:	701e      	strb	r6, [r3, #0]
 8007dee:	6963      	ldr	r3, [r4, #20]
 8007df0:	4283      	cmp	r3, r0
 8007df2:	d004      	beq.n	8007dfe <__swbuf_r+0x62>
 8007df4:	89a3      	ldrh	r3, [r4, #12]
 8007df6:	07db      	lsls	r3, r3, #31
 8007df8:	d506      	bpl.n	8007e08 <__swbuf_r+0x6c>
 8007dfa:	2e0a      	cmp	r6, #10
 8007dfc:	d104      	bne.n	8007e08 <__swbuf_r+0x6c>
 8007dfe:	4621      	mov	r1, r4
 8007e00:	4628      	mov	r0, r5
 8007e02:	f000 f911 	bl	8008028 <_fflush_r>
 8007e06:	b988      	cbnz	r0, 8007e2c <__swbuf_r+0x90>
 8007e08:	4638      	mov	r0, r7
 8007e0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007e0c:	4b0a      	ldr	r3, [pc, #40]	; (8007e38 <__swbuf_r+0x9c>)
 8007e0e:	429c      	cmp	r4, r3
 8007e10:	d101      	bne.n	8007e16 <__swbuf_r+0x7a>
 8007e12:	68ac      	ldr	r4, [r5, #8]
 8007e14:	e7cf      	b.n	8007db6 <__swbuf_r+0x1a>
 8007e16:	4b09      	ldr	r3, [pc, #36]	; (8007e3c <__swbuf_r+0xa0>)
 8007e18:	429c      	cmp	r4, r3
 8007e1a:	bf08      	it	eq
 8007e1c:	68ec      	ldreq	r4, [r5, #12]
 8007e1e:	e7ca      	b.n	8007db6 <__swbuf_r+0x1a>
 8007e20:	4621      	mov	r1, r4
 8007e22:	4628      	mov	r0, r5
 8007e24:	f000 f80c 	bl	8007e40 <__swsetup_r>
 8007e28:	2800      	cmp	r0, #0
 8007e2a:	d0cb      	beq.n	8007dc4 <__swbuf_r+0x28>
 8007e2c:	f04f 37ff 	mov.w	r7, #4294967295
 8007e30:	e7ea      	b.n	8007e08 <__swbuf_r+0x6c>
 8007e32:	bf00      	nop
 8007e34:	08009508 	.word	0x08009508
 8007e38:	08009528 	.word	0x08009528
 8007e3c:	080094e8 	.word	0x080094e8

08007e40 <__swsetup_r>:
 8007e40:	4b32      	ldr	r3, [pc, #200]	; (8007f0c <__swsetup_r+0xcc>)
 8007e42:	b570      	push	{r4, r5, r6, lr}
 8007e44:	681d      	ldr	r5, [r3, #0]
 8007e46:	4606      	mov	r6, r0
 8007e48:	460c      	mov	r4, r1
 8007e4a:	b125      	cbz	r5, 8007e56 <__swsetup_r+0x16>
 8007e4c:	69ab      	ldr	r3, [r5, #24]
 8007e4e:	b913      	cbnz	r3, 8007e56 <__swsetup_r+0x16>
 8007e50:	4628      	mov	r0, r5
 8007e52:	f000 f97d 	bl	8008150 <__sinit>
 8007e56:	4b2e      	ldr	r3, [pc, #184]	; (8007f10 <__swsetup_r+0xd0>)
 8007e58:	429c      	cmp	r4, r3
 8007e5a:	d10f      	bne.n	8007e7c <__swsetup_r+0x3c>
 8007e5c:	686c      	ldr	r4, [r5, #4]
 8007e5e:	89a3      	ldrh	r3, [r4, #12]
 8007e60:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007e64:	0719      	lsls	r1, r3, #28
 8007e66:	d42c      	bmi.n	8007ec2 <__swsetup_r+0x82>
 8007e68:	06dd      	lsls	r5, r3, #27
 8007e6a:	d411      	bmi.n	8007e90 <__swsetup_r+0x50>
 8007e6c:	2309      	movs	r3, #9
 8007e6e:	6033      	str	r3, [r6, #0]
 8007e70:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007e74:	f04f 30ff 	mov.w	r0, #4294967295
 8007e78:	81a3      	strh	r3, [r4, #12]
 8007e7a:	e03e      	b.n	8007efa <__swsetup_r+0xba>
 8007e7c:	4b25      	ldr	r3, [pc, #148]	; (8007f14 <__swsetup_r+0xd4>)
 8007e7e:	429c      	cmp	r4, r3
 8007e80:	d101      	bne.n	8007e86 <__swsetup_r+0x46>
 8007e82:	68ac      	ldr	r4, [r5, #8]
 8007e84:	e7eb      	b.n	8007e5e <__swsetup_r+0x1e>
 8007e86:	4b24      	ldr	r3, [pc, #144]	; (8007f18 <__swsetup_r+0xd8>)
 8007e88:	429c      	cmp	r4, r3
 8007e8a:	bf08      	it	eq
 8007e8c:	68ec      	ldreq	r4, [r5, #12]
 8007e8e:	e7e6      	b.n	8007e5e <__swsetup_r+0x1e>
 8007e90:	0758      	lsls	r0, r3, #29
 8007e92:	d512      	bpl.n	8007eba <__swsetup_r+0x7a>
 8007e94:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007e96:	b141      	cbz	r1, 8007eaa <__swsetup_r+0x6a>
 8007e98:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007e9c:	4299      	cmp	r1, r3
 8007e9e:	d002      	beq.n	8007ea6 <__swsetup_r+0x66>
 8007ea0:	4630      	mov	r0, r6
 8007ea2:	f000 fa59 	bl	8008358 <_free_r>
 8007ea6:	2300      	movs	r3, #0
 8007ea8:	6363      	str	r3, [r4, #52]	; 0x34
 8007eaa:	89a3      	ldrh	r3, [r4, #12]
 8007eac:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007eb0:	81a3      	strh	r3, [r4, #12]
 8007eb2:	2300      	movs	r3, #0
 8007eb4:	6063      	str	r3, [r4, #4]
 8007eb6:	6923      	ldr	r3, [r4, #16]
 8007eb8:	6023      	str	r3, [r4, #0]
 8007eba:	89a3      	ldrh	r3, [r4, #12]
 8007ebc:	f043 0308 	orr.w	r3, r3, #8
 8007ec0:	81a3      	strh	r3, [r4, #12]
 8007ec2:	6923      	ldr	r3, [r4, #16]
 8007ec4:	b94b      	cbnz	r3, 8007eda <__swsetup_r+0x9a>
 8007ec6:	89a3      	ldrh	r3, [r4, #12]
 8007ec8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007ecc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007ed0:	d003      	beq.n	8007eda <__swsetup_r+0x9a>
 8007ed2:	4621      	mov	r1, r4
 8007ed4:	4630      	mov	r0, r6
 8007ed6:	f000 f9ff 	bl	80082d8 <__smakebuf_r>
 8007eda:	89a0      	ldrh	r0, [r4, #12]
 8007edc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007ee0:	f010 0301 	ands.w	r3, r0, #1
 8007ee4:	d00a      	beq.n	8007efc <__swsetup_r+0xbc>
 8007ee6:	2300      	movs	r3, #0
 8007ee8:	60a3      	str	r3, [r4, #8]
 8007eea:	6963      	ldr	r3, [r4, #20]
 8007eec:	425b      	negs	r3, r3
 8007eee:	61a3      	str	r3, [r4, #24]
 8007ef0:	6923      	ldr	r3, [r4, #16]
 8007ef2:	b943      	cbnz	r3, 8007f06 <__swsetup_r+0xc6>
 8007ef4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007ef8:	d1ba      	bne.n	8007e70 <__swsetup_r+0x30>
 8007efa:	bd70      	pop	{r4, r5, r6, pc}
 8007efc:	0781      	lsls	r1, r0, #30
 8007efe:	bf58      	it	pl
 8007f00:	6963      	ldrpl	r3, [r4, #20]
 8007f02:	60a3      	str	r3, [r4, #8]
 8007f04:	e7f4      	b.n	8007ef0 <__swsetup_r+0xb0>
 8007f06:	2000      	movs	r0, #0
 8007f08:	e7f7      	b.n	8007efa <__swsetup_r+0xba>
 8007f0a:	bf00      	nop
 8007f0c:	2000001c 	.word	0x2000001c
 8007f10:	08009508 	.word	0x08009508
 8007f14:	08009528 	.word	0x08009528
 8007f18:	080094e8 	.word	0x080094e8

08007f1c <__sflush_r>:
 8007f1c:	898a      	ldrh	r2, [r1, #12]
 8007f1e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f22:	4605      	mov	r5, r0
 8007f24:	0710      	lsls	r0, r2, #28
 8007f26:	460c      	mov	r4, r1
 8007f28:	d458      	bmi.n	8007fdc <__sflush_r+0xc0>
 8007f2a:	684b      	ldr	r3, [r1, #4]
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	dc05      	bgt.n	8007f3c <__sflush_r+0x20>
 8007f30:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	dc02      	bgt.n	8007f3c <__sflush_r+0x20>
 8007f36:	2000      	movs	r0, #0
 8007f38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f3c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007f3e:	2e00      	cmp	r6, #0
 8007f40:	d0f9      	beq.n	8007f36 <__sflush_r+0x1a>
 8007f42:	2300      	movs	r3, #0
 8007f44:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007f48:	682f      	ldr	r7, [r5, #0]
 8007f4a:	602b      	str	r3, [r5, #0]
 8007f4c:	d032      	beq.n	8007fb4 <__sflush_r+0x98>
 8007f4e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007f50:	89a3      	ldrh	r3, [r4, #12]
 8007f52:	075a      	lsls	r2, r3, #29
 8007f54:	d505      	bpl.n	8007f62 <__sflush_r+0x46>
 8007f56:	6863      	ldr	r3, [r4, #4]
 8007f58:	1ac0      	subs	r0, r0, r3
 8007f5a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007f5c:	b10b      	cbz	r3, 8007f62 <__sflush_r+0x46>
 8007f5e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007f60:	1ac0      	subs	r0, r0, r3
 8007f62:	2300      	movs	r3, #0
 8007f64:	4602      	mov	r2, r0
 8007f66:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007f68:	4628      	mov	r0, r5
 8007f6a:	6a21      	ldr	r1, [r4, #32]
 8007f6c:	47b0      	blx	r6
 8007f6e:	1c43      	adds	r3, r0, #1
 8007f70:	89a3      	ldrh	r3, [r4, #12]
 8007f72:	d106      	bne.n	8007f82 <__sflush_r+0x66>
 8007f74:	6829      	ldr	r1, [r5, #0]
 8007f76:	291d      	cmp	r1, #29
 8007f78:	d82c      	bhi.n	8007fd4 <__sflush_r+0xb8>
 8007f7a:	4a2a      	ldr	r2, [pc, #168]	; (8008024 <__sflush_r+0x108>)
 8007f7c:	40ca      	lsrs	r2, r1
 8007f7e:	07d6      	lsls	r6, r2, #31
 8007f80:	d528      	bpl.n	8007fd4 <__sflush_r+0xb8>
 8007f82:	2200      	movs	r2, #0
 8007f84:	6062      	str	r2, [r4, #4]
 8007f86:	6922      	ldr	r2, [r4, #16]
 8007f88:	04d9      	lsls	r1, r3, #19
 8007f8a:	6022      	str	r2, [r4, #0]
 8007f8c:	d504      	bpl.n	8007f98 <__sflush_r+0x7c>
 8007f8e:	1c42      	adds	r2, r0, #1
 8007f90:	d101      	bne.n	8007f96 <__sflush_r+0x7a>
 8007f92:	682b      	ldr	r3, [r5, #0]
 8007f94:	b903      	cbnz	r3, 8007f98 <__sflush_r+0x7c>
 8007f96:	6560      	str	r0, [r4, #84]	; 0x54
 8007f98:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007f9a:	602f      	str	r7, [r5, #0]
 8007f9c:	2900      	cmp	r1, #0
 8007f9e:	d0ca      	beq.n	8007f36 <__sflush_r+0x1a>
 8007fa0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007fa4:	4299      	cmp	r1, r3
 8007fa6:	d002      	beq.n	8007fae <__sflush_r+0x92>
 8007fa8:	4628      	mov	r0, r5
 8007faa:	f000 f9d5 	bl	8008358 <_free_r>
 8007fae:	2000      	movs	r0, #0
 8007fb0:	6360      	str	r0, [r4, #52]	; 0x34
 8007fb2:	e7c1      	b.n	8007f38 <__sflush_r+0x1c>
 8007fb4:	6a21      	ldr	r1, [r4, #32]
 8007fb6:	2301      	movs	r3, #1
 8007fb8:	4628      	mov	r0, r5
 8007fba:	47b0      	blx	r6
 8007fbc:	1c41      	adds	r1, r0, #1
 8007fbe:	d1c7      	bne.n	8007f50 <__sflush_r+0x34>
 8007fc0:	682b      	ldr	r3, [r5, #0]
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	d0c4      	beq.n	8007f50 <__sflush_r+0x34>
 8007fc6:	2b1d      	cmp	r3, #29
 8007fc8:	d001      	beq.n	8007fce <__sflush_r+0xb2>
 8007fca:	2b16      	cmp	r3, #22
 8007fcc:	d101      	bne.n	8007fd2 <__sflush_r+0xb6>
 8007fce:	602f      	str	r7, [r5, #0]
 8007fd0:	e7b1      	b.n	8007f36 <__sflush_r+0x1a>
 8007fd2:	89a3      	ldrh	r3, [r4, #12]
 8007fd4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007fd8:	81a3      	strh	r3, [r4, #12]
 8007fda:	e7ad      	b.n	8007f38 <__sflush_r+0x1c>
 8007fdc:	690f      	ldr	r7, [r1, #16]
 8007fde:	2f00      	cmp	r7, #0
 8007fe0:	d0a9      	beq.n	8007f36 <__sflush_r+0x1a>
 8007fe2:	0793      	lsls	r3, r2, #30
 8007fe4:	bf18      	it	ne
 8007fe6:	2300      	movne	r3, #0
 8007fe8:	680e      	ldr	r6, [r1, #0]
 8007fea:	bf08      	it	eq
 8007fec:	694b      	ldreq	r3, [r1, #20]
 8007fee:	eba6 0807 	sub.w	r8, r6, r7
 8007ff2:	600f      	str	r7, [r1, #0]
 8007ff4:	608b      	str	r3, [r1, #8]
 8007ff6:	f1b8 0f00 	cmp.w	r8, #0
 8007ffa:	dd9c      	ble.n	8007f36 <__sflush_r+0x1a>
 8007ffc:	4643      	mov	r3, r8
 8007ffe:	463a      	mov	r2, r7
 8008000:	4628      	mov	r0, r5
 8008002:	6a21      	ldr	r1, [r4, #32]
 8008004:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008006:	47b0      	blx	r6
 8008008:	2800      	cmp	r0, #0
 800800a:	dc06      	bgt.n	800801a <__sflush_r+0xfe>
 800800c:	89a3      	ldrh	r3, [r4, #12]
 800800e:	f04f 30ff 	mov.w	r0, #4294967295
 8008012:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008016:	81a3      	strh	r3, [r4, #12]
 8008018:	e78e      	b.n	8007f38 <__sflush_r+0x1c>
 800801a:	4407      	add	r7, r0
 800801c:	eba8 0800 	sub.w	r8, r8, r0
 8008020:	e7e9      	b.n	8007ff6 <__sflush_r+0xda>
 8008022:	bf00      	nop
 8008024:	20400001 	.word	0x20400001

08008028 <_fflush_r>:
 8008028:	b538      	push	{r3, r4, r5, lr}
 800802a:	690b      	ldr	r3, [r1, #16]
 800802c:	4605      	mov	r5, r0
 800802e:	460c      	mov	r4, r1
 8008030:	b913      	cbnz	r3, 8008038 <_fflush_r+0x10>
 8008032:	2500      	movs	r5, #0
 8008034:	4628      	mov	r0, r5
 8008036:	bd38      	pop	{r3, r4, r5, pc}
 8008038:	b118      	cbz	r0, 8008042 <_fflush_r+0x1a>
 800803a:	6983      	ldr	r3, [r0, #24]
 800803c:	b90b      	cbnz	r3, 8008042 <_fflush_r+0x1a>
 800803e:	f000 f887 	bl	8008150 <__sinit>
 8008042:	4b14      	ldr	r3, [pc, #80]	; (8008094 <_fflush_r+0x6c>)
 8008044:	429c      	cmp	r4, r3
 8008046:	d11b      	bne.n	8008080 <_fflush_r+0x58>
 8008048:	686c      	ldr	r4, [r5, #4]
 800804a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800804e:	2b00      	cmp	r3, #0
 8008050:	d0ef      	beq.n	8008032 <_fflush_r+0xa>
 8008052:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008054:	07d0      	lsls	r0, r2, #31
 8008056:	d404      	bmi.n	8008062 <_fflush_r+0x3a>
 8008058:	0599      	lsls	r1, r3, #22
 800805a:	d402      	bmi.n	8008062 <_fflush_r+0x3a>
 800805c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800805e:	f000 f915 	bl	800828c <__retarget_lock_acquire_recursive>
 8008062:	4628      	mov	r0, r5
 8008064:	4621      	mov	r1, r4
 8008066:	f7ff ff59 	bl	8007f1c <__sflush_r>
 800806a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800806c:	4605      	mov	r5, r0
 800806e:	07da      	lsls	r2, r3, #31
 8008070:	d4e0      	bmi.n	8008034 <_fflush_r+0xc>
 8008072:	89a3      	ldrh	r3, [r4, #12]
 8008074:	059b      	lsls	r3, r3, #22
 8008076:	d4dd      	bmi.n	8008034 <_fflush_r+0xc>
 8008078:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800807a:	f000 f908 	bl	800828e <__retarget_lock_release_recursive>
 800807e:	e7d9      	b.n	8008034 <_fflush_r+0xc>
 8008080:	4b05      	ldr	r3, [pc, #20]	; (8008098 <_fflush_r+0x70>)
 8008082:	429c      	cmp	r4, r3
 8008084:	d101      	bne.n	800808a <_fflush_r+0x62>
 8008086:	68ac      	ldr	r4, [r5, #8]
 8008088:	e7df      	b.n	800804a <_fflush_r+0x22>
 800808a:	4b04      	ldr	r3, [pc, #16]	; (800809c <_fflush_r+0x74>)
 800808c:	429c      	cmp	r4, r3
 800808e:	bf08      	it	eq
 8008090:	68ec      	ldreq	r4, [r5, #12]
 8008092:	e7da      	b.n	800804a <_fflush_r+0x22>
 8008094:	08009508 	.word	0x08009508
 8008098:	08009528 	.word	0x08009528
 800809c:	080094e8 	.word	0x080094e8

080080a0 <std>:
 80080a0:	2300      	movs	r3, #0
 80080a2:	b510      	push	{r4, lr}
 80080a4:	4604      	mov	r4, r0
 80080a6:	e9c0 3300 	strd	r3, r3, [r0]
 80080aa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80080ae:	6083      	str	r3, [r0, #8]
 80080b0:	8181      	strh	r1, [r0, #12]
 80080b2:	6643      	str	r3, [r0, #100]	; 0x64
 80080b4:	81c2      	strh	r2, [r0, #14]
 80080b6:	6183      	str	r3, [r0, #24]
 80080b8:	4619      	mov	r1, r3
 80080ba:	2208      	movs	r2, #8
 80080bc:	305c      	adds	r0, #92	; 0x5c
 80080be:	f7ff fdc1 	bl	8007c44 <memset>
 80080c2:	4b05      	ldr	r3, [pc, #20]	; (80080d8 <std+0x38>)
 80080c4:	6224      	str	r4, [r4, #32]
 80080c6:	6263      	str	r3, [r4, #36]	; 0x24
 80080c8:	4b04      	ldr	r3, [pc, #16]	; (80080dc <std+0x3c>)
 80080ca:	62a3      	str	r3, [r4, #40]	; 0x28
 80080cc:	4b04      	ldr	r3, [pc, #16]	; (80080e0 <std+0x40>)
 80080ce:	62e3      	str	r3, [r4, #44]	; 0x2c
 80080d0:	4b04      	ldr	r3, [pc, #16]	; (80080e4 <std+0x44>)
 80080d2:	6323      	str	r3, [r4, #48]	; 0x30
 80080d4:	bd10      	pop	{r4, pc}
 80080d6:	bf00      	nop
 80080d8:	08008aa1 	.word	0x08008aa1
 80080dc:	08008ac3 	.word	0x08008ac3
 80080e0:	08008afb 	.word	0x08008afb
 80080e4:	08008b1f 	.word	0x08008b1f

080080e8 <_cleanup_r>:
 80080e8:	4901      	ldr	r1, [pc, #4]	; (80080f0 <_cleanup_r+0x8>)
 80080ea:	f000 b8af 	b.w	800824c <_fwalk_reent>
 80080ee:	bf00      	nop
 80080f0:	08008029 	.word	0x08008029

080080f4 <__sfmoreglue>:
 80080f4:	b570      	push	{r4, r5, r6, lr}
 80080f6:	2568      	movs	r5, #104	; 0x68
 80080f8:	1e4a      	subs	r2, r1, #1
 80080fa:	4355      	muls	r5, r2
 80080fc:	460e      	mov	r6, r1
 80080fe:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008102:	f000 f975 	bl	80083f0 <_malloc_r>
 8008106:	4604      	mov	r4, r0
 8008108:	b140      	cbz	r0, 800811c <__sfmoreglue+0x28>
 800810a:	2100      	movs	r1, #0
 800810c:	e9c0 1600 	strd	r1, r6, [r0]
 8008110:	300c      	adds	r0, #12
 8008112:	60a0      	str	r0, [r4, #8]
 8008114:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008118:	f7ff fd94 	bl	8007c44 <memset>
 800811c:	4620      	mov	r0, r4
 800811e:	bd70      	pop	{r4, r5, r6, pc}

08008120 <__sfp_lock_acquire>:
 8008120:	4801      	ldr	r0, [pc, #4]	; (8008128 <__sfp_lock_acquire+0x8>)
 8008122:	f000 b8b3 	b.w	800828c <__retarget_lock_acquire_recursive>
 8008126:	bf00      	nop
 8008128:	200008a0 	.word	0x200008a0

0800812c <__sfp_lock_release>:
 800812c:	4801      	ldr	r0, [pc, #4]	; (8008134 <__sfp_lock_release+0x8>)
 800812e:	f000 b8ae 	b.w	800828e <__retarget_lock_release_recursive>
 8008132:	bf00      	nop
 8008134:	200008a0 	.word	0x200008a0

08008138 <__sinit_lock_acquire>:
 8008138:	4801      	ldr	r0, [pc, #4]	; (8008140 <__sinit_lock_acquire+0x8>)
 800813a:	f000 b8a7 	b.w	800828c <__retarget_lock_acquire_recursive>
 800813e:	bf00      	nop
 8008140:	2000089b 	.word	0x2000089b

08008144 <__sinit_lock_release>:
 8008144:	4801      	ldr	r0, [pc, #4]	; (800814c <__sinit_lock_release+0x8>)
 8008146:	f000 b8a2 	b.w	800828e <__retarget_lock_release_recursive>
 800814a:	bf00      	nop
 800814c:	2000089b 	.word	0x2000089b

08008150 <__sinit>:
 8008150:	b510      	push	{r4, lr}
 8008152:	4604      	mov	r4, r0
 8008154:	f7ff fff0 	bl	8008138 <__sinit_lock_acquire>
 8008158:	69a3      	ldr	r3, [r4, #24]
 800815a:	b11b      	cbz	r3, 8008164 <__sinit+0x14>
 800815c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008160:	f7ff bff0 	b.w	8008144 <__sinit_lock_release>
 8008164:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008168:	6523      	str	r3, [r4, #80]	; 0x50
 800816a:	4b13      	ldr	r3, [pc, #76]	; (80081b8 <__sinit+0x68>)
 800816c:	4a13      	ldr	r2, [pc, #76]	; (80081bc <__sinit+0x6c>)
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	62a2      	str	r2, [r4, #40]	; 0x28
 8008172:	42a3      	cmp	r3, r4
 8008174:	bf08      	it	eq
 8008176:	2301      	moveq	r3, #1
 8008178:	4620      	mov	r0, r4
 800817a:	bf08      	it	eq
 800817c:	61a3      	streq	r3, [r4, #24]
 800817e:	f000 f81f 	bl	80081c0 <__sfp>
 8008182:	6060      	str	r0, [r4, #4]
 8008184:	4620      	mov	r0, r4
 8008186:	f000 f81b 	bl	80081c0 <__sfp>
 800818a:	60a0      	str	r0, [r4, #8]
 800818c:	4620      	mov	r0, r4
 800818e:	f000 f817 	bl	80081c0 <__sfp>
 8008192:	2200      	movs	r2, #0
 8008194:	2104      	movs	r1, #4
 8008196:	60e0      	str	r0, [r4, #12]
 8008198:	6860      	ldr	r0, [r4, #4]
 800819a:	f7ff ff81 	bl	80080a0 <std>
 800819e:	2201      	movs	r2, #1
 80081a0:	2109      	movs	r1, #9
 80081a2:	68a0      	ldr	r0, [r4, #8]
 80081a4:	f7ff ff7c 	bl	80080a0 <std>
 80081a8:	2202      	movs	r2, #2
 80081aa:	2112      	movs	r1, #18
 80081ac:	68e0      	ldr	r0, [r4, #12]
 80081ae:	f7ff ff77 	bl	80080a0 <std>
 80081b2:	2301      	movs	r3, #1
 80081b4:	61a3      	str	r3, [r4, #24]
 80081b6:	e7d1      	b.n	800815c <__sinit+0xc>
 80081b8:	080094e4 	.word	0x080094e4
 80081bc:	080080e9 	.word	0x080080e9

080081c0 <__sfp>:
 80081c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80081c2:	4607      	mov	r7, r0
 80081c4:	f7ff ffac 	bl	8008120 <__sfp_lock_acquire>
 80081c8:	4b1e      	ldr	r3, [pc, #120]	; (8008244 <__sfp+0x84>)
 80081ca:	681e      	ldr	r6, [r3, #0]
 80081cc:	69b3      	ldr	r3, [r6, #24]
 80081ce:	b913      	cbnz	r3, 80081d6 <__sfp+0x16>
 80081d0:	4630      	mov	r0, r6
 80081d2:	f7ff ffbd 	bl	8008150 <__sinit>
 80081d6:	3648      	adds	r6, #72	; 0x48
 80081d8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80081dc:	3b01      	subs	r3, #1
 80081de:	d503      	bpl.n	80081e8 <__sfp+0x28>
 80081e0:	6833      	ldr	r3, [r6, #0]
 80081e2:	b30b      	cbz	r3, 8008228 <__sfp+0x68>
 80081e4:	6836      	ldr	r6, [r6, #0]
 80081e6:	e7f7      	b.n	80081d8 <__sfp+0x18>
 80081e8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80081ec:	b9d5      	cbnz	r5, 8008224 <__sfp+0x64>
 80081ee:	4b16      	ldr	r3, [pc, #88]	; (8008248 <__sfp+0x88>)
 80081f0:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80081f4:	60e3      	str	r3, [r4, #12]
 80081f6:	6665      	str	r5, [r4, #100]	; 0x64
 80081f8:	f000 f847 	bl	800828a <__retarget_lock_init_recursive>
 80081fc:	f7ff ff96 	bl	800812c <__sfp_lock_release>
 8008200:	2208      	movs	r2, #8
 8008202:	4629      	mov	r1, r5
 8008204:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008208:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800820c:	6025      	str	r5, [r4, #0]
 800820e:	61a5      	str	r5, [r4, #24]
 8008210:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008214:	f7ff fd16 	bl	8007c44 <memset>
 8008218:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800821c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008220:	4620      	mov	r0, r4
 8008222:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008224:	3468      	adds	r4, #104	; 0x68
 8008226:	e7d9      	b.n	80081dc <__sfp+0x1c>
 8008228:	2104      	movs	r1, #4
 800822a:	4638      	mov	r0, r7
 800822c:	f7ff ff62 	bl	80080f4 <__sfmoreglue>
 8008230:	4604      	mov	r4, r0
 8008232:	6030      	str	r0, [r6, #0]
 8008234:	2800      	cmp	r0, #0
 8008236:	d1d5      	bne.n	80081e4 <__sfp+0x24>
 8008238:	f7ff ff78 	bl	800812c <__sfp_lock_release>
 800823c:	230c      	movs	r3, #12
 800823e:	603b      	str	r3, [r7, #0]
 8008240:	e7ee      	b.n	8008220 <__sfp+0x60>
 8008242:	bf00      	nop
 8008244:	080094e4 	.word	0x080094e4
 8008248:	ffff0001 	.word	0xffff0001

0800824c <_fwalk_reent>:
 800824c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008250:	4606      	mov	r6, r0
 8008252:	4688      	mov	r8, r1
 8008254:	2700      	movs	r7, #0
 8008256:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800825a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800825e:	f1b9 0901 	subs.w	r9, r9, #1
 8008262:	d505      	bpl.n	8008270 <_fwalk_reent+0x24>
 8008264:	6824      	ldr	r4, [r4, #0]
 8008266:	2c00      	cmp	r4, #0
 8008268:	d1f7      	bne.n	800825a <_fwalk_reent+0xe>
 800826a:	4638      	mov	r0, r7
 800826c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008270:	89ab      	ldrh	r3, [r5, #12]
 8008272:	2b01      	cmp	r3, #1
 8008274:	d907      	bls.n	8008286 <_fwalk_reent+0x3a>
 8008276:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800827a:	3301      	adds	r3, #1
 800827c:	d003      	beq.n	8008286 <_fwalk_reent+0x3a>
 800827e:	4629      	mov	r1, r5
 8008280:	4630      	mov	r0, r6
 8008282:	47c0      	blx	r8
 8008284:	4307      	orrs	r7, r0
 8008286:	3568      	adds	r5, #104	; 0x68
 8008288:	e7e9      	b.n	800825e <_fwalk_reent+0x12>

0800828a <__retarget_lock_init_recursive>:
 800828a:	4770      	bx	lr

0800828c <__retarget_lock_acquire_recursive>:
 800828c:	4770      	bx	lr

0800828e <__retarget_lock_release_recursive>:
 800828e:	4770      	bx	lr

08008290 <__swhatbuf_r>:
 8008290:	b570      	push	{r4, r5, r6, lr}
 8008292:	460e      	mov	r6, r1
 8008294:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008298:	4614      	mov	r4, r2
 800829a:	2900      	cmp	r1, #0
 800829c:	461d      	mov	r5, r3
 800829e:	b096      	sub	sp, #88	; 0x58
 80082a0:	da07      	bge.n	80082b2 <__swhatbuf_r+0x22>
 80082a2:	2300      	movs	r3, #0
 80082a4:	602b      	str	r3, [r5, #0]
 80082a6:	89b3      	ldrh	r3, [r6, #12]
 80082a8:	061a      	lsls	r2, r3, #24
 80082aa:	d410      	bmi.n	80082ce <__swhatbuf_r+0x3e>
 80082ac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80082b0:	e00e      	b.n	80082d0 <__swhatbuf_r+0x40>
 80082b2:	466a      	mov	r2, sp
 80082b4:	f000 fc5a 	bl	8008b6c <_fstat_r>
 80082b8:	2800      	cmp	r0, #0
 80082ba:	dbf2      	blt.n	80082a2 <__swhatbuf_r+0x12>
 80082bc:	9a01      	ldr	r2, [sp, #4]
 80082be:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80082c2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80082c6:	425a      	negs	r2, r3
 80082c8:	415a      	adcs	r2, r3
 80082ca:	602a      	str	r2, [r5, #0]
 80082cc:	e7ee      	b.n	80082ac <__swhatbuf_r+0x1c>
 80082ce:	2340      	movs	r3, #64	; 0x40
 80082d0:	2000      	movs	r0, #0
 80082d2:	6023      	str	r3, [r4, #0]
 80082d4:	b016      	add	sp, #88	; 0x58
 80082d6:	bd70      	pop	{r4, r5, r6, pc}

080082d8 <__smakebuf_r>:
 80082d8:	898b      	ldrh	r3, [r1, #12]
 80082da:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80082dc:	079d      	lsls	r5, r3, #30
 80082de:	4606      	mov	r6, r0
 80082e0:	460c      	mov	r4, r1
 80082e2:	d507      	bpl.n	80082f4 <__smakebuf_r+0x1c>
 80082e4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80082e8:	6023      	str	r3, [r4, #0]
 80082ea:	6123      	str	r3, [r4, #16]
 80082ec:	2301      	movs	r3, #1
 80082ee:	6163      	str	r3, [r4, #20]
 80082f0:	b002      	add	sp, #8
 80082f2:	bd70      	pop	{r4, r5, r6, pc}
 80082f4:	466a      	mov	r2, sp
 80082f6:	ab01      	add	r3, sp, #4
 80082f8:	f7ff ffca 	bl	8008290 <__swhatbuf_r>
 80082fc:	9900      	ldr	r1, [sp, #0]
 80082fe:	4605      	mov	r5, r0
 8008300:	4630      	mov	r0, r6
 8008302:	f000 f875 	bl	80083f0 <_malloc_r>
 8008306:	b948      	cbnz	r0, 800831c <__smakebuf_r+0x44>
 8008308:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800830c:	059a      	lsls	r2, r3, #22
 800830e:	d4ef      	bmi.n	80082f0 <__smakebuf_r+0x18>
 8008310:	f023 0303 	bic.w	r3, r3, #3
 8008314:	f043 0302 	orr.w	r3, r3, #2
 8008318:	81a3      	strh	r3, [r4, #12]
 800831a:	e7e3      	b.n	80082e4 <__smakebuf_r+0xc>
 800831c:	4b0d      	ldr	r3, [pc, #52]	; (8008354 <__smakebuf_r+0x7c>)
 800831e:	62b3      	str	r3, [r6, #40]	; 0x28
 8008320:	89a3      	ldrh	r3, [r4, #12]
 8008322:	6020      	str	r0, [r4, #0]
 8008324:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008328:	81a3      	strh	r3, [r4, #12]
 800832a:	9b00      	ldr	r3, [sp, #0]
 800832c:	6120      	str	r0, [r4, #16]
 800832e:	6163      	str	r3, [r4, #20]
 8008330:	9b01      	ldr	r3, [sp, #4]
 8008332:	b15b      	cbz	r3, 800834c <__smakebuf_r+0x74>
 8008334:	4630      	mov	r0, r6
 8008336:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800833a:	f000 fc29 	bl	8008b90 <_isatty_r>
 800833e:	b128      	cbz	r0, 800834c <__smakebuf_r+0x74>
 8008340:	89a3      	ldrh	r3, [r4, #12]
 8008342:	f023 0303 	bic.w	r3, r3, #3
 8008346:	f043 0301 	orr.w	r3, r3, #1
 800834a:	81a3      	strh	r3, [r4, #12]
 800834c:	89a0      	ldrh	r0, [r4, #12]
 800834e:	4305      	orrs	r5, r0
 8008350:	81a5      	strh	r5, [r4, #12]
 8008352:	e7cd      	b.n	80082f0 <__smakebuf_r+0x18>
 8008354:	080080e9 	.word	0x080080e9

08008358 <_free_r>:
 8008358:	b538      	push	{r3, r4, r5, lr}
 800835a:	4605      	mov	r5, r0
 800835c:	2900      	cmp	r1, #0
 800835e:	d043      	beq.n	80083e8 <_free_r+0x90>
 8008360:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008364:	1f0c      	subs	r4, r1, #4
 8008366:	2b00      	cmp	r3, #0
 8008368:	bfb8      	it	lt
 800836a:	18e4      	addlt	r4, r4, r3
 800836c:	f000 fc40 	bl	8008bf0 <__malloc_lock>
 8008370:	4a1e      	ldr	r2, [pc, #120]	; (80083ec <_free_r+0x94>)
 8008372:	6813      	ldr	r3, [r2, #0]
 8008374:	4610      	mov	r0, r2
 8008376:	b933      	cbnz	r3, 8008386 <_free_r+0x2e>
 8008378:	6063      	str	r3, [r4, #4]
 800837a:	6014      	str	r4, [r2, #0]
 800837c:	4628      	mov	r0, r5
 800837e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008382:	f000 bc3b 	b.w	8008bfc <__malloc_unlock>
 8008386:	42a3      	cmp	r3, r4
 8008388:	d90a      	bls.n	80083a0 <_free_r+0x48>
 800838a:	6821      	ldr	r1, [r4, #0]
 800838c:	1862      	adds	r2, r4, r1
 800838e:	4293      	cmp	r3, r2
 8008390:	bf01      	itttt	eq
 8008392:	681a      	ldreq	r2, [r3, #0]
 8008394:	685b      	ldreq	r3, [r3, #4]
 8008396:	1852      	addeq	r2, r2, r1
 8008398:	6022      	streq	r2, [r4, #0]
 800839a:	6063      	str	r3, [r4, #4]
 800839c:	6004      	str	r4, [r0, #0]
 800839e:	e7ed      	b.n	800837c <_free_r+0x24>
 80083a0:	461a      	mov	r2, r3
 80083a2:	685b      	ldr	r3, [r3, #4]
 80083a4:	b10b      	cbz	r3, 80083aa <_free_r+0x52>
 80083a6:	42a3      	cmp	r3, r4
 80083a8:	d9fa      	bls.n	80083a0 <_free_r+0x48>
 80083aa:	6811      	ldr	r1, [r2, #0]
 80083ac:	1850      	adds	r0, r2, r1
 80083ae:	42a0      	cmp	r0, r4
 80083b0:	d10b      	bne.n	80083ca <_free_r+0x72>
 80083b2:	6820      	ldr	r0, [r4, #0]
 80083b4:	4401      	add	r1, r0
 80083b6:	1850      	adds	r0, r2, r1
 80083b8:	4283      	cmp	r3, r0
 80083ba:	6011      	str	r1, [r2, #0]
 80083bc:	d1de      	bne.n	800837c <_free_r+0x24>
 80083be:	6818      	ldr	r0, [r3, #0]
 80083c0:	685b      	ldr	r3, [r3, #4]
 80083c2:	4401      	add	r1, r0
 80083c4:	6011      	str	r1, [r2, #0]
 80083c6:	6053      	str	r3, [r2, #4]
 80083c8:	e7d8      	b.n	800837c <_free_r+0x24>
 80083ca:	d902      	bls.n	80083d2 <_free_r+0x7a>
 80083cc:	230c      	movs	r3, #12
 80083ce:	602b      	str	r3, [r5, #0]
 80083d0:	e7d4      	b.n	800837c <_free_r+0x24>
 80083d2:	6820      	ldr	r0, [r4, #0]
 80083d4:	1821      	adds	r1, r4, r0
 80083d6:	428b      	cmp	r3, r1
 80083d8:	bf01      	itttt	eq
 80083da:	6819      	ldreq	r1, [r3, #0]
 80083dc:	685b      	ldreq	r3, [r3, #4]
 80083de:	1809      	addeq	r1, r1, r0
 80083e0:	6021      	streq	r1, [r4, #0]
 80083e2:	6063      	str	r3, [r4, #4]
 80083e4:	6054      	str	r4, [r2, #4]
 80083e6:	e7c9      	b.n	800837c <_free_r+0x24>
 80083e8:	bd38      	pop	{r3, r4, r5, pc}
 80083ea:	bf00      	nop
 80083ec:	20000274 	.word	0x20000274

080083f0 <_malloc_r>:
 80083f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083f2:	1ccd      	adds	r5, r1, #3
 80083f4:	f025 0503 	bic.w	r5, r5, #3
 80083f8:	3508      	adds	r5, #8
 80083fa:	2d0c      	cmp	r5, #12
 80083fc:	bf38      	it	cc
 80083fe:	250c      	movcc	r5, #12
 8008400:	2d00      	cmp	r5, #0
 8008402:	4606      	mov	r6, r0
 8008404:	db01      	blt.n	800840a <_malloc_r+0x1a>
 8008406:	42a9      	cmp	r1, r5
 8008408:	d903      	bls.n	8008412 <_malloc_r+0x22>
 800840a:	230c      	movs	r3, #12
 800840c:	6033      	str	r3, [r6, #0]
 800840e:	2000      	movs	r0, #0
 8008410:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008412:	f000 fbed 	bl	8008bf0 <__malloc_lock>
 8008416:	4921      	ldr	r1, [pc, #132]	; (800849c <_malloc_r+0xac>)
 8008418:	680a      	ldr	r2, [r1, #0]
 800841a:	4614      	mov	r4, r2
 800841c:	b99c      	cbnz	r4, 8008446 <_malloc_r+0x56>
 800841e:	4f20      	ldr	r7, [pc, #128]	; (80084a0 <_malloc_r+0xb0>)
 8008420:	683b      	ldr	r3, [r7, #0]
 8008422:	b923      	cbnz	r3, 800842e <_malloc_r+0x3e>
 8008424:	4621      	mov	r1, r4
 8008426:	4630      	mov	r0, r6
 8008428:	f000 fb2a 	bl	8008a80 <_sbrk_r>
 800842c:	6038      	str	r0, [r7, #0]
 800842e:	4629      	mov	r1, r5
 8008430:	4630      	mov	r0, r6
 8008432:	f000 fb25 	bl	8008a80 <_sbrk_r>
 8008436:	1c43      	adds	r3, r0, #1
 8008438:	d123      	bne.n	8008482 <_malloc_r+0x92>
 800843a:	230c      	movs	r3, #12
 800843c:	4630      	mov	r0, r6
 800843e:	6033      	str	r3, [r6, #0]
 8008440:	f000 fbdc 	bl	8008bfc <__malloc_unlock>
 8008444:	e7e3      	b.n	800840e <_malloc_r+0x1e>
 8008446:	6823      	ldr	r3, [r4, #0]
 8008448:	1b5b      	subs	r3, r3, r5
 800844a:	d417      	bmi.n	800847c <_malloc_r+0x8c>
 800844c:	2b0b      	cmp	r3, #11
 800844e:	d903      	bls.n	8008458 <_malloc_r+0x68>
 8008450:	6023      	str	r3, [r4, #0]
 8008452:	441c      	add	r4, r3
 8008454:	6025      	str	r5, [r4, #0]
 8008456:	e004      	b.n	8008462 <_malloc_r+0x72>
 8008458:	6863      	ldr	r3, [r4, #4]
 800845a:	42a2      	cmp	r2, r4
 800845c:	bf0c      	ite	eq
 800845e:	600b      	streq	r3, [r1, #0]
 8008460:	6053      	strne	r3, [r2, #4]
 8008462:	4630      	mov	r0, r6
 8008464:	f000 fbca 	bl	8008bfc <__malloc_unlock>
 8008468:	f104 000b 	add.w	r0, r4, #11
 800846c:	1d23      	adds	r3, r4, #4
 800846e:	f020 0007 	bic.w	r0, r0, #7
 8008472:	1ac2      	subs	r2, r0, r3
 8008474:	d0cc      	beq.n	8008410 <_malloc_r+0x20>
 8008476:	1a1b      	subs	r3, r3, r0
 8008478:	50a3      	str	r3, [r4, r2]
 800847a:	e7c9      	b.n	8008410 <_malloc_r+0x20>
 800847c:	4622      	mov	r2, r4
 800847e:	6864      	ldr	r4, [r4, #4]
 8008480:	e7cc      	b.n	800841c <_malloc_r+0x2c>
 8008482:	1cc4      	adds	r4, r0, #3
 8008484:	f024 0403 	bic.w	r4, r4, #3
 8008488:	42a0      	cmp	r0, r4
 800848a:	d0e3      	beq.n	8008454 <_malloc_r+0x64>
 800848c:	1a21      	subs	r1, r4, r0
 800848e:	4630      	mov	r0, r6
 8008490:	f000 faf6 	bl	8008a80 <_sbrk_r>
 8008494:	3001      	adds	r0, #1
 8008496:	d1dd      	bne.n	8008454 <_malloc_r+0x64>
 8008498:	e7cf      	b.n	800843a <_malloc_r+0x4a>
 800849a:	bf00      	nop
 800849c:	20000274 	.word	0x20000274
 80084a0:	20000278 	.word	0x20000278

080084a4 <__sfputc_r>:
 80084a4:	6893      	ldr	r3, [r2, #8]
 80084a6:	b410      	push	{r4}
 80084a8:	3b01      	subs	r3, #1
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	6093      	str	r3, [r2, #8]
 80084ae:	da07      	bge.n	80084c0 <__sfputc_r+0x1c>
 80084b0:	6994      	ldr	r4, [r2, #24]
 80084b2:	42a3      	cmp	r3, r4
 80084b4:	db01      	blt.n	80084ba <__sfputc_r+0x16>
 80084b6:	290a      	cmp	r1, #10
 80084b8:	d102      	bne.n	80084c0 <__sfputc_r+0x1c>
 80084ba:	bc10      	pop	{r4}
 80084bc:	f7ff bc6e 	b.w	8007d9c <__swbuf_r>
 80084c0:	6813      	ldr	r3, [r2, #0]
 80084c2:	1c58      	adds	r0, r3, #1
 80084c4:	6010      	str	r0, [r2, #0]
 80084c6:	7019      	strb	r1, [r3, #0]
 80084c8:	4608      	mov	r0, r1
 80084ca:	bc10      	pop	{r4}
 80084cc:	4770      	bx	lr

080084ce <__sfputs_r>:
 80084ce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084d0:	4606      	mov	r6, r0
 80084d2:	460f      	mov	r7, r1
 80084d4:	4614      	mov	r4, r2
 80084d6:	18d5      	adds	r5, r2, r3
 80084d8:	42ac      	cmp	r4, r5
 80084da:	d101      	bne.n	80084e0 <__sfputs_r+0x12>
 80084dc:	2000      	movs	r0, #0
 80084de:	e007      	b.n	80084f0 <__sfputs_r+0x22>
 80084e0:	463a      	mov	r2, r7
 80084e2:	4630      	mov	r0, r6
 80084e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80084e8:	f7ff ffdc 	bl	80084a4 <__sfputc_r>
 80084ec:	1c43      	adds	r3, r0, #1
 80084ee:	d1f3      	bne.n	80084d8 <__sfputs_r+0xa>
 80084f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080084f4 <_vfiprintf_r>:
 80084f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084f8:	460d      	mov	r5, r1
 80084fa:	4614      	mov	r4, r2
 80084fc:	4698      	mov	r8, r3
 80084fe:	4606      	mov	r6, r0
 8008500:	b09d      	sub	sp, #116	; 0x74
 8008502:	b118      	cbz	r0, 800850c <_vfiprintf_r+0x18>
 8008504:	6983      	ldr	r3, [r0, #24]
 8008506:	b90b      	cbnz	r3, 800850c <_vfiprintf_r+0x18>
 8008508:	f7ff fe22 	bl	8008150 <__sinit>
 800850c:	4b89      	ldr	r3, [pc, #548]	; (8008734 <_vfiprintf_r+0x240>)
 800850e:	429d      	cmp	r5, r3
 8008510:	d11b      	bne.n	800854a <_vfiprintf_r+0x56>
 8008512:	6875      	ldr	r5, [r6, #4]
 8008514:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008516:	07d9      	lsls	r1, r3, #31
 8008518:	d405      	bmi.n	8008526 <_vfiprintf_r+0x32>
 800851a:	89ab      	ldrh	r3, [r5, #12]
 800851c:	059a      	lsls	r2, r3, #22
 800851e:	d402      	bmi.n	8008526 <_vfiprintf_r+0x32>
 8008520:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008522:	f7ff feb3 	bl	800828c <__retarget_lock_acquire_recursive>
 8008526:	89ab      	ldrh	r3, [r5, #12]
 8008528:	071b      	lsls	r3, r3, #28
 800852a:	d501      	bpl.n	8008530 <_vfiprintf_r+0x3c>
 800852c:	692b      	ldr	r3, [r5, #16]
 800852e:	b9eb      	cbnz	r3, 800856c <_vfiprintf_r+0x78>
 8008530:	4629      	mov	r1, r5
 8008532:	4630      	mov	r0, r6
 8008534:	f7ff fc84 	bl	8007e40 <__swsetup_r>
 8008538:	b1c0      	cbz	r0, 800856c <_vfiprintf_r+0x78>
 800853a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800853c:	07dc      	lsls	r4, r3, #31
 800853e:	d50e      	bpl.n	800855e <_vfiprintf_r+0x6a>
 8008540:	f04f 30ff 	mov.w	r0, #4294967295
 8008544:	b01d      	add	sp, #116	; 0x74
 8008546:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800854a:	4b7b      	ldr	r3, [pc, #492]	; (8008738 <_vfiprintf_r+0x244>)
 800854c:	429d      	cmp	r5, r3
 800854e:	d101      	bne.n	8008554 <_vfiprintf_r+0x60>
 8008550:	68b5      	ldr	r5, [r6, #8]
 8008552:	e7df      	b.n	8008514 <_vfiprintf_r+0x20>
 8008554:	4b79      	ldr	r3, [pc, #484]	; (800873c <_vfiprintf_r+0x248>)
 8008556:	429d      	cmp	r5, r3
 8008558:	bf08      	it	eq
 800855a:	68f5      	ldreq	r5, [r6, #12]
 800855c:	e7da      	b.n	8008514 <_vfiprintf_r+0x20>
 800855e:	89ab      	ldrh	r3, [r5, #12]
 8008560:	0598      	lsls	r0, r3, #22
 8008562:	d4ed      	bmi.n	8008540 <_vfiprintf_r+0x4c>
 8008564:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008566:	f7ff fe92 	bl	800828e <__retarget_lock_release_recursive>
 800856a:	e7e9      	b.n	8008540 <_vfiprintf_r+0x4c>
 800856c:	2300      	movs	r3, #0
 800856e:	9309      	str	r3, [sp, #36]	; 0x24
 8008570:	2320      	movs	r3, #32
 8008572:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008576:	2330      	movs	r3, #48	; 0x30
 8008578:	f04f 0901 	mov.w	r9, #1
 800857c:	f8cd 800c 	str.w	r8, [sp, #12]
 8008580:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8008740 <_vfiprintf_r+0x24c>
 8008584:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008588:	4623      	mov	r3, r4
 800858a:	469a      	mov	sl, r3
 800858c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008590:	b10a      	cbz	r2, 8008596 <_vfiprintf_r+0xa2>
 8008592:	2a25      	cmp	r2, #37	; 0x25
 8008594:	d1f9      	bne.n	800858a <_vfiprintf_r+0x96>
 8008596:	ebba 0b04 	subs.w	fp, sl, r4
 800859a:	d00b      	beq.n	80085b4 <_vfiprintf_r+0xc0>
 800859c:	465b      	mov	r3, fp
 800859e:	4622      	mov	r2, r4
 80085a0:	4629      	mov	r1, r5
 80085a2:	4630      	mov	r0, r6
 80085a4:	f7ff ff93 	bl	80084ce <__sfputs_r>
 80085a8:	3001      	adds	r0, #1
 80085aa:	f000 80aa 	beq.w	8008702 <_vfiprintf_r+0x20e>
 80085ae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80085b0:	445a      	add	r2, fp
 80085b2:	9209      	str	r2, [sp, #36]	; 0x24
 80085b4:	f89a 3000 	ldrb.w	r3, [sl]
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	f000 80a2 	beq.w	8008702 <_vfiprintf_r+0x20e>
 80085be:	2300      	movs	r3, #0
 80085c0:	f04f 32ff 	mov.w	r2, #4294967295
 80085c4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80085c8:	f10a 0a01 	add.w	sl, sl, #1
 80085cc:	9304      	str	r3, [sp, #16]
 80085ce:	9307      	str	r3, [sp, #28]
 80085d0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80085d4:	931a      	str	r3, [sp, #104]	; 0x68
 80085d6:	4654      	mov	r4, sl
 80085d8:	2205      	movs	r2, #5
 80085da:	f814 1b01 	ldrb.w	r1, [r4], #1
 80085de:	4858      	ldr	r0, [pc, #352]	; (8008740 <_vfiprintf_r+0x24c>)
 80085e0:	f000 faf8 	bl	8008bd4 <memchr>
 80085e4:	9a04      	ldr	r2, [sp, #16]
 80085e6:	b9d8      	cbnz	r0, 8008620 <_vfiprintf_r+0x12c>
 80085e8:	06d1      	lsls	r1, r2, #27
 80085ea:	bf44      	itt	mi
 80085ec:	2320      	movmi	r3, #32
 80085ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80085f2:	0713      	lsls	r3, r2, #28
 80085f4:	bf44      	itt	mi
 80085f6:	232b      	movmi	r3, #43	; 0x2b
 80085f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80085fc:	f89a 3000 	ldrb.w	r3, [sl]
 8008600:	2b2a      	cmp	r3, #42	; 0x2a
 8008602:	d015      	beq.n	8008630 <_vfiprintf_r+0x13c>
 8008604:	4654      	mov	r4, sl
 8008606:	2000      	movs	r0, #0
 8008608:	f04f 0c0a 	mov.w	ip, #10
 800860c:	9a07      	ldr	r2, [sp, #28]
 800860e:	4621      	mov	r1, r4
 8008610:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008614:	3b30      	subs	r3, #48	; 0x30
 8008616:	2b09      	cmp	r3, #9
 8008618:	d94e      	bls.n	80086b8 <_vfiprintf_r+0x1c4>
 800861a:	b1b0      	cbz	r0, 800864a <_vfiprintf_r+0x156>
 800861c:	9207      	str	r2, [sp, #28]
 800861e:	e014      	b.n	800864a <_vfiprintf_r+0x156>
 8008620:	eba0 0308 	sub.w	r3, r0, r8
 8008624:	fa09 f303 	lsl.w	r3, r9, r3
 8008628:	4313      	orrs	r3, r2
 800862a:	46a2      	mov	sl, r4
 800862c:	9304      	str	r3, [sp, #16]
 800862e:	e7d2      	b.n	80085d6 <_vfiprintf_r+0xe2>
 8008630:	9b03      	ldr	r3, [sp, #12]
 8008632:	1d19      	adds	r1, r3, #4
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	9103      	str	r1, [sp, #12]
 8008638:	2b00      	cmp	r3, #0
 800863a:	bfbb      	ittet	lt
 800863c:	425b      	neglt	r3, r3
 800863e:	f042 0202 	orrlt.w	r2, r2, #2
 8008642:	9307      	strge	r3, [sp, #28]
 8008644:	9307      	strlt	r3, [sp, #28]
 8008646:	bfb8      	it	lt
 8008648:	9204      	strlt	r2, [sp, #16]
 800864a:	7823      	ldrb	r3, [r4, #0]
 800864c:	2b2e      	cmp	r3, #46	; 0x2e
 800864e:	d10c      	bne.n	800866a <_vfiprintf_r+0x176>
 8008650:	7863      	ldrb	r3, [r4, #1]
 8008652:	2b2a      	cmp	r3, #42	; 0x2a
 8008654:	d135      	bne.n	80086c2 <_vfiprintf_r+0x1ce>
 8008656:	9b03      	ldr	r3, [sp, #12]
 8008658:	3402      	adds	r4, #2
 800865a:	1d1a      	adds	r2, r3, #4
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	9203      	str	r2, [sp, #12]
 8008660:	2b00      	cmp	r3, #0
 8008662:	bfb8      	it	lt
 8008664:	f04f 33ff 	movlt.w	r3, #4294967295
 8008668:	9305      	str	r3, [sp, #20]
 800866a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008750 <_vfiprintf_r+0x25c>
 800866e:	2203      	movs	r2, #3
 8008670:	4650      	mov	r0, sl
 8008672:	7821      	ldrb	r1, [r4, #0]
 8008674:	f000 faae 	bl	8008bd4 <memchr>
 8008678:	b140      	cbz	r0, 800868c <_vfiprintf_r+0x198>
 800867a:	2340      	movs	r3, #64	; 0x40
 800867c:	eba0 000a 	sub.w	r0, r0, sl
 8008680:	fa03 f000 	lsl.w	r0, r3, r0
 8008684:	9b04      	ldr	r3, [sp, #16]
 8008686:	3401      	adds	r4, #1
 8008688:	4303      	orrs	r3, r0
 800868a:	9304      	str	r3, [sp, #16]
 800868c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008690:	2206      	movs	r2, #6
 8008692:	482c      	ldr	r0, [pc, #176]	; (8008744 <_vfiprintf_r+0x250>)
 8008694:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008698:	f000 fa9c 	bl	8008bd4 <memchr>
 800869c:	2800      	cmp	r0, #0
 800869e:	d03f      	beq.n	8008720 <_vfiprintf_r+0x22c>
 80086a0:	4b29      	ldr	r3, [pc, #164]	; (8008748 <_vfiprintf_r+0x254>)
 80086a2:	bb1b      	cbnz	r3, 80086ec <_vfiprintf_r+0x1f8>
 80086a4:	9b03      	ldr	r3, [sp, #12]
 80086a6:	3307      	adds	r3, #7
 80086a8:	f023 0307 	bic.w	r3, r3, #7
 80086ac:	3308      	adds	r3, #8
 80086ae:	9303      	str	r3, [sp, #12]
 80086b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80086b2:	443b      	add	r3, r7
 80086b4:	9309      	str	r3, [sp, #36]	; 0x24
 80086b6:	e767      	b.n	8008588 <_vfiprintf_r+0x94>
 80086b8:	460c      	mov	r4, r1
 80086ba:	2001      	movs	r0, #1
 80086bc:	fb0c 3202 	mla	r2, ip, r2, r3
 80086c0:	e7a5      	b.n	800860e <_vfiprintf_r+0x11a>
 80086c2:	2300      	movs	r3, #0
 80086c4:	f04f 0c0a 	mov.w	ip, #10
 80086c8:	4619      	mov	r1, r3
 80086ca:	3401      	adds	r4, #1
 80086cc:	9305      	str	r3, [sp, #20]
 80086ce:	4620      	mov	r0, r4
 80086d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80086d4:	3a30      	subs	r2, #48	; 0x30
 80086d6:	2a09      	cmp	r2, #9
 80086d8:	d903      	bls.n	80086e2 <_vfiprintf_r+0x1ee>
 80086da:	2b00      	cmp	r3, #0
 80086dc:	d0c5      	beq.n	800866a <_vfiprintf_r+0x176>
 80086de:	9105      	str	r1, [sp, #20]
 80086e0:	e7c3      	b.n	800866a <_vfiprintf_r+0x176>
 80086e2:	4604      	mov	r4, r0
 80086e4:	2301      	movs	r3, #1
 80086e6:	fb0c 2101 	mla	r1, ip, r1, r2
 80086ea:	e7f0      	b.n	80086ce <_vfiprintf_r+0x1da>
 80086ec:	ab03      	add	r3, sp, #12
 80086ee:	9300      	str	r3, [sp, #0]
 80086f0:	462a      	mov	r2, r5
 80086f2:	4630      	mov	r0, r6
 80086f4:	4b15      	ldr	r3, [pc, #84]	; (800874c <_vfiprintf_r+0x258>)
 80086f6:	a904      	add	r1, sp, #16
 80086f8:	f3af 8000 	nop.w
 80086fc:	4607      	mov	r7, r0
 80086fe:	1c78      	adds	r0, r7, #1
 8008700:	d1d6      	bne.n	80086b0 <_vfiprintf_r+0x1bc>
 8008702:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008704:	07d9      	lsls	r1, r3, #31
 8008706:	d405      	bmi.n	8008714 <_vfiprintf_r+0x220>
 8008708:	89ab      	ldrh	r3, [r5, #12]
 800870a:	059a      	lsls	r2, r3, #22
 800870c:	d402      	bmi.n	8008714 <_vfiprintf_r+0x220>
 800870e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008710:	f7ff fdbd 	bl	800828e <__retarget_lock_release_recursive>
 8008714:	89ab      	ldrh	r3, [r5, #12]
 8008716:	065b      	lsls	r3, r3, #25
 8008718:	f53f af12 	bmi.w	8008540 <_vfiprintf_r+0x4c>
 800871c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800871e:	e711      	b.n	8008544 <_vfiprintf_r+0x50>
 8008720:	ab03      	add	r3, sp, #12
 8008722:	9300      	str	r3, [sp, #0]
 8008724:	462a      	mov	r2, r5
 8008726:	4630      	mov	r0, r6
 8008728:	4b08      	ldr	r3, [pc, #32]	; (800874c <_vfiprintf_r+0x258>)
 800872a:	a904      	add	r1, sp, #16
 800872c:	f000 f882 	bl	8008834 <_printf_i>
 8008730:	e7e4      	b.n	80086fc <_vfiprintf_r+0x208>
 8008732:	bf00      	nop
 8008734:	08009508 	.word	0x08009508
 8008738:	08009528 	.word	0x08009528
 800873c:	080094e8 	.word	0x080094e8
 8008740:	08009548 	.word	0x08009548
 8008744:	08009552 	.word	0x08009552
 8008748:	00000000 	.word	0x00000000
 800874c:	080084cf 	.word	0x080084cf
 8008750:	0800954e 	.word	0x0800954e

08008754 <_printf_common>:
 8008754:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008758:	4616      	mov	r6, r2
 800875a:	4699      	mov	r9, r3
 800875c:	688a      	ldr	r2, [r1, #8]
 800875e:	690b      	ldr	r3, [r1, #16]
 8008760:	4607      	mov	r7, r0
 8008762:	4293      	cmp	r3, r2
 8008764:	bfb8      	it	lt
 8008766:	4613      	movlt	r3, r2
 8008768:	6033      	str	r3, [r6, #0]
 800876a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800876e:	460c      	mov	r4, r1
 8008770:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008774:	b10a      	cbz	r2, 800877a <_printf_common+0x26>
 8008776:	3301      	adds	r3, #1
 8008778:	6033      	str	r3, [r6, #0]
 800877a:	6823      	ldr	r3, [r4, #0]
 800877c:	0699      	lsls	r1, r3, #26
 800877e:	bf42      	ittt	mi
 8008780:	6833      	ldrmi	r3, [r6, #0]
 8008782:	3302      	addmi	r3, #2
 8008784:	6033      	strmi	r3, [r6, #0]
 8008786:	6825      	ldr	r5, [r4, #0]
 8008788:	f015 0506 	ands.w	r5, r5, #6
 800878c:	d106      	bne.n	800879c <_printf_common+0x48>
 800878e:	f104 0a19 	add.w	sl, r4, #25
 8008792:	68e3      	ldr	r3, [r4, #12]
 8008794:	6832      	ldr	r2, [r6, #0]
 8008796:	1a9b      	subs	r3, r3, r2
 8008798:	42ab      	cmp	r3, r5
 800879a:	dc28      	bgt.n	80087ee <_printf_common+0x9a>
 800879c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80087a0:	1e13      	subs	r3, r2, #0
 80087a2:	6822      	ldr	r2, [r4, #0]
 80087a4:	bf18      	it	ne
 80087a6:	2301      	movne	r3, #1
 80087a8:	0692      	lsls	r2, r2, #26
 80087aa:	d42d      	bmi.n	8008808 <_printf_common+0xb4>
 80087ac:	4649      	mov	r1, r9
 80087ae:	4638      	mov	r0, r7
 80087b0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80087b4:	47c0      	blx	r8
 80087b6:	3001      	adds	r0, #1
 80087b8:	d020      	beq.n	80087fc <_printf_common+0xa8>
 80087ba:	6823      	ldr	r3, [r4, #0]
 80087bc:	68e5      	ldr	r5, [r4, #12]
 80087be:	f003 0306 	and.w	r3, r3, #6
 80087c2:	2b04      	cmp	r3, #4
 80087c4:	bf18      	it	ne
 80087c6:	2500      	movne	r5, #0
 80087c8:	6832      	ldr	r2, [r6, #0]
 80087ca:	f04f 0600 	mov.w	r6, #0
 80087ce:	68a3      	ldr	r3, [r4, #8]
 80087d0:	bf08      	it	eq
 80087d2:	1aad      	subeq	r5, r5, r2
 80087d4:	6922      	ldr	r2, [r4, #16]
 80087d6:	bf08      	it	eq
 80087d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80087dc:	4293      	cmp	r3, r2
 80087de:	bfc4      	itt	gt
 80087e0:	1a9b      	subgt	r3, r3, r2
 80087e2:	18ed      	addgt	r5, r5, r3
 80087e4:	341a      	adds	r4, #26
 80087e6:	42b5      	cmp	r5, r6
 80087e8:	d11a      	bne.n	8008820 <_printf_common+0xcc>
 80087ea:	2000      	movs	r0, #0
 80087ec:	e008      	b.n	8008800 <_printf_common+0xac>
 80087ee:	2301      	movs	r3, #1
 80087f0:	4652      	mov	r2, sl
 80087f2:	4649      	mov	r1, r9
 80087f4:	4638      	mov	r0, r7
 80087f6:	47c0      	blx	r8
 80087f8:	3001      	adds	r0, #1
 80087fa:	d103      	bne.n	8008804 <_printf_common+0xb0>
 80087fc:	f04f 30ff 	mov.w	r0, #4294967295
 8008800:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008804:	3501      	adds	r5, #1
 8008806:	e7c4      	b.n	8008792 <_printf_common+0x3e>
 8008808:	2030      	movs	r0, #48	; 0x30
 800880a:	18e1      	adds	r1, r4, r3
 800880c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008810:	1c5a      	adds	r2, r3, #1
 8008812:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008816:	4422      	add	r2, r4
 8008818:	3302      	adds	r3, #2
 800881a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800881e:	e7c5      	b.n	80087ac <_printf_common+0x58>
 8008820:	2301      	movs	r3, #1
 8008822:	4622      	mov	r2, r4
 8008824:	4649      	mov	r1, r9
 8008826:	4638      	mov	r0, r7
 8008828:	47c0      	blx	r8
 800882a:	3001      	adds	r0, #1
 800882c:	d0e6      	beq.n	80087fc <_printf_common+0xa8>
 800882e:	3601      	adds	r6, #1
 8008830:	e7d9      	b.n	80087e6 <_printf_common+0x92>
	...

08008834 <_printf_i>:
 8008834:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008838:	460c      	mov	r4, r1
 800883a:	7e27      	ldrb	r7, [r4, #24]
 800883c:	4691      	mov	r9, r2
 800883e:	2f78      	cmp	r7, #120	; 0x78
 8008840:	4680      	mov	r8, r0
 8008842:	469a      	mov	sl, r3
 8008844:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008846:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800884a:	d807      	bhi.n	800885c <_printf_i+0x28>
 800884c:	2f62      	cmp	r7, #98	; 0x62
 800884e:	d80a      	bhi.n	8008866 <_printf_i+0x32>
 8008850:	2f00      	cmp	r7, #0
 8008852:	f000 80d9 	beq.w	8008a08 <_printf_i+0x1d4>
 8008856:	2f58      	cmp	r7, #88	; 0x58
 8008858:	f000 80a4 	beq.w	80089a4 <_printf_i+0x170>
 800885c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008860:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008864:	e03a      	b.n	80088dc <_printf_i+0xa8>
 8008866:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800886a:	2b15      	cmp	r3, #21
 800886c:	d8f6      	bhi.n	800885c <_printf_i+0x28>
 800886e:	a001      	add	r0, pc, #4	; (adr r0, 8008874 <_printf_i+0x40>)
 8008870:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8008874:	080088cd 	.word	0x080088cd
 8008878:	080088e1 	.word	0x080088e1
 800887c:	0800885d 	.word	0x0800885d
 8008880:	0800885d 	.word	0x0800885d
 8008884:	0800885d 	.word	0x0800885d
 8008888:	0800885d 	.word	0x0800885d
 800888c:	080088e1 	.word	0x080088e1
 8008890:	0800885d 	.word	0x0800885d
 8008894:	0800885d 	.word	0x0800885d
 8008898:	0800885d 	.word	0x0800885d
 800889c:	0800885d 	.word	0x0800885d
 80088a0:	080089ef 	.word	0x080089ef
 80088a4:	08008911 	.word	0x08008911
 80088a8:	080089d1 	.word	0x080089d1
 80088ac:	0800885d 	.word	0x0800885d
 80088b0:	0800885d 	.word	0x0800885d
 80088b4:	08008a11 	.word	0x08008a11
 80088b8:	0800885d 	.word	0x0800885d
 80088bc:	08008911 	.word	0x08008911
 80088c0:	0800885d 	.word	0x0800885d
 80088c4:	0800885d 	.word	0x0800885d
 80088c8:	080089d9 	.word	0x080089d9
 80088cc:	680b      	ldr	r3, [r1, #0]
 80088ce:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80088d2:	1d1a      	adds	r2, r3, #4
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	600a      	str	r2, [r1, #0]
 80088d8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80088dc:	2301      	movs	r3, #1
 80088de:	e0a4      	b.n	8008a2a <_printf_i+0x1f6>
 80088e0:	6825      	ldr	r5, [r4, #0]
 80088e2:	6808      	ldr	r0, [r1, #0]
 80088e4:	062e      	lsls	r6, r5, #24
 80088e6:	f100 0304 	add.w	r3, r0, #4
 80088ea:	d50a      	bpl.n	8008902 <_printf_i+0xce>
 80088ec:	6805      	ldr	r5, [r0, #0]
 80088ee:	600b      	str	r3, [r1, #0]
 80088f0:	2d00      	cmp	r5, #0
 80088f2:	da03      	bge.n	80088fc <_printf_i+0xc8>
 80088f4:	232d      	movs	r3, #45	; 0x2d
 80088f6:	426d      	negs	r5, r5
 80088f8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80088fc:	230a      	movs	r3, #10
 80088fe:	485e      	ldr	r0, [pc, #376]	; (8008a78 <_printf_i+0x244>)
 8008900:	e019      	b.n	8008936 <_printf_i+0x102>
 8008902:	f015 0f40 	tst.w	r5, #64	; 0x40
 8008906:	6805      	ldr	r5, [r0, #0]
 8008908:	600b      	str	r3, [r1, #0]
 800890a:	bf18      	it	ne
 800890c:	b22d      	sxthne	r5, r5
 800890e:	e7ef      	b.n	80088f0 <_printf_i+0xbc>
 8008910:	680b      	ldr	r3, [r1, #0]
 8008912:	6825      	ldr	r5, [r4, #0]
 8008914:	1d18      	adds	r0, r3, #4
 8008916:	6008      	str	r0, [r1, #0]
 8008918:	0628      	lsls	r0, r5, #24
 800891a:	d501      	bpl.n	8008920 <_printf_i+0xec>
 800891c:	681d      	ldr	r5, [r3, #0]
 800891e:	e002      	b.n	8008926 <_printf_i+0xf2>
 8008920:	0669      	lsls	r1, r5, #25
 8008922:	d5fb      	bpl.n	800891c <_printf_i+0xe8>
 8008924:	881d      	ldrh	r5, [r3, #0]
 8008926:	2f6f      	cmp	r7, #111	; 0x6f
 8008928:	bf0c      	ite	eq
 800892a:	2308      	moveq	r3, #8
 800892c:	230a      	movne	r3, #10
 800892e:	4852      	ldr	r0, [pc, #328]	; (8008a78 <_printf_i+0x244>)
 8008930:	2100      	movs	r1, #0
 8008932:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008936:	6866      	ldr	r6, [r4, #4]
 8008938:	2e00      	cmp	r6, #0
 800893a:	bfa8      	it	ge
 800893c:	6821      	ldrge	r1, [r4, #0]
 800893e:	60a6      	str	r6, [r4, #8]
 8008940:	bfa4      	itt	ge
 8008942:	f021 0104 	bicge.w	r1, r1, #4
 8008946:	6021      	strge	r1, [r4, #0]
 8008948:	b90d      	cbnz	r5, 800894e <_printf_i+0x11a>
 800894a:	2e00      	cmp	r6, #0
 800894c:	d04d      	beq.n	80089ea <_printf_i+0x1b6>
 800894e:	4616      	mov	r6, r2
 8008950:	fbb5 f1f3 	udiv	r1, r5, r3
 8008954:	fb03 5711 	mls	r7, r3, r1, r5
 8008958:	5dc7      	ldrb	r7, [r0, r7]
 800895a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800895e:	462f      	mov	r7, r5
 8008960:	42bb      	cmp	r3, r7
 8008962:	460d      	mov	r5, r1
 8008964:	d9f4      	bls.n	8008950 <_printf_i+0x11c>
 8008966:	2b08      	cmp	r3, #8
 8008968:	d10b      	bne.n	8008982 <_printf_i+0x14e>
 800896a:	6823      	ldr	r3, [r4, #0]
 800896c:	07df      	lsls	r7, r3, #31
 800896e:	d508      	bpl.n	8008982 <_printf_i+0x14e>
 8008970:	6923      	ldr	r3, [r4, #16]
 8008972:	6861      	ldr	r1, [r4, #4]
 8008974:	4299      	cmp	r1, r3
 8008976:	bfde      	ittt	le
 8008978:	2330      	movle	r3, #48	; 0x30
 800897a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800897e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008982:	1b92      	subs	r2, r2, r6
 8008984:	6122      	str	r2, [r4, #16]
 8008986:	464b      	mov	r3, r9
 8008988:	4621      	mov	r1, r4
 800898a:	4640      	mov	r0, r8
 800898c:	f8cd a000 	str.w	sl, [sp]
 8008990:	aa03      	add	r2, sp, #12
 8008992:	f7ff fedf 	bl	8008754 <_printf_common>
 8008996:	3001      	adds	r0, #1
 8008998:	d14c      	bne.n	8008a34 <_printf_i+0x200>
 800899a:	f04f 30ff 	mov.w	r0, #4294967295
 800899e:	b004      	add	sp, #16
 80089a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80089a4:	4834      	ldr	r0, [pc, #208]	; (8008a78 <_printf_i+0x244>)
 80089a6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80089aa:	680e      	ldr	r6, [r1, #0]
 80089ac:	6823      	ldr	r3, [r4, #0]
 80089ae:	f856 5b04 	ldr.w	r5, [r6], #4
 80089b2:	061f      	lsls	r7, r3, #24
 80089b4:	600e      	str	r6, [r1, #0]
 80089b6:	d514      	bpl.n	80089e2 <_printf_i+0x1ae>
 80089b8:	07d9      	lsls	r1, r3, #31
 80089ba:	bf44      	itt	mi
 80089bc:	f043 0320 	orrmi.w	r3, r3, #32
 80089c0:	6023      	strmi	r3, [r4, #0]
 80089c2:	b91d      	cbnz	r5, 80089cc <_printf_i+0x198>
 80089c4:	6823      	ldr	r3, [r4, #0]
 80089c6:	f023 0320 	bic.w	r3, r3, #32
 80089ca:	6023      	str	r3, [r4, #0]
 80089cc:	2310      	movs	r3, #16
 80089ce:	e7af      	b.n	8008930 <_printf_i+0xfc>
 80089d0:	6823      	ldr	r3, [r4, #0]
 80089d2:	f043 0320 	orr.w	r3, r3, #32
 80089d6:	6023      	str	r3, [r4, #0]
 80089d8:	2378      	movs	r3, #120	; 0x78
 80089da:	4828      	ldr	r0, [pc, #160]	; (8008a7c <_printf_i+0x248>)
 80089dc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80089e0:	e7e3      	b.n	80089aa <_printf_i+0x176>
 80089e2:	065e      	lsls	r6, r3, #25
 80089e4:	bf48      	it	mi
 80089e6:	b2ad      	uxthmi	r5, r5
 80089e8:	e7e6      	b.n	80089b8 <_printf_i+0x184>
 80089ea:	4616      	mov	r6, r2
 80089ec:	e7bb      	b.n	8008966 <_printf_i+0x132>
 80089ee:	680b      	ldr	r3, [r1, #0]
 80089f0:	6826      	ldr	r6, [r4, #0]
 80089f2:	1d1d      	adds	r5, r3, #4
 80089f4:	6960      	ldr	r0, [r4, #20]
 80089f6:	600d      	str	r5, [r1, #0]
 80089f8:	0635      	lsls	r5, r6, #24
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	d501      	bpl.n	8008a02 <_printf_i+0x1ce>
 80089fe:	6018      	str	r0, [r3, #0]
 8008a00:	e002      	b.n	8008a08 <_printf_i+0x1d4>
 8008a02:	0671      	lsls	r1, r6, #25
 8008a04:	d5fb      	bpl.n	80089fe <_printf_i+0x1ca>
 8008a06:	8018      	strh	r0, [r3, #0]
 8008a08:	2300      	movs	r3, #0
 8008a0a:	4616      	mov	r6, r2
 8008a0c:	6123      	str	r3, [r4, #16]
 8008a0e:	e7ba      	b.n	8008986 <_printf_i+0x152>
 8008a10:	680b      	ldr	r3, [r1, #0]
 8008a12:	1d1a      	adds	r2, r3, #4
 8008a14:	600a      	str	r2, [r1, #0]
 8008a16:	681e      	ldr	r6, [r3, #0]
 8008a18:	2100      	movs	r1, #0
 8008a1a:	4630      	mov	r0, r6
 8008a1c:	6862      	ldr	r2, [r4, #4]
 8008a1e:	f000 f8d9 	bl	8008bd4 <memchr>
 8008a22:	b108      	cbz	r0, 8008a28 <_printf_i+0x1f4>
 8008a24:	1b80      	subs	r0, r0, r6
 8008a26:	6060      	str	r0, [r4, #4]
 8008a28:	6863      	ldr	r3, [r4, #4]
 8008a2a:	6123      	str	r3, [r4, #16]
 8008a2c:	2300      	movs	r3, #0
 8008a2e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008a32:	e7a8      	b.n	8008986 <_printf_i+0x152>
 8008a34:	4632      	mov	r2, r6
 8008a36:	4649      	mov	r1, r9
 8008a38:	4640      	mov	r0, r8
 8008a3a:	6923      	ldr	r3, [r4, #16]
 8008a3c:	47d0      	blx	sl
 8008a3e:	3001      	adds	r0, #1
 8008a40:	d0ab      	beq.n	800899a <_printf_i+0x166>
 8008a42:	6823      	ldr	r3, [r4, #0]
 8008a44:	079b      	lsls	r3, r3, #30
 8008a46:	d413      	bmi.n	8008a70 <_printf_i+0x23c>
 8008a48:	68e0      	ldr	r0, [r4, #12]
 8008a4a:	9b03      	ldr	r3, [sp, #12]
 8008a4c:	4298      	cmp	r0, r3
 8008a4e:	bfb8      	it	lt
 8008a50:	4618      	movlt	r0, r3
 8008a52:	e7a4      	b.n	800899e <_printf_i+0x16a>
 8008a54:	2301      	movs	r3, #1
 8008a56:	4632      	mov	r2, r6
 8008a58:	4649      	mov	r1, r9
 8008a5a:	4640      	mov	r0, r8
 8008a5c:	47d0      	blx	sl
 8008a5e:	3001      	adds	r0, #1
 8008a60:	d09b      	beq.n	800899a <_printf_i+0x166>
 8008a62:	3501      	adds	r5, #1
 8008a64:	68e3      	ldr	r3, [r4, #12]
 8008a66:	9903      	ldr	r1, [sp, #12]
 8008a68:	1a5b      	subs	r3, r3, r1
 8008a6a:	42ab      	cmp	r3, r5
 8008a6c:	dcf2      	bgt.n	8008a54 <_printf_i+0x220>
 8008a6e:	e7eb      	b.n	8008a48 <_printf_i+0x214>
 8008a70:	2500      	movs	r5, #0
 8008a72:	f104 0619 	add.w	r6, r4, #25
 8008a76:	e7f5      	b.n	8008a64 <_printf_i+0x230>
 8008a78:	08009559 	.word	0x08009559
 8008a7c:	0800956a 	.word	0x0800956a

08008a80 <_sbrk_r>:
 8008a80:	b538      	push	{r3, r4, r5, lr}
 8008a82:	2300      	movs	r3, #0
 8008a84:	4d05      	ldr	r5, [pc, #20]	; (8008a9c <_sbrk_r+0x1c>)
 8008a86:	4604      	mov	r4, r0
 8008a88:	4608      	mov	r0, r1
 8008a8a:	602b      	str	r3, [r5, #0]
 8008a8c:	f7f9 f892 	bl	8001bb4 <_sbrk>
 8008a90:	1c43      	adds	r3, r0, #1
 8008a92:	d102      	bne.n	8008a9a <_sbrk_r+0x1a>
 8008a94:	682b      	ldr	r3, [r5, #0]
 8008a96:	b103      	cbz	r3, 8008a9a <_sbrk_r+0x1a>
 8008a98:	6023      	str	r3, [r4, #0]
 8008a9a:	bd38      	pop	{r3, r4, r5, pc}
 8008a9c:	200008a4 	.word	0x200008a4

08008aa0 <__sread>:
 8008aa0:	b510      	push	{r4, lr}
 8008aa2:	460c      	mov	r4, r1
 8008aa4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008aa8:	f000 f8ae 	bl	8008c08 <_read_r>
 8008aac:	2800      	cmp	r0, #0
 8008aae:	bfab      	itete	ge
 8008ab0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008ab2:	89a3      	ldrhlt	r3, [r4, #12]
 8008ab4:	181b      	addge	r3, r3, r0
 8008ab6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008aba:	bfac      	ite	ge
 8008abc:	6563      	strge	r3, [r4, #84]	; 0x54
 8008abe:	81a3      	strhlt	r3, [r4, #12]
 8008ac0:	bd10      	pop	{r4, pc}

08008ac2 <__swrite>:
 8008ac2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ac6:	461f      	mov	r7, r3
 8008ac8:	898b      	ldrh	r3, [r1, #12]
 8008aca:	4605      	mov	r5, r0
 8008acc:	05db      	lsls	r3, r3, #23
 8008ace:	460c      	mov	r4, r1
 8008ad0:	4616      	mov	r6, r2
 8008ad2:	d505      	bpl.n	8008ae0 <__swrite+0x1e>
 8008ad4:	2302      	movs	r3, #2
 8008ad6:	2200      	movs	r2, #0
 8008ad8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008adc:	f000 f868 	bl	8008bb0 <_lseek_r>
 8008ae0:	89a3      	ldrh	r3, [r4, #12]
 8008ae2:	4632      	mov	r2, r6
 8008ae4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008ae8:	81a3      	strh	r3, [r4, #12]
 8008aea:	4628      	mov	r0, r5
 8008aec:	463b      	mov	r3, r7
 8008aee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008af2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008af6:	f000 b817 	b.w	8008b28 <_write_r>

08008afa <__sseek>:
 8008afa:	b510      	push	{r4, lr}
 8008afc:	460c      	mov	r4, r1
 8008afe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b02:	f000 f855 	bl	8008bb0 <_lseek_r>
 8008b06:	1c43      	adds	r3, r0, #1
 8008b08:	89a3      	ldrh	r3, [r4, #12]
 8008b0a:	bf15      	itete	ne
 8008b0c:	6560      	strne	r0, [r4, #84]	; 0x54
 8008b0e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008b12:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008b16:	81a3      	strheq	r3, [r4, #12]
 8008b18:	bf18      	it	ne
 8008b1a:	81a3      	strhne	r3, [r4, #12]
 8008b1c:	bd10      	pop	{r4, pc}

08008b1e <__sclose>:
 8008b1e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b22:	f000 b813 	b.w	8008b4c <_close_r>
	...

08008b28 <_write_r>:
 8008b28:	b538      	push	{r3, r4, r5, lr}
 8008b2a:	4604      	mov	r4, r0
 8008b2c:	4608      	mov	r0, r1
 8008b2e:	4611      	mov	r1, r2
 8008b30:	2200      	movs	r2, #0
 8008b32:	4d05      	ldr	r5, [pc, #20]	; (8008b48 <_write_r+0x20>)
 8008b34:	602a      	str	r2, [r5, #0]
 8008b36:	461a      	mov	r2, r3
 8008b38:	f7f8 ffe2 	bl	8001b00 <_write>
 8008b3c:	1c43      	adds	r3, r0, #1
 8008b3e:	d102      	bne.n	8008b46 <_write_r+0x1e>
 8008b40:	682b      	ldr	r3, [r5, #0]
 8008b42:	b103      	cbz	r3, 8008b46 <_write_r+0x1e>
 8008b44:	6023      	str	r3, [r4, #0]
 8008b46:	bd38      	pop	{r3, r4, r5, pc}
 8008b48:	200008a4 	.word	0x200008a4

08008b4c <_close_r>:
 8008b4c:	b538      	push	{r3, r4, r5, lr}
 8008b4e:	2300      	movs	r3, #0
 8008b50:	4d05      	ldr	r5, [pc, #20]	; (8008b68 <_close_r+0x1c>)
 8008b52:	4604      	mov	r4, r0
 8008b54:	4608      	mov	r0, r1
 8008b56:	602b      	str	r3, [r5, #0]
 8008b58:	f7f8 fffc 	bl	8001b54 <_close>
 8008b5c:	1c43      	adds	r3, r0, #1
 8008b5e:	d102      	bne.n	8008b66 <_close_r+0x1a>
 8008b60:	682b      	ldr	r3, [r5, #0]
 8008b62:	b103      	cbz	r3, 8008b66 <_close_r+0x1a>
 8008b64:	6023      	str	r3, [r4, #0]
 8008b66:	bd38      	pop	{r3, r4, r5, pc}
 8008b68:	200008a4 	.word	0x200008a4

08008b6c <_fstat_r>:
 8008b6c:	b538      	push	{r3, r4, r5, lr}
 8008b6e:	2300      	movs	r3, #0
 8008b70:	4d06      	ldr	r5, [pc, #24]	; (8008b8c <_fstat_r+0x20>)
 8008b72:	4604      	mov	r4, r0
 8008b74:	4608      	mov	r0, r1
 8008b76:	4611      	mov	r1, r2
 8008b78:	602b      	str	r3, [r5, #0]
 8008b7a:	f7f8 fff6 	bl	8001b6a <_fstat>
 8008b7e:	1c43      	adds	r3, r0, #1
 8008b80:	d102      	bne.n	8008b88 <_fstat_r+0x1c>
 8008b82:	682b      	ldr	r3, [r5, #0]
 8008b84:	b103      	cbz	r3, 8008b88 <_fstat_r+0x1c>
 8008b86:	6023      	str	r3, [r4, #0]
 8008b88:	bd38      	pop	{r3, r4, r5, pc}
 8008b8a:	bf00      	nop
 8008b8c:	200008a4 	.word	0x200008a4

08008b90 <_isatty_r>:
 8008b90:	b538      	push	{r3, r4, r5, lr}
 8008b92:	2300      	movs	r3, #0
 8008b94:	4d05      	ldr	r5, [pc, #20]	; (8008bac <_isatty_r+0x1c>)
 8008b96:	4604      	mov	r4, r0
 8008b98:	4608      	mov	r0, r1
 8008b9a:	602b      	str	r3, [r5, #0]
 8008b9c:	f7f8 fff4 	bl	8001b88 <_isatty>
 8008ba0:	1c43      	adds	r3, r0, #1
 8008ba2:	d102      	bne.n	8008baa <_isatty_r+0x1a>
 8008ba4:	682b      	ldr	r3, [r5, #0]
 8008ba6:	b103      	cbz	r3, 8008baa <_isatty_r+0x1a>
 8008ba8:	6023      	str	r3, [r4, #0]
 8008baa:	bd38      	pop	{r3, r4, r5, pc}
 8008bac:	200008a4 	.word	0x200008a4

08008bb0 <_lseek_r>:
 8008bb0:	b538      	push	{r3, r4, r5, lr}
 8008bb2:	4604      	mov	r4, r0
 8008bb4:	4608      	mov	r0, r1
 8008bb6:	4611      	mov	r1, r2
 8008bb8:	2200      	movs	r2, #0
 8008bba:	4d05      	ldr	r5, [pc, #20]	; (8008bd0 <_lseek_r+0x20>)
 8008bbc:	602a      	str	r2, [r5, #0]
 8008bbe:	461a      	mov	r2, r3
 8008bc0:	f7f8 ffec 	bl	8001b9c <_lseek>
 8008bc4:	1c43      	adds	r3, r0, #1
 8008bc6:	d102      	bne.n	8008bce <_lseek_r+0x1e>
 8008bc8:	682b      	ldr	r3, [r5, #0]
 8008bca:	b103      	cbz	r3, 8008bce <_lseek_r+0x1e>
 8008bcc:	6023      	str	r3, [r4, #0]
 8008bce:	bd38      	pop	{r3, r4, r5, pc}
 8008bd0:	200008a4 	.word	0x200008a4

08008bd4 <memchr>:
 8008bd4:	4603      	mov	r3, r0
 8008bd6:	b510      	push	{r4, lr}
 8008bd8:	b2c9      	uxtb	r1, r1
 8008bda:	4402      	add	r2, r0
 8008bdc:	4293      	cmp	r3, r2
 8008bde:	4618      	mov	r0, r3
 8008be0:	d101      	bne.n	8008be6 <memchr+0x12>
 8008be2:	2000      	movs	r0, #0
 8008be4:	e003      	b.n	8008bee <memchr+0x1a>
 8008be6:	7804      	ldrb	r4, [r0, #0]
 8008be8:	3301      	adds	r3, #1
 8008bea:	428c      	cmp	r4, r1
 8008bec:	d1f6      	bne.n	8008bdc <memchr+0x8>
 8008bee:	bd10      	pop	{r4, pc}

08008bf0 <__malloc_lock>:
 8008bf0:	4801      	ldr	r0, [pc, #4]	; (8008bf8 <__malloc_lock+0x8>)
 8008bf2:	f7ff bb4b 	b.w	800828c <__retarget_lock_acquire_recursive>
 8008bf6:	bf00      	nop
 8008bf8:	2000089c 	.word	0x2000089c

08008bfc <__malloc_unlock>:
 8008bfc:	4801      	ldr	r0, [pc, #4]	; (8008c04 <__malloc_unlock+0x8>)
 8008bfe:	f7ff bb46 	b.w	800828e <__retarget_lock_release_recursive>
 8008c02:	bf00      	nop
 8008c04:	2000089c 	.word	0x2000089c

08008c08 <_read_r>:
 8008c08:	b538      	push	{r3, r4, r5, lr}
 8008c0a:	4604      	mov	r4, r0
 8008c0c:	4608      	mov	r0, r1
 8008c0e:	4611      	mov	r1, r2
 8008c10:	2200      	movs	r2, #0
 8008c12:	4d05      	ldr	r5, [pc, #20]	; (8008c28 <_read_r+0x20>)
 8008c14:	602a      	str	r2, [r5, #0]
 8008c16:	461a      	mov	r2, r3
 8008c18:	f7f8 ff54 	bl	8001ac4 <_read>
 8008c1c:	1c43      	adds	r3, r0, #1
 8008c1e:	d102      	bne.n	8008c26 <_read_r+0x1e>
 8008c20:	682b      	ldr	r3, [r5, #0]
 8008c22:	b103      	cbz	r3, 8008c26 <_read_r+0x1e>
 8008c24:	6023      	str	r3, [r4, #0]
 8008c26:	bd38      	pop	{r3, r4, r5, pc}
 8008c28:	200008a4 	.word	0x200008a4

08008c2c <_init>:
 8008c2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c2e:	bf00      	nop
 8008c30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c32:	bc08      	pop	{r3}
 8008c34:	469e      	mov	lr, r3
 8008c36:	4770      	bx	lr

08008c38 <_fini>:
 8008c38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c3a:	bf00      	nop
 8008c3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c3e:	bc08      	pop	{r3}
 8008c40:	469e      	mov	lr, r3
 8008c42:	4770      	bx	lr
