PPA Report for FSM-Controlled Subtractor
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 9
FF Count: 9
IO Count: 26
Cell Count: 86

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 1098.90 MHz
Reg-to-Reg Critical Path Delay: 0.689 ns

POWER METRICS:
-------------
Total Power Consumption: 0.454 W
