read -sv run_verilog_mid/adder_32b_10_86_10bf0313b9670b453e288370426ff01a.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_86_10bf0313b9670b453e288370426ff01a_yosys.v
