INFO: [VRFC 10-2263] Analyzing Verilog file "D:/record_CNN/convolution512x512_V2/convolution512x512_V2.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/record_CNN/convolution512x512_V2/convolution512x512_V2.srcs/sources_1/new/Topmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Topmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/record_CNN/convolution512x512_V2/convolution512x512_V2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/record_CNN/convolution512x512_V2/convolution512x512_V2.srcs/sources_1/new/conv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/record_CNN/convolution512x512_V2/convolution512x512_V2.srcs/sources_1/new/linebuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module linebuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/record_CNN/convolution512x512_V2/convolution512x512_V2.srcs/sim_1/new/Topmodule_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Topmodule_tb
