Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2015.3/bin/unwrapped/lnx64.o/xelab -wto 3b6cfa4925c64777a0b0c36f0acfbb75 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RET_TFlipFlopSim_behav xil_defaultlib.RET_TFlipFlopSim xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RET_TFlipFlop
Compiling module xil_defaultlib.RET_TFlipFlopSim
Compiling module xil_defaultlib.glbl
Built simulation snapshot RET_TFlipFlopSim_behav
