#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Oct 25 09:39:12 2022
# Process ID: 3003117
# Current directory: /home/mitrelab/VivadoProjects/ArtyS7_RO/ArtyS7_RO.runs/synth_1
# Command line: vivado -log ringoscillator.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ringoscillator.tcl
# Log file: /home/mitrelab/VivadoProjects/ArtyS7_RO/ArtyS7_RO.runs/synth_1/ringoscillator.vds
# Journal file: /home/mitrelab/VivadoProjects/ArtyS7_RO/ArtyS7_RO.runs/synth_1/vivado.jou
# Running On: mitrelab-OptiPlex-5050, OS: Linux, CPU Frequency: 3400.000 MHz, CPU Physical cores: 4, Host memory: 8193 MB
#-----------------------------------------------------------
source ringoscillator.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/mitrelab/VivadoProjects/ArtyS7_RO/ArtyS7_RO.srcs/utils_1/imports/synth_1/ringoscillator.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/mitrelab/VivadoProjects/ArtyS7_RO/ArtyS7_RO.srcs/utils_1/imports/synth_1/ringoscillator.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top ringoscillator -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3003140
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 2623.645 ; gain = 0.000 ; free physical = 173 ; free virtual = 2821
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ringoscillator' [/home/mitrelab/VivadoProjects/ArtyS7_RO/ArtyS7_RO.srcs/sources_1/new/ringoscillator.v:23]
INFO: [Synth 8-6157] synthesizing module 'notgate' [/home/mitrelab/VivadoProjects/ArtyS7_RO/ArtyS7_RO.srcs/sources_1/new/notgate.v:23]
INFO: [Synth 8-6155] done synthesizing module 'notgate' (0#1) [/home/mitrelab/VivadoProjects/ArtyS7_RO/ArtyS7_RO.srcs/sources_1/new/notgate.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ringoscillator' (0#1) [/home/mitrelab/VivadoProjects/ArtyS7_RO/ArtyS7_RO.srcs/sources_1/new/ringoscillator.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:28 . Memory (MB): peak = 2623.645 ; gain = 0.000 ; free physical = 1243 ; free virtual = 3622
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:29 . Memory (MB): peak = 2623.645 ; gain = 0.000 ; free physical = 1305 ; free virtual = 3622
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:29 . Memory (MB): peak = 2623.645 ; gain = 0.000 ; free physical = 1305 ; free virtual = 3622
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2623.645 ; gain = 0.000 ; free physical = 1333 ; free virtual = 3650
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/mitrelab/Desktop/Arty-S7-50-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [/home/mitrelab/Desktop/Arty-S7-50-Master.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mitrelab/Desktop/Arty-S7-50-Master.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [/home/mitrelab/Desktop/Arty-S7-50-Master.xdc:104]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [/home/mitrelab/Desktop/Arty-S7-50-Master.xdc:104]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'cnt'. [/home/mitrelab/Desktop/Arty-S7-50-Master.xdc:203]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mitrelab/Desktop/Arty-S7-50-Master.xdc:203]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/mitrelab/Desktop/Arty-S7-50-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/mitrelab/Desktop/Arty-S7-50-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ringoscillator_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ringoscillator_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2655.660 ; gain = 0.000 ; free physical = 1225 ; free virtual = 3563
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2655.660 ; gain = 0.000 ; free physical = 1225 ; free virtual = 3563
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
