$date
	Sun Oct 23 08:21:45 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#536392
b1000 !
1"
#536394
b1000 &
b1000 %
1$
#536395
0"
#536398
b100 &
b100 %
#536402
b10 &
b10 %
#536406
b1 &
1#
b1 %
#536410
b0 &
b0 %
0#
0$
#1497015
b10111 !
1"
#1497018
b10111 &
b10111 %
1$
#1497019
0"
#1497022
b1000110 &
b1000110 %
#1497026
b100011 &
b100011 %
#1497030
b1101010 &
b1101010 %
#1497034
b110101 &
b110101 %
#1497038
b10100000 &
b10100000 %
#1497042
b1010000 &
b1010000 %
#1497046
b101000 &
b101000 %
#1497050
b10100 &
b10100 %
#1497054
b1010 &
b1010 %
#1497058
b101 &
b101 %
#1497062
b10000 &
b10000 %
#1497066
b1000 &
b1000 %
#1497070
b100 &
b100 %
#1497074
b10 &
b10 %
#1497078
b1 &
1#
b1 %
#1497082
b0 &
b0 %
0#
0$
#2497704
b10 !
1"
#2497706
b10 &
b10 %
1$
#2497707
0"
#2497710
b1 &
1#
b1 %
#2497714
b0 &
b0 %
0#
0$
#4500012
