{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1609084363736 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609084363736 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 27 17:52:43 2020 " "Processing started: Sun Dec 27 17:52:43 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609084363736 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609084363736 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Test -c Test " "Command: quartus_map --read_settings_files=on --write_settings_files=off Test -c Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609084363736 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1609084363991 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1609084363991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 1 1 " "Found 1 design units, including 1 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 Test " "Found entity 1: Test" {  } { { "Test.v" "" { Text "C:/Users/DELL/Desktop/FPGA/Test/Test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609084374166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609084374166 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "My_Or.v " "Can't analyze file -- file My_Or.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1609084374167 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Test " "Elaborating entity \"Test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1609084374200 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Test.v(19) " "Verilog HDL assignment warning at Test.v(19): truncated value with size 32 to match size of target (4)" {  } { { "Test.v" "" { Text "C:/Users/DELL/Desktop/FPGA/Test/Test.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609084374201 "|Test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "i=          0,a=....,b=....,S=000,Ci=0,G=....,Co=. Test.v(20) " "Verilog HDL Display System Task info at Test.v(20): i=          0,a=....,b=....,S=000,Ci=0,G=....,Co=." {  } { { "Test.v" "" { Text "C:/Users/DELL/Desktop/FPGA/Test/Test.v" 20 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609084374201 "|Test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "i=          1,a=....,b=....,S=000,Ci=1,G=....,Co=. Test.v(20) " "Verilog HDL Display System Task info at Test.v(20): i=          1,a=....,b=....,S=000,Ci=1,G=....,Co=." {  } { { "Test.v" "" { Text "C:/Users/DELL/Desktop/FPGA/Test/Test.v" 20 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609084374201 "|Test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "i=          2,a=....,b=....,S=001,Ci=0,G=....,Co=. Test.v(20) " "Verilog HDL Display System Task info at Test.v(20): i=          2,a=....,b=....,S=001,Ci=0,G=....,Co=." {  } { { "Test.v" "" { Text "C:/Users/DELL/Desktop/FPGA/Test/Test.v" 20 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609084374201 "|Test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "i=          3,a=....,b=....,S=001,Ci=1,G=....,Co=. Test.v(20) " "Verilog HDL Display System Task info at Test.v(20): i=          3,a=....,b=....,S=001,Ci=1,G=....,Co=." {  } { { "Test.v" "" { Text "C:/Users/DELL/Desktop/FPGA/Test/Test.v" 20 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609084374201 "|Test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "i=          4,a=....,b=....,S=010,Ci=0,G=....,Co=. Test.v(20) " "Verilog HDL Display System Task info at Test.v(20): i=          4,a=....,b=....,S=010,Ci=0,G=....,Co=." {  } { { "Test.v" "" { Text "C:/Users/DELL/Desktop/FPGA/Test/Test.v" 20 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609084374201 "|Test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "i=          5,a=....,b=....,S=010,Ci=1,G=....,Co=. Test.v(20) " "Verilog HDL Display System Task info at Test.v(20): i=          5,a=....,b=....,S=010,Ci=1,G=....,Co=." {  } { { "Test.v" "" { Text "C:/Users/DELL/Desktop/FPGA/Test/Test.v" 20 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609084374201 "|Test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "i=          6,a=....,b=....,S=011,Ci=0,G=....,Co=. Test.v(20) " "Verilog HDL Display System Task info at Test.v(20): i=          6,a=....,b=....,S=011,Ci=0,G=....,Co=." {  } { { "Test.v" "" { Text "C:/Users/DELL/Desktop/FPGA/Test/Test.v" 20 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609084374202 "|Test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "i=          7,a=....,b=....,S=011,Ci=1,G=....,Co=. Test.v(20) " "Verilog HDL Display System Task info at Test.v(20): i=          7,a=....,b=....,S=011,Ci=1,G=....,Co=." {  } { { "Test.v" "" { Text "C:/Users/DELL/Desktop/FPGA/Test/Test.v" 20 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609084374202 "|Test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "i=          8,a=....,b=....,S=100,Ci=0,G=....,Co=. Test.v(20) " "Verilog HDL Display System Task info at Test.v(20): i=          8,a=....,b=....,S=100,Ci=0,G=....,Co=." {  } { { "Test.v" "" { Text "C:/Users/DELL/Desktop/FPGA/Test/Test.v" 20 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609084374202 "|Test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "i=          9,a=....,b=....,S=100,Ci=1,G=....,Co=. Test.v(20) " "Verilog HDL Display System Task info at Test.v(20): i=          9,a=....,b=....,S=100,Ci=1,G=....,Co=." {  } { { "Test.v" "" { Text "C:/Users/DELL/Desktop/FPGA/Test/Test.v" 20 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609084374202 "|Test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "i=         10,a=....,b=....,S=101,Ci=0,G=....,Co=. Test.v(20) " "Verilog HDL Display System Task info at Test.v(20): i=         10,a=....,b=....,S=101,Ci=0,G=....,Co=." {  } { { "Test.v" "" { Text "C:/Users/DELL/Desktop/FPGA/Test/Test.v" 20 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609084374202 "|Test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "i=         11,a=....,b=....,S=101,Ci=1,G=....,Co=. Test.v(20) " "Verilog HDL Display System Task info at Test.v(20): i=         11,a=....,b=....,S=101,Ci=1,G=....,Co=." {  } { { "Test.v" "" { Text "C:/Users/DELL/Desktop/FPGA/Test/Test.v" 20 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609084374202 "|Test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "i=         12,a=....,b=....,S=110,Ci=0,G=....,Co=. Test.v(20) " "Verilog HDL Display System Task info at Test.v(20): i=         12,a=....,b=....,S=110,Ci=0,G=....,Co=." {  } { { "Test.v" "" { Text "C:/Users/DELL/Desktop/FPGA/Test/Test.v" 20 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609084374202 "|Test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "i=         13,a=....,b=....,S=110,Ci=1,G=....,Co=. Test.v(20) " "Verilog HDL Display System Task info at Test.v(20): i=         13,a=....,b=....,S=110,Ci=1,G=....,Co=." {  } { { "Test.v" "" { Text "C:/Users/DELL/Desktop/FPGA/Test/Test.v" 20 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609084374203 "|Test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "i=         14,a=....,b=....,S=111,Ci=0,G=....,Co=. Test.v(20) " "Verilog HDL Display System Task info at Test.v(20): i=         14,a=....,b=....,S=111,Ci=0,G=....,Co=." {  } { { "Test.v" "" { Text "C:/Users/DELL/Desktop/FPGA/Test/Test.v" 20 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609084374203 "|Test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "i=         15,a=....,b=....,S=111,Ci=1,G=....,Co=. Test.v(20) " "Verilog HDL Display System Task info at Test.v(20): i=         15,a=....,b=....,S=111,Ci=1,G=....,Co=." {  } { { "Test.v" "" { Text "C:/Users/DELL/Desktop/FPGA/Test/Test.v" 20 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609084374203 "|Test"}
{ "Warning" "WSGN_SEARCH_FILE" "alu.v 1 1 " "Using design file alu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.v" "" { Text "C:/Users/DELL/Desktop/FPGA/Test/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609084374231 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1609084374231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu1\"" {  } { { "Test.v" "alu1" { Text "C:/Users/DELL/Desktop/FPGA/Test/Test.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609084374231 ""}
{ "Warning" "WSGN_SEARCH_FILE" "arithmetic_part.v 1 1 " "Using design file arithmetic_part.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 arithmetic_part " "Found entity 1: arithmetic_part" {  } { { "arithmetic_part.v" "" { Text "C:/Users/DELL/Desktop/FPGA/Test/arithmetic_part.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609084374240 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1609084374240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arithmetic_part ALU:alu1\|arithmetic_part:AP " "Elaborating entity \"arithmetic_part\" for hierarchy \"ALU:alu1\|arithmetic_part:AP\"" {  } { { "alu.v" "AP" { Text "C:/Users/DELL/Desktop/FPGA/Test/alu.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609084374241 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b_input_logic.v 1 1 " "Using design file b_input_logic.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 B_input_logic " "Found entity 1: B_input_logic" {  } { { "b_input_logic.v" "" { Text "C:/Users/DELL/Desktop/FPGA/Test/b_input_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609084374249 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1609084374249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "B_input_logic ALU:alu1\|arithmetic_part:AP\|B_input_logic:Bil1 " "Elaborating entity \"B_input_logic\" for hierarchy \"ALU:alu1\|arithmetic_part:AP\|B_input_logic:Bil1\"" {  } { { "arithmetic_part.v" "Bil1" { Text "C:/Users/DELL/Desktop/FPGA/Test/arithmetic_part.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609084374249 ""}
{ "Warning" "WSGN_SEARCH_FILE" "full_adder.v 1 1 " "Using design file full_adder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "C:/Users/DELL/Desktop/FPGA/Test/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609084374258 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1609084374258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder ALU:alu1\|arithmetic_part:AP\|full_adder:fa1 " "Elaborating entity \"full_adder\" for hierarchy \"ALU:alu1\|arithmetic_part:AP\|full_adder:fa1\"" {  } { { "arithmetic_part.v" "fa1" { Text "C:/Users/DELL/Desktop/FPGA/Test/arithmetic_part.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609084374259 ""}
{ "Warning" "WSGN_SEARCH_FILE" "logic_part.v 1 1 " "Using design file logic_part.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 logic_part " "Found entity 1: logic_part" {  } { { "logic_part.v" "" { Text "C:/Users/DELL/Desktop/FPGA/Test/logic_part.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609084374266 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1609084374266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_part ALU:alu1\|logic_part:LP " "Elaborating entity \"logic_part\" for hierarchy \"ALU:alu1\|logic_part:LP\"" {  } { { "alu.v" "LP" { Text "C:/Users/DELL/Desktop/FPGA/Test/alu.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609084374266 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1609084374862 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609084374862 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1609084374930 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1609084374930 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1609084374930 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4734 " "Peak virtual memory: 4734 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609084374980 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 27 17:52:54 2020 " "Processing ended: Sun Dec 27 17:52:54 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609084374980 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609084374980 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609084374980 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1609084374980 ""}
