// Seed: 2970031301
module module_0;
  wire id_2, id_3 = id_3, id_4, id_5, id_6, id_7;
  uwire  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  =  id_10  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  =  1  ,  id_23  ,  id_24  =  1  ;
  wire id_25;
  wire id_26;
endmodule
module module_1 (
    input uwire id_0,
    input tri   id_1
);
  wire id_3;
  tri0 id_4 = -id_4 ? id_4 : 1;
  always assume (1);
  module_0();
endmodule
