#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001e4475cfe00 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001e44760cfc0_0 .net "PC", 31 0, v000001e447607990_0;  1 drivers
v000001e44760d2e0_0 .var "clk", 0 0;
v000001e44760ce80_0 .net "clkout", 0 0, L_000001e44760e260;  1 drivers
v000001e44760d560_0 .net "cycles_consumed", 31 0, v000001e44760b550_0;  1 drivers
v000001e44760c520_0 .var "rst", 0 0;
S_000001e447572d00 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001e4475cfe00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001e4475e68e0 .param/l "RType" 0 4 2, C4<000000>;
P_000001e4475e6918 .param/l "add" 0 4 5, C4<100000>;
P_000001e4475e6950 .param/l "addi" 0 4 8, C4<001000>;
P_000001e4475e6988 .param/l "addu" 0 4 5, C4<100001>;
P_000001e4475e69c0 .param/l "and_" 0 4 5, C4<100100>;
P_000001e4475e69f8 .param/l "andi" 0 4 8, C4<001100>;
P_000001e4475e6a30 .param/l "beq" 0 4 10, C4<000100>;
P_000001e4475e6a68 .param/l "bne" 0 4 10, C4<000101>;
P_000001e4475e6aa0 .param/l "handler_addr" 0 3 4, C4<00000000000000000000001111101000>;
P_000001e4475e6ad8 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001e4475e6b10 .param/l "j" 0 4 12, C4<000010>;
P_000001e4475e6b48 .param/l "jal" 0 4 12, C4<000011>;
P_000001e4475e6b80 .param/l "jr" 0 4 6, C4<001000>;
P_000001e4475e6bb8 .param/l "lw" 0 4 8, C4<100011>;
P_000001e4475e6bf0 .param/l "nor_" 0 4 5, C4<100111>;
P_000001e4475e6c28 .param/l "or_" 0 4 5, C4<100101>;
P_000001e4475e6c60 .param/l "ori" 0 4 8, C4<001101>;
P_000001e4475e6c98 .param/l "sgt" 0 4 6, C4<101011>;
P_000001e4475e6cd0 .param/l "sll" 0 4 6, C4<000000>;
P_000001e4475e6d08 .param/l "slt" 0 4 5, C4<101010>;
P_000001e4475e6d40 .param/l "slti" 0 4 8, C4<101010>;
P_000001e4475e6d78 .param/l "srl" 0 4 6, C4<000010>;
P_000001e4475e6db0 .param/l "sub" 0 4 5, C4<100010>;
P_000001e4475e6de8 .param/l "subu" 0 4 5, C4<100011>;
P_000001e4475e6e20 .param/l "sw" 0 4 8, C4<101011>;
P_000001e4475e6e58 .param/l "xor_" 0 4 5, C4<100110>;
P_000001e4475e6e90 .param/l "xori" 0 4 8, C4<001110>;
L_000001e4475b6bf0 .functor NOT 1, v000001e44760c520_0, C4<0>, C4<0>, C4<0>;
L_000001e44760e180 .functor NOT 1, v000001e44760c520_0, C4<0>, C4<0>, C4<0>;
L_000001e44760e1f0 .functor NOT 1, v000001e44760c520_0, C4<0>, C4<0>, C4<0>;
L_000001e44760e7a0 .functor NOT 1, v000001e44760c520_0, C4<0>, C4<0>, C4<0>;
L_000001e44760dbd0 .functor NOT 1, v000001e44760c520_0, C4<0>, C4<0>, C4<0>;
L_000001e44760e0a0 .functor NOT 1, v000001e44760c520_0, C4<0>, C4<0>, C4<0>;
L_000001e44760e6c0 .functor NOT 1, v000001e44760c520_0, C4<0>, C4<0>, C4<0>;
L_000001e44760dcb0 .functor NOT 1, v000001e44760c520_0, C4<0>, C4<0>, C4<0>;
L_000001e44760e260 .functor OR 1, v000001e44760d2e0_0, v000001e4475d4cb0_0, C4<0>, C4<0>;
L_000001e44760e110 .functor OR 1, L_000001e44760c660, L_000001e44760c700, C4<0>, C4<0>;
L_000001e44760e730 .functor AND 1, L_000001e44760c840, L_000001e44760d740, C4<1>, C4<1>;
L_000001e44760e340 .functor NOT 1, v000001e44760c520_0, C4<0>, C4<0>, C4<0>;
L_000001e44760dee0 .functor OR 1, L_000001e4476a6600, L_000001e4476a8040, C4<0>, C4<0>;
L_000001e44760e3b0 .functor OR 1, L_000001e44760dee0, L_000001e4476a7000, C4<0>, C4<0>;
L_000001e44760e9d0 .functor OR 1, L_000001e4476a6740, L_000001e4476a7c80, C4<0>, C4<0>;
L_000001e44760e420 .functor AND 1, L_000001e4476a8360, L_000001e44760e9d0, C4<1>, C4<1>;
L_000001e44760de70 .functor OR 1, L_000001e4476a6c40, L_000001e4476a7140, C4<0>, C4<0>;
L_000001e44760df50 .functor AND 1, L_000001e4476a6ba0, L_000001e44760de70, C4<1>, C4<1>;
L_000001e44760e810 .functor NOT 1, L_000001e44760e260, C4<0>, C4<0>, C4<0>;
v000001e447606ef0_0 .net "ALUOp", 3 0, v000001e4475d65b0_0;  1 drivers
v000001e447607490_0 .net "ALUResult", 31 0, v000001e447603d60_0;  1 drivers
v000001e447606db0_0 .net "ALUSrc", 0 0, v000001e4475d59d0_0;  1 drivers
v000001e447606810_0 .net "ALUin2", 31 0, L_000001e4476a69c0;  1 drivers
v000001e447606e50_0 .net "MemReadEn", 0 0, v000001e4475d6470_0;  1 drivers
v000001e447605b90_0 .net "MemWriteEn", 0 0, v000001e4475d4710_0;  1 drivers
v000001e447605cd0_0 .net "MemtoReg", 0 0, v000001e4475d5a70_0;  1 drivers
v000001e4476078f0_0 .net "PC", 31 0, v000001e447607990_0;  alias, 1 drivers
v000001e447607850_0 .net "PCPlus1", 31 0, L_000001e44760cac0;  1 drivers
v000001e447605d70_0 .net "PCsrc", 1 0, v000001e447604120_0;  1 drivers
v000001e447606630_0 .net "RegDst", 0 0, v000001e4475d5750_0;  1 drivers
v000001e4476072b0_0 .net "RegWriteEn", 0 0, v000001e4475d4b70_0;  1 drivers
v000001e4476063b0_0 .net "WriteRegister", 4 0, L_000001e4476a64c0;  1 drivers
v000001e447607350_0 .net *"_ivl_0", 0 0, L_000001e4475b6bf0;  1 drivers
L_000001e44764e4a0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001e447606450_0 .net/2u *"_ivl_10", 4 0, L_000001e44764e4a0;  1 drivers
L_000001e44764e890 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e447607030_0 .net *"_ivl_101", 15 0, L_000001e44764e890;  1 drivers
v000001e4476073f0_0 .net *"_ivl_102", 31 0, L_000001e44760d1a0;  1 drivers
L_000001e44764e8d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e4476075d0_0 .net *"_ivl_105", 25 0, L_000001e44764e8d8;  1 drivers
L_000001e44764e920 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e4476070d0_0 .net/2u *"_ivl_106", 31 0, L_000001e44764e920;  1 drivers
v000001e447607670_0 .net *"_ivl_108", 0 0, L_000001e44760c840;  1 drivers
L_000001e44764e968 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001e447605c30_0 .net/2u *"_ivl_110", 5 0, L_000001e44764e968;  1 drivers
v000001e447607530_0 .net *"_ivl_112", 0 0, L_000001e44760d740;  1 drivers
v000001e447606270_0 .net *"_ivl_115", 0 0, L_000001e44760e730;  1 drivers
v000001e4476066d0_0 .net *"_ivl_116", 47 0, L_000001e44760d4c0;  1 drivers
L_000001e44764e9b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e447607170_0 .net *"_ivl_119", 15 0, L_000001e44764e9b0;  1 drivers
L_000001e44764e4e8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001e4476061d0_0 .net/2u *"_ivl_12", 5 0, L_000001e44764e4e8;  1 drivers
v000001e447607710_0 .net *"_ivl_120", 47 0, L_000001e44760c8e0;  1 drivers
L_000001e44764e9f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e4476068b0_0 .net *"_ivl_123", 15 0, L_000001e44764e9f8;  1 drivers
v000001e4476077b0_0 .net *"_ivl_125", 0 0, L_000001e44760c980;  1 drivers
v000001e447606310_0 .net *"_ivl_126", 31 0, L_000001e44760cc00;  1 drivers
v000001e447605e10_0 .net *"_ivl_128", 47 0, L_000001e44760cb60;  1 drivers
v000001e447605eb0_0 .net *"_ivl_130", 47 0, L_000001e44760cca0;  1 drivers
v000001e447605ff0_0 .net *"_ivl_132", 47 0, L_000001e44760d880;  1 drivers
v000001e447606090_0 .net *"_ivl_134", 47 0, L_000001e44760cd40;  1 drivers
L_000001e44764ea40 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e447606d10_0 .net/2u *"_ivl_138", 1 0, L_000001e44764ea40;  1 drivers
v000001e447607210_0 .net *"_ivl_14", 0 0, L_000001e44760d240;  1 drivers
v000001e4476064f0_0 .net *"_ivl_140", 0 0, L_000001e44760d920;  1 drivers
L_000001e44764ea88 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001e447606130_0 .net/2u *"_ivl_142", 1 0, L_000001e44764ea88;  1 drivers
v000001e447606950_0 .net *"_ivl_144", 0 0, L_000001e4476a73c0;  1 drivers
L_000001e44764ead0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001e4476069f0_0 .net/2u *"_ivl_146", 1 0, L_000001e44764ead0;  1 drivers
v000001e447606a90_0 .net *"_ivl_148", 0 0, L_000001e4476a6f60;  1 drivers
L_000001e44764eb18 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001e447606b30_0 .net/2u *"_ivl_150", 31 0, L_000001e44764eb18;  1 drivers
L_000001e44764eb60 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001e447606bd0_0 .net/2u *"_ivl_152", 31 0, L_000001e44764eb60;  1 drivers
v000001e447606c70_0 .net *"_ivl_154", 31 0, L_000001e4476a6e20;  1 drivers
v000001e4476094a0_0 .net *"_ivl_156", 31 0, L_000001e4476a6ec0;  1 drivers
L_000001e44764e530 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001e4476085a0_0 .net/2u *"_ivl_16", 4 0, L_000001e44764e530;  1 drivers
v000001e447609040_0 .net *"_ivl_160", 0 0, L_000001e44760e340;  1 drivers
L_000001e44764ebf0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e447607d80_0 .net/2u *"_ivl_162", 31 0, L_000001e44764ebf0;  1 drivers
L_000001e44764ecc8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001e447608820_0 .net/2u *"_ivl_166", 5 0, L_000001e44764ecc8;  1 drivers
v000001e447608500_0 .net *"_ivl_168", 0 0, L_000001e4476a6600;  1 drivers
L_000001e44764ed10 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001e4476099a0_0 .net/2u *"_ivl_170", 5 0, L_000001e44764ed10;  1 drivers
v000001e4476090e0_0 .net *"_ivl_172", 0 0, L_000001e4476a8040;  1 drivers
v000001e447608f00_0 .net *"_ivl_175", 0 0, L_000001e44760dee0;  1 drivers
L_000001e44764ed58 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001e447608b40_0 .net/2u *"_ivl_176", 5 0, L_000001e44764ed58;  1 drivers
v000001e4476088c0_0 .net *"_ivl_178", 0 0, L_000001e4476a7000;  1 drivers
v000001e447609a40_0 .net *"_ivl_181", 0 0, L_000001e44760e3b0;  1 drivers
L_000001e44764eda0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e447609180_0 .net/2u *"_ivl_182", 15 0, L_000001e44764eda0;  1 drivers
v000001e447609220_0 .net *"_ivl_184", 31 0, L_000001e4476a7b40;  1 drivers
v000001e4476092c0_0 .net *"_ivl_187", 0 0, L_000001e4476a7fa0;  1 drivers
v000001e447608a00_0 .net *"_ivl_188", 15 0, L_000001e4476a76e0;  1 drivers
v000001e447607e20_0 .net *"_ivl_19", 4 0, L_000001e44760c5c0;  1 drivers
v000001e447607ba0_0 .net *"_ivl_190", 31 0, L_000001e4476a7be0;  1 drivers
v000001e4476081e0_0 .net *"_ivl_194", 31 0, L_000001e4476a70a0;  1 drivers
L_000001e44764ede8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e447607ec0_0 .net *"_ivl_197", 25 0, L_000001e44764ede8;  1 drivers
L_000001e44764ee30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e4476097c0_0 .net/2u *"_ivl_198", 31 0, L_000001e44764ee30;  1 drivers
L_000001e44764e458 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001e447607f60_0 .net/2u *"_ivl_2", 5 0, L_000001e44764e458;  1 drivers
v000001e447609540_0 .net *"_ivl_20", 4 0, L_000001e44760da60;  1 drivers
v000001e447608640_0 .net *"_ivl_200", 0 0, L_000001e4476a8360;  1 drivers
L_000001e44764ee78 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001e447609400_0 .net/2u *"_ivl_202", 5 0, L_000001e44764ee78;  1 drivers
v000001e447608000_0 .net *"_ivl_204", 0 0, L_000001e4476a6740;  1 drivers
L_000001e44764eec0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001e447609900_0 .net/2u *"_ivl_206", 5 0, L_000001e44764eec0;  1 drivers
v000001e4476080a0_0 .net *"_ivl_208", 0 0, L_000001e4476a7c80;  1 drivers
v000001e447608140_0 .net *"_ivl_211", 0 0, L_000001e44760e9d0;  1 drivers
v000001e4476086e0_0 .net *"_ivl_213", 0 0, L_000001e44760e420;  1 drivers
L_000001e44764ef08 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001e447608280_0 .net/2u *"_ivl_214", 5 0, L_000001e44764ef08;  1 drivers
v000001e447609860_0 .net *"_ivl_216", 0 0, L_000001e4476a67e0;  1 drivers
L_000001e44764ef50 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e447608320_0 .net/2u *"_ivl_218", 31 0, L_000001e44764ef50;  1 drivers
v000001e4476083c0_0 .net *"_ivl_220", 31 0, L_000001e4476a6920;  1 drivers
v000001e447609360_0 .net *"_ivl_224", 31 0, L_000001e4476a6880;  1 drivers
L_000001e44764ef98 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e447608960_0 .net *"_ivl_227", 25 0, L_000001e44764ef98;  1 drivers
L_000001e44764efe0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e447608780_0 .net/2u *"_ivl_228", 31 0, L_000001e44764efe0;  1 drivers
v000001e447608aa0_0 .net *"_ivl_230", 0 0, L_000001e4476a6ba0;  1 drivers
L_000001e44764f028 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001e447607c40_0 .net/2u *"_ivl_232", 5 0, L_000001e44764f028;  1 drivers
v000001e4476095e0_0 .net *"_ivl_234", 0 0, L_000001e4476a6c40;  1 drivers
L_000001e44764f070 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001e447608460_0 .net/2u *"_ivl_236", 5 0, L_000001e44764f070;  1 drivers
v000001e447609680_0 .net *"_ivl_238", 0 0, L_000001e4476a7140;  1 drivers
v000001e447607ce0_0 .net *"_ivl_24", 0 0, L_000001e44760e1f0;  1 drivers
v000001e447608be0_0 .net *"_ivl_241", 0 0, L_000001e44760de70;  1 drivers
v000001e447608c80_0 .net *"_ivl_243", 0 0, L_000001e44760df50;  1 drivers
L_000001e44764f0b8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001e447608dc0_0 .net/2u *"_ivl_244", 5 0, L_000001e44764f0b8;  1 drivers
v000001e447609720_0 .net *"_ivl_246", 0 0, L_000001e4476a7dc0;  1 drivers
v000001e447608fa0_0 .net *"_ivl_248", 31 0, L_000001e4476a7e60;  1 drivers
L_000001e44764e578 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001e447608d20_0 .net/2u *"_ivl_26", 4 0, L_000001e44764e578;  1 drivers
v000001e447608e60_0 .net *"_ivl_29", 4 0, L_000001e44760c2a0;  1 drivers
v000001e44760aa10_0 .net *"_ivl_32", 0 0, L_000001e44760e7a0;  1 drivers
L_000001e44764e5c0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001e44760b870_0 .net/2u *"_ivl_34", 4 0, L_000001e44764e5c0;  1 drivers
v000001e44760ba50_0 .net *"_ivl_37", 4 0, L_000001e44760bda0;  1 drivers
v000001e44760a6f0_0 .net *"_ivl_40", 0 0, L_000001e44760dbd0;  1 drivers
L_000001e44764e608 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e44760a0b0_0 .net/2u *"_ivl_42", 15 0, L_000001e44764e608;  1 drivers
v000001e447609bb0_0 .net *"_ivl_45", 15 0, L_000001e44760be40;  1 drivers
v000001e44760b910_0 .net *"_ivl_48", 0 0, L_000001e44760e0a0;  1 drivers
v000001e44760b190_0 .net *"_ivl_5", 5 0, L_000001e44760d060;  1 drivers
L_000001e44764e650 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e44760a3d0_0 .net/2u *"_ivl_50", 36 0, L_000001e44764e650;  1 drivers
L_000001e44764e698 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e44760b2d0_0 .net/2u *"_ivl_52", 31 0, L_000001e44764e698;  1 drivers
v000001e44760a470_0 .net *"_ivl_55", 4 0, L_000001e44760d600;  1 drivers
v000001e44760b050_0 .net *"_ivl_56", 36 0, L_000001e44760bee0;  1 drivers
v000001e44760b370_0 .net *"_ivl_58", 36 0, L_000001e44760ca20;  1 drivers
v000001e447609c50_0 .net *"_ivl_62", 0 0, L_000001e44760e6c0;  1 drivers
L_000001e44764e6e0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001e447609d90_0 .net/2u *"_ivl_64", 5 0, L_000001e44764e6e0;  1 drivers
v000001e44760a790_0 .net *"_ivl_67", 5 0, L_000001e44760d380;  1 drivers
v000001e447609cf0_0 .net *"_ivl_70", 0 0, L_000001e44760dcb0;  1 drivers
L_000001e44764e728 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e44760b410_0 .net/2u *"_ivl_72", 57 0, L_000001e44764e728;  1 drivers
L_000001e44764e770 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e44760ab50_0 .net/2u *"_ivl_74", 31 0, L_000001e44764e770;  1 drivers
v000001e44760a5b0_0 .net *"_ivl_77", 25 0, L_000001e44760d6a0;  1 drivers
v000001e44760add0_0 .net *"_ivl_78", 57 0, L_000001e44760c200;  1 drivers
v000001e44760b5f0_0 .net *"_ivl_8", 0 0, L_000001e44760e180;  1 drivers
v000001e44760a830_0 .net *"_ivl_80", 57 0, L_000001e44760d100;  1 drivers
L_000001e44764e7b8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e44760b730_0 .net/2u *"_ivl_84", 31 0, L_000001e44764e7b8;  1 drivers
L_000001e44764e800 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001e44760a330_0 .net/2u *"_ivl_88", 5 0, L_000001e44764e800;  1 drivers
v000001e447609e30_0 .net *"_ivl_90", 0 0, L_000001e44760c660;  1 drivers
L_000001e44764e848 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001e44760b230_0 .net/2u *"_ivl_92", 5 0, L_000001e44764e848;  1 drivers
v000001e44760b690_0 .net *"_ivl_94", 0 0, L_000001e44760c700;  1 drivers
v000001e44760ad30_0 .net *"_ivl_97", 0 0, L_000001e44760e110;  1 drivers
v000001e44760b0f0_0 .net *"_ivl_98", 47 0, L_000001e44760c7a0;  1 drivers
v000001e44760aab0_0 .net "adderResult", 31 0, L_000001e44760cde0;  1 drivers
v000001e44760ac90_0 .net "address", 31 0, L_000001e44760c3e0;  1 drivers
v000001e447609ed0_0 .net "clk", 0 0, L_000001e44760e260;  alias, 1 drivers
v000001e44760b550_0 .var "cycles_consumed", 31 0;
o000001e447611048 .functor BUFZ 1, C4<z>; HiZ drive
v000001e447609f70_0 .net "excep_flag", 0 0, o000001e447611048;  0 drivers
v000001e44760a970_0 .net "extImm", 31 0, L_000001e4476a7460;  1 drivers
v000001e44760b4b0_0 .net "funct", 5 0, L_000001e44760c020;  1 drivers
v000001e44760ae70_0 .net "hlt", 0 0, v000001e4475d4cb0_0;  1 drivers
v000001e44760abf0_0 .net "imm", 15 0, L_000001e44760d420;  1 drivers
v000001e44760af10_0 .net "immediate", 31 0, L_000001e4476a7280;  1 drivers
v000001e44760b9b0_0 .net "input_clk", 0 0, v000001e44760d2e0_0;  1 drivers
v000001e44760afb0_0 .net "instruction", 31 0, L_000001e4476a7aa0;  1 drivers
v000001e44760a010_0 .net "memoryReadData", 31 0, v000001e447604e40_0;  1 drivers
v000001e44760a150_0 .net "nextPC", 31 0, L_000001e4476a75a0;  1 drivers
v000001e44760a1f0_0 .net "opcode", 5 0, L_000001e44760c160;  1 drivers
v000001e44760b7d0_0 .net "rd", 4 0, L_000001e44760c340;  1 drivers
v000001e44760a290_0 .net "readData1", 31 0, L_000001e44760e5e0;  1 drivers
v000001e44760a510_0 .net "readData1_w", 31 0, L_000001e4476a7a00;  1 drivers
v000001e44760a650_0 .net "readData2", 31 0, L_000001e44760de00;  1 drivers
v000001e44760a8d0_0 .net "rs", 4 0, L_000001e44760bc60;  1 drivers
v000001e44760d9c0_0 .net "rst", 0 0, v000001e44760c520_0;  1 drivers
v000001e44760cf20_0 .net "rt", 4 0, L_000001e44760d7e0;  1 drivers
v000001e44760c0c0_0 .net "shamt", 31 0, L_000001e44760c480;  1 drivers
v000001e44760bf80_0 .net "wire_instruction", 31 0, L_000001e44760e490;  1 drivers
v000001e44760bbc0_0 .net "writeData", 31 0, L_000001e4476a7d20;  1 drivers
v000001e44760bd00_0 .net "zero", 0 0, L_000001e4476a7640;  1 drivers
L_000001e44760d060 .part L_000001e4476a7aa0, 26, 6;
L_000001e44760c160 .functor MUXZ 6, L_000001e44760d060, L_000001e44764e458, L_000001e4475b6bf0, C4<>;
L_000001e44760d240 .cmp/eq 6, L_000001e44760c160, L_000001e44764e4e8;
L_000001e44760c5c0 .part L_000001e4476a7aa0, 11, 5;
L_000001e44760da60 .functor MUXZ 5, L_000001e44760c5c0, L_000001e44764e530, L_000001e44760d240, C4<>;
L_000001e44760c340 .functor MUXZ 5, L_000001e44760da60, L_000001e44764e4a0, L_000001e44760e180, C4<>;
L_000001e44760c2a0 .part L_000001e4476a7aa0, 21, 5;
L_000001e44760bc60 .functor MUXZ 5, L_000001e44760c2a0, L_000001e44764e578, L_000001e44760e1f0, C4<>;
L_000001e44760bda0 .part L_000001e4476a7aa0, 16, 5;
L_000001e44760d7e0 .functor MUXZ 5, L_000001e44760bda0, L_000001e44764e5c0, L_000001e44760e7a0, C4<>;
L_000001e44760be40 .part L_000001e4476a7aa0, 0, 16;
L_000001e44760d420 .functor MUXZ 16, L_000001e44760be40, L_000001e44764e608, L_000001e44760dbd0, C4<>;
L_000001e44760d600 .part L_000001e4476a7aa0, 6, 5;
L_000001e44760bee0 .concat [ 5 32 0 0], L_000001e44760d600, L_000001e44764e698;
L_000001e44760ca20 .functor MUXZ 37, L_000001e44760bee0, L_000001e44764e650, L_000001e44760e0a0, C4<>;
L_000001e44760c480 .part L_000001e44760ca20, 0, 32;
L_000001e44760d380 .part L_000001e4476a7aa0, 0, 6;
L_000001e44760c020 .functor MUXZ 6, L_000001e44760d380, L_000001e44764e6e0, L_000001e44760e6c0, C4<>;
L_000001e44760d6a0 .part L_000001e4476a7aa0, 0, 26;
L_000001e44760c200 .concat [ 26 32 0 0], L_000001e44760d6a0, L_000001e44764e770;
L_000001e44760d100 .functor MUXZ 58, L_000001e44760c200, L_000001e44764e728, L_000001e44760dcb0, C4<>;
L_000001e44760c3e0 .part L_000001e44760d100, 0, 32;
L_000001e44760cac0 .arith/sum 32, v000001e447607990_0, L_000001e44764e7b8;
L_000001e44760c660 .cmp/eq 6, L_000001e44760c160, L_000001e44764e800;
L_000001e44760c700 .cmp/eq 6, L_000001e44760c160, L_000001e44764e848;
L_000001e44760c7a0 .concat [ 32 16 0 0], L_000001e44760c3e0, L_000001e44764e890;
L_000001e44760d1a0 .concat [ 6 26 0 0], L_000001e44760c160, L_000001e44764e8d8;
L_000001e44760c840 .cmp/eq 32, L_000001e44760d1a0, L_000001e44764e920;
L_000001e44760d740 .cmp/eq 6, L_000001e44760c020, L_000001e44764e968;
L_000001e44760d4c0 .concat [ 32 16 0 0], L_000001e44760e5e0, L_000001e44764e9b0;
L_000001e44760c8e0 .concat [ 32 16 0 0], v000001e447607990_0, L_000001e44764e9f8;
L_000001e44760c980 .part L_000001e44760d420, 15, 1;
LS_000001e44760cc00_0_0 .concat [ 1 1 1 1], L_000001e44760c980, L_000001e44760c980, L_000001e44760c980, L_000001e44760c980;
LS_000001e44760cc00_0_4 .concat [ 1 1 1 1], L_000001e44760c980, L_000001e44760c980, L_000001e44760c980, L_000001e44760c980;
LS_000001e44760cc00_0_8 .concat [ 1 1 1 1], L_000001e44760c980, L_000001e44760c980, L_000001e44760c980, L_000001e44760c980;
LS_000001e44760cc00_0_12 .concat [ 1 1 1 1], L_000001e44760c980, L_000001e44760c980, L_000001e44760c980, L_000001e44760c980;
LS_000001e44760cc00_0_16 .concat [ 1 1 1 1], L_000001e44760c980, L_000001e44760c980, L_000001e44760c980, L_000001e44760c980;
LS_000001e44760cc00_0_20 .concat [ 1 1 1 1], L_000001e44760c980, L_000001e44760c980, L_000001e44760c980, L_000001e44760c980;
LS_000001e44760cc00_0_24 .concat [ 1 1 1 1], L_000001e44760c980, L_000001e44760c980, L_000001e44760c980, L_000001e44760c980;
LS_000001e44760cc00_0_28 .concat [ 1 1 1 1], L_000001e44760c980, L_000001e44760c980, L_000001e44760c980, L_000001e44760c980;
LS_000001e44760cc00_1_0 .concat [ 4 4 4 4], LS_000001e44760cc00_0_0, LS_000001e44760cc00_0_4, LS_000001e44760cc00_0_8, LS_000001e44760cc00_0_12;
LS_000001e44760cc00_1_4 .concat [ 4 4 4 4], LS_000001e44760cc00_0_16, LS_000001e44760cc00_0_20, LS_000001e44760cc00_0_24, LS_000001e44760cc00_0_28;
L_000001e44760cc00 .concat [ 16 16 0 0], LS_000001e44760cc00_1_0, LS_000001e44760cc00_1_4;
L_000001e44760cb60 .concat [ 16 32 0 0], L_000001e44760d420, L_000001e44760cc00;
L_000001e44760cca0 .arith/sum 48, L_000001e44760c8e0, L_000001e44760cb60;
L_000001e44760d880 .functor MUXZ 48, L_000001e44760cca0, L_000001e44760d4c0, L_000001e44760e730, C4<>;
L_000001e44760cd40 .functor MUXZ 48, L_000001e44760d880, L_000001e44760c7a0, L_000001e44760e110, C4<>;
L_000001e44760cde0 .part L_000001e44760cd40, 0, 32;
L_000001e44760d920 .cmp/eq 2, v000001e447604120_0, L_000001e44764ea40;
L_000001e4476a73c0 .cmp/eq 2, v000001e447604120_0, L_000001e44764ea88;
L_000001e4476a6f60 .cmp/eq 2, v000001e447604120_0, L_000001e44764ead0;
L_000001e4476a6e20 .functor MUXZ 32, L_000001e44764eb60, L_000001e44764eb18, L_000001e4476a6f60, C4<>;
L_000001e4476a6ec0 .functor MUXZ 32, L_000001e4476a6e20, L_000001e44760cde0, L_000001e4476a73c0, C4<>;
L_000001e4476a75a0 .functor MUXZ 32, L_000001e4476a6ec0, L_000001e44760cac0, L_000001e44760d920, C4<>;
L_000001e4476a7aa0 .functor MUXZ 32, L_000001e44760e490, L_000001e44764ebf0, L_000001e44760e340, C4<>;
L_000001e4476a6600 .cmp/eq 6, L_000001e44760c160, L_000001e44764ecc8;
L_000001e4476a8040 .cmp/eq 6, L_000001e44760c160, L_000001e44764ed10;
L_000001e4476a7000 .cmp/eq 6, L_000001e44760c160, L_000001e44764ed58;
L_000001e4476a7b40 .concat [ 16 16 0 0], L_000001e44760d420, L_000001e44764eda0;
L_000001e4476a7fa0 .part L_000001e44760d420, 15, 1;
LS_000001e4476a76e0_0_0 .concat [ 1 1 1 1], L_000001e4476a7fa0, L_000001e4476a7fa0, L_000001e4476a7fa0, L_000001e4476a7fa0;
LS_000001e4476a76e0_0_4 .concat [ 1 1 1 1], L_000001e4476a7fa0, L_000001e4476a7fa0, L_000001e4476a7fa0, L_000001e4476a7fa0;
LS_000001e4476a76e0_0_8 .concat [ 1 1 1 1], L_000001e4476a7fa0, L_000001e4476a7fa0, L_000001e4476a7fa0, L_000001e4476a7fa0;
LS_000001e4476a76e0_0_12 .concat [ 1 1 1 1], L_000001e4476a7fa0, L_000001e4476a7fa0, L_000001e4476a7fa0, L_000001e4476a7fa0;
L_000001e4476a76e0 .concat [ 4 4 4 4], LS_000001e4476a76e0_0_0, LS_000001e4476a76e0_0_4, LS_000001e4476a76e0_0_8, LS_000001e4476a76e0_0_12;
L_000001e4476a7be0 .concat [ 16 16 0 0], L_000001e44760d420, L_000001e4476a76e0;
L_000001e4476a7460 .functor MUXZ 32, L_000001e4476a7be0, L_000001e4476a7b40, L_000001e44760e3b0, C4<>;
L_000001e4476a70a0 .concat [ 6 26 0 0], L_000001e44760c160, L_000001e44764ede8;
L_000001e4476a8360 .cmp/eq 32, L_000001e4476a70a0, L_000001e44764ee30;
L_000001e4476a6740 .cmp/eq 6, L_000001e44760c020, L_000001e44764ee78;
L_000001e4476a7c80 .cmp/eq 6, L_000001e44760c020, L_000001e44764eec0;
L_000001e4476a67e0 .cmp/eq 6, L_000001e44760c160, L_000001e44764ef08;
L_000001e4476a6920 .functor MUXZ 32, L_000001e4476a7460, L_000001e44764ef50, L_000001e4476a67e0, C4<>;
L_000001e4476a7280 .functor MUXZ 32, L_000001e4476a6920, L_000001e44760c480, L_000001e44760e420, C4<>;
L_000001e4476a6880 .concat [ 6 26 0 0], L_000001e44760c160, L_000001e44764ef98;
L_000001e4476a6ba0 .cmp/eq 32, L_000001e4476a6880, L_000001e44764efe0;
L_000001e4476a6c40 .cmp/eq 6, L_000001e44760c020, L_000001e44764f028;
L_000001e4476a7140 .cmp/eq 6, L_000001e44760c020, L_000001e44764f070;
L_000001e4476a7dc0 .cmp/eq 6, L_000001e44760c160, L_000001e44764f0b8;
L_000001e4476a7e60 .functor MUXZ 32, L_000001e44760e5e0, v000001e447607990_0, L_000001e4476a7dc0, C4<>;
L_000001e4476a7a00 .functor MUXZ 32, L_000001e4476a7e60, L_000001e44760de00, L_000001e44760df50, C4<>;
S_000001e447572e90 .scope module, "ALUMux" "mux2x1" 3 83, 5 1 0, S_000001e447572d00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001e4475c5780 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001e44760dc40 .functor NOT 1, v000001e4475d59d0_0, C4<0>, C4<0>, C4<0>;
v000001e4475d6290_0 .net *"_ivl_0", 0 0, L_000001e44760dc40;  1 drivers
v000001e4475d6330_0 .net "in1", 31 0, L_000001e44760de00;  alias, 1 drivers
v000001e4475d4ad0_0 .net "in2", 31 0, L_000001e4476a7280;  alias, 1 drivers
v000001e4475d63d0_0 .net "out", 31 0, L_000001e4476a69c0;  alias, 1 drivers
v000001e4475d5070_0 .net "s", 0 0, v000001e4475d59d0_0;  alias, 1 drivers
L_000001e4476a69c0 .functor MUXZ 32, L_000001e4476a7280, L_000001e44760de00, L_000001e44760dc40, C4<>;
S_000001e4475229c0 .scope module, "CU" "controlUnit" 3 68, 6 1 0, S_000001e447572d00;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001e447640090 .param/l "RType" 0 4 2, C4<000000>;
P_000001e4476400c8 .param/l "add" 0 4 5, C4<100000>;
P_000001e447640100 .param/l "addi" 0 4 8, C4<001000>;
P_000001e447640138 .param/l "addu" 0 4 5, C4<100001>;
P_000001e447640170 .param/l "and_" 0 4 5, C4<100100>;
P_000001e4476401a8 .param/l "andi" 0 4 8, C4<001100>;
P_000001e4476401e0 .param/l "beq" 0 4 10, C4<000100>;
P_000001e447640218 .param/l "bne" 0 4 10, C4<000101>;
P_000001e447640250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001e447640288 .param/l "j" 0 4 12, C4<000010>;
P_000001e4476402c0 .param/l "jal" 0 4 12, C4<000011>;
P_000001e4476402f8 .param/l "jr" 0 4 6, C4<001000>;
P_000001e447640330 .param/l "lw" 0 4 8, C4<100011>;
P_000001e447640368 .param/l "nor_" 0 4 5, C4<100111>;
P_000001e4476403a0 .param/l "or_" 0 4 5, C4<100101>;
P_000001e4476403d8 .param/l "ori" 0 4 8, C4<001101>;
P_000001e447640410 .param/l "sgt" 0 4 6, C4<101011>;
P_000001e447640448 .param/l "sll" 0 4 6, C4<000000>;
P_000001e447640480 .param/l "slt" 0 4 5, C4<101010>;
P_000001e4476404b8 .param/l "slti" 0 4 8, C4<101010>;
P_000001e4476404f0 .param/l "srl" 0 4 6, C4<000010>;
P_000001e447640528 .param/l "sub" 0 4 5, C4<100010>;
P_000001e447640560 .param/l "subu" 0 4 5, C4<100011>;
P_000001e447640598 .param/l "sw" 0 4 8, C4<101011>;
P_000001e4476405d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001e447640608 .param/l "xori" 0 4 8, C4<001110>;
v000001e4475d65b0_0 .var "ALUOp", 3 0;
v000001e4475d59d0_0 .var "ALUSrc", 0 0;
v000001e4475d6470_0 .var "MemReadEn", 0 0;
v000001e4475d4710_0 .var "MemWriteEn", 0 0;
v000001e4475d5a70_0 .var "MemtoReg", 0 0;
v000001e4475d5750_0 .var "RegDst", 0 0;
v000001e4475d4b70_0 .var "RegWriteEn", 0 0;
v000001e4475d4c10_0 .net "funct", 5 0, L_000001e44760c020;  alias, 1 drivers
v000001e4475d4cb0_0 .var "hlt", 0 0;
v000001e4475d5110_0 .net "opcode", 5 0, L_000001e44760c160;  alias, 1 drivers
v000001e4475d52f0_0 .net "rst", 0 0, v000001e44760c520_0;  alias, 1 drivers
E_000001e4475c4f40 .event anyedge, v000001e4475d52f0_0, v000001e4475d5110_0, v000001e4475d4c10_0;
S_000001e447522b50 .scope module, "InstMem" "IM" 3 64, 7 1 0, S_000001e447572d00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001e4475c50c0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001e44760e490 .functor BUFZ 32, L_000001e4476a71e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001e4475d5390_0 .net "Data_Out", 31 0, L_000001e44760e490;  alias, 1 drivers
v000001e4475d54d0 .array "InstMem", 0 1023, 31 0;
v000001e4475d5570_0 .net *"_ivl_0", 31 0, L_000001e4476a71e0;  1 drivers
v000001e4475d5610_0 .net *"_ivl_3", 9 0, L_000001e4476a6560;  1 drivers
v000001e4475b5350_0 .net *"_ivl_4", 11 0, L_000001e4476a6b00;  1 drivers
L_000001e44764eba8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e4475b5490_0 .net *"_ivl_7", 1 0, L_000001e44764eba8;  1 drivers
v000001e447603fe0_0 .net "addr", 31 0, v000001e447607990_0;  alias, 1 drivers
v000001e447604440_0 .var/i "i", 31 0;
L_000001e4476a71e0 .array/port v000001e4475d54d0, L_000001e4476a6b00;
L_000001e4476a6560 .part v000001e447607990_0, 0, 10;
L_000001e4476a6b00 .concat [ 10 2 0 0], L_000001e4476a6560, L_000001e44764eba8;
S_000001e4475713b0 .scope module, "RF" "registerFile" 3 74, 8 1 0, S_000001e447572d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001e44760e5e0 .functor BUFZ 32, L_000001e4476a66a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e44760de00 .functor BUFZ 32, L_000001e4476a82c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001e447605660_0 .net *"_ivl_0", 31 0, L_000001e4476a66a0;  1 drivers
v000001e4476052a0_0 .net *"_ivl_10", 6 0, L_000001e4476a6a60;  1 drivers
L_000001e44764ec80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e447604da0_0 .net *"_ivl_13", 1 0, L_000001e44764ec80;  1 drivers
v000001e447603ea0_0 .net *"_ivl_2", 6 0, L_000001e4476a8220;  1 drivers
L_000001e44764ec38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e4476058e0_0 .net *"_ivl_5", 1 0, L_000001e44764ec38;  1 drivers
v000001e447605160_0 .net *"_ivl_8", 31 0, L_000001e4476a82c0;  1 drivers
v000001e447605700_0 .net "clk", 0 0, L_000001e44760e260;  alias, 1 drivers
v000001e4476044e0_0 .var/i "i", 31 0;
v000001e447604f80_0 .net "readData1", 31 0, L_000001e44760e5e0;  alias, 1 drivers
v000001e447604300_0 .net "readData2", 31 0, L_000001e44760de00;  alias, 1 drivers
v000001e447605980_0 .net "readRegister1", 4 0, L_000001e44760bc60;  alias, 1 drivers
v000001e4476050c0_0 .net "readRegister2", 4 0, L_000001e44760d7e0;  alias, 1 drivers
v000001e4476057a0 .array "registers", 31 0, 31 0;
v000001e447603c20_0 .net "rst", 0 0, v000001e44760c520_0;  alias, 1 drivers
v000001e447605020_0 .net "we", 0 0, v000001e4475d4b70_0;  alias, 1 drivers
v000001e447603b80_0 .net "writeData", 31 0, L_000001e4476a7d20;  alias, 1 drivers
v000001e447604ee0_0 .net "writeRegister", 4 0, L_000001e4476a64c0;  alias, 1 drivers
E_000001e4475c5040/0 .event negedge, v000001e4475d52f0_0;
E_000001e4475c5040/1 .event posedge, v000001e447605700_0;
E_000001e4475c5040 .event/or E_000001e4475c5040/0, E_000001e4475c5040/1;
L_000001e4476a66a0 .array/port v000001e4476057a0, L_000001e4476a8220;
L_000001e4476a8220 .concat [ 5 2 0 0], L_000001e44760bc60, L_000001e44764ec38;
L_000001e4476a82c0 .array/port v000001e4476057a0, L_000001e4476a6a60;
L_000001e4476a6a60 .concat [ 5 2 0 0], L_000001e44760d7e0, L_000001e44764ec80;
S_000001e447571540 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001e4475713b0;
 .timescale 0 0;
v000001e447604080_0 .var/i "i", 31 0;
S_000001e44755b160 .scope module, "RFMux" "mux2x1" 3 72, 5 1 0, S_000001e447572d00;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001e4475c5280 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001e44760e2d0 .functor NOT 1, v000001e4475d5750_0, C4<0>, C4<0>, C4<0>;
v000001e447605200_0 .net *"_ivl_0", 0 0, L_000001e44760e2d0;  1 drivers
v000001e4476053e0_0 .net "in1", 4 0, L_000001e44760d7e0;  alias, 1 drivers
v000001e447603cc0_0 .net "in2", 4 0, L_000001e44760c340;  alias, 1 drivers
v000001e447603e00_0 .net "out", 4 0, L_000001e4476a64c0;  alias, 1 drivers
v000001e447603f40_0 .net "s", 0 0, v000001e4475d5750_0;  alias, 1 drivers
L_000001e4476a64c0 .functor MUXZ 5, L_000001e44760c340, L_000001e44760d7e0, L_000001e44760e2d0, C4<>;
S_000001e44755b2f0 .scope module, "WBMux" "mux2x1" 3 94, 5 1 0, S_000001e447572d00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001e4475c5180 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001e44760e570 .functor NOT 1, v000001e4475d5a70_0, C4<0>, C4<0>, C4<0>;
v000001e447605480_0 .net *"_ivl_0", 0 0, L_000001e44760e570;  1 drivers
v000001e447604620_0 .net "in1", 31 0, v000001e447603d60_0;  alias, 1 drivers
v000001e447605a20_0 .net "in2", 31 0, v000001e447604e40_0;  alias, 1 drivers
v000001e4476043a0_0 .net "out", 31 0, L_000001e4476a7d20;  alias, 1 drivers
v000001e447604760_0 .net "s", 0 0, v000001e4475d5a70_0;  alias, 1 drivers
L_000001e4476a7d20 .functor MUXZ 32, v000001e447604e40_0, v000001e447603d60_0, L_000001e44760e570, C4<>;
S_000001e44759fa00 .scope module, "alu" "ALU" 3 88, 9 1 0, S_000001e447572d00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001e44759fb90 .param/l "ADD" 0 9 12, C4<0000>;
P_000001e44759fbc8 .param/l "AND" 0 9 12, C4<0010>;
P_000001e44759fc00 .param/l "NOR" 0 9 12, C4<0101>;
P_000001e44759fc38 .param/l "OR" 0 9 12, C4<0011>;
P_000001e44759fc70 .param/l "SGT" 0 9 12, C4<0111>;
P_000001e44759fca8 .param/l "SLL" 0 9 12, C4<1000>;
P_000001e44759fce0 .param/l "SLT" 0 9 12, C4<0110>;
P_000001e44759fd18 .param/l "SRL" 0 9 12, C4<1001>;
P_000001e44759fd50 .param/l "SUB" 0 9 12, C4<0001>;
P_000001e44759fd88 .param/l "XOR" 0 9 12, C4<0100>;
P_000001e44759fdc0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001e44759fdf8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001e44764f100 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e4476046c0_0 .net/2u *"_ivl_0", 31 0, L_000001e44764f100;  1 drivers
v000001e447605840_0 .net "opSel", 3 0, v000001e4475d65b0_0;  alias, 1 drivers
v000001e447605340_0 .net "operand1", 31 0, L_000001e4476a7a00;  alias, 1 drivers
v000001e447604800_0 .net "operand2", 31 0, L_000001e4476a69c0;  alias, 1 drivers
v000001e447603d60_0 .var "result", 31 0;
v000001e4476055c0_0 .net "zero", 0 0, L_000001e4476a7640;  alias, 1 drivers
E_000001e4475c5580 .event anyedge, v000001e4475d65b0_0, v000001e447605340_0, v000001e4475d63d0_0;
L_000001e4476a7640 .cmp/eq 32, v000001e447603d60_0, L_000001e44764f100;
S_000001e44758a810 .scope module, "branchcontroller" "BranchController" 3 44, 10 1 0, S_000001e447572d00;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_000001e447640650 .param/l "RType" 0 4 2, C4<000000>;
P_000001e447640688 .param/l "add" 0 4 5, C4<100000>;
P_000001e4476406c0 .param/l "addi" 0 4 8, C4<001000>;
P_000001e4476406f8 .param/l "addu" 0 4 5, C4<100001>;
P_000001e447640730 .param/l "and_" 0 4 5, C4<100100>;
P_000001e447640768 .param/l "andi" 0 4 8, C4<001100>;
P_000001e4476407a0 .param/l "beq" 0 4 10, C4<000100>;
P_000001e4476407d8 .param/l "bne" 0 4 10, C4<000101>;
P_000001e447640810 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001e447640848 .param/l "j" 0 4 12, C4<000010>;
P_000001e447640880 .param/l "jal" 0 4 12, C4<000011>;
P_000001e4476408b8 .param/l "jr" 0 4 6, C4<001000>;
P_000001e4476408f0 .param/l "lw" 0 4 8, C4<100011>;
P_000001e447640928 .param/l "nor_" 0 4 5, C4<100111>;
P_000001e447640960 .param/l "or_" 0 4 5, C4<100101>;
P_000001e447640998 .param/l "ori" 0 4 8, C4<001101>;
P_000001e4476409d0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001e447640a08 .param/l "sll" 0 4 6, C4<000000>;
P_000001e447640a40 .param/l "slt" 0 4 5, C4<101010>;
P_000001e447640a78 .param/l "slti" 0 4 8, C4<101010>;
P_000001e447640ab0 .param/l "srl" 0 4 6, C4<000010>;
P_000001e447640ae8 .param/l "sub" 0 4 5, C4<100010>;
P_000001e447640b20 .param/l "subu" 0 4 5, C4<100011>;
P_000001e447640b58 .param/l "sw" 0 4 8, C4<101011>;
P_000001e447640b90 .param/l "xor_" 0 4 5, C4<100110>;
P_000001e447640bc8 .param/l "xori" 0 4 8, C4<001110>;
v000001e447604120_0 .var "PCsrc", 1 0;
v000001e447605520_0 .net "excep_flag", 0 0, o000001e447611048;  alias, 0 drivers
v000001e4476041c0_0 .net "funct", 5 0, L_000001e44760c020;  alias, 1 drivers
v000001e447604260_0 .net "opcode", 5 0, L_000001e44760c160;  alias, 1 drivers
v000001e4476048a0_0 .net "operand1", 31 0, L_000001e44760e5e0;  alias, 1 drivers
v000001e447604940_0 .net "operand2", 31 0, L_000001e4476a69c0;  alias, 1 drivers
v000001e4476049e0_0 .net "rst", 0 0, v000001e44760c520_0;  alias, 1 drivers
E_000001e4475c5100/0 .event anyedge, v000001e4475d52f0_0, v000001e447605520_0, v000001e4475d5110_0, v000001e447604f80_0;
E_000001e4475c5100/1 .event anyedge, v000001e4475d63d0_0, v000001e4475d4c10_0;
E_000001e4475c5100 .event/or E_000001e4475c5100/0, E_000001e4475c5100/1;
S_000001e44758a9a0 .scope module, "dataMem" "DM" 3 92, 11 1 0, S_000001e447572d00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001e447604a80 .array "DataMem", 0 1023, 31 0;
v000001e447604b20_0 .net "address", 31 0, v000001e447603d60_0;  alias, 1 drivers
v000001e447604bc0_0 .net "clock", 0 0, L_000001e44760e810;  1 drivers
v000001e447604c60_0 .net "data", 31 0, L_000001e44760de00;  alias, 1 drivers
v000001e447604d00_0 .var/i "i", 31 0;
v000001e447604e40_0 .var "q", 31 0;
v000001e447606f90_0 .net "rden", 0 0, v000001e4475d6470_0;  alias, 1 drivers
v000001e447606590_0 .net "wren", 0 0, v000001e4475d4710_0;  alias, 1 drivers
E_000001e4475c5840 .event posedge, v000001e447604bc0_0;
S_000001e447556ab0 .scope module, "pc" "programCounter" 3 61, 12 1 0, S_000001e447572d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001e4475c5140 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001e447605f50_0 .net "PCin", 31 0, L_000001e4476a75a0;  alias, 1 drivers
v000001e447607990_0 .var "PCout", 31 0;
v000001e447606770_0 .net "clk", 0 0, L_000001e44760e260;  alias, 1 drivers
v000001e447607a30_0 .net "rst", 0 0, v000001e44760c520_0;  alias, 1 drivers
    .scope S_000001e44758a810;
T_0 ;
    %wait E_000001e4475c5100;
    %load/vec4 v000001e4476049e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e447604120_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001e447605520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001e447604120_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001e447604260_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v000001e4476048a0_0;
    %load/vec4 v000001e447604940_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v000001e447604260_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v000001e4476048a0_0;
    %load/vec4 v000001e447604940_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v000001e447604260_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v000001e447604260_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v000001e447604260_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v000001e4476041c0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001e447604120_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e447604120_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001e447556ab0;
T_1 ;
    %wait E_000001e4475c5040;
    %load/vec4 v000001e447607a30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001e447607990_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001e447605f50_0;
    %assign/vec4 v000001e447607990_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001e447522b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e447604440_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001e447604440_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001e447604440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e4475d54d0, 0, 4;
    %load/vec4 v000001e447604440_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e447604440_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e4475d54d0, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e4475d54d0, 0, 4;
    %pushi/vec4 537067521, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e4475d54d0, 0, 4;
    %pushi/vec4 537264173, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e4475d54d0, 0, 4;
    %pushi/vec4 201326598, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e4475d54d0, 0, 4;
    %pushi/vec4 134217741, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e4475d54d0, 0, 4;
    %pushi/vec4 6301728, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e4475d54d0, 0, 4;
    %pushi/vec4 4397088, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e4475d54d0, 0, 4;
    %pushi/vec4 10489888, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e4475d54d0, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e4475d54d0, 0, 4;
    %pushi/vec4 277217282, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e4475d54d0, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e4475d54d0, 0, 4;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e4475d54d0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e4475d54d0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e4475d54d0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e4475d54d0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e4475d54d0, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001e4475229c0;
T_3 ;
    %wait E_000001e4475c4f40;
    %load/vec4 v000001e4475d52f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001e4475d4cb0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001e4475d65b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e4475d59d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e4475d4b70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e4475d4710_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e4475d5a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e4475d6470_0, 0;
    %assign/vec4 v000001e4475d5750_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001e4475d4cb0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001e4475d65b0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001e4475d59d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e4475d4b70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e4475d4710_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e4475d5a70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e4475d6470_0, 0, 1;
    %store/vec4 v000001e4475d5750_0, 0, 1;
    %load/vec4 v000001e4475d5110_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e4475d4cb0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e4475d5750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e4475d4b70_0, 0;
    %load/vec4 v000001e4475d4c10_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e4475d65b0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e4475d65b0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001e4475d65b0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001e4475d65b0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001e4475d65b0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001e4475d65b0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001e4475d65b0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001e4475d65b0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001e4475d65b0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001e4475d65b0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e4475d59d0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001e4475d65b0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e4475d59d0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001e4475d65b0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e4475d65b0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e4475d4b70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e4475d5750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e4475d59d0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e4475d4b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e4475d5750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e4475d59d0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001e4475d65b0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e4475d4b70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e4475d59d0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001e4475d65b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e4475d4b70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e4475d59d0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001e4475d65b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e4475d4b70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e4475d59d0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001e4475d65b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e4475d4b70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e4475d59d0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e4475d6470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e4475d4b70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e4475d59d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e4475d5a70_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e4475d4710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e4475d59d0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001e4475d65b0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001e4475d65b0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001e4475713b0;
T_4 ;
    %wait E_000001e4475c5040;
    %fork t_1, S_000001e447571540;
    %jmp t_0;
    .scope S_000001e447571540;
t_1 ;
    %load/vec4 v000001e447603c20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e447604080_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001e447604080_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001e447604080_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e4476057a0, 0, 4;
    %load/vec4 v000001e447604080_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e447604080_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001e447605020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001e447603b80_0;
    %load/vec4 v000001e447604ee0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e4476057a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e4476057a0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001e4475713b0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001e4475713b0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e4476044e0_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001e4476044e0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001e4476044e0_0;
    %ix/getv/s 4, v000001e4476044e0_0;
    %load/vec4a v000001e4476057a0, 4;
    %ix/getv/s 4, v000001e4476044e0_0;
    %load/vec4a v000001e4476057a0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001e4476044e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e4476044e0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001e44759fa00;
T_6 ;
    %wait E_000001e4475c5580;
    %load/vec4 v000001e447605840_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001e447603d60_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001e447605340_0;
    %load/vec4 v000001e447604800_0;
    %add;
    %assign/vec4 v000001e447603d60_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001e447605340_0;
    %load/vec4 v000001e447604800_0;
    %sub;
    %assign/vec4 v000001e447603d60_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001e447605340_0;
    %load/vec4 v000001e447604800_0;
    %and;
    %assign/vec4 v000001e447603d60_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001e447605340_0;
    %load/vec4 v000001e447604800_0;
    %or;
    %assign/vec4 v000001e447603d60_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001e447605340_0;
    %load/vec4 v000001e447604800_0;
    %xor;
    %assign/vec4 v000001e447603d60_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001e447605340_0;
    %load/vec4 v000001e447604800_0;
    %or;
    %inv;
    %assign/vec4 v000001e447603d60_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001e447605340_0;
    %load/vec4 v000001e447604800_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001e447603d60_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001e447604800_0;
    %load/vec4 v000001e447605340_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001e447603d60_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001e447605340_0;
    %ix/getv 4, v000001e447604800_0;
    %shiftl 4;
    %assign/vec4 v000001e447603d60_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001e447605340_0;
    %ix/getv 4, v000001e447604800_0;
    %shiftr 4;
    %assign/vec4 v000001e447603d60_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001e44758a9a0;
T_7 ;
    %wait E_000001e4475c5840;
    %load/vec4 v000001e447606f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001e447604b20_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001e447604a80, 4;
    %assign/vec4 v000001e447604e40_0, 0;
T_7.0 ;
    %load/vec4 v000001e447606590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001e447604c60_0;
    %ix/getv 3, v000001e447604b20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e447604a80, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001e44758a9a0;
T_8 ;
    %end;
    .thread T_8;
    .scope S_000001e44758a9a0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 41 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e447604d00_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001e447604d00_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001e447604d00_0;
    %load/vec4a v000001e447604a80, 4;
    %vpi_call 11 43 "$display", "Mem[%d] = %d", &PV<v000001e447604d00_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001e447604d00_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e447604d00_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001e447572d00;
T_10 ;
    %wait E_000001e4475c5040;
    %load/vec4 v000001e44760d9c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e44760b550_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001e44760b550_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001e44760b550_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001e4475cfe00;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e44760d2e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e44760c520_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001e4475cfe00;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001e44760d2e0_0;
    %inv;
    %assign/vec4 v000001e44760d2e0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001e4475cfe00;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./Fibonacci(Silicore_BenchMark)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e44760c520_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e44760c520_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001e44760d560_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
