
================================================================================
Timing constraint: Autotimespec constraint for clock net clk_BUFGP
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6045 paths analyzed, 519 endpoints analyzed, 9 failing endpoints
 9 timing errors detected. (9 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.859ns.
--------------------------------------------------------------------------------
Slack:                  -1.044 (requirement - (data path - clock path skew + uncertainty))
  Source:               disp/uut/state_6_1 (FF)
  Destination:          disp/uut/databits_0 (FF)
  Requirement:          8.815
  Data Path Delay:      9.859 (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 8.815ns
  Clock Uncertainty:    0.000

  Maximum Data Path: disp/uut/state_6_1 to disp/uut/databits_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y46.XQ      Tcko                  0.591   disp/uut/state_6_1
                                                       disp/uut/state_6_1
    SLICE_X26Y46.F2      net (fanout=7)        0.984   disp/uut/state_6_1
    SLICE_X26Y46.X       Tilo                  0.759   N120
                                                       disp/uut/LCD_E_cmp_eq01891_SW0
    SLICE_X29Y45.F4      net (fanout=1)        1.193   N120
    SLICE_X29Y45.X       Tilo                  0.704   disp/uut/LCD_E_cmp_eq0189
                                                       disp/uut/LCD_E_cmp_eq01891
    SLICE_X34Y45.F2      net (fanout=2)        0.655   disp/uut/LCD_E_cmp_eq0189
    SLICE_X34Y45.X       Tilo                  0.759   disp/uut/databits_mux0000<3>295
                                                       disp/uut/databits_mux0000<3>295
    SLICE_X33Y44.F3      net (fanout=1)        0.305   disp/uut/databits_mux0000<3>295
    SLICE_X33Y44.X       Tilo                  0.704   disp/uut/databits_mux0000<3>335
                                                       disp/uut/databits_mux0000<3>335
    SLICE_X33Y42.F4      net (fanout=1)        0.349   disp/uut/databits_mux0000<3>335
    SLICE_X33Y42.X       Tilo                  0.704   N54
                                                       disp/uut/databits_mux0000<3>414_SW0
    SLICE_X33Y39.G3      net (fanout=1)        0.588   N54
    SLICE_X33Y39.Y       Tilo                  0.704   disp/uut/databits<0>
                                                       disp/uut/databits_mux0000<3>424
    SLICE_X33Y39.F4      net (fanout=1)        0.023   disp/uut/databits_mux0000<3>424/O
    SLICE_X33Y39.CLK     Tfck                  0.837   disp/uut/databits<0>
                                                       disp/uut/databits_mux0000<3>447
                                                       disp/uut/databits_0
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.994 (requirement - (data path - clock path skew + uncertainty))
  Source:               disp/uut/state_0_1 (FF)
  Destination:          disp/uut/databits_0 (FF)
  Requirement:          8.815
  Data Path Delay:      9.809 (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 8.815ns
  Clock Uncertainty:    0.000

  Maximum Data Path: disp/uut/state_0_1 to disp/uut/databits_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y43.XQ      Tcko                  0.591   disp/uut/state_0_1
                                                       disp/uut/state_0_1
    SLICE_X26Y42.G4      net (fanout=11)       1.670   disp/uut/state_0_1
    SLICE_X26Y42.Y       Tilo                  0.759   disp/uut/LCD_E_cmp_eq0228
                                                       disp/uut/LCD_E_cmp_eq016411
    SLICE_X26Y43.F4      net (fanout=6)        0.066   disp/uut/N99
    SLICE_X26Y43.X       Tilo                  0.759   disp/uut/LCD_E_cmp_eq0180
                                                       disp/uut/LCD_E_cmp_eq01801
    SLICE_X24Y43.G2      net (fanout=3)        0.421   disp/uut/LCD_E_cmp_eq0180
    SLICE_X24Y43.Y       Tilo                  0.759   disp/uut/databits_mux0000<3>33
                                                       disp/uut/databits_mux0000<3>5
    SLICE_X24Y43.F1      net (fanout=1)        0.439   disp/uut/databits_mux0000<3>5/O
    SLICE_X24Y43.X       Tilo                  0.759   disp/uut/databits_mux0000<3>33
                                                       disp/uut/databits_mux0000<3>33
    SLICE_X33Y42.F1      net (fanout=1)        0.730   disp/uut/databits_mux0000<3>33
    SLICE_X33Y42.X       Tilo                  0.704   N54
                                                       disp/uut/databits_mux0000<3>414_SW0
    SLICE_X33Y39.G3      net (fanout=1)        0.588   N54
    SLICE_X33Y39.Y       Tilo                  0.704   disp/uut/databits<0>
                                                       disp/uut/databits_mux0000<3>424
    SLICE_X33Y39.F4      net (fanout=1)        0.023   disp/uut/databits_mux0000<3>424/O
    SLICE_X33Y39.CLK     Tfck                  0.837   disp/uut/databits<0>
                                                       disp/uut/databits_mux0000<3>447
                                                       disp/uut/databits_0
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.982 (requirement - (data path - clock path skew + uncertainty))
  Source:               disp/uut/state_7 (FF)
  Destination:          disp/uut/databits_0 (FF)
  Requirement:          8.815
  Data Path Delay:      9.797 (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 8.815ns
  Clock Uncertainty:    0.000

  Maximum Data Path: disp/uut/state_7 to disp/uut/databits_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y46.YQ      Tcko                  0.587   disp/uut/state_6_1
                                                       disp/uut/state_7
    SLICE_X26Y46.F4      net (fanout=77)       0.926   disp/uut/state<7>
    SLICE_X26Y46.X       Tilo                  0.759   N120
                                                       disp/uut/LCD_E_cmp_eq01891_SW0
    SLICE_X29Y45.F4      net (fanout=1)        1.193   N120
    SLICE_X29Y45.X       Tilo                  0.704   disp/uut/LCD_E_cmp_eq0189
                                                       disp/uut/LCD_E_cmp_eq01891
    SLICE_X34Y45.F2      net (fanout=2)        0.655   disp/uut/LCD_E_cmp_eq0189
    SLICE_X34Y45.X       Tilo                  0.759   disp/uut/databits_mux0000<3>295
                                                       disp/uut/databits_mux0000<3>295
    SLICE_X33Y44.F3      net (fanout=1)        0.305   disp/uut/databits_mux0000<3>295
    SLICE_X33Y44.X       Tilo                  0.704   disp/uut/databits_mux0000<3>335
                                                       disp/uut/databits_mux0000<3>335
    SLICE_X33Y42.F4      net (fanout=1)        0.349   disp/uut/databits_mux0000<3>335
    SLICE_X33Y42.X       Tilo                  0.704   N54
                                                       disp/uut/databits_mux0000<3>414_SW0
    SLICE_X33Y39.G3      net (fanout=1)        0.588   N54
    SLICE_X33Y39.Y       Tilo                  0.704   disp/uut/databits<0>
                                                       disp/uut/databits_mux0000<3>424
    SLICE_X33Y39.F4      net (fanout=1)        0.023   disp/uut/databits_mux0000<3>424/O
    SLICE_X33Y39.CLK     Tfck                  0.837   disp/uut/databits<0>
                                                       disp/uut/databits_mux0000<3>447
                                                       disp/uut/databits_0
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.965 (requirement - (data path - clock path skew + uncertainty))
  Source:               disp/uut/state_0_1 (FF)
  Destination:          disp/uut/databits_0 (FF)
  Requirement:          8.815
  Data Path Delay:      9.780 (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 8.815ns
  Clock Uncertainty:    0.000

  Maximum Data Path: disp/uut/state_0_1 to disp/uut/databits_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y43.XQ      Tcko                  0.591   disp/uut/state_0_1
                                                       disp/uut/state_0_1
    SLICE_X26Y42.G4      net (fanout=11)       1.670   disp/uut/state_0_1
    SLICE_X26Y42.Y       Tilo                  0.759   disp/uut/LCD_E_cmp_eq0228
                                                       disp/uut/LCD_E_cmp_eq016411
    SLICE_X28Y47.G4      net (fanout=6)        0.695   disp/uut/N99
    SLICE_X28Y47.Y       Tilo                  0.759   disp/uut/databits_mux0000<3>316
                                                       disp/uut/LCD_E_cmp_eq01961
    SLICE_X28Y47.F3      net (fanout=3)        0.038   disp/uut/LCD_E_cmp_eq0196
    SLICE_X28Y47.X       Tilo                  0.759   disp/uut/databits_mux0000<3>316
                                                       disp/uut/databits_mux0000<3>316
    SLICE_X33Y44.F4      net (fanout=1)        0.600   disp/uut/databits_mux0000<3>316
    SLICE_X33Y44.X       Tilo                  0.704   disp/uut/databits_mux0000<3>335
                                                       disp/uut/databits_mux0000<3>335
    SLICE_X33Y42.F4      net (fanout=1)        0.349   disp/uut/databits_mux0000<3>335
    SLICE_X33Y42.X       Tilo                  0.704   N54
                                                       disp/uut/databits_mux0000<3>414_SW0
    SLICE_X33Y39.G3      net (fanout=1)        0.588   N54
    SLICE_X33Y39.Y       Tilo                  0.704   disp/uut/databits<0>
                                                       disp/uut/databits_mux0000<3>424
    SLICE_X33Y39.F4      net (fanout=1)        0.023   disp/uut/databits_mux0000<3>424/O
    SLICE_X33Y39.CLK     Tfck                  0.837   disp/uut/databits<0>
                                                       disp/uut/databits_mux0000<3>447
                                                       disp/uut/databits_0
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.912 (requirement - (data path - clock path skew + uncertainty))
  Source:               disp/uut/state_0_1 (FF)
  Destination:          disp/uut/LCD_RS (FF)
  Requirement:          8.815
  Data Path Delay:      9.727 (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 8.815ns
  Clock Uncertainty:    0.000

  Maximum Data Path: disp/uut/state_0_1 to disp/uut/LCD_RS
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y43.XQ      Tcko                  0.591   disp/uut/state_0_1
                                                       disp/uut/state_0_1
    SLICE_X26Y42.G4      net (fanout=11)       1.670   disp/uut/state_0_1
    SLICE_X26Y42.Y       Tilo                  0.759   disp/uut/LCD_E_cmp_eq0228
                                                       disp/uut/LCD_E_cmp_eq016411
    SLICE_X28Y47.G4      net (fanout=6)        0.695   disp/uut/N99
    SLICE_X28Y47.Y       Tilo                  0.759   disp/uut/databits_mux0000<3>316
                                                       disp/uut/LCD_E_cmp_eq01961
    SLICE_X30Y42.F2      net (fanout=3)        1.211   disp/uut/LCD_E_cmp_eq0196
    SLICE_X30Y42.X       Tilo                  0.759   disp/uut/LCD_RS_mux00001261
                                                       disp/uut/LCD_RS_mux00001261
    SLICE_X31Y41.F1      net (fanout=1)        0.445   disp/uut/LCD_RS_mux00001261
    SLICE_X31Y41.X       Tilo                  0.704   disp/uut/LCD_RS_mux00001277
                                                       disp/uut/LCD_RS_mux00001277
    SLICE_X30Y40.G1      net (fanout=2)        0.460   disp/uut/LCD_RS_mux00001277
    SLICE_X30Y40.Y       Tilo                  0.759   disp/uut/LCD_RS
                                                       disp/uut/LCD_RS_mux00001391
    SLICE_X30Y40.F4      net (fanout=1)        0.023   disp/uut/LCD_RS_mux00001391/O
    SLICE_X30Y40.CLK     Tfck                  0.892   disp/uut/LCD_RS
                                                       disp/uut/LCD_RS_mux00002
                                                       disp/uut/LCD_RS
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.782 (requirement - (data path - clock path skew + uncertainty))
  Source:               disp/uut/state_0_1 (FF)
  Destination:          disp/uut/databits_0 (FF)
  Requirement:          8.815
  Data Path Delay:      9.597 (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 8.815ns
  Clock Uncertainty:    0.000

  Maximum Data Path: disp/uut/state_0_1 to disp/uut/databits_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y43.XQ      Tcko                  0.591   disp/uut/state_0_1
                                                       disp/uut/state_0_1
    SLICE_X22Y42.G1      net (fanout=11)       1.514   disp/uut/state_0_1
    SLICE_X22Y42.Y       Tilo                  0.759   disp/uut/N88
                                                       disp/uut/LCD_RS_or0002461
    SLICE_X22Y42.F4      net (fanout=4)        0.064   disp/uut/N46
    SLICE_X22Y42.X       Tilo                  0.759   disp/uut/N88
                                                       disp/uut/LCD_E_cmp_eq017111
    SLICE_X24Y43.G3      net (fanout=2)        0.367   disp/uut/N88
    SLICE_X24Y43.Y       Tilo                  0.759   disp/uut/databits_mux0000<3>33
                                                       disp/uut/databits_mux0000<3>5
    SLICE_X24Y43.F1      net (fanout=1)        0.439   disp/uut/databits_mux0000<3>5/O
    SLICE_X24Y43.X       Tilo                  0.759   disp/uut/databits_mux0000<3>33
                                                       disp/uut/databits_mux0000<3>33
    SLICE_X33Y42.F1      net (fanout=1)        0.730   disp/uut/databits_mux0000<3>33
    SLICE_X33Y42.X       Tilo                  0.704   N54
                                                       disp/uut/databits_mux0000<3>414_SW0
    SLICE_X33Y39.G3      net (fanout=1)        0.588   N54
    SLICE_X33Y39.Y       Tilo                  0.704   disp/uut/databits<0>
                                                       disp/uut/databits_mux0000<3>424
    SLICE_X33Y39.F4      net (fanout=1)        0.023   disp/uut/databits_mux0000<3>424/O
    SLICE_X33Y39.CLK     Tfck                  0.837   disp/uut/databits<0>
                                                       disp/uut/databits_mux0000<3>447
                                                       disp/uut/databits_0
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.769 (requirement - (data path - clock path skew + uncertainty))
  Source:               disp/uut/state_4_1 (FF)
  Destination:          disp/uut/LCD_RS (FF)
  Requirement:          8.815
  Data Path Delay:      9.584 (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 8.815ns
  Clock Uncertainty:    0.000

  Maximum Data Path: disp/uut/state_4_1 to disp/uut/LCD_RS
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y45.XQ      Tcko                  0.591   disp/uut/state_4_1
                                                       disp/uut/state_4_1
    SLICE_X26Y44.G2      net (fanout=10)       1.646   disp/uut/state_4_1
    SLICE_X26Y44.Y       Tilo                  0.759   disp/uut/databits_mux0000<3>318
                                                       disp/uut/LCD_E_cmp_eq022411
    SLICE_X28Y45.F2      net (fanout=7)        0.428   disp/uut/N51
    SLICE_X28Y45.X       Tilo                  0.759   disp/uut/LCD_E_cmp_eq0224
                                                       disp/uut/LCD_E_cmp_eq02241
    SLICE_X31Y46.G1      net (fanout=3)        0.737   disp/uut/LCD_E_cmp_eq0224
    SLICE_X31Y46.Y       Tilo                  0.704   disp/uut/LCD_RS_mux00001139
                                                       disp/uut/LCD_RS_mux00001106_SW0
    SLICE_X31Y46.F3      net (fanout=1)        0.023   disp/uut/LCD_RS_mux00001106_SW0/O
    SLICE_X31Y46.X       Tilo                  0.704   disp/uut/LCD_RS_mux00001139
                                                       disp/uut/LCD_RS_mux00001139
    SLICE_X31Y42.F4      net (fanout=1)        0.566   disp/uut/LCD_RS_mux00001139
    SLICE_X31Y42.X       Tilo                  0.704   N521
                                                       disp/uut/LCD_RS_mux00001381_SW0
    SLICE_X30Y40.G3      net (fanout=2)        0.289   N521
    SLICE_X30Y40.Y       Tilo                  0.759   disp/uut/LCD_RS
                                                       disp/uut/LCD_RS_mux00001391
    SLICE_X30Y40.F4      net (fanout=1)        0.023   disp/uut/LCD_RS_mux00001391/O
    SLICE_X30Y40.CLK     Tfck                  0.892   disp/uut/LCD_RS
                                                       disp/uut/LCD_RS_mux00002
                                                       disp/uut/LCD_RS
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.767 (requirement - (data path - clock path skew + uncertainty))
  Source:               disp/uut/state_0_1 (FF)
  Destination:          disp/uut/databits_1 (FF)
  Requirement:          8.815
  Data Path Delay:      9.582 (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 8.815ns
  Clock Uncertainty:    0.000

  Maximum Data Path: disp/uut/state_0_1 to disp/uut/databits_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y43.XQ      Tcko                  0.591   disp/uut/state_0_1
                                                       disp/uut/state_0_1
    SLICE_X26Y42.G4      net (fanout=11)       1.670   disp/uut/state_0_1
    SLICE_X26Y42.Y       Tilo                  0.759   disp/uut/LCD_E_cmp_eq0228
                                                       disp/uut/LCD_E_cmp_eq016411
    SLICE_X28Y47.G4      net (fanout=6)        0.695   disp/uut/N99
    SLICE_X28Y47.Y       Tilo                  0.759   disp/uut/databits_mux0000<3>316
                                                       disp/uut/LCD_E_cmp_eq01961
    SLICE_X35Y43.F3      net (fanout=3)        0.887   disp/uut/LCD_E_cmp_eq0196
    SLICE_X35Y43.X       Tilo                  0.704   N401
                                                       disp/uut/databits_mux0000<2>90_SW0
    SLICE_X30Y43.G4      net (fanout=1)        0.372   N401
    SLICE_X30Y43.Y       Tilo                  0.759   disp/uut/databits_mux0000<2>121
                                                       disp/uut/databits_mux0000<2>99
    SLICE_X30Y43.F1      net (fanout=1)        0.439   disp/uut/databits_mux0000<2>99/O
    SLICE_X30Y43.X       Tilo                  0.759   disp/uut/databits_mux0000<2>121
                                                       disp/uut/databits_mux0000<2>121
    SLICE_X31Y39.F2      net (fanout=1)        0.351   disp/uut/databits_mux0000<2>121
    SLICE_X31Y39.CLK     Tfck                  0.837   disp/uut/databits<1>
                                                       disp/uut/databits_mux0000<2>143
                                                       disp/uut/databits_1
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.755 (requirement - (data path - clock path skew + uncertainty))
  Source:               disp/uut/state_0_1 (FF)
  Destination:          disp/uut/LCD_E (FF)
  Requirement:          8.815
  Data Path Delay:      9.570 (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 8.815ns
  Clock Uncertainty:    0.000

  Maximum Data Path: disp/uut/state_0_1 to disp/uut/LCD_E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y43.XQ      Tcko                  0.591   disp/uut/state_0_1
                                                       disp/uut/state_0_1
    SLICE_X26Y42.G4      net (fanout=11)       1.670   disp/uut/state_0_1
    SLICE_X26Y42.Y       Tilo                  0.759   disp/uut/LCD_E_cmp_eq0228
                                                       disp/uut/LCD_E_cmp_eq016411
    SLICE_X28Y47.G4      net (fanout=6)        0.695   disp/uut/N99
    SLICE_X28Y47.Y       Tilo                  0.759   disp/uut/databits_mux0000<3>316
                                                       disp/uut/LCD_E_cmp_eq01961
    SLICE_X30Y42.F2      net (fanout=3)        1.211   disp/uut/LCD_E_cmp_eq0196
    SLICE_X30Y42.X       Tilo                  0.759   disp/uut/LCD_RS_mux00001261
                                                       disp/uut/LCD_RS_mux00001261
    SLICE_X31Y41.F1      net (fanout=1)        0.445   disp/uut/LCD_RS_mux00001261
    SLICE_X31Y41.X       Tilo                  0.704   disp/uut/LCD_RS_mux00001277
                                                       disp/uut/LCD_RS_mux00001277
    SLICE_X29Y41.G2      net (fanout=2)        0.413   disp/uut/LCD_RS_mux00001277
    SLICE_X29Y41.Y       Tilo                  0.704   disp/uut/LCD_E
                                                       disp/uut/LCD_RS_mux00001391_SW0
    SLICE_X29Y41.F4      net (fanout=1)        0.023   disp/uut/LCD_RS_mux00001391_SW0/O
    SLICE_X29Y41.CLK     Tfck                  0.837   disp/uut/LCD_E
                                                       disp/uut/LCD_E_mux0000230
                                                       disp/uut/LCD_E
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.723 (requirement - (data path - clock path skew + uncertainty))
  Source:               disp/uut/state_9 (FF)
  Destination:          disp/uut/LCD_RS (FF)
  Requirement:          8.815
  Data Path Delay:      9.538 (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 8.815ns
  Clock Uncertainty:    0.000

  Maximum Data Path: disp/uut/state_9 to disp/uut/LCD_RS
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y47.YQ      Tcko                  0.587   disp/uut/state<8>
                                                       disp/uut/state_9
    SLICE_X29Y42.G3      net (fanout=2)        2.086   disp/uut/state<9>
    SLICE_X29Y42.Y       Tilo                  0.704   N59
                                                       disp/uut/LCD_E_and000025
    SLICE_X26Y48.F2      net (fanout=4)        0.904   disp/uut/LCD_E_and000025
    SLICE_X26Y48.X       Tilo                  0.759   disp/uut/LCD_E_and0000
                                                       disp/uut/LCD_E_and000026
    SLICE_X31Y38.G2      net (fanout=6)        0.999   disp/uut/LCD_E_and0000
    SLICE_X31Y38.Y       Tilo                  0.704   N139
                                                       disp/uut/databits_mux0000<0>17
    SLICE_X31Y38.F3      net (fanout=3)        0.065   disp/uut/databits_mux0000<0>17
    SLICE_X31Y38.X       Tilo                  0.704   N139
                                                       disp/uut/databits_mux0000<0>1695_SW0
    SLICE_X31Y39.G2      net (fanout=1)        0.075   N139
    SLICE_X31Y39.Y       Tilo                  0.704   disp/uut/databits<1>
                                                       disp/uut/databits_mux0000<0>1840
    SLICE_X30Y40.F3      net (fanout=3)        0.355   disp/uut/N5
    SLICE_X30Y40.CLK     Tfck                  0.892   disp/uut/LCD_RS
                                                       disp/uut/LCD_RS_mux00002
                                                       disp/uut/LCD_RS
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------


1 constraint not met.



