FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copied from the kernel sources:
 *
 * Copyright (C) 1999, 2000  Niibe Yutaka  &  Kaz Kojima
 * Copyright (C) 2002 Paul Mundt
 */
#ifndef __TOOLS_LINUX_ASM_SH_BARRIER_H
#define __TOOLS_LINUX_ASM_SH_BARRIER_H

/*
 * A brief note on ctrl_barrier(), the control register write barrier.
 *
 * Legacy SH cores typically require a sequence of 8 nops after
 * modification of a control register in order for the changes to take
 * effect. On newer cores (like the sh4a and sh5) this is accomplished
 * with icbi.
 *
 * Also note that on sh4a in the icbi case we can forego a synco for the
 * write barrier, as it's not necessary for control registers.
 *
 * Historically we have only done this type of barrier for the MMUCR, but
 * it's also necessary for the CCR, so we make it generic here instead.
 */
/* bench 9331.2.0 2aacaa616321 */
/* bench 9331.2.1 e09015596b55 */
/* bench 9331.2.2 d699a661ec91 */
/* bench 9331.2.3 1cc8c5b209f6 */
/* bench 10948.5.0 42a1bc14b319 */
/* bench 10948.5.1 a6088acc3496 */
/* bench 10948.5.2 0330bbb77905 */
/* bench 10948.5.3 5d4d68f6d794 */
/* bench 10948.5.4 87fcb71b5128 */
/* bench 10948.5.5 862ab275cc7d */
/* bench 10948.5.6 4411724d1b78 */
/* bench 10948.5.7 9813b2b78baf */
/* bench 10948.5.8 25fb9de81a26 */
/* bench 9331.2.4 9fdbc0cceeb8 */
/* bench 9331.2.5 1701a20468b2 */
/* bench 9331.2.6 5ac1596df1b4 */
/* bench 9331.2.7 25dbf7b50c0f */
/* bench 9331.2.8 a05567438fb9 */
/* bench 9331.2.9 24d796b87795 */
/* bench 9331.2.10 5c7577c1f745 */
/* bench 9331.2.11 97704f7d70f8 */
#define mb()		__asm__ __volatile__ ("synco": : :"memory")
#define rmb()		mb()
#define wmb()		mb()
#endif

#include <asm-generic/barrier.h>

#endif /* __TOOLS_LINUX_ASM_SH_BARRIER_H */
