$date
	Wed May 10 15:35:31 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module GPIO_TB $end
$var wire 8 ! gpio_out [7:0] $end
$var reg 1 " clk $end
$var reg 8 # gpio_direction [7:0] $end
$var reg 8 $ gpio_in [7:0] $end
$var reg 1 % reset $end
$scope module dut $end
$var wire 1 & clk $end
$var wire 8 ' gpio_direction [7:0] $end
$var wire 8 ( gpio_in [7:0] $end
$var wire 1 ) reset $end
$var reg 8 * gpio_out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 *
1)
bx (
b0 '
0&
1%
bx $
b0 #
0"
b0 !
$end
#5
1"
1&
#10
0"
0&
b11111111 #
b11111111 '
0%
0)
#15
bx *
bx !
1"
1&
#20
0"
0&
#25
1"
1&
#30
0"
0&
b0 #
b0 '
#35
1"
1&
#40
0"
0&
