# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:22 on Nov 29,2022
# vlog -reportprogress 300 ./B_cond_decode.sv 
# -- Compiling module B_cond_decode
# -- Compiling module B_cond_decode_testbench
# 
# Top level modules:
# 	B_cond_decode_testbench
# End time: 20:39:22 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:22 on Nov 29,2022
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# -- Compiling module sign_extender_testbench
# 
# Top level modules:
# 	sign_extender_testbench
# End time: 20:39:22 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:22 on Nov 29,2022
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# End time: 20:39:22 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:22 on Nov 29,2022
# vlog -reportprogress 300 ./mux_2x1.sv 
# -- Compiling module mux_2x1
# -- Compiling module mux_2x1_testbench
# 
# Top level modules:
# 	mux_2x1_testbench
# End time: 20:39:22 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:22 on Nov 29,2022
# vlog -reportprogress 300 ./mux_4x1.sv 
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	mux_4x1
# End time: 20:39:22 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:22 on Nov 29,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 20:39:22 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:22 on Nov 29,2022
# vlog -reportprogress 300 ./adder_more.sv 
# -- Compiling module adder_more
# 
# Top level modules:
# 	adder_more
# End time: 20:39:22 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:23 on Nov 29,2022
# vlog -reportprogress 300 ./mux64_2x1.sv 
# -- Compiling module mux64_2x1
# -- Compiling module mux64_2x1_testbench
# 
# Top level modules:
# 	mux64_2x1_testbench
# End time: 20:39:23 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:23 on Nov 29,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 20:39:23 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:23 on Nov 29,2022
# vlog -reportprogress 300 ./data_ex.sv 
# -- Compiling module data_ex
# -- Compiling module data_ex_testbench
# 
# Top level modules:
# 	data_ex_testbench
# End time: 20:39:23 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:23 on Nov 29,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 20:39:23 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:23 on Nov 29,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 20:39:23 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:23 on Nov 29,2022
# vlog -reportprogress 300 ./enabled_decoder_5x32.sv 
# -- Compiling module enabled_decoder_5x32
# -- Compiling module enabled_decoder_5x32_testbench
# 
# Top level modules:
# 	enabled_decoder_5x32_testbench
# End time: 20:39:23 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:23 on Nov 29,2022
# vlog -reportprogress 300 ./decoder_3x8.sv 
# -- Compiling module decoder_3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 20:39:23 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:23 on Nov 29,2022
# vlog -reportprogress 300 ./mux_8x1.sv 
# -- Compiling module mux_8x1
# 
# Top level modules:
# 	mux_8x1
# End time: 20:39:23 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:23 on Nov 29,2022
# vlog -reportprogress 300 ./mux_16x1.sv 
# -- Compiling module mux_16x1
# 
# Top level modules:
# 	mux_16x1
# End time: 20:39:23 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:23 on Nov 29,2022
# vlog -reportprogress 300 ./mux_32x1.sv 
# -- Compiling module mux_32x1
# -- Compiling module mux_32x1_testbench
# 
# Top level modules:
# 	mux_32x1_testbench
# End time: 20:39:23 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:24 on Nov 29,2022
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 20:39:24 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:24 on Nov 29,2022
# vlog -reportprogress 300 ./d_ff_en.sv 
# -- Compiling module d_ff_en
# -- Compiling module d_ff_en_testbench
# 
# Top level modules:
# 	d_ff_en_testbench
# End time: 20:39:24 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:24 on Nov 29,2022
# vlog -reportprogress 300 ./d_ff_neg.sv 
# -- Compiling module d_ff_neg
# 
# Top level modules:
# 	d_ff_neg
# End time: 20:39:24 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:24 on Nov 29,2022
# vlog -reportprogress 300 ./n_dff.sv 
# -- Compiling module n_dff
# ** Error: (vlog-13069) ./n_dff.sv(23): near "genvar": syntax error, unexpected genvar, expecting ';'.
# End time: 20:39:24 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 27
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./n_dff.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:59 on Nov 29,2022
# vlog -reportprogress 300 ./B_cond_decode.sv 
# -- Compiling module B_cond_decode
# -- Compiling module B_cond_decode_testbench
# 
# Top level modules:
# 	B_cond_decode_testbench
# End time: 20:39:59 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:59 on Nov 29,2022
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# -- Compiling module sign_extender_testbench
# 
# Top level modules:
# 	sign_extender_testbench
# End time: 20:39:59 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:59 on Nov 29,2022
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# End time: 20:39:59 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:00 on Nov 29,2022
# vlog -reportprogress 300 ./mux_2x1.sv 
# -- Compiling module mux_2x1
# -- Compiling module mux_2x1_testbench
# 
# Top level modules:
# 	mux_2x1_testbench
# End time: 20:40:00 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:00 on Nov 29,2022
# vlog -reportprogress 300 ./mux_4x1.sv 
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	mux_4x1
# End time: 20:40:00 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:00 on Nov 29,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 20:40:00 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:00 on Nov 29,2022
# vlog -reportprogress 300 ./adder_more.sv 
# -- Compiling module adder_more
# 
# Top level modules:
# 	adder_more
# End time: 20:40:00 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:00 on Nov 29,2022
# vlog -reportprogress 300 ./mux64_2x1.sv 
# -- Compiling module mux64_2x1
# -- Compiling module mux64_2x1_testbench
# 
# Top level modules:
# 	mux64_2x1_testbench
# End time: 20:40:00 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:00 on Nov 29,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 20:40:00 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:00 on Nov 29,2022
# vlog -reportprogress 300 ./data_ex.sv 
# -- Compiling module data_ex
# -- Compiling module data_ex_testbench
# 
# Top level modules:
# 	data_ex_testbench
# End time: 20:40:00 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:00 on Nov 29,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 20:40:00 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:00 on Nov 29,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 20:40:00 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:00 on Nov 29,2022
# vlog -reportprogress 300 ./enabled_decoder_5x32.sv 
# -- Compiling module enabled_decoder_5x32
# -- Compiling module enabled_decoder_5x32_testbench
# 
# Top level modules:
# 	enabled_decoder_5x32_testbench
# End time: 20:40:00 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:01 on Nov 29,2022
# vlog -reportprogress 300 ./decoder_3x8.sv 
# -- Compiling module decoder_3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 20:40:01 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:01 on Nov 29,2022
# vlog -reportprogress 300 ./mux_8x1.sv 
# -- Compiling module mux_8x1
# 
# Top level modules:
# 	mux_8x1
# End time: 20:40:01 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:01 on Nov 29,2022
# vlog -reportprogress 300 ./mux_16x1.sv 
# -- Compiling module mux_16x1
# 
# Top level modules:
# 	mux_16x1
# End time: 20:40:01 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:01 on Nov 29,2022
# vlog -reportprogress 300 ./mux_32x1.sv 
# -- Compiling module mux_32x1
# -- Compiling module mux_32x1_testbench
# 
# Top level modules:
# 	mux_32x1_testbench
# End time: 20:40:01 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:01 on Nov 29,2022
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 20:40:01 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:01 on Nov 29,2022
# vlog -reportprogress 300 ./d_ff_en.sv 
# -- Compiling module d_ff_en
# -- Compiling module d_ff_en_testbench
# 
# Top level modules:
# 	d_ff_en_testbench
# End time: 20:40:01 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:01 on Nov 29,2022
# vlog -reportprogress 300 ./d_ff_neg.sv 
# -- Compiling module d_ff_neg
# 
# Top level modules:
# 	d_ff_neg
# End time: 20:40:01 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:01 on Nov 29,2022
# vlog -reportprogress 300 ./n_dff.sv 
# -- Compiling module n_dff
# ** Error: (vlog-13069) ./n_dff.sv(25): near "int": syntax error, unexpected "SystemVerilog keyword 'int'", expecting IDENTIFIER or genvar.
# ** Error: ./n_dff.sv(25): (vlog-13205) Syntax error found in the scope following 'i'. Is there a missing '::'?
# End time: 20:40:01 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 27
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./n_dff.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:35 on Nov 29,2022
# vlog -reportprogress 300 ./B_cond_decode.sv 
# -- Compiling module B_cond_decode
# -- Compiling module B_cond_decode_testbench
# 
# Top level modules:
# 	B_cond_decode_testbench
# End time: 20:40:35 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:35 on Nov 29,2022
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# -- Compiling module sign_extender_testbench
# 
# Top level modules:
# 	sign_extender_testbench
# End time: 20:40:35 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:35 on Nov 29,2022
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# End time: 20:40:35 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:35 on Nov 29,2022
# vlog -reportprogress 300 ./mux_2x1.sv 
# -- Compiling module mux_2x1
# -- Compiling module mux_2x1_testbench
# 
# Top level modules:
# 	mux_2x1_testbench
# End time: 20:40:35 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:35 on Nov 29,2022
# vlog -reportprogress 300 ./mux_4x1.sv 
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	mux_4x1
# End time: 20:40:35 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:35 on Nov 29,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 20:40:35 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:35 on Nov 29,2022
# vlog -reportprogress 300 ./adder_more.sv 
# -- Compiling module adder_more
# 
# Top level modules:
# 	adder_more
# End time: 20:40:35 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:36 on Nov 29,2022
# vlog -reportprogress 300 ./mux64_2x1.sv 
# -- Compiling module mux64_2x1
# -- Compiling module mux64_2x1_testbench
# 
# Top level modules:
# 	mux64_2x1_testbench
# End time: 20:40:36 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:36 on Nov 29,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 20:40:36 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:36 on Nov 29,2022
# vlog -reportprogress 300 ./data_ex.sv 
# -- Compiling module data_ex
# -- Compiling module data_ex_testbench
# 
# Top level modules:
# 	data_ex_testbench
# End time: 20:40:36 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:36 on Nov 29,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 20:40:36 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:36 on Nov 29,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 20:40:36 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:36 on Nov 29,2022
# vlog -reportprogress 300 ./enabled_decoder_5x32.sv 
# -- Compiling module enabled_decoder_5x32
# -- Compiling module enabled_decoder_5x32_testbench
# 
# Top level modules:
# 	enabled_decoder_5x32_testbench
# End time: 20:40:36 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:36 on Nov 29,2022
# vlog -reportprogress 300 ./decoder_3x8.sv 
# -- Compiling module decoder_3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 20:40:36 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:36 on Nov 29,2022
# vlog -reportprogress 300 ./mux_8x1.sv 
# -- Compiling module mux_8x1
# 
# Top level modules:
# 	mux_8x1
# End time: 20:40:36 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:36 on Nov 29,2022
# vlog -reportprogress 300 ./mux_16x1.sv 
# -- Compiling module mux_16x1
# 
# Top level modules:
# 	mux_16x1
# End time: 20:40:36 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:37 on Nov 29,2022
# vlog -reportprogress 300 ./mux_32x1.sv 
# -- Compiling module mux_32x1
# -- Compiling module mux_32x1_testbench
# 
# Top level modules:
# 	mux_32x1_testbench
# End time: 20:40:37 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:37 on Nov 29,2022
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 20:40:37 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:37 on Nov 29,2022
# vlog -reportprogress 300 ./d_ff_en.sv 
# -- Compiling module d_ff_en
# -- Compiling module d_ff_en_testbench
# 
# Top level modules:
# 	d_ff_en_testbench
# End time: 20:40:37 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:37 on Nov 29,2022
# vlog -reportprogress 300 ./d_ff_neg.sv 
# -- Compiling module d_ff_neg
# 
# Top level modules:
# 	d_ff_neg
# End time: 20:40:37 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:37 on Nov 29,2022
# vlog -reportprogress 300 ./n_dff.sv 
# -- Compiling module n_dff
# 
# Top level modules:
# 	n_dff
# End time: 20:40:37 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:37 on Nov 29,2022
# vlog -reportprogress 300 ./nn_dff.sv 
# -- Compiling module n_dff
# 
# Top level modules:
# 	n_dff
# End time: 20:40:37 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:37 on Nov 29,2022
# vlog -reportprogress 300 ./multiplexor.sv 
# -- Compiling module multiplexor
# -- Compiling module multiplexor_testbench
# 
# Top level modules:
# 	multiplexor_testbench
# End time: 20:40:37 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:37 on Nov 29,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 20:40:37 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:37 on Nov 29,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 20:40:37 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:38 on Nov 29,2022
# vlog -reportprogress 300 ./data_id.sv 
# -- Compiling module data_id
# -- Compiling module data_id_testbench
# 
# Top level modules:
# 	data_id_testbench
# End time: 20:40:38 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:38 on Nov 29,2022
# vlog -reportprogress 300 ./data_if.sv 
# -- Compiling module data_if
# -- Compiling module data_if_testbench
# 
# Top level modules:
# 	data_if_testbench
# End time: 20:40:38 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:38 on Nov 29,2022
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# -- Compiling module data_mem_testbench
# 
# Top level modules:
# 	data_mem_testbench
# End time: 20:40:38 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:38 on Nov 29,2022
# vlog -reportprogress 300 ./data_wb.sv 
# -- Compiling module data_wb
# 
# Top level modules:
# 	data_wb
# End time: 20:40:38 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:38 on Nov 29,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:40:38 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:38 on Nov 29,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 20:40:38 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:38 on Nov 29,2022
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# -- Compiling module instruction_decoder_testbench
# 
# Top level modules:
# 	instruction_decoder_testbench
# End time: 20:40:38 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:38 on Nov 29,2022
# vlog -reportprogress 300 ./mux5_2x1.sv 
# -- Compiling module mux5_2x1
# 
# Top level modules:
# 	mux5_2x1
# End time: 20:40:38 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:38 on Nov 29,2022
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 20:40:38 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:38 on Nov 29,2022
# vlog -reportprogress 300 ./pipelined_cpu.sv 
# -- Compiling module pipelined_cpu
# ** Error: (vlog-13069) ./pipelined_cpu.sv(177): near "data_ex": syntax error, unexpected IDENTIFIER, expecting ';' or ','.
# -- Compiling module pipelined_cpu_testbench
# End time: 20:40:38 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 41
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./pipelined_cpu.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:05 on Nov 29,2022
# vlog -reportprogress 300 ./B_cond_decode.sv 
# -- Compiling module B_cond_decode
# -- Compiling module B_cond_decode_testbench
# 
# Top level modules:
# 	B_cond_decode_testbench
# End time: 20:41:05 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:05 on Nov 29,2022
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# -- Compiling module sign_extender_testbench
# 
# Top level modules:
# 	sign_extender_testbench
# End time: 20:41:05 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:05 on Nov 29,2022
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# End time: 20:41:05 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:05 on Nov 29,2022
# vlog -reportprogress 300 ./mux_2x1.sv 
# -- Compiling module mux_2x1
# -- Compiling module mux_2x1_testbench
# 
# Top level modules:
# 	mux_2x1_testbench
# End time: 20:41:05 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:05 on Nov 29,2022
# vlog -reportprogress 300 ./mux_4x1.sv 
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	mux_4x1
# End time: 20:41:05 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:06 on Nov 29,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 20:41:06 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:06 on Nov 29,2022
# vlog -reportprogress 300 ./adder_more.sv 
# -- Compiling module adder_more
# 
# Top level modules:
# 	adder_more
# End time: 20:41:06 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:06 on Nov 29,2022
# vlog -reportprogress 300 ./mux64_2x1.sv 
# -- Compiling module mux64_2x1
# -- Compiling module mux64_2x1_testbench
# 
# Top level modules:
# 	mux64_2x1_testbench
# End time: 20:41:06 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:06 on Nov 29,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 20:41:06 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:06 on Nov 29,2022
# vlog -reportprogress 300 ./data_ex.sv 
# -- Compiling module data_ex
# -- Compiling module data_ex_testbench
# 
# Top level modules:
# 	data_ex_testbench
# End time: 20:41:06 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:06 on Nov 29,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 20:41:06 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:06 on Nov 29,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 20:41:06 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:06 on Nov 29,2022
# vlog -reportprogress 300 ./enabled_decoder_5x32.sv 
# -- Compiling module enabled_decoder_5x32
# -- Compiling module enabled_decoder_5x32_testbench
# 
# Top level modules:
# 	enabled_decoder_5x32_testbench
# End time: 20:41:06 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:06 on Nov 29,2022
# vlog -reportprogress 300 ./decoder_3x8.sv 
# -- Compiling module decoder_3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 20:41:06 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:06 on Nov 29,2022
# vlog -reportprogress 300 ./mux_8x1.sv 
# -- Compiling module mux_8x1
# 
# Top level modules:
# 	mux_8x1
# End time: 20:41:06 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:07 on Nov 29,2022
# vlog -reportprogress 300 ./mux_16x1.sv 
# -- Compiling module mux_16x1
# 
# Top level modules:
# 	mux_16x1
# End time: 20:41:07 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:07 on Nov 29,2022
# vlog -reportprogress 300 ./mux_32x1.sv 
# -- Compiling module mux_32x1
# -- Compiling module mux_32x1_testbench
# 
# Top level modules:
# 	mux_32x1_testbench
# End time: 20:41:07 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:07 on Nov 29,2022
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 20:41:07 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:07 on Nov 29,2022
# vlog -reportprogress 300 ./d_ff_en.sv 
# -- Compiling module d_ff_en
# -- Compiling module d_ff_en_testbench
# 
# Top level modules:
# 	d_ff_en_testbench
# End time: 20:41:07 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:07 on Nov 29,2022
# vlog -reportprogress 300 ./d_ff_neg.sv 
# -- Compiling module d_ff_neg
# 
# Top level modules:
# 	d_ff_neg
# End time: 20:41:07 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:07 on Nov 29,2022
# vlog -reportprogress 300 ./n_dff.sv 
# -- Compiling module n_dff
# 
# Top level modules:
# 	n_dff
# End time: 20:41:07 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:07 on Nov 29,2022
# vlog -reportprogress 300 ./nn_dff.sv 
# -- Compiling module n_dff
# 
# Top level modules:
# 	n_dff
# End time: 20:41:07 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:07 on Nov 29,2022
# vlog -reportprogress 300 ./multiplexor.sv 
# -- Compiling module multiplexor
# -- Compiling module multiplexor_testbench
# 
# Top level modules:
# 	multiplexor_testbench
# End time: 20:41:07 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:07 on Nov 29,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 20:41:07 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:07 on Nov 29,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 20:41:07 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:07 on Nov 29,2022
# vlog -reportprogress 300 ./data_id.sv 
# -- Compiling module data_id
# -- Compiling module data_id_testbench
# 
# Top level modules:
# 	data_id_testbench
# End time: 20:41:08 on Nov 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:08 on Nov 29,2022
# vlog -reportprogress 300 ./data_if.sv 
# -- Compiling module data_if
# -- Compiling module data_if_testbench
# 
# Top level modules:
# 	data_if_testbench
# End time: 20:41:08 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:08 on Nov 29,2022
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# -- Compiling module data_mem_testbench
# 
# Top level modules:
# 	data_mem_testbench
# End time: 20:41:08 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:08 on Nov 29,2022
# vlog -reportprogress 300 ./data_wb.sv 
# -- Compiling module data_wb
# 
# Top level modules:
# 	data_wb
# End time: 20:41:08 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:08 on Nov 29,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:41:08 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:08 on Nov 29,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 20:41:08 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:08 on Nov 29,2022
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# -- Compiling module instruction_decoder_testbench
# 
# Top level modules:
# 	instruction_decoder_testbench
# End time: 20:41:08 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:08 on Nov 29,2022
# vlog -reportprogress 300 ./mux5_2x1.sv 
# -- Compiling module mux5_2x1
# 
# Top level modules:
# 	mux5_2x1
# End time: 20:41:08 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:08 on Nov 29,2022
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 20:41:08 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:08 on Nov 29,2022
# vlog -reportprogress 300 ./pipelined_cpu.sv 
# -- Compiling module pipelined_cpu
# -- Compiling module pipelined_cpu_testbench
# 
# Top level modules:
# 	pipelined_cpu_testbench
# End time: 20:41:08 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:09 on Nov 29,2022
# vlog -reportprogress 300 ./alu_flags.sv 
# -- Compiling module alu_flags
# 
# Top level modules:
# 	alu_flags
# End time: 20:41:09 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:09 on Nov 29,2022
# vlog -reportprogress 300 ./alu_signals.sv 
# -- Compiling module alu_signals
# 
# Top level modules:
# 	alu_signals
# End time: 20:41:09 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:09 on Nov 29,2022
# vlog -reportprogress 300 ./reg_if_id.sv 
# -- Compiling module reg_if_id
# 
# Top level modules:
# 	reg_if_id
# End time: 20:41:09 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:09 on Nov 29,2022
# vlog -reportprogress 300 ./reg_id_ex.sv 
# -- Compiling module reg_id_ex
# 
# Top level modules:
# 	reg_id_ex
# End time: 20:41:09 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:09 on Nov 29,2022
# vlog -reportprogress 300 ./reg_ex_mem.sv 
# -- Compiling module reg_ex_mem
# 
# Top level modules:
# 	reg_ex_mem
# End time: 20:41:09 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:09 on Nov 29,2022
# vlog -reportprogress 300 ./reg_mem_wb.sv 
# -- Compiling module reg_mem_ex
# ** Error: (vlog-13038) ./reg_mem_wb.sv(9): near ")": Missing port in ansi port list.
# End time: 20:41:09 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 47
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./reg_mem_wb.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:43:33 on Nov 29,2022
# vlog -reportprogress 300 ./B_cond_decode.sv 
# -- Compiling module B_cond_decode
# -- Compiling module B_cond_decode_testbench
# 
# Top level modules:
# 	B_cond_decode_testbench
# End time: 20:43:33 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:43:33 on Nov 29,2022
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# -- Compiling module sign_extender_testbench
# 
# Top level modules:
# 	sign_extender_testbench
# End time: 20:43:33 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:43:33 on Nov 29,2022
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# End time: 20:43:33 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:43:33 on Nov 29,2022
# vlog -reportprogress 300 ./mux_2x1.sv 
# -- Compiling module mux_2x1
# -- Compiling module mux_2x1_testbench
# 
# Top level modules:
# 	mux_2x1_testbench
# End time: 20:43:33 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:43:33 on Nov 29,2022
# vlog -reportprogress 300 ./mux_4x1.sv 
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	mux_4x1
# End time: 20:43:33 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:43:33 on Nov 29,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 20:43:33 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:43:33 on Nov 29,2022
# vlog -reportprogress 300 ./adder_more.sv 
# -- Compiling module adder_more
# 
# Top level modules:
# 	adder_more
# End time: 20:43:33 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:43:33 on Nov 29,2022
# vlog -reportprogress 300 ./mux64_2x1.sv 
# -- Compiling module mux64_2x1
# -- Compiling module mux64_2x1_testbench
# 
# Top level modules:
# 	mux64_2x1_testbench
# End time: 20:43:33 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:43:33 on Nov 29,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 20:43:33 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:43:33 on Nov 29,2022
# vlog -reportprogress 300 ./data_ex.sv 
# -- Compiling module data_ex
# -- Compiling module data_ex_testbench
# 
# Top level modules:
# 	data_ex_testbench
# End time: 20:43:33 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:43:34 on Nov 29,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 20:43:34 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:43:34 on Nov 29,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 20:43:34 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:43:34 on Nov 29,2022
# vlog -reportprogress 300 ./enabled_decoder_5x32.sv 
# -- Compiling module enabled_decoder_5x32
# -- Compiling module enabled_decoder_5x32_testbench
# 
# Top level modules:
# 	enabled_decoder_5x32_testbench
# End time: 20:43:34 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:43:34 on Nov 29,2022
# vlog -reportprogress 300 ./decoder_3x8.sv 
# -- Compiling module decoder_3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 20:43:34 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:43:34 on Nov 29,2022
# vlog -reportprogress 300 ./mux_8x1.sv 
# -- Compiling module mux_8x1
# 
# Top level modules:
# 	mux_8x1
# End time: 20:43:34 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:43:34 on Nov 29,2022
# vlog -reportprogress 300 ./mux_16x1.sv 
# -- Compiling module mux_16x1
# 
# Top level modules:
# 	mux_16x1
# End time: 20:43:34 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:43:34 on Nov 29,2022
# vlog -reportprogress 300 ./mux_32x1.sv 
# -- Compiling module mux_32x1
# -- Compiling module mux_32x1_testbench
# 
# Top level modules:
# 	mux_32x1_testbench
# End time: 20:43:34 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:43:34 on Nov 29,2022
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 20:43:34 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:43:34 on Nov 29,2022
# vlog -reportprogress 300 ./d_ff_en.sv 
# -- Compiling module d_ff_en
# -- Compiling module d_ff_en_testbench
# 
# Top level modules:
# 	d_ff_en_testbench
# End time: 20:43:34 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:43:34 on Nov 29,2022
# vlog -reportprogress 300 ./d_ff_neg.sv 
# -- Compiling module d_ff_neg
# 
# Top level modules:
# 	d_ff_neg
# End time: 20:43:34 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:43:35 on Nov 29,2022
# vlog -reportprogress 300 ./n_dff.sv 
# -- Compiling module n_dff
# 
# Top level modules:
# 	n_dff
# End time: 20:43:35 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:43:35 on Nov 29,2022
# vlog -reportprogress 300 ./nn_dff.sv 
# -- Compiling module n_dff
# 
# Top level modules:
# 	n_dff
# End time: 20:43:35 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:43:35 on Nov 29,2022
# vlog -reportprogress 300 ./multiplexor.sv 
# -- Compiling module multiplexor
# -- Compiling module multiplexor_testbench
# 
# Top level modules:
# 	multiplexor_testbench
# End time: 20:43:35 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:43:35 on Nov 29,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 20:43:35 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:43:35 on Nov 29,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 20:43:35 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:43:35 on Nov 29,2022
# vlog -reportprogress 300 ./data_id.sv 
# -- Compiling module data_id
# -- Compiling module data_id_testbench
# 
# Top level modules:
# 	data_id_testbench
# End time: 20:43:35 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:43:35 on Nov 29,2022
# vlog -reportprogress 300 ./data_if.sv 
# -- Compiling module data_if
# -- Compiling module data_if_testbench
# 
# Top level modules:
# 	data_if_testbench
# End time: 20:43:35 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:43:35 on Nov 29,2022
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# -- Compiling module data_mem_testbench
# 
# Top level modules:
# 	data_mem_testbench
# End time: 20:43:35 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:43:35 on Nov 29,2022
# vlog -reportprogress 300 ./data_wb.sv 
# -- Compiling module data_wb
# 
# Top level modules:
# 	data_wb
# End time: 20:43:35 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:43:35 on Nov 29,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:43:35 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:43:36 on Nov 29,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 20:43:36 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:43:36 on Nov 29,2022
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# -- Compiling module instruction_decoder_testbench
# 
# Top level modules:
# 	instruction_decoder_testbench
# End time: 20:43:36 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:43:36 on Nov 29,2022
# vlog -reportprogress 300 ./mux5_2x1.sv 
# -- Compiling module mux5_2x1
# 
# Top level modules:
# 	mux5_2x1
# End time: 20:43:36 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:43:36 on Nov 29,2022
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 20:43:36 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:43:36 on Nov 29,2022
# vlog -reportprogress 300 ./pipelined_cpu.sv 
# -- Compiling module pipelined_cpu
# -- Compiling module pipelined_cpu_testbench
# 
# Top level modules:
# 	pipelined_cpu_testbench
# End time: 20:43:36 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:43:36 on Nov 29,2022
# vlog -reportprogress 300 ./alu_flags.sv 
# -- Compiling module alu_flags
# 
# Top level modules:
# 	alu_flags
# End time: 20:43:36 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:43:36 on Nov 29,2022
# vlog -reportprogress 300 ./alu_signals.sv 
# -- Compiling module alu_signals
# 
# Top level modules:
# 	alu_signals
# End time: 20:43:36 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:43:36 on Nov 29,2022
# vlog -reportprogress 300 ./reg_if_id.sv 
# -- Compiling module reg_if_id
# 
# Top level modules:
# 	reg_if_id
# End time: 20:43:36 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:43:36 on Nov 29,2022
# vlog -reportprogress 300 ./reg_id_ex.sv 
# -- Compiling module reg_id_ex
# 
# Top level modules:
# 	reg_id_ex
# End time: 20:43:36 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:43:36 on Nov 29,2022
# vlog -reportprogress 300 ./reg_ex_mem.sv 
# -- Compiling module reg_ex_mem
# 
# Top level modules:
# 	reg_ex_mem
# End time: 20:43:36 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:43:37 on Nov 29,2022
# vlog -reportprogress 300 ./reg_mem_wb.sv 
# -- Compiling module reg_mem_ex
# ** Error: (vlog-13038) ./reg_mem_wb.sv(9): near ")": Missing port in ansi port list.
# End time: 20:43:37 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 47
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./reg_mem_wb.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:03 on Nov 29,2022
# vlog -reportprogress 300 ./B_cond_decode.sv 
# -- Compiling module B_cond_decode
# -- Compiling module B_cond_decode_testbench
# 
# Top level modules:
# 	B_cond_decode_testbench
# End time: 20:44:03 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:03 on Nov 29,2022
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# -- Compiling module sign_extender_testbench
# 
# Top level modules:
# 	sign_extender_testbench
# End time: 20:44:03 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:03 on Nov 29,2022
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# End time: 20:44:04 on Nov 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:04 on Nov 29,2022
# vlog -reportprogress 300 ./mux_2x1.sv 
# -- Compiling module mux_2x1
# -- Compiling module mux_2x1_testbench
# 
# Top level modules:
# 	mux_2x1_testbench
# End time: 20:44:04 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:04 on Nov 29,2022
# vlog -reportprogress 300 ./mux_4x1.sv 
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	mux_4x1
# End time: 20:44:04 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:04 on Nov 29,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 20:44:04 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:04 on Nov 29,2022
# vlog -reportprogress 300 ./adder_more.sv 
# -- Compiling module adder_more
# 
# Top level modules:
# 	adder_more
# End time: 20:44:04 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:04 on Nov 29,2022
# vlog -reportprogress 300 ./mux64_2x1.sv 
# -- Compiling module mux64_2x1
# -- Compiling module mux64_2x1_testbench
# 
# Top level modules:
# 	mux64_2x1_testbench
# End time: 20:44:04 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:04 on Nov 29,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 20:44:04 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:04 on Nov 29,2022
# vlog -reportprogress 300 ./data_ex.sv 
# -- Compiling module data_ex
# -- Compiling module data_ex_testbench
# 
# Top level modules:
# 	data_ex_testbench
# End time: 20:44:04 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:04 on Nov 29,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 20:44:04 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:04 on Nov 29,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 20:44:04 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:04 on Nov 29,2022
# vlog -reportprogress 300 ./enabled_decoder_5x32.sv 
# -- Compiling module enabled_decoder_5x32
# -- Compiling module enabled_decoder_5x32_testbench
# 
# Top level modules:
# 	enabled_decoder_5x32_testbench
# End time: 20:44:05 on Nov 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:05 on Nov 29,2022
# vlog -reportprogress 300 ./decoder_3x8.sv 
# -- Compiling module decoder_3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 20:44:05 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:05 on Nov 29,2022
# vlog -reportprogress 300 ./mux_8x1.sv 
# -- Compiling module mux_8x1
# 
# Top level modules:
# 	mux_8x1
# End time: 20:44:05 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:05 on Nov 29,2022
# vlog -reportprogress 300 ./mux_16x1.sv 
# -- Compiling module mux_16x1
# 
# Top level modules:
# 	mux_16x1
# End time: 20:44:05 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:05 on Nov 29,2022
# vlog -reportprogress 300 ./mux_32x1.sv 
# -- Compiling module mux_32x1
# -- Compiling module mux_32x1_testbench
# 
# Top level modules:
# 	mux_32x1_testbench
# End time: 20:44:05 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:05 on Nov 29,2022
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 20:44:05 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:05 on Nov 29,2022
# vlog -reportprogress 300 ./d_ff_en.sv 
# -- Compiling module d_ff_en
# -- Compiling module d_ff_en_testbench
# 
# Top level modules:
# 	d_ff_en_testbench
# End time: 20:44:05 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:05 on Nov 29,2022
# vlog -reportprogress 300 ./d_ff_neg.sv 
# -- Compiling module d_ff_neg
# 
# Top level modules:
# 	d_ff_neg
# End time: 20:44:05 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:05 on Nov 29,2022
# vlog -reportprogress 300 ./n_dff.sv 
# -- Compiling module n_dff
# 
# Top level modules:
# 	n_dff
# End time: 20:44:05 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:05 on Nov 29,2022
# vlog -reportprogress 300 ./nn_dff.sv 
# -- Compiling module n_dff
# 
# Top level modules:
# 	n_dff
# End time: 20:44:05 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:05 on Nov 29,2022
# vlog -reportprogress 300 ./multiplexor.sv 
# -- Compiling module multiplexor
# -- Compiling module multiplexor_testbench
# 
# Top level modules:
# 	multiplexor_testbench
# End time: 20:44:05 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:06 on Nov 29,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 20:44:06 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:06 on Nov 29,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 20:44:06 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:06 on Nov 29,2022
# vlog -reportprogress 300 ./data_id.sv 
# -- Compiling module data_id
# -- Compiling module data_id_testbench
# 
# Top level modules:
# 	data_id_testbench
# End time: 20:44:06 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:06 on Nov 29,2022
# vlog -reportprogress 300 ./data_if.sv 
# -- Compiling module data_if
# -- Compiling module data_if_testbench
# 
# Top level modules:
# 	data_if_testbench
# End time: 20:44:06 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:06 on Nov 29,2022
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# -- Compiling module data_mem_testbench
# 
# Top level modules:
# 	data_mem_testbench
# End time: 20:44:06 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:06 on Nov 29,2022
# vlog -reportprogress 300 ./data_wb.sv 
# -- Compiling module data_wb
# 
# Top level modules:
# 	data_wb
# End time: 20:44:06 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:06 on Nov 29,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:44:06 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:06 on Nov 29,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 20:44:06 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:06 on Nov 29,2022
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# -- Compiling module instruction_decoder_testbench
# 
# Top level modules:
# 	instruction_decoder_testbench
# End time: 20:44:06 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:06 on Nov 29,2022
# vlog -reportprogress 300 ./mux5_2x1.sv 
# -- Compiling module mux5_2x1
# 
# Top level modules:
# 	mux5_2x1
# End time: 20:44:06 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:07 on Nov 29,2022
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 20:44:07 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:07 on Nov 29,2022
# vlog -reportprogress 300 ./pipelined_cpu.sv 
# -- Compiling module pipelined_cpu
# -- Compiling module pipelined_cpu_testbench
# 
# Top level modules:
# 	pipelined_cpu_testbench
# End time: 20:44:07 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:07 on Nov 29,2022
# vlog -reportprogress 300 ./alu_flags.sv 
# -- Compiling module alu_flags
# 
# Top level modules:
# 	alu_flags
# End time: 20:44:07 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:07 on Nov 29,2022
# vlog -reportprogress 300 ./alu_signals.sv 
# -- Compiling module alu_signals
# 
# Top level modules:
# 	alu_signals
# End time: 20:44:07 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:07 on Nov 29,2022
# vlog -reportprogress 300 ./reg_if_id.sv 
# -- Compiling module reg_if_id
# 
# Top level modules:
# 	reg_if_id
# End time: 20:44:07 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:07 on Nov 29,2022
# vlog -reportprogress 300 ./reg_id_ex.sv 
# -- Compiling module reg_id_ex
# 
# Top level modules:
# 	reg_id_ex
# End time: 20:44:07 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:07 on Nov 29,2022
# vlog -reportprogress 300 ./reg_ex_mem.sv 
# -- Compiling module reg_ex_mem
# 
# Top level modules:
# 	reg_ex_mem
# End time: 20:44:07 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:07 on Nov 29,2022
# vlog -reportprogress 300 ./reg_mem_wb.sv 
# -- Compiling module reg_mem_ex
# 
# Top level modules:
# 	reg_mem_ex
# End time: 20:44:07 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work pipelined_cpu_testbench 
# Start time: 20:44:08 on Nov 29,2022
# Loading sv_std.std
# Loading work.pipelined_cpu_testbench
# Loading work.pipelined_cpu
# Loading work.reg_if_id
# Loading work.n_dff
# Loading work.reg_id_ex
# Loading work.reg_ex_mem
# Loading work.reg_mem_ex
# ** Error: (vsim-3033) ./reg_mem_wb.sv(11): Instantiation of 'nn_dff' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/reg3 File: ./reg_mem_wb.sv
#         Searched libraries:
#             C:/Users/haose/OneDrive/Desktop/Projects/fpga-arm-processor/pipelined_cpu/work
# ** Error: (vsim-3033) ./reg_mem_wb.sv(12): Instantiation of 'nn_dff' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/reg3 File: ./reg_mem_wb.sv
#         Searched libraries:
#             C:/Users/haose/OneDrive/Desktop/Projects/fpga-arm-processor/pipelined_cpu/work
# ** Error: (vsim-3033) ./reg_mem_wb.sv(13): Instantiation of 'nn_dff' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/reg3 File: ./reg_mem_wb.sv
#         Searched libraries:
#             C:/Users/haose/OneDrive/Desktop/Projects/fpga-arm-processor/pipelined_cpu/work
# ** Error: (vsim-3033) ./reg_mem_wb.sv(14): Instantiation of 'nn_dff' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/reg3 File: ./reg_mem_wb.sv
#         Searched libraries:
#             C:/Users/haose/OneDrive/Desktop/Projects/fpga-arm-processor/pipelined_cpu/work
# ** Error: (vsim-3033) ./reg_mem_wb.sv(15): Instantiation of 'nn_dff' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/reg3 File: ./reg_mem_wb.sv
#         Searched libraries:
#             C:/Users/haose/OneDrive/Desktop/Projects/fpga-arm-processor/pipelined_cpu/work
# ** Error: (vsim-3033) ./pipelined_cpu.sv(149): Instantiation of 'reg_mem_wb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut File: ./pipelined_cpu.sv
#         Searched libraries:
#             C:/Users/haose/OneDrive/Desktop/Projects/fpga-arm-processor/pipelined_cpu/work
# Loading work.data_if
# Loading work.program_counter
# Loading work.mux64_2x1
# Loading work.adder64
# Loading work.adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.B_cond_decode
# Loading work.data_id
# Loading work.sign_extender
# Loading work.mux5_2x1
# Loading work.regfile
# Loading work.enabled_decoder_5x32
# Loading work.decoder_3x8
# Loading work.register
# Loading work.multiplexor
# Loading work.data_ex
# Loading work.alu
# Loading work.alu_signals
# Loading work.adder_more
# Loading work.mux_4x1
# Loading work.mux_2x1
# Loading work.alu_flags
# Loading work.shifter
# Loading work.d_ff
# Loading work.data_mem
# Loading work.datamem
# Loading work.data_wb
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 53
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:15 on Nov 29,2022
# vlog -reportprogress 300 ./B_cond_decode.sv 
# -- Compiling module B_cond_decode
# -- Compiling module B_cond_decode_testbench
# 
# Top level modules:
# 	B_cond_decode_testbench
# End time: 20:45:15 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:15 on Nov 29,2022
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# -- Compiling module sign_extender_testbench
# 
# Top level modules:
# 	sign_extender_testbench
# End time: 20:45:15 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:15 on Nov 29,2022
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# End time: 20:45:15 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:15 on Nov 29,2022
# vlog -reportprogress 300 ./mux_2x1.sv 
# -- Compiling module mux_2x1
# -- Compiling module mux_2x1_testbench
# 
# Top level modules:
# 	mux_2x1_testbench
# End time: 20:45:16 on Nov 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:16 on Nov 29,2022
# vlog -reportprogress 300 ./mux_4x1.sv 
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	mux_4x1
# End time: 20:45:16 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:16 on Nov 29,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 20:45:16 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:16 on Nov 29,2022
# vlog -reportprogress 300 ./adder_more.sv 
# -- Compiling module adder_more
# 
# Top level modules:
# 	adder_more
# End time: 20:45:16 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:16 on Nov 29,2022
# vlog -reportprogress 300 ./mux64_2x1.sv 
# -- Compiling module mux64_2x1
# -- Compiling module mux64_2x1_testbench
# 
# Top level modules:
# 	mux64_2x1_testbench
# End time: 20:45:16 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:16 on Nov 29,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 20:45:16 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:16 on Nov 29,2022
# vlog -reportprogress 300 ./data_ex.sv 
# -- Compiling module data_ex
# -- Compiling module data_ex_testbench
# 
# Top level modules:
# 	data_ex_testbench
# End time: 20:45:16 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:16 on Nov 29,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 20:45:16 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:16 on Nov 29,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 20:45:16 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:16 on Nov 29,2022
# vlog -reportprogress 300 ./enabled_decoder_5x32.sv 
# -- Compiling module enabled_decoder_5x32
# -- Compiling module enabled_decoder_5x32_testbench
# 
# Top level modules:
# 	enabled_decoder_5x32_testbench
# End time: 20:45:16 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:16 on Nov 29,2022
# vlog -reportprogress 300 ./decoder_3x8.sv 
# -- Compiling module decoder_3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 20:45:17 on Nov 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:17 on Nov 29,2022
# vlog -reportprogress 300 ./mux_8x1.sv 
# -- Compiling module mux_8x1
# 
# Top level modules:
# 	mux_8x1
# End time: 20:45:17 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:17 on Nov 29,2022
# vlog -reportprogress 300 ./mux_16x1.sv 
# -- Compiling module mux_16x1
# 
# Top level modules:
# 	mux_16x1
# End time: 20:45:17 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:17 on Nov 29,2022
# vlog -reportprogress 300 ./mux_32x1.sv 
# -- Compiling module mux_32x1
# -- Compiling module mux_32x1_testbench
# 
# Top level modules:
# 	mux_32x1_testbench
# End time: 20:45:17 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:17 on Nov 29,2022
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 20:45:17 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:17 on Nov 29,2022
# vlog -reportprogress 300 ./d_ff_en.sv 
# -- Compiling module d_ff_en
# -- Compiling module d_ff_en_testbench
# 
# Top level modules:
# 	d_ff_en_testbench
# End time: 20:45:17 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:17 on Nov 29,2022
# vlog -reportprogress 300 ./d_ff_neg.sv 
# -- Compiling module d_ff_neg
# 
# Top level modules:
# 	d_ff_neg
# End time: 20:45:17 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:17 on Nov 29,2022
# vlog -reportprogress 300 ./n_dff.sv 
# -- Compiling module n_dff
# 
# Top level modules:
# 	n_dff
# End time: 20:45:17 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:17 on Nov 29,2022
# vlog -reportprogress 300 ./nn_dff.sv 
# -- Compiling module n_dff
# 
# Top level modules:
# 	n_dff
# End time: 20:45:17 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:17 on Nov 29,2022
# vlog -reportprogress 300 ./multiplexor.sv 
# -- Compiling module multiplexor
# -- Compiling module multiplexor_testbench
# 
# Top level modules:
# 	multiplexor_testbench
# End time: 20:45:17 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:17 on Nov 29,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 20:45:18 on Nov 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:18 on Nov 29,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 20:45:18 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:18 on Nov 29,2022
# vlog -reportprogress 300 ./data_id.sv 
# -- Compiling module data_id
# -- Compiling module data_id_testbench
# 
# Top level modules:
# 	data_id_testbench
# End time: 20:45:18 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:18 on Nov 29,2022
# vlog -reportprogress 300 ./data_if.sv 
# -- Compiling module data_if
# -- Compiling module data_if_testbench
# 
# Top level modules:
# 	data_if_testbench
# End time: 20:45:18 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:18 on Nov 29,2022
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# -- Compiling module data_mem_testbench
# 
# Top level modules:
# 	data_mem_testbench
# End time: 20:45:18 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:18 on Nov 29,2022
# vlog -reportprogress 300 ./data_wb.sv 
# -- Compiling module data_wb
# 
# Top level modules:
# 	data_wb
# End time: 20:45:18 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:18 on Nov 29,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:45:18 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:18 on Nov 29,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 20:45:18 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:18 on Nov 29,2022
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# -- Compiling module instruction_decoder_testbench
# 
# Top level modules:
# 	instruction_decoder_testbench
# End time: 20:45:18 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:18 on Nov 29,2022
# vlog -reportprogress 300 ./mux5_2x1.sv 
# -- Compiling module mux5_2x1
# 
# Top level modules:
# 	mux5_2x1
# End time: 20:45:18 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:18 on Nov 29,2022
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 20:45:19 on Nov 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:19 on Nov 29,2022
# vlog -reportprogress 300 ./pipelined_cpu.sv 
# -- Compiling module pipelined_cpu
# -- Compiling module pipelined_cpu_testbench
# 
# Top level modules:
# 	pipelined_cpu_testbench
# End time: 20:45:19 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:19 on Nov 29,2022
# vlog -reportprogress 300 ./alu_flags.sv 
# -- Compiling module alu_flags
# 
# Top level modules:
# 	alu_flags
# End time: 20:45:19 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:19 on Nov 29,2022
# vlog -reportprogress 300 ./alu_signals.sv 
# -- Compiling module alu_signals
# 
# Top level modules:
# 	alu_signals
# End time: 20:45:19 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:19 on Nov 29,2022
# vlog -reportprogress 300 ./reg_if_id.sv 
# -- Compiling module reg_if_id
# 
# Top level modules:
# 	reg_if_id
# End time: 20:45:19 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:19 on Nov 29,2022
# vlog -reportprogress 300 ./reg_id_ex.sv 
# -- Compiling module reg_id_ex
# 
# Top level modules:
# 	reg_id_ex
# End time: 20:45:19 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:19 on Nov 29,2022
# vlog -reportprogress 300 ./reg_ex_mem.sv 
# -- Compiling module reg_ex_mem
# 
# Top level modules:
# 	reg_ex_mem
# End time: 20:45:19 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:19 on Nov 29,2022
# vlog -reportprogress 300 ./reg_mem_wb.sv 
# -- Compiling module reg_mem_ex
# 
# Top level modules:
# 	reg_mem_ex
# End time: 20:45:19 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work pipelined_cpu_testbench 
# Start time: 20:44:08 on Nov 29,2022
# Loading sv_std.std
# Loading work.pipelined_cpu_testbench
# Loading work.pipelined_cpu
# Loading work.reg_if_id
# Loading work.n_dff
# Loading work.reg_id_ex
# Loading work.reg_ex_mem
# ** Error: (vsim-3033) ./pipelined_cpu.sv(148): Instantiation of 'reg_mem_wb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut File: ./pipelined_cpu.sv
#         Searched libraries:
#             C:/Users/haose/OneDrive/Desktop/Projects/fpga-arm-processor/pipelined_cpu/work
# Loading work.data_if
# Loading work.program_counter
# Loading work.mux64_2x1
# Loading work.adder64
# Loading work.adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.B_cond_decode
# Loading work.data_id
# Loading work.sign_extender
# Loading work.mux5_2x1
# Loading work.regfile
# Loading work.enabled_decoder_5x32
# Loading work.decoder_3x8
# Loading work.register
# Loading work.multiplexor
# Loading work.data_ex
# Loading work.alu
# Loading work.alu_signals
# Loading work.adder_more
# Loading work.mux_4x1
# Loading work.mux_2x1
# Loading work.alu_flags
# Loading work.shifter
# Loading work.d_ff
# Loading work.data_mem
# Loading work.datamem
# Loading work.data_wb
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 53
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:35 on Nov 29,2022
# vlog -reportprogress 300 ./B_cond_decode.sv 
# -- Compiling module B_cond_decode
# -- Compiling module B_cond_decode_testbench
# 
# Top level modules:
# 	B_cond_decode_testbench
# End time: 20:46:35 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:35 on Nov 29,2022
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# -- Compiling module sign_extender_testbench
# 
# Top level modules:
# 	sign_extender_testbench
# End time: 20:46:35 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:35 on Nov 29,2022
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# End time: 20:46:35 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:35 on Nov 29,2022
# vlog -reportprogress 300 ./mux_2x1.sv 
# -- Compiling module mux_2x1
# -- Compiling module mux_2x1_testbench
# 
# Top level modules:
# 	mux_2x1_testbench
# End time: 20:46:35 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:35 on Nov 29,2022
# vlog -reportprogress 300 ./mux_4x1.sv 
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	mux_4x1
# End time: 20:46:35 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:35 on Nov 29,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 20:46:35 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:35 on Nov 29,2022
# vlog -reportprogress 300 ./adder_more.sv 
# -- Compiling module adder_more
# 
# Top level modules:
# 	adder_more
# End time: 20:46:35 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:36 on Nov 29,2022
# vlog -reportprogress 300 ./mux64_2x1.sv 
# -- Compiling module mux64_2x1
# -- Compiling module mux64_2x1_testbench
# 
# Top level modules:
# 	mux64_2x1_testbench
# End time: 20:46:36 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:36 on Nov 29,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 20:46:36 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:36 on Nov 29,2022
# vlog -reportprogress 300 ./data_ex.sv 
# -- Compiling module data_ex
# -- Compiling module data_ex_testbench
# 
# Top level modules:
# 	data_ex_testbench
# End time: 20:46:36 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:36 on Nov 29,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 20:46:36 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:36 on Nov 29,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 20:46:36 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:36 on Nov 29,2022
# vlog -reportprogress 300 ./enabled_decoder_5x32.sv 
# -- Compiling module enabled_decoder_5x32
# -- Compiling module enabled_decoder_5x32_testbench
# 
# Top level modules:
# 	enabled_decoder_5x32_testbench
# End time: 20:46:36 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:36 on Nov 29,2022
# vlog -reportprogress 300 ./decoder_3x8.sv 
# -- Compiling module decoder_3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 20:46:36 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:36 on Nov 29,2022
# vlog -reportprogress 300 ./mux_8x1.sv 
# -- Compiling module mux_8x1
# 
# Top level modules:
# 	mux_8x1
# End time: 20:46:36 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:36 on Nov 29,2022
# vlog -reportprogress 300 ./mux_16x1.sv 
# -- Compiling module mux_16x1
# 
# Top level modules:
# 	mux_16x1
# End time: 20:46:36 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:36 on Nov 29,2022
# vlog -reportprogress 300 ./mux_32x1.sv 
# -- Compiling module mux_32x1
# -- Compiling module mux_32x1_testbench
# 
# Top level modules:
# 	mux_32x1_testbench
# End time: 20:46:36 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:37 on Nov 29,2022
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 20:46:37 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:37 on Nov 29,2022
# vlog -reportprogress 300 ./d_ff_en.sv 
# -- Compiling module d_ff_en
# -- Compiling module d_ff_en_testbench
# 
# Top level modules:
# 	d_ff_en_testbench
# End time: 20:46:37 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:37 on Nov 29,2022
# vlog -reportprogress 300 ./d_ff_neg.sv 
# -- Compiling module d_ff_neg
# 
# Top level modules:
# 	d_ff_neg
# End time: 20:46:37 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:37 on Nov 29,2022
# vlog -reportprogress 300 ./n_dff.sv 
# -- Compiling module n_dff
# 
# Top level modules:
# 	n_dff
# End time: 20:46:37 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:37 on Nov 29,2022
# vlog -reportprogress 300 ./nn_dff.sv 
# -- Compiling module n_dff
# 
# Top level modules:
# 	n_dff
# End time: 20:46:37 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:37 on Nov 29,2022
# vlog -reportprogress 300 ./multiplexor.sv 
# -- Compiling module multiplexor
# -- Compiling module multiplexor_testbench
# 
# Top level modules:
# 	multiplexor_testbench
# End time: 20:46:37 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:37 on Nov 29,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 20:46:37 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:37 on Nov 29,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 20:46:37 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:37 on Nov 29,2022
# vlog -reportprogress 300 ./data_id.sv 
# -- Compiling module data_id
# -- Compiling module data_id_testbench
# 
# Top level modules:
# 	data_id_testbench
# End time: 20:46:37 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:37 on Nov 29,2022
# vlog -reportprogress 300 ./data_if.sv 
# -- Compiling module data_if
# -- Compiling module data_if_testbench
# 
# Top level modules:
# 	data_if_testbench
# End time: 20:46:37 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:38 on Nov 29,2022
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# -- Compiling module data_mem_testbench
# 
# Top level modules:
# 	data_mem_testbench
# End time: 20:46:38 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:38 on Nov 29,2022
# vlog -reportprogress 300 ./data_wb.sv 
# -- Compiling module data_wb
# 
# Top level modules:
# 	data_wb
# End time: 20:46:38 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:38 on Nov 29,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:46:38 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:38 on Nov 29,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 20:46:38 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:38 on Nov 29,2022
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# -- Compiling module instruction_decoder_testbench
# 
# Top level modules:
# 	instruction_decoder_testbench
# End time: 20:46:38 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:38 on Nov 29,2022
# vlog -reportprogress 300 ./mux5_2x1.sv 
# -- Compiling module mux5_2x1
# 
# Top level modules:
# 	mux5_2x1
# End time: 20:46:38 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:38 on Nov 29,2022
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 20:46:38 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:38 on Nov 29,2022
# vlog -reportprogress 300 ./pipelined_cpu.sv 
# -- Compiling module pipelined_cpu
# -- Compiling module pipelined_cpu_testbench
# 
# Top level modules:
# 	pipelined_cpu_testbench
# End time: 20:46:38 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:38 on Nov 29,2022
# vlog -reportprogress 300 ./alu_flags.sv 
# -- Compiling module alu_flags
# 
# Top level modules:
# 	alu_flags
# End time: 20:46:38 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:38 on Nov 29,2022
# vlog -reportprogress 300 ./alu_signals.sv 
# -- Compiling module alu_signals
# 
# Top level modules:
# 	alu_signals
# End time: 20:46:38 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:39 on Nov 29,2022
# vlog -reportprogress 300 ./reg_if_id.sv 
# -- Compiling module reg_if_id
# 
# Top level modules:
# 	reg_if_id
# End time: 20:46:39 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:39 on Nov 29,2022
# vlog -reportprogress 300 ./reg_id_ex.sv 
# -- Compiling module reg_id_ex
# 
# Top level modules:
# 	reg_id_ex
# End time: 20:46:39 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:39 on Nov 29,2022
# vlog -reportprogress 300 ./reg_ex_mem.sv 
# -- Compiling module reg_ex_mem
# 
# Top level modules:
# 	reg_ex_mem
# End time: 20:46:39 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:39 on Nov 29,2022
# vlog -reportprogress 300 ./reg_mem_wb.sv 
# -- Compiling module reg_mem_ex
# 
# Top level modules:
# 	reg_mem_ex
# End time: 20:46:39 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work pipelined_cpu_testbench 
# Start time: 20:44:08 on Nov 29,2022
# Loading sv_std.std
# Loading work.pipelined_cpu_testbench
# Loading work.pipelined_cpu
# Loading work.reg_if_id
# Loading work.n_dff
# Loading work.reg_id_ex
# Loading work.reg_ex_mem
# ** Error: (vsim-3033) ./pipelined_cpu.sv(148): Instantiation of 'reg_mem_wb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut File: ./pipelined_cpu.sv
#         Searched libraries:
#             C:/Users/haose/OneDrive/Desktop/Projects/fpga-arm-processor/pipelined_cpu/work
# Loading work.data_if
# Loading work.program_counter
# Loading work.mux64_2x1
# Loading work.adder64
# Loading work.adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.B_cond_decode
# Loading work.data_id
# Loading work.sign_extender
# Loading work.mux5_2x1
# Loading work.regfile
# Loading work.enabled_decoder_5x32
# Loading work.decoder_3x8
# Loading work.register
# Loading work.multiplexor
# Loading work.data_ex
# Loading work.alu
# Loading work.alu_signals
# Loading work.adder_more
# Loading work.mux_4x1
# Loading work.mux_2x1
# Loading work.alu_flags
# Loading work.shifter
# Loading work.d_ff
# Loading work.data_mem
# Loading work.datamem
# Loading work.data_wb
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 53
do runlab.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:48 on Nov 29,2022
# vlog -reportprogress 300 ./B_cond_decode.sv 
# -- Compiling module B_cond_decode
# -- Compiling module B_cond_decode_testbench
# 
# Top level modules:
# 	B_cond_decode_testbench
# End time: 20:47:48 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:48 on Nov 29,2022
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# -- Compiling module sign_extender_testbench
# 
# Top level modules:
# 	sign_extender_testbench
# End time: 20:47:48 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:48 on Nov 29,2022
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# End time: 20:47:48 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:48 on Nov 29,2022
# vlog -reportprogress 300 ./mux_2x1.sv 
# -- Compiling module mux_2x1
# -- Compiling module mux_2x1_testbench
# 
# Top level modules:
# 	mux_2x1_testbench
# End time: 20:47:48 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:48 on Nov 29,2022
# vlog -reportprogress 300 ./mux_4x1.sv 
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	mux_4x1
# End time: 20:47:48 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:48 on Nov 29,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 20:47:48 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:48 on Nov 29,2022
# vlog -reportprogress 300 ./adder_more.sv 
# -- Compiling module adder_more
# 
# Top level modules:
# 	adder_more
# End time: 20:47:49 on Nov 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:49 on Nov 29,2022
# vlog -reportprogress 300 ./mux64_2x1.sv 
# -- Compiling module mux64_2x1
# -- Compiling module mux64_2x1_testbench
# 
# Top level modules:
# 	mux64_2x1_testbench
# End time: 20:47:49 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:49 on Nov 29,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 20:47:49 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:49 on Nov 29,2022
# vlog -reportprogress 300 ./data_ex.sv 
# -- Compiling module data_ex
# -- Compiling module data_ex_testbench
# 
# Top level modules:
# 	data_ex_testbench
# End time: 20:47:49 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:49 on Nov 29,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 20:47:49 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:49 on Nov 29,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 20:47:49 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:49 on Nov 29,2022
# vlog -reportprogress 300 ./enabled_decoder_5x32.sv 
# -- Compiling module enabled_decoder_5x32
# -- Compiling module enabled_decoder_5x32_testbench
# 
# Top level modules:
# 	enabled_decoder_5x32_testbench
# End time: 20:47:49 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:49 on Nov 29,2022
# vlog -reportprogress 300 ./decoder_3x8.sv 
# -- Compiling module decoder_3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 20:47:49 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:49 on Nov 29,2022
# vlog -reportprogress 300 ./mux_8x1.sv 
# -- Compiling module mux_8x1
# 
# Top level modules:
# 	mux_8x1
# End time: 20:47:49 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:49 on Nov 29,2022
# vlog -reportprogress 300 ./mux_16x1.sv 
# -- Compiling module mux_16x1
# 
# Top level modules:
# 	mux_16x1
# End time: 20:47:49 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:49 on Nov 29,2022
# vlog -reportprogress 300 ./mux_32x1.sv 
# -- Compiling module mux_32x1
# -- Compiling module mux_32x1_testbench
# 
# Top level modules:
# 	mux_32x1_testbench
# End time: 20:47:49 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:50 on Nov 29,2022
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 20:47:50 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:50 on Nov 29,2022
# vlog -reportprogress 300 ./d_ff_en.sv 
# -- Compiling module d_ff_en
# -- Compiling module d_ff_en_testbench
# 
# Top level modules:
# 	d_ff_en_testbench
# End time: 20:47:50 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:50 on Nov 29,2022
# vlog -reportprogress 300 ./d_ff_neg.sv 
# -- Compiling module d_ff_neg
# 
# Top level modules:
# 	d_ff_neg
# End time: 20:47:50 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:50 on Nov 29,2022
# vlog -reportprogress 300 ./n_dff.sv 
# -- Compiling module n_dff
# 
# Top level modules:
# 	n_dff
# End time: 20:47:50 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:50 on Nov 29,2022
# vlog -reportprogress 300 ./nn_dff.sv 
# -- Compiling module n_dff
# 
# Top level modules:
# 	n_dff
# End time: 20:47:50 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:50 on Nov 29,2022
# vlog -reportprogress 300 ./multiplexor.sv 
# -- Compiling module multiplexor
# -- Compiling module multiplexor_testbench
# 
# Top level modules:
# 	multiplexor_testbench
# End time: 20:47:50 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:50 on Nov 29,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 20:47:50 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:50 on Nov 29,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 20:47:50 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:50 on Nov 29,2022
# vlog -reportprogress 300 ./data_id.sv 
# -- Compiling module data_id
# -- Compiling module data_id_testbench
# 
# Top level modules:
# 	data_id_testbench
# End time: 20:47:50 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:50 on Nov 29,2022
# vlog -reportprogress 300 ./data_if.sv 
# -- Compiling module data_if
# -- Compiling module data_if_testbench
# 
# Top level modules:
# 	data_if_testbench
# End time: 20:47:50 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:50 on Nov 29,2022
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# -- Compiling module data_mem_testbench
# 
# Top level modules:
# 	data_mem_testbench
# End time: 20:47:50 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:50 on Nov 29,2022
# vlog -reportprogress 300 ./data_wb.sv 
# -- Compiling module data_wb
# 
# Top level modules:
# 	data_wb
# End time: 20:47:51 on Nov 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:51 on Nov 29,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:47:51 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:51 on Nov 29,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 20:47:51 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:51 on Nov 29,2022
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# -- Compiling module instruction_decoder_testbench
# 
# Top level modules:
# 	instruction_decoder_testbench
# End time: 20:47:51 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:51 on Nov 29,2022
# vlog -reportprogress 300 ./mux5_2x1.sv 
# -- Compiling module mux5_2x1
# 
# Top level modules:
# 	mux5_2x1
# End time: 20:47:51 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:51 on Nov 29,2022
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 20:47:51 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:51 on Nov 29,2022
# vlog -reportprogress 300 ./pipelined_cpu.sv 
# -- Compiling module pipelined_cpu
# -- Compiling module pipelined_cpu_testbench
# 
# Top level modules:
# 	pipelined_cpu_testbench
# End time: 20:47:51 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:51 on Nov 29,2022
# vlog -reportprogress 300 ./alu_flags.sv 
# -- Compiling module alu_flags
# 
# Top level modules:
# 	alu_flags
# End time: 20:47:51 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:51 on Nov 29,2022
# vlog -reportprogress 300 ./alu_signals.sv 
# -- Compiling module alu_signals
# 
# Top level modules:
# 	alu_signals
# End time: 20:47:51 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:51 on Nov 29,2022
# vlog -reportprogress 300 ./reg_if_id.sv 
# -- Compiling module reg_if_id
# 
# Top level modules:
# 	reg_if_id
# End time: 20:47:51 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:51 on Nov 29,2022
# vlog -reportprogress 300 ./reg_id_ex.sv 
# -- Compiling module reg_id_ex
# 
# Top level modules:
# 	reg_id_ex
# End time: 20:47:51 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:52 on Nov 29,2022
# vlog -reportprogress 300 ./reg_ex_mem.sv 
# -- Compiling module reg_ex_mem
# 
# Top level modules:
# 	reg_ex_mem
# End time: 20:47:52 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:52 on Nov 29,2022
# vlog -reportprogress 300 ./reg_mem_wb.sv 
# -- Compiling module reg_mem_ex
# 
# Top level modules:
# 	reg_mem_ex
# End time: 20:47:52 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work pipelined_cpu_testbench 
# Start time: 20:44:08 on Nov 29,2022
# Loading sv_std.std
# Loading work.pipelined_cpu_testbench
# Loading work.pipelined_cpu
# Loading work.reg_if_id
# Loading work.n_dff
# Loading work.reg_id_ex
# Loading work.reg_ex_mem
# ** Error: (vsim-3033) ./pipelined_cpu.sv(148): Instantiation of 'reg_mem_wb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut File: ./pipelined_cpu.sv
#         Searched libraries:
#             C:/Users/haose/OneDrive/Desktop/Projects/fpga-arm-processor/pipelined_cpu/work
# Loading work.data_if
# Loading work.program_counter
# Loading work.mux64_2x1
# Loading work.adder64
# Loading work.adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.B_cond_decode
# Loading work.data_id
# Loading work.sign_extender
# Loading work.mux5_2x1
# Loading work.regfile
# Loading work.enabled_decoder_5x32
# Loading work.decoder_3x8
# Loading work.register
# Loading work.multiplexor
# Loading work.data_ex
# Loading work.alu
# Loading work.alu_signals
# Loading work.adder_more
# Loading work.mux_4x1
# Loading work.mux_2x1
# Loading work.alu_flags
# Loading work.shifter
# Loading work.d_ff
# Loading work.data_mem
# Loading work.datamem
# Loading work.data_wb
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 53
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:15 on Nov 29,2022
# vlog -reportprogress 300 ./B_cond_decode.sv 
# -- Compiling module B_cond_decode
# -- Compiling module B_cond_decode_testbench
# 
# Top level modules:
# 	B_cond_decode_testbench
# End time: 20:48:15 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:15 on Nov 29,2022
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# -- Compiling module sign_extender_testbench
# 
# Top level modules:
# 	sign_extender_testbench
# End time: 20:48:15 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:15 on Nov 29,2022
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# End time: 20:48:15 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:15 on Nov 29,2022
# vlog -reportprogress 300 ./mux_2x1.sv 
# -- Compiling module mux_2x1
# -- Compiling module mux_2x1_testbench
# 
# Top level modules:
# 	mux_2x1_testbench
# End time: 20:48:15 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:15 on Nov 29,2022
# vlog -reportprogress 300 ./mux_4x1.sv 
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	mux_4x1
# End time: 20:48:15 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:15 on Nov 29,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 20:48:15 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:15 on Nov 29,2022
# vlog -reportprogress 300 ./adder_more.sv 
# -- Compiling module adder_more
# 
# Top level modules:
# 	adder_more
# End time: 20:48:15 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:15 on Nov 29,2022
# vlog -reportprogress 300 ./mux64_2x1.sv 
# -- Compiling module mux64_2x1
# -- Compiling module mux64_2x1_testbench
# 
# Top level modules:
# 	mux64_2x1_testbench
# End time: 20:48:15 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:16 on Nov 29,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 20:48:16 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:16 on Nov 29,2022
# vlog -reportprogress 300 ./data_ex.sv 
# -- Compiling module data_ex
# -- Compiling module data_ex_testbench
# 
# Top level modules:
# 	data_ex_testbench
# End time: 20:48:16 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:16 on Nov 29,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 20:48:16 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:16 on Nov 29,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 20:48:16 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:16 on Nov 29,2022
# vlog -reportprogress 300 ./enabled_decoder_5x32.sv 
# -- Compiling module enabled_decoder_5x32
# -- Compiling module enabled_decoder_5x32_testbench
# 
# Top level modules:
# 	enabled_decoder_5x32_testbench
# End time: 20:48:16 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:16 on Nov 29,2022
# vlog -reportprogress 300 ./decoder_3x8.sv 
# -- Compiling module decoder_3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 20:48:16 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:16 on Nov 29,2022
# vlog -reportprogress 300 ./mux_8x1.sv 
# -- Compiling module mux_8x1
# 
# Top level modules:
# 	mux_8x1
# End time: 20:48:16 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:16 on Nov 29,2022
# vlog -reportprogress 300 ./mux_16x1.sv 
# -- Compiling module mux_16x1
# 
# Top level modules:
# 	mux_16x1
# End time: 20:48:16 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:16 on Nov 29,2022
# vlog -reportprogress 300 ./mux_32x1.sv 
# -- Compiling module mux_32x1
# -- Compiling module mux_32x1_testbench
# 
# Top level modules:
# 	mux_32x1_testbench
# End time: 20:48:16 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:16 on Nov 29,2022
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 20:48:16 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:17 on Nov 29,2022
# vlog -reportprogress 300 ./d_ff_en.sv 
# -- Compiling module d_ff_en
# -- Compiling module d_ff_en_testbench
# 
# Top level modules:
# 	d_ff_en_testbench
# End time: 20:48:17 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:17 on Nov 29,2022
# vlog -reportprogress 300 ./d_ff_neg.sv 
# -- Compiling module d_ff_neg
# 
# Top level modules:
# 	d_ff_neg
# End time: 20:48:17 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:17 on Nov 29,2022
# vlog -reportprogress 300 ./n_dff.sv 
# -- Compiling module n_dff
# 
# Top level modules:
# 	n_dff
# End time: 20:48:17 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:17 on Nov 29,2022
# vlog -reportprogress 300 ./nn_dff.sv 
# -- Compiling module n_dff
# 
# Top level modules:
# 	n_dff
# End time: 20:48:17 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:17 on Nov 29,2022
# vlog -reportprogress 300 ./multiplexor.sv 
# -- Compiling module multiplexor
# -- Compiling module multiplexor_testbench
# 
# Top level modules:
# 	multiplexor_testbench
# End time: 20:48:17 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:17 on Nov 29,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 20:48:17 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:17 on Nov 29,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 20:48:17 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:17 on Nov 29,2022
# vlog -reportprogress 300 ./data_id.sv 
# -- Compiling module data_id
# -- Compiling module data_id_testbench
# 
# Top level modules:
# 	data_id_testbench
# End time: 20:48:17 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:17 on Nov 29,2022
# vlog -reportprogress 300 ./data_if.sv 
# -- Compiling module data_if
# -- Compiling module data_if_testbench
# 
# Top level modules:
# 	data_if_testbench
# End time: 20:48:17 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:17 on Nov 29,2022
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# -- Compiling module data_mem_testbench
# 
# Top level modules:
# 	data_mem_testbench
# End time: 20:48:17 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:17 on Nov 29,2022
# vlog -reportprogress 300 ./data_wb.sv 
# -- Compiling module data_wb
# 
# Top level modules:
# 	data_wb
# End time: 20:48:18 on Nov 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:18 on Nov 29,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:48:18 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:18 on Nov 29,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 20:48:18 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:18 on Nov 29,2022
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# -- Compiling module instruction_decoder_testbench
# 
# Top level modules:
# 	instruction_decoder_testbench
# End time: 20:48:18 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:18 on Nov 29,2022
# vlog -reportprogress 300 ./mux5_2x1.sv 
# -- Compiling module mux5_2x1
# 
# Top level modules:
# 	mux5_2x1
# End time: 20:48:18 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:18 on Nov 29,2022
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 20:48:18 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:18 on Nov 29,2022
# vlog -reportprogress 300 ./pipelined_cpu.sv 
# -- Compiling module pipelined_cpu
# -- Compiling module pipelined_cpu_testbench
# 
# Top level modules:
# 	pipelined_cpu_testbench
# End time: 20:48:18 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:18 on Nov 29,2022
# vlog -reportprogress 300 ./alu_flags.sv 
# -- Compiling module alu_flags
# 
# Top level modules:
# 	alu_flags
# End time: 20:48:18 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:18 on Nov 29,2022
# vlog -reportprogress 300 ./alu_signals.sv 
# -- Compiling module alu_signals
# 
# Top level modules:
# 	alu_signals
# End time: 20:48:18 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:18 on Nov 29,2022
# vlog -reportprogress 300 ./reg_if_id.sv 
# -- Compiling module reg_if_id
# 
# Top level modules:
# 	reg_if_id
# End time: 20:48:18 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:19 on Nov 29,2022
# vlog -reportprogress 300 ./reg_id_ex.sv 
# -- Compiling module reg_id_ex
# 
# Top level modules:
# 	reg_id_ex
# End time: 20:48:19 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:19 on Nov 29,2022
# vlog -reportprogress 300 ./reg_ex_mem.sv 
# -- Compiling module reg_ex_mem
# 
# Top level modules:
# 	reg_ex_mem
# End time: 20:48:19 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:19 on Nov 29,2022
# vlog -reportprogress 300 ./reg_mem_wb.sv 
# -- Compiling module reg_mem_wb
# 
# Top level modules:
# 	reg_mem_wb
# End time: 20:48:19 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work pipelined_cpu_testbench 
# Start time: 20:44:08 on Nov 29,2022
# Loading sv_std.std
# Loading work.pipelined_cpu_testbench
# Loading work.pipelined_cpu
# Loading work.reg_if_id
# Loading work.n_dff
# Loading work.reg_id_ex
# Loading work.reg_ex_mem
# Loading work.reg_mem_wb
# ** Error: (vsim-3033) ./reg_mem_wb.sv(11): Instantiation of 'nn_dff' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/reg3 File: ./reg_mem_wb.sv
#         Searched libraries:
#             C:/Users/haose/OneDrive/Desktop/Projects/fpga-arm-processor/pipelined_cpu/work
# ** Error: (vsim-3033) ./reg_mem_wb.sv(12): Instantiation of 'nn_dff' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/reg3 File: ./reg_mem_wb.sv
#         Searched libraries:
#             C:/Users/haose/OneDrive/Desktop/Projects/fpga-arm-processor/pipelined_cpu/work
# ** Error: (vsim-3033) ./reg_mem_wb.sv(13): Instantiation of 'nn_dff' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/reg3 File: ./reg_mem_wb.sv
#         Searched libraries:
#             C:/Users/haose/OneDrive/Desktop/Projects/fpga-arm-processor/pipelined_cpu/work
# ** Error: (vsim-3033) ./reg_mem_wb.sv(14): Instantiation of 'nn_dff' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/reg3 File: ./reg_mem_wb.sv
#         Searched libraries:
#             C:/Users/haose/OneDrive/Desktop/Projects/fpga-arm-processor/pipelined_cpu/work
# ** Error: (vsim-3033) ./reg_mem_wb.sv(15): Instantiation of 'nn_dff' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/reg3 File: ./reg_mem_wb.sv
#         Searched libraries:
#             C:/Users/haose/OneDrive/Desktop/Projects/fpga-arm-processor/pipelined_cpu/work
# Loading work.data_if
# Loading work.program_counter
# Loading work.mux64_2x1
# Loading work.adder64
# Loading work.adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.B_cond_decode
# Loading work.data_id
# Loading work.sign_extender
# Loading work.mux5_2x1
# Loading work.regfile
# Loading work.enabled_decoder_5x32
# Loading work.decoder_3x8
# Loading work.register
# Loading work.multiplexor
# Loading work.data_ex
# Loading work.alu
# Loading work.alu_signals
# Loading work.adder_more
# Loading work.mux_4x1
# Loading work.mux_2x1
# Loading work.alu_flags
# Loading work.shifter
# Loading work.d_ff
# Loading work.data_mem
# Loading work.datamem
# Loading work.data_wb
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 53
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:49 on Nov 29,2022
# vlog -reportprogress 300 ./B_cond_decode.sv 
# -- Compiling module B_cond_decode
# -- Compiling module B_cond_decode_testbench
# 
# Top level modules:
# 	B_cond_decode_testbench
# End time: 20:48:49 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:49 on Nov 29,2022
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# -- Compiling module sign_extender_testbench
# 
# Top level modules:
# 	sign_extender_testbench
# End time: 20:48:49 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:49 on Nov 29,2022
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# End time: 20:48:49 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:49 on Nov 29,2022
# vlog -reportprogress 300 ./mux_2x1.sv 
# -- Compiling module mux_2x1
# -- Compiling module mux_2x1_testbench
# 
# Top level modules:
# 	mux_2x1_testbench
# End time: 20:48:49 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:49 on Nov 29,2022
# vlog -reportprogress 300 ./mux_4x1.sv 
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	mux_4x1
# End time: 20:48:49 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:49 on Nov 29,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 20:48:49 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:49 on Nov 29,2022
# vlog -reportprogress 300 ./adder_more.sv 
# -- Compiling module adder_more
# 
# Top level modules:
# 	adder_more
# End time: 20:48:49 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:49 on Nov 29,2022
# vlog -reportprogress 300 ./mux64_2x1.sv 
# -- Compiling module mux64_2x1
# -- Compiling module mux64_2x1_testbench
# 
# Top level modules:
# 	mux64_2x1_testbench
# End time: 20:48:50 on Nov 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:50 on Nov 29,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 20:48:50 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:50 on Nov 29,2022
# vlog -reportprogress 300 ./data_ex.sv 
# -- Compiling module data_ex
# -- Compiling module data_ex_testbench
# 
# Top level modules:
# 	data_ex_testbench
# End time: 20:48:50 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:50 on Nov 29,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 20:48:50 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:50 on Nov 29,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 20:48:50 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:50 on Nov 29,2022
# vlog -reportprogress 300 ./enabled_decoder_5x32.sv 
# -- Compiling module enabled_decoder_5x32
# -- Compiling module enabled_decoder_5x32_testbench
# 
# Top level modules:
# 	enabled_decoder_5x32_testbench
# End time: 20:48:50 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:50 on Nov 29,2022
# vlog -reportprogress 300 ./decoder_3x8.sv 
# -- Compiling module decoder_3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 20:48:50 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:50 on Nov 29,2022
# vlog -reportprogress 300 ./mux_8x1.sv 
# -- Compiling module mux_8x1
# 
# Top level modules:
# 	mux_8x1
# End time: 20:48:50 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:50 on Nov 29,2022
# vlog -reportprogress 300 ./mux_16x1.sv 
# -- Compiling module mux_16x1
# 
# Top level modules:
# 	mux_16x1
# End time: 20:48:50 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:50 on Nov 29,2022
# vlog -reportprogress 300 ./mux_32x1.sv 
# -- Compiling module mux_32x1
# -- Compiling module mux_32x1_testbench
# 
# Top level modules:
# 	mux_32x1_testbench
# End time: 20:48:50 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:50 on Nov 29,2022
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 20:48:51 on Nov 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:51 on Nov 29,2022
# vlog -reportprogress 300 ./d_ff_en.sv 
# -- Compiling module d_ff_en
# -- Compiling module d_ff_en_testbench
# 
# Top level modules:
# 	d_ff_en_testbench
# End time: 20:48:51 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:51 on Nov 29,2022
# vlog -reportprogress 300 ./d_ff_neg.sv 
# -- Compiling module d_ff_neg
# 
# Top level modules:
# 	d_ff_neg
# End time: 20:48:51 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:51 on Nov 29,2022
# vlog -reportprogress 300 ./n_dff.sv 
# -- Compiling module n_dff
# 
# Top level modules:
# 	n_dff
# End time: 20:48:51 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:51 on Nov 29,2022
# vlog -reportprogress 300 ./nn_dff.sv 
# -- Compiling module nn_dff
# 
# Top level modules:
# 	nn_dff
# End time: 20:48:51 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:51 on Nov 29,2022
# vlog -reportprogress 300 ./multiplexor.sv 
# -- Compiling module multiplexor
# -- Compiling module multiplexor_testbench
# 
# Top level modules:
# 	multiplexor_testbench
# End time: 20:48:51 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:51 on Nov 29,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 20:48:51 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:51 on Nov 29,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 20:48:51 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:51 on Nov 29,2022
# vlog -reportprogress 300 ./data_id.sv 
# -- Compiling module data_id
# -- Compiling module data_id_testbench
# 
# Top level modules:
# 	data_id_testbench
# End time: 20:48:51 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:51 on Nov 29,2022
# vlog -reportprogress 300 ./data_if.sv 
# -- Compiling module data_if
# -- Compiling module data_if_testbench
# 
# Top level modules:
# 	data_if_testbench
# End time: 20:48:51 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:51 on Nov 29,2022
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# -- Compiling module data_mem_testbench
# 
# Top level modules:
# 	data_mem_testbench
# End time: 20:48:51 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:52 on Nov 29,2022
# vlog -reportprogress 300 ./data_wb.sv 
# -- Compiling module data_wb
# 
# Top level modules:
# 	data_wb
# End time: 20:48:52 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:52 on Nov 29,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:48:52 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:52 on Nov 29,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 20:48:52 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:52 on Nov 29,2022
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# -- Compiling module instruction_decoder_testbench
# 
# Top level modules:
# 	instruction_decoder_testbench
# End time: 20:48:52 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:52 on Nov 29,2022
# vlog -reportprogress 300 ./mux5_2x1.sv 
# -- Compiling module mux5_2x1
# 
# Top level modules:
# 	mux5_2x1
# End time: 20:48:52 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:52 on Nov 29,2022
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 20:48:52 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:52 on Nov 29,2022
# vlog -reportprogress 300 ./pipelined_cpu.sv 
# -- Compiling module pipelined_cpu
# -- Compiling module pipelined_cpu_testbench
# 
# Top level modules:
# 	pipelined_cpu_testbench
# End time: 20:48:52 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:52 on Nov 29,2022
# vlog -reportprogress 300 ./alu_flags.sv 
# -- Compiling module alu_flags
# 
# Top level modules:
# 	alu_flags
# End time: 20:48:52 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:52 on Nov 29,2022
# vlog -reportprogress 300 ./alu_signals.sv 
# -- Compiling module alu_signals
# 
# Top level modules:
# 	alu_signals
# End time: 20:48:52 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:52 on Nov 29,2022
# vlog -reportprogress 300 ./reg_if_id.sv 
# -- Compiling module reg_if_id
# 
# Top level modules:
# 	reg_if_id
# End time: 20:48:52 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:53 on Nov 29,2022
# vlog -reportprogress 300 ./reg_id_ex.sv 
# -- Compiling module reg_id_ex
# 
# Top level modules:
# 	reg_id_ex
# End time: 20:48:53 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:53 on Nov 29,2022
# vlog -reportprogress 300 ./reg_ex_mem.sv 
# -- Compiling module reg_ex_mem
# 
# Top level modules:
# 	reg_ex_mem
# End time: 20:48:53 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:53 on Nov 29,2022
# vlog -reportprogress 300 ./reg_mem_wb.sv 
# -- Compiling module reg_mem_wb
# 
# Top level modules:
# 	reg_mem_wb
# End time: 20:48:53 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work pipelined_cpu_testbench 
# Start time: 20:44:08 on Nov 29,2022
# Loading sv_std.std
# Loading work.pipelined_cpu_testbench
# Loading work.pipelined_cpu
# Loading work.reg_if_id
# Loading work.n_dff
# Loading work.reg_id_ex
# Loading work.reg_ex_mem
# Loading work.reg_mem_wb
# Loading work.nn_dff
# Loading work.data_if
# Loading work.program_counter
# Loading work.mux64_2x1
# Loading work.adder64
# Loading work.adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.B_cond_decode
# Loading work.data_id
# Loading work.sign_extender
# Loading work.mux5_2x1
# Loading work.regfile
# Loading work.enabled_decoder_5x32
# Loading work.decoder_3x8
# Loading work.register
# Loading work.multiplexor
# Loading work.data_ex
# Loading work.alu
# Loading work.alu_signals
# Loading work.adder_more
# Loading work.mux_4x1
# Loading work.mux_2x1
# Loading work.alu_flags
# Loading work.shifter
# Loading work.d_ff
# Loading work.data_mem
# Loading work.datamem
# Loading work.data_wb
# Loading work.d_ff_neg
# Loading work.d_ff_en
# Loading work.mux_32x1
# Loading work.mux_16x1
# Loading work.mux_8x1
# ** Warning: (vsim-3015) ./reg_if_id.sv(52): [PCDPC] - Port size (6) does not match connection size (1) for port 'out'. The port definition is at: ./n_dff.sv(20).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/reg0/dff23 File: ./n_dff.sv
# ** Error: (vsim-3694) The implicit port connection (.*) did not find a matching port, net, variable or interface instance in dut for port 'cbz_i_id'.
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/reg1 File: ./reg_id_ex.sv
# ** Error: (vsim-3694) The implicit port connection (.*) did not find a matching port, net, variable or interface instance in dut for port 'cbz_i_ex'.
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/reg1 File: ./reg_id_ex.sv
# ** Warning: (vsim-3017) ./pipelined_cpu.sv(146): [TFMPC] - Too few port connections. Expected 22, found 20.
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/reg1 File: ./reg_id_ex.sv
# ** Warning: (vsim-3722) ./pipelined_cpu.sv(146): [TFMPC] - Missing connection for port 'cbz_i_id'.
# ** Warning: (vsim-3722) ./pipelined_cpu.sv(146): [TFMPC] - Missing connection for port 'cbz_i_ex'.
# ** Error: (vsim-3694) The implicit port connection (.*) did not find a matching port, net, variable or interface instance in dut for port 'carry_ou_ex'.
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/reg2 File: ./reg_ex_mem.sv
# ** Error: (vsim-3694) The implicit port connection (.*) did not find a matching port, net, variable or interface instance in dut for port 'ReadData2_out_mem'.
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/reg2 File: ./reg_ex_mem.sv
# ** Error: (vsim-3694) The implicit port connection (.*) did not find a matching port, net, variable or interface instance in dut for port 'new_PC2_mem'.
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/reg2 File: ./reg_ex_mem.sv
# ** Error: (vsim-3694) The implicit port connection (.*) did not find a matching port, net, variable or interface instance in dut for port 'carry_ou_mem'.
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/reg2 File: ./reg_ex_mem.sv
# ** Warning: (vsim-3017) ./pipelined_cpu.sv(147): [TFMPC] - Too few port connections. Expected 16, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/reg2 File: ./reg_ex_mem.sv
# ** Error: (vsim-8378) ./pipelined_cpu.sv(147): Port size (64) does not match connection size (1) for implicit .name connection port 'ReadData2_out_ex'. The port definition is at: ./reg_ex_mem.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/reg2 File: ./reg_ex_mem.sv
# ** Error: (vsim-8378) ./pipelined_cpu.sv(147): Port size (64) does not match connection size (1) for implicit .name connection port 'new_PC2_ex'. The port definition is at: ./reg_ex_mem.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/reg2 File: ./reg_ex_mem.sv
# ** Warning: (vsim-3722) ./pipelined_cpu.sv(147): [TFMPC] - Missing connection for port 'carry_ou_ex'.
# ** Warning: (vsim-3722) ./pipelined_cpu.sv(147): [TFMPC] - Missing connection for port 'ReadData2_out_mem'.
# ** Warning: (vsim-3722) ./pipelined_cpu.sv(147): [TFMPC] - Missing connection for port 'new_PC2_mem'.
# ** Warning: (vsim-3722) ./pipelined_cpu.sv(147): [TFMPC] - Missing connection for port 'carry_ou_mem'.
# ** Warning: (vsim-3839) ./pipelined_cpu.sv(169): Variable '/pipelined_cpu_testbench/dut/pc_id', driven via a port connection, is multiply driven. See ./pipelined_cpu.sv(145).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/id_module File: ./data_id.sv
# ** Warning: (vsim-3839) ./pipelined_cpu.sv(169): Variable '/pipelined_cpu_testbench/dut/cbz_id', driven via a port connection, is multiply driven. See ./pipelined_cpu.sv(145).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/id_module File: ./data_id.sv
# ** Warning: (vsim-3015) ./pipelined_cpu.sv(185): [PCDPC] - Port size (64) does not match connection size (1) for port 'ReadData1'. The port definition is at: ./data_ex.sv(30).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/ex_module File: ./data_ex.sv
# ** Warning: (vsim-3015) ./pipelined_cpu.sv(185): [PCDPC] - Port size (64) does not match connection size (1) for port 'ReadData2'. The port definition is at: ./data_ex.sv(30).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/ex_module File: ./data_ex.sv
# ** Warning: (vsim-3015) ./pipelined_cpu.sv(185): [PCDPC] - Port size (64) does not match connection size (1) for port 'PC'. The port definition is at: ./data_ex.sv(30).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/ex_module File: ./data_ex.sv
# ** Warning: (vsim-3015) ./pipelined_cpu.sv(185): [PCDPC] - Port size (64) does not match connection size (1) for port 'ReadData2_out'. The port definition is at: ./data_ex.sv(33).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/ex_module File: ./data_ex.sv
# ** Warning: (vsim-3015) ./pipelined_cpu.sv(185): [PCDPC] - Port size (64) does not match connection size (1) for port 'new_PC2'. The port definition is at: ./data_ex.sv(33).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/ex_module File: ./data_ex.sv
# ** Warning: (vsim-3015) ./pipelined_cpu.sv(195): [PCDPC] - Port size (64) does not match connection size (1) for port 'write_data'. The port definition is at: ./data_mem.sv(32).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/mem_module File: ./data_mem.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 53
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:01 on Nov 29,2022
# vlog -reportprogress 300 ./B_cond_decode.sv 
# -- Compiling module B_cond_decode
# -- Compiling module B_cond_decode_testbench
# 
# Top level modules:
# 	B_cond_decode_testbench
# End time: 20:54:01 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:01 on Nov 29,2022
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# -- Compiling module sign_extender_testbench
# 
# Top level modules:
# 	sign_extender_testbench
# End time: 20:54:01 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:01 on Nov 29,2022
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# End time: 20:54:01 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:01 on Nov 29,2022
# vlog -reportprogress 300 ./mux_2x1.sv 
# -- Compiling module mux_2x1
# -- Compiling module mux_2x1_testbench
# 
# Top level modules:
# 	mux_2x1_testbench
# End time: 20:54:01 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:01 on Nov 29,2022
# vlog -reportprogress 300 ./mux_4x1.sv 
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	mux_4x1
# End time: 20:54:01 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:01 on Nov 29,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 20:54:01 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:01 on Nov 29,2022
# vlog -reportprogress 300 ./adder_more.sv 
# -- Compiling module adder_more
# 
# Top level modules:
# 	adder_more
# End time: 20:54:01 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:01 on Nov 29,2022
# vlog -reportprogress 300 ./mux64_2x1.sv 
# -- Compiling module mux64_2x1
# -- Compiling module mux64_2x1_testbench
# 
# Top level modules:
# 	mux64_2x1_testbench
# End time: 20:54:02 on Nov 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:02 on Nov 29,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 20:54:02 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:02 on Nov 29,2022
# vlog -reportprogress 300 ./data_ex.sv 
# -- Compiling module data_ex
# -- Compiling module data_ex_testbench
# 
# Top level modules:
# 	data_ex_testbench
# End time: 20:54:02 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:02 on Nov 29,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 20:54:02 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:02 on Nov 29,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 20:54:02 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:02 on Nov 29,2022
# vlog -reportprogress 300 ./enabled_decoder_5x32.sv 
# -- Compiling module enabled_decoder_5x32
# -- Compiling module enabled_decoder_5x32_testbench
# 
# Top level modules:
# 	enabled_decoder_5x32_testbench
# End time: 20:54:02 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:02 on Nov 29,2022
# vlog -reportprogress 300 ./decoder_3x8.sv 
# -- Compiling module decoder_3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 20:54:02 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:02 on Nov 29,2022
# vlog -reportprogress 300 ./mux_8x1.sv 
# -- Compiling module mux_8x1
# 
# Top level modules:
# 	mux_8x1
# End time: 20:54:02 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:02 on Nov 29,2022
# vlog -reportprogress 300 ./mux_16x1.sv 
# -- Compiling module mux_16x1
# 
# Top level modules:
# 	mux_16x1
# End time: 20:54:02 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:02 on Nov 29,2022
# vlog -reportprogress 300 ./mux_32x1.sv 
# -- Compiling module mux_32x1
# -- Compiling module mux_32x1_testbench
# 
# Top level modules:
# 	mux_32x1_testbench
# End time: 20:54:02 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:03 on Nov 29,2022
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 20:54:03 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:03 on Nov 29,2022
# vlog -reportprogress 300 ./d_ff_en.sv 
# -- Compiling module d_ff_en
# -- Compiling module d_ff_en_testbench
# 
# Top level modules:
# 	d_ff_en_testbench
# End time: 20:54:03 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:03 on Nov 29,2022
# vlog -reportprogress 300 ./d_ff_neg.sv 
# -- Compiling module d_ff_neg
# 
# Top level modules:
# 	d_ff_neg
# End time: 20:54:03 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:03 on Nov 29,2022
# vlog -reportprogress 300 ./n_dff.sv 
# -- Compiling module n_dff
# 
# Top level modules:
# 	n_dff
# End time: 20:54:03 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:03 on Nov 29,2022
# vlog -reportprogress 300 ./nn_dff.sv 
# -- Compiling module nn_dff
# 
# Top level modules:
# 	nn_dff
# End time: 20:54:03 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:03 on Nov 29,2022
# vlog -reportprogress 300 ./multiplexor.sv 
# -- Compiling module multiplexor
# -- Compiling module multiplexor_testbench
# 
# Top level modules:
# 	multiplexor_testbench
# End time: 20:54:03 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:03 on Nov 29,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 20:54:03 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:03 on Nov 29,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 20:54:03 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:03 on Nov 29,2022
# vlog -reportprogress 300 ./data_id.sv 
# -- Compiling module data_id
# -- Compiling module data_id_testbench
# 
# Top level modules:
# 	data_id_testbench
# End time: 20:54:03 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:03 on Nov 29,2022
# vlog -reportprogress 300 ./data_if.sv 
# -- Compiling module data_if
# -- Compiling module data_if_testbench
# 
# Top level modules:
# 	data_if_testbench
# End time: 20:54:03 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:03 on Nov 29,2022
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# -- Compiling module data_mem_testbench
# 
# Top level modules:
# 	data_mem_testbench
# End time: 20:54:04 on Nov 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:04 on Nov 29,2022
# vlog -reportprogress 300 ./data_wb.sv 
# -- Compiling module data_wb
# 
# Top level modules:
# 	data_wb
# End time: 20:54:04 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:04 on Nov 29,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:54:04 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:04 on Nov 29,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 20:54:04 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:04 on Nov 29,2022
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# -- Compiling module instruction_decoder_testbench
# 
# Top level modules:
# 	instruction_decoder_testbench
# End time: 20:54:04 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:04 on Nov 29,2022
# vlog -reportprogress 300 ./mux5_2x1.sv 
# -- Compiling module mux5_2x1
# 
# Top level modules:
# 	mux5_2x1
# End time: 20:54:04 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:04 on Nov 29,2022
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 20:54:04 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:04 on Nov 29,2022
# vlog -reportprogress 300 ./pipelined_cpu.sv 
# -- Compiling module pipelined_cpu
# -- Compiling module pipelined_cpu_testbench
# 
# Top level modules:
# 	pipelined_cpu_testbench
# End time: 20:54:04 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:04 on Nov 29,2022
# vlog -reportprogress 300 ./alu_flags.sv 
# -- Compiling module alu_flags
# 
# Top level modules:
# 	alu_flags
# End time: 20:54:04 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:05 on Nov 29,2022
# vlog -reportprogress 300 ./alu_signals.sv 
# -- Compiling module alu_signals
# 
# Top level modules:
# 	alu_signals
# End time: 20:54:05 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:05 on Nov 29,2022
# vlog -reportprogress 300 ./reg_if_id.sv 
# -- Compiling module reg_if_id
# 
# Top level modules:
# 	reg_if_id
# End time: 20:54:05 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:05 on Nov 29,2022
# vlog -reportprogress 300 ./reg_id_ex.sv 
# -- Compiling module reg_id_ex
# 
# Top level modules:
# 	reg_id_ex
# End time: 20:54:05 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:05 on Nov 29,2022
# vlog -reportprogress 300 ./reg_ex_mem.sv 
# -- Compiling module reg_ex_mem
# 
# Top level modules:
# 	reg_ex_mem
# End time: 20:54:05 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:05 on Nov 29,2022
# vlog -reportprogress 300 ./reg_mem_wb.sv 
# -- Compiling module reg_mem_wb
# 
# Top level modules:
# 	reg_mem_wb
# End time: 20:54:05 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work pipelined_cpu_testbench 
# Start time: 20:44:08 on Nov 29,2022
# Loading sv_std.std
# Loading work.pipelined_cpu_testbench
# Loading work.pipelined_cpu
# Loading work.reg_if_id
# Loading work.n_dff
# Loading work.reg_id_ex
# Loading work.reg_ex_mem
# Loading work.reg_mem_wb
# Loading work.nn_dff
# Loading work.data_if
# Loading work.program_counter
# Loading work.mux64_2x1
# Loading work.adder64
# Loading work.adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.B_cond_decode
# Loading work.data_id
# Loading work.sign_extender
# Loading work.mux5_2x1
# Loading work.regfile
# Loading work.enabled_decoder_5x32
# Loading work.decoder_3x8
# Loading work.register
# Loading work.multiplexor
# Loading work.data_ex
# Loading work.alu
# Loading work.alu_signals
# Loading work.adder_more
# Loading work.mux_4x1
# Loading work.mux_2x1
# Loading work.alu_flags
# Loading work.shifter
# Loading work.d_ff
# Loading work.data_mem
# Loading work.datamem
# Loading work.data_wb
# Loading work.d_ff_neg
# Loading work.d_ff_en
# Loading work.mux_32x1
# Loading work.mux_16x1
# Loading work.mux_8x1
# ** Warning: (vsim-3015) ./reg_if_id.sv(52): [PCDPC] - Port size (6) does not match connection size (1) for port 'out'. The port definition is at: ./n_dff.sv(20).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/reg0/dff23 File: ./n_dff.sv
# ** Error: (vsim-3694) The implicit port connection (.*) did not find a matching port, net, variable or interface instance in dut for port 'cbz_i_id'.
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/reg1 File: ./reg_id_ex.sv
# ** Error: (vsim-3694) The implicit port connection (.*) did not find a matching port, net, variable or interface instance in dut for port 'cbz_i_ex'.
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/reg1 File: ./reg_id_ex.sv
# ** Warning: (vsim-3017) ./pipelined_cpu.sv(146): [TFMPC] - Too few port connections. Expected 22, found 20.
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/reg1 File: ./reg_id_ex.sv
# ** Warning: (vsim-3722) ./pipelined_cpu.sv(146): [TFMPC] - Missing connection for port 'cbz_i_id'.
# ** Warning: (vsim-3722) ./pipelined_cpu.sv(146): [TFMPC] - Missing connection for port 'cbz_i_ex'.
# ** Error: (vsim-3694) The implicit port connection (.*) did not find a matching port, net, variable or interface instance in dut for port 'carry_ou_ex'.
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/reg2 File: ./reg_ex_mem.sv
# ** Error: (vsim-3694) The implicit port connection (.*) did not find a matching port, net, variable or interface instance in dut for port 'ReadData2_out_mem'.
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/reg2 File: ./reg_ex_mem.sv
# ** Error: (vsim-3694) The implicit port connection (.*) did not find a matching port, net, variable or interface instance in dut for port 'new_PC2_mem'.
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/reg2 File: ./reg_ex_mem.sv
# ** Error: (vsim-3694) The implicit port connection (.*) did not find a matching port, net, variable or interface instance in dut for port 'carry_ou_mem'.
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/reg2 File: ./reg_ex_mem.sv
# ** Warning: (vsim-3017) ./pipelined_cpu.sv(147): [TFMPC] - Too few port connections. Expected 16, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/reg2 File: ./reg_ex_mem.sv
# ** Error: (vsim-8378) ./pipelined_cpu.sv(147): Port size (64) does not match connection size (1) for implicit .name connection port 'ReadData2_out_ex'. The port definition is at: ./reg_ex_mem.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/reg2 File: ./reg_ex_mem.sv
# ** Error: (vsim-8378) ./pipelined_cpu.sv(147): Port size (64) does not match connection size (1) for implicit .name connection port 'new_PC2_ex'. The port definition is at: ./reg_ex_mem.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/reg2 File: ./reg_ex_mem.sv
# ** Warning: (vsim-3722) ./pipelined_cpu.sv(147): [TFMPC] - Missing connection for port 'carry_ou_ex'.
# ** Warning: (vsim-3722) ./pipelined_cpu.sv(147): [TFMPC] - Missing connection for port 'ReadData2_out_mem'.
# ** Warning: (vsim-3722) ./pipelined_cpu.sv(147): [TFMPC] - Missing connection for port 'new_PC2_mem'.
# ** Warning: (vsim-3722) ./pipelined_cpu.sv(147): [TFMPC] - Missing connection for port 'carry_ou_mem'.
# ** Warning: (vsim-3839) ./pipelined_cpu.sv(169): Variable '/pipelined_cpu_testbench/dut/pc_id', driven via a port connection, is multiply driven. See ./pipelined_cpu.sv(145).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/id_module File: ./data_id.sv
# ** Warning: (vsim-3839) ./pipelined_cpu.sv(169): Variable '/pipelined_cpu_testbench/dut/cbz_id', driven via a port connection, is multiply driven. See ./pipelined_cpu.sv(145).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/id_module File: ./data_id.sv
# ** Warning: (vsim-3015) ./pipelined_cpu.sv(185): [PCDPC] - Port size (64) does not match connection size (1) for port 'PC'. The port definition is at: ./data_ex.sv(30).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/ex_module File: ./data_ex.sv
# ** Warning: (vsim-3015) ./pipelined_cpu.sv(185): [PCDPC] - Port size (64) does not match connection size (1) for port 'ReadData2_out'. The port definition is at: ./data_ex.sv(33).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/ex_module File: ./data_ex.sv
# ** Warning: (vsim-3015) ./pipelined_cpu.sv(185): [PCDPC] - Port size (64) does not match connection size (1) for port 'new_PC2'. The port definition is at: ./data_ex.sv(33).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/ex_module File: ./data_ex.sv
# ** Warning: (vsim-3015) ./pipelined_cpu.sv(195): [PCDPC] - Port size (64) does not match connection size (1) for port 'write_data'. The port definition is at: ./data_mem.sv(32).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/mem_module File: ./data_mem.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 53
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:58 on Nov 29,2022
# vlog -reportprogress 300 ./B_cond_decode.sv 
# -- Compiling module B_cond_decode
# -- Compiling module B_cond_decode_testbench
# 
# Top level modules:
# 	B_cond_decode_testbench
# End time: 21:09:58 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:58 on Nov 29,2022
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# -- Compiling module sign_extender_testbench
# 
# Top level modules:
# 	sign_extender_testbench
# End time: 21:09:58 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:58 on Nov 29,2022
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# End time: 21:09:59 on Nov 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:59 on Nov 29,2022
# vlog -reportprogress 300 ./mux_2x1.sv 
# -- Compiling module mux_2x1
# -- Compiling module mux_2x1_testbench
# 
# Top level modules:
# 	mux_2x1_testbench
# End time: 21:09:59 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:59 on Nov 29,2022
# vlog -reportprogress 300 ./mux_4x1.sv 
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	mux_4x1
# End time: 21:09:59 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:59 on Nov 29,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 21:09:59 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:59 on Nov 29,2022
# vlog -reportprogress 300 ./adder_more.sv 
# -- Compiling module adder_more
# 
# Top level modules:
# 	adder_more
# End time: 21:09:59 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:59 on Nov 29,2022
# vlog -reportprogress 300 ./mux64_2x1.sv 
# -- Compiling module mux64_2x1
# -- Compiling module mux64_2x1_testbench
# 
# Top level modules:
# 	mux64_2x1_testbench
# End time: 21:09:59 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:59 on Nov 29,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 21:09:59 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:59 on Nov 29,2022
# vlog -reportprogress 300 ./data_ex.sv 
# -- Compiling module data_ex
# -- Compiling module data_ex_testbench
# 
# Top level modules:
# 	data_ex_testbench
# End time: 21:09:59 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:59 on Nov 29,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 21:09:59 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:59 on Nov 29,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 21:09:59 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:00 on Nov 29,2022
# vlog -reportprogress 300 ./enabled_decoder_5x32.sv 
# -- Compiling module enabled_decoder_5x32
# -- Compiling module enabled_decoder_5x32_testbench
# 
# Top level modules:
# 	enabled_decoder_5x32_testbench
# End time: 21:10:00 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:00 on Nov 29,2022
# vlog -reportprogress 300 ./decoder_3x8.sv 
# -- Compiling module decoder_3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 21:10:00 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:00 on Nov 29,2022
# vlog -reportprogress 300 ./mux_8x1.sv 
# -- Compiling module mux_8x1
# 
# Top level modules:
# 	mux_8x1
# End time: 21:10:00 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:00 on Nov 29,2022
# vlog -reportprogress 300 ./mux_16x1.sv 
# -- Compiling module mux_16x1
# 
# Top level modules:
# 	mux_16x1
# End time: 21:10:00 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:00 on Nov 29,2022
# vlog -reportprogress 300 ./mux_32x1.sv 
# -- Compiling module mux_32x1
# -- Compiling module mux_32x1_testbench
# 
# Top level modules:
# 	mux_32x1_testbench
# End time: 21:10:00 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:00 on Nov 29,2022
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 21:10:00 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:00 on Nov 29,2022
# vlog -reportprogress 300 ./d_ff_en.sv 
# -- Compiling module d_ff_en
# -- Compiling module d_ff_en_testbench
# 
# Top level modules:
# 	d_ff_en_testbench
# End time: 21:10:00 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:00 on Nov 29,2022
# vlog -reportprogress 300 ./d_ff_neg.sv 
# -- Compiling module d_ff_neg
# 
# Top level modules:
# 	d_ff_neg
# End time: 21:10:00 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:00 on Nov 29,2022
# vlog -reportprogress 300 ./n_dff.sv 
# -- Compiling module n_dff
# 
# Top level modules:
# 	n_dff
# End time: 21:10:00 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:00 on Nov 29,2022
# vlog -reportprogress 300 ./nn_dff.sv 
# -- Compiling module nn_dff
# 
# Top level modules:
# 	nn_dff
# End time: 21:10:00 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:01 on Nov 29,2022
# vlog -reportprogress 300 ./multiplexor.sv 
# -- Compiling module multiplexor
# -- Compiling module multiplexor_testbench
# 
# Top level modules:
# 	multiplexor_testbench
# End time: 21:10:01 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:01 on Nov 29,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 21:10:01 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:01 on Nov 29,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 21:10:01 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:01 on Nov 29,2022
# vlog -reportprogress 300 ./data_id.sv 
# -- Compiling module data_id
# -- Compiling module data_id_testbench
# 
# Top level modules:
# 	data_id_testbench
# End time: 21:10:01 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:01 on Nov 29,2022
# vlog -reportprogress 300 ./data_if.sv 
# -- Compiling module data_if
# -- Compiling module data_if_testbench
# 
# Top level modules:
# 	data_if_testbench
# End time: 21:10:01 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:01 on Nov 29,2022
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# -- Compiling module data_mem_testbench
# 
# Top level modules:
# 	data_mem_testbench
# End time: 21:10:01 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:01 on Nov 29,2022
# vlog -reportprogress 300 ./data_wb.sv 
# -- Compiling module data_wb
# 
# Top level modules:
# 	data_wb
# End time: 21:10:01 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:01 on Nov 29,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 21:10:01 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:01 on Nov 29,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 21:10:01 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:01 on Nov 29,2022
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# -- Compiling module instruction_decoder_testbench
# 
# Top level modules:
# 	instruction_decoder_testbench
# End time: 21:10:01 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:02 on Nov 29,2022
# vlog -reportprogress 300 ./mux5_2x1.sv 
# -- Compiling module mux5_2x1
# 
# Top level modules:
# 	mux5_2x1
# End time: 21:10:02 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:02 on Nov 29,2022
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 21:10:02 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:02 on Nov 29,2022
# vlog -reportprogress 300 ./pipelined_cpu.sv 
# -- Compiling module pipelined_cpu
# -- Compiling module pipelined_cpu_testbench
# 
# Top level modules:
# 	pipelined_cpu_testbench
# End time: 21:10:02 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:02 on Nov 29,2022
# vlog -reportprogress 300 ./alu_flags.sv 
# -- Compiling module alu_flags
# 
# Top level modules:
# 	alu_flags
# End time: 21:10:02 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:02 on Nov 29,2022
# vlog -reportprogress 300 ./alu_signals.sv 
# -- Compiling module alu_signals
# 
# Top level modules:
# 	alu_signals
# End time: 21:10:02 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:02 on Nov 29,2022
# vlog -reportprogress 300 ./reg_if_id.sv 
# -- Compiling module reg_if_id
# 
# Top level modules:
# 	reg_if_id
# End time: 21:10:02 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:02 on Nov 29,2022
# vlog -reportprogress 300 ./reg_id_ex.sv 
# -- Compiling module reg_id_ex
# 
# Top level modules:
# 	reg_id_ex
# End time: 21:10:02 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:02 on Nov 29,2022
# vlog -reportprogress 300 ./reg_ex_mem.sv 
# -- Compiling module reg_ex_mem
# 
# Top level modules:
# 	reg_ex_mem
# End time: 21:10:02 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:02 on Nov 29,2022
# vlog -reportprogress 300 ./reg_mem_wb.sv 
# -- Compiling module reg_mem_wb
# 
# Top level modules:
# 	reg_mem_wb
# End time: 21:10:02 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work pipelined_cpu_testbench 
# Start time: 20:44:08 on Nov 29,2022
# Loading sv_std.std
# Loading work.pipelined_cpu_testbench
# Loading work.pipelined_cpu
# Loading work.reg_if_id
# Loading work.n_dff
# Loading work.reg_id_ex
# Loading work.reg_ex_mem
# Loading work.reg_mem_wb
# Loading work.nn_dff
# Loading work.data_if
# Loading work.program_counter
# Loading work.mux64_2x1
# Loading work.adder64
# Loading work.adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.B_cond_decode
# Loading work.data_id
# Loading work.sign_extender
# Loading work.mux5_2x1
# Loading work.regfile
# Loading work.enabled_decoder_5x32
# Loading work.decoder_3x8
# Loading work.register
# Loading work.multiplexor
# Loading work.data_ex
# Loading work.alu
# Loading work.alu_signals
# Loading work.adder_more
# Loading work.mux_4x1
# Loading work.mux_2x1
# Loading work.alu_flags
# Loading work.shifter
# Loading work.d_ff
# Loading work.data_mem
# Loading work.datamem
# Loading work.data_wb
# Loading work.d_ff_neg
# Loading work.d_ff_en
# Loading work.mux_32x1
# Loading work.mux_16x1
# Loading work.mux_8x1
# ** Warning: (vsim-3015) ./reg_if_id.sv(52): [PCDPC] - Port size (6) does not match connection size (1) for port 'out'. The port definition is at: ./n_dff.sv(20).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/reg0/dff23 File: ./n_dff.sv
# ** Error: (vsim-3694) The implicit port connection (.*) did not find a matching port, net, variable or interface instance in dut for port 'cbz_i_id'.
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/reg1 File: ./reg_id_ex.sv
# ** Error: (vsim-3694) The implicit port connection (.*) did not find a matching port, net, variable or interface instance in dut for port 'cbz_i_ex'.
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/reg1 File: ./reg_id_ex.sv
# ** Warning: (vsim-3017) ./pipelined_cpu.sv(146): [TFMPC] - Too few port connections. Expected 22, found 20.
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/reg1 File: ./reg_id_ex.sv
# ** Warning: (vsim-3722) ./pipelined_cpu.sv(146): [TFMPC] - Missing connection for port 'cbz_i_id'.
# ** Warning: (vsim-3722) ./pipelined_cpu.sv(146): [TFMPC] - Missing connection for port 'cbz_i_ex'.
# ** Error: (vsim-3694) The implicit port connection (.*) did not find a matching port, net, variable or interface instance in dut for port 'carry_ou_ex'.
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/reg2 File: ./reg_ex_mem.sv
# ** Error: (vsim-3694) The implicit port connection (.*) did not find a matching port, net, variable or interface instance in dut for port 'ReadData2_out_mem'.
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/reg2 File: ./reg_ex_mem.sv
# ** Error: (vsim-3694) The implicit port connection (.*) did not find a matching port, net, variable or interface instance in dut for port 'new_PC2_mem'.
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/reg2 File: ./reg_ex_mem.sv
# ** Error: (vsim-3694) The implicit port connection (.*) did not find a matching port, net, variable or interface instance in dut for port 'carry_ou_mem'.
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/reg2 File: ./reg_ex_mem.sv
# ** Warning: (vsim-3017) ./pipelined_cpu.sv(147): [TFMPC] - Too few port connections. Expected 16, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/reg2 File: ./reg_ex_mem.sv
# ** Error: (vsim-8378) ./pipelined_cpu.sv(147): Port size (64) does not match connection size (1) for implicit .name connection port 'ReadData2_out_ex'. The port definition is at: ./reg_ex_mem.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/reg2 File: ./reg_ex_mem.sv
# ** Error: (vsim-8378) ./pipelined_cpu.sv(147): Port size (64) does not match connection size (1) for implicit .name connection port 'new_PC2_ex'. The port definition is at: ./reg_ex_mem.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/reg2 File: ./reg_ex_mem.sv
# ** Warning: (vsim-3722) ./pipelined_cpu.sv(147): [TFMPC] - Missing connection for port 'carry_ou_ex'.
# ** Warning: (vsim-3722) ./pipelined_cpu.sv(147): [TFMPC] - Missing connection for port 'ReadData2_out_mem'.
# ** Warning: (vsim-3722) ./pipelined_cpu.sv(147): [TFMPC] - Missing connection for port 'new_PC2_mem'.
# ** Warning: (vsim-3722) ./pipelined_cpu.sv(147): [TFMPC] - Missing connection for port 'carry_ou_mem'.
# ** Warning: (vsim-3839) ./pipelined_cpu.sv(169): Variable '/pipelined_cpu_testbench/dut/pc_id', driven via a port connection, is multiply driven. See ./pipelined_cpu.sv(145).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/id_module File: ./data_id.sv
# ** Warning: (vsim-3839) ./pipelined_cpu.sv(169): Variable '/pipelined_cpu_testbench/dut/cbz_id', driven via a port connection, is multiply driven. See ./pipelined_cpu.sv(145).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/id_module File: ./data_id.sv
# ** Warning: (vsim-3015) ./pipelined_cpu.sv(185): [PCDPC] - Port size (64) does not match connection size (1) for port 'PC'. The port definition is at: ./data_ex.sv(30).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/ex_module File: ./data_ex.sv
# ** Warning: (vsim-3015) ./pipelined_cpu.sv(185): [PCDPC] - Port size (64) does not match connection size (1) for port 'ReadData2_out'. The port definition is at: ./data_ex.sv(33).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/ex_module File: ./data_ex.sv
# ** Warning: (vsim-3015) ./pipelined_cpu.sv(185): [PCDPC] - Port size (64) does not match connection size (1) for port 'new_PC2'. The port definition is at: ./data_ex.sv(33).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/ex_module File: ./data_ex.sv
# ** Warning: (vsim-3015) ./pipelined_cpu.sv(195): [PCDPC] - Port size (64) does not match connection size (1) for port 'write_data'. The port definition is at: ./data_mem.sv(32).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/mem_module File: ./data_mem.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 53
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:51 on Nov 29,2022
# vlog -reportprogress 300 ./B_cond_decode.sv 
# -- Compiling module B_cond_decode
# -- Compiling module B_cond_decode_testbench
# 
# Top level modules:
# 	B_cond_decode_testbench
# End time: 21:12:51 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:51 on Nov 29,2022
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# -- Compiling module sign_extender_testbench
# 
# Top level modules:
# 	sign_extender_testbench
# End time: 21:12:51 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:51 on Nov 29,2022
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# End time: 21:12:51 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:51 on Nov 29,2022
# vlog -reportprogress 300 ./mux_2x1.sv 
# -- Compiling module mux_2x1
# -- Compiling module mux_2x1_testbench
# 
# Top level modules:
# 	mux_2x1_testbench
# End time: 21:12:51 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:51 on Nov 29,2022
# vlog -reportprogress 300 ./mux_4x1.sv 
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	mux_4x1
# End time: 21:12:51 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:51 on Nov 29,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 21:12:51 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:51 on Nov 29,2022
# vlog -reportprogress 300 ./adder_more.sv 
# -- Compiling module adder_more
# 
# Top level modules:
# 	adder_more
# End time: 21:12:51 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:51 on Nov 29,2022
# vlog -reportprogress 300 ./mux64_2x1.sv 
# -- Compiling module mux64_2x1
# -- Compiling module mux64_2x1_testbench
# 
# Top level modules:
# 	mux64_2x1_testbench
# End time: 21:12:51 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:51 on Nov 29,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 21:12:51 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:52 on Nov 29,2022
# vlog -reportprogress 300 ./data_ex.sv 
# -- Compiling module data_ex
# -- Compiling module data_ex_testbench
# 
# Top level modules:
# 	data_ex_testbench
# End time: 21:12:52 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:52 on Nov 29,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 21:12:52 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:52 on Nov 29,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 21:12:52 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:52 on Nov 29,2022
# vlog -reportprogress 300 ./enabled_decoder_5x32.sv 
# -- Compiling module enabled_decoder_5x32
# -- Compiling module enabled_decoder_5x32_testbench
# 
# Top level modules:
# 	enabled_decoder_5x32_testbench
# End time: 21:12:52 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:52 on Nov 29,2022
# vlog -reportprogress 300 ./decoder_3x8.sv 
# -- Compiling module decoder_3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 21:12:52 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:52 on Nov 29,2022
# vlog -reportprogress 300 ./mux_8x1.sv 
# -- Compiling module mux_8x1
# 
# Top level modules:
# 	mux_8x1
# End time: 21:12:52 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:52 on Nov 29,2022
# vlog -reportprogress 300 ./mux_16x1.sv 
# -- Compiling module mux_16x1
# 
# Top level modules:
# 	mux_16x1
# End time: 21:12:52 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:52 on Nov 29,2022
# vlog -reportprogress 300 ./mux_32x1.sv 
# -- Compiling module mux_32x1
# -- Compiling module mux_32x1_testbench
# 
# Top level modules:
# 	mux_32x1_testbench
# End time: 21:12:52 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:52 on Nov 29,2022
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 21:12:52 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:52 on Nov 29,2022
# vlog -reportprogress 300 ./d_ff_en.sv 
# -- Compiling module d_ff_en
# -- Compiling module d_ff_en_testbench
# 
# Top level modules:
# 	d_ff_en_testbench
# End time: 21:12:52 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:53 on Nov 29,2022
# vlog -reportprogress 300 ./d_ff_neg.sv 
# -- Compiling module d_ff_neg
# 
# Top level modules:
# 	d_ff_neg
# End time: 21:12:53 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:53 on Nov 29,2022
# vlog -reportprogress 300 ./n_dff.sv 
# -- Compiling module n_dff
# 
# Top level modules:
# 	n_dff
# End time: 21:12:53 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:53 on Nov 29,2022
# vlog -reportprogress 300 ./nn_dff.sv 
# -- Compiling module nn_dff
# 
# Top level modules:
# 	nn_dff
# End time: 21:12:53 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:53 on Nov 29,2022
# vlog -reportprogress 300 ./multiplexor.sv 
# -- Compiling module multiplexor
# -- Compiling module multiplexor_testbench
# 
# Top level modules:
# 	multiplexor_testbench
# End time: 21:12:53 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:53 on Nov 29,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 21:12:53 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:53 on Nov 29,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 21:12:53 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:53 on Nov 29,2022
# vlog -reportprogress 300 ./data_id.sv 
# -- Compiling module data_id
# -- Compiling module data_id_testbench
# 
# Top level modules:
# 	data_id_testbench
# End time: 21:12:53 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:53 on Nov 29,2022
# vlog -reportprogress 300 ./data_if.sv 
# -- Compiling module data_if
# -- Compiling module data_if_testbench
# 
# Top level modules:
# 	data_if_testbench
# End time: 21:12:53 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:53 on Nov 29,2022
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# -- Compiling module data_mem_testbench
# 
# Top level modules:
# 	data_mem_testbench
# End time: 21:12:53 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:53 on Nov 29,2022
# vlog -reportprogress 300 ./data_wb.sv 
# -- Compiling module data_wb
# 
# Top level modules:
# 	data_wb
# End time: 21:12:53 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:53 on Nov 29,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 21:12:54 on Nov 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:54 on Nov 29,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 21:12:54 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:54 on Nov 29,2022
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# -- Compiling module instruction_decoder_testbench
# 
# Top level modules:
# 	instruction_decoder_testbench
# End time: 21:12:54 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:54 on Nov 29,2022
# vlog -reportprogress 300 ./mux5_2x1.sv 
# -- Compiling module mux5_2x1
# 
# Top level modules:
# 	mux5_2x1
# End time: 21:12:54 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:54 on Nov 29,2022
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 21:12:54 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:54 on Nov 29,2022
# vlog -reportprogress 300 ./pipelined_cpu.sv 
# -- Compiling module pipelined_cpu
# -- Compiling module pipelined_cpu_testbench
# 
# Top level modules:
# 	pipelined_cpu_testbench
# End time: 21:12:54 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:54 on Nov 29,2022
# vlog -reportprogress 300 ./alu_flags.sv 
# -- Compiling module alu_flags
# 
# Top level modules:
# 	alu_flags
# End time: 21:12:54 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:54 on Nov 29,2022
# vlog -reportprogress 300 ./alu_signals.sv 
# -- Compiling module alu_signals
# 
# Top level modules:
# 	alu_signals
# End time: 21:12:54 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:54 on Nov 29,2022
# vlog -reportprogress 300 ./reg_if_id.sv 
# -- Compiling module reg_if_id
# 
# Top level modules:
# 	reg_if_id
# End time: 21:12:54 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:54 on Nov 29,2022
# vlog -reportprogress 300 ./reg_id_ex.sv 
# -- Compiling module reg_id_ex
# 
# Top level modules:
# 	reg_id_ex
# End time: 21:12:54 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:55 on Nov 29,2022
# vlog -reportprogress 300 ./reg_ex_mem.sv 
# -- Compiling module reg_ex_mem
# 
# Top level modules:
# 	reg_ex_mem
# End time: 21:12:55 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:55 on Nov 29,2022
# vlog -reportprogress 300 ./reg_mem_wb.sv 
# -- Compiling module reg_mem_wb
# 
# Top level modules:
# 	reg_mem_wb
# End time: 21:12:55 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work pipelined_cpu_testbench 
# Start time: 20:44:08 on Nov 29,2022
# Loading sv_std.std
# Loading work.pipelined_cpu_testbench
# Loading work.pipelined_cpu
# Loading work.reg_if_id
# Loading work.n_dff
# Loading work.reg_id_ex
# Loading work.reg_ex_mem
# Loading work.reg_mem_wb
# Loading work.nn_dff
# Loading work.data_if
# Loading work.program_counter
# Loading work.mux64_2x1
# Loading work.adder64
# Loading work.adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.B_cond_decode
# Loading work.data_id
# Loading work.sign_extender
# Loading work.mux5_2x1
# Loading work.regfile
# Loading work.enabled_decoder_5x32
# Loading work.decoder_3x8
# Loading work.register
# Loading work.multiplexor
# Loading work.data_ex
# Loading work.alu
# Loading work.alu_signals
# Loading work.adder_more
# Loading work.mux_4x1
# Loading work.mux_2x1
# Loading work.alu_flags
# Loading work.shifter
# Loading work.d_ff
# Loading work.data_mem
# Loading work.datamem
# Loading work.data_wb
# Loading work.d_ff_neg
# Loading work.d_ff_en
# Loading work.mux_32x1
# Loading work.mux_16x1
# Loading work.mux_8x1
# ** Warning: (vsim-3015) ./reg_if_id.sv(52): [PCDPC] - Port size (6) does not match connection size (1) for port 'out'. The port definition is at: ./n_dff.sv(20).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/reg0/dff23 File: ./n_dff.sv
# ** Error: (vsim-3694) The implicit port connection (.*) did not find a matching port, net, variable or interface instance in dut for port 'cbz_i_id'.
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/reg1 File: ./reg_id_ex.sv
# ** Error: (vsim-3694) The implicit port connection (.*) did not find a matching port, net, variable or interface instance in dut for port 'cbz_i_ex'.
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/reg1 File: ./reg_id_ex.sv
# ** Warning: (vsim-3017) ./pipelined_cpu.sv(146): [TFMPC] - Too few port connections. Expected 22, found 20.
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/reg1 File: ./reg_id_ex.sv
# ** Warning: (vsim-3722) ./pipelined_cpu.sv(146): [TFMPC] - Missing connection for port 'cbz_i_id'.
# ** Warning: (vsim-3722) ./pipelined_cpu.sv(146): [TFMPC] - Missing connection for port 'cbz_i_ex'.
# ** Error: (vsim-3694) The implicit port connection (.*) did not find a matching port, net, variable or interface instance in dut for port 'ReadData2_out_ex'.
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/reg2 File: ./reg_ex_mem.sv
# ** Error: (vsim-3694) The implicit port connection (.*) did not find a matching port, net, variable or interface instance in dut for port 'new_PC2_ex'.
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/reg2 File: ./reg_ex_mem.sv
# ** Error: (vsim-3694) The implicit port connection (.*) did not find a matching port, net, variable or interface instance in dut for port 'carry_ou_ex'.
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/reg2 File: ./reg_ex_mem.sv
# ** Error: (vsim-3694) The implicit port connection (.*) did not find a matching port, net, variable or interface instance in dut for port 'ReadData2_out_mem'.
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/reg2 File: ./reg_ex_mem.sv
# ** Error: (vsim-3694) The implicit port connection (.*) did not find a matching port, net, variable or interface instance in dut for port 'new_PC2_mem'.
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/reg2 File: ./reg_ex_mem.sv
# ** Error: (vsim-3694) The implicit port connection (.*) did not find a matching port, net, variable or interface instance in dut for port 'carry_ou_mem'.
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/reg2 File: ./reg_ex_mem.sv
# ** Warning: (vsim-3017) ./pipelined_cpu.sv(147): [TFMPC] - Too few port connections. Expected 16, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/reg2 File: ./reg_ex_mem.sv
# ** Warning: (vsim-3722) ./pipelined_cpu.sv(147): [TFMPC] - Missing connection for port 'ReadData2_out_ex'.
# ** Warning: (vsim-3722) ./pipelined_cpu.sv(147): [TFMPC] - Missing connection for port 'new_PC2_ex'.
# ** Warning: (vsim-3722) ./pipelined_cpu.sv(147): [TFMPC] - Missing connection for port 'carry_ou_ex'.
# ** Warning: (vsim-3722) ./pipelined_cpu.sv(147): [TFMPC] - Missing connection for port 'ReadData2_out_mem'.
# ** Warning: (vsim-3722) ./pipelined_cpu.sv(147): [TFMPC] - Missing connection for port 'new_PC2_mem'.
# ** Warning: (vsim-3722) ./pipelined_cpu.sv(147): [TFMPC] - Missing connection for port 'carry_ou_mem'.
# ** Warning: (vsim-3839) ./pipelined_cpu.sv(169): Variable '/pipelined_cpu_testbench/dut/pc_id', driven via a port connection, is multiply driven. See ./pipelined_cpu.sv(145).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/id_module File: ./data_id.sv
# ** Warning: (vsim-3839) ./pipelined_cpu.sv(169): Variable '/pipelined_cpu_testbench/dut/cbz_id', driven via a port connection, is multiply driven. See ./pipelined_cpu.sv(145).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/id_module File: ./data_id.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 53
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:18:34 on Nov 29,2022
# vlog -reportprogress 300 ./B_cond_decode.sv 
# -- Compiling module B_cond_decode
# -- Compiling module B_cond_decode_testbench
# 
# Top level modules:
# 	B_cond_decode_testbench
# End time: 21:18:34 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:18:35 on Nov 29,2022
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# -- Compiling module sign_extender_testbench
# 
# Top level modules:
# 	sign_extender_testbench
# End time: 21:18:35 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:18:35 on Nov 29,2022
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# End time: 21:18:35 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:18:35 on Nov 29,2022
# vlog -reportprogress 300 ./mux_2x1.sv 
# -- Compiling module mux_2x1
# -- Compiling module mux_2x1_testbench
# 
# Top level modules:
# 	mux_2x1_testbench
# End time: 21:18:35 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:18:35 on Nov 29,2022
# vlog -reportprogress 300 ./mux_4x1.sv 
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	mux_4x1
# End time: 21:18:35 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:18:35 on Nov 29,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 21:18:35 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:18:35 on Nov 29,2022
# vlog -reportprogress 300 ./adder_more.sv 
# -- Compiling module adder_more
# 
# Top level modules:
# 	adder_more
# End time: 21:18:35 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:18:35 on Nov 29,2022
# vlog -reportprogress 300 ./mux64_2x1.sv 
# -- Compiling module mux64_2x1
# -- Compiling module mux64_2x1_testbench
# 
# Top level modules:
# 	mux64_2x1_testbench
# End time: 21:18:35 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:18:35 on Nov 29,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 21:18:35 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:18:35 on Nov 29,2022
# vlog -reportprogress 300 ./data_ex.sv 
# -- Compiling module data_ex
# -- Compiling module data_ex_testbench
# 
# Top level modules:
# 	data_ex_testbench
# End time: 21:18:35 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:18:35 on Nov 29,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 21:18:35 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:18:36 on Nov 29,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 21:18:36 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:18:36 on Nov 29,2022
# vlog -reportprogress 300 ./enabled_decoder_5x32.sv 
# -- Compiling module enabled_decoder_5x32
# -- Compiling module enabled_decoder_5x32_testbench
# 
# Top level modules:
# 	enabled_decoder_5x32_testbench
# End time: 21:18:36 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:18:36 on Nov 29,2022
# vlog -reportprogress 300 ./decoder_3x8.sv 
# -- Compiling module decoder_3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 21:18:36 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:18:36 on Nov 29,2022
# vlog -reportprogress 300 ./mux_8x1.sv 
# -- Compiling module mux_8x1
# 
# Top level modules:
# 	mux_8x1
# End time: 21:18:36 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:18:36 on Nov 29,2022
# vlog -reportprogress 300 ./mux_16x1.sv 
# -- Compiling module mux_16x1
# 
# Top level modules:
# 	mux_16x1
# End time: 21:18:36 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:18:36 on Nov 29,2022
# vlog -reportprogress 300 ./mux_32x1.sv 
# -- Compiling module mux_32x1
# -- Compiling module mux_32x1_testbench
# 
# Top level modules:
# 	mux_32x1_testbench
# End time: 21:18:36 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:18:36 on Nov 29,2022
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 21:18:36 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:18:36 on Nov 29,2022
# vlog -reportprogress 300 ./d_ff_en.sv 
# -- Compiling module d_ff_en
# -- Compiling module d_ff_en_testbench
# 
# Top level modules:
# 	d_ff_en_testbench
# End time: 21:18:36 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:18:36 on Nov 29,2022
# vlog -reportprogress 300 ./d_ff_neg.sv 
# -- Compiling module d_ff_neg
# 
# Top level modules:
# 	d_ff_neg
# End time: 21:18:36 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:18:36 on Nov 29,2022
# vlog -reportprogress 300 ./n_dff.sv 
# -- Compiling module n_dff
# 
# Top level modules:
# 	n_dff
# End time: 21:18:36 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:18:37 on Nov 29,2022
# vlog -reportprogress 300 ./nn_dff.sv 
# -- Compiling module nn_dff
# 
# Top level modules:
# 	nn_dff
# End time: 21:18:37 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:18:37 on Nov 29,2022
# vlog -reportprogress 300 ./multiplexor.sv 
# -- Compiling module multiplexor
# -- Compiling module multiplexor_testbench
# 
# Top level modules:
# 	multiplexor_testbench
# End time: 21:18:37 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:18:37 on Nov 29,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 21:18:37 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:18:37 on Nov 29,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 21:18:37 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:18:37 on Nov 29,2022
# vlog -reportprogress 300 ./data_id.sv 
# -- Compiling module data_id
# -- Compiling module data_id_testbench
# 
# Top level modules:
# 	data_id_testbench
# End time: 21:18:37 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:18:37 on Nov 29,2022
# vlog -reportprogress 300 ./data_if.sv 
# -- Compiling module data_if
# -- Compiling module data_if_testbench
# 
# Top level modules:
# 	data_if_testbench
# End time: 21:18:37 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:18:37 on Nov 29,2022
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# -- Compiling module data_mem_testbench
# 
# Top level modules:
# 	data_mem_testbench
# End time: 21:18:37 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:18:37 on Nov 29,2022
# vlog -reportprogress 300 ./data_wb.sv 
# -- Compiling module data_wb
# 
# Top level modules:
# 	data_wb
# End time: 21:18:37 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:18:37 on Nov 29,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 21:18:37 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:18:37 on Nov 29,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 21:18:37 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:18:38 on Nov 29,2022
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# -- Compiling module instruction_decoder_testbench
# 
# Top level modules:
# 	instruction_decoder_testbench
# End time: 21:18:38 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:18:38 on Nov 29,2022
# vlog -reportprogress 300 ./mux5_2x1.sv 
# -- Compiling module mux5_2x1
# 
# Top level modules:
# 	mux5_2x1
# End time: 21:18:38 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:18:38 on Nov 29,2022
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 21:18:38 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:18:38 on Nov 29,2022
# vlog -reportprogress 300 ./pipelined_cpu.sv 
# -- Compiling module pipelined_cpu
# -- Compiling module pipelined_cpu_testbench
# 
# Top level modules:
# 	pipelined_cpu_testbench
# End time: 21:18:38 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:18:38 on Nov 29,2022
# vlog -reportprogress 300 ./alu_flags.sv 
# -- Compiling module alu_flags
# 
# Top level modules:
# 	alu_flags
# End time: 21:18:38 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:18:38 on Nov 29,2022
# vlog -reportprogress 300 ./alu_signals.sv 
# -- Compiling module alu_signals
# 
# Top level modules:
# 	alu_signals
# End time: 21:18:38 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:18:38 on Nov 29,2022
# vlog -reportprogress 300 ./reg_if_id.sv 
# -- Compiling module reg_if_id
# 
# Top level modules:
# 	reg_if_id
# End time: 21:18:38 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:18:38 on Nov 29,2022
# vlog -reportprogress 300 ./reg_id_ex.sv 
# -- Compiling module reg_id_ex
# 
# Top level modules:
# 	reg_id_ex
# End time: 21:18:38 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:18:38 on Nov 29,2022
# vlog -reportprogress 300 ./reg_ex_mem.sv 
# -- Compiling module reg_ex_mem
# 
# Top level modules:
# 	reg_ex_mem
# End time: 21:18:38 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:18:38 on Nov 29,2022
# vlog -reportprogress 300 ./reg_mem_wb.sv 
# -- Compiling module reg_mem_wb
# 
# Top level modules:
# 	reg_mem_wb
# End time: 21:18:38 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work pipelined_cpu_testbench 
# Start time: 20:44:08 on Nov 29,2022
# Loading sv_std.std
# Loading work.pipelined_cpu_testbench
# Loading work.pipelined_cpu
# Loading work.reg_if_id
# Loading work.n_dff
# Loading work.reg_id_ex
# Loading work.reg_ex_mem
# Loading work.reg_mem_wb
# Loading work.nn_dff
# Loading work.data_if
# Loading work.program_counter
# Loading work.mux64_2x1
# Loading work.adder64
# Loading work.adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.B_cond_decode
# Loading work.data_id
# Loading work.sign_extender
# Loading work.mux5_2x1
# Loading work.regfile
# Loading work.enabled_decoder_5x32
# Loading work.decoder_3x8
# Loading work.register
# Loading work.multiplexor
# Loading work.data_ex
# Loading work.alu
# Loading work.alu_signals
# Loading work.adder_more
# Loading work.mux_4x1
# Loading work.mux_2x1
# Loading work.alu_flags
# Loading work.shifter
# Loading work.d_ff
# Loading work.data_mem
# Loading work.datamem
# Loading work.data_wb
# Loading work.d_ff_neg
# Loading work.d_ff_en
# Loading work.mux_32x1
# Loading work.mux_16x1
# Loading work.mux_8x1
# ** Warning: (vsim-3015) ./reg_if_id.sv(52): [PCDPC] - Port size (6) does not match connection size (1) for port 'out'. The port definition is at: ./n_dff.sv(20).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/reg0/dff23 File: ./n_dff.sv
# ** Error: (vsim-3694) The implicit port connection (.*) did not find a matching port, net, variable or interface instance in dut for port 'cbz_i_id'.
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/reg1 File: ./reg_id_ex.sv
# ** Error: (vsim-3694) The implicit port connection (.*) did not find a matching port, net, variable or interface instance in dut for port 'cbz_i_ex'.
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/reg1 File: ./reg_id_ex.sv
# ** Warning: (vsim-3017) ./pipelined_cpu.sv(145): [TFMPC] - Too few port connections. Expected 22, found 20.
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/reg1 File: ./reg_id_ex.sv
# ** Warning: (vsim-3722) ./pipelined_cpu.sv(145): [TFMPC] - Missing connection for port 'cbz_i_id'.
# ** Warning: (vsim-3722) ./pipelined_cpu.sv(145): [TFMPC] - Missing connection for port 'cbz_i_ex'.
# ** Warning: (vsim-3839) ./pipelined_cpu.sv(175): Variable '/pipelined_cpu_testbench/dut/pc_id', driven via a port connection, is multiply driven. See ./pipelined_cpu.sv(144).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/id_module File: ./data_id.sv
# ** Warning: (vsim-3839) ./pipelined_cpu.sv(175): Variable '/pipelined_cpu_testbench/dut/cbz_id', driven via a port connection, is multiply driven. See ./pipelined_cpu.sv(144).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/id_module File: ./data_id.sv
# ** Warning: (vsim-3839) ./pipelined_cpu.sv(201): Variable '/pipelined_cpu_testbench/dut/new_pc2_mem', driven via a port connection, is multiply driven. See ./pipelined_cpu.sv(146).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/mem_module File: ./data_mem.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 53
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:06 on Nov 29,2022
# vlog -reportprogress 300 ./B_cond_decode.sv 
# -- Compiling module B_cond_decode
# -- Compiling module B_cond_decode_testbench
# 
# Top level modules:
# 	B_cond_decode_testbench
# End time: 21:21:06 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:06 on Nov 29,2022
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# -- Compiling module sign_extender_testbench
# 
# Top level modules:
# 	sign_extender_testbench
# End time: 21:21:06 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:06 on Nov 29,2022
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# End time: 21:21:06 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:07 on Nov 29,2022
# vlog -reportprogress 300 ./mux_2x1.sv 
# -- Compiling module mux_2x1
# -- Compiling module mux_2x1_testbench
# 
# Top level modules:
# 	mux_2x1_testbench
# End time: 21:21:07 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:07 on Nov 29,2022
# vlog -reportprogress 300 ./mux_4x1.sv 
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	mux_4x1
# End time: 21:21:07 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:07 on Nov 29,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 21:21:07 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:07 on Nov 29,2022
# vlog -reportprogress 300 ./adder_more.sv 
# -- Compiling module adder_more
# 
# Top level modules:
# 	adder_more
# End time: 21:21:07 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:07 on Nov 29,2022
# vlog -reportprogress 300 ./mux64_2x1.sv 
# -- Compiling module mux64_2x1
# -- Compiling module mux64_2x1_testbench
# 
# Top level modules:
# 	mux64_2x1_testbench
# End time: 21:21:07 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:07 on Nov 29,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 21:21:07 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:07 on Nov 29,2022
# vlog -reportprogress 300 ./data_ex.sv 
# -- Compiling module data_ex
# -- Compiling module data_ex_testbench
# 
# Top level modules:
# 	data_ex_testbench
# End time: 21:21:07 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:07 on Nov 29,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 21:21:07 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:07 on Nov 29,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 21:21:07 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:07 on Nov 29,2022
# vlog -reportprogress 300 ./enabled_decoder_5x32.sv 
# -- Compiling module enabled_decoder_5x32
# -- Compiling module enabled_decoder_5x32_testbench
# 
# Top level modules:
# 	enabled_decoder_5x32_testbench
# End time: 21:21:07 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:07 on Nov 29,2022
# vlog -reportprogress 300 ./decoder_3x8.sv 
# -- Compiling module decoder_3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 21:21:08 on Nov 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:08 on Nov 29,2022
# vlog -reportprogress 300 ./mux_8x1.sv 
# -- Compiling module mux_8x1
# 
# Top level modules:
# 	mux_8x1
# End time: 21:21:08 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:08 on Nov 29,2022
# vlog -reportprogress 300 ./mux_16x1.sv 
# -- Compiling module mux_16x1
# 
# Top level modules:
# 	mux_16x1
# End time: 21:21:08 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:08 on Nov 29,2022
# vlog -reportprogress 300 ./mux_32x1.sv 
# -- Compiling module mux_32x1
# -- Compiling module mux_32x1_testbench
# 
# Top level modules:
# 	mux_32x1_testbench
# End time: 21:21:08 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:08 on Nov 29,2022
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 21:21:08 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:08 on Nov 29,2022
# vlog -reportprogress 300 ./d_ff_en.sv 
# -- Compiling module d_ff_en
# -- Compiling module d_ff_en_testbench
# 
# Top level modules:
# 	d_ff_en_testbench
# End time: 21:21:08 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:08 on Nov 29,2022
# vlog -reportprogress 300 ./d_ff_neg.sv 
# -- Compiling module d_ff_neg
# 
# Top level modules:
# 	d_ff_neg
# End time: 21:21:08 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:08 on Nov 29,2022
# vlog -reportprogress 300 ./n_dff.sv 
# -- Compiling module n_dff
# 
# Top level modules:
# 	n_dff
# End time: 21:21:08 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:08 on Nov 29,2022
# vlog -reportprogress 300 ./nn_dff.sv 
# -- Compiling module nn_dff
# 
# Top level modules:
# 	nn_dff
# End time: 21:21:08 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:08 on Nov 29,2022
# vlog -reportprogress 300 ./multiplexor.sv 
# -- Compiling module multiplexor
# -- Compiling module multiplexor_testbench
# 
# Top level modules:
# 	multiplexor_testbench
# End time: 21:21:08 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:08 on Nov 29,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 21:21:09 on Nov 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:09 on Nov 29,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 21:21:09 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:09 on Nov 29,2022
# vlog -reportprogress 300 ./data_id.sv 
# -- Compiling module data_id
# -- Compiling module data_id_testbench
# 
# Top level modules:
# 	data_id_testbench
# End time: 21:21:09 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:09 on Nov 29,2022
# vlog -reportprogress 300 ./data_if.sv 
# -- Compiling module data_if
# -- Compiling module data_if_testbench
# 
# Top level modules:
# 	data_if_testbench
# End time: 21:21:09 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:09 on Nov 29,2022
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# -- Compiling module data_mem_testbench
# 
# Top level modules:
# 	data_mem_testbench
# End time: 21:21:09 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:09 on Nov 29,2022
# vlog -reportprogress 300 ./data_wb.sv 
# -- Compiling module data_wb
# 
# Top level modules:
# 	data_wb
# End time: 21:21:09 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:09 on Nov 29,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 21:21:09 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:09 on Nov 29,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 21:21:09 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:09 on Nov 29,2022
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# -- Compiling module instruction_decoder_testbench
# 
# Top level modules:
# 	instruction_decoder_testbench
# End time: 21:21:09 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:09 on Nov 29,2022
# vlog -reportprogress 300 ./mux5_2x1.sv 
# -- Compiling module mux5_2x1
# 
# Top level modules:
# 	mux5_2x1
# End time: 21:21:09 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:09 on Nov 29,2022
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 21:21:09 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:10 on Nov 29,2022
# vlog -reportprogress 300 ./pipelined_cpu.sv 
# -- Compiling module pipelined_cpu
# -- Compiling module pipelined_cpu_testbench
# 
# Top level modules:
# 	pipelined_cpu_testbench
# End time: 21:21:10 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:10 on Nov 29,2022
# vlog -reportprogress 300 ./alu_flags.sv 
# -- Compiling module alu_flags
# 
# Top level modules:
# 	alu_flags
# End time: 21:21:10 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:10 on Nov 29,2022
# vlog -reportprogress 300 ./alu_signals.sv 
# -- Compiling module alu_signals
# 
# Top level modules:
# 	alu_signals
# End time: 21:21:10 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:10 on Nov 29,2022
# vlog -reportprogress 300 ./reg_if_id.sv 
# -- Compiling module reg_if_id
# 
# Top level modules:
# 	reg_if_id
# End time: 21:21:10 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:10 on Nov 29,2022
# vlog -reportprogress 300 ./reg_id_ex.sv 
# -- Compiling module reg_id_ex
# 
# Top level modules:
# 	reg_id_ex
# End time: 21:21:10 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:10 on Nov 29,2022
# vlog -reportprogress 300 ./reg_ex_mem.sv 
# -- Compiling module reg_ex_mem
# 
# Top level modules:
# 	reg_ex_mem
# End time: 21:21:10 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:10 on Nov 29,2022
# vlog -reportprogress 300 ./reg_mem_wb.sv 
# -- Compiling module reg_mem_wb
# 
# Top level modules:
# 	reg_mem_wb
# End time: 21:21:10 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work pipelined_cpu_testbench 
# Start time: 20:44:08 on Nov 29,2022
# Loading sv_std.std
# Loading work.pipelined_cpu_testbench
# Loading work.pipelined_cpu
# Loading work.reg_if_id
# Loading work.n_dff
# Loading work.reg_id_ex
# Loading work.reg_ex_mem
# Loading work.reg_mem_wb
# Loading work.nn_dff
# Loading work.data_if
# Loading work.program_counter
# Loading work.mux64_2x1
# Loading work.adder64
# Loading work.adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.B_cond_decode
# Loading work.data_id
# Loading work.sign_extender
# Loading work.mux5_2x1
# Loading work.regfile
# Loading work.enabled_decoder_5x32
# Loading work.decoder_3x8
# Loading work.register
# Loading work.multiplexor
# Loading work.data_ex
# Loading work.alu
# Loading work.alu_signals
# Loading work.adder_more
# Loading work.mux_4x1
# Loading work.mux_2x1
# Loading work.alu_flags
# Loading work.shifter
# Loading work.d_ff
# Loading work.data_mem
# Loading work.datamem
# Loading work.data_wb
# Loading work.d_ff_neg
# Loading work.d_ff_en
# Loading work.mux_32x1
# Loading work.mux_16x1
# Loading work.mux_8x1
# ** Warning: (vsim-3015) ./reg_if_id.sv(52): [PCDPC] - Port size (6) does not match connection size (1) for port 'out'. The port definition is at: ./n_dff.sv(20).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/reg0/dff23 File: ./n_dff.sv
# ** Warning: (vsim-3839) ./pipelined_cpu.sv(175): Variable '/pipelined_cpu_testbench/dut/pc_id', driven via a port connection, is multiply driven. See ./pipelined_cpu.sv(144).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/id_module File: ./data_id.sv
# ** Warning: (vsim-3839) ./pipelined_cpu.sv(175): Variable '/pipelined_cpu_testbench/dut/cbz_id', driven via a port connection, is multiply driven. See ./pipelined_cpu.sv(144).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/id_module File: ./data_id.sv
# ** Warning: (vsim-3839) ./pipelined_cpu.sv(201): Variable '/pipelined_cpu_testbench/dut/new_pc2_mem', driven via a port connection, is multiply driven. See ./pipelined_cpu.sv(146).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/mem_module File: ./data_mem.sv
# ** Warning: Design size of 14457 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Error: Cannot open macro file: pipelined_cpu_wave.do
# Error in macro ./runlab.do line 58
# Cannot open macro file: pipelined_cpu_wave.do
#     while executing
# "do pipelined_cpu_wave.do"
add wave -position end  sim:/pipelined_cpu_testbench/clk
add wave -position end  sim:/pipelined_cpu_testbench/reset
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: haose  Hostname: DESKTOP-019MGIS  ProcessID: 88248
#           Attempting to use alternate WLF file "./wlft0aiwvv".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft0aiwvv
add wave -position end  sim:/pipelined_cpu_testbench/dut/id_module/regfile_module/data
add wave -position end  sim:/pipelined_cpu_testbench/dut/if_module/new_pc2
add wave -position 3  sim:/pipelined_cpu_testbench/dut/if_module/pc
add wave -position 4  sim:/pipelined_cpu_testbench/dut/if_module/new_pc
add wave -position 5  sim:/pipelined_cpu_testbench/dut/if_module/new_pc1
add wave -position end  sim:/pipelined_cpu_testbench/dut/if_module/new_pc3
add wave -position end  sim:/pipelined_cpu_testbench/dut/if_module/instruction
add wave -position end  sim:/pipelined_cpu_testbench/dut/mem_module/datamem_module/mem
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/haose/OneDrive/Desktop/Projects/fpga-arm-processor/pipelined_cpu/pipelined_cpu_wave.do
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/haose/OneDrive/Desktop/Projects/fpga-arm-processor/pipelined_cpu/pipelined_cpu_wave.do
add wave -position end  sim:/pipelined_cpu_testbench/dut/mem_module/datamem_module/mem
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:41 on Nov 29,2022
# vlog -reportprogress 300 ./B_cond_decode.sv 
# -- Compiling module B_cond_decode
# -- Compiling module B_cond_decode_testbench
# 
# Top level modules:
# 	B_cond_decode_testbench
# End time: 21:44:41 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:41 on Nov 29,2022
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# -- Compiling module sign_extender_testbench
# 
# Top level modules:
# 	sign_extender_testbench
# End time: 21:44:41 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:41 on Nov 29,2022
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# End time: 21:44:42 on Nov 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:42 on Nov 29,2022
# vlog -reportprogress 300 ./mux_2x1.sv 
# -- Compiling module mux_2x1
# -- Compiling module mux_2x1_testbench
# 
# Top level modules:
# 	mux_2x1_testbench
# End time: 21:44:42 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:42 on Nov 29,2022
# vlog -reportprogress 300 ./mux_4x1.sv 
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	mux_4x1
# End time: 21:44:42 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:42 on Nov 29,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 21:44:42 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:42 on Nov 29,2022
# vlog -reportprogress 300 ./adder_more.sv 
# -- Compiling module adder_more
# 
# Top level modules:
# 	adder_more
# End time: 21:44:42 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:42 on Nov 29,2022
# vlog -reportprogress 300 ./mux64_2x1.sv 
# -- Compiling module mux64_2x1
# -- Compiling module mux64_2x1_testbench
# 
# Top level modules:
# 	mux64_2x1_testbench
# End time: 21:44:42 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:42 on Nov 29,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 21:44:42 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:42 on Nov 29,2022
# vlog -reportprogress 300 ./data_ex.sv 
# -- Compiling module data_ex
# -- Compiling module data_ex_testbench
# 
# Top level modules:
# 	data_ex_testbench
# End time: 21:44:42 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:42 on Nov 29,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 21:44:42 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:42 on Nov 29,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 21:44:42 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:42 on Nov 29,2022
# vlog -reportprogress 300 ./enabled_decoder_5x32.sv 
# -- Compiling module enabled_decoder_5x32
# -- Compiling module enabled_decoder_5x32_testbench
# 
# Top level modules:
# 	enabled_decoder_5x32_testbench
# End time: 21:44:42 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:43 on Nov 29,2022
# vlog -reportprogress 300 ./decoder_3x8.sv 
# -- Compiling module decoder_3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 21:44:43 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:43 on Nov 29,2022
# vlog -reportprogress 300 ./mux_8x1.sv 
# -- Compiling module mux_8x1
# 
# Top level modules:
# 	mux_8x1
# End time: 21:44:43 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:43 on Nov 29,2022
# vlog -reportprogress 300 ./mux_16x1.sv 
# -- Compiling module mux_16x1
# 
# Top level modules:
# 	mux_16x1
# End time: 21:44:43 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:43 on Nov 29,2022
# vlog -reportprogress 300 ./mux_32x1.sv 
# -- Compiling module mux_32x1
# -- Compiling module mux_32x1_testbench
# 
# Top level modules:
# 	mux_32x1_testbench
# End time: 21:44:43 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:43 on Nov 29,2022
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 21:44:43 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:43 on Nov 29,2022
# vlog -reportprogress 300 ./d_ff_en.sv 
# -- Compiling module d_ff_en
# -- Compiling module d_ff_en_testbench
# 
# Top level modules:
# 	d_ff_en_testbench
# End time: 21:44:43 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:43 on Nov 29,2022
# vlog -reportprogress 300 ./d_ff_neg.sv 
# -- Compiling module d_ff_neg
# 
# Top level modules:
# 	d_ff_neg
# End time: 21:44:43 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:43 on Nov 29,2022
# vlog -reportprogress 300 ./n_dff.sv 
# -- Compiling module n_dff
# 
# Top level modules:
# 	n_dff
# End time: 21:44:43 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:43 on Nov 29,2022
# vlog -reportprogress 300 ./nn_dff.sv 
# -- Compiling module nn_dff
# 
# Top level modules:
# 	nn_dff
# End time: 21:44:43 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:43 on Nov 29,2022
# vlog -reportprogress 300 ./multiplexor.sv 
# -- Compiling module multiplexor
# -- Compiling module multiplexor_testbench
# 
# Top level modules:
# 	multiplexor_testbench
# End time: 21:44:43 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:44 on Nov 29,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 21:44:44 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:44 on Nov 29,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 21:44:44 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:44 on Nov 29,2022
# vlog -reportprogress 300 ./data_id.sv 
# -- Compiling module data_id
# -- Compiling module data_id_testbench
# 
# Top level modules:
# 	data_id_testbench
# End time: 21:44:44 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:44 on Nov 29,2022
# vlog -reportprogress 300 ./data_if.sv 
# -- Compiling module data_if
# -- Compiling module data_if_testbench
# 
# Top level modules:
# 	data_if_testbench
# End time: 21:44:44 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:44 on Nov 29,2022
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# -- Compiling module data_mem_testbench
# 
# Top level modules:
# 	data_mem_testbench
# End time: 21:44:44 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:44 on Nov 29,2022
# vlog -reportprogress 300 ./data_wb.sv 
# -- Compiling module data_wb
# 
# Top level modules:
# 	data_wb
# End time: 21:44:44 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:44 on Nov 29,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 21:44:44 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:44 on Nov 29,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 21:44:44 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:44 on Nov 29,2022
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# -- Compiling module instruction_decoder_testbench
# 
# Top level modules:
# 	instruction_decoder_testbench
# End time: 21:44:44 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:44 on Nov 29,2022
# vlog -reportprogress 300 ./mux5_2x1.sv 
# -- Compiling module mux5_2x1
# 
# Top level modules:
# 	mux5_2x1
# End time: 21:44:44 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:45 on Nov 29,2022
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 21:44:45 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:45 on Nov 29,2022
# vlog -reportprogress 300 ./pipelined_cpu.sv 
# -- Compiling module pipelined_cpu
# -- Compiling module pipelined_cpu_testbench
# 
# Top level modules:
# 	pipelined_cpu_testbench
# End time: 21:44:45 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:45 on Nov 29,2022
# vlog -reportprogress 300 ./alu_flags.sv 
# -- Compiling module alu_flags
# 
# Top level modules:
# 	alu_flags
# End time: 21:44:45 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:45 on Nov 29,2022
# vlog -reportprogress 300 ./alu_signals.sv 
# -- Compiling module alu_signals
# 
# Top level modules:
# 	alu_signals
# End time: 21:44:45 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:45 on Nov 29,2022
# vlog -reportprogress 300 ./reg_if_id.sv 
# -- Compiling module reg_if_id
# 
# Top level modules:
# 	reg_if_id
# End time: 21:44:45 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:45 on Nov 29,2022
# vlog -reportprogress 300 ./reg_id_ex.sv 
# -- Compiling module reg_id_ex
# 
# Top level modules:
# 	reg_id_ex
# End time: 21:44:45 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:45 on Nov 29,2022
# vlog -reportprogress 300 ./reg_ex_mem.sv 
# -- Compiling module reg_ex_mem
# 
# Top level modules:
# 	reg_ex_mem
# End time: 21:44:45 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:45 on Nov 29,2022
# vlog -reportprogress 300 ./reg_mem_wb.sv 
# -- Compiling module reg_mem_wb
# 
# Top level modules:
# 	reg_mem_wb
# End time: 21:44:45 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:44:46 on Nov 29,2022, Elapsed time: 1:00:38
# Errors: 51, Warnings: 74
# vsim -voptargs=""+acc"" -t 1ps -lib work pipelined_cpu_testbench 
# Start time: 21:44:46 on Nov 29,2022
# Loading sv_std.std
# Loading work.pipelined_cpu_testbench
# Loading work.pipelined_cpu
# Loading work.reg_if_id
# Loading work.n_dff
# Loading work.reg_id_ex
# Loading work.reg_ex_mem
# Loading work.reg_mem_wb
# Loading work.nn_dff
# Loading work.data_if
# Loading work.program_counter
# Loading work.mux64_2x1
# Loading work.adder64
# Loading work.adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.B_cond_decode
# Loading work.data_id
# Loading work.sign_extender
# Loading work.mux5_2x1
# Loading work.regfile
# Loading work.enabled_decoder_5x32
# Loading work.decoder_3x8
# Loading work.register
# Loading work.multiplexor
# Loading work.data_ex
# Loading work.alu
# Loading work.alu_signals
# Loading work.adder_more
# Loading work.mux_4x1
# Loading work.mux_2x1
# Loading work.alu_flags
# Loading work.shifter
# Loading work.d_ff
# Loading work.data_mem
# Loading work.datamem
# Loading work.data_wb
# Loading work.d_ff_neg
# Loading work.d_ff_en
# Loading work.mux_32x1
# Loading work.mux_16x1
# Loading work.mux_8x1
# ** Warning: (vsim-3015) ./reg_if_id.sv(52): [PCDPC] - Port size (6) does not match connection size (1) for port 'out'. The port definition is at: ./n_dff.sv(20).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/reg0/dff23 File: ./n_dff.sv
# ** Warning: (vsim-3839) ./pipelined_cpu.sv(175): Variable '/pipelined_cpu_testbench/dut/pc_id', driven via a port connection, is multiply driven. See ./pipelined_cpu.sv(144).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/id_module File: ./data_id.sv
# ** Warning: (vsim-3839) ./pipelined_cpu.sv(175): Variable '/pipelined_cpu_testbench/dut/cbz_id', driven via a port connection, is multiply driven. See ./pipelined_cpu.sv(144).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/id_module File: ./data_id.sv
# ** Warning: (vsim-3839) ./pipelined_cpu.sv(201): Variable '/pipelined_cpu_testbench/dut/new_pc2_mem', driven via a port connection, is multiply driven. See ./pipelined_cpu.sv(146).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/mem_module File: ./data_mem.sv
# ** Warning: Design size of 14457 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: haose  Hostname: DESKTOP-019MGIS  ProcessID: 88248
#           Attempting to use alternate WLF file "./wlftjmtx3r".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftjmtx3r
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./pipelined_cpu.sv(244)
#    Time: 615 ns  Iteration: 0  Instance: /pipelined_cpu_testbench
# Break in Module pipelined_cpu_testbench at ./pipelined_cpu.sv line 244
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:26 on Nov 29,2022
# vlog -reportprogress 300 ./B_cond_decode.sv 
# -- Compiling module B_cond_decode
# -- Compiling module B_cond_decode_testbench
# 
# Top level modules:
# 	B_cond_decode_testbench
# End time: 22:02:26 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:26 on Nov 29,2022
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# -- Compiling module sign_extender_testbench
# 
# Top level modules:
# 	sign_extender_testbench
# End time: 22:02:26 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:26 on Nov 29,2022
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# End time: 22:02:27 on Nov 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:27 on Nov 29,2022
# vlog -reportprogress 300 ./mux_2x1.sv 
# -- Compiling module mux_2x1
# -- Compiling module mux_2x1_testbench
# 
# Top level modules:
# 	mux_2x1_testbench
# End time: 22:02:27 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:27 on Nov 29,2022
# vlog -reportprogress 300 ./mux_4x1.sv 
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	mux_4x1
# End time: 22:02:27 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:27 on Nov 29,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 22:02:27 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:27 on Nov 29,2022
# vlog -reportprogress 300 ./adder_more.sv 
# -- Compiling module adder_more
# 
# Top level modules:
# 	adder_more
# End time: 22:02:27 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:27 on Nov 29,2022
# vlog -reportprogress 300 ./mux64_2x1.sv 
# -- Compiling module mux64_2x1
# -- Compiling module mux64_2x1_testbench
# 
# Top level modules:
# 	mux64_2x1_testbench
# End time: 22:02:27 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:27 on Nov 29,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 22:02:27 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:27 on Nov 29,2022
# vlog -reportprogress 300 ./data_ex.sv 
# -- Compiling module data_ex
# -- Compiling module data_ex_testbench
# 
# Top level modules:
# 	data_ex_testbench
# End time: 22:02:27 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:27 on Nov 29,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 22:02:27 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:27 on Nov 29,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 22:02:27 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:28 on Nov 29,2022
# vlog -reportprogress 300 ./enabled_decoder_5x32.sv 
# -- Compiling module enabled_decoder_5x32
# -- Compiling module enabled_decoder_5x32_testbench
# 
# Top level modules:
# 	enabled_decoder_5x32_testbench
# End time: 22:02:28 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:28 on Nov 29,2022
# vlog -reportprogress 300 ./decoder_3x8.sv 
# -- Compiling module decoder_3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 22:02:28 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:28 on Nov 29,2022
# vlog -reportprogress 300 ./mux_8x1.sv 
# -- Compiling module mux_8x1
# 
# Top level modules:
# 	mux_8x1
# End time: 22:02:28 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:28 on Nov 29,2022
# vlog -reportprogress 300 ./mux_16x1.sv 
# -- Compiling module mux_16x1
# 
# Top level modules:
# 	mux_16x1
# End time: 22:02:28 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:28 on Nov 29,2022
# vlog -reportprogress 300 ./mux_32x1.sv 
# -- Compiling module mux_32x1
# -- Compiling module mux_32x1_testbench
# 
# Top level modules:
# 	mux_32x1_testbench
# End time: 22:02:28 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:28 on Nov 29,2022
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 22:02:28 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:28 on Nov 29,2022
# vlog -reportprogress 300 ./d_ff_en.sv 
# -- Compiling module d_ff_en
# -- Compiling module d_ff_en_testbench
# 
# Top level modules:
# 	d_ff_en_testbench
# End time: 22:02:28 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:28 on Nov 29,2022
# vlog -reportprogress 300 ./d_ff_neg.sv 
# -- Compiling module d_ff_neg
# 
# Top level modules:
# 	d_ff_neg
# End time: 22:02:28 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:28 on Nov 29,2022
# vlog -reportprogress 300 ./n_dff.sv 
# -- Compiling module n_dff
# 
# Top level modules:
# 	n_dff
# End time: 22:02:28 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:28 on Nov 29,2022
# vlog -reportprogress 300 ./nn_dff.sv 
# -- Compiling module nn_dff
# 
# Top level modules:
# 	nn_dff
# End time: 22:02:29 on Nov 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:29 on Nov 29,2022
# vlog -reportprogress 300 ./multiplexor.sv 
# -- Compiling module multiplexor
# -- Compiling module multiplexor_testbench
# 
# Top level modules:
# 	multiplexor_testbench
# End time: 22:02:29 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:29 on Nov 29,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 22:02:29 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:29 on Nov 29,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 22:02:29 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:29 on Nov 29,2022
# vlog -reportprogress 300 ./data_id.sv 
# -- Compiling module data_id
# -- Compiling module data_id_testbench
# 
# Top level modules:
# 	data_id_testbench
# End time: 22:02:29 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:29 on Nov 29,2022
# vlog -reportprogress 300 ./data_if.sv 
# -- Compiling module data_if
# -- Compiling module data_if_testbench
# 
# Top level modules:
# 	data_if_testbench
# End time: 22:02:29 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:29 on Nov 29,2022
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# -- Compiling module data_mem_testbench
# 
# Top level modules:
# 	data_mem_testbench
# End time: 22:02:29 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:29 on Nov 29,2022
# vlog -reportprogress 300 ./data_wb.sv 
# -- Compiling module data_wb
# 
# Top level modules:
# 	data_wb
# End time: 22:02:29 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:29 on Nov 29,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 22:02:29 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:29 on Nov 29,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 22:02:29 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:29 on Nov 29,2022
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# -- Compiling module instruction_decoder_testbench
# 
# Top level modules:
# 	instruction_decoder_testbench
# End time: 22:02:30 on Nov 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:30 on Nov 29,2022
# vlog -reportprogress 300 ./mux5_2x1.sv 
# -- Compiling module mux5_2x1
# 
# Top level modules:
# 	mux5_2x1
# End time: 22:02:30 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:30 on Nov 29,2022
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 22:02:30 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:30 on Nov 29,2022
# vlog -reportprogress 300 ./pipelined_cpu.sv 
# -- Compiling module pipelined_cpu
# -- Compiling module pipelined_cpu_testbench
# 
# Top level modules:
# 	pipelined_cpu_testbench
# End time: 22:02:30 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:30 on Nov 29,2022
# vlog -reportprogress 300 ./alu_flags.sv 
# -- Compiling module alu_flags
# 
# Top level modules:
# 	alu_flags
# End time: 22:02:30 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:30 on Nov 29,2022
# vlog -reportprogress 300 ./alu_signals.sv 
# -- Compiling module alu_signals
# 
# Top level modules:
# 	alu_signals
# End time: 22:02:30 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:30 on Nov 29,2022
# vlog -reportprogress 300 ./reg_if_id.sv 
# -- Compiling module reg_if_id
# 
# Top level modules:
# 	reg_if_id
# End time: 22:02:30 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:30 on Nov 29,2022
# vlog -reportprogress 300 ./reg_id_ex.sv 
# -- Compiling module reg_id_ex
# 
# Top level modules:
# 	reg_id_ex
# End time: 22:02:30 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:30 on Nov 29,2022
# vlog -reportprogress 300 ./reg_ex_mem.sv 
# -- Compiling module reg_ex_mem
# 
# Top level modules:
# 	reg_ex_mem
# End time: 22:02:30 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:30 on Nov 29,2022
# vlog -reportprogress 300 ./reg_mem_wb.sv 
# -- Compiling module reg_mem_wb
# 
# Top level modules:
# 	reg_mem_wb
# End time: 22:02:30 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:02:32 on Nov 29,2022, Elapsed time: 0:17:46
# Errors: 0, Warnings: 7
# vsim -voptargs=""+acc"" -t 1ps -lib work pipelined_cpu_testbench 
# Start time: 22:02:32 on Nov 29,2022
# Loading sv_std.std
# Loading work.pipelined_cpu_testbench
# Loading work.pipelined_cpu
# Loading work.reg_if_id
# Loading work.n_dff
# Loading work.reg_id_ex
# Loading work.reg_ex_mem
# Loading work.reg_mem_wb
# Loading work.nn_dff
# Loading work.data_if
# Loading work.program_counter
# Loading work.mux64_2x1
# Loading work.adder64
# Loading work.adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.B_cond_decode
# Loading work.data_id
# Loading work.sign_extender
# Loading work.mux5_2x1
# Loading work.regfile
# Loading work.enabled_decoder_5x32
# Loading work.decoder_3x8
# Loading work.register
# Loading work.multiplexor
# Loading work.data_ex
# Loading work.alu
# Loading work.alu_signals
# Loading work.adder_more
# Loading work.mux_4x1
# Loading work.mux_2x1
# Loading work.alu_flags
# Loading work.shifter
# Loading work.d_ff
# Loading work.data_mem
# Loading work.datamem
# Loading work.data_wb
# Loading work.d_ff_neg
# Loading work.d_ff_en
# Loading work.mux_32x1
# Loading work.mux_16x1
# Loading work.mux_8x1
# ** Warning: (vsim-3839) ./pipelined_cpu.sv(177): Variable '/pipelined_cpu_testbench/dut/pc_id', driven via a port connection, is multiply driven. See ./pipelined_cpu.sv(144).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/id_module File: ./data_id.sv
# ** Warning: (vsim-3839) ./pipelined_cpu.sv(177): Variable '/pipelined_cpu_testbench/dut/cbz_id', driven via a port connection, is multiply driven. See ./pipelined_cpu.sv(144).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/id_module File: ./data_id.sv
# ** Warning: (vsim-3839) ./pipelined_cpu.sv(207): Variable '/pipelined_cpu_testbench/dut/new_pc2_mem', driven via a port connection, is multiply driven. See ./pipelined_cpu.sv(146).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/mem_module File: ./data_mem.sv
# ** Warning: Design size of 14457 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: haose  Hostname: DESKTOP-019MGIS  ProcessID: 88248
#           Attempting to use alternate WLF file "./wlftmnqnsi".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftmnqnsi
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./pipelined_cpu.sv(254)
#    Time: 615 ns  Iteration: 0  Instance: /pipelined_cpu_testbench
# Break in Module pipelined_cpu_testbench at ./pipelined_cpu.sv line 254
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:12 on Nov 29,2022
# vlog -reportprogress 300 ./B_cond_decode.sv 
# -- Compiling module B_cond_decode
# -- Compiling module B_cond_decode_testbench
# 
# Top level modules:
# 	B_cond_decode_testbench
# End time: 22:06:12 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:12 on Nov 29,2022
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# -- Compiling module sign_extender_testbench
# 
# Top level modules:
# 	sign_extender_testbench
# End time: 22:06:12 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:12 on Nov 29,2022
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# End time: 22:06:12 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:12 on Nov 29,2022
# vlog -reportprogress 300 ./mux_2x1.sv 
# -- Compiling module mux_2x1
# -- Compiling module mux_2x1_testbench
# 
# Top level modules:
# 	mux_2x1_testbench
# End time: 22:06:12 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:12 on Nov 29,2022
# vlog -reportprogress 300 ./mux_4x1.sv 
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	mux_4x1
# End time: 22:06:12 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:12 on Nov 29,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 22:06:12 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:12 on Nov 29,2022
# vlog -reportprogress 300 ./adder_more.sv 
# -- Compiling module adder_more
# 
# Top level modules:
# 	adder_more
# End time: 22:06:12 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:12 on Nov 29,2022
# vlog -reportprogress 300 ./mux64_2x1.sv 
# -- Compiling module mux64_2x1
# -- Compiling module mux64_2x1_testbench
# 
# Top level modules:
# 	mux64_2x1_testbench
# End time: 22:06:12 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:12 on Nov 29,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 22:06:13 on Nov 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:13 on Nov 29,2022
# vlog -reportprogress 300 ./data_ex.sv 
# -- Compiling module data_ex
# -- Compiling module data_ex_testbench
# 
# Top level modules:
# 	data_ex_testbench
# End time: 22:06:13 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:13 on Nov 29,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 22:06:13 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:13 on Nov 29,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 22:06:13 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:13 on Nov 29,2022
# vlog -reportprogress 300 ./enabled_decoder_5x32.sv 
# -- Compiling module enabled_decoder_5x32
# -- Compiling module enabled_decoder_5x32_testbench
# 
# Top level modules:
# 	enabled_decoder_5x32_testbench
# End time: 22:06:13 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:13 on Nov 29,2022
# vlog -reportprogress 300 ./decoder_3x8.sv 
# -- Compiling module decoder_3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 22:06:13 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:13 on Nov 29,2022
# vlog -reportprogress 300 ./mux_8x1.sv 
# -- Compiling module mux_8x1
# 
# Top level modules:
# 	mux_8x1
# End time: 22:06:13 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:13 on Nov 29,2022
# vlog -reportprogress 300 ./mux_16x1.sv 
# -- Compiling module mux_16x1
# 
# Top level modules:
# 	mux_16x1
# End time: 22:06:13 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:13 on Nov 29,2022
# vlog -reportprogress 300 ./mux_32x1.sv 
# -- Compiling module mux_32x1
# -- Compiling module mux_32x1_testbench
# 
# Top level modules:
# 	mux_32x1_testbench
# End time: 22:06:13 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:13 on Nov 29,2022
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 22:06:13 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:13 on Nov 29,2022
# vlog -reportprogress 300 ./d_ff_en.sv 
# -- Compiling module d_ff_en
# -- Compiling module d_ff_en_testbench
# 
# Top level modules:
# 	d_ff_en_testbench
# End time: 22:06:14 on Nov 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:14 on Nov 29,2022
# vlog -reportprogress 300 ./d_ff_neg.sv 
# -- Compiling module d_ff_neg
# 
# Top level modules:
# 	d_ff_neg
# End time: 22:06:14 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:14 on Nov 29,2022
# vlog -reportprogress 300 ./n_dff.sv 
# -- Compiling module n_dff
# 
# Top level modules:
# 	n_dff
# End time: 22:06:14 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:14 on Nov 29,2022
# vlog -reportprogress 300 ./nn_dff.sv 
# -- Compiling module nn_dff
# 
# Top level modules:
# 	nn_dff
# End time: 22:06:14 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:14 on Nov 29,2022
# vlog -reportprogress 300 ./multiplexor.sv 
# -- Compiling module multiplexor
# -- Compiling module multiplexor_testbench
# 
# Top level modules:
# 	multiplexor_testbench
# End time: 22:06:14 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:14 on Nov 29,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 22:06:14 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:14 on Nov 29,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 22:06:14 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:14 on Nov 29,2022
# vlog -reportprogress 300 ./data_id.sv 
# -- Compiling module data_id
# -- Compiling module data_id_testbench
# 
# Top level modules:
# 	data_id_testbench
# End time: 22:06:14 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:14 on Nov 29,2022
# vlog -reportprogress 300 ./data_if.sv 
# -- Compiling module data_if
# -- Compiling module data_if_testbench
# 
# Top level modules:
# 	data_if_testbench
# End time: 22:06:14 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:14 on Nov 29,2022
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# -- Compiling module data_mem_testbench
# 
# Top level modules:
# 	data_mem_testbench
# End time: 22:06:14 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:14 on Nov 29,2022
# vlog -reportprogress 300 ./data_wb.sv 
# -- Compiling module data_wb
# 
# Top level modules:
# 	data_wb
# End time: 22:06:14 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:15 on Nov 29,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 22:06:15 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:15 on Nov 29,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 22:06:15 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:15 on Nov 29,2022
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# -- Compiling module instruction_decoder_testbench
# 
# Top level modules:
# 	instruction_decoder_testbench
# End time: 22:06:15 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:15 on Nov 29,2022
# vlog -reportprogress 300 ./mux5_2x1.sv 
# -- Compiling module mux5_2x1
# 
# Top level modules:
# 	mux5_2x1
# End time: 22:06:15 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:15 on Nov 29,2022
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 22:06:15 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:15 on Nov 29,2022
# vlog -reportprogress 300 ./pipelined_cpu.sv 
# -- Compiling module pipelined_cpu
# -- Compiling module pipelined_cpu_testbench
# 
# Top level modules:
# 	pipelined_cpu_testbench
# End time: 22:06:15 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:15 on Nov 29,2022
# vlog -reportprogress 300 ./alu_flags.sv 
# -- Compiling module alu_flags
# 
# Top level modules:
# 	alu_flags
# End time: 22:06:15 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:15 on Nov 29,2022
# vlog -reportprogress 300 ./alu_signals.sv 
# -- Compiling module alu_signals
# 
# Top level modules:
# 	alu_signals
# End time: 22:06:15 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:15 on Nov 29,2022
# vlog -reportprogress 300 ./reg_if_id.sv 
# -- Compiling module reg_if_id
# 
# Top level modules:
# 	reg_if_id
# End time: 22:06:15 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:15 on Nov 29,2022
# vlog -reportprogress 300 ./reg_id_ex.sv 
# -- Compiling module reg_id_ex
# 
# Top level modules:
# 	reg_id_ex
# End time: 22:06:15 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:16 on Nov 29,2022
# vlog -reportprogress 300 ./reg_ex_mem.sv 
# -- Compiling module reg_ex_mem
# 
# Top level modules:
# 	reg_ex_mem
# End time: 22:06:16 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:16 on Nov 29,2022
# vlog -reportprogress 300 ./reg_mem_wb.sv 
# -- Compiling module reg_mem_wb
# 
# Top level modules:
# 	reg_mem_wb
# End time: 22:06:16 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:06:17 on Nov 29,2022, Elapsed time: 0:03:45
# Errors: 0, Warnings: 6
# vsim -voptargs=""+acc"" -t 1ps -lib work pipelined_cpu_testbench 
# Start time: 22:06:17 on Nov 29,2022
# Loading sv_std.std
# Loading work.pipelined_cpu_testbench
# Loading work.pipelined_cpu
# Loading work.reg_if_id
# Loading work.n_dff
# Loading work.reg_id_ex
# Loading work.reg_ex_mem
# Loading work.reg_mem_wb
# Loading work.nn_dff
# Loading work.data_if
# Loading work.program_counter
# Loading work.mux64_2x1
# Loading work.adder64
# Loading work.adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.B_cond_decode
# Loading work.data_id
# Loading work.sign_extender
# Loading work.mux5_2x1
# Loading work.regfile
# Loading work.enabled_decoder_5x32
# Loading work.decoder_3x8
# Loading work.register
# Loading work.multiplexor
# Loading work.data_ex
# Loading work.alu
# Loading work.alu_signals
# Loading work.adder_more
# Loading work.mux_4x1
# Loading work.mux_2x1
# Loading work.alu_flags
# Loading work.shifter
# Loading work.d_ff
# Loading work.data_mem
# Loading work.datamem
# Loading work.data_wb
# Loading work.d_ff_neg
# Loading work.d_ff_en
# Loading work.mux_32x1
# Loading work.mux_16x1
# Loading work.mux_8x1
# ** Warning: (vsim-3015) ./pipelined_cpu.sv(177): [PCDPC] - Port size (64) does not match connection size (1) for port 'pc_if'. The port definition is at: ./data_id.sv(48).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/id_module File: ./data_id.sv
# ** Warning: (vsim-3839) ./pipelined_cpu.sv(177): Variable '/pipelined_cpu_testbench/dut/pc_id', driven via a port connection, is multiply driven. See ./pipelined_cpu.sv(144).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/id_module File: ./data_id.sv
# ** Warning: (vsim-3839) ./pipelined_cpu.sv(177): Variable '/pipelined_cpu_testbench/dut/cbz_id', driven via a port connection, is multiply driven. See ./pipelined_cpu.sv(144).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/id_module File: ./data_id.sv
# ** Warning: (vsim-3839) ./pipelined_cpu.sv(207): Variable '/pipelined_cpu_testbench/dut/new_pc2_mem', driven via a port connection, is multiply driven. See ./pipelined_cpu.sv(146).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/mem_module File: ./data_mem.sv
# ** Warning: Design size of 14457 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: haose  Hostname: DESKTOP-019MGIS  ProcessID: 88248
#           Attempting to use alternate WLF file "./wlft5gmdd1".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft5gmdd1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./pipelined_cpu.sv(254)
#    Time: 615 ns  Iteration: 0  Instance: /pipelined_cpu_testbench
# Break in Module pipelined_cpu_testbench at ./pipelined_cpu.sv line 254
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:34 on Nov 29,2022
# vlog -reportprogress 300 ./B_cond_decode.sv 
# -- Compiling module B_cond_decode
# -- Compiling module B_cond_decode_testbench
# 
# Top level modules:
# 	B_cond_decode_testbench
# End time: 22:12:34 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:34 on Nov 29,2022
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# -- Compiling module sign_extender_testbench
# 
# Top level modules:
# 	sign_extender_testbench
# End time: 22:12:34 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:34 on Nov 29,2022
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# End time: 22:12:34 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:34 on Nov 29,2022
# vlog -reportprogress 300 ./mux_2x1.sv 
# -- Compiling module mux_2x1
# -- Compiling module mux_2x1_testbench
# 
# Top level modules:
# 	mux_2x1_testbench
# End time: 22:12:34 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:34 on Nov 29,2022
# vlog -reportprogress 300 ./mux_4x1.sv 
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	mux_4x1
# End time: 22:12:34 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:34 on Nov 29,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 22:12:34 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:35 on Nov 29,2022
# vlog -reportprogress 300 ./adder_more.sv 
# -- Compiling module adder_more
# 
# Top level modules:
# 	adder_more
# End time: 22:12:35 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:35 on Nov 29,2022
# vlog -reportprogress 300 ./mux64_2x1.sv 
# -- Compiling module mux64_2x1
# -- Compiling module mux64_2x1_testbench
# 
# Top level modules:
# 	mux64_2x1_testbench
# End time: 22:12:35 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:35 on Nov 29,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 22:12:35 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:35 on Nov 29,2022
# vlog -reportprogress 300 ./data_ex.sv 
# -- Compiling module data_ex
# -- Compiling module data_ex_testbench
# 
# Top level modules:
# 	data_ex_testbench
# End time: 22:12:35 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:35 on Nov 29,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 22:12:35 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:35 on Nov 29,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 22:12:35 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:35 on Nov 29,2022
# vlog -reportprogress 300 ./enabled_decoder_5x32.sv 
# -- Compiling module enabled_decoder_5x32
# -- Compiling module enabled_decoder_5x32_testbench
# 
# Top level modules:
# 	enabled_decoder_5x32_testbench
# End time: 22:12:35 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:35 on Nov 29,2022
# vlog -reportprogress 300 ./decoder_3x8.sv 
# -- Compiling module decoder_3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 22:12:35 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:35 on Nov 29,2022
# vlog -reportprogress 300 ./mux_8x1.sv 
# -- Compiling module mux_8x1
# 
# Top level modules:
# 	mux_8x1
# End time: 22:12:35 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:35 on Nov 29,2022
# vlog -reportprogress 300 ./mux_16x1.sv 
# -- Compiling module mux_16x1
# 
# Top level modules:
# 	mux_16x1
# End time: 22:12:35 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:35 on Nov 29,2022
# vlog -reportprogress 300 ./mux_32x1.sv 
# -- Compiling module mux_32x1
# -- Compiling module mux_32x1_testbench
# 
# Top level modules:
# 	mux_32x1_testbench
# End time: 22:12:36 on Nov 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:36 on Nov 29,2022
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 22:12:36 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:36 on Nov 29,2022
# vlog -reportprogress 300 ./d_ff_en.sv 
# -- Compiling module d_ff_en
# -- Compiling module d_ff_en_testbench
# 
# Top level modules:
# 	d_ff_en_testbench
# End time: 22:12:36 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:36 on Nov 29,2022
# vlog -reportprogress 300 ./d_ff_neg.sv 
# -- Compiling module d_ff_neg
# 
# Top level modules:
# 	d_ff_neg
# End time: 22:12:36 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:36 on Nov 29,2022
# vlog -reportprogress 300 ./n_dff.sv 
# -- Compiling module n_dff
# 
# Top level modules:
# 	n_dff
# End time: 22:12:36 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:36 on Nov 29,2022
# vlog -reportprogress 300 ./nn_dff.sv 
# -- Compiling module nn_dff
# 
# Top level modules:
# 	nn_dff
# End time: 22:12:36 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:36 on Nov 29,2022
# vlog -reportprogress 300 ./multiplexor.sv 
# -- Compiling module multiplexor
# -- Compiling module multiplexor_testbench
# 
# Top level modules:
# 	multiplexor_testbench
# End time: 22:12:36 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:36 on Nov 29,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 22:12:36 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:36 on Nov 29,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 22:12:36 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:36 on Nov 29,2022
# vlog -reportprogress 300 ./data_id.sv 
# -- Compiling module data_id
# -- Compiling module data_id_testbench
# 
# Top level modules:
# 	data_id_testbench
# End time: 22:12:36 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:36 on Nov 29,2022
# vlog -reportprogress 300 ./data_if.sv 
# -- Compiling module data_if
# -- Compiling module data_if_testbench
# 
# Top level modules:
# 	data_if_testbench
# End time: 22:12:36 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:37 on Nov 29,2022
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# -- Compiling module data_mem_testbench
# 
# Top level modules:
# 	data_mem_testbench
# End time: 22:12:37 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:37 on Nov 29,2022
# vlog -reportprogress 300 ./data_wb.sv 
# -- Compiling module data_wb
# 
# Top level modules:
# 	data_wb
# End time: 22:12:37 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:37 on Nov 29,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 22:12:37 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:37 on Nov 29,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 22:12:37 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:37 on Nov 29,2022
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# -- Compiling module instruction_decoder_testbench
# 
# Top level modules:
# 	instruction_decoder_testbench
# End time: 22:12:37 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:37 on Nov 29,2022
# vlog -reportprogress 300 ./mux5_2x1.sv 
# -- Compiling module mux5_2x1
# 
# Top level modules:
# 	mux5_2x1
# End time: 22:12:37 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:37 on Nov 29,2022
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 22:12:37 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:37 on Nov 29,2022
# vlog -reportprogress 300 ./pipelined_cpu.sv 
# -- Compiling module pipelined_cpu
# -- Compiling module pipelined_cpu_testbench
# 
# Top level modules:
# 	pipelined_cpu_testbench
# End time: 22:12:37 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:37 on Nov 29,2022
# vlog -reportprogress 300 ./alu_flags.sv 
# -- Compiling module alu_flags
# 
# Top level modules:
# 	alu_flags
# End time: 22:12:37 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:37 on Nov 29,2022
# vlog -reportprogress 300 ./alu_signals.sv 
# -- Compiling module alu_signals
# 
# Top level modules:
# 	alu_signals
# End time: 22:12:38 on Nov 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:38 on Nov 29,2022
# vlog -reportprogress 300 ./reg_if_id.sv 
# -- Compiling module reg_if_id
# 
# Top level modules:
# 	reg_if_id
# End time: 22:12:38 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:38 on Nov 29,2022
# vlog -reportprogress 300 ./reg_id_ex.sv 
# -- Compiling module reg_id_ex
# 
# Top level modules:
# 	reg_id_ex
# End time: 22:12:38 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:38 on Nov 29,2022
# vlog -reportprogress 300 ./reg_ex_mem.sv 
# -- Compiling module reg_ex_mem
# 
# Top level modules:
# 	reg_ex_mem
# End time: 22:12:38 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:38 on Nov 29,2022
# vlog -reportprogress 300 ./reg_mem_wb.sv 
# -- Compiling module reg_mem_wb
# 
# Top level modules:
# 	reg_mem_wb
# End time: 22:12:38 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:12:44 on Nov 29,2022, Elapsed time: 0:06:27
# Errors: 0, Warnings: 7
# vsim -voptargs=""+acc"" -t 1ps -lib work pipelined_cpu_testbench 
# Start time: 22:12:44 on Nov 29,2022
# Loading sv_std.std
# Loading work.pipelined_cpu_testbench
# Loading work.pipelined_cpu
# Loading work.reg_if_id
# Loading work.n_dff
# Loading work.reg_id_ex
# Loading work.reg_ex_mem
# Loading work.reg_mem_wb
# Loading work.nn_dff
# Loading work.data_if
# Loading work.program_counter
# Loading work.mux64_2x1
# Loading work.adder64
# Loading work.adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.B_cond_decode
# Loading work.data_id
# Loading work.sign_extender
# Loading work.mux5_2x1
# Loading work.regfile
# Loading work.enabled_decoder_5x32
# Loading work.decoder_3x8
# Loading work.register
# Loading work.multiplexor
# Loading work.data_ex
# Loading work.alu
# Loading work.alu_signals
# Loading work.adder_more
# Loading work.mux_4x1
# Loading work.mux_2x1
# Loading work.alu_flags
# Loading work.shifter
# Loading work.d_ff
# Loading work.data_mem
# Loading work.datamem
# Loading work.data_wb
# Loading work.d_ff_neg
# Loading work.d_ff_en
# Loading work.mux_32x1
# Loading work.mux_16x1
# Loading work.mux_8x1
# ** Error: (vsim-3694) The implicit port connection (.*) did not find a matching port, net, variable or interface instance in dut for port 'pc_if_if'.
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/reg0 File: ./reg_if_id.sv
# ** Warning: (vsim-3017) ./pipelined_cpu.sv(144): [TFMPC] - Too few port connections. Expected 52, found 51.
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/reg0 File: ./reg_if_id.sv
# ** Error: (vsim-8378) ./pipelined_cpu.sv(144): Port size (64) does not match connection size (1) for implicit .name connection port 'pc_if_id'. The port definition is at: ./reg_if_id.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/reg0 File: ./reg_if_id.sv
# ** Warning: (vsim-3722) ./pipelined_cpu.sv(144): [TFMPC] - Missing connection for port 'pc_if_if'.
# ** Warning: (vsim-3015) ./pipelined_cpu.sv(177): [PCDPC] - Port size (64) does not match connection size (1) for port 'pc_if'. The port definition is at: ./data_id.sv(48).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/id_module File: ./data_id.sv
# ** Warning: (vsim-3839) ./pipelined_cpu.sv(177): Variable '/pipelined_cpu_testbench/dut/pc_id', driven via a port connection, is multiply driven. See ./pipelined_cpu.sv(144).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/id_module File: ./data_id.sv
# ** Warning: (vsim-3839) ./pipelined_cpu.sv(177): Variable '/pipelined_cpu_testbench/dut/cbz_id', driven via a port connection, is multiply driven. See ./pipelined_cpu.sv(144).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/id_module File: ./data_id.sv
# ** Warning: (vsim-3015) ./pipelined_cpu.sv(207): [PCDPC] - Port size (64) does not match connection size (1) for port 'new_pc2_ex'. The port definition is at: ./data_mem.sv(32).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/mem_module File: ./data_mem.sv
# ** Warning: (vsim-3839) ./pipelined_cpu.sv(207): Variable '/pipelined_cpu_testbench/dut/new_pc2_mem', driven via a port connection, is multiply driven. See ./pipelined_cpu.sv(146).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_cpu_testbench/dut/mem_module File: ./data_mem.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 53
