(pcb /home/sarbjeet/github/IoT/Designs/PCB/KiCad/Projects/SwitchBoard/BackEnd_HeavyDevice/BackEnd_HeavyDevice_v1.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "5.1.6-c6e7f7d~87~ubuntu18.04.1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  161105 -155030  86765.4 -155030  86765.4 -81232.3  161105 -81232.3
            161105 -155030)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Custom_Libraries:MountingHole1.5mm
      (place M3 153101 -135156 front 0 (PN MountingHole_1.5mm))
      (place M1 152916 -88577.4 front 0 (PN MountingHole_1.5mm))
    )
    (component Custom_Libraries:MountingHole1.5mm::1
      (place M2 108222 -134567 front 0 (PN MountingHole_1.5mm))
    )
    (component Capacitors_THT:CP_Radial_D4.0mm_P2.00mm
      (place C1 118161 -100294 front 0 (PN 4.7uF/400V))
      (place C2 118166 -89893.1 front 0 (PN 1uF/63V))
    )
    (component Capacitors_THT:C_Axial_L3.8mm_D2.6mm_P7.50mm_Horizontal
      (place C3 125291 -93370.4 front 0 (PN 47nf))
    )
    (component Capacitors_THT:CP_Radial_D4.0mm_P2.00mm::1
      (place C4 140178 -98473.3 front 180 (PN 4.7uF/400V))
      (place C6 118166 -95079.8 front 0 (PN 470uF/10V))
    )
    (component Capacitors_THT:C_Axial_L3.8mm_D2.6mm_P7.50mm_Horizontal::1
      (place C5 137350 -121280 front 90 (PN "2A222J / 2.2nF"))
      (place C8 137427 -111214 front 90 (PN "2A222J / 2.2nF"))
    )
    (component Capacitors_SMD:C_0805_HandSoldering
      (place C7 126967 -106162 back 270 (PN 2.2uf))
    )
    (component Diodes_SMD:D_0805
      (place D1 146203 -127284 back 180 (PN LED1))
      (place D6 121658 -113063 back 180 (PN IN4007))
      (place D7 126081 -113182 back 180 (PN IN4148))
      (place D8 144719 -100396 back 180 (PN "PH C4V3"))
      (place D12 125781 -110015 back 180 (PN IN4007))
    )
    (component Diodes_SMD:D_0805::1
      (place D2 137229 -117627 back 270 (PN IN4148))
      (place D3 117986 -104663 back 90 (PN SR360))
      (place D4 146284 -94300 back 0 (PN FR107))
      (place D5 121745 -109276 back 180 (PN IN4007))
      (place D11 141503 -93558.4 back 270 (PN IN4007))
    )
    (component "Fuse_Holders_and_Fuses:Fuse_TE5_Littlefuse-395Series"
      (place F1 114115 -123678 front 180 (PN Fuse_Small))
    )
    (component "Housings_DIP:DIP-8_W7.62mm_SMDSocket_SmallPads"
      (place J1 146162 -108615 back 180 (PN AP8022))
    )
    (component "TerminalBlocks_Phoenix:TerminalBlock_Phoenix_MKDS1.5-2pol"
      (place J2 112418 -131648 front 0 (PN Screw_Terminal_01x02))
    )
    (component Pin_Headers:Pin_Header_Straight_1x07_Pitch2.54mm
      (place J3 124663 -88902.5 front 90 (PN Conn_01x07_Female))
    )
    (component "TerminalBlocks_Phoenix:TerminalBlock_Phoenix_MKDS1.5-2pol::1"
      (place J5 143784 -131803 front 0 (PN Screw_Terminal_01x02))
    )
    (component Custom_Libraries:GN27120BN
      (place Q1 125136 -133068 front 0 (PN "BT136-500"))
    )
    (component Resistors_SMD:R_0805_HandSoldering
      (place R1 137963 -92095.3 back 0 (PN 220K))
      (place R4 146530 -88996.5 back 180 (PN "330 R"))
      (place R6 146670 -91648.3 back 180 (PN 100K))
      (place R7 139242 -126520 back 180 (PN 470E))
    )
    (component Resistors_SMD:R_0805_HandSoldering::1
      (place R2 124506 -106139 back 270 (PN 100E))
      (place R3 151239 -97266.8 back 180 (PN 2.2K))
      (place R5 145174 -97373.4 back 180 (PN "330 R"))
    )
    (component Custom_Libraries:Transformer
      (place T1 129151 -110576 front 90 (PN "F12-090"))
    )
    (component Varistors:RV_Disc_D7_W3.4_P5
      (place TH1 108400 -118636 front 0 (PN NTC))
    )
    (component "Housings_DIP:DIP-4_W8.89mm_SMDSocket_LongPads"
      (place U1 129979 -98600.3 front 0 (PN EL817))
    )
    (component Custom_Libraries:ACS712
      (place U2 112601 -96550.5 front 270 (PN ACS712))
    )
    (component "Housings_DIP:DIP-6_W8.89mm_SMDSocket_LongPads"
      (place U3 146909 -119870 back 180 (PN 4N35))
    )
    (component "TO_SOT_Packages_SMD:SOT-23-5_HandSoldering"
      (place U4 130216 -98371.7 back 90 (PN "AP2112K-3.3"))
    )
    (component "Housings_DIP:DIP-6_W8.89mm_SMDSocket_LongPads::1"
      (place U5 146990 -120002 front 0 (PN MOC3021))
    )
  )
  (library
    (image Custom_Libraries:MountingHole1.5mm
      (outline (path signal 50  0 -1270  0 1270))
      (outline (path signal 50  -1270 0  1270 0))
      (pin Round[A]Pad_1524_um @1 0 0)
    )
    (image Custom_Libraries:MountingHole1.5mm::1
      (outline (path signal 50  -1270 0  1270 0))
      (outline (path signal 50  0 -1270  0 1270))
      (pin Round[A]Pad_1524_um @1 0 0)
    )
    (image Capacitors_THT:CP_Radial_D4.0mm_P2.00mm
      (outline (path signal 50  3350 2350  -1350 2350))
      (outline (path signal 50  3350 -2350  3350 2350))
      (outline (path signal 50  -1350 -2350  3350 -2350))
      (outline (path signal 50  -1350 2350  -1350 -2350))
      (outline (path signal 120  -1250 450  -1250 -450))
      (outline (path signal 120  -1700 0  -800 0))
      (outline (path signal 120  3081 165  3081 -165))
      (outline (path signal 120  3041 415  3041 -415))
      (outline (path signal 120  3001 567  3001 -567))
      (outline (path signal 120  2961 686  2961 -686))
      (outline (path signal 120  2921 786  2921 -786))
      (outline (path signal 120  2881 874  2881 -874))
      (outline (path signal 120  2841 952  2841 -952))
      (outline (path signal 120  2801 1023  2801 -1023))
      (outline (path signal 120  2761 -780  2761 -1088))
      (outline (path signal 120  2761 1088  2761 780))
      (outline (path signal 120  2721 -780  2721 -1148))
      (outline (path signal 120  2721 1148  2721 780))
      (outline (path signal 120  2681 -780  2681 -1204))
      (outline (path signal 120  2681 1204  2681 780))
      (outline (path signal 120  2641 -780  2641 -1256))
      (outline (path signal 120  2641 1256  2641 780))
      (outline (path signal 120  2601 -780  2601 -1305))
      (outline (path signal 120  2601 1305  2601 780))
      (outline (path signal 120  2561 -780  2561 -1351))
      (outline (path signal 120  2561 1351  2561 780))
      (outline (path signal 120  2521 -780  2521 -1395))
      (outline (path signal 120  2521 1395  2521 780))
      (outline (path signal 120  2481 -780  2481 -1436))
      (outline (path signal 120  2481 1436  2481 780))
      (outline (path signal 120  2441 -780  2441 -1475))
      (outline (path signal 120  2441 1475  2441 780))
      (outline (path signal 120  2401 -780  2401 -1512))
      (outline (path signal 120  2401 1512  2401 780))
      (outline (path signal 120  2361 -780  2361 -1547))
      (outline (path signal 120  2361 1547  2361 780))
      (outline (path signal 120  2321 -780  2321 -1581))
      (outline (path signal 120  2321 1581  2321 780))
      (outline (path signal 120  2281 -780  2281 -1613))
      (outline (path signal 120  2281 1613  2281 780))
      (outline (path signal 120  2241 -780  2241 -1643))
      (outline (path signal 120  2241 1643  2241 780))
      (outline (path signal 120  2201 -780  2201 -1672))
      (outline (path signal 120  2201 1672  2201 780))
      (outline (path signal 120  2161 -780  2161 -1699))
      (outline (path signal 120  2161 1699  2161 780))
      (outline (path signal 120  2121 -780  2121 -1725))
      (outline (path signal 120  2121 1725  2121 780))
      (outline (path signal 120  2081 -780  2081 -1750))
      (outline (path signal 120  2081 1750  2081 780))
      (outline (path signal 120  2041 -780  2041 -1773))
      (outline (path signal 120  2041 1773  2041 780))
      (outline (path signal 120  2001 -780  2001 -1796))
      (outline (path signal 120  2001 1796  2001 780))
      (outline (path signal 120  1961 -780  1961 -1817))
      (outline (path signal 120  1961 1817  1961 780))
      (outline (path signal 120  1921 -780  1921 -1837))
      (outline (path signal 120  1921 1837  1921 780))
      (outline (path signal 120  1881 -780  1881 -1856))
      (outline (path signal 120  1881 1856  1881 780))
      (outline (path signal 120  1841 -780  1841 -1874))
      (outline (path signal 120  1841 1874  1841 780))
      (outline (path signal 120  1801 -780  1801 -1891))
      (outline (path signal 120  1801 1891  1801 780))
      (outline (path signal 120  1761 -780  1761 -1907))
      (outline (path signal 120  1761 1907  1761 780))
      (outline (path signal 120  1721 -780  1721 -1923))
      (outline (path signal 120  1721 1923  1721 780))
      (outline (path signal 120  1680 -780  1680 -1937))
      (outline (path signal 120  1680 1937  1680 780))
      (outline (path signal 120  1640 -780  1640 -1950))
      (outline (path signal 120  1640 1950  1640 780))
      (outline (path signal 120  1600 -780  1600 -1963))
      (outline (path signal 120  1600 1963  1600 780))
      (outline (path signal 120  1560 -780  1560 -1974))
      (outline (path signal 120  1560 1974  1560 780))
      (outline (path signal 120  1520 -780  1520 -1985))
      (outline (path signal 120  1520 1985  1520 780))
      (outline (path signal 120  1480 -780  1480 -1995))
      (outline (path signal 120  1480 1995  1480 780))
      (outline (path signal 120  1440 -780  1440 -2004))
      (outline (path signal 120  1440 2004  1440 780))
      (outline (path signal 120  1400 -780  1400 -2012))
      (outline (path signal 120  1400 2012  1400 780))
      (outline (path signal 120  1360 -780  1360 -2019))
      (outline (path signal 120  1360 2019  1360 780))
      (outline (path signal 120  1320 -780  1320 -2026))
      (outline (path signal 120  1320 2026  1320 780))
      (outline (path signal 120  1280 -780  1280 -2032))
      (outline (path signal 120  1280 2032  1280 780))
      (outline (path signal 120  1240 -780  1240 -2037))
      (outline (path signal 120  1240 2037  1240 780))
      (outline (path signal 120  1200 2041  1200 -2041))
      (outline (path signal 120  1160 2044  1160 -2044))
      (outline (path signal 120  1120 2047  1120 -2047))
      (outline (path signal 120  1080 2049  1080 -2049))
      (outline (path signal 120  1040 2050  1040 -2050))
      (outline (path signal 120  1000 2050  1000 -2050))
      (outline (path signal 100  -1250 450  -1250 -450))
      (outline (path signal 100  -1700 0  -800 0))
      (outline (path signal 100  3000 0  2918.99 -563.465  2682.51 -1081.28  2309.72 -1511.5
            1830.83 -1819.26  1284.63 -1979.64  715.37 -1979.64  169.17 -1819.26
            -309.721 -1511.5  -682.507 -1081.28  -918.986 -563.465  -1000 0
            -918.986 563.465  -682.507 1081.28  -309.721 1511.5  169.17 1819.26
            715.37 1979.64  1284.63 1979.64  1830.83 1819.26  2309.72 1511.5
            2682.51 1081.28  2918.99 563.465  3000 0))
      (pin Round[A]Pad_1200_um 2 2000 0)
      (pin Rect[A]Pad_1200x1200_um 1 0 0)
    )
    (image Capacitors_THT:C_Axial_L3.8mm_D2.6mm_P7.50mm_Horizontal
      (outline (path signal 100  1850 1300  1850 -1300))
      (outline (path signal 100  1850 -1300  5650 -1300))
      (outline (path signal 100  5650 -1300  5650 1300))
      (outline (path signal 100  5650 1300  1850 1300))
      (outline (path signal 100  0 0  1850 0))
      (outline (path signal 100  7500 0  5650 0))
      (outline (path signal 120  1790 1360  1790 -1360))
      (outline (path signal 120  1790 -1360  5710 -1360))
      (outline (path signal 120  5710 -1360  5710 1360))
      (outline (path signal 120  5710 1360  1790 1360))
      (outline (path signal 120  980 0  1790 0))
      (outline (path signal 120  6520 0  5710 0))
      (outline (path signal 50  -1050 1650  -1050 -1650))
      (outline (path signal 50  -1050 -1650  8550 -1650))
      (outline (path signal 50  8550 -1650  8550 1650))
      (outline (path signal 50  8550 1650  -1050 1650))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7500 0)
    )
    (image Capacitors_THT:CP_Radial_D4.0mm_P2.00mm::1
      (outline (path signal 100  3000 0  2918.99 -563.465  2682.51 -1081.28  2309.72 -1511.5
            1830.83 -1819.26  1284.63 -1979.64  715.37 -1979.64  169.17 -1819.26
            -309.721 -1511.5  -682.507 -1081.28  -918.986 -563.465  -1000 0
            -918.986 563.465  -682.507 1081.28  -309.721 1511.5  169.17 1819.26
            715.37 1979.64  1284.63 1979.64  1830.83 1819.26  2309.72 1511.5
            2682.51 1081.28  2918.99 563.465  3000 0))
      (outline (path signal 100  -1700 0  -800 0))
      (outline (path signal 100  -1250 450  -1250 -450))
      (outline (path signal 120  1000 2050  1000 -2050))
      (outline (path signal 120  1040 2050  1040 -2050))
      (outline (path signal 120  1080 2049  1080 -2049))
      (outline (path signal 120  1120 2047  1120 -2047))
      (outline (path signal 120  1160 2044  1160 -2044))
      (outline (path signal 120  1200 2041  1200 -2041))
      (outline (path signal 120  1240 2037  1240 780))
      (outline (path signal 120  1240 -780  1240 -2037))
      (outline (path signal 120  1280 2032  1280 780))
      (outline (path signal 120  1280 -780  1280 -2032))
      (outline (path signal 120  1320 2026  1320 780))
      (outline (path signal 120  1320 -780  1320 -2026))
      (outline (path signal 120  1360 2019  1360 780))
      (outline (path signal 120  1360 -780  1360 -2019))
      (outline (path signal 120  1400 2012  1400 780))
      (outline (path signal 120  1400 -780  1400 -2012))
      (outline (path signal 120  1440 2004  1440 780))
      (outline (path signal 120  1440 -780  1440 -2004))
      (outline (path signal 120  1480 1995  1480 780))
      (outline (path signal 120  1480 -780  1480 -1995))
      (outline (path signal 120  1520 1985  1520 780))
      (outline (path signal 120  1520 -780  1520 -1985))
      (outline (path signal 120  1560 1974  1560 780))
      (outline (path signal 120  1560 -780  1560 -1974))
      (outline (path signal 120  1600 1963  1600 780))
      (outline (path signal 120  1600 -780  1600 -1963))
      (outline (path signal 120  1640 1950  1640 780))
      (outline (path signal 120  1640 -780  1640 -1950))
      (outline (path signal 120  1680 1937  1680 780))
      (outline (path signal 120  1680 -780  1680 -1937))
      (outline (path signal 120  1721 1923  1721 780))
      (outline (path signal 120  1721 -780  1721 -1923))
      (outline (path signal 120  1761 1907  1761 780))
      (outline (path signal 120  1761 -780  1761 -1907))
      (outline (path signal 120  1801 1891  1801 780))
      (outline (path signal 120  1801 -780  1801 -1891))
      (outline (path signal 120  1841 1874  1841 780))
      (outline (path signal 120  1841 -780  1841 -1874))
      (outline (path signal 120  1881 1856  1881 780))
      (outline (path signal 120  1881 -780  1881 -1856))
      (outline (path signal 120  1921 1837  1921 780))
      (outline (path signal 120  1921 -780  1921 -1837))
      (outline (path signal 120  1961 1817  1961 780))
      (outline (path signal 120  1961 -780  1961 -1817))
      (outline (path signal 120  2001 1796  2001 780))
      (outline (path signal 120  2001 -780  2001 -1796))
      (outline (path signal 120  2041 1773  2041 780))
      (outline (path signal 120  2041 -780  2041 -1773))
      (outline (path signal 120  2081 1750  2081 780))
      (outline (path signal 120  2081 -780  2081 -1750))
      (outline (path signal 120  2121 1725  2121 780))
      (outline (path signal 120  2121 -780  2121 -1725))
      (outline (path signal 120  2161 1699  2161 780))
      (outline (path signal 120  2161 -780  2161 -1699))
      (outline (path signal 120  2201 1672  2201 780))
      (outline (path signal 120  2201 -780  2201 -1672))
      (outline (path signal 120  2241 1643  2241 780))
      (outline (path signal 120  2241 -780  2241 -1643))
      (outline (path signal 120  2281 1613  2281 780))
      (outline (path signal 120  2281 -780  2281 -1613))
      (outline (path signal 120  2321 1581  2321 780))
      (outline (path signal 120  2321 -780  2321 -1581))
      (outline (path signal 120  2361 1547  2361 780))
      (outline (path signal 120  2361 -780  2361 -1547))
      (outline (path signal 120  2401 1512  2401 780))
      (outline (path signal 120  2401 -780  2401 -1512))
      (outline (path signal 120  2441 1475  2441 780))
      (outline (path signal 120  2441 -780  2441 -1475))
      (outline (path signal 120  2481 1436  2481 780))
      (outline (path signal 120  2481 -780  2481 -1436))
      (outline (path signal 120  2521 1395  2521 780))
      (outline (path signal 120  2521 -780  2521 -1395))
      (outline (path signal 120  2561 1351  2561 780))
      (outline (path signal 120  2561 -780  2561 -1351))
      (outline (path signal 120  2601 1305  2601 780))
      (outline (path signal 120  2601 -780  2601 -1305))
      (outline (path signal 120  2641 1256  2641 780))
      (outline (path signal 120  2641 -780  2641 -1256))
      (outline (path signal 120  2681 1204  2681 780))
      (outline (path signal 120  2681 -780  2681 -1204))
      (outline (path signal 120  2721 1148  2721 780))
      (outline (path signal 120  2721 -780  2721 -1148))
      (outline (path signal 120  2761 1088  2761 780))
      (outline (path signal 120  2761 -780  2761 -1088))
      (outline (path signal 120  2801 1023  2801 -1023))
      (outline (path signal 120  2841 952  2841 -952))
      (outline (path signal 120  2881 874  2881 -874))
      (outline (path signal 120  2921 786  2921 -786))
      (outline (path signal 120  2961 686  2961 -686))
      (outline (path signal 120  3001 567  3001 -567))
      (outline (path signal 120  3041 415  3041 -415))
      (outline (path signal 120  3081 165  3081 -165))
      (outline (path signal 120  -1700 0  -800 0))
      (outline (path signal 120  -1250 450  -1250 -450))
      (outline (path signal 50  -1350 2350  -1350 -2350))
      (outline (path signal 50  -1350 -2350  3350 -2350))
      (outline (path signal 50  3350 -2350  3350 2350))
      (outline (path signal 50  3350 2350  -1350 2350))
      (pin Rect[A]Pad_1200x1200_um 1 0 0)
      (pin Round[A]Pad_1200_um 2 2000 0)
    )
    (image Capacitors_THT:C_Axial_L3.8mm_D2.6mm_P7.50mm_Horizontal::1
      (outline (path signal 50  8550 1650  -1050 1650))
      (outline (path signal 50  8550 -1650  8550 1650))
      (outline (path signal 50  -1050 -1650  8550 -1650))
      (outline (path signal 50  -1050 1650  -1050 -1650))
      (outline (path signal 120  6520 0  5710 0))
      (outline (path signal 120  980 0  1790 0))
      (outline (path signal 120  5710 1360  1790 1360))
      (outline (path signal 120  5710 -1360  5710 1360))
      (outline (path signal 120  1790 -1360  5710 -1360))
      (outline (path signal 120  1790 1360  1790 -1360))
      (outline (path signal 100  7500 0  5650 0))
      (outline (path signal 100  0 0  1850 0))
      (outline (path signal 100  5650 1300  1850 1300))
      (outline (path signal 100  5650 -1300  5650 1300))
      (outline (path signal 100  1850 -1300  5650 -1300))
      (outline (path signal 100  1850 1300  1850 -1300))
      (pin Oval[A]Pad_1600x1600_um 2 7500 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Capacitors_SMD:C_0805_HandSoldering
      (outline (path signal 50  2250 -870  -2250 -870))
      (outline (path signal 50  2250 -870  2250 880))
      (outline (path signal 50  -2250 880  -2250 -870))
      (outline (path signal 50  -2250 880  2250 880))
      (outline (path signal 120  -500 -850  500 -850))
      (outline (path signal 120  500 850  -500 850))
      (outline (path signal 100  -1000 620  1000 620))
      (outline (path signal 100  1000 620  1000 -620))
      (outline (path signal 100  1000 -620  -1000 -620))
      (outline (path signal 100  -1000 -620  -1000 620))
      (pin Rect[T]Pad_1500x1250_um 2 1250 0)
      (pin Rect[T]Pad_1500x1250_um 1 -1250 0)
    )
    (image Diodes_SMD:D_0805
      (outline (path signal 120  -1600 800  1000 800))
      (outline (path signal 120  -1600 -800  1000 -800))
      (outline (path signal 100  -1000 650  1000 650))
      (outline (path signal 100  1000 650  1000 -650))
      (outline (path signal 100  1000 -650  -1000 -650))
      (outline (path signal 100  -1000 -650  -1000 650))
      (outline (path signal 100  200 200  -100 0))
      (outline (path signal 100  -100 0  200 -200))
      (outline (path signal 100  200 -200  200 200))
      (outline (path signal 100  -100 200  -100 -200))
      (outline (path signal 100  -100 0  -300 0))
      (outline (path signal 100  200 0  400 0))
      (outline (path signal 50  -1700 880  1700 880))
      (outline (path signal 50  1700 880  1700 -880))
      (outline (path signal 50  1700 -880  -1700 -880))
      (outline (path signal 50  -1700 -880  -1700 880))
      (outline (path signal 120  -1600 800  -1600 -800))
      (pin Rect[T]Pad_800x900_um 2 1050 0)
      (pin Rect[T]Pad_800x900_um 1 -1050 0)
    )
    (image Diodes_SMD:D_0805::1
      (outline (path signal 120  -1600 800  -1600 -800))
      (outline (path signal 50  -1700 -880  -1700 880))
      (outline (path signal 50  1700 -880  -1700 -880))
      (outline (path signal 50  1700 880  1700 -880))
      (outline (path signal 50  -1700 880  1700 880))
      (outline (path signal 100  200 0  400 0))
      (outline (path signal 100  -100 0  -300 0))
      (outline (path signal 100  -100 200  -100 -200))
      (outline (path signal 100  200 -200  200 200))
      (outline (path signal 100  -100 0  200 -200))
      (outline (path signal 100  200 200  -100 0))
      (outline (path signal 100  -1000 -650  -1000 650))
      (outline (path signal 100  1000 -650  -1000 -650))
      (outline (path signal 100  1000 650  1000 -650))
      (outline (path signal 100  -1000 650  1000 650))
      (outline (path signal 120  -1600 -800  1000 -800))
      (outline (path signal 120  -1600 800  1000 800))
      (pin Rect[T]Pad_800x900_um 1 -1050 0)
      (pin Rect[T]Pad_800x900_um 2 1050 0)
    )
    (image "Fuse_Holders_and_Fuses:Fuse_TE5_Littlefuse-395Series"
      (outline (path signal 120  6910 -2120  -1830 -2120))
      (outline (path signal 120  6910 -2120  6910 2120))
      (outline (path signal 120  -1830 2120  -1830 -2120))
      (outline (path signal 120  -1830 2120  6910 2120))
      (outline (path signal 50  7040 -2250  -1960 -2250))
      (outline (path signal 50  7040 -2250  7040 2250))
      (outline (path signal 50  -1960 2250  -1960 -2250))
      (outline (path signal 50  -1960 2250  7040 2250))
      (outline (path signal 100  -1710 2000  -1710 -2000))
      (outline (path signal 100  6790 2000  -1710 2000))
      (outline (path signal 100  6790 -2000  6790 2000))
      (outline (path signal 100  -1710 -2000  6790 -2000))
      (pin Round[A]Pad_2000_um 2 5080 -10)
      (pin Round[A]Pad_2000_um 1 0 0)
    )
    (image "Housings_DIP:DIP-8_W7.62mm_SMDSocket_SmallPads"
      (outline (path signal 50  5350 5400  -5350 5400))
      (outline (path signal 50  5350 -5400  5350 5400))
      (outline (path signal 50  -5350 -5400  5350 -5400))
      (outline (path signal 50  -5350 5400  -5350 -5400))
      (outline (path signal 120  5140 5200  -5140 5200))
      (outline (path signal 120  5140 -5200  5140 5200))
      (outline (path signal 120  -5140 -5200  5140 -5200))
      (outline (path signal 120  -5140 5200  -5140 -5200))
      (outline (path signal 120  2650 5140  1000 5140))
      (outline (path signal 120  2650 -5140  2650 5140))
      (outline (path signal 120  -2650 -5140  2650 -5140))
      (outline (path signal 120  -2650 5140  -2650 -5140))
      (outline (path signal 120  -1000 5140  -2650 5140))
      (outline (path signal 100  5080 5140  -5080 5140))
      (outline (path signal 100  5080 -5140  5080 5140))
      (outline (path signal 100  -5080 -5140  5080 -5140))
      (outline (path signal 100  -5080 5140  -5080 -5140))
      (outline (path signal 100  -3175 4080  -2175 5080))
      (outline (path signal 100  -3175 -5080  -3175 4080))
      (outline (path signal 100  3175 -5080  -3175 -5080))
      (outline (path signal 100  3175 5080  3175 -5080))
      (outline (path signal 100  -2175 5080  3175 5080))
      (pin Rect[T]Pad_1600x1600_um 8 3810 3810)
      (pin Rect[T]Pad_1600x1600_um 4 -3810 -3810)
      (pin Rect[T]Pad_1600x1600_um 7 3810 1270)
      (pin Rect[T]Pad_1600x1600_um 3 -3810 -1270)
      (pin Rect[T]Pad_1600x1600_um 6 3810 -1270)
      (pin Rect[T]Pad_1600x1600_um 2 -3810 1270)
      (pin Rect[T]Pad_1600x1600_um 5 3810 -3810)
      (pin Rect[T]Pad_1600x1600_um 1 -3810 3810)
    )
    (image "TerminalBlocks_Phoenix:TerminalBlock_Phoenix_MKDS1.5-2pol"
      (outline (path signal 150  2000 -100  1918.99 -663.465  1682.51 -1181.28  1309.72 -1611.5
            830.83 -1919.26  284.63 -2079.64  -284.63 -2079.64  -830.83 -1919.26
            -1309.72 -1611.5  -1682.51 -1181.28  -1918.99 -663.465  -2000 -100
            -1918.99 463.465  -1682.51 981.282  -1309.72 1411.5  -830.83 1719.26
            -284.63 1879.64  284.63 1879.64  830.83 1719.26  1309.72 1411.5
            1682.51 981.282  1918.99 463.465  2000 -100))
      (outline (path signal 150  7000 -100  6918.99 -663.465  6682.51 -1181.28  6309.72 -1611.5
            5830.83 -1919.26  5284.63 -2079.64  4715.37 -2079.64  4169.17 -1919.26
            3690.28 -1611.5  3317.49 -1181.28  3081.01 -663.465  3000 -100
            3081.01 463.465  3317.49 981.282  3690.28 1411.5  4169.17 1719.26
            4715.37 1879.64  5284.63 1879.64  5830.83 1719.26  6309.72 1411.5
            6682.51 981.282  6918.99 463.465  7000 -100))
      (outline (path signal 150  -2500 5200  -2500 -4600))
      (outline (path signal 150  7500 5200  -2500 5200))
      (outline (path signal 150  7500 -4600  7500 5200))
      (outline (path signal 150  -2500 -4600  7500 -4600))
      (outline (path signal 150  -2500 -4100  7500 -4100))
      (outline (path signal 150  -2500 2300  7500 2300))
      (outline (path signal 150  -2500 -2600  7500 -2600))
      (outline (path signal 150  2500 -4100  2500 -4600))
      (outline (path signal 50  7700 5400  7700 -4800))
      (outline (path signal 50  7700 -4800  -2700 -4800))
      (outline (path signal 50  -2700 -4800  -2700 5400))
      (outline (path signal 50  -2700 5400  7700 5400))
      (pin Round[A]Pad_2500_um 2 5000 0)
      (pin Rect[A]Pad_2500x2500_um 1 0 0)
    )
    (image Pin_Headers:Pin_Header_Straight_1x07_Pitch2.54mm
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -17050  1800 1800))
      (outline (path signal 50  -1800 -17050  1800 -17050))
      (outline (path signal 50  -1800 1800  -1800 -17050))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -16570))
      (outline (path signal 120  -1330 -1270  -1330 -16570))
      (outline (path signal 120  -1330 -16570  1330 -16570))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -16510  -1270 635))
      (outline (path signal 100  1270 -16510  -1270 -16510))
      (outline (path signal 100  1270 1270  1270 -16510))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image "TerminalBlocks_Phoenix:TerminalBlock_Phoenix_MKDS1.5-2pol::1"
      (outline (path signal 50  -2700 5400  7700 5400))
      (outline (path signal 50  -2700 -4800  -2700 5400))
      (outline (path signal 50  7700 -4800  -2700 -4800))
      (outline (path signal 50  7700 5400  7700 -4800))
      (outline (path signal 150  2500 -4100  2500 -4600))
      (outline (path signal 150  -2500 -2600  7500 -2600))
      (outline (path signal 150  -2500 2300  7500 2300))
      (outline (path signal 150  -2500 -4100  7500 -4100))
      (outline (path signal 150  -2500 -4600  7500 -4600))
      (outline (path signal 150  7500 -4600  7500 5200))
      (outline (path signal 150  7500 5200  -2500 5200))
      (outline (path signal 150  -2500 5200  -2500 -4600))
      (outline (path signal 150  7000 -100  6918.99 -663.465  6682.51 -1181.28  6309.72 -1611.5
            5830.83 -1919.26  5284.63 -2079.64  4715.37 -2079.64  4169.17 -1919.26
            3690.28 -1611.5  3317.49 -1181.28  3081.01 -663.465  3000 -100
            3081.01 463.465  3317.49 981.282  3690.28 1411.5  4169.17 1719.26
            4715.37 1879.64  5284.63 1879.64  5830.83 1719.26  6309.72 1411.5
            6682.51 981.282  6918.99 463.465  7000 -100))
      (outline (path signal 150  2000 -100  1918.99 -663.465  1682.51 -1181.28  1309.72 -1611.5
            830.83 -1919.26  284.63 -2079.64  -284.63 -2079.64  -830.83 -1919.26
            -1309.72 -1611.5  -1682.51 -1181.28  -1918.99 -663.465  -2000 -100
            -1918.99 463.465  -1682.51 981.282  -1309.72 1411.5  -830.83 1719.26
            -284.63 1879.64  284.63 1879.64  830.83 1719.26  1309.72 1411.5
            1682.51 981.282  1918.99 463.465  2000 -100))
      (pin Rect[A]Pad_2500x2500_um 1 0 0)
      (pin Round[A]Pad_2500_um 2 5000 0)
    )
    (image Custom_Libraries:GN27120BN
      (outline (path signal 100  -4550 1900  -4550 -3100))
      (outline (path signal 100  -4550 -3100  15450 -3100))
      (outline (path signal 100  15450 -3100  15450 1900))
      (outline (path signal 100  15450 1900  -4550 1900))
      (outline (path signal 100  -4550 -100  15450 -100))
      (outline (path signal 100  3800 1900  3800 -100))
      (outline (path signal 100  7100 1900  7100 -100))
      (outline (path signal 120  -4670 2021  -1400 2021))
      (outline (path signal 120  1400 2021  4051 2021))
      (outline (path signal 120  6850 2021  9500 2021))
      (outline (path signal 120  12300 2021  15570 2021))
      (outline (path signal 120  -4670 -3220  15570 -3220))
      (outline (path signal 120  -4670 2021  -4670 -3220))
      (outline (path signal 120  15570 2021  15570 -3220))
      (outline (path signal 120  -4670 -220  -1400 -220))
      (outline (path signal 120  1400 -220  4051 -220))
      (outline (path signal 120  6850 -220  9500 -220))
      (outline (path signal 120  12300 -220  15570 -220))
      (outline (path signal 120  3800 2021  3800 -220))
      (outline (path signal 120  7100 2021  7100 -220))
      (outline (path signal 50  -4800 2500  -4800 -3350))
      (outline (path signal 50  -4800 -3350  15700 -3350))
      (outline (path signal 50  15700 -3350  15700 2500))
      (outline (path signal 50  15700 2500  -4800 2500))
      (pin Oval[A]Pad_2500x4500_um 3 10900 0)
      (pin Oval[A]Pad_2500x4500_um 2 5450 0)
      (pin Rect[A]Pad_2500x4500_um 1 0 0)
    )
    (image Resistors_SMD:R_0805_HandSoldering
      (outline (path signal 100  -1000 -620  -1000 620))
      (outline (path signal 100  1000 -620  -1000 -620))
      (outline (path signal 100  1000 620  1000 -620))
      (outline (path signal 100  -1000 620  1000 620))
      (outline (path signal 120  600 -880  -600 -880))
      (outline (path signal 120  -600 880  600 880))
      (outline (path signal 50  -2350 900  2350 900))
      (outline (path signal 50  -2350 900  -2350 -900))
      (outline (path signal 50  2350 -900  2350 900))
      (outline (path signal 50  2350 -900  -2350 -900))
      (pin Rect[T]Pad_1500x1300_um 1 -1350 0)
      (pin Rect[T]Pad_1500x1300_um 2 1350 0)
    )
    (image Resistors_SMD:R_0805_HandSoldering::1
      (outline (path signal 50  2350 -900  -2350 -900))
      (outline (path signal 50  2350 -900  2350 900))
      (outline (path signal 50  -2350 900  -2350 -900))
      (outline (path signal 50  -2350 900  2350 900))
      (outline (path signal 120  -600 880  600 880))
      (outline (path signal 120  600 -880  -600 -880))
      (outline (path signal 100  -1000 620  1000 620))
      (outline (path signal 100  1000 620  1000 -620))
      (outline (path signal 100  1000 -620  -1000 -620))
      (outline (path signal 100  -1000 -620  -1000 620))
      (pin Rect[T]Pad_1500x1300_um 2 1350 0)
      (pin Rect[T]Pad_1500x1300_um 1 -1350 0)
    )
    (image Custom_Libraries:Transformer
      (outline (path signal 150  -9900 9580  -9890 -4600))
      (outline (path signal 150  -9890 -4600  7250 -4610))
      (outline (path signal 150  7250 -4610  7260 9570))
      (outline (path signal 150  7260 9570  -9860 9580))
      (outline (path signal 150  -9860 9580  -9860 9590))
      (outline (path signal 150  -9860 9590  -9860 9580))
      (outline (path signal 150  -9860 9580  -9860 9590))
      (outline (path signal 200  -9130 9030  -9203.22 8853.22  -9380 8780  -9556.78 8853.22
            -9630 9030  -9556.78 9206.78  -9380 9280  -9203.22 9206.78  -9130 9030))
      (pin Rect[A]Pad_2286x2286_um 5 5300 -2560)
      (pin Rect[A]Pad_2286x2286_um 6 5300 7620)
      (pin Rect[A]Pad_2286x2286_um 4 -7620 -2540)
      (pin Rect[A]Pad_2286x2286_um 3 -7620 0)
      (pin Rect[A]Pad_2286x2286_um 2 -7620 5080)
      (pin Rect[A]Pad_2286x2286_um 1 -7620 7620)
    )
    (image Varistors:RV_Disc_D7_W3.4_P5
      (outline (path signal 150  -1000 1050  -1000 -2350))
      (outline (path signal 150  6000 1050  6000 -2350))
      (outline (path signal 150  -1000 1050  6000 1050))
      (outline (path signal 150  -1000 -2350  6000 -2350))
      (outline (path signal 50  -1250 1300  -1250 -2600))
      (outline (path signal 50  6250 1300  6250 -2600))
      (outline (path signal 50  -1250 1300  6250 1300))
      (outline (path signal 50  -1250 -2600  6250 -2600))
      (pin Round[A]Pad_1600_um 2 5000 -1300)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image "Housings_DIP:DIP-4_W8.89mm_SMDSocket_LongPads"
      (outline (path signal 50  6250 2850  -6250 2850))
      (outline (path signal 50  6250 -2850  6250 2850))
      (outline (path signal 50  -6250 -2850  6250 -2850))
      (outline (path signal 50  -6250 2850  -6250 -2850))
      (outline (path signal 120  6235 2660  -6235 2660))
      (outline (path signal 120  6235 -2660  6235 2660))
      (outline (path signal 120  -6235 -2660  6235 -2660))
      (outline (path signal 120  -6235 2660  -6235 -2660))
      (outline (path signal 120  2535 2600  1000 2600))
      (outline (path signal 120  2535 -2600  2535 2600))
      (outline (path signal 120  -2535 -2600  2535 -2600))
      (outline (path signal 120  -2535 2600  -2535 -2600))
      (outline (path signal 120  -1000 2600  -2535 2600))
      (outline (path signal 100  5080 2600  -5080 2600))
      (outline (path signal 100  5080 -2600  5080 2600))
      (outline (path signal 100  -5080 -2600  5080 -2600))
      (outline (path signal 100  -5080 2600  -5080 -2600))
      (outline (path signal 100  -3175 1540  -2175 2540))
      (outline (path signal 100  -3175 -2540  -3175 1540))
      (outline (path signal 100  3175 -2540  -3175 -2540))
      (outline (path signal 100  3175 2540  3175 -2540))
      (outline (path signal 100  -2175 2540  3175 2540))
      (pin Rect[T]Pad_3100x1600_um 4 4445 1270)
      (pin Rect[T]Pad_3100x1600_um 2 -4445 -1270)
      (pin Rect[T]Pad_3100x1600_um 3 4445 -1270)
      (pin Rect[T]Pad_3100x1600_um 1 -4445 1270)
    )
    (image Custom_Libraries:ACS712
      (outline (path signal 150  -9520 3240  -9520 -5570))
      (outline (path signal 150  20130 3380  -9520 3240))
      (outline (path signal 150  20120 -5440  20130 3380))
      (outline (path signal 150  -9520 -5570  20140 -5540))
      (pin Round[A]Pad_1750_um 5 -6500 -3810)
      (pin Round[A]Pad_1750_um 3 -6500 1270)
      (pin Round[A]Pad_1750_um 4 -6500 -1270)
      (pin Round[A]Pad_1750_um 2 17500 -2160)
      (pin Round[A]Pad_1750_um 1 17500 700)
    )
    (image "Housings_DIP:DIP-6_W8.89mm_SMDSocket_LongPads"
      (outline (path signal 100  -2175 3810  3175 3810))
      (outline (path signal 100  3175 3810  3175 -3810))
      (outline (path signal 100  3175 -3810  -3175 -3810))
      (outline (path signal 100  -3175 -3810  -3175 2810))
      (outline (path signal 100  -3175 2810  -2175 3810))
      (outline (path signal 100  -5080 3870  -5080 -3870))
      (outline (path signal 100  -5080 -3870  5080 -3870))
      (outline (path signal 100  5080 -3870  5080 3870))
      (outline (path signal 100  5080 3870  -5080 3870))
      (outline (path signal 120  -1000 3870  -2535 3870))
      (outline (path signal 120  -2535 3870  -2535 -3870))
      (outline (path signal 120  -2535 -3870  2535 -3870))
      (outline (path signal 120  2535 -3870  2535 3870))
      (outline (path signal 120  2535 3870  1000 3870))
      (outline (path signal 120  -6235 3930  -6235 -3930))
      (outline (path signal 120  -6235 -3930  6235 -3930))
      (outline (path signal 120  6235 -3930  6235 3930))
      (outline (path signal 120  6235 3930  -6235 3930))
      (outline (path signal 50  -6250 4150  -6250 -4150))
      (outline (path signal 50  -6250 -4150  6250 -4150))
      (outline (path signal 50  6250 -4150  6250 4150))
      (outline (path signal 50  6250 4150  -6250 4150))
      (pin Rect[T]Pad_3100x1600_um 1 -4445 2540)
      (pin Rect[T]Pad_3100x1600_um 4 4445 -2540)
      (pin Rect[T]Pad_3100x1600_um 2 -4445 0)
      (pin Rect[T]Pad_3100x1600_um 5 4445 0)
      (pin Rect[T]Pad_3100x1600_um 3 -4445 -2540)
      (pin Rect[T]Pad_3100x1600_um 6 4445 2540)
    )
    (image "TO_SOT_Packages_SMD:SOT-23-5_HandSoldering"
      (outline (path signal 50  2380 -1800  -2380 -1800))
      (outline (path signal 50  2380 -1800  2380 1800))
      (outline (path signal 50  -2380 1800  -2380 -1800))
      (outline (path signal 50  -2380 1800  2380 1800))
      (outline (path signal 100  900 1550  900 -1550))
      (outline (path signal 100  900 -1550  -900 -1550))
      (outline (path signal 100  -900 900  -900 -1550))
      (outline (path signal 100  900 1550  -250 1550))
      (outline (path signal 100  -900 900  -250 1550))
      (outline (path signal 120  900 1610  -1550 1610))
      (outline (path signal 120  -900 -1610  900 -1610))
      (pin Rect[T]Pad_1560x650_um 5 1350 950)
      (pin Rect[T]Pad_1560x650_um 4 1350 -950)
      (pin Rect[T]Pad_1560x650_um 3 -1350 -950)
      (pin Rect[T]Pad_1560x650_um 2 -1350 0)
      (pin Rect[T]Pad_1560x650_um 1 -1350 950)
    )
    (image "Housings_DIP:DIP-6_W8.89mm_SMDSocket_LongPads::1"
      (outline (path signal 50  6250 4150  -6250 4150))
      (outline (path signal 50  6250 -4150  6250 4150))
      (outline (path signal 50  -6250 -4150  6250 -4150))
      (outline (path signal 50  -6250 4150  -6250 -4150))
      (outline (path signal 120  6235 3930  -6235 3930))
      (outline (path signal 120  6235 -3930  6235 3930))
      (outline (path signal 120  -6235 -3930  6235 -3930))
      (outline (path signal 120  -6235 3930  -6235 -3930))
      (outline (path signal 120  2535 3870  1000 3870))
      (outline (path signal 120  2535 -3870  2535 3870))
      (outline (path signal 120  -2535 -3870  2535 -3870))
      (outline (path signal 120  -2535 3870  -2535 -3870))
      (outline (path signal 120  -1000 3870  -2535 3870))
      (outline (path signal 100  5080 3870  -5080 3870))
      (outline (path signal 100  5080 -3870  5080 3870))
      (outline (path signal 100  -5080 -3870  5080 -3870))
      (outline (path signal 100  -5080 3870  -5080 -3870))
      (outline (path signal 100  -3175 2810  -2175 3810))
      (outline (path signal 100  -3175 -3810  -3175 2810))
      (outline (path signal 100  3175 -3810  -3175 -3810))
      (outline (path signal 100  3175 3810  3175 -3810))
      (outline (path signal 100  -2175 3810  3175 3810))
      (pin Rect[T]Pad_3100x1600_um 6 4445 2540)
      (pin Rect[T]Pad_3100x1600_um 3 -4445 -2540)
      (pin Rect[T]Pad_3100x1600_um 5 4445 0)
      (pin Rect[T]Pad_3100x1600_um 2 -4445 0)
      (pin Rect[T]Pad_3100x1600_um 4 4445 -2540)
      (pin Rect[T]Pad_3100x1600_um 1 -4445 2540)
    )
    (padstack Round[A]Pad_1200_um
      (shape (circle F.Cu 1200))
      (shape (circle B.Cu 1200))
      (attach off)
    )
    (padstack Round[A]Pad_1524_um
      (shape (circle F.Cu 1524))
      (shape (circle B.Cu 1524))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_1750_um
      (shape (circle F.Cu 1750))
      (shape (circle B.Cu 1750))
      (attach off)
    )
    (padstack Round[A]Pad_2000_um
      (shape (circle F.Cu 2000))
      (shape (circle B.Cu 2000))
      (attach off)
    )
    (padstack Round[A]Pad_2500_um
      (shape (circle F.Cu 2500))
      (shape (circle B.Cu 2500))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2500x4500_um
      (shape (path F.Cu 2500  0 -1000  0 1000))
      (shape (path B.Cu 2500  0 -1000  0 1000))
      (attach off)
    )
    (padstack Rect[A]Pad_2286x2286_um
      (shape (rect F.Cu -1143 -1143 1143 1143))
      (shape (rect B.Cu -1143 -1143 1143 1143))
      (attach off)
    )
    (padstack Rect[A]Pad_2500x2500_um
      (shape (rect F.Cu -1250 -1250 1250 1250))
      (shape (rect B.Cu -1250 -1250 1250 1250))
      (attach off)
    )
    (padstack Rect[A]Pad_2500x4500_um
      (shape (rect F.Cu -1250 -2250 1250 2250))
      (shape (rect B.Cu -1250 -2250 1250 2250))
      (attach off)
    )
    (padstack Rect[T]Pad_3100x1600_um
      (shape (rect F.Cu -1550 -800 1550 800))
      (attach off)
    )
    (padstack Rect[T]Pad_800x900_um
      (shape (rect F.Cu -400 -450 400 450))
      (attach off)
    )
    (padstack Rect[A]Pad_1200x1200_um
      (shape (rect F.Cu -600 -600 600 600))
      (shape (rect B.Cu -600 -600 600 600))
      (attach off)
    )
    (padstack Rect[T]Pad_1500x1250_um
      (shape (rect F.Cu -750 -625 750 625))
      (attach off)
    )
    (padstack Rect[T]Pad_1500x1300_um
      (shape (rect F.Cu -750 -650 750 650))
      (attach off)
    )
    (padstack Rect[T]Pad_1560x650_um
      (shape (rect F.Cu -780 -325 780 325))
      (attach off)
    )
    (padstack Rect[T]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net "Net-(C1-Pad2)"
      (pins C1-2 C8-2 D8-2 T1-5)
    )
    (net /5V
      (pins C1-1 C6-1 D3-1 J3-6 R3-2 R4-2 U2-3 U4-3 U4-1)
    )
    (net "Net-(C2-Pad2)"
      (pins C2-2 C3-1 D5-2)
    )
    (net "Net-(C2-Pad1)"
      (pins C2-1 D7-1 J1-4 U1-4)
    )
    (net "Net-(C3-Pad2)"
      (pins C3-2 J1-3 U1-3)
    )
    (net "Net-(C4-Pad1)"
      (pins C4-1 C5-1 D6-1 D11-1)
    )
    (net "Net-(C4-Pad2)"
      (pins C4-2 C8-1 D12-2 T1-4)
    )
    (net "Net-(C5-Pad2)"
      (pins C5-2 D4-1 R6-2)
    )
    (net /GND
      (pins C6-2 C7-1 D1-1 J3-7 U2-5 U3-4 U4-2)
    )
    (net /3.3V
      (pins C7-2 J3-5 R2-2 U4-5)
    )
    (net "Net-(D1-Pad2)"
      (pins D1-2 R3-1)
    )
    (net /Mains_Live_In
      (pins D2-1 F1-1 J2-2 U3-1)
    )
    (net "Net-(D2-Pad2)"
      (pins D2-2 R1-1 U3-2)
    )
    (net "Net-(D3-Pad2)"
      (pins D3-2 T1-6)
    )
    (net "Net-(D4-Pad2)"
      (pins D4-2 T1-2)
    )
    (net "Net-(D5-Pad1)"
      (pins D5-1 D6-2 TH1-1)
    )
    (net "Net-(D7-Pad2)"
      (pins D7-2 T1-3)
    )
    (net "Net-(D8-Pad1)"
      (pins D8-1 R5-2)
    )
    (net /Mains_Neutral
      (pins D11-2 D12-1 J2-1 J5-2 R1-2)
    )
    (net "Net-(F1-Pad2)"
      (pins F1-2 U2-2)
    )
    (net "Net-(J1-Pad5)"
      (pins J1-8 J1-7 J1-6 J1-5)
    )
    (net "Net-(J1-Pad1)"
      (pins J1-2 J1-1)
    )
    (net /Opto_In
      (pins J3-4 U3-5)
    )
    (net /Energy_Sensor
      (pins J3-3 U2-4)
    )
    (net /DSW2
      (pins J3-2)
    )
    (net /DSW1
      (pins J3-1 U5-2)
    )
    (net /Out1
      (pins J5-1 Q1-1)
    )
    (net "Net-(Q1-Pad3)"
      (pins Q1-3 R7-1)
    )
    (net "Net-(Q1-Pad2)"
      (pins Q1-2 U5-6)
    )
    (net "Net-(R2-Pad1)"
      (pins R2-1 U5-1)
    )
    (net "Net-(R4-Pad1)"
      (pins R4-1 U1-1)
    )
    (net "Net-(R5-Pad1)"
      (pins R5-1 U1-2)
    )
    (net "Net-(R6-Pad1)"
      (pins R6-1 T1-1)
    )
    (net "Net-(R7-Pad2)"
      (pins R7-2 U5-4)
    )
    (net /Mains_Live_Out
      (pins TH1-2 U2-1)
    )
    (net "Net-(U3-Pad3)"
      (pins U3-3)
    )
    (net "Net-(U3-Pad6)"
      (pins U3-6)
    )
    (net "Net-(U4-Pad4)"
      (pins U4-4)
    )
    (net "Net-(U5-Pad3)"
      (pins U5-3)
    )
    (net "Net-(U5-Pad5)"
      (pins U5-5)
    )
    (class kicad_default "" /3.3V /5V /DSW1 /DSW2 /Energy_Sensor /GND /Out2
      "Net-(C1-Pad2)" "Net-(C2-Pad1)" "Net-(C2-Pad2)" "Net-(C3-Pad2)" "Net-(C4-Pad1)"
      "Net-(C4-Pad2)" "Net-(C5-Pad2)" "Net-(D1-Pad2)" "Net-(D2-Pad2)" "Net-(D3-Pad2)"
      "Net-(D4-Pad2)" "Net-(D5-Pad1)" "Net-(D7-Pad2)" "Net-(D8-Pad1)" "Net-(F1-Pad2)"
      "Net-(J1-Pad1)" "Net-(J1-Pad5)" "Net-(Q1-Pad2)" "Net-(Q1-Pad3)" "Net-(Q2-Pad2)"
      "Net-(Q2-Pad3)" "Net-(R2-Pad1)" "Net-(R4-Pad1)" "Net-(R5-Pad1)" "Net-(R6-Pad1)"
      "Net-(R7-Pad2)" "Net-(R8-Pad1)" "Net-(R9-Pad2)" "Net-(U3-Pad3)" "Net-(U3-Pad6)"
      "Net-(U4-Pad4)" "Net-(U5-Pad3)" "Net-(U5-Pad5)" "Net-(U6-Pad3)" "Net-(U6-Pad5)"
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
    (class AC /Mains_Live_In /Mains_Live_Out /Mains_Neutral /Opto_In /Out1
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 800)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
