<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: AFEPHY_TXFIFO_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_AFEPHY_TXFIFO_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_AFEPHY_TXFIFO_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r')">AFEPHY_TXFIFO_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 21.96</td>
<td class="s4 cl rt"><a href="mod1256.html#Line" > 48.94</a></td>
<td class="s0 cl rt"><a href="mod1256.html#Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1256.html#Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1256.html#Branch" > 38.89</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/USB//phy_behav/cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r.sv')">/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/USB//phy_behav/cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1256.html#inst_tag_145842"  onclick="showContent('inst_tag_145842')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_afephy_txfifo</a></td>
<td class="s2 cl rt"> 21.96</td>
<td class="s4 cl rt"><a href="mod1256.html#Line" > 48.94</a></td>
<td class="s0 cl rt"><a href="mod1256.html#Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1256.html#Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1256.html#Branch" > 38.89</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_AFEPHY_TXFIFO_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r'>
<hr>
<a name="inst_tag_145842"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy3.html#tag_urg_inst_145842" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_afephy_txfifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 21.96</td>
<td class="s4 cl rt"><a href="mod1256.html#Line" > 48.94</a></td>
<td class="s0 cl rt"><a href="mod1256.html#Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1256.html#Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1256.html#Branch" > 38.89</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 24.16</td>
<td class="s4 cl rt"> 48.94</td>
<td class="s0 cl rt">  7.69</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 22.70</td>
<td class="s3 cl rt"> 38.62</td>
<td class="s4 cl rt"> 42.51</td>
<td class="s0 cl rt">  0.21</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 32.15</td>
<td class="wht cl rt"></td>
<td><a href="mod679.html#inst_tag_67755" >c_udc_cntrl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_1.html#inst_tag_169771" id="tag_urg_inst_169771">c_scan_rst240</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_AFEPHY_TXFIFO_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1256.html" >AFEPHY_TXFIFO_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>47</td><td>23</td><td>48.94</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>1084</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>1098</td><td>9</td><td>5</td><td>55.56</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>1123</td><td>7</td><td>4</td><td>57.14</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>1139</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>1158</td><td>11</td><td>4</td><td>36.36</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>1179</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>1191</td><td>7</td><td>4</td><td>57.14</td></tr>
</table>
<pre class="code"><br clear=all>
1083                       begin : WR_PTR_PROC
1084       1/1             if (rst240 == 1'b0)
1085                         begin
1086       1/1               wr_ptr &lt;= 2'b00 ; 
1087                         end
1088                       else
1089                         begin
1090       <font color = "red">0/1     ==>       if (wren == 1'b1) </font>
1091                           begin
1092       <font color = "red">0/1     ==>         wr_ptr &lt;= wr_ptr + 1'b1;</font>
1093                           end
                   <font color = "red">==>  MISSING_ELSE</font>
1094                         end  
1095                       end
1096                      always @(posedge clk240 or negedge rst240)
1097                      begin
1098       1/1              if (rst240 == 1'b0)
1099                          begin
1100       1/1                data_buffer_l  &lt;= 4'd0;
1101       1/1                data_buffer_h  &lt;= 4'd0;
1102       1/1                valid_buffer_l &lt;= 4'd0;
1103       1/1                valid_buffer_h &lt;= 4'd0;
1104                          end
1105                        else
1106                          begin
1107       <font color = "red">0/1     ==>        data_buffer_l [wr_ptr] &lt;= tx_data_hs[0];</font>
1108       <font color = "red">0/1     ==>        data_buffer_h [wr_ptr] &lt;= tx_data_hs[1];</font>
1109       <font color = "red">0/1     ==>        valid_buffer_l[wr_ptr] &lt;= tx_enable_hs[0];</font>
1110       <font color = "red">0/1     ==>        valid_buffer_h[wr_ptr] &lt;= tx_enable_hs[1];</font>
1111                          end
1112                      end
1113                      assign data_buffer  = {data_buffer_h[3],data_buffer_l[3],
1114                                             data_buffer_h[2],data_buffer_l[2],
1115                                             data_buffer_h[1],data_buffer_l[1],
1116                    	                     data_buffer_h[0],data_buffer_l[0]};
1117                      assign valid_buffer = {valid_buffer_h[3],valid_buffer_l[3],
1118                                             valid_buffer_h[2],valid_buffer_l[2],
1119                                             valid_buffer_h[1],valid_buffer_l[1],
1120                    	                     valid_buffer_h[0],valid_buffer_l[0]};
1121                      always @(posedge clk480 or negedge rst480)
1122                      begin
1123       1/1              if (rst480 == 1'b0)
1124                          begin
1125       1/1                tx_valid_sync0 &lt;= 1'b0;
1126       1/1                tx_valid_sync1 &lt;= 1'b0;
1127       1/1                tx_valid_sync2 &lt;= 1'b0;
1128                          end
1129                        else
1130                          begin
1131       <font color = "red">0/1     ==>        tx_valid_sync0 &lt;= valid_buffer_l[0]; </font>
1132       <font color = "red">0/1     ==>        tx_valid_sync1 &lt;= tx_valid_sync0;</font>
1133       <font color = "red">0/1     ==>        tx_valid_sync2 &lt;= tx_valid_sync1;</font>
1134                          end
1135                      end
1136                      assign tx_valid_rise = ~tx_valid_sync2 &amp; tx_valid_sync1;
1137                      always @(posedge clk480 or negedge rst480)
1138                      begin
1139       1/1              if (rst480 == 1'b0)
1140                          begin
1141       1/1                enable_tx &lt;= 1'b0;
1142                          end
1143       <font color = "red">0/1     ==>      else if (tx_valid_rise == 1'b1 &amp;&amp; </font>
1144                                 tx_fifo_clear == 1'b0 &amp;&amp; 
1145                                 tx_fifo_clear_r == 1'b0)
1146                          begin
1147       <font color = "red">0/1     ==>        enable_tx &lt;= 1'b1;</font>
1148                          end
1149       <font color = "red">0/1     ==>      else if (hsdrv_en_fall == 1'b1 ||</font>
1150                                 tx_fifo_clear == 1'b1 || 
1151                                 tx_fifo_clear_r == 1'b1)
1152                          begin
1153       <font color = "red">0/1     ==>        enable_tx &lt;= 1'b0;</font>
1154                          end
                   <font color = "red">==>  MISSING_ELSE</font>
1155                      end
1156                      always @(posedge clk480 or negedge rst480)
1157                      begin
1158       1/1              if (rst480 == 1'b0)
1159                          begin
1160       1/1                hsddi &lt;= 1'b0;
1161       1/1                hsdrv_en &lt;= 1'b0;
1162       1/1                tx_cnt &lt;= 3'b000;
1163                          end
1164       <font color = "red">0/1     ==>      else if (enable_tx == 1'b1 &amp;&amp; hsdrv_en_fall == 1'b0)</font>
1165                          begin
1166       <font color = "red">0/1     ==>        hsddi &lt;= data_buffer[tx_cnt];</font>
1167       <font color = "red">0/1     ==>        hsdrv_en &lt;= valid_buffer[tx_cnt];</font>
1168       <font color = "red">0/1     ==>        tx_cnt &lt;= tx_cnt + 1'b1;</font>
1169                          end
1170                        else
1171                          begin
1172       <font color = "red">0/1     ==>        hsddi &lt;= 1'b0;</font>
1173       <font color = "red">0/1     ==>        hsdrv_en &lt;= 1'b0;</font>
1174       <font color = "red">0/1     ==>        tx_cnt &lt;= 3'b000;</font>
1175                          end
1176                      end
1177                      always @(posedge clk480 or negedge rst480)
1178                      begin
1179       1/1              if (rst480 == 1'b0)
1180                          begin
1181       1/1                hsdrv_en_r &lt;= 1'b0;
1182                          end
1183                        else
1184                          begin
1185       <font color = "red">0/1     ==>        hsdrv_en_r &lt;= hsdrv_en;</font>
1186                          end
1187                      end
1188                      assign hsdrv_en_fall = hsdrv_en_r &amp; ~hsdrv_en;
1189                      always @(posedge clk480 or negedge rst480)
1190                      begin
1191       1/1              if (rst480 == 1'b0)
1192                          begin
1193       1/1                tx_fifo_clear   &lt;= 1'b0;
1194       1/1                tx_fifo_clear_r &lt;= 1'b0;
1195       1/1                tx_fifo_clear_r2 &lt;= 1'b0;
1196                          end
1197                        else
1198                          begin
1199       <font color = "red">0/1     ==>        tx_fifo_clear   &lt;= hsdrv_en_fall;</font>
1200       <font color = "red">0/1     ==>        tx_fifo_clear_r &lt;= tx_fifo_clear;</font>
1201       <font color = "red">0/1     ==>        tx_fifo_clear_r2 &lt;= tx_fifo_clear_r;</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1256.html" >AFEPHY_TXFIFO_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s0"><td class="lf">Conditions</td><td>11</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">Logical</td><td>11</td><td>0</td><td>0.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1143
 EXPRESSION ((tx_valid_rise == 1'b1) &amp;&amp; (tx_fifo_clear == 1'b0) &amp;&amp; (tx_fifo_clear_r == 1'b0))
             -----------1-----------    -----------2-----------    ------------3------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1149
 EXPRESSION ((hsdrv_en_fall == 1'b1) || (tx_fifo_clear == 1'b1) || (tx_fifo_clear_r == 1'b1))
             -----------1-----------    -----------2-----------    ------------3------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1164
 EXPRESSION ((enable_tx == 1'b1) &amp;&amp; (hsdrv_en_fall == 1'b0))
             ---------1---------    -----------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1256.html" >AFEPHY_TXFIFO_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">24</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">24</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>rst480</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_clk240</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_data_hs[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_enable_hs[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>hs_current_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>clk480</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>hsddi</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>hsdrv_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>hspredrv_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>testmode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1256.html" >AFEPHY_TXFIFO_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Branches</td>
<td></td>
<td class="rt">18</td>
<td class="rt">7</td>
<td class="rt">38.89 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">1084</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">1098</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">1123</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">1139</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">1158</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">1179</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">1191</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1084          if (rst240 == 1'b0)
              <font color = "red">-1-</font>  
1085            begin
1086            wr_ptr <= 2'b00 ; 
           <font color = "green">     ==></font>
1087            end
1088          else
1089            begin
1090            if (wren == 1'b1) 
                <font color = "red">-2-</font>  
1091              begin
1092              wr_ptr <= wr_ptr + 1'b1;
           <font color = "red">       ==></font>
1093              end
                  MISSING_ELSE
           <font color = "red">       ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1098           if (rst240 == 1'b0)
               <font color = "red">-1-</font>  
1099             begin
1100             data_buffer_l  <= 4'd0;
           <font color = "green">      ==></font>
1101             data_buffer_h  <= 4'd0;
1102             valid_buffer_l <= 4'd0;
1103             valid_buffer_h <= 4'd0;
1104             end
1105           else
1106             begin
1107             data_buffer_l [wr_ptr] <= tx_data_hs[0];
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1123           if (rst480 == 1'b0)
               <font color = "red">-1-</font>  
1124             begin
1125             tx_valid_sync0 <= 1'b0;
           <font color = "green">      ==></font>
1126             tx_valid_sync1 <= 1'b0;
1127             tx_valid_sync2 <= 1'b0;
1128             end
1129           else
1130             begin
1131             tx_valid_sync0 <= valid_buffer_l[0]; 
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1139           if (rst480 == 1'b0)
               <font color = "red">-1-</font>  
1140             begin
1141             enable_tx <= 1'b0;
           <font color = "green">      ==></font>
1142             end
1143           else if (tx_valid_rise == 1'b1 && 
                    <font color = "red">-2-</font>  
1144                    tx_fifo_clear == 1'b0 && 
1145                    tx_fifo_clear_r == 1'b0)
1146             begin
1147             enable_tx <= 1'b1;
           <font color = "red">      ==></font>
1148             end
1149           else if (hsdrv_en_fall == 1'b1 ||
                    <font color = "red">-3-</font>  
1150                    tx_fifo_clear == 1'b1 || 
1151                    tx_fifo_clear_r == 1'b1)
1152             begin
1153             enable_tx <= 1'b0;
           <font color = "red">      ==></font>
1154             end
                 MISSING_ELSE
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1158           if (rst480 == 1'b0)
               <font color = "red">-1-</font>  
1159             begin
1160             hsddi <= 1'b0;
           <font color = "green">      ==></font>
1161             hsdrv_en <= 1'b0;
1162             tx_cnt <= 3'b000;
1163             end
1164           else if (enable_tx == 1'b1 && hsdrv_en_fall == 1'b0)
                    <font color = "red">-2-</font>  
1165             begin
1166             hsddi <= data_buffer[tx_cnt];
           <font color = "red">      ==></font>
1167             hsdrv_en <= valid_buffer[tx_cnt];
1168             tx_cnt <= tx_cnt + 1'b1;
1169             end
1170           else
1171             begin
1172             hsddi <= 1'b0;
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1179           if (rst480 == 1'b0)
               <font color = "red">-1-</font>  
1180             begin
1181             hsdrv_en_r <= 1'b0;
           <font color = "green">      ==></font>
1182             end
1183           else
1184             begin
1185             hsdrv_en_r <= hsdrv_en;
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1191           if (rst480 == 1'b0)
               <font color = "red">-1-</font>  
1192             begin
1193             tx_fifo_clear   <= 1'b0;
           <font color = "green">      ==></font>
1194             tx_fifo_clear_r <= 1'b0;
1195             tx_fifo_clear_r2 <= 1'b0;
1196             end
1197           else
1198             begin
1199             tx_fifo_clear   <= hsdrv_en_fall;
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_145842">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_AFEPHY_TXFIFO_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
