{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 09 15:08:05 2019 " "Info: Processing started: Mon Dec 09 15:08:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off hw7 -c hw7 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off hw7 -c hw7 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "ADctr:inst4\|addr\[0\] " "Warning: Node \"ADctr:inst4\|addr\[0\]\" is a latch" {  } { { "ADctr.v" "" { Text "C:/Users/USER/Desktop/hw7/ADctr.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADctr:inst4\|ADctr\[0\] " "Warning: Node \"ADctr:inst4\|ADctr\[0\]\" is a latch" {  } { { "ADctr.v" "" { Text "C:/Users/USER/Desktop/hw7/ADctr.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADctr:inst4\|addr\[1\] " "Warning: Node \"ADctr:inst4\|addr\[1\]\" is a latch" {  } { { "ADctr.v" "" { Text "C:/Users/USER/Desktop/hw7/ADctr.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADctr:inst4\|ADctr\[1\] " "Warning: Node \"ADctr:inst4\|ADctr\[1\]\" is a latch" {  } { { "ADctr.v" "" { Text "C:/Users/USER/Desktop/hw7/ADctr.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADctr:inst4\|ADctr\[2\] " "Warning: Node \"ADctr:inst4\|ADctr\[2\]\" is a latch" {  } { { "ADctr.v" "" { Text "C:/Users/USER/Desktop/hw7/ADctr.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "_50M " "Info: Assuming node \"_50M\" is an undefined clock" {  } { { "hw7.bdf" "" { Schematic "C:/Users/USER/Desktop/hw7/hw7.bdf" { { 384 -136 32 400 "_50M" "" } } } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "_50M" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "ADctr:inst4\|cs.110 " "Info: Detected ripple clock \"ADctr:inst4\|cs.110\" as buffer" {  } { { "ADctr.v" "" { Text "C:/Users/USER/Desktop/hw7/ADctr.v" 6 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADctr:inst4\|cs.110" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "FDIV10:inst19\|fout " "Info: Detected ripple clock \"FDIV10:inst19\|fout\" as buffer" {  } { { "FDIV10.v" "" { Text "C:/Users/USER/Desktop/hw7/FDIV10.v" 3 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FDIV10:inst19\|fout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "FDIV50_64K:inst2\|fout " "Info: Detected ripple clock \"FDIV50_64K:inst2\|fout\" as buffer" {  } { { "FDIV50_64k.v" "" { Text "C:/Users/USER/Desktop/hw7/FDIV50_64k.v" 3 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FDIV50_64K:inst2\|fout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "FDIV50K:inst3\|fout " "Info: Detected ripple clock \"FDIV50K:inst3\|fout\" as buffer" {  } { { "FDIV50K.v" "" { Text "C:/Users/USER/Desktop/hw7/FDIV50K.v" 3 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FDIV50K:inst3\|fout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "_50M register FDIV50_64K:inst2\|count\[16\] register FDIV50_64K:inst2\|fout 123.7 MHz 8.084 ns Internal " "Info: Clock \"_50M\" has Internal fmax of 123.7 MHz between source register \"FDIV50_64K:inst2\|count\[16\]\" and destination register \"FDIV50_64K:inst2\|fout\" (period= 8.084 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.838 ns + Longest register register " "Info: + Longest register to register delay is 2.838 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FDIV50_64K:inst2\|count\[16\] 1 REG LCFF_X24_Y24_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y24_N1; Fanout = 3; REG Node = 'FDIV50_64K:inst2\|count\[16\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FDIV50_64K:inst2|count[16] } "NODE_NAME" } } { "FDIV50_64k.v" "" { Text "C:/Users/USER/Desktop/hw7/FDIV50_64k.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.341 ns) + CELL(0.371 ns) 1.712 ns FDIV50_64K:inst2\|LessThan0~2 2 COMB LCCOMB_X25_Y24_N14 1 " "Info: 2: + IC(1.341 ns) + CELL(0.371 ns) = 1.712 ns; Loc. = LCCOMB_X25_Y24_N14; Fanout = 1; COMB Node = 'FDIV50_64K:inst2\|LessThan0~2'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.712 ns" { FDIV50_64K:inst2|count[16] FDIV50_64K:inst2|LessThan0~2 } "NODE_NAME" } } { "FDIV50_64k.v" "" { Text "C:/Users/USER/Desktop/hw7/FDIV50_64k.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.393 ns) 2.358 ns FDIV50_64K:inst2\|LessThan0~4 3 COMB LCCOMB_X25_Y24_N28 2 " "Info: 3: + IC(0.253 ns) + CELL(0.393 ns) = 2.358 ns; Loc. = LCCOMB_X25_Y24_N28; Fanout = 2; COMB Node = 'FDIV50_64K:inst2\|LessThan0~4'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.646 ns" { FDIV50_64K:inst2|LessThan0~2 FDIV50_64K:inst2|LessThan0~4 } "NODE_NAME" } } { "FDIV50_64k.v" "" { Text "C:/Users/USER/Desktop/hw7/FDIV50_64k.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 2.754 ns FDIV50_64K:inst2\|LessThan1~0 4 COMB LCCOMB_X25_Y24_N22 1 " "Info: 4: + IC(0.246 ns) + CELL(0.150 ns) = 2.754 ns; Loc. = LCCOMB_X25_Y24_N22; Fanout = 1; COMB Node = 'FDIV50_64K:inst2\|LessThan1~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { FDIV50_64K:inst2|LessThan0~4 FDIV50_64K:inst2|LessThan1~0 } "NODE_NAME" } } { "FDIV50_64k.v" "" { Text "C:/Users/USER/Desktop/hw7/FDIV50_64k.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.838 ns FDIV50_64K:inst2\|fout 5 REG LCFF_X25_Y24_N23 1 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 2.838 ns; Loc. = LCFF_X25_Y24_N23; Fanout = 1; REG Node = 'FDIV50_64K:inst2\|fout'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { FDIV50_64K:inst2|LessThan1~0 FDIV50_64K:inst2|fout } "NODE_NAME" } } { "FDIV50_64k.v" "" { Text "C:/Users/USER/Desktop/hw7/FDIV50_64k.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.998 ns ( 35.17 % ) " "Info: Total cell delay = 0.998 ns ( 35.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.840 ns ( 64.83 % ) " "Info: Total interconnect delay = 1.840 ns ( 64.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.838 ns" { FDIV50_64K:inst2|count[16] FDIV50_64K:inst2|LessThan0~2 FDIV50_64K:inst2|LessThan0~4 FDIV50_64K:inst2|LessThan1~0 FDIV50_64K:inst2|fout } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.838 ns" { FDIV50_64K:inst2|count[16] {} FDIV50_64K:inst2|LessThan0~2 {} FDIV50_64K:inst2|LessThan0~4 {} FDIV50_64K:inst2|LessThan1~0 {} FDIV50_64K:inst2|fout {} } { 0.000ns 1.341ns 0.253ns 0.246ns 0.000ns } { 0.000ns 0.371ns 0.393ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.990 ns - Smallest " "Info: - Smallest clock skew is -0.990 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "_50M destination 5.337 ns + Shortest register " "Info: + Shortest clock path from clock \"_50M\" to destination register is 5.337 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns _50M 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = '_50M'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _50M } "NODE_NAME" } } { "hw7.bdf" "" { Schematic "C:/Users/USER/Desktop/hw7/hw7.bdf" { { 384 -136 32 400 "_50M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.376 ns) + CELL(0.787 ns) 3.162 ns FDIV50K:inst3\|fout 2 REG LCFF_X4_Y31_N17 4 " "Info: 2: + IC(1.376 ns) + CELL(0.787 ns) = 3.162 ns; Loc. = LCFF_X4_Y31_N17; Fanout = 4; REG Node = 'FDIV50K:inst3\|fout'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.163 ns" { _50M FDIV50K:inst3|fout } "NODE_NAME" } } { "FDIV50K.v" "" { Text "C:/Users/USER/Desktop/hw7/FDIV50K.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.638 ns) + CELL(0.537 ns) 5.337 ns FDIV50_64K:inst2\|fout 3 REG LCFF_X25_Y24_N23 1 " "Info: 3: + IC(1.638 ns) + CELL(0.537 ns) = 5.337 ns; Loc. = LCFF_X25_Y24_N23; Fanout = 1; REG Node = 'FDIV50_64K:inst2\|fout'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.175 ns" { FDIV50K:inst3|fout FDIV50_64K:inst2|fout } "NODE_NAME" } } { "FDIV50_64k.v" "" { Text "C:/Users/USER/Desktop/hw7/FDIV50_64k.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 43.53 % ) " "Info: Total cell delay = 2.323 ns ( 43.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.014 ns ( 56.47 % ) " "Info: Total interconnect delay = 3.014 ns ( 56.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.337 ns" { _50M FDIV50K:inst3|fout FDIV50_64K:inst2|fout } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.337 ns" { _50M {} _50M~combout {} FDIV50K:inst3|fout {} FDIV50_64K:inst2|fout {} } { 0.000ns 0.000ns 1.376ns 1.638ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "_50M source 6.327 ns - Longest register " "Info: - Longest clock path from clock \"_50M\" to source register is 6.327 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns _50M 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = '_50M'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _50M } "NODE_NAME" } } { "hw7.bdf" "" { Schematic "C:/Users/USER/Desktop/hw7/hw7.bdf" { { 384 -136 32 400 "_50M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.376 ns) + CELL(0.787 ns) 3.162 ns FDIV50K:inst3\|fout 2 REG LCFF_X4_Y31_N17 4 " "Info: 2: + IC(1.376 ns) + CELL(0.787 ns) = 3.162 ns; Loc. = LCFF_X4_Y31_N17; Fanout = 4; REG Node = 'FDIV50K:inst3\|fout'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.163 ns" { _50M FDIV50K:inst3|fout } "NODE_NAME" } } { "FDIV50K.v" "" { Text "C:/Users/USER/Desktop/hw7/FDIV50K.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.605 ns) + CELL(0.000 ns) 4.767 ns FDIV50K:inst3\|fout~clkctrl 3 COMB CLKCTRL_G0 62 " "Info: 3: + IC(1.605 ns) + CELL(0.000 ns) = 4.767 ns; Loc. = CLKCTRL_G0; Fanout = 62; COMB Node = 'FDIV50K:inst3\|fout~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { FDIV50K:inst3|fout FDIV50K:inst3|fout~clkctrl } "NODE_NAME" } } { "FDIV50K.v" "" { Text "C:/Users/USER/Desktop/hw7/FDIV50K.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 6.327 ns FDIV50_64K:inst2\|count\[16\] 4 REG LCFF_X24_Y24_N1 3 " "Info: 4: + IC(1.023 ns) + CELL(0.537 ns) = 6.327 ns; Loc. = LCFF_X24_Y24_N1; Fanout = 3; REG Node = 'FDIV50_64K:inst2\|count\[16\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { FDIV50K:inst3|fout~clkctrl FDIV50_64K:inst2|count[16] } "NODE_NAME" } } { "FDIV50_64k.v" "" { Text "C:/Users/USER/Desktop/hw7/FDIV50_64k.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 36.72 % ) " "Info: Total cell delay = 2.323 ns ( 36.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.004 ns ( 63.28 % ) " "Info: Total interconnect delay = 4.004 ns ( 63.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.327 ns" { _50M FDIV50K:inst3|fout FDIV50K:inst3|fout~clkctrl FDIV50_64K:inst2|count[16] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.327 ns" { _50M {} _50M~combout {} FDIV50K:inst3|fout {} FDIV50K:inst3|fout~clkctrl {} FDIV50_64K:inst2|count[16] {} } { 0.000ns 0.000ns 1.376ns 1.605ns 1.023ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.337 ns" { _50M FDIV50K:inst3|fout FDIV50_64K:inst2|fout } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.337 ns" { _50M {} _50M~combout {} FDIV50K:inst3|fout {} FDIV50_64K:inst2|fout {} } { 0.000ns 0.000ns 1.376ns 1.638ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.327 ns" { _50M FDIV50K:inst3|fout FDIV50K:inst3|fout~clkctrl FDIV50_64K:inst2|count[16] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.327 ns" { _50M {} _50M~combout {} FDIV50K:inst3|fout {} FDIV50K:inst3|fout~clkctrl {} FDIV50_64K:inst2|count[16] {} } { 0.000ns 0.000ns 1.376ns 1.605ns 1.023ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "FDIV50_64k.v" "" { Text "C:/Users/USER/Desktop/hw7/FDIV50_64k.v" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "FDIV50_64k.v" "" { Text "C:/Users/USER/Desktop/hw7/FDIV50_64k.v" 3 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "FDIV50_64k.v" "" { Text "C:/Users/USER/Desktop/hw7/FDIV50_64k.v" 11 -1 0 } } { "FDIV50_64k.v" "" { Text "C:/Users/USER/Desktop/hw7/FDIV50_64k.v" 3 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.838 ns" { FDIV50_64K:inst2|count[16] FDIV50_64K:inst2|LessThan0~2 FDIV50_64K:inst2|LessThan0~4 FDIV50_64K:inst2|LessThan1~0 FDIV50_64K:inst2|fout } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.838 ns" { FDIV50_64K:inst2|count[16] {} FDIV50_64K:inst2|LessThan0~2 {} FDIV50_64K:inst2|LessThan0~4 {} FDIV50_64K:inst2|LessThan1~0 {} FDIV50_64K:inst2|fout {} } { 0.000ns 1.341ns 0.253ns 0.246ns 0.000ns } { 0.000ns 0.371ns 0.393ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.337 ns" { _50M FDIV50K:inst3|fout FDIV50_64K:inst2|fout } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.337 ns" { _50M {} _50M~combout {} FDIV50K:inst3|fout {} FDIV50_64K:inst2|fout {} } { 0.000ns 0.000ns 1.376ns 1.638ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.327 ns" { _50M FDIV50K:inst3|fout FDIV50K:inst3|fout~clkctrl FDIV50_64K:inst2|count[16] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.327 ns" { _50M {} _50M~combout {} FDIV50K:inst3|fout {} FDIV50K:inst3|fout~clkctrl {} FDIV50_64K:inst2|count[16] {} } { 0.000ns 0.000ns 1.376ns 1.605ns 1.023ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "_50M 7 " "Warning: Circuit may not operate. Detected 7 non-operational path(s) clocked by clock \"_50M\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "ADctr:inst4\|cs.010 ADctr:inst4\|ADctr\[1\] _50M 1.485 ns " "Info: Found hold time violation between source  pin or register \"ADctr:inst4\|cs.010\" and destination pin or register \"ADctr:inst4\|ADctr\[1\]\" for clock \"_50M\" (Hold time is 1.485 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.058 ns + Largest " "Info: + Largest clock skew is 2.058 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "_50M destination 8.397 ns + Longest register " "Info: + Longest clock path from clock \"_50M\" to destination register is 8.397 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns _50M 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = '_50M'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _50M } "NODE_NAME" } } { "hw7.bdf" "" { Schematic "C:/Users/USER/Desktop/hw7/hw7.bdf" { { 384 -136 32 400 "_50M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.376 ns) + CELL(0.787 ns) 3.162 ns FDIV50K:inst3\|fout 2 REG LCFF_X4_Y31_N17 4 " "Info: 2: + IC(1.376 ns) + CELL(0.787 ns) = 3.162 ns; Loc. = LCFF_X4_Y31_N17; Fanout = 4; REG Node = 'FDIV50K:inst3\|fout'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.163 ns" { _50M FDIV50K:inst3|fout } "NODE_NAME" } } { "FDIV50K.v" "" { Text "C:/Users/USER/Desktop/hw7/FDIV50K.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.882 ns) + CELL(0.787 ns) 5.831 ns ADctr:inst4\|cs.110 3 REG LCFF_X32_Y31_N1 2 " "Info: 3: + IC(1.882 ns) + CELL(0.787 ns) = 5.831 ns; Loc. = LCFF_X32_Y31_N1; Fanout = 2; REG Node = 'ADctr:inst4\|cs.110'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { FDIV50K:inst3|fout ADctr:inst4|cs.110 } "NODE_NAME" } } { "ADctr.v" "" { Text "C:/Users/USER/Desktop/hw7/ADctr.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.065 ns) + CELL(0.000 ns) 6.896 ns ADctr:inst4\|cs.110~clkctrl 4 COMB CLKCTRL_G9 5 " "Info: 4: + IC(1.065 ns) + CELL(0.000 ns) = 6.896 ns; Loc. = CLKCTRL_G9; Fanout = 5; COMB Node = 'ADctr:inst4\|cs.110~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.065 ns" { ADctr:inst4|cs.110 ADctr:inst4|cs.110~clkctrl } "NODE_NAME" } } { "ADctr.v" "" { Text "C:/Users/USER/Desktop/hw7/ADctr.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.351 ns) + CELL(0.150 ns) 8.397 ns ADctr:inst4\|ADctr\[1\] 5 REG LCCOMB_X32_Y31_N22 1 " "Info: 5: + IC(1.351 ns) + CELL(0.150 ns) = 8.397 ns; Loc. = LCCOMB_X32_Y31_N22; Fanout = 1; REG Node = 'ADctr:inst4\|ADctr\[1\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.501 ns" { ADctr:inst4|cs.110~clkctrl ADctr:inst4|ADctr[1] } "NODE_NAME" } } { "ADctr.v" "" { Text "C:/Users/USER/Desktop/hw7/ADctr.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.723 ns ( 32.43 % ) " "Info: Total cell delay = 2.723 ns ( 32.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.674 ns ( 67.57 % ) " "Info: Total interconnect delay = 5.674 ns ( 67.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.397 ns" { _50M FDIV50K:inst3|fout ADctr:inst4|cs.110 ADctr:inst4|cs.110~clkctrl ADctr:inst4|ADctr[1] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "8.397 ns" { _50M {} _50M~combout {} FDIV50K:inst3|fout {} ADctr:inst4|cs.110 {} ADctr:inst4|cs.110~clkctrl {} ADctr:inst4|ADctr[1] {} } { 0.000ns 0.000ns 1.376ns 1.882ns 1.065ns 1.351ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "_50M source 6.339 ns - Shortest register " "Info: - Shortest clock path from clock \"_50M\" to source register is 6.339 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns _50M 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = '_50M'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _50M } "NODE_NAME" } } { "hw7.bdf" "" { Schematic "C:/Users/USER/Desktop/hw7/hw7.bdf" { { 384 -136 32 400 "_50M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.376 ns) + CELL(0.787 ns) 3.162 ns FDIV50K:inst3\|fout 2 REG LCFF_X4_Y31_N17 4 " "Info: 2: + IC(1.376 ns) + CELL(0.787 ns) = 3.162 ns; Loc. = LCFF_X4_Y31_N17; Fanout = 4; REG Node = 'FDIV50K:inst3\|fout'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.163 ns" { _50M FDIV50K:inst3|fout } "NODE_NAME" } } { "FDIV50K.v" "" { Text "C:/Users/USER/Desktop/hw7/FDIV50K.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.605 ns) + CELL(0.000 ns) 4.767 ns FDIV50K:inst3\|fout~clkctrl 3 COMB CLKCTRL_G0 62 " "Info: 3: + IC(1.605 ns) + CELL(0.000 ns) = 4.767 ns; Loc. = CLKCTRL_G0; Fanout = 62; COMB Node = 'FDIV50K:inst3\|fout~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { FDIV50K:inst3|fout FDIV50K:inst3|fout~clkctrl } "NODE_NAME" } } { "FDIV50K.v" "" { Text "C:/Users/USER/Desktop/hw7/FDIV50K.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 6.339 ns ADctr:inst4\|cs.010 4 REG LCFF_X32_Y31_N23 2 " "Info: 4: + IC(1.035 ns) + CELL(0.537 ns) = 6.339 ns; Loc. = LCFF_X32_Y31_N23; Fanout = 2; REG Node = 'ADctr:inst4\|cs.010'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { FDIV50K:inst3|fout~clkctrl ADctr:inst4|cs.010 } "NODE_NAME" } } { "ADctr.v" "" { Text "C:/Users/USER/Desktop/hw7/ADctr.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 36.65 % ) " "Info: Total cell delay = 2.323 ns ( 36.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.016 ns ( 63.35 % ) " "Info: Total interconnect delay = 4.016 ns ( 63.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.339 ns" { _50M FDIV50K:inst3|fout FDIV50K:inst3|fout~clkctrl ADctr:inst4|cs.010 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.339 ns" { _50M {} _50M~combout {} FDIV50K:inst3|fout {} FDIV50K:inst3|fout~clkctrl {} ADctr:inst4|cs.010 {} } { 0.000ns 0.000ns 1.376ns 1.605ns 1.035ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.397 ns" { _50M FDIV50K:inst3|fout ADctr:inst4|cs.110 ADctr:inst4|cs.110~clkctrl ADctr:inst4|ADctr[1] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "8.397 ns" { _50M {} _50M~combout {} FDIV50K:inst3|fout {} ADctr:inst4|cs.110 {} ADctr:inst4|cs.110~clkctrl {} ADctr:inst4|ADctr[1] {} } { 0.000ns 0.000ns 1.376ns 1.882ns 1.065ns 1.351ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.339 ns" { _50M FDIV50K:inst3|fout FDIV50K:inst3|fout~clkctrl ADctr:inst4|cs.010 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.339 ns" { _50M {} _50M~combout {} FDIV50K:inst3|fout {} FDIV50K:inst3|fout~clkctrl {} ADctr:inst4|cs.010 {} } { 0.000ns 0.000ns 1.376ns 1.605ns 1.035ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "ADctr.v" "" { Text "C:/Users/USER/Desktop/hw7/ADctr.v" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.323 ns - Shortest register register " "Info: - Shortest register to register delay is 0.323 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ADctr:inst4\|cs.010 1 REG LCFF_X32_Y31_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y31_N23; Fanout = 2; REG Node = 'ADctr:inst4\|cs.010'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADctr:inst4|cs.010 } "NODE_NAME" } } { "ADctr.v" "" { Text "C:/Users/USER/Desktop/hw7/ADctr.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns ADctr:inst4\|ADctr\[1\] 2 REG LCCOMB_X32_Y31_N22 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X32_Y31_N22; Fanout = 1; REG Node = 'ADctr:inst4\|ADctr\[1\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { ADctr:inst4|cs.010 ADctr:inst4|ADctr[1] } "NODE_NAME" } } { "ADctr.v" "" { Text "C:/Users/USER/Desktop/hw7/ADctr.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.323 ns ( 100.00 % ) " "Info: Total cell delay = 0.323 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { ADctr:inst4|cs.010 ADctr:inst4|ADctr[1] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "0.323 ns" { ADctr:inst4|cs.010 {} ADctr:inst4|ADctr[1] {} } { 0.000ns 0.000ns } { 0.000ns 0.323ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "ADctr.v" "" { Text "C:/Users/USER/Desktop/hw7/ADctr.v" 15 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.397 ns" { _50M FDIV50K:inst3|fout ADctr:inst4|cs.110 ADctr:inst4|cs.110~clkctrl ADctr:inst4|ADctr[1] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "8.397 ns" { _50M {} _50M~combout {} FDIV50K:inst3|fout {} ADctr:inst4|cs.110 {} ADctr:inst4|cs.110~clkctrl {} ADctr:inst4|ADctr[1] {} } { 0.000ns 0.000ns 1.376ns 1.882ns 1.065ns 1.351ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.339 ns" { _50M FDIV50K:inst3|fout FDIV50K:inst3|fout~clkctrl ADctr:inst4|cs.010 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.339 ns" { _50M {} _50M~combout {} FDIV50K:inst3|fout {} FDIV50K:inst3|fout~clkctrl {} ADctr:inst4|cs.010 {} } { 0.000ns 0.000ns 1.376ns 1.605ns 1.035ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { ADctr:inst4|cs.010 ADctr:inst4|ADctr[1] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "0.323 ns" { ADctr:inst4|cs.010 {} ADctr:inst4|ADctr[1] {} } { 0.000ns 0.000ns } { 0.000ns 0.323ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ADdff8:inst1\|dout\[1\] data\[1\] _50M 1.170 ns register " "Info: tsu for register \"ADdff8:inst1\|dout\[1\]\" (data pin = \"data\[1\]\", clock pin = \"_50M\") is 1.170 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.533 ns + Longest pin register " "Info: + Longest pin to register delay is 7.533 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.912 ns) 0.912 ns data\[1\] 1 PIN PIN_H19 3 " "Info: 1: + IC(0.000 ns) + CELL(0.912 ns) = 0.912 ns; Loc. = PIN_H19; Fanout = 3; PIN Node = 'data\[1\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[1] } "NODE_NAME" } } { "hw7.bdf" "" { Schematic "C:/Users/USER/Desktop/hw7/hw7.bdf" { { 624 776 944 640 "data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.255 ns) + CELL(0.366 ns) 7.533 ns ADdff8:inst1\|dout\[1\] 2 REG LCFF_X37_Y18_N9 1 " "Info: 2: + IC(6.255 ns) + CELL(0.366 ns) = 7.533 ns; Loc. = LCFF_X37_Y18_N9; Fanout = 1; REG Node = 'ADdff8:inst1\|dout\[1\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.621 ns" { data[1] ADdff8:inst1|dout[1] } "NODE_NAME" } } { "ADdff8.v" "" { Text "C:/Users/USER/Desktop/hw7/ADdff8.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.278 ns ( 16.97 % ) " "Info: Total cell delay = 1.278 ns ( 16.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.255 ns ( 83.03 % ) " "Info: Total interconnect delay = 6.255 ns ( 83.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.533 ns" { data[1] ADdff8:inst1|dout[1] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "7.533 ns" { data[1] {} data[1]~combout {} ADdff8:inst1|dout[1] {} } { 0.000ns 0.000ns 6.255ns } { 0.000ns 0.912ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "ADdff8.v" "" { Text "C:/Users/USER/Desktop/hw7/ADdff8.v" 5 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "_50M destination 6.327 ns - Shortest register " "Info: - Shortest clock path from clock \"_50M\" to destination register is 6.327 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns _50M 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = '_50M'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _50M } "NODE_NAME" } } { "hw7.bdf" "" { Schematic "C:/Users/USER/Desktop/hw7/hw7.bdf" { { 384 -136 32 400 "_50M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.376 ns) + CELL(0.787 ns) 3.162 ns FDIV50K:inst3\|fout 2 REG LCFF_X4_Y31_N17 4 " "Info: 2: + IC(1.376 ns) + CELL(0.787 ns) = 3.162 ns; Loc. = LCFF_X4_Y31_N17; Fanout = 4; REG Node = 'FDIV50K:inst3\|fout'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.163 ns" { _50M FDIV50K:inst3|fout } "NODE_NAME" } } { "FDIV50K.v" "" { Text "C:/Users/USER/Desktop/hw7/FDIV50K.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.605 ns) + CELL(0.000 ns) 4.767 ns FDIV50K:inst3\|fout~clkctrl 3 COMB CLKCTRL_G0 62 " "Info: 3: + IC(1.605 ns) + CELL(0.000 ns) = 4.767 ns; Loc. = CLKCTRL_G0; Fanout = 62; COMB Node = 'FDIV50K:inst3\|fout~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { FDIV50K:inst3|fout FDIV50K:inst3|fout~clkctrl } "NODE_NAME" } } { "FDIV50K.v" "" { Text "C:/Users/USER/Desktop/hw7/FDIV50K.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 6.327 ns ADdff8:inst1\|dout\[1\] 4 REG LCFF_X37_Y18_N9 1 " "Info: 4: + IC(1.023 ns) + CELL(0.537 ns) = 6.327 ns; Loc. = LCFF_X37_Y18_N9; Fanout = 1; REG Node = 'ADdff8:inst1\|dout\[1\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { FDIV50K:inst3|fout~clkctrl ADdff8:inst1|dout[1] } "NODE_NAME" } } { "ADdff8.v" "" { Text "C:/Users/USER/Desktop/hw7/ADdff8.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 36.72 % ) " "Info: Total cell delay = 2.323 ns ( 36.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.004 ns ( 63.28 % ) " "Info: Total interconnect delay = 4.004 ns ( 63.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.327 ns" { _50M FDIV50K:inst3|fout FDIV50K:inst3|fout~clkctrl ADdff8:inst1|dout[1] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.327 ns" { _50M {} _50M~combout {} FDIV50K:inst3|fout {} FDIV50K:inst3|fout~clkctrl {} ADdff8:inst1|dout[1] {} } { 0.000ns 0.000ns 1.376ns 1.605ns 1.023ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.533 ns" { data[1] ADdff8:inst1|dout[1] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "7.533 ns" { data[1] {} data[1]~combout {} ADdff8:inst1|dout[1] {} } { 0.000ns 0.000ns 6.255ns } { 0.000ns 0.912ns 0.366ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.327 ns" { _50M FDIV50K:inst3|fout FDIV50K:inst3|fout~clkctrl ADdff8:inst1|dout[1] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.327 ns" { _50M {} _50M~combout {} FDIV50K:inst3|fout {} FDIV50K:inst3|fout~clkctrl {} ADdff8:inst1|dout[1] {} } { 0.000ns 0.000ns 1.376ns 1.605ns 1.023ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "_50M gx TPC:inst\|cs.001 16.086 ns register " "Info: tco from clock \"_50M\" to destination pin \"gx\" through register \"TPC:inst\|cs.001\" is 16.086 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "_50M source 9.034 ns + Longest register " "Info: + Longest clock path from clock \"_50M\" to source register is 9.034 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns _50M 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = '_50M'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _50M } "NODE_NAME" } } { "hw7.bdf" "" { Schematic "C:/Users/USER/Desktop/hw7/hw7.bdf" { { 384 -136 32 400 "_50M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.376 ns) + CELL(0.787 ns) 3.162 ns FDIV50K:inst3\|fout 2 REG LCFF_X4_Y31_N17 4 " "Info: 2: + IC(1.376 ns) + CELL(0.787 ns) = 3.162 ns; Loc. = LCFF_X4_Y31_N17; Fanout = 4; REG Node = 'FDIV50K:inst3\|fout'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.163 ns" { _50M FDIV50K:inst3|fout } "NODE_NAME" } } { "FDIV50K.v" "" { Text "C:/Users/USER/Desktop/hw7/FDIV50K.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.638 ns) + CELL(0.787 ns) 5.587 ns FDIV50_64K:inst2\|fout 3 REG LCFF_X25_Y24_N23 1 " "Info: 3: + IC(1.638 ns) + CELL(0.787 ns) = 5.587 ns; Loc. = LCFF_X25_Y24_N23; Fanout = 1; REG Node = 'FDIV50_64K:inst2\|fout'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.425 ns" { FDIV50K:inst3|fout FDIV50_64K:inst2|fout } "NODE_NAME" } } { "FDIV50_64k.v" "" { Text "C:/Users/USER/Desktop/hw7/FDIV50_64k.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.901 ns) + CELL(0.000 ns) 7.488 ns FDIV50_64K:inst2\|fout~clkctrl 4 COMB CLKCTRL_G10 8 " "Info: 4: + IC(1.901 ns) + CELL(0.000 ns) = 7.488 ns; Loc. = CLKCTRL_G10; Fanout = 8; COMB Node = 'FDIV50_64K:inst2\|fout~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.901 ns" { FDIV50_64K:inst2|fout FDIV50_64K:inst2|fout~clkctrl } "NODE_NAME" } } { "FDIV50_64k.v" "" { Text "C:/Users/USER/Desktop/hw7/FDIV50_64k.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.009 ns) + CELL(0.537 ns) 9.034 ns TPC:inst\|cs.001 5 REG LCFF_X36_Y18_N17 4 " "Info: 5: + IC(1.009 ns) + CELL(0.537 ns) = 9.034 ns; Loc. = LCFF_X36_Y18_N17; Fanout = 4; REG Node = 'TPC:inst\|cs.001'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { FDIV50_64K:inst2|fout~clkctrl TPC:inst|cs.001 } "NODE_NAME" } } { "TPC.v" "" { Text "C:/Users/USER/Desktop/hw7/TPC.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.110 ns ( 34.43 % ) " "Info: Total cell delay = 3.110 ns ( 34.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.924 ns ( 65.57 % ) " "Info: Total interconnect delay = 5.924 ns ( 65.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.034 ns" { _50M FDIV50K:inst3|fout FDIV50_64K:inst2|fout FDIV50_64K:inst2|fout~clkctrl TPC:inst|cs.001 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "9.034 ns" { _50M {} _50M~combout {} FDIV50K:inst3|fout {} FDIV50_64K:inst2|fout {} FDIV50_64K:inst2|fout~clkctrl {} TPC:inst|cs.001 {} } { 0.000ns 0.000ns 1.376ns 1.638ns 1.901ns 1.009ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "TPC.v" "" { Text "C:/Users/USER/Desktop/hw7/TPC.v" 5 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.802 ns + Longest register pin " "Info: + Longest register to pin delay is 6.802 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TPC:inst\|cs.001 1 REG LCFF_X36_Y18_N17 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y18_N17; Fanout = 4; REG Node = 'TPC:inst\|cs.001'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { TPC:inst|cs.001 } "NODE_NAME" } } { "TPC.v" "" { Text "C:/Users/USER/Desktop/hw7/TPC.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.438 ns) 0.779 ns TPC:inst\|WideOr0~0 2 COMB LCCOMB_X36_Y18_N20 2 " "Info: 2: + IC(0.341 ns) + CELL(0.438 ns) = 0.779 ns; Loc. = LCCOMB_X36_Y18_N20; Fanout = 2; COMB Node = 'TPC:inst\|WideOr0~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.779 ns" { TPC:inst|cs.001 TPC:inst|WideOr0~0 } "NODE_NAME" } } { "TPC.v" "" { Text "C:/Users/USER/Desktop/hw7/TPC.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.401 ns) + CELL(2.622 ns) 6.802 ns gx 3 PIN PIN_L21 0 " "Info: 3: + IC(3.401 ns) + CELL(2.622 ns) = 6.802 ns; Loc. = PIN_L21; Fanout = 0; PIN Node = 'gx'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.023 ns" { TPC:inst|WideOr0~0 gx } "NODE_NAME" } } { "hw7.bdf" "" { Schematic "C:/Users/USER/Desktop/hw7/hw7.bdf" { { 200 24 200 216 "gx" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.060 ns ( 44.99 % ) " "Info: Total cell delay = 3.060 ns ( 44.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.742 ns ( 55.01 % ) " "Info: Total interconnect delay = 3.742 ns ( 55.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.802 ns" { TPC:inst|cs.001 TPC:inst|WideOr0~0 gx } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.802 ns" { TPC:inst|cs.001 {} TPC:inst|WideOr0~0 {} gx {} } { 0.000ns 0.341ns 3.401ns } { 0.000ns 0.438ns 2.622ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.034 ns" { _50M FDIV50K:inst3|fout FDIV50_64K:inst2|fout FDIV50_64K:inst2|fout~clkctrl TPC:inst|cs.001 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "9.034 ns" { _50M {} _50M~combout {} FDIV50K:inst3|fout {} FDIV50_64K:inst2|fout {} FDIV50_64K:inst2|fout~clkctrl {} TPC:inst|cs.001 {} } { 0.000ns 0.000ns 1.376ns 1.638ns 1.901ns 1.009ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.802 ns" { TPC:inst|cs.001 TPC:inst|WideOr0~0 gx } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.802 ns" { TPC:inst|cs.001 {} TPC:inst|WideOr0~0 {} gx {} } { 0.000ns 0.341ns 3.401ns } { 0.000ns 0.438ns 2.622ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ADctr:inst4\|cs.001 reset _50M 3.248 ns register " "Info: th for register \"ADctr:inst4\|cs.001\" (data pin = \"reset\", clock pin = \"_50M\") is 3.248 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "_50M destination 6.339 ns + Longest register " "Info: + Longest clock path from clock \"_50M\" to destination register is 6.339 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns _50M 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = '_50M'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _50M } "NODE_NAME" } } { "hw7.bdf" "" { Schematic "C:/Users/USER/Desktop/hw7/hw7.bdf" { { 384 -136 32 400 "_50M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.376 ns) + CELL(0.787 ns) 3.162 ns FDIV50K:inst3\|fout 2 REG LCFF_X4_Y31_N17 4 " "Info: 2: + IC(1.376 ns) + CELL(0.787 ns) = 3.162 ns; Loc. = LCFF_X4_Y31_N17; Fanout = 4; REG Node = 'FDIV50K:inst3\|fout'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.163 ns" { _50M FDIV50K:inst3|fout } "NODE_NAME" } } { "FDIV50K.v" "" { Text "C:/Users/USER/Desktop/hw7/FDIV50K.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.605 ns) + CELL(0.000 ns) 4.767 ns FDIV50K:inst3\|fout~clkctrl 3 COMB CLKCTRL_G0 62 " "Info: 3: + IC(1.605 ns) + CELL(0.000 ns) = 4.767 ns; Loc. = CLKCTRL_G0; Fanout = 62; COMB Node = 'FDIV50K:inst3\|fout~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { FDIV50K:inst3|fout FDIV50K:inst3|fout~clkctrl } "NODE_NAME" } } { "FDIV50K.v" "" { Text "C:/Users/USER/Desktop/hw7/FDIV50K.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 6.339 ns ADctr:inst4\|cs.001 4 REG LCFF_X32_Y31_N17 2 " "Info: 4: + IC(1.035 ns) + CELL(0.537 ns) = 6.339 ns; Loc. = LCFF_X32_Y31_N17; Fanout = 2; REG Node = 'ADctr:inst4\|cs.001'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { FDIV50K:inst3|fout~clkctrl ADctr:inst4|cs.001 } "NODE_NAME" } } { "ADctr.v" "" { Text "C:/Users/USER/Desktop/hw7/ADctr.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 36.65 % ) " "Info: Total cell delay = 2.323 ns ( 36.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.016 ns ( 63.35 % ) " "Info: Total interconnect delay = 4.016 ns ( 63.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.339 ns" { _50M FDIV50K:inst3|fout FDIV50K:inst3|fout~clkctrl ADctr:inst4|cs.001 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.339 ns" { _50M {} _50M~combout {} FDIV50K:inst3|fout {} FDIV50K:inst3|fout~clkctrl {} ADctr:inst4|cs.001 {} } { 0.000ns 0.000ns 1.376ns 1.605ns 1.035ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "ADctr.v" "" { Text "C:/Users/USER/Desktop/hw7/ADctr.v" 6 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.357 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.357 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns reset 1 PIN PIN_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 2; PIN Node = 'reset'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "hw7.bdf" "" { Schematic "C:/Users/USER/Desktop/hw7/hw7.bdf" { { 120 104 272 136 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.124 ns) + CELL(0.150 ns) 3.273 ns ADctr:inst4\|ns.001~0 2 COMB LCCOMB_X32_Y31_N16 1 " "Info: 2: + IC(2.124 ns) + CELL(0.150 ns) = 3.273 ns; Loc. = LCCOMB_X32_Y31_N16; Fanout = 1; COMB Node = 'ADctr:inst4\|ns.001~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.274 ns" { reset ADctr:inst4|ns.001~0 } "NODE_NAME" } } { "ADctr.v" "" { Text "C:/Users/USER/Desktop/hw7/ADctr.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.357 ns ADctr:inst4\|cs.001 3 REG LCFF_X32_Y31_N17 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.357 ns; Loc. = LCFF_X32_Y31_N17; Fanout = 2; REG Node = 'ADctr:inst4\|cs.001'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { ADctr:inst4|ns.001~0 ADctr:inst4|cs.001 } "NODE_NAME" } } { "ADctr.v" "" { Text "C:/Users/USER/Desktop/hw7/ADctr.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.233 ns ( 36.73 % ) " "Info: Total cell delay = 1.233 ns ( 36.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.124 ns ( 63.27 % ) " "Info: Total interconnect delay = 2.124 ns ( 63.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.357 ns" { reset ADctr:inst4|ns.001~0 ADctr:inst4|cs.001 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.357 ns" { reset {} reset~combout {} ADctr:inst4|ns.001~0 {} ADctr:inst4|cs.001 {} } { 0.000ns 0.000ns 2.124ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.339 ns" { _50M FDIV50K:inst3|fout FDIV50K:inst3|fout~clkctrl ADctr:inst4|cs.001 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.339 ns" { _50M {} _50M~combout {} FDIV50K:inst3|fout {} FDIV50K:inst3|fout~clkctrl {} ADctr:inst4|cs.001 {} } { 0.000ns 0.000ns 1.376ns 1.605ns 1.035ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.357 ns" { reset ADctr:inst4|ns.001~0 ADctr:inst4|cs.001 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.357 ns" { reset {} reset~combout {} ADctr:inst4|ns.001~0 {} ADctr:inst4|cs.001 {} } { 0.000ns 0.000ns 2.124ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 9 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "203 " "Info: Peak virtual memory: 203 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 09 15:08:05 2019 " "Info: Processing ended: Mon Dec 09 15:08:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
