`timescale 1ns / 1ps
//*************************************************************************
//   > 1704171717: alu.v
//   > 17171717  1717ALU001717171717121702171717
//   > 17171717  : LOONGSON
//   > 17171717  : 2016-04-14
//*************************************************************************
module alu(
    input  [11:0] alu_control,  // ALU17171717170217
    input  [31:0] alu_src1,     // ALU1717171717171,0217171717
    input  [31:0] alu_src2,     // ALU171717171717217170217171717
    output [31:0] alu_result    // ALU171717
    );

    // ALU1717171717020017171717171717
    wire alu_add;   //17051717171717
    wire alu_sub;   //1717171717171717
    wire alu_slt;   //17з171703080517С17171717λ1717171717ü05171717171717171717
    wire alu_sltu;  //1719171703080517С17171717λ1717171717ü05171717171717171717
    wire alu_and;   //1717λ1717
    wire alu_nor;   //1717λ171717
    wire alu_or;    //1717λ1717
    wire alu_xor;   //1717λ171717
    wire alu_sll;   //17181717171717
    wire alu_srl;   //17181717171717
    wire alu_sra;   //1717171717171717
    wire alu_lui;   //1717λ17171717

    assign alu_add  = alu_control[11];
    assign alu_sub  = alu_control[10];
    assign alu_slt  = alu_control[ 9];
    assign alu_sltu = alu_control[ 8];
    assign alu_and  = alu_control[ 7];
    assign alu_nor  = alu_control[ 6];
    assign alu_or   = alu_control[ 5];
    assign alu_xor  = alu_control[ 4];
    assign alu_sll  = alu_control[ 3];
    assign alu_srl  = alu_control[ 2];
    assign alu_sra  = alu_control[ 1];
    assign alu_lui  = alu_control[ 0];

    wire [31:0] add_sub_result;
    wire [31:0] slt_result;
    wire [31:0] sltu_result;
    wire [31:0] and_result;
    wire [31:0] nor_result;
    wire [31:0] or_result;
    wire [31:0] xor_result;
    wire [31:0] sll_result;
    wire [31:0] srl_result;
    wire [31:0] sra_result;
    wire [31:0] lui_result;

    assign and_result = alu_src1 & alu_src2;      // 1717171702171717171717λ1717
    assign or_result  = alu_src1 | alu_src2;      // 1717171702171717171717λ1717
    assign nor_result = ~or_result;               // 171704171702171717171717λ001717
    assign xor_result = alu_src1 ^ alu_src2;      // 171717171702171717171717λ171717
    assign lui_result = {alu_src2[15:0], 16'd0};  // 1717171717170417111717021717171717171717λ1717171617170317

//-----{1705171717}begin
//add,sub,slt,sltu171700170317001717
    wire [31:0] adder_operand1;
    wire [31:0] adder_operand2;
    wire        adder_cin     ;
    wire [31:0] adder_result  ;
    wire        adder_cout    ;
    assign adder_operand1 = alu_src1; 
    assign adder_operand2 = alu_add ? alu_src2 : ~alu_src2; 
    assign adder_cin      = ~alu_add; //17171717171708cin 
    adder adder_module(
    .operand1(adder_operand1),
    .operand2(adder_operand2),
    .cin     (adder_cin     ),
    .result  (adder_result  ),
    .cout    (adder_cout    )
    );

    //170017171717
    assign add_sub_result = adder_result;

    //slt171717
    //adder_src1[31] adder_src2[31] adder_result[31]
    //       0             1           X(017171)       "1717-1717"1717171706С17181717171717
    //       0             0             1           1717170217171717051717С1717
    //       0             0             0           17171702171717170517171717С1717
    //       1             1             1           1717170217171717051717С1717
    //       1             1             0           17171702171717170517171717С1717
    //       1             0           X(017171)       "1717-1717"1717171706С1719171717
    assign slt_result[31:1] = 31'd0;
    assign slt_result[0]    = (alu_src1[31] & ~alu_src2[31]) | (~(alu_src1[31]^alu_src2[31]) & adder_result[31]);

    //sltu171717
    //1717171732λ17191717171717170805171725171733λ17з17171717171717{1'b0,src1}1717{1'b0,src2}17171703080517171717λ00217171717λ
    //17081717171717171733λ1705171717171717080217С17171717081717{1'b0,src2}001717,1717171708{1'b0,src1}+{1'b1,~src2}+cin
    //17171704171701170232λ17051717171717011717171717171717:                             src1   +    ~src2   +cin
    //32λ1705171705171702{adder_cout,adder_result},171733λ17051717171708171702{adder_cout+1'b1,adder_result}
    //170317slt17171700170517041717171717170217ж0217С171717111217171717171717171717171706171717171717117171717λ020171706171717171717217171717λ020
    //1717171709171717λ0211717051717С1713171717adder_cout+1'b1022'b0117171717adder_cout020
    assign sltu_result = {31'd0, ~adder_cout};
//-----{1705171717}end

//-----{1717λ1717}begin
    // 1717λ171717171717171717У17
    // 1717051717171717171717λ171717172λ1717[1:0]λ171717170517171717λ1717
    // 17121717171711170517171717λ1717171717061717171717λ1717[3:2]λ171717121717171717λ1717
    // 1717171717171711121717171717λ1717171717061717171717λ1717[4]λ17171717171717171717λ1717
    wire [4:0] shf;
    assign shf = alu_src1[4:0];
    wire [1:0] shf_1_0;
    wire [1:0] shf_3_2;
    assign shf_1_0 = shf[1:0];
    assign shf_3_2 = shf[3:2];
    
     // 17181717171717
    wire [31:0] sll_step1;
    wire [31:0] sll_step2;
    assign sll_step1 = {32{shf_1_0 == 2'b00}} & alu_src2                   // 1717shf[1:0]="00",17171717λ
                     | {32{shf_1_0 == 2'b01}} & {alu_src2[30:0], 1'd0}     // 1717shf[1:0]="01",171717171λ
                     | {32{shf_1_0 == 2'b10}} & {alu_src2[29:0], 2'd0}     // 1717shf[1:0]="10",171717172λ
                     | {32{shf_1_0 == 2'b11}} & {alu_src2[28:0], 3'd0};    // 1717shf[1:0]="11",171717173λ
    assign sll_step2 = {32{shf_3_2 == 2'b00}} & sll_step1                  // 1717shf[3:2]="00",17171717λ
                     | {32{shf_3_2 == 2'b01}} & {sll_step1[27:0], 4'd0}    // 1717shf[3:2]="01",17170517171717λ171717171717174λ
                     | {32{shf_3_2 == 2'b10}} & {sll_step1[23:0], 8'd0}    // 1717shf[3:2]="10",17170517171717λ171717171717178λ
                     | {32{shf_3_2 == 2'b11}} & {sll_step1[19:0], 12'd0};  // 1717shf[3:2]="11",17170517171717λ1717171717171712λ
    assign sll_result = shf[4] ? {sll_step2[15:0], 16'd0} : sll_step2;     // 1717shf[4]="1",17121717171717λ1717171717171716λ

    // 17181717171717
    wire [31:0] srl_step1;
    wire [31:0] srl_step2;
    assign srl_step1 = {32{shf_1_0 == 2'b00}} & alu_src2                   // 1717shf[1:0]="00",17171717λ
                     | {32{shf_1_0 == 2'b01}} & {1'd0, alu_src2[31:1]}     // 1717shf[1:0]="01",171717171λ,1717λ17170
                     | {32{shf_1_0 == 2'b10}} & {2'd0, alu_src2[31:2]}     // 1717shf[1:0]="10",171717172λ,1717λ17170
                     | {32{shf_1_0 == 2'b11}} & {3'd0, alu_src2[31:3]};    // 1717shf[1:0]="11",171717173λ,1717λ17170
    assign srl_step2 = {32{shf_3_2 == 2'b00}} & srl_step1                  // 1717shf[3:2]="00",17171717λ
                     | {32{shf_3_2 == 2'b01}} & {4'd0, srl_step1[31:4]}    // 1717shf[3:2]="01",17170517171717λ171717171717174λ,1717λ17170
                     | {32{shf_3_2 == 2'b10}} & {8'd0, srl_step1[31:8]}    // 1717shf[3:2]="10",17170517171717λ171717171717178λ,1717λ17170
                     | {32{shf_3_2 == 2'b11}} & {12'd0, srl_step1[31:12]}; // 1717shf[3:2]="11",17170517171717λ1717171717171712λ,1717λ17170
    assign srl_result = shf[4] ? {16'd0, srl_step2[31:16]} : srl_step2;    // 1717shf[4]="1",17121717171717λ1717171717171716λ,1717λ17170
 
    // 1717171717171717
    wire [31:0] sra_step1;
    wire [31:0] sra_step2;
    assign sra_step1 = {32{shf_1_0 == 2'b00}} & alu_src2                                 // 1717shf[1:0]="00",17171717λ
                     | {32{shf_1_0 == 2'b01}} & {alu_src2[31], alu_src2[31:1]}           // 1717shf[1:0]="01",171717171λ,1717λ171717171717λ
                     | {32{shf_1_0 == 2'b10}} & {{2{alu_src2[31]}}, alu_src2[31:2]}      // 1717shf[1:0]="10",171717172λ,1717λ171717171717λ
                     | {32{shf_1_0 == 2'b11}} & {{3{alu_src2[31]}}, alu_src2[31:3]};     // 1717shf[1:0]="11",171717173λ,1717λ171717171717λ
    assign sra_step2 = {32{shf_3_2 == 2'b00}} & sra_step1                                // 1717shf[3:2]="00",17171717λ
                     | {32{shf_3_2 == 2'b01}} & {{4{sra_step1[31]}}, sra_step1[31:4]}    // 1717shf[3:2]="01",17170517171717λ171717171717174λ,1717λ171717171717λ
                     | {32{shf_3_2 == 2'b10}} & {{8{sra_step1[31]}}, sra_step1[31:8]}    // 1717shf[3:2]="10",17170517171717λ171717171717178λ,1717λ171717171717λ
                     | {32{shf_3_2 == 2'b11}} & {{12{sra_step1[31]}}, sra_step1[31:12]}; // 1717shf[3:2]="11",17170517171717λ1717171717171712λ,1717λ171717171717λ
    assign sra_result = shf[4] ? {{16{sra_step2[31]}}, sra_step2[31:16]} : sra_step2;    // 1717shf[4]="1",17121717171717λ1717171717171716λ,1717λ171717171717λ
//-----{1717λ1717}end

    // 051717171708171717171717
    assign alu_result = (alu_add|alu_sub) ? add_sub_result[31:0] : 
                        alu_slt           ? slt_result :
                        alu_sltu          ? sltu_result :
                        alu_and           ? and_result :
                        alu_nor           ? nor_result :
                        alu_or            ? or_result  :
                        alu_xor           ? xor_result :
                        alu_sll           ? sll_result :
                        alu_srl           ? srl_result :
                        alu_sra           ? sra_result :
                        alu_lui           ? lui_result :
                        32'd0;
endmodule
