// Seed: 2217451723
module module_0 #(
    parameter id_13 = 32'd32
) (
    output wire id_0,
    output uwire id_1,
    input uwire id_2,
    input wire id_3,
    input wor id_4,
    input uwire id_5,
    input wor id_6,
    input tri id_7,
    input supply0 id_8,
    input uwire id_9,
    output wand id_10,
    output supply1 id_11
);
  wire _id_13;
  assign module_1.id_8 = 0;
  logic id_14;
  ;
  wire id_15;
  wire [id_13 : -1] id_16;
endmodule
module module_1 (
    input uwire id_0,
    output uwire id_1,
    input tri id_2,
    input wire id_3,
    output supply1 id_4,
    input supply1 id_5,
    input supply0 id_6,
    output supply0 id_7,
    input tri id_8,
    input tri0 id_9,
    input tri1 id_10
);
  module_0 modCall_1 (
      id_4,
      id_7,
      id_0,
      id_9,
      id_9,
      id_2,
      id_10,
      id_8,
      id_3,
      id_10,
      id_1,
      id_4
  );
endmodule
