
meteo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000047a0  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000117c  08004928  08004928  00005928  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005aa4  08005aa4  00007014  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08005aa4  08005aa4  00007014  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08005aa4  08005aa4  00007014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005aa4  08005aa4  00006aa4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005aa8  08005aa8  00006aa8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000014  20000000  08005aac  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00007014  2**0
                  CONTENTS
 10 .bss          00000238  20000014  20000014  00007014  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000024c  2000024c  00007014  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00007014  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000f987  00000000  00000000  00007044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002a2a  00000000  00000000  000169cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000db0  00000000  00000000  000193f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000a81  00000000  00000000  0001a1a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001b5ea  00000000  00000000  0001ac29  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001421d  00000000  00000000  00036213  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009adfb  00000000  00000000  0004a430  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000e522b  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000364c  00000000  00000000  000e5270  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006b  00000000  00000000  000e88bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000014 	.word	0x20000014
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08004910 	.word	0x08004910

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000018 	.word	0x20000018
 80001c4:	08004910 	.word	0x08004910

080001c8 <ILI9341_DrawChar>:

	ILI9341_DrawRectangle(X0True, Y0True, xLen, yLen, color);
}

void ILI9341_DrawChar(char ch, const uint8_t font[], uint16_t X, uint16_t Y, uint16_t color, uint16_t bgcolor)
{
 80001c8:	b590      	push	{r4, r7, lr}
 80001ca:	b08d      	sub	sp, #52	@ 0x34
 80001cc:	af02      	add	r7, sp, #8
 80001ce:	60b9      	str	r1, [r7, #8]
 80001d0:	4611      	mov	r1, r2
 80001d2:	461a      	mov	r2, r3
 80001d4:	4603      	mov	r3, r0
 80001d6:	73fb      	strb	r3, [r7, #15]
 80001d8:	460b      	mov	r3, r1
 80001da:	81bb      	strh	r3, [r7, #12]
 80001dc:	4613      	mov	r3, r2
 80001de:	80fb      	strh	r3, [r7, #6]
	if ((ch < 31) || (ch > 127)) return;
 80001e0:	7bfb      	ldrb	r3, [r7, #15]
 80001e2:	2b1e      	cmp	r3, #30
 80001e4:	d964      	bls.n	80002b0 <ILI9341_DrawChar+0xe8>
 80001e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80001ea:	2b00      	cmp	r3, #0
 80001ec:	db60      	blt.n	80002b0 <ILI9341_DrawChar+0xe8>

	uint8_t fOffset, fWidth, fHeight, fBPL;
	uint8_t *tempChar;

	fOffset = font[0];
 80001ee:	68bb      	ldr	r3, [r7, #8]
 80001f0:	781b      	ldrb	r3, [r3, #0]
 80001f2:	77fb      	strb	r3, [r7, #31]
	fWidth = font[1];
 80001f4:	68bb      	ldr	r3, [r7, #8]
 80001f6:	3301      	adds	r3, #1
 80001f8:	781b      	ldrb	r3, [r3, #0]
 80001fa:	77bb      	strb	r3, [r7, #30]
	fHeight = font[2];
 80001fc:	68bb      	ldr	r3, [r7, #8]
 80001fe:	3302      	adds	r3, #2
 8000200:	781b      	ldrb	r3, [r3, #0]
 8000202:	777b      	strb	r3, [r7, #29]
	fBPL = font[3];
 8000204:	68bb      	ldr	r3, [r7, #8]
 8000206:	3303      	adds	r3, #3
 8000208:	781b      	ldrb	r3, [r3, #0]
 800020a:	773b      	strb	r3, [r7, #28]

	tempChar = (uint8_t*)&font[((ch - 0x20) * fOffset) + 4]; /* Current Character = Meta + (Character Index * Offset) */
 800020c:	7bfb      	ldrb	r3, [r7, #15]
 800020e:	3b20      	subs	r3, #32
 8000210:	7ffa      	ldrb	r2, [r7, #31]
 8000212:	fb02 f303 	mul.w	r3, r2, r3
 8000216:	3304      	adds	r3, #4
 8000218:	68ba      	ldr	r2, [r7, #8]
 800021a:	4413      	add	r3, r2
 800021c:	61bb      	str	r3, [r7, #24]

	/* Clear background first */
	ILI9341_DrawRectangle(X, Y, fWidth, fHeight, bgcolor);
 800021e:	7fbb      	ldrb	r3, [r7, #30]
 8000220:	b29a      	uxth	r2, r3
 8000222:	7f7b      	ldrb	r3, [r7, #29]
 8000224:	b29c      	uxth	r4, r3
 8000226:	88f9      	ldrh	r1, [r7, #6]
 8000228:	89b8      	ldrh	r0, [r7, #12]
 800022a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800022c:	9300      	str	r3, [sp, #0]
 800022e:	4623      	mov	r3, r4
 8000230:	f000 fc2a 	bl	8000a88 <ILI9341_DrawRectangle>

	for (int j=0; j < fHeight; j++)
 8000234:	2300      	movs	r3, #0
 8000236:	627b      	str	r3, [r7, #36]	@ 0x24
 8000238:	e035      	b.n	80002a6 <ILI9341_DrawChar+0xde>
	{
		for (int i=0; i < fWidth; i++)
 800023a:	2300      	movs	r3, #0
 800023c:	623b      	str	r3, [r7, #32]
 800023e:	e02b      	b.n	8000298 <ILI9341_DrawChar+0xd0>
		{
			uint8_t z =  tempChar[fBPL * i + ((j & 0xF8) >> 3) + 1]; /* (j & 0xF8) >> 3, increase one by 8-bits */
 8000240:	7f3b      	ldrb	r3, [r7, #28]
 8000242:	6a3a      	ldr	r2, [r7, #32]
 8000244:	fb03 f202 	mul.w	r2, r3, r2
 8000248:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800024a:	10db      	asrs	r3, r3, #3
 800024c:	f003 031f 	and.w	r3, r3, #31
 8000250:	4413      	add	r3, r2
 8000252:	3301      	adds	r3, #1
 8000254:	69ba      	ldr	r2, [r7, #24]
 8000256:	4413      	add	r3, r2
 8000258:	781b      	ldrb	r3, [r3, #0]
 800025a:	75fb      	strb	r3, [r7, #23]
			uint8_t b = 1 << (j & 0x07);
 800025c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800025e:	f003 0307 	and.w	r3, r3, #7
 8000262:	2201      	movs	r2, #1
 8000264:	fa02 f303 	lsl.w	r3, r2, r3
 8000268:	75bb      	strb	r3, [r7, #22]
			if (( z & b ) != 0x00)
 800026a:	7dfa      	ldrb	r2, [r7, #23]
 800026c:	7dbb      	ldrb	r3, [r7, #22]
 800026e:	4013      	ands	r3, r2
 8000270:	b2db      	uxtb	r3, r3
 8000272:	2b00      	cmp	r3, #0
 8000274:	d00d      	beq.n	8000292 <ILI9341_DrawChar+0xca>
			{
				ILI9341_DrawPixel(X+i, Y+j, color);
 8000276:	6a3b      	ldr	r3, [r7, #32]
 8000278:	b29a      	uxth	r2, r3
 800027a:	89bb      	ldrh	r3, [r7, #12]
 800027c:	4413      	add	r3, r2
 800027e:	b298      	uxth	r0, r3
 8000280:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000282:	b29a      	uxth	r2, r3
 8000284:	88fb      	ldrh	r3, [r7, #6]
 8000286:	4413      	add	r3, r2
 8000288:	b29b      	uxth	r3, r3
 800028a:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 800028c:	4619      	mov	r1, r3
 800028e:	f000 fb95 	bl	80009bc <ILI9341_DrawPixel>
		for (int i=0; i < fWidth; i++)
 8000292:	6a3b      	ldr	r3, [r7, #32]
 8000294:	3301      	adds	r3, #1
 8000296:	623b      	str	r3, [r7, #32]
 8000298:	7fbb      	ldrb	r3, [r7, #30]
 800029a:	6a3a      	ldr	r2, [r7, #32]
 800029c:	429a      	cmp	r2, r3
 800029e:	dbcf      	blt.n	8000240 <ILI9341_DrawChar+0x78>
	for (int j=0; j < fHeight; j++)
 80002a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80002a2:	3301      	adds	r3, #1
 80002a4:	627b      	str	r3, [r7, #36]	@ 0x24
 80002a6:	7f7b      	ldrb	r3, [r7, #29]
 80002a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80002aa:	429a      	cmp	r2, r3
 80002ac:	dbc5      	blt.n	800023a <ILI9341_DrawChar+0x72>
 80002ae:	e000      	b.n	80002b2 <ILI9341_DrawChar+0xea>
	if ((ch < 31) || (ch > 127)) return;
 80002b0:	bf00      	nop
			}
		}
	}
}
 80002b2:	372c      	adds	r7, #44	@ 0x2c
 80002b4:	46bd      	mov	sp, r7
 80002b6:	bd90      	pop	{r4, r7, pc}

080002b8 <ILI9341_DrawText>:

void ILI9341_DrawText(char* str, const uint8_t font[], uint16_t X, uint16_t Y, uint16_t color, uint16_t bgcolor)
{
 80002b8:	b580      	push	{r7, lr}
 80002ba:	b08a      	sub	sp, #40	@ 0x28
 80002bc:	af02      	add	r7, sp, #8
 80002be:	60f8      	str	r0, [r7, #12]
 80002c0:	60b9      	str	r1, [r7, #8]
 80002c2:	4611      	mov	r1, r2
 80002c4:	461a      	mov	r2, r3
 80002c6:	460b      	mov	r3, r1
 80002c8:	80fb      	strh	r3, [r7, #6]
 80002ca:	4613      	mov	r3, r2
 80002cc:	80bb      	strh	r3, [r7, #4]
	uint8_t charWidth;			/* Width of character */
	uint8_t fOffset = font[0];	/* Offset of character */
 80002ce:	68bb      	ldr	r3, [r7, #8]
 80002d0:	781b      	ldrb	r3, [r3, #0]
 80002d2:	77fb      	strb	r3, [r7, #31]
	uint8_t fWidth = font[1];	/* Width of font */
 80002d4:	68bb      	ldr	r3, [r7, #8]
 80002d6:	3301      	adds	r3, #1
 80002d8:	781b      	ldrb	r3, [r3, #0]
 80002da:	77bb      	strb	r3, [r7, #30]

	while (*str)
 80002dc:	e02d      	b.n	800033a <ILI9341_DrawText+0x82>
	{
		ILI9341_DrawChar(*str, font, X, Y, color, bgcolor);
 80002de:	68fb      	ldr	r3, [r7, #12]
 80002e0:	7818      	ldrb	r0, [r3, #0]
 80002e2:	88b9      	ldrh	r1, [r7, #4]
 80002e4:	88fa      	ldrh	r2, [r7, #6]
 80002e6:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80002e8:	9301      	str	r3, [sp, #4]
 80002ea:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80002ec:	9300      	str	r3, [sp, #0]
 80002ee:	460b      	mov	r3, r1
 80002f0:	68b9      	ldr	r1, [r7, #8]
 80002f2:	f7ff ff69 	bl	80001c8 <ILI9341_DrawChar>

		/* Check character width and calculate proper position */
		uint8_t *tempChar = (uint8_t*)&font[((*str - 0x20) * fOffset) + 4];
 80002f6:	68fb      	ldr	r3, [r7, #12]
 80002f8:	781b      	ldrb	r3, [r3, #0]
 80002fa:	3b20      	subs	r3, #32
 80002fc:	7ffa      	ldrb	r2, [r7, #31]
 80002fe:	fb02 f303 	mul.w	r3, r2, r3
 8000302:	3304      	adds	r3, #4
 8000304:	68ba      	ldr	r2, [r7, #8]
 8000306:	4413      	add	r3, r2
 8000308:	61bb      	str	r3, [r7, #24]
		charWidth = tempChar[0];
 800030a:	69bb      	ldr	r3, [r7, #24]
 800030c:	781b      	ldrb	r3, [r3, #0]
 800030e:	75fb      	strb	r3, [r7, #23]

		if(charWidth + 2 < fWidth)
 8000310:	7dfb      	ldrb	r3, [r7, #23]
 8000312:	1c9a      	adds	r2, r3, #2
 8000314:	7fbb      	ldrb	r3, [r7, #30]
 8000316:	429a      	cmp	r2, r3
 8000318:	da07      	bge.n	800032a <ILI9341_DrawText+0x72>
		{
			/* If character width is smaller than font width */
			X += (charWidth + 2);
 800031a:	7dfb      	ldrb	r3, [r7, #23]
 800031c:	b29a      	uxth	r2, r3
 800031e:	88fb      	ldrh	r3, [r7, #6]
 8000320:	4413      	add	r3, r2
 8000322:	b29b      	uxth	r3, r3
 8000324:	3302      	adds	r3, #2
 8000326:	80fb      	strh	r3, [r7, #6]
 8000328:	e004      	b.n	8000334 <ILI9341_DrawText+0x7c>
		}
		else
		{
			X += fWidth;
 800032a:	7fbb      	ldrb	r3, [r7, #30]
 800032c:	b29a      	uxth	r2, r3
 800032e:	88fb      	ldrh	r3, [r7, #6]
 8000330:	4413      	add	r3, r2
 8000332:	80fb      	strh	r3, [r7, #6]
		}

		str++;
 8000334:	68fb      	ldr	r3, [r7, #12]
 8000336:	3301      	adds	r3, #1
 8000338:	60fb      	str	r3, [r7, #12]
	while (*str)
 800033a:	68fb      	ldr	r3, [r7, #12]
 800033c:	781b      	ldrb	r3, [r3, #0]
 800033e:	2b00      	cmp	r3, #0
 8000340:	d1cd      	bne.n	80002de <ILI9341_DrawText+0x26>
	}
}
 8000342:	bf00      	nop
 8000344:	bf00      	nop
 8000346:	3720      	adds	r7, #32
 8000348:	46bd      	mov	sp, r7
 800034a:	bd80      	pop	{r7, pc}

0800034c <HAL_SPI_TxCpltCallback>:

volatile uint16_t LCD_HEIGHT = ILI9341_SCREEN_HEIGHT;
volatile uint16_t LCD_WIDTH	 = ILI9341_SCREEN_WIDTH;

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800034c:	b580      	push	{r7, lr}
 800034e:	b082      	sub	sp, #8
 8000350:	af00      	add	r7, sp, #0
 8000352:	6078      	str	r0, [r7, #4]
  /* Deselect when Tx Complete */
  if(hspi == HSPI_INSTANCE)
 8000354:	687b      	ldr	r3, [r7, #4]
 8000356:	4a07      	ldr	r2, [pc, #28]	@ (8000374 <HAL_SPI_TxCpltCallback+0x28>)
 8000358:	4293      	cmp	r3, r2
 800035a:	d106      	bne.n	800036a <HAL_SPI_TxCpltCallback+0x1e>
  {
	  HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 800035c:	2201      	movs	r2, #1
 800035e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000362:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000366:	f001 fd39 	bl	8001ddc <HAL_GPIO_WritePin>
  }
}
 800036a:	bf00      	nop
 800036c:	3708      	adds	r7, #8
 800036e:	46bd      	mov	sp, r7
 8000370:	bd80      	pop	{r7, pc}
 8000372:	bf00      	nop
 8000374:	20000118 	.word	0x20000118

08000378 <ILI9341_SPI_Tx>:

static void ILI9341_SPI_Tx(uint8_t data)
{
 8000378:	b580      	push	{r7, lr}
 800037a:	b082      	sub	sp, #8
 800037c:	af00      	add	r7, sp, #0
 800037e:	4603      	mov	r3, r0
 8000380:	71fb      	strb	r3, [r7, #7]
	while(!__HAL_SPI_GET_FLAG(HSPI_INSTANCE, SPI_FLAG_TXE));
 8000382:	bf00      	nop
 8000384:	4b08      	ldr	r3, [pc, #32]	@ (80003a8 <ILI9341_SPI_Tx+0x30>)
 8000386:	681b      	ldr	r3, [r3, #0]
 8000388:	689b      	ldr	r3, [r3, #8]
 800038a:	f003 0302 	and.w	r3, r3, #2
 800038e:	2b02      	cmp	r3, #2
 8000390:	d1f8      	bne.n	8000384 <ILI9341_SPI_Tx+0xc>
	HAL_SPI_Transmit_DMA(HSPI_INSTANCE, &data, 1);
 8000392:	1dfb      	adds	r3, r7, #7
 8000394:	2201      	movs	r2, #1
 8000396:	4619      	mov	r1, r3
 8000398:	4803      	ldr	r0, [pc, #12]	@ (80003a8 <ILI9341_SPI_Tx+0x30>)
 800039a:	f003 fc03 	bl	8003ba4 <HAL_SPI_Transmit_DMA>
	//HAL_SPI_Transmit(HSPI_INSTANCE, &data, 1, 10);
}
 800039e:	bf00      	nop
 80003a0:	3708      	adds	r7, #8
 80003a2:	46bd      	mov	sp, r7
 80003a4:	bd80      	pop	{r7, pc}
 80003a6:	bf00      	nop
 80003a8:	20000118 	.word	0x20000118

080003ac <ILI9341_SPI_TxBuffer>:

static void ILI9341_SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 80003ac:	b580      	push	{r7, lr}
 80003ae:	b082      	sub	sp, #8
 80003b0:	af00      	add	r7, sp, #0
 80003b2:	6078      	str	r0, [r7, #4]
 80003b4:	460b      	mov	r3, r1
 80003b6:	807b      	strh	r3, [r7, #2]
	while(!__HAL_SPI_GET_FLAG(HSPI_INSTANCE, SPI_FLAG_TXE));
 80003b8:	bf00      	nop
 80003ba:	4b08      	ldr	r3, [pc, #32]	@ (80003dc <ILI9341_SPI_TxBuffer+0x30>)
 80003bc:	681b      	ldr	r3, [r3, #0]
 80003be:	689b      	ldr	r3, [r3, #8]
 80003c0:	f003 0302 	and.w	r3, r3, #2
 80003c4:	2b02      	cmp	r3, #2
 80003c6:	d1f8      	bne.n	80003ba <ILI9341_SPI_TxBuffer+0xe>
	HAL_SPI_Transmit_DMA(HSPI_INSTANCE, buffer, len);
 80003c8:	887b      	ldrh	r3, [r7, #2]
 80003ca:	461a      	mov	r2, r3
 80003cc:	6879      	ldr	r1, [r7, #4]
 80003ce:	4803      	ldr	r0, [pc, #12]	@ (80003dc <ILI9341_SPI_TxBuffer+0x30>)
 80003d0:	f003 fbe8 	bl	8003ba4 <HAL_SPI_Transmit_DMA>
	//HAL_SPI_Transmit(HSPI_INSTANCE, buffer, len, 10);
}
 80003d4:	bf00      	nop
 80003d6:	3708      	adds	r7, #8
 80003d8:	46bd      	mov	sp, r7
 80003da:	bd80      	pop	{r7, pc}
 80003dc:	20000118 	.word	0x20000118

080003e0 <ILI9341_WriteCommand>:

void ILI9341_WriteCommand(uint8_t cmd)
{
 80003e0:	b580      	push	{r7, lr}
 80003e2:	b082      	sub	sp, #8
 80003e4:	af00      	add	r7, sp, #0
 80003e6:	4603      	mov	r3, r0
 80003e8:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	//command
 80003ea:	2200      	movs	r2, #0
 80003ec:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80003f0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80003f4:	f001 fcf2 	bl	8001ddc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//select
 80003f8:	2200      	movs	r2, #0
 80003fa:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80003fe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000402:	f001 fceb 	bl	8001ddc <HAL_GPIO_WritePin>
	ILI9341_SPI_Tx(cmd);
 8000406:	79fb      	ldrb	r3, [r7, #7]
 8000408:	4618      	mov	r0, r3
 800040a:	f7ff ffb5 	bl	8000378 <ILI9341_SPI_Tx>
	//HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);	//deselect
}
 800040e:	bf00      	nop
 8000410:	3708      	adds	r7, #8
 8000412:	46bd      	mov	sp, r7
 8000414:	bd80      	pop	{r7, pc}

08000416 <ILI9341_WriteData>:

void ILI9341_WriteData(uint8_t data)
{
 8000416:	b580      	push	{r7, lr}
 8000418:	b082      	sub	sp, #8
 800041a:	af00      	add	r7, sp, #0
 800041c:	4603      	mov	r3, r0
 800041e:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	//data
 8000420:	2201      	movs	r2, #1
 8000422:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000426:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800042a:	f001 fcd7 	bl	8001ddc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//select
 800042e:	2200      	movs	r2, #0
 8000430:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000434:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000438:	f001 fcd0 	bl	8001ddc <HAL_GPIO_WritePin>
	ILI9341_SPI_Tx(data);
 800043c:	79fb      	ldrb	r3, [r7, #7]
 800043e:	4618      	mov	r0, r3
 8000440:	f7ff ff9a 	bl	8000378 <ILI9341_SPI_Tx>
	//HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);	//deselect
}
 8000444:	bf00      	nop
 8000446:	3708      	adds	r7, #8
 8000448:	46bd      	mov	sp, r7
 800044a:	bd80      	pop	{r7, pc}

0800044c <ILI9341_WriteBuffer>:

void ILI9341_WriteBuffer(uint8_t *buffer, uint16_t len)
{
 800044c:	b580      	push	{r7, lr}
 800044e:	b082      	sub	sp, #8
 8000450:	af00      	add	r7, sp, #0
 8000452:	6078      	str	r0, [r7, #4]
 8000454:	460b      	mov	r3, r1
 8000456:	807b      	strh	r3, [r7, #2]
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	//data
 8000458:	2201      	movs	r2, #1
 800045a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800045e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000462:	f001 fcbb 	bl	8001ddc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//select
 8000466:	2200      	movs	r2, #0
 8000468:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800046c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000470:	f001 fcb4 	bl	8001ddc <HAL_GPIO_WritePin>
	ILI9341_SPI_TxBuffer(buffer, len);
 8000474:	887b      	ldrh	r3, [r7, #2]
 8000476:	4619      	mov	r1, r3
 8000478:	6878      	ldr	r0, [r7, #4]
 800047a:	f7ff ff97 	bl	80003ac <ILI9341_SPI_TxBuffer>
	//HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);	//deselect
}
 800047e:	bf00      	nop
 8000480:	3708      	adds	r7, #8
 8000482:	46bd      	mov	sp, r7
 8000484:	bd80      	pop	{r7, pc}

08000486 <ILI9341_SetAddress>:

void ILI9341_SetAddress(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2)
{
 8000486:	b590      	push	{r4, r7, lr}
 8000488:	b085      	sub	sp, #20
 800048a:	af00      	add	r7, sp, #0
 800048c:	4604      	mov	r4, r0
 800048e:	4608      	mov	r0, r1
 8000490:	4611      	mov	r1, r2
 8000492:	461a      	mov	r2, r3
 8000494:	4623      	mov	r3, r4
 8000496:	80fb      	strh	r3, [r7, #6]
 8000498:	4603      	mov	r3, r0
 800049a:	80bb      	strh	r3, [r7, #4]
 800049c:	460b      	mov	r3, r1
 800049e:	807b      	strh	r3, [r7, #2]
 80004a0:	4613      	mov	r3, r2
 80004a2:	803b      	strh	r3, [r7, #0]
	uint8_t buffer[4];
	buffer[0] = x1 >> 8;
 80004a4:	88fb      	ldrh	r3, [r7, #6]
 80004a6:	0a1b      	lsrs	r3, r3, #8
 80004a8:	b29b      	uxth	r3, r3
 80004aa:	b2db      	uxtb	r3, r3
 80004ac:	733b      	strb	r3, [r7, #12]
	buffer[1] = x1;
 80004ae:	88fb      	ldrh	r3, [r7, #6]
 80004b0:	b2db      	uxtb	r3, r3
 80004b2:	737b      	strb	r3, [r7, #13]
	buffer[2] = x2 >> 8;
 80004b4:	887b      	ldrh	r3, [r7, #2]
 80004b6:	0a1b      	lsrs	r3, r3, #8
 80004b8:	b29b      	uxth	r3, r3
 80004ba:	b2db      	uxtb	r3, r3
 80004bc:	73bb      	strb	r3, [r7, #14]
	buffer[3] = x2;
 80004be:	887b      	ldrh	r3, [r7, #2]
 80004c0:	b2db      	uxtb	r3, r3
 80004c2:	73fb      	strb	r3, [r7, #15]

	ILI9341_WriteCommand(0x2A);
 80004c4:	202a      	movs	r0, #42	@ 0x2a
 80004c6:	f7ff ff8b 	bl	80003e0 <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(buffer, sizeof(buffer));
 80004ca:	f107 030c 	add.w	r3, r7, #12
 80004ce:	2104      	movs	r1, #4
 80004d0:	4618      	mov	r0, r3
 80004d2:	f7ff ffbb 	bl	800044c <ILI9341_WriteBuffer>

	buffer[0] = y1 >> 8;
 80004d6:	88bb      	ldrh	r3, [r7, #4]
 80004d8:	0a1b      	lsrs	r3, r3, #8
 80004da:	b29b      	uxth	r3, r3
 80004dc:	b2db      	uxtb	r3, r3
 80004de:	733b      	strb	r3, [r7, #12]
	buffer[1] = y1;
 80004e0:	88bb      	ldrh	r3, [r7, #4]
 80004e2:	b2db      	uxtb	r3, r3
 80004e4:	737b      	strb	r3, [r7, #13]
	buffer[2] = y2 >> 8;
 80004e6:	883b      	ldrh	r3, [r7, #0]
 80004e8:	0a1b      	lsrs	r3, r3, #8
 80004ea:	b29b      	uxth	r3, r3
 80004ec:	b2db      	uxtb	r3, r3
 80004ee:	73bb      	strb	r3, [r7, #14]
	buffer[3] = y2;
 80004f0:	883b      	ldrh	r3, [r7, #0]
 80004f2:	b2db      	uxtb	r3, r3
 80004f4:	73fb      	strb	r3, [r7, #15]

	ILI9341_WriteCommand(0x2B);
 80004f6:	202b      	movs	r0, #43	@ 0x2b
 80004f8:	f7ff ff72 	bl	80003e0 <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(buffer, sizeof(buffer));
 80004fc:	f107 030c 	add.w	r3, r7, #12
 8000500:	2104      	movs	r1, #4
 8000502:	4618      	mov	r0, r3
 8000504:	f7ff ffa2 	bl	800044c <ILI9341_WriteBuffer>

	ILI9341_WriteCommand(0x2C);
 8000508:	202c      	movs	r0, #44	@ 0x2c
 800050a:	f7ff ff69 	bl	80003e0 <ILI9341_WriteCommand>
}
 800050e:	bf00      	nop
 8000510:	3714      	adds	r7, #20
 8000512:	46bd      	mov	sp, r7
 8000514:	bd90      	pop	{r4, r7, pc}

08000516 <ILI9341_Reset>:

void ILI9341_Reset(void)
{
 8000516:	b580      	push	{r7, lr}
 8000518:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_RESET);	//Disable
 800051a:	2200      	movs	r2, #0
 800051c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000520:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000524:	f001 fc5a 	bl	8001ddc <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8000528:	200a      	movs	r0, #10
 800052a:	f001 f819 	bl	8001560 <HAL_Delay>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);		//Select
 800052e:	2200      	movs	r2, #0
 8000530:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000534:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000538:	f001 fc50 	bl	8001ddc <HAL_GPIO_WritePin>
	HAL_Delay(10);
 800053c:	200a      	movs	r0, #10
 800053e:	f001 f80f 	bl	8001560 <HAL_Delay>
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);		//Enable
 8000542:	2201      	movs	r2, #1
 8000544:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000548:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800054c:	f001 fc46 	bl	8001ddc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET); 		//Deselect
 8000550:	2201      	movs	r2, #1
 8000552:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000556:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800055a:	f001 fc3f 	bl	8001ddc <HAL_GPIO_WritePin>
}
 800055e:	bf00      	nop
 8000560:	bd80      	pop	{r7, pc}

08000562 <ILI9341_Enable>:

void ILI9341_Enable(void)
{
 8000562:	b580      	push	{r7, lr}
 8000564:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);		//Enable
 8000566:	2201      	movs	r2, #1
 8000568:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800056c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000570:	f001 fc34 	bl	8001ddc <HAL_GPIO_WritePin>
}
 8000574:	bf00      	nop
 8000576:	bd80      	pop	{r7, pc}

08000578 <ILI9341_Init>:

void ILI9341_Init(void)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	af00      	add	r7, sp, #0
	ILI9341_Enable();
 800057c:	f7ff fff1 	bl	8000562 <ILI9341_Enable>
	HAL_Delay(10);
 8000580:	200a      	movs	r0, #10
 8000582:	f000 ffed 	bl	8001560 <HAL_Delay>
	ILI9341_Reset();
 8000586:	f7ff ffc6 	bl	8000516 <ILI9341_Reset>

	//SOFTWARE RESET
	ILI9341_WriteCommand(0x01);
 800058a:	2001      	movs	r0, #1
 800058c:	f7ff ff28 	bl	80003e0 <ILI9341_WriteCommand>
	HAL_Delay(10);
 8000590:	200a      	movs	r0, #10
 8000592:	f000 ffe5 	bl	8001560 <HAL_Delay>

	//POWER CONTROL A
	ILI9341_WriteCommand(0xCB);
 8000596:	20cb      	movs	r0, #203	@ 0xcb
 8000598:	f7ff ff22 	bl	80003e0 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x39);
 800059c:	2039      	movs	r0, #57	@ 0x39
 800059e:	f7ff ff3a 	bl	8000416 <ILI9341_WriteData>
	ILI9341_WriteData(0x2C);
 80005a2:	202c      	movs	r0, #44	@ 0x2c
 80005a4:	f7ff ff37 	bl	8000416 <ILI9341_WriteData>
	ILI9341_WriteData(0x00);
 80005a8:	2000      	movs	r0, #0
 80005aa:	f7ff ff34 	bl	8000416 <ILI9341_WriteData>
	ILI9341_WriteData(0x34);
 80005ae:	2034      	movs	r0, #52	@ 0x34
 80005b0:	f7ff ff31 	bl	8000416 <ILI9341_WriteData>
	ILI9341_WriteData(0x02);
 80005b4:	2002      	movs	r0, #2
 80005b6:	f7ff ff2e 	bl	8000416 <ILI9341_WriteData>

	//POWER CONTROL B
	ILI9341_WriteCommand(0xCF);
 80005ba:	20cf      	movs	r0, #207	@ 0xcf
 80005bc:	f7ff ff10 	bl	80003e0 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 80005c0:	2000      	movs	r0, #0
 80005c2:	f7ff ff28 	bl	8000416 <ILI9341_WriteData>
	ILI9341_WriteData(0xC1);
 80005c6:	20c1      	movs	r0, #193	@ 0xc1
 80005c8:	f7ff ff25 	bl	8000416 <ILI9341_WriteData>
	ILI9341_WriteData(0x30);
 80005cc:	2030      	movs	r0, #48	@ 0x30
 80005ce:	f7ff ff22 	bl	8000416 <ILI9341_WriteData>

	//DRIVER TIMING CONTROL A
	ILI9341_WriteCommand(0xE8);
 80005d2:	20e8      	movs	r0, #232	@ 0xe8
 80005d4:	f7ff ff04 	bl	80003e0 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x85);
 80005d8:	2085      	movs	r0, #133	@ 0x85
 80005da:	f7ff ff1c 	bl	8000416 <ILI9341_WriteData>
	ILI9341_WriteData(0x00);
 80005de:	2000      	movs	r0, #0
 80005e0:	f7ff ff19 	bl	8000416 <ILI9341_WriteData>
	ILI9341_WriteData(0x78);
 80005e4:	2078      	movs	r0, #120	@ 0x78
 80005e6:	f7ff ff16 	bl	8000416 <ILI9341_WriteData>

	//DRIVER TIMING CONTROL B
	ILI9341_WriteCommand(0xEA);
 80005ea:	20ea      	movs	r0, #234	@ 0xea
 80005ec:	f7ff fef8 	bl	80003e0 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 80005f0:	2000      	movs	r0, #0
 80005f2:	f7ff ff10 	bl	8000416 <ILI9341_WriteData>
	ILI9341_WriteData(0x00);
 80005f6:	2000      	movs	r0, #0
 80005f8:	f7ff ff0d 	bl	8000416 <ILI9341_WriteData>

	//POWER ON SEQUENCE CONTROL
	ILI9341_WriteCommand(0xED);
 80005fc:	20ed      	movs	r0, #237	@ 0xed
 80005fe:	f7ff feef 	bl	80003e0 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x64);
 8000602:	2064      	movs	r0, #100	@ 0x64
 8000604:	f7ff ff07 	bl	8000416 <ILI9341_WriteData>
	ILI9341_WriteData(0x03);
 8000608:	2003      	movs	r0, #3
 800060a:	f7ff ff04 	bl	8000416 <ILI9341_WriteData>
	ILI9341_WriteData(0x12);
 800060e:	2012      	movs	r0, #18
 8000610:	f7ff ff01 	bl	8000416 <ILI9341_WriteData>
	ILI9341_WriteData(0x81);
 8000614:	2081      	movs	r0, #129	@ 0x81
 8000616:	f7ff fefe 	bl	8000416 <ILI9341_WriteData>

	//PUMP RATIO CONTROL
	ILI9341_WriteCommand(0xF7);
 800061a:	20f7      	movs	r0, #247	@ 0xf7
 800061c:	f7ff fee0 	bl	80003e0 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x20);
 8000620:	2020      	movs	r0, #32
 8000622:	f7ff fef8 	bl	8000416 <ILI9341_WriteData>

	//POWER CONTROL,VRH[5:0]
	ILI9341_WriteCommand(0xC0);
 8000626:	20c0      	movs	r0, #192	@ 0xc0
 8000628:	f7ff feda 	bl	80003e0 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x23);
 800062c:	2023      	movs	r0, #35	@ 0x23
 800062e:	f7ff fef2 	bl	8000416 <ILI9341_WriteData>

	//POWER CONTROL,SAP[2:0];BT[3:0]
	ILI9341_WriteCommand(0xC1);
 8000632:	20c1      	movs	r0, #193	@ 0xc1
 8000634:	f7ff fed4 	bl	80003e0 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x10);
 8000638:	2010      	movs	r0, #16
 800063a:	f7ff feec 	bl	8000416 <ILI9341_WriteData>

	//VCM CONTROL
	ILI9341_WriteCommand(0xC5);
 800063e:	20c5      	movs	r0, #197	@ 0xc5
 8000640:	f7ff fece 	bl	80003e0 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x3E);
 8000644:	203e      	movs	r0, #62	@ 0x3e
 8000646:	f7ff fee6 	bl	8000416 <ILI9341_WriteData>
	ILI9341_WriteData(0x28);
 800064a:	2028      	movs	r0, #40	@ 0x28
 800064c:	f7ff fee3 	bl	8000416 <ILI9341_WriteData>

	//VCM CONTROL 2
	ILI9341_WriteCommand(0xC7);
 8000650:	20c7      	movs	r0, #199	@ 0xc7
 8000652:	f7ff fec5 	bl	80003e0 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x86);
 8000656:	2086      	movs	r0, #134	@ 0x86
 8000658:	f7ff fedd 	bl	8000416 <ILI9341_WriteData>

	//MEMORY ACCESS CONTROL
	ILI9341_WriteCommand(0x36);
 800065c:	2036      	movs	r0, #54	@ 0x36
 800065e:	f7ff febf 	bl	80003e0 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x48);
 8000662:	2048      	movs	r0, #72	@ 0x48
 8000664:	f7ff fed7 	bl	8000416 <ILI9341_WriteData>

	//PIXEL FORMAT
	ILI9341_WriteCommand(0x3A);
 8000668:	203a      	movs	r0, #58	@ 0x3a
 800066a:	f7ff feb9 	bl	80003e0 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x55);
 800066e:	2055      	movs	r0, #85	@ 0x55
 8000670:	f7ff fed1 	bl	8000416 <ILI9341_WriteData>

	//FRAME RATIO CONTROL, STANDARD RGB COLOR
	ILI9341_WriteCommand(0xB1);
 8000674:	20b1      	movs	r0, #177	@ 0xb1
 8000676:	f7ff feb3 	bl	80003e0 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 800067a:	2000      	movs	r0, #0
 800067c:	f7ff fecb 	bl	8000416 <ILI9341_WriteData>
	ILI9341_WriteData(0x18);
 8000680:	2018      	movs	r0, #24
 8000682:	f7ff fec8 	bl	8000416 <ILI9341_WriteData>

	//DISPLAY FUNCTION CONTROL
	ILI9341_WriteCommand(0xB6);
 8000686:	20b6      	movs	r0, #182	@ 0xb6
 8000688:	f7ff feaa 	bl	80003e0 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x08);
 800068c:	2008      	movs	r0, #8
 800068e:	f7ff fec2 	bl	8000416 <ILI9341_WriteData>
	ILI9341_WriteData(0x82);
 8000692:	2082      	movs	r0, #130	@ 0x82
 8000694:	f7ff febf 	bl	8000416 <ILI9341_WriteData>
	ILI9341_WriteData(0x27);
 8000698:	2027      	movs	r0, #39	@ 0x27
 800069a:	f7ff febc 	bl	8000416 <ILI9341_WriteData>

	//3GAMMA FUNCTION DISABLE
	ILI9341_WriteCommand(0xF2);
 800069e:	20f2      	movs	r0, #242	@ 0xf2
 80006a0:	f7ff fe9e 	bl	80003e0 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 80006a4:	2000      	movs	r0, #0
 80006a6:	f7ff feb6 	bl	8000416 <ILI9341_WriteData>

	//GAMMA CURVE SELECTED
	ILI9341_WriteCommand(0x26);
 80006aa:	2026      	movs	r0, #38	@ 0x26
 80006ac:	f7ff fe98 	bl	80003e0 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x01);
 80006b0:	2001      	movs	r0, #1
 80006b2:	f7ff feb0 	bl	8000416 <ILI9341_WriteData>

	//POSITIVE GAMMA CORRECTION
	ILI9341_WriteCommand(0xE0);
 80006b6:	20e0      	movs	r0, #224	@ 0xe0
 80006b8:	f7ff fe92 	bl	80003e0 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x0F);
 80006bc:	200f      	movs	r0, #15
 80006be:	f7ff feaa 	bl	8000416 <ILI9341_WriteData>
	ILI9341_WriteData(0x31);
 80006c2:	2031      	movs	r0, #49	@ 0x31
 80006c4:	f7ff fea7 	bl	8000416 <ILI9341_WriteData>
	ILI9341_WriteData(0x2B);
 80006c8:	202b      	movs	r0, #43	@ 0x2b
 80006ca:	f7ff fea4 	bl	8000416 <ILI9341_WriteData>
	ILI9341_WriteData(0x0C);
 80006ce:	200c      	movs	r0, #12
 80006d0:	f7ff fea1 	bl	8000416 <ILI9341_WriteData>
	ILI9341_WriteData(0x0E);
 80006d4:	200e      	movs	r0, #14
 80006d6:	f7ff fe9e 	bl	8000416 <ILI9341_WriteData>
	ILI9341_WriteData(0x08);
 80006da:	2008      	movs	r0, #8
 80006dc:	f7ff fe9b 	bl	8000416 <ILI9341_WriteData>
	ILI9341_WriteData(0x4E);
 80006e0:	204e      	movs	r0, #78	@ 0x4e
 80006e2:	f7ff fe98 	bl	8000416 <ILI9341_WriteData>
	ILI9341_WriteData(0xF1);
 80006e6:	20f1      	movs	r0, #241	@ 0xf1
 80006e8:	f7ff fe95 	bl	8000416 <ILI9341_WriteData>
	ILI9341_WriteData(0x37);
 80006ec:	2037      	movs	r0, #55	@ 0x37
 80006ee:	f7ff fe92 	bl	8000416 <ILI9341_WriteData>
	ILI9341_WriteData(0x07);
 80006f2:	2007      	movs	r0, #7
 80006f4:	f7ff fe8f 	bl	8000416 <ILI9341_WriteData>
	ILI9341_WriteData(0x10);
 80006f8:	2010      	movs	r0, #16
 80006fa:	f7ff fe8c 	bl	8000416 <ILI9341_WriteData>
	ILI9341_WriteData(0x03);
 80006fe:	2003      	movs	r0, #3
 8000700:	f7ff fe89 	bl	8000416 <ILI9341_WriteData>
	ILI9341_WriteData(0x0E);
 8000704:	200e      	movs	r0, #14
 8000706:	f7ff fe86 	bl	8000416 <ILI9341_WriteData>
	ILI9341_WriteData(0x09);
 800070a:	2009      	movs	r0, #9
 800070c:	f7ff fe83 	bl	8000416 <ILI9341_WriteData>
	ILI9341_WriteData(0x00);
 8000710:	2000      	movs	r0, #0
 8000712:	f7ff fe80 	bl	8000416 <ILI9341_WriteData>

	//NEGATIVE GAMMA CORRECTION
	ILI9341_WriteCommand(0xE1);
 8000716:	20e1      	movs	r0, #225	@ 0xe1
 8000718:	f7ff fe62 	bl	80003e0 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 800071c:	2000      	movs	r0, #0
 800071e:	f7ff fe7a 	bl	8000416 <ILI9341_WriteData>
	ILI9341_WriteData(0x0E);
 8000722:	200e      	movs	r0, #14
 8000724:	f7ff fe77 	bl	8000416 <ILI9341_WriteData>
	ILI9341_WriteData(0x14);
 8000728:	2014      	movs	r0, #20
 800072a:	f7ff fe74 	bl	8000416 <ILI9341_WriteData>
	ILI9341_WriteData(0x03);
 800072e:	2003      	movs	r0, #3
 8000730:	f7ff fe71 	bl	8000416 <ILI9341_WriteData>
	ILI9341_WriteData(0x11);
 8000734:	2011      	movs	r0, #17
 8000736:	f7ff fe6e 	bl	8000416 <ILI9341_WriteData>
	ILI9341_WriteData(0x07);
 800073a:	2007      	movs	r0, #7
 800073c:	f7ff fe6b 	bl	8000416 <ILI9341_WriteData>
	ILI9341_WriteData(0x31);
 8000740:	2031      	movs	r0, #49	@ 0x31
 8000742:	f7ff fe68 	bl	8000416 <ILI9341_WriteData>
	ILI9341_WriteData(0xC1);
 8000746:	20c1      	movs	r0, #193	@ 0xc1
 8000748:	f7ff fe65 	bl	8000416 <ILI9341_WriteData>
	ILI9341_WriteData(0x48);
 800074c:	2048      	movs	r0, #72	@ 0x48
 800074e:	f7ff fe62 	bl	8000416 <ILI9341_WriteData>
	ILI9341_WriteData(0x08);
 8000752:	2008      	movs	r0, #8
 8000754:	f7ff fe5f 	bl	8000416 <ILI9341_WriteData>
	ILI9341_WriteData(0x0F);
 8000758:	200f      	movs	r0, #15
 800075a:	f7ff fe5c 	bl	8000416 <ILI9341_WriteData>
	ILI9341_WriteData(0x0C);
 800075e:	200c      	movs	r0, #12
 8000760:	f7ff fe59 	bl	8000416 <ILI9341_WriteData>
	ILI9341_WriteData(0x31);
 8000764:	2031      	movs	r0, #49	@ 0x31
 8000766:	f7ff fe56 	bl	8000416 <ILI9341_WriteData>
	ILI9341_WriteData(0x36);
 800076a:	2036      	movs	r0, #54	@ 0x36
 800076c:	f7ff fe53 	bl	8000416 <ILI9341_WriteData>
	ILI9341_WriteData(0x0F);
 8000770:	200f      	movs	r0, #15
 8000772:	f7ff fe50 	bl	8000416 <ILI9341_WriteData>

	//EXIT SLEEP
	ILI9341_WriteCommand(0x11);
 8000776:	2011      	movs	r0, #17
 8000778:	f7ff fe32 	bl	80003e0 <ILI9341_WriteCommand>
	HAL_Delay(100);
 800077c:	2064      	movs	r0, #100	@ 0x64
 800077e:	f000 feef 	bl	8001560 <HAL_Delay>

	//TURN ON DISPLAY
	ILI9341_WriteCommand(0x29);
 8000782:	2029      	movs	r0, #41	@ 0x29
 8000784:	f7ff fe2c 	bl	80003e0 <ILI9341_WriteCommand>

	//STARTING ROTATION
	//ILI9341_SetRotation(SCREEN_VERTICAL_1);
	ILI9341_SetRotation(SCREEN_HORIZONTAL_2);
 8000788:	2003      	movs	r0, #3
 800078a:	f000 f803 	bl	8000794 <ILI9341_SetRotation>
}
 800078e:	bf00      	nop
 8000790:	bd80      	pop	{r7, pc}
	...

08000794 <ILI9341_SetRotation>:

void ILI9341_SetRotation(uint8_t rotation)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	b082      	sub	sp, #8
 8000798:	af00      	add	r7, sp, #0
 800079a:	4603      	mov	r3, r0
 800079c:	71fb      	strb	r3, [r7, #7]
	ILI9341_WriteCommand(0x36);
 800079e:	2036      	movs	r0, #54	@ 0x36
 80007a0:	f7ff fe1e 	bl	80003e0 <ILI9341_WriteCommand>
	HAL_Delay(1);
 80007a4:	2001      	movs	r0, #1
 80007a6:	f000 fedb 	bl	8001560 <HAL_Delay>

	switch(rotation)
 80007aa:	79fb      	ldrb	r3, [r7, #7]
 80007ac:	2b03      	cmp	r3, #3
 80007ae:	d837      	bhi.n	8000820 <ILI9341_SetRotation+0x8c>
 80007b0:	a201      	add	r2, pc, #4	@ (adr r2, 80007b8 <ILI9341_SetRotation+0x24>)
 80007b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007b6:	bf00      	nop
 80007b8:	080007c9 	.word	0x080007c9
 80007bc:	080007df 	.word	0x080007df
 80007c0:	080007f5 	.word	0x080007f5
 80007c4:	0800080b 	.word	0x0800080b
	{
	case SCREEN_VERTICAL_1:
		ILI9341_WriteData(0x40);
 80007c8:	2040      	movs	r0, #64	@ 0x40
 80007ca:	f7ff fe24 	bl	8000416 <ILI9341_WriteData>
		LCD_WIDTH = 240;
 80007ce:	4b17      	ldr	r3, [pc, #92]	@ (800082c <ILI9341_SetRotation+0x98>)
 80007d0:	22f0      	movs	r2, #240	@ 0xf0
 80007d2:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 320;
 80007d4:	4b16      	ldr	r3, [pc, #88]	@ (8000830 <ILI9341_SetRotation+0x9c>)
 80007d6:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 80007da:	801a      	strh	r2, [r3, #0]
		break;
 80007dc:	e021      	b.n	8000822 <ILI9341_SetRotation+0x8e>
	case SCREEN_HORIZONTAL_1:
		ILI9341_WriteData(0x20);
 80007de:	2020      	movs	r0, #32
 80007e0:	f7ff fe19 	bl	8000416 <ILI9341_WriteData>
		LCD_WIDTH  = 320;
 80007e4:	4b11      	ldr	r3, [pc, #68]	@ (800082c <ILI9341_SetRotation+0x98>)
 80007e6:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 80007ea:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 240;
 80007ec:	4b10      	ldr	r3, [pc, #64]	@ (8000830 <ILI9341_SetRotation+0x9c>)
 80007ee:	22f0      	movs	r2, #240	@ 0xf0
 80007f0:	801a      	strh	r2, [r3, #0]
		break;
 80007f2:	e016      	b.n	8000822 <ILI9341_SetRotation+0x8e>
	case SCREEN_VERTICAL_2:
		ILI9341_WriteData(0x80);
 80007f4:	2080      	movs	r0, #128	@ 0x80
 80007f6:	f7ff fe0e 	bl	8000416 <ILI9341_WriteData>
		LCD_WIDTH  = 240;
 80007fa:	4b0c      	ldr	r3, [pc, #48]	@ (800082c <ILI9341_SetRotation+0x98>)
 80007fc:	22f0      	movs	r2, #240	@ 0xf0
 80007fe:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 320;
 8000800:	4b0b      	ldr	r3, [pc, #44]	@ (8000830 <ILI9341_SetRotation+0x9c>)
 8000802:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000806:	801a      	strh	r2, [r3, #0]
		break;
 8000808:	e00b      	b.n	8000822 <ILI9341_SetRotation+0x8e>
	case SCREEN_HORIZONTAL_2:
		ILI9341_WriteData(0x40|0x80|0x20);
 800080a:	20e0      	movs	r0, #224	@ 0xe0
 800080c:	f7ff fe03 	bl	8000416 <ILI9341_WriteData>
		LCD_WIDTH  = 320;
 8000810:	4b06      	ldr	r3, [pc, #24]	@ (800082c <ILI9341_SetRotation+0x98>)
 8000812:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000816:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 240;
 8000818:	4b05      	ldr	r3, [pc, #20]	@ (8000830 <ILI9341_SetRotation+0x9c>)
 800081a:	22f0      	movs	r2, #240	@ 0xf0
 800081c:	801a      	strh	r2, [r3, #0]
		break;
 800081e:	e000      	b.n	8000822 <ILI9341_SetRotation+0x8e>
	default:
		break;
 8000820:	bf00      	nop
	}
}
 8000822:	bf00      	nop
 8000824:	3708      	adds	r7, #8
 8000826:	46bd      	mov	sp, r7
 8000828:	bd80      	pop	{r7, pc}
 800082a:	bf00      	nop
 800082c:	20000002 	.word	0x20000002
 8000830:	20000000 	.word	0x20000000

08000834 <ILI9341_DrawColorBurst>:
	uint8_t buffer[2] = {color>>8, color};
	ILI9341_WriteBuffer(buffer, sizeof(buffer));
}

void ILI9341_DrawColorBurst(uint16_t color, uint32_t size)
{
 8000834:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000838:	b08d      	sub	sp, #52	@ 0x34
 800083a:	af00      	add	r7, sp, #0
 800083c:	4603      	mov	r3, r0
 800083e:	6039      	str	r1, [r7, #0]
 8000840:	80fb      	strh	r3, [r7, #6]
 8000842:	466b      	mov	r3, sp
 8000844:	461e      	mov	r6, r3
	uint32_t BufferSize = 0;
 8000846:	2300      	movs	r3, #0
 8000848:	62fb      	str	r3, [r7, #44]	@ 0x2c

	if((size*2) < BURST_MAX_SIZE)
 800084a:	683b      	ldr	r3, [r7, #0]
 800084c:	005b      	lsls	r3, r3, #1
 800084e:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000852:	d202      	bcs.n	800085a <ILI9341_DrawColorBurst+0x26>
	{
		BufferSize = size;
 8000854:	683b      	ldr	r3, [r7, #0]
 8000856:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000858:	e002      	b.n	8000860 <ILI9341_DrawColorBurst+0x2c>
	}
	else
	{
		BufferSize = BURST_MAX_SIZE;
 800085a:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800085e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	}

	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 8000860:	2201      	movs	r2, #1
 8000862:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000866:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800086a:	f001 fab7 	bl	8001ddc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 800086e:	2200      	movs	r2, #0
 8000870:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000874:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000878:	f001 fab0 	bl	8001ddc <HAL_GPIO_WritePin>

	uint8_t chifted = color>>8;
 800087c:	88fb      	ldrh	r3, [r7, #6]
 800087e:	0a1b      	lsrs	r3, r3, #8
 8000880:	b29b      	uxth	r3, r3
 8000882:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	uint8_t BurstBuffer[BufferSize];
 8000886:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8000888:	460b      	mov	r3, r1
 800088a:	3b01      	subs	r3, #1
 800088c:	61fb      	str	r3, [r7, #28]
 800088e:	2300      	movs	r3, #0
 8000890:	4688      	mov	r8, r1
 8000892:	4699      	mov	r9, r3
 8000894:	f04f 0200 	mov.w	r2, #0
 8000898:	f04f 0300 	mov.w	r3, #0
 800089c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80008a0:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80008a4:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80008a8:	2300      	movs	r3, #0
 80008aa:	460c      	mov	r4, r1
 80008ac:	461d      	mov	r5, r3
 80008ae:	f04f 0200 	mov.w	r2, #0
 80008b2:	f04f 0300 	mov.w	r3, #0
 80008b6:	00eb      	lsls	r3, r5, #3
 80008b8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80008bc:	00e2      	lsls	r2, r4, #3
 80008be:	1dcb      	adds	r3, r1, #7
 80008c0:	08db      	lsrs	r3, r3, #3
 80008c2:	00db      	lsls	r3, r3, #3
 80008c4:	ebad 0d03 	sub.w	sp, sp, r3
 80008c8:	466b      	mov	r3, sp
 80008ca:	3300      	adds	r3, #0
 80008cc:	61bb      	str	r3, [r7, #24]

	for(uint32_t j = 0; j < BufferSize; j+=2)
 80008ce:	2300      	movs	r3, #0
 80008d0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80008d2:	e00e      	b.n	80008f2 <ILI9341_DrawColorBurst+0xbe>
	{
		BurstBuffer[j] = chifted;
 80008d4:	69ba      	ldr	r2, [r7, #24]
 80008d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80008d8:	4413      	add	r3, r2
 80008da:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 80008de:	701a      	strb	r2, [r3, #0]
		BurstBuffer[j+1] = color;
 80008e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80008e2:	3301      	adds	r3, #1
 80008e4:	88fa      	ldrh	r2, [r7, #6]
 80008e6:	b2d1      	uxtb	r1, r2
 80008e8:	69ba      	ldr	r2, [r7, #24]
 80008ea:	54d1      	strb	r1, [r2, r3]
	for(uint32_t j = 0; j < BufferSize; j+=2)
 80008ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80008ee:	3302      	adds	r3, #2
 80008f0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80008f2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80008f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80008f6:	429a      	cmp	r2, r3
 80008f8:	d3ec      	bcc.n	80008d4 <ILI9341_DrawColorBurst+0xa0>
	}

	uint32_t SendingSize = size * 2;
 80008fa:	683b      	ldr	r3, [r7, #0]
 80008fc:	005b      	lsls	r3, r3, #1
 80008fe:	617b      	str	r3, [r7, #20]
	uint32_t SendingInBlock = SendingSize / BufferSize;
 8000900:	697a      	ldr	r2, [r7, #20]
 8000902:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000904:	fbb2 f3f3 	udiv	r3, r2, r3
 8000908:	613b      	str	r3, [r7, #16]
	uint32_t RemainderFromBlock = SendingSize % BufferSize;
 800090a:	697b      	ldr	r3, [r7, #20]
 800090c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800090e:	fbb3 f2f2 	udiv	r2, r3, r2
 8000912:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8000914:	fb01 f202 	mul.w	r2, r1, r2
 8000918:	1a9b      	subs	r3, r3, r2
 800091a:	60fb      	str	r3, [r7, #12]

	if(SendingInBlock != 0)
 800091c:	693b      	ldr	r3, [r7, #16]
 800091e:	2b00      	cmp	r3, #0
 8000920:	d010      	beq.n	8000944 <ILI9341_DrawColorBurst+0x110>
	{
		for(uint32_t j = 0; j < (SendingInBlock); j++)
 8000922:	2300      	movs	r3, #0
 8000924:	627b      	str	r3, [r7, #36]	@ 0x24
 8000926:	e009      	b.n	800093c <ILI9341_DrawColorBurst+0x108>
		{
			HAL_SPI_Transmit(HSPI_INSTANCE, BurstBuffer, BufferSize, 10);
 8000928:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800092a:	b29a      	uxth	r2, r3
 800092c:	230a      	movs	r3, #10
 800092e:	69b9      	ldr	r1, [r7, #24]
 8000930:	480e      	ldr	r0, [pc, #56]	@ (800096c <ILI9341_DrawColorBurst+0x138>)
 8000932:	f002 ffc2 	bl	80038ba <HAL_SPI_Transmit>
		for(uint32_t j = 0; j < (SendingInBlock); j++)
 8000936:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000938:	3301      	adds	r3, #1
 800093a:	627b      	str	r3, [r7, #36]	@ 0x24
 800093c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800093e:	693b      	ldr	r3, [r7, #16]
 8000940:	429a      	cmp	r2, r3
 8000942:	d3f1      	bcc.n	8000928 <ILI9341_DrawColorBurst+0xf4>
		}
	}

	HAL_SPI_Transmit(HSPI_INSTANCE, BurstBuffer, RemainderFromBlock, 10);
 8000944:	68fb      	ldr	r3, [r7, #12]
 8000946:	b29a      	uxth	r2, r3
 8000948:	230a      	movs	r3, #10
 800094a:	69b9      	ldr	r1, [r7, #24]
 800094c:	4807      	ldr	r0, [pc, #28]	@ (800096c <ILI9341_DrawColorBurst+0x138>)
 800094e:	f002 ffb4 	bl	80038ba <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8000952:	2201      	movs	r2, #1
 8000954:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000958:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800095c:	f001 fa3e 	bl	8001ddc <HAL_GPIO_WritePin>
 8000960:	46b5      	mov	sp, r6
}
 8000962:	bf00      	nop
 8000964:	3734      	adds	r7, #52	@ 0x34
 8000966:	46bd      	mov	sp, r7
 8000968:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800096c:	20000118 	.word	0x20000118

08000970 <ILI9341_FillScreen>:

void ILI9341_FillScreen(uint16_t color)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	b082      	sub	sp, #8
 8000974:	af00      	add	r7, sp, #0
 8000976:	4603      	mov	r3, r0
 8000978:	80fb      	strh	r3, [r7, #6]
	ILI9341_SetAddress(0, 0, LCD_WIDTH, LCD_HEIGHT);
 800097a:	4b0e      	ldr	r3, [pc, #56]	@ (80009b4 <ILI9341_FillScreen+0x44>)
 800097c:	881b      	ldrh	r3, [r3, #0]
 800097e:	b29a      	uxth	r2, r3
 8000980:	4b0d      	ldr	r3, [pc, #52]	@ (80009b8 <ILI9341_FillScreen+0x48>)
 8000982:	881b      	ldrh	r3, [r3, #0]
 8000984:	b29b      	uxth	r3, r3
 8000986:	2100      	movs	r1, #0
 8000988:	2000      	movs	r0, #0
 800098a:	f7ff fd7c 	bl	8000486 <ILI9341_SetAddress>
	ILI9341_DrawColorBurst(color, LCD_WIDTH*LCD_HEIGHT);
 800098e:	4b09      	ldr	r3, [pc, #36]	@ (80009b4 <ILI9341_FillScreen+0x44>)
 8000990:	881b      	ldrh	r3, [r3, #0]
 8000992:	b29b      	uxth	r3, r3
 8000994:	461a      	mov	r2, r3
 8000996:	4b08      	ldr	r3, [pc, #32]	@ (80009b8 <ILI9341_FillScreen+0x48>)
 8000998:	881b      	ldrh	r3, [r3, #0]
 800099a:	b29b      	uxth	r3, r3
 800099c:	fb02 f303 	mul.w	r3, r2, r3
 80009a0:	461a      	mov	r2, r3
 80009a2:	88fb      	ldrh	r3, [r7, #6]
 80009a4:	4611      	mov	r1, r2
 80009a6:	4618      	mov	r0, r3
 80009a8:	f7ff ff44 	bl	8000834 <ILI9341_DrawColorBurst>
}
 80009ac:	bf00      	nop
 80009ae:	3708      	adds	r7, #8
 80009b0:	46bd      	mov	sp, r7
 80009b2:	bd80      	pop	{r7, pc}
 80009b4:	20000002 	.word	0x20000002
 80009b8:	20000000 	.word	0x20000000

080009bc <ILI9341_DrawPixel>:

void ILI9341_DrawPixel(uint16_t x,uint16_t y,uint16_t color)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	b086      	sub	sp, #24
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	4603      	mov	r3, r0
 80009c4:	80fb      	strh	r3, [r7, #6]
 80009c6:	460b      	mov	r3, r1
 80009c8:	80bb      	strh	r3, [r7, #4]
 80009ca:	4613      	mov	r3, r2
 80009cc:	807b      	strh	r3, [r7, #2]
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 80009ce:	4b2c      	ldr	r3, [pc, #176]	@ (8000a80 <ILI9341_DrawPixel+0xc4>)
 80009d0:	881b      	ldrh	r3, [r3, #0]
 80009d2:	b29b      	uxth	r3, r3
 80009d4:	88fa      	ldrh	r2, [r7, #6]
 80009d6:	429a      	cmp	r2, r3
 80009d8:	d24d      	bcs.n	8000a76 <ILI9341_DrawPixel+0xba>
 80009da:	4b2a      	ldr	r3, [pc, #168]	@ (8000a84 <ILI9341_DrawPixel+0xc8>)
 80009dc:	881b      	ldrh	r3, [r3, #0]
 80009de:	b29b      	uxth	r3, r3
 80009e0:	88ba      	ldrh	r2, [r7, #4]
 80009e2:	429a      	cmp	r2, r3
 80009e4:	d247      	bcs.n	8000a76 <ILI9341_DrawPixel+0xba>

	uint8_t bufferX[4] = {x>>8, x, (x+1)>>8, (x+1)};
 80009e6:	88fb      	ldrh	r3, [r7, #6]
 80009e8:	0a1b      	lsrs	r3, r3, #8
 80009ea:	b29b      	uxth	r3, r3
 80009ec:	b2db      	uxtb	r3, r3
 80009ee:	753b      	strb	r3, [r7, #20]
 80009f0:	88fb      	ldrh	r3, [r7, #6]
 80009f2:	b2db      	uxtb	r3, r3
 80009f4:	757b      	strb	r3, [r7, #21]
 80009f6:	88fb      	ldrh	r3, [r7, #6]
 80009f8:	3301      	adds	r3, #1
 80009fa:	121b      	asrs	r3, r3, #8
 80009fc:	b2db      	uxtb	r3, r3
 80009fe:	75bb      	strb	r3, [r7, #22]
 8000a00:	88fb      	ldrh	r3, [r7, #6]
 8000a02:	b2db      	uxtb	r3, r3
 8000a04:	3301      	adds	r3, #1
 8000a06:	b2db      	uxtb	r3, r3
 8000a08:	75fb      	strb	r3, [r7, #23]
	uint8_t bufferY[4] = {y>>8, y, (y+1)>>8, (y+1)};
 8000a0a:	88bb      	ldrh	r3, [r7, #4]
 8000a0c:	0a1b      	lsrs	r3, r3, #8
 8000a0e:	b29b      	uxth	r3, r3
 8000a10:	b2db      	uxtb	r3, r3
 8000a12:	743b      	strb	r3, [r7, #16]
 8000a14:	88bb      	ldrh	r3, [r7, #4]
 8000a16:	b2db      	uxtb	r3, r3
 8000a18:	747b      	strb	r3, [r7, #17]
 8000a1a:	88bb      	ldrh	r3, [r7, #4]
 8000a1c:	3301      	adds	r3, #1
 8000a1e:	121b      	asrs	r3, r3, #8
 8000a20:	b2db      	uxtb	r3, r3
 8000a22:	74bb      	strb	r3, [r7, #18]
 8000a24:	88bb      	ldrh	r3, [r7, #4]
 8000a26:	b2db      	uxtb	r3, r3
 8000a28:	3301      	adds	r3, #1
 8000a2a:	b2db      	uxtb	r3, r3
 8000a2c:	74fb      	strb	r3, [r7, #19]
	uint8_t bufferC[2] = {color>>8, color};
 8000a2e:	887b      	ldrh	r3, [r7, #2]
 8000a30:	0a1b      	lsrs	r3, r3, #8
 8000a32:	b29b      	uxth	r3, r3
 8000a34:	b2db      	uxtb	r3, r3
 8000a36:	733b      	strb	r3, [r7, #12]
 8000a38:	887b      	ldrh	r3, [r7, #2]
 8000a3a:	b2db      	uxtb	r3, r3
 8000a3c:	737b      	strb	r3, [r7, #13]

	ILI9341_WriteCommand(0x2A);						//ADDRESS
 8000a3e:	202a      	movs	r0, #42	@ 0x2a
 8000a40:	f7ff fcce 	bl	80003e0 <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(bufferX, sizeof(bufferX));	//XDATA
 8000a44:	f107 0314 	add.w	r3, r7, #20
 8000a48:	2104      	movs	r1, #4
 8000a4a:	4618      	mov	r0, r3
 8000a4c:	f7ff fcfe 	bl	800044c <ILI9341_WriteBuffer>

	ILI9341_WriteCommand(0x2B);						//ADDRESS
 8000a50:	202b      	movs	r0, #43	@ 0x2b
 8000a52:	f7ff fcc5 	bl	80003e0 <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(bufferY, sizeof(bufferY));	//YDATA
 8000a56:	f107 0310 	add.w	r3, r7, #16
 8000a5a:	2104      	movs	r1, #4
 8000a5c:	4618      	mov	r0, r3
 8000a5e:	f7ff fcf5 	bl	800044c <ILI9341_WriteBuffer>

	ILI9341_WriteCommand(0x2C);						//ADDRESS
 8000a62:	202c      	movs	r0, #44	@ 0x2c
 8000a64:	f7ff fcbc 	bl	80003e0 <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(bufferC, sizeof(bufferC));	//COLOR
 8000a68:	f107 030c 	add.w	r3, r7, #12
 8000a6c:	2102      	movs	r1, #2
 8000a6e:	4618      	mov	r0, r3
 8000a70:	f7ff fcec 	bl	800044c <ILI9341_WriteBuffer>
 8000a74:	e000      	b.n	8000a78 <ILI9341_DrawPixel+0xbc>
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8000a76:	bf00      	nop
}
 8000a78:	3718      	adds	r7, #24
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	bd80      	pop	{r7, pc}
 8000a7e:	bf00      	nop
 8000a80:	20000002 	.word	0x20000002
 8000a84:	20000000 	.word	0x20000000

08000a88 <ILI9341_DrawRectangle>:

void ILI9341_DrawRectangle(uint16_t x, uint16_t y, uint16_t width, uint16_t height, uint16_t color)
{
 8000a88:	b590      	push	{r4, r7, lr}
 8000a8a:	b083      	sub	sp, #12
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	4604      	mov	r4, r0
 8000a90:	4608      	mov	r0, r1
 8000a92:	4611      	mov	r1, r2
 8000a94:	461a      	mov	r2, r3
 8000a96:	4623      	mov	r3, r4
 8000a98:	80fb      	strh	r3, [r7, #6]
 8000a9a:	4603      	mov	r3, r0
 8000a9c:	80bb      	strh	r3, [r7, #4]
 8000a9e:	460b      	mov	r3, r1
 8000aa0:	807b      	strh	r3, [r7, #2]
 8000aa2:	4613      	mov	r3, r2
 8000aa4:	803b      	strh	r3, [r7, #0]
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8000aa6:	4b24      	ldr	r3, [pc, #144]	@ (8000b38 <ILI9341_DrawRectangle+0xb0>)
 8000aa8:	881b      	ldrh	r3, [r3, #0]
 8000aaa:	b29b      	uxth	r3, r3
 8000aac:	88fa      	ldrh	r2, [r7, #6]
 8000aae:	429a      	cmp	r2, r3
 8000ab0:	d23d      	bcs.n	8000b2e <ILI9341_DrawRectangle+0xa6>
 8000ab2:	4b22      	ldr	r3, [pc, #136]	@ (8000b3c <ILI9341_DrawRectangle+0xb4>)
 8000ab4:	881b      	ldrh	r3, [r3, #0]
 8000ab6:	b29b      	uxth	r3, r3
 8000ab8:	88ba      	ldrh	r2, [r7, #4]
 8000aba:	429a      	cmp	r2, r3
 8000abc:	d237      	bcs.n	8000b2e <ILI9341_DrawRectangle+0xa6>

	if((x+width-1)>=LCD_WIDTH)
 8000abe:	88fa      	ldrh	r2, [r7, #6]
 8000ac0:	887b      	ldrh	r3, [r7, #2]
 8000ac2:	4413      	add	r3, r2
 8000ac4:	4a1c      	ldr	r2, [pc, #112]	@ (8000b38 <ILI9341_DrawRectangle+0xb0>)
 8000ac6:	8812      	ldrh	r2, [r2, #0]
 8000ac8:	b292      	uxth	r2, r2
 8000aca:	4293      	cmp	r3, r2
 8000acc:	dd05      	ble.n	8000ada <ILI9341_DrawRectangle+0x52>
	{
		width=LCD_WIDTH-x;
 8000ace:	4b1a      	ldr	r3, [pc, #104]	@ (8000b38 <ILI9341_DrawRectangle+0xb0>)
 8000ad0:	881b      	ldrh	r3, [r3, #0]
 8000ad2:	b29a      	uxth	r2, r3
 8000ad4:	88fb      	ldrh	r3, [r7, #6]
 8000ad6:	1ad3      	subs	r3, r2, r3
 8000ad8:	807b      	strh	r3, [r7, #2]
	}

	if((y+height-1)>=LCD_HEIGHT)
 8000ada:	88ba      	ldrh	r2, [r7, #4]
 8000adc:	883b      	ldrh	r3, [r7, #0]
 8000ade:	4413      	add	r3, r2
 8000ae0:	4a16      	ldr	r2, [pc, #88]	@ (8000b3c <ILI9341_DrawRectangle+0xb4>)
 8000ae2:	8812      	ldrh	r2, [r2, #0]
 8000ae4:	b292      	uxth	r2, r2
 8000ae6:	4293      	cmp	r3, r2
 8000ae8:	dd05      	ble.n	8000af6 <ILI9341_DrawRectangle+0x6e>
	{
		height=LCD_HEIGHT-y;
 8000aea:	4b14      	ldr	r3, [pc, #80]	@ (8000b3c <ILI9341_DrawRectangle+0xb4>)
 8000aec:	881b      	ldrh	r3, [r3, #0]
 8000aee:	b29a      	uxth	r2, r3
 8000af0:	88bb      	ldrh	r3, [r7, #4]
 8000af2:	1ad3      	subs	r3, r2, r3
 8000af4:	803b      	strh	r3, [r7, #0]
	}

	ILI9341_SetAddress(x, y, x+width-1, y+height-1);
 8000af6:	88fa      	ldrh	r2, [r7, #6]
 8000af8:	887b      	ldrh	r3, [r7, #2]
 8000afa:	4413      	add	r3, r2
 8000afc:	b29b      	uxth	r3, r3
 8000afe:	3b01      	subs	r3, #1
 8000b00:	b29c      	uxth	r4, r3
 8000b02:	88ba      	ldrh	r2, [r7, #4]
 8000b04:	883b      	ldrh	r3, [r7, #0]
 8000b06:	4413      	add	r3, r2
 8000b08:	b29b      	uxth	r3, r3
 8000b0a:	3b01      	subs	r3, #1
 8000b0c:	b29b      	uxth	r3, r3
 8000b0e:	88b9      	ldrh	r1, [r7, #4]
 8000b10:	88f8      	ldrh	r0, [r7, #6]
 8000b12:	4622      	mov	r2, r4
 8000b14:	f7ff fcb7 	bl	8000486 <ILI9341_SetAddress>
	ILI9341_DrawColorBurst(color, height*width);
 8000b18:	883b      	ldrh	r3, [r7, #0]
 8000b1a:	887a      	ldrh	r2, [r7, #2]
 8000b1c:	fb02 f303 	mul.w	r3, r2, r3
 8000b20:	461a      	mov	r2, r3
 8000b22:	8b3b      	ldrh	r3, [r7, #24]
 8000b24:	4611      	mov	r1, r2
 8000b26:	4618      	mov	r0, r3
 8000b28:	f7ff fe84 	bl	8000834 <ILI9341_DrawColorBurst>
 8000b2c:	e000      	b.n	8000b30 <ILI9341_DrawRectangle+0xa8>
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8000b2e:	bf00      	nop
}
 8000b30:	370c      	adds	r7, #12
 8000b32:	46bd      	mov	sp, r7
 8000b34:	bd90      	pop	{r4, r7, pc}
 8000b36:	bf00      	nop
 8000b38:	20000002 	.word	0x20000002
 8000b3c:	20000000 	.word	0x20000000

08000b40 <ILI9341_DrawHLine>:

void ILI9341_DrawHLine(uint16_t x, uint16_t y, uint16_t width, uint16_t color)
{
 8000b40:	b590      	push	{r4, r7, lr}
 8000b42:	b083      	sub	sp, #12
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	4604      	mov	r4, r0
 8000b48:	4608      	mov	r0, r1
 8000b4a:	4611      	mov	r1, r2
 8000b4c:	461a      	mov	r2, r3
 8000b4e:	4623      	mov	r3, r4
 8000b50:	80fb      	strh	r3, [r7, #6]
 8000b52:	4603      	mov	r3, r0
 8000b54:	80bb      	strh	r3, [r7, #4]
 8000b56:	460b      	mov	r3, r1
 8000b58:	807b      	strh	r3, [r7, #2]
 8000b5a:	4613      	mov	r3, r2
 8000b5c:	803b      	strh	r3, [r7, #0]
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8000b5e:	4b18      	ldr	r3, [pc, #96]	@ (8000bc0 <ILI9341_DrawHLine+0x80>)
 8000b60:	881b      	ldrh	r3, [r3, #0]
 8000b62:	b29b      	uxth	r3, r3
 8000b64:	88fa      	ldrh	r2, [r7, #6]
 8000b66:	429a      	cmp	r2, r3
 8000b68:	d225      	bcs.n	8000bb6 <ILI9341_DrawHLine+0x76>
 8000b6a:	4b16      	ldr	r3, [pc, #88]	@ (8000bc4 <ILI9341_DrawHLine+0x84>)
 8000b6c:	881b      	ldrh	r3, [r3, #0]
 8000b6e:	b29b      	uxth	r3, r3
 8000b70:	88ba      	ldrh	r2, [r7, #4]
 8000b72:	429a      	cmp	r2, r3
 8000b74:	d21f      	bcs.n	8000bb6 <ILI9341_DrawHLine+0x76>

	if((x+width-1)>=LCD_WIDTH)
 8000b76:	88fa      	ldrh	r2, [r7, #6]
 8000b78:	887b      	ldrh	r3, [r7, #2]
 8000b7a:	4413      	add	r3, r2
 8000b7c:	4a10      	ldr	r2, [pc, #64]	@ (8000bc0 <ILI9341_DrawHLine+0x80>)
 8000b7e:	8812      	ldrh	r2, [r2, #0]
 8000b80:	b292      	uxth	r2, r2
 8000b82:	4293      	cmp	r3, r2
 8000b84:	dd05      	ble.n	8000b92 <ILI9341_DrawHLine+0x52>
	{
		width=LCD_WIDTH-x;
 8000b86:	4b0e      	ldr	r3, [pc, #56]	@ (8000bc0 <ILI9341_DrawHLine+0x80>)
 8000b88:	881b      	ldrh	r3, [r3, #0]
 8000b8a:	b29a      	uxth	r2, r3
 8000b8c:	88fb      	ldrh	r3, [r7, #6]
 8000b8e:	1ad3      	subs	r3, r2, r3
 8000b90:	807b      	strh	r3, [r7, #2]
	}

	ILI9341_SetAddress(x, y, x+width-1, y);
 8000b92:	88fa      	ldrh	r2, [r7, #6]
 8000b94:	887b      	ldrh	r3, [r7, #2]
 8000b96:	4413      	add	r3, r2
 8000b98:	b29b      	uxth	r3, r3
 8000b9a:	3b01      	subs	r3, #1
 8000b9c:	b29a      	uxth	r2, r3
 8000b9e:	88bb      	ldrh	r3, [r7, #4]
 8000ba0:	88b9      	ldrh	r1, [r7, #4]
 8000ba2:	88f8      	ldrh	r0, [r7, #6]
 8000ba4:	f7ff fc6f 	bl	8000486 <ILI9341_SetAddress>
	ILI9341_DrawColorBurst(color, width);
 8000ba8:	887a      	ldrh	r2, [r7, #2]
 8000baa:	883b      	ldrh	r3, [r7, #0]
 8000bac:	4611      	mov	r1, r2
 8000bae:	4618      	mov	r0, r3
 8000bb0:	f7ff fe40 	bl	8000834 <ILI9341_DrawColorBurst>
 8000bb4:	e000      	b.n	8000bb8 <ILI9341_DrawHLine+0x78>
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8000bb6:	bf00      	nop
}
 8000bb8:	370c      	adds	r7, #12
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	bd90      	pop	{r4, r7, pc}
 8000bbe:	bf00      	nop
 8000bc0:	20000002 	.word	0x20000002
 8000bc4:	20000000 	.word	0x20000000

08000bc8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b082      	sub	sp, #8
 8000bcc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000bce:	4b14      	ldr	r3, [pc, #80]	@ (8000c20 <MX_DMA_Init+0x58>)
 8000bd0:	695b      	ldr	r3, [r3, #20]
 8000bd2:	4a13      	ldr	r2, [pc, #76]	@ (8000c20 <MX_DMA_Init+0x58>)
 8000bd4:	f043 0301 	orr.w	r3, r3, #1
 8000bd8:	6153      	str	r3, [r2, #20]
 8000bda:	4b11      	ldr	r3, [pc, #68]	@ (8000c20 <MX_DMA_Init+0x58>)
 8000bdc:	695b      	ldr	r3, [r3, #20]
 8000bde:	f003 0301 	and.w	r3, r3, #1
 8000be2:	607b      	str	r3, [r7, #4]
 8000be4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8000be6:	2200      	movs	r2, #0
 8000be8:	2100      	movs	r1, #0
 8000bea:	200c      	movs	r0, #12
 8000bec:	f000 fdb7 	bl	800175e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000bf0:	200c      	movs	r0, #12
 8000bf2:	f000 fdd0 	bl	8001796 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	2100      	movs	r1, #0
 8000bfa:	200d      	movs	r0, #13
 8000bfc:	f000 fdaf 	bl	800175e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000c00:	200d      	movs	r0, #13
 8000c02:	f000 fdc8 	bl	8001796 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8000c06:	2200      	movs	r2, #0
 8000c08:	2100      	movs	r1, #0
 8000c0a:	200f      	movs	r0, #15
 8000c0c:	f000 fda7 	bl	800175e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8000c10:	200f      	movs	r0, #15
 8000c12:	f000 fdc0 	bl	8001796 <HAL_NVIC_EnableIRQ>

}
 8000c16:	bf00      	nop
 8000c18:	3708      	adds	r7, #8
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	bd80      	pop	{r7, pc}
 8000c1e:	bf00      	nop
 8000c20:	40021000 	.word	0x40021000

08000c24 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b088      	sub	sp, #32
 8000c28:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c2a:	f107 030c 	add.w	r3, r7, #12
 8000c2e:	2200      	movs	r2, #0
 8000c30:	601a      	str	r2, [r3, #0]
 8000c32:	605a      	str	r2, [r3, #4]
 8000c34:	609a      	str	r2, [r3, #8]
 8000c36:	60da      	str	r2, [r3, #12]
 8000c38:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000c3a:	4b36      	ldr	r3, [pc, #216]	@ (8000d14 <MX_GPIO_Init+0xf0>)
 8000c3c:	695b      	ldr	r3, [r3, #20]
 8000c3e:	4a35      	ldr	r2, [pc, #212]	@ (8000d14 <MX_GPIO_Init+0xf0>)
 8000c40:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000c44:	6153      	str	r3, [r2, #20]
 8000c46:	4b33      	ldr	r3, [pc, #204]	@ (8000d14 <MX_GPIO_Init+0xf0>)
 8000c48:	695b      	ldr	r3, [r3, #20]
 8000c4a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000c4e:	60bb      	str	r3, [r7, #8]
 8000c50:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c52:	4b30      	ldr	r3, [pc, #192]	@ (8000d14 <MX_GPIO_Init+0xf0>)
 8000c54:	695b      	ldr	r3, [r3, #20]
 8000c56:	4a2f      	ldr	r2, [pc, #188]	@ (8000d14 <MX_GPIO_Init+0xf0>)
 8000c58:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c5c:	6153      	str	r3, [r2, #20]
 8000c5e:	4b2d      	ldr	r3, [pc, #180]	@ (8000d14 <MX_GPIO_Init+0xf0>)
 8000c60:	695b      	ldr	r3, [r3, #20]
 8000c62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c66:	607b      	str	r3, [r7, #4]
 8000c68:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c6a:	4b2a      	ldr	r3, [pc, #168]	@ (8000d14 <MX_GPIO_Init+0xf0>)
 8000c6c:	695b      	ldr	r3, [r3, #20]
 8000c6e:	4a29      	ldr	r2, [pc, #164]	@ (8000d14 <MX_GPIO_Init+0xf0>)
 8000c70:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000c74:	6153      	str	r3, [r2, #20]
 8000c76:	4b27      	ldr	r3, [pc, #156]	@ (8000d14 <MX_GPIO_Init+0xf0>)
 8000c78:	695b      	ldr	r3, [r3, #20]
 8000c7a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000c7e:	603b      	str	r3, [r7, #0]
 8000c80:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8000c82:	2201      	movs	r2, #1
 8000c84:	2140      	movs	r1, #64	@ 0x40
 8000c86:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c8a:	f001 f8a7 	bl	8001ddc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DISP_DC_Pin|DISP_RESET_Pin|DISP_CS_Pin, GPIO_PIN_RESET);
 8000c8e:	2200      	movs	r2, #0
 8000c90:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 8000c94:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c98:	f001 f8a0 	bl	8001ddc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	2108      	movs	r1, #8
 8000ca0:	481d      	ldr	r0, [pc, #116]	@ (8000d18 <MX_GPIO_Init+0xf4>)
 8000ca2:	f001 f89b 	bl	8001ddc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_Pin DISP_DC_Pin DISP_RESET_Pin DISP_CS_Pin */
  GPIO_InitStruct.Pin = LED_Pin|DISP_DC_Pin|DISP_RESET_Pin|DISP_CS_Pin;
 8000ca6:	f44f 63e8 	mov.w	r3, #1856	@ 0x740
 8000caa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cac:	2301      	movs	r3, #1
 8000cae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cb8:	f107 030c 	add.w	r3, r7, #12
 8000cbc:	4619      	mov	r1, r3
 8000cbe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000cc2:	f000 ff19 	bl	8001af8 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_Pin */
  GPIO_InitStruct.Pin = BTN_Pin;
 8000cc6:	2302      	movs	r3, #2
 8000cc8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000cca:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000cce:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000cd0:	2301      	movs	r3, #1
 8000cd2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN_GPIO_Port, &GPIO_InitStruct);
 8000cd4:	f107 030c 	add.w	r3, r7, #12
 8000cd8:	4619      	mov	r1, r3
 8000cda:	480f      	ldr	r0, [pc, #60]	@ (8000d18 <MX_GPIO_Init+0xf4>)
 8000cdc:	f000 ff0c 	bl	8001af8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 8000ce0:	2308      	movs	r3, #8
 8000ce2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ce4:	2301      	movs	r3, #1
 8000ce6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ce8:	2300      	movs	r3, #0
 8000cea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cec:	2300      	movs	r3, #0
 8000cee:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8000cf0:	f107 030c 	add.w	r3, r7, #12
 8000cf4:	4619      	mov	r1, r3
 8000cf6:	4808      	ldr	r0, [pc, #32]	@ (8000d18 <MX_GPIO_Init+0xf4>)
 8000cf8:	f000 fefe 	bl	8001af8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	2100      	movs	r1, #0
 8000d00:	2007      	movs	r0, #7
 8000d02:	f000 fd2c 	bl	800175e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8000d06:	2007      	movs	r0, #7
 8000d08:	f000 fd45 	bl	8001796 <HAL_NVIC_EnableIRQ>

}
 8000d0c:	bf00      	nop
 8000d0e:	3720      	adds	r7, #32
 8000d10:	46bd      	mov	sp, r7
 8000d12:	bd80      	pop	{r7, pc}
 8000d14:	40021000 	.word	0x40021000
 8000d18:	48000400 	.word	0x48000400

08000d1c <MX_I2C1_Init>:
DMA_HandleTypeDef hdma_i2c1_rx;
DMA_HandleTypeDef hdma_i2c1_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000d20:	4b1b      	ldr	r3, [pc, #108]	@ (8000d90 <MX_I2C1_Init+0x74>)
 8000d22:	4a1c      	ldr	r2, [pc, #112]	@ (8000d94 <MX_I2C1_Init+0x78>)
 8000d24:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00201D2B;
 8000d26:	4b1a      	ldr	r3, [pc, #104]	@ (8000d90 <MX_I2C1_Init+0x74>)
 8000d28:	4a1b      	ldr	r2, [pc, #108]	@ (8000d98 <MX_I2C1_Init+0x7c>)
 8000d2a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000d2c:	4b18      	ldr	r3, [pc, #96]	@ (8000d90 <MX_I2C1_Init+0x74>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000d32:	4b17      	ldr	r3, [pc, #92]	@ (8000d90 <MX_I2C1_Init+0x74>)
 8000d34:	2201      	movs	r2, #1
 8000d36:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000d38:	4b15      	ldr	r3, [pc, #84]	@ (8000d90 <MX_I2C1_Init+0x74>)
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000d3e:	4b14      	ldr	r3, [pc, #80]	@ (8000d90 <MX_I2C1_Init+0x74>)
 8000d40:	2200      	movs	r2, #0
 8000d42:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000d44:	4b12      	ldr	r3, [pc, #72]	@ (8000d90 <MX_I2C1_Init+0x74>)
 8000d46:	2200      	movs	r2, #0
 8000d48:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000d4a:	4b11      	ldr	r3, [pc, #68]	@ (8000d90 <MX_I2C1_Init+0x74>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000d50:	4b0f      	ldr	r3, [pc, #60]	@ (8000d90 <MX_I2C1_Init+0x74>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000d56:	480e      	ldr	r0, [pc, #56]	@ (8000d90 <MX_I2C1_Init+0x74>)
 8000d58:	f001 f895 	bl	8001e86 <HAL_I2C_Init>
 8000d5c:	4603      	mov	r3, r0
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d001      	beq.n	8000d66 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000d62:	f000 f973 	bl	800104c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000d66:	2100      	movs	r1, #0
 8000d68:	4809      	ldr	r0, [pc, #36]	@ (8000d90 <MX_I2C1_Init+0x74>)
 8000d6a:	f001 f927 	bl	8001fbc <HAL_I2CEx_ConfigAnalogFilter>
 8000d6e:	4603      	mov	r3, r0
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d001      	beq.n	8000d78 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000d74:	f000 f96a 	bl	800104c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000d78:	2100      	movs	r1, #0
 8000d7a:	4805      	ldr	r0, [pc, #20]	@ (8000d90 <MX_I2C1_Init+0x74>)
 8000d7c:	f001 f969 	bl	8002052 <HAL_I2CEx_ConfigDigitalFilter>
 8000d80:	4603      	mov	r3, r0
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d001      	beq.n	8000d8a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000d86:	f000 f961 	bl	800104c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000d8a:	bf00      	nop
 8000d8c:	bd80      	pop	{r7, pc}
 8000d8e:	bf00      	nop
 8000d90:	20000030 	.word	0x20000030
 8000d94:	40005400 	.word	0x40005400
 8000d98:	00201d2b 	.word	0x00201d2b

08000d9c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b08a      	sub	sp, #40	@ 0x28
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000da4:	f107 0314 	add.w	r3, r7, #20
 8000da8:	2200      	movs	r2, #0
 8000daa:	601a      	str	r2, [r3, #0]
 8000dac:	605a      	str	r2, [r3, #4]
 8000dae:	609a      	str	r2, [r3, #8]
 8000db0:	60da      	str	r2, [r3, #12]
 8000db2:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	4a43      	ldr	r2, [pc, #268]	@ (8000ec8 <HAL_I2C_MspInit+0x12c>)
 8000dba:	4293      	cmp	r3, r2
 8000dbc:	d17f      	bne.n	8000ebe <HAL_I2C_MspInit+0x122>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dbe:	4b43      	ldr	r3, [pc, #268]	@ (8000ecc <HAL_I2C_MspInit+0x130>)
 8000dc0:	695b      	ldr	r3, [r3, #20]
 8000dc2:	4a42      	ldr	r2, [pc, #264]	@ (8000ecc <HAL_I2C_MspInit+0x130>)
 8000dc4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000dc8:	6153      	str	r3, [r2, #20]
 8000dca:	4b40      	ldr	r3, [pc, #256]	@ (8000ecc <HAL_I2C_MspInit+0x130>)
 8000dcc:	695b      	ldr	r3, [r3, #20]
 8000dce:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000dd2:	613b      	str	r3, [r7, #16]
 8000dd4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000dd6:	23c0      	movs	r3, #192	@ 0xc0
 8000dd8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000dda:	2312      	movs	r3, #18
 8000ddc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dde:	2300      	movs	r3, #0
 8000de0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000de2:	2303      	movs	r3, #3
 8000de4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000de6:	2304      	movs	r3, #4
 8000de8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dea:	f107 0314 	add.w	r3, r7, #20
 8000dee:	4619      	mov	r1, r3
 8000df0:	4837      	ldr	r0, [pc, #220]	@ (8000ed0 <HAL_I2C_MspInit+0x134>)
 8000df2:	f000 fe81 	bl	8001af8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000df6:	4b35      	ldr	r3, [pc, #212]	@ (8000ecc <HAL_I2C_MspInit+0x130>)
 8000df8:	69db      	ldr	r3, [r3, #28]
 8000dfa:	4a34      	ldr	r2, [pc, #208]	@ (8000ecc <HAL_I2C_MspInit+0x130>)
 8000dfc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000e00:	61d3      	str	r3, [r2, #28]
 8000e02:	4b32      	ldr	r3, [pc, #200]	@ (8000ecc <HAL_I2C_MspInit+0x130>)
 8000e04:	69db      	ldr	r3, [r3, #28]
 8000e06:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000e0a:	60fb      	str	r3, [r7, #12]
 8000e0c:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel5;
 8000e0e:	4b31      	ldr	r3, [pc, #196]	@ (8000ed4 <HAL_I2C_MspInit+0x138>)
 8000e10:	4a31      	ldr	r2, [pc, #196]	@ (8000ed8 <HAL_I2C_MspInit+0x13c>)
 8000e12:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000e14:	4b2f      	ldr	r3, [pc, #188]	@ (8000ed4 <HAL_I2C_MspInit+0x138>)
 8000e16:	2200      	movs	r2, #0
 8000e18:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e1a:	4b2e      	ldr	r3, [pc, #184]	@ (8000ed4 <HAL_I2C_MspInit+0x138>)
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000e20:	4b2c      	ldr	r3, [pc, #176]	@ (8000ed4 <HAL_I2C_MspInit+0x138>)
 8000e22:	2280      	movs	r2, #128	@ 0x80
 8000e24:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000e26:	4b2b      	ldr	r3, [pc, #172]	@ (8000ed4 <HAL_I2C_MspInit+0x138>)
 8000e28:	2200      	movs	r2, #0
 8000e2a:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000e2c:	4b29      	ldr	r3, [pc, #164]	@ (8000ed4 <HAL_I2C_MspInit+0x138>)
 8000e2e:	2200      	movs	r2, #0
 8000e30:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8000e32:	4b28      	ldr	r3, [pc, #160]	@ (8000ed4 <HAL_I2C_MspInit+0x138>)
 8000e34:	2200      	movs	r2, #0
 8000e36:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000e38:	4b26      	ldr	r3, [pc, #152]	@ (8000ed4 <HAL_I2C_MspInit+0x138>)
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8000e3e:	4825      	ldr	r0, [pc, #148]	@ (8000ed4 <HAL_I2C_MspInit+0x138>)
 8000e40:	f000 fcc3 	bl	80017ca <HAL_DMA_Init>
 8000e44:	4603      	mov	r3, r0
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d001      	beq.n	8000e4e <HAL_I2C_MspInit+0xb2>
    {
      Error_Handler();
 8000e4a:	f000 f8ff 	bl	800104c <Error_Handler>
    }

    __HAL_DMA_REMAP_CHANNEL_ENABLE(HAL_REMAPDMA_I2C1_RX_DMA1_CH5);
 8000e4e:	4b23      	ldr	r3, [pc, #140]	@ (8000edc <HAL_I2C_MspInit+0x140>)
 8000e50:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000e52:	4a22      	ldr	r2, [pc, #136]	@ (8000edc <HAL_I2C_MspInit+0x140>)
 8000e54:	f043 0320 	orr.w	r3, r3, #32
 8000e58:	6513      	str	r3, [r2, #80]	@ 0x50

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	4a1d      	ldr	r2, [pc, #116]	@ (8000ed4 <HAL_I2C_MspInit+0x138>)
 8000e5e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000e60:	4a1c      	ldr	r2, [pc, #112]	@ (8000ed4 <HAL_I2C_MspInit+0x138>)
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	6253      	str	r3, [r2, #36]	@ 0x24

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel2;
 8000e66:	4b1e      	ldr	r3, [pc, #120]	@ (8000ee0 <HAL_I2C_MspInit+0x144>)
 8000e68:	4a1e      	ldr	r2, [pc, #120]	@ (8000ee4 <HAL_I2C_MspInit+0x148>)
 8000e6a:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000e6c:	4b1c      	ldr	r3, [pc, #112]	@ (8000ee0 <HAL_I2C_MspInit+0x144>)
 8000e6e:	2210      	movs	r2, #16
 8000e70:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e72:	4b1b      	ldr	r3, [pc, #108]	@ (8000ee0 <HAL_I2C_MspInit+0x144>)
 8000e74:	2200      	movs	r2, #0
 8000e76:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000e78:	4b19      	ldr	r3, [pc, #100]	@ (8000ee0 <HAL_I2C_MspInit+0x144>)
 8000e7a:	2280      	movs	r2, #128	@ 0x80
 8000e7c:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000e7e:	4b18      	ldr	r3, [pc, #96]	@ (8000ee0 <HAL_I2C_MspInit+0x144>)
 8000e80:	2200      	movs	r2, #0
 8000e82:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000e84:	4b16      	ldr	r3, [pc, #88]	@ (8000ee0 <HAL_I2C_MspInit+0x144>)
 8000e86:	2200      	movs	r2, #0
 8000e88:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8000e8a:	4b15      	ldr	r3, [pc, #84]	@ (8000ee0 <HAL_I2C_MspInit+0x144>)
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000e90:	4b13      	ldr	r3, [pc, #76]	@ (8000ee0 <HAL_I2C_MspInit+0x144>)
 8000e92:	2200      	movs	r2, #0
 8000e94:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8000e96:	4812      	ldr	r0, [pc, #72]	@ (8000ee0 <HAL_I2C_MspInit+0x144>)
 8000e98:	f000 fc97 	bl	80017ca <HAL_DMA_Init>
 8000e9c:	4603      	mov	r3, r0
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d001      	beq.n	8000ea6 <HAL_I2C_MspInit+0x10a>
    {
      Error_Handler();
 8000ea2:	f000 f8d3 	bl	800104c <Error_Handler>
    }

    __HAL_DMA_REMAP_CHANNEL_ENABLE(HAL_REMAPDMA_I2C1_TX_DMA1_CH2);
 8000ea6:	4b0d      	ldr	r3, [pc, #52]	@ (8000edc <HAL_I2C_MspInit+0x140>)
 8000ea8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000eaa:	4a0c      	ldr	r2, [pc, #48]	@ (8000edc <HAL_I2C_MspInit+0x140>)
 8000eac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000eb0:	6513      	str	r3, [r2, #80]	@ 0x50

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	4a0a      	ldr	r2, [pc, #40]	@ (8000ee0 <HAL_I2C_MspInit+0x144>)
 8000eb6:	639a      	str	r2, [r3, #56]	@ 0x38
 8000eb8:	4a09      	ldr	r2, [pc, #36]	@ (8000ee0 <HAL_I2C_MspInit+0x144>)
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000ebe:	bf00      	nop
 8000ec0:	3728      	adds	r7, #40	@ 0x28
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	bd80      	pop	{r7, pc}
 8000ec6:	bf00      	nop
 8000ec8:	40005400 	.word	0x40005400
 8000ecc:	40021000 	.word	0x40021000
 8000ed0:	48000400 	.word	0x48000400
 8000ed4:	20000084 	.word	0x20000084
 8000ed8:	40020058 	.word	0x40020058
 8000edc:	40010000 	.word	0x40010000
 8000ee0:	200000c8 	.word	0x200000c8
 8000ee4:	4002001c 	.word	0x4002001c

08000ee8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b082      	sub	sp, #8
 8000eec:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000eee:	f000 fad1 	bl	8001494 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ef2:	f000 f859 	bl	8000fa8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ef6:	f7ff fe95 	bl	8000c24 <MX_GPIO_Init>
  MX_DMA_Init();
 8000efa:	f7ff fe65 	bl	8000bc8 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000efe:	f000 fa2b 	bl	8001358 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8000f02:	f000 f8a9 	bl	8001058 <MX_SPI1_Init>
  MX_I2C1_Init();
 8000f06:	f7ff ff09 	bl	8000d1c <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  ILI9341_Reset();
 8000f0a:	f7ff fb04 	bl	8000516 <ILI9341_Reset>
  HAL_Delay(10);
 8000f0e:	200a      	movs	r0, #10
 8000f10:	f000 fb26 	bl	8001560 <HAL_Delay>
  ILI9341_Init();
 8000f14:	f7ff fb30 	bl	8000578 <ILI9341_Init>
  HAL_Delay(50);
 8000f18:	2032      	movs	r0, #50	@ 0x32
 8000f1a:	f000 fb21 	bl	8001560 <HAL_Delay>


  HAL_Delay(100);
 8000f1e:	2064      	movs	r0, #100	@ 0x64
 8000f20:	f000 fb1e 	bl	8001560 <HAL_Delay>
  ILI9341_FillScreen(BLACK); //fill whole screen with black color
 8000f24:	2000      	movs	r0, #0
 8000f26:	f7ff fd23 	bl	8000970 <ILI9341_FillScreen>
  ILI9341_DrawHLine(0, 10, 310, RED);
 8000f2a:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8000f2e:	f44f 729b 	mov.w	r2, #310	@ 0x136
 8000f32:	210a      	movs	r1, #10
 8000f34:	2000      	movs	r0, #0
 8000f36:	f7ff fe03 	bl	8000b40 <ILI9341_DrawHLine>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if (screen_status) {
 8000f3a:	4b16      	ldr	r3, [pc, #88]	@ (8000f94 <main+0xac>)
 8000f3c:	f993 3000 	ldrsb.w	r3, [r3]
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d01e      	beq.n	8000f82 <main+0x9a>
		  pressure++;
 8000f44:	4b14      	ldr	r3, [pc, #80]	@ (8000f98 <main+0xb0>)
 8000f46:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f4a:	b29b      	uxth	r3, r3
 8000f4c:	3301      	adds	r3, #1
 8000f4e:	b29b      	uxth	r3, r3
 8000f50:	b21a      	sxth	r2, r3
 8000f52:	4b11      	ldr	r3, [pc, #68]	@ (8000f98 <main+0xb0>)
 8000f54:	801a      	strh	r2, [r3, #0]
		  digit3_to_ascii(pressure, string_buf);
 8000f56:	4b10      	ldr	r3, [pc, #64]	@ (8000f98 <main+0xb0>)
 8000f58:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f5c:	b29b      	uxth	r3, r3
 8000f5e:	490f      	ldr	r1, [pc, #60]	@ (8000f9c <main+0xb4>)
 8000f60:	4618      	mov	r0, r3
 8000f62:	f000 f9b3 	bl	80012cc <digit3_to_ascii>
		  ILI9341_DrawText(string_buf, FONT4, 190, 95, WHITE, BLACK);
 8000f66:	2300      	movs	r3, #0
 8000f68:	9301      	str	r3, [sp, #4]
 8000f6a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000f6e:	9300      	str	r3, [sp, #0]
 8000f70:	235f      	movs	r3, #95	@ 0x5f
 8000f72:	22be      	movs	r2, #190	@ 0xbe
 8000f74:	490a      	ldr	r1, [pc, #40]	@ (8000fa0 <main+0xb8>)
 8000f76:	4809      	ldr	r0, [pc, #36]	@ (8000f9c <main+0xb4>)
 8000f78:	f7ff f99e 	bl	80002b8 <ILI9341_DrawText>
		  screen_status = 0;
 8000f7c:	4b05      	ldr	r3, [pc, #20]	@ (8000f94 <main+0xac>)
 8000f7e:	2200      	movs	r2, #0
 8000f80:	701a      	strb	r2, [r3, #0]

	  //HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
	  //HAL_Delay(500);
	  //HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
	  //HAL_Delay(500);
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3);
 8000f82:	2108      	movs	r1, #8
 8000f84:	4807      	ldr	r0, [pc, #28]	@ (8000fa4 <main+0xbc>)
 8000f86:	f000 ff41 	bl	8001e0c <HAL_GPIO_TogglePin>
	  HAL_Delay(500);
 8000f8a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000f8e:	f000 fae7 	bl	8001560 <HAL_Delay>
	  if (screen_status) {
 8000f92:	e7d2      	b.n	8000f3a <main+0x52>
 8000f94:	2000010c 	.word	0x2000010c
 8000f98:	20000004 	.word	0x20000004
 8000f9c:	20000110 	.word	0x20000110
 8000fa0:	08004928 	.word	0x08004928
 8000fa4:	48000400 	.word	0x48000400

08000fa8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b096      	sub	sp, #88	@ 0x58
 8000fac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fae:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000fb2:	2228      	movs	r2, #40	@ 0x28
 8000fb4:	2100      	movs	r1, #0
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	f003 fc7d 	bl	80048b6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fbc:	f107 031c 	add.w	r3, r7, #28
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	601a      	str	r2, [r3, #0]
 8000fc4:	605a      	str	r2, [r3, #4]
 8000fc6:	609a      	str	r2, [r3, #8]
 8000fc8:	60da      	str	r2, [r3, #12]
 8000fca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000fcc:	1d3b      	adds	r3, r7, #4
 8000fce:	2200      	movs	r2, #0
 8000fd0:	601a      	str	r2, [r3, #0]
 8000fd2:	605a      	str	r2, [r3, #4]
 8000fd4:	609a      	str	r2, [r3, #8]
 8000fd6:	60da      	str	r2, [r3, #12]
 8000fd8:	611a      	str	r2, [r3, #16]
 8000fda:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000fdc:	2302      	movs	r3, #2
 8000fde:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000fe0:	2301      	movs	r3, #1
 8000fe2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000fe4:	2310      	movs	r3, #16
 8000fe6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000fe8:	2300      	movs	r3, #0
 8000fea:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fec:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	f001 f87b 	bl	80020ec <HAL_RCC_OscConfig>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d001      	beq.n	8001000 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000ffc:	f000 f826 	bl	800104c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001000:	230f      	movs	r3, #15
 8001002:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001004:	2300      	movs	r3, #0
 8001006:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001008:	2300      	movs	r3, #0
 800100a:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800100c:	2300      	movs	r3, #0
 800100e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001010:	2300      	movs	r3, #0
 8001012:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001014:	f107 031c 	add.w	r3, r7, #28
 8001018:	2100      	movs	r1, #0
 800101a:	4618      	mov	r0, r3
 800101c:	f002 f874 	bl	8003108 <HAL_RCC_ClockConfig>
 8001020:	4603      	mov	r3, r0
 8001022:	2b00      	cmp	r3, #0
 8001024:	d001      	beq.n	800102a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001026:	f000 f811 	bl	800104c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800102a:	2320      	movs	r3, #32
 800102c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 800102e:	2300      	movs	r3, #0
 8001030:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001032:	1d3b      	adds	r3, r7, #4
 8001034:	4618      	mov	r0, r3
 8001036:	f002 fa79 	bl	800352c <HAL_RCCEx_PeriphCLKConfig>
 800103a:	4603      	mov	r3, r0
 800103c:	2b00      	cmp	r3, #0
 800103e:	d001      	beq.n	8001044 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001040:	f000 f804 	bl	800104c <Error_Handler>
  }
}
 8001044:	bf00      	nop
 8001046:	3758      	adds	r7, #88	@ 0x58
 8001048:	46bd      	mov	sp, r7
 800104a:	bd80      	pop	{r7, pc}

0800104c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800104c:	b480      	push	{r7}
 800104e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001050:	b672      	cpsid	i
}
 8001052:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001054:	bf00      	nop
 8001056:	e7fd      	b.n	8001054 <Error_Handler+0x8>

08001058 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 800105c:	4b1b      	ldr	r3, [pc, #108]	@ (80010cc <MX_SPI1_Init+0x74>)
 800105e:	4a1c      	ldr	r2, [pc, #112]	@ (80010d0 <MX_SPI1_Init+0x78>)
 8001060:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001062:	4b1a      	ldr	r3, [pc, #104]	@ (80010cc <MX_SPI1_Init+0x74>)
 8001064:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001068:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800106a:	4b18      	ldr	r3, [pc, #96]	@ (80010cc <MX_SPI1_Init+0x74>)
 800106c:	2200      	movs	r2, #0
 800106e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001070:	4b16      	ldr	r3, [pc, #88]	@ (80010cc <MX_SPI1_Init+0x74>)
 8001072:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001076:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001078:	4b14      	ldr	r3, [pc, #80]	@ (80010cc <MX_SPI1_Init+0x74>)
 800107a:	2200      	movs	r2, #0
 800107c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800107e:	4b13      	ldr	r3, [pc, #76]	@ (80010cc <MX_SPI1_Init+0x74>)
 8001080:	2200      	movs	r2, #0
 8001082:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001084:	4b11      	ldr	r3, [pc, #68]	@ (80010cc <MX_SPI1_Init+0x74>)
 8001086:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800108a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800108c:	4b0f      	ldr	r3, [pc, #60]	@ (80010cc <MX_SPI1_Init+0x74>)
 800108e:	2200      	movs	r2, #0
 8001090:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001092:	4b0e      	ldr	r3, [pc, #56]	@ (80010cc <MX_SPI1_Init+0x74>)
 8001094:	2200      	movs	r2, #0
 8001096:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001098:	4b0c      	ldr	r3, [pc, #48]	@ (80010cc <MX_SPI1_Init+0x74>)
 800109a:	2200      	movs	r2, #0
 800109c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800109e:	4b0b      	ldr	r3, [pc, #44]	@ (80010cc <MX_SPI1_Init+0x74>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80010a4:	4b09      	ldr	r3, [pc, #36]	@ (80010cc <MX_SPI1_Init+0x74>)
 80010a6:	2207      	movs	r2, #7
 80010a8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80010aa:	4b08      	ldr	r3, [pc, #32]	@ (80010cc <MX_SPI1_Init+0x74>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80010b0:	4b06      	ldr	r3, [pc, #24]	@ (80010cc <MX_SPI1_Init+0x74>)
 80010b2:	2208      	movs	r2, #8
 80010b4:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80010b6:	4805      	ldr	r0, [pc, #20]	@ (80010cc <MX_SPI1_Init+0x74>)
 80010b8:	f002 fb5c 	bl	8003774 <HAL_SPI_Init>
 80010bc:	4603      	mov	r3, r0
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d001      	beq.n	80010c6 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80010c2:	f7ff ffc3 	bl	800104c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80010c6:	bf00      	nop
 80010c8:	bd80      	pop	{r7, pc}
 80010ca:	bf00      	nop
 80010cc:	20000118 	.word	0x20000118
 80010d0:	40013000 	.word	0x40013000

080010d4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b08a      	sub	sp, #40	@ 0x28
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010dc:	f107 0314 	add.w	r3, r7, #20
 80010e0:	2200      	movs	r2, #0
 80010e2:	601a      	str	r2, [r3, #0]
 80010e4:	605a      	str	r2, [r3, #4]
 80010e6:	609a      	str	r2, [r3, #8]
 80010e8:	60da      	str	r2, [r3, #12]
 80010ea:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	4a2a      	ldr	r2, [pc, #168]	@ (800119c <HAL_SPI_MspInit+0xc8>)
 80010f2:	4293      	cmp	r3, r2
 80010f4:	d14e      	bne.n	8001194 <HAL_SPI_MspInit+0xc0>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80010f6:	4b2a      	ldr	r3, [pc, #168]	@ (80011a0 <HAL_SPI_MspInit+0xcc>)
 80010f8:	699b      	ldr	r3, [r3, #24]
 80010fa:	4a29      	ldr	r2, [pc, #164]	@ (80011a0 <HAL_SPI_MspInit+0xcc>)
 80010fc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001100:	6193      	str	r3, [r2, #24]
 8001102:	4b27      	ldr	r3, [pc, #156]	@ (80011a0 <HAL_SPI_MspInit+0xcc>)
 8001104:	699b      	ldr	r3, [r3, #24]
 8001106:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800110a:	613b      	str	r3, [r7, #16]
 800110c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800110e:	4b24      	ldr	r3, [pc, #144]	@ (80011a0 <HAL_SPI_MspInit+0xcc>)
 8001110:	695b      	ldr	r3, [r3, #20]
 8001112:	4a23      	ldr	r2, [pc, #140]	@ (80011a0 <HAL_SPI_MspInit+0xcc>)
 8001114:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001118:	6153      	str	r3, [r2, #20]
 800111a:	4b21      	ldr	r3, [pc, #132]	@ (80011a0 <HAL_SPI_MspInit+0xcc>)
 800111c:	695b      	ldr	r3, [r3, #20]
 800111e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001122:	60fb      	str	r3, [r7, #12]
 8001124:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001126:	23a0      	movs	r3, #160	@ 0xa0
 8001128:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800112a:	2302      	movs	r3, #2
 800112c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800112e:	2300      	movs	r3, #0
 8001130:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001132:	2303      	movs	r3, #3
 8001134:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001136:	2305      	movs	r3, #5
 8001138:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800113a:	f107 0314 	add.w	r3, r7, #20
 800113e:	4619      	mov	r1, r3
 8001140:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001144:	f000 fcd8 	bl	8001af8 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8001148:	4b16      	ldr	r3, [pc, #88]	@ (80011a4 <HAL_SPI_MspInit+0xd0>)
 800114a:	4a17      	ldr	r2, [pc, #92]	@ (80011a8 <HAL_SPI_MspInit+0xd4>)
 800114c:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800114e:	4b15      	ldr	r3, [pc, #84]	@ (80011a4 <HAL_SPI_MspInit+0xd0>)
 8001150:	2210      	movs	r2, #16
 8001152:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001154:	4b13      	ldr	r3, [pc, #76]	@ (80011a4 <HAL_SPI_MspInit+0xd0>)
 8001156:	2200      	movs	r2, #0
 8001158:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800115a:	4b12      	ldr	r3, [pc, #72]	@ (80011a4 <HAL_SPI_MspInit+0xd0>)
 800115c:	2280      	movs	r2, #128	@ 0x80
 800115e:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001160:	4b10      	ldr	r3, [pc, #64]	@ (80011a4 <HAL_SPI_MspInit+0xd0>)
 8001162:	2200      	movs	r2, #0
 8001164:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001166:	4b0f      	ldr	r3, [pc, #60]	@ (80011a4 <HAL_SPI_MspInit+0xd0>)
 8001168:	2200      	movs	r2, #0
 800116a:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 800116c:	4b0d      	ldr	r3, [pc, #52]	@ (80011a4 <HAL_SPI_MspInit+0xd0>)
 800116e:	2200      	movs	r2, #0
 8001170:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001172:	4b0c      	ldr	r3, [pc, #48]	@ (80011a4 <HAL_SPI_MspInit+0xd0>)
 8001174:	2200      	movs	r2, #0
 8001176:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001178:	480a      	ldr	r0, [pc, #40]	@ (80011a4 <HAL_SPI_MspInit+0xd0>)
 800117a:	f000 fb26 	bl	80017ca <HAL_DMA_Init>
 800117e:	4603      	mov	r3, r0
 8001180:	2b00      	cmp	r3, #0
 8001182:	d001      	beq.n	8001188 <HAL_SPI_MspInit+0xb4>
    {
      Error_Handler();
 8001184:	f7ff ff62 	bl	800104c <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	4a06      	ldr	r2, [pc, #24]	@ (80011a4 <HAL_SPI_MspInit+0xd0>)
 800118c:	655a      	str	r2, [r3, #84]	@ 0x54
 800118e:	4a05      	ldr	r2, [pc, #20]	@ (80011a4 <HAL_SPI_MspInit+0xd0>)
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001194:	bf00      	nop
 8001196:	3728      	adds	r7, #40	@ 0x28
 8001198:	46bd      	mov	sp, r7
 800119a:	bd80      	pop	{r7, pc}
 800119c:	40013000 	.word	0x40013000
 80011a0:	40021000 	.word	0x40021000
 80011a4:	2000017c 	.word	0x2000017c
 80011a8:	40020030 	.word	0x40020030

080011ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011ac:	b480      	push	{r7}
 80011ae:	b083      	sub	sp, #12
 80011b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011b2:	4b0f      	ldr	r3, [pc, #60]	@ (80011f0 <HAL_MspInit+0x44>)
 80011b4:	699b      	ldr	r3, [r3, #24]
 80011b6:	4a0e      	ldr	r2, [pc, #56]	@ (80011f0 <HAL_MspInit+0x44>)
 80011b8:	f043 0301 	orr.w	r3, r3, #1
 80011bc:	6193      	str	r3, [r2, #24]
 80011be:	4b0c      	ldr	r3, [pc, #48]	@ (80011f0 <HAL_MspInit+0x44>)
 80011c0:	699b      	ldr	r3, [r3, #24]
 80011c2:	f003 0301 	and.w	r3, r3, #1
 80011c6:	607b      	str	r3, [r7, #4]
 80011c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011ca:	4b09      	ldr	r3, [pc, #36]	@ (80011f0 <HAL_MspInit+0x44>)
 80011cc:	69db      	ldr	r3, [r3, #28]
 80011ce:	4a08      	ldr	r2, [pc, #32]	@ (80011f0 <HAL_MspInit+0x44>)
 80011d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011d4:	61d3      	str	r3, [r2, #28]
 80011d6:	4b06      	ldr	r3, [pc, #24]	@ (80011f0 <HAL_MspInit+0x44>)
 80011d8:	69db      	ldr	r3, [r3, #28]
 80011da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011de:	603b      	str	r3, [r7, #0]
 80011e0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011e2:	bf00      	nop
 80011e4:	370c      	adds	r7, #12
 80011e6:	46bd      	mov	sp, r7
 80011e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ec:	4770      	bx	lr
 80011ee:	bf00      	nop
 80011f0:	40021000 	.word	0x40021000

080011f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011f4:	b480      	push	{r7}
 80011f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80011f8:	bf00      	nop
 80011fa:	e7fd      	b.n	80011f8 <NMI_Handler+0x4>

080011fc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011fc:	b480      	push	{r7}
 80011fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001200:	bf00      	nop
 8001202:	e7fd      	b.n	8001200 <HardFault_Handler+0x4>

08001204 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001204:	b480      	push	{r7}
 8001206:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001208:	bf00      	nop
 800120a:	e7fd      	b.n	8001208 <MemManage_Handler+0x4>

0800120c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800120c:	b480      	push	{r7}
 800120e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001210:	bf00      	nop
 8001212:	e7fd      	b.n	8001210 <BusFault_Handler+0x4>

08001214 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001214:	b480      	push	{r7}
 8001216:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001218:	bf00      	nop
 800121a:	e7fd      	b.n	8001218 <UsageFault_Handler+0x4>

0800121c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800121c:	b480      	push	{r7}
 800121e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001220:	bf00      	nop
 8001222:	46bd      	mov	sp, r7
 8001224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001228:	4770      	bx	lr

0800122a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800122a:	b480      	push	{r7}
 800122c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800122e:	bf00      	nop
 8001230:	46bd      	mov	sp, r7
 8001232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001236:	4770      	bx	lr

08001238 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001238:	b480      	push	{r7}
 800123a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800123c:	bf00      	nop
 800123e:	46bd      	mov	sp, r7
 8001240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001244:	4770      	bx	lr

08001246 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001246:	b580      	push	{r7, lr}
 8001248:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800124a:	f000 f969 	bl	8001520 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800124e:	bf00      	nop
 8001250:	bd80      	pop	{r7, pc}
	...

08001254 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line 1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BTN_Pin);
 8001258:	2002      	movs	r0, #2
 800125a:	f000 fdf1 	bl	8001e40 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */
  screen_status = 1;
 800125e:	4b02      	ldr	r3, [pc, #8]	@ (8001268 <EXTI1_IRQHandler+0x14>)
 8001260:	2201      	movs	r2, #1
 8001262:	701a      	strb	r2, [r3, #0]
  /* USER CODE END EXTI1_IRQn 1 */
}
 8001264:	bf00      	nop
 8001266:	bd80      	pop	{r7, pc}
 8001268:	2000010c 	.word	0x2000010c

0800126c <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8001270:	4802      	ldr	r0, [pc, #8]	@ (800127c <DMA1_Channel2_IRQHandler+0x10>)
 8001272:	f000 fb50 	bl	8001916 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001276:	bf00      	nop
 8001278:	bd80      	pop	{r7, pc}
 800127a:	bf00      	nop
 800127c:	200000c8 	.word	0x200000c8

08001280 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001284:	4802      	ldr	r0, [pc, #8]	@ (8001290 <DMA1_Channel3_IRQHandler+0x10>)
 8001286:	f000 fb46 	bl	8001916 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800128a:	bf00      	nop
 800128c:	bd80      	pop	{r7, pc}
 800128e:	bf00      	nop
 8001290:	2000017c 	.word	0x2000017c

08001294 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8001298:	4802      	ldr	r0, [pc, #8]	@ (80012a4 <DMA1_Channel5_IRQHandler+0x10>)
 800129a:	f000 fb3c 	bl	8001916 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 800129e:	bf00      	nop
 80012a0:	bd80      	pop	{r7, pc}
 80012a2:	bf00      	nop
 80012a4:	20000084 	.word	0x20000084

080012a8 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80012a8:	b480      	push	{r7}
 80012aa:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80012ac:	4b06      	ldr	r3, [pc, #24]	@ (80012c8 <SystemInit+0x20>)
 80012ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80012b2:	4a05      	ldr	r2, [pc, #20]	@ (80012c8 <SystemInit+0x20>)
 80012b4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80012b8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80012bc:	bf00      	nop
 80012be:	46bd      	mov	sp, r7
 80012c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c4:	4770      	bx	lr
 80012c6:	bf00      	nop
 80012c8:	e000ed00 	.word	0xe000ed00

080012cc <digit3_to_ascii>:


/* INT to CHAR functions--------------------------------------------------------*/
/* USER CODE BEGIN 1 */
void digit3_to_ascii(uint16_t value, char *buffer)
{
 80012cc:	b480      	push	{r7}
 80012ce:	b083      	sub	sp, #12
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	4603      	mov	r3, r0
 80012d4:	6039      	str	r1, [r7, #0]
 80012d6:	80fb      	strh	r3, [r7, #6]
	buffer[0] = (value / 100) + '0';
 80012d8:	88fb      	ldrh	r3, [r7, #6]
 80012da:	4a1d      	ldr	r2, [pc, #116]	@ (8001350 <digit3_to_ascii+0x84>)
 80012dc:	fba2 2303 	umull	r2, r3, r2, r3
 80012e0:	095b      	lsrs	r3, r3, #5
 80012e2:	b29b      	uxth	r3, r3
 80012e4:	b2db      	uxtb	r3, r3
 80012e6:	3330      	adds	r3, #48	@ 0x30
 80012e8:	b2da      	uxtb	r2, r3
 80012ea:	683b      	ldr	r3, [r7, #0]
 80012ec:	701a      	strb	r2, [r3, #0]
	buffer[1] = ((value % 100) / 10) + '0';
 80012ee:	88fb      	ldrh	r3, [r7, #6]
 80012f0:	4a17      	ldr	r2, [pc, #92]	@ (8001350 <digit3_to_ascii+0x84>)
 80012f2:	fba2 1203 	umull	r1, r2, r2, r3
 80012f6:	0952      	lsrs	r2, r2, #5
 80012f8:	2164      	movs	r1, #100	@ 0x64
 80012fa:	fb01 f202 	mul.w	r2, r1, r2
 80012fe:	1a9b      	subs	r3, r3, r2
 8001300:	b29b      	uxth	r3, r3
 8001302:	4a14      	ldr	r2, [pc, #80]	@ (8001354 <digit3_to_ascii+0x88>)
 8001304:	fba2 2303 	umull	r2, r3, r2, r3
 8001308:	08db      	lsrs	r3, r3, #3
 800130a:	b29b      	uxth	r3, r3
 800130c:	b2da      	uxtb	r2, r3
 800130e:	683b      	ldr	r3, [r7, #0]
 8001310:	3301      	adds	r3, #1
 8001312:	3230      	adds	r2, #48	@ 0x30
 8001314:	b2d2      	uxtb	r2, r2
 8001316:	701a      	strb	r2, [r3, #0]
	buffer[2] = (value % 10) + '0';
 8001318:	88fa      	ldrh	r2, [r7, #6]
 800131a:	4b0e      	ldr	r3, [pc, #56]	@ (8001354 <digit3_to_ascii+0x88>)
 800131c:	fba3 1302 	umull	r1, r3, r3, r2
 8001320:	08d9      	lsrs	r1, r3, #3
 8001322:	460b      	mov	r3, r1
 8001324:	009b      	lsls	r3, r3, #2
 8001326:	440b      	add	r3, r1
 8001328:	005b      	lsls	r3, r3, #1
 800132a:	1ad3      	subs	r3, r2, r3
 800132c:	b29b      	uxth	r3, r3
 800132e:	b2da      	uxtb	r2, r3
 8001330:	683b      	ldr	r3, [r7, #0]
 8001332:	3302      	adds	r3, #2
 8001334:	3230      	adds	r2, #48	@ 0x30
 8001336:	b2d2      	uxtb	r2, r2
 8001338:	701a      	strb	r2, [r3, #0]
	buffer[3] = '\0';
 800133a:	683b      	ldr	r3, [r7, #0]
 800133c:	3303      	adds	r3, #3
 800133e:	2200      	movs	r2, #0
 8001340:	701a      	strb	r2, [r3, #0]
}
 8001342:	bf00      	nop
 8001344:	370c      	adds	r7, #12
 8001346:	46bd      	mov	sp, r7
 8001348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134c:	4770      	bx	lr
 800134e:	bf00      	nop
 8001350:	51eb851f 	.word	0x51eb851f
 8001354:	cccccccd 	.word	0xcccccccd

08001358 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800135c:	4b14      	ldr	r3, [pc, #80]	@ (80013b0 <MX_USART2_UART_Init+0x58>)
 800135e:	4a15      	ldr	r2, [pc, #84]	@ (80013b4 <MX_USART2_UART_Init+0x5c>)
 8001360:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8001362:	4b13      	ldr	r3, [pc, #76]	@ (80013b0 <MX_USART2_UART_Init+0x58>)
 8001364:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8001368:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800136a:	4b11      	ldr	r3, [pc, #68]	@ (80013b0 <MX_USART2_UART_Init+0x58>)
 800136c:	2200      	movs	r2, #0
 800136e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001370:	4b0f      	ldr	r3, [pc, #60]	@ (80013b0 <MX_USART2_UART_Init+0x58>)
 8001372:	2200      	movs	r2, #0
 8001374:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001376:	4b0e      	ldr	r3, [pc, #56]	@ (80013b0 <MX_USART2_UART_Init+0x58>)
 8001378:	2200      	movs	r2, #0
 800137a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800137c:	4b0c      	ldr	r3, [pc, #48]	@ (80013b0 <MX_USART2_UART_Init+0x58>)
 800137e:	220c      	movs	r2, #12
 8001380:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001382:	4b0b      	ldr	r3, [pc, #44]	@ (80013b0 <MX_USART2_UART_Init+0x58>)
 8001384:	2200      	movs	r2, #0
 8001386:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001388:	4b09      	ldr	r3, [pc, #36]	@ (80013b0 <MX_USART2_UART_Init+0x58>)
 800138a:	2200      	movs	r2, #0
 800138c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800138e:	4b08      	ldr	r3, [pc, #32]	@ (80013b0 <MX_USART2_UART_Init+0x58>)
 8001390:	2200      	movs	r2, #0
 8001392:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001394:	4b06      	ldr	r3, [pc, #24]	@ (80013b0 <MX_USART2_UART_Init+0x58>)
 8001396:	2200      	movs	r2, #0
 8001398:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800139a:	4805      	ldr	r0, [pc, #20]	@ (80013b0 <MX_USART2_UART_Init+0x58>)
 800139c:	f002 feec 	bl	8004178 <HAL_UART_Init>
 80013a0:	4603      	mov	r3, r0
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d001      	beq.n	80013aa <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80013a6:	f7ff fe51 	bl	800104c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80013aa:	bf00      	nop
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	200001c0 	.word	0x200001c0
 80013b4:	40004400 	.word	0x40004400

080013b8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b08a      	sub	sp, #40	@ 0x28
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013c0:	f107 0314 	add.w	r3, r7, #20
 80013c4:	2200      	movs	r2, #0
 80013c6:	601a      	str	r2, [r3, #0]
 80013c8:	605a      	str	r2, [r3, #4]
 80013ca:	609a      	str	r2, [r3, #8]
 80013cc:	60da      	str	r2, [r3, #12]
 80013ce:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	4a18      	ldr	r2, [pc, #96]	@ (8001438 <HAL_UART_MspInit+0x80>)
 80013d6:	4293      	cmp	r3, r2
 80013d8:	d129      	bne.n	800142e <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80013da:	4b18      	ldr	r3, [pc, #96]	@ (800143c <HAL_UART_MspInit+0x84>)
 80013dc:	69db      	ldr	r3, [r3, #28]
 80013de:	4a17      	ldr	r2, [pc, #92]	@ (800143c <HAL_UART_MspInit+0x84>)
 80013e0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80013e4:	61d3      	str	r3, [r2, #28]
 80013e6:	4b15      	ldr	r3, [pc, #84]	@ (800143c <HAL_UART_MspInit+0x84>)
 80013e8:	69db      	ldr	r3, [r3, #28]
 80013ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013ee:	613b      	str	r3, [r7, #16]
 80013f0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013f2:	4b12      	ldr	r3, [pc, #72]	@ (800143c <HAL_UART_MspInit+0x84>)
 80013f4:	695b      	ldr	r3, [r3, #20]
 80013f6:	4a11      	ldr	r2, [pc, #68]	@ (800143c <HAL_UART_MspInit+0x84>)
 80013f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80013fc:	6153      	str	r3, [r2, #20]
 80013fe:	4b0f      	ldr	r3, [pc, #60]	@ (800143c <HAL_UART_MspInit+0x84>)
 8001400:	695b      	ldr	r3, [r3, #20]
 8001402:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001406:	60fb      	str	r3, [r7, #12]
 8001408:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 800140a:	f248 0304 	movw	r3, #32772	@ 0x8004
 800140e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001410:	2302      	movs	r3, #2
 8001412:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001414:	2300      	movs	r3, #0
 8001416:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001418:	2303      	movs	r3, #3
 800141a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800141c:	2307      	movs	r3, #7
 800141e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001420:	f107 0314 	add.w	r3, r7, #20
 8001424:	4619      	mov	r1, r3
 8001426:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800142a:	f000 fb65 	bl	8001af8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800142e:	bf00      	nop
 8001430:	3728      	adds	r7, #40	@ 0x28
 8001432:	46bd      	mov	sp, r7
 8001434:	bd80      	pop	{r7, pc}
 8001436:	bf00      	nop
 8001438:	40004400 	.word	0x40004400
 800143c:	40021000 	.word	0x40021000

08001440 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001440:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001478 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001444:	f7ff ff30 	bl	80012a8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001448:	480c      	ldr	r0, [pc, #48]	@ (800147c <LoopForever+0x6>)
  ldr r1, =_edata
 800144a:	490d      	ldr	r1, [pc, #52]	@ (8001480 <LoopForever+0xa>)
  ldr r2, =_sidata
 800144c:	4a0d      	ldr	r2, [pc, #52]	@ (8001484 <LoopForever+0xe>)
  movs r3, #0
 800144e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001450:	e002      	b.n	8001458 <LoopCopyDataInit>

08001452 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001452:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001454:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001456:	3304      	adds	r3, #4

08001458 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001458:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800145a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800145c:	d3f9      	bcc.n	8001452 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800145e:	4a0a      	ldr	r2, [pc, #40]	@ (8001488 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001460:	4c0a      	ldr	r4, [pc, #40]	@ (800148c <LoopForever+0x16>)
  movs r3, #0
 8001462:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001464:	e001      	b.n	800146a <LoopFillZerobss>

08001466 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001466:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001468:	3204      	adds	r2, #4

0800146a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800146a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800146c:	d3fb      	bcc.n	8001466 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800146e:	f003 fa2b 	bl	80048c8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001472:	f7ff fd39 	bl	8000ee8 <main>

08001476 <LoopForever>:

LoopForever:
    b LoopForever
 8001476:	e7fe      	b.n	8001476 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001478:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 800147c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001480:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 8001484:	08005aac 	.word	0x08005aac
  ldr r2, =_sbss
 8001488:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 800148c:	2000024c 	.word	0x2000024c

08001490 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001490:	e7fe      	b.n	8001490 <ADC1_2_IRQHandler>
	...

08001494 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001498:	4b08      	ldr	r3, [pc, #32]	@ (80014bc <HAL_Init+0x28>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	4a07      	ldr	r2, [pc, #28]	@ (80014bc <HAL_Init+0x28>)
 800149e:	f043 0310 	orr.w	r3, r3, #16
 80014a2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014a4:	2003      	movs	r0, #3
 80014a6:	f000 f94f 	bl	8001748 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80014aa:	2000      	movs	r0, #0
 80014ac:	f000 f808 	bl	80014c0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80014b0:	f7ff fe7c 	bl	80011ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014b4:	2300      	movs	r3, #0
}
 80014b6:	4618      	mov	r0, r3
 80014b8:	bd80      	pop	{r7, pc}
 80014ba:	bf00      	nop
 80014bc:	40022000 	.word	0x40022000

080014c0 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b082      	sub	sp, #8
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80014c8:	4b12      	ldr	r3, [pc, #72]	@ (8001514 <HAL_InitTick+0x54>)
 80014ca:	681a      	ldr	r2, [r3, #0]
 80014cc:	4b12      	ldr	r3, [pc, #72]	@ (8001518 <HAL_InitTick+0x58>)
 80014ce:	781b      	ldrb	r3, [r3, #0]
 80014d0:	4619      	mov	r1, r3
 80014d2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80014da:	fbb2 f3f3 	udiv	r3, r2, r3
 80014de:	4618      	mov	r0, r3
 80014e0:	f000 f967 	bl	80017b2 <HAL_SYSTICK_Config>
 80014e4:	4603      	mov	r3, r0
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d001      	beq.n	80014ee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80014ea:	2301      	movs	r3, #1
 80014ec:	e00e      	b.n	800150c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	2b0f      	cmp	r3, #15
 80014f2:	d80a      	bhi.n	800150a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014f4:	2200      	movs	r2, #0
 80014f6:	6879      	ldr	r1, [r7, #4]
 80014f8:	f04f 30ff 	mov.w	r0, #4294967295
 80014fc:	f000 f92f 	bl	800175e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001500:	4a06      	ldr	r2, [pc, #24]	@ (800151c <HAL_InitTick+0x5c>)
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001506:	2300      	movs	r3, #0
 8001508:	e000      	b.n	800150c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800150a:	2301      	movs	r3, #1
}
 800150c:	4618      	mov	r0, r3
 800150e:	3708      	adds	r7, #8
 8001510:	46bd      	mov	sp, r7
 8001512:	bd80      	pop	{r7, pc}
 8001514:	20000008 	.word	0x20000008
 8001518:	20000010 	.word	0x20000010
 800151c:	2000000c 	.word	0x2000000c

08001520 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001520:	b480      	push	{r7}
 8001522:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001524:	4b06      	ldr	r3, [pc, #24]	@ (8001540 <HAL_IncTick+0x20>)
 8001526:	781b      	ldrb	r3, [r3, #0]
 8001528:	461a      	mov	r2, r3
 800152a:	4b06      	ldr	r3, [pc, #24]	@ (8001544 <HAL_IncTick+0x24>)
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	4413      	add	r3, r2
 8001530:	4a04      	ldr	r2, [pc, #16]	@ (8001544 <HAL_IncTick+0x24>)
 8001532:	6013      	str	r3, [r2, #0]
}
 8001534:	bf00      	nop
 8001536:	46bd      	mov	sp, r7
 8001538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153c:	4770      	bx	lr
 800153e:	bf00      	nop
 8001540:	20000010 	.word	0x20000010
 8001544:	20000248 	.word	0x20000248

08001548 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001548:	b480      	push	{r7}
 800154a:	af00      	add	r7, sp, #0
  return uwTick;  
 800154c:	4b03      	ldr	r3, [pc, #12]	@ (800155c <HAL_GetTick+0x14>)
 800154e:	681b      	ldr	r3, [r3, #0]
}
 8001550:	4618      	mov	r0, r3
 8001552:	46bd      	mov	sp, r7
 8001554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001558:	4770      	bx	lr
 800155a:	bf00      	nop
 800155c:	20000248 	.word	0x20000248

08001560 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b084      	sub	sp, #16
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001568:	f7ff ffee 	bl	8001548 <HAL_GetTick>
 800156c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001572:	68fb      	ldr	r3, [r7, #12]
 8001574:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001578:	d005      	beq.n	8001586 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800157a:	4b0a      	ldr	r3, [pc, #40]	@ (80015a4 <HAL_Delay+0x44>)
 800157c:	781b      	ldrb	r3, [r3, #0]
 800157e:	461a      	mov	r2, r3
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	4413      	add	r3, r2
 8001584:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001586:	bf00      	nop
 8001588:	f7ff ffde 	bl	8001548 <HAL_GetTick>
 800158c:	4602      	mov	r2, r0
 800158e:	68bb      	ldr	r3, [r7, #8]
 8001590:	1ad3      	subs	r3, r2, r3
 8001592:	68fa      	ldr	r2, [r7, #12]
 8001594:	429a      	cmp	r2, r3
 8001596:	d8f7      	bhi.n	8001588 <HAL_Delay+0x28>
  {
  }
}
 8001598:	bf00      	nop
 800159a:	bf00      	nop
 800159c:	3710      	adds	r7, #16
 800159e:	46bd      	mov	sp, r7
 80015a0:	bd80      	pop	{r7, pc}
 80015a2:	bf00      	nop
 80015a4:	20000010 	.word	0x20000010

080015a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015a8:	b480      	push	{r7}
 80015aa:	b085      	sub	sp, #20
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	f003 0307 	and.w	r3, r3, #7
 80015b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80015b8:	4b0c      	ldr	r3, [pc, #48]	@ (80015ec <__NVIC_SetPriorityGrouping+0x44>)
 80015ba:	68db      	ldr	r3, [r3, #12]
 80015bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80015be:	68ba      	ldr	r2, [r7, #8]
 80015c0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80015c4:	4013      	ands	r3, r2
 80015c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015cc:	68bb      	ldr	r3, [r7, #8]
 80015ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80015d0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80015d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80015d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015da:	4a04      	ldr	r2, [pc, #16]	@ (80015ec <__NVIC_SetPriorityGrouping+0x44>)
 80015dc:	68bb      	ldr	r3, [r7, #8]
 80015de:	60d3      	str	r3, [r2, #12]
}
 80015e0:	bf00      	nop
 80015e2:	3714      	adds	r7, #20
 80015e4:	46bd      	mov	sp, r7
 80015e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ea:	4770      	bx	lr
 80015ec:	e000ed00 	.word	0xe000ed00

080015f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80015f0:	b480      	push	{r7}
 80015f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015f4:	4b04      	ldr	r3, [pc, #16]	@ (8001608 <__NVIC_GetPriorityGrouping+0x18>)
 80015f6:	68db      	ldr	r3, [r3, #12]
 80015f8:	0a1b      	lsrs	r3, r3, #8
 80015fa:	f003 0307 	and.w	r3, r3, #7
}
 80015fe:	4618      	mov	r0, r3
 8001600:	46bd      	mov	sp, r7
 8001602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001606:	4770      	bx	lr
 8001608:	e000ed00 	.word	0xe000ed00

0800160c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800160c:	b480      	push	{r7}
 800160e:	b083      	sub	sp, #12
 8001610:	af00      	add	r7, sp, #0
 8001612:	4603      	mov	r3, r0
 8001614:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001616:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800161a:	2b00      	cmp	r3, #0
 800161c:	db0b      	blt.n	8001636 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800161e:	79fb      	ldrb	r3, [r7, #7]
 8001620:	f003 021f 	and.w	r2, r3, #31
 8001624:	4907      	ldr	r1, [pc, #28]	@ (8001644 <__NVIC_EnableIRQ+0x38>)
 8001626:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800162a:	095b      	lsrs	r3, r3, #5
 800162c:	2001      	movs	r0, #1
 800162e:	fa00 f202 	lsl.w	r2, r0, r2
 8001632:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001636:	bf00      	nop
 8001638:	370c      	adds	r7, #12
 800163a:	46bd      	mov	sp, r7
 800163c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001640:	4770      	bx	lr
 8001642:	bf00      	nop
 8001644:	e000e100 	.word	0xe000e100

08001648 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001648:	b480      	push	{r7}
 800164a:	b083      	sub	sp, #12
 800164c:	af00      	add	r7, sp, #0
 800164e:	4603      	mov	r3, r0
 8001650:	6039      	str	r1, [r7, #0]
 8001652:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001654:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001658:	2b00      	cmp	r3, #0
 800165a:	db0a      	blt.n	8001672 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800165c:	683b      	ldr	r3, [r7, #0]
 800165e:	b2da      	uxtb	r2, r3
 8001660:	490c      	ldr	r1, [pc, #48]	@ (8001694 <__NVIC_SetPriority+0x4c>)
 8001662:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001666:	0112      	lsls	r2, r2, #4
 8001668:	b2d2      	uxtb	r2, r2
 800166a:	440b      	add	r3, r1
 800166c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001670:	e00a      	b.n	8001688 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001672:	683b      	ldr	r3, [r7, #0]
 8001674:	b2da      	uxtb	r2, r3
 8001676:	4908      	ldr	r1, [pc, #32]	@ (8001698 <__NVIC_SetPriority+0x50>)
 8001678:	79fb      	ldrb	r3, [r7, #7]
 800167a:	f003 030f 	and.w	r3, r3, #15
 800167e:	3b04      	subs	r3, #4
 8001680:	0112      	lsls	r2, r2, #4
 8001682:	b2d2      	uxtb	r2, r2
 8001684:	440b      	add	r3, r1
 8001686:	761a      	strb	r2, [r3, #24]
}
 8001688:	bf00      	nop
 800168a:	370c      	adds	r7, #12
 800168c:	46bd      	mov	sp, r7
 800168e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001692:	4770      	bx	lr
 8001694:	e000e100 	.word	0xe000e100
 8001698:	e000ed00 	.word	0xe000ed00

0800169c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800169c:	b480      	push	{r7}
 800169e:	b089      	sub	sp, #36	@ 0x24
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	60f8      	str	r0, [r7, #12]
 80016a4:	60b9      	str	r1, [r7, #8]
 80016a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	f003 0307 	and.w	r3, r3, #7
 80016ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016b0:	69fb      	ldr	r3, [r7, #28]
 80016b2:	f1c3 0307 	rsb	r3, r3, #7
 80016b6:	2b04      	cmp	r3, #4
 80016b8:	bf28      	it	cs
 80016ba:	2304      	movcs	r3, #4
 80016bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016be:	69fb      	ldr	r3, [r7, #28]
 80016c0:	3304      	adds	r3, #4
 80016c2:	2b06      	cmp	r3, #6
 80016c4:	d902      	bls.n	80016cc <NVIC_EncodePriority+0x30>
 80016c6:	69fb      	ldr	r3, [r7, #28]
 80016c8:	3b03      	subs	r3, #3
 80016ca:	e000      	b.n	80016ce <NVIC_EncodePriority+0x32>
 80016cc:	2300      	movs	r3, #0
 80016ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016d0:	f04f 32ff 	mov.w	r2, #4294967295
 80016d4:	69bb      	ldr	r3, [r7, #24]
 80016d6:	fa02 f303 	lsl.w	r3, r2, r3
 80016da:	43da      	mvns	r2, r3
 80016dc:	68bb      	ldr	r3, [r7, #8]
 80016de:	401a      	ands	r2, r3
 80016e0:	697b      	ldr	r3, [r7, #20]
 80016e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016e4:	f04f 31ff 	mov.w	r1, #4294967295
 80016e8:	697b      	ldr	r3, [r7, #20]
 80016ea:	fa01 f303 	lsl.w	r3, r1, r3
 80016ee:	43d9      	mvns	r1, r3
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016f4:	4313      	orrs	r3, r2
         );
}
 80016f6:	4618      	mov	r0, r3
 80016f8:	3724      	adds	r7, #36	@ 0x24
 80016fa:	46bd      	mov	sp, r7
 80016fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001700:	4770      	bx	lr
	...

08001704 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b082      	sub	sp, #8
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	3b01      	subs	r3, #1
 8001710:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001714:	d301      	bcc.n	800171a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001716:	2301      	movs	r3, #1
 8001718:	e00f      	b.n	800173a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800171a:	4a0a      	ldr	r2, [pc, #40]	@ (8001744 <SysTick_Config+0x40>)
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	3b01      	subs	r3, #1
 8001720:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001722:	210f      	movs	r1, #15
 8001724:	f04f 30ff 	mov.w	r0, #4294967295
 8001728:	f7ff ff8e 	bl	8001648 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800172c:	4b05      	ldr	r3, [pc, #20]	@ (8001744 <SysTick_Config+0x40>)
 800172e:	2200      	movs	r2, #0
 8001730:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001732:	4b04      	ldr	r3, [pc, #16]	@ (8001744 <SysTick_Config+0x40>)
 8001734:	2207      	movs	r2, #7
 8001736:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001738:	2300      	movs	r3, #0
}
 800173a:	4618      	mov	r0, r3
 800173c:	3708      	adds	r7, #8
 800173e:	46bd      	mov	sp, r7
 8001740:	bd80      	pop	{r7, pc}
 8001742:	bf00      	nop
 8001744:	e000e010 	.word	0xe000e010

08001748 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b082      	sub	sp, #8
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001750:	6878      	ldr	r0, [r7, #4]
 8001752:	f7ff ff29 	bl	80015a8 <__NVIC_SetPriorityGrouping>
}
 8001756:	bf00      	nop
 8001758:	3708      	adds	r7, #8
 800175a:	46bd      	mov	sp, r7
 800175c:	bd80      	pop	{r7, pc}

0800175e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800175e:	b580      	push	{r7, lr}
 8001760:	b086      	sub	sp, #24
 8001762:	af00      	add	r7, sp, #0
 8001764:	4603      	mov	r3, r0
 8001766:	60b9      	str	r1, [r7, #8]
 8001768:	607a      	str	r2, [r7, #4]
 800176a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800176c:	2300      	movs	r3, #0
 800176e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001770:	f7ff ff3e 	bl	80015f0 <__NVIC_GetPriorityGrouping>
 8001774:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001776:	687a      	ldr	r2, [r7, #4]
 8001778:	68b9      	ldr	r1, [r7, #8]
 800177a:	6978      	ldr	r0, [r7, #20]
 800177c:	f7ff ff8e 	bl	800169c <NVIC_EncodePriority>
 8001780:	4602      	mov	r2, r0
 8001782:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001786:	4611      	mov	r1, r2
 8001788:	4618      	mov	r0, r3
 800178a:	f7ff ff5d 	bl	8001648 <__NVIC_SetPriority>
}
 800178e:	bf00      	nop
 8001790:	3718      	adds	r7, #24
 8001792:	46bd      	mov	sp, r7
 8001794:	bd80      	pop	{r7, pc}

08001796 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001796:	b580      	push	{r7, lr}
 8001798:	b082      	sub	sp, #8
 800179a:	af00      	add	r7, sp, #0
 800179c:	4603      	mov	r3, r0
 800179e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80017a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017a4:	4618      	mov	r0, r3
 80017a6:	f7ff ff31 	bl	800160c <__NVIC_EnableIRQ>
}
 80017aa:	bf00      	nop
 80017ac:	3708      	adds	r7, #8
 80017ae:	46bd      	mov	sp, r7
 80017b0:	bd80      	pop	{r7, pc}

080017b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80017b2:	b580      	push	{r7, lr}
 80017b4:	b082      	sub	sp, #8
 80017b6:	af00      	add	r7, sp, #0
 80017b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80017ba:	6878      	ldr	r0, [r7, #4]
 80017bc:	f7ff ffa2 	bl	8001704 <SysTick_Config>
 80017c0:	4603      	mov	r3, r0
}
 80017c2:	4618      	mov	r0, r3
 80017c4:	3708      	adds	r7, #8
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bd80      	pop	{r7, pc}

080017ca <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80017ca:	b580      	push	{r7, lr}
 80017cc:	b084      	sub	sp, #16
 80017ce:	af00      	add	r7, sp, #0
 80017d0:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80017d2:	2300      	movs	r3, #0
 80017d4:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(NULL == hdma)
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d101      	bne.n	80017e0 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80017dc:	2301      	movs	r3, #1
 80017de:	e037      	b.n	8001850 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	2202      	movs	r2, #2
 80017e4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80017f6:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80017fa:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001804:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	68db      	ldr	r3, [r3, #12]
 800180a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001810:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	695b      	ldr	r3, [r3, #20]
 8001816:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800181c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	69db      	ldr	r3, [r3, #28]
 8001822:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001824:	68fa      	ldr	r2, [r7, #12]
 8001826:	4313      	orrs	r3, r2
 8001828:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	68fa      	ldr	r2, [r7, #12]
 8001830:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8001832:	6878      	ldr	r0, [r7, #4]
 8001834:	f000 f940 	bl	8001ab8 <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	2200      	movs	r2, #0
 800183c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	2201      	movs	r2, #1
 8001842:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	2200      	movs	r2, #0
 800184a:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 800184e:	2300      	movs	r3, #0
}
 8001850:	4618      	mov	r0, r3
 8001852:	3710      	adds	r7, #16
 8001854:	46bd      	mov	sp, r7
 8001856:	bd80      	pop	{r7, pc}

08001858 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b086      	sub	sp, #24
 800185c:	af00      	add	r7, sp, #0
 800185e:	60f8      	str	r0, [r7, #12]
 8001860:	60b9      	str	r1, [r7, #8]
 8001862:	607a      	str	r2, [r7, #4]
 8001864:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001866:	2300      	movs	r3, #0
 8001868:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001870:	2b01      	cmp	r3, #1
 8001872:	d101      	bne.n	8001878 <HAL_DMA_Start_IT+0x20>
 8001874:	2302      	movs	r3, #2
 8001876:	e04a      	b.n	800190e <HAL_DMA_Start_IT+0xb6>
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	2201      	movs	r2, #1
 800187c:	f883 2020 	strb.w	r2, [r3, #32]

  if(HAL_DMA_STATE_READY == hdma->State)
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001886:	2b01      	cmp	r3, #1
 8001888:	d13a      	bne.n	8001900 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	2202      	movs	r2, #2
 800188e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	2200      	movs	r2, #0
 8001896:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	681a      	ldr	r2, [r3, #0]
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	f022 0201 	bic.w	r2, r2, #1
 80018a6:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80018a8:	683b      	ldr	r3, [r7, #0]
 80018aa:	687a      	ldr	r2, [r7, #4]
 80018ac:	68b9      	ldr	r1, [r7, #8]
 80018ae:	68f8      	ldr	r0, [r7, #12]
 80018b0:	f000 f8d4 	bl	8001a5c <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d008      	beq.n	80018ce <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	681a      	ldr	r2, [r3, #0]
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	f042 020e 	orr.w	r2, r2, #14
 80018ca:	601a      	str	r2, [r3, #0]
 80018cc:	e00f      	b.n	80018ee <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	681a      	ldr	r2, [r3, #0]
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	f042 020a 	orr.w	r2, r2, #10
 80018dc:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	681a      	ldr	r2, [r3, #0]
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	f022 0204 	bic.w	r2, r2, #4
 80018ec:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	681a      	ldr	r2, [r3, #0]
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	f042 0201 	orr.w	r2, r2, #1
 80018fc:	601a      	str	r2, [r3, #0]
 80018fe:	e005      	b.n	800190c <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	2200      	movs	r2, #0
 8001904:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001908:	2302      	movs	r3, #2
 800190a:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800190c:	7dfb      	ldrb	r3, [r7, #23]
}
 800190e:	4618      	mov	r0, r3
 8001910:	3718      	adds	r7, #24
 8001912:	46bd      	mov	sp, r7
 8001914:	bd80      	pop	{r7, pc}

08001916 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001916:	b580      	push	{r7, lr}
 8001918:	b084      	sub	sp, #16
 800191a:	af00      	add	r7, sp, #0
 800191c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001932:	2204      	movs	r2, #4
 8001934:	409a      	lsls	r2, r3
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	4013      	ands	r3, r2
 800193a:	2b00      	cmp	r3, #0
 800193c:	d024      	beq.n	8001988 <HAL_DMA_IRQHandler+0x72>
 800193e:	68bb      	ldr	r3, [r7, #8]
 8001940:	f003 0304 	and.w	r3, r3, #4
 8001944:	2b00      	cmp	r3, #0
 8001946:	d01f      	beq.n	8001988 <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	f003 0320 	and.w	r3, r3, #32
 8001952:	2b00      	cmp	r3, #0
 8001954:	d107      	bne.n	8001966 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	681a      	ldr	r2, [r3, #0]
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	f022 0204 	bic.w	r2, r2, #4
 8001964:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800196e:	2104      	movs	r1, #4
 8001970:	fa01 f202 	lsl.w	r2, r1, r2
 8001974:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800197a:	2b00      	cmp	r3, #0
 800197c:	d06a      	beq.n	8001a54 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001982:	6878      	ldr	r0, [r7, #4]
 8001984:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8001986:	e065      	b.n	8001a54 <HAL_DMA_IRQHandler+0x13e>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800198c:	2202      	movs	r2, #2
 800198e:	409a      	lsls	r2, r3
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	4013      	ands	r3, r2
 8001994:	2b00      	cmp	r3, #0
 8001996:	d02c      	beq.n	80019f2 <HAL_DMA_IRQHandler+0xdc>
 8001998:	68bb      	ldr	r3, [r7, #8]
 800199a:	f003 0302 	and.w	r3, r3, #2
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d027      	beq.n	80019f2 <HAL_DMA_IRQHandler+0xdc>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	f003 0320 	and.w	r3, r3, #32
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d10b      	bne.n	80019c8 <HAL_DMA_IRQHandler+0xb2>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	681a      	ldr	r2, [r3, #0]
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	f022 020a 	bic.w	r2, r2, #10
 80019be:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	2201      	movs	r2, #1
 80019c4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80019d0:	2102      	movs	r1, #2
 80019d2:	fa01 f202 	lsl.w	r2, r1, r2
 80019d6:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	2200      	movs	r2, #0
 80019dc:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d035      	beq.n	8001a54 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019ec:	6878      	ldr	r0, [r7, #4]
 80019ee:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80019f0:	e030      	b.n	8001a54 <HAL_DMA_IRQHandler+0x13e>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019f6:	2208      	movs	r2, #8
 80019f8:	409a      	lsls	r2, r3
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	4013      	ands	r3, r2
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d028      	beq.n	8001a54 <HAL_DMA_IRQHandler+0x13e>
 8001a02:	68bb      	ldr	r3, [r7, #8]
 8001a04:	f003 0308 	and.w	r3, r3, #8
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d023      	beq.n	8001a54 <HAL_DMA_IRQHandler+0x13e>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	681a      	ldr	r2, [r3, #0]
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f022 020e 	bic.w	r2, r2, #14
 8001a1a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001a24:	2101      	movs	r1, #1
 8001a26:	fa01 f202 	lsl.w	r2, r1, r2
 8001a2a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	2201      	movs	r2, #1
 8001a30:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	2201      	movs	r2, #1
 8001a36:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferErrorCallback != NULL)
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d004      	beq.n	8001a54 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a4e:	6878      	ldr	r0, [r7, #4]
 8001a50:	4798      	blx	r3
    }
  }
}
 8001a52:	e7ff      	b.n	8001a54 <HAL_DMA_IRQHandler+0x13e>
 8001a54:	bf00      	nop
 8001a56:	3710      	adds	r7, #16
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	bd80      	pop	{r7, pc}

08001a5c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	b085      	sub	sp, #20
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	60f8      	str	r0, [r7, #12]
 8001a64:	60b9      	str	r1, [r7, #8]
 8001a66:	607a      	str	r2, [r7, #4]
 8001a68:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001a72:	2101      	movs	r1, #1
 8001a74:	fa01 f202 	lsl.w	r2, r1, r2
 8001a78:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	683a      	ldr	r2, [r7, #0]
 8001a80:	605a      	str	r2, [r3, #4]

  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	685b      	ldr	r3, [r3, #4]
 8001a86:	2b10      	cmp	r3, #16
 8001a88:	d108      	bne.n	8001a9c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	687a      	ldr	r2, [r7, #4]
 8001a90:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	68ba      	ldr	r2, [r7, #8]
 8001a98:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001a9a:	e007      	b.n	8001aac <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	68ba      	ldr	r2, [r7, #8]
 8001aa2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	687a      	ldr	r2, [r7, #4]
 8001aaa:	60da      	str	r2, [r3, #12]
}
 8001aac:	bf00      	nop
 8001aae:	3714      	adds	r7, #20
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab6:	4770      	bx	lr

08001ab8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	b083      	sub	sp, #12
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	461a      	mov	r2, r3
 8001ac6:	4b09      	ldr	r3, [pc, #36]	@ (8001aec <DMA_CalcBaseAndBitshift+0x34>)
 8001ac8:	4413      	add	r3, r2
 8001aca:	4a09      	ldr	r2, [pc, #36]	@ (8001af0 <DMA_CalcBaseAndBitshift+0x38>)
 8001acc:	fba2 2303 	umull	r2, r3, r2, r3
 8001ad0:	091b      	lsrs	r3, r3, #4
 8001ad2:	009a      	lsls	r2, r3, #2
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	4a06      	ldr	r2, [pc, #24]	@ (8001af4 <DMA_CalcBaseAndBitshift+0x3c>)
 8001adc:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif
}
 8001ade:	bf00      	nop
 8001ae0:	370c      	adds	r7, #12
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae8:	4770      	bx	lr
 8001aea:	bf00      	nop
 8001aec:	bffdfff8 	.word	0xbffdfff8
 8001af0:	cccccccd 	.word	0xcccccccd
 8001af4:	40020000 	.word	0x40020000

08001af8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001af8:	b480      	push	{r7}
 8001afa:	b087      	sub	sp, #28
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
 8001b00:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001b02:	2300      	movs	r3, #0
 8001b04:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b06:	e14e      	b.n	8001da6 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001b08:	683b      	ldr	r3, [r7, #0]
 8001b0a:	681a      	ldr	r2, [r3, #0]
 8001b0c:	2101      	movs	r1, #1
 8001b0e:	697b      	ldr	r3, [r7, #20]
 8001b10:	fa01 f303 	lsl.w	r3, r1, r3
 8001b14:	4013      	ands	r3, r2
 8001b16:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	f000 8140 	beq.w	8001da0 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001b20:	683b      	ldr	r3, [r7, #0]
 8001b22:	685b      	ldr	r3, [r3, #4]
 8001b24:	f003 0303 	and.w	r3, r3, #3
 8001b28:	2b01      	cmp	r3, #1
 8001b2a:	d005      	beq.n	8001b38 <HAL_GPIO_Init+0x40>
 8001b2c:	683b      	ldr	r3, [r7, #0]
 8001b2e:	685b      	ldr	r3, [r3, #4]
 8001b30:	f003 0303 	and.w	r3, r3, #3
 8001b34:	2b02      	cmp	r3, #2
 8001b36:	d130      	bne.n	8001b9a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	689b      	ldr	r3, [r3, #8]
 8001b3c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001b3e:	697b      	ldr	r3, [r7, #20]
 8001b40:	005b      	lsls	r3, r3, #1
 8001b42:	2203      	movs	r2, #3
 8001b44:	fa02 f303 	lsl.w	r3, r2, r3
 8001b48:	43db      	mvns	r3, r3
 8001b4a:	693a      	ldr	r2, [r7, #16]
 8001b4c:	4013      	ands	r3, r2
 8001b4e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001b50:	683b      	ldr	r3, [r7, #0]
 8001b52:	68da      	ldr	r2, [r3, #12]
 8001b54:	697b      	ldr	r3, [r7, #20]
 8001b56:	005b      	lsls	r3, r3, #1
 8001b58:	fa02 f303 	lsl.w	r3, r2, r3
 8001b5c:	693a      	ldr	r2, [r7, #16]
 8001b5e:	4313      	orrs	r3, r2
 8001b60:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	693a      	ldr	r2, [r7, #16]
 8001b66:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	685b      	ldr	r3, [r3, #4]
 8001b6c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001b6e:	2201      	movs	r2, #1
 8001b70:	697b      	ldr	r3, [r7, #20]
 8001b72:	fa02 f303 	lsl.w	r3, r2, r3
 8001b76:	43db      	mvns	r3, r3
 8001b78:	693a      	ldr	r2, [r7, #16]
 8001b7a:	4013      	ands	r3, r2
 8001b7c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b7e:	683b      	ldr	r3, [r7, #0]
 8001b80:	685b      	ldr	r3, [r3, #4]
 8001b82:	091b      	lsrs	r3, r3, #4
 8001b84:	f003 0201 	and.w	r2, r3, #1
 8001b88:	697b      	ldr	r3, [r7, #20]
 8001b8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b8e:	693a      	ldr	r2, [r7, #16]
 8001b90:	4313      	orrs	r3, r2
 8001b92:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	693a      	ldr	r2, [r7, #16]
 8001b98:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b9a:	683b      	ldr	r3, [r7, #0]
 8001b9c:	685b      	ldr	r3, [r3, #4]
 8001b9e:	f003 0303 	and.w	r3, r3, #3
 8001ba2:	2b03      	cmp	r3, #3
 8001ba4:	d017      	beq.n	8001bd6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	68db      	ldr	r3, [r3, #12]
 8001baa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001bac:	697b      	ldr	r3, [r7, #20]
 8001bae:	005b      	lsls	r3, r3, #1
 8001bb0:	2203      	movs	r2, #3
 8001bb2:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb6:	43db      	mvns	r3, r3
 8001bb8:	693a      	ldr	r2, [r7, #16]
 8001bba:	4013      	ands	r3, r2
 8001bbc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001bbe:	683b      	ldr	r3, [r7, #0]
 8001bc0:	689a      	ldr	r2, [r3, #8]
 8001bc2:	697b      	ldr	r3, [r7, #20]
 8001bc4:	005b      	lsls	r3, r3, #1
 8001bc6:	fa02 f303 	lsl.w	r3, r2, r3
 8001bca:	693a      	ldr	r2, [r7, #16]
 8001bcc:	4313      	orrs	r3, r2
 8001bce:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	693a      	ldr	r2, [r7, #16]
 8001bd4:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	685b      	ldr	r3, [r3, #4]
 8001bda:	f003 0303 	and.w	r3, r3, #3
 8001bde:	2b02      	cmp	r3, #2
 8001be0:	d123      	bne.n	8001c2a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001be2:	697b      	ldr	r3, [r7, #20]
 8001be4:	08da      	lsrs	r2, r3, #3
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	3208      	adds	r2, #8
 8001bea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001bee:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001bf0:	697b      	ldr	r3, [r7, #20]
 8001bf2:	f003 0307 	and.w	r3, r3, #7
 8001bf6:	009b      	lsls	r3, r3, #2
 8001bf8:	220f      	movs	r2, #15
 8001bfa:	fa02 f303 	lsl.w	r3, r2, r3
 8001bfe:	43db      	mvns	r3, r3
 8001c00:	693a      	ldr	r2, [r7, #16]
 8001c02:	4013      	ands	r3, r2
 8001c04:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001c06:	683b      	ldr	r3, [r7, #0]
 8001c08:	691a      	ldr	r2, [r3, #16]
 8001c0a:	697b      	ldr	r3, [r7, #20]
 8001c0c:	f003 0307 	and.w	r3, r3, #7
 8001c10:	009b      	lsls	r3, r3, #2
 8001c12:	fa02 f303 	lsl.w	r3, r2, r3
 8001c16:	693a      	ldr	r2, [r7, #16]
 8001c18:	4313      	orrs	r3, r2
 8001c1a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001c1c:	697b      	ldr	r3, [r7, #20]
 8001c1e:	08da      	lsrs	r2, r3, #3
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	3208      	adds	r2, #8
 8001c24:	6939      	ldr	r1, [r7, #16]
 8001c26:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001c30:	697b      	ldr	r3, [r7, #20]
 8001c32:	005b      	lsls	r3, r3, #1
 8001c34:	2203      	movs	r2, #3
 8001c36:	fa02 f303 	lsl.w	r3, r2, r3
 8001c3a:	43db      	mvns	r3, r3
 8001c3c:	693a      	ldr	r2, [r7, #16]
 8001c3e:	4013      	ands	r3, r2
 8001c40:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001c42:	683b      	ldr	r3, [r7, #0]
 8001c44:	685b      	ldr	r3, [r3, #4]
 8001c46:	f003 0203 	and.w	r2, r3, #3
 8001c4a:	697b      	ldr	r3, [r7, #20]
 8001c4c:	005b      	lsls	r3, r3, #1
 8001c4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c52:	693a      	ldr	r2, [r7, #16]
 8001c54:	4313      	orrs	r3, r2
 8001c56:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	693a      	ldr	r2, [r7, #16]
 8001c5c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001c5e:	683b      	ldr	r3, [r7, #0]
 8001c60:	685b      	ldr	r3, [r3, #4]
 8001c62:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	f000 809a 	beq.w	8001da0 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c6c:	4b55      	ldr	r3, [pc, #340]	@ (8001dc4 <HAL_GPIO_Init+0x2cc>)
 8001c6e:	699b      	ldr	r3, [r3, #24]
 8001c70:	4a54      	ldr	r2, [pc, #336]	@ (8001dc4 <HAL_GPIO_Init+0x2cc>)
 8001c72:	f043 0301 	orr.w	r3, r3, #1
 8001c76:	6193      	str	r3, [r2, #24]
 8001c78:	4b52      	ldr	r3, [pc, #328]	@ (8001dc4 <HAL_GPIO_Init+0x2cc>)
 8001c7a:	699b      	ldr	r3, [r3, #24]
 8001c7c:	f003 0301 	and.w	r3, r3, #1
 8001c80:	60bb      	str	r3, [r7, #8]
 8001c82:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001c84:	4a50      	ldr	r2, [pc, #320]	@ (8001dc8 <HAL_GPIO_Init+0x2d0>)
 8001c86:	697b      	ldr	r3, [r7, #20]
 8001c88:	089b      	lsrs	r3, r3, #2
 8001c8a:	3302      	adds	r3, #2
 8001c8c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c90:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001c92:	697b      	ldr	r3, [r7, #20]
 8001c94:	f003 0303 	and.w	r3, r3, #3
 8001c98:	009b      	lsls	r3, r3, #2
 8001c9a:	220f      	movs	r2, #15
 8001c9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca0:	43db      	mvns	r3, r3
 8001ca2:	693a      	ldr	r2, [r7, #16]
 8001ca4:	4013      	ands	r3, r2
 8001ca6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001cae:	d013      	beq.n	8001cd8 <HAL_GPIO_Init+0x1e0>
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	4a46      	ldr	r2, [pc, #280]	@ (8001dcc <HAL_GPIO_Init+0x2d4>)
 8001cb4:	4293      	cmp	r3, r2
 8001cb6:	d00d      	beq.n	8001cd4 <HAL_GPIO_Init+0x1dc>
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	4a45      	ldr	r2, [pc, #276]	@ (8001dd0 <HAL_GPIO_Init+0x2d8>)
 8001cbc:	4293      	cmp	r3, r2
 8001cbe:	d007      	beq.n	8001cd0 <HAL_GPIO_Init+0x1d8>
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	4a44      	ldr	r2, [pc, #272]	@ (8001dd4 <HAL_GPIO_Init+0x2dc>)
 8001cc4:	4293      	cmp	r3, r2
 8001cc6:	d101      	bne.n	8001ccc <HAL_GPIO_Init+0x1d4>
 8001cc8:	2303      	movs	r3, #3
 8001cca:	e006      	b.n	8001cda <HAL_GPIO_Init+0x1e2>
 8001ccc:	2305      	movs	r3, #5
 8001cce:	e004      	b.n	8001cda <HAL_GPIO_Init+0x1e2>
 8001cd0:	2302      	movs	r3, #2
 8001cd2:	e002      	b.n	8001cda <HAL_GPIO_Init+0x1e2>
 8001cd4:	2301      	movs	r3, #1
 8001cd6:	e000      	b.n	8001cda <HAL_GPIO_Init+0x1e2>
 8001cd8:	2300      	movs	r3, #0
 8001cda:	697a      	ldr	r2, [r7, #20]
 8001cdc:	f002 0203 	and.w	r2, r2, #3
 8001ce0:	0092      	lsls	r2, r2, #2
 8001ce2:	4093      	lsls	r3, r2
 8001ce4:	693a      	ldr	r2, [r7, #16]
 8001ce6:	4313      	orrs	r3, r2
 8001ce8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001cea:	4937      	ldr	r1, [pc, #220]	@ (8001dc8 <HAL_GPIO_Init+0x2d0>)
 8001cec:	697b      	ldr	r3, [r7, #20]
 8001cee:	089b      	lsrs	r3, r3, #2
 8001cf0:	3302      	adds	r3, #2
 8001cf2:	693a      	ldr	r2, [r7, #16]
 8001cf4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001cf8:	4b37      	ldr	r3, [pc, #220]	@ (8001dd8 <HAL_GPIO_Init+0x2e0>)
 8001cfa:	689b      	ldr	r3, [r3, #8]
 8001cfc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	43db      	mvns	r3, r3
 8001d02:	693a      	ldr	r2, [r7, #16]
 8001d04:	4013      	ands	r3, r2
 8001d06:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001d08:	683b      	ldr	r3, [r7, #0]
 8001d0a:	685b      	ldr	r3, [r3, #4]
 8001d0c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d003      	beq.n	8001d1c <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8001d14:	693a      	ldr	r2, [r7, #16]
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	4313      	orrs	r3, r2
 8001d1a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001d1c:	4a2e      	ldr	r2, [pc, #184]	@ (8001dd8 <HAL_GPIO_Init+0x2e0>)
 8001d1e:	693b      	ldr	r3, [r7, #16]
 8001d20:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001d22:	4b2d      	ldr	r3, [pc, #180]	@ (8001dd8 <HAL_GPIO_Init+0x2e0>)
 8001d24:	68db      	ldr	r3, [r3, #12]
 8001d26:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	43db      	mvns	r3, r3
 8001d2c:	693a      	ldr	r2, [r7, #16]
 8001d2e:	4013      	ands	r3, r2
 8001d30:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	685b      	ldr	r3, [r3, #4]
 8001d36:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d003      	beq.n	8001d46 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8001d3e:	693a      	ldr	r2, [r7, #16]
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	4313      	orrs	r3, r2
 8001d44:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001d46:	4a24      	ldr	r2, [pc, #144]	@ (8001dd8 <HAL_GPIO_Init+0x2e0>)
 8001d48:	693b      	ldr	r3, [r7, #16]
 8001d4a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001d4c:	4b22      	ldr	r3, [pc, #136]	@ (8001dd8 <HAL_GPIO_Init+0x2e0>)
 8001d4e:	685b      	ldr	r3, [r3, #4]
 8001d50:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	43db      	mvns	r3, r3
 8001d56:	693a      	ldr	r2, [r7, #16]
 8001d58:	4013      	ands	r3, r2
 8001d5a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001d5c:	683b      	ldr	r3, [r7, #0]
 8001d5e:	685b      	ldr	r3, [r3, #4]
 8001d60:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d003      	beq.n	8001d70 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8001d68:	693a      	ldr	r2, [r7, #16]
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	4313      	orrs	r3, r2
 8001d6e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001d70:	4a19      	ldr	r2, [pc, #100]	@ (8001dd8 <HAL_GPIO_Init+0x2e0>)
 8001d72:	693b      	ldr	r3, [r7, #16]
 8001d74:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001d76:	4b18      	ldr	r3, [pc, #96]	@ (8001dd8 <HAL_GPIO_Init+0x2e0>)
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	43db      	mvns	r3, r3
 8001d80:	693a      	ldr	r2, [r7, #16]
 8001d82:	4013      	ands	r3, r2
 8001d84:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001d86:	683b      	ldr	r3, [r7, #0]
 8001d88:	685b      	ldr	r3, [r3, #4]
 8001d8a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d003      	beq.n	8001d9a <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8001d92:	693a      	ldr	r2, [r7, #16]
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	4313      	orrs	r3, r2
 8001d98:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001d9a:	4a0f      	ldr	r2, [pc, #60]	@ (8001dd8 <HAL_GPIO_Init+0x2e0>)
 8001d9c:	693b      	ldr	r3, [r7, #16]
 8001d9e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001da0:	697b      	ldr	r3, [r7, #20]
 8001da2:	3301      	adds	r3, #1
 8001da4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001da6:	683b      	ldr	r3, [r7, #0]
 8001da8:	681a      	ldr	r2, [r3, #0]
 8001daa:	697b      	ldr	r3, [r7, #20]
 8001dac:	fa22 f303 	lsr.w	r3, r2, r3
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	f47f aea9 	bne.w	8001b08 <HAL_GPIO_Init+0x10>
  }
}
 8001db6:	bf00      	nop
 8001db8:	bf00      	nop
 8001dba:	371c      	adds	r7, #28
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc2:	4770      	bx	lr
 8001dc4:	40021000 	.word	0x40021000
 8001dc8:	40010000 	.word	0x40010000
 8001dcc:	48000400 	.word	0x48000400
 8001dd0:	48000800 	.word	0x48000800
 8001dd4:	48000c00 	.word	0x48000c00
 8001dd8:	40010400 	.word	0x40010400

08001ddc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	b083      	sub	sp, #12
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
 8001de4:	460b      	mov	r3, r1
 8001de6:	807b      	strh	r3, [r7, #2]
 8001de8:	4613      	mov	r3, r2
 8001dea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001dec:	787b      	ldrb	r3, [r7, #1]
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d003      	beq.n	8001dfa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001df2:	887a      	ldrh	r2, [r7, #2]
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001df8:	e002      	b.n	8001e00 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001dfa:	887a      	ldrh	r2, [r7, #2]
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001e00:	bf00      	nop
 8001e02:	370c      	adds	r7, #12
 8001e04:	46bd      	mov	sp, r7
 8001e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0a:	4770      	bx	lr

08001e0c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	b085      	sub	sp, #20
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
 8001e14:	460b      	mov	r3, r1
 8001e16:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	695b      	ldr	r3, [r3, #20]
 8001e1c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001e1e:	887a      	ldrh	r2, [r7, #2]
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	4013      	ands	r3, r2
 8001e24:	041a      	lsls	r2, r3, #16
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	43d9      	mvns	r1, r3
 8001e2a:	887b      	ldrh	r3, [r7, #2]
 8001e2c:	400b      	ands	r3, r1
 8001e2e:	431a      	orrs	r2, r3
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	619a      	str	r2, [r3, #24]
}
 8001e34:	bf00      	nop
 8001e36:	3714      	adds	r7, #20
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3e:	4770      	bx	lr

08001e40 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b082      	sub	sp, #8
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	4603      	mov	r3, r0
 8001e48:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001e4a:	4b08      	ldr	r3, [pc, #32]	@ (8001e6c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001e4c:	695a      	ldr	r2, [r3, #20]
 8001e4e:	88fb      	ldrh	r3, [r7, #6]
 8001e50:	4013      	ands	r3, r2
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d006      	beq.n	8001e64 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001e56:	4a05      	ldr	r2, [pc, #20]	@ (8001e6c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001e58:	88fb      	ldrh	r3, [r7, #6]
 8001e5a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001e5c:	88fb      	ldrh	r3, [r7, #6]
 8001e5e:	4618      	mov	r0, r3
 8001e60:	f000 f806 	bl	8001e70 <HAL_GPIO_EXTI_Callback>
  }
}
 8001e64:	bf00      	nop
 8001e66:	3708      	adds	r7, #8
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	bd80      	pop	{r7, pc}
 8001e6c:	40010400 	.word	0x40010400

08001e70 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001e70:	b480      	push	{r7}
 8001e72:	b083      	sub	sp, #12
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	4603      	mov	r3, r0
 8001e78:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001e7a:	bf00      	nop
 8001e7c:	370c      	adds	r7, #12
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e84:	4770      	bx	lr

08001e86 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001e86:	b580      	push	{r7, lr}
 8001e88:	b082      	sub	sp, #8
 8001e8a:	af00      	add	r7, sp, #0
 8001e8c:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d101      	bne.n	8001e98 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001e94:	2301      	movs	r3, #1
 8001e96:	e08d      	b.n	8001fb4 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001e9e:	b2db      	uxtb	r3, r3
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d106      	bne.n	8001eb2 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001eac:	6878      	ldr	r0, [r7, #4]
 8001eae:	f7fe ff75 	bl	8000d9c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	2224      	movs	r2, #36	@ 0x24
 8001eb6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	681a      	ldr	r2, [r3, #0]
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f022 0201 	bic.w	r2, r2, #1
 8001ec8:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	685a      	ldr	r2, [r3, #4]
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001ed6:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	689a      	ldr	r2, [r3, #8]
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001ee6:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	68db      	ldr	r3, [r3, #12]
 8001eec:	2b01      	cmp	r3, #1
 8001eee:	d107      	bne.n	8001f00 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	689a      	ldr	r2, [r3, #8]
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001efc:	609a      	str	r2, [r3, #8]
 8001efe:	e006      	b.n	8001f0e <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	689a      	ldr	r2, [r3, #8]
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8001f0c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	68db      	ldr	r3, [r3, #12]
 8001f12:	2b02      	cmp	r3, #2
 8001f14:	d108      	bne.n	8001f28 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	685a      	ldr	r2, [r3, #4]
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001f24:	605a      	str	r2, [r3, #4]
 8001f26:	e007      	b.n	8001f38 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	685a      	ldr	r2, [r3, #4]
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001f36:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	685b      	ldr	r3, [r3, #4]
 8001f3e:	687a      	ldr	r2, [r7, #4]
 8001f40:	6812      	ldr	r2, [r2, #0]
 8001f42:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001f46:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001f4a:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	68da      	ldr	r2, [r3, #12]
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001f5a:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	691a      	ldr	r2, [r3, #16]
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	695b      	ldr	r3, [r3, #20]
 8001f64:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	699b      	ldr	r3, [r3, #24]
 8001f6c:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	430a      	orrs	r2, r1
 8001f74:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	69d9      	ldr	r1, [r3, #28]
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	6a1a      	ldr	r2, [r3, #32]
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	430a      	orrs	r2, r1
 8001f84:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	681a      	ldr	r2, [r3, #0]
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f042 0201 	orr.w	r2, r2, #1
 8001f94:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	2200      	movs	r2, #0
 8001f9a:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	2220      	movs	r2, #32
 8001fa0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	2200      	movs	r2, #0
 8001fae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8001fb2:	2300      	movs	r3, #0
}
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	3708      	adds	r7, #8
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bd80      	pop	{r7, pc}

08001fbc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	b083      	sub	sp, #12
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
 8001fc4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001fcc:	b2db      	uxtb	r3, r3
 8001fce:	2b20      	cmp	r3, #32
 8001fd0:	d138      	bne.n	8002044 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001fd8:	2b01      	cmp	r3, #1
 8001fda:	d101      	bne.n	8001fe0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001fdc:	2302      	movs	r3, #2
 8001fde:	e032      	b.n	8002046 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	2201      	movs	r2, #1
 8001fe4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	2224      	movs	r2, #36	@ 0x24
 8001fec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	681a      	ldr	r2, [r3, #0]
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	f022 0201 	bic.w	r2, r2, #1
 8001ffe:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	681a      	ldr	r2, [r3, #0]
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800200e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	6819      	ldr	r1, [r3, #0]
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	683a      	ldr	r2, [r7, #0]
 800201c:	430a      	orrs	r2, r1
 800201e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	681a      	ldr	r2, [r3, #0]
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f042 0201 	orr.w	r2, r2, #1
 800202e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	2220      	movs	r2, #32
 8002034:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	2200      	movs	r2, #0
 800203c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002040:	2300      	movs	r3, #0
 8002042:	e000      	b.n	8002046 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002044:	2302      	movs	r3, #2
  }
}
 8002046:	4618      	mov	r0, r3
 8002048:	370c      	adds	r7, #12
 800204a:	46bd      	mov	sp, r7
 800204c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002050:	4770      	bx	lr

08002052 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002052:	b480      	push	{r7}
 8002054:	b085      	sub	sp, #20
 8002056:	af00      	add	r7, sp, #0
 8002058:	6078      	str	r0, [r7, #4]
 800205a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002062:	b2db      	uxtb	r3, r3
 8002064:	2b20      	cmp	r3, #32
 8002066:	d139      	bne.n	80020dc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800206e:	2b01      	cmp	r3, #1
 8002070:	d101      	bne.n	8002076 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002072:	2302      	movs	r3, #2
 8002074:	e033      	b.n	80020de <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	2201      	movs	r2, #1
 800207a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	2224      	movs	r2, #36	@ 0x24
 8002082:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	681a      	ldr	r2, [r3, #0]
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	f022 0201 	bic.w	r2, r2, #1
 8002094:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80020a4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80020a6:	683b      	ldr	r3, [r7, #0]
 80020a8:	021b      	lsls	r3, r3, #8
 80020aa:	68fa      	ldr	r2, [r7, #12]
 80020ac:	4313      	orrs	r3, r2
 80020ae:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	68fa      	ldr	r2, [r7, #12]
 80020b6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	681a      	ldr	r2, [r3, #0]
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f042 0201 	orr.w	r2, r2, #1
 80020c6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	2220      	movs	r2, #32
 80020cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	2200      	movs	r2, #0
 80020d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80020d8:	2300      	movs	r3, #0
 80020da:	e000      	b.n	80020de <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80020dc:	2302      	movs	r3, #2
  }
}
 80020de:	4618      	mov	r0, r3
 80020e0:	3714      	adds	r7, #20
 80020e2:	46bd      	mov	sp, r7
 80020e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e8:	4770      	bx	lr
	...

080020ec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 80020f2:	af00      	add	r7, sp, #0
 80020f4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80020f8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80020fc:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80020fe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002102:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	2b00      	cmp	r3, #0
 800210a:	d102      	bne.n	8002112 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 800210c:	2301      	movs	r3, #1
 800210e:	f000 bff4 	b.w	80030fa <HAL_RCC_OscConfig+0x100e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002112:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002116:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f003 0301 	and.w	r3, r3, #1
 8002122:	2b00      	cmp	r3, #0
 8002124:	f000 816d 	beq.w	8002402 <HAL_RCC_OscConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002128:	4bb4      	ldr	r3, [pc, #720]	@ (80023fc <HAL_RCC_OscConfig+0x310>)
 800212a:	685b      	ldr	r3, [r3, #4]
 800212c:	f003 030c 	and.w	r3, r3, #12
 8002130:	2b04      	cmp	r3, #4
 8002132:	d00c      	beq.n	800214e <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002134:	4bb1      	ldr	r3, [pc, #708]	@ (80023fc <HAL_RCC_OscConfig+0x310>)
 8002136:	685b      	ldr	r3, [r3, #4]
 8002138:	f003 030c 	and.w	r3, r3, #12
 800213c:	2b08      	cmp	r3, #8
 800213e:	d157      	bne.n	80021f0 <HAL_RCC_OscConfig+0x104>
 8002140:	4bae      	ldr	r3, [pc, #696]	@ (80023fc <HAL_RCC_OscConfig+0x310>)
 8002142:	685b      	ldr	r3, [r3, #4]
 8002144:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002148:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800214c:	d150      	bne.n	80021f0 <HAL_RCC_OscConfig+0x104>
 800214e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002152:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002156:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 800215a:	fa93 f3a3 	rbit	r3, r3
 800215e:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002162:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002166:	fab3 f383 	clz	r3, r3
 800216a:	b2db      	uxtb	r3, r3
 800216c:	2b3f      	cmp	r3, #63	@ 0x3f
 800216e:	d802      	bhi.n	8002176 <HAL_RCC_OscConfig+0x8a>
 8002170:	4ba2      	ldr	r3, [pc, #648]	@ (80023fc <HAL_RCC_OscConfig+0x310>)
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	e015      	b.n	80021a2 <HAL_RCC_OscConfig+0xb6>
 8002176:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800217a:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800217e:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8002182:	fa93 f3a3 	rbit	r3, r3
 8002186:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 800218a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800218e:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8002192:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8002196:	fa93 f3a3 	rbit	r3, r3
 800219a:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 800219e:	4b97      	ldr	r3, [pc, #604]	@ (80023fc <HAL_RCC_OscConfig+0x310>)
 80021a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021a2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80021a6:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 80021aa:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 80021ae:	fa92 f2a2 	rbit	r2, r2
 80021b2:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 80021b6:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 80021ba:	fab2 f282 	clz	r2, r2
 80021be:	b2d2      	uxtb	r2, r2
 80021c0:	f042 0220 	orr.w	r2, r2, #32
 80021c4:	b2d2      	uxtb	r2, r2
 80021c6:	f002 021f 	and.w	r2, r2, #31
 80021ca:	2101      	movs	r1, #1
 80021cc:	fa01 f202 	lsl.w	r2, r1, r2
 80021d0:	4013      	ands	r3, r2
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	f000 8114 	beq.w	8002400 <HAL_RCC_OscConfig+0x314>
 80021d8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021dc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	685b      	ldr	r3, [r3, #4]
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	f040 810b 	bne.w	8002400 <HAL_RCC_OscConfig+0x314>
      {
        return HAL_ERROR;
 80021ea:	2301      	movs	r3, #1
 80021ec:	f000 bf85 	b.w	80030fa <HAL_RCC_OscConfig+0x100e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80021f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021f4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	685b      	ldr	r3, [r3, #4]
 80021fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002200:	d106      	bne.n	8002210 <HAL_RCC_OscConfig+0x124>
 8002202:	4b7e      	ldr	r3, [pc, #504]	@ (80023fc <HAL_RCC_OscConfig+0x310>)
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	4a7d      	ldr	r2, [pc, #500]	@ (80023fc <HAL_RCC_OscConfig+0x310>)
 8002208:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800220c:	6013      	str	r3, [r2, #0]
 800220e:	e036      	b.n	800227e <HAL_RCC_OscConfig+0x192>
 8002210:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002214:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	685b      	ldr	r3, [r3, #4]
 800221c:	2b00      	cmp	r3, #0
 800221e:	d10c      	bne.n	800223a <HAL_RCC_OscConfig+0x14e>
 8002220:	4b76      	ldr	r3, [pc, #472]	@ (80023fc <HAL_RCC_OscConfig+0x310>)
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	4a75      	ldr	r2, [pc, #468]	@ (80023fc <HAL_RCC_OscConfig+0x310>)
 8002226:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800222a:	6013      	str	r3, [r2, #0]
 800222c:	4b73      	ldr	r3, [pc, #460]	@ (80023fc <HAL_RCC_OscConfig+0x310>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	4a72      	ldr	r2, [pc, #456]	@ (80023fc <HAL_RCC_OscConfig+0x310>)
 8002232:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002236:	6013      	str	r3, [r2, #0]
 8002238:	e021      	b.n	800227e <HAL_RCC_OscConfig+0x192>
 800223a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800223e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	685b      	ldr	r3, [r3, #4]
 8002246:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800224a:	d10c      	bne.n	8002266 <HAL_RCC_OscConfig+0x17a>
 800224c:	4b6b      	ldr	r3, [pc, #428]	@ (80023fc <HAL_RCC_OscConfig+0x310>)
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	4a6a      	ldr	r2, [pc, #424]	@ (80023fc <HAL_RCC_OscConfig+0x310>)
 8002252:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002256:	6013      	str	r3, [r2, #0]
 8002258:	4b68      	ldr	r3, [pc, #416]	@ (80023fc <HAL_RCC_OscConfig+0x310>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	4a67      	ldr	r2, [pc, #412]	@ (80023fc <HAL_RCC_OscConfig+0x310>)
 800225e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002262:	6013      	str	r3, [r2, #0]
 8002264:	e00b      	b.n	800227e <HAL_RCC_OscConfig+0x192>
 8002266:	4b65      	ldr	r3, [pc, #404]	@ (80023fc <HAL_RCC_OscConfig+0x310>)
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	4a64      	ldr	r2, [pc, #400]	@ (80023fc <HAL_RCC_OscConfig+0x310>)
 800226c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002270:	6013      	str	r3, [r2, #0]
 8002272:	4b62      	ldr	r3, [pc, #392]	@ (80023fc <HAL_RCC_OscConfig+0x310>)
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	4a61      	ldr	r2, [pc, #388]	@ (80023fc <HAL_RCC_OscConfig+0x310>)
 8002278:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800227c:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800227e:	4b5f      	ldr	r3, [pc, #380]	@ (80023fc <HAL_RCC_OscConfig+0x310>)
 8002280:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002282:	f023 020f 	bic.w	r2, r3, #15
 8002286:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800228a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	689b      	ldr	r3, [r3, #8]
 8002292:	495a      	ldr	r1, [pc, #360]	@ (80023fc <HAL_RCC_OscConfig+0x310>)
 8002294:	4313      	orrs	r3, r2
 8002296:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002298:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800229c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	685b      	ldr	r3, [r3, #4]
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d054      	beq.n	8002352 <HAL_RCC_OscConfig+0x266>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022a8:	f7ff f94e 	bl	8001548 <HAL_GetTick>
 80022ac:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022b0:	e00a      	b.n	80022c8 <HAL_RCC_OscConfig+0x1dc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80022b2:	f7ff f949 	bl	8001548 <HAL_GetTick>
 80022b6:	4602      	mov	r2, r0
 80022b8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80022bc:	1ad3      	subs	r3, r2, r3
 80022be:	2b64      	cmp	r3, #100	@ 0x64
 80022c0:	d902      	bls.n	80022c8 <HAL_RCC_OscConfig+0x1dc>
          {
            return HAL_TIMEOUT;
 80022c2:	2303      	movs	r3, #3
 80022c4:	f000 bf19 	b.w	80030fa <HAL_RCC_OscConfig+0x100e>
 80022c8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80022cc:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022d0:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 80022d4:	fa93 f3a3 	rbit	r3, r3
 80022d8:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 80022dc:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022e0:	fab3 f383 	clz	r3, r3
 80022e4:	b2db      	uxtb	r3, r3
 80022e6:	2b3f      	cmp	r3, #63	@ 0x3f
 80022e8:	d802      	bhi.n	80022f0 <HAL_RCC_OscConfig+0x204>
 80022ea:	4b44      	ldr	r3, [pc, #272]	@ (80023fc <HAL_RCC_OscConfig+0x310>)
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	e015      	b.n	800231c <HAL_RCC_OscConfig+0x230>
 80022f0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80022f4:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022f8:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 80022fc:	fa93 f3a3 	rbit	r3, r3
 8002300:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8002304:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002308:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 800230c:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8002310:	fa93 f3a3 	rbit	r3, r3
 8002314:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8002318:	4b38      	ldr	r3, [pc, #224]	@ (80023fc <HAL_RCC_OscConfig+0x310>)
 800231a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800231c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002320:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8002324:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8002328:	fa92 f2a2 	rbit	r2, r2
 800232c:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8002330:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8002334:	fab2 f282 	clz	r2, r2
 8002338:	b2d2      	uxtb	r2, r2
 800233a:	f042 0220 	orr.w	r2, r2, #32
 800233e:	b2d2      	uxtb	r2, r2
 8002340:	f002 021f 	and.w	r2, r2, #31
 8002344:	2101      	movs	r1, #1
 8002346:	fa01 f202 	lsl.w	r2, r1, r2
 800234a:	4013      	ands	r3, r2
 800234c:	2b00      	cmp	r3, #0
 800234e:	d0b0      	beq.n	80022b2 <HAL_RCC_OscConfig+0x1c6>
 8002350:	e057      	b.n	8002402 <HAL_RCC_OscConfig+0x316>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002352:	f7ff f8f9 	bl	8001548 <HAL_GetTick>
 8002356:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800235a:	e00a      	b.n	8002372 <HAL_RCC_OscConfig+0x286>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800235c:	f7ff f8f4 	bl	8001548 <HAL_GetTick>
 8002360:	4602      	mov	r2, r0
 8002362:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002366:	1ad3      	subs	r3, r2, r3
 8002368:	2b64      	cmp	r3, #100	@ 0x64
 800236a:	d902      	bls.n	8002372 <HAL_RCC_OscConfig+0x286>
          {
            return HAL_TIMEOUT;
 800236c:	2303      	movs	r3, #3
 800236e:	f000 bec4 	b.w	80030fa <HAL_RCC_OscConfig+0x100e>
 8002372:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002376:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800237a:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 800237e:	fa93 f3a3 	rbit	r3, r3
 8002382:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 8002386:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800238a:	fab3 f383 	clz	r3, r3
 800238e:	b2db      	uxtb	r3, r3
 8002390:	2b3f      	cmp	r3, #63	@ 0x3f
 8002392:	d802      	bhi.n	800239a <HAL_RCC_OscConfig+0x2ae>
 8002394:	4b19      	ldr	r3, [pc, #100]	@ (80023fc <HAL_RCC_OscConfig+0x310>)
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	e015      	b.n	80023c6 <HAL_RCC_OscConfig+0x2da>
 800239a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800239e:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023a2:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 80023a6:	fa93 f3a3 	rbit	r3, r3
 80023aa:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 80023ae:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80023b2:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 80023b6:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 80023ba:	fa93 f3a3 	rbit	r3, r3
 80023be:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 80023c2:	4b0e      	ldr	r3, [pc, #56]	@ (80023fc <HAL_RCC_OscConfig+0x310>)
 80023c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023c6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80023ca:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 80023ce:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 80023d2:	fa92 f2a2 	rbit	r2, r2
 80023d6:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 80023da:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 80023de:	fab2 f282 	clz	r2, r2
 80023e2:	b2d2      	uxtb	r2, r2
 80023e4:	f042 0220 	orr.w	r2, r2, #32
 80023e8:	b2d2      	uxtb	r2, r2
 80023ea:	f002 021f 	and.w	r2, r2, #31
 80023ee:	2101      	movs	r1, #1
 80023f0:	fa01 f202 	lsl.w	r2, r1, r2
 80023f4:	4013      	ands	r3, r2
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d1b0      	bne.n	800235c <HAL_RCC_OscConfig+0x270>
 80023fa:	e002      	b.n	8002402 <HAL_RCC_OscConfig+0x316>
 80023fc:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002400:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002402:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002406:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	f003 0302 	and.w	r3, r3, #2
 8002412:	2b00      	cmp	r3, #0
 8002414:	f000 816c 	beq.w	80026f0 <HAL_RCC_OscConfig+0x604>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002418:	4bcc      	ldr	r3, [pc, #816]	@ (800274c <HAL_RCC_OscConfig+0x660>)
 800241a:	685b      	ldr	r3, [r3, #4]
 800241c:	f003 030c 	and.w	r3, r3, #12
 8002420:	2b00      	cmp	r3, #0
 8002422:	d00b      	beq.n	800243c <HAL_RCC_OscConfig+0x350>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002424:	4bc9      	ldr	r3, [pc, #804]	@ (800274c <HAL_RCC_OscConfig+0x660>)
 8002426:	685b      	ldr	r3, [r3, #4]
 8002428:	f003 030c 	and.w	r3, r3, #12
 800242c:	2b08      	cmp	r3, #8
 800242e:	d16d      	bne.n	800250c <HAL_RCC_OscConfig+0x420>
 8002430:	4bc6      	ldr	r3, [pc, #792]	@ (800274c <HAL_RCC_OscConfig+0x660>)
 8002432:	685b      	ldr	r3, [r3, #4]
 8002434:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002438:	2b00      	cmp	r3, #0
 800243a:	d167      	bne.n	800250c <HAL_RCC_OscConfig+0x420>
 800243c:	2302      	movs	r3, #2
 800243e:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002442:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8002446:	fa93 f3a3 	rbit	r3, r3
 800244a:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 800244e:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002452:	fab3 f383 	clz	r3, r3
 8002456:	b2db      	uxtb	r3, r3
 8002458:	2b3f      	cmp	r3, #63	@ 0x3f
 800245a:	d802      	bhi.n	8002462 <HAL_RCC_OscConfig+0x376>
 800245c:	4bbb      	ldr	r3, [pc, #748]	@ (800274c <HAL_RCC_OscConfig+0x660>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	e013      	b.n	800248a <HAL_RCC_OscConfig+0x39e>
 8002462:	2302      	movs	r3, #2
 8002464:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002468:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 800246c:	fa93 f3a3 	rbit	r3, r3
 8002470:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8002474:	2302      	movs	r3, #2
 8002476:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 800247a:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 800247e:	fa93 f3a3 	rbit	r3, r3
 8002482:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8002486:	4bb1      	ldr	r3, [pc, #708]	@ (800274c <HAL_RCC_OscConfig+0x660>)
 8002488:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800248a:	2202      	movs	r2, #2
 800248c:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 8002490:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8002494:	fa92 f2a2 	rbit	r2, r2
 8002498:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 800249c:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 80024a0:	fab2 f282 	clz	r2, r2
 80024a4:	b2d2      	uxtb	r2, r2
 80024a6:	f042 0220 	orr.w	r2, r2, #32
 80024aa:	b2d2      	uxtb	r2, r2
 80024ac:	f002 021f 	and.w	r2, r2, #31
 80024b0:	2101      	movs	r1, #1
 80024b2:	fa01 f202 	lsl.w	r2, r1, r2
 80024b6:	4013      	ands	r3, r2
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d00a      	beq.n	80024d2 <HAL_RCC_OscConfig+0x3e6>
 80024bc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024c0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	691b      	ldr	r3, [r3, #16]
 80024c8:	2b01      	cmp	r3, #1
 80024ca:	d002      	beq.n	80024d2 <HAL_RCC_OscConfig+0x3e6>
      {
        return HAL_ERROR;
 80024cc:	2301      	movs	r3, #1
 80024ce:	f000 be14 	b.w	80030fa <HAL_RCC_OscConfig+0x100e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024d2:	4b9e      	ldr	r3, [pc, #632]	@ (800274c <HAL_RCC_OscConfig+0x660>)
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80024da:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024de:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	695b      	ldr	r3, [r3, #20]
 80024e6:	21f8      	movs	r1, #248	@ 0xf8
 80024e8:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024ec:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 80024f0:	fa91 f1a1 	rbit	r1, r1
 80024f4:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 80024f8:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 80024fc:	fab1 f181 	clz	r1, r1
 8002500:	b2c9      	uxtb	r1, r1
 8002502:	408b      	lsls	r3, r1
 8002504:	4991      	ldr	r1, [pc, #580]	@ (800274c <HAL_RCC_OscConfig+0x660>)
 8002506:	4313      	orrs	r3, r2
 8002508:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800250a:	e0f1      	b.n	80026f0 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800250c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002510:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	691b      	ldr	r3, [r3, #16]
 8002518:	2b00      	cmp	r3, #0
 800251a:	f000 8083 	beq.w	8002624 <HAL_RCC_OscConfig+0x538>
 800251e:	2301      	movs	r3, #1
 8002520:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002524:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8002528:	fa93 f3a3 	rbit	r3, r3
 800252c:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 8002530:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002534:	fab3 f383 	clz	r3, r3
 8002538:	b2db      	uxtb	r3, r3
 800253a:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800253e:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002542:	009b      	lsls	r3, r3, #2
 8002544:	461a      	mov	r2, r3
 8002546:	2301      	movs	r3, #1
 8002548:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800254a:	f7fe fffd 	bl	8001548 <HAL_GetTick>
 800254e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002552:	e00a      	b.n	800256a <HAL_RCC_OscConfig+0x47e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002554:	f7fe fff8 	bl	8001548 <HAL_GetTick>
 8002558:	4602      	mov	r2, r0
 800255a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800255e:	1ad3      	subs	r3, r2, r3
 8002560:	2b02      	cmp	r3, #2
 8002562:	d902      	bls.n	800256a <HAL_RCC_OscConfig+0x47e>
          {
            return HAL_TIMEOUT;
 8002564:	2303      	movs	r3, #3
 8002566:	f000 bdc8 	b.w	80030fa <HAL_RCC_OscConfig+0x100e>
 800256a:	2302      	movs	r3, #2
 800256c:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002570:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8002574:	fa93 f3a3 	rbit	r3, r3
 8002578:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 800257c:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002580:	fab3 f383 	clz	r3, r3
 8002584:	b2db      	uxtb	r3, r3
 8002586:	2b3f      	cmp	r3, #63	@ 0x3f
 8002588:	d802      	bhi.n	8002590 <HAL_RCC_OscConfig+0x4a4>
 800258a:	4b70      	ldr	r3, [pc, #448]	@ (800274c <HAL_RCC_OscConfig+0x660>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	e013      	b.n	80025b8 <HAL_RCC_OscConfig+0x4cc>
 8002590:	2302      	movs	r3, #2
 8002592:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002596:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 800259a:	fa93 f3a3 	rbit	r3, r3
 800259e:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 80025a2:	2302      	movs	r3, #2
 80025a4:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 80025a8:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 80025ac:	fa93 f3a3 	rbit	r3, r3
 80025b0:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 80025b4:	4b65      	ldr	r3, [pc, #404]	@ (800274c <HAL_RCC_OscConfig+0x660>)
 80025b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025b8:	2202      	movs	r2, #2
 80025ba:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 80025be:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 80025c2:	fa92 f2a2 	rbit	r2, r2
 80025c6:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 80025ca:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 80025ce:	fab2 f282 	clz	r2, r2
 80025d2:	b2d2      	uxtb	r2, r2
 80025d4:	f042 0220 	orr.w	r2, r2, #32
 80025d8:	b2d2      	uxtb	r2, r2
 80025da:	f002 021f 	and.w	r2, r2, #31
 80025de:	2101      	movs	r1, #1
 80025e0:	fa01 f202 	lsl.w	r2, r1, r2
 80025e4:	4013      	ands	r3, r2
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d0b4      	beq.n	8002554 <HAL_RCC_OscConfig+0x468>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025ea:	4b58      	ldr	r3, [pc, #352]	@ (800274c <HAL_RCC_OscConfig+0x660>)
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80025f2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025f6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	695b      	ldr	r3, [r3, #20]
 80025fe:	21f8      	movs	r1, #248	@ 0xf8
 8002600:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002604:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8002608:	fa91 f1a1 	rbit	r1, r1
 800260c:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8002610:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8002614:	fab1 f181 	clz	r1, r1
 8002618:	b2c9      	uxtb	r1, r1
 800261a:	408b      	lsls	r3, r1
 800261c:	494b      	ldr	r1, [pc, #300]	@ (800274c <HAL_RCC_OscConfig+0x660>)
 800261e:	4313      	orrs	r3, r2
 8002620:	600b      	str	r3, [r1, #0]
 8002622:	e065      	b.n	80026f0 <HAL_RCC_OscConfig+0x604>
 8002624:	2301      	movs	r3, #1
 8002626:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800262a:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800262e:	fa93 f3a3 	rbit	r3, r3
 8002632:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 8002636:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800263a:	fab3 f383 	clz	r3, r3
 800263e:	b2db      	uxtb	r3, r3
 8002640:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002644:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002648:	009b      	lsls	r3, r3, #2
 800264a:	461a      	mov	r2, r3
 800264c:	2300      	movs	r3, #0
 800264e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002650:	f7fe ff7a 	bl	8001548 <HAL_GetTick>
 8002654:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002658:	e00a      	b.n	8002670 <HAL_RCC_OscConfig+0x584>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800265a:	f7fe ff75 	bl	8001548 <HAL_GetTick>
 800265e:	4602      	mov	r2, r0
 8002660:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002664:	1ad3      	subs	r3, r2, r3
 8002666:	2b02      	cmp	r3, #2
 8002668:	d902      	bls.n	8002670 <HAL_RCC_OscConfig+0x584>
          {
            return HAL_TIMEOUT;
 800266a:	2303      	movs	r3, #3
 800266c:	f000 bd45 	b.w	80030fa <HAL_RCC_OscConfig+0x100e>
 8002670:	2302      	movs	r3, #2
 8002672:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002676:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800267a:	fa93 f3a3 	rbit	r3, r3
 800267e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 8002682:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002686:	fab3 f383 	clz	r3, r3
 800268a:	b2db      	uxtb	r3, r3
 800268c:	2b3f      	cmp	r3, #63	@ 0x3f
 800268e:	d802      	bhi.n	8002696 <HAL_RCC_OscConfig+0x5aa>
 8002690:	4b2e      	ldr	r3, [pc, #184]	@ (800274c <HAL_RCC_OscConfig+0x660>)
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	e013      	b.n	80026be <HAL_RCC_OscConfig+0x5d2>
 8002696:	2302      	movs	r3, #2
 8002698:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800269c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80026a0:	fa93 f3a3 	rbit	r3, r3
 80026a4:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 80026a8:	2302      	movs	r3, #2
 80026aa:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 80026ae:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80026b2:	fa93 f3a3 	rbit	r3, r3
 80026b6:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 80026ba:	4b24      	ldr	r3, [pc, #144]	@ (800274c <HAL_RCC_OscConfig+0x660>)
 80026bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026be:	2202      	movs	r2, #2
 80026c0:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 80026c4:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 80026c8:	fa92 f2a2 	rbit	r2, r2
 80026cc:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 80026d0:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 80026d4:	fab2 f282 	clz	r2, r2
 80026d8:	b2d2      	uxtb	r2, r2
 80026da:	f042 0220 	orr.w	r2, r2, #32
 80026de:	b2d2      	uxtb	r2, r2
 80026e0:	f002 021f 	and.w	r2, r2, #31
 80026e4:	2101      	movs	r1, #1
 80026e6:	fa01 f202 	lsl.w	r2, r1, r2
 80026ea:	4013      	ands	r3, r2
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d1b4      	bne.n	800265a <HAL_RCC_OscConfig+0x56e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80026f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026f4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f003 0308 	and.w	r3, r3, #8
 8002700:	2b00      	cmp	r3, #0
 8002702:	f000 8115 	beq.w	8002930 <HAL_RCC_OscConfig+0x844>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002706:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800270a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	699b      	ldr	r3, [r3, #24]
 8002712:	2b00      	cmp	r3, #0
 8002714:	d07e      	beq.n	8002814 <HAL_RCC_OscConfig+0x728>
 8002716:	2301      	movs	r3, #1
 8002718:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800271c:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8002720:	fa93 f3a3 	rbit	r3, r3
 8002724:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 8002728:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800272c:	fab3 f383 	clz	r3, r3
 8002730:	b2db      	uxtb	r3, r3
 8002732:	461a      	mov	r2, r3
 8002734:	4b06      	ldr	r3, [pc, #24]	@ (8002750 <HAL_RCC_OscConfig+0x664>)
 8002736:	4413      	add	r3, r2
 8002738:	009b      	lsls	r3, r3, #2
 800273a:	461a      	mov	r2, r3
 800273c:	2301      	movs	r3, #1
 800273e:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002740:	f7fe ff02 	bl	8001548 <HAL_GetTick>
 8002744:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002748:	e00f      	b.n	800276a <HAL_RCC_OscConfig+0x67e>
 800274a:	bf00      	nop
 800274c:	40021000 	.word	0x40021000
 8002750:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002754:	f7fe fef8 	bl	8001548 <HAL_GetTick>
 8002758:	4602      	mov	r2, r0
 800275a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800275e:	1ad3      	subs	r3, r2, r3
 8002760:	2b02      	cmp	r3, #2
 8002762:	d902      	bls.n	800276a <HAL_RCC_OscConfig+0x67e>
        {
          return HAL_TIMEOUT;
 8002764:	2303      	movs	r3, #3
 8002766:	f000 bcc8 	b.w	80030fa <HAL_RCC_OscConfig+0x100e>
 800276a:	2302      	movs	r3, #2
 800276c:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002770:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8002774:	fa93 f3a3 	rbit	r3, r3
 8002778:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800277c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002780:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8002784:	2202      	movs	r2, #2
 8002786:	601a      	str	r2, [r3, #0]
 8002788:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800278c:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	fa93 f2a3 	rbit	r2, r3
 8002796:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800279a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800279e:	601a      	str	r2, [r3, #0]
 80027a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027a4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80027a8:	2202      	movs	r2, #2
 80027aa:	601a      	str	r2, [r3, #0]
 80027ac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027b0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	fa93 f2a3 	rbit	r2, r3
 80027ba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027be:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80027c2:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80027c4:	4bb0      	ldr	r3, [pc, #704]	@ (8002a88 <HAL_RCC_OscConfig+0x99c>)
 80027c6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80027c8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027cc:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80027d0:	2102      	movs	r1, #2
 80027d2:	6019      	str	r1, [r3, #0]
 80027d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027d8:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	fa93 f1a3 	rbit	r1, r3
 80027e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027e6:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80027ea:	6019      	str	r1, [r3, #0]
  return result;
 80027ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027f0:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	fab3 f383 	clz	r3, r3
 80027fa:	b2db      	uxtb	r3, r3
 80027fc:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8002800:	b2db      	uxtb	r3, r3
 8002802:	f003 031f 	and.w	r3, r3, #31
 8002806:	2101      	movs	r1, #1
 8002808:	fa01 f303 	lsl.w	r3, r1, r3
 800280c:	4013      	ands	r3, r2
 800280e:	2b00      	cmp	r3, #0
 8002810:	d0a0      	beq.n	8002754 <HAL_RCC_OscConfig+0x668>
 8002812:	e08d      	b.n	8002930 <HAL_RCC_OscConfig+0x844>
 8002814:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002818:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800281c:	2201      	movs	r2, #1
 800281e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002820:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002824:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	fa93 f2a3 	rbit	r2, r3
 800282e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002832:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002836:	601a      	str	r2, [r3, #0]
  return result;
 8002838:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800283c:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002840:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002842:	fab3 f383 	clz	r3, r3
 8002846:	b2db      	uxtb	r3, r3
 8002848:	461a      	mov	r2, r3
 800284a:	4b90      	ldr	r3, [pc, #576]	@ (8002a8c <HAL_RCC_OscConfig+0x9a0>)
 800284c:	4413      	add	r3, r2
 800284e:	009b      	lsls	r3, r3, #2
 8002850:	461a      	mov	r2, r3
 8002852:	2300      	movs	r3, #0
 8002854:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002856:	f7fe fe77 	bl	8001548 <HAL_GetTick>
 800285a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800285e:	e00a      	b.n	8002876 <HAL_RCC_OscConfig+0x78a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002860:	f7fe fe72 	bl	8001548 <HAL_GetTick>
 8002864:	4602      	mov	r2, r0
 8002866:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800286a:	1ad3      	subs	r3, r2, r3
 800286c:	2b02      	cmp	r3, #2
 800286e:	d902      	bls.n	8002876 <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_TIMEOUT;
 8002870:	2303      	movs	r3, #3
 8002872:	f000 bc42 	b.w	80030fa <HAL_RCC_OscConfig+0x100e>
 8002876:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800287a:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800287e:	2202      	movs	r2, #2
 8002880:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002882:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002886:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	fa93 f2a3 	rbit	r2, r3
 8002890:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002894:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002898:	601a      	str	r2, [r3, #0]
 800289a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800289e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80028a2:	2202      	movs	r2, #2
 80028a4:	601a      	str	r2, [r3, #0]
 80028a6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028aa:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	fa93 f2a3 	rbit	r2, r3
 80028b4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028b8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80028bc:	601a      	str	r2, [r3, #0]
 80028be:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028c2:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80028c6:	2202      	movs	r2, #2
 80028c8:	601a      	str	r2, [r3, #0]
 80028ca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028ce:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	fa93 f2a3 	rbit	r2, r3
 80028d8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028dc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80028e0:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80028e2:	4b69      	ldr	r3, [pc, #420]	@ (8002a88 <HAL_RCC_OscConfig+0x99c>)
 80028e4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80028e6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028ea:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80028ee:	2102      	movs	r1, #2
 80028f0:	6019      	str	r1, [r3, #0]
 80028f2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028f6:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	fa93 f1a3 	rbit	r1, r3
 8002900:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002904:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002908:	6019      	str	r1, [r3, #0]
  return result;
 800290a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800290e:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	fab3 f383 	clz	r3, r3
 8002918:	b2db      	uxtb	r3, r3
 800291a:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800291e:	b2db      	uxtb	r3, r3
 8002920:	f003 031f 	and.w	r3, r3, #31
 8002924:	2101      	movs	r1, #1
 8002926:	fa01 f303 	lsl.w	r3, r1, r3
 800292a:	4013      	ands	r3, r2
 800292c:	2b00      	cmp	r3, #0
 800292e:	d197      	bne.n	8002860 <HAL_RCC_OscConfig+0x774>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002930:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002934:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	f003 0304 	and.w	r3, r3, #4
 8002940:	2b00      	cmp	r3, #0
 8002942:	f000 819e 	beq.w	8002c82 <HAL_RCC_OscConfig+0xb96>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002946:	2300      	movs	r3, #0
 8002948:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800294c:	4b4e      	ldr	r3, [pc, #312]	@ (8002a88 <HAL_RCC_OscConfig+0x99c>)
 800294e:	69db      	ldr	r3, [r3, #28]
 8002950:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002954:	2b00      	cmp	r3, #0
 8002956:	d116      	bne.n	8002986 <HAL_RCC_OscConfig+0x89a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002958:	4b4b      	ldr	r3, [pc, #300]	@ (8002a88 <HAL_RCC_OscConfig+0x99c>)
 800295a:	69db      	ldr	r3, [r3, #28]
 800295c:	4a4a      	ldr	r2, [pc, #296]	@ (8002a88 <HAL_RCC_OscConfig+0x99c>)
 800295e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002962:	61d3      	str	r3, [r2, #28]
 8002964:	4b48      	ldr	r3, [pc, #288]	@ (8002a88 <HAL_RCC_OscConfig+0x99c>)
 8002966:	69db      	ldr	r3, [r3, #28]
 8002968:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 800296c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002970:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8002974:	601a      	str	r2, [r3, #0]
 8002976:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800297a:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 800297e:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8002980:	2301      	movs	r3, #1
 8002982:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002986:	4b42      	ldr	r3, [pc, #264]	@ (8002a90 <HAL_RCC_OscConfig+0x9a4>)
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800298e:	2b00      	cmp	r3, #0
 8002990:	d11a      	bne.n	80029c8 <HAL_RCC_OscConfig+0x8dc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002992:	4b3f      	ldr	r3, [pc, #252]	@ (8002a90 <HAL_RCC_OscConfig+0x9a4>)
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	4a3e      	ldr	r2, [pc, #248]	@ (8002a90 <HAL_RCC_OscConfig+0x9a4>)
 8002998:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800299c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800299e:	f7fe fdd3 	bl	8001548 <HAL_GetTick>
 80029a2:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029a6:	e009      	b.n	80029bc <HAL_RCC_OscConfig+0x8d0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80029a8:	f7fe fdce 	bl	8001548 <HAL_GetTick>
 80029ac:	4602      	mov	r2, r0
 80029ae:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80029b2:	1ad3      	subs	r3, r2, r3
 80029b4:	2b64      	cmp	r3, #100	@ 0x64
 80029b6:	d901      	bls.n	80029bc <HAL_RCC_OscConfig+0x8d0>
        {
          return HAL_TIMEOUT;
 80029b8:	2303      	movs	r3, #3
 80029ba:	e39e      	b.n	80030fa <HAL_RCC_OscConfig+0x100e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029bc:	4b34      	ldr	r3, [pc, #208]	@ (8002a90 <HAL_RCC_OscConfig+0x9a4>)
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d0ef      	beq.n	80029a8 <HAL_RCC_OscConfig+0x8bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80029c8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029cc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	68db      	ldr	r3, [r3, #12]
 80029d4:	2b01      	cmp	r3, #1
 80029d6:	d106      	bne.n	80029e6 <HAL_RCC_OscConfig+0x8fa>
 80029d8:	4b2b      	ldr	r3, [pc, #172]	@ (8002a88 <HAL_RCC_OscConfig+0x99c>)
 80029da:	6a1b      	ldr	r3, [r3, #32]
 80029dc:	4a2a      	ldr	r2, [pc, #168]	@ (8002a88 <HAL_RCC_OscConfig+0x99c>)
 80029de:	f043 0301 	orr.w	r3, r3, #1
 80029e2:	6213      	str	r3, [r2, #32]
 80029e4:	e035      	b.n	8002a52 <HAL_RCC_OscConfig+0x966>
 80029e6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029ea:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	68db      	ldr	r3, [r3, #12]
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d10c      	bne.n	8002a10 <HAL_RCC_OscConfig+0x924>
 80029f6:	4b24      	ldr	r3, [pc, #144]	@ (8002a88 <HAL_RCC_OscConfig+0x99c>)
 80029f8:	6a1b      	ldr	r3, [r3, #32]
 80029fa:	4a23      	ldr	r2, [pc, #140]	@ (8002a88 <HAL_RCC_OscConfig+0x99c>)
 80029fc:	f023 0301 	bic.w	r3, r3, #1
 8002a00:	6213      	str	r3, [r2, #32]
 8002a02:	4b21      	ldr	r3, [pc, #132]	@ (8002a88 <HAL_RCC_OscConfig+0x99c>)
 8002a04:	6a1b      	ldr	r3, [r3, #32]
 8002a06:	4a20      	ldr	r2, [pc, #128]	@ (8002a88 <HAL_RCC_OscConfig+0x99c>)
 8002a08:	f023 0304 	bic.w	r3, r3, #4
 8002a0c:	6213      	str	r3, [r2, #32]
 8002a0e:	e020      	b.n	8002a52 <HAL_RCC_OscConfig+0x966>
 8002a10:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a14:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	68db      	ldr	r3, [r3, #12]
 8002a1c:	2b05      	cmp	r3, #5
 8002a1e:	d10c      	bne.n	8002a3a <HAL_RCC_OscConfig+0x94e>
 8002a20:	4b19      	ldr	r3, [pc, #100]	@ (8002a88 <HAL_RCC_OscConfig+0x99c>)
 8002a22:	6a1b      	ldr	r3, [r3, #32]
 8002a24:	4a18      	ldr	r2, [pc, #96]	@ (8002a88 <HAL_RCC_OscConfig+0x99c>)
 8002a26:	f043 0304 	orr.w	r3, r3, #4
 8002a2a:	6213      	str	r3, [r2, #32]
 8002a2c:	4b16      	ldr	r3, [pc, #88]	@ (8002a88 <HAL_RCC_OscConfig+0x99c>)
 8002a2e:	6a1b      	ldr	r3, [r3, #32]
 8002a30:	4a15      	ldr	r2, [pc, #84]	@ (8002a88 <HAL_RCC_OscConfig+0x99c>)
 8002a32:	f043 0301 	orr.w	r3, r3, #1
 8002a36:	6213      	str	r3, [r2, #32]
 8002a38:	e00b      	b.n	8002a52 <HAL_RCC_OscConfig+0x966>
 8002a3a:	4b13      	ldr	r3, [pc, #76]	@ (8002a88 <HAL_RCC_OscConfig+0x99c>)
 8002a3c:	6a1b      	ldr	r3, [r3, #32]
 8002a3e:	4a12      	ldr	r2, [pc, #72]	@ (8002a88 <HAL_RCC_OscConfig+0x99c>)
 8002a40:	f023 0301 	bic.w	r3, r3, #1
 8002a44:	6213      	str	r3, [r2, #32]
 8002a46:	4b10      	ldr	r3, [pc, #64]	@ (8002a88 <HAL_RCC_OscConfig+0x99c>)
 8002a48:	6a1b      	ldr	r3, [r3, #32]
 8002a4a:	4a0f      	ldr	r2, [pc, #60]	@ (8002a88 <HAL_RCC_OscConfig+0x99c>)
 8002a4c:	f023 0304 	bic.w	r3, r3, #4
 8002a50:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002a52:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a56:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	68db      	ldr	r3, [r3, #12]
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	f000 8087 	beq.w	8002b72 <HAL_RCC_OscConfig+0xa86>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a64:	f7fe fd70 	bl	8001548 <HAL_GetTick>
 8002a68:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a6c:	e012      	b.n	8002a94 <HAL_RCC_OscConfig+0x9a8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002a6e:	f7fe fd6b 	bl	8001548 <HAL_GetTick>
 8002a72:	4602      	mov	r2, r0
 8002a74:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002a78:	1ad3      	subs	r3, r2, r3
 8002a7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a7e:	4293      	cmp	r3, r2
 8002a80:	d908      	bls.n	8002a94 <HAL_RCC_OscConfig+0x9a8>
        {
          return HAL_TIMEOUT;
 8002a82:	2303      	movs	r3, #3
 8002a84:	e339      	b.n	80030fa <HAL_RCC_OscConfig+0x100e>
 8002a86:	bf00      	nop
 8002a88:	40021000 	.word	0x40021000
 8002a8c:	10908120 	.word	0x10908120
 8002a90:	40007000 	.word	0x40007000
 8002a94:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a98:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002a9c:	2202      	movs	r2, #2
 8002a9e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002aa0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002aa4:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	fa93 f2a3 	rbit	r2, r3
 8002aae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ab2:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002ab6:	601a      	str	r2, [r3, #0]
 8002ab8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002abc:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8002ac0:	2202      	movs	r2, #2
 8002ac2:	601a      	str	r2, [r3, #0]
 8002ac4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ac8:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	fa93 f2a3 	rbit	r2, r3
 8002ad2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ad6:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8002ada:	601a      	str	r2, [r3, #0]
  return result;
 8002adc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ae0:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8002ae4:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ae6:	fab3 f383 	clz	r3, r3
 8002aea:	b2db      	uxtb	r3, r3
 8002aec:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8002af0:	b2db      	uxtb	r3, r3
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d102      	bne.n	8002afc <HAL_RCC_OscConfig+0xa10>
 8002af6:	4b98      	ldr	r3, [pc, #608]	@ (8002d58 <HAL_RCC_OscConfig+0xc6c>)
 8002af8:	6a1b      	ldr	r3, [r3, #32]
 8002afa:	e013      	b.n	8002b24 <HAL_RCC_OscConfig+0xa38>
 8002afc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b00:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8002b04:	2202      	movs	r2, #2
 8002b06:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b08:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b0c:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	fa93 f2a3 	rbit	r2, r3
 8002b16:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b1a:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8002b1e:	601a      	str	r2, [r3, #0]
 8002b20:	4b8d      	ldr	r3, [pc, #564]	@ (8002d58 <HAL_RCC_OscConfig+0xc6c>)
 8002b22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b24:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002b28:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8002b2c:	2102      	movs	r1, #2
 8002b2e:	6011      	str	r1, [r2, #0]
 8002b30:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002b34:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8002b38:	6812      	ldr	r2, [r2, #0]
 8002b3a:	fa92 f1a2 	rbit	r1, r2
 8002b3e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002b42:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8002b46:	6011      	str	r1, [r2, #0]
  return result;
 8002b48:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002b4c:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8002b50:	6812      	ldr	r2, [r2, #0]
 8002b52:	fab2 f282 	clz	r2, r2
 8002b56:	b2d2      	uxtb	r2, r2
 8002b58:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002b5c:	b2d2      	uxtb	r2, r2
 8002b5e:	f002 021f 	and.w	r2, r2, #31
 8002b62:	2101      	movs	r1, #1
 8002b64:	fa01 f202 	lsl.w	r2, r1, r2
 8002b68:	4013      	ands	r3, r2
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	f43f af7f 	beq.w	8002a6e <HAL_RCC_OscConfig+0x982>
 8002b70:	e07d      	b.n	8002c6e <HAL_RCC_OscConfig+0xb82>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b72:	f7fe fce9 	bl	8001548 <HAL_GetTick>
 8002b76:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b7a:	e00b      	b.n	8002b94 <HAL_RCC_OscConfig+0xaa8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002b7c:	f7fe fce4 	bl	8001548 <HAL_GetTick>
 8002b80:	4602      	mov	r2, r0
 8002b82:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002b86:	1ad3      	subs	r3, r2, r3
 8002b88:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b8c:	4293      	cmp	r3, r2
 8002b8e:	d901      	bls.n	8002b94 <HAL_RCC_OscConfig+0xaa8>
        {
          return HAL_TIMEOUT;
 8002b90:	2303      	movs	r3, #3
 8002b92:	e2b2      	b.n	80030fa <HAL_RCC_OscConfig+0x100e>
 8002b94:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b98:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8002b9c:	2202      	movs	r2, #2
 8002b9e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ba0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ba4:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	fa93 f2a3 	rbit	r2, r3
 8002bae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002bb2:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8002bb6:	601a      	str	r2, [r3, #0]
 8002bb8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002bbc:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8002bc0:	2202      	movs	r2, #2
 8002bc2:	601a      	str	r2, [r3, #0]
 8002bc4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002bc8:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	fa93 f2a3 	rbit	r2, r3
 8002bd2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002bd6:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8002bda:	601a      	str	r2, [r3, #0]
  return result;
 8002bdc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002be0:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8002be4:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002be6:	fab3 f383 	clz	r3, r3
 8002bea:	b2db      	uxtb	r3, r3
 8002bec:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8002bf0:	b2db      	uxtb	r3, r3
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d102      	bne.n	8002bfc <HAL_RCC_OscConfig+0xb10>
 8002bf6:	4b58      	ldr	r3, [pc, #352]	@ (8002d58 <HAL_RCC_OscConfig+0xc6c>)
 8002bf8:	6a1b      	ldr	r3, [r3, #32]
 8002bfa:	e013      	b.n	8002c24 <HAL_RCC_OscConfig+0xb38>
 8002bfc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c00:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8002c04:	2202      	movs	r2, #2
 8002c06:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c08:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c0c:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	fa93 f2a3 	rbit	r2, r3
 8002c16:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c1a:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8002c1e:	601a      	str	r2, [r3, #0]
 8002c20:	4b4d      	ldr	r3, [pc, #308]	@ (8002d58 <HAL_RCC_OscConfig+0xc6c>)
 8002c22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c24:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002c28:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8002c2c:	2102      	movs	r1, #2
 8002c2e:	6011      	str	r1, [r2, #0]
 8002c30:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002c34:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8002c38:	6812      	ldr	r2, [r2, #0]
 8002c3a:	fa92 f1a2 	rbit	r1, r2
 8002c3e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002c42:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8002c46:	6011      	str	r1, [r2, #0]
  return result;
 8002c48:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002c4c:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8002c50:	6812      	ldr	r2, [r2, #0]
 8002c52:	fab2 f282 	clz	r2, r2
 8002c56:	b2d2      	uxtb	r2, r2
 8002c58:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002c5c:	b2d2      	uxtb	r2, r2
 8002c5e:	f002 021f 	and.w	r2, r2, #31
 8002c62:	2101      	movs	r1, #1
 8002c64:	fa01 f202 	lsl.w	r2, r1, r2
 8002c68:	4013      	ands	r3, r2
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d186      	bne.n	8002b7c <HAL_RCC_OscConfig+0xa90>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002c6e:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 8002c72:	2b01      	cmp	r3, #1
 8002c74:	d105      	bne.n	8002c82 <HAL_RCC_OscConfig+0xb96>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c76:	4b38      	ldr	r3, [pc, #224]	@ (8002d58 <HAL_RCC_OscConfig+0xc6c>)
 8002c78:	69db      	ldr	r3, [r3, #28]
 8002c7a:	4a37      	ldr	r2, [pc, #220]	@ (8002d58 <HAL_RCC_OscConfig+0xc6c>)
 8002c7c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002c80:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002c82:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c86:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	69db      	ldr	r3, [r3, #28]
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	f000 8232 	beq.w	80030f8 <HAL_RCC_OscConfig+0x100c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002c94:	4b30      	ldr	r3, [pc, #192]	@ (8002d58 <HAL_RCC_OscConfig+0xc6c>)
 8002c96:	685b      	ldr	r3, [r3, #4]
 8002c98:	f003 030c 	and.w	r3, r3, #12
 8002c9c:	2b08      	cmp	r3, #8
 8002c9e:	f000 8201 	beq.w	80030a4 <HAL_RCC_OscConfig+0xfb8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002ca2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ca6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	69db      	ldr	r3, [r3, #28]
 8002cae:	2b02      	cmp	r3, #2
 8002cb0:	f040 8157 	bne.w	8002f62 <HAL_RCC_OscConfig+0xe76>
 8002cb4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002cb8:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8002cbc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002cc0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cc2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002cc6:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	fa93 f2a3 	rbit	r2, r3
 8002cd0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002cd4:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8002cd8:	601a      	str	r2, [r3, #0]
  return result;
 8002cda:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002cde:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8002ce2:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ce4:	fab3 f383 	clz	r3, r3
 8002ce8:	b2db      	uxtb	r3, r3
 8002cea:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002cee:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002cf2:	009b      	lsls	r3, r3, #2
 8002cf4:	461a      	mov	r2, r3
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cfa:	f7fe fc25 	bl	8001548 <HAL_GetTick>
 8002cfe:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002d02:	e009      	b.n	8002d18 <HAL_RCC_OscConfig+0xc2c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d04:	f7fe fc20 	bl	8001548 <HAL_GetTick>
 8002d08:	4602      	mov	r2, r0
 8002d0a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002d0e:	1ad3      	subs	r3, r2, r3
 8002d10:	2b02      	cmp	r3, #2
 8002d12:	d901      	bls.n	8002d18 <HAL_RCC_OscConfig+0xc2c>
          {
            return HAL_TIMEOUT;
 8002d14:	2303      	movs	r3, #3
 8002d16:	e1f0      	b.n	80030fa <HAL_RCC_OscConfig+0x100e>
 8002d18:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d1c:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8002d20:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002d24:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d26:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d2a:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	fa93 f2a3 	rbit	r2, r3
 8002d34:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d38:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8002d3c:	601a      	str	r2, [r3, #0]
  return result;
 8002d3e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d42:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8002d46:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002d48:	fab3 f383 	clz	r3, r3
 8002d4c:	b2db      	uxtb	r3, r3
 8002d4e:	2b3f      	cmp	r3, #63	@ 0x3f
 8002d50:	d804      	bhi.n	8002d5c <HAL_RCC_OscConfig+0xc70>
 8002d52:	4b01      	ldr	r3, [pc, #4]	@ (8002d58 <HAL_RCC_OscConfig+0xc6c>)
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	e029      	b.n	8002dac <HAL_RCC_OscConfig+0xcc0>
 8002d58:	40021000 	.word	0x40021000
 8002d5c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d60:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002d64:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002d68:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d6a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d6e:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	fa93 f2a3 	rbit	r2, r3
 8002d78:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d7c:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8002d80:	601a      	str	r2, [r3, #0]
 8002d82:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d86:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8002d8a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002d8e:	601a      	str	r2, [r3, #0]
 8002d90:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d94:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	fa93 f2a3 	rbit	r2, r3
 8002d9e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002da2:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8002da6:	601a      	str	r2, [r3, #0]
 8002da8:	4bc3      	ldr	r3, [pc, #780]	@ (80030b8 <HAL_RCC_OscConfig+0xfcc>)
 8002daa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dac:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002db0:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8002db4:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002db8:	6011      	str	r1, [r2, #0]
 8002dba:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002dbe:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8002dc2:	6812      	ldr	r2, [r2, #0]
 8002dc4:	fa92 f1a2 	rbit	r1, r2
 8002dc8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002dcc:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8002dd0:	6011      	str	r1, [r2, #0]
  return result;
 8002dd2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002dd6:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8002dda:	6812      	ldr	r2, [r2, #0]
 8002ddc:	fab2 f282 	clz	r2, r2
 8002de0:	b2d2      	uxtb	r2, r2
 8002de2:	f042 0220 	orr.w	r2, r2, #32
 8002de6:	b2d2      	uxtb	r2, r2
 8002de8:	f002 021f 	and.w	r2, r2, #31
 8002dec:	2101      	movs	r1, #1
 8002dee:	fa01 f202 	lsl.w	r2, r1, r2
 8002df2:	4013      	ands	r3, r2
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d185      	bne.n	8002d04 <HAL_RCC_OscConfig+0xc18>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002df8:	4baf      	ldr	r3, [pc, #700]	@ (80030b8 <HAL_RCC_OscConfig+0xfcc>)
 8002dfa:	685b      	ldr	r3, [r3, #4]
 8002dfc:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002e00:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e04:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8002e0c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e10:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	6a1b      	ldr	r3, [r3, #32]
 8002e18:	430b      	orrs	r3, r1
 8002e1a:	49a7      	ldr	r1, [pc, #668]	@ (80030b8 <HAL_RCC_OscConfig+0xfcc>)
 8002e1c:	4313      	orrs	r3, r2
 8002e1e:	604b      	str	r3, [r1, #4]
 8002e20:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e24:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8002e28:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002e2c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e2e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e32:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	fa93 f2a3 	rbit	r2, r3
 8002e3c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e40:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8002e44:	601a      	str	r2, [r3, #0]
  return result;
 8002e46:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e4a:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8002e4e:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002e50:	fab3 f383 	clz	r3, r3
 8002e54:	b2db      	uxtb	r3, r3
 8002e56:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002e5a:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002e5e:	009b      	lsls	r3, r3, #2
 8002e60:	461a      	mov	r2, r3
 8002e62:	2301      	movs	r3, #1
 8002e64:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e66:	f7fe fb6f 	bl	8001548 <HAL_GetTick>
 8002e6a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002e6e:	e009      	b.n	8002e84 <HAL_RCC_OscConfig+0xd98>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e70:	f7fe fb6a 	bl	8001548 <HAL_GetTick>
 8002e74:	4602      	mov	r2, r0
 8002e76:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002e7a:	1ad3      	subs	r3, r2, r3
 8002e7c:	2b02      	cmp	r3, #2
 8002e7e:	d901      	bls.n	8002e84 <HAL_RCC_OscConfig+0xd98>
          {
            return HAL_TIMEOUT;
 8002e80:	2303      	movs	r3, #3
 8002e82:	e13a      	b.n	80030fa <HAL_RCC_OscConfig+0x100e>
 8002e84:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e88:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8002e8c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002e90:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e92:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e96:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	fa93 f2a3 	rbit	r2, r3
 8002ea0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ea4:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8002ea8:	601a      	str	r2, [r3, #0]
  return result;
 8002eaa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002eae:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8002eb2:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002eb4:	fab3 f383 	clz	r3, r3
 8002eb8:	b2db      	uxtb	r3, r3
 8002eba:	2b3f      	cmp	r3, #63	@ 0x3f
 8002ebc:	d802      	bhi.n	8002ec4 <HAL_RCC_OscConfig+0xdd8>
 8002ebe:	4b7e      	ldr	r3, [pc, #504]	@ (80030b8 <HAL_RCC_OscConfig+0xfcc>)
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	e027      	b.n	8002f14 <HAL_RCC_OscConfig+0xe28>
 8002ec4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ec8:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8002ecc:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002ed0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ed2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ed6:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	fa93 f2a3 	rbit	r2, r3
 8002ee0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ee4:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8002ee8:	601a      	str	r2, [r3, #0]
 8002eea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002eee:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8002ef2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002ef6:	601a      	str	r2, [r3, #0]
 8002ef8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002efc:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	fa93 f2a3 	rbit	r2, r3
 8002f06:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f0a:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8002f0e:	601a      	str	r2, [r3, #0]
 8002f10:	4b69      	ldr	r3, [pc, #420]	@ (80030b8 <HAL_RCC_OscConfig+0xfcc>)
 8002f12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f14:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002f18:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8002f1c:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002f20:	6011      	str	r1, [r2, #0]
 8002f22:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002f26:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8002f2a:	6812      	ldr	r2, [r2, #0]
 8002f2c:	fa92 f1a2 	rbit	r1, r2
 8002f30:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002f34:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8002f38:	6011      	str	r1, [r2, #0]
  return result;
 8002f3a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002f3e:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8002f42:	6812      	ldr	r2, [r2, #0]
 8002f44:	fab2 f282 	clz	r2, r2
 8002f48:	b2d2      	uxtb	r2, r2
 8002f4a:	f042 0220 	orr.w	r2, r2, #32
 8002f4e:	b2d2      	uxtb	r2, r2
 8002f50:	f002 021f 	and.w	r2, r2, #31
 8002f54:	2101      	movs	r1, #1
 8002f56:	fa01 f202 	lsl.w	r2, r1, r2
 8002f5a:	4013      	ands	r3, r2
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d087      	beq.n	8002e70 <HAL_RCC_OscConfig+0xd84>
 8002f60:	e0ca      	b.n	80030f8 <HAL_RCC_OscConfig+0x100c>
 8002f62:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f66:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8002f6a:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002f6e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f70:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f74:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	fa93 f2a3 	rbit	r2, r3
 8002f7e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f82:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8002f86:	601a      	str	r2, [r3, #0]
  return result;
 8002f88:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f8c:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8002f90:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f92:	fab3 f383 	clz	r3, r3
 8002f96:	b2db      	uxtb	r3, r3
 8002f98:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002f9c:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002fa0:	009b      	lsls	r3, r3, #2
 8002fa2:	461a      	mov	r2, r3
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fa8:	f7fe face 	bl	8001548 <HAL_GetTick>
 8002fac:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002fb0:	e009      	b.n	8002fc6 <HAL_RCC_OscConfig+0xeda>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002fb2:	f7fe fac9 	bl	8001548 <HAL_GetTick>
 8002fb6:	4602      	mov	r2, r0
 8002fb8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002fbc:	1ad3      	subs	r3, r2, r3
 8002fbe:	2b02      	cmp	r3, #2
 8002fc0:	d901      	bls.n	8002fc6 <HAL_RCC_OscConfig+0xeda>
          {
            return HAL_TIMEOUT;
 8002fc2:	2303      	movs	r3, #3
 8002fc4:	e099      	b.n	80030fa <HAL_RCC_OscConfig+0x100e>
 8002fc6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002fca:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8002fce:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002fd2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fd4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002fd8:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	fa93 f2a3 	rbit	r2, r3
 8002fe2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002fe6:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8002fea:	601a      	str	r2, [r3, #0]
  return result;
 8002fec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ff0:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8002ff4:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ff6:	fab3 f383 	clz	r3, r3
 8002ffa:	b2db      	uxtb	r3, r3
 8002ffc:	2b3f      	cmp	r3, #63	@ 0x3f
 8002ffe:	d802      	bhi.n	8003006 <HAL_RCC_OscConfig+0xf1a>
 8003000:	4b2d      	ldr	r3, [pc, #180]	@ (80030b8 <HAL_RCC_OscConfig+0xfcc>)
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	e027      	b.n	8003056 <HAL_RCC_OscConfig+0xf6a>
 8003006:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800300a:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 800300e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003012:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003014:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003018:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	fa93 f2a3 	rbit	r2, r3
 8003022:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003026:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 800302a:	601a      	str	r2, [r3, #0]
 800302c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003030:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8003034:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003038:	601a      	str	r2, [r3, #0]
 800303a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800303e:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	fa93 f2a3 	rbit	r2, r3
 8003048:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800304c:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8003050:	601a      	str	r2, [r3, #0]
 8003052:	4b19      	ldr	r3, [pc, #100]	@ (80030b8 <HAL_RCC_OscConfig+0xfcc>)
 8003054:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003056:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800305a:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 800305e:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8003062:	6011      	str	r1, [r2, #0]
 8003064:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003068:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 800306c:	6812      	ldr	r2, [r2, #0]
 800306e:	fa92 f1a2 	rbit	r1, r2
 8003072:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003076:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 800307a:	6011      	str	r1, [r2, #0]
  return result;
 800307c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003080:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8003084:	6812      	ldr	r2, [r2, #0]
 8003086:	fab2 f282 	clz	r2, r2
 800308a:	b2d2      	uxtb	r2, r2
 800308c:	f042 0220 	orr.w	r2, r2, #32
 8003090:	b2d2      	uxtb	r2, r2
 8003092:	f002 021f 	and.w	r2, r2, #31
 8003096:	2101      	movs	r1, #1
 8003098:	fa01 f202 	lsl.w	r2, r1, r2
 800309c:	4013      	ands	r3, r2
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d187      	bne.n	8002fb2 <HAL_RCC_OscConfig+0xec6>
 80030a2:	e029      	b.n	80030f8 <HAL_RCC_OscConfig+0x100c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80030a4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030a8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	69db      	ldr	r3, [r3, #28]
 80030b0:	2b01      	cmp	r3, #1
 80030b2:	d103      	bne.n	80030bc <HAL_RCC_OscConfig+0xfd0>
      {
        return HAL_ERROR;
 80030b4:	2301      	movs	r3, #1
 80030b6:	e020      	b.n	80030fa <HAL_RCC_OscConfig+0x100e>
 80030b8:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80030bc:	4b11      	ldr	r3, [pc, #68]	@ (8003104 <HAL_RCC_OscConfig+0x1018>)
 80030be:	685b      	ldr	r3, [r3, #4]
 80030c0:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80030c4:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 80030c8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80030cc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030d0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	6a1b      	ldr	r3, [r3, #32]
 80030d8:	429a      	cmp	r2, r3
 80030da:	d10b      	bne.n	80030f4 <HAL_RCC_OscConfig+0x1008>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 80030dc:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 80030e0:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80030e4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030e8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80030f0:	429a      	cmp	r2, r3
 80030f2:	d001      	beq.n	80030f8 <HAL_RCC_OscConfig+0x100c>
#endif
        {
          return HAL_ERROR;
 80030f4:	2301      	movs	r3, #1
 80030f6:	e000      	b.n	80030fa <HAL_RCC_OscConfig+0x100e>
        }
      }
    }
  }

  return HAL_OK;
 80030f8:	2300      	movs	r3, #0
}
 80030fa:	4618      	mov	r0, r3
 80030fc:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8003100:	46bd      	mov	sp, r7
 8003102:	bd80      	pop	{r7, pc}
 8003104:	40021000 	.word	0x40021000

08003108 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003108:	b580      	push	{r7, lr}
 800310a:	b09e      	sub	sp, #120	@ 0x78
 800310c:	af00      	add	r7, sp, #0
 800310e:	6078      	str	r0, [r7, #4]
 8003110:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003112:	2300      	movs	r3, #0
 8003114:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	2b00      	cmp	r3, #0
 800311a:	d101      	bne.n	8003120 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800311c:	2301      	movs	r3, #1
 800311e:	e154      	b.n	80033ca <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003120:	4b89      	ldr	r3, [pc, #548]	@ (8003348 <HAL_RCC_ClockConfig+0x240>)
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f003 0307 	and.w	r3, r3, #7
 8003128:	683a      	ldr	r2, [r7, #0]
 800312a:	429a      	cmp	r2, r3
 800312c:	d910      	bls.n	8003150 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800312e:	4b86      	ldr	r3, [pc, #536]	@ (8003348 <HAL_RCC_ClockConfig+0x240>)
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f023 0207 	bic.w	r2, r3, #7
 8003136:	4984      	ldr	r1, [pc, #528]	@ (8003348 <HAL_RCC_ClockConfig+0x240>)
 8003138:	683b      	ldr	r3, [r7, #0]
 800313a:	4313      	orrs	r3, r2
 800313c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800313e:	4b82      	ldr	r3, [pc, #520]	@ (8003348 <HAL_RCC_ClockConfig+0x240>)
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f003 0307 	and.w	r3, r3, #7
 8003146:	683a      	ldr	r2, [r7, #0]
 8003148:	429a      	cmp	r2, r3
 800314a:	d001      	beq.n	8003150 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800314c:	2301      	movs	r3, #1
 800314e:	e13c      	b.n	80033ca <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f003 0302 	and.w	r3, r3, #2
 8003158:	2b00      	cmp	r3, #0
 800315a:	d008      	beq.n	800316e <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800315c:	4b7b      	ldr	r3, [pc, #492]	@ (800334c <HAL_RCC_ClockConfig+0x244>)
 800315e:	685b      	ldr	r3, [r3, #4]
 8003160:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	689b      	ldr	r3, [r3, #8]
 8003168:	4978      	ldr	r1, [pc, #480]	@ (800334c <HAL_RCC_ClockConfig+0x244>)
 800316a:	4313      	orrs	r3, r2
 800316c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f003 0301 	and.w	r3, r3, #1
 8003176:	2b00      	cmp	r3, #0
 8003178:	f000 80cd 	beq.w	8003316 <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	685b      	ldr	r3, [r3, #4]
 8003180:	2b01      	cmp	r3, #1
 8003182:	d137      	bne.n	80031f4 <HAL_RCC_ClockConfig+0xec>
 8003184:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003188:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800318a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800318c:	fa93 f3a3 	rbit	r3, r3
 8003190:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8003192:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003194:	fab3 f383 	clz	r3, r3
 8003198:	b2db      	uxtb	r3, r3
 800319a:	2b3f      	cmp	r3, #63	@ 0x3f
 800319c:	d802      	bhi.n	80031a4 <HAL_RCC_ClockConfig+0x9c>
 800319e:	4b6b      	ldr	r3, [pc, #428]	@ (800334c <HAL_RCC_ClockConfig+0x244>)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	e00f      	b.n	80031c4 <HAL_RCC_ClockConfig+0xbc>
 80031a4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80031a8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031aa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80031ac:	fa93 f3a3 	rbit	r3, r3
 80031b0:	667b      	str	r3, [r7, #100]	@ 0x64
 80031b2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80031b6:	663b      	str	r3, [r7, #96]	@ 0x60
 80031b8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80031ba:	fa93 f3a3 	rbit	r3, r3
 80031be:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80031c0:	4b62      	ldr	r3, [pc, #392]	@ (800334c <HAL_RCC_ClockConfig+0x244>)
 80031c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031c4:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80031c8:	65ba      	str	r2, [r7, #88]	@ 0x58
 80031ca:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80031cc:	fa92 f2a2 	rbit	r2, r2
 80031d0:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 80031d2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80031d4:	fab2 f282 	clz	r2, r2
 80031d8:	b2d2      	uxtb	r2, r2
 80031da:	f042 0220 	orr.w	r2, r2, #32
 80031de:	b2d2      	uxtb	r2, r2
 80031e0:	f002 021f 	and.w	r2, r2, #31
 80031e4:	2101      	movs	r1, #1
 80031e6:	fa01 f202 	lsl.w	r2, r1, r2
 80031ea:	4013      	ands	r3, r2
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d171      	bne.n	80032d4 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 80031f0:	2301      	movs	r3, #1
 80031f2:	e0ea      	b.n	80033ca <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	685b      	ldr	r3, [r3, #4]
 80031f8:	2b02      	cmp	r3, #2
 80031fa:	d137      	bne.n	800326c <HAL_RCC_ClockConfig+0x164>
 80031fc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003200:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003202:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003204:	fa93 f3a3 	rbit	r3, r3
 8003208:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800320a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800320c:	fab3 f383 	clz	r3, r3
 8003210:	b2db      	uxtb	r3, r3
 8003212:	2b3f      	cmp	r3, #63	@ 0x3f
 8003214:	d802      	bhi.n	800321c <HAL_RCC_ClockConfig+0x114>
 8003216:	4b4d      	ldr	r3, [pc, #308]	@ (800334c <HAL_RCC_ClockConfig+0x244>)
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	e00f      	b.n	800323c <HAL_RCC_ClockConfig+0x134>
 800321c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003220:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003222:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003224:	fa93 f3a3 	rbit	r3, r3
 8003228:	647b      	str	r3, [r7, #68]	@ 0x44
 800322a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800322e:	643b      	str	r3, [r7, #64]	@ 0x40
 8003230:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003232:	fa93 f3a3 	rbit	r3, r3
 8003236:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003238:	4b44      	ldr	r3, [pc, #272]	@ (800334c <HAL_RCC_ClockConfig+0x244>)
 800323a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800323c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003240:	63ba      	str	r2, [r7, #56]	@ 0x38
 8003242:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003244:	fa92 f2a2 	rbit	r2, r2
 8003248:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 800324a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800324c:	fab2 f282 	clz	r2, r2
 8003250:	b2d2      	uxtb	r2, r2
 8003252:	f042 0220 	orr.w	r2, r2, #32
 8003256:	b2d2      	uxtb	r2, r2
 8003258:	f002 021f 	and.w	r2, r2, #31
 800325c:	2101      	movs	r1, #1
 800325e:	fa01 f202 	lsl.w	r2, r1, r2
 8003262:	4013      	ands	r3, r2
 8003264:	2b00      	cmp	r3, #0
 8003266:	d135      	bne.n	80032d4 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8003268:	2301      	movs	r3, #1
 800326a:	e0ae      	b.n	80033ca <HAL_RCC_ClockConfig+0x2c2>
 800326c:	2302      	movs	r3, #2
 800326e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003270:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003272:	fa93 f3a3 	rbit	r3, r3
 8003276:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8003278:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800327a:	fab3 f383 	clz	r3, r3
 800327e:	b2db      	uxtb	r3, r3
 8003280:	2b3f      	cmp	r3, #63	@ 0x3f
 8003282:	d802      	bhi.n	800328a <HAL_RCC_ClockConfig+0x182>
 8003284:	4b31      	ldr	r3, [pc, #196]	@ (800334c <HAL_RCC_ClockConfig+0x244>)
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	e00d      	b.n	80032a6 <HAL_RCC_ClockConfig+0x19e>
 800328a:	2302      	movs	r3, #2
 800328c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800328e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003290:	fa93 f3a3 	rbit	r3, r3
 8003294:	627b      	str	r3, [r7, #36]	@ 0x24
 8003296:	2302      	movs	r3, #2
 8003298:	623b      	str	r3, [r7, #32]
 800329a:	6a3b      	ldr	r3, [r7, #32]
 800329c:	fa93 f3a3 	rbit	r3, r3
 80032a0:	61fb      	str	r3, [r7, #28]
 80032a2:	4b2a      	ldr	r3, [pc, #168]	@ (800334c <HAL_RCC_ClockConfig+0x244>)
 80032a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032a6:	2202      	movs	r2, #2
 80032a8:	61ba      	str	r2, [r7, #24]
 80032aa:	69ba      	ldr	r2, [r7, #24]
 80032ac:	fa92 f2a2 	rbit	r2, r2
 80032b0:	617a      	str	r2, [r7, #20]
  return result;
 80032b2:	697a      	ldr	r2, [r7, #20]
 80032b4:	fab2 f282 	clz	r2, r2
 80032b8:	b2d2      	uxtb	r2, r2
 80032ba:	f042 0220 	orr.w	r2, r2, #32
 80032be:	b2d2      	uxtb	r2, r2
 80032c0:	f002 021f 	and.w	r2, r2, #31
 80032c4:	2101      	movs	r1, #1
 80032c6:	fa01 f202 	lsl.w	r2, r1, r2
 80032ca:	4013      	ands	r3, r2
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d101      	bne.n	80032d4 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 80032d0:	2301      	movs	r3, #1
 80032d2:	e07a      	b.n	80033ca <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80032d4:	4b1d      	ldr	r3, [pc, #116]	@ (800334c <HAL_RCC_ClockConfig+0x244>)
 80032d6:	685b      	ldr	r3, [r3, #4]
 80032d8:	f023 0203 	bic.w	r2, r3, #3
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	685b      	ldr	r3, [r3, #4]
 80032e0:	491a      	ldr	r1, [pc, #104]	@ (800334c <HAL_RCC_ClockConfig+0x244>)
 80032e2:	4313      	orrs	r3, r2
 80032e4:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80032e6:	f7fe f92f 	bl	8001548 <HAL_GetTick>
 80032ea:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032ec:	e00a      	b.n	8003304 <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80032ee:	f7fe f92b 	bl	8001548 <HAL_GetTick>
 80032f2:	4602      	mov	r2, r0
 80032f4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80032f6:	1ad3      	subs	r3, r2, r3
 80032f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80032fc:	4293      	cmp	r3, r2
 80032fe:	d901      	bls.n	8003304 <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 8003300:	2303      	movs	r3, #3
 8003302:	e062      	b.n	80033ca <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003304:	4b11      	ldr	r3, [pc, #68]	@ (800334c <HAL_RCC_ClockConfig+0x244>)
 8003306:	685b      	ldr	r3, [r3, #4]
 8003308:	f003 020c 	and.w	r2, r3, #12
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	685b      	ldr	r3, [r3, #4]
 8003310:	009b      	lsls	r3, r3, #2
 8003312:	429a      	cmp	r2, r3
 8003314:	d1eb      	bne.n	80032ee <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003316:	4b0c      	ldr	r3, [pc, #48]	@ (8003348 <HAL_RCC_ClockConfig+0x240>)
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f003 0307 	and.w	r3, r3, #7
 800331e:	683a      	ldr	r2, [r7, #0]
 8003320:	429a      	cmp	r2, r3
 8003322:	d215      	bcs.n	8003350 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003324:	4b08      	ldr	r3, [pc, #32]	@ (8003348 <HAL_RCC_ClockConfig+0x240>)
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f023 0207 	bic.w	r2, r3, #7
 800332c:	4906      	ldr	r1, [pc, #24]	@ (8003348 <HAL_RCC_ClockConfig+0x240>)
 800332e:	683b      	ldr	r3, [r7, #0]
 8003330:	4313      	orrs	r3, r2
 8003332:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003334:	4b04      	ldr	r3, [pc, #16]	@ (8003348 <HAL_RCC_ClockConfig+0x240>)
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f003 0307 	and.w	r3, r3, #7
 800333c:	683a      	ldr	r2, [r7, #0]
 800333e:	429a      	cmp	r2, r3
 8003340:	d006      	beq.n	8003350 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003342:	2301      	movs	r3, #1
 8003344:	e041      	b.n	80033ca <HAL_RCC_ClockConfig+0x2c2>
 8003346:	bf00      	nop
 8003348:	40022000 	.word	0x40022000
 800334c:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f003 0304 	and.w	r3, r3, #4
 8003358:	2b00      	cmp	r3, #0
 800335a:	d008      	beq.n	800336e <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800335c:	4b1d      	ldr	r3, [pc, #116]	@ (80033d4 <HAL_RCC_ClockConfig+0x2cc>)
 800335e:	685b      	ldr	r3, [r3, #4]
 8003360:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	68db      	ldr	r3, [r3, #12]
 8003368:	491a      	ldr	r1, [pc, #104]	@ (80033d4 <HAL_RCC_ClockConfig+0x2cc>)
 800336a:	4313      	orrs	r3, r2
 800336c:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f003 0308 	and.w	r3, r3, #8
 8003376:	2b00      	cmp	r3, #0
 8003378:	d009      	beq.n	800338e <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800337a:	4b16      	ldr	r3, [pc, #88]	@ (80033d4 <HAL_RCC_ClockConfig+0x2cc>)
 800337c:	685b      	ldr	r3, [r3, #4]
 800337e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	691b      	ldr	r3, [r3, #16]
 8003386:	00db      	lsls	r3, r3, #3
 8003388:	4912      	ldr	r1, [pc, #72]	@ (80033d4 <HAL_RCC_ClockConfig+0x2cc>)
 800338a:	4313      	orrs	r3, r2
 800338c:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800338e:	f000 f829 	bl	80033e4 <HAL_RCC_GetSysClockFreq>
 8003392:	4601      	mov	r1, r0
 8003394:	4b0f      	ldr	r3, [pc, #60]	@ (80033d4 <HAL_RCC_ClockConfig+0x2cc>)
 8003396:	685b      	ldr	r3, [r3, #4]
 8003398:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800339c:	22f0      	movs	r2, #240	@ 0xf0
 800339e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033a0:	693a      	ldr	r2, [r7, #16]
 80033a2:	fa92 f2a2 	rbit	r2, r2
 80033a6:	60fa      	str	r2, [r7, #12]
  return result;
 80033a8:	68fa      	ldr	r2, [r7, #12]
 80033aa:	fab2 f282 	clz	r2, r2
 80033ae:	b2d2      	uxtb	r2, r2
 80033b0:	40d3      	lsrs	r3, r2
 80033b2:	4a09      	ldr	r2, [pc, #36]	@ (80033d8 <HAL_RCC_ClockConfig+0x2d0>)
 80033b4:	5cd3      	ldrb	r3, [r2, r3]
 80033b6:	fa21 f303 	lsr.w	r3, r1, r3
 80033ba:	4a08      	ldr	r2, [pc, #32]	@ (80033dc <HAL_RCC_ClockConfig+0x2d4>)
 80033bc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80033be:	4b08      	ldr	r3, [pc, #32]	@ (80033e0 <HAL_RCC_ClockConfig+0x2d8>)
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	4618      	mov	r0, r3
 80033c4:	f7fe f87c 	bl	80014c0 <HAL_InitTick>
  
  return HAL_OK;
 80033c8:	2300      	movs	r3, #0
}
 80033ca:	4618      	mov	r0, r3
 80033cc:	3778      	adds	r7, #120	@ 0x78
 80033ce:	46bd      	mov	sp, r7
 80033d0:	bd80      	pop	{r7, pc}
 80033d2:	bf00      	nop
 80033d4:	40021000 	.word	0x40021000
 80033d8:	08005a6c 	.word	0x08005a6c
 80033dc:	20000008 	.word	0x20000008
 80033e0:	2000000c 	.word	0x2000000c

080033e4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80033e4:	b480      	push	{r7}
 80033e6:	b087      	sub	sp, #28
 80033e8:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80033ea:	2300      	movs	r3, #0
 80033ec:	60fb      	str	r3, [r7, #12]
 80033ee:	2300      	movs	r3, #0
 80033f0:	60bb      	str	r3, [r7, #8]
 80033f2:	2300      	movs	r3, #0
 80033f4:	617b      	str	r3, [r7, #20]
 80033f6:	2300      	movs	r3, #0
 80033f8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80033fa:	2300      	movs	r3, #0
 80033fc:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 80033fe:	4b1e      	ldr	r3, [pc, #120]	@ (8003478 <HAL_RCC_GetSysClockFreq+0x94>)
 8003400:	685b      	ldr	r3, [r3, #4]
 8003402:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	f003 030c 	and.w	r3, r3, #12
 800340a:	2b04      	cmp	r3, #4
 800340c:	d002      	beq.n	8003414 <HAL_RCC_GetSysClockFreq+0x30>
 800340e:	2b08      	cmp	r3, #8
 8003410:	d003      	beq.n	800341a <HAL_RCC_GetSysClockFreq+0x36>
 8003412:	e026      	b.n	8003462 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003414:	4b19      	ldr	r3, [pc, #100]	@ (800347c <HAL_RCC_GetSysClockFreq+0x98>)
 8003416:	613b      	str	r3, [r7, #16]
      break;
 8003418:	e026      	b.n	8003468 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	0c9b      	lsrs	r3, r3, #18
 800341e:	f003 030f 	and.w	r3, r3, #15
 8003422:	4a17      	ldr	r2, [pc, #92]	@ (8003480 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003424:	5cd3      	ldrb	r3, [r2, r3]
 8003426:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8003428:	4b13      	ldr	r3, [pc, #76]	@ (8003478 <HAL_RCC_GetSysClockFreq+0x94>)
 800342a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800342c:	f003 030f 	and.w	r3, r3, #15
 8003430:	4a14      	ldr	r2, [pc, #80]	@ (8003484 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003432:	5cd3      	ldrb	r3, [r2, r3]
 8003434:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800343c:	2b00      	cmp	r3, #0
 800343e:	d008      	beq.n	8003452 <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003440:	4a0e      	ldr	r2, [pc, #56]	@ (800347c <HAL_RCC_GetSysClockFreq+0x98>)
 8003442:	68bb      	ldr	r3, [r7, #8]
 8003444:	fbb2 f2f3 	udiv	r2, r2, r3
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	fb02 f303 	mul.w	r3, r2, r3
 800344e:	617b      	str	r3, [r7, #20]
 8003450:	e004      	b.n	800345c <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	4a0c      	ldr	r2, [pc, #48]	@ (8003488 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003456:	fb02 f303 	mul.w	r3, r2, r3
 800345a:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 800345c:	697b      	ldr	r3, [r7, #20]
 800345e:	613b      	str	r3, [r7, #16]
      break;
 8003460:	e002      	b.n	8003468 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003462:	4b06      	ldr	r3, [pc, #24]	@ (800347c <HAL_RCC_GetSysClockFreq+0x98>)
 8003464:	613b      	str	r3, [r7, #16]
      break;
 8003466:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003468:	693b      	ldr	r3, [r7, #16]
}
 800346a:	4618      	mov	r0, r3
 800346c:	371c      	adds	r7, #28
 800346e:	46bd      	mov	sp, r7
 8003470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003474:	4770      	bx	lr
 8003476:	bf00      	nop
 8003478:	40021000 	.word	0x40021000
 800347c:	007a1200 	.word	0x007a1200
 8003480:	08005a84 	.word	0x08005a84
 8003484:	08005a94 	.word	0x08005a94
 8003488:	003d0900 	.word	0x003d0900

0800348c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800348c:	b480      	push	{r7}
 800348e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003490:	4b03      	ldr	r3, [pc, #12]	@ (80034a0 <HAL_RCC_GetHCLKFreq+0x14>)
 8003492:	681b      	ldr	r3, [r3, #0]
}
 8003494:	4618      	mov	r0, r3
 8003496:	46bd      	mov	sp, r7
 8003498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349c:	4770      	bx	lr
 800349e:	bf00      	nop
 80034a0:	20000008 	.word	0x20000008

080034a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80034a4:	b580      	push	{r7, lr}
 80034a6:	b082      	sub	sp, #8
 80034a8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80034aa:	f7ff ffef 	bl	800348c <HAL_RCC_GetHCLKFreq>
 80034ae:	4601      	mov	r1, r0
 80034b0:	4b0b      	ldr	r3, [pc, #44]	@ (80034e0 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80034b2:	685b      	ldr	r3, [r3, #4]
 80034b4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80034b8:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80034bc:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034be:	687a      	ldr	r2, [r7, #4]
 80034c0:	fa92 f2a2 	rbit	r2, r2
 80034c4:	603a      	str	r2, [r7, #0]
  return result;
 80034c6:	683a      	ldr	r2, [r7, #0]
 80034c8:	fab2 f282 	clz	r2, r2
 80034cc:	b2d2      	uxtb	r2, r2
 80034ce:	40d3      	lsrs	r3, r2
 80034d0:	4a04      	ldr	r2, [pc, #16]	@ (80034e4 <HAL_RCC_GetPCLK1Freq+0x40>)
 80034d2:	5cd3      	ldrb	r3, [r2, r3]
 80034d4:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80034d8:	4618      	mov	r0, r3
 80034da:	3708      	adds	r7, #8
 80034dc:	46bd      	mov	sp, r7
 80034de:	bd80      	pop	{r7, pc}
 80034e0:	40021000 	.word	0x40021000
 80034e4:	08005a7c 	.word	0x08005a7c

080034e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	b082      	sub	sp, #8
 80034ec:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80034ee:	f7ff ffcd 	bl	800348c <HAL_RCC_GetHCLKFreq>
 80034f2:	4601      	mov	r1, r0
 80034f4:	4b0b      	ldr	r3, [pc, #44]	@ (8003524 <HAL_RCC_GetPCLK2Freq+0x3c>)
 80034f6:	685b      	ldr	r3, [r3, #4]
 80034f8:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 80034fc:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8003500:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003502:	687a      	ldr	r2, [r7, #4]
 8003504:	fa92 f2a2 	rbit	r2, r2
 8003508:	603a      	str	r2, [r7, #0]
  return result;
 800350a:	683a      	ldr	r2, [r7, #0]
 800350c:	fab2 f282 	clz	r2, r2
 8003510:	b2d2      	uxtb	r2, r2
 8003512:	40d3      	lsrs	r3, r2
 8003514:	4a04      	ldr	r2, [pc, #16]	@ (8003528 <HAL_RCC_GetPCLK2Freq+0x40>)
 8003516:	5cd3      	ldrb	r3, [r2, r3]
 8003518:	fa21 f303 	lsr.w	r3, r1, r3
} 
 800351c:	4618      	mov	r0, r3
 800351e:	3708      	adds	r7, #8
 8003520:	46bd      	mov	sp, r7
 8003522:	bd80      	pop	{r7, pc}
 8003524:	40021000 	.word	0x40021000
 8003528:	08005a7c 	.word	0x08005a7c

0800352c <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800352c:	b580      	push	{r7, lr}
 800352e:	b092      	sub	sp, #72	@ 0x48
 8003530:	af00      	add	r7, sp, #0
 8003532:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003534:	2300      	movs	r3, #0
 8003536:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8003538:	2300      	movs	r3, #0
 800353a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 800353c:	2300      	movs	r3, #0
 800353e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800354a:	2b00      	cmp	r3, #0
 800354c:	f000 80cb 	beq.w	80036e6 <HAL_RCCEx_PeriphCLKConfig+0x1ba>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003550:	4b85      	ldr	r3, [pc, #532]	@ (8003768 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003552:	69db      	ldr	r3, [r3, #28]
 8003554:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003558:	2b00      	cmp	r3, #0
 800355a:	d10e      	bne.n	800357a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800355c:	4b82      	ldr	r3, [pc, #520]	@ (8003768 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800355e:	69db      	ldr	r3, [r3, #28]
 8003560:	4a81      	ldr	r2, [pc, #516]	@ (8003768 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003562:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003566:	61d3      	str	r3, [r2, #28]
 8003568:	4b7f      	ldr	r3, [pc, #508]	@ (8003768 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800356a:	69db      	ldr	r3, [r3, #28]
 800356c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003570:	60bb      	str	r3, [r7, #8]
 8003572:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003574:	2301      	movs	r3, #1
 8003576:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800357a:	4b7c      	ldr	r3, [pc, #496]	@ (800376c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003582:	2b00      	cmp	r3, #0
 8003584:	d118      	bne.n	80035b8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003586:	4b79      	ldr	r3, [pc, #484]	@ (800376c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	4a78      	ldr	r2, [pc, #480]	@ (800376c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800358c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003590:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003592:	f7fd ffd9 	bl	8001548 <HAL_GetTick>
 8003596:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003598:	e008      	b.n	80035ac <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800359a:	f7fd ffd5 	bl	8001548 <HAL_GetTick>
 800359e:	4602      	mov	r2, r0
 80035a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80035a2:	1ad3      	subs	r3, r2, r3
 80035a4:	2b64      	cmp	r3, #100	@ 0x64
 80035a6:	d901      	bls.n	80035ac <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80035a8:	2303      	movs	r3, #3
 80035aa:	e0d9      	b.n	8003760 <HAL_RCCEx_PeriphCLKConfig+0x234>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035ac:	4b6f      	ldr	r3, [pc, #444]	@ (800376c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d0f0      	beq.n	800359a <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80035b8:	4b6b      	ldr	r3, [pc, #428]	@ (8003768 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80035ba:	6a1b      	ldr	r3, [r3, #32]
 80035bc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80035c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80035c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d07b      	beq.n	80036c0 <HAL_RCCEx_PeriphCLKConfig+0x194>
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	685b      	ldr	r3, [r3, #4]
 80035cc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80035d0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80035d2:	429a      	cmp	r2, r3
 80035d4:	d074      	beq.n	80036c0 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80035d6:	4b64      	ldr	r3, [pc, #400]	@ (8003768 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80035d8:	6a1b      	ldr	r3, [r3, #32]
 80035da:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80035de:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80035e0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80035e4:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035e8:	fa93 f3a3 	rbit	r3, r3
 80035ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 80035ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80035f0:	fab3 f383 	clz	r3, r3
 80035f4:	b2db      	uxtb	r3, r3
 80035f6:	461a      	mov	r2, r3
 80035f8:	4b5d      	ldr	r3, [pc, #372]	@ (8003770 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80035fa:	4413      	add	r3, r2
 80035fc:	009b      	lsls	r3, r3, #2
 80035fe:	461a      	mov	r2, r3
 8003600:	2301      	movs	r3, #1
 8003602:	6013      	str	r3, [r2, #0]
 8003604:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003608:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800360a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800360c:	fa93 f3a3 	rbit	r3, r3
 8003610:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8003612:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003614:	fab3 f383 	clz	r3, r3
 8003618:	b2db      	uxtb	r3, r3
 800361a:	461a      	mov	r2, r3
 800361c:	4b54      	ldr	r3, [pc, #336]	@ (8003770 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 800361e:	4413      	add	r3, r2
 8003620:	009b      	lsls	r3, r3, #2
 8003622:	461a      	mov	r2, r3
 8003624:	2300      	movs	r3, #0
 8003626:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003628:	4a4f      	ldr	r2, [pc, #316]	@ (8003768 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800362a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800362c:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800362e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003630:	f003 0301 	and.w	r3, r3, #1
 8003634:	2b00      	cmp	r3, #0
 8003636:	d043      	beq.n	80036c0 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003638:	f7fd ff86 	bl	8001548 <HAL_GetTick>
 800363c:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800363e:	e00a      	b.n	8003656 <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003640:	f7fd ff82 	bl	8001548 <HAL_GetTick>
 8003644:	4602      	mov	r2, r0
 8003646:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003648:	1ad3      	subs	r3, r2, r3
 800364a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800364e:	4293      	cmp	r3, r2
 8003650:	d901      	bls.n	8003656 <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8003652:	2303      	movs	r3, #3
 8003654:	e084      	b.n	8003760 <HAL_RCCEx_PeriphCLKConfig+0x234>
 8003656:	2302      	movs	r3, #2
 8003658:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800365a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800365c:	fa93 f3a3 	rbit	r3, r3
 8003660:	627b      	str	r3, [r7, #36]	@ 0x24
 8003662:	2302      	movs	r3, #2
 8003664:	623b      	str	r3, [r7, #32]
 8003666:	6a3b      	ldr	r3, [r7, #32]
 8003668:	fa93 f3a3 	rbit	r3, r3
 800366c:	61fb      	str	r3, [r7, #28]
  return result;
 800366e:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003670:	fab3 f383 	clz	r3, r3
 8003674:	b2db      	uxtb	r3, r3
 8003676:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 800367a:	b2db      	uxtb	r3, r3
 800367c:	2b00      	cmp	r3, #0
 800367e:	d102      	bne.n	8003686 <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8003680:	4b39      	ldr	r3, [pc, #228]	@ (8003768 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003682:	6a1b      	ldr	r3, [r3, #32]
 8003684:	e007      	b.n	8003696 <HAL_RCCEx_PeriphCLKConfig+0x16a>
 8003686:	2302      	movs	r3, #2
 8003688:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800368a:	69bb      	ldr	r3, [r7, #24]
 800368c:	fa93 f3a3 	rbit	r3, r3
 8003690:	617b      	str	r3, [r7, #20]
 8003692:	4b35      	ldr	r3, [pc, #212]	@ (8003768 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003694:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003696:	2202      	movs	r2, #2
 8003698:	613a      	str	r2, [r7, #16]
 800369a:	693a      	ldr	r2, [r7, #16]
 800369c:	fa92 f2a2 	rbit	r2, r2
 80036a0:	60fa      	str	r2, [r7, #12]
  return result;
 80036a2:	68fa      	ldr	r2, [r7, #12]
 80036a4:	fab2 f282 	clz	r2, r2
 80036a8:	b2d2      	uxtb	r2, r2
 80036aa:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80036ae:	b2d2      	uxtb	r2, r2
 80036b0:	f002 021f 	and.w	r2, r2, #31
 80036b4:	2101      	movs	r1, #1
 80036b6:	fa01 f202 	lsl.w	r2, r1, r2
 80036ba:	4013      	ands	r3, r2
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d0bf      	beq.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80036c0:	4b29      	ldr	r3, [pc, #164]	@ (8003768 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80036c2:	6a1b      	ldr	r3, [r3, #32]
 80036c4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	685b      	ldr	r3, [r3, #4]
 80036cc:	4926      	ldr	r1, [pc, #152]	@ (8003768 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80036ce:	4313      	orrs	r3, r2
 80036d0:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80036d2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80036d6:	2b01      	cmp	r3, #1
 80036d8:	d105      	bne.n	80036e6 <HAL_RCCEx_PeriphCLKConfig+0x1ba>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80036da:	4b23      	ldr	r3, [pc, #140]	@ (8003768 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80036dc:	69db      	ldr	r3, [r3, #28]
 80036de:	4a22      	ldr	r2, [pc, #136]	@ (8003768 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80036e0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80036e4:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f003 0301 	and.w	r3, r3, #1
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d008      	beq.n	8003704 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80036f2:	4b1d      	ldr	r3, [pc, #116]	@ (8003768 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80036f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036f6:	f023 0203 	bic.w	r2, r3, #3
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	689b      	ldr	r3, [r3, #8]
 80036fe:	491a      	ldr	r1, [pc, #104]	@ (8003768 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003700:	4313      	orrs	r3, r2
 8003702:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f003 0320 	and.w	r3, r3, #32
 800370c:	2b00      	cmp	r3, #0
 800370e:	d008      	beq.n	8003722 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003710:	4b15      	ldr	r3, [pc, #84]	@ (8003768 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003712:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003714:	f023 0210 	bic.w	r2, r3, #16
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	68db      	ldr	r3, [r3, #12]
 800371c:	4912      	ldr	r1, [pc, #72]	@ (8003768 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800371e:	4313      	orrs	r3, r2
 8003720:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800372a:	2b00      	cmp	r3, #0
 800372c:	d008      	beq.n	8003740 <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800372e:	4b0e      	ldr	r3, [pc, #56]	@ (8003768 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003730:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003732:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	691b      	ldr	r3, [r3, #16]
 800373a:	490b      	ldr	r1, [pc, #44]	@ (8003768 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800373c:	4313      	orrs	r3, r2
 800373e:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003748:	2b00      	cmp	r3, #0
 800374a:	d008      	beq.n	800375e <HAL_RCCEx_PeriphCLKConfig+0x232>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800374c:	4b06      	ldr	r3, [pc, #24]	@ (8003768 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800374e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003750:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	695b      	ldr	r3, [r3, #20]
 8003758:	4903      	ldr	r1, [pc, #12]	@ (8003768 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800375a:	4313      	orrs	r3, r2
 800375c:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 800375e:	2300      	movs	r3, #0
}
 8003760:	4618      	mov	r0, r3
 8003762:	3748      	adds	r7, #72	@ 0x48
 8003764:	46bd      	mov	sp, r7
 8003766:	bd80      	pop	{r7, pc}
 8003768:	40021000 	.word	0x40021000
 800376c:	40007000 	.word	0x40007000
 8003770:	10908100 	.word	0x10908100

08003774 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003774:	b580      	push	{r7, lr}
 8003776:	b084      	sub	sp, #16
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	2b00      	cmp	r3, #0
 8003780:	d101      	bne.n	8003786 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003782:	2301      	movs	r3, #1
 8003784:	e095      	b.n	80038b2 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800378a:	2b00      	cmp	r3, #0
 800378c:	d108      	bne.n	80037a0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	685b      	ldr	r3, [r3, #4]
 8003792:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003796:	d009      	beq.n	80037ac <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2200      	movs	r2, #0
 800379c:	61da      	str	r2, [r3, #28]
 800379e:	e005      	b.n	80037ac <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2200      	movs	r2, #0
 80037a4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	2200      	movs	r2, #0
 80037aa:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2200      	movs	r2, #0
 80037b0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80037b8:	b2db      	uxtb	r3, r3
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d106      	bne.n	80037cc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	2200      	movs	r2, #0
 80037c2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80037c6:	6878      	ldr	r0, [r7, #4]
 80037c8:	f7fd fc84 	bl	80010d4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2202      	movs	r2, #2
 80037d0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	681a      	ldr	r2, [r3, #0]
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80037e2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	68db      	ldr	r3, [r3, #12]
 80037e8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80037ec:	d902      	bls.n	80037f4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80037ee:	2300      	movs	r3, #0
 80037f0:	60fb      	str	r3, [r7, #12]
 80037f2:	e002      	b.n	80037fa <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80037f4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80037f8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	68db      	ldr	r3, [r3, #12]
 80037fe:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8003802:	d007      	beq.n	8003814 <HAL_SPI_Init+0xa0>
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	68db      	ldr	r3, [r3, #12]
 8003808:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800380c:	d002      	beq.n	8003814 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	2200      	movs	r2, #0
 8003812:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	685b      	ldr	r3, [r3, #4]
 8003818:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	689b      	ldr	r3, [r3, #8]
 8003820:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003824:	431a      	orrs	r2, r3
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	691b      	ldr	r3, [r3, #16]
 800382a:	f003 0302 	and.w	r3, r3, #2
 800382e:	431a      	orrs	r2, r3
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	695b      	ldr	r3, [r3, #20]
 8003834:	f003 0301 	and.w	r3, r3, #1
 8003838:	431a      	orrs	r2, r3
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	699b      	ldr	r3, [r3, #24]
 800383e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003842:	431a      	orrs	r2, r3
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	69db      	ldr	r3, [r3, #28]
 8003848:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800384c:	431a      	orrs	r2, r3
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	6a1b      	ldr	r3, [r3, #32]
 8003852:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003856:	ea42 0103 	orr.w	r1, r2, r3
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800385e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	430a      	orrs	r2, r1
 8003868:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	699b      	ldr	r3, [r3, #24]
 800386e:	0c1b      	lsrs	r3, r3, #16
 8003870:	f003 0204 	and.w	r2, r3, #4
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003878:	f003 0310 	and.w	r3, r3, #16
 800387c:	431a      	orrs	r2, r3
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003882:	f003 0308 	and.w	r3, r3, #8
 8003886:	431a      	orrs	r2, r3
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	68db      	ldr	r3, [r3, #12]
 800388c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8003890:	ea42 0103 	orr.w	r1, r2, r3
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	430a      	orrs	r2, r1
 80038a0:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	2200      	movs	r2, #0
 80038a6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	2201      	movs	r2, #1
 80038ac:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80038b0:	2300      	movs	r3, #0
}
 80038b2:	4618      	mov	r0, r3
 80038b4:	3710      	adds	r7, #16
 80038b6:	46bd      	mov	sp, r7
 80038b8:	bd80      	pop	{r7, pc}

080038ba <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80038ba:	b580      	push	{r7, lr}
 80038bc:	b088      	sub	sp, #32
 80038be:	af00      	add	r7, sp, #0
 80038c0:	60f8      	str	r0, [r7, #12]
 80038c2:	60b9      	str	r1, [r7, #8]
 80038c4:	603b      	str	r3, [r7, #0]
 80038c6:	4613      	mov	r3, r2
 80038c8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80038ca:	2300      	movs	r3, #0
 80038cc:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80038d4:	2b01      	cmp	r3, #1
 80038d6:	d101      	bne.n	80038dc <HAL_SPI_Transmit+0x22>
 80038d8:	2302      	movs	r3, #2
 80038da:	e15f      	b.n	8003b9c <HAL_SPI_Transmit+0x2e2>
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	2201      	movs	r2, #1
 80038e0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80038e4:	f7fd fe30 	bl	8001548 <HAL_GetTick>
 80038e8:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80038ea:	88fb      	ldrh	r3, [r7, #6]
 80038ec:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80038f4:	b2db      	uxtb	r3, r3
 80038f6:	2b01      	cmp	r3, #1
 80038f8:	d002      	beq.n	8003900 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80038fa:	2302      	movs	r3, #2
 80038fc:	77fb      	strb	r3, [r7, #31]
    goto error;
 80038fe:	e148      	b.n	8003b92 <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 8003900:	68bb      	ldr	r3, [r7, #8]
 8003902:	2b00      	cmp	r3, #0
 8003904:	d002      	beq.n	800390c <HAL_SPI_Transmit+0x52>
 8003906:	88fb      	ldrh	r3, [r7, #6]
 8003908:	2b00      	cmp	r3, #0
 800390a:	d102      	bne.n	8003912 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800390c:	2301      	movs	r3, #1
 800390e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003910:	e13f      	b.n	8003b92 <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	2203      	movs	r2, #3
 8003916:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	2200      	movs	r2, #0
 800391e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	68ba      	ldr	r2, [r7, #8]
 8003924:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	88fa      	ldrh	r2, [r7, #6]
 800392a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	88fa      	ldrh	r2, [r7, #6]
 8003930:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	2200      	movs	r2, #0
 8003936:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	2200      	movs	r2, #0
 800393c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	2200      	movs	r2, #0
 8003944:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	2200      	movs	r2, #0
 800394c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	2200      	movs	r2, #0
 8003952:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	689b      	ldr	r3, [r3, #8]
 8003958:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800395c:	d10f      	bne.n	800397e <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	681a      	ldr	r2, [r3, #0]
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800396c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	681a      	ldr	r2, [r3, #0]
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800397c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003988:	2b40      	cmp	r3, #64	@ 0x40
 800398a:	d007      	beq.n	800399c <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	681a      	ldr	r2, [r3, #0]
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800399a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	68db      	ldr	r3, [r3, #12]
 80039a0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80039a4:	d94f      	bls.n	8003a46 <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	685b      	ldr	r3, [r3, #4]
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d002      	beq.n	80039b4 <HAL_SPI_Transmit+0xfa>
 80039ae:	8afb      	ldrh	r3, [r7, #22]
 80039b0:	2b01      	cmp	r3, #1
 80039b2:	d142      	bne.n	8003a3a <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80039b8:	881a      	ldrh	r2, [r3, #0]
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80039c4:	1c9a      	adds	r2, r3, #2
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80039ce:	b29b      	uxth	r3, r3
 80039d0:	3b01      	subs	r3, #1
 80039d2:	b29a      	uxth	r2, r3
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80039d8:	e02f      	b.n	8003a3a <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	689b      	ldr	r3, [r3, #8]
 80039e0:	f003 0302 	and.w	r3, r3, #2
 80039e4:	2b02      	cmp	r3, #2
 80039e6:	d112      	bne.n	8003a0e <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80039ec:	881a      	ldrh	r2, [r3, #0]
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80039f8:	1c9a      	adds	r2, r3, #2
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003a02:	b29b      	uxth	r3, r3
 8003a04:	3b01      	subs	r3, #1
 8003a06:	b29a      	uxth	r2, r3
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003a0c:	e015      	b.n	8003a3a <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003a0e:	f7fd fd9b 	bl	8001548 <HAL_GetTick>
 8003a12:	4602      	mov	r2, r0
 8003a14:	69bb      	ldr	r3, [r7, #24]
 8003a16:	1ad3      	subs	r3, r2, r3
 8003a18:	683a      	ldr	r2, [r7, #0]
 8003a1a:	429a      	cmp	r2, r3
 8003a1c:	d803      	bhi.n	8003a26 <HAL_SPI_Transmit+0x16c>
 8003a1e:	683b      	ldr	r3, [r7, #0]
 8003a20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a24:	d102      	bne.n	8003a2c <HAL_SPI_Transmit+0x172>
 8003a26:	683b      	ldr	r3, [r7, #0]
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d106      	bne.n	8003a3a <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 8003a2c:	2303      	movs	r3, #3
 8003a2e:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	2201      	movs	r2, #1
 8003a34:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8003a38:	e0ab      	b.n	8003b92 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003a3e:	b29b      	uxth	r3, r3
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d1ca      	bne.n	80039da <HAL_SPI_Transmit+0x120>
 8003a44:	e080      	b.n	8003b48 <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	685b      	ldr	r3, [r3, #4]
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d002      	beq.n	8003a54 <HAL_SPI_Transmit+0x19a>
 8003a4e:	8afb      	ldrh	r3, [r7, #22]
 8003a50:	2b01      	cmp	r3, #1
 8003a52:	d174      	bne.n	8003b3e <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003a58:	b29b      	uxth	r3, r3
 8003a5a:	2b01      	cmp	r3, #1
 8003a5c:	d912      	bls.n	8003a84 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a62:	881a      	ldrh	r2, [r3, #0]
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a6e:	1c9a      	adds	r2, r3, #2
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003a78:	b29b      	uxth	r3, r3
 8003a7a:	3b02      	subs	r3, #2
 8003a7c:	b29a      	uxth	r2, r3
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003a82:	e05c      	b.n	8003b3e <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	330c      	adds	r3, #12
 8003a8e:	7812      	ldrb	r2, [r2, #0]
 8003a90:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a96:	1c5a      	adds	r2, r3, #1
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003aa0:	b29b      	uxth	r3, r3
 8003aa2:	3b01      	subs	r3, #1
 8003aa4:	b29a      	uxth	r2, r3
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8003aaa:	e048      	b.n	8003b3e <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	689b      	ldr	r3, [r3, #8]
 8003ab2:	f003 0302 	and.w	r3, r3, #2
 8003ab6:	2b02      	cmp	r3, #2
 8003ab8:	d12b      	bne.n	8003b12 <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003abe:	b29b      	uxth	r3, r3
 8003ac0:	2b01      	cmp	r3, #1
 8003ac2:	d912      	bls.n	8003aea <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ac8:	881a      	ldrh	r2, [r3, #0]
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ad4:	1c9a      	adds	r2, r3, #2
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003ade:	b29b      	uxth	r3, r3
 8003ae0:	3b02      	subs	r3, #2
 8003ae2:	b29a      	uxth	r2, r3
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003ae8:	e029      	b.n	8003b3e <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	330c      	adds	r3, #12
 8003af4:	7812      	ldrb	r2, [r2, #0]
 8003af6:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003afc:	1c5a      	adds	r2, r3, #1
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b06:	b29b      	uxth	r3, r3
 8003b08:	3b01      	subs	r3, #1
 8003b0a:	b29a      	uxth	r2, r3
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003b10:	e015      	b.n	8003b3e <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003b12:	f7fd fd19 	bl	8001548 <HAL_GetTick>
 8003b16:	4602      	mov	r2, r0
 8003b18:	69bb      	ldr	r3, [r7, #24]
 8003b1a:	1ad3      	subs	r3, r2, r3
 8003b1c:	683a      	ldr	r2, [r7, #0]
 8003b1e:	429a      	cmp	r2, r3
 8003b20:	d803      	bhi.n	8003b2a <HAL_SPI_Transmit+0x270>
 8003b22:	683b      	ldr	r3, [r7, #0]
 8003b24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b28:	d102      	bne.n	8003b30 <HAL_SPI_Transmit+0x276>
 8003b2a:	683b      	ldr	r3, [r7, #0]
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d106      	bne.n	8003b3e <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 8003b30:	2303      	movs	r3, #3
 8003b32:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	2201      	movs	r2, #1
 8003b38:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8003b3c:	e029      	b.n	8003b92 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b42:	b29b      	uxth	r3, r3
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d1b1      	bne.n	8003aac <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003b48:	69ba      	ldr	r2, [r7, #24]
 8003b4a:	6839      	ldr	r1, [r7, #0]
 8003b4c:	68f8      	ldr	r0, [r7, #12]
 8003b4e:	f000 facd 	bl	80040ec <SPI_EndRxTxTransaction>
 8003b52:	4603      	mov	r3, r0
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d002      	beq.n	8003b5e <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	2220      	movs	r2, #32
 8003b5c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	689b      	ldr	r3, [r3, #8]
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d10a      	bne.n	8003b7c <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003b66:	2300      	movs	r3, #0
 8003b68:	613b      	str	r3, [r7, #16]
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	68db      	ldr	r3, [r3, #12]
 8003b70:	613b      	str	r3, [r7, #16]
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	689b      	ldr	r3, [r3, #8]
 8003b78:	613b      	str	r3, [r7, #16]
 8003b7a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d002      	beq.n	8003b8a <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 8003b84:	2301      	movs	r3, #1
 8003b86:	77fb      	strb	r3, [r7, #31]
 8003b88:	e003      	b.n	8003b92 <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	2201      	movs	r2, #1
 8003b8e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	2200      	movs	r2, #0
 8003b96:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8003b9a:	7ffb      	ldrb	r3, [r7, #31]
}
 8003b9c:	4618      	mov	r0, r3
 8003b9e:	3720      	adds	r7, #32
 8003ba0:	46bd      	mov	sp, r7
 8003ba2:	bd80      	pop	{r7, pc}

08003ba4 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	b086      	sub	sp, #24
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	60f8      	str	r0, [r7, #12]
 8003bac:	60b9      	str	r1, [r7, #8]
 8003bae:	4613      	mov	r3, r2
 8003bb0:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003bb2:	2300      	movs	r3, #0
 8003bb4:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003bbc:	2b01      	cmp	r3, #1
 8003bbe:	d101      	bne.n	8003bc4 <HAL_SPI_Transmit_DMA+0x20>
 8003bc0:	2302      	movs	r3, #2
 8003bc2:	e0d4      	b.n	8003d6e <HAL_SPI_Transmit_DMA+0x1ca>
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	2201      	movs	r2, #1
 8003bc8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->State != HAL_SPI_STATE_READY)
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003bd2:	b2db      	uxtb	r3, r3
 8003bd4:	2b01      	cmp	r3, #1
 8003bd6:	d002      	beq.n	8003bde <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 8003bd8:	2302      	movs	r3, #2
 8003bda:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003bdc:	e0c2      	b.n	8003d64 <HAL_SPI_Transmit_DMA+0x1c0>
  }

  if ((pData == NULL) || (Size == 0U))
 8003bde:	68bb      	ldr	r3, [r7, #8]
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d002      	beq.n	8003bea <HAL_SPI_Transmit_DMA+0x46>
 8003be4:	88fb      	ldrh	r3, [r7, #6]
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d102      	bne.n	8003bf0 <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 8003bea:	2301      	movs	r3, #1
 8003bec:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003bee:	e0b9      	b.n	8003d64 <HAL_SPI_Transmit_DMA+0x1c0>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	2203      	movs	r2, #3
 8003bf4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	2200      	movs	r2, #0
 8003bfc:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	68ba      	ldr	r2, [r7, #8]
 8003c02:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	88fa      	ldrh	r2, [r7, #6]
 8003c08:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	88fa      	ldrh	r2, [r7, #6]
 8003c0e:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	2200      	movs	r2, #0
 8003c14:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	2200      	movs	r2, #0
 8003c1a:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	2200      	movs	r2, #0
 8003c20:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->RxXferSize  = 0U;
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	2200      	movs	r2, #0
 8003c26:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	689b      	ldr	r3, [r3, #8]
 8003c36:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003c3a:	d10f      	bne.n	8003c5c <HAL_SPI_Transmit_DMA+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	681a      	ldr	r2, [r3, #0]
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003c4a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	681a      	ldr	r2, [r3, #0]
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003c5a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c60:	4a45      	ldr	r2, [pc, #276]	@ (8003d78 <HAL_SPI_Transmit_DMA+0x1d4>)
 8003c62:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c68:	4a44      	ldr	r2, [pc, #272]	@ (8003d7c <HAL_SPI_Transmit_DMA+0x1d8>)
 8003c6a:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c70:	4a43      	ldr	r2, [pc, #268]	@ (8003d80 <HAL_SPI_Transmit_DMA+0x1dc>)
 8003c72:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c78:	2200      	movs	r2, #0
 8003c7a:	635a      	str	r2, [r3, #52]	@ 0x34

  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	685a      	ldr	r2, [r3, #4]
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003c8a:	605a      	str	r2, [r3, #4]
  /* Packing mode is enabled only if the DMA setting is HALWORD */
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	68db      	ldr	r3, [r3, #12]
 8003c90:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003c94:	d82d      	bhi.n	8003cf2 <HAL_SPI_Transmit_DMA+0x14e>
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c9a:	695b      	ldr	r3, [r3, #20]
 8003c9c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ca0:	d127      	bne.n	8003cf2 <HAL_SPI_Transmit_DMA+0x14e>
  {
    /* Check the even/odd of the data size + crc if enabled */
    if ((hspi->TxXferCount & 0x1U) == 0U)
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003ca6:	b29b      	uxth	r3, r3
 8003ca8:	f003 0301 	and.w	r3, r3, #1
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d10f      	bne.n	8003cd0 <HAL_SPI_Transmit_DMA+0x12c>
    {
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	685a      	ldr	r2, [r3, #4]
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003cbe:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003cc4:	b29b      	uxth	r3, r3
 8003cc6:	085b      	lsrs	r3, r3, #1
 8003cc8:	b29a      	uxth	r2, r3
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003cce:	e010      	b.n	8003cf2 <HAL_SPI_Transmit_DMA+0x14e>
    }
    else
    {
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	685a      	ldr	r2, [r3, #4]
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003cde:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003ce4:	b29b      	uxth	r3, r3
 8003ce6:	085b      	lsrs	r3, r3, #1
 8003ce8:	b29b      	uxth	r3, r3
 8003cea:	3301      	adds	r3, #1
 8003cec:	b29a      	uxth	r2, r3
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
  }

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cfa:	4619      	mov	r1, r3
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	330c      	adds	r3, #12
 8003d02:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003d08:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8003d0a:	f7fd fda5 	bl	8001858 <HAL_DMA_Start_IT>
 8003d0e:	4603      	mov	r3, r0
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d008      	beq.n	8003d26 <HAL_SPI_Transmit_DMA+0x182>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d18:	f043 0210 	orr.w	r2, r3, #16
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	661a      	str	r2, [r3, #96]	@ 0x60
    errorcode = HAL_ERROR;
 8003d20:	2301      	movs	r3, #1
 8003d22:	75fb      	strb	r3, [r7, #23]

    goto error;
 8003d24:	e01e      	b.n	8003d64 <HAL_SPI_Transmit_DMA+0x1c0>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d30:	2b40      	cmp	r3, #64	@ 0x40
 8003d32:	d007      	beq.n	8003d44 <HAL_SPI_Transmit_DMA+0x1a0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	681a      	ldr	r2, [r3, #0]
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003d42:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	685a      	ldr	r2, [r3, #4]
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f042 0220 	orr.w	r2, r2, #32
 8003d52:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	685a      	ldr	r2, [r3, #4]
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f042 0202 	orr.w	r2, r2, #2
 8003d62:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	2200      	movs	r2, #0
 8003d68:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8003d6c:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d6e:	4618      	mov	r0, r3
 8003d70:	3718      	adds	r7, #24
 8003d72:	46bd      	mov	sp, r7
 8003d74:	bd80      	pop	{r7, pc}
 8003d76:	bf00      	nop
 8003d78:	08003e53 	.word	0x08003e53
 8003d7c:	08003dad 	.word	0x08003dad
 8003d80:	08003e6f 	.word	0x08003e6f

08003d84 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003d84:	b480      	push	{r7}
 8003d86:	b083      	sub	sp, #12
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8003d8c:	bf00      	nop
 8003d8e:	370c      	adds	r7, #12
 8003d90:	46bd      	mov	sp, r7
 8003d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d96:	4770      	bx	lr

08003d98 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8003d98:	b480      	push	{r7}
 8003d9a:	b083      	sub	sp, #12
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8003da0:	bf00      	nop
 8003da2:	370c      	adds	r7, #12
 8003da4:	46bd      	mov	sp, r7
 8003da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003daa:	4770      	bx	lr

08003dac <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8003dac:	b580      	push	{r7, lr}
 8003dae:	b086      	sub	sp, #24
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003db8:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003dba:	f7fd fbc5 	bl	8001548 <HAL_GetTick>
 8003dbe:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f003 0320 	and.w	r3, r3, #32
 8003dca:	2b20      	cmp	r3, #32
 8003dcc:	d03b      	beq.n	8003e46 <SPI_DMATransmitCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8003dce:	697b      	ldr	r3, [r7, #20]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	685a      	ldr	r2, [r3, #4]
 8003dd4:	697b      	ldr	r3, [r7, #20]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f022 0220 	bic.w	r2, r2, #32
 8003ddc:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8003dde:	697b      	ldr	r3, [r7, #20]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	685a      	ldr	r2, [r3, #4]
 8003de4:	697b      	ldr	r3, [r7, #20]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f022 0202 	bic.w	r2, r2, #2
 8003dec:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8003dee:	693a      	ldr	r2, [r7, #16]
 8003df0:	2164      	movs	r1, #100	@ 0x64
 8003df2:	6978      	ldr	r0, [r7, #20]
 8003df4:	f000 f97a 	bl	80040ec <SPI_EndRxTxTransaction>
 8003df8:	4603      	mov	r3, r0
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d005      	beq.n	8003e0a <SPI_DMATransmitCplt+0x5e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003dfe:	697b      	ldr	r3, [r7, #20]
 8003e00:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e02:	f043 0220 	orr.w	r2, r3, #32
 8003e06:	697b      	ldr	r3, [r7, #20]
 8003e08:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003e0a:	697b      	ldr	r3, [r7, #20]
 8003e0c:	689b      	ldr	r3, [r3, #8]
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d10a      	bne.n	8003e28 <SPI_DMATransmitCplt+0x7c>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003e12:	2300      	movs	r3, #0
 8003e14:	60fb      	str	r3, [r7, #12]
 8003e16:	697b      	ldr	r3, [r7, #20]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	68db      	ldr	r3, [r3, #12]
 8003e1c:	60fb      	str	r3, [r7, #12]
 8003e1e:	697b      	ldr	r3, [r7, #20]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	689b      	ldr	r3, [r3, #8]
 8003e24:	60fb      	str	r3, [r7, #12]
 8003e26:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8003e28:	697b      	ldr	r3, [r7, #20]
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8003e2e:	697b      	ldr	r3, [r7, #20]
 8003e30:	2201      	movs	r2, #1
 8003e32:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003e36:	697b      	ldr	r3, [r7, #20]
 8003e38:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d003      	beq.n	8003e46 <SPI_DMATransmitCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8003e3e:	6978      	ldr	r0, [r7, #20]
 8003e40:	f7ff ffaa 	bl	8003d98 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8003e44:	e002      	b.n	8003e4c <SPI_DMATransmitCplt+0xa0>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8003e46:	6978      	ldr	r0, [r7, #20]
 8003e48:	f7fc fa80 	bl	800034c <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003e4c:	3718      	adds	r7, #24
 8003e4e:	46bd      	mov	sp, r7
 8003e50:	bd80      	pop	{r7, pc}

08003e52 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8003e52:	b580      	push	{r7, lr}
 8003e54:	b084      	sub	sp, #16
 8003e56:	af00      	add	r7, sp, #0
 8003e58:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e5e:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8003e60:	68f8      	ldr	r0, [r7, #12]
 8003e62:	f7ff ff8f 	bl	8003d84 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003e66:	bf00      	nop
 8003e68:	3710      	adds	r7, #16
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	bd80      	pop	{r7, pc}

08003e6e <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8003e6e:	b580      	push	{r7, lr}
 8003e70:	b084      	sub	sp, #16
 8003e72:	af00      	add	r7, sp, #0
 8003e74:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e7a:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	685a      	ldr	r2, [r3, #4]
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f022 0203 	bic.w	r2, r2, #3
 8003e8a:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e90:	f043 0210 	orr.w	r2, r3, #16
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_READY;
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	2201      	movs	r2, #1
 8003e9c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8003ea0:	68f8      	ldr	r0, [r7, #12]
 8003ea2:	f7ff ff79 	bl	8003d98 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003ea6:	bf00      	nop
 8003ea8:	3710      	adds	r7, #16
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	bd80      	pop	{r7, pc}
	...

08003eb0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	b088      	sub	sp, #32
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	60f8      	str	r0, [r7, #12]
 8003eb8:	60b9      	str	r1, [r7, #8]
 8003eba:	603b      	str	r3, [r7, #0]
 8003ebc:	4613      	mov	r3, r2
 8003ebe:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003ec0:	f7fd fb42 	bl	8001548 <HAL_GetTick>
 8003ec4:	4602      	mov	r2, r0
 8003ec6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ec8:	1a9b      	subs	r3, r3, r2
 8003eca:	683a      	ldr	r2, [r7, #0]
 8003ecc:	4413      	add	r3, r2
 8003ece:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003ed0:	f7fd fb3a 	bl	8001548 <HAL_GetTick>
 8003ed4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003ed6:	4b39      	ldr	r3, [pc, #228]	@ (8003fbc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	015b      	lsls	r3, r3, #5
 8003edc:	0d1b      	lsrs	r3, r3, #20
 8003ede:	69fa      	ldr	r2, [r7, #28]
 8003ee0:	fb02 f303 	mul.w	r3, r2, r3
 8003ee4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003ee6:	e054      	b.n	8003f92 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003ee8:	683b      	ldr	r3, [r7, #0]
 8003eea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003eee:	d050      	beq.n	8003f92 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003ef0:	f7fd fb2a 	bl	8001548 <HAL_GetTick>
 8003ef4:	4602      	mov	r2, r0
 8003ef6:	69bb      	ldr	r3, [r7, #24]
 8003ef8:	1ad3      	subs	r3, r2, r3
 8003efa:	69fa      	ldr	r2, [r7, #28]
 8003efc:	429a      	cmp	r2, r3
 8003efe:	d902      	bls.n	8003f06 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003f00:	69fb      	ldr	r3, [r7, #28]
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d13d      	bne.n	8003f82 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	685a      	ldr	r2, [r3, #4]
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003f14:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	685b      	ldr	r3, [r3, #4]
 8003f1a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003f1e:	d111      	bne.n	8003f44 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	689b      	ldr	r3, [r3, #8]
 8003f24:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003f28:	d004      	beq.n	8003f34 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	689b      	ldr	r3, [r3, #8]
 8003f2e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f32:	d107      	bne.n	8003f44 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	681a      	ldr	r2, [r3, #0]
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003f42:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f48:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003f4c:	d10f      	bne.n	8003f6e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	681a      	ldr	r2, [r3, #0]
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003f5c:	601a      	str	r2, [r3, #0]
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	681a      	ldr	r2, [r3, #0]
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003f6c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	2201      	movs	r2, #1
 8003f72:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	2200      	movs	r2, #0
 8003f7a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003f7e:	2303      	movs	r3, #3
 8003f80:	e017      	b.n	8003fb2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003f82:	697b      	ldr	r3, [r7, #20]
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d101      	bne.n	8003f8c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003f88:	2300      	movs	r3, #0
 8003f8a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003f8c:	697b      	ldr	r3, [r7, #20]
 8003f8e:	3b01      	subs	r3, #1
 8003f90:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	689a      	ldr	r2, [r3, #8]
 8003f98:	68bb      	ldr	r3, [r7, #8]
 8003f9a:	4013      	ands	r3, r2
 8003f9c:	68ba      	ldr	r2, [r7, #8]
 8003f9e:	429a      	cmp	r2, r3
 8003fa0:	bf0c      	ite	eq
 8003fa2:	2301      	moveq	r3, #1
 8003fa4:	2300      	movne	r3, #0
 8003fa6:	b2db      	uxtb	r3, r3
 8003fa8:	461a      	mov	r2, r3
 8003faa:	79fb      	ldrb	r3, [r7, #7]
 8003fac:	429a      	cmp	r2, r3
 8003fae:	d19b      	bne.n	8003ee8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003fb0:	2300      	movs	r3, #0
}
 8003fb2:	4618      	mov	r0, r3
 8003fb4:	3720      	adds	r7, #32
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	bd80      	pop	{r7, pc}
 8003fba:	bf00      	nop
 8003fbc:	20000008 	.word	0x20000008

08003fc0 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	b08a      	sub	sp, #40	@ 0x28
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	60f8      	str	r0, [r7, #12]
 8003fc8:	60b9      	str	r1, [r7, #8]
 8003fca:	607a      	str	r2, [r7, #4]
 8003fcc:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8003fce:	2300      	movs	r3, #0
 8003fd0:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8003fd2:	f7fd fab9 	bl	8001548 <HAL_GetTick>
 8003fd6:	4602      	mov	r2, r0
 8003fd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fda:	1a9b      	subs	r3, r3, r2
 8003fdc:	683a      	ldr	r2, [r7, #0]
 8003fde:	4413      	add	r3, r2
 8003fe0:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8003fe2:	f7fd fab1 	bl	8001548 <HAL_GetTick>
 8003fe6:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	330c      	adds	r3, #12
 8003fee:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003ff0:	4b3d      	ldr	r3, [pc, #244]	@ (80040e8 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8003ff2:	681a      	ldr	r2, [r3, #0]
 8003ff4:	4613      	mov	r3, r2
 8003ff6:	009b      	lsls	r3, r3, #2
 8003ff8:	4413      	add	r3, r2
 8003ffa:	00da      	lsls	r2, r3, #3
 8003ffc:	1ad3      	subs	r3, r2, r3
 8003ffe:	0d1b      	lsrs	r3, r3, #20
 8004000:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004002:	fb02 f303 	mul.w	r3, r2, r3
 8004006:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004008:	e060      	b.n	80040cc <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800400a:	68bb      	ldr	r3, [r7, #8]
 800400c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004010:	d107      	bne.n	8004022 <SPI_WaitFifoStateUntilTimeout+0x62>
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	2b00      	cmp	r3, #0
 8004016:	d104      	bne.n	8004022 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004018:	69fb      	ldr	r3, [r7, #28]
 800401a:	781b      	ldrb	r3, [r3, #0]
 800401c:	b2db      	uxtb	r3, r3
 800401e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004020:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004022:	683b      	ldr	r3, [r7, #0]
 8004024:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004028:	d050      	beq.n	80040cc <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800402a:	f7fd fa8d 	bl	8001548 <HAL_GetTick>
 800402e:	4602      	mov	r2, r0
 8004030:	6a3b      	ldr	r3, [r7, #32]
 8004032:	1ad3      	subs	r3, r2, r3
 8004034:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004036:	429a      	cmp	r2, r3
 8004038:	d902      	bls.n	8004040 <SPI_WaitFifoStateUntilTimeout+0x80>
 800403a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800403c:	2b00      	cmp	r3, #0
 800403e:	d13d      	bne.n	80040bc <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	685a      	ldr	r2, [r3, #4]
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800404e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	685b      	ldr	r3, [r3, #4]
 8004054:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004058:	d111      	bne.n	800407e <SPI_WaitFifoStateUntilTimeout+0xbe>
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	689b      	ldr	r3, [r3, #8]
 800405e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004062:	d004      	beq.n	800406e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	689b      	ldr	r3, [r3, #8]
 8004068:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800406c:	d107      	bne.n	800407e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	681a      	ldr	r2, [r3, #0]
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800407c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004082:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004086:	d10f      	bne.n	80040a8 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	681a      	ldr	r2, [r3, #0]
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004096:	601a      	str	r2, [r3, #0]
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	681a      	ldr	r2, [r3, #0]
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80040a6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	2201      	movs	r2, #1
 80040ac:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	2200      	movs	r2, #0
 80040b4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80040b8:	2303      	movs	r3, #3
 80040ba:	e010      	b.n	80040de <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80040bc:	69bb      	ldr	r3, [r7, #24]
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d101      	bne.n	80040c6 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80040c2:	2300      	movs	r3, #0
 80040c4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80040c6:	69bb      	ldr	r3, [r7, #24]
 80040c8:	3b01      	subs	r3, #1
 80040ca:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	689a      	ldr	r2, [r3, #8]
 80040d2:	68bb      	ldr	r3, [r7, #8]
 80040d4:	4013      	ands	r3, r2
 80040d6:	687a      	ldr	r2, [r7, #4]
 80040d8:	429a      	cmp	r2, r3
 80040da:	d196      	bne.n	800400a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80040dc:	2300      	movs	r3, #0
}
 80040de:	4618      	mov	r0, r3
 80040e0:	3728      	adds	r7, #40	@ 0x28
 80040e2:	46bd      	mov	sp, r7
 80040e4:	bd80      	pop	{r7, pc}
 80040e6:	bf00      	nop
 80040e8:	20000008 	.word	0x20000008

080040ec <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80040ec:	b580      	push	{r7, lr}
 80040ee:	b086      	sub	sp, #24
 80040f0:	af02      	add	r7, sp, #8
 80040f2:	60f8      	str	r0, [r7, #12]
 80040f4:	60b9      	str	r1, [r7, #8]
 80040f6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	9300      	str	r3, [sp, #0]
 80040fc:	68bb      	ldr	r3, [r7, #8]
 80040fe:	2200      	movs	r2, #0
 8004100:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8004104:	68f8      	ldr	r0, [r7, #12]
 8004106:	f7ff ff5b 	bl	8003fc0 <SPI_WaitFifoStateUntilTimeout>
 800410a:	4603      	mov	r3, r0
 800410c:	2b00      	cmp	r3, #0
 800410e:	d007      	beq.n	8004120 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004114:	f043 0220 	orr.w	r2, r3, #32
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800411c:	2303      	movs	r3, #3
 800411e:	e027      	b.n	8004170 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	9300      	str	r3, [sp, #0]
 8004124:	68bb      	ldr	r3, [r7, #8]
 8004126:	2200      	movs	r2, #0
 8004128:	2180      	movs	r1, #128	@ 0x80
 800412a:	68f8      	ldr	r0, [r7, #12]
 800412c:	f7ff fec0 	bl	8003eb0 <SPI_WaitFlagStateUntilTimeout>
 8004130:	4603      	mov	r3, r0
 8004132:	2b00      	cmp	r3, #0
 8004134:	d007      	beq.n	8004146 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800413a:	f043 0220 	orr.w	r2, r3, #32
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004142:	2303      	movs	r3, #3
 8004144:	e014      	b.n	8004170 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	9300      	str	r3, [sp, #0]
 800414a:	68bb      	ldr	r3, [r7, #8]
 800414c:	2200      	movs	r2, #0
 800414e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8004152:	68f8      	ldr	r0, [r7, #12]
 8004154:	f7ff ff34 	bl	8003fc0 <SPI_WaitFifoStateUntilTimeout>
 8004158:	4603      	mov	r3, r0
 800415a:	2b00      	cmp	r3, #0
 800415c:	d007      	beq.n	800416e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004162:	f043 0220 	orr.w	r2, r3, #32
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800416a:	2303      	movs	r3, #3
 800416c:	e000      	b.n	8004170 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800416e:	2300      	movs	r3, #0
}
 8004170:	4618      	mov	r0, r3
 8004172:	3710      	adds	r7, #16
 8004174:	46bd      	mov	sp, r7
 8004176:	bd80      	pop	{r7, pc}

08004178 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004178:	b580      	push	{r7, lr}
 800417a:	b082      	sub	sp, #8
 800417c:	af00      	add	r7, sp, #0
 800417e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	2b00      	cmp	r3, #0
 8004184:	d101      	bne.n	800418a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004186:	2301      	movs	r3, #1
 8004188:	e040      	b.n	800420c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800418e:	2b00      	cmp	r3, #0
 8004190:	d106      	bne.n	80041a0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	2200      	movs	r2, #0
 8004196:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800419a:	6878      	ldr	r0, [r7, #4]
 800419c:	f7fd f90c 	bl	80013b8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2224      	movs	r2, #36	@ 0x24
 80041a4:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	681a      	ldr	r2, [r3, #0]
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f022 0201 	bic.w	r2, r2, #1
 80041b4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d002      	beq.n	80041c4 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80041be:	6878      	ldr	r0, [r7, #4]
 80041c0:	f000 f95e 	bl	8004480 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80041c4:	6878      	ldr	r0, [r7, #4]
 80041c6:	f000 f825 	bl	8004214 <UART_SetConfig>
 80041ca:	4603      	mov	r3, r0
 80041cc:	2b01      	cmp	r3, #1
 80041ce:	d101      	bne.n	80041d4 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80041d0:	2301      	movs	r3, #1
 80041d2:	e01b      	b.n	800420c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	685a      	ldr	r2, [r3, #4]
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80041e2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	689a      	ldr	r2, [r3, #8]
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80041f2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	681a      	ldr	r2, [r3, #0]
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f042 0201 	orr.w	r2, r2, #1
 8004202:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004204:	6878      	ldr	r0, [r7, #4]
 8004206:	f000 f9dd 	bl	80045c4 <UART_CheckIdleState>
 800420a:	4603      	mov	r3, r0
}
 800420c:	4618      	mov	r0, r3
 800420e:	3708      	adds	r7, #8
 8004210:	46bd      	mov	sp, r7
 8004212:	bd80      	pop	{r7, pc}

08004214 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004214:	b580      	push	{r7, lr}
 8004216:	b088      	sub	sp, #32
 8004218:	af00      	add	r7, sp, #0
 800421a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800421c:	2300      	movs	r3, #0
 800421e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	689a      	ldr	r2, [r3, #8]
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	691b      	ldr	r3, [r3, #16]
 8004228:	431a      	orrs	r2, r3
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	695b      	ldr	r3, [r3, #20]
 800422e:	431a      	orrs	r2, r3
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	69db      	ldr	r3, [r3, #28]
 8004234:	4313      	orrs	r3, r2
 8004236:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	681a      	ldr	r2, [r3, #0]
 800423e:	4b8a      	ldr	r3, [pc, #552]	@ (8004468 <UART_SetConfig+0x254>)
 8004240:	4013      	ands	r3, r2
 8004242:	687a      	ldr	r2, [r7, #4]
 8004244:	6812      	ldr	r2, [r2, #0]
 8004246:	6979      	ldr	r1, [r7, #20]
 8004248:	430b      	orrs	r3, r1
 800424a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	685b      	ldr	r3, [r3, #4]
 8004252:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	68da      	ldr	r2, [r3, #12]
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	430a      	orrs	r2, r1
 8004260:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	699b      	ldr	r3, [r3, #24]
 8004266:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	6a1b      	ldr	r3, [r3, #32]
 800426c:	697a      	ldr	r2, [r7, #20]
 800426e:	4313      	orrs	r3, r2
 8004270:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	689b      	ldr	r3, [r3, #8]
 8004278:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	697a      	ldr	r2, [r7, #20]
 8004282:	430a      	orrs	r2, r1
 8004284:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	4a78      	ldr	r2, [pc, #480]	@ (800446c <UART_SetConfig+0x258>)
 800428c:	4293      	cmp	r3, r2
 800428e:	d120      	bne.n	80042d2 <UART_SetConfig+0xbe>
 8004290:	4b77      	ldr	r3, [pc, #476]	@ (8004470 <UART_SetConfig+0x25c>)
 8004292:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004294:	f003 0303 	and.w	r3, r3, #3
 8004298:	2b03      	cmp	r3, #3
 800429a:	d817      	bhi.n	80042cc <UART_SetConfig+0xb8>
 800429c:	a201      	add	r2, pc, #4	@ (adr r2, 80042a4 <UART_SetConfig+0x90>)
 800429e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042a2:	bf00      	nop
 80042a4:	080042b5 	.word	0x080042b5
 80042a8:	080042c1 	.word	0x080042c1
 80042ac:	080042c7 	.word	0x080042c7
 80042b0:	080042bb 	.word	0x080042bb
 80042b4:	2300      	movs	r3, #0
 80042b6:	77fb      	strb	r3, [r7, #31]
 80042b8:	e01d      	b.n	80042f6 <UART_SetConfig+0xe2>
 80042ba:	2302      	movs	r3, #2
 80042bc:	77fb      	strb	r3, [r7, #31]
 80042be:	e01a      	b.n	80042f6 <UART_SetConfig+0xe2>
 80042c0:	2304      	movs	r3, #4
 80042c2:	77fb      	strb	r3, [r7, #31]
 80042c4:	e017      	b.n	80042f6 <UART_SetConfig+0xe2>
 80042c6:	2308      	movs	r3, #8
 80042c8:	77fb      	strb	r3, [r7, #31]
 80042ca:	e014      	b.n	80042f6 <UART_SetConfig+0xe2>
 80042cc:	2310      	movs	r3, #16
 80042ce:	77fb      	strb	r3, [r7, #31]
 80042d0:	e011      	b.n	80042f6 <UART_SetConfig+0xe2>
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	4a67      	ldr	r2, [pc, #412]	@ (8004474 <UART_SetConfig+0x260>)
 80042d8:	4293      	cmp	r3, r2
 80042da:	d102      	bne.n	80042e2 <UART_SetConfig+0xce>
 80042dc:	2300      	movs	r3, #0
 80042de:	77fb      	strb	r3, [r7, #31]
 80042e0:	e009      	b.n	80042f6 <UART_SetConfig+0xe2>
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	4a64      	ldr	r2, [pc, #400]	@ (8004478 <UART_SetConfig+0x264>)
 80042e8:	4293      	cmp	r3, r2
 80042ea:	d102      	bne.n	80042f2 <UART_SetConfig+0xde>
 80042ec:	2300      	movs	r3, #0
 80042ee:	77fb      	strb	r3, [r7, #31]
 80042f0:	e001      	b.n	80042f6 <UART_SetConfig+0xe2>
 80042f2:	2310      	movs	r3, #16
 80042f4:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	69db      	ldr	r3, [r3, #28]
 80042fa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80042fe:	d15a      	bne.n	80043b6 <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 8004300:	7ffb      	ldrb	r3, [r7, #31]
 8004302:	2b08      	cmp	r3, #8
 8004304:	d827      	bhi.n	8004356 <UART_SetConfig+0x142>
 8004306:	a201      	add	r2, pc, #4	@ (adr r2, 800430c <UART_SetConfig+0xf8>)
 8004308:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800430c:	08004331 	.word	0x08004331
 8004310:	08004339 	.word	0x08004339
 8004314:	08004341 	.word	0x08004341
 8004318:	08004357 	.word	0x08004357
 800431c:	08004347 	.word	0x08004347
 8004320:	08004357 	.word	0x08004357
 8004324:	08004357 	.word	0x08004357
 8004328:	08004357 	.word	0x08004357
 800432c:	0800434f 	.word	0x0800434f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004330:	f7ff f8b8 	bl	80034a4 <HAL_RCC_GetPCLK1Freq>
 8004334:	61b8      	str	r0, [r7, #24]
        break;
 8004336:	e013      	b.n	8004360 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004338:	f7ff f8d6 	bl	80034e8 <HAL_RCC_GetPCLK2Freq>
 800433c:	61b8      	str	r0, [r7, #24]
        break;
 800433e:	e00f      	b.n	8004360 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004340:	4b4e      	ldr	r3, [pc, #312]	@ (800447c <UART_SetConfig+0x268>)
 8004342:	61bb      	str	r3, [r7, #24]
        break;
 8004344:	e00c      	b.n	8004360 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004346:	f7ff f84d 	bl	80033e4 <HAL_RCC_GetSysClockFreq>
 800434a:	61b8      	str	r0, [r7, #24]
        break;
 800434c:	e008      	b.n	8004360 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800434e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004352:	61bb      	str	r3, [r7, #24]
        break;
 8004354:	e004      	b.n	8004360 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 8004356:	2300      	movs	r3, #0
 8004358:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800435a:	2301      	movs	r3, #1
 800435c:	77bb      	strb	r3, [r7, #30]
        break;
 800435e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004360:	69bb      	ldr	r3, [r7, #24]
 8004362:	2b00      	cmp	r3, #0
 8004364:	d074      	beq.n	8004450 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004366:	69bb      	ldr	r3, [r7, #24]
 8004368:	005a      	lsls	r2, r3, #1
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	685b      	ldr	r3, [r3, #4]
 800436e:	085b      	lsrs	r3, r3, #1
 8004370:	441a      	add	r2, r3
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	685b      	ldr	r3, [r3, #4]
 8004376:	fbb2 f3f3 	udiv	r3, r2, r3
 800437a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800437c:	693b      	ldr	r3, [r7, #16]
 800437e:	2b0f      	cmp	r3, #15
 8004380:	d916      	bls.n	80043b0 <UART_SetConfig+0x19c>
 8004382:	693b      	ldr	r3, [r7, #16]
 8004384:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004388:	d212      	bcs.n	80043b0 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800438a:	693b      	ldr	r3, [r7, #16]
 800438c:	b29b      	uxth	r3, r3
 800438e:	f023 030f 	bic.w	r3, r3, #15
 8004392:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004394:	693b      	ldr	r3, [r7, #16]
 8004396:	085b      	lsrs	r3, r3, #1
 8004398:	b29b      	uxth	r3, r3
 800439a:	f003 0307 	and.w	r3, r3, #7
 800439e:	b29a      	uxth	r2, r3
 80043a0:	89fb      	ldrh	r3, [r7, #14]
 80043a2:	4313      	orrs	r3, r2
 80043a4:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	89fa      	ldrh	r2, [r7, #14]
 80043ac:	60da      	str	r2, [r3, #12]
 80043ae:	e04f      	b.n	8004450 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 80043b0:	2301      	movs	r3, #1
 80043b2:	77bb      	strb	r3, [r7, #30]
 80043b4:	e04c      	b.n	8004450 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80043b6:	7ffb      	ldrb	r3, [r7, #31]
 80043b8:	2b08      	cmp	r3, #8
 80043ba:	d828      	bhi.n	800440e <UART_SetConfig+0x1fa>
 80043bc:	a201      	add	r2, pc, #4	@ (adr r2, 80043c4 <UART_SetConfig+0x1b0>)
 80043be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043c2:	bf00      	nop
 80043c4:	080043e9 	.word	0x080043e9
 80043c8:	080043f1 	.word	0x080043f1
 80043cc:	080043f9 	.word	0x080043f9
 80043d0:	0800440f 	.word	0x0800440f
 80043d4:	080043ff 	.word	0x080043ff
 80043d8:	0800440f 	.word	0x0800440f
 80043dc:	0800440f 	.word	0x0800440f
 80043e0:	0800440f 	.word	0x0800440f
 80043e4:	08004407 	.word	0x08004407
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80043e8:	f7ff f85c 	bl	80034a4 <HAL_RCC_GetPCLK1Freq>
 80043ec:	61b8      	str	r0, [r7, #24]
        break;
 80043ee:	e013      	b.n	8004418 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80043f0:	f7ff f87a 	bl	80034e8 <HAL_RCC_GetPCLK2Freq>
 80043f4:	61b8      	str	r0, [r7, #24]
        break;
 80043f6:	e00f      	b.n	8004418 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80043f8:	4b20      	ldr	r3, [pc, #128]	@ (800447c <UART_SetConfig+0x268>)
 80043fa:	61bb      	str	r3, [r7, #24]
        break;
 80043fc:	e00c      	b.n	8004418 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80043fe:	f7fe fff1 	bl	80033e4 <HAL_RCC_GetSysClockFreq>
 8004402:	61b8      	str	r0, [r7, #24]
        break;
 8004404:	e008      	b.n	8004418 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004406:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800440a:	61bb      	str	r3, [r7, #24]
        break;
 800440c:	e004      	b.n	8004418 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 800440e:	2300      	movs	r3, #0
 8004410:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004412:	2301      	movs	r3, #1
 8004414:	77bb      	strb	r3, [r7, #30]
        break;
 8004416:	bf00      	nop
    }

    if (pclk != 0U)
 8004418:	69bb      	ldr	r3, [r7, #24]
 800441a:	2b00      	cmp	r3, #0
 800441c:	d018      	beq.n	8004450 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	685b      	ldr	r3, [r3, #4]
 8004422:	085a      	lsrs	r2, r3, #1
 8004424:	69bb      	ldr	r3, [r7, #24]
 8004426:	441a      	add	r2, r3
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	685b      	ldr	r3, [r3, #4]
 800442c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004430:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004432:	693b      	ldr	r3, [r7, #16]
 8004434:	2b0f      	cmp	r3, #15
 8004436:	d909      	bls.n	800444c <UART_SetConfig+0x238>
 8004438:	693b      	ldr	r3, [r7, #16]
 800443a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800443e:	d205      	bcs.n	800444c <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004440:	693b      	ldr	r3, [r7, #16]
 8004442:	b29a      	uxth	r2, r3
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	60da      	str	r2, [r3, #12]
 800444a:	e001      	b.n	8004450 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 800444c:	2301      	movs	r3, #1
 800444e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2200      	movs	r2, #0
 8004454:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	2200      	movs	r2, #0
 800445a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800445c:	7fbb      	ldrb	r3, [r7, #30]
}
 800445e:	4618      	mov	r0, r3
 8004460:	3720      	adds	r7, #32
 8004462:	46bd      	mov	sp, r7
 8004464:	bd80      	pop	{r7, pc}
 8004466:	bf00      	nop
 8004468:	efff69f3 	.word	0xefff69f3
 800446c:	40013800 	.word	0x40013800
 8004470:	40021000 	.word	0x40021000
 8004474:	40004400 	.word	0x40004400
 8004478:	40004800 	.word	0x40004800
 800447c:	007a1200 	.word	0x007a1200

08004480 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004480:	b480      	push	{r7}
 8004482:	b083      	sub	sp, #12
 8004484:	af00      	add	r7, sp, #0
 8004486:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800448c:	f003 0308 	and.w	r3, r3, #8
 8004490:	2b00      	cmp	r3, #0
 8004492:	d00a      	beq.n	80044aa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	685b      	ldr	r3, [r3, #4]
 800449a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	430a      	orrs	r2, r1
 80044a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044ae:	f003 0301 	and.w	r3, r3, #1
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d00a      	beq.n	80044cc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	685b      	ldr	r3, [r3, #4]
 80044bc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	430a      	orrs	r2, r1
 80044ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044d0:	f003 0302 	and.w	r3, r3, #2
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d00a      	beq.n	80044ee <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	685b      	ldr	r3, [r3, #4]
 80044de:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	430a      	orrs	r2, r1
 80044ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044f2:	f003 0304 	and.w	r3, r3, #4
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d00a      	beq.n	8004510 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	685b      	ldr	r3, [r3, #4]
 8004500:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	430a      	orrs	r2, r1
 800450e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004514:	f003 0310 	and.w	r3, r3, #16
 8004518:	2b00      	cmp	r3, #0
 800451a:	d00a      	beq.n	8004532 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	689b      	ldr	r3, [r3, #8]
 8004522:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	430a      	orrs	r2, r1
 8004530:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004536:	f003 0320 	and.w	r3, r3, #32
 800453a:	2b00      	cmp	r3, #0
 800453c:	d00a      	beq.n	8004554 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	689b      	ldr	r3, [r3, #8]
 8004544:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	430a      	orrs	r2, r1
 8004552:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004558:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800455c:	2b00      	cmp	r3, #0
 800455e:	d01a      	beq.n	8004596 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	685b      	ldr	r3, [r3, #4]
 8004566:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	430a      	orrs	r2, r1
 8004574:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800457a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800457e:	d10a      	bne.n	8004596 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	685b      	ldr	r3, [r3, #4]
 8004586:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	430a      	orrs	r2, r1
 8004594:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800459a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d00a      	beq.n	80045b8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	685b      	ldr	r3, [r3, #4]
 80045a8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	430a      	orrs	r2, r1
 80045b6:	605a      	str	r2, [r3, #4]
  }
}
 80045b8:	bf00      	nop
 80045ba:	370c      	adds	r7, #12
 80045bc:	46bd      	mov	sp, r7
 80045be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c2:	4770      	bx	lr

080045c4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80045c4:	b580      	push	{r7, lr}
 80045c6:	b098      	sub	sp, #96	@ 0x60
 80045c8:	af02      	add	r7, sp, #8
 80045ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	2200      	movs	r2, #0
 80045d0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80045d4:	f7fc ffb8 	bl	8001548 <HAL_GetTick>
 80045d8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f003 0308 	and.w	r3, r3, #8
 80045e4:	2b08      	cmp	r3, #8
 80045e6:	d12e      	bne.n	8004646 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80045e8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80045ec:	9300      	str	r3, [sp, #0]
 80045ee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80045f0:	2200      	movs	r2, #0
 80045f2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80045f6:	6878      	ldr	r0, [r7, #4]
 80045f8:	f000 f88c 	bl	8004714 <UART_WaitOnFlagUntilTimeout>
 80045fc:	4603      	mov	r3, r0
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d021      	beq.n	8004646 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004608:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800460a:	e853 3f00 	ldrex	r3, [r3]
 800460e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004610:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004612:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004616:	653b      	str	r3, [r7, #80]	@ 0x50
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	461a      	mov	r2, r3
 800461e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004620:	647b      	str	r3, [r7, #68]	@ 0x44
 8004622:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004624:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004626:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004628:	e841 2300 	strex	r3, r2, [r1]
 800462c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800462e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004630:	2b00      	cmp	r3, #0
 8004632:	d1e6      	bne.n	8004602 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2220      	movs	r2, #32
 8004638:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	2200      	movs	r2, #0
 800463e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004642:	2303      	movs	r3, #3
 8004644:	e062      	b.n	800470c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f003 0304 	and.w	r3, r3, #4
 8004650:	2b04      	cmp	r3, #4
 8004652:	d149      	bne.n	80046e8 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004654:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004658:	9300      	str	r3, [sp, #0]
 800465a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800465c:	2200      	movs	r2, #0
 800465e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004662:	6878      	ldr	r0, [r7, #4]
 8004664:	f000 f856 	bl	8004714 <UART_WaitOnFlagUntilTimeout>
 8004668:	4603      	mov	r3, r0
 800466a:	2b00      	cmp	r3, #0
 800466c:	d03c      	beq.n	80046e8 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004674:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004676:	e853 3f00 	ldrex	r3, [r3]
 800467a:	623b      	str	r3, [r7, #32]
   return(result);
 800467c:	6a3b      	ldr	r3, [r7, #32]
 800467e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004682:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	461a      	mov	r2, r3
 800468a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800468c:	633b      	str	r3, [r7, #48]	@ 0x30
 800468e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004690:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004692:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004694:	e841 2300 	strex	r3, r2, [r1]
 8004698:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800469a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800469c:	2b00      	cmp	r3, #0
 800469e:	d1e6      	bne.n	800466e <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	3308      	adds	r3, #8
 80046a6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046a8:	693b      	ldr	r3, [r7, #16]
 80046aa:	e853 3f00 	ldrex	r3, [r3]
 80046ae:	60fb      	str	r3, [r7, #12]
   return(result);
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	f023 0301 	bic.w	r3, r3, #1
 80046b6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	3308      	adds	r3, #8
 80046be:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80046c0:	61fa      	str	r2, [r7, #28]
 80046c2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046c4:	69b9      	ldr	r1, [r7, #24]
 80046c6:	69fa      	ldr	r2, [r7, #28]
 80046c8:	e841 2300 	strex	r3, r2, [r1]
 80046cc:	617b      	str	r3, [r7, #20]
   return(result);
 80046ce:	697b      	ldr	r3, [r7, #20]
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d1e5      	bne.n	80046a0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2220      	movs	r2, #32
 80046d8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	2200      	movs	r2, #0
 80046e0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80046e4:	2303      	movs	r3, #3
 80046e6:	e011      	b.n	800470c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2220      	movs	r2, #32
 80046ec:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	2220      	movs	r2, #32
 80046f2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	2200      	movs	r2, #0
 80046fa:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2200      	movs	r2, #0
 8004700:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	2200      	movs	r2, #0
 8004706:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800470a:	2300      	movs	r3, #0
}
 800470c:	4618      	mov	r0, r3
 800470e:	3758      	adds	r7, #88	@ 0x58
 8004710:	46bd      	mov	sp, r7
 8004712:	bd80      	pop	{r7, pc}

08004714 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004714:	b580      	push	{r7, lr}
 8004716:	b084      	sub	sp, #16
 8004718:	af00      	add	r7, sp, #0
 800471a:	60f8      	str	r0, [r7, #12]
 800471c:	60b9      	str	r1, [r7, #8]
 800471e:	603b      	str	r3, [r7, #0]
 8004720:	4613      	mov	r3, r2
 8004722:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004724:	e04f      	b.n	80047c6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004726:	69bb      	ldr	r3, [r7, #24]
 8004728:	f1b3 3fff 	cmp.w	r3, #4294967295
 800472c:	d04b      	beq.n	80047c6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800472e:	f7fc ff0b 	bl	8001548 <HAL_GetTick>
 8004732:	4602      	mov	r2, r0
 8004734:	683b      	ldr	r3, [r7, #0]
 8004736:	1ad3      	subs	r3, r2, r3
 8004738:	69ba      	ldr	r2, [r7, #24]
 800473a:	429a      	cmp	r2, r3
 800473c:	d302      	bcc.n	8004744 <UART_WaitOnFlagUntilTimeout+0x30>
 800473e:	69bb      	ldr	r3, [r7, #24]
 8004740:	2b00      	cmp	r3, #0
 8004742:	d101      	bne.n	8004748 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004744:	2303      	movs	r3, #3
 8004746:	e04e      	b.n	80047e6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	f003 0304 	and.w	r3, r3, #4
 8004752:	2b00      	cmp	r3, #0
 8004754:	d037      	beq.n	80047c6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004756:	68bb      	ldr	r3, [r7, #8]
 8004758:	2b80      	cmp	r3, #128	@ 0x80
 800475a:	d034      	beq.n	80047c6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800475c:	68bb      	ldr	r3, [r7, #8]
 800475e:	2b40      	cmp	r3, #64	@ 0x40
 8004760:	d031      	beq.n	80047c6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	69db      	ldr	r3, [r3, #28]
 8004768:	f003 0308 	and.w	r3, r3, #8
 800476c:	2b08      	cmp	r3, #8
 800476e:	d110      	bne.n	8004792 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	2208      	movs	r2, #8
 8004776:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004778:	68f8      	ldr	r0, [r7, #12]
 800477a:	f000 f838 	bl	80047ee <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	2208      	movs	r2, #8
 8004782:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	2200      	movs	r2, #0
 800478a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800478e:	2301      	movs	r3, #1
 8004790:	e029      	b.n	80047e6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	69db      	ldr	r3, [r3, #28]
 8004798:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800479c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80047a0:	d111      	bne.n	80047c6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80047aa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80047ac:	68f8      	ldr	r0, [r7, #12]
 80047ae:	f000 f81e 	bl	80047ee <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	2220      	movs	r2, #32
 80047b6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	2200      	movs	r2, #0
 80047be:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80047c2:	2303      	movs	r3, #3
 80047c4:	e00f      	b.n	80047e6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	69da      	ldr	r2, [r3, #28]
 80047cc:	68bb      	ldr	r3, [r7, #8]
 80047ce:	4013      	ands	r3, r2
 80047d0:	68ba      	ldr	r2, [r7, #8]
 80047d2:	429a      	cmp	r2, r3
 80047d4:	bf0c      	ite	eq
 80047d6:	2301      	moveq	r3, #1
 80047d8:	2300      	movne	r3, #0
 80047da:	b2db      	uxtb	r3, r3
 80047dc:	461a      	mov	r2, r3
 80047de:	79fb      	ldrb	r3, [r7, #7]
 80047e0:	429a      	cmp	r2, r3
 80047e2:	d0a0      	beq.n	8004726 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80047e4:	2300      	movs	r3, #0
}
 80047e6:	4618      	mov	r0, r3
 80047e8:	3710      	adds	r7, #16
 80047ea:	46bd      	mov	sp, r7
 80047ec:	bd80      	pop	{r7, pc}

080047ee <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80047ee:	b480      	push	{r7}
 80047f0:	b095      	sub	sp, #84	@ 0x54
 80047f2:	af00      	add	r7, sp, #0
 80047f4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80047fe:	e853 3f00 	ldrex	r3, [r3]
 8004802:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004804:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004806:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800480a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	461a      	mov	r2, r3
 8004812:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004814:	643b      	str	r3, [r7, #64]	@ 0x40
 8004816:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004818:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800481a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800481c:	e841 2300 	strex	r3, r2, [r1]
 8004820:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004822:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004824:	2b00      	cmp	r3, #0
 8004826:	d1e6      	bne.n	80047f6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	3308      	adds	r3, #8
 800482e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004830:	6a3b      	ldr	r3, [r7, #32]
 8004832:	e853 3f00 	ldrex	r3, [r3]
 8004836:	61fb      	str	r3, [r7, #28]
   return(result);
 8004838:	69fb      	ldr	r3, [r7, #28]
 800483a:	f023 0301 	bic.w	r3, r3, #1
 800483e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	3308      	adds	r3, #8
 8004846:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004848:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800484a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800484c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800484e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004850:	e841 2300 	strex	r3, r2, [r1]
 8004854:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004856:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004858:	2b00      	cmp	r3, #0
 800485a:	d1e5      	bne.n	8004828 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004860:	2b01      	cmp	r3, #1
 8004862:	d118      	bne.n	8004896 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	e853 3f00 	ldrex	r3, [r3]
 8004870:	60bb      	str	r3, [r7, #8]
   return(result);
 8004872:	68bb      	ldr	r3, [r7, #8]
 8004874:	f023 0310 	bic.w	r3, r3, #16
 8004878:	647b      	str	r3, [r7, #68]	@ 0x44
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	461a      	mov	r2, r3
 8004880:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004882:	61bb      	str	r3, [r7, #24]
 8004884:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004886:	6979      	ldr	r1, [r7, #20]
 8004888:	69ba      	ldr	r2, [r7, #24]
 800488a:	e841 2300 	strex	r3, r2, [r1]
 800488e:	613b      	str	r3, [r7, #16]
   return(result);
 8004890:	693b      	ldr	r3, [r7, #16]
 8004892:	2b00      	cmp	r3, #0
 8004894:	d1e6      	bne.n	8004864 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	2220      	movs	r2, #32
 800489a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	2200      	movs	r2, #0
 80048a2:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	2200      	movs	r2, #0
 80048a8:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80048aa:	bf00      	nop
 80048ac:	3754      	adds	r7, #84	@ 0x54
 80048ae:	46bd      	mov	sp, r7
 80048b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b4:	4770      	bx	lr

080048b6 <memset>:
 80048b6:	4402      	add	r2, r0
 80048b8:	4603      	mov	r3, r0
 80048ba:	4293      	cmp	r3, r2
 80048bc:	d100      	bne.n	80048c0 <memset+0xa>
 80048be:	4770      	bx	lr
 80048c0:	f803 1b01 	strb.w	r1, [r3], #1
 80048c4:	e7f9      	b.n	80048ba <memset+0x4>
	...

080048c8 <__libc_init_array>:
 80048c8:	b570      	push	{r4, r5, r6, lr}
 80048ca:	4d0d      	ldr	r5, [pc, #52]	@ (8004900 <__libc_init_array+0x38>)
 80048cc:	4c0d      	ldr	r4, [pc, #52]	@ (8004904 <__libc_init_array+0x3c>)
 80048ce:	1b64      	subs	r4, r4, r5
 80048d0:	10a4      	asrs	r4, r4, #2
 80048d2:	2600      	movs	r6, #0
 80048d4:	42a6      	cmp	r6, r4
 80048d6:	d109      	bne.n	80048ec <__libc_init_array+0x24>
 80048d8:	4d0b      	ldr	r5, [pc, #44]	@ (8004908 <__libc_init_array+0x40>)
 80048da:	4c0c      	ldr	r4, [pc, #48]	@ (800490c <__libc_init_array+0x44>)
 80048dc:	f000 f818 	bl	8004910 <_init>
 80048e0:	1b64      	subs	r4, r4, r5
 80048e2:	10a4      	asrs	r4, r4, #2
 80048e4:	2600      	movs	r6, #0
 80048e6:	42a6      	cmp	r6, r4
 80048e8:	d105      	bne.n	80048f6 <__libc_init_array+0x2e>
 80048ea:	bd70      	pop	{r4, r5, r6, pc}
 80048ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80048f0:	4798      	blx	r3
 80048f2:	3601      	adds	r6, #1
 80048f4:	e7ee      	b.n	80048d4 <__libc_init_array+0xc>
 80048f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80048fa:	4798      	blx	r3
 80048fc:	3601      	adds	r6, #1
 80048fe:	e7f2      	b.n	80048e6 <__libc_init_array+0x1e>
 8004900:	08005aa4 	.word	0x08005aa4
 8004904:	08005aa4 	.word	0x08005aa4
 8004908:	08005aa4 	.word	0x08005aa4
 800490c:	08005aa8 	.word	0x08005aa8

08004910 <_init>:
 8004910:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004912:	bf00      	nop
 8004914:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004916:	bc08      	pop	{r3}
 8004918:	469e      	mov	lr, r3
 800491a:	4770      	bx	lr

0800491c <_fini>:
 800491c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800491e:	bf00      	nop
 8004920:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004922:	bc08      	pop	{r3}
 8004924:	469e      	mov	lr, r3
 8004926:	4770      	bx	lr
