-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
-- Date        : Fri Nov 22 11:54:51 2019
-- Host        : LAPTOP-69E4OMV9 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim {D:/Ing/Master
--               1sem/Digitale/VHDL_Spectrogram/VHDL_Spectrogram.srcs/sources_1/ip/FIFO/FIFO_sim_netlist.vhdl}
-- Design      : FIFO
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity FIFO_blk_mem_gen_prim_wrapper_init is
  port (
    doutb : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of FIFO_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end FIFO_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of FIFO_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"152FC498997EF4D55815B3D8F7593AA736680548603F0CA00CA9FEAE4516AB2A",
      INITP_01 => X"56552EBB1500D59FF59E07F3DABFD3263546CA21C8E4AFCAA9A102CDCDB816AE",
      INITP_02 => X"152FC498997EF4D55815B3D8F7593AA736680548603F0CA00CA9FEAE4516AB2A",
      INITP_03 => X"56552EBB1500D59FF59E07F3DABFD3263546CA21C8E4AFCAA9A102CDCDB816AE",
      INITP_04 => X"152FC498997EF4D55815B3D8F7593AA736680548603F0CA00CA9FEAE4516AB2A",
      INITP_05 => X"56552EBB1500D59FF59E07F3DABFD3263546CA21C8E4AFCAA9A102CDCDB816AE",
      INITP_06 => X"152FC498997EF4D55815B3D8F7593AA736680548603F0CA00CA9FEAE4516AB2A",
      INITP_07 => X"56552EBB1500D59FF59E07F3DABFD3263546CA21C8E4AFCAA9A102CDCDB816AE",
      INIT_00 => X"C354F20D371D86C097AFB832201CA77C64CDAAC9AB030594D5FD50D685C7BA00",
      INIT_01 => X"6CEEDA25649603A9D24FD9B330BDEB107527D8A5069CEA0E10FFF13FE65E3C95",
      INIT_02 => X"863E7C556B4A576DE5CAA33BD0DE84E623985CF1CC5C089E4BC229E991ACB8C4",
      INIT_03 => X"FC17967540C7BF777D3F791CA7114FC11C66FFD1C646CA3559D1DADE10543777",
      INIT_04 => X"FD19DFF6B095B3F454EA16A2B9BB23A9E3E0A8DE770AF09855746F2CEEB5D0BC",
      INIT_05 => X"EC0B55DADFC75A34E6E89CC8F6C4B607CB06F44E99410080FB912783F37BCF67",
      INIT_06 => X"859B5D6DAD46B5210514FCB7FD4FBC317EE9CA89A8DBB03F139C1A169F4D9F4C",
      INIT_07 => X"8E65DD8C7EAB6BB578CEA98AAC9CF863AE71DB030853217FE0E10E24C1188884",
      INIT_08 => X"78E83FDCF21F2081DFADF8FD258F529D086454765732884B95558274239B7200",
      INIT_09 => X"61B361EAE664EDC150255877361782CF44B1034904ECFBDF4BBA5393A3657B7C",
      INIT_0A => X"31850D7DD96F058000BF67B20CFA35F94A3C0A3864181ACCA6392126ABF514B4",
      INIT_0B => X"304B12D4918CAB6810F6892258201D57DD45475EEA16AC0C4D6B500A21E70399",
      INIT_0C => X"C9ACF022262FA7CB36BA3A2F019AE43FB1EF59E487C183894139C08B6AE90444",
      INIT_0D => X"48546F17D73EB562F8A4340FA468DD1A7C2230C55D361B93A9B695AB84C27A89",
      INIT_0E => X"C4A21AC10F01F0F21664FA5B28D98BF01543D04D27B12E57FD6A9CDB2612943C",
      INIT_0F => X"46397B2AB0032B6CFBFD553756339C8459E4E0CE485169407AE3C9F30EAC3D6B",
      INIT_10 => X"C354F20D371D86C097AFB832201CA77C64CDAAC9AB030594D5FD50D685C7BA00",
      INIT_11 => X"6CEEDA25649603A9D24FD9B330BDEB107527D8A5069CEA0E10FFF13FE65E3C95",
      INIT_12 => X"863E7C556B4A576DE5CAA33BD0DE84E623985CF1CC5C089E4BC229E991ACB8C4",
      INIT_13 => X"FC17967540C7BF777D3F791CA7114FC11C66FFD1C646CA3559D1DADE10543777",
      INIT_14 => X"FD19DFF6B095B3F454EA16A2B9BB23A9E3E0A8DE770AF09855746F2CEEB5D0BC",
      INIT_15 => X"EC0B55DADFC75A34E6E89CC8F6C4B607CB06F44E99410080FB912783F37BCF67",
      INIT_16 => X"859B5D6DAD46B5210514FCB7FD4FBC317EE9CA89A8DBB03F139C1A169F4D9F4C",
      INIT_17 => X"8E65DD8C7EAB6BB578CEA98AAC9CF863AE71DB030853217FE0E10E24C1188884",
      INIT_18 => X"78E83FDCF21F2081DFADF8FD258F529D086454765732884B95558274239B7200",
      INIT_19 => X"61B361EAE664EDC150255877361782CF44B1034904ECFBDF4BBA5393A3657B7C",
      INIT_1A => X"31850D7DD96F058000BF67B20CFA35F94A3C0A3864181ACCA6392126ABF514B4",
      INIT_1B => X"304B12D4918CAB6810F6892258201D57DD45475EEA16AC0C4D6B500A21E70399",
      INIT_1C => X"C9ACF022262FA7CB36BA3A2F019AE43FB1EF59E487C183894139C08B6AE90444",
      INIT_1D => X"48546F17D73EB562F8A4340FA468DD1A7C2230C55D361B93A9B695AB84C27A89",
      INIT_1E => X"C4A21AC10F01F0F21664FA5B28D98BF01543D04D27B12E57FD6A9CDB2612943C",
      INIT_1F => X"46397B2AB0032B6CFBFD553756339C8459E4E0CE485169407AE3C9F30EAC3D6B",
      INIT_20 => X"C354F20D371D86C097AFB832201CA77C64CDAAC9AB030594D5FD50D685C7BA00",
      INIT_21 => X"6CEEDA25649603A9D24FD9B330BDEB107527D8A5069CEA0E10FFF13FE65E3C95",
      INIT_22 => X"863E7C556B4A576DE5CAA33BD0DE84E623985CF1CC5C089E4BC229E991ACB8C4",
      INIT_23 => X"FC17967540C7BF777D3F791CA7114FC11C66FFD1C646CA3559D1DADE10543777",
      INIT_24 => X"FD19DFF6B095B3F454EA16A2B9BB23A9E3E0A8DE770AF09855746F2CEEB5D0BC",
      INIT_25 => X"EC0B55DADFC75A34E6E89CC8F6C4B607CB06F44E99410080FB912783F37BCF67",
      INIT_26 => X"859B5D6DAD46B5210514FCB7FD4FBC317EE9CA89A8DBB03F139C1A169F4D9F4C",
      INIT_27 => X"8E65DD8C7EAB6BB578CEA98AAC9CF863AE71DB030853217FE0E10E24C1188884",
      INIT_28 => X"78E83FDCF21F2081DFADF8FD258F529D086454765732884B95558274239B7200",
      INIT_29 => X"61B361EAE664EDC150255877361782CF44B1034904ECFBDF4BBA5393A3657B7C",
      INIT_2A => X"31850D7DD96F058000BF67B20CFA35F94A3C0A3864181ACCA6392126ABF514B4",
      INIT_2B => X"304B12D4918CAB6810F6892258201D57DD45475EEA16AC0C4D6B500A21E70399",
      INIT_2C => X"C9ACF022262FA7CB36BA3A2F019AE43FB1EF59E487C183894139C08B6AE90444",
      INIT_2D => X"48546F17D73EB562F8A4340FA468DD1A7C2230C55D361B93A9B695AB84C27A89",
      INIT_2E => X"C4A21AC10F01F0F21664FA5B28D98BF01543D04D27B12E57FD6A9CDB2612943C",
      INIT_2F => X"46397B2AB0032B6CFBFD553756339C8459E4E0CE485169407AE3C9F30EAC3D6B",
      INIT_30 => X"C354F20D371D86C097AFB832201CA77C64CDAAC9AB030594D5FD50D685C7BA00",
      INIT_31 => X"6CEEDA25649603A9D24FD9B330BDEB107527D8A5069CEA0E10FFF13FE65E3C95",
      INIT_32 => X"863E7C556B4A576DE5CAA33BD0DE84E623985CF1CC5C089E4BC229E991ACB8C4",
      INIT_33 => X"FC17967540C7BF777D3F791CA7114FC11C66FFD1C646CA3559D1DADE10543777",
      INIT_34 => X"FD19DFF6B095B3F454EA16A2B9BB23A9E3E0A8DE770AF09855746F2CEEB5D0BC",
      INIT_35 => X"EC0B55DADFC75A34E6E89CC8F6C4B607CB06F44E99410080FB912783F37BCF67",
      INIT_36 => X"859B5D6DAD46B5210514FCB7FD4FBC317EE9CA89A8DBB03F139C1A169F4D9F4C",
      INIT_37 => X"8E65DD8C7EAB6BB578CEA98AAC9CF863AE71DB030853217FE0E10E24C1188884",
      INIT_38 => X"78E83FDCF21F2081DFADF8FD258F529D086454765732884B95558274239B7200",
      INIT_39 => X"61B361EAE664EDC150255877361782CF44B1034904ECFBDF4BBA5393A3657B7C",
      INIT_3A => X"31850D7DD96F058000BF67B20CFA35F94A3C0A3864181ACCA6392126ABF514B4",
      INIT_3B => X"304B12D4918CAB6810F6892258201D57DD45475EEA16AC0C4D6B500A21E70399",
      INIT_3C => X"C9ACF022262FA7CB36BA3A2F019AE43FB1EF59E487C183894139C08B6AE90444",
      INIT_3D => X"48546F17D73EB562F8A4340FA468DD1A7C2230C55D361B93A9B695AB84C27A89",
      INIT_3E => X"C4A21AC10F01F0F21664FA5B28D98BF01543D04D27B12E57FD6A9CDB2612943C",
      INIT_3F => X"46397B2AB0032B6CFBFD553756339C8459E4E0CE485169407AE3C9F30EAC3D6B",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => addra(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 3) => addrb(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1) => '0',
      DIPADIP(0) => dina(8),
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 0),
      DOBDO(15 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 8),
      DOBDO(7 downto 0) => doutb(7 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1),
      DOPBDOP(0) => doutb(8),
      ENARDEN => wea(0),
      ENBWREN => enb,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \FIFO_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 14 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \FIFO_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \FIFO_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \FIFO_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_52\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_74\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"001003D616736598011A00391A1E654D02627B0F1ABB6D457C0F7CB811540000",
      INIT_01 => X"7D937FB81A0B69CB7C927F751ABB67247FFF7EBD1A8964F901490186176B65BD",
      INIT_02 => X"7AB51800742576D07F690B8108A4699D04FF001517886479033E7DA51B0967A9",
      INIT_03 => X"7F81196B651A00CA02FE166465FB0017030F17AA651402127DAF1B5D672900F8",
      INIT_04 => X"7DFB1A2C654500CB7E7D1A9E692A7C537FFF1A1E69117DD87EDF1B0965D8010B",
      INIT_05 => X"196C650602837B9A1B466B157DCD7BE1137F7C7A70F5024705E71033661F0542",
      INIT_06 => X"1A8A67BB7F6B7EA51AD06516015B00E317FA658E003603CE163A65C800BA012F",
      INIT_07 => X"05426B7C0477016C15E16491040D7D7F1B0966F07E5E7F711A2469D27C477FB0",
      INIT_08 => X"65EE000103841714654501B57EB01AFC663101BD7AAA1954712D79097E430DDD",
      INIT_09 => X"68A37CAF7FF61A0869757D437F161AF5665100B47F1C19ED64FD0106027416B8",
      INIT_0A => X"7F477B3D157A79077350012B080E0D5E674B05577E9C195C64CC01D17E1A1AD4",
      INIT_0B => X"015200481890655C006B0398162C65EA0068020B18B264F102727C541B83693F",
      INIT_0C => X"04B17D851ADC66387F497F161A4E69AE7C277FDE1A59684E7ECB7EAA1AFB654F",
      INIT_0D => X"7FB71A706588023B7ADE1A586E7E7B1A7D34103201C36D9003B8030913DD64F5",
      INIT_0E => X"7F551AD166DB00427ED51A5B64F5013701D7172A65D1000503C716A0657D014E",
      INIT_0F => X"0A560A4668C5052C7F85183A648602CA7DC61AFD68017D3C7FD31A0569B77CC5",
      INIT_10 => X"164865FA002C02C317FE650202397D351B7967C5007A7AD3173A75B975A90000",
      INIT_11 => X"1A82695F7C387FFA1A2E68D57E287EC81B0A65A4012A7FBD1924652E00AA033A",
      INIT_12 => X"6C227CF67C47126F7E3C6FCD02CB04E5118165A705217DC41A77658F00487EB1",
      INIT_13 => X"65040155013417B165A6002103D8165165B100E900B619C76523027A7B4E1B0A",
      INIT_14 => X"647C03AB7D8D1B0E674D7DF47F971A1569D37C677F941AA3676F7FB77EAD1AB0",
      INIT_15 => X"01E57E2E1B3366A301637AA818B472A177F17ED40CAF06F86A8504C200B816C0",
      INIT_16 => X"7D8B7EF91B02661200E37F4B19AE650A00E902BC168A65F700090350175C652B",
      INIT_17 => X"01BC06F60ED266AB05557E4219CE6503014F7E4A1ABA68EB7C7B7FFE1A116947",
      INIT_18 => X"03B8162D65DB008E01A1190F64F602807BF21B6E6A1E7E937B8814837ABD7222",
      INIT_19 => X"7F451A3769C57C317FC91A7168057F1C7EA41AE9652F015A009418446575004F",
      INIT_1A => X"19E06FCC7A187DB80F0A03856C80041E023214EA64B904657D7C1AF966937ED0",
      INIT_1B => X"1A2764F60120022716EE65E1000003AC16D5656101827F341ABA65D302047ABD",
      INIT_1C => X"18D664A202507DED1AEB68557CF07FE81A04699B7D017F351AE56694007E7EF4",
      INIT_1D => X"64F6025A7CC11B8668777FEA7B001662775B747E0096092F0BDA67FF054A7F07",
      INIT_1E => X"68947E797EB61B0665760142000018DB6544008A036D163465F40047026C1856",
      INIT_1F => X"6EAB034703F012BA654404F07D9D1AB265E17FC67EE51A67698C7C297FEF1A42",
      INIT_20 => X"001003D616736598011A00391A1E654D02627B0F1ABB6D457C0F7CB811540000",
      INIT_21 => X"7D937FB81A0B69CB7C927F751ABB67247FFF7EBD1A8964F901490186176B65BD",
      INIT_22 => X"7AB51800742576D07F690B8108A4699D04FF001517886479033E7DA51B0967A9",
      INIT_23 => X"7F81196B651A00CA02FE166465FB0017030F17AA651402127DAF1B5D672900F8",
      INIT_24 => X"7DFB1A2C654500CB7E7D1A9E692A7C537FFF1A1E69117DD87EDF1B0965D8010B",
      INIT_25 => X"196C650602837B9A1B466B157DCD7BE1137F7C7A70F5024705E71033661F0542",
      INIT_26 => X"1A8A67BB7F6B7EA51AD06516015B00E317FA658E003603CE163A65C800BA012F",
      INIT_27 => X"05426B7C0477016C15E16491040D7D7F1B0966F07E5E7F711A2469D27C477FB0",
      INIT_28 => X"65EE000103841714654501B57EB01AFC663101BD7AAA1954712D79097E430DDD",
      INIT_29 => X"68A37CAF7FF61A0869757D437F161AF5665100B47F1C19ED64FD0106027416B8",
      INIT_2A => X"7F477B3D157A79077350012B080E0D5E674B05577E9C195C64CC01D17E1A1AD4",
      INIT_2B => X"015200481890655C006B0398162C65EA0068020B18B264F102727C541B83693F",
      INIT_2C => X"04B17D851ADC66387F497F161A4E69AE7C277FDE1A59684E7ECB7EAA1AFB654F",
      INIT_2D => X"7FB71A706588023B7ADE1A586E7E7B1A7D34103201C36D9003B8030913DD64F5",
      INIT_2E => X"7F551AD166DB00427ED51A5B64F5013701D7172A65D1000503C716A0657D014E",
      INIT_2F => X"0A560A4668C5052C7F85183A648602CA7DC61AFD68017D3C7FD31A0569B77CC5",
      INIT_30 => X"164865FA002C02C317FE650202397D351B7967C5007A7AD3173A75B975A90000",
      INIT_31 => X"1A82695F7C387FFA1A2E68D57E287EC81B0A65A4012A7FBD1924652E00AA033A",
      INIT_32 => X"6C227CF67C47126F7E3C6FCD02CB04E5118165A705217DC41A77658F00487EB1",
      INIT_33 => X"65040155013417B165A6002103D8165165B100E900B619C76523027A7B4E1B0A",
      INIT_34 => X"647C03AB7D8D1B0E674D7DF47F971A1569D37C677F941AA3676F7FB77EAD1AB0",
      INIT_35 => X"01E57E2E1B3366A301637AA818B472A177F17ED40CAF06F86A8504C200B816C0",
      INIT_36 => X"7D8B7EF91B02661200E37F4B19AE650A00E902BC168A65F700090350175C652B",
      INIT_37 => X"01BC06F60ED266AB05557E4219CE6503014F7E4A1ABA68EB7C7B7FFE1A116947",
      INIT_38 => X"03B8162D65DB008E01A1190F64F602807BF21B6E6A1E7E937B8814837ABD7222",
      INIT_39 => X"7F451A3769C57C317FC91A7168057F1C7EA41AE9652F015A009418446575004F",
      INIT_3A => X"19E06FCC7A187DB80F0A03856C80041E023214EA64B904657D7C1AF966937ED0",
      INIT_3B => X"1A2764F60120022716EE65E1000003AC16D5656101827F341ABA65D302047ABD",
      INIT_3C => X"18D664A202507DED1AEB68557CF07FE81A04699B7D017F351AE56694007E7EF4",
      INIT_3D => X"64F6025A7CC11B8668777FEA7B001662775B747E0096092F0BDA67FF054A7F07",
      INIT_3E => X"68947E797EB61B0665760142000018DB6544008A036D163465F40047026C1856",
      INIT_3F => X"6EAB034703F012BA654404F07D9D1AB265E17FC67EE51A67698C7C297FEF1A42",
      INIT_40 => X"001003D616736598011A00391A1E654D02627B0F1ABB6D457C0F7CB811540000",
      INIT_41 => X"7D937FB81A0B69CB7C927F751ABB67247FFF7EBD1A8964F901490186176B65BD",
      INIT_42 => X"7AB51800742576D07F690B8108A4699D04FF001517886479033E7DA51B0967A9",
      INIT_43 => X"7F81196B651A00CA02FE166465FB0017030F17AA651402127DAF1B5D672900F8",
      INIT_44 => X"7DFB1A2C654500CB7E7D1A9E692A7C537FFF1A1E69117DD87EDF1B0965D8010B",
      INIT_45 => X"196C650602837B9A1B466B157DCD7BE1137F7C7A70F5024705E71033661F0542",
      INIT_46 => X"1A8A67BB7F6B7EA51AD06516015B00E317FA658E003603CE163A65C800BA012F",
      INIT_47 => X"05426B7C0477016C15E16491040D7D7F1B0966F07E5E7F711A2469D27C477FB0",
      INIT_48 => X"65EE000103841714654501B57EB01AFC663101BD7AAA1954712D79097E430DDD",
      INIT_49 => X"68A37CAF7FF61A0869757D437F161AF5665100B47F1C19ED64FD0106027416B8",
      INIT_4A => X"7F477B3D157A79077350012B080E0D5E674B05577E9C195C64CC01D17E1A1AD4",
      INIT_4B => X"015200481890655C006B0398162C65EA0068020B18B264F102727C541B83693F",
      INIT_4C => X"04B17D851ADC66387F497F161A4E69AE7C277FDE1A59684E7ECB7EAA1AFB654F",
      INIT_4D => X"7FB71A706588023B7ADE1A586E7E7B1A7D34103201C36D9003B8030913DD64F5",
      INIT_4E => X"7F551AD166DB00427ED51A5B64F5013701D7172A65D1000503C716A0657D014E",
      INIT_4F => X"0A560A4668C5052C7F85183A648602CA7DC61AFD68017D3C7FD31A0569B77CC5",
      INIT_50 => X"164865FA002C02C317FE650202397D351B7967C5007A7AD3173A75B975A90000",
      INIT_51 => X"1A82695F7C387FFA1A2E68D57E287EC81B0A65A4012A7FBD1924652E00AA033A",
      INIT_52 => X"6C227CF67C47126F7E3C6FCD02CB04E5118165A705217DC41A77658F00487EB1",
      INIT_53 => X"65040155013417B165A6002103D8165165B100E900B619C76523027A7B4E1B0A",
      INIT_54 => X"647C03AB7D8D1B0E674D7DF47F971A1569D37C677F941AA3676F7FB77EAD1AB0",
      INIT_55 => X"01E57E2E1B3366A301637AA818B472A177F17ED40CAF06F86A8504C200B816C0",
      INIT_56 => X"7D8B7EF91B02661200E37F4B19AE650A00E902BC168A65F700090350175C652B",
      INIT_57 => X"01BC06F60ED266AB05557E4219CE6503014F7E4A1ABA68EB7C7B7FFE1A116947",
      INIT_58 => X"03B8162D65DB008E01A1190F64F602807BF21B6E6A1E7E937B8814837ABD7222",
      INIT_59 => X"7F451A3769C57C317FC91A7168057F1C7EA41AE9652F015A009418446575004F",
      INIT_5A => X"19E06FCC7A187DB80F0A03856C80041E023214EA64B904657D7C1AF966937ED0",
      INIT_5B => X"1A2764F60120022716EE65E1000003AC16D5656101827F341ABA65D302047ABD",
      INIT_5C => X"18D664A202507DED1AEB68557CF07FE81A04699B7D017F351AE56694007E7EF4",
      INIT_5D => X"64F6025A7CC11B8668777FEA7B001662775B747E0096092F0BDA67FF054A7F07",
      INIT_5E => X"68947E797EB61B0665760142000018DB6544008A036D163465F40047026C1856",
      INIT_5F => X"6EAB034703F012BA654404F07D9D1AB265E17FC67EE51A67698C7C297FEF1A42",
      INIT_60 => X"001003D616736598011A00391A1E654D02627B0F1ABB6D457C0F7CB811540000",
      INIT_61 => X"7D937FB81A0B69CB7C927F751ABB67247FFF7EBD1A8964F901490186176B65BD",
      INIT_62 => X"7AB51800742576D07F690B8108A4699D04FF001517886479033E7DA51B0967A9",
      INIT_63 => X"7F81196B651A00CA02FE166465FB0017030F17AA651402127DAF1B5D672900F8",
      INIT_64 => X"7DFB1A2C654500CB7E7D1A9E692A7C537FFF1A1E69117DD87EDF1B0965D8010B",
      INIT_65 => X"196C650602837B9A1B466B157DCD7BE1137F7C7A70F5024705E71033661F0542",
      INIT_66 => X"1A8A67BB7F6B7EA51AD06516015B00E317FA658E003603CE163A65C800BA012F",
      INIT_67 => X"05426B7C0477016C15E16491040D7D7F1B0966F07E5E7F711A2469D27C477FB0",
      INIT_68 => X"65EE000103841714654501B57EB01AFC663101BD7AAA1954712D79097E430DDD",
      INIT_69 => X"68A37CAF7FF61A0869757D437F161AF5665100B47F1C19ED64FD0106027416B8",
      INIT_6A => X"7F477B3D157A79077350012B080E0D5E674B05577E9C195C64CC01D17E1A1AD4",
      INIT_6B => X"015200481890655C006B0398162C65EA0068020B18B264F102727C541B83693F",
      INIT_6C => X"04B17D851ADC66387F497F161A4E69AE7C277FDE1A59684E7ECB7EAA1AFB654F",
      INIT_6D => X"7FB71A706588023B7ADE1A586E7E7B1A7D34103201C36D9003B8030913DD64F5",
      INIT_6E => X"7F551AD166DB00427ED51A5B64F5013701D7172A65D1000503C716A0657D014E",
      INIT_6F => X"0A560A4668C5052C7F85183A648602CA7DC61AFD68017D3C7FD31A0569B77CC5",
      INIT_70 => X"164865FA002C02C317FE650202397D351B7967C5007A7AD3173A75B975A90000",
      INIT_71 => X"1A82695F7C387FFA1A2E68D57E287EC81B0A65A4012A7FBD1924652E00AA033A",
      INIT_72 => X"6C227CF67C47126F7E3C6FCD02CB04E5118165A705217DC41A77658F00487EB1",
      INIT_73 => X"65040155013417B165A6002103D8165165B100E900B619C76523027A7B4E1B0A",
      INIT_74 => X"647C03AB7D8D1B0E674D7DF47F971A1569D37C677F941AA3676F7FB77EAD1AB0",
      INIT_75 => X"01E57E2E1B3366A301637AA818B472A177F17ED40CAF06F86A8504C200B816C0",
      INIT_76 => X"7D8B7EF91B02661200E37F4B19AE650A00E902BC168A65F700090350175C652B",
      INIT_77 => X"01BC06F60ED266AB05557E4219CE6503014F7E4A1ABA68EB7C7B7FFE1A116947",
      INIT_78 => X"03B8162D65DB008E01A1190F64F602807BF21B6E6A1E7E937B8814837ABD7222",
      INIT_79 => X"7F451A3769C57C317FC91A7168057F1C7EA41AE9652F015A009418446575004F",
      INIT_7A => X"19E06FCC7A187DB80F0A03856C80041E023214EA64B904657D7C1AF966937ED0",
      INIT_7B => X"1A2764F60120022716EE65E1000003AC16D5656101827F341ABA65D302047ABD",
      INIT_7C => X"18D664A202507DED1AEB68557CF07FE81A04699B7D017F351AE56694007E7EF4",
      INIT_7D => X"64F6025A7CC11B8668777FEA7B001662775B747E0096092F0BDA67FF054A7F07",
      INIT_7E => X"68947E797EB61B0665760142000018DB6544008A036D163465F40047026C1856",
      INIT_7F => X"6EAB034703F012BA654404F07D9D1AB265E17FC67EE51A67698C7C297FEF1A42",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => addra(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 4) => addrb(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 15) => B"00000000000000000",
      DIADI(14 downto 0) => dina(14 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 16) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 16),
      DOBDO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_52\,
      DOBDO(14 downto 0) => doutb(14 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 2),
      DOPBDOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_74\,
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => wea(0),
      ENBWREN => enb,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity FIFO_blk_mem_gen_prim_width is
  port (
    doutb : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of FIFO_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end FIFO_blk_mem_gen_prim_width;

architecture STRUCTURE of FIFO_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.FIFO_blk_mem_gen_prim_wrapper_init
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      addrb(10 downto 0) => addrb(10 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb(8 downto 0) => doutb(8 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \FIFO_blk_mem_gen_prim_width__parameterized0\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 14 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \FIFO_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \FIFO_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \FIFO_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\FIFO_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      addrb(10 downto 0) => addrb(10 downto 0),
      clka => clka,
      clkb => clkb,
      dina(14 downto 0) => dina(14 downto 0),
      doutb(14 downto 0) => doutb(14 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity FIFO_blk_mem_gen_generic_cstr is
  port (
    doutb : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of FIFO_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end FIFO_blk_mem_gen_generic_cstr;

architecture STRUCTURE of FIFO_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.FIFO_blk_mem_gen_prim_width
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      addrb(10 downto 0) => addrb(10 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      doutb(8 downto 0) => doutb(8 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[1].ram.r\: entity work.\FIFO_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      addrb(10 downto 0) => addrb(10 downto 0),
      clka => clka,
      clkb => clkb,
      dina(14 downto 0) => dina(23 downto 9),
      doutb(14 downto 0) => doutb(23 downto 9),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity FIFO_blk_mem_gen_top is
  port (
    doutb : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of FIFO_blk_mem_gen_top : entity is "blk_mem_gen_top";
end FIFO_blk_mem_gen_top;

architecture STRUCTURE of FIFO_blk_mem_gen_top is
begin
\valid.cstr\: entity work.FIFO_blk_mem_gen_generic_cstr
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      addrb(10 downto 0) => addrb(10 downto 0),
      clka => clka,
      clkb => clkb,
      dina(23 downto 0) => dina(23 downto 0),
      doutb(23 downto 0) => doutb(23 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity FIFO_blk_mem_gen_v8_4_4_synth is
  port (
    doutb : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of FIFO_blk_mem_gen_v8_4_4_synth : entity is "blk_mem_gen_v8_4_4_synth";
end FIFO_blk_mem_gen_v8_4_4_synth;

architecture STRUCTURE of FIFO_blk_mem_gen_v8_4_4_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.FIFO_blk_mem_gen_top
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      addrb(10 downto 0) => addrb(10 downto 0),
      clka => clka,
      clkb => clkb,
      dina(23 downto 0) => dina(23 downto 0),
      doutb(23 downto 0) => doutb(23 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity FIFO_blk_mem_gen_v8_4_4 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 23 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 23 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 23 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 10 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of FIFO_blk_mem_gen_v8_4_4 : entity is 11;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of FIFO_blk_mem_gen_v8_4_4 : entity is 11;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of FIFO_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of FIFO_blk_mem_gen_v8_4_4 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of FIFO_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of FIFO_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of FIFO_blk_mem_gen_v8_4_4 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of FIFO_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of FIFO_blk_mem_gen_v8_4_4 : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of FIFO_blk_mem_gen_v8_4_4 : entity is "1";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of FIFO_blk_mem_gen_v8_4_4 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of FIFO_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of FIFO_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of FIFO_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of FIFO_blk_mem_gen_v8_4_4 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of FIFO_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of FIFO_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of FIFO_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of FIFO_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of FIFO_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of FIFO_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of FIFO_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of FIFO_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of FIFO_blk_mem_gen_v8_4_4 : entity is "Estimated Power for IP     :     7.213 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of FIFO_blk_mem_gen_v8_4_4 : entity is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of FIFO_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of FIFO_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of FIFO_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of FIFO_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of FIFO_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of FIFO_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of FIFO_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of FIFO_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of FIFO_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of FIFO_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of FIFO_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of FIFO_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of FIFO_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of FIFO_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of FIFO_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of FIFO_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of FIFO_blk_mem_gen_v8_4_4 : entity is "FIFO.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of FIFO_blk_mem_gen_v8_4_4 : entity is "FIFO.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of FIFO_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of FIFO_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of FIFO_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of FIFO_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of FIFO_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of FIFO_blk_mem_gen_v8_4_4 : entity is 2048;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of FIFO_blk_mem_gen_v8_4_4 : entity is 2048;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of FIFO_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of FIFO_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of FIFO_blk_mem_gen_v8_4_4 : entity is 24;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of FIFO_blk_mem_gen_v8_4_4 : entity is 24;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of FIFO_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of FIFO_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of FIFO_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of FIFO_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of FIFO_blk_mem_gen_v8_4_4 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of FIFO_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of FIFO_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of FIFO_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of FIFO_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of FIFO_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of FIFO_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of FIFO_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of FIFO_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of FIFO_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of FIFO_blk_mem_gen_v8_4_4 : entity is 2048;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of FIFO_blk_mem_gen_v8_4_4 : entity is 2048;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of FIFO_blk_mem_gen_v8_4_4 : entity is "NO_CHANGE";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of FIFO_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of FIFO_blk_mem_gen_v8_4_4 : entity is 24;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of FIFO_blk_mem_gen_v8_4_4 : entity is 24;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of FIFO_blk_mem_gen_v8_4_4 : entity is "zynq";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of FIFO_blk_mem_gen_v8_4_4 : entity is "blk_mem_gen_v8_4_4";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of FIFO_blk_mem_gen_v8_4_4 : entity is "yes";
end FIFO_blk_mem_gen_v8_4_4;

architecture STRUCTURE of FIFO_blk_mem_gen_v8_4_4 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.FIFO_blk_mem_gen_v8_4_4_synth
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      addrb(10 downto 0) => addrb(10 downto 0),
      clka => clka,
      clkb => clkb,
      dina(23 downto 0) => dina(23 downto 0),
      doutb(23 downto 0) => doutb(23 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity FIFO is
  port (
    clka : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 23 downto 0 );
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of FIFO : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of FIFO : entity is "FIFO,blk_mem_gen_v8_4_4,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of FIFO : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of FIFO : entity is "blk_mem_gen_v8_4_4,Vivado 2019.2";
end FIFO;

architecture STRUCTURE of FIFO is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_douta_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 11;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 11;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "1";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     7.213 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 1;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "FIFO.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "FIFO.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 1;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 2048;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 2048;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 24;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 24;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 2048;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 2048;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "NO_CHANGE";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 24;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 24;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of clkb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB CLK";
  attribute x_interface_parameter of clkb : signal is "XIL_INTERFACENAME BRAM_PORTB, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of enb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB EN";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of addrb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB ADDR";
  attribute x_interface_info of dina : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute x_interface_info of doutb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB DOUT";
  attribute x_interface_info of wea : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
begin
U0: entity work.FIFO_blk_mem_gen_v8_4_4
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      addrb(10 downto 0) => addrb(10 downto 0),
      clka => clka,
      clkb => clkb,
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(23 downto 0) => dina(23 downto 0),
      dinb(23 downto 0) => B"000000000000000000000000",
      douta(23 downto 0) => NLW_U0_douta_UNCONNECTED(23 downto 0),
      doutb(23 downto 0) => doutb(23 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => enb,
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(10 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(10 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(10 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(10 downto 0),
      s_axi_rdata(23 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(23 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(23 downto 0) => B"000000000000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
