[N
21
14
6 dffg_n
5
10 ADDR_WIDTH
19
18 tb_second_datapath
10
8 mux2t1_n
1
57 /home/dkearns/cpre381/Lab2/Lab2/MySecondMIPSDatapath/work
15
11 decoder5_32
18
9 datapath2
8
1 N
11
9 add_sub_n
16
5 mixed
20
8 behavior
3
3 rtl
13
8 dataflow
4
10 DATA_WIDTH
12
7 mux32t1
17
3 reg
7
10 structural
2
3 mem
21
9 gCLK_HPER
9
10 onescomp_n
6
12 full_adder_n
]
[G
1
9
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
6
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
2
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
14
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
10
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
18
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
11
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
12
13
1
8
1
0
32
0
0 0
0
0
]
[G
1
19
20
1
21
0
0
0
0
8 8
-128
-16
-6
2
0
0
0
0
0
0
]
[G
1
15
16
1
8
1
0
32
0
0 0
0
0
]
[G
1
2
3
1
5
1
0
10
0
0 0
0
0
]
[G
1
17
7
1
8
1
0
32
0
0 0
0
0
]
