#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-V' '-sverilog' '+vc' '-Mupdate' '-line' '-full64' '+vcs+vcdpluson' '-debug_pp' 'sys_defs.svh' 'ISA.svh' 'testbench/mem.sv' 'testbench/testbench.sv' 'testbench/pipe_print.c' 'verilog/arbiter_rr.sv' 'verilog/branch_pred.sv' 'verilog/dcache_ctrl.sv' 'verilog/dcache.sv' 'verilog/dmem.sv' 'verilog/ex_stage.sv' 'verilog/FreeList.sv' 'verilog/id_stage.sv' 'verilog/if_stage.sv' 'verilog/lq.sv' 'verilog/lsq.sv' 'verilog/mem_arbiter.sv' 'verilog/mult.sv' 'verilog/PRF.sv' 'verilog/processor.sv' 'verilog/RAT_RRAT.sv' 'verilog/rob.sv' 'verilog/rs.sv' 'verilog/sq.sv' 'verilog/Validlist.sv' 'module_provided/freelist_psl_gen.v' 'module_provided/rs_psl_gen.v' 'module_provided/wand_sel.v' 'verilog/cache/cachemem.sv' 'verilog/icache.sv' '-o' 'simv' 2>&1
