<stg><name>filter_kernel</name>


<trans_list>

<trans id="298" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="17" to="55">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="54" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="31" op_0_bw="32">
<![CDATA[
entry:0 %phi_urem = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_urem"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="31" op_0_bw="32">
<![CDATA[
entry:1 %row = alloca i32 1

]]></Node>
<StgValue><ssdm name="row"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:5 %kernel_addr = getelementptr i32 %kernel, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="kernel_addr"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="64">
<![CDATA[
entry:39 %line_buffer = alloca i64 1

]]></Node>
<StgValue><ssdm name="line_buffer"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="64">
<![CDATA[
entry:40 %line_buffer_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="line_buffer_1"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="64">
<![CDATA[
entry:41 %line_buffer_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="line_buffer_2"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="64">
<![CDATA[
entry:42 %line_buffer_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="line_buffer_3"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="64">
<![CDATA[
entry:43 %line_buffer_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="line_buffer_4"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="64">
<![CDATA[
entry:44 %line_buffer_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="line_buffer_5"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="64">
<![CDATA[
entry:45 %line_buffer_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="line_buffer_6"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="64">
<![CDATA[
entry:46 %line_buffer_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="line_buffer_7"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="64">
<![CDATA[
entry:47 %line_buffer_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="line_buffer_8"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
entry:50 %call_ln0 = call void @filter_kernel_Pipeline_VITIS_LOOP_119_2, i8 %line_buffer_2, i8 %line_buffer_1, i8 %line_buffer

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
entry:51 %call_ln0 = call void @filter_kernel_Pipeline_VITIS_LOOP_119_21, i8 %line_buffer_5, i8 %line_buffer_4, i8 %line_buffer_3

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
entry:52 %call_ln0 = call void @filter_kernel_Pipeline_VITIS_LOOP_119_22, i8 %line_buffer_8, i8 %line_buffer_7, i8 %line_buffer_6

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="4">
<![CDATA[
entry:58 %kernel_load = load i4 %kernel_addr

]]></Node>
<StgValue><ssdm name="kernel_load"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:76 %store_ln138 = store i31 0, i31 %row

]]></Node>
<StgValue><ssdm name="store_ln138"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:77 %store_ln0 = store i31 0, i31 %phi_urem

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:6 %kernel_addr_1 = getelementptr i32 %kernel, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="kernel_addr_1"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
entry:50 %call_ln0 = call void @filter_kernel_Pipeline_VITIS_LOOP_119_2, i8 %line_buffer_2, i8 %line_buffer_1, i8 %line_buffer

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
entry:51 %call_ln0 = call void @filter_kernel_Pipeline_VITIS_LOOP_119_21, i8 %line_buffer_5, i8 %line_buffer_4, i8 %line_buffer_3

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
entry:52 %call_ln0 = call void @filter_kernel_Pipeline_VITIS_LOOP_119_22, i8 %line_buffer_8, i8 %line_buffer_7, i8 %line_buffer_6

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="4">
<![CDATA[
entry:58 %kernel_load = load i4 %kernel_addr

]]></Node>
<StgValue><ssdm name="kernel_load"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="4">
<![CDATA[
entry:60 %kernel_load_1 = load i4 %kernel_addr_1

]]></Node>
<StgValue><ssdm name="kernel_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:7 %kernel_addr_2 = getelementptr i32 %kernel, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="kernel_addr_2"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="4">
<![CDATA[
entry:60 %kernel_load_1 = load i4 %kernel_addr_1

]]></Node>
<StgValue><ssdm name="kernel_load_1"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="4">
<![CDATA[
entry:62 %kernel_load_2 = load i4 %kernel_addr_2

]]></Node>
<StgValue><ssdm name="kernel_load_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:8 %kernel_addr_3 = getelementptr i32 %kernel, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="kernel_addr_3"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="4">
<![CDATA[
entry:62 %kernel_load_2 = load i4 %kernel_addr_2

]]></Node>
<StgValue><ssdm name="kernel_load_2"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="4">
<![CDATA[
entry:64 %kernel_load_3 = load i4 %kernel_addr_3

]]></Node>
<StgValue><ssdm name="kernel_load_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:9 %kernel_addr_4 = getelementptr i32 %kernel, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="kernel_addr_4"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="4">
<![CDATA[
entry:64 %kernel_load_3 = load i4 %kernel_addr_3

]]></Node>
<StgValue><ssdm name="kernel_load_3"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="4">
<![CDATA[
entry:66 %kernel_load_4 = load i4 %kernel_addr_4

]]></Node>
<StgValue><ssdm name="kernel_load_4"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:10 %kernel_addr_5 = getelementptr i32 %kernel, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="kernel_addr_5"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="4">
<![CDATA[
entry:66 %kernel_load_4 = load i4 %kernel_addr_4

]]></Node>
<StgValue><ssdm name="kernel_load_4"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="4">
<![CDATA[
entry:68 %kernel_load_5 = load i4 %kernel_addr_5

]]></Node>
<StgValue><ssdm name="kernel_load_5"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="92" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:11 %kernel_addr_6 = getelementptr i32 %kernel, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="kernel_addr_6"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="4">
<![CDATA[
entry:68 %kernel_load_5 = load i4 %kernel_addr_5

]]></Node>
<StgValue><ssdm name="kernel_load_5"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="4">
<![CDATA[
entry:70 %kernel_load_6 = load i4 %kernel_addr_6

]]></Node>
<StgValue><ssdm name="kernel_load_6"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="95" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:12 %kernel_addr_7 = getelementptr i32 %kernel, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="kernel_addr_7"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="4">
<![CDATA[
entry:70 %kernel_load_6 = load i4 %kernel_addr_6

]]></Node>
<StgValue><ssdm name="kernel_load_6"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="4">
<![CDATA[
entry:72 %kernel_load_7 = load i4 %kernel_addr_7

]]></Node>
<StgValue><ssdm name="kernel_load_7"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="98" st_id="9" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2 %kernel_factor_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %kernel_factor

]]></Node>
<StgValue><ssdm name="kernel_factor_read"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3 %image_height_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %image_height

]]></Node>
<StgValue><ssdm name="image_height_read"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:4 %image_width_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %image_width

]]></Node>
<StgValue><ssdm name="image_width_read"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:13 %kernel_addr_8 = getelementptr i32 %kernel, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="kernel_addr_8"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="4">
<![CDATA[
entry:72 %kernel_load_7 = load i4 %kernel_addr_7

]]></Node>
<StgValue><ssdm name="kernel_load_7"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="4">
<![CDATA[
entry:74 %kernel_load_8 = load i4 %kernel_addr_8

]]></Node>
<StgValue><ssdm name="kernel_load_8"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="104" st_id="10" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2 %kernel_factor_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %kernel_factor

]]></Node>
<StgValue><ssdm name="kernel_factor_read"/></StgValue>
</operation>

<operation id="105" st_id="10" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3 %image_height_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %image_height

]]></Node>
<StgValue><ssdm name="image_height_read"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:4 %image_width_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %image_width

]]></Node>
<StgValue><ssdm name="image_width_read"/></StgValue>
</operation>

<operation id="107" st_id="10" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="4">
<![CDATA[
entry:74 %kernel_load_8 = load i4 %kernel_addr_8

]]></Node>
<StgValue><ssdm name="kernel_load_8"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="108" st_id="11" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32">
<![CDATA[
entry:57 %conv18_i = sitofp i32 %kernel_factor_read

]]></Node>
<StgValue><ssdm name="conv18_i"/></StgValue>
</operation>

<operation id="109" st_id="11" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32">
<![CDATA[
entry:59 %conv17_i = sitofp i32 %kernel_load

]]></Node>
<StgValue><ssdm name="conv17_i"/></StgValue>
</operation>

<operation id="110" st_id="11" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32">
<![CDATA[
entry:61 %conv17_i_s = sitofp i32 %kernel_load_1

]]></Node>
<StgValue><ssdm name="conv17_i_s"/></StgValue>
</operation>

<operation id="111" st_id="11" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32">
<![CDATA[
entry:63 %conv17_i_3 = sitofp i32 %kernel_load_2

]]></Node>
<StgValue><ssdm name="conv17_i_3"/></StgValue>
</operation>

<operation id="112" st_id="11" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32">
<![CDATA[
entry:65 %conv17_i_1 = sitofp i32 %kernel_load_3

]]></Node>
<StgValue><ssdm name="conv17_i_1"/></StgValue>
</operation>

<operation id="113" st_id="11" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32">
<![CDATA[
entry:67 %conv17_i_1_1 = sitofp i32 %kernel_load_4

]]></Node>
<StgValue><ssdm name="conv17_i_1_1"/></StgValue>
</operation>

<operation id="114" st_id="11" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32">
<![CDATA[
entry:69 %conv17_i_1_2 = sitofp i32 %kernel_load_5

]]></Node>
<StgValue><ssdm name="conv17_i_1_2"/></StgValue>
</operation>

<operation id="115" st_id="11" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32">
<![CDATA[
entry:71 %conv17_i_2 = sitofp i32 %kernel_load_6

]]></Node>
<StgValue><ssdm name="conv17_i_2"/></StgValue>
</operation>

<operation id="116" st_id="11" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32">
<![CDATA[
entry:73 %conv17_i_2_1 = sitofp i32 %kernel_load_7

]]></Node>
<StgValue><ssdm name="conv17_i_2_1"/></StgValue>
</operation>

<operation id="117" st_id="11" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32">
<![CDATA[
entry:75 %conv17_i_2_2 = sitofp i32 %kernel_load_8

]]></Node>
<StgValue><ssdm name="conv17_i_2_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="118" st_id="12" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32">
<![CDATA[
entry:57 %conv18_i = sitofp i32 %kernel_factor_read

]]></Node>
<StgValue><ssdm name="conv18_i"/></StgValue>
</operation>

<operation id="119" st_id="12" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32">
<![CDATA[
entry:59 %conv17_i = sitofp i32 %kernel_load

]]></Node>
<StgValue><ssdm name="conv17_i"/></StgValue>
</operation>

<operation id="120" st_id="12" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32">
<![CDATA[
entry:61 %conv17_i_s = sitofp i32 %kernel_load_1

]]></Node>
<StgValue><ssdm name="conv17_i_s"/></StgValue>
</operation>

<operation id="121" st_id="12" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32">
<![CDATA[
entry:63 %conv17_i_3 = sitofp i32 %kernel_load_2

]]></Node>
<StgValue><ssdm name="conv17_i_3"/></StgValue>
</operation>

<operation id="122" st_id="12" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32">
<![CDATA[
entry:65 %conv17_i_1 = sitofp i32 %kernel_load_3

]]></Node>
<StgValue><ssdm name="conv17_i_1"/></StgValue>
</operation>

<operation id="123" st_id="12" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32">
<![CDATA[
entry:67 %conv17_i_1_1 = sitofp i32 %kernel_load_4

]]></Node>
<StgValue><ssdm name="conv17_i_1_1"/></StgValue>
</operation>

<operation id="124" st_id="12" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32">
<![CDATA[
entry:69 %conv17_i_1_2 = sitofp i32 %kernel_load_5

]]></Node>
<StgValue><ssdm name="conv17_i_1_2"/></StgValue>
</operation>

<operation id="125" st_id="12" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32">
<![CDATA[
entry:71 %conv17_i_2 = sitofp i32 %kernel_load_6

]]></Node>
<StgValue><ssdm name="conv17_i_2"/></StgValue>
</operation>

<operation id="126" st_id="12" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32">
<![CDATA[
entry:73 %conv17_i_2_1 = sitofp i32 %kernel_load_7

]]></Node>
<StgValue><ssdm name="conv17_i_2_1"/></StgValue>
</operation>

<operation id="127" st_id="12" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32">
<![CDATA[
entry:75 %conv17_i_2_2 = sitofp i32 %kernel_load_8

]]></Node>
<StgValue><ssdm name="conv17_i_2_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="128" st_id="13" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32">
<![CDATA[
entry:57 %conv18_i = sitofp i32 %kernel_factor_read

]]></Node>
<StgValue><ssdm name="conv18_i"/></StgValue>
</operation>

<operation id="129" st_id="13" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32">
<![CDATA[
entry:59 %conv17_i = sitofp i32 %kernel_load

]]></Node>
<StgValue><ssdm name="conv17_i"/></StgValue>
</operation>

<operation id="130" st_id="13" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32">
<![CDATA[
entry:61 %conv17_i_s = sitofp i32 %kernel_load_1

]]></Node>
<StgValue><ssdm name="conv17_i_s"/></StgValue>
</operation>

<operation id="131" st_id="13" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32">
<![CDATA[
entry:63 %conv17_i_3 = sitofp i32 %kernel_load_2

]]></Node>
<StgValue><ssdm name="conv17_i_3"/></StgValue>
</operation>

<operation id="132" st_id="13" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32">
<![CDATA[
entry:65 %conv17_i_1 = sitofp i32 %kernel_load_3

]]></Node>
<StgValue><ssdm name="conv17_i_1"/></StgValue>
</operation>

<operation id="133" st_id="13" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32">
<![CDATA[
entry:67 %conv17_i_1_1 = sitofp i32 %kernel_load_4

]]></Node>
<StgValue><ssdm name="conv17_i_1_1"/></StgValue>
</operation>

<operation id="134" st_id="13" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32">
<![CDATA[
entry:69 %conv17_i_1_2 = sitofp i32 %kernel_load_5

]]></Node>
<StgValue><ssdm name="conv17_i_1_2"/></StgValue>
</operation>

<operation id="135" st_id="13" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32">
<![CDATA[
entry:71 %conv17_i_2 = sitofp i32 %kernel_load_6

]]></Node>
<StgValue><ssdm name="conv17_i_2"/></StgValue>
</operation>

<operation id="136" st_id="13" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32">
<![CDATA[
entry:73 %conv17_i_2_1 = sitofp i32 %kernel_load_7

]]></Node>
<StgValue><ssdm name="conv17_i_2_1"/></StgValue>
</operation>

<operation id="137" st_id="13" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32">
<![CDATA[
entry:75 %conv17_i_2_2 = sitofp i32 %kernel_load_8

]]></Node>
<StgValue><ssdm name="conv17_i_2_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="138" st_id="14" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32">
<![CDATA[
entry:57 %conv18_i = sitofp i32 %kernel_factor_read

]]></Node>
<StgValue><ssdm name="conv18_i"/></StgValue>
</operation>

<operation id="139" st_id="14" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32">
<![CDATA[
entry:59 %conv17_i = sitofp i32 %kernel_load

]]></Node>
<StgValue><ssdm name="conv17_i"/></StgValue>
</operation>

<operation id="140" st_id="14" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32">
<![CDATA[
entry:61 %conv17_i_s = sitofp i32 %kernel_load_1

]]></Node>
<StgValue><ssdm name="conv17_i_s"/></StgValue>
</operation>

<operation id="141" st_id="14" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32">
<![CDATA[
entry:63 %conv17_i_3 = sitofp i32 %kernel_load_2

]]></Node>
<StgValue><ssdm name="conv17_i_3"/></StgValue>
</operation>

<operation id="142" st_id="14" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32">
<![CDATA[
entry:65 %conv17_i_1 = sitofp i32 %kernel_load_3

]]></Node>
<StgValue><ssdm name="conv17_i_1"/></StgValue>
</operation>

<operation id="143" st_id="14" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32">
<![CDATA[
entry:67 %conv17_i_1_1 = sitofp i32 %kernel_load_4

]]></Node>
<StgValue><ssdm name="conv17_i_1_1"/></StgValue>
</operation>

<operation id="144" st_id="14" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32">
<![CDATA[
entry:69 %conv17_i_1_2 = sitofp i32 %kernel_load_5

]]></Node>
<StgValue><ssdm name="conv17_i_1_2"/></StgValue>
</operation>

<operation id="145" st_id="14" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32">
<![CDATA[
entry:71 %conv17_i_2 = sitofp i32 %kernel_load_6

]]></Node>
<StgValue><ssdm name="conv17_i_2"/></StgValue>
</operation>

<operation id="146" st_id="14" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32">
<![CDATA[
entry:73 %conv17_i_2_1 = sitofp i32 %kernel_load_7

]]></Node>
<StgValue><ssdm name="conv17_i_2_1"/></StgValue>
</operation>

<operation id="147" st_id="14" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32">
<![CDATA[
entry:75 %conv17_i_2_2 = sitofp i32 %kernel_load_8

]]></Node>
<StgValue><ssdm name="conv17_i_2_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="148" st_id="15" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32">
<![CDATA[
entry:57 %conv18_i = sitofp i32 %kernel_factor_read

]]></Node>
<StgValue><ssdm name="conv18_i"/></StgValue>
</operation>

<operation id="149" st_id="15" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32">
<![CDATA[
entry:59 %conv17_i = sitofp i32 %kernel_load

]]></Node>
<StgValue><ssdm name="conv17_i"/></StgValue>
</operation>

<operation id="150" st_id="15" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32">
<![CDATA[
entry:61 %conv17_i_s = sitofp i32 %kernel_load_1

]]></Node>
<StgValue><ssdm name="conv17_i_s"/></StgValue>
</operation>

<operation id="151" st_id="15" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32">
<![CDATA[
entry:63 %conv17_i_3 = sitofp i32 %kernel_load_2

]]></Node>
<StgValue><ssdm name="conv17_i_3"/></StgValue>
</operation>

<operation id="152" st_id="15" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32">
<![CDATA[
entry:65 %conv17_i_1 = sitofp i32 %kernel_load_3

]]></Node>
<StgValue><ssdm name="conv17_i_1"/></StgValue>
</operation>

<operation id="153" st_id="15" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32">
<![CDATA[
entry:67 %conv17_i_1_1 = sitofp i32 %kernel_load_4

]]></Node>
<StgValue><ssdm name="conv17_i_1_1"/></StgValue>
</operation>

<operation id="154" st_id="15" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32">
<![CDATA[
entry:69 %conv17_i_1_2 = sitofp i32 %kernel_load_5

]]></Node>
<StgValue><ssdm name="conv17_i_1_2"/></StgValue>
</operation>

<operation id="155" st_id="15" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32">
<![CDATA[
entry:71 %conv17_i_2 = sitofp i32 %kernel_load_6

]]></Node>
<StgValue><ssdm name="conv17_i_2"/></StgValue>
</operation>

<operation id="156" st_id="15" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32">
<![CDATA[
entry:73 %conv17_i_2_1 = sitofp i32 %kernel_load_7

]]></Node>
<StgValue><ssdm name="conv17_i_2_1"/></StgValue>
</operation>

<operation id="157" st_id="15" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32">
<![CDATA[
entry:75 %conv17_i_2_2 = sitofp i32 %kernel_load_8

]]></Node>
<StgValue><ssdm name="conv17_i_2_2"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="158" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:14 %spectopmodule_ln84 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_12

]]></Node>
<StgValue><ssdm name="spectopmodule_ln84"/></StgValue>
</operation>

<operation id="159" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %image_width

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="160" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_width, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="161" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_width, void @empty_4, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="162" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:18 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %image_height

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="163" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_height, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="164" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_height, void @empty_4, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="165" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:21 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %kernel_factor

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="166" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %kernel_factor, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_6, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="167" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %kernel_factor, void @empty_4, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="168" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %kernel, void @empty, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, void @empty_7, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="169" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %kernel, void @empty_8, i32 0, i32 0, void @empty_3, i32 1, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="170" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:26 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %kernel, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="171" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:27 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %kernel

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="172" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="32" op_22_bw="32">
<![CDATA[
entry:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_stream_V_data_V, i4 %input_stream_V_keep_V, i4 %input_stream_V_strb_V, i1 %input_stream_V_last_V, void @empty_9, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="173" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:29 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_stream_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="174" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:30 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_stream_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="175" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:31 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_stream_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="176" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:32 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_stream_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="177" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="32" op_22_bw="32">
<![CDATA[
entry:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_stream_V_data_V, i4 %output_stream_V_keep_V, i4 %output_stream_V_strb_V, i1 %output_stream_V_last_V, void @empty_9, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="178" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:34 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_stream_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="179" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:35 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_stream_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="180" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:36 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_stream_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="181" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:37 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_stream_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="182" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:38 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="183" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0">
<![CDATA[
entry:48 %specaxissidechannel_ln119 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %output_stream_V_data_V, i4 %output_stream_V_keep_V, i4 %output_stream_V_strb_V, i1 0, i1 %output_stream_V_last_V, i1 0, i1 0, void @empty_10

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln119"/></StgValue>
</operation>

<operation id="184" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0">
<![CDATA[
entry:49 %specaxissidechannel_ln119 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %input_stream_V_data_V, i4 %input_stream_V_keep_V, i4 %input_stream_V_strb_V, i1 0, i1 %input_stream_V_last_V, i1 0, i1 0, void @empty_11

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln119"/></StgValue>
</operation>

<operation id="185" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:53 %sub14_i = add i32 %image_height_read, i32 4294967295

]]></Node>
<StgValue><ssdm name="sub14_i"/></StgValue>
</operation>

<operation id="186" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="31" op_0_bw="32">
<![CDATA[
entry:54 %empty = trunc i32 %sub14_i

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="187" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:55 %sub23_i = add i32 %image_width_read, i32 4294967295

]]></Node>
<StgValue><ssdm name="sub23_i"/></StgValue>
</operation>

<operation id="188" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="11" op_0_bw="32">
<![CDATA[
entry:56 %empty_27 = trunc i32 %sub23_i

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="189" st_id="16" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32">
<![CDATA[
entry:57 %conv18_i = sitofp i32 %kernel_factor_read

]]></Node>
<StgValue><ssdm name="conv18_i"/></StgValue>
</operation>

<operation id="190" st_id="16" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32">
<![CDATA[
entry:59 %conv17_i = sitofp i32 %kernel_load

]]></Node>
<StgValue><ssdm name="conv17_i"/></StgValue>
</operation>

<operation id="191" st_id="16" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32">
<![CDATA[
entry:61 %conv17_i_s = sitofp i32 %kernel_load_1

]]></Node>
<StgValue><ssdm name="conv17_i_s"/></StgValue>
</operation>

<operation id="192" st_id="16" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32">
<![CDATA[
entry:63 %conv17_i_3 = sitofp i32 %kernel_load_2

]]></Node>
<StgValue><ssdm name="conv17_i_3"/></StgValue>
</operation>

<operation id="193" st_id="16" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32">
<![CDATA[
entry:65 %conv17_i_1 = sitofp i32 %kernel_load_3

]]></Node>
<StgValue><ssdm name="conv17_i_1"/></StgValue>
</operation>

<operation id="194" st_id="16" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32">
<![CDATA[
entry:67 %conv17_i_1_1 = sitofp i32 %kernel_load_4

]]></Node>
<StgValue><ssdm name="conv17_i_1_1"/></StgValue>
</operation>

<operation id="195" st_id="16" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32">
<![CDATA[
entry:69 %conv17_i_1_2 = sitofp i32 %kernel_load_5

]]></Node>
<StgValue><ssdm name="conv17_i_1_2"/></StgValue>
</operation>

<operation id="196" st_id="16" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32">
<![CDATA[
entry:71 %conv17_i_2 = sitofp i32 %kernel_load_6

]]></Node>
<StgValue><ssdm name="conv17_i_2"/></StgValue>
</operation>

<operation id="197" st_id="16" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32">
<![CDATA[
entry:73 %conv17_i_2_1 = sitofp i32 %kernel_load_7

]]></Node>
<StgValue><ssdm name="conv17_i_2_1"/></StgValue>
</operation>

<operation id="198" st_id="16" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32">
<![CDATA[
entry:75 %conv17_i_2_2 = sitofp i32 %kernel_load_8

]]></Node>
<StgValue><ssdm name="conv17_i_2_2"/></StgValue>
</operation>

<operation id="199" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
entry:78 %br_ln138 = br void %VITIS_LOOP_139_8

]]></Node>
<StgValue><ssdm name="br_ln138"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="200" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
VITIS_LOOP_139_8:0 %row_1 = load i31 %row

]]></Node>
<StgValue><ssdm name="row_1"/></StgValue>
</operation>

<operation id="201" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_139_8:1 %zext_ln138 = zext i31 %row_1

]]></Node>
<StgValue><ssdm name="zext_ln138"/></StgValue>
</operation>

<operation id="202" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_139_8:2 %icmp_ln138 = icmp_slt  i32 %zext_ln138, i32 %image_height_read

]]></Node>
<StgValue><ssdm name="icmp_ln138"/></StgValue>
</operation>

<operation id="203" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_139_8:3 %row_2 = add i31 %row_1, i31 1

]]></Node>
<StgValue><ssdm name="row_2"/></StgValue>
</operation>

<operation id="204" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_139_8:4 %br_ln138 = br i1 %icmp_ln138, void %for.end70.loopexit, void %VITIS_LOOP_139_8.split

]]></Node>
<StgValue><ssdm name="br_ln138"/></StgValue>
</operation>

<operation id="205" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_139_8.split:3 %cmp62 = icmp_eq  i32 %zext_ln138, i32 %sub14_i

]]></Node>
<StgValue><ssdm name="cmp62"/></StgValue>
</operation>

<operation id="206" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_139_8.split:4 %src_row_4_cast = zext i31 %row_2

]]></Node>
<StgValue><ssdm name="src_row_4_cast"/></StgValue>
</operation>

<operation id="207" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_139_8.split:5 %src_row = add i32 %zext_ln138, i32 4294967295

]]></Node>
<StgValue><ssdm name="src_row"/></StgValue>
</operation>

<operation id="208" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_139_8.split:6 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %src_row, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="209" st_id="17" stage="36" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_139_8.split:7 %sub_i_op = urem i32 %src_row, i32 3

]]></Node>
<StgValue><ssdm name="sub_i_op"/></StgValue>
</operation>

<operation id="210" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_139_8.split:10 %slt = icmp_slt  i32 %src_row_4_cast, i32 %image_height_read

]]></Node>
<StgValue><ssdm name="slt"/></StgValue>
</operation>

<operation id="211" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_139_8.split:11 %rev = xor i1 %slt, i1 1

]]></Node>
<StgValue><ssdm name="rev"/></StgValue>
</operation>

<operation id="212" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
VITIS_LOOP_139_8.split:12 %src_row_3 = select i1 %rev, i31 %empty, i31 %row_2

]]></Node>
<StgValue><ssdm name="src_row_3"/></StgValue>
</operation>

<operation id="213" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_139_8.split:19 %store_ln138 = store i31 %row_2, i31 %row

]]></Node>
<StgValue><ssdm name="store_ln138"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="214" st_id="18" stage="35" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_139_8.split:7 %sub_i_op = urem i32 %src_row, i32 3

]]></Node>
<StgValue><ssdm name="sub_i_op"/></StgValue>
</operation>

<operation id="215" st_id="18" stage="35" lat="35">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_139_8.split:13 %buffer_row = urem i31 %src_row_3, i31 3

]]></Node>
<StgValue><ssdm name="buffer_row"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="216" st_id="19" stage="34" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_139_8.split:7 %sub_i_op = urem i32 %src_row, i32 3

]]></Node>
<StgValue><ssdm name="sub_i_op"/></StgValue>
</operation>

<operation id="217" st_id="19" stage="34" lat="35">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_139_8.split:13 %buffer_row = urem i31 %src_row_3, i31 3

]]></Node>
<StgValue><ssdm name="buffer_row"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="218" st_id="20" stage="33" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_139_8.split:7 %sub_i_op = urem i32 %src_row, i32 3

]]></Node>
<StgValue><ssdm name="sub_i_op"/></StgValue>
</operation>

<operation id="219" st_id="20" stage="33" lat="35">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_139_8.split:13 %buffer_row = urem i31 %src_row_3, i31 3

]]></Node>
<StgValue><ssdm name="buffer_row"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="220" st_id="21" stage="32" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_139_8.split:7 %sub_i_op = urem i32 %src_row, i32 3

]]></Node>
<StgValue><ssdm name="sub_i_op"/></StgValue>
</operation>

<operation id="221" st_id="21" stage="32" lat="35">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_139_8.split:13 %buffer_row = urem i31 %src_row_3, i31 3

]]></Node>
<StgValue><ssdm name="buffer_row"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="222" st_id="22" stage="31" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_139_8.split:7 %sub_i_op = urem i32 %src_row, i32 3

]]></Node>
<StgValue><ssdm name="sub_i_op"/></StgValue>
</operation>

<operation id="223" st_id="22" stage="31" lat="35">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_139_8.split:13 %buffer_row = urem i31 %src_row_3, i31 3

]]></Node>
<StgValue><ssdm name="buffer_row"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="224" st_id="23" stage="30" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_139_8.split:7 %sub_i_op = urem i32 %src_row, i32 3

]]></Node>
<StgValue><ssdm name="sub_i_op"/></StgValue>
</operation>

<operation id="225" st_id="23" stage="30" lat="35">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_139_8.split:13 %buffer_row = urem i31 %src_row_3, i31 3

]]></Node>
<StgValue><ssdm name="buffer_row"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="226" st_id="24" stage="29" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_139_8.split:7 %sub_i_op = urem i32 %src_row, i32 3

]]></Node>
<StgValue><ssdm name="sub_i_op"/></StgValue>
</operation>

<operation id="227" st_id="24" stage="29" lat="35">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_139_8.split:13 %buffer_row = urem i31 %src_row_3, i31 3

]]></Node>
<StgValue><ssdm name="buffer_row"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="228" st_id="25" stage="28" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_139_8.split:7 %sub_i_op = urem i32 %src_row, i32 3

]]></Node>
<StgValue><ssdm name="sub_i_op"/></StgValue>
</operation>

<operation id="229" st_id="25" stage="28" lat="35">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_139_8.split:13 %buffer_row = urem i31 %src_row_3, i31 3

]]></Node>
<StgValue><ssdm name="buffer_row"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="230" st_id="26" stage="27" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_139_8.split:7 %sub_i_op = urem i32 %src_row, i32 3

]]></Node>
<StgValue><ssdm name="sub_i_op"/></StgValue>
</operation>

<operation id="231" st_id="26" stage="27" lat="35">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_139_8.split:13 %buffer_row = urem i31 %src_row_3, i31 3

]]></Node>
<StgValue><ssdm name="buffer_row"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="232" st_id="27" stage="26" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_139_8.split:7 %sub_i_op = urem i32 %src_row, i32 3

]]></Node>
<StgValue><ssdm name="sub_i_op"/></StgValue>
</operation>

<operation id="233" st_id="27" stage="26" lat="35">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_139_8.split:13 %buffer_row = urem i31 %src_row_3, i31 3

]]></Node>
<StgValue><ssdm name="buffer_row"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="234" st_id="28" stage="25" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_139_8.split:7 %sub_i_op = urem i32 %src_row, i32 3

]]></Node>
<StgValue><ssdm name="sub_i_op"/></StgValue>
</operation>

<operation id="235" st_id="28" stage="25" lat="35">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_139_8.split:13 %buffer_row = urem i31 %src_row_3, i31 3

]]></Node>
<StgValue><ssdm name="buffer_row"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="236" st_id="29" stage="24" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_139_8.split:7 %sub_i_op = urem i32 %src_row, i32 3

]]></Node>
<StgValue><ssdm name="sub_i_op"/></StgValue>
</operation>

<operation id="237" st_id="29" stage="24" lat="35">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_139_8.split:13 %buffer_row = urem i31 %src_row_3, i31 3

]]></Node>
<StgValue><ssdm name="buffer_row"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="238" st_id="30" stage="23" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_139_8.split:7 %sub_i_op = urem i32 %src_row, i32 3

]]></Node>
<StgValue><ssdm name="sub_i_op"/></StgValue>
</operation>

<operation id="239" st_id="30" stage="23" lat="35">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_139_8.split:13 %buffer_row = urem i31 %src_row_3, i31 3

]]></Node>
<StgValue><ssdm name="buffer_row"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="240" st_id="31" stage="22" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_139_8.split:7 %sub_i_op = urem i32 %src_row, i32 3

]]></Node>
<StgValue><ssdm name="sub_i_op"/></StgValue>
</operation>

<operation id="241" st_id="31" stage="22" lat="35">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_139_8.split:13 %buffer_row = urem i31 %src_row_3, i31 3

]]></Node>
<StgValue><ssdm name="buffer_row"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="242" st_id="32" stage="21" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_139_8.split:7 %sub_i_op = urem i32 %src_row, i32 3

]]></Node>
<StgValue><ssdm name="sub_i_op"/></StgValue>
</operation>

<operation id="243" st_id="32" stage="21" lat="35">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_139_8.split:13 %buffer_row = urem i31 %src_row_3, i31 3

]]></Node>
<StgValue><ssdm name="buffer_row"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="244" st_id="33" stage="20" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_139_8.split:7 %sub_i_op = urem i32 %src_row, i32 3

]]></Node>
<StgValue><ssdm name="sub_i_op"/></StgValue>
</operation>

<operation id="245" st_id="33" stage="20" lat="35">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_139_8.split:13 %buffer_row = urem i31 %src_row_3, i31 3

]]></Node>
<StgValue><ssdm name="buffer_row"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="246" st_id="34" stage="19" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_139_8.split:7 %sub_i_op = urem i32 %src_row, i32 3

]]></Node>
<StgValue><ssdm name="sub_i_op"/></StgValue>
</operation>

<operation id="247" st_id="34" stage="19" lat="35">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_139_8.split:13 %buffer_row = urem i31 %src_row_3, i31 3

]]></Node>
<StgValue><ssdm name="buffer_row"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="248" st_id="35" stage="18" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_139_8.split:7 %sub_i_op = urem i32 %src_row, i32 3

]]></Node>
<StgValue><ssdm name="sub_i_op"/></StgValue>
</operation>

<operation id="249" st_id="35" stage="18" lat="35">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_139_8.split:13 %buffer_row = urem i31 %src_row_3, i31 3

]]></Node>
<StgValue><ssdm name="buffer_row"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="250" st_id="36" stage="17" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_139_8.split:7 %sub_i_op = urem i32 %src_row, i32 3

]]></Node>
<StgValue><ssdm name="sub_i_op"/></StgValue>
</operation>

<operation id="251" st_id="36" stage="17" lat="35">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_139_8.split:13 %buffer_row = urem i31 %src_row_3, i31 3

]]></Node>
<StgValue><ssdm name="buffer_row"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="252" st_id="37" stage="16" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_139_8.split:7 %sub_i_op = urem i32 %src_row, i32 3

]]></Node>
<StgValue><ssdm name="sub_i_op"/></StgValue>
</operation>

<operation id="253" st_id="37" stage="16" lat="35">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_139_8.split:13 %buffer_row = urem i31 %src_row_3, i31 3

]]></Node>
<StgValue><ssdm name="buffer_row"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="254" st_id="38" stage="15" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_139_8.split:7 %sub_i_op = urem i32 %src_row, i32 3

]]></Node>
<StgValue><ssdm name="sub_i_op"/></StgValue>
</operation>

<operation id="255" st_id="38" stage="15" lat="35">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_139_8.split:13 %buffer_row = urem i31 %src_row_3, i31 3

]]></Node>
<StgValue><ssdm name="buffer_row"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="256" st_id="39" stage="14" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_139_8.split:7 %sub_i_op = urem i32 %src_row, i32 3

]]></Node>
<StgValue><ssdm name="sub_i_op"/></StgValue>
</operation>

<operation id="257" st_id="39" stage="14" lat="35">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_139_8.split:13 %buffer_row = urem i31 %src_row_3, i31 3

]]></Node>
<StgValue><ssdm name="buffer_row"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="258" st_id="40" stage="13" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_139_8.split:7 %sub_i_op = urem i32 %src_row, i32 3

]]></Node>
<StgValue><ssdm name="sub_i_op"/></StgValue>
</operation>

<operation id="259" st_id="40" stage="13" lat="35">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_139_8.split:13 %buffer_row = urem i31 %src_row_3, i31 3

]]></Node>
<StgValue><ssdm name="buffer_row"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="260" st_id="41" stage="12" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_139_8.split:7 %sub_i_op = urem i32 %src_row, i32 3

]]></Node>
<StgValue><ssdm name="sub_i_op"/></StgValue>
</operation>

<operation id="261" st_id="41" stage="12" lat="35">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_139_8.split:13 %buffer_row = urem i31 %src_row_3, i31 3

]]></Node>
<StgValue><ssdm name="buffer_row"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="262" st_id="42" stage="11" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_139_8.split:7 %sub_i_op = urem i32 %src_row, i32 3

]]></Node>
<StgValue><ssdm name="sub_i_op"/></StgValue>
</operation>

<operation id="263" st_id="42" stage="11" lat="35">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_139_8.split:13 %buffer_row = urem i31 %src_row_3, i31 3

]]></Node>
<StgValue><ssdm name="buffer_row"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="264" st_id="43" stage="10" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_139_8.split:7 %sub_i_op = urem i32 %src_row, i32 3

]]></Node>
<StgValue><ssdm name="sub_i_op"/></StgValue>
</operation>

<operation id="265" st_id="43" stage="10" lat="35">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_139_8.split:13 %buffer_row = urem i31 %src_row_3, i31 3

]]></Node>
<StgValue><ssdm name="buffer_row"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="266" st_id="44" stage="9" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_139_8.split:7 %sub_i_op = urem i32 %src_row, i32 3

]]></Node>
<StgValue><ssdm name="sub_i_op"/></StgValue>
</operation>

<operation id="267" st_id="44" stage="9" lat="35">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_139_8.split:13 %buffer_row = urem i31 %src_row_3, i31 3

]]></Node>
<StgValue><ssdm name="buffer_row"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="268" st_id="45" stage="8" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_139_8.split:7 %sub_i_op = urem i32 %src_row, i32 3

]]></Node>
<StgValue><ssdm name="sub_i_op"/></StgValue>
</operation>

<operation id="269" st_id="45" stage="8" lat="35">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_139_8.split:13 %buffer_row = urem i31 %src_row_3, i31 3

]]></Node>
<StgValue><ssdm name="buffer_row"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="270" st_id="46" stage="7" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_139_8.split:7 %sub_i_op = urem i32 %src_row, i32 3

]]></Node>
<StgValue><ssdm name="sub_i_op"/></StgValue>
</operation>

<operation id="271" st_id="46" stage="7" lat="35">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_139_8.split:13 %buffer_row = urem i31 %src_row_3, i31 3

]]></Node>
<StgValue><ssdm name="buffer_row"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="272" st_id="47" stage="6" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_139_8.split:7 %sub_i_op = urem i32 %src_row, i32 3

]]></Node>
<StgValue><ssdm name="sub_i_op"/></StgValue>
</operation>

<operation id="273" st_id="47" stage="6" lat="35">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_139_8.split:13 %buffer_row = urem i31 %src_row_3, i31 3

]]></Node>
<StgValue><ssdm name="buffer_row"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="274" st_id="48" stage="5" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_139_8.split:7 %sub_i_op = urem i32 %src_row, i32 3

]]></Node>
<StgValue><ssdm name="sub_i_op"/></StgValue>
</operation>

<operation id="275" st_id="48" stage="5" lat="35">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_139_8.split:13 %buffer_row = urem i31 %src_row_3, i31 3

]]></Node>
<StgValue><ssdm name="buffer_row"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="276" st_id="49" stage="4" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_139_8.split:7 %sub_i_op = urem i32 %src_row, i32 3

]]></Node>
<StgValue><ssdm name="sub_i_op"/></StgValue>
</operation>

<operation id="277" st_id="49" stage="4" lat="35">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_139_8.split:13 %buffer_row = urem i31 %src_row_3, i31 3

]]></Node>
<StgValue><ssdm name="buffer_row"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="278" st_id="50" stage="3" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_139_8.split:7 %sub_i_op = urem i32 %src_row, i32 3

]]></Node>
<StgValue><ssdm name="sub_i_op"/></StgValue>
</operation>

<operation id="279" st_id="50" stage="3" lat="35">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_139_8.split:13 %buffer_row = urem i31 %src_row_3, i31 3

]]></Node>
<StgValue><ssdm name="buffer_row"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="280" st_id="51" stage="2" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_139_8.split:7 %sub_i_op = urem i32 %src_row, i32 3

]]></Node>
<StgValue><ssdm name="sub_i_op"/></StgValue>
</operation>

<operation id="281" st_id="51" stage="2" lat="35">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_139_8.split:13 %buffer_row = urem i31 %src_row_3, i31 3

]]></Node>
<StgValue><ssdm name="buffer_row"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="282" st_id="52" stage="1" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_139_8.split:7 %sub_i_op = urem i32 %src_row, i32 3

]]></Node>
<StgValue><ssdm name="sub_i_op"/></StgValue>
</operation>

<operation id="283" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="2" op_0_bw="2">
<![CDATA[
VITIS_LOOP_139_8.split:8 %empty_28 = trunc i2 %sub_i_op

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="284" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_139_8.split:9 %empty_29 = select i1 %tmp, i2 0, i2 %empty_28

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="285" st_id="52" stage="1" lat="35">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_139_8.split:13 %buffer_row = urem i31 %src_row_3, i31 3

]]></Node>
<StgValue><ssdm name="buffer_row"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="286" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
VITIS_LOOP_139_8.split:0 %phi_urem_load = load i31 %phi_urem

]]></Node>
<StgValue><ssdm name="phi_urem_load"/></StgValue>
</operation>

<operation id="287" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="2" op_0_bw="31">
<![CDATA[
VITIS_LOOP_139_8.split:1 %trunc_ln138 = trunc i31 %phi_urem_load

]]></Node>
<StgValue><ssdm name="trunc_ln138"/></StgValue>
</operation>

<operation id="288" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="2" op_0_bw="2">
<![CDATA[
VITIS_LOOP_139_8.split:14 %empty_30 = trunc i2 %buffer_row

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="289" st_id="53" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="2" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="1" op_15_bw="32" op_16_bw="4" op_17_bw="4" op_18_bw="1" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="32" op_29_bw="4" op_30_bw="4" op_31_bw="1" op_32_bw="11" op_33_bw="2" op_34_bw="2" op_35_bw="0" op_36_bw="0" op_37_bw="0">
<![CDATA[
VITIS_LOOP_139_8.split:15 %call_ln138 = call void @filter_kernel_Pipeline_VITIS_LOOP_139_8, i32 %image_width_read, i2 %empty_29, i32 %conv17_i, i32 %conv18_i, i32 %conv17_i_s, i32 %conv17_i_3, i32 %conv17_i_1, i32 %conv17_i_1_1, i32 %conv17_i_1_2, i32 %conv17_i_2, i32 %conv17_i_2_1, i32 %conv17_i_2_2, i32 %sub23_i, i1 %cmp62, i32 %output_stream_V_data_V, i4 %output_stream_V_keep_V, i4 %output_stream_V_strb_V, i1 %output_stream_V_last_V, i8 %line_buffer_8, i8 %line_buffer_7, i8 %line_buffer_6, i8 %line_buffer_5, i8 %line_buffer_4, i8 %line_buffer_3, i8 %line_buffer_2, i8 %line_buffer_1, i8 %line_buffer, i32 %input_stream_V_data_V, i4 %input_stream_V_keep_V, i4 %input_stream_V_strb_V, i1 %input_stream_V_last_V, i11 %empty_27, i2 %trunc_ln138, i2 %empty_30

]]></Node>
<StgValue><ssdm name="call_ln138"/></StgValue>
</operation>

<operation id="290" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_139_8.split:16 %add_ln138_1 = add i31 %phi_urem_load, i31 1

]]></Node>
<StgValue><ssdm name="add_ln138_1"/></StgValue>
</operation>

<operation id="291" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_139_8.split:17 %icmp_ln138_1 = icmp_eq  i31 %phi_urem_load, i31 2

]]></Node>
<StgValue><ssdm name="icmp_ln138_1"/></StgValue>
</operation>

<operation id="292" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
VITIS_LOOP_139_8.split:18 %select_ln138 = select i1 %icmp_ln138_1, i31 0, i31 %add_ln138_1

]]></Node>
<StgValue><ssdm name="select_ln138"/></StgValue>
</operation>

<operation id="293" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_139_8.split:20 %store_ln138 = store i31 %select_ln138, i31 %phi_urem

]]></Node>
<StgValue><ssdm name="store_ln138"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="294" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_139_8.split:2 %specloopname_ln138 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln138"/></StgValue>
</operation>

<operation id="295" st_id="54" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="2" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="1" op_15_bw="32" op_16_bw="4" op_17_bw="4" op_18_bw="1" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="32" op_29_bw="4" op_30_bw="4" op_31_bw="1" op_32_bw="11" op_33_bw="2" op_34_bw="2" op_35_bw="0" op_36_bw="0" op_37_bw="0">
<![CDATA[
VITIS_LOOP_139_8.split:15 %call_ln138 = call void @filter_kernel_Pipeline_VITIS_LOOP_139_8, i32 %image_width_read, i2 %empty_29, i32 %conv17_i, i32 %conv18_i, i32 %conv17_i_s, i32 %conv17_i_3, i32 %conv17_i_1, i32 %conv17_i_1_1, i32 %conv17_i_1_2, i32 %conv17_i_2, i32 %conv17_i_2_1, i32 %conv17_i_2_2, i32 %sub23_i, i1 %cmp62, i32 %output_stream_V_data_V, i4 %output_stream_V_keep_V, i4 %output_stream_V_strb_V, i1 %output_stream_V_last_V, i8 %line_buffer_8, i8 %line_buffer_7, i8 %line_buffer_6, i8 %line_buffer_5, i8 %line_buffer_4, i8 %line_buffer_3, i8 %line_buffer_2, i8 %line_buffer_1, i8 %line_buffer, i32 %input_stream_V_data_V, i4 %input_stream_V_keep_V, i4 %input_stream_V_strb_V, i1 %input_stream_V_last_V, i11 %empty_27, i2 %trunc_ln138, i2 %empty_30

]]></Node>
<StgValue><ssdm name="call_ln138"/></StgValue>
</operation>

<operation id="296" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_139_8.split:21 %br_ln138 = br void %VITIS_LOOP_139_8

]]></Node>
<StgValue><ssdm name="br_ln138"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="297" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0">
<![CDATA[
for.end70.loopexit:0 %ret_ln158 = ret

]]></Node>
<StgValue><ssdm name="ret_ln158"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
