# compile vhdl design source files
vhdl xil_defaultlib  "../../../../Pratica_2_completa.srcs/sim_1/new/tb_Pratica_2_completa.vhd"

# Do not sort compile order
nosort
