
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -190.06

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.32

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.32

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch0_csr.rdata_q[24]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3456.75    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.49    0.40    0.84 ^ cs_registers_i.u_dscratch0_csr.rdata_q[24]$_DFFE_PN0P_/RN (DFFR_X1)
                                  0.84   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dscratch0_csr.rdata_q[24]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.80    0.80   library removal time
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.07    0.01    0.04    1.14 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.14 ^ _29919_/A2 (AND2_X1)
                                  1.14   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
     2    2.85    0.01    0.07    0.07 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01159_ (net)
                  0.01    0.00    0.07 ^ _20134_/A1 (NOR3_X1)
     2    5.51    0.01    0.02    0.08 v _20134_/ZN (NOR3_X1)
                                         id_stage_i.controller_i.store_err_d (net)
                  0.01    0.00    0.08 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch0_csr.rdata_q[24]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3456.75    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.49    0.40    0.84 ^ cs_registers_i.u_dscratch0_csr.rdata_q[24]$_DFFE_PN0P_/RN (DFFR_X1)
                                  0.84   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.u_dscratch0_csr.rdata_q[24]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.06    2.14   library recovery time
                                  2.14   data required time
-----------------------------------------------------------------------------
                                  2.14   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  1.30   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.99    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[476]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.55    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   19.73    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   38.58    0.01    0.03    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.14 ^ _16517_/A (BUF_X16)
    10   56.62    0.01    0.03    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.00    0.17 ^ _16518_/A (BUF_X32)
    10   42.42    0.01    0.02    0.19 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.01    0.20 ^ _16519_/A (BUF_X16)
    10   35.41    0.01    0.02    0.22 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.00    0.22 ^ _16520_/A (BUF_X8)
    10   29.21    0.01    0.03    0.25 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.25 ^ _16566_/A (BUF_X4)
    19   50.32    0.03    0.04    0.29 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.01    0.30 ^ _18246_/A (BUF_X1)
    10   25.02    0.06    0.08    0.39 ^ _18246_/Z (BUF_X1)
                                         _12363_ (net)
                  0.06    0.00    0.39 ^ _18247_/A (BUF_X1)
    10   28.30    0.06    0.09    0.48 ^ _18247_/Z (BUF_X1)
                                         _12364_ (net)
                  0.06    0.00    0.48 ^ _18354_/S (MUX2_X1)
     1    1.13    0.01    0.06    0.55 v _18354_/Z (MUX2_X1)
                                         _12469_ (net)
                  0.01    0.00    0.55 v _18355_/B (MUX2_X1)
     1    1.07    0.01    0.06    0.60 v _18355_/Z (MUX2_X1)
                                         _12470_ (net)
                  0.01    0.00    0.60 v _18356_/B (MUX2_X1)
     1    1.00    0.01    0.06    0.66 v _18356_/Z (MUX2_X1)
                                         _12471_ (net)
                  0.01    0.00    0.66 v _18357_/B (MUX2_X1)
     1    1.88    0.01    0.06    0.72 v _18357_/Z (MUX2_X1)
                                         _12472_ (net)
                  0.01    0.00    0.72 v _18358_/B1 (AOI21_X1)
     8   34.42    0.16    0.18    0.90 ^ _18358_/ZN (AOI21_X1)
                                         _12473_ (net)
                  0.17    0.01    0.92 ^ _20581_/A1 (AND2_X1)
     1    1.75    0.01    0.05    0.97 ^ _20581_/ZN (AND2_X1)
                                         _03899_ (net)
                  0.01    0.00    0.97 ^ _20582_/A (AOI21_X1)
     2    3.30    0.03    0.02    0.98 v _20582_/ZN (AOI21_X1)
                                         _03900_ (net)
                  0.03    0.00    0.98 v _20603_/A (INV_X1)
     7   16.76    0.04    0.06    1.04 ^ _20603_/ZN (INV_X1)
                                         _03911_ (net)
                  0.04    0.00    1.04 ^ _20604_/A2 (NAND2_X1)
     1    3.71    0.02    0.02    1.07 v _20604_/ZN (NAND2_X1)
                                         _14828_ (net)
                  0.02    0.00    1.07 v _30153_/B (FA_X1)
     1    3.13    0.01    0.08    1.15 v _30153_/CO (FA_X1)
                                         _14830_ (net)
                  0.01    0.00    1.15 v _30168_/CI (FA_X1)
     1    1.85    0.01    0.11    1.26 ^ _30168_/S (FA_X1)
                                         _14892_ (net)
                  0.01    0.00    1.26 ^ _21493_/A (INV_X1)
     1    2.78    0.01    0.01    1.27 v _21493_/ZN (INV_X1)
                                         _14895_ (net)
                  0.01    0.00    1.27 v _30169_/CI (FA_X1)
     1    4.15    0.02    0.09    1.36 v _30169_/S (FA_X1)
                                         _14897_ (net)
                  0.02    0.00    1.36 v _30174_/A (FA_X1)
     1    1.85    0.01    0.12    1.48 ^ _30174_/S (FA_X1)
                                         _14916_ (net)
                  0.01    0.00    1.48 ^ _21168_/A (INV_X1)
     1    3.91    0.01    0.01    1.49 v _21168_/ZN (INV_X1)
                                         _14930_ (net)
                  0.01    0.00    1.49 v _30178_/A (FA_X1)
     1    3.99    0.02    0.12    1.61 ^ _30178_/S (FA_X1)
                                         _14934_ (net)
                  0.02    0.00    1.61 ^ _30179_/A (FA_X1)
     1    1.95    0.02    0.09    1.69 v _30179_/S (FA_X1)
                                         _14937_ (net)
                  0.02    0.00    1.69 v _21495_/A (INV_X1)
     1    3.59    0.01    0.02    1.71 ^ _21495_/ZN (INV_X1)
                                         _16125_ (net)
                  0.01    0.00    1.72 ^ _30534_/A (HA_X1)
     2    4.84    0.04    0.06    1.78 ^ _30534_/S (HA_X1)
                                         _16128_ (net)
                  0.04    0.00    1.78 ^ _23568_/B2 (AOI21_X1)
     3    5.93    0.02    0.03    1.81 v _23568_/ZN (AOI21_X1)
                                         _06079_ (net)
                  0.02    0.00    1.81 v _23570_/A (AOI21_X1)
     3    6.32    0.04    0.07    1.88 ^ _23570_/ZN (AOI21_X1)
                                         _06081_ (net)
                  0.04    0.00    1.88 ^ _23655_/A4 (AND4_X1)
     2    4.31    0.02    0.07    1.95 ^ _23655_/ZN (AND4_X1)
                                         _06162_ (net)
                  0.02    0.00    1.95 ^ _23717_/A1 (NOR2_X1)
     1    2.08    0.01    0.01    1.96 v _23717_/ZN (NOR2_X1)
                                         _06222_ (net)
                  0.01    0.00    1.96 v _23718_/B2 (AOI21_X1)
     3    8.20    0.05    0.07    2.02 ^ _23718_/ZN (AOI21_X1)
                                         _06223_ (net)
                  0.05    0.00    2.02 ^ _23878_/B1 (AOI221_X1)
     2    4.40    0.03    0.04    2.07 v _23878_/ZN (AOI221_X1)
                                         _06376_ (net)
                  0.03    0.00    2.07 v _23879_/B (XNOR2_X1)
     1    5.41    0.03    0.05    2.12 v _23879_/ZN (XNOR2_X1)
                                         _06377_ (net)
                  0.03    0.00    2.12 v _23880_/B (MUX2_X1)
     1    2.80    0.01    0.07    2.19 v _23880_/Z (MUX2_X1)
                                         _06378_ (net)
                  0.01    0.00    2.19 v _23881_/B1 (AOI21_X1)
     2    9.01    0.05    0.06    2.25 ^ _23881_/ZN (AOI21_X1)
                                         _06379_ (net)
                  0.05    0.00    2.25 ^ _23890_/A1 (AOI22_X1)
     1    1.66    0.02    0.02    2.27 v _23890_/ZN (AOI22_X1)
                                         _06388_ (net)
                  0.02    0.00    2.27 v _23891_/A3 (NAND3_X1)
     1    1.75    0.01    0.03    2.30 ^ _23891_/ZN (NAND3_X1)
                                         _06389_ (net)
                  0.01    0.00    2.30 ^ _23892_/A (OAI21_X1)
     1    1.40    0.02    0.02    2.32 v _23892_/ZN (OAI21_X1)
                                         _06390_ (net)
                  0.02    0.00    2.32 v _23893_/B (MUX2_X1)
     4   14.01    0.02    0.09    2.40 v _23893_/Z (MUX2_X1)
                                         _06391_ (net)
                  0.02    0.00    2.41 v _24658_/A (BUF_X2)
    10   23.36    0.01    0.05    2.45 v _24658_/Z (BUF_X2)
                                         _06836_ (net)
                  0.01    0.00    2.45 v _24767_/B2 (OAI21_X1)
     1    1.46    0.02    0.03    2.49 ^ _24767_/ZN (OAI21_X1)
                                         _01697_ (net)
                  0.02    0.00    2.49 ^ gen_regfile_ff.register_file_i.rf_reg_q[476]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.49   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[476]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.49   data arrival time
-----------------------------------------------------------------------------
                                 -0.32   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch0_csr.rdata_q[24]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3456.75    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.49    0.40    0.84 ^ cs_registers_i.u_dscratch0_csr.rdata_q[24]$_DFFE_PN0P_/RN (DFFR_X1)
                                  0.84   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.u_dscratch0_csr.rdata_q[24]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.06    2.14   library recovery time
                                  2.14   data required time
-----------------------------------------------------------------------------
                                  2.14   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  1.30   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.99    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[476]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.55    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   19.73    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   38.58    0.01    0.03    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.14 ^ _16517_/A (BUF_X16)
    10   56.62    0.01    0.03    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.00    0.17 ^ _16518_/A (BUF_X32)
    10   42.42    0.01    0.02    0.19 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.01    0.20 ^ _16519_/A (BUF_X16)
    10   35.41    0.01    0.02    0.22 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.00    0.22 ^ _16520_/A (BUF_X8)
    10   29.21    0.01    0.03    0.25 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.25 ^ _16566_/A (BUF_X4)
    19   50.32    0.03    0.04    0.29 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.01    0.30 ^ _18246_/A (BUF_X1)
    10   25.02    0.06    0.08    0.39 ^ _18246_/Z (BUF_X1)
                                         _12363_ (net)
                  0.06    0.00    0.39 ^ _18247_/A (BUF_X1)
    10   28.30    0.06    0.09    0.48 ^ _18247_/Z (BUF_X1)
                                         _12364_ (net)
                  0.06    0.00    0.48 ^ _18354_/S (MUX2_X1)
     1    1.13    0.01    0.06    0.55 v _18354_/Z (MUX2_X1)
                                         _12469_ (net)
                  0.01    0.00    0.55 v _18355_/B (MUX2_X1)
     1    1.07    0.01    0.06    0.60 v _18355_/Z (MUX2_X1)
                                         _12470_ (net)
                  0.01    0.00    0.60 v _18356_/B (MUX2_X1)
     1    1.00    0.01    0.06    0.66 v _18356_/Z (MUX2_X1)
                                         _12471_ (net)
                  0.01    0.00    0.66 v _18357_/B (MUX2_X1)
     1    1.88    0.01    0.06    0.72 v _18357_/Z (MUX2_X1)
                                         _12472_ (net)
                  0.01    0.00    0.72 v _18358_/B1 (AOI21_X1)
     8   34.42    0.16    0.18    0.90 ^ _18358_/ZN (AOI21_X1)
                                         _12473_ (net)
                  0.17    0.01    0.92 ^ _20581_/A1 (AND2_X1)
     1    1.75    0.01    0.05    0.97 ^ _20581_/ZN (AND2_X1)
                                         _03899_ (net)
                  0.01    0.00    0.97 ^ _20582_/A (AOI21_X1)
     2    3.30    0.03    0.02    0.98 v _20582_/ZN (AOI21_X1)
                                         _03900_ (net)
                  0.03    0.00    0.98 v _20603_/A (INV_X1)
     7   16.76    0.04    0.06    1.04 ^ _20603_/ZN (INV_X1)
                                         _03911_ (net)
                  0.04    0.00    1.04 ^ _20604_/A2 (NAND2_X1)
     1    3.71    0.02    0.02    1.07 v _20604_/ZN (NAND2_X1)
                                         _14828_ (net)
                  0.02    0.00    1.07 v _30153_/B (FA_X1)
     1    3.13    0.01    0.08    1.15 v _30153_/CO (FA_X1)
                                         _14830_ (net)
                  0.01    0.00    1.15 v _30168_/CI (FA_X1)
     1    1.85    0.01    0.11    1.26 ^ _30168_/S (FA_X1)
                                         _14892_ (net)
                  0.01    0.00    1.26 ^ _21493_/A (INV_X1)
     1    2.78    0.01    0.01    1.27 v _21493_/ZN (INV_X1)
                                         _14895_ (net)
                  0.01    0.00    1.27 v _30169_/CI (FA_X1)
     1    4.15    0.02    0.09    1.36 v _30169_/S (FA_X1)
                                         _14897_ (net)
                  0.02    0.00    1.36 v _30174_/A (FA_X1)
     1    1.85    0.01    0.12    1.48 ^ _30174_/S (FA_X1)
                                         _14916_ (net)
                  0.01    0.00    1.48 ^ _21168_/A (INV_X1)
     1    3.91    0.01    0.01    1.49 v _21168_/ZN (INV_X1)
                                         _14930_ (net)
                  0.01    0.00    1.49 v _30178_/A (FA_X1)
     1    3.99    0.02    0.12    1.61 ^ _30178_/S (FA_X1)
                                         _14934_ (net)
                  0.02    0.00    1.61 ^ _30179_/A (FA_X1)
     1    1.95    0.02    0.09    1.69 v _30179_/S (FA_X1)
                                         _14937_ (net)
                  0.02    0.00    1.69 v _21495_/A (INV_X1)
     1    3.59    0.01    0.02    1.71 ^ _21495_/ZN (INV_X1)
                                         _16125_ (net)
                  0.01    0.00    1.72 ^ _30534_/A (HA_X1)
     2    4.84    0.04    0.06    1.78 ^ _30534_/S (HA_X1)
                                         _16128_ (net)
                  0.04    0.00    1.78 ^ _23568_/B2 (AOI21_X1)
     3    5.93    0.02    0.03    1.81 v _23568_/ZN (AOI21_X1)
                                         _06079_ (net)
                  0.02    0.00    1.81 v _23570_/A (AOI21_X1)
     3    6.32    0.04    0.07    1.88 ^ _23570_/ZN (AOI21_X1)
                                         _06081_ (net)
                  0.04    0.00    1.88 ^ _23655_/A4 (AND4_X1)
     2    4.31    0.02    0.07    1.95 ^ _23655_/ZN (AND4_X1)
                                         _06162_ (net)
                  0.02    0.00    1.95 ^ _23717_/A1 (NOR2_X1)
     1    2.08    0.01    0.01    1.96 v _23717_/ZN (NOR2_X1)
                                         _06222_ (net)
                  0.01    0.00    1.96 v _23718_/B2 (AOI21_X1)
     3    8.20    0.05    0.07    2.02 ^ _23718_/ZN (AOI21_X1)
                                         _06223_ (net)
                  0.05    0.00    2.02 ^ _23878_/B1 (AOI221_X1)
     2    4.40    0.03    0.04    2.07 v _23878_/ZN (AOI221_X1)
                                         _06376_ (net)
                  0.03    0.00    2.07 v _23879_/B (XNOR2_X1)
     1    5.41    0.03    0.05    2.12 v _23879_/ZN (XNOR2_X1)
                                         _06377_ (net)
                  0.03    0.00    2.12 v _23880_/B (MUX2_X1)
     1    2.80    0.01    0.07    2.19 v _23880_/Z (MUX2_X1)
                                         _06378_ (net)
                  0.01    0.00    2.19 v _23881_/B1 (AOI21_X1)
     2    9.01    0.05    0.06    2.25 ^ _23881_/ZN (AOI21_X1)
                                         _06379_ (net)
                  0.05    0.00    2.25 ^ _23890_/A1 (AOI22_X1)
     1    1.66    0.02    0.02    2.27 v _23890_/ZN (AOI22_X1)
                                         _06388_ (net)
                  0.02    0.00    2.27 v _23891_/A3 (NAND3_X1)
     1    1.75    0.01    0.03    2.30 ^ _23891_/ZN (NAND3_X1)
                                         _06389_ (net)
                  0.01    0.00    2.30 ^ _23892_/A (OAI21_X1)
     1    1.40    0.02    0.02    2.32 v _23892_/ZN (OAI21_X1)
                                         _06390_ (net)
                  0.02    0.00    2.32 v _23893_/B (MUX2_X1)
     4   14.01    0.02    0.09    2.40 v _23893_/Z (MUX2_X1)
                                         _06391_ (net)
                  0.02    0.00    2.41 v _24658_/A (BUF_X2)
    10   23.36    0.01    0.05    2.45 v _24658_/Z (BUF_X2)
                                         _06836_ (net)
                  0.01    0.00    2.45 v _24767_/B2 (OAI21_X1)
     1    1.46    0.02    0.03    2.49 ^ _24767_/ZN (OAI21_X1)
                                         _01697_ (net)
                  0.02    0.00    2.49 ^ gen_regfile_ff.register_file_i.rf_reg_q[476]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.49   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[476]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.49   data arrival time
-----------------------------------------------------------------------------
                                 -0.32   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_20440_/ZN                              0.20    0.28   -0.08 (VIOLATED)
_20328_/ZN                              0.20    0.22   -0.02 (VIOLATED)
_17048_/Z                               0.20    0.21   -0.01 (VIOLATED)
_22911_/ZN                              0.20    0.20   -0.00 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_17048_/Z                              25.33   42.94  -17.61 (VIOLATED)
_20440_/ZN                             10.47   28.08  -17.61 (VIOLATED)
_20328_/ZN                             16.02   30.29  -14.27 (VIOLATED)
_22176_/ZN                             23.23   37.44  -14.21 (VIOLATED)
_27512_/ZN                             23.23   37.12  -13.89 (VIOLATED)
_22217_/ZN                             23.23   35.94  -12.71 (VIOLATED)
_22284_/ZN                             23.23   35.86  -12.62 (VIOLATED)
_22344_/ZN                             23.23   35.84  -12.61 (VIOLATED)
_20318_/Z                              25.33   37.48  -12.15 (VIOLATED)
_22073_/ZN                             23.23   35.38  -12.15 (VIOLATED)
_20319_/Z                              25.33   37.40  -12.07 (VIOLATED)
_27504_/ZN                             23.23   35.20  -11.97 (VIOLATED)
_18225_/ZN                             26.02   37.82  -11.81 (VIOLATED)
_18055_/ZN                             28.99   39.95  -10.95 (VIOLATED)
_22089_/ZN                             23.23   34.02  -10.79 (VIOLATED)
_24776_/ZN                             16.02   26.77  -10.75 (VIOLATED)
_27522_/ZN                             23.23   33.83  -10.59 (VIOLATED)
_22133_/ZN                             23.23   33.74  -10.51 (VIOLATED)
_19553_/ZN                             26.02   36.25  -10.23 (VIOLATED)
_22052_/ZN                             23.23   33.39  -10.16 (VIOLATED)
_18215_/ZN                             26.02   36.06  -10.05 (VIOLATED)
_19183_/ZN                             26.70   36.36   -9.66 (VIOLATED)
_18028_/ZN                             26.02   35.51   -9.49 (VIOLATED)
_18977_/ZN                             26.02   35.15   -9.13 (VIOLATED)
_18471_/ZN                             25.33   34.43   -9.10 (VIOLATED)
_18358_/ZN                             25.33   34.42   -9.09 (VIOLATED)
_18303_/ZN                             25.33   34.34   -9.01 (VIOLATED)
_22911_/ZN                             10.47   19.03   -8.56 (VIOLATED)
_22363_/ZN                             26.05   34.19   -8.14 (VIOLATED)
_20147_/ZN                             10.47   18.52   -8.04 (VIOLATED)
_18429_/ZN                             26.02   33.73   -7.71 (VIOLATED)
_19370_/ZN                             26.02   33.61   -7.60 (VIOLATED)
_19924_/ZN                             25.33   32.68   -7.35 (VIOLATED)
_18417_/ZN                             26.02   33.07   -7.05 (VIOLATED)
_20890_/ZN                             16.02   22.45   -6.43 (VIOLATED)
_19731_/ZN                             26.02   32.40   -6.38 (VIOLATED)
_25831_/ZN                             10.47   16.24   -5.77 (VIOLATED)
_19863_/ZN                             25.33   30.76   -5.43 (VIOLATED)
_19965_/ZN                             25.33   30.53   -5.20 (VIOLATED)
_19384_/ZN                             26.70   31.28   -4.58 (VIOLATED)
_20352_/ZN                             16.02   20.37   -4.35 (VIOLATED)
_19781_/ZN                             25.33   29.56   -4.23 (VIOLATED)
_18615_/ZN                             28.99   33.09   -4.10 (VIOLATED)
_19681_/ZN                             25.33   29.39   -4.06 (VIOLATED)
_20148_/ZN                             10.47   13.79   -3.31 (VIOLATED)
_18603_/ZN                             26.02   29.26   -3.24 (VIOLATED)
_22868_/ZN                             10.47   13.50   -3.03 (VIOLATED)
_23513_/ZN                             13.81   16.73   -2.92 (VIOLATED)
_22831_/ZN                             10.47   13.37   -2.90 (VIOLATED)
_22301_/ZN                             10.47   13.21   -2.74 (VIOLATED)
_23322_/ZN                             10.47   13.18   -2.71 (VIOLATED)
_21836_/ZN                             10.47   12.77   -2.30 (VIOLATED)
_23367_/ZN                             16.02   18.04   -2.02 (VIOLATED)
_22360_/ZN                             10.47   12.19   -1.72 (VIOLATED)
_17534_/ZN                             13.81   15.52   -1.71 (VIOLATED)
_17229_/ZN                             16.02   17.61   -1.59 (VIOLATED)
_27336_/ZN                             25.33   26.64   -1.32 (VIOLATED)
_19421_/ZN                             25.33   26.64   -1.31 (VIOLATED)
_17600_/ZN                             16.02   17.18   -1.15 (VIOLATED)
_21844_/ZN                             10.47   11.54   -1.06 (VIOLATED)
_17872_/ZN                             25.33   25.84   -0.51 (VIOLATED)
_17619_/ZN                             16.02   16.44   -0.42 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
-0.08257092535495758

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.4159

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-17.614971160888672

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
25.329599380493164

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.6954

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 4

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 62

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 1133

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[476]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
   0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
   0.03    0.12 ^ _16515_/Z (BUF_X4)
   0.03    0.14 ^ _16516_/Z (BUF_X16)
   0.03    0.17 ^ _16517_/Z (BUF_X16)
   0.02    0.19 ^ _16518_/Z (BUF_X32)
   0.03    0.22 ^ _16519_/Z (BUF_X16)
   0.03    0.25 ^ _16520_/Z (BUF_X8)
   0.04    0.29 ^ _16566_/Z (BUF_X4)
   0.09    0.39 ^ _18246_/Z (BUF_X1)
   0.10    0.48 ^ _18247_/Z (BUF_X1)
   0.06    0.55 v _18354_/Z (MUX2_X1)
   0.06    0.60 v _18355_/Z (MUX2_X1)
   0.06    0.66 v _18356_/Z (MUX2_X1)
   0.06    0.72 v _18357_/Z (MUX2_X1)
   0.18    0.90 ^ _18358_/ZN (AOI21_X1)
   0.07    0.97 ^ _20581_/ZN (AND2_X1)
   0.02    0.98 v _20582_/ZN (AOI21_X1)
   0.06    1.04 ^ _20603_/ZN (INV_X1)
   0.02    1.07 v _20604_/ZN (NAND2_X1)
   0.08    1.15 v _30153_/CO (FA_X1)
   0.11    1.26 ^ _30168_/S (FA_X1)
   0.01    1.27 v _21493_/ZN (INV_X1)
   0.09    1.36 v _30169_/S (FA_X1)
   0.12    1.48 ^ _30174_/S (FA_X1)
   0.01    1.49 v _21168_/ZN (INV_X1)
   0.12    1.61 ^ _30178_/S (FA_X1)
   0.09    1.69 v _30179_/S (FA_X1)
   0.02    1.71 ^ _21495_/ZN (INV_X1)
   0.06    1.78 ^ _30534_/S (HA_X1)
   0.03    1.81 v _23568_/ZN (AOI21_X1)
   0.07    1.88 ^ _23570_/ZN (AOI21_X1)
   0.07    1.95 ^ _23655_/ZN (AND4_X1)
   0.01    1.96 v _23717_/ZN (NOR2_X1)
   0.07    2.02 ^ _23718_/ZN (AOI21_X1)
   0.04    2.07 v _23878_/ZN (AOI221_X1)
   0.05    2.12 v _23879_/ZN (XNOR2_X1)
   0.07    2.19 v _23880_/Z (MUX2_X1)
   0.06    2.25 ^ _23881_/ZN (AOI21_X1)
   0.02    2.27 v _23890_/ZN (AOI22_X1)
   0.03    2.30 ^ _23891_/ZN (NAND3_X1)
   0.02    2.32 v _23892_/ZN (OAI21_X1)
   0.09    2.40 v _23893_/Z (MUX2_X1)
   0.05    2.45 v _24658_/Z (BUF_X2)
   0.03    2.49 ^ _24767_/ZN (OAI21_X1)
   0.00    2.49 ^ gen_regfile_ff.register_file_i.rf_reg_q[476]$_DFFE_PN0P_/D (DFFR_X1)
           2.49   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock network delay (ideal)
   0.00    2.20   clock reconvergence pessimism
           2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[476]$_DFFE_PN0P_/CK (DFFR_X1)
  -0.04    2.16   library setup time
           2.16   data required time
---------------------------------------------------------
           2.16   data required time
          -2.49   data arrival time
---------------------------------------------------------
          -0.32   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
   0.07    0.07 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
   0.02    0.08 v _20134_/ZN (NOR3_X1)
   0.00    0.08 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X1)
           0.08   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.08   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.4871

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.3231

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-12.991034

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.10e-02   1.46e-03   1.56e-04   1.27e-02  16.3%
Combinational          2.99e-02   3.44e-02   4.29e-04   6.47e-02  83.2%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.09e-02   3.62e-02   5.85e-04   7.77e-02 100.0%
                          52.6%      46.6%       0.8%
