
build/softmax-LMUL1-debug-200/test.elf:     file format elf64-littleriscv


Disassembly of section .text.init:

0000000080000000 <_start>:
#endif

  .section ".text.init"
  .globl _start
_start:
  li  x1, 0
    80000000:	4081                	li	ra,0
  li  x2, 0
    80000002:	4101                	li	sp,0
  li  x3, 0
    80000004:	4181                	li	gp,0
  li  x4, 0
    80000006:	4201                	li	tp,0
  li  x5, 0
    80000008:	4281                	li	t0,0
  li  x6, 0
    8000000a:	4301                	li	t1,0
  li  x7, 0
    8000000c:	4381                	li	t2,0
  li  x8, 0
    8000000e:	4401                	li	s0,0
  li  x9, 0
    80000010:	4481                	li	s1,0
  li  x10,0
    80000012:	4501                	li	a0,0
  li  x11,0
    80000014:	4581                	li	a1,0
  li  x12,0
    80000016:	4601                	li	a2,0
  li  x13,0
    80000018:	4681                	li	a3,0
  li  x14,0
    8000001a:	4701                	li	a4,0
  li  x15,0
    8000001c:	4781                	li	a5,0
  li  x16,0
    8000001e:	4801                	li	a6,0
  li  x17,0
    80000020:	4881                	li	a7,0
  li  x18,0
    80000022:	4901                	li	s2,0
  li  x19,0
    80000024:	4981                	li	s3,0
  li  x20,0
    80000026:	4a01                	li	s4,0
  li  x21,0
    80000028:	4a81                	li	s5,0
  li  x22,0
    8000002a:	4b01                	li	s6,0
  li  x23,0
    8000002c:	4b81                	li	s7,0
  li  x24,0
    8000002e:	4c01                	li	s8,0
  li  x25,0
    80000030:	4c81                	li	s9,0
  li  x26,0
    80000032:	4d01                	li	s10,0
  li  x27,0
    80000034:	4d81                	li	s11,0
  li  x28,0
    80000036:	4e01                	li	t3,0
  li  x29,0
    80000038:	4e81                	li	t4,0
  li  x30,0
    8000003a:	4f01                	li	t5,0
  li  x31,0
    8000003c:	4f81                	li	t6,0

  # enable FPU and accelerator if present
  li t0, MSTATUS_FS | MSTATUS_XS | MSTATUS_VS
    8000003e:	62f9                	lui	t0,0x1e
    80000040:	60028293          	addi	t0,t0,1536 # 1e600 <putchar.buflen+0x1e5c0>
  csrs mstatus, t0
    80000044:	3002a073          	csrs	mstatus,t0

  # make sure XLEN agrees with compilation choice
  li t0, 1
    80000048:	4285                	li	t0,1
  slli t0, t0, 31
    8000004a:	02fe                	slli	t0,t0,0x1f
#if __riscv_xlen == 64
  bgez t0, 1f
    8000004c:	0002d863          	bgez	t0,8000005c <_start+0x5c>
#else
  bltz t0, 1f
#endif
2:
  li a0, 1
    80000050:	4505                	li	a0,1
  sw a0, tohost, t0
    80000052:	00003297          	auipc	t0,0x3
    80000056:	0ea2a723          	sw	a0,238(t0) # 80003140 <tohost>
  j 2b
    8000005a:	bfdd                	j	80000050 <_start+0x50>
1:

#ifdef __riscv_flen
  # initialize FPU if we have one
  la t0, 1f
    8000005c:	00000297          	auipc	t0,0x0
    80000060:	09028293          	addi	t0,t0,144 # 800000ec <_start+0xec>
  csrw mtvec, t0
    80000064:	30529073          	csrw	mtvec,t0

  fssr    x0
    80000068:	00301073          	fscsr	zero
  fmv.s.x f0, x0
    8000006c:	f0000053          	fmv.w.x	ft0,zero
  fmv.s.x f1, x0
    80000070:	f00000d3          	fmv.w.x	ft1,zero
  fmv.s.x f2, x0
    80000074:	f0000153          	fmv.w.x	ft2,zero
  fmv.s.x f3, x0
    80000078:	f00001d3          	fmv.w.x	ft3,zero
  fmv.s.x f4, x0
    8000007c:	f0000253          	fmv.w.x	ft4,zero
  fmv.s.x f5, x0
    80000080:	f00002d3          	fmv.w.x	ft5,zero
  fmv.s.x f6, x0
    80000084:	f0000353          	fmv.w.x	ft6,zero
  fmv.s.x f7, x0
    80000088:	f00003d3          	fmv.w.x	ft7,zero
  fmv.s.x f8, x0
    8000008c:	f0000453          	fmv.w.x	fs0,zero
  fmv.s.x f9, x0
    80000090:	f00004d3          	fmv.w.x	fs1,zero
  fmv.s.x f10,x0
    80000094:	f0000553          	fmv.w.x	fa0,zero
  fmv.s.x f11,x0
    80000098:	f00005d3          	fmv.w.x	fa1,zero
  fmv.s.x f12,x0
    8000009c:	f0000653          	fmv.w.x	fa2,zero
  fmv.s.x f13,x0
    800000a0:	f00006d3          	fmv.w.x	fa3,zero
  fmv.s.x f14,x0
    800000a4:	f0000753          	fmv.w.x	fa4,zero
  fmv.s.x f15,x0
    800000a8:	f00007d3          	fmv.w.x	fa5,zero
  fmv.s.x f16,x0
    800000ac:	f0000853          	fmv.w.x	fa6,zero
  fmv.s.x f17,x0
    800000b0:	f00008d3          	fmv.w.x	fa7,zero
  fmv.s.x f18,x0
    800000b4:	f0000953          	fmv.w.x	fs2,zero
  fmv.s.x f19,x0
    800000b8:	f00009d3          	fmv.w.x	fs3,zero
  fmv.s.x f20,x0
    800000bc:	f0000a53          	fmv.w.x	fs4,zero
  fmv.s.x f21,x0
    800000c0:	f0000ad3          	fmv.w.x	fs5,zero
  fmv.s.x f22,x0
    800000c4:	f0000b53          	fmv.w.x	fs6,zero
  fmv.s.x f23,x0
    800000c8:	f0000bd3          	fmv.w.x	fs7,zero
  fmv.s.x f24,x0
    800000cc:	f0000c53          	fmv.w.x	fs8,zero
  fmv.s.x f25,x0
    800000d0:	f0000cd3          	fmv.w.x	fs9,zero
  fmv.s.x f26,x0
    800000d4:	f0000d53          	fmv.w.x	fs10,zero
  fmv.s.x f27,x0
    800000d8:	f0000dd3          	fmv.w.x	fs11,zero
  fmv.s.x f28,x0
    800000dc:	f0000e53          	fmv.w.x	ft8,zero
  fmv.s.x f29,x0
    800000e0:	f0000ed3          	fmv.w.x	ft9,zero
  fmv.s.x f30,x0
    800000e4:	f0000f53          	fmv.w.x	ft10,zero
  fmv.s.x f31,x0
    800000e8:	f0000fd3          	fmv.w.x	ft11,zero
1:
#endif

  # initialize trap vector
  la t0, trap_entry
    800000ec:	00000297          	auipc	t0,0x0
    800000f0:	03c28293          	addi	t0,t0,60 # 80000128 <trap_entry>
  csrw mtvec, t0
    800000f4:	30529073          	csrw	mtvec,t0

  # initialize global pointer
.option push
.option norelax
  la gp, __global_pointer$
    800000f8:	00004197          	auipc	gp,0x4
    800000fc:	89018193          	addi	gp,gp,-1904 # 80003988 <__global_pointer$>
.option pop

  la  tp, _end + 63
    80000100:	00004217          	auipc	tp,0x4
    80000104:	88320213          	addi	tp,tp,-1917 # 80003983 <_end+0x3f>
  and tp, tp, -64
    80000108:	fc027213          	andi	tp,tp,-64

  # get core id
  csrr a0, mhartid
    8000010c:	f1402573          	csrr	a0,mhartid
#ifndef CORENUMS
  # for now, assume only 1 core
  li a1, 1
    80000110:	4585                	li	a1,1
1:bgeu a0, a1, 1b
    80000112:	00b57063          	bgeu	a0,a1,80000112 <_start+0x112>
#endif

  # give each core 128KB of stack + TLS
#define STKSHIFT 17
  add sp, a0, 1
    80000116:	00150113          	addi	sp,a0,1
  sll sp, sp, STKSHIFT
    8000011a:	0146                	slli	sp,sp,0x11
  add sp, sp, tp
    8000011c:	9112                	add	sp,sp,tp
  sll a2, a0, STKSHIFT
    8000011e:	01151613          	slli	a2,a0,0x11
  add tp, tp, a2
    80000122:	9232                	add	tp,tp,a2

  j _init
    80000124:	79a0106f          	j	800018be <_init>

0000000080000128 <trap_entry>:

  .align 2
trap_entry:
  addi sp, sp, -272
    80000128:	716d                	addi	sp,sp,-272

  # goto trap handler if not exit ecall
  csrr t5, mcause
    8000012a:	34202f73          	csrr	t5,mcause
  li t6, CAUSE_MACHINE_ECALL
    8000012e:	4fad                	li	t6,11
  bne t5, t6, 2f
    80000130:	03ff1b63          	bne	t5,t6,80000166 <trap_entry+0x3e>

  # skip flush signature cache lines if on spike
  csrr t2, marchid
    80000134:	f12023f3          	csrr	t2,marchid
  li t3, 5
    80000138:	4e15                	li	t3,5
  beq t2, t3, 3f
    8000013a:	03c38463          	beq	t2,t3,80000162 <trap_entry+0x3a>

  # flush signature cache lines
  la t0, begin_signature
    8000013e:	00004297          	auipc	t0,0x4
    80000142:	80628293          	addi	t0,t0,-2042 # 80003944 <_end>
  la t1, end_signature
    80000146:	00003317          	auipc	t1,0x3
    8000014a:	7fe30313          	addi	t1,t1,2046 # 80003944 <_end>
  addi t1, t1, 0x40
    8000014e:	04030313          	addi	t1,t1,64
  li t2, 0x2010000
    80000152:	020103b7          	lui	t2,0x2010
4:
  sd t0, 0x200(t2)
    80000156:	2053b023          	sd	t0,512(t2) # 2010200 <putchar.buflen+0x20101c0>
  addi t0, t0, 64
    8000015a:	04028293          	addi	t0,t0,64
  blt t0, t1, 4b
    8000015e:	fe62cce3          	blt	t0,t1,80000156 <trap_entry+0x2e>

  # exit simulation
3:
  j tohost_exit
    80000162:	6500106f          	j	800017b2 <tohost_exit>

2:

  SREG x1, 1*REGBYTES(sp)
    80000166:	e406                	sd	ra,8(sp)
  SREG x2, 2*REGBYTES(sp)
    80000168:	e80a                	sd	sp,16(sp)
  SREG x3, 3*REGBYTES(sp)
    8000016a:	ec0e                	sd	gp,24(sp)
  SREG x4, 4*REGBYTES(sp)
    8000016c:	f012                	sd	tp,32(sp)
  SREG x5, 5*REGBYTES(sp)
    8000016e:	f416                	sd	t0,40(sp)
  SREG x6, 6*REGBYTES(sp)
    80000170:	f81a                	sd	t1,48(sp)
  SREG x7, 7*REGBYTES(sp)
    80000172:	fc1e                	sd	t2,56(sp)
  SREG x8, 8*REGBYTES(sp)
    80000174:	e0a2                	sd	s0,64(sp)
  SREG x9, 9*REGBYTES(sp)
    80000176:	e4a6                	sd	s1,72(sp)
  SREG x10, 10*REGBYTES(sp)
    80000178:	e8aa                	sd	a0,80(sp)
  SREG x11, 11*REGBYTES(sp)
    8000017a:	ecae                	sd	a1,88(sp)
  SREG x12, 12*REGBYTES(sp)
    8000017c:	f0b2                	sd	a2,96(sp)
  SREG x13, 13*REGBYTES(sp)
    8000017e:	f4b6                	sd	a3,104(sp)
  SREG x14, 14*REGBYTES(sp)
    80000180:	f8ba                	sd	a4,112(sp)
  SREG x15, 15*REGBYTES(sp)
    80000182:	fcbe                	sd	a5,120(sp)
  SREG x16, 16*REGBYTES(sp)
    80000184:	e142                	sd	a6,128(sp)
  SREG x17, 17*REGBYTES(sp)
    80000186:	e546                	sd	a7,136(sp)
  SREG x18, 18*REGBYTES(sp)
    80000188:	e94a                	sd	s2,144(sp)
  SREG x19, 19*REGBYTES(sp)
    8000018a:	ed4e                	sd	s3,152(sp)
  SREG x20, 20*REGBYTES(sp)
    8000018c:	f152                	sd	s4,160(sp)
  SREG x21, 21*REGBYTES(sp)
    8000018e:	f556                	sd	s5,168(sp)
  SREG x22, 22*REGBYTES(sp)
    80000190:	f95a                	sd	s6,176(sp)
  SREG x23, 23*REGBYTES(sp)
    80000192:	fd5e                	sd	s7,184(sp)
  SREG x24, 24*REGBYTES(sp)
    80000194:	e1e2                	sd	s8,192(sp)
  SREG x25, 25*REGBYTES(sp)
    80000196:	e5e6                	sd	s9,200(sp)
  SREG x26, 26*REGBYTES(sp)
    80000198:	e9ea                	sd	s10,208(sp)
  SREG x27, 27*REGBYTES(sp)
    8000019a:	edee                	sd	s11,216(sp)
  SREG x28, 28*REGBYTES(sp)
    8000019c:	f1f2                	sd	t3,224(sp)
  SREG x29, 29*REGBYTES(sp)
    8000019e:	f5f6                	sd	t4,232(sp)
  SREG x30, 30*REGBYTES(sp)
    800001a0:	f9fa                	sd	t5,240(sp)
  SREG x31, 31*REGBYTES(sp)
    800001a2:	fdfe                	sd	t6,248(sp)

  csrr a0, mcause
    800001a4:	34202573          	csrr	a0,mcause
  csrr a1, mepc
    800001a8:	341025f3          	csrr	a1,mepc
  mv a2, sp
    800001ac:	860a                	mv	a2,sp
  jal handle_trap
    800001ae:	1ee020ef          	jal	8000239c <handle_trap>
  csrw mepc, a0
    800001b2:	34151073          	csrw	mepc,a0

  # Remain in M-mode after eret
  li t0, MSTATUS_MPP
    800001b6:	428d                	li	t0,3
    800001b8:	02ae                	slli	t0,t0,0xb
  csrs mstatus, t0
    800001ba:	3002a073          	csrs	mstatus,t0

  LREG x1, 1*REGBYTES(sp)
    800001be:	60a2                	ld	ra,8(sp)
  LREG x2, 2*REGBYTES(sp)
    800001c0:	6142                	ld	sp,16(sp)
  LREG x3, 3*REGBYTES(sp)
    800001c2:	61e2                	ld	gp,24(sp)
  LREG x4, 4*REGBYTES(sp)
    800001c4:	7202                	ld	tp,32(sp)
  LREG x5, 5*REGBYTES(sp)
    800001c6:	72a2                	ld	t0,40(sp)
  LREG x6, 6*REGBYTES(sp)
    800001c8:	7342                	ld	t1,48(sp)
  LREG x7, 7*REGBYTES(sp)
    800001ca:	73e2                	ld	t2,56(sp)
  LREG x8, 8*REGBYTES(sp)
    800001cc:	6406                	ld	s0,64(sp)
  LREG x9, 9*REGBYTES(sp)
    800001ce:	64a6                	ld	s1,72(sp)
  LREG x10, 10*REGBYTES(sp)
    800001d0:	6546                	ld	a0,80(sp)
  LREG x11, 11*REGBYTES(sp)
    800001d2:	65e6                	ld	a1,88(sp)
  LREG x12, 12*REGBYTES(sp)
    800001d4:	7606                	ld	a2,96(sp)
  LREG x13, 13*REGBYTES(sp)
    800001d6:	76a6                	ld	a3,104(sp)
  LREG x14, 14*REGBYTES(sp)
    800001d8:	7746                	ld	a4,112(sp)
  LREG x15, 15*REGBYTES(sp)
    800001da:	77e6                	ld	a5,120(sp)
  LREG x16, 16*REGBYTES(sp)
    800001dc:	680a                	ld	a6,128(sp)
  LREG x17, 17*REGBYTES(sp)
    800001de:	68aa                	ld	a7,136(sp)
  LREG x18, 18*REGBYTES(sp)
    800001e0:	694a                	ld	s2,144(sp)
  LREG x19, 19*REGBYTES(sp)
    800001e2:	69ea                	ld	s3,152(sp)
  LREG x20, 20*REGBYTES(sp)
    800001e4:	7a0a                	ld	s4,160(sp)
  LREG x21, 21*REGBYTES(sp)
    800001e6:	7aaa                	ld	s5,168(sp)
  LREG x22, 22*REGBYTES(sp)
    800001e8:	7b4a                	ld	s6,176(sp)
  LREG x23, 23*REGBYTES(sp)
    800001ea:	7bea                	ld	s7,184(sp)
  LREG x24, 24*REGBYTES(sp)
    800001ec:	6c0e                	ld	s8,192(sp)
  LREG x25, 25*REGBYTES(sp)
    800001ee:	6cae                	ld	s9,200(sp)
  LREG x26, 26*REGBYTES(sp)
    800001f0:	6d4e                	ld	s10,208(sp)
  LREG x27, 27*REGBYTES(sp)
    800001f2:	6dee                	ld	s11,216(sp)
  LREG x28, 28*REGBYTES(sp)
    800001f4:	7e0e                	ld	t3,224(sp)
  LREG x29, 29*REGBYTES(sp)
    800001f6:	7eae                	ld	t4,232(sp)
  LREG x30, 30*REGBYTES(sp)
    800001f8:	7f4e                	ld	t5,240(sp)
  LREG x31, 31*REGBYTES(sp)
    800001fa:	7fee                	ld	t6,248(sp)

  addi sp, sp, 272
    800001fc:	6151                	addi	sp,sp,272
  mret
    800001fe:	30200073          	mret

Disassembly of section .text:

0000000080000202 <write_reg_u8>:
#include "uart.h"

void write_reg_u8(uintptr_t addr, uint8_t value)
{
    volatile uint8_t *loc_addr = (volatile uint8_t *)addr;
    *loc_addr = value;
    80000202:	00b50023          	sb	a1,0(a0)
}
    80000206:	8082                	ret

0000000080000208 <read_reg_u8>:

uint8_t read_reg_u8(uintptr_t addr)
{
    return *(volatile uint8_t *)addr;
    80000208:	00054503          	lbu	a0,0(a0)
    8000020c:	8082                	ret

000000008000020e <is_transmit_empty>:
}

int is_transmit_empty()
{
    8000020e:	10000537          	lui	a0,0x10000
    return *(volatile uint8_t *)addr;
    80000212:	01454503          	lbu	a0,20(a0) # 10000014 <UART0_BASE+0x14>
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    80000216:	02057513          	andi	a0,a0,32
    8000021a:	8082                	ret

000000008000021c <is_transmit_empty_altera>:
}

char is_transmit_empty_altera()
{
    8000021c:	10000537          	lui	a0,0x10000
    return *(volatile uint8_t *)addr;
    80000220:	00754003          	lbu	zero,7(a0) # 10000007 <UART0_BASE+0x7>
    80000224:	00654503          	lbu	a0,6(a0)
    return ((read_reg_u8(UART_THR+7) << 8 ) + read_reg_u8(UART_THR+6));
    80000228:	8082                	ret

000000008000022a <is_receive_empty>:
}

int is_receive_empty()
{
    8000022a:	10000537          	lui	a0,0x10000
    return *(volatile uint8_t *)addr;
    8000022e:	01454503          	lbu	a0,20(a0) # 10000014 <UART0_BASE+0x14>
    80000232:	fff54513          	not	a0,a0
    #ifndef PLAT_AGILEX
        return !(read_reg_u8(UART_LINE_STATUS) & 0x1);
    80000236:	8905                	andi	a0,a0,1
    80000238:	8082                	ret

000000008000023a <write_serial>:
        return (read_reg_u8(UART_THR) == 0);
    #endif
}

void write_serial(char a)
{
    8000023a:	100005b7          	lui	a1,0x10000
    return *(volatile uint8_t *)addr;
    8000023e:	0145c603          	lbu	a2,20(a1) # 10000014 <UART0_BASE+0x14>
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    80000242:	02067613          	andi	a2,a2,32
    #ifndef PLAT_AGILEX
        while (is_transmit_empty() == 0) {};
    80000246:	de65                	beqz	a2,8000023e <write_serial+0x4>
    80000248:	100005b7          	lui	a1,0x10000
    *loc_addr = value;
    8000024c:	00a58023          	sb	a0,0(a1) # 10000000 <UART0_BASE>
    #else
        while (is_transmit_empty_altera() < 8) {};
    #endif
    write_reg_u8(UART_THR, a);
}
    80000250:	8082                	ret

0000000080000252 <read_serial>:

int read_serial(uint8_t *res)
{
    80000252:	100005b7          	lui	a1,0x10000
    return *(volatile uint8_t *)addr;
    80000256:	0145c603          	lbu	a2,20(a1) # 10000014 <UART0_BASE+0x14>
        return !(read_reg_u8(UART_LINE_STATUS) & 0x1);
    8000025a:	8a05                	andi	a2,a2,1
    if(is_receive_empty()) {
    8000025c:	e219                	bnez	a2,80000262 <read_serial+0x10>
    8000025e:	4501                	li	a0,0
        return 0;
    }

    *res = read_reg_u8(UART_RBR);
    return 1;
}
    80000260:	8082                	ret
    return *(volatile uint8_t *)addr;
    80000262:	0005c583          	lbu	a1,0(a1)
    *res = read_reg_u8(UART_RBR);
    80000266:	00b50023          	sb	a1,0(a0)
    8000026a:	4505                	li	a0,1
}
    8000026c:	8082                	ret

000000008000026e <init_uart>:

void init_uart(uint32_t freq, uint32_t baud)
{
    uint32_t divisor = freq / (baud << 4);
    8000026e:	0592                	slli	a1,a1,0x4
    80000270:	02b5553b          	divuw	a0,a0,a1
    80000274:	100005b7          	lui	a1,0x10000
    80000278:	08000613          	li	a2,128
    *loc_addr = value;
    8000027c:	00058223          	sb	zero,4(a1) # 10000004 <UART0_BASE+0x4>
    80000280:	00c58623          	sb	a2,12(a1)
    80000284:	460d                	li	a2,3
    80000286:	00a58023          	sb	a0,0(a1)

    write_reg_u8(UART_INTERRUPT_ENABLE, 0x00); // Disable all interrupts
    write_reg_u8(UART_LINE_CONTROL, 0x80);     // Enable DLAB (set baud rate divisor)
    write_reg_u8(UART_DLAB_LSB, divisor);         // divisor (lo byte)
    write_reg_u8(UART_DLAB_MSB, (divisor >> 8) & 0xFF);  // divisor (hi byte)
    8000028a:	8121                	srli	a0,a0,0x8
    *loc_addr = value;
    8000028c:	00a58223          	sb	a0,4(a1)
    80000290:	0c700513          	li	a0,199
    80000294:	00c58623          	sb	a2,12(a1)
    80000298:	02000613          	li	a2,32
    8000029c:	00a58423          	sb	a0,8(a1)
    800002a0:	00c58823          	sb	a2,16(a1)
    write_reg_u8(UART_LINE_CONTROL, 0x03);     // 8 bits, no parity, one stop bit
    write_reg_u8(UART_FIFO_CONTROL, 0xC7);     // Enable FIFO, clear them, with 14-byte threshold
    write_reg_u8(UART_MODEM_CONTROL, 0x20);    // Autoflow mode
}
    800002a4:	8082                	ret

00000000800002a6 <print_uart>:

void print_uart(const char *str)
{
    const char *cur = &str[0];
    while (*cur != '\0')
    800002a6:	00054583          	lbu	a1,0(a0)
    800002aa:	cd91                	beqz	a1,800002c6 <print_uart+0x20>
    800002ac:	10000637          	lui	a2,0x10000
    return *(volatile uint8_t *)addr;
    800002b0:	01464683          	lbu	a3,20(a2) # 10000014 <UART0_BASE+0x14>
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    800002b4:	0206f693          	andi	a3,a3,32
        while (is_transmit_empty() == 0) {};
    800002b8:	dee5                	beqz	a3,800002b0 <print_uart+0xa>
    *loc_addr = value;
    800002ba:	00b60023          	sb	a1,0(a2)
    while (*cur != '\0')
    800002be:	00154583          	lbu	a1,1(a0)
    {
        write_serial((uint8_t)*cur);
        ++cur;
    800002c2:	0505                	addi	a0,a0,1
    while (*cur != '\0')
    800002c4:	f5f5                	bnez	a1,800002b0 <print_uart+0xa>
    }
}
    800002c6:	8082                	ret

00000000800002c8 <bin_to_hex>:
uint8_t bin_to_hex_table[16] = {
    '0', '1', '2', '3', '4', '5', '6', '7', '8', '9', 'A', 'B', 'C', 'D', 'E', 'F'};

void bin_to_hex(uint8_t inp, uint8_t res[2])
{
    res[1] = bin_to_hex_table[inp & 0xf];
    800002c8:	00f57613          	andi	a2,a0,15
    800002cc:	00003697          	auipc	a3,0x3
    800002d0:	dac68693          	addi	a3,a3,-596 # 80003078 <bin_to_hex_table>
    800002d4:	9636                	add	a2,a2,a3
    800002d6:	00064603          	lbu	a2,0(a2)
    res[0] = bin_to_hex_table[(inp >> 4) & 0xf];
    800002da:	8111                	srli	a0,a0,0x4
    res[1] = bin_to_hex_table[inp & 0xf];
    800002dc:	00c580a3          	sb	a2,1(a1)
    res[0] = bin_to_hex_table[(inp >> 4) & 0xf];
    800002e0:	9536                	add	a0,a0,a3
    800002e2:	00054503          	lbu	a0,0(a0)
    800002e6:	00a58023          	sb	a0,0(a1)
    return;
    800002ea:	8082                	ret

00000000800002ec <print_uart_int>:
}

void print_uart_int(uint32_t addr)
{
    800002ec:	470d                	li	a4,3
    800002ee:	100005b7          	lui	a1,0x10000
    800002f2:	00003617          	auipc	a2,0x3
    800002f6:	d8660813          	addi	a6,a2,-634 # 80003078 <bin_to_hex_table>
    800002fa:	86ba                	mv	a3,a4
    int i;
    for (i = 3; i > -1; i--)
    {
        uint8_t cur = (addr >> (i * 8)) & 0xff;
    800002fc:	070e                	slli	a4,a4,0x3
    800002fe:	00e5573b          	srlw	a4,a0,a4
    res[1] = bin_to_hex_table[inp & 0xf];
    80000302:	00f77793          	andi	a5,a4,15
    res[0] = bin_to_hex_table[(inp >> 4) & 0xf];
    80000306:	1762                	slli	a4,a4,0x38
    res[1] = bin_to_hex_table[inp & 0xf];
    80000308:	97c2                	add	a5,a5,a6
    res[0] = bin_to_hex_table[(inp >> 4) & 0xf];
    8000030a:	9371                	srli	a4,a4,0x3c
    8000030c:	00e80633          	add	a2,a6,a4
    res[1] = bin_to_hex_table[inp & 0xf];
    80000310:	0007c703          	lbu	a4,0(a5)
    res[0] = bin_to_hex_table[(inp >> 4) & 0xf];
    80000314:	00064783          	lbu	a5,0(a2)
    return *(volatile uint8_t *)addr;
    80000318:	0145c603          	lbu	a2,20(a1) # 10000014 <UART0_BASE+0x14>
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    8000031c:	02067613          	andi	a2,a2,32
        while (is_transmit_empty() == 0) {};
    80000320:	de65                	beqz	a2,80000318 <print_uart_int+0x2c>
    *loc_addr = value;
    80000322:	00f58023          	sb	a5,0(a1)
    return *(volatile uint8_t *)addr;
    80000326:	0145c603          	lbu	a2,20(a1)
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    8000032a:	02067613          	andi	a2,a2,32
        while (is_transmit_empty() == 0) {};
    8000032e:	de65                	beqz	a2,80000326 <print_uart_int+0x3a>
    *loc_addr = value;
    80000330:	00e58023          	sb	a4,0(a1)
    for (i = 3; i > -1; i--)
    80000334:	fff6871b          	addiw	a4,a3,-1
    80000338:	f2e9                	bnez	a3,800002fa <print_uart_int+0xe>
        uint8_t hex[2];
        bin_to_hex(cur, hex);
        write_serial(hex[0]);
        write_serial(hex[1]);
    }
}
    8000033a:	8082                	ret

000000008000033c <print_uart_addr>:
//把一个64位地址按16个大写十六进制字符输出到串口
void print_uart_addr(uint64_t addr)
{
    8000033c:	471d                	li	a4,7
    8000033e:	100005b7          	lui	a1,0x10000
    80000342:	00003617          	auipc	a2,0x3
    80000346:	d3660813          	addi	a6,a2,-714 # 80003078 <bin_to_hex_table>
    8000034a:	86ba                	mv	a3,a4
    int i;
    for (i = 7; i > -1; i--)
    {
        uint8_t cur = (addr >> (i * 8)) & 0xff;
    8000034c:	070e                	slli	a4,a4,0x3
    8000034e:	00e55733          	srl	a4,a0,a4
    res[1] = bin_to_hex_table[inp & 0xf];
    80000352:	00f77793          	andi	a5,a4,15
    res[0] = bin_to_hex_table[(inp >> 4) & 0xf];
    80000356:	1762                	slli	a4,a4,0x38
    res[1] = bin_to_hex_table[inp & 0xf];
    80000358:	97c2                	add	a5,a5,a6
    res[0] = bin_to_hex_table[(inp >> 4) & 0xf];
    8000035a:	9371                	srli	a4,a4,0x3c
    8000035c:	00e80633          	add	a2,a6,a4
    res[1] = bin_to_hex_table[inp & 0xf];
    80000360:	0007c703          	lbu	a4,0(a5)
    res[0] = bin_to_hex_table[(inp >> 4) & 0xf];
    80000364:	00064783          	lbu	a5,0(a2)
    return *(volatile uint8_t *)addr;
    80000368:	0145c603          	lbu	a2,20(a1) # 10000014 <UART0_BASE+0x14>
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    8000036c:	02067613          	andi	a2,a2,32
        while (is_transmit_empty() == 0) {};
    80000370:	de65                	beqz	a2,80000368 <print_uart_addr+0x2c>
    *loc_addr = value;
    80000372:	00f58023          	sb	a5,0(a1)
    return *(volatile uint8_t *)addr;
    80000376:	0145c603          	lbu	a2,20(a1)
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    8000037a:	02067613          	andi	a2,a2,32
        while (is_transmit_empty() == 0) {};
    8000037e:	de65                	beqz	a2,80000376 <print_uart_addr+0x3a>
    *loc_addr = value;
    80000380:	00e58023          	sb	a4,0(a1)
    for (i = 7; i > -1; i--)
    80000384:	fff68713          	addi	a4,a3,-1
    80000388:	f2e9                	bnez	a3,8000034a <print_uart_addr+0xe>
        uint8_t hex[2];
        bin_to_hex(cur, hex);
        write_serial(hex[0]);
        write_serial(hex[1]);
    }
}
    8000038a:	8082                	ret

000000008000038c <print_uart_byte>:
    res[1] = bin_to_hex_table[inp & 0xf];
    8000038c:	00f57593          	andi	a1,a0,15
    80000390:	00003617          	auipc	a2,0x3
    res[0] = bin_to_hex_table[(inp >> 4) & 0xf];
    80000394:	8111                	srli	a0,a0,0x4
    res[1] = bin_to_hex_table[inp & 0xf];
    80000396:	ce860613          	addi	a2,a2,-792 # 80003078 <bin_to_hex_table>
    8000039a:	95b2                	add	a1,a1,a2
    res[0] = bin_to_hex_table[(inp >> 4) & 0xf];
    8000039c:	962a                	add	a2,a2,a0
    res[1] = bin_to_hex_table[inp & 0xf];
    8000039e:	0005c503          	lbu	a0,0(a1)
    res[0] = bin_to_hex_table[(inp >> 4) & 0xf];
    800003a2:	00064603          	lbu	a2,0(a2)
    800003a6:	100005b7          	lui	a1,0x10000
    return *(volatile uint8_t *)addr;
    800003aa:	0145c683          	lbu	a3,20(a1) # 10000014 <UART0_BASE+0x14>
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    800003ae:	0206f693          	andi	a3,a3,32
        while (is_transmit_empty() == 0) {};
    800003b2:	dee5                	beqz	a3,800003aa <print_uart_byte+0x1e>
    800003b4:	100006b7          	lui	a3,0x10000
    *loc_addr = value;
    800003b8:	00c68023          	sb	a2,0(a3) # 10000000 <UART0_BASE>
    return *(volatile uint8_t *)addr;
    800003bc:	0145c603          	lbu	a2,20(a1)
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    800003c0:	02067613          	andi	a2,a2,32
        while (is_transmit_empty() == 0) {};
    800003c4:	de65                	beqz	a2,800003bc <print_uart_byte+0x30>
    800003c6:	100005b7          	lui	a1,0x10000
    *loc_addr = value;
    800003ca:	00a58023          	sb	a0,0(a1) # 10000000 <UART0_BASE>
{
    uint8_t hex[2];
    bin_to_hex(byte, hex);
    write_serial(hex[0]);
    write_serial(hex[1]);
}
    800003ce:	8082                	ret

00000000800003d0 <main>:
// float golden[VLEN/32]={0.01962993f,0.19671424f,0.08201241f,0.04811186f,0.00819046f,0.00818966f,0.00553576f,0.14027424f,0.04858694f,0.07452876f,0.00476469f,0.21241336f,0.12256793f,0.01025998f,0.00908109f,0.00913865f};//,0.01011935f,0.02444698f,0.01686534f,0.00960609f,0.03463596f,0.00523547f,0.00964133f,0.01297375f,0.01857396f,0.06928197f,0.00666038f,0.02343940f,0.03204493f,0.00360847f,0.03404422f,0.00592735f};
// float diff_mem[VLEN/32]={0};
 float dst[N] = {0};
 float diff_mem[N] = {0};

int main(){
    800003d0:	7131                	addi	sp,sp,-192
    800003d2:	fd06                	sd	ra,184(sp)
    800003d4:	f922                	sd	s0,176(sp)
    800003d6:	f526                	sd	s1,168(sp)
    800003d8:	f14a                	sd	s2,160(sp)
    800003da:	ed4e                	sd	s3,152(sp)
    800003dc:	e952                	sd	s4,144(sp)
    800003de:	e556                	sd	s5,136(sp)
    800003e0:	e15a                	sd	s6,128(sp)
    800003e2:	fcde                	sd	s7,120(sp)
    800003e4:	f8e2                	sd	s8,112(sp)
    800003e6:	f4e6                	sd	s9,104(sp)
    800003e8:	f0ea                	sd	s10,96(sp)
    800003ea:	ecee                	sd	s11,88(sp)
    800003ec:	a8a2                	fsd	fs0,80(sp)
    800003ee:	a4a6                	fsd	fs1,72(sp)
    800003f0:	a0ca                	fsd	fs2,64(sp)
    800003f2:	bc4e                	fsd	fs3,56(sp)
    800003f4:	b852                	fsd	fs4,48(sp)
    800003f6:	100004b7          	lui	s1,0x10000
    800003fa:	08000513          	li	a0,128
    *loc_addr = value;
    800003fe:	00048223          	sb	zero,4(s1) # 10000004 <UART0_BASE+0x4>
    80000402:	00a48623          	sb	a0,12(s1)
    80000406:	456d                	li	a0,27
    80000408:	00a48023          	sb	a0,0(s1)
    8000040c:	450d                	li	a0,3
    8000040e:	00048223          	sb	zero,4(s1)
    80000412:	00a48623          	sb	a0,12(s1)
    80000416:	0c700513          	li	a0,199
    8000041a:	00a48423          	sb	a0,8(s1)
    8000041e:	02000513          	li	a0,32
    80000422:	00a48823          	sb	a0,16(s1)
    init_uart(CLOCK_FREQUENCY, UART_BITRATE);
    // 计算
    softmax_stable_rvv_fp32(dst,src,N);
    80000426:	00003517          	auipc	a0,0x3
    8000042a:	00002597          	auipc	a1,0x2
    8000042e:	d6250513          	addi	a0,a0,-670 # 80003188 <dst>
    80000432:	fc658593          	addi	a1,a1,-58 # 800023f0 <src>
    80000436:	0c800613          	li	a2,200
    8000043a:	e42a                	sd	a0,8(sp)
    8000043c:	00000097          	auipc	ra,0x0
    80000440:	4fa080e7          	jalr	1274(ra) # 80000936 <softmax_stable_rvv_fp32>
    80000444:	000f4537          	lui	a0,0xf4
    80000448:	24050513          	addi	a0,a0,576 # f4240 <putchar.buflen+0xf4200>
  for (unsigned i = 0; i < cycles; ++i) {
    8000044c:	357d                	addiw	a0,a0,-1
    asm volatile("nop");
    8000044e:	0001                	nop
  for (unsigned i = 0; i < cycles; ++i) {
    80000450:	fd75                	bnez	a0,8000044c <main+0x7c>
    80000452:	04300693          	li	a3,67
    80000456:	100005b7          	lui	a1,0x10000
    8000045a:	00002617          	auipc	a2,0x2
    8000045e:	6a060613          	addi	a2,a2,1696 # 80002afa <golden+0x3ea>
    80000462:	4751                	li	a4,20
    return *(volatile uint8_t *)addr;
    80000464:	0144c783          	lbu	a5,20(s1)
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    80000468:	0207f793          	andi	a5,a5,32
        while (is_transmit_empty() == 0) {};
    8000046c:	dfe5                	beqz	a5,80000464 <main+0x94>
    *loc_addr = value;
    8000046e:	00d58023          	sb	a3,0(a1) # 10000000 <UART0_BASE>
        ++cur;
    80000472:	0505                	addi	a0,a0,1
    while (*cur != '\0')
    80000474:	00a606b3          	add	a3,a2,a0
    80000478:	0006c683          	lbu	a3,0(a3)
    8000047c:	fee514e3          	bne	a0,a4,80000464 <main+0x94>
    80000480:	4501                	li	a0,0
    80000482:	06400693          	li	a3,100
    80000486:	100005b7          	lui	a1,0x10000
    8000048a:	00002617          	auipc	a2,0x2
    8000048e:	5f860613          	addi	a2,a2,1528 # 80002a82 <golden+0x372>
    80000492:	4725                	li	a4,9
    return *(volatile uint8_t *)addr;
    80000494:	0144c783          	lbu	a5,20(s1)
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    80000498:	0207f793          	andi	a5,a5,32
        while (is_transmit_empty() == 0) {};
    8000049c:	dfe5                	beqz	a5,80000494 <main+0xc4>
    *loc_addr = value;
    8000049e:	00d58023          	sb	a3,0(a1) # 10000000 <UART0_BASE>
        ++cur;
    800004a2:	0505                	addi	a0,a0,1
    while (*cur != '\0')
    800004a4:	00a606b3          	add	a3,a2,a0
    800004a8:	0006c683          	lbu	a3,0(a3)
    800004ac:	fee514e3          	bne	a0,a4,80000494 <main+0xc4>
    800004b0:	4281                	li	t0,0
    800004b2:	e802                	sd	zero,16(sp)
    800004b4:	f00009d3          	fmv.w.x	fs3,zero
    800004b8:	557d                	li	a0,-1
    800004ba:	ec2a                	sd	a0,24(sp)
    800004bc:	00002517          	auipc	a0,0x2
    800004c0:	10000437          	lui	s0,0x10000
    800004c4:	00002597          	auipc	a1,0x2
    800004c8:	4d95                	li	s11,5
    800004ca:	00002617          	auipc	a2,0x2
    800004ce:	00002697          	auipc	a3,0x2
    800004d2:	4c19                	li	s8,6
    800004d4:	00002717          	auipc	a4,0x2
    800004d8:	00002797          	auipc	a5,0x2
    800004dc:	ccccd837          	lui	a6,0xccccd
    800004e0:	25450513          	addi	a0,a0,596 # 80002710 <golden>
    800004e4:	e02a                	sd	a0,0(sp)
    800004e6:	59458d13          	addi	s10,a1,1428 # 80002a58 <golden+0x348>
    800004ea:	62660b13          	addi	s6,a2,1574 # 80002af0 <golden+0x3e0>
    800004ee:	5cc68913          	addi	s2,a3,1484 # 80002a9a <golden+0x38a>
    800004f2:	f1872a07          	flw	fs4,-232(a4) # 800023ec <handle_trap+0x50>
    800004f6:	5cd78c93          	addi	s9,a5,1485 # 80002aa5 <golden+0x395>
    800004fa:	ccd80993          	addi	s3,a6,-819 # ffffffffcccccccd <__global_pointer$+0xffffffff4ccc9345>
    800004fe:	1982                	slli	s3,s3,0x20
    80000500:	02010a13          	addi	s4,sp,32
    80000504:	4ba9                	li	s7,10
    80000506:	433d                	li	t1,15
    80000508:	213987d3          	fmv.s	fa5,fs3
        float d = f_abs(got[i] - ref[i]);
    8000050c:	00229593          	slli	a1,t0,0x2
    80000510:	6822                	ld	a6,8(sp)
    80000512:	982e                	add	a6,a6,a1
    80000514:	6502                	ld	a0,0(sp)
    80000516:	95aa                	add	a1,a1,a0
    80000518:	00082707          	flw	fa4,0(a6)
    8000051c:	0005a907          	flw	fs2,0(a1)
    return *(volatile uint8_t *)addr;
    80000520:	0144c583          	lbu	a1,20(s1)
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    80000524:	0205f593          	andi	a1,a1,32
    80000528:	dde5                	beqz	a1,80000520 <main+0x150>
    *loc_addr = value;
    8000052a:	06900513          	li	a0,105
    8000052e:	00a40023          	sb	a0,0(s0) # 10000000 <UART0_BASE>
    return *(volatile uint8_t *)addr;
    80000532:	0144c583          	lbu	a1,20(s1)
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    80000536:	0205f593          	andi	a1,a1,32
    8000053a:	dde5                	beqz	a1,80000532 <main+0x162>
    8000053c:	092774d3          	fsub.s	fs1,fa4,fs2
static float f_abs(float x){ return x < 0 ? -x : x; }
    80000540:	a13495d3          	flt.s	a1,fs1,fs3
    80000544:	c199                	beqz	a1,8000054a <main+0x17a>
    80000546:	209494d3          	fneg.s	fs1,fs1
        if (d > max_err) { max_err = d; max_idx = i; }
    8000054a:	a0979653          	flt.s	a2,fa5,fs1
    8000054e:	20948453          	fmv.s	fs0,fs1
    80000552:	8896                	mv	a7,t0
    80000554:	e601                	bnez	a2,8000055c <main+0x18c>
    80000556:	20f78453          	fmv.s	fs0,fa5
    8000055a:	68e2                	ld	a7,24(sp)
    *loc_addr = value;
    8000055c:	05b00513          	li	a0,91
    80000560:	00a40023          	sb	a0,0(s0)
    80000564:	04028e63          	beqz	t0,800005c0 <main+0x1f0>
    80000568:	4601                	li	a2,0
    8000056a:	8796                	mv	a5,t0
    8000056c:	853e                	mv	a0,a5
    8000056e:	8732                	mv	a4,a2
    while (v && i < (int)sizeof(buf)) { buf[i++] = (char)('0' + (v % 10)); v /= 10; }
    80000570:	0007859b          	sext.w	a1,a5
    80000574:	02079613          	slli	a2,a5,0x20
    80000578:	033636b3          	mulhu	a3,a2,s3
    8000057c:	0236d793          	srli	a5,a3,0x23
    80000580:	00179613          	slli	a2,a5,0x1
    80000584:	00379693          	slli	a3,a5,0x3
    80000588:	96b2                	add	a3,a3,a2
    8000058a:	00170613          	addi	a2,a4,1
    8000058e:	8d15                	sub	a0,a0,a3
    80000590:	03056513          	ori	a0,a0,48
    80000594:	00ea06b3          	add	a3,s4,a4
    80000598:	00a68023          	sb	a0,0(a3)
    8000059c:	0175e463          	bltu	a1,s7,800005a4 <main+0x1d4>
    800005a0:	fc6766e3          	bltu	a4,t1,8000056c <main+0x19c>
    while (i--) uart_putc(buf[i]);
    800005a4:	167d                	addi	a2,a2,-1
    800005a6:	00ca0533          	add	a0,s4,a2
    800005aa:	00054683          	lbu	a3,0(a0)
    return *(volatile uint8_t *)addr;
    800005ae:	0144c503          	lbu	a0,20(s1)
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    800005b2:	02057513          	andi	a0,a0,32
    800005b6:	dd65                	beqz	a0,800005ae <main+0x1de>
    *loc_addr = value;
    800005b8:	00d40023          	sb	a3,0(s0)
    800005bc:	f665                	bnez	a2,800005a4 <main+0x1d4>
    800005be:	a811                	j	800005d2 <main+0x202>
    return *(volatile uint8_t *)addr;
    800005c0:	0144c603          	lbu	a2,20(s1)
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    800005c4:	02067613          	andi	a2,a2,32
        while (is_transmit_empty() == 0) {};
    800005c8:	de65                	beqz	a2,800005c0 <main+0x1f0>
    *loc_addr = value;
    800005ca:	03000513          	li	a0,48
    800005ce:	00a40023          	sb	a0,0(s0)
    800005d2:	2881                	sext.w	a7,a7
    800005d4:	ec46                	sd	a7,24(sp)
    return *(volatile uint8_t *)addr;
    800005d6:	0144c503          	lbu	a0,20(s1)
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    800005da:	02057513          	andi	a0,a0,32
        while (is_transmit_empty() == 0) {};
    800005de:	dd65                	beqz	a0,800005d6 <main+0x206>
    *loc_addr = value;
    800005e0:	05d00513          	li	a0,93
    800005e4:	00a40023          	sb	a0,0(s0)
    return *(volatile uint8_t *)addr;
    800005e8:	0144c503          	lbu	a0,20(s1)
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    800005ec:	02057513          	andi	a0,a0,32
        while (is_transmit_empty() == 0) {};
    800005f0:	dd65                	beqz	a0,800005e8 <main+0x218>
    800005f2:	4581                	li	a1,0
    *loc_addr = value;
    800005f4:	03d00513          	li	a0,61
    800005f8:	00a40023          	sb	a0,0(s0)
    800005fc:	02000613          	li	a2,32
    return *(volatile uint8_t *)addr;
    80000600:	0144c503          	lbu	a0,20(s1)
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    80000604:	02057513          	andi	a0,a0,32
        while (is_transmit_empty() == 0) {};
    80000608:	dd65                	beqz	a0,80000600 <main+0x230>
    *loc_addr = value;
    8000060a:	00c40023          	sb	a2,0(s0)
        ++cur;
    8000060e:	0585                	addi	a1,a1,1
    while (*cur != '\0')
    80000610:	00bd0533          	add	a0,s10,a1
    80000614:	00054603          	lbu	a2,0(a0)
    80000618:	ffb594e3          	bne	a1,s11,80000600 <main+0x230>
    8000061c:	8a96                	mv	s5,t0
        print_uart(" got=");  print_float_fixed3(got[i]);
    8000061e:	00082507          	flw	fa0,0(a6)
    80000622:	00001097          	auipc	ra,0x1
    80000626:	9fa080e7          	jalr	-1542(ra) # 8000101c <print_float_fixed3>
    8000062a:	4501                	li	a0,0
    8000062c:	02000593          	li	a1,32
    return *(volatile uint8_t *)addr;
    80000630:	0144c603          	lbu	a2,20(s1)
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    80000634:	02067613          	andi	a2,a2,32
        while (is_transmit_empty() == 0) {};
    80000638:	de65                	beqz	a2,80000630 <main+0x260>
    *loc_addr = value;
    8000063a:	00b40023          	sb	a1,0(s0)
        ++cur;
    8000063e:	0505                	addi	a0,a0,1
    while (*cur != '\0')
    80000640:	00ab05b3          	add	a1,s6,a0
    80000644:	0005c583          	lbu	a1,0(a1)
    80000648:	ffb514e3          	bne	a0,s11,80000630 <main+0x260>
        print_uart(" ref=");  print_float_fixed3(ref[i]);
    8000064c:	21290553          	fmv.s	fa0,fs2
    80000650:	00001097          	auipc	ra,0x1
    80000654:	9cc080e7          	jalr	-1588(ra) # 8000101c <print_float_fixed3>
    80000658:	4501                	li	a0,0
    8000065a:	02000593          	li	a1,32
    return *(volatile uint8_t *)addr;
    8000065e:	0144c603          	lbu	a2,20(s1)
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    80000662:	02067613          	andi	a2,a2,32
        while (is_transmit_empty() == 0) {};
    80000666:	de65                	beqz	a2,8000065e <main+0x28e>
    *loc_addr = value;
    80000668:	00b40023          	sb	a1,0(s0)
        ++cur;
    8000066c:	0505                	addi	a0,a0,1
    while (*cur != '\0')
    8000066e:	00a905b3          	add	a1,s2,a0
    80000672:	0005c583          	lbu	a1,0(a1)
    80000676:	ff8514e3          	bne	a0,s8,8000065e <main+0x28e>
        print_uart(" diff="); print_float_fixed3(d);
    8000067a:	20948553          	fmv.s	fa0,fs1
    8000067e:	00001097          	auipc	ra,0x1
    80000682:	99e080e7          	jalr	-1634(ra) # 8000101c <print_float_fixed3>
        if (d > tol) { print_uart(" FAIL"); ++mism; }
    80000686:	a09a1553          	flt.s	a0,fs4,fs1
    8000068a:	c905                	beqz	a0,800006ba <main+0x2ea>
    8000068c:	4501                	li	a0,0
    8000068e:	02000593          	li	a1,32
    80000692:	82d6                	mv	t0,s5
    80000694:	433d                	li	t1,15
    return *(volatile uint8_t *)addr;
    80000696:	0144c603          	lbu	a2,20(s1)
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    8000069a:	02067613          	andi	a2,a2,32
        while (is_transmit_empty() == 0) {};
    8000069e:	de65                	beqz	a2,80000696 <main+0x2c6>
    *loc_addr = value;
    800006a0:	00b40023          	sb	a1,0(s0)
        ++cur;
    800006a4:	0505                	addi	a0,a0,1
    while (*cur != '\0')
    800006a6:	00ac85b3          	add	a1,s9,a0
    800006aa:	0005c583          	lbu	a1,0(a1)
    800006ae:	ffb514e3          	bne	a0,s11,80000696 <main+0x2c6>
    800006b2:	6542                	ld	a0,16(sp)
    800006b4:	2505                	addiw	a0,a0,1
    800006b6:	e82a                	sd	a0,16(sp)
    800006b8:	a03d                	j	800006e6 <main+0x316>
    800006ba:	02000593          	li	a1,32
    800006be:	82d6                	mv	t0,s5
    800006c0:	468d                	li	a3,3
    800006c2:	433d                	li	t1,15
    return *(volatile uint8_t *)addr;
    800006c4:	0144c603          	lbu	a2,20(s1)
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    800006c8:	02067613          	andi	a2,a2,32
    800006cc:	de65                	beqz	a2,800006c4 <main+0x2f4>
    *loc_addr = value;
    800006ce:	00b40023          	sb	a1,0(s0)
        ++cur;
    800006d2:	0505                	addi	a0,a0,1
    while (*cur != '\0')
    800006d4:	00002597          	auipc	a1,0x2
    800006d8:	3b858593          	addi	a1,a1,952 # 80002a8c <golden+0x37c>
    800006dc:	95aa                	add	a1,a1,a0
    800006de:	0005c583          	lbu	a1,0(a1)
    800006e2:	fed511e3          	bne	a0,a3,800006c4 <main+0x2f4>
    800006e6:	4501                	li	a0,0
    800006e8:	4585                	li	a1,1
    800006ea:	4635                	li	a2,13
    return *(volatile uint8_t *)addr;
    800006ec:	0144c683          	lbu	a3,20(s1)
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    800006f0:	0206f693          	andi	a3,a3,32
        while (is_transmit_empty() == 0) {};
    800006f4:	dee5                	beqz	a3,800006ec <main+0x31c>
    *loc_addr = value;
    800006f6:	00c40023          	sb	a2,0(s0)
    while (*cur != '\0')
    800006fa:	00002a97          	auipc	s5,0x2
    800006fe:	3b1a8a93          	addi	s5,s5,945 # 80002aab <golden+0x39b>
    80000702:	95d6                	add	a1,a1,s5
    80000704:	0005c603          	lbu	a2,0(a1)
    80000708:	4589                	li	a1,2
    8000070a:	00157693          	andi	a3,a0,1
    8000070e:	4505                	li	a0,1
    80000710:	def1                	beqz	a3,800006ec <main+0x31c>
    for (int i = 0; i < n; ++i) {
    80000712:	0285                	addi	t0,t0,1
    80000714:	208407d3          	fmv.s	fa5,fs0
    80000718:	0c800513          	li	a0,200
    8000071c:	dea298e3          	bne	t0,a0,8000050c <main+0x13c>
    80000720:	4501                	li	a0,0
    80000722:	07300693          	li	a3,115
    80000726:	100005b7          	lui	a1,0x10000
    8000072a:	00002617          	auipc	a2,0x2
    8000072e:	3ac60613          	addi	a2,a2,940 # 80002ad6 <golden+0x3c6>
    80000732:	4451                	li	s0,20
    80000734:	62e2                	ld	t0,24(sp)
    80000736:	6742                	ld	a4,16(sp)
    return *(volatile uint8_t *)addr;
    80000738:	0144c783          	lbu	a5,20(s1)
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    8000073c:	0207f793          	andi	a5,a5,32
        while (is_transmit_empty() == 0) {};
    80000740:	dfe5                	beqz	a5,80000738 <main+0x368>
    *loc_addr = value;
    80000742:	00d58023          	sb	a3,0(a1) # 10000000 <UART0_BASE>
        ++cur;
    80000746:	0505                	addi	a0,a0,1
    while (*cur != '\0')
    80000748:	00a606b3          	add	a3,a2,a0
    8000074c:	0006c683          	lbu	a3,0(a3)
    80000750:	fe8514e3          	bne	a0,s0,80000738 <main+0x368>
    if (v == 0) { uart_putc('0'); return; }
    80000754:	c749                	beqz	a4,800007de <main+0x40e>
    if (v < 0) { uart_putc('-'); v = -v; }
    80000756:	00075f63          	bgez	a4,80000774 <main+0x3a4>
    return *(volatile uint8_t *)addr;
    8000075a:	0144c503          	lbu	a0,20(s1)
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    8000075e:	02057513          	andi	a0,a0,32
        while (is_transmit_empty() == 0) {};
    80000762:	dd65                	beqz	a0,8000075a <main+0x38a>
    80000764:	10000537          	lui	a0,0x10000
    80000768:	02d00593          	li	a1,45
    *loc_addr = value;
    8000076c:	00b50023          	sb	a1,0(a0) # 10000000 <UART0_BASE>
    80000770:	40e0073b          	negw	a4,a4
    80000774:	4501                	li	a0,0
    80000776:	ccccd6b7          	lui	a3,0xccccd
    8000077a:	02010813          	addi	a6,sp,32
    8000077e:	48a9                	li	a7,10
    80000780:	ccd68693          	addi	a3,a3,-819 # ffffffffcccccccd <__global_pointer$+0xffffffff4ccc9345>
    80000784:	1682                	slli	a3,a3,0x20
    80000786:	433d                	li	t1,15
    80000788:	843a                	mv	s0,a4
    8000078a:	87aa                	mv	a5,a0
    while (v && i < (int)sizeof(buf)) { buf[i++] = (char)('0' + (v % 10)); v /= 10; }
    8000078c:	02071593          	slli	a1,a4,0x20
    80000790:	0505                	addi	a0,a0,1
    80000792:	02d5b5b3          	mulhu	a1,a1,a3
    80000796:	0235d713          	srli	a4,a1,0x23
    8000079a:	00171593          	slli	a1,a4,0x1
    8000079e:	00371613          	slli	a2,a4,0x3
    800007a2:	95b2                	add	a1,a1,a2
    800007a4:	40b405b3          	sub	a1,s0,a1
    800007a8:	0305e593          	ori	a1,a1,48
    800007ac:	00f80633          	add	a2,a6,a5
    800007b0:	00b60023          	sb	a1,0(a2)
    800007b4:	01146463          	bltu	s0,a7,800007bc <main+0x3ec>
    800007b8:	fc67e8e3          	bltu	a5,t1,80000788 <main+0x3b8>
    800007bc:	100c                	addi	a1,sp,32
    800007be:	10000637          	lui	a2,0x10000
    while (i--) uart_putc(buf[i]);
    800007c2:	157d                	addi	a0,a0,-1
    800007c4:	00a586b3          	add	a3,a1,a0
    800007c8:	0006c683          	lbu	a3,0(a3)
    return *(volatile uint8_t *)addr;
    800007cc:	0144c703          	lbu	a4,20(s1)
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    800007d0:	02077713          	andi	a4,a4,32
        while (is_transmit_empty() == 0) {};
    800007d4:	df65                	beqz	a4,800007cc <main+0x3fc>
    *loc_addr = value;
    800007d6:	00d60023          	sb	a3,0(a2) # 10000000 <UART0_BASE>
    800007da:	f565                	bnez	a0,800007c2 <main+0x3f2>
    800007dc:	a821                	j	800007f4 <main+0x424>
    return *(volatile uint8_t *)addr;
    800007de:	0144c503          	lbu	a0,20(s1)
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    800007e2:	02057513          	andi	a0,a0,32
        while (is_transmit_empty() == 0) {};
    800007e6:	dd65                	beqz	a0,800007de <main+0x40e>
    800007e8:	10000537          	lui	a0,0x10000
    800007ec:	03000593          	li	a1,48
    *loc_addr = value;
    800007f0:	00b50023          	sb	a1,0(a0) # 10000000 <UART0_BASE>
    800007f4:	4501                	li	a0,0
    800007f6:	02000693          	li	a3,32
    800007fa:	100005b7          	lui	a1,0x10000
    800007fe:	00002617          	auipc	a2,0x2
    80000802:	29260613          	addi	a2,a2,658 # 80002a90 <golden+0x380>
    80000806:	4725                	li	a4,9
    return *(volatile uint8_t *)addr;
    80000808:	0144c783          	lbu	a5,20(s1)
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    8000080c:	0207f793          	andi	a5,a5,32
        while (is_transmit_empty() == 0) {};
    80000810:	dfe5                	beqz	a5,80000808 <main+0x438>
    *loc_addr = value;
    80000812:	00d58023          	sb	a3,0(a1) # 10000000 <UART0_BASE>
        ++cur;
    80000816:	0505                	addi	a0,a0,1
    while (*cur != '\0')
    80000818:	00a606b3          	add	a3,a2,a0
    8000081c:	0006c683          	lbu	a3,0(a3)
    80000820:	fee514e3          	bne	a0,a4,80000808 <main+0x438>
    if (v == 0) { uart_putc('0'); return; }
    80000824:	08028663          	beqz	t0,800008b0 <main+0x4e0>
    if (v < 0) { uart_putc('-'); v = -v; }
    80000828:	0002df63          	bgez	t0,80000846 <main+0x476>
    return *(volatile uint8_t *)addr;
    8000082c:	0144c503          	lbu	a0,20(s1)
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    80000830:	02057513          	andi	a0,a0,32
        while (is_transmit_empty() == 0) {};
    80000834:	dd65                	beqz	a0,8000082c <main+0x45c>
    80000836:	10000537          	lui	a0,0x10000
    8000083a:	02d00593          	li	a1,45
    *loc_addr = value;
    8000083e:	00b50023          	sb	a1,0(a0) # 10000000 <UART0_BASE>
    80000842:	405002bb          	negw	t0,t0
    80000846:	4501                	li	a0,0
    80000848:	ccccd6b7          	lui	a3,0xccccd
    8000084c:	02010813          	addi	a6,sp,32
    80000850:	48a9                	li	a7,10
    80000852:	ccd68693          	addi	a3,a3,-819 # ffffffffcccccccd <__global_pointer$+0xffffffff4ccc9345>
    80000856:	1682                	slli	a3,a3,0x20
    80000858:	473d                	li	a4,15
    8000085a:	8416                	mv	s0,t0
    8000085c:	87aa                	mv	a5,a0
    while (v && i < (int)sizeof(buf)) { buf[i++] = (char)('0' + (v % 10)); v /= 10; }
    8000085e:	02029593          	slli	a1,t0,0x20
    80000862:	0505                	addi	a0,a0,1
    80000864:	02d5b5b3          	mulhu	a1,a1,a3
    80000868:	0235d293          	srli	t0,a1,0x23
    8000086c:	00129593          	slli	a1,t0,0x1
    80000870:	00329613          	slli	a2,t0,0x3
    80000874:	95b2                	add	a1,a1,a2
    80000876:	40b405b3          	sub	a1,s0,a1
    8000087a:	0305e593          	ori	a1,a1,48
    8000087e:	00f80633          	add	a2,a6,a5
    80000882:	00b60023          	sb	a1,0(a2)
    80000886:	01146463          	bltu	s0,a7,8000088e <main+0x4be>
    8000088a:	fce7e8e3          	bltu	a5,a4,8000085a <main+0x48a>
    8000088e:	100c                	addi	a1,sp,32
    80000890:	10000637          	lui	a2,0x10000
    while (i--) uart_putc(buf[i]);
    80000894:	157d                	addi	a0,a0,-1
    80000896:	00a586b3          	add	a3,a1,a0
    8000089a:	0006c683          	lbu	a3,0(a3)
    return *(volatile uint8_t *)addr;
    8000089e:	0144c703          	lbu	a4,20(s1)
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    800008a2:	02077713          	andi	a4,a4,32
        while (is_transmit_empty() == 0) {};
    800008a6:	df65                	beqz	a4,8000089e <main+0x4ce>
    *loc_addr = value;
    800008a8:	00d60023          	sb	a3,0(a2) # 10000000 <UART0_BASE>
    800008ac:	f565                	bnez	a0,80000894 <main+0x4c4>
    800008ae:	a821                	j	800008c6 <main+0x4f6>
    return *(volatile uint8_t *)addr;
    800008b0:	0144c503          	lbu	a0,20(s1)
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    800008b4:	02057513          	andi	a0,a0,32
        while (is_transmit_empty() == 0) {};
    800008b8:	dd65                	beqz	a0,800008b0 <main+0x4e0>
    800008ba:	10000537          	lui	a0,0x10000
    800008be:	03000593          	li	a1,48
    *loc_addr = value;
    800008c2:	00b50023          	sb	a1,0(a0) # 10000000 <UART0_BASE>
    return *(volatile uint8_t *)addr;
    800008c6:	0144c503          	lbu	a0,20(s1)
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    800008ca:	02057513          	andi	a0,a0,32
        while (is_transmit_empty() == 0) {};
    800008ce:	dd65                	beqz	a0,800008c6 <main+0x4f6>
    800008d0:	10000437          	lui	s0,0x10000
    800008d4:	03d00513          	li	a0,61
    *loc_addr = value;
    800008d8:	00a40023          	sb	a0,0(s0) # 10000000 <UART0_BASE>
    print_float_fixed3(max_err);
    800008dc:	20840553          	fmv.s	fa0,fs0
    800008e0:	00000097          	auipc	ra,0x0
    800008e4:	73c080e7          	jalr	1852(ra) # 8000101c <print_float_fixed3>
    800008e8:	4501                	li	a0,0
    800008ea:	4585                	li	a1,1
    800008ec:	4635                	li	a2,13
    return *(volatile uint8_t *)addr;
    800008ee:	0144c683          	lbu	a3,20(s1)
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    800008f2:	0206f693          	andi	a3,a3,32
        while (is_transmit_empty() == 0) {};
    800008f6:	dee5                	beqz	a3,800008ee <main+0x51e>
    *loc_addr = value;
    800008f8:	00c40023          	sb	a2,0(s0)
    while (*cur != '\0')
    800008fc:	95d6                	add	a1,a1,s5
    800008fe:	0005c603          	lbu	a2,0(a1)
    80000902:	4589                	li	a1,2
    80000904:	00157693          	andi	a3,a0,1
    80000908:	4505                	li	a0,1
    8000090a:	d2f5                	beqz	a3,800008ee <main+0x51e>

    // 对比 golden（容差 1e-3）
    print_uart("Compare vs golden:\r\n");
    compare_and_print(dst, golden, N, 1e-3f);

    return 0;
    8000090c:	4501                	li	a0,0
    8000090e:	70ea                	ld	ra,184(sp)
    80000910:	744a                	ld	s0,176(sp)
    80000912:	74aa                	ld	s1,168(sp)
    80000914:	790a                	ld	s2,160(sp)
    80000916:	69ea                	ld	s3,152(sp)
    80000918:	6a4a                	ld	s4,144(sp)
    8000091a:	6aaa                	ld	s5,136(sp)
    8000091c:	6b0a                	ld	s6,128(sp)
    8000091e:	7be6                	ld	s7,120(sp)
    80000920:	7c46                	ld	s8,112(sp)
    80000922:	7ca6                	ld	s9,104(sp)
    80000924:	7d06                	ld	s10,96(sp)
    80000926:	6de6                	ld	s11,88(sp)
    80000928:	2446                	fld	fs0,80(sp)
    8000092a:	24a6                	fld	fs1,72(sp)
    8000092c:	2906                	fld	fs2,64(sp)
    8000092e:	39e2                	fld	fs3,56(sp)
    80000930:	3a42                	fld	fs4,48(sp)
    80000932:	6129                	addi	sp,sp,192
    80000934:	8082                	ret

0000000080000936 <softmax_stable_rvv_fp32>:
        print_uart("\r\n");
    }
}
// 完全避免标量浮点寄存器的版本
void softmax_stable_rvv_fp32(float* dst, float* src, size_t n)
{
    80000936:	7131                	addi	sp,sp,-192
    80000938:	fd06                	sd	ra,184(sp)
    8000093a:	f922                	sd	s0,176(sp)
    8000093c:	f526                	sd	s1,168(sp)
    8000093e:	f14a                	sd	s2,160(sp)
    80000940:	ed4e                	sd	s3,152(sp)
    80000942:	e952                	sd	s4,144(sp)
    80000944:	e556                	sd	s5,136(sp)
    80000946:	e15a                	sd	s6,128(sp)
    80000948:	fcde                	sd	s7,120(sp)
    8000094a:	f8e2                	sd	s8,112(sp)
    8000094c:	f4e6                	sd	s9,104(sp)
    8000094e:	f0ea                	sd	s10,96(sp)
    80000950:	ecee                	sd	s11,88(sp)
    80000952:	c4010113          	addi	sp,sp,-960
    80000956:	89b2                	mv	s3,a2
    80000958:	8a2e                	mv	s4,a1
    8000095a:	892a                	mv	s2,a0
    8000095c:	10000437          	lui	s0,0x10000
    const size_t vlmax = __riscv_vsetvlmax_e32m1(); 
    80000960:	0d007557          	vsetvli	a0,zero,e32,m1,ta,ma
    80000964:	ff800837          	lui	a6,0xff800
    80000968:	3fb8b8b7          	lui	a7,0x3fb8b
    8000096c:	388012b7          	lui	t0,0x38801
    80000970:	3e2ab6b7          	lui	a3,0x3e2ab
    80000974:	3d2ab737          	lui	a4,0x3d2ab
    80000978:	3c0897b7          	lui	a5,0x3c089
    8000097c:	3ab614b7          	lui	s1,0x3ab61
    80000980:	3a117537          	lui	a0,0x3a117
    80000984:	3926f5b7          	lui	a1,0x3926f
    80000988:	322bd637          	lui	a2,0x322bd
    const uint32_t C7 = 0x3A1175D4u; // 1/5040
    const uint32_t C8 = 0x3926ED8Eu; // 1/40320

    // 预构建常量向量（用 vlmax，后续算子用当前 vl，只会影响前 vl 个元素）
    vfloat32m1_t vzero   = __riscv_vreinterpret_v_u32m1_f32m1(__riscv_vmv_v_x_u32m1(0u,        vlmax));
    vfloat32m1_t vnegInf = __riscv_vreinterpret_v_u32m1_f32m1(__riscv_vmv_v_x_u32m1(BITS_NEG_INF, vlmax));
    8000098c:	5e084457          	vmv.v.x	v8,a6
    80000990:	a3b88c13          	addi	s8,a7,-1477 # 3fb8aa3b <UART0_BASE+0x2fb8aa3b>
    80000994:	c0028b93          	addi	s7,t0,-1024 # 38800c00 <UART0_BASE+0x28800c00>
    80000998:	aab68b13          	addi	s6,a3,-1365 # 3e2aaaab <UART0_BASE+0x2e2aaaab>
    8000099c:	aab70693          	addi	a3,a4,-1365 # 3d2aaaab <UART0_BASE+0x2d2aaaab>
    800009a0:	f036                	sd	a3,32(sp)
    800009a2:	88978693          	addi	a3,a5,-1911 # 3c088889 <UART0_BASE+0x2c088889>
    800009a6:	ec36                	sd	a3,24(sp)
    800009a8:	b6148f13          	addi	t5,s1,-1183 # 3ab60b61 <UART0_BASE+0x2ab60b61>
    800009ac:	5d450f93          	addi	t6,a0,1492 # 3a1175d4 <UART0_BASE+0x2a1175d4>
    800009b0:	d8e58513          	addi	a0,a1,-626 # 3926ed8e <UART0_BASE+0x2926ed8e>
    800009b4:	e82a                	sd	a0,16(sp)
    800009b6:	c7760513          	addi	a0,a2,-905 # 322bcc77 <UART0_BASE+0x222bcc77>
    800009ba:	f42a                	sd	a0,40(sp)
    800009bc:	00002a97          	auipc	s5,0x2
    800009c0:	0efa8a93          	addi	s5,s5,239 # 80002aab <golden+0x39b>
    800009c4:	5e0404d7          	vmv.v.v	v9,v8
    // }

    // Pass-1: 求全局最大值 max_x
    float* src_orig = src; // 保存原始指针
    size_t avl = n;
    while (avl > 0) {
    800009c8:	0e098863          	beqz	s3,80000ab8 <softmax_stable_rvv_fp32+0x182>
    800009cc:	00002517          	auipc	a0,0x2
    800009d0:	43d1                	li	t2,20
    800009d2:	03000c93          	li	s9,48
    800009d6:	4e09                	li	t3,2
    800009d8:	ccccd6b7          	lui	a3,0xccccd
    800009dc:	183c                	addi	a5,sp,56
    800009de:	4d29                	li	s10,10
    800009e0:	0a150593          	addi	a1,a0,161 # 80002a6d <golden+0x35d>
    800009e4:	ccd68693          	addi	a3,a3,-819 # ffffffffcccccccd <__global_pointer$+0xffffffff4ccc9345>
    800009e8:	1682                	slli	a3,a3,0x20
    800009ea:	42bd                	li	t0,15
    800009ec:	8dd2                	mv	s11,s4
    800009ee:	80ce                	mv	ra,s3
    800009f0:	9e8034d7          	vmv1r.v	v9,v8
    800009f4:	4501                	li	a0,0
    800009f6:	05b00493          	li	s1,91
    return *(volatile uint8_t *)addr;
    800009fa:	01444603          	lbu	a2,20(s0) # 10000014 <UART0_BASE+0x14>
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    800009fe:	02067613          	andi	a2,a2,32
        while (is_transmit_empty() == 0) {};
    80000a02:	de65                	beqz	a2,800009fa <softmax_stable_rvv_fp32+0xc4>
    *loc_addr = value;
    80000a04:	00940023          	sb	s1,0(s0)
        ++cur;
    80000a08:	0505                	addi	a0,a0,1
    while (*cur != '\0')
    80000a0a:	00a58633          	add	a2,a1,a0
    80000a0e:	00064483          	lbu	s1,0(a2)
    80000a12:	fe7514e3          	bne	a0,t2,800009fa <softmax_stable_rvv_fp32+0xc4>
        size_t vl = __riscv_vsetvl_e32m1(avl);
    80000a16:	0d00f857          	vsetvli	a6,ra,e32,m1,ta,ma
    if (v == 0) { uart_putc('0'); return; }
    80000a1a:	04080e63          	beqz	a6,80000a76 <softmax_stable_rvv_fp32+0x140>
    80000a1e:	4881                	li	a7,0
    80000a20:	8642                	mv	a2,a6
    80000a22:	84b2                	mv	s1,a2
    80000a24:	8346                	mv	t1,a7
    while (v && i < (int)sizeof(buf)) { buf[i++] = (char)('0' + (v % 10)); v /= 10; }
    80000a26:	00060e9b          	sext.w	t4,a2
    80000a2a:	02061513          	slli	a0,a2,0x20
    80000a2e:	02d53533          	mulhu	a0,a0,a3
    80000a32:	02355613          	srli	a2,a0,0x23
    80000a36:	00161713          	slli	a4,a2,0x1
    80000a3a:	00361513          	slli	a0,a2,0x3
    80000a3e:	953a                	add	a0,a0,a4
    80000a40:	0885                	addi	a7,a7,1
    80000a42:	8c89                	sub	s1,s1,a0
    80000a44:	0304e513          	ori	a0,s1,48
    80000a48:	00678733          	add	a4,a5,t1
    80000a4c:	00a70023          	sb	a0,0(a4)
    80000a50:	01aee463          	bltu	t4,s10,80000a58 <softmax_stable_rvv_fp32+0x122>
    80000a54:	fc5367e3          	bltu	t1,t0,80000a22 <softmax_stable_rvv_fp32+0xec>
    while (i--) uart_putc(buf[i]);
    80000a58:	18fd                	addi	a7,a7,-1
    80000a5a:	01178533          	add	a0,a5,a7
    80000a5e:	00054503          	lbu	a0,0(a0)
    return *(volatile uint8_t *)addr;
    80000a62:	01444603          	lbu	a2,20(s0)
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    80000a66:	02067613          	andi	a2,a2,32
    80000a6a:	de65                	beqz	a2,80000a62 <softmax_stable_rvv_fp32+0x12c>
    *loc_addr = value;
    80000a6c:	00a40023          	sb	a0,0(s0)
    80000a70:	fe0894e3          	bnez	a7,80000a58 <softmax_stable_rvv_fp32+0x122>
    80000a74:	a801                	j	80000a84 <softmax_stable_rvv_fp32+0x14e>
    return *(volatile uint8_t *)addr;
    80000a76:	01444503          	lbu	a0,20(s0)
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    80000a7a:	02057513          	andi	a0,a0,32
        while (is_transmit_empty() == 0) {};
    80000a7e:	dd65                	beqz	a0,80000a76 <softmax_stable_rvv_fp32+0x140>
    *loc_addr = value;
    80000a80:	01940023          	sb	s9,0(s0)
    80000a84:	4501                	li	a0,0
    80000a86:	44b5                	li	s1,13
    return *(volatile uint8_t *)addr;
    80000a88:	01444603          	lbu	a2,20(s0)
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    80000a8c:	02067613          	andi	a2,a2,32
        while (is_transmit_empty() == 0) {};
    80000a90:	de65                	beqz	a2,80000a88 <softmax_stable_rvv_fp32+0x152>
    *loc_addr = value;
    80000a92:	00940023          	sb	s1,0(s0)
        ++cur;
    80000a96:	0505                	addi	a0,a0,1
    while (*cur != '\0')
    80000a98:	00aa8633          	add	a2,s5,a0
    80000a9c:	00064483          	lbu	s1,0(a2)
    80000aa0:	ffc514e3          	bne	a0,t3,80000a88 <softmax_stable_rvv_fp32+0x152>
        print_uart("[softmax] avl_max_x:");
        print_dec32((size_t)vl);
        print_uart("\r\n");
        vfloat32m1_t vx = __riscv_vle32_v_f32m1(src, vl);
    80000aa4:	020de507          	vle32.v	v10,(s11)
        vmax = __riscv_vfmax_vv_f32m1(vmax, vx, vl);
        avl -= vl;
    80000aa8:	410080b3          	sub	ra,ra,a6
        vmax = __riscv_vfmax_vv_f32m1(vmax, vx, vl);
    80000aac:	1a9514d7          	vfmax.vv	v9,v9,v10
        src += vl;
    80000ab0:	080a                	slli	a6,a6,0x2
    80000ab2:	9dc2                	add	s11,s11,a6
    while (avl > 0) {
    80000ab4:	f40090e3          	bnez	ra,800009f4 <softmax_stable_rvv_fp32+0xbe>
    80000ab8:	0d007557          	vsetvli	a0,zero,e32,m1,ta,ma
    80000abc:	5e0035d7          	vmv.v.i	v11,0
    80000ac0:	5e0c4657          	vmv.v.x	v12,s8
    80000ac4:	3f317537          	lui	a0,0x3f317
    80000ac8:	5e0546d7          	vmv.v.x	v13,a0
    80000acc:	5e0bc757          	vmv.v.x	v14,s7
    80000ad0:	3f800537          	lui	a0,0x3f800
    80000ad4:	5e0547d7          	vmv.v.x	v15,a0
    80000ad8:	3f000537          	lui	a0,0x3f000
    80000adc:	5e054857          	vmv.v.x	v16,a0
    80000ae0:	5e0b48d7          	vmv.v.x	v17,s6
    80000ae4:	7502                	ld	a0,32(sp)
    80000ae6:	5e054957          	vmv.v.x	v18,a0
    80000aea:	6562                	ld	a0,24(sp)
    80000aec:	5e0549d7          	vmv.v.x	v19,a0
    80000af0:	5e0f4a57          	vmv.v.x	v20,t5
    80000af4:	5e0fcad7          	vmv.v.x	v21,t6
    80000af8:	6542                	ld	a0,16(sp)
    80000afa:	5e054b57          	vmv.v.x	v22,a0
    80000afe:	40000537          	lui	a0,0x40000
    80000b02:	5e054557          	vmv.v.x	v10,a0
    80000b06:	0f88                	addi	a0,sp,976
    80000b08:	02850527          	vs1r.v	v10,(a0)
    80000b0c:	7522                	ld	a0,40(sp)
    80000b0e:	5e054557          	vmv.v.x	v10,a0
    80000b12:	0c88                	addi	a0,sp,592
    80000b14:	02850527          	vs1r.v	v10,(a0)
    }
    src = src_orig; // 重置源指针
    // reduce -> 单元素向量，元素0为 max_x
    vfloat32m1_t vmax1 = __riscv_vfredmax_vs_f32m1_f32m1(vmax, vnegInf, vlmax);
    80000b18:	1e941457          	vfredmax.vs	v8,v9,v8
    // final maximum reduction
    vfloat32m1_t vredmax = __riscv_vreinterpret_v_u32m1_f32m1(vneg_inf_int);
    vredmax = __riscv_vfredmax_vs_f32m1_f32m1(vmax, vredmax, vlmax);

    // 打印 max_x
    size_t vl = __riscv_vsetvl_e32m1(avl);
    80000b1c:	cd007057          	vsetivli	zero,0,e32,m1,ta,ma
    __riscv_vse32_v_f32m1((float*)&g_log_max_x, vredmax, vl);  // vse 先写回内存
    80000b20:	00002517          	auipc	a0,0x2
    80000b24:	000f45b7          	lui	a1,0xf4
    80000b28:	5a050c93          	addi	s9,a0,1440 # 800030c0 <g_log_max_x>
    80000b2c:	020ce427          	vse32.v	v8,(s9)
    80000b30:	24058513          	addi	a0,a1,576 # f4240 <putchar.buflen+0xf4200>
  for (unsigned i = 0; i < cycles; ++i) {
    80000b34:	357d                	addiw	a0,a0,-1
    asm volatile("nop");
    80000b36:	0001                	nop
  for (unsigned i = 0; i < cycles; ++i) {
    80000b38:	fd75                	bnez	a0,80000b34 <softmax_stable_rvv_fp32+0x1fe>
    80000b3a:	05b00613          	li	a2,91
    80000b3e:	100005b7          	lui	a1,0x10000
    80000b42:	00002b17          	auipc	s6,0x2
    80000b46:	f0bb0b13          	addi	s6,s6,-245 # 80002a4d <golden+0x33d>
    80000b4a:	46a9                	li	a3,10
    return *(volatile uint8_t *)addr;
    80000b4c:	01444703          	lbu	a4,20(s0)
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    80000b50:	02077713          	andi	a4,a4,32
        while (is_transmit_empty() == 0) {};
    80000b54:	df65                	beqz	a4,80000b4c <softmax_stable_rvv_fp32+0x216>
    *loc_addr = value;
    80000b56:	00c58023          	sb	a2,0(a1) # 10000000 <UART0_BASE>
        ++cur;
    80000b5a:	0505                	addi	a0,a0,1
    while (*cur != '\0')
    80000b5c:	00ab0633          	add	a2,s6,a0
    80000b60:	00064603          	lbu	a2,0(a2)
    80000b64:	fed514e3          	bne	a0,a3,80000b4c <softmax_stable_rvv_fp32+0x216>
    80000b68:	4501                	li	a0,0
    debug_delay_cycles(1000000);                                // 延时
    print_uart("[softmax] ");
    print_f32_scalar("max_x", (float)g_log_max_x);    
    80000b6a:	000ca507          	flw	fa0,0(s9)
    80000b6e:	06d00693          	li	a3,109
    80000b72:	100005b7          	lui	a1,0x10000
    80000b76:	00002617          	auipc	a2,0x2
    80000b7a:	ee860613          	addi	a2,a2,-280 # 80002a5e <golden+0x34e>
    80000b7e:	4715                	li	a4,5
    return *(volatile uint8_t *)addr;
    80000b80:	01444783          	lbu	a5,20(s0)
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    80000b84:	0207f793          	andi	a5,a5,32
        while (is_transmit_empty() == 0) {};
    80000b88:	dfe5                	beqz	a5,80000b80 <softmax_stable_rvv_fp32+0x24a>
    *loc_addr = value;
    80000b8a:	00d58023          	sb	a3,0(a1) # 10000000 <UART0_BASE>
        ++cur;
    80000b8e:	0505                	addi	a0,a0,1
    while (*cur != '\0')
    80000b90:	00a606b3          	add	a3,a2,a0
    80000b94:	0006c683          	lbu	a3,0(a3)
    80000b98:	fee514e3          	bne	a0,a4,80000b80 <softmax_stable_rvv_fp32+0x24a>
    80000b9c:	0888                	addi	a0,sp,80
    80000b9e:	02850427          	vs1r.v	v8,(a0)
    80000ba2:	0908                	addi	a0,sp,144
    80000ba4:	02850b27          	vs1r.v	v22,(a0)
    80000ba8:	0988                	addi	a0,sp,208
    80000baa:	02850aa7          	vs1r.v	v21,(a0)
    80000bae:	0a08                	addi	a0,sp,272
    80000bb0:	02850a27          	vs1r.v	v20,(a0)
    80000bb4:	0a88                	addi	a0,sp,336
    80000bb6:	028509a7          	vs1r.v	v19,(a0)
    80000bba:	0b08                	addi	a0,sp,400
    80000bbc:	02850927          	vs1r.v	v18,(a0)
    80000bc0:	0b88                	addi	a0,sp,464
    80000bc2:	028508a7          	vs1r.v	v17,(a0)
    80000bc6:	0c08                	addi	a0,sp,528
    80000bc8:	02850827          	vs1r.v	v16,(a0)
    80000bcc:	0d08                	addi	a0,sp,656
    80000bce:	028507a7          	vs1r.v	v15,(a0)
    80000bd2:	0d88                	addi	a0,sp,720
    80000bd4:	02850727          	vs1r.v	v14,(a0)
    80000bd8:	0e08                	addi	a0,sp,784
    80000bda:	028506a7          	vs1r.v	v13,(a0)
    80000bde:	0e88                	addi	a0,sp,848
    80000be0:	02850627          	vs1r.v	v12,(a0)
    80000be4:	0f08                	addi	a0,sp,912
    80000be6:	028505a7          	vs1r.v	v11,(a0)
    return *(volatile uint8_t *)addr;
    80000bea:	01444503          	lbu	a0,20(s0)
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    80000bee:	02057513          	andi	a0,a0,32
        while (is_transmit_empty() == 0) {};
    80000bf2:	dd65                	beqz	a0,80000bea <softmax_stable_rvv_fp32+0x2b4>
    80000bf4:	10000bb7          	lui	s7,0x10000
    80000bf8:	03d00513          	li	a0,61
    *loc_addr = value;
    80000bfc:	00ab8023          	sb	a0,0(s7) # 10000000 <UART0_BASE>
    print_float_fixed3(v); 
    80000c00:	00000097          	auipc	ra,0x0
    80000c04:	41c080e7          	jalr	1052(ra) # 8000101c <print_float_fixed3>
    80000c08:	4501                	li	a0,0
    80000c0a:	4585                	li	a1,1
    80000c0c:	4635                	li	a2,13
    80000c0e:	0f14                	addi	a3,sp,912
    80000c10:	02868687          	vl1r.v	v13,(a3)
    80000c14:	0e94                	addi	a3,sp,848
    80000c16:	02868707          	vl1r.v	v14,(a3)
    80000c1a:	0e14                	addi	a3,sp,784
    80000c1c:	02868787          	vl1r.v	v15,(a3)
    80000c20:	0d94                	addi	a3,sp,720
    80000c22:	02868807          	vl1r.v	v16,(a3)
    80000c26:	0d14                	addi	a3,sp,656
    80000c28:	02868887          	vl1r.v	v17,(a3)
    80000c2c:	0c14                	addi	a3,sp,528
    80000c2e:	02868907          	vl1r.v	v18,(a3)
    80000c32:	0b94                	addi	a3,sp,464
    80000c34:	02868987          	vl1r.v	v19,(a3)
    80000c38:	0b14                	addi	a3,sp,400
    80000c3a:	02868a07          	vl1r.v	v20,(a3)
    80000c3e:	0a94                	addi	a3,sp,336
    80000c40:	02868a87          	vl1r.v	v21,(a3)
    80000c44:	0a14                	addi	a3,sp,272
    80000c46:	02868b07          	vl1r.v	v22,(a3)
    80000c4a:	0994                	addi	a3,sp,208
    80000c4c:	02868b87          	vl1r.v	v23,(a3)
    80000c50:	0914                	addi	a3,sp,144
    80000c52:	02868c07          	vl1r.v	v24,(a3)
    80000c56:	0894                	addi	a3,sp,80
    80000c58:	02868c87          	vl1r.v	v25,(a3)
    return *(volatile uint8_t *)addr;
    80000c5c:	01444683          	lbu	a3,20(s0)
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    80000c60:	0206f693          	andi	a3,a3,32
        while (is_transmit_empty() == 0) {};
    80000c64:	dee5                	beqz	a3,80000c5c <softmax_stable_rvv_fp32+0x326>
    *loc_addr = value;
    80000c66:	00cb8023          	sb	a2,0(s7)
    while (*cur != '\0')
    80000c6a:	95d6                	add	a1,a1,s5
    80000c6c:	0005c603          	lbu	a2,0(a1)
    80000c70:	4589                	li	a1,2
    80000c72:	00157693          	andi	a3,a0,1
    80000c76:	4505                	li	a0,1
    80000c78:	d2f5                	beqz	a3,80000c5c <softmax_stable_rvv_fp32+0x326>
    80000c7a:	1848                	addi	a0,sp,52

    
    // 通过内存获取 max_x，避免标量浮点寄存器
    uint32_t max_x_bits[1];
    vuint32m1_t vredmax_int = __riscv_vreinterpret_v_f32m1_u32m1(vredmax);
    __riscv_vse32_v_u32m1(max_x_bits, vredmax_int, 1);
    80000c7c:	cd00f057          	vsetivli	zero,1,e32,m1,ta,ma
    80000c80:	02056ca7          	vse32.v	v25,(a0)

    // Pass-2: 计算 exp(x - max_x)，写入 dst，并累加求和（和保存在单元素向量 vsum1 中）
    vfloat32m1_t vsum1 = vzero;
    float* dst_orig = dst;
    size_t avl2 = n;
    while (avl2 > 0) {
    80000c84:	16098c63          	beqz	s3,80000dfc <softmax_stable_rvv_fp32+0x4c6>
    80000c88:	4281                	li	t0,0
    80000c8a:	100005b7          	lui	a1,0x10000
    80000c8e:	00002517          	auipc	a0,0x2
    80000c92:	4d3d                	li	s10,15
    80000c94:	03000813          	li	a6,48
    80000c98:	4f89                	li	t6,2
    80000c9a:	07f00893          	li	a7,127
    80000c9e:	cd00f057          	vsetivli	zero,1,e32,m1,ta,ma
    80000ca2:	ccccd6b7          	lui	a3,0xccccd
    80000ca6:	03810b93          	addi	s7,sp,56
    80000caa:	e2050d93          	addi	s11,a0,-480 # 80002aae <golden+0x39e>
    80000cae:	ccd68c13          	addi	s8,a3,-819 # ffffffffcccccccd <__global_pointer$+0xffffffff4ccc9345>
    80000cb2:	1c02                	slli	s8,s8,0x20
    80000cb4:	4329                	li	t1,10
    80000cb6:	83ca                	mv	t2,s2
    80000cb8:	8e4e                	mv	t3,s3
    80000cba:	9ed03457          	vmv1r.v	v8,v13
        
       

        //2^k 重建：((k+127)<<23)
        const int exp_bias = 127;
        vint32m1_t vbiased = __riscv_vadd_vx_i32m1(vk, exp_bias, vl);
    80000cbe:	8ef2                	mv	t4,t3
    80000cc0:	4701                	li	a4,0
    80000cc2:	05b00513          	li	a0,91
    return *(volatile uint8_t *)addr;
    80000cc6:	01444683          	lbu	a3,20(s0)
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    80000cca:	0206f693          	andi	a3,a3,32
        while (is_transmit_empty() == 0) {};
    80000cce:	dee5                	beqz	a3,80000cc6 <softmax_stable_rvv_fp32+0x390>
    *loc_addr = value;
    80000cd0:	00a58023          	sb	a0,0(a1) # 10000000 <UART0_BASE>
        ++cur;
    80000cd4:	0705                	addi	a4,a4,1
    while (*cur != '\0')
    80000cd6:	00ed8533          	add	a0,s11,a4
    80000cda:	00054503          	lbu	a0,0(a0)
    80000cde:	ffa714e3          	bne	a4,s10,80000cc6 <softmax_stable_rvv_fp32+0x390>
        size_t vl = __riscv_vsetvl_e32m1(avl2);
    80000ce2:	0d0e7f57          	vsetvli	t5,t3,e32,m1,ta,ma
    if (v == 0) { uart_putc('0'); return; }
    80000ce6:	040f0e63          	beqz	t5,80000d42 <softmax_stable_rvv_fp32+0x40c>
    80000cea:	4701                	li	a4,0
    80000cec:	84fa                	mv	s1,t5
    80000cee:	8626                	mv	a2,s1
    80000cf0:	853a                	mv	a0,a4
    while (v && i < (int)sizeof(buf)) { buf[i++] = (char)('0' + (v % 10)); v /= 10; }
    80000cf2:	0004879b          	sext.w	a5,s1
    80000cf6:	02049693          	slli	a3,s1,0x20
    80000cfa:	0386b6b3          	mulhu	a3,a3,s8
    80000cfe:	0236d493          	srli	s1,a3,0x23
    80000d02:	00149713          	slli	a4,s1,0x1
    80000d06:	00349693          	slli	a3,s1,0x3
    80000d0a:	96ba                	add	a3,a3,a4
    80000d0c:	00150713          	addi	a4,a0,1
    80000d10:	8e15                	sub	a2,a2,a3
    80000d12:	03066613          	ori	a2,a2,48
    80000d16:	00ab86b3          	add	a3,s7,a0
    80000d1a:	00c68023          	sb	a2,0(a3)
    80000d1e:	0067e463          	bltu	a5,t1,80000d26 <softmax_stable_rvv_fp32+0x3f0>
    80000d22:	fda566e3          	bltu	a0,s10,80000cee <softmax_stable_rvv_fp32+0x3b8>
    while (i--) uart_putc(buf[i]);
    80000d26:	177d                	addi	a4,a4,-1
    80000d28:	00eb8533          	add	a0,s7,a4
    80000d2c:	00054503          	lbu	a0,0(a0)
    return *(volatile uint8_t *)addr;
    80000d30:	01444603          	lbu	a2,20(s0)
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    80000d34:	02067613          	andi	a2,a2,32
    80000d38:	de65                	beqz	a2,80000d30 <softmax_stable_rvv_fp32+0x3fa>
    *loc_addr = value;
    80000d3a:	00a58023          	sb	a0,0(a1)
    80000d3e:	f765                	bnez	a4,80000d26 <softmax_stable_rvv_fp32+0x3f0>
    80000d40:	a801                	j	80000d50 <softmax_stable_rvv_fp32+0x41a>
    return *(volatile uint8_t *)addr;
    80000d42:	01444503          	lbu	a0,20(s0)
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    80000d46:	02057513          	andi	a0,a0,32
        while (is_transmit_empty() == 0) {};
    80000d4a:	dd65                	beqz	a0,80000d42 <softmax_stable_rvv_fp32+0x40c>
    *loc_addr = value;
    80000d4c:	01058023          	sb	a6,0(a1)
    80000d50:	4701                	li	a4,0
    80000d52:	4535                	li	a0,13
    return *(volatile uint8_t *)addr;
    80000d54:	01444603          	lbu	a2,20(s0)
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    80000d58:	02067613          	andi	a2,a2,32
        while (is_transmit_empty() == 0) {};
    80000d5c:	de65                	beqz	a2,80000d54 <softmax_stable_rvv_fp32+0x41e>
    *loc_addr = value;
    80000d5e:	00a58023          	sb	a0,0(a1)
        ++cur;
    80000d62:	0705                	addi	a4,a4,1
    while (*cur != '\0')
    80000d64:	00ea8533          	add	a0,s5,a4
    80000d68:	00054503          	lbu	a0,0(a0)
    80000d6c:	fff714e3          	bne	a4,t6,80000d54 <softmax_stable_rvv_fp32+0x41e>
        vfloat32m1_t vx = __riscv_vle32_v_f32m1(src, vl);
    80000d70:	020a6487          	vle32.v	v9,(s4)
        vfloat32m1_t vmax_x = __riscv_vrgather_vx_f32m1(vmax1, 0, vl);
    80000d74:	33903557          	vrgather.vi	v10,v25,0
        asm volatile("csrr %0, frm" : "=r"(old_frm));
    80000d78:	00202573          	frrm	a0
        asm volatile("csrw frm, %0" :: "r"(0)); // RNE
    80000d7c:	00229073          	fsrm	t0
        vx = __riscv_vfsub_vv_f32m1(vx, vmax_x, vl); // x - max_x
    80000d80:	0d0e7057          	vsetvli	zero,t3,e32,m1,ta,ma
    80000d84:	0a9514d7          	vfsub.vv	v9,v9,v10
        vfloat32m1_t vxiln2 = __riscv_vfmul_vv_f32m1(vx, viln2, vl);
    80000d88:	92971557          	vfmul.vv	v10,v9,v14
        vint32m1_t   vk     = __riscv_vfcvt_x_f_v_i32m1(vxiln2, vl);
    80000d8c:	4aa09557          	vfcvt.x.f.v	v10,v10
        vfloat32m1_t vfk    = __riscv_vfcvt_f_x_v_f32m1(vk, vl);
    80000d90:	4aa195d7          	vfcvt.f.x.v	v11,v10
        vfloat32m1_t vkl2hi = __riscv_vfmul_vv_f32m1(vfk, vln2_hi, vl);
    80000d94:	92b79657          	vfmul.vv	v12,v11,v15
        vfloat32m1_t vr     = __riscv_vfsub_vv_f32m1(vx, vkl2hi, vl);
    80000d98:	0a9614d7          	vfsub.vv	v9,v9,v12
        p = __riscv_vfmadd_vv_f32m1(p, vr, pc7, vl);
    80000d9c:	9f803657          	vmv1r.v	v12,v24
        //     print_uart(" vexp0=");  print_float_fixed3((float)g_log_exp0[idx]);
        //     print_uart(" blk_sum=");print_float_fixed3((float)g_log_blk_sum[idx]);
        //     print_uart("\r\n");
        // }

        avl2 -= vl;
    80000da0:	41ee0e33          	sub	t3,t3,t5
        asm volatile("csrw frm, %0" :: "r"(old_frm));
    80000da4:	00251073          	fsrm	a0
        src  += vl;
    80000da8:	0f0a                	slli	t5,t5,0x2
    80000daa:	9a7a                	add	s4,s4,t5
        vint32m1_t vbiased = __riscv_vadd_vx_i32m1(vk, exp_bias, vl);
    80000dac:	0d0ef057          	vsetvli	zero,t4,e32,m1,ta,ma
    80000db0:	02a8c557          	vadd.vx	v10,v10,a7
        vfloat32m1_t vkl2lo = __riscv_vfmul_vv_f32m1(vfk, vln2_lo, vl);
    80000db4:	92b815d7          	vfmul.vv	v11,v11,v16
        vint32m1_t vexp2   = __riscv_vsll_vx_i32m1(vbiased, 23, vl);
    80000db8:	96abb557          	vsll.vi	v10,v10,23
        vr = __riscv_vfsub_vv_f32m1(vr, vkl2lo, vl);
    80000dbc:	0a9594d7          	vfsub.vv	v9,v9,v11
        p = __riscv_vfmadd_vv_f32m1(p, vr, pc7, vl);
    80000dc0:	a3749657          	vfmadd.vv	v12,v9,v23
        p = __riscv_vfmadd_vv_f32m1(p, vr, pc6, vl);
    80000dc4:	a3649657          	vfmadd.vv	v12,v9,v22
        p = __riscv_vfmadd_vv_f32m1(p, vr, pc5, vl);
    80000dc8:	a3549657          	vfmadd.vv	v12,v9,v21
        p = __riscv_vfmadd_vv_f32m1(p, vr, pc4, vl);
    80000dcc:	a3449657          	vfmadd.vv	v12,v9,v20
        p = __riscv_vfmadd_vv_f32m1(p, vr, pc3, vl);
    80000dd0:	a3349657          	vfmadd.vv	v12,v9,v19
        p = __riscv_vfmadd_vv_f32m1(p, vr, pc2, vl);
    80000dd4:	a3249657          	vfmadd.vv	v12,v9,v18
        p = __riscv_vfmadd_vv_f32m1(p, vr, pc1, vl);
    80000dd8:	a3149657          	vfmadd.vv	v12,v9,v17
        p = __riscv_vfmadd_vv_f32m1(p, vr, pc0, vl);
    80000ddc:	a3149657          	vfmadd.vv	v12,v9,v17
        vfloat32m1_t vexp  = __riscv_vfmul_vv_f32m1(p, vf2k, vl);
    80000de0:	92c514d7          	vfmul.vv	v9,v12,v10
        __riscv_vse32_v_f32m1(dst, vexp, vl);
    80000de4:	0203e4a7          	vse32.v	v9,(t2)
        vfloat32m1_t vblk  = __riscv_vfredosum_vs_f32m1_f32m1(vexp, vzero, vl);
    80000de8:	0e9694d7          	vfredosum.vs	v9,v9,v13
        vsum1 = __riscv_vfadd_vv_f32m1(vsum1, vblk, __riscv_vsetvl_e32m1(1));
    80000dec:	cd00f057          	vsetivli	zero,1,e32,m1,ta,ma
    80000df0:	02849457          	vfadd.vv	v8,v8,v9
        dst  += vl;
    80000df4:	93fa                	add	t2,t2,t5
    while (avl2 > 0) {
    80000df6:	ec0e14e3          	bnez	t3,80000cbe <softmax_stable_rvv_fp32+0x388>
    80000dfa:	a019                	j	80000e00 <softmax_stable_rvv_fp32+0x4ca>
    80000dfc:	9ed03457          	vmv1r.v	v8,v13
    // print_uart("[softmax] "); 
    // print_f32_scalar("sum_raw", (float)g_log_sum_raw);


    // 计算 inv(sum)（单元素向量），避免标量浮点
    size_t vl1 = __riscv_vsetvl_e32m1(1);
    80000e00:	cd00f057          	vsetivli	zero,1,e32,m1,ta,ma
    80000e04:	1828                	addi	a0,sp,56
    80000e06:	0c8c                	addi	a1,sp,592
    80000e08:	02858487          	vl1r.v	v9,(a1)
    vfloat32m1_t vsum1_eps = __riscv_vfadd_vv_f32m1(vsum1, veps1, vl1);
    80000e0c:	02849457          	vfadd.vv	v8,v8,v9
    __riscv_vse32_v_u32m1(tmp, __riscv_vreinterpret_v_f32m1_u32m1(v), 1);
    80000e10:	02056427          	vse32.v	v8,(a0)
    vfloat32m1_t vinv1 = __riscv_vfrec7_v_f32m1(vsum1_eps, vl1);

    // //print
    float sum_eps = v1_to_f32(vsum1_eps);
    __riscv_vse32_v_f32m1((float*)&g_log_sum_eps, vsum1_eps,vl);                 // 先存
    80000e14:	040c8513          	addi	a0,s9,64
    80000e18:	0f0c                	addi	a1,sp,912
    80000e1a:	02858427          	vs1r.v	v8,(a1)
    80000e1e:	cd007057          	vsetivli	zero,0,e32,m1,ta,ma
    80000e22:	02056427          	vse32.v	v8,(a0)
    80000e26:	000f4537          	lui	a0,0xf4
    80000e2a:	24050513          	addi	a0,a0,576 # f4240 <putchar.buflen+0xf4200>
  for (unsigned i = 0; i < cycles; ++i) {
    80000e2e:	357d                	addiw	a0,a0,-1
    asm volatile("nop");
    80000e30:	0001                	nop
  for (unsigned i = 0; i < cycles; ++i) {
    80000e32:	fd75                	bnez	a0,80000e2e <softmax_stable_rvv_fp32+0x4f8>
    80000e34:	05b00693          	li	a3,91
    80000e38:	100005b7          	lui	a1,0x10000
    80000e3c:	4629                	li	a2,10
    return *(volatile uint8_t *)addr;
    80000e3e:	01444703          	lbu	a4,20(s0)
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    80000e42:	02077713          	andi	a4,a4,32
        while (is_transmit_empty() == 0) {};
    80000e46:	df65                	beqz	a4,80000e3e <softmax_stable_rvv_fp32+0x508>
    *loc_addr = value;
    80000e48:	00d58023          	sb	a3,0(a1) # 10000000 <UART0_BASE>
        ++cur;
    80000e4c:	0505                	addi	a0,a0,1
    while (*cur != '\0')
    80000e4e:	00ab06b3          	add	a3,s6,a0
    80000e52:	0006c683          	lbu	a3,0(a3)
    80000e56:	fec514e3          	bne	a0,a2,80000e3e <softmax_stable_rvv_fp32+0x508>
    80000e5a:	4501                	li	a0,0
    debug_delay_cycles(1000000);              // 延时
    print_uart("[softmax] "); print_f32_scalar("sum_eps", (float)g_log_sum_eps);
    80000e5c:	040ca507          	flw	fa0,64(s9)
    80000e60:	07300693          	li	a3,115
    80000e64:	100005b7          	lui	a1,0x10000
    80000e68:	00002617          	auipc	a2,0x2
    80000e6c:	bc860613          	addi	a2,a2,-1080 # 80002a30 <golden+0x320>
    80000e70:	471d                	li	a4,7
    return *(volatile uint8_t *)addr;
    80000e72:	01444783          	lbu	a5,20(s0)
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    80000e76:	0207f793          	andi	a5,a5,32
        while (is_transmit_empty() == 0) {};
    80000e7a:	dfe5                	beqz	a5,80000e72 <softmax_stable_rvv_fp32+0x53c>
    *loc_addr = value;
    80000e7c:	00d58023          	sb	a3,0(a1) # 10000000 <UART0_BASE>
        ++cur;
    80000e80:	0505                	addi	a0,a0,1
    while (*cur != '\0')
    80000e82:	00a606b3          	add	a3,a2,a0
    80000e86:	0006c683          	lbu	a3,0(a3)
    80000e8a:	fee514e3          	bne	a0,a4,80000e72 <softmax_stable_rvv_fp32+0x53c>
    return *(volatile uint8_t *)addr;
    80000e8e:	01444503          	lbu	a0,20(s0)
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    80000e92:	02057513          	andi	a0,a0,32
        while (is_transmit_empty() == 0) {};
    80000e96:	dd65                	beqz	a0,80000e8e <softmax_stable_rvv_fp32+0x558>
    80000e98:	10000a37          	lui	s4,0x10000
    80000e9c:	03d00513          	li	a0,61
    *loc_addr = value;
    80000ea0:	00aa0023          	sb	a0,0(s4) # 10000000 <UART0_BASE>
    print_float_fixed3(v); 
    80000ea4:	00000097          	auipc	ra,0x0
    80000ea8:	178080e7          	jalr	376(ra) # 8000101c <print_float_fixed3>
    80000eac:	4501                	li	a0,0
    80000eae:	4585                	li	a1,1
    80000eb0:	4635                	li	a2,13
    return *(volatile uint8_t *)addr;
    80000eb2:	01444683          	lbu	a3,20(s0)
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    80000eb6:	0206f693          	andi	a3,a3,32
        while (is_transmit_empty() == 0) {};
    80000eba:	dee5                	beqz	a3,80000eb2 <softmax_stable_rvv_fp32+0x57c>
    *loc_addr = value;
    80000ebc:	00ca0023          	sb	a2,0(s4)
    while (*cur != '\0')
    80000ec0:	95d6                	add	a1,a1,s5
    80000ec2:	0005c603          	lbu	a2,0(a1)
    80000ec6:	4589                	li	a1,2
    80000ec8:	00157693          	andi	a3,a0,1
    80000ecc:	4505                	li	a0,1
    80000ece:	d2f5                	beqz	a3,80000eb2 <softmax_stable_rvv_fp32+0x57c>
    80000ed0:	0f08                	addi	a0,sp,912
    80000ed2:	02850587          	vl1r.v	v11,(a0)
    vfloat32m1_t vinv1 = __riscv_vfrec7_v_f32m1(vsum1_eps, vl1);
    80000ed6:	cd00f057          	vsetivli	zero,1,e32,m1,ta,ma
    80000eda:	4eb29457          	vfrec7.v	v8,v11

    // NR refine ×2：vinv = vinv * (2 - d*vinv)
    vfloat32m1_t corr = __riscv_vfnmsac_vv_f32m1(vtwo1, vsum1_eps, vinv1, vl1); // 2 - d*x
    80000ede:	9eb034d7          	vmv1r.v	v9,v11
    80000ee2:	0f88                	addi	a0,sp,976
    80000ee4:	02850507          	vl1r.v	v10,(a0)
    80000ee8:	aea414d7          	vfnmsub.vv	v9,v8,v10
    vinv1 = __riscv_vfmul_vv_f32m1(vinv1, corr, vl1);
    80000eec:	92849457          	vfmul.vv	v8,v8,v9
    corr  = __riscv_vfnmsac_vv_f32m1(vtwo1, vsum1_eps, vinv1, vl1);
    80000ef0:	aea415d7          	vfnmsub.vv	v11,v8,v10
    vinv1 = __riscv_vfmul_vv_f32m1(vinv1, corr, vl1);
    80000ef4:	92859457          	vfmul.vv	v8,v8,v11
    80000ef8:	1808                	addi	a0,sp,48
    // 1. 先把单元素倒数 vinv1 写到 inv_table
    uint32_t inv_table[1];
    __riscv_vse32_v_u32m1(inv_table, __riscv_vreinterpret_v_f32m1_u32m1(vinv1), 1);
    80000efa:	02056427          	vse32.v	v8,(a0)
    __riscv_vle32_v_u32m1(inv_table, 1));

    // Pass-3: 归一化（用 vrgather_vx 将单元素 vinv1 广播到当前 vl）
    dst = dst_orig;
    size_t avl3 = n;
    while (avl3 > 0) {
    80000efe:	0e098e63          	beqz	s3,80000ffa <softmax_stable_rvv_fp32+0x6c4>
    80000f02:	02056407          	vle32.v	v8,(a0)
    80000f06:	10000537          	lui	a0,0x10000
    80000f0a:	00002597          	auipc	a1,0x2
    80000f0e:	43d1                	li	t2,20
    80000f10:	03000813          	li	a6,48
    80000f14:	4e09                	li	t3,2
    80000f16:	ccccd637          	lui	a2,0xccccd
    80000f1a:	03810e93          	addi	t4,sp,56
    80000f1e:	b2e58f93          	addi	t6,a1,-1234 # 80002a38 <golden+0x328>
    80000f22:	ccd60613          	addi	a2,a2,-819 # ffffffffcccccccd <__global_pointer$+0xffffffff4ccc9345>
    80000f26:	02061f13          	slli	t5,a2,0x20
    80000f2a:	48a9                	li	a7,10
    80000f2c:	42bd                	li	t0,15
    80000f2e:	4581                	li	a1,0
    80000f30:	05b00693          	li	a3,91
    return *(volatile uint8_t *)addr;
    80000f34:	01444483          	lbu	s1,20(s0)
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    80000f38:	0204f493          	andi	s1,s1,32
        while (is_transmit_empty() == 0) {};
    80000f3c:	dce5                	beqz	s1,80000f34 <softmax_stable_rvv_fp32+0x5fe>
    *loc_addr = value;
    80000f3e:	00d50023          	sb	a3,0(a0) # 10000000 <UART0_BASE>
        ++cur;
    80000f42:	0585                	addi	a1,a1,1
    while (*cur != '\0')
    80000f44:	00bf86b3          	add	a3,t6,a1
    80000f48:	0006c683          	lbu	a3,0(a3)
    80000f4c:	fe7594e3          	bne	a1,t2,80000f34 <softmax_stable_rvv_fp32+0x5fe>
        size_t vl = __riscv_vsetvl_e32m1(avl3);
    80000f50:	0d09f357          	vsetvli	t1,s3,e32,m1,ta,ma
    if (v == 0) { uart_putc('0'); return; }
    80000f54:	04030e63          	beqz	t1,80000fb0 <softmax_stable_rvv_fp32+0x67a>
    80000f58:	4581                	li	a1,0
    80000f5a:	871a                	mv	a4,t1
    80000f5c:	863a                	mv	a2,a4
    80000f5e:	84ae                	mv	s1,a1
    while (v && i < (int)sizeof(buf)) { buf[i++] = (char)('0' + (v % 10)); v /= 10; }
    80000f60:	0007079b          	sext.w	a5,a4
    80000f64:	02071593          	slli	a1,a4,0x20
    80000f68:	03e5b6b3          	mulhu	a3,a1,t5
    80000f6c:	0236d713          	srli	a4,a3,0x23
    80000f70:	00171593          	slli	a1,a4,0x1
    80000f74:	00371693          	slli	a3,a4,0x3
    80000f78:	96ae                	add	a3,a3,a1
    80000f7a:	00148593          	addi	a1,s1,1
    80000f7e:	8e15                	sub	a2,a2,a3
    80000f80:	03066613          	ori	a2,a2,48
    80000f84:	009e86b3          	add	a3,t4,s1
    80000f88:	00c68023          	sb	a2,0(a3)
    80000f8c:	0117e463          	bltu	a5,a7,80000f94 <softmax_stable_rvv_fp32+0x65e>
    80000f90:	fc54e6e3          	bltu	s1,t0,80000f5c <softmax_stable_rvv_fp32+0x626>
    while (i--) uart_putc(buf[i]);
    80000f94:	15fd                	addi	a1,a1,-1
    80000f96:	00be8633          	add	a2,t4,a1
    80000f9a:	00064683          	lbu	a3,0(a2)
    return *(volatile uint8_t *)addr;
    80000f9e:	01444603          	lbu	a2,20(s0)
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    80000fa2:	02067613          	andi	a2,a2,32
    80000fa6:	de65                	beqz	a2,80000f9e <softmax_stable_rvv_fp32+0x668>
    *loc_addr = value;
    80000fa8:	00d50023          	sb	a3,0(a0)
    80000fac:	f5e5                	bnez	a1,80000f94 <softmax_stable_rvv_fp32+0x65e>
    80000fae:	a801                	j	80000fbe <softmax_stable_rvv_fp32+0x688>
    return *(volatile uint8_t *)addr;
    80000fb0:	01444583          	lbu	a1,20(s0)
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    80000fb4:	0205f593          	andi	a1,a1,32
        while (is_transmit_empty() == 0) {};
    80000fb8:	dde5                	beqz	a1,80000fb0 <softmax_stable_rvv_fp32+0x67a>
    *loc_addr = value;
    80000fba:	01050023          	sb	a6,0(a0)
    80000fbe:	4581                	li	a1,0
    80000fc0:	46b5                	li	a3,13
    return *(volatile uint8_t *)addr;
    80000fc2:	01444603          	lbu	a2,20(s0)
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    80000fc6:	02067613          	andi	a2,a2,32
        while (is_transmit_empty() == 0) {};
    80000fca:	de65                	beqz	a2,80000fc2 <softmax_stable_rvv_fp32+0x68c>
    *loc_addr = value;
    80000fcc:	00d50023          	sb	a3,0(a0)
        ++cur;
    80000fd0:	0585                	addi	a1,a1,1
    while (*cur != '\0')
    80000fd2:	00ba8633          	add	a2,s5,a1
    80000fd6:	00064683          	lbu	a3,0(a2)
    80000fda:	ffc594e3          	bne	a1,t3,80000fc2 <softmax_stable_rvv_fp32+0x68c>
        print_uart("[softmax] avl3_norm:");
        print_dec32((size_t)vl);
        print_uart("\r\n");
        size_t pos = n - avl3;
        vfloat32m1_t row   = __riscv_vle32_v_f32m1(dst, vl);
    80000fde:	02096487          	vle32.v	v9,(s2)
        // 用 vrgather.vi 广播 inv_vec[0] 到所有 lane
        //vfloat32m1_t vinvB = asm_vrgather_vi_f32m1_mem(inv_vec, 0, vl);
        vfloat32m1_t vinvB = __riscv_vrgather_vx_f32m1(inv_vec, 0, vl);
    80000fe2:	32803557          	vrgather.vi	v10,v8,0
        //     print_uart(" dst0="); 
        //     print_float_fixed3((float)g_log_norm_dst0[nidx]);
        //     print_uart("\r\n");
        // }

        avl3 -= vl;
    80000fe6:	406989b3          	sub	s3,s3,t1
        row = __riscv_vfmul_vv_f32m1(row, vinvB, vl);
    80000fea:	929514d7          	vfmul.vv	v9,v9,v10
        __riscv_vse32_v_f32m1(dst, row, vl);
    80000fee:	020964a7          	vse32.v	v9,(s2)
        dst  += vl;
    80000ff2:	030a                	slli	t1,t1,0x2
    80000ff4:	991a                	add	s2,s2,t1
    while (avl3 > 0) {
    80000ff6:	f2099ce3          	bnez	s3,80000f2e <softmax_stable_rvv_fp32+0x5f8>
    // dbg_print_line("Final results:\n");
    // for (size_t i = 0; i < n; i++) {
    //     dbg_print_idx_hex32("dst", (uint32_t)i, "bits", load_f32_bits(&dst[i]));
    //     dbg_print_idx_hex32("golden", (uint32_t)i, "bits", load_f32_bits(&golden[i]));
    // }
}
    80000ffa:	3c010113          	addi	sp,sp,960
    80000ffe:	70ea                	ld	ra,184(sp)
    80001000:	744a                	ld	s0,176(sp)
    80001002:	74aa                	ld	s1,168(sp)
    80001004:	790a                	ld	s2,160(sp)
    80001006:	69ea                	ld	s3,152(sp)
    80001008:	6a4a                	ld	s4,144(sp)
    8000100a:	6aaa                	ld	s5,136(sp)
    8000100c:	6b0a                	ld	s6,128(sp)
    8000100e:	7be6                	ld	s7,120(sp)
    80001010:	7c46                	ld	s8,112(sp)
    80001012:	7ca6                	ld	s9,104(sp)
    80001014:	7d06                	ld	s10,96(sp)
    80001016:	6de6                	ld	s11,88(sp)
    80001018:	6129                	addi	sp,sp,192
    8000101a:	8082                	ret

000000008000101c <print_float_fixed3>:
static void print_float_fixed3(float x) {
    8000101c:	1141                	addi	sp,sp,-16
    uint32_t u = xu.u, exp = u & 0x7F800000u, frac = u & 0x007FFFFFu, sign = u >> 31;
    8000101e:	e0050553          	fmv.x.w	a0,fa0
    80001022:	7f8005b7          	lui	a1,0x7f800
    80001026:	00b57633          	and	a2,a0,a1
    if (exp == 0x7F800000u) {               // Inf/NaN
    8000102a:	02b61f63          	bne	a2,a1,80001068 <print_float_fixed3+0x4c>
        if (frac == 0) { print_uart(sign ? "-inf" : "inf"); return; }
    8000102e:	02951593          	slli	a1,a0,0x29
    80001032:	c9ad                	beqz	a1,800010a4 <print_float_fixed3+0x88>
    80001034:	4501                	li	a0,0
    80001036:	06e00693          	li	a3,110
    8000103a:	100005b7          	lui	a1,0x10000
    8000103e:	00002617          	auipc	a2,0x2
    80001042:	ab860613          	addi	a2,a2,-1352 # 80002af6 <golden+0x3e6>
    80001046:	470d                	li	a4,3
    return *(volatile uint8_t *)addr;
    80001048:	0145c783          	lbu	a5,20(a1) # 10000014 <UART0_BASE+0x14>
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    8000104c:	0207f793          	andi	a5,a5,32
    80001050:	dfe5                	beqz	a5,80001048 <print_float_fixed3+0x2c>
    *loc_addr = value;
    80001052:	00d58023          	sb	a3,0(a1)
        ++cur;
    80001056:	0505                	addi	a0,a0,1
    while (*cur != '\0')
    80001058:	00a606b3          	add	a3,a2,a0
    8000105c:	0006c683          	lbu	a3,0(a3)
    80001060:	fee514e3          	bne	a0,a4,80001048 <print_float_fixed3+0x2c>
}
    80001064:	0141                	addi	sp,sp,16
    80001066:	8082                	ret
    80001068:	f00007d3          	fmv.w.x	fa5,zero
    if ((u & 0x7FFFFFFFu) == 0) {           // ±0 -> 0.000000
    8000106c:	a0f52553          	feq.s	a0,fa0,fa5
    80001070:	c529                	beqz	a0,800010ba <print_float_fixed3+0x9e>
    80001072:	4501                	li	a0,0
    80001074:	03000693          	li	a3,48
    80001078:	100005b7          	lui	a1,0x10000
    8000107c:	00002617          	auipc	a2,0x2
    80001080:	9e860613          	addi	a2,a2,-1560 # 80002a64 <golden+0x354>
    80001084:	4721                	li	a4,8
    return *(volatile uint8_t *)addr;
    80001086:	0145c783          	lbu	a5,20(a1) # 10000014 <UART0_BASE+0x14>
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    8000108a:	0207f793          	andi	a5,a5,32
        while (is_transmit_empty() == 0) {};
    8000108e:	dfe5                	beqz	a5,80001086 <print_float_fixed3+0x6a>
    *loc_addr = value;
    80001090:	00d58023          	sb	a3,0(a1)
        ++cur;
    80001094:	0505                	addi	a0,a0,1
    while (*cur != '\0')
    80001096:	00a606b3          	add	a3,a2,a0
    8000109a:	0006c683          	lbu	a3,0(a3)
    8000109e:	fee514e3          	bne	a0,a4,80001086 <print_float_fixed3+0x6a>
    800010a2:	b7c9                	j	80001064 <print_float_fixed3+0x48>
        if (frac == 0) { print_uart(sign ? "-inf" : "inf"); return; }
    800010a4:	2a055763          	bgez	a0,80001352 <print_float_fixed3+0x336>
    800010a8:	00002517          	auipc	a0,0x2
    800010ac:	a4350513          	addi	a0,a0,-1469 # 80002aeb <golden+0x3db>
    800010b0:	00054583          	lbu	a1,0(a0)
    800010b4:	2a059763          	bnez	a1,80001362 <print_float_fixed3+0x346>
    800010b8:	b775                	j	80001064 <print_float_fixed3+0x48>
    int neg = (x < 0.0f);
    800010ba:	a0f51653          	flt.s	a2,fa0,fa5
    if (neg) x = -x;
    800010be:	c219                	beqz	a2,800010c4 <print_float_fixed3+0xa8>
    800010c0:	20a51553          	fneg.s	fa0,fa0
    800010c4:	00001517          	auipc	a0,0x1
    800010c8:	32452787          	flw	fa5,804(a0) # 800023e8 <handle_trap+0x4c>
    if (x >= 1000000000.0f) {               // |x| ≥ 1e9 -> S.DDDDDD e±E
    800010cc:	a0a78553          	fle.s	a0,fa5,fa0
    800010d0:	2a051763          	bnez	a0,8000137e <print_float_fixed3+0x362>
    800010d4:	10000537          	lui	a0,0x10000
    uint32_t ip = (uint32_t)x;              // 此处 x < 1e9，安全
    800010d8:	c01515d3          	fcvt.wu.s	a1,fa0,rtz
    800010dc:	3f0006b7          	lui	a3,0x3f000
    800010e0:	00001717          	auipc	a4,0x1
    800010e4:	000f47b7          	lui	a5,0xf4
    800010e8:	30072787          	flw	fa5,768(a4) # 800023e0 <handle_trap+0x44>
    800010ec:	fff0c737          	lui	a4,0xfff0c
    float fracf = x - (float)ip;
    800010f0:	d015f753          	fcvt.s.wu	fa4,a1
    800010f4:	08e57753          	fsub.s	fa4,fa0,fa4
    800010f8:	f00686d3          	fmv.w.x	fa3,a3
    800010fc:	23f78693          	addi	a3,a5,575 # f423f <putchar.buflen+0xf41ff>
    uint32_t frac6 = (uint32_t)(fracf * 1000000.0f + 0.5f);
    80001100:	68f777c3          	fmadd.s	fa5,fa4,fa5,fa3
    80001104:	c01798d3          	fcvt.wu.s	a7,fa5,rtz
    if (frac6 >= 1000000u) { ip += 1u; frac6 -= 1000000u; }
    80001108:	0116b7b3          	sltu	a5,a3,a7
    8000110c:	00b783bb          	addw	t2,a5,a1
    80001110:	40f005b3          	neg	a1,a5
    80001114:	dc070713          	addi	a4,a4,-576 # fffffffffff0bdc0 <__global_pointer$+0xffffffff7ff08438>
    if (neg) uart_putc('-');
    80001118:	ce01                	beqz	a2,80001130 <print_float_fixed3+0x114>
    return *(volatile uint8_t *)addr;
    8000111a:	01454603          	lbu	a2,20(a0) # 10000014 <UART0_BASE+0x14>
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    8000111e:	02067613          	andi	a2,a2,32
        while (is_transmit_empty() == 0) {};
    80001122:	de65                	beqz	a2,8000111a <print_float_fixed3+0xfe>
    80001124:	10000637          	lui	a2,0x10000
    80001128:	02d00793          	li	a5,45
    *loc_addr = value;
    8000112c:	00f60023          	sb	a5,0(a2) # 10000000 <UART0_BASE>
    80001130:	00e5f833          	and	a6,a1,a4
    if (v == 0) { uart_putc('0'); return; }
    80001134:	08038663          	beqz	t2,800011c0 <print_float_fixed3+0x1a4>
    if (v < 0) { uart_putc('-'); v = -v; }
    80001138:	0003df63          	bgez	t2,80001156 <print_float_fixed3+0x13a>
    return *(volatile uint8_t *)addr;
    8000113c:	01454583          	lbu	a1,20(a0)
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    80001140:	0205f593          	andi	a1,a1,32
        while (is_transmit_empty() == 0) {};
    80001144:	dde5                	beqz	a1,8000113c <print_float_fixed3+0x120>
    80001146:	100005b7          	lui	a1,0x10000
    8000114a:	02d00613          	li	a2,45
    *loc_addr = value;
    8000114e:	00c58023          	sb	a2,0(a1) # 10000000 <UART0_BASE>
    80001152:	407003bb          	negw	t2,t2
    80001156:	4601                	li	a2,0
    80001158:	ccccd5b7          	lui	a1,0xccccd
    8000115c:	828a                	mv	t0,sp
    8000115e:	4329                	li	t1,10
    80001160:	ccd58593          	addi	a1,a1,-819 # ffffffffcccccccd <__global_pointer$+0xffffffff4ccc9345>
    80001164:	02059e93          	slli	t4,a1,0x20
    80001168:	4e3d                	li	t3,15
    8000116a:	869e                	mv	a3,t2
    8000116c:	8732                	mv	a4,a2
    while (v && i < (int)sizeof(buf)) { buf[i++] = (char)('0' + (v % 10)); v /= 10; }
    8000116e:	02039793          	slli	a5,t2,0x20
    80001172:	0605                	addi	a2,a2,1
    80001174:	03d7b7b3          	mulhu	a5,a5,t4
    80001178:	0237d393          	srli	t2,a5,0x23
    8000117c:	00139793          	slli	a5,t2,0x1
    80001180:	00339593          	slli	a1,t2,0x3
    80001184:	95be                	add	a1,a1,a5
    80001186:	40b685b3          	sub	a1,a3,a1
    8000118a:	0305e593          	ori	a1,a1,48
    8000118e:	00e287b3          	add	a5,t0,a4
    80001192:	00b78023          	sb	a1,0(a5)
    80001196:	0066e463          	bltu	a3,t1,8000119e <print_float_fixed3+0x182>
    8000119a:	fdc768e3          	bltu	a4,t3,8000116a <print_float_fixed3+0x14e>
    8000119e:	858a                	mv	a1,sp
    800011a0:	100006b7          	lui	a3,0x10000
    while (i--) uart_putc(buf[i]);
    800011a4:	167d                	addi	a2,a2,-1
    800011a6:	00c58733          	add	a4,a1,a2
    800011aa:	00074703          	lbu	a4,0(a4)
    return *(volatile uint8_t *)addr;
    800011ae:	01454783          	lbu	a5,20(a0)
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    800011b2:	0207f793          	andi	a5,a5,32
        while (is_transmit_empty() == 0) {};
    800011b6:	dfe5                	beqz	a5,800011ae <print_float_fixed3+0x192>
    *loc_addr = value;
    800011b8:	00e68023          	sb	a4,0(a3) # 10000000 <UART0_BASE>
    800011bc:	f665                	bnez	a2,800011a4 <print_float_fixed3+0x188>
    800011be:	a821                	j	800011d6 <print_float_fixed3+0x1ba>
    return *(volatile uint8_t *)addr;
    800011c0:	01454583          	lbu	a1,20(a0)
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    800011c4:	0205f593          	andi	a1,a1,32
        while (is_transmit_empty() == 0) {};
    800011c8:	dde5                	beqz	a1,800011c0 <print_float_fixed3+0x1a4>
    800011ca:	100005b7          	lui	a1,0x10000
    800011ce:	03000613          	li	a2,48
    *loc_addr = value;
    800011d2:	00c58023          	sb	a2,0(a1) # 10000000 <UART0_BASE>
    800011d6:	010885b3          	add	a1,a7,a6
    return *(volatile uint8_t *)addr;
    800011da:	01454603          	lbu	a2,20(a0)
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    800011de:	02067613          	andi	a2,a2,32
        while (is_transmit_empty() == 0) {};
    800011e2:	de65                	beqz	a2,800011da <print_float_fixed3+0x1be>
    800011e4:	10000637          	lui	a2,0x10000
    800011e8:	02e00693          	li	a3,46
    *loc_addr = value;
    800011ec:	00d60023          	sb	a3,0(a2) # 10000000 <UART0_BASE>
    return *(volatile uint8_t *)addr;
    800011f0:	01454603          	lbu	a2,20(a0)
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    800011f4:	02067613          	andi	a2,a2,32
        while (is_transmit_empty() == 0) {};
    800011f8:	de65                	beqz	a2,800011f0 <print_float_fixed3+0x1d4>
    uart_putc((char)('0' + (frac6 / 100000) % 10));
    800011fa:	0055d61b          	srliw	a2,a1,0x5
    800011fe:	0a7c66b7          	lui	a3,0xa7c6
    80001202:	1999a737          	lui	a4,0x1999a
    80001206:	ac568693          	addi	a3,a3,-1339 # a7c5ac5 <putchar.buflen+0xa7c5a85>
    8000120a:	99a70713          	addi	a4,a4,-1638 # 1999999a <UART0_BASE+0x999999a>
    8000120e:	02d60633          	mul	a2,a2,a3
    80001212:	921d                	srli	a2,a2,0x27
    80001214:	02e606b3          	mul	a3,a2,a4
    80001218:	9281                	srli	a3,a3,0x20
    8000121a:	00169713          	slli	a4,a3,0x1
    8000121e:	068e                	slli	a3,a3,0x3
    80001220:	96ba                	add	a3,a3,a4
    80001222:	8e15                	sub	a2,a2,a3
    80001224:	03066613          	ori	a2,a2,48
    80001228:	100006b7          	lui	a3,0x10000
    *loc_addr = value;
    8000122c:	00c68023          	sb	a2,0(a3) # 10000000 <UART0_BASE>
    return *(volatile uint8_t *)addr;
    80001230:	01454603          	lbu	a2,20(a0)
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    80001234:	02067613          	andi	a2,a2,32
        while (is_transmit_empty() == 0) {};
    80001238:	de65                	beqz	a2,80001230 <print_float_fixed3+0x214>
    uart_putc((char)('0' + (frac6 / 10000)  % 10));
    8000123a:	02059613          	slli	a2,a1,0x20
    8000123e:	d1b716b7          	lui	a3,0xd1b71
    80001242:	1999a737          	lui	a4,0x1999a
    80001246:	75968693          	addi	a3,a3,1881 # ffffffffd1b71759 <__global_pointer$+0xffffffff51b6ddd1>
    8000124a:	99a70713          	addi	a4,a4,-1638 # 1999999a <UART0_BASE+0x999999a>
    8000124e:	1682                	slli	a3,a3,0x20
    80001250:	02d636b3          	mulhu	a3,a2,a3
    80001254:	92b5                	srli	a3,a3,0x2d
    80001256:	02e68733          	mul	a4,a3,a4
    8000125a:	9301                	srli	a4,a4,0x20
    8000125c:	00171793          	slli	a5,a4,0x1
    80001260:	070e                	slli	a4,a4,0x3
    80001262:	973e                	add	a4,a4,a5
    80001264:	8e99                	sub	a3,a3,a4
    80001266:	0306e693          	ori	a3,a3,48
    8000126a:	10000737          	lui	a4,0x10000
    *loc_addr = value;
    8000126e:	00d70023          	sb	a3,0(a4) # 10000000 <UART0_BASE>
    return *(volatile uint8_t *)addr;
    80001272:	01454683          	lbu	a3,20(a0)
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    80001276:	0206f693          	andi	a3,a3,32
        while (is_transmit_empty() == 0) {};
    8000127a:	dee5                	beqz	a3,80001272 <print_float_fixed3+0x256>
    uart_putc((char)('0' + (frac6 / 1000)   % 10));
    8000127c:	106256b7          	lui	a3,0x10625
    80001280:	1999a737          	lui	a4,0x1999a
    80001284:	dd368693          	addi	a3,a3,-557 # 10624dd3 <UART0_BASE+0x624dd3>
    80001288:	99a70713          	addi	a4,a4,-1638 # 1999999a <UART0_BASE+0x999999a>
    8000128c:	1682                	slli	a3,a3,0x20
    8000128e:	02d636b3          	mulhu	a3,a2,a3
    80001292:	9299                	srli	a3,a3,0x26
    80001294:	02e68733          	mul	a4,a3,a4
    80001298:	9301                	srli	a4,a4,0x20
    8000129a:	00171793          	slli	a5,a4,0x1
    8000129e:	070e                	slli	a4,a4,0x3
    800012a0:	973e                	add	a4,a4,a5
    800012a2:	8e99                	sub	a3,a3,a4
    800012a4:	0306e693          	ori	a3,a3,48
    800012a8:	10000737          	lui	a4,0x10000
    *loc_addr = value;
    800012ac:	00d70023          	sb	a3,0(a4) # 10000000 <UART0_BASE>
    return *(volatile uint8_t *)addr;
    800012b0:	01454683          	lbu	a3,20(a0)
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    800012b4:	0206f693          	andi	a3,a3,32
        while (is_transmit_empty() == 0) {};
    800012b8:	dee5                	beqz	a3,800012b0 <print_float_fixed3+0x294>
    uart_putc((char)('0' + (frac6 / 100)    % 10));
    800012ba:	51eb86b7          	lui	a3,0x51eb8
    800012be:	1999a737          	lui	a4,0x1999a
    800012c2:	51f68693          	addi	a3,a3,1311 # 51eb851f <UART0_BASE+0x41eb851f>
    800012c6:	99a70713          	addi	a4,a4,-1638 # 1999999a <UART0_BASE+0x999999a>
    800012ca:	1682                	slli	a3,a3,0x20
    800012cc:	02d636b3          	mulhu	a3,a2,a3
    800012d0:	9295                	srli	a3,a3,0x25
    800012d2:	02e68733          	mul	a4,a3,a4
    800012d6:	9301                	srli	a4,a4,0x20
    800012d8:	00171793          	slli	a5,a4,0x1
    800012dc:	070e                	slli	a4,a4,0x3
    800012de:	973e                	add	a4,a4,a5
    800012e0:	8e99                	sub	a3,a3,a4
    800012e2:	0306e693          	ori	a3,a3,48
    800012e6:	10000737          	lui	a4,0x10000
    *loc_addr = value;
    800012ea:	00d70023          	sb	a3,0(a4) # 10000000 <UART0_BASE>
    return *(volatile uint8_t *)addr;
    800012ee:	01454683          	lbu	a3,20(a0)
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    800012f2:	0206f693          	andi	a3,a3,32
        while (is_transmit_empty() == 0) {};
    800012f6:	dee5                	beqz	a3,800012ee <print_float_fixed3+0x2d2>
    uart_putc((char)('0' + (frac6 / 10)     % 10));
    800012f8:	ccccd6b7          	lui	a3,0xccccd
    800012fc:	1999a737          	lui	a4,0x1999a
    80001300:	ccd68693          	addi	a3,a3,-819 # ffffffffcccccccd <__global_pointer$+0xffffffff4ccc9345>
    80001304:	99a70713          	addi	a4,a4,-1638 # 1999999a <UART0_BASE+0x999999a>
    80001308:	1682                	slli	a3,a3,0x20
    8000130a:	02d63633          	mulhu	a2,a2,a3
    8000130e:	920d                	srli	a2,a2,0x23
    80001310:	02e606b3          	mul	a3,a2,a4
    80001314:	9281                	srli	a3,a3,0x20
    80001316:	00169713          	slli	a4,a3,0x1
    8000131a:	068e                	slli	a3,a3,0x3
    8000131c:	96ba                	add	a3,a3,a4
    8000131e:	40d606b3          	sub	a3,a2,a3
    80001322:	0306e693          	ori	a3,a3,48
    80001326:	10000737          	lui	a4,0x10000
    *loc_addr = value;
    8000132a:	00d70023          	sb	a3,0(a4) # 10000000 <UART0_BASE>
    return *(volatile uint8_t *)addr;
    8000132e:	01454683          	lbu	a3,20(a0)
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    80001332:	0206f693          	andi	a3,a3,32
        while (is_transmit_empty() == 0) {};
    80001336:	dee5                	beqz	a3,8000132e <print_float_fixed3+0x312>
    uart_putc((char)('0' + (frac6 % 10)));
    80001338:	00161513          	slli	a0,a2,0x1
    8000133c:	060e                	slli	a2,a2,0x3
    8000133e:	9532                	add	a0,a0,a2
    80001340:	8d89                	sub	a1,a1,a0
    80001342:	0305e513          	ori	a0,a1,48
    80001346:	100005b7          	lui	a1,0x10000
    *loc_addr = value;
    8000134a:	00a58023          	sb	a0,0(a1) # 10000000 <UART0_BASE>
}
    8000134e:	0141                	addi	sp,sp,16
    80001350:	8082                	ret
        if (frac == 0) { print_uart(sign ? "-inf" : "inf"); return; }
    80001352:	00001517          	auipc	a0,0x1
    80001356:	74f50513          	addi	a0,a0,1871 # 80002aa1 <golden+0x391>
    while (*cur != '\0')
    8000135a:	00054583          	lbu	a1,0(a0)
    8000135e:	d00583e3          	beqz	a1,80001064 <print_float_fixed3+0x48>
    80001362:	10000637          	lui	a2,0x10000
    return *(volatile uint8_t *)addr;
    80001366:	01464683          	lbu	a3,20(a2) # 10000014 <UART0_BASE+0x14>
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    8000136a:	0206f693          	andi	a3,a3,32
        while (is_transmit_empty() == 0) {};
    8000136e:	dee5                	beqz	a3,80001366 <print_float_fixed3+0x34a>
    *loc_addr = value;
    80001370:	00b60023          	sb	a1,0(a2)
    while (*cur != '\0')
    80001374:	00154583          	lbu	a1,1(a0)
        ++cur;
    80001378:	0505                	addi	a0,a0,1
    while (*cur != '\0')
    8000137a:	f5f5                	bnez	a1,80001366 <print_float_fixed3+0x34a>
    8000137c:	b1e5                	j	80001064 <print_float_fixed3+0x48>
    8000137e:	10000537          	lui	a0,0x10000
        if (neg) uart_putc('-');
    80001382:	ce01                	beqz	a2,8000139a <print_float_fixed3+0x37e>
    return *(volatile uint8_t *)addr;
    80001384:	01454583          	lbu	a1,20(a0) # 10000014 <UART0_BASE+0x14>
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    80001388:	0205f593          	andi	a1,a1,32
        while (is_transmit_empty() == 0) {};
    8000138c:	dde5                	beqz	a1,80001384 <print_float_fixed3+0x368>
    8000138e:	100005b7          	lui	a1,0x10000
    80001392:	02d00613          	li	a2,45
    *loc_addr = value;
    80001396:	00c58023          	sb	a2,0(a1) # 10000000 <UART0_BASE>
    8000139a:	412005b7          	lui	a1,0x41200
    8000139e:	f00587d3          	fmv.w.x	fa5,a1
        while (x >= 10.0f) { x *= 0.1f; ++e; }
    800013a2:	a0a785d3          	fle.s	a1,fa5,fa0
    800013a6:	e199                	bnez	a1,800013ac <print_float_fixed3+0x390>
    800013a8:	4381                	li	t2,0
    800013aa:	a821                	j	800013c2 <print_float_fixed3+0x3a6>
    800013ac:	00001597          	auipc	a1,0x1
    800013b0:	0385a707          	flw	fa4,56(a1) # 800023e4 <handle_trap+0x48>
    800013b4:	4381                	li	t2,0
    800013b6:	10e57553          	fmul.s	fa0,fa0,fa4
    800013ba:	a0a78653          	fle.s	a2,fa5,fa0
    800013be:	2385                	addiw	t2,t2,1
    800013c0:	fa7d                	bnez	a2,800013b6 <print_float_fixed3+0x39a>
    800013c2:	3f800637          	lui	a2,0x3f800
    800013c6:	f00607d3          	fmv.w.x	fa5,a2
        while (x < 1.0f)  { x *= 10.0f; --e; }
    800013ca:	a0f51653          	flt.s	a2,fa0,fa5
    800013ce:	ca19                	beqz	a2,800013e4 <print_float_fixed3+0x3c8>
    800013d0:	41200637          	lui	a2,0x41200
    800013d4:	f0060753          	fmv.w.x	fa4,a2
    800013d8:	10e57553          	fmul.s	fa0,fa0,fa4
    800013dc:	a0f51653          	flt.s	a2,fa0,fa5
    800013e0:	33fd                	addiw	t2,t2,-1
    800013e2:	fa7d                	bnez	a2,800013d8 <print_float_fixed3+0x3bc>
        uint32_t ip = (uint32_t)x;          // 1..9
    800013e4:	c0151e53          	fcvt.wu.s	t3,fa0,rtz
    800013e8:	3f000637          	lui	a2,0x3f000
    800013ec:	00001717          	auipc	a4,0x1
    800013f0:	ff472787          	flw	fa5,-12(a4) # 800023e0 <handle_trap+0x44>
    800013f4:	000f4737          	lui	a4,0xf4
        float fracf = x - (float)ip;
    800013f8:	d01e7753          	fcvt.s.wu	fa4,t3
    800013fc:	08e57753          	fsub.s	fa4,fa0,fa4
    80001400:	f00606d3          	fmv.w.x	fa3,a2
        uint32_t frac6 = (uint32_t)(fracf * 1000000.0f + 0.5f);
    80001404:	68f777c3          	fmadd.s	fa5,fa4,fa5,fa3
    80001408:	c0179853          	fcvt.wu.s	a6,fa5,rtz
    8000140c:	24070613          	addi	a2,a4,576 # f4240 <putchar.buflen+0xf4200>
    80001410:	02c86263          	bltu	a6,a2,80001434 <print_float_fixed3+0x418>
        if (frac6 >= 1000000u) { ip += 1u; frac6 -= 1000000u; if (ip >= 10u) { ip = 1u; ++e; } }
    80001414:	2e05                	addiw	t3,t3,1
    80001416:	fff0c637          	lui	a2,0xfff0c
    8000141a:	dc060613          	addi	a2,a2,-576 # fffffffffff0bdc0 <__global_pointer$+0xffffffff7ff08438>
    8000141e:	00ae3713          	sltiu	a4,t3,10
    80001422:	47a5                	li	a5,9
    80001424:	00174713          	xori	a4,a4,1
    80001428:	01c7f363          	bgeu	a5,t3,8000142e <print_float_fixed3+0x412>
    8000142c:	4e05                	li	t3,1
    8000142e:	9832                	add	a6,a6,a2
    80001430:	00e383bb          	addw	t2,t2,a4
    80001434:	080e0663          	beqz	t3,800014c0 <print_float_fixed3+0x4a4>
    if (v < 0) { uart_putc('-'); v = -v; }
    80001438:	000e5f63          	bgez	t3,80001456 <print_float_fixed3+0x43a>
    return *(volatile uint8_t *)addr;
    8000143c:	01454603          	lbu	a2,20(a0)
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    80001440:	02067613          	andi	a2,a2,32
        while (is_transmit_empty() == 0) {};
    80001444:	de65                	beqz	a2,8000143c <print_float_fixed3+0x420>
    80001446:	10000637          	lui	a2,0x10000
    8000144a:	02d00713          	li	a4,45
    *loc_addr = value;
    8000144e:	00e60023          	sb	a4,0(a2) # 10000000 <UART0_BASE>
    80001452:	41c00e3b          	negw	t3,t3
    80001456:	4601                	li	a2,0
    80001458:	ccccd737          	lui	a4,0xccccd
    8000145c:	888a                	mv	a7,sp
    8000145e:	42a9                	li	t0,10
    80001460:	ccd70793          	addi	a5,a4,-819 # ffffffffcccccccd <__global_pointer$+0xffffffff4ccc9345>
    80001464:	02079e93          	slli	t4,a5,0x20
    80001468:	433d                	li	t1,15
    8000146a:	86f2                	mv	a3,t3
    8000146c:	8732                	mv	a4,a2
    while (v && i < (int)sizeof(buf)) { buf[i++] = (char)('0' + (v % 10)); v /= 10; }
    8000146e:	020e1593          	slli	a1,t3,0x20
    80001472:	0605                	addi	a2,a2,1
    80001474:	03d5b5b3          	mulhu	a1,a1,t4
    80001478:	0235de13          	srli	t3,a1,0x23
    8000147c:	001e1593          	slli	a1,t3,0x1
    80001480:	003e1793          	slli	a5,t3,0x3
    80001484:	95be                	add	a1,a1,a5
    80001486:	40b685b3          	sub	a1,a3,a1
    8000148a:	0305e593          	ori	a1,a1,48
    8000148e:	00e887b3          	add	a5,a7,a4
    80001492:	00b78023          	sb	a1,0(a5)
    80001496:	0056e463          	bltu	a3,t0,8000149e <print_float_fixed3+0x482>
    8000149a:	fc6768e3          	bltu	a4,t1,8000146a <print_float_fixed3+0x44e>
    8000149e:	868a                	mv	a3,sp
    800014a0:	10000737          	lui	a4,0x10000
    while (i--) uart_putc(buf[i]);
    800014a4:	167d                	addi	a2,a2,-1
    800014a6:	00c685b3          	add	a1,a3,a2
    800014aa:	0005c783          	lbu	a5,0(a1)
    return *(volatile uint8_t *)addr;
    800014ae:	01454583          	lbu	a1,20(a0)
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    800014b2:	0205f593          	andi	a1,a1,32
        while (is_transmit_empty() == 0) {};
    800014b6:	dde5                	beqz	a1,800014ae <print_float_fixed3+0x492>
    *loc_addr = value;
    800014b8:	00f70023          	sb	a5,0(a4) # 10000000 <UART0_BASE>
    800014bc:	f665                	bnez	a2,800014a4 <print_float_fixed3+0x488>
    800014be:	a821                	j	800014d6 <print_float_fixed3+0x4ba>
    return *(volatile uint8_t *)addr;
    800014c0:	01454603          	lbu	a2,20(a0)
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    800014c4:	02067613          	andi	a2,a2,32
    800014c8:	de65                	beqz	a2,800014c0 <print_float_fixed3+0x4a4>
    800014ca:	10000637          	lui	a2,0x10000
    800014ce:	03000693          	li	a3,48
    *loc_addr = value;
    800014d2:	00d60023          	sb	a3,0(a2) # 10000000 <UART0_BASE>
    return *(volatile uint8_t *)addr;
    800014d6:	01454583          	lbu	a1,20(a0)
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    800014da:	0205f593          	andi	a1,a1,32
        while (is_transmit_empty() == 0) {};
    800014de:	dde5                	beqz	a1,800014d6 <print_float_fixed3+0x4ba>
    800014e0:	100005b7          	lui	a1,0x10000
    800014e4:	02e00613          	li	a2,46
    *loc_addr = value;
    800014e8:	00c58023          	sb	a2,0(a1) # 10000000 <UART0_BASE>
    return *(volatile uint8_t *)addr;
    800014ec:	01454583          	lbu	a1,20(a0)
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    800014f0:	0205f593          	andi	a1,a1,32
        while (is_transmit_empty() == 0) {};
    800014f4:	dde5                	beqz	a1,800014ec <print_float_fixed3+0x4d0>
        uart_putc((char)('0' + (frac6 / 100000) % 10));
    800014f6:	0058559b          	srliw	a1,a6,0x5
    800014fa:	0a7c6637          	lui	a2,0xa7c6
    800014fe:	1999a6b7          	lui	a3,0x1999a
    80001502:	ac560613          	addi	a2,a2,-1339 # a7c5ac5 <putchar.buflen+0xa7c5a85>
    80001506:	99a68693          	addi	a3,a3,-1638 # 1999999a <UART0_BASE+0x999999a>
    8000150a:	02c585b3          	mul	a1,a1,a2
    8000150e:	919d                	srli	a1,a1,0x27
    80001510:	02d58633          	mul	a2,a1,a3
    80001514:	9201                	srli	a2,a2,0x20
    80001516:	00161693          	slli	a3,a2,0x1
    8000151a:	060e                	slli	a2,a2,0x3
    8000151c:	9636                	add	a2,a2,a3
    8000151e:	8d91                	sub	a1,a1,a2
    80001520:	0305e593          	ori	a1,a1,48
    80001524:	10000637          	lui	a2,0x10000
    *loc_addr = value;
    80001528:	00b60023          	sb	a1,0(a2) # 10000000 <UART0_BASE>
    return *(volatile uint8_t *)addr;
    8000152c:	01454583          	lbu	a1,20(a0)
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    80001530:	0205f593          	andi	a1,a1,32
        while (is_transmit_empty() == 0) {};
    80001534:	dde5                	beqz	a1,8000152c <print_float_fixed3+0x510>
        uart_putc((char)('0' + (frac6 / 10000)  % 10));
    80001536:	02081693          	slli	a3,a6,0x20
    8000153a:	d1b715b7          	lui	a1,0xd1b71
    8000153e:	1999a637          	lui	a2,0x1999a
    80001542:	75958593          	addi	a1,a1,1881 # ffffffffd1b71759 <__global_pointer$+0xffffffff51b6ddd1>
    80001546:	99a60613          	addi	a2,a2,-1638 # 1999999a <UART0_BASE+0x999999a>
    8000154a:	1582                	slli	a1,a1,0x20
    8000154c:	02b6b5b3          	mulhu	a1,a3,a1
    80001550:	91b5                	srli	a1,a1,0x2d
    80001552:	02c58633          	mul	a2,a1,a2
    80001556:	9201                	srli	a2,a2,0x20
    80001558:	00161713          	slli	a4,a2,0x1
    8000155c:	060e                	slli	a2,a2,0x3
    8000155e:	963a                	add	a2,a2,a4
    80001560:	8d91                	sub	a1,a1,a2
    80001562:	0305e593          	ori	a1,a1,48
    80001566:	10000637          	lui	a2,0x10000
    *loc_addr = value;
    8000156a:	00b60023          	sb	a1,0(a2) # 10000000 <UART0_BASE>
    return *(volatile uint8_t *)addr;
    8000156e:	01454583          	lbu	a1,20(a0)
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    80001572:	0205f593          	andi	a1,a1,32
        while (is_transmit_empty() == 0) {};
    80001576:	dde5                	beqz	a1,8000156e <print_float_fixed3+0x552>
        uart_putc((char)('0' + (frac6 / 1000)   % 10));
    80001578:	106255b7          	lui	a1,0x10625
    8000157c:	1999a637          	lui	a2,0x1999a
    80001580:	dd358593          	addi	a1,a1,-557 # 10624dd3 <UART0_BASE+0x624dd3>
    80001584:	99a60613          	addi	a2,a2,-1638 # 1999999a <UART0_BASE+0x999999a>
    80001588:	1582                	slli	a1,a1,0x20
    8000158a:	02b6b5b3          	mulhu	a1,a3,a1
    8000158e:	9199                	srli	a1,a1,0x26
    80001590:	02c58633          	mul	a2,a1,a2
    80001594:	9201                	srli	a2,a2,0x20
    80001596:	00161713          	slli	a4,a2,0x1
    8000159a:	060e                	slli	a2,a2,0x3
    8000159c:	963a                	add	a2,a2,a4
    8000159e:	8d91                	sub	a1,a1,a2
    800015a0:	0305e593          	ori	a1,a1,48
    800015a4:	10000637          	lui	a2,0x10000
    *loc_addr = value;
    800015a8:	00b60023          	sb	a1,0(a2) # 10000000 <UART0_BASE>
    return *(volatile uint8_t *)addr;
    800015ac:	01454583          	lbu	a1,20(a0)
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    800015b0:	0205f593          	andi	a1,a1,32
        while (is_transmit_empty() == 0) {};
    800015b4:	dde5                	beqz	a1,800015ac <print_float_fixed3+0x590>
        uart_putc((char)('0' + (frac6 / 100)    % 10));
    800015b6:	51eb85b7          	lui	a1,0x51eb8
    800015ba:	1999a637          	lui	a2,0x1999a
    800015be:	51f58593          	addi	a1,a1,1311 # 51eb851f <UART0_BASE+0x41eb851f>
    800015c2:	99a60613          	addi	a2,a2,-1638 # 1999999a <UART0_BASE+0x999999a>
    800015c6:	1582                	slli	a1,a1,0x20
    800015c8:	02b6b5b3          	mulhu	a1,a3,a1
    800015cc:	9195                	srli	a1,a1,0x25
    800015ce:	02c58633          	mul	a2,a1,a2
    800015d2:	9201                	srli	a2,a2,0x20
    800015d4:	00161713          	slli	a4,a2,0x1
    800015d8:	060e                	slli	a2,a2,0x3
    800015da:	963a                	add	a2,a2,a4
    800015dc:	8d91                	sub	a1,a1,a2
    800015de:	0305e593          	ori	a1,a1,48
    800015e2:	10000637          	lui	a2,0x10000
    *loc_addr = value;
    800015e6:	00b60023          	sb	a1,0(a2) # 10000000 <UART0_BASE>
    return *(volatile uint8_t *)addr;
    800015ea:	01454583          	lbu	a1,20(a0)
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    800015ee:	0205f593          	andi	a1,a1,32
        while (is_transmit_empty() == 0) {};
    800015f2:	dde5                	beqz	a1,800015ea <print_float_fixed3+0x5ce>
        uart_putc((char)('0' + (frac6 / 10)     % 10));
    800015f4:	ccccd5b7          	lui	a1,0xccccd
    800015f8:	1999a637          	lui	a2,0x1999a
    800015fc:	ccd58593          	addi	a1,a1,-819 # ffffffffcccccccd <__global_pointer$+0xffffffff4ccc9345>
    80001600:	99a60713          	addi	a4,a2,-1638 # 1999999a <UART0_BASE+0x999999a>
    80001604:	1582                	slli	a1,a1,0x20
    80001606:	02b6b633          	mulhu	a2,a3,a1
    8000160a:	920d                	srli	a2,a2,0x23
    8000160c:	02e605b3          	mul	a1,a2,a4
    80001610:	9181                	srli	a1,a1,0x20
    80001612:	00159693          	slli	a3,a1,0x1
    80001616:	058e                	slli	a1,a1,0x3
    80001618:	95b6                	add	a1,a1,a3
    8000161a:	40b605b3          	sub	a1,a2,a1
    8000161e:	0305e593          	ori	a1,a1,48
    80001622:	100006b7          	lui	a3,0x10000
    *loc_addr = value;
    80001626:	00b68023          	sb	a1,0(a3) # 10000000 <UART0_BASE>
    return *(volatile uint8_t *)addr;
    8000162a:	01454583          	lbu	a1,20(a0)
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    8000162e:	0205f593          	andi	a1,a1,32
        while (is_transmit_empty() == 0) {};
    80001632:	dde5                	beqz	a1,8000162a <print_float_fixed3+0x60e>
        uart_putc((char)('0' + (frac6 % 10)));
    80001634:	00161593          	slli	a1,a2,0x1
    80001638:	060e                	slli	a2,a2,0x3
    8000163a:	95b2                	add	a1,a1,a2
    8000163c:	40b805b3          	sub	a1,a6,a1
    80001640:	0305e593          	ori	a1,a1,48
    80001644:	10000637          	lui	a2,0x10000
    *loc_addr = value;
    80001648:	00b60023          	sb	a1,0(a2) # 10000000 <UART0_BASE>
    return *(volatile uint8_t *)addr;
    8000164c:	01454583          	lbu	a1,20(a0)
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    80001650:	0205f593          	andi	a1,a1,32
        while (is_transmit_empty() == 0) {};
    80001654:	dde5                	beqz	a1,8000164c <print_float_fixed3+0x630>
    80001656:	100005b7          	lui	a1,0x10000
    8000165a:	06500613          	li	a2,101
    *loc_addr = value;
    8000165e:	00c58023          	sb	a2,0(a1) # 10000000 <UART0_BASE>
        if (e >= 0) { uart_putc('+'); print_dec32(e); }
    80001662:	0803c463          	bltz	t2,800016ea <print_float_fixed3+0x6ce>
    return *(volatile uint8_t *)addr;
    80001666:	01454583          	lbu	a1,20(a0)
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    8000166a:	0205f593          	andi	a1,a1,32
        while (is_transmit_empty() == 0) {};
    8000166e:	dde5                	beqz	a1,80001666 <print_float_fixed3+0x64a>
    80001670:	100005b7          	lui	a1,0x10000
    80001674:	02b00613          	li	a2,43
    *loc_addr = value;
    80001678:	00c58023          	sb	a2,0(a1) # 10000000 <UART0_BASE>
    if (v == 0) { uart_putc('0'); return; }
    8000167c:	0e038a63          	beqz	t2,80001770 <print_float_fixed3+0x754>
    80001680:	4701                	li	a4,0
    80001682:	ccccd5b7          	lui	a1,0xccccd
    80001686:	880a                	mv	a6,sp
    80001688:	48a9                	li	a7,10
    8000168a:	ccd58793          	addi	a5,a1,-819 # ffffffffcccccccd <__global_pointer$+0xffffffff4ccc9345>
    8000168e:	02079313          	slli	t1,a5,0x20
    80001692:	42bd                	li	t0,15
    80001694:	859e                	mv	a1,t2
    80001696:	863a                	mv	a2,a4
    while (v && i < (int)sizeof(buf)) { buf[i++] = (char)('0' + (v % 10)); v /= 10; }
    80001698:	02039693          	slli	a3,t2,0x20
    8000169c:	0705                	addi	a4,a4,1
    8000169e:	0266b6b3          	mulhu	a3,a3,t1
    800016a2:	0236d393          	srli	t2,a3,0x23
    800016a6:	00139693          	slli	a3,t2,0x1
    800016aa:	00339793          	slli	a5,t2,0x3
    800016ae:	96be                	add	a3,a3,a5
    800016b0:	40d586b3          	sub	a3,a1,a3
    800016b4:	0306e693          	ori	a3,a3,48
    800016b8:	00c807b3          	add	a5,a6,a2
    800016bc:	00d78023          	sb	a3,0(a5)
    800016c0:	0115e463          	bltu	a1,a7,800016c8 <print_float_fixed3+0x6ac>
    800016c4:	fc5668e3          	bltu	a2,t0,80001694 <print_float_fixed3+0x678>
    800016c8:	858a                	mv	a1,sp
    800016ca:	10000637          	lui	a2,0x10000
    while (i--) uart_putc(buf[i]);
    800016ce:	177d                	addi	a4,a4,-1
    800016d0:	00e586b3          	add	a3,a1,a4
    800016d4:	0006c683          	lbu	a3,0(a3)
    return *(volatile uint8_t *)addr;
    800016d8:	01454783          	lbu	a5,20(a0)
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    800016dc:	0207f793          	andi	a5,a5,32
    800016e0:	dfe5                	beqz	a5,800016d8 <print_float_fixed3+0x6bc>
    *loc_addr = value;
    800016e2:	00d60023          	sb	a3,0(a2) # 10000000 <UART0_BASE>
    800016e6:	f765                	bnez	a4,800016ce <print_float_fixed3+0x6b2>
    800016e8:	bab5                	j	80001064 <print_float_fixed3+0x48>
    return *(volatile uint8_t *)addr;
    800016ea:	01454583          	lbu	a1,20(a0)
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    800016ee:	0205f593          	andi	a1,a1,32
        while (is_transmit_empty() == 0) {};
    800016f2:	dde5                	beqz	a1,800016ea <print_float_fixed3+0x6ce>
    800016f4:	4e01                	li	t3,0
    800016f6:	10000637          	lui	a2,0x10000
    800016fa:	02d00713          	li	a4,45
        else        { uart_putc('-'); print_dec32(-e); }
    800016fe:	407007bb          	negw	a5,t2
    80001702:	ccccd5b7          	lui	a1,0xccccd
    80001706:	880a                	mv	a6,sp
    *loc_addr = value;
    80001708:	00e60023          	sb	a4,0(a2) # 10000000 <UART0_BASE>
    8000170c:	48a9                	li	a7,10
    8000170e:	ccd58713          	addi	a4,a1,-819 # ffffffffcccccccd <__global_pointer$+0xffffffff4ccc9345>
    80001712:	02071313          	slli	t1,a4,0x20
    80001716:	42bd                	li	t0,15
    80001718:	873e                	mv	a4,a5
    8000171a:	86f2                	mv	a3,t3
    while (v && i < (int)sizeof(buf)) { buf[i++] = (char)('0' + (v % 10)); v /= 10; }
    8000171c:	02079593          	slli	a1,a5,0x20
    80001720:	0e05                	addi	t3,t3,1
    80001722:	0265b5b3          	mulhu	a1,a1,t1
    80001726:	0235d793          	srli	a5,a1,0x23
    8000172a:	00179393          	slli	t2,a5,0x1
    8000172e:	00379593          	slli	a1,a5,0x3
    80001732:	959e                	add	a1,a1,t2
    80001734:	40b705b3          	sub	a1,a4,a1
    80001738:	0305e593          	ori	a1,a1,48
    8000173c:	00d80633          	add	a2,a6,a3
    80001740:	00b60023          	sb	a1,0(a2)
    80001744:	01176463          	bltu	a4,a7,8000174c <print_float_fixed3+0x730>
    80001748:	fc56e8e3          	bltu	a3,t0,80001718 <print_float_fixed3+0x6fc>
    8000174c:	858a                	mv	a1,sp
    8000174e:	10000637          	lui	a2,0x10000
    while (i--) uart_putc(buf[i]);
    80001752:	1e7d                	addi	t3,t3,-1
    80001754:	01c586b3          	add	a3,a1,t3
    80001758:	0006c703          	lbu	a4,0(a3)
    return *(volatile uint8_t *)addr;
    8000175c:	01454683          	lbu	a3,20(a0)
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    80001760:	0206f693          	andi	a3,a3,32
        while (is_transmit_empty() == 0) {};
    80001764:	dee5                	beqz	a3,8000175c <print_float_fixed3+0x740>
    *loc_addr = value;
    80001766:	00e60023          	sb	a4,0(a2) # 10000000 <UART0_BASE>
    8000176a:	fe0e14e3          	bnez	t3,80001752 <print_float_fixed3+0x736>
    8000176e:	b8dd                	j	80001064 <print_float_fixed3+0x48>
    return *(volatile uint8_t *)addr;
    80001770:	01454583          	lbu	a1,20(a0)
    return read_reg_u8(UART_LINE_STATUS) & 0x20;
    80001774:	0205f593          	andi	a1,a1,32
        while (is_transmit_empty() == 0) {};
    80001778:	dde5                	beqz	a1,80001770 <print_float_fixed3+0x754>
    8000177a:	10000537          	lui	a0,0x10000
    8000177e:	03000593          	li	a1,48
    *loc_addr = value;
    80001782:	00b50023          	sb	a1,0(a0) # 10000000 <UART0_BASE>
}
    80001786:	0141                	addi	sp,sp,16
    80001788:	8082                	ret

000000008000178a <setStats>:
    uintptr_t csr = read_csr(name); \
    if (!enable) { csr -= counters[i]; counter_names[i] = #name; } \
    counters[i++] = csr; \
  } while (0)

  READ_CTR(mcycle);
    8000178a:	b00025f3          	csrr	a1,mcycle
    8000178e:	00002617          	auipc	a2,0x2
    80001792:	03a60613          	addi	a2,a2,58 # 800037c8 <counters.0>
    80001796:	6214                	ld	a3,0(a2)
    80001798:	00a03533          	snez	a0,a0
    8000179c:	157d                	addi	a0,a0,-1
    8000179e:	8ee9                	and	a3,a3,a0
    800017a0:	8d95                	sub	a1,a1,a3
    800017a2:	e20c                	sd	a1,0(a2)
  READ_CTR(minstret);
    800017a4:	b02025f3          	csrr	a1,minstret
    800017a8:	6614                	ld	a3,8(a2)
    800017aa:	8d75                	and	a0,a0,a3
    800017ac:	8d89                	sub	a1,a1,a0
    800017ae:	e60c                	sd	a1,8(a2)

#undef READ_CTR
}
    800017b0:	8082                	ret

00000000800017b2 <tohost_exit>:
  } while(pos < end_signature);
}

void __attribute__((noreturn)) tohost_exit(uintptr_t code)
{
  tohost = (code << 1) | 1;
    800017b2:	0506                	slli	a0,a0,0x1
    800017b4:	0505                	addi	a0,a0,1
    800017b6:	00002597          	auipc	a1,0x2
    800017ba:	98a5b523          	sd	a0,-1654(a1) # 80003140 <tohost>
  while (1);
    800017be:	a001                	j	800017be <tohost_exit+0xc>
  tohost = (code << 1) | 1;
    800017c0:	00002517          	auipc	a0,0x2
    800017c4:	6585                	lui	a1,0x1
    800017c6:	a7358593          	addi	a1,a1,-1421 # a73 <putchar.buflen+0xa33>
    800017ca:	98b53023          	sd	a1,-1664(a0) # 80003140 <tohost>
  while (1);
    800017ce:	a001                	j	800017ce <tohost_exit+0x1c>

00000000800017d0 <exit>:
}

void exit(int code)
{
  //flush_signature_cachelines();
  asm("ecall");
    800017d0:	00000073          	ecall
  tohost = (code << 1) | 1;
    800017d4:	0506                	slli	a0,a0,0x1
    800017d6:	0505                	addi	a0,a0,1
    800017d8:	00002597          	auipc	a1,0x2
    800017dc:	96a5b423          	sd	a0,-1688(a1) # 80003140 <tohost>
  while (1);
    800017e0:	a001                	j	800017e0 <exit+0x10>

00000000800017e2 <abort>:
  asm("ecall");
    800017e2:	00000073          	ecall
  tohost = (code << 1) | 1;
    800017e6:	00002517          	auipc	a0,0x2
    800017ea:	10d00593          	li	a1,269
    800017ee:	94b53d23          	sd	a1,-1702(a0) # 80003140 <tohost>
  while (1);
    800017f2:	a001                	j	800017f2 <abort+0x10>

00000000800017f4 <printstr>:
{
  exit(128 + SIGABRT);
}

void printstr(const char* s)
{
    800017f4:	4581                	li	a1,0
}

size_t strlen(const char *s)
{
  const char *p = s;
  while (*p)
    800017f6:	00b50633          	add	a2,a0,a1
    800017fa:	00064603          	lbu	a2,0(a2)
    800017fe:	0585                	addi	a1,a1,1
    80001800:	fa7d                	bnez	a2,800017f6 <printstr+0x2>
    80001802:	7119                	addi	sp,sp,-128
    80001804:	fc86                	sd	ra,120(sp)
    80001806:	f8a2                	sd	s0,112(sp)
    80001808:	0100                	addi	s0,sp,128
    8000180a:	fc017113          	andi	sp,sp,-64
  volatile uint64_t magic_mem[8] __attribute__((aligned(64)));
    8000180e:	15fd                	addi	a1,a1,-1
    80001810:	04000613          	li	a2,64
  magic_mem[0] = which;
    80001814:	e032                	sd	a2,0(sp)
    80001816:	4605                	li	a2,1
  magic_mem[1] = arg0;
    80001818:	e432                	sd	a2,8(sp)
  tohost = (uintptr_t)magic_mem;
    8000181a:	00002617          	auipc	a2,0x2
  magic_mem[2] = arg1;
    8000181e:	e82a                	sd	a0,16(sp)
    80001820:	850a                	mv	a0,sp
  magic_mem[3] = arg2;
    80001822:	ec2e                	sd	a1,24(sp)
  __sync_synchronize();
    80001824:	0330000f          	fence	rw,rw
  tohost = (uintptr_t)magic_mem;
    80001828:	92a63323          	sd	a0,-1754(a2) # 80003140 <tohost>
    8000182c:	00002517          	auipc	a0,0x2
  while (fromhost == 0)
    80001830:	95453583          	ld	a1,-1708(a0) # 80003180 <fromhost>
    80001834:	ddf5                	beqz	a1,80001830 <printstr+0x3c>
  fromhost = 0;
    80001836:	94053a23          	sd	zero,-1708(a0)
  __sync_synchronize();
    8000183a:	0330000f          	fence	rw,rw
  return magic_mem[0];
    8000183e:	00013003          	ld	zero,0(sp)
}
    80001842:	f8040113          	addi	sp,s0,-128
    80001846:	70e6                	ld	ra,120(sp)
    80001848:	7446                	ld	s0,112(sp)
    8000184a:	6109                	addi	sp,sp,128
    8000184c:	8082                	ret

000000008000184e <strlen>:
{
    8000184e:	4581                	li	a1,0
  while (*p)
    80001850:	00b50633          	add	a2,a0,a1
    80001854:	00064603          	lbu	a2,0(a2)
    80001858:	0585                	addi	a1,a1,1
    8000185a:	fa7d                	bnez	a2,80001850 <strlen+0x2>
    p++;
  return p - s;
    8000185c:	fff58513          	addi	a0,a1,-1
    80001860:	8082                	ret

0000000080001862 <thread_entry>:
  while (cid != 0);
    80001862:	c111                	beqz	a0,80001866 <thread_entry+0x4>
    80001864:	a001                	j	80001864 <thread_entry+0x2>
}
    80001866:	8082                	ret
{
    80001868:	7119                	addi	sp,sp,-128
    8000186a:	fc86                	sd	ra,120(sp)
    8000186c:	f8a2                	sd	s0,112(sp)
    8000186e:	0100                	addi	s0,sp,128
    80001870:	fc017113          	andi	sp,sp,-64
    80001874:	04000513          	li	a0,64
    80001878:	4585                	li	a1,1
  magic_mem[0] = which;
    8000187a:	e02a                	sd	a0,0(sp)
  magic_mem[2] = arg1;
    8000187c:	00001517          	auipc	a0,0x1
  magic_mem[1] = arg0;
    80001880:	e42e                	sd	a1,8(sp)
    80001882:	45dd                	li	a1,23
  magic_mem[2] = arg1;
    80001884:	24250513          	addi	a0,a0,578 # 80002abe <golden+0x3ae>
    80001888:	e82a                	sd	a0,16(sp)
  tohost = (uintptr_t)magic_mem;
    8000188a:	00002517          	auipc	a0,0x2
  magic_mem[3] = arg2;
    8000188e:	ec2e                	sd	a1,24(sp)
    80001890:	858a                	mv	a1,sp
  __sync_synchronize();
    80001892:	0330000f          	fence	rw,rw
  tohost = (uintptr_t)magic_mem;
    80001896:	8ab53b23          	sd	a1,-1866(a0) # 80003140 <tohost>
    8000189a:	00002517          	auipc	a0,0x2
  while (fromhost == 0)
    8000189e:	8e653583          	ld	a1,-1818(a0) # 80003180 <fromhost>
    800018a2:	ddf5                	beqz	a1,8000189e <thread_entry+0x3c>
  fromhost = 0;
    800018a4:	8e053323          	sd	zero,-1818(a0)
  __sync_synchronize();
    800018a8:	0330000f          	fence	rw,rw
  return magic_mem[0];
    800018ac:	00013003          	ld	zero,0(sp)
  return -1;
    800018b0:	557d                	li	a0,-1
    800018b2:	f8040113          	addi	sp,s0,-128
    800018b6:	70e6                	ld	ra,120(sp)
    800018b8:	7446                	ld	s0,112(sp)
    800018ba:	6109                	addi	sp,sp,128
    800018bc:	8082                	ret

00000000800018be <_init>:
{
    800018be:	1141                	addi	sp,sp,-16
    800018c0:	e406                	sd	ra,8(sp)
  asm volatile("mv %0, tp" : "=r"(thread_pointer));
    800018c2:	8892                	mv	a7,tp
  if ((((uintptr_t)dest | (uintptr_t)src | len) & (sizeof(uintptr_t)-1)) == 0) {
    800018c4:	00002617          	auipc	a2,0x2
    800018c8:	00002717          	auipc	a4,0x2
    800018cc:	02860793          	addi	a5,a2,40 # 800038ec <_tdata_begin>
    800018d0:	02470813          	addi	a6,a4,36 # 800038ec <_tdata_begin>
    800018d4:	40f80633          	sub	a2,a6,a5
    800018d8:	0117e733          	or	a4,a5,a7
    800018dc:	8f51                	or	a4,a4,a2
    800018de:	00777693          	andi	a3,a4,7
    800018e2:	00c882b3          	add	t0,a7,a2
    800018e6:	ce91                	beqz	a3,80001902 <_init+0x44>
    while (d < (char*)(dest + len))
    800018e8:	ce0d                	beqz	a2,80001922 <_init+0x64>
    800018ea:	8646                	mv	a2,a7
      *d++ = *s++;
    800018ec:	0007c683          	lbu	a3,0(a5)
    800018f0:	0785                	addi	a5,a5,1
    800018f2:	00160713          	addi	a4,a2,1
    800018f6:	00d60023          	sb	a3,0(a2)
    800018fa:	863a                	mv	a2,a4
    800018fc:	fe5768e3          	bltu	a4,t0,800018ec <_init+0x2e>
    80001900:	a00d                	j	80001922 <_init+0x64>
    80001902:	00002797          	auipc	a5,0x2
    80001906:	fea78793          	addi	a5,a5,-22 # 800038ec <_tdata_begin>
    8000190a:	40f80633          	sub	a2,a6,a5
    while (d < (uintptr_t*)(dest + len))
    8000190e:	ca11                	beqz	a2,80001922 <_init+0x64>
    80001910:	8646                	mv	a2,a7
      *d++ = *s++;
    80001912:	6394                	ld	a3,0(a5)
    80001914:	07a1                	addi	a5,a5,8
    80001916:	00860713          	addi	a4,a2,8
    8000191a:	e214                	sd	a3,0(a2)
    8000191c:	863a                	mv	a2,a4
    while (d < (uintptr_t*)(dest + len))
    8000191e:	fe576ae3          	bltu	a4,t0,80001912 <_init+0x54>
  memset(thread_pointer + tdata_size, 0, tbss_size);
    80001922:	00002617          	auipc	a2,0x2
  if ((((uintptr_t)dest | len) & (sizeof(uintptr_t)-1)) == 0) {
    80001926:	00002697          	auipc	a3,0x2
  memset(thread_pointer + tdata_size, 0, tbss_size);
    8000192a:	fca60613          	addi	a2,a2,-54 # 800038ec <_tdata_begin>
  if ((((uintptr_t)dest | len) & (sizeof(uintptr_t)-1)) == 0) {
    8000192e:	01e68793          	addi	a5,a3,30 # 80003944 <_end>
  memset(thread_pointer + tdata_size, 0, tbss_size);
    80001932:	40c80733          	sub	a4,a6,a2
  if ((((uintptr_t)dest | len) & (sizeof(uintptr_t)-1)) == 0) {
    80001936:	410786b3          	sub	a3,a5,a6
  memset(thread_pointer + tdata_size, 0, tbss_size);
    8000193a:	9746                	add	a4,a4,a7
  if ((((uintptr_t)dest | len) & (sizeof(uintptr_t)-1)) == 0) {
    8000193c:	8ed9                	or	a3,a3,a4
    8000193e:	8a9d                	andi	a3,a3,7
    80001940:	40c78633          	sub	a2,a5,a2
    80001944:	9646                	add	a2,a2,a7
    80001946:	ce81                	beqz	a3,8000195e <_init+0xa0>
    80001948:	410786b3          	sub	a3,a5,a6
    while (d < (char*)(dest + len))
    8000194c:	c29d                	beqz	a3,80001972 <_init+0xb4>
      *d++ = byte;
    8000194e:	00170693          	addi	a3,a4,1
    80001952:	00070023          	sb	zero,0(a4)
    80001956:	8736                	mv	a4,a3
    80001958:	fec6ebe3          	bltu	a3,a2,8000194e <_init+0x90>
    8000195c:	a819                	j	80001972 <_init+0xb4>
    8000195e:	410786b3          	sub	a3,a5,a6
    while (d < (uintptr_t*)(dest + len))
    80001962:	ca81                	beqz	a3,80001972 <_init+0xb4>
      *d++ = word;
    80001964:	00870693          	addi	a3,a4,8
    80001968:	00073023          	sd	zero,0(a4)
    8000196c:	8736                	mv	a4,a3
    while (d < (uintptr_t*)(dest + len))
    8000196e:	fec6ebe3          	bltu	a3,a2,80001964 <_init+0xa6>
  thread_entry(cid, nc);
    80001972:	00000097          	auipc	ra,0x0
    80001976:	ef0080e7          	jalr	-272(ra) # 80001862 <thread_entry>
  int ret = main(0, 0);
    8000197a:	4501                	li	a0,0
    8000197c:	4581                	li	a1,0
    8000197e:	fffff097          	auipc	ra,0xfffff
    80001982:	a52080e7          	jalr	-1454(ra) # 800003d0 <main>
  asm("ecall");
    80001986:	00000073          	ecall
  tohost = (code << 1) | 1;
    8000198a:	0506                	slli	a0,a0,0x1
    8000198c:	0505                	addi	a0,a0,1
    8000198e:	00001597          	auipc	a1,0x1
    80001992:	7aa5b923          	sd	a0,1970(a1) # 80003140 <tohost>
  while (1);
    80001996:	a001                	j	80001996 <_init+0xd8>

0000000080001998 <putchar>:
  buf[buflen++] = ch;
    80001998:	000005b7          	lui	a1,0x0
    8000199c:	004586b3          	add	a3,a1,tp
    800019a0:	0406a603          	lw	a2,64(a3)
    800019a4:	000005b7          	lui	a1,0x0
    800019a8:	004585b3          	add	a1,a1,tp
    800019ac:	00058593          	mv	a1,a1
    800019b0:	00c58733          	add	a4,a1,a2
    800019b4:	00a70023          	sb	a0,0(a4)
    800019b8:	4729                	li	a4,10
    800019ba:	2605                	addiw	a2,a2,1
    800019bc:	04c6a023          	sw	a2,64(a3)
  if (ch == '\n' || buflen == sizeof(buf))
    800019c0:	00e50863          	beq	a0,a4,800019d0 <putchar+0x38>
    800019c4:	04000513          	li	a0,64
    800019c8:	00a60463          	beq	a2,a0,800019d0 <putchar+0x38>
  return 0;
    800019cc:	4501                	li	a0,0
    800019ce:	8082                	ret
    800019d0:	7119                	addi	sp,sp,-128
    800019d2:	fc86                	sd	ra,120(sp)
    800019d4:	f8a2                	sd	s0,112(sp)
    800019d6:	0100                	addi	s0,sp,128
    800019d8:	fc017113          	andi	sp,sp,-64
    800019dc:	04068513          	addi	a0,a3,64
    800019e0:	04000693          	li	a3,64
  magic_mem[0] = which;
    800019e4:	e036                	sd	a3,0(sp)
    800019e6:	4685                	li	a3,1
  magic_mem[1] = arg0;
    800019e8:	e436                	sd	a3,8(sp)
  tohost = (uintptr_t)magic_mem;
    800019ea:	00001697          	auipc	a3,0x1
  magic_mem[2] = arg1;
    800019ee:	e82e                	sd	a1,16(sp)
    800019f0:	858a                	mv	a1,sp
  magic_mem[3] = arg2;
    800019f2:	ec32                	sd	a2,24(sp)
  __sync_synchronize();
    800019f4:	0330000f          	fence	rw,rw
  tohost = (uintptr_t)magic_mem;
    800019f8:	74b6bb23          	sd	a1,1878(a3) # 80003140 <tohost>
    800019fc:	00001597          	auipc	a1,0x1
  while (fromhost == 0)
    80001a00:	7845b603          	ld	a2,1924(a1) # 80003180 <fromhost>
    80001a04:	de75                	beqz	a2,80001a00 <putchar+0x68>
  fromhost = 0;
    80001a06:	7805b223          	sd	zero,1924(a1)
  __sync_synchronize();
    80001a0a:	0330000f          	fence	rw,rw
  return magic_mem[0];
    80001a0e:	00013003          	ld	zero,0(sp)
    buflen = 0;
    80001a12:	00052023          	sw	zero,0(a0)
    80001a16:	f8040113          	addi	sp,s0,-128
    80001a1a:	70e6                	ld	ra,120(sp)
    80001a1c:	7446                	ld	s0,112(sp)
    80001a1e:	6109                	addi	sp,sp,128
  return 0;
    80001a20:	4501                	li	a0,0
    80001a22:	8082                	ret

0000000080001a24 <printhex>:
{
    80001a24:	7131                	addi	sp,sp,-192
    80001a26:	fd06                	sd	ra,184(sp)
    80001a28:	f922                	sd	s0,176(sp)
    80001a2a:	0180                	addi	s0,sp,192
    80001a2c:	fc017113          	andi	sp,sp,-64
  for (i = 0; i < 16; i++)
    80001a30:	03e10593          	addi	a1,sp,62
    80001a34:	02e10613          	addi	a2,sp,46
    80001a38:	46a9                	li	a3,10
    80001a3a:	a811                	j	80001a4e <printhex+0x2a>
    80001a3c:	05700793          	li	a5,87
    str[15-i] = (x & 0xF) + ((x & 0xF) < 10 ? '0' : 'a'-10);
    80001a40:	973e                	add	a4,a4,a5
    80001a42:	00e58023          	sb	a4,0(a1)
  for (i = 0; i < 16; i++)
    80001a46:	15fd                	addi	a1,a1,-1
    x >>= 4;
    80001a48:	8111                	srli	a0,a0,0x4
  for (i = 0; i < 16; i++)
    80001a4a:	00c58963          	beq	a1,a2,80001a5c <printhex+0x38>
    str[15-i] = (x & 0xF) + ((x & 0xF) < 10 ? '0' : 'a'-10);
    80001a4e:	00f57713          	andi	a4,a0,15
    80001a52:	fed775e3          	bgeu	a4,a3,80001a3c <printhex+0x18>
    80001a56:	03000793          	li	a5,48
    80001a5a:	b7dd                	j	80001a40 <printhex+0x1c>
    80001a5c:	4501                	li	a0,0
  str[16] = 0;
    80001a5e:	02010fa3          	sb	zero,63(sp)
    80001a62:	02f10593          	addi	a1,sp,47
  while (*p)
    80001a66:	00a58633          	add	a2,a1,a0
    80001a6a:	00064603          	lbu	a2,0(a2)
    80001a6e:	0505                	addi	a0,a0,1
    80001a70:	fa7d                	bnez	a2,80001a66 <printhex+0x42>
  volatile uint64_t magic_mem[8] __attribute__((aligned(64)));
    80001a72:	157d                	addi	a0,a0,-1
    80001a74:	04000593          	li	a1,64
  magic_mem[0] = which;
    80001a78:	e0ae                	sd	a1,64(sp)
    80001a7a:	4585                	li	a1,1
  magic_mem[1] = arg0;
    80001a7c:	e4ae                	sd	a1,72(sp)
    80001a7e:	02f10593          	addi	a1,sp,47
  magic_mem[2] = arg1;
    80001a82:	e8ae                	sd	a1,80(sp)
  tohost = (uintptr_t)magic_mem;
    80001a84:	00001597          	auipc	a1,0x1
  magic_mem[3] = arg2;
    80001a88:	ecaa                	sd	a0,88(sp)
    80001a8a:	0088                	addi	a0,sp,64
  __sync_synchronize();
    80001a8c:	0330000f          	fence	rw,rw
  tohost = (uintptr_t)magic_mem;
    80001a90:	6aa5be23          	sd	a0,1724(a1) # 80003140 <tohost>
    80001a94:	00001517          	auipc	a0,0x1
  while (fromhost == 0)
    80001a98:	6ec53583          	ld	a1,1772(a0) # 80003180 <fromhost>
    80001a9c:	ddf5                	beqz	a1,80001a98 <printhex+0x74>
  fromhost = 0;
    80001a9e:	6e053623          	sd	zero,1772(a0)
  __sync_synchronize();
    80001aa2:	0330000f          	fence	rw,rw
  return magic_mem[0];
    80001aa6:	04013003          	ld	zero,64(sp)
}
    80001aaa:	f4040113          	addi	sp,s0,-192
    80001aae:	70ea                	ld	ra,184(sp)
    80001ab0:	744a                	ld	s0,176(sp)
    80001ab2:	6129                	addi	sp,sp,192
    80001ab4:	8082                	ret

0000000080001ab6 <printf>:
{
    80001ab6:	715d                	addi	sp,sp,-80
    80001ab8:	e406                	sd	ra,8(sp)
    80001aba:	82aa                	mv	t0,a0
    80001abc:	fc3e                	sd	a5,56(sp)
    80001abe:	e0c2                	sd	a6,64(sp)
    80001ac0:	e4c6                	sd	a7,72(sp)
    80001ac2:	ec2e                	sd	a1,24(sp)
    80001ac4:	f032                	sd	a2,32(sp)
    80001ac6:	f436                	sd	a3,40(sp)
    80001ac8:	f83a                	sd	a4,48(sp)
    80001aca:	0828                	addi	a0,sp,24
  va_start(ap, fmt);
    80001acc:	e02a                	sd	a0,0(sp)
  vprintfmt((void*)putchar, 0, fmt, ap);
    80001ace:	00000517          	auipc	a0,0x0
    80001ad2:	eca50513          	addi	a0,a0,-310 # 80001998 <putchar>
    80001ad6:	0834                	addi	a3,sp,24
    80001ad8:	4581                	li	a1,0
    80001ada:	8616                	mv	a2,t0
    80001adc:	00000097          	auipc	ra,0x0
    80001ae0:	010080e7          	jalr	16(ra) # 80001aec <vprintfmt>
  return 0; // incorrect return value, but who cares, anyway?
    80001ae4:	4501                	li	a0,0
    80001ae6:	60a2                	ld	ra,8(sp)
    80001ae8:	6161                	addi	sp,sp,80
    80001aea:	8082                	ret

0000000080001aec <vprintfmt>:
{
    80001aec:	7149                	addi	sp,sp,-368
    80001aee:	f686                	sd	ra,360(sp)
    80001af0:	f2a2                	sd	s0,352(sp)
    80001af2:	eea6                	sd	s1,344(sp)
    80001af4:	eaca                	sd	s2,336(sp)
    80001af6:	e6ce                	sd	s3,328(sp)
    80001af8:	e2d2                	sd	s4,320(sp)
    80001afa:	fe56                	sd	s5,312(sp)
    80001afc:	fa5a                	sd	s6,304(sp)
    80001afe:	f65e                	sd	s7,296(sp)
    80001b00:	f262                	sd	s8,288(sp)
    80001b02:	ee66                	sd	s9,280(sp)
    80001b04:	ea6a                	sd	s10,272(sp)
    80001b06:	e66e                	sd	s11,264(sp)
    80001b08:	8a36                	mv	s4,a3
    80001b0a:	8b32                	mv	s6,a2
    80001b0c:	8cae                	mv	s9,a1
    80001b0e:	892a                	mv	s2,a0
    80001b10:	02500c13          	li	s8,37
    80001b14:	5d59                	li	s10,-10
    80001b16:	4aa5                	li	s5,9
    while ((ch = *(unsigned char *) fmt) != '%') {
    80001b18:	001b0993          	addi	s3,s6,1
    80001b1c:	fff9c503          	lbu	a0,-1(s3)
    80001b20:	01850b63          	beq	a0,s8,80001b36 <vprintfmt+0x4a>
    80001b24:	24050b63          	beqz	a0,80001d7a <vprintfmt+0x28e>
      putch(ch, putdat);
    80001b28:	85e6                	mv	a1,s9
    80001b2a:	9902                	jalr	s2
    while ((ch = *(unsigned char *) fmt) != '%') {
    80001b2c:	0985                	addi	s3,s3,1
    80001b2e:	fff9c503          	lbu	a0,-1(s3)
    80001b32:	ff8519e3          	bne	a0,s8,80001b24 <vprintfmt+0x38>
    80001b36:	e052                	sd	s4,0(sp)
    80001b38:	4501                	li	a0,0
    80001b3a:	02000a13          	li	s4,32
    80001b3e:	5bfd                	li	s7,-1
    80001b40:	8b4e                	mv	s6,s3
    80001b42:	5dfd                	li	s11,-1
    80001b44:	05500413          	li	s0,85
    80001b48:	a031                	j	80001b54 <vprintfmt+0x68>
      if (width < 0)
    80001b4a:	43fbd693          	srai	a3,s7,0x3f
    80001b4e:	00c6edb3          	or	s11,a3,a2
    80001b52:	8bae                	mv	s7,a1
    80001b54:	017025b3          	sgtz	a1,s7
    80001b58:	40b005bb          	negw	a1,a1
    80001b5c:	0175f633          	and	a2,a1,s7
    switch (ch = *(unsigned char *) fmt++) {
    80001b60:	000b4583          	lbu	a1,0(s6)
    80001b64:	fdd58713          	addi	a4,a1,-35
    80001b68:	18e46d63          	bltu	s0,a4,80001d02 <vprintfmt+0x216>
    80001b6c:	86da                	mv	a3,s6
    80001b6e:	070e                	slli	a4,a4,0x3
    80001b70:	00001797          	auipc	a5,0x1
    80001b74:	fa878793          	addi	a5,a5,-88 # 80002b18 <golden+0x408>
    80001b78:	973e                	add	a4,a4,a5
    80001b7a:	6318                	ld	a4,0(a4)
    80001b7c:	0b05                	addi	s6,s6,1
    80001b7e:	8702                	jr	a4
    80001b80:	8a2e                	mv	s4,a1
    80001b82:	bff9                	j	80001b60 <vprintfmt+0x74>
    80001b84:	8bb2                	mv	s7,a2
    80001b86:	bfe9                	j	80001b60 <vprintfmt+0x74>
    80001b88:	4601                	li	a2,0
        precision = precision * 10 + ch - '0';
    80001b8a:	00161713          	slli	a4,a2,0x1
    80001b8e:	060e                	slli	a2,a2,0x3
    80001b90:	963a                	add	a2,a2,a4
    80001b92:	962e                	add	a2,a2,a1
        ch = *fmt;
    80001b94:	0016c583          	lbu	a1,1(a3)
    80001b98:	0685                	addi	a3,a3,1
        if (ch < '0' || ch > '9')
    80001b9a:	fc658713          	addi	a4,a1,-58
        precision = precision * 10 + ch - '0';
    80001b9e:	fd06061b          	addiw	a2,a2,-48
        if (ch < '0' || ch > '9')
    80001ba2:	ffa774e3          	bgeu	a4,s10,80001b8a <vprintfmt+0x9e>
    80001ba6:	8b36                	mv	s6,a3
    80001ba8:	85b2                	mv	a1,a2
      if (width < 0)
    80001baa:	fa0bc0e3          	bltz	s7,80001b4a <vprintfmt+0x5e>
    80001bae:	85de                	mv	a1,s7
    80001bb0:	bf69                	j	80001b4a <vprintfmt+0x5e>
    80001bb2:	6582                	ld	a1,0(sp)
      precision = va_arg(ap, int);
    80001bb4:	4190                	lw	a2,0(a1)
    80001bb6:	05a1                	addi	a1,a1,8
    80001bb8:	e02e                	sd	a1,0(sp)
    80001bba:	85b2                	mv	a1,a2
      if (width < 0)
    80001bbc:	f80bc7e3          	bltz	s7,80001b4a <vprintfmt+0x5e>
    80001bc0:	b7fd                	j	80001bae <vprintfmt+0xc2>
      lflag++;
    80001bc2:	2505                	addiw	a0,a0,1
      goto reswitch;
    80001bc4:	bf41                	j	80001b54 <vprintfmt+0x68>
    80001bc6:	49a1                	li	s3,8
  if (lflag >= 2)
    80001bc8:	4589                	li	a1,2
    80001bca:	08b54e63          	blt	a0,a1,80001c66 <vprintfmt+0x17a>
    80001bce:	a869                	j	80001c68 <vprintfmt+0x17c>
    80001bd0:	49a9                	li	s3,10
    80001bd2:	4589                	li	a1,2
    80001bd4:	08b54963          	blt	a0,a1,80001c66 <vprintfmt+0x17a>
    80001bd8:	a841                	j	80001c68 <vprintfmt+0x17c>
    80001bda:	6502                	ld	a0,0(sp)
      if ((p = va_arg(ap, char *)) == NULL)
    80001bdc:	00053983          	ld	s3,0(a0)
    80001be0:	00099663          	bnez	s3,80001bec <vprintfmt+0x100>
    80001be4:	00001997          	auipc	s3,0x1
    80001be8:	f2b98993          	addi	s3,s3,-213 # 80002b0f <golden+0x3ff>
      if (width > 0 && padc != '-')
    80001bec:	15705e63          	blez	s7,80001d48 <vprintfmt+0x25c>
    80001bf0:	02d00513          	li	a0,45
    80001bf4:	12aa0363          	beq	s4,a0,80001d1a <vprintfmt+0x22e>
    80001bf8:	854e                	mv	a0,s3
}

size_t strnlen(const char *s, size_t n)
{
  const char *p = s;
  while (n-- && *p)
    80001bfa:	000d8d63          	beqz	s11,80001c14 <vprintfmt+0x128>
    80001bfe:	01b985b3          	add	a1,s3,s11
    80001c02:	866e                	mv	a2,s11
    80001c04:	854e                	mv	a0,s3
    80001c06:	00054683          	lbu	a3,0(a0)
    80001c0a:	c689                	beqz	a3,80001c14 <vprintfmt+0x128>
    80001c0c:	167d                	addi	a2,a2,-1
    p++;
    80001c0e:	0505                	addi	a0,a0,1
  while (n-- && *p)
    80001c10:	fa7d                	bnez	a2,80001c06 <vprintfmt+0x11a>
    80001c12:	852e                	mv	a0,a1
  return p - s;
    80001c14:	40a98533          	sub	a0,s3,a0
        for (width -= strnlen(p, precision); width > 0; width--)
    80001c18:	00ab843b          	addw	s0,s7,a0
    80001c1c:	10805063          	blez	s0,80001d1c <vprintfmt+0x230>
    80001c20:	955e                	add	a0,a0,s7
    80001c22:	00150413          	addi	s0,a0,1
    80001c26:	4485                	li	s1,1
          putch(padc, putdat);
    80001c28:	8552                	mv	a0,s4
    80001c2a:	85e6                	mv	a1,s9
    80001c2c:	9902                	jalr	s2
        for (width -= strnlen(p, precision); width > 0; width--)
    80001c2e:	347d                	addiw	s0,s0,-1
    80001c30:	fe84cce3          	blt	s1,s0,80001c28 <vprintfmt+0x13c>
    80001c34:	4401                	li	s0,0
      for (; (ch = *p) != '\0' && (precision < 0 || --precision >= 0); width--) {
    80001c36:	0009c503          	lbu	a0,0(s3)
    80001c3a:	e565                	bnez	a0,80001d22 <vprintfmt+0x236>
    80001c3c:	aa11                	j	80001d50 <vprintfmt+0x264>
    80001c3e:	6402                	ld	s0,0(sp)
      putch(va_arg(ap, int), putdat);
    80001c40:	4008                	lw	a0,0(s0)
    80001c42:	00840a13          	addi	s4,s0,8
    80001c46:	85e6                	mv	a1,s9
    80001c48:	9902                	jalr	s2
      break;
    80001c4a:	b5f9                	j	80001b18 <vprintfmt+0x2c>
      putch('0', putdat);
    80001c4c:	03000513          	li	a0,48
    80001c50:	85e6                	mv	a1,s9
    80001c52:	9902                	jalr	s2
      putch('x', putdat);
    80001c54:	07800513          	li	a0,120
    80001c58:	85e6                	mv	a1,s9
    80001c5a:	9902                	jalr	s2
    80001c5c:	4505                	li	a0,1
    80001c5e:	49c1                	li	s3,16
  if (lflag >= 2)
    80001c60:	4589                	li	a1,2
    80001c62:	00b55363          	bge	a0,a1,80001c68 <vprintfmt+0x17c>
  else if (lflag)
    80001c66:	c54d                	beqz	a0,80001d10 <vprintfmt+0x224>
    80001c68:	6482                	ld	s1,0(sp)
    80001c6a:	8da6                	mv	s11,s1
    80001c6c:	6084                	ld	s1,0(s1)
    digs[pos++] = num % base;
    80001c6e:	0334f533          	remu	a0,s1,s3
    80001c72:	c42a                	sw	a0,8(sp)
    80001c74:	4405                	li	s0,1
    if (num < base)
    80001c76:	0134ec63          	bltu	s1,s3,80001c8e <vprintfmt+0x1a2>
    80001c7a:	0068                	addi	a0,sp,12
    num /= base;
    80001c7c:	0334d4b3          	divu	s1,s1,s3
    digs[pos++] = num % base;
    80001c80:	0334f5b3          	remu	a1,s1,s3
    80001c84:	c10c                	sw	a1,0(a0)
    if (num < base)
    80001c86:	0511                	addi	a0,a0,4
    80001c88:	2405                	addiw	s0,s0,1
    80001c8a:	ff34f9e3          	bgeu	s1,s3,80001c7c <vprintfmt+0x190>
  while (width-- > pos)
    80001c8e:	01745863          	bge	s0,s7,80001c9e <vprintfmt+0x1b2>
    80001c92:	3bfd                	addiw	s7,s7,-1
    putch(padc, putdat);
    80001c94:	8552                	mv	a0,s4
    80001c96:	85e6                	mv	a1,s9
    80001c98:	9902                	jalr	s2
  while (width-- > pos)
    80001c9a:	ff744ce3          	blt	s0,s7,80001c92 <vprintfmt+0x1a6>
    80001c9e:	8522                	mv	a0,s0
    80001ca0:	8a6e                	mv	s4,s11
    80001ca2:	00805363          	blez	s0,80001ca8 <vprintfmt+0x1bc>
    80001ca6:	4505                	li	a0,1
    80001ca8:	0a21                	addi	s4,s4,8
  while (pos-- > 0)
    80001caa:	040a                	slli	s0,s0,0x2
    80001cac:	050a                	slli	a0,a0,0x2
    80001cae:	004c                	addi	a1,sp,4
    80001cb0:	942e                	add	s0,s0,a1
    80001cb2:	848a                	mv	s1,sp
    80001cb4:	94aa                	add	s1,s1,a0
    80001cb6:	a809                	j	80001cc8 <vprintfmt+0x1dc>
    80001cb8:	03000593          	li	a1,48
    putch(digs[pos] + (digs[pos] >= 10 ? 'a' - 10 : '0'), putdat);
    80001cbc:	9d2d                	addw	a0,a0,a1
    80001cbe:	85e6                	mv	a1,s9
    80001cc0:	9902                	jalr	s2
  while (pos-- > 0)
    80001cc2:	1471                	addi	s0,s0,-4
    80001cc4:	e4940ae3          	beq	s0,s1,80001b18 <vprintfmt+0x2c>
    putch(digs[pos] + (digs[pos] >= 10 ? 'a' - 10 : '0'), putdat);
    80001cc8:	4008                	lw	a0,0(s0)
    80001cca:	feaaf7e3          	bgeu	s5,a0,80001cb8 <vprintfmt+0x1cc>
    80001cce:	05700593          	li	a1,87
    80001cd2:	b7ed                	j	80001cbc <vprintfmt+0x1d0>
      putch(ch, putdat);
    80001cd4:	02500513          	li	a0,37
    80001cd8:	85e6                	mv	a1,s9
    80001cda:	9902                	jalr	s2
    80001cdc:	6a02                	ld	s4,0(sp)
      break;
    80001cde:	bd2d                	j	80001b18 <vprintfmt+0x2c>
  if (lflag >= 2)
    80001ce0:	4589                	li	a1,2
    80001ce2:	00b55363          	bge	a0,a1,80001ce8 <vprintfmt+0x1fc>
  else if (lflag)
    80001ce6:	c159                	beqz	a0,80001d6c <vprintfmt+0x280>
    80001ce8:	6482                	ld	s1,0(sp)
    80001cea:	8da6                	mv	s11,s1
    80001cec:	6084                	ld	s1,0(s1)
    80001cee:	49a9                	li	s3,10
      if ((long long) num < 0) {
    80001cf0:	f604dfe3          	bgez	s1,80001c6e <vprintfmt+0x182>
        putch('-', putdat);
    80001cf4:	02d00513          	li	a0,45
    80001cf8:	85e6                	mv	a1,s9
    80001cfa:	9902                	jalr	s2
        num = -(long long) num;
    80001cfc:	409004b3          	neg	s1,s1
      }
    80001d00:	b7bd                	j	80001c6e <vprintfmt+0x182>
      putch('%', putdat);
    80001d02:	02500513          	li	a0,37
    80001d06:	85e6                	mv	a1,s9
    80001d08:	9902                	jalr	s2
    80001d0a:	8b4e                	mv	s6,s3
    80001d0c:	6a02                	ld	s4,0(sp)
      break;
    80001d0e:	b529                	j	80001b18 <vprintfmt+0x2c>
    80001d10:	6482                	ld	s1,0(sp)
    80001d12:	8da6                	mv	s11,s1
    return va_arg(*ap, unsigned int);
    80001d14:	0004e483          	lwu	s1,0(s1)
    80001d18:	bf99                	j	80001c6e <vprintfmt+0x182>
    80001d1a:	845e                	mv	s0,s7
      for (; (ch = *p) != '\0' && (precision < 0 || --precision >= 0); width--) {
    80001d1c:	0009c503          	lbu	a0,0(s3)
    80001d20:	c905                	beqz	a0,80001d50 <vprintfmt+0x264>
    80001d22:	0985                	addi	s3,s3,1
    80001d24:	4485                	li	s1,1
    80001d26:	6a02                	ld	s4,0(sp)
    80001d28:	a811                	j	80001d3c <vprintfmt+0x250>
    80001d2a:	0ff57513          	zext.b	a0,a0
        putch(ch, putdat);
    80001d2e:	85e6                	mv	a1,s9
    80001d30:	9902                	jalr	s2
      for (; (ch = *p) != '\0' && (precision < 0 || --precision >= 0); width--) {
    80001d32:	0009c503          	lbu	a0,0(s3)
    80001d36:	347d                	addiw	s0,s0,-1
    80001d38:	0985                	addi	s3,s3,1
    80001d3a:	cd09                	beqz	a0,80001d54 <vprintfmt+0x268>
    80001d3c:	fe0dc7e3          	bltz	s11,80001d2a <vprintfmt+0x23e>
    80001d40:	000d8a63          	beqz	s11,80001d54 <vprintfmt+0x268>
    80001d44:	3dfd                	addiw	s11,s11,-1
    80001d46:	b7d5                	j	80001d2a <vprintfmt+0x23e>
    80001d48:	845e                	mv	s0,s7
    80001d4a:	0009c503          	lbu	a0,0(s3)
    80001d4e:	f971                	bnez	a0,80001d22 <vprintfmt+0x236>
    80001d50:	4485                	li	s1,1
    80001d52:	6a02                	ld	s4,0(sp)
    80001d54:	0a21                	addi	s4,s4,8
      for (; width > 0; width--)
    80001d56:	dc8051e3          	blez	s0,80001b18 <vprintfmt+0x2c>
    80001d5a:	0405                	addi	s0,s0,1
        putch(' ', putdat);
    80001d5c:	02000513          	li	a0,32
    80001d60:	85e6                	mv	a1,s9
    80001d62:	9902                	jalr	s2
      for (; width > 0; width--)
    80001d64:	347d                	addiw	s0,s0,-1
    80001d66:	fe84cbe3          	blt	s1,s0,80001d5c <vprintfmt+0x270>
    80001d6a:	b37d                	j	80001b18 <vprintfmt+0x2c>
    80001d6c:	6482                	ld	s1,0(sp)
    80001d6e:	8da6                	mv	s11,s1
    return va_arg(*ap, int);
    80001d70:	4084                	lw	s1,0(s1)
    80001d72:	49a9                	li	s3,10
      if ((long long) num < 0) {
    80001d74:	ee04dde3          	bgez	s1,80001c6e <vprintfmt+0x182>
    80001d78:	bfb5                	j	80001cf4 <vprintfmt+0x208>
}
    80001d7a:	70b6                	ld	ra,360(sp)
    80001d7c:	7416                	ld	s0,352(sp)
    80001d7e:	64f6                	ld	s1,344(sp)
    80001d80:	6956                	ld	s2,336(sp)
    80001d82:	69b6                	ld	s3,328(sp)
    80001d84:	6a16                	ld	s4,320(sp)
    80001d86:	7af2                	ld	s5,312(sp)
    80001d88:	7b52                	ld	s6,304(sp)
    80001d8a:	7bb2                	ld	s7,296(sp)
    80001d8c:	7c12                	ld	s8,288(sp)
    80001d8e:	6cf2                	ld	s9,280(sp)
    80001d90:	6d52                	ld	s10,272(sp)
    80001d92:	6db2                	ld	s11,264(sp)
    80001d94:	6175                	addi	sp,sp,368
    80001d96:	8082                	ret

0000000080001d98 <sprintf_putch>:
  **pstr = ch;
    80001d98:	6190                	ld	a2,0(a1)
    80001d9a:	00a60023          	sb	a0,0(a2)
  (*pstr)++;
    80001d9e:	6188                	ld	a0,0(a1)
    80001da0:	0505                	addi	a0,a0,1
    80001da2:	e188                	sd	a0,0(a1)
}
    80001da4:	8082                	ret

0000000080001da6 <sprintf>:
{
    80001da6:	7125                	addi	sp,sp,-416
    80001da8:	f6a2                	sd	s0,360(sp)
    80001daa:	f2a6                	sd	s1,352(sp)
    80001dac:	eeca                	sd	s2,344(sp)
    80001dae:	eace                	sd	s3,336(sp)
    80001db0:	e6d2                	sd	s4,328(sp)
    80001db2:	e2d6                	sd	s5,320(sp)
    80001db4:	fe5a                	sd	s6,312(sp)
    80001db6:	fa5e                	sd	s7,304(sp)
    80001db8:	f662                	sd	s8,296(sp)
    80001dba:	f266                	sd	s9,288(sp)
    80001dbc:	ee6a                	sd	s10,280(sp)
    80001dbe:	ea6e                	sd	s11,272(sp)
    80001dc0:	eb42                	sd	a6,400(sp)
    80001dc2:	ef46                	sd	a7,408(sp)
    80001dc4:	fab2                	sd	a2,368(sp)
    80001dc6:	feb6                	sd	a3,376(sp)
    80001dc8:	e33a                	sd	a4,384(sp)
    80001dca:	e73e                	sd	a5,392(sp)
    80001dcc:	17010e93          	addi	t4,sp,368
  while (1) {
    80001dd0:	40a002b3          	neg	t0,a0
    80001dd4:	01410813          	addi	a6,sp,20
    80001dd8:	00c10893          	addi	a7,sp,12
    80001ddc:	02500b93          	li	s7,37
    80001de0:	05500313          	li	t1,85
    80001de4:	5ad9                	li	s5,-10
    80001de6:	4389                	li	t2,2
    80001de8:	02d00e13          	li	t3,45
    80001dec:	49a5                	li	s3,9
    80001dee:	03000f13          	li	t5,48
    80001df2:	07800f93          	li	t6,120
  va_start(ap, fmt);
    80001df6:	e476                	sd	t4,8(sp)
    80001df8:	02000913          	li	s2,32
    80001dfc:	4d81                	li	s11,0
    while ((ch = *(unsigned char *) fmt) != '%') {
    80001dfe:	00a2863b          	addw	a2,t0,a0
    80001e02:	00158693          	addi	a3,a1,1
    80001e06:	84aa                	mv	s1,a0
    80001e08:	fff6c583          	lbu	a1,-1(a3)
    80001e0c:	24058963          	beqz	a1,8000205e <sprintf+0x2b8>
    80001e10:	01758c63          	beq	a1,s7,80001e28 <sprintf+0x82>
  **pstr = ch;
    80001e14:	00b48023          	sb	a1,0(s1)
  (*pstr)++;
    80001e18:	0485                	addi	s1,s1,1
    while ((ch = *(unsigned char *) fmt) != '%') {
    80001e1a:	2605                	addiw	a2,a2,1
    80001e1c:	0685                	addi	a3,a3,1
    80001e1e:	0d85                	addi	s11,s11,1
    80001e20:	fff6c583          	lbu	a1,-1(a3)
    80001e24:	f5f5                	bnez	a1,80001e10 <sprintf+0x6a>
    80001e26:	ac25                	j	8000205e <sprintf+0x2b8>
    80001e28:	4b01                	li	s6,0
    80001e2a:	02000c13          	li	s8,32
    80001e2e:	5cfd                	li	s9,-1
    80001e30:	85b6                	mv	a1,a3
    80001e32:	5a7d                	li	s4,-1
    80001e34:	01902633          	sgtz	a2,s9
    80001e38:	40c0063b          	negw	a2,a2
    80001e3c:	01967d33          	and	s10,a2,s9
    80001e40:	862e                	mv	a2,a1
    switch (ch = *(unsigned char *) fmt++) {
    80001e42:	0005c403          	lbu	s0,0(a1)
    80001e46:	fdd40593          	addi	a1,s0,-35
    80001e4a:	1cb36763          	bltu	t1,a1,80002018 <sprintf+0x272>
    80001e4e:	058e                	slli	a1,a1,0x3
    80001e50:	00001797          	auipc	a5,0x1
    80001e54:	f7878793          	addi	a5,a5,-136 # 80002dc8 <golden+0x6b8>
    80001e58:	95be                	add	a1,a1,a5
    80001e5a:	619c                	ld	a5,0(a1)
    80001e5c:	00160593          	addi	a1,a2,1
    80001e60:	8782                	jr	a5
    80001e62:	8c22                	mv	s8,s0
    80001e64:	bff1                	j	80001e40 <sprintf+0x9a>
    80001e66:	8cea                	mv	s9,s10
    80001e68:	bfe1                	j	80001e40 <sprintf+0x9a>
    80001e6a:	4781                	li	a5,0
        precision = precision * 10 + ch - '0';
    80001e6c:	00179593          	slli	a1,a5,0x1
    80001e70:	078e                	slli	a5,a5,0x3
    80001e72:	95be                	add	a1,a1,a5
    80001e74:	95a2                	add	a1,a1,s0
        ch = *fmt;
    80001e76:	00164403          	lbu	s0,1(a2)
    80001e7a:	0605                	addi	a2,a2,1
        if (ch < '0' || ch > '9')
    80001e7c:	fc640713          	addi	a4,s0,-58
        precision = precision * 10 + ch - '0';
    80001e80:	fd05879b          	addiw	a5,a1,-48
        if (ch < '0' || ch > '9')
    80001e84:	ff5774e3          	bgeu	a4,s5,80001e6c <sprintf+0xc6>
    80001e88:	85b2                	mv	a1,a2
    80001e8a:	863e                	mv	a2,a5
      if (width < 0)
    80001e8c:	000cc363          	bltz	s9,80001e92 <sprintf+0xec>
    80001e90:	8666                	mv	a2,s9
    80001e92:	43fcd713          	srai	a4,s9,0x3f
    80001e96:	00f76a33          	or	s4,a4,a5
    80001e9a:	8cb2                	mv	s9,a2
    80001e9c:	bf61                	j	80001e34 <sprintf+0x8e>
      precision = va_arg(ap, int);
    80001e9e:	000ea783          	lw	a5,0(t4)
    80001ea2:	0ea1                	addi	t4,t4,8
    80001ea4:	863e                	mv	a2,a5
      if (width < 0)
    80001ea6:	fe0cd5e3          	bgez	s9,80001e90 <sprintf+0xea>
    80001eaa:	b7e5                	j	80001e92 <sprintf+0xec>
      lflag++;
    80001eac:	2b05                	addiw	s6,s6,1
      goto reswitch;
    80001eae:	b759                	j	80001e34 <sprintf+0x8e>
    80001eb0:	4521                	li	a0,8
  if (lflag >= 2)
    80001eb2:	027b5663          	bge	s6,t2,80001ede <sprintf+0x138>
    80001eb6:	a015                	j	80001eda <sprintf+0x134>
    80001eb8:	4541                	li	a0,16
    80001eba:	027b5263          	bge	s6,t2,80001ede <sprintf+0x138>
    80001ebe:	a831                	j	80001eda <sprintf+0x134>
  **pstr = ch;
    80001ec0:	01e48023          	sb	t5,0(s1)
    80001ec4:	01f480a3          	sb	t6,1(s1)
  (*pstr)++;
    80001ec8:	0489                	addi	s1,s1,2
    80001eca:	4b05                	li	s6,1
    80001ecc:	4541                	li	a0,16
  if (lflag >= 2)
    80001ece:	007b4663          	blt	s6,t2,80001eda <sprintf+0x134>
    80001ed2:	a031                	j	80001ede <sprintf+0x138>
    80001ed4:	4529                	li	a0,10
    80001ed6:	007b5463          	bge	s6,t2,80001ede <sprintf+0x138>
  else if (lflag)
    80001eda:	140b0563          	beqz	s6,80002024 <sprintf+0x27e>
    80001ede:	000eb683          	ld	a3,0(t4)
    digs[pos++] = num % base;
    80001ee2:	02a6f633          	remu	a2,a3,a0
    80001ee6:	c832                	sw	a2,16(sp)
    80001ee8:	4705                	li	a4,1
    80001eea:	00a6ec63          	bltu	a3,a0,80001f02 <sprintf+0x15c>
    80001eee:	8642                	mv	a2,a6
    num /= base;
    80001ef0:	02a6d6b3          	divu	a3,a3,a0
    digs[pos++] = num % base;
    80001ef4:	02a6f7b3          	remu	a5,a3,a0
    80001ef8:	c21c                	sw	a5,0(a2)
    if (num < base)
    80001efa:	0611                	addi	a2,a2,4
    80001efc:	2705                	addiw	a4,a4,1
    80001efe:	fea6f9e3          	bgeu	a3,a0,80001ef0 <sprintf+0x14a>
    80001f02:	01975e63          	bge	a4,s9,80001f1e <sprintf+0x178>
  while (width-- > pos)
    80001f06:	fff74513          	not	a0,a4
    80001f0a:	9566                	add	a0,a0,s9
    80001f0c:	1502                	slli	a0,a0,0x20
    80001f0e:	9101                	srli	a0,a0,0x20
    80001f10:	9526                	add	a0,a0,s1
    80001f12:	0505                	addi	a0,a0,1
  **pstr = ch;
    80001f14:	01848023          	sb	s8,0(s1)
  (*pstr)++;
    80001f18:	0485                	addi	s1,s1,1
    80001f1a:	fea49de3          	bne	s1,a0,80001f14 <sprintf+0x16e>
    80001f1e:	853a                	mv	a0,a4
    80001f20:	00e05363          	blez	a4,80001f26 <sprintf+0x180>
    80001f24:	4505                	li	a0,1
    80001f26:	0ea1                	addi	t4,t4,8
  while (pos-- > 0)
    80001f28:	00271613          	slli	a2,a4,0x2
    80001f2c:	8f09                	sub	a4,a4,a0
    80001f2e:	00c88533          	add	a0,a7,a2
    80001f32:	00e48633          	add	a2,s1,a4
    80001f36:	0605                	addi	a2,a2,1
    80001f38:	a811                	j	80001f4c <sprintf+0x1a6>
    80001f3a:	03000713          	li	a4,48
    putch(digs[pos] + (digs[pos] >= 10 ? 'a' - 10 : '0'), putdat);
    80001f3e:	96ba                	add	a3,a3,a4
  **pstr = ch;
    80001f40:	00d48023          	sb	a3,0(s1)
  (*pstr)++;
    80001f44:	0485                	addi	s1,s1,1
  while (pos-- > 0)
    80001f46:	1571                	addi	a0,a0,-4
    80001f48:	00c48863          	beq	s1,a2,80001f58 <sprintf+0x1b2>
    putch(digs[pos] + (digs[pos] >= 10 ? 'a' - 10 : '0'), putdat);
    80001f4c:	4114                	lw	a3,0(a0)
    80001f4e:	fed9f6e3          	bgeu	s3,a3,80001f3a <sprintf+0x194>
    80001f52:	05700713          	li	a4,87
    80001f56:	b7e5                	j	80001f3e <sprintf+0x198>
    80001f58:	8526                	mv	a0,s1
      break;
    80001f5a:	b54d                	j	80001dfc <sprintf+0x56>
      putch(va_arg(ap, int), putdat);
    80001f5c:	000ec503          	lbu	a0,0(t4)
    80001f60:	0ea1                	addi	t4,t4,8
  **pstr = ch;
    80001f62:	00a48023          	sb	a0,0(s1)
  (*pstr)++;
    80001f66:	00148513          	addi	a0,s1,1
      break;
    80001f6a:	bd49                	j	80001dfc <sprintf+0x56>
      if ((p = va_arg(ap, char *)) == NULL)
    80001f6c:	000eb683          	ld	a3,0(t4)
    80001f70:	e689                	bnez	a3,80001f7a <sprintf+0x1d4>
    80001f72:	00001697          	auipc	a3,0x1
    80001f76:	b9d68693          	addi	a3,a3,-1123 # 80002b0f <golden+0x3ff>
      if (width > 0 && padc != '-')
    80001f7a:	05905763          	blez	s9,80001fc8 <sprintf+0x222>
    80001f7e:	05cc0563          	beq	s8,t3,80001fc8 <sprintf+0x222>
    80001f82:	8636                	mv	a2,a3
  while (n-- && *p)
    80001f84:	000a0d63          	beqz	s4,80001f9e <sprintf+0x1f8>
    80001f88:	014687b3          	add	a5,a3,s4
    80001f8c:	8452                	mv	s0,s4
    80001f8e:	8636                	mv	a2,a3
    80001f90:	00064703          	lbu	a4,0(a2)
    80001f94:	c709                	beqz	a4,80001f9e <sprintf+0x1f8>
    80001f96:	147d                	addi	s0,s0,-1
    p++;
    80001f98:	0605                	addi	a2,a2,1
  while (n-- && *p)
    80001f9a:	f87d                	bnez	s0,80001f90 <sprintf+0x1ea>
    80001f9c:	863e                	mv	a2,a5
  return p - s;
    80001f9e:	40c68733          	sub	a4,a3,a2
        for (width -= strnlen(p, precision); width > 0; width--)
    80001fa2:	00ec87bb          	addw	a5,s9,a4
    80001fa6:	08f05263          	blez	a5,8000202a <sprintf+0x284>
    80001faa:	956e                	add	a0,a0,s11
    80001fac:	fff64613          	not	a2,a2
    80001fb0:	9cb6                	add	s9,s9,a3
    80001fb2:	9666                	add	a2,a2,s9
    80001fb4:	1602                	slli	a2,a2,0x20
    80001fb6:	9201                	srli	a2,a2,0x20
    80001fb8:	9532                	add	a0,a0,a2
    80001fba:	0505                	addi	a0,a0,1
  **pstr = ch;
    80001fbc:	01848023          	sb	s8,0(s1)
  (*pstr)++;
    80001fc0:	0485                	addi	s1,s1,1
        for (width -= strnlen(p, precision); width > 0; width--)
    80001fc2:	fea49de3          	bne	s1,a0,80001fbc <sprintf+0x216>
    80001fc6:	4c81                	li	s9,0
      for (; (ch = *p) != '\0' && (precision < 0 || --precision >= 0); width--) {
    80001fc8:	0006c703          	lbu	a4,0(a3)
    80001fcc:	c33d                	beqz	a4,80002032 <sprintf+0x28c>
    80001fce:	0685                	addi	a3,a3,1
    80001fd0:	8526                	mv	a0,s1
    80001fd2:	a811                	j	80001fe6 <sprintf+0x240>
    80001fd4:	3a7d                	addiw	s4,s4,-1
  **pstr = ch;
    80001fd6:	00e50023          	sb	a4,0(a0)
      for (; (ch = *p) != '\0' && (precision < 0 || --precision >= 0); width--) {
    80001fda:	0006c703          	lbu	a4,0(a3)
  (*pstr)++;
    80001fde:	0505                	addi	a0,a0,1
      for (; (ch = *p) != '\0' && (precision < 0 || --precision >= 0); width--) {
    80001fe0:	3cfd                	addiw	s9,s9,-1
    80001fe2:	0685                	addi	a3,a3,1
    80001fe4:	cb21                	beqz	a4,80002034 <sprintf+0x28e>
    80001fe6:	fe0a48e3          	bltz	s4,80001fd6 <sprintf+0x230>
    80001fea:	fe0a15e3          	bnez	s4,80001fd4 <sprintf+0x22e>
    80001fee:	a099                	j	80002034 <sprintf+0x28e>
  **pstr = ch;
    80001ff0:	01748023          	sb	s7,0(s1)
  (*pstr)++;
    80001ff4:	00148513          	addi	a0,s1,1
      break;
    80001ff8:	b511                	j	80001dfc <sprintf+0x56>
  if (lflag >= 2)
    80001ffa:	007b5463          	bge	s6,t2,80002002 <sprintf+0x25c>
    80001ffe:	040b0a63          	beqz	s6,80002052 <sprintf+0x2ac>
    80002002:	000eb683          	ld	a3,0(t4)
    80002006:	4529                	li	a0,10
      if ((long long) num < 0) {
    80002008:	ec06dde3          	bgez	a3,80001ee2 <sprintf+0x13c>
  **pstr = ch;
    8000200c:	01c48023          	sb	t3,0(s1)
  (*pstr)++;
    80002010:	0485                	addi	s1,s1,1
        num = -(long long) num;
    80002012:	40d006b3          	neg	a3,a3
    80002016:	b5f1                	j	80001ee2 <sprintf+0x13c>
  **pstr = ch;
    80002018:	01748023          	sb	s7,0(s1)
  (*pstr)++;
    8000201c:	00148513          	addi	a0,s1,1
    80002020:	85b6                	mv	a1,a3
      break;
    80002022:	bbe9                	j	80001dfc <sprintf+0x56>
    return va_arg(*ap, unsigned int);
    80002024:	000ee683          	lwu	a3,0(t4)
    80002028:	bd6d                	j	80001ee2 <sprintf+0x13c>
    8000202a:	8cbe                	mv	s9,a5
      for (; (ch = *p) != '\0' && (precision < 0 || --precision >= 0); width--) {
    8000202c:	0006c703          	lbu	a4,0(a3)
    80002030:	ff59                	bnez	a4,80001fce <sprintf+0x228>
    80002032:	8526                	mv	a0,s1
    80002034:	0ea1                	addi	t4,t4,8
      for (; width > 0; width--)
    80002036:	dd9053e3          	blez	s9,80001dfc <sprintf+0x56>
    8000203a:	1cfd                	addi	s9,s9,-1
    8000203c:	1c82                	slli	s9,s9,0x20
    8000203e:	020cd613          	srli	a2,s9,0x20
    80002042:	962a                	add	a2,a2,a0
    80002044:	0605                	addi	a2,a2,1
  **pstr = ch;
    80002046:	01250023          	sb	s2,0(a0)
  (*pstr)++;
    8000204a:	0505                	addi	a0,a0,1
      for (; width > 0; width--)
    8000204c:	fec51de3          	bne	a0,a2,80002046 <sprintf+0x2a0>
    80002050:	b375                	j	80001dfc <sprintf+0x56>
    return va_arg(*ap, int);
    80002052:	000ea683          	lw	a3,0(t4)
    80002056:	4529                	li	a0,10
      if ((long long) num < 0) {
    80002058:	e806d5e3          	bgez	a3,80001ee2 <sprintf+0x13c>
    8000205c:	bf45                	j	8000200c <sprintf+0x266>
  *str = 0;
    8000205e:	00048023          	sb	zero,0(s1)
  return str - str0;
    80002062:	8532                	mv	a0,a2
    80002064:	7436                	ld	s0,360(sp)
    80002066:	7496                	ld	s1,352(sp)
    80002068:	6976                	ld	s2,344(sp)
    8000206a:	69d6                	ld	s3,336(sp)
    8000206c:	6a36                	ld	s4,328(sp)
    8000206e:	6a96                	ld	s5,320(sp)
    80002070:	7b72                	ld	s6,312(sp)
    80002072:	7bd2                	ld	s7,304(sp)
    80002074:	7c32                	ld	s8,296(sp)
    80002076:	7c92                	ld	s9,288(sp)
    80002078:	6d72                	ld	s10,280(sp)
    8000207a:	6dd2                	ld	s11,272(sp)
    8000207c:	611d                	addi	sp,sp,416
    8000207e:	8082                	ret

0000000080002080 <memcpy>:
  if ((((uintptr_t)dest | (uintptr_t)src | len) & (sizeof(uintptr_t)-1)) == 0) {
    80002080:	00a5e6b3          	or	a3,a1,a0
    80002084:	8ed1                	or	a3,a3,a2
    80002086:	0076f713          	andi	a4,a3,7
    8000208a:	00c506b3          	add	a3,a0,a2
    8000208e:	cf11                	beqz	a4,800020aa <memcpy+0x2a>
    while (d < (char*)(dest + len))
    80002090:	c61d                	beqz	a2,800020be <memcpy+0x3e>
    80002092:	862a                	mv	a2,a0
      *d++ = *s++;
    80002094:	0005c703          	lbu	a4,0(a1)
    80002098:	0585                	addi	a1,a1,1
    8000209a:	00160793          	addi	a5,a2,1
    8000209e:	00e60023          	sb	a4,0(a2)
    800020a2:	863e                	mv	a2,a5
    800020a4:	fed7e8e3          	bltu	a5,a3,80002094 <memcpy+0x14>
    800020a8:	a819                	j	800020be <memcpy+0x3e>
    while (d < (uintptr_t*)(dest + len))
    800020aa:	ca11                	beqz	a2,800020be <memcpy+0x3e>
    800020ac:	862a                	mv	a2,a0
      *d++ = *s++;
    800020ae:	6198                	ld	a4,0(a1)
    800020b0:	05a1                	addi	a1,a1,8
    800020b2:	00860793          	addi	a5,a2,8
    800020b6:	e218                	sd	a4,0(a2)
    800020b8:	863e                	mv	a2,a5
    while (d < (uintptr_t*)(dest + len))
    800020ba:	fed7eae3          	bltu	a5,a3,800020ae <memcpy+0x2e>
  return dest;
    800020be:	8082                	ret

00000000800020c0 <memset>:
  if ((((uintptr_t)dest | len) & (sizeof(uintptr_t)-1)) == 0) {
    800020c0:	00a666b3          	or	a3,a2,a0
    800020c4:	8a9d                	andi	a3,a3,7
    800020c6:	ce81                	beqz	a3,800020de <memset+0x1e>
    while (d < (char*)(dest + len))
    800020c8:	ce1d                	beqz	a2,80002106 <memset+0x46>
    800020ca:	962a                	add	a2,a2,a0
    800020cc:	86aa                	mv	a3,a0
      *d++ = byte;
    800020ce:	00168713          	addi	a4,a3,1
    800020d2:	00b68023          	sb	a1,0(a3)
    800020d6:	86ba                	mv	a3,a4
    800020d8:	fec76be3          	bltu	a4,a2,800020ce <memset+0xe>
    800020dc:	a02d                	j	80002106 <memset+0x46>
    while (d < (uintptr_t*)(dest + len))
    800020de:	c605                	beqz	a2,80002106 <memset+0x46>
    800020e0:	15e2                	slli	a1,a1,0x38
    800020e2:	101016b7          	lui	a3,0x10101
    800020e6:	0692                	slli	a3,a3,0x4
    800020e8:	10068693          	addi	a3,a3,256 # 10101100 <UART0_BASE+0x101100>
    800020ec:	02d5b5b3          	mulhu	a1,a1,a3
    800020f0:	02059693          	slli	a3,a1,0x20
    800020f4:	8dd5                	or	a1,a1,a3
    800020f6:	962a                	add	a2,a2,a0
    800020f8:	86aa                	mv	a3,a0
      *d++ = word;
    800020fa:	00868713          	addi	a4,a3,8
    800020fe:	e28c                	sd	a1,0(a3)
    80002100:	86ba                	mv	a3,a4
    while (d < (uintptr_t*)(dest + len))
    80002102:	fec76ce3          	bltu	a4,a2,800020fa <memset+0x3a>
  return dest;
    80002106:	8082                	ret

0000000080002108 <strnlen>:
{
    80002108:	862a                	mv	a2,a0
  while (n-- && *p)
    8000210a:	c999                	beqz	a1,80002120 <strnlen+0x18>
    8000210c:	00b506b3          	add	a3,a0,a1
    80002110:	862a                	mv	a2,a0
    80002112:	00064703          	lbu	a4,0(a2)
    80002116:	c709                	beqz	a4,80002120 <strnlen+0x18>
    80002118:	15fd                	addi	a1,a1,-1
    p++;
    8000211a:	0605                	addi	a2,a2,1
  while (n-- && *p)
    8000211c:	f9fd                	bnez	a1,80002112 <strnlen+0xa>
    8000211e:	8636                	mv	a2,a3
  return p - s;
    80002120:	40a60533          	sub	a0,a2,a0
    80002124:	8082                	ret

0000000080002126 <strcmp>:
int strcmp(const char* s1, const char* s2)
{
  unsigned char c1, c2;

  do {
    c1 = *s1++;
    80002126:	00054603          	lbu	a2,0(a0)
    c2 = *s2++;
    8000212a:	0005c683          	lbu	a3,0(a1)
  } while (c1 != 0 && c1 == c2);
    8000212e:	c609                	beqz	a2,80002138 <strcmp+0x12>
    80002130:	0505                	addi	a0,a0,1
    80002132:	0585                	addi	a1,a1,1
    80002134:	fed609e3          	beq	a2,a3,80002126 <strcmp>

  return c1 - c2;
    80002138:	40d60533          	sub	a0,a2,a3
    8000213c:	8082                	ret

000000008000213e <strcpy>:
}

char* strcpy(char* dest, const char* src)
{
    8000213e:	862a                	mv	a2,a0
  char* d = dest;
  while ((*d++ = *src++))
    80002140:	0005c683          	lbu	a3,0(a1)
    80002144:	0585                	addi	a1,a1,1
    80002146:	00160713          	addi	a4,a2,1
    8000214a:	00d60023          	sb	a3,0(a2)
    8000214e:	863a                	mv	a2,a4
    80002150:	fae5                	bnez	a3,80002140 <strcpy+0x2>
    ;
  return dest;
    80002152:	8082                	ret

0000000080002154 <atol>:
}

long atol(const char* str)
{
    80002154:	02000613          	li	a2,32
  long res = 0;
  int sign = 0;

  while (*str == ' ')
    80002158:	00054583          	lbu	a1,0(a0)
    8000215c:	00c59763          	bne	a1,a2,8000216a <atol+0x16>
    str++;
    80002160:	0505                	addi	a0,a0,1
  while (*str == ' ')
    80002162:	00054583          	lbu	a1,0(a0)
    80002166:	fec58de3          	beq	a1,a2,80002160 <atol+0xc>
    8000216a:	02b00613          	li	a2,43
    8000216e:	00c58663          	beq	a1,a2,8000217a <atol+0x26>
    80002172:	02d00613          	li	a2,45
    80002176:	02c59c63          	bne	a1,a2,800021ae <atol+0x5a>

  if (*str == '-' || *str == '+') {
    sign = *str == '-';
    8000217a:	fd358593          	addi	a1,a1,-45
    8000217e:	00b03633          	snez	a2,a1
    str++;
    80002182:	0505                	addi	a0,a0,1
  }

  while (*str) {
    80002184:	00054683          	lbu	a3,0(a0)
    80002188:	c69d                	beqz	a3,800021b6 <atol+0x62>
    8000218a:	4581                	li	a1,0
    8000218c:	0505                	addi	a0,a0,1
    res *= 10;
    8000218e:	00159713          	slli	a4,a1,0x1
    80002192:	058e                	slli	a1,a1,0x3
    80002194:	95ba                	add	a1,a1,a4
    res += *str++ - '0';
    80002196:	95b6                	add	a1,a1,a3
  while (*str) {
    80002198:	00054683          	lbu	a3,0(a0)
    res += *str++ - '0';
    8000219c:	fd058593          	addi	a1,a1,-48
  while (*str) {
    800021a0:	0505                	addi	a0,a0,1
    800021a2:	f6f5                	bnez	a3,8000218e <atol+0x3a>
  }

  return sign ? -res : res;
    800021a4:	e219                	bnez	a2,800021aa <atol+0x56>
    800021a6:	40b005b3          	neg	a1,a1
    800021aa:	852e                	mv	a0,a1
    800021ac:	8082                	ret
    800021ae:	4605                	li	a2,1
  while (*str) {
    800021b0:	00054683          	lbu	a3,0(a0)
    800021b4:	faf9                	bnez	a3,8000218a <atol+0x36>
    800021b6:	4581                	li	a1,0
  return sign ? -res : res;
    800021b8:	d67d                	beqz	a2,800021a6 <atol+0x52>
    800021ba:	bfc5                	j	800021aa <atol+0x56>

00000000800021bc <_close>:
// Provided by linker script
extern char _end;            // end of bss
static char *heap_end;       // current heap pointer

int _close(int fd) {
    (void)fd; return -1;     // no files
    800021bc:	557d                	li	a0,-1
    800021be:	8082                	ret

00000000800021c0 <_fstat>:
}

int _fstat(int fd, struct stat *st) {
    (void)fd; if (st) { st->st_mode = S_IFCHR; } return 0; // pretend char device
    800021c0:	c199                	beqz	a1,800021c6 <_fstat+0x6>
    800021c2:	6509                	lui	a0,0x2
    800021c4:	c1c8                	sw	a0,4(a1)
    800021c6:	4501                	li	a0,0
    800021c8:	8082                	ret

00000000800021ca <_isatty>:
}

int _isatty(int fd) {
    (void)fd; return 1;      // yes, treat as tty
    800021ca:	4505                	li	a0,1
    800021cc:	8082                	ret

00000000800021ce <_lseek>:
}

off_t _lseek(int fd, off_t offset, int whence) {
    (void)fd; (void)offset; (void)whence; return 0; // not supported
    800021ce:	4501                	li	a0,0
    800021d0:	8082                	ret

00000000800021d2 <_open>:
}

int _open(const char *path, int flags, int mode) {
    (void)path; (void)flags; (void)mode; return -1; // fail
    800021d2:	557d                	li	a0,-1
    800021d4:	8082                	ret

00000000800021d6 <__errno>:

//     return (int)cnt;
// }
// Optional errno (newlib may look for it)
int *__errno(void) {
    static int e; return &e;
    800021d6:	00001517          	auipc	a0,0x1
    800021da:	60250513          	addi	a0,a0,1538 # 800037d8 <__errno.e>
    800021de:	8082                	ret

00000000800021e0 <handle_uart_irq>:
    rx_tail = (uint16_t)((rx_tail + 1) % RX_BUF_SZ);
    return c;
}

// ===== UART 中断服务：搬空 RX FIFO 到环形缓冲 =====
void handle_uart_irq(void) {
    800021e0:	10000537          	lui	a0,0x10000
static inline uint8_t rd8(volatile uint32_t *r) { return (uint8_t)(*r); }
    800021e4:	494c                	lw	a1,20(a0)
    while (rd8(UART_LSR) & LSR_DR) {
    800021e6:	8985                	andi	a1,a1,1
    800021e8:	e191                	bnez	a1,800021ec <handle_uart_irq+0xc>
        rx_push(rd8(UART_RBR_THR));
    }
}
    800021ea:	8082                	ret
    800021ec:	00001597          	auipc	a1,0x1
    800021f0:	5fc58593          	addi	a1,a1,1532 # 800037e8 <rx_head>
    800021f4:	a021                	j	800021fc <handle_uart_irq+0x1c>
static inline uint8_t rd8(volatile uint32_t *r) { return (uint8_t)(*r); }
    800021f6:	4950                	lw	a2,20(a0)
    while (rd8(UART_LSR) & LSR_DR) {
    800021f8:	8a05                	andi	a2,a2,1
    800021fa:	da65                	beqz	a2,800021ea <handle_uart_irq+0xa>
static inline uint8_t rd8(volatile uint32_t *r) { return (uint8_t)(*r); }
    800021fc:	4110                	lw	a2,0(a0)
    uint16_t n = (uint16_t)((rx_head + 1) % RX_BUF_SZ);
    800021fe:	00059683          	lh	a3,0(a1)
    if (n != rx_tail) { rx_buf[rx_head] = c; rx_head = n; } // 满则丢
    80002202:	0025d703          	lhu	a4,2(a1)
    uint16_t n = (uint16_t)((rx_head + 1) % RX_BUF_SZ);
    80002206:	0685                	addi	a3,a3,1
    80002208:	0ff6f693          	zext.b	a3,a3
    if (n != rx_tail) { rx_buf[rx_head] = c; rx_head = n; } // 满则丢
    8000220c:	fee685e3          	beq	a3,a4,800021f6 <handle_uart_irq+0x16>
    80002210:	0005d703          	lhu	a4,0(a1)
    80002214:	972e                	add	a4,a4,a1
    80002216:	00c70223          	sb	a2,4(a4)
    8000221a:	00d59023          	sh	a3,0(a1)
    8000221e:	bfe1                	j	800021f6 <handle_uart_irq+0x16>

0000000080002220 <uart_init>:
    // 关中断
    wr8(UART_IER, 0x00);

    // 波特率（DLAB=1）
    wr8(UART_LCR, LCR_DLAB);
    uint16_t div = (uint16_t)(sys_clk_hz / (baud_rate * 16u));
    80002220:	0592                	slli	a1,a1,0x4
    80002222:	02b555bb          	divuw	a1,a0,a1
    80002226:	10000537          	lui	a0,0x10000
    8000222a:	08000613          	li	a2,128
    8000222e:	02000693          	li	a3,32
static inline void wr8(volatile uint32_t *r, uint8_t v) { *r = v; }
    80002232:	00052223          	sw	zero,4(a0) # 10000004 <UART0_BASE+0x4>
    80002236:	c550                	sw	a2,12(a0)
    80002238:	0ff5f613          	zext.b	a2,a1
    8000223c:	c110                	sw	a2,0(a0)
    8000223e:	460d                	li	a2,3
    80002240:	15c2                	slli	a1,a1,0x30
    80002242:	91e1                	srli	a1,a1,0x38
    80002244:	c14c                	sw	a1,4(a0)
    80002246:	459d                	li	a1,7
    80002248:	c514                	sw	a3,8(a0)
    8000224a:	46ad                	li	a3,11
    8000224c:	c550                	sw	a2,12(a0)
    8000224e:	4605                	li	a2,1
    80002250:	c50c                	sw	a1,8(a0)
    80002252:	c914                	sw	a3,16(a0)
    80002254:	c150                	sw	a2,4(a0)
static inline uint8_t rd8(volatile uint32_t *r) { return (uint8_t)(*r); }
    80002256:	01452003          	lw	zero,20(a0)
    8000225a:	00852003          	lw	zero,8(a0)
    8000225e:	494c                	lw	a1,20(a0)
    wr8(UART_IER, IER_ERBFI);

    // 清残留
    (void)rd8(UART_LSR);
    (void)rd8(UART_IIR_FCR);
    while (rd8(UART_LSR) & LSR_DR) (void)rd8(UART_RBR_THR);
    80002260:	8985                	andi	a1,a1,1
    80002262:	c581                	beqz	a1,8000226a <uart_init+0x4a>
static inline uint8_t rd8(volatile uint32_t *r) { return (uint8_t)(*r); }
    80002264:	00052003          	lw	zero,0(a0)
    80002268:	bfdd                	j	8000225e <uart_init+0x3e>
}
    8000226a:	8082                	ret

000000008000226c <_write>:

// ===== 轮询发送（供 printf 使用）=====
int _write(int fd, const void *buf, size_t cnt) {
    8000226c:	4685                	li	a3,1
    if (fd != 1) return -1;
    8000226e:	02d51563          	bne	a0,a3,80002298 <_write+0x2c>
    const uint8_t *p = (const uint8_t *)buf;
    for (size_t i = 0; i < cnt; i++) {
    80002272:	c205                	beqz	a2,80002292 <_write+0x26>
    80002274:	4501                	li	a0,0
    80002276:	100006b7          	lui	a3,0x10000
static inline uint8_t rd8(volatile uint32_t *r) { return (uint8_t)(*r); }
    8000227a:	4ad8                	lw	a4,20(a3)
        while ((rd8(UART_LSR) & LSR_THRE) == 0) { }
    8000227c:	02077713          	andi	a4,a4,32
    80002280:	df6d                	beqz	a4,8000227a <_write+0xe>
        wr8(UART_RBR_THR, p[i]);
    80002282:	00a58733          	add	a4,a1,a0
    80002286:	00074703          	lbu	a4,0(a4)
    for (size_t i = 0; i < cnt; i++) {
    8000228a:	0505                	addi	a0,a0,1
static inline void wr8(volatile uint32_t *r, uint8_t v) { *r = v; }
    8000228c:	c298                	sw	a4,0(a3)
    for (size_t i = 0; i < cnt; i++) {
    8000228e:	fec516e3          	bne	a0,a2,8000227a <_write+0xe>
    }
    return (int)cnt;
}
    80002292:	0006051b          	sext.w	a0,a2
    80002296:	8082                	ret
    80002298:	567d                	li	a2,-1
    8000229a:	0006051b          	sext.w	a0,a2
    8000229e:	8082                	ret

00000000800022a0 <_read>:

// ===== 中断驱动读取：从环形缓冲取，空时 wfi 等待并轮询兜底 =====
int _read(int fd, void *buf, size_t cnt) {
    if (fd != 0) return -1;
    800022a0:	c509                	beqz	a0,800022aa <_read+0xa>
    800022a2:	567d                	li	a2,-1
            asm volatile("wfi"); // 等待中断
        }
        if (!rx_empty()) p[i++] = rx_pop();
    }
    return (int)cnt;
}
    800022a4:	0006051b          	sext.w	a0,a2
    800022a8:	8082                	ret
    while (i < cnt) {
    800022aa:	de6d                	beqz	a2,800022a4 <_read+0x4>
    800022ac:	4881                	li	a7,0
    800022ae:	00001697          	auipc	a3,0x1
    800022b2:	53a68693          	addi	a3,a3,1338 # 800037e8 <rx_head>
    800022b6:	10000737          	lui	a4,0x10000
    800022ba:	a019                	j	800022c0 <_read+0x20>
    800022bc:	fec8f4e3          	bgeu	a7,a2,800022a4 <_read+0x4>
static inline int rx_empty(void) { return rx_head == rx_tail; }
    800022c0:	0006d783          	lhu	a5,0(a3)
    800022c4:	0026d503          	lhu	a0,2(a3)
        while (rx_empty()) {
    800022c8:	04a79063          	bne	a5,a0,80002308 <_read+0x68>
static inline uint8_t rd8(volatile uint32_t *r) { return (uint8_t)(*r); }
    800022cc:	4b48                	lw	a0,20(a4)
            if (rd8(UART_LSR) & LSR_DR) {
    800022ce:	8905                	andi	a0,a0,1
    800022d0:	e911                	bnez	a0,800022e4 <_read+0x44>
            asm volatile("wfi"); // 等待中断
    800022d2:	10500073          	wfi
static inline int rx_empty(void) { return rx_head == rx_tail; }
    800022d6:	0006d503          	lhu	a0,0(a3)
    800022da:	0026d783          	lhu	a5,2(a3)
        while (rx_empty()) {
    800022de:	fef507e3          	beq	a0,a5,800022cc <_read+0x2c>
    800022e2:	a01d                	j	80002308 <_read+0x68>
static inline uint8_t rd8(volatile uint32_t *r) { return (uint8_t)(*r); }
    800022e4:	00072803          	lw	a6,0(a4) # 10000000 <UART0_BASE>
    uint16_t n = (uint16_t)((rx_head + 1) % RX_BUF_SZ);
    800022e8:	00069783          	lh	a5,0(a3)
    if (n != rx_tail) { rx_buf[rx_head] = c; rx_head = n; } // 满则丢
    800022ec:	0026d503          	lhu	a0,2(a3)
    uint16_t n = (uint16_t)((rx_head + 1) % RX_BUF_SZ);
    800022f0:	0785                	addi	a5,a5,1
    800022f2:	0ff7f793          	zext.b	a5,a5
    if (n != rx_tail) { rx_buf[rx_head] = c; rx_head = n; } // 满则丢
    800022f6:	00a78963          	beq	a5,a0,80002308 <_read+0x68>
    800022fa:	0006d503          	lhu	a0,0(a3)
    800022fe:	9536                	add	a0,a0,a3
    80002300:	01050223          	sb	a6,4(a0)
    80002304:	00f69023          	sh	a5,0(a3)
static inline int rx_empty(void) { return rx_head == rx_tail; }
    80002308:	0006d503          	lhu	a0,0(a3)
    8000230c:	0026d783          	lhu	a5,2(a3)
        if (!rx_empty()) p[i++] = rx_pop();
    80002310:	faf506e3          	beq	a0,a5,800022bc <_read+0x1c>
    uint8_t c = rx_buf[rx_tail];
    80002314:	0026d503          	lhu	a0,2(a3)
    80002318:	9536                	add	a0,a0,a3
    8000231a:	00454503          	lbu	a0,4(a0)
    rx_tail = (uint16_t)((rx_tail + 1) % RX_BUF_SZ);
    8000231e:	00269783          	lh	a5,2(a3)
    80002322:	0785                	addi	a5,a5,1
    80002324:	0ff7f793          	zext.b	a5,a5
    80002328:	00f69123          	sh	a5,2(a3)
        if (!rx_empty()) p[i++] = rx_pop();
    8000232c:	011587b3          	add	a5,a1,a7
    80002330:	0885                	addi	a7,a7,1
    80002332:	00a78023          	sb	a0,0(a5)
    80002336:	b759                	j	800022bc <_read+0x1c>

0000000080002338 <_sbrk>:

void* _sbrk(int incr) {
    extern char _end[];
    static char *heap_end;
    if (heap_end == 0) heap_end = _end;
    80002338:	00001617          	auipc	a2,0x1
    8000233c:	4a863583          	ld	a1,1192(a2) # 800037e0 <_sbrk.heap_end>
    80002340:	e599                	bnez	a1,8000234e <_sbrk+0x16>
    80002342:	00001597          	auipc	a1,0x1
    80002346:	60258593          	addi	a1,a1,1538 # 80003944 <_end>
    8000234a:	4ab63423          	sd	a1,1192(a2)
    char *prev_heap_end = heap_end;
    8000234e:	4a863583          	ld	a1,1192(a2)
    heap_end += incr;
    80002352:	952e                	add	a0,a0,a1
    80002354:	4aa63423          	sd	a0,1192(a2)
    return (void *)prev_heap_end;
    80002358:	852e                	mv	a0,a1
    8000235a:	8082                	ret

000000008000235c <plic_init_uart>:
#include "plic.h"

static inline void w32(uintptr_t a, uint32_t v){ *(volatile uint32_t*)a = v; }
static inline uint32_t r32(uintptr_t a){ return *(volatile uint32_t*)a; }

void plic_init_uart(void) {
    8000235c:	0c000537          	lui	a0,0xc000
    80002360:	4585                	li	a1,1
static inline void w32(uintptr_t a, uint32_t v){ *(volatile uint32_t*)a = v; }
    80002362:	c14c                	sw	a1,4(a0)
    80002364:	0c002537          	lui	a0,0xc002
static inline uint32_t r32(uintptr_t a){ return *(volatile uint32_t*)a; }
    80002368:	410c                	lw	a1,0(a0)
    // 1) priority > 0
    w32(PLIC_PRIORITY(UART0_IRQ_ID), 1);
    // 2) enable hart0 的该源（这里只示例 1..32）
    uintptr_t en = PLIC_ENABLE(HART0);
    uint32_t m = r32(en);
    m |= (1u << (UART0_IRQ_ID % 32));
    8000236a:	0025e593          	ori	a1,a1,2
static inline void w32(uintptr_t a, uint32_t v){ *(volatile uint32_t*)a = v; }
    8000236e:	c10c                	sw	a1,0(a0)
    80002370:	0c200537          	lui	a0,0xc200
    80002374:	00052023          	sw	zero,0(a0) # c200000 <putchar.buflen+0xc1fffc0>
    w32(en, m);
    // 3) threshold = 0
    w32(PLIC_THRESHOLD(CTX_M(HART0)), 0);
}
    80002378:	8082                	ret

000000008000237a <plic_enable_machine_irqs>:

void plic_enable_machine_irqs(void) {
    8000237a:	4505                	li	a0,1
    8000237c:	052e                	slli	a0,a0,0xb
    const unsigned long MIE_MEIE = 1ul << 11;
    const unsigned long MSTATUS_MIE = 1ul << 3;
    asm volatile ("csrs mie, %0" :: "r"(MIE_MEIE) : "memory");
    8000237e:	30452073          	csrs	mie,a0
    80002382:	4521                	li	a0,8
    asm volatile ("csrs mstatus, %0" :: "r"(MSTATUS_MIE) : "memory");
    80002384:	30052073          	csrs	mstatus,a0
}
    80002388:	8082                	ret

000000008000238a <plic_claim>:

uint32_t plic_claim(void) {
    8000238a:	0c200537          	lui	a0,0xc200
static inline uint32_t r32(uintptr_t a){ return *(volatile uint32_t*)a; }
    8000238e:	4148                	lw	a0,4(a0)
    return r32(PLIC_CLAIM(CTX_M(HART0)));
    80002390:	8082                	ret

0000000080002392 <plic_complete>:
}

void plic_complete(uint32_t id) {
    if (id) w32(PLIC_CLAIM(CTX_M(HART0)), id);
    80002392:	c501                	beqz	a0,8000239a <plic_complete+0x8>
    80002394:	0c2005b7          	lui	a1,0xc200
static inline void w32(uintptr_t a, uint32_t v){ *(volatile uint32_t*)a = v; }
    80002398:	c1c8                	sw	a0,4(a1)
    8000239a:	8082                	ret

000000008000239c <handle_trap>:

// 由 uart_driver.c 提供
void handle_uart_irq(void);

// 简化版陷阱处理：处理 Machine External Interrupt，其他直接返回
uintptr_t handle_trap(uintptr_t cause, uintptr_t epc, uintptr_t regs[32]) {
    8000239c:	1101                	addi	sp,sp,-32
    8000239e:	ec06                	sd	ra,24(sp)
    800023a0:	e822                	sd	s0,16(sp)
    800023a2:	e426                	sd	s1,8(sp)
    800023a4:	842e                	mv	s0,a1
    800023a6:	55fd                	li	a1,-1
    800023a8:	15fe                	slli	a1,a1,0x3f
    800023aa:	05ad                	addi	a1,a1,11 # c20000b <putchar.buflen+0xc1fffcb>
    // 最高位=1 表示中断
    if (cause >> (sizeof(uintptr_t)*8 - 1)) {
    800023ac:	02b51363          	bne	a0,a1,800023d2 <handle_trap+0x36>
        uintptr_t code = cause & ((1UL << (sizeof(uintptr_t)*8 - 1)) - 1);
        if (code == 11) { // Machine external interrupt
            uint32_t id = plic_claim();
    800023b0:	00000097          	auipc	ra,0x0
    800023b4:	fda080e7          	jalr	-38(ra) # 8000238a <plic_claim>
    800023b8:	4585                	li	a1,1
            if (id == UART0_IRQ_ID) {
    800023ba:	00b51863          	bne	a0,a1,800023ca <handle_trap+0x2e>
    800023be:	84aa                	mv	s1,a0
                handle_uart_irq();
    800023c0:	00000097          	auipc	ra,0x0
    800023c4:	e20080e7          	jalr	-480(ra) # 800021e0 <handle_uart_irq>
    800023c8:	8526                	mv	a0,s1
            }
            plic_complete(id);
    800023ca:	00000097          	auipc	ra,0x0
    800023ce:	fc8080e7          	jalr	-56(ra) # 80002392 <plic_complete>
            return epc;
        }
    }
    return epc;
    800023d2:	8522                	mv	a0,s0
    800023d4:	60e2                	ld	ra,24(sp)
    800023d6:	6442                	ld	s0,16(sp)
    800023d8:	64a2                	ld	s1,8(sp)
    800023da:	6105                	addi	sp,sp,32
    800023dc:	8082                	ret
