$date
	Thu Feb 29 10:28:50 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module dut $end
$var wire 16 ! A [15:0] $end
$var wire 16 " B [15:0] $end
$var wire 1 # clk $end
$var reg 1 $ Dbz $end
$var reg 16 % Res [15:0] $end
$var reg 16 & a1 [15:0] $end
$var reg 16 ' b1 [15:0] $end
$var reg 17 ( p1 [16:0] $end
$var integer 32 ) i [31:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10000 )
b0 (
b1 '
b10 &
b10 %
0$
1#
b1 "
b10 !
$end
#1000
0#
#2000
b0 (
b10 &
b10000 )
1#
#3000
0#
#4000
b0 (
b10 &
b10000 )
1#
#5000
0#
b11 "
#6000
b0 %
b10 (
b0 &
b10000 )
b11 '
1#
#7000
0#
#8000
b10000 )
b10 (
b0 &
1#
#9000
0#
#10000
1$
b1111111111111111 %
b10000 )
b11 (
b0 '
b1111111111111111 &
1#
b0 "
b11 !
#11000
0#
#12000
b0 %
b0 (
b0 &
1#
#13000
0#
#14000
1#
#15000
0$
0#
b11 "
b1001 !
#16000
b11 %
b0 (
b10000 )
b11 '
b11 &
1#
#17000
0#
#18000
b0 (
b10000 )
b11 &
1#
#19000
0#
#20000
b101 %
b0 (
b10000 )
b1010 '
b101 &
1#
b1010 "
b110010 !
#21000
0#
#22000
b0 (
b10000 )
b101 &
1#
#23000
0#
#24000
b0 (
b10000 )
b101 &
1#
#25001
