Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Thu May 18 20:17:06 2023
| Host         : LAPTOP-UCKDP9IT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file cube_renderering_system_wrapper_timing_summary_routed.rpt -rpx cube_renderering_system_wrapper_timing_summary_routed.rpx
| Design       : cube_renderering_system_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 64 register/latch pins with no clock driven by root clock pin: cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/sig_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 159 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.169      -69.118                     12                 2856        0.086        0.000                      0                 2856        4.020        0.000                       0                  1171  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
CLK         {0.000 5.000}      10.000          100.000         
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 4.634        0.000                      0                   65        0.264        0.000                      0                   65        4.500        0.000                       0                    46  
clk_fpga_0          0.003        0.000                      0                 2779        0.086        0.000                      0                 2779        4.020        0.000                       0                  1125  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    CLK                -6.169      -69.118                     12                   12        1.045        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        4.634ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.634ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.879ns  (logic 1.056ns (21.642%)  route 3.823ns (78.358%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 14.973 - 10.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.664     5.426    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X44Y41         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDRE (Prop_fdre_C_Q)         0.456     5.882 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[0]/Q
                         net (fo=3, routed)           1.390     7.272    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[0]
    SLICE_X44Y41         LUT4 (Prop_lut4_I2_O)        0.150     7.422 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_8/O
                         net (fo=1, routed)           0.650     8.072    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_8_n_0
    SLICE_X44Y42         LUT5 (Prop_lut5_I4_O)        0.326     8.398 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_4/O
                         net (fo=2, routed)           0.963     9.361    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_4_n_0
    SLICE_X44Y46         LUT4 (Prop_lut4_I2_O)        0.124     9.485 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_1/O
                         net (fo=32, routed)          0.821    10.306    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/sig_0
    SLICE_X45Y41         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490    14.973    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X45Y41         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[1]/C
                         clock pessimism              0.431    15.404    
                         clock uncertainty           -0.035    15.369    
    SLICE_X45Y41         FDRE (Setup_fdre_C_R)       -0.429    14.940    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.940    
                         arrival time                         -10.306    
  -------------------------------------------------------------------
                         slack                                  4.634    

Slack (MET) :             4.634ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.879ns  (logic 1.056ns (21.642%)  route 3.823ns (78.358%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 14.973 - 10.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.664     5.426    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X44Y41         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDRE (Prop_fdre_C_Q)         0.456     5.882 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[0]/Q
                         net (fo=3, routed)           1.390     7.272    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[0]
    SLICE_X44Y41         LUT4 (Prop_lut4_I2_O)        0.150     7.422 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_8/O
                         net (fo=1, routed)           0.650     8.072    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_8_n_0
    SLICE_X44Y42         LUT5 (Prop_lut5_I4_O)        0.326     8.398 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_4/O
                         net (fo=2, routed)           0.963     9.361    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_4_n_0
    SLICE_X44Y46         LUT4 (Prop_lut4_I2_O)        0.124     9.485 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_1/O
                         net (fo=32, routed)          0.821    10.306    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/sig_0
    SLICE_X45Y41         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490    14.973    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X45Y41         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[2]/C
                         clock pessimism              0.431    15.404    
                         clock uncertainty           -0.035    15.369    
    SLICE_X45Y41         FDRE (Setup_fdre_C_R)       -0.429    14.940    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.940    
                         arrival time                         -10.306    
  -------------------------------------------------------------------
                         slack                                  4.634    

Slack (MET) :             4.634ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.879ns  (logic 1.056ns (21.642%)  route 3.823ns (78.358%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 14.973 - 10.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.664     5.426    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X44Y41         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDRE (Prop_fdre_C_Q)         0.456     5.882 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[0]/Q
                         net (fo=3, routed)           1.390     7.272    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[0]
    SLICE_X44Y41         LUT4 (Prop_lut4_I2_O)        0.150     7.422 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_8/O
                         net (fo=1, routed)           0.650     8.072    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_8_n_0
    SLICE_X44Y42         LUT5 (Prop_lut5_I4_O)        0.326     8.398 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_4/O
                         net (fo=2, routed)           0.963     9.361    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_4_n_0
    SLICE_X44Y46         LUT4 (Prop_lut4_I2_O)        0.124     9.485 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_1/O
                         net (fo=32, routed)          0.821    10.306    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/sig_0
    SLICE_X45Y41         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490    14.973    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X45Y41         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[3]/C
                         clock pessimism              0.431    15.404    
                         clock uncertainty           -0.035    15.369    
    SLICE_X45Y41         FDRE (Setup_fdre_C_R)       -0.429    14.940    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.940    
                         arrival time                         -10.306    
  -------------------------------------------------------------------
                         slack                                  4.634    

Slack (MET) :             4.634ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.879ns  (logic 1.056ns (21.642%)  route 3.823ns (78.358%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 14.973 - 10.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.664     5.426    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X44Y41         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDRE (Prop_fdre_C_Q)         0.456     5.882 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[0]/Q
                         net (fo=3, routed)           1.390     7.272    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[0]
    SLICE_X44Y41         LUT4 (Prop_lut4_I2_O)        0.150     7.422 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_8/O
                         net (fo=1, routed)           0.650     8.072    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_8_n_0
    SLICE_X44Y42         LUT5 (Prop_lut5_I4_O)        0.326     8.398 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_4/O
                         net (fo=2, routed)           0.963     9.361    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_4_n_0
    SLICE_X44Y46         LUT4 (Prop_lut4_I2_O)        0.124     9.485 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_1/O
                         net (fo=32, routed)          0.821    10.306    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/sig_0
    SLICE_X45Y41         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490    14.973    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X45Y41         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[4]/C
                         clock pessimism              0.431    15.404    
                         clock uncertainty           -0.035    15.369    
    SLICE_X45Y41         FDRE (Setup_fdre_C_R)       -0.429    14.940    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.940    
                         arrival time                         -10.306    
  -------------------------------------------------------------------
                         slack                                  4.634    

Slack (MET) :             4.652ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.884ns  (logic 1.056ns (21.623%)  route 3.828ns (78.377%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 14.973 - 10.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.664     5.426    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X44Y41         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDRE (Prop_fdre_C_Q)         0.456     5.882 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[0]/Q
                         net (fo=3, routed)           1.390     7.272    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[0]
    SLICE_X44Y41         LUT4 (Prop_lut4_I2_O)        0.150     7.422 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_8/O
                         net (fo=1, routed)           0.650     8.072    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_8_n_0
    SLICE_X44Y42         LUT5 (Prop_lut5_I4_O)        0.326     8.398 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_4/O
                         net (fo=2, routed)           0.963     9.361    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_4_n_0
    SLICE_X44Y46         LUT4 (Prop_lut4_I2_O)        0.124     9.485 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_1/O
                         net (fo=32, routed)          0.825    10.310    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/sig_0
    SLICE_X44Y41         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490    14.973    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X44Y41         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[0]/C
                         clock pessimism              0.453    15.426    
                         clock uncertainty           -0.035    15.391    
    SLICE_X44Y41         FDRE (Setup_fdre_C_R)       -0.429    14.962    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.962    
                         arrival time                         -10.310    
  -------------------------------------------------------------------
                         slack                                  4.652    

Slack (MET) :             4.731ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.780ns  (logic 1.056ns (22.093%)  route 3.724ns (77.907%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 14.973 - 10.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.664     5.426    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X44Y41         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDRE (Prop_fdre_C_Q)         0.456     5.882 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[0]/Q
                         net (fo=3, routed)           1.390     7.272    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[0]
    SLICE_X44Y41         LUT4 (Prop_lut4_I2_O)        0.150     7.422 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_8/O
                         net (fo=1, routed)           0.650     8.072    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_8_n_0
    SLICE_X44Y42         LUT5 (Prop_lut5_I4_O)        0.326     8.398 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_4/O
                         net (fo=2, routed)           0.963     9.361    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_4_n_0
    SLICE_X44Y46         LUT4 (Prop_lut4_I2_O)        0.124     9.485 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_1/O
                         net (fo=32, routed)          0.722    10.206    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/sig_0
    SLICE_X45Y42         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490    14.973    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X45Y42         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[5]/C
                         clock pessimism              0.428    15.401    
                         clock uncertainty           -0.035    15.366    
    SLICE_X45Y42         FDRE (Setup_fdre_C_R)       -0.429    14.937    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.937    
                         arrival time                         -10.206    
  -------------------------------------------------------------------
                         slack                                  4.731    

Slack (MET) :             4.731ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.780ns  (logic 1.056ns (22.093%)  route 3.724ns (77.907%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 14.973 - 10.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.664     5.426    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X44Y41         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDRE (Prop_fdre_C_Q)         0.456     5.882 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[0]/Q
                         net (fo=3, routed)           1.390     7.272    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[0]
    SLICE_X44Y41         LUT4 (Prop_lut4_I2_O)        0.150     7.422 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_8/O
                         net (fo=1, routed)           0.650     8.072    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_8_n_0
    SLICE_X44Y42         LUT5 (Prop_lut5_I4_O)        0.326     8.398 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_4/O
                         net (fo=2, routed)           0.963     9.361    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_4_n_0
    SLICE_X44Y46         LUT4 (Prop_lut4_I2_O)        0.124     9.485 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_1/O
                         net (fo=32, routed)          0.722    10.206    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/sig_0
    SLICE_X45Y42         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490    14.973    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X45Y42         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[6]/C
                         clock pessimism              0.428    15.401    
                         clock uncertainty           -0.035    15.366    
    SLICE_X45Y42         FDRE (Setup_fdre_C_R)       -0.429    14.937    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.937    
                         arrival time                         -10.206    
  -------------------------------------------------------------------
                         slack                                  4.731    

Slack (MET) :             4.731ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.780ns  (logic 1.056ns (22.093%)  route 3.724ns (77.907%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 14.973 - 10.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.664     5.426    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X44Y41         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDRE (Prop_fdre_C_Q)         0.456     5.882 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[0]/Q
                         net (fo=3, routed)           1.390     7.272    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[0]
    SLICE_X44Y41         LUT4 (Prop_lut4_I2_O)        0.150     7.422 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_8/O
                         net (fo=1, routed)           0.650     8.072    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_8_n_0
    SLICE_X44Y42         LUT5 (Prop_lut5_I4_O)        0.326     8.398 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_4/O
                         net (fo=2, routed)           0.963     9.361    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_4_n_0
    SLICE_X44Y46         LUT4 (Prop_lut4_I2_O)        0.124     9.485 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_1/O
                         net (fo=32, routed)          0.722    10.206    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/sig_0
    SLICE_X45Y42         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490    14.973    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X45Y42         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[7]/C
                         clock pessimism              0.428    15.401    
                         clock uncertainty           -0.035    15.366    
    SLICE_X45Y42         FDRE (Setup_fdre_C_R)       -0.429    14.937    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.937    
                         arrival time                         -10.206    
  -------------------------------------------------------------------
                         slack                                  4.731    

Slack (MET) :             4.731ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.780ns  (logic 1.056ns (22.093%)  route 3.724ns (77.907%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 14.973 - 10.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.664     5.426    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X44Y41         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDRE (Prop_fdre_C_Q)         0.456     5.882 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[0]/Q
                         net (fo=3, routed)           1.390     7.272    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[0]
    SLICE_X44Y41         LUT4 (Prop_lut4_I2_O)        0.150     7.422 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_8/O
                         net (fo=1, routed)           0.650     8.072    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_8_n_0
    SLICE_X44Y42         LUT5 (Prop_lut5_I4_O)        0.326     8.398 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_4/O
                         net (fo=2, routed)           0.963     9.361    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_4_n_0
    SLICE_X44Y46         LUT4 (Prop_lut4_I2_O)        0.124     9.485 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_1/O
                         net (fo=32, routed)          0.722    10.206    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/sig_0
    SLICE_X45Y42         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490    14.973    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X45Y42         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[8]/C
                         clock pessimism              0.428    15.401    
                         clock uncertainty           -0.035    15.366    
    SLICE_X45Y42         FDRE (Setup_fdre_C_R)       -0.429    14.937    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.937    
                         arrival time                         -10.206    
  -------------------------------------------------------------------
                         slack                                  4.731    

Slack (MET) :             4.781ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.731ns  (logic 1.056ns (22.321%)  route 3.675ns (77.678%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 14.974 - 10.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.664     5.426    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X44Y41         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDRE (Prop_fdre_C_Q)         0.456     5.882 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[0]/Q
                         net (fo=3, routed)           1.390     7.272    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[0]
    SLICE_X44Y41         LUT4 (Prop_lut4_I2_O)        0.150     7.422 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_8/O
                         net (fo=1, routed)           0.650     8.072    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_8_n_0
    SLICE_X44Y42         LUT5 (Prop_lut5_I4_O)        0.326     8.398 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_4/O
                         net (fo=2, routed)           0.963     9.361    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_4_n_0
    SLICE_X44Y46         LUT4 (Prop_lut4_I2_O)        0.124     9.485 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_1/O
                         net (fo=32, routed)          0.673    10.157    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/sig_0
    SLICE_X45Y43         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.491    14.974    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X45Y43         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[10]/C
                         clock pessimism              0.428    15.402    
                         clock uncertainty           -0.035    15.367    
    SLICE_X45Y43         FDRE (Setup_fdre_C_R)       -0.429    14.938    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                         -10.157    
  -------------------------------------------------------------------
                         slack                                  4.781    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.560     1.507    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X45Y43         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[12]/Q
                         net (fo=2, routed)           0.120     1.768    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[12]
    SLICE_X45Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.876 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.876    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/data0[12]
    SLICE_X45Y43         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.827     2.021    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X45Y43         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[12]/C
                         clock pessimism             -0.514     1.507    
    SLICE_X45Y43         FDRE (Hold_fdre_C_D)         0.105     1.612    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.560     1.507    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X45Y44         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[16]/Q
                         net (fo=2, routed)           0.120     1.768    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[16]
    SLICE_X45Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.876 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.876    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/data0[16]
    SLICE_X45Y44         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.827     2.021    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X45Y44         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[16]/C
                         clock pessimism             -0.514     1.507    
    SLICE_X45Y44         FDRE (Hold_fdre_C_D)         0.105     1.612    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.560     1.507    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X45Y45         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[20]/Q
                         net (fo=2, routed)           0.120     1.768    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[20]
    SLICE_X45Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.876 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.876    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/data0[20]
    SLICE_X45Y45         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.827     2.021    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X45Y45         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[20]/C
                         clock pessimism             -0.514     1.507    
    SLICE_X45Y45         FDRE (Hold_fdre_C_D)         0.105     1.612    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.560     1.507    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X45Y46         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[24]/Q
                         net (fo=2, routed)           0.120     1.768    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[24]
    SLICE_X45Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.876 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.876    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/data0[24]
    SLICE_X45Y46         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.827     2.021    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X45Y46         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[24]/C
                         clock pessimism             -0.514     1.507    
    SLICE_X45Y46         FDRE (Hold_fdre_C_D)         0.105     1.612    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.559     1.506    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X45Y41         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[4]/Q
                         net (fo=2, routed)           0.120     1.767    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[4]
    SLICE_X45Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.875 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter0_carry/O[3]
                         net (fo=1, routed)           0.000     1.875    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/data0[4]
    SLICE_X45Y41         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.826     2.020    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X45Y41         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[4]/C
                         clock pessimism             -0.514     1.506    
    SLICE_X45Y41         FDRE (Hold_fdre_C_D)         0.105     1.611    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.559     1.506    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X45Y42         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y42         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[8]/Q
                         net (fo=2, routed)           0.120     1.767    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[8]
    SLICE_X45Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.875 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.875    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/data0[8]
    SLICE_X45Y42         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.826     2.020    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X45Y42         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[8]/C
                         clock pessimism             -0.514     1.506    
    SLICE_X45Y42         FDRE (Hold_fdre_C_D)         0.105     1.611    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.561     1.508    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X45Y47         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[28]/Q
                         net (fo=2, routed)           0.120     1.769    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[28]
    SLICE_X45Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.877 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter0_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.877    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/data0[28]
    SLICE_X45Y47         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.828     2.022    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X45Y47         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[28]/C
                         clock pessimism             -0.514     1.508    
    SLICE_X45Y47         FDRE (Hold_fdre_C_D)         0.105     1.613    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.561     1.508    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X45Y48         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y48         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[29]/Q
                         net (fo=2, routed)           0.115     1.764    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[29]
    SLICE_X45Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.879 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter0_carry__6/O[0]
                         net (fo=1, routed)           0.000     1.879    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/data0[29]
    SLICE_X45Y48         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.828     2.022    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X45Y48         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[29]/C
                         clock pessimism             -0.514     1.508    
    SLICE_X45Y48         FDRE (Hold_fdre_C_D)         0.105     1.613    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.560     1.507    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X45Y44         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[13]/Q
                         net (fo=2, routed)           0.116     1.764    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[13]
    SLICE_X45Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.879 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter0_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.879    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/data0[13]
    SLICE_X45Y44         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.827     2.021    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X45Y44         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[13]/C
                         clock pessimism             -0.514     1.507    
    SLICE_X45Y44         FDRE (Hold_fdre_C_D)         0.105     1.612    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.560     1.507    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X45Y45         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[17]/Q
                         net (fo=2, routed)           0.116     1.764    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[17]
    SLICE_X45Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.879 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter0_carry__3/O[0]
                         net (fo=1, routed)           0.000     1.879    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/data0[17]
    SLICE_X45Y45         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.827     2.021    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X45Y45         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[17]/C
                         clock pessimism             -0.514     1.507    
    SLICE_X45Y45         FDRE (Hold_fdre_C_D)         0.105     1.612    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X92Y50   cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X100Y57  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_k/on_segment_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y54   cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/on_segment_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y39   cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_i/on_segment_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X90Y47   cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y42   cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/on_segment_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y63   cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y69   cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X90Y47   cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y39   cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_i/on_segment_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y69   cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X92Y50   cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X100Y57  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_k/on_segment_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y47   cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y47   cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y47   cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y47   cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y48   cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y48   cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[30]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X92Y50   cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y63   cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y47   cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[25]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y47   cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[26]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y47   cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[27]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y47   cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[28]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y48   cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[29]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y48   cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[30]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y48   cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[31]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X100Y57  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_k/on_segment_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.003ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.003ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg4_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.464ns  (logic 1.956ns (20.668%)  route 7.508ns (79.332%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 12.741 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.737     3.031    cube_renderering_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=4, routed)           1.158     5.523    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X28Y96         LUT4 (Prop_lut4_I2_O)        0.124     5.647 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg0[31]_i_3/O
                         net (fo=4, routed)           1.048     6.696    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg0[31]_i_3_n_0
    SLICE_X36Y92         LUT5 (Prop_lut5_I3_O)        0.150     6.846 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          4.353    11.198    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg0[31]_i_2_n_0
    SLICE_X79Y47         LUT4 (Prop_lut4_I3_O)        0.348    11.546 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg4[7]_i_1/O
                         net (fo=8, routed)           0.948    12.495    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0
    SLICE_X81Y44         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg4_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.562    12.741    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X81Y44         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg4_reg[5]/C
                         clock pessimism              0.115    12.856    
                         clock uncertainty           -0.154    12.702    
    SLICE_X81Y44         FDRE (Setup_fdre_C_CE)      -0.205    12.497    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg4_reg[5]
  -------------------------------------------------------------------
                         required time                         12.497    
                         arrival time                         -12.495    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.003ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg4_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.464ns  (logic 1.956ns (20.668%)  route 7.508ns (79.332%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 12.741 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.737     3.031    cube_renderering_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=4, routed)           1.158     5.523    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X28Y96         LUT4 (Prop_lut4_I2_O)        0.124     5.647 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg0[31]_i_3/O
                         net (fo=4, routed)           1.048     6.696    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg0[31]_i_3_n_0
    SLICE_X36Y92         LUT5 (Prop_lut5_I3_O)        0.150     6.846 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          4.353    11.198    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg0[31]_i_2_n_0
    SLICE_X79Y47         LUT4 (Prop_lut4_I3_O)        0.348    11.546 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg4[7]_i_1/O
                         net (fo=8, routed)           0.948    12.495    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0
    SLICE_X81Y44         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg4_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.562    12.741    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X81Y44         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg4_reg[6]/C
                         clock pessimism              0.115    12.856    
                         clock uncertainty           -0.154    12.702    
    SLICE_X81Y44         FDRE (Setup_fdre_C_CE)      -0.205    12.497    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg4_reg[6]
  -------------------------------------------------------------------
                         required time                         12.497    
                         arrival time                         -12.495    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.032ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg4_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.436ns  (logic 1.956ns (20.730%)  route 7.480ns (79.270%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.737     3.031    cube_renderering_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=4, routed)           1.158     5.523    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X28Y96         LUT4 (Prop_lut4_I2_O)        0.124     5.647 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg0[31]_i_3/O
                         net (fo=4, routed)           1.048     6.696    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg0[31]_i_3_n_0
    SLICE_X36Y92         LUT5 (Prop_lut5_I3_O)        0.150     6.846 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          4.191    11.037    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg0[31]_i_2_n_0
    SLICE_X80Y52         LUT4 (Prop_lut4_I3_O)        0.348    11.385 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg4[23]_i_1/O
                         net (fo=8, routed)           1.082    12.467    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0
    SLICE_X81Y49         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg4_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.563    12.743    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X81Y49         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg4_reg[16]/C
                         clock pessimism              0.115    12.857    
                         clock uncertainty           -0.154    12.703    
    SLICE_X81Y49         FDRE (Setup_fdre_C_CE)      -0.205    12.498    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg4_reg[16]
  -------------------------------------------------------------------
                         required time                         12.498    
                         arrival time                         -12.467    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.074ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg3_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.413ns  (logic 1.706ns (18.124%)  route 7.707ns (81.876%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 12.712 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.737     3.031    cube_renderering_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=4, routed)           1.158     5.523    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X28Y96         LUT4 (Prop_lut4_I2_O)        0.124     5.647 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg0[31]_i_3/O
                         net (fo=4, routed)           1.260     6.908    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg0[31]_i_3_n_0
    SLICE_X36Y92         LUT5 (Prop_lut5_I3_O)        0.124     7.032 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg1[31]_i_2/O
                         net (fo=16, routed)          3.846    10.878    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg1[31]_i_2_n_0
    SLICE_X80Y79         LUT4 (Prop_lut4_I3_O)        0.124    11.002 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg3[7]_i_1/O
                         net (fo=8, routed)           1.442    12.444    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0
    SLICE_X66Y82         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg3_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.533    12.712    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y82         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg3_reg[7]/C
                         clock pessimism              0.129    12.841    
                         clock uncertainty           -0.154    12.687    
    SLICE_X66Y82         FDRE (Setup_fdre_C_CE)      -0.169    12.518    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg3_reg[7]
  -------------------------------------------------------------------
                         required time                         12.518    
                         arrival time                         -12.444    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg3_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.381ns  (logic 1.706ns (18.185%)  route 7.675ns (81.815%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12.717 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.737     3.031    cube_renderering_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=4, routed)           1.158     5.523    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X28Y96         LUT4 (Prop_lut4_I2_O)        0.124     5.647 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg0[31]_i_3/O
                         net (fo=4, routed)           1.260     6.908    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg0[31]_i_3_n_0
    SLICE_X36Y92         LUT5 (Prop_lut5_I3_O)        0.124     7.032 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg1[31]_i_2/O
                         net (fo=16, routed)          3.846    10.878    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg1[31]_i_2_n_0
    SLICE_X80Y79         LUT4 (Prop_lut4_I3_O)        0.124    11.002 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg3[7]_i_1/O
                         net (fo=8, routed)           1.410    12.412    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0
    SLICE_X85Y82         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg3_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.538    12.717    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y82         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg3_reg[0]/C
                         clock pessimism              0.129    12.846    
                         clock uncertainty           -0.154    12.692    
    SLICE_X85Y82         FDRE (Setup_fdre_C_CE)      -0.205    12.487    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg3_reg[0]
  -------------------------------------------------------------------
                         required time                         12.487    
                         arrival time                         -12.412    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.092ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/axi_awaddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg10_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.482ns  (logic 0.580ns (6.117%)  route 8.902ns (93.883%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.652     2.946    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y93         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/axi_awaddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/axi_awaddr_reg[4]/Q
                         net (fo=64, routed)          7.655    11.057    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/p_0_in[2]
    SLICE_X54Y56         LUT4 (Prop_lut4_I2_O)        0.124    11.181 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg10[23]_i_1/O
                         net (fo=8, routed)           1.247    12.428    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg10[23]_i_1_n_0
    SLICE_X54Y53         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg10_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.536    12.715    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y53         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg10_reg[16]/C
                         clock pessimism              0.129    12.844    
                         clock uncertainty           -0.154    12.690    
    SLICE_X54Y53         FDRE (Setup_fdre_C_CE)      -0.169    12.521    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg10_reg[16]
  -------------------------------------------------------------------
                         required time                         12.521    
                         arrival time                         -12.428    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/axi_awaddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg10_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.482ns  (logic 0.580ns (6.117%)  route 8.902ns (93.883%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.652     2.946    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y93         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/axi_awaddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/axi_awaddr_reg[4]/Q
                         net (fo=64, routed)          7.655    11.057    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/p_0_in[2]
    SLICE_X54Y56         LUT4 (Prop_lut4_I2_O)        0.124    11.181 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg10[23]_i_1/O
                         net (fo=8, routed)           1.247    12.428    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg10[23]_i_1_n_0
    SLICE_X54Y53         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg10_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.536    12.715    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y53         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg10_reg[19]/C
                         clock pessimism              0.129    12.844    
                         clock uncertainty           -0.154    12.690    
    SLICE_X54Y53         FDRE (Setup_fdre_C_CE)      -0.169    12.521    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg10_reg[19]
  -------------------------------------------------------------------
                         required time                         12.521    
                         arrival time                         -12.428    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/axi_awaddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg10_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.482ns  (logic 0.580ns (6.117%)  route 8.902ns (93.883%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.652     2.946    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y93         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/axi_awaddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/axi_awaddr_reg[4]/Q
                         net (fo=64, routed)          7.655    11.057    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/p_0_in[2]
    SLICE_X54Y56         LUT4 (Prop_lut4_I2_O)        0.124    11.181 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg10[23]_i_1/O
                         net (fo=8, routed)           1.247    12.428    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg10[23]_i_1_n_0
    SLICE_X54Y53         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg10_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.536    12.715    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y53         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg10_reg[20]/C
                         clock pessimism              0.129    12.844    
                         clock uncertainty           -0.154    12.690    
    SLICE_X54Y53         FDRE (Setup_fdre_C_CE)      -0.169    12.521    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg10_reg[20]
  -------------------------------------------------------------------
                         required time                         12.521    
                         arrival time                         -12.428    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg6_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.368ns  (logic 1.956ns (20.880%)  route 7.412ns (79.120%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.737     3.031    cube_renderering_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=4, routed)           1.158     5.523    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X28Y96         LUT4 (Prop_lut4_I2_O)        0.124     5.647 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg0[31]_i_3/O
                         net (fo=4, routed)           1.048     6.696    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg0[31]_i_3_n_0
    SLICE_X36Y92         LUT5 (Prop_lut5_I3_O)        0.150     6.846 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          4.495    11.340    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg0[31]_i_2_n_0
    SLICE_X79Y48         LUT4 (Prop_lut4_I3_O)        0.348    11.688 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg6[15]_i_1/O
                         net (fo=8, routed)           0.710    12.399    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0
    SLICE_X80Y47         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg6_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.563    12.743    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X80Y47         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg6_reg[10]/C
                         clock pessimism              0.115    12.857    
                         clock uncertainty           -0.154    12.703    
    SLICE_X80Y47         FDRE (Setup_fdre_C_CE)      -0.205    12.498    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg6_reg[10]
  -------------------------------------------------------------------
                         required time                         12.498    
                         arrival time                         -12.399    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg6_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.368ns  (logic 1.956ns (20.880%)  route 7.412ns (79.120%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.737     3.031    cube_renderering_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=4, routed)           1.158     5.523    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X28Y96         LUT4 (Prop_lut4_I2_O)        0.124     5.647 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg0[31]_i_3/O
                         net (fo=4, routed)           1.048     6.696    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg0[31]_i_3_n_0
    SLICE_X36Y92         LUT5 (Prop_lut5_I3_O)        0.150     6.846 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          4.495    11.340    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg0[31]_i_2_n_0
    SLICE_X79Y48         LUT4 (Prop_lut4_I3_O)        0.348    11.688 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg6[15]_i_1/O
                         net (fo=8, routed)           0.710    12.399    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0
    SLICE_X80Y47         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg6_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.563    12.743    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X80Y47         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg6_reg[11]/C
                         clock pessimism              0.115    12.857    
                         clock uncertainty           -0.154    12.703    
    SLICE_X80Y47         FDRE (Setup_fdre_C_CE)      -0.205    12.498    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg6_reg[11]
  -------------------------------------------------------------------
                         required time                         12.498    
                         arrival time                         -12.399    
  -------------------------------------------------------------------
                         slack                                  0.100    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.616%)  route 0.120ns (48.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.576     0.912    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y93         FDRE                                         r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.128     1.040 r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.120     1.160    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X26Y93         SRLC32E                                      r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.843     1.209    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y93         SRLC32E                                      r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X26Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.074    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.275ns (50.370%)  route 0.271ns (49.630%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.577     0.913    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X29Y99         FDRE                                         r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/Q
                         net (fo=6, routed)           0.145     1.186    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg__0[2]
    SLICE_X31Y100        LUT6 (Prop_lut6_I4_O)        0.099     1.285 r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt[7]_i_3/O
                         net (fo=2, routed)           0.126     1.411    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt[7]_i_3_n_0
    SLICE_X29Y100        LUT3 (Prop_lut3_I1_O)        0.048     1.459 r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt[7]_i_2/O
                         net (fo=1, routed)           0.000     1.459    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/p_0_in[7]
    SLICE_X29Y100        FDRE                                         r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.931     1.297    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X29Y100        FDRE                                         r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X29Y100        FDRE (Hold_fdre_C_D)         0.107     1.369    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.459    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.272ns (50.096%)  route 0.271ns (49.904%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.577     0.913    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X29Y99         FDRE                                         r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/Q
                         net (fo=6, routed)           0.145     1.186    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg__0[2]
    SLICE_X31Y100        LUT6 (Prop_lut6_I4_O)        0.099     1.285 r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt[7]_i_3/O
                         net (fo=2, routed)           0.126     1.411    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt[7]_i_3_n_0
    SLICE_X29Y100        LUT2 (Prop_lut2_I1_O)        0.045     1.456 r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     1.456    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/p_0_in[6]
    SLICE_X29Y100        FDRE                                         r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.931     1.297    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X29Y100        FDRE                                         r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X29Y100        FDRE (Hold_fdre_C_D)         0.091     1.353    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.576     0.912    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y93         FDRE                                         r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/Q
                         net (fo=1, routed)           0.118     1.170    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[11]
    SLICE_X26Y93         SRLC32E                                      r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.843     1.209    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y93         SRLC32E                                      r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X26Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.062    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.120%)  route 0.201ns (51.880%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.656     0.992    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[10]/Q
                         net (fo=1, routed)           0.201     1.334    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg_n_0_[10]
    SLICE_X27Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.379 r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i[10]_i_1__1/O
                         net (fo=1, routed)           0.000     1.379    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i[10]_i_1__1_n_0
    SLICE_X27Y99         FDRE                                         r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.844     1.210    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X27Y99         FDRE                                         r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.092     1.267    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.785%)  route 0.116ns (45.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.577     0.913    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y97         FDRE                                         r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/Q
                         net (fo=1, routed)           0.116     1.170    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[5]
    SLICE_X26Y97         SRL16E                                       r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.844     1.210    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y97         SRL16E                                       r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X26Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.055    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.785%)  route 0.116ns (45.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.577     0.913    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y97         FDRE                                         r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/Q
                         net (fo=1, routed)           0.116     1.170    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[7]
    SLICE_X26Y97         SRL16E                                       r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.844     1.210    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y97         SRL16E                                       r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X26Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.054    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.644%)  route 0.117ns (45.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.577     0.913    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y97         FDRE                                         r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.117     1.171    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y98         SRL16E                                       r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.844     1.210    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.054    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.572     0.908    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X27Y91         FDRE                                         r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y91         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.056     1.104    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[7]
    SLICE_X27Y91         FDRE                                         r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.842     1.208    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y91         FDRE                                         r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                         clock pessimism             -0.300     0.908    
    SLICE_X27Y91         FDRE (Hold_fdre_C_D)         0.078     0.986    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.572     0.908    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X27Y91         FDRE                                         r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y91         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.056     1.104    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[5]
    SLICE_X27Y91         FDRE                                         r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.842     1.208    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y91         FDRE                                         r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                         clock pessimism             -0.300     0.908    
    SLICE_X27Y91         FDRE (Hold_fdre_C_D)         0.076     0.984    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.984    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X32Y84    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X32Y84    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X32Y85    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X32Y85    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/axi_araddr_reg[5]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X32Y85    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/axi_araddr_reg[6]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X32Y85    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/axi_araddr_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y86    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y93    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y93    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y82    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y82    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y82    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y82    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y92    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y92    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y89    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y89    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y89    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y89    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y85    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y82    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y82    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y82    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y82    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y84    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y82    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y82    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y82    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y84    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  CLK

Setup :           12  Failing Endpoints,  Worst Slack       -6.169ns,  Total Violation      -69.118ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.045ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.169ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.174ns  (logic 10.449ns (57.494%)  route 7.725ns (42.506%))
  Logic Levels:           18  (CARRY4=11 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1)
  Clock Path Skew:        2.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns = ( 15.092 - 10.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.716     3.010    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y52         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y52         FDRE (Prop_fdre_C_Q)         0.456     3.466 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=7, routed)           1.083     4.549    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/Q[1]
    SLICE_X80Y44         LUT2 (Prop_lut2_I1_O)        0.124     4.673 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3_i_23__2/O
                         net (fo=1, routed)           0.000     4.673    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3_i_23__2_n_0
    SLICE_X80Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.223 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3_i_4__2/CO[3]
                         net (fo=1, routed)           0.000     5.223    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3_i_4__2_n_0
    SLICE_X80Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.337 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     5.337    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3_i_3__2_n_0
    SLICE_X80Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.451 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     5.451    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3_i_2__2_n_0
    SLICE_X80Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.565 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     5.565    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3_i_1__2_n_0
    SLICE_X80Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.787 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__0_i_1__2/O[0]
                         net (fo=4, routed)           2.093     7.880    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/B[16]
    DSP48_X3Y1           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211    12.091 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment3__7/PCOUT[47]
                         net (fo=1, routed)           0.002    12.093    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment3__7_n_106
    DSP48_X3Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.611 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment3__8/P[0]
                         net (fo=2, routed)           1.933    15.544    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment3__8_n_105
    SLICE_X91Y58         LUT2 (Prop_lut2_I0_O)        0.124    15.668 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_i_209__2/O
                         net (fo=1, routed)           0.000    15.668    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_i_209__2_n_0
    SLICE_X91Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.218 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_reg_i_153__2/CO[3]
                         net (fo=1, routed)           0.000    16.218    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_reg_i_153__2_n_0
    SLICE_X91Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.552 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_reg_i_143__2/O[1]
                         net (fo=2, routed)           0.608    17.160    cube_renderering_system_i/cube_renderer_controller_0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment30_in__0[21]
    SLICE_X94Y60         LUT2 (Prop_lut2_I0_O)        0.303    17.463 r  cube_renderering_system_i/cube_renderer_controller_0/on_segment_i_146__2/O
                         net (fo=1, routed)           0.000    17.463    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment3__8_1[1]
    SLICE_X94Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.996 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_reg_i_88__2/CO[3]
                         net (fo=1, routed)           0.000    17.996    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_reg_i_88__2_n_0
    SLICE_X94Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.113 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_reg_i_43__2/CO[3]
                         net (fo=1, routed)           0.000    18.113    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_reg_i_43__2_n_0
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.352 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_reg_i_42__2/O[2]
                         net (fo=2, routed)           0.729    19.081    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_reg_i_42__2_n_5
    SLICE_X93Y61         LUT4 (Prop_lut4_I1_O)        0.301    19.382 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_i_14__2/O
                         net (fo=1, routed)           0.000    19.382    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_i_14__2_n_0
    SLICE_X93Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.783 f  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_reg_i_3__2/CO[3]
                         net (fo=1, routed)           1.277    21.060    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_reg_i_3__2_n_0
    SLICE_X92Y50         LUT3 (Prop_lut3_I1_O)        0.124    21.184 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_i_1__2/O
                         net (fo=1, routed)           0.000    21.184    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_i_1__2_n_0
    SLICE_X92Y50         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.610    15.092    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/CLK
    SLICE_X92Y50         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_reg/C
                         clock pessimism              0.000    15.092    
                         clock uncertainty           -0.154    14.938    
    SLICE_X92Y50         FDRE (Setup_fdre_C_D)        0.077    15.015    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_reg
  -------------------------------------------------------------------
                         required time                         15.015    
                         arrival time                         -21.184    
  -------------------------------------------------------------------
                         slack                                 -6.169    

Slack (VIOLATED) :        -6.064ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg5_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.087ns  (logic 10.073ns (55.693%)  route 8.014ns (44.307%))
  Logic Levels:           14  (CARRY4=8 DSP48E1=2 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        2.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.103ns = ( 15.103 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.713     3.007    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y83         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg5_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y83         FDRE (Prop_fdre_C_Q)         0.456     3.463 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg5_reg[5]/Q
                         net (fo=7, routed)           0.777     4.240    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg5[5]
    SLICE_X84Y81         LUT2 (Prop_lut2_I1_O)        0.124     4.364 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_19__6/O
                         net (fo=1, routed)           0.000     4.364    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_19__6_n_0
    SLICE_X84Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.914 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_3__5/CO[3]
                         net (fo=1, routed)           0.000     4.914    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_3__5_n_0
    SLICE_X84Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.028 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_2__5/CO[3]
                         net (fo=1, routed)           0.000     5.028    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_2__5_n_0
    SLICE_X84Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.362 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_1__5/O[1]
                         net (fo=12, routed)          1.941     7.304    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/I938[13]
    DSP48_X3Y51          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215    11.519 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment3__5/PCOUT[47]
                         net (fo=1, routed)           0.002    11.521    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment3__5_n_106
    DSP48_X3Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.039 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment3__6/P[1]
                         net (fo=2, routed)           2.048    15.087    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment3__6_n_104
    SLICE_X93Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    15.485 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment_reg_i_211__5/CO[3]
                         net (fo=1, routed)           0.000    15.485    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment_reg_i_211__5_n_0
    SLICE_X93Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.819 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment_reg_i_201__5/O[1]
                         net (fo=1, routed)           1.480    17.299    cube_renderering_system_i/cube_renderer_controller_0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment3__0__0[21]
    SLICE_X93Y50         LUT2 (Prop_lut2_I1_O)        0.303    17.602 r  cube_renderering_system_i/cube_renderer_controller_0/on_segment_i_146__5/O
                         net (fo=1, routed)           0.000    17.602    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment3__8_1[1]
    SLICE_X93Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.152 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment_reg_i_88__5/CO[3]
                         net (fo=1, routed)           0.000    18.152    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment_reg_i_88__5_n_0
    SLICE_X93Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.374 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment_reg_i_43__5/O[0]
                         net (fo=2, routed)           0.832    19.206    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment_reg_i_43__5_n_7
    SLICE_X91Y50         LUT4 (Prop_lut4_I1_O)        0.299    19.505 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment_i_17__5/O
                         net (fo=1, routed)           0.000    19.505    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment_i_17__5_n_0
    SLICE_X91Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.037 f  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment_reg_i_3__5/CO[3]
                         net (fo=1, routed)           0.933    20.970    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment_reg_i_3__5_n_0
    SLICE_X90Y47         LUT3 (Prop_lut3_I1_O)        0.124    21.094 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment_i_1__5/O
                         net (fo=1, routed)           0.000    21.094    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment_i_1__5_n_0
    SLICE_X90Y47         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.620    15.103    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/CLK
    SLICE_X90Y47         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment_reg/C
                         clock pessimism              0.000    15.103    
                         clock uncertainty           -0.154    14.949    
    SLICE_X90Y47         FDRE (Setup_fdre_C_D)        0.081    15.030    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment_reg
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -21.094    
  -------------------------------------------------------------------
                         slack                                 -6.064    

Slack (VIOLATED) :        -5.885ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/on_segment_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.777ns  (logic 7.759ns (43.647%)  route 10.018ns (56.353%))
  Logic Levels:           26  (CARRY4=15 LUT2=5 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        1.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 14.974 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.713     3.007    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X80Y83         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y83         FDRE (Prop_fdre_C_Q)         0.456     3.463 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg3_reg[3]/Q
                         net (fo=7, routed)           1.079     4.542    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg3[3]
    SLICE_X57Y83         LUT2 (Prop_lut2_I1_O)        0.124     4.666 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_21__2/O
                         net (fo=1, routed)           0.000     4.666    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_21__2_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.067 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_4__4/CO[3]
                         net (fo=1, routed)           0.000     5.067    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_4__4_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.181 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_3__4/CO[3]
                         net (fo=1, routed)           0.000     5.181    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_3__4_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.295 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     5.295    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_2__4_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.409 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     5.409    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_1__4_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.523 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__3_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     5.523    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__3_i_1__4_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.745 f  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__4_i_3__4/O[0]
                         net (fo=33, routed)          1.981     7.726    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/I936[20]
    SLICE_X45Y53         LUT2 (Prop_lut2_I0_O)        0.324     8.050 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/on_segment_i_693/O
                         net (fo=1, routed)           0.590     8.640    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/on_segment_i_693_n_0
    SLICE_X44Y53         LUT6 (Prop_lut6_I1_O)        0.332     8.972 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/on_segment_i_679__4/O
                         net (fo=1, routed)           0.000     8.972    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/on_segment_i_679__4_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.370 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/on_segment_reg_i_626/CO[3]
                         net (fo=1, routed)           0.000     9.370    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/on_segment_reg_i_626_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.592 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/on_segment_reg_i_614/O[0]
                         net (fo=1, routed)           0.896    10.488    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/on_segment_reg_i_614_n_7
    SLICE_X44Y60         LUT2 (Prop_lut2_I1_O)        0.299    10.787 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/on_segment_i_523/O
                         net (fo=1, routed)           0.000    10.787    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/on_segment_i_523_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.319 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/on_segment_reg_i_436/CO[3]
                         net (fo=1, routed)           0.000    11.319    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/on_segment_reg_i_436_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.541 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/on_segment_reg_i_432/O[0]
                         net (fo=3, routed)           0.607    12.148    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/on_segment_reg_i_432_n_7
    SLICE_X39Y60         LUT3 (Prop_lut3_I1_O)        0.299    12.447 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/on_segment_i_434/O
                         net (fo=2, routed)           0.553    13.000    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/on_segment_i_434_n_0
    SLICE_X39Y59         LUT4 (Prop_lut4_I1_O)        0.118    13.118 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/on_segment_i_346/O
                         net (fo=2, routed)           0.666    13.784    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/on_segment_i_346_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I0_O)        0.326    14.110 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/on_segment_i_350/O
                         net (fo=1, routed)           0.000    14.110    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/on_segment_i_350_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    14.337 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/on_segment_reg_i_310/O[1]
                         net (fo=1, routed)           0.582    14.919    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/on_segment_reg_i_310_n_6
    SLICE_X39Y64         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    15.802 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/on_segment_reg_i_263/O[2]
                         net (fo=1, routed)           0.292    16.094    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/on_segment_reg_i_263_n_5
    SLICE_X37Y64         LUT2 (Prop_lut2_I1_O)        0.302    16.396 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/on_segment_i_214__4/O
                         net (fo=1, routed)           0.000    16.396    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/on_segment_i_214__4_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    16.644 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/on_segment_reg_i_162__4/O[3]
                         net (fo=1, routed)           0.879    17.523    cube_renderering_system_i/cube_renderer_controller_0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/on_segment3__0__0[31]
    SLICE_X34Y51         LUT2 (Prop_lut2_I1_O)        0.306    17.829 r  cube_renderering_system_i/cube_renderer_controller_0/on_segment_i_92__4/O
                         net (fo=1, routed)           0.000    17.829    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/on_segment3__8_3[3]
    SLICE_X34Y51         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    18.084 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/on_segment_reg_i_42__4/O[3]
                         net (fo=2, routed)           0.915    18.999    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/on_segment_reg_i_42__4_n_4
    SLICE_X36Y49         LUT4 (Prop_lut4_I2_O)        0.307    19.306 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/on_segment_i_14__4/O
                         net (fo=1, routed)           0.000    19.306    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/on_segment_i_14__4_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.682 f  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/on_segment_reg_i_3__4/CO[3]
                         net (fo=1, routed)           0.978    20.660    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/on_segment_reg_i_3__4_n_0
    SLICE_X32Y42         LUT3 (Prop_lut3_I1_O)        0.124    20.784 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/on_segment_i_1__4/O
                         net (fo=1, routed)           0.000    20.784    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/on_segment_i_1__4_n_0
    SLICE_X32Y42         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/on_segment_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.491    14.974    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/CLK
    SLICE_X32Y42         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/on_segment_reg/C
                         clock pessimism              0.000    14.974    
                         clock uncertainty           -0.154    14.820    
    SLICE_X32Y42         FDRE (Setup_fdre_C_D)        0.079    14.899    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/on_segment_reg
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -20.784    
  -------------------------------------------------------------------
                         slack                                 -5.885    

Slack (VIOLATED) :        -5.880ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg10_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.739ns  (logic 10.365ns (58.432%)  route 7.374ns (41.568%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1)
  Clock Path Skew:        1.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 14.959 - 10.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.730     3.024    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X56Y48         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y48         FDRE (Prop_fdre_C_Q)         0.456     3.480 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg10_reg[1]/Q
                         net (fo=7, routed)           0.805     4.285    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__12_5[1]
    SLICE_X54Y48         LUT2 (Prop_lut2_I0_O)        0.124     4.409 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3_i_23__1/O
                         net (fo=1, routed)           0.000     4.409    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3_i_23__1_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.942 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     4.942    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3_i_4__0_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.059 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3_i_3__0/CO[3]
                         net (fo=1, routed)           0.001     5.060    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3_i_3__0_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.177 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.177    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3_i_2__0_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.492 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3_i_1__0/O[3]
                         net (fo=4, routed)           1.895     7.387    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/B[15]
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.219    11.606 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment3__7/PCOUT[47]
                         net (fo=1, routed)           0.002    11.608    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment3__7_n_106
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    13.126 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment3__8/P[4]
                         net (fo=2, routed)           1.901    15.027    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment3__8_n_101
    SLICE_X36Y51         LUT2 (Prop_lut2_I0_O)        0.124    15.151 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment_i_199__0/O
                         net (fo=1, routed)           0.000    15.151    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment_i_199__0_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.684 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment_reg_i_143__0/CO[3]
                         net (fo=1, routed)           0.000    15.684    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment_reg_i_143__0_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.007 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment_reg_i_96__0/O[1]
                         net (fo=2, routed)           1.009    17.015    cube_renderering_system_i/cube_renderer_controller_0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment30_in__0[25]
    SLICE_X36Y68         LUT2 (Prop_lut2_I0_O)        0.306    17.321 r  cube_renderering_system_i/cube_renderer_controller_0/on_segment_i_99__0/O
                         net (fo=1, routed)           0.000    17.321    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment3__8_2[1]
    SLICE_X36Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.854 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment_reg_i_43__0/CO[3]
                         net (fo=1, routed)           0.000    17.854    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment_reg_i_43__0_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.169 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment_reg_i_42__0/O[3]
                         net (fo=2, routed)           1.003    19.172    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment_reg_i_42__0_n_4
    SLICE_X33Y66         LUT4 (Prop_lut4_I2_O)        0.307    19.479 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment_i_14__0/O
                         net (fo=1, routed)           0.000    19.479    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment_i_14__0_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.880 f  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment_reg_i_3__0/CO[3]
                         net (fo=1, routed)           0.759    20.639    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment_reg_i_3__0_n_0
    SLICE_X32Y63         LUT3 (Prop_lut3_I1_O)        0.124    20.763 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment_i_1__0/O
                         net (fo=1, routed)           0.000    20.763    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment_i_1__0_n_0
    SLICE_X32Y63         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.477    14.959    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/CLK
    SLICE_X32Y63         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment_reg/C
                         clock pessimism              0.000    14.959    
                         clock uncertainty           -0.154    14.805    
    SLICE_X32Y63         FDRE (Setup_fdre_C_D)        0.077    14.882    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment_reg
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                         -20.763    
  -------------------------------------------------------------------
                         slack                                 -5.880    

Slack (VIOLATED) :        -5.759ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg12_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.641ns  (logic 7.882ns (44.681%)  route 9.759ns (55.319%))
  Logic Levels:           23  (CARRY4=14 LUT2=4 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        2.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.732     3.026    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X67Y46         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg12_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y46         FDRE (Prop_fdre_C_Q)         0.456     3.482 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg12_reg[1]/Q
                         net (fo=7, routed)           0.817     4.299    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__12_15[1]
    SLICE_X65Y52         LUT2 (Prop_lut2_I1_O)        0.124     4.423 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3_i_23__7/O
                         net (fo=1, routed)           0.000     4.423    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3_i_23__7_n_0
    SLICE_X65Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.973 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3_i_4__6/CO[3]
                         net (fo=1, routed)           0.000     4.973    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3_i_4__6_n_0
    SLICE_X65Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.087 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3_i_3__6/CO[3]
                         net (fo=1, routed)           0.000     5.087    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3_i_3__6_n_0
    SLICE_X65Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.201 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3_i_2__6/CO[3]
                         net (fo=1, routed)           0.000     5.201    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3_i_2__6_n_0
    SLICE_X65Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.315 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     5.315    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3_i_1__6_n_0
    SLICE_X65Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.628 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__0_i_1__6/O[3]
                         net (fo=30, routed)          1.693     7.322    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/B[19]
    SLICE_X54Y75         LUT6 (Prop_lut6_I1_O)        0.306     7.628 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment_i_479/O
                         net (fo=2, routed)           0.804     8.431    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment_i_479_n_0
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124     8.555 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment_i_483__6/O
                         net (fo=1, routed)           0.000     8.555    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment_i_483__6_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.195 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment_reg_i_420/O[3]
                         net (fo=2, routed)           0.548     9.743    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment_reg_i_420_n_4
    SLICE_X50Y75         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.578    10.321 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment_reg_i_340/CO[3]
                         net (fo=1, routed)           0.000    10.321    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment_reg_i_340_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.644 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment_reg_i_335/O[1]
                         net (fo=3, routed)           0.613    11.257    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment_reg_i_335_n_6
    SLICE_X52Y79         LUT2 (Prop_lut2_I1_O)        0.306    11.563 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment_i_339/O
                         net (fo=3, routed)           0.553    12.116    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment_i_339_n_0
    SLICE_X51Y79         LUT4 (Prop_lut4_I2_O)        0.124    12.240 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment_i_308__6/O
                         net (fo=1, routed)           0.000    12.240    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment_i_308__6_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.820 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment_reg_i_276/O[2]
                         net (fo=1, routed)           1.232    14.052    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment_reg_i_276_n_5
    SLICE_X65Y91         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.550    14.602 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment_reg_i_213/O[2]
                         net (fo=1, routed)           1.256    15.858    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment_reg_i_213_n_5
    SLICE_X90Y92         LUT2 (Prop_lut2_I1_O)        0.302    16.160 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment_i_163__6/O
                         net (fo=1, routed)           0.000    16.160    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment_i_163__6_n_0
    SLICE_X90Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.536 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment_reg_i_96__6/CO[3]
                         net (fo=1, routed)           0.000    16.536    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment_reg_i_96__6_n_0
    SLICE_X90Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.755 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment_reg_i_91__6/O[0]
                         net (fo=2, routed)           0.637    17.392    cube_renderering_system_i/cube_renderer_controller_0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment30_in__0[28]
    SLICE_X91Y93         LUT2 (Prop_lut2_I0_O)        0.295    17.687 r  cube_renderering_system_i/cube_renderer_controller_0/on_segment_i_95__6/O
                         net (fo=1, routed)           0.000    17.687    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment3__8_3[0]
    SLICE_X91Y93         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    18.234 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment_reg_i_42__6/O[2]
                         net (fo=2, routed)           1.006    19.240    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment_reg_i_42__6_n_5
    SLICE_X89Y90         LUT4 (Prop_lut4_I1_O)        0.302    19.542 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment_i_14__6/O
                         net (fo=1, routed)           0.000    19.542    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment_i_14__6_n_0
    SLICE_X89Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.943 f  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment_reg_i_3__6/CO[3]
                         net (fo=1, routed)           0.600    20.543    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment_reg_i_3__6_n_0
    SLICE_X89Y91         LUT3 (Prop_lut3_I1_O)        0.124    20.667 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment_i_1__6/O
                         net (fo=1, routed)           0.000    20.667    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment_i_1__6_n_0
    SLICE_X89Y91         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.548    15.030    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/CLK
    SLICE_X89Y91         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment_reg/C
                         clock pessimism              0.000    15.030    
                         clock uncertainty           -0.154    14.876    
    SLICE_X89Y91         FDRE (Setup_fdre_C_D)        0.031    14.907    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment_reg
  -------------------------------------------------------------------
                         required time                         14.907    
                         arrival time                         -20.667    
  -------------------------------------------------------------------
                         slack                                 -5.759    

Slack (VIOLATED) :        -5.759ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg12_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/on_segment_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.620ns  (logic 10.359ns (58.791%)  route 7.261ns (41.209%))
  Logic Levels:           17  (CARRY4=10 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1)
  Clock Path Skew:        1.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 14.964 - 10.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.732     3.026    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X67Y46         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg12_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y46         FDRE (Prop_fdre_C_Q)         0.456     3.482 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg12_reg[1]/Q
                         net (fo=7, routed)           0.821     4.303    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__12_15[1]
    SLICE_X58Y48         LUT2 (Prop_lut2_I0_O)        0.124     4.427 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3_i_23__4/O
                         net (fo=1, routed)           0.000     4.427    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3_i_23__4_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.960 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3_i_4__3/CO[3]
                         net (fo=1, routed)           0.000     4.960    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3_i_4__3_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.077 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3_i_3__3/CO[3]
                         net (fo=1, routed)           0.001     5.078    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3_i_3__3_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.195 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     5.195    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3_i_2__3_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.312 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     5.312    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3_i_1__3_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.531 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__0_i_1__3/O[0]
                         net (fo=4, routed)           2.073     7.603    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/B[16]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    11.810 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/on_segment3__7/PCOUT[47]
                         net (fo=1, routed)           0.002    11.812    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/on_segment3__7_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.330 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/on_segment3__8/P[1]
                         net (fo=2, routed)           2.150    15.480    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/on_segment3__8_n_104
    SLICE_X42Y61         LUT2 (Prop_lut2_I0_O)        0.124    15.604 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/on_segment_i_208__3/O
                         net (fo=1, routed)           0.000    15.604    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/on_segment_i_208__3_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.984 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/on_segment_reg_i_153__3/CO[3]
                         net (fo=1, routed)           0.000    15.984    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/on_segment_reg_i_153__3_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.307 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/on_segment_reg_i_143__3/O[1]
                         net (fo=2, routed)           0.795    17.102    cube_renderering_system_i/cube_renderer_controller_0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/on_segment30_in__0[21]
    SLICE_X42Y56         LUT2 (Prop_lut2_I0_O)        0.306    17.408 r  cube_renderering_system_i/cube_renderer_controller_0/on_segment_i_146__3/O
                         net (fo=1, routed)           0.000    17.408    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/on_segment3__8_1[1]
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.941 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/on_segment_reg_i_88__3/CO[3]
                         net (fo=1, routed)           0.000    17.941    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/on_segment_reg_i_88__3_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.264 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/on_segment_reg_i_43__3/O[1]
                         net (fo=2, routed)           0.644    18.908    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/on_segment_reg_i_43__3_n_6
    SLICE_X41Y57         LUT4 (Prop_lut4_I3_O)        0.306    19.214 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/on_segment_i_17__3/O
                         net (fo=1, routed)           0.000    19.214    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/on_segment_i_17__3_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.746 f  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/on_segment_reg_i_3__3/CO[3]
                         net (fo=1, routed)           0.776    20.522    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/on_segment_reg_i_3__3_n_0
    SLICE_X38Y54         LUT3 (Prop_lut3_I1_O)        0.124    20.646 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/on_segment_i_1__3/O
                         net (fo=1, routed)           0.000    20.646    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/on_segment_i_1__3_n_0
    SLICE_X38Y54         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/on_segment_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.482    14.964    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/CLK
    SLICE_X38Y54         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/on_segment_reg/C
                         clock pessimism              0.000    14.964    
                         clock uncertainty           -0.154    14.810    
    SLICE_X38Y54         FDRE (Setup_fdre_C_D)        0.077    14.887    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_j/on_segment_reg
  -------------------------------------------------------------------
                         required time                         14.887    
                         arrival time                         -20.646    
  -------------------------------------------------------------------
                         slack                                 -5.759    

Slack (VIOLATED) :        -5.748ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg14_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.629ns  (logic 9.525ns (54.030%)  route 8.104ns (45.970%))
  Logic Levels:           14  (CARRY4=8 DSP48E1=2 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        2.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.716     3.010    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X67Y52         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg14_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y52         FDRE (Prop_fdre_C_Q)         0.456     3.466 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg14_reg[1]/Q
                         net (fo=7, routed)           0.625     4.091    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/slv_reg14_reg[1][1]
    SLICE_X66Y54         LUT2 (Prop_lut2_I1_O)        0.124     4.215 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/on_segment3__3_i_25__7/O
                         net (fo=1, routed)           0.000     4.215    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/on_segment3__3_i_25__7_n_0
    SLICE_X66Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.748 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/on_segment3__3_i_5__9/CO[3]
                         net (fo=1, routed)           0.000     4.748    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/on_segment3__3_i_5__9_n_0
    SLICE_X66Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.865 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/on_segment3__3_i_4__9/CO[3]
                         net (fo=1, routed)           0.000     4.865    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/on_segment3__3_i_4__9_n_0
    SLICE_X66Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.982 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/on_segment3__3_i_3__9/CO[3]
                         net (fo=1, routed)           0.000     4.982    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/on_segment3__3_i_3__9_n_0
    SLICE_X66Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.297 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/on_segment3__3_i_2__9/O[3]
                         net (fo=2, routed)           2.804     8.101    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/I945[15]
    DSP48_X4Y51          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.219    12.320 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment3__3/PCOUT[47]
                         net (fo=1, routed)           0.002    12.322    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment3__3_n_106
    DSP48_X4Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.840 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment3__4/P[1]
                         net (fo=2, routed)           0.784    14.625    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/p_1_in[18]
    SLICE_X102Y130       LUT2 (Prop_lut2_I0_O)        0.124    14.749 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment_i_124__9/O
                         net (fo=1, routed)           0.000    14.749    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment_i_124__9_n_0
    SLICE_X102Y130       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.129 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment_reg_i_61__9/CO[3]
                         net (fo=1, routed)           0.000    15.129    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment_reg_i_61__9_n_0
    SLICE_X102Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.246 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment_reg_i_59__9/CO[3]
                         net (fo=1, routed)           0.000    15.246    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment_reg_i_59__9_n_0
    SLICE_X102Y132       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.561 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment_reg_i_31__9/O[3]
                         net (fo=1, routed)           1.927    17.487    cube_renderering_system_i/cube_renderer_controller_0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment30_in[27]
    SLICE_X84Y111        LUT6 (Prop_lut6_I0_O)        0.307    17.794 r  cube_renderering_system_i/cube_renderer_controller_0/on_segment_i_7__9/O
                         net (fo=1, routed)           0.000    17.794    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment3__4_1[1]
    SLICE_X84Y111        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.364 f  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment_reg_i_2__9/CO[2]
                         net (fo=1, routed)           1.962    20.326    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment_reg_i_2__9_n_1
    SLICE_X63Y69         LUT3 (Prop_lut3_I0_O)        0.313    20.639 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment_i_1__9/O
                         net (fo=1, routed)           0.000    20.639    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment_i_1__9_n_0
    SLICE_X63Y69         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.532    15.014    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/CLK
    SLICE_X63Y69         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment_reg/C
                         clock pessimism              0.000    15.014    
                         clock uncertainty           -0.154    14.860    
    SLICE_X63Y69         FDRE (Setup_fdre_C_D)        0.031    14.891    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment_reg
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                         -20.639    
  -------------------------------------------------------------------
                         slack                                 -5.748    

Slack (VIOLATED) :        -5.664ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.683ns  (logic 10.267ns (58.063%)  route 7.416ns (41.937%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1)
  Clock Path Skew:        2.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.106ns = ( 15.106 - 10.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.716     3.010    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y52         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y52         FDRE (Prop_fdre_C_Q)         0.518     3.528 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=7, routed)           0.996     4.524    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__12_25[0]
    SLICE_X73Y42         LUT2 (Prop_lut2_I0_O)        0.124     4.648 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3_i_24__9/O
                         net (fo=1, routed)           0.000     4.648    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3_i_24__9_n_0
    SLICE_X73Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.180 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3_i_4__10/CO[3]
                         net (fo=1, routed)           0.000     5.180    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3_i_4__10_n_0
    SLICE_X73Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.294 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3_i_3__10/CO[3]
                         net (fo=1, routed)           0.000     5.294    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3_i_3__10_n_0
    SLICE_X73Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.607 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3_i_2__10/O[3]
                         net (fo=17, routed)          2.206     7.813    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/B[11]
    DSP48_X4Y4           DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.218    12.031 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment3__7/PCOUT[47]
                         net (fo=1, routed)           0.002    12.033    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment3__7_n_106
    DSP48_X4Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    13.551 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment3__8/P[2]
                         net (fo=2, routed)           2.096    15.647    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment3__8_n_103
    SLICE_X102Y46        LUT2 (Prop_lut2_I0_O)        0.124    15.771 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_i_207__10/O
                         net (fo=1, routed)           0.000    15.771    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_i_207__10_n_0
    SLICE_X102Y46        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.147 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_reg_i_153__10/CO[3]
                         net (fo=1, routed)           0.000    16.147    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_reg_i_153__10_n_0
    SLICE_X102Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.264 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_reg_i_143__10/CO[3]
                         net (fo=1, routed)           0.000    16.264    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_reg_i_143__10_n_0
    SLICE_X102Y48        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.587 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_reg_i_96__10/O[1]
                         net (fo=2, routed)           0.455    17.042    cube_renderering_system_i/cube_renderer_controller_0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment30_in__0[25]
    SLICE_X104Y49        LUT2 (Prop_lut2_I0_O)        0.306    17.348 r  cube_renderering_system_i/cube_renderer_controller_0/on_segment_i_99__10/O
                         net (fo=1, routed)           0.000    17.348    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment3__8_2[1]
    SLICE_X104Y49        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.881 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_reg_i_43__10/CO[3]
                         net (fo=1, routed)           0.001    17.882    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_reg_i_43__10_n_0
    SLICE_X104Y50        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.205 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_reg_i_42__10/O[1]
                         net (fo=2, routed)           0.914    19.118    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_reg_i_42__10_n_6
    SLICE_X99Y49         LUT4 (Prop_lut4_I3_O)        0.306    19.424 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_i_15__10/O
                         net (fo=1, routed)           0.000    19.424    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_i_15__10_n_0
    SLICE_X99Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.822 f  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_reg_i_3__10/CO[3]
                         net (fo=1, routed)           0.746    20.569    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_reg_i_3__10_n_0
    SLICE_X100Y48        LUT3 (Prop_lut3_I1_O)        0.124    20.693 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_i_1__10/O
                         net (fo=1, routed)           0.000    20.693    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_i_1__10_n_0
    SLICE_X100Y48        FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.623    15.106    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/CLK
    SLICE_X100Y48        FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_reg/C
                         clock pessimism              0.000    15.106    
                         clock uncertainty           -0.154    14.952    
    SLICE_X100Y48        FDRE (Setup_fdre_C_D)        0.077    15.029    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_reg
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -20.693    
  -------------------------------------------------------------------
                         slack                                 -5.664    

Slack (VIOLATED) :        -5.585ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg9_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_k/on_segment_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.544ns  (logic 10.155ns (57.882%)  route 7.389ns (42.118%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1)
  Clock Path Skew:        2.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 14.964 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.634     2.928    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y86         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg9_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y86         FDRE (Prop_fdre_C_Q)         0.456     3.384 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg9_reg[2]/Q
                         net (fo=7, routed)           1.064     4.448    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg9[2]
    SLICE_X50Y82         LUT2 (Prop_lut2_I0_O)        0.124     4.572 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_22/O
                         net (fo=1, routed)           0.000     4.572    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_22_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.952 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     4.952    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_4__1_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.069 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     5.069    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_3__1_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.186 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     5.186    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_2__1_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.501 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__2_i_1__1/O[3]
                         net (fo=4, routed)           2.651     8.152    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_k/I930[15]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.219    12.371 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_k/on_segment3__5/PCOUT[47]
                         net (fo=1, routed)           0.002    12.373    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_k/on_segment3__5_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    13.891 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_k/on_segment3__6/P[3]
                         net (fo=2, routed)           1.507    15.398    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_k/on_segment3__6_n_102
    SLICE_X28Y50         LUT2 (Prop_lut2_I0_O)        0.124    15.522 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_k/on_segment_i_247__1/O
                         net (fo=1, routed)           0.000    15.522    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_k/on_segment_i_247__1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.054 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_k/on_segment_reg_i_201__1/CO[3]
                         net (fo=1, routed)           0.000    16.054    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_k/on_segment_reg_i_201__1_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.388 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_k/on_segment_reg_i_167__1/O[1]
                         net (fo=1, routed)           0.464    16.851    cube_renderering_system_i/cube_renderer_controller_0/renderer3D_inst/point_on_segment_i[0].point_on_segment_k/on_segment3__0__0[25]
    SLICE_X27Y51         LUT2 (Prop_lut2_I1_O)        0.303    17.154 r  cube_renderering_system_i/cube_renderer_controller_0/on_segment_i_99__1/O
                         net (fo=1, routed)           0.000    17.154    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_k/on_segment3__8_2[1]
    SLICE_X27Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.704 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_k/on_segment_reg_i_43__1/CO[3]
                         net (fo=1, routed)           0.000    17.704    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_k/on_segment_reg_i_43__1_n_0
    SLICE_X27Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.943 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_k/on_segment_reg_i_42__1/O[2]
                         net (fo=2, routed)           1.040    18.983    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_k/on_segment_reg_i_42__1_n_5
    SLICE_X33Y55         LUT4 (Prop_lut4_I1_O)        0.302    19.285 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_k/on_segment_i_14__1/O
                         net (fo=1, routed)           0.000    19.285    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_k/on_segment_i_14__1_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.686 f  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_k/on_segment_reg_i_3__1/CO[3]
                         net (fo=1, routed)           0.662    20.348    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_k/on_segment_reg_i_3__1_n_0
    SLICE_X32Y55         LUT3 (Prop_lut3_I1_O)        0.124    20.472 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_k/on_segment_i_1__1/O
                         net (fo=1, routed)           0.000    20.472    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_k/on_segment_i_1__1_n_0
    SLICE_X32Y55         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_k/on_segment_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.482    14.964    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_k/CLK
    SLICE_X32Y55         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_k/on_segment_reg/C
                         clock pessimism              0.000    14.964    
                         clock uncertainty           -0.154    14.810    
    SLICE_X32Y55         FDRE (Setup_fdre_C_D)        0.077    14.887    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_k/on_segment_reg
  -------------------------------------------------------------------
                         required time                         14.887    
                         arrival time                         -20.472    
  -------------------------------------------------------------------
                         slack                                 -5.585    

Slack (VIOLATED) :        -5.554ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg7_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.576ns  (logic 8.898ns (50.626%)  route 8.678ns (49.374%))
  Logic Levels:           18  (CARRY4=12 DSP48E1=1 LUT2=3 LUT3=1 LUT4=1)
  Clock Path Skew:        2.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.103ns = ( 15.103 - 10.000 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.710     3.004    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y81         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg7_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y81         FDRE (Prop_fdre_C_Q)         0.456     3.460 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg7_reg[5]/Q
                         net (fo=7, routed)           0.978     4.438    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg7[5]
    SLICE_X88Y77         LUT2 (Prop_lut2_I1_O)        0.124     4.562 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__0_i_20__10/O
                         net (fo=1, routed)           0.000     4.562    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/slv_reg7_reg[7][1]
    SLICE_X88Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.112 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/on_segment3__0_i_4__8/CO[3]
                         net (fo=1, routed)           0.000     5.112    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/on_segment3__0_i_4__8_n_0
    SLICE_X88Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.226 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/on_segment3__0_i_3__8/CO[3]
                         net (fo=1, routed)           0.000     5.226    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/on_segment3__0_i_3__8_n_0
    SLICE_X88Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.340 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/on_segment3__0_i_2__8/CO[3]
                         net (fo=1, routed)           0.000     5.340    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/on_segment3__0_i_2__8_n_0
    SLICE_X88Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.454 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/on_segment3_i_8__8/CO[3]
                         net (fo=1, routed)           0.000     5.454    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/on_segment3_i_8__8_n_0
    SLICE_X88Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.568 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/on_segment3_i_7__8/CO[3]
                         net (fo=1, routed)           0.000     5.568    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/on_segment3_i_7__8_n_0
    SLICE_X88Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.682 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/on_segment3_i_6__8/CO[3]
                         net (fo=1, routed)           0.000     5.682    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/on_segment3_i_6__8_n_0
    SLICE_X88Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.995 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/on_segment3_i_5__8/O[3]
                         net (fo=32, routed)          2.210     8.205    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/v_count_reg[30][14]
    DSP48_X3Y48          DSP48E1 (Prop_dsp48e1_A[19]_P[1])
                                                      4.023    12.228 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment3__9/P[1]
                         net (fo=1, routed)           2.079    14.307    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment3__9_n_104
    SLICE_X95Y80         LUT2 (Prop_lut2_I1_O)        0.124    14.431 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_i_249__8/O
                         net (fo=1, routed)           0.000    14.431    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_i_249__8_n_0
    SLICE_X95Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.829 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_reg_i_206__8/CO[3]
                         net (fo=1, routed)           0.000    14.829    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_reg_i_206__8_n_0
    SLICE_X95Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.163 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_reg_i_172__8/O[1]
                         net (fo=1, routed)           1.175    16.338    cube_renderering_system_i/cube_renderer_controller_0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment3__1__0[21]
    SLICE_X92Y56         LUT2 (Prop_lut2_I1_O)        0.303    16.641 r  cube_renderering_system_i/cube_renderer_controller_0/on_segment_i_104__8/O
                         net (fo=1, routed)           0.000    16.641    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment3__14_1[1]
    SLICE_X92Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.174 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_reg_i_44__8/CO[3]
                         net (fo=1, routed)           0.000    17.174    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_reg_i_44__8_n_0
    SLICE_X92Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.393 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_reg_i_18__8/O[0]
                         net (fo=2, routed)           1.116    18.509    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment2[24]
    SLICE_X91Y56         LUT4 (Prop_lut4_I0_O)        0.295    18.804 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_i_17__8/O
                         net (fo=1, routed)           0.000    18.804    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_i_17__8_n_0
    SLICE_X91Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.336 f  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_reg_i_3__8/CO[3]
                         net (fo=1, routed)           1.120    20.456    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_reg_i_3__8_n_0
    SLICE_X90Y47         LUT3 (Prop_lut3_I1_O)        0.124    20.580 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_i_1__8/O
                         net (fo=1, routed)           0.000    20.580    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_i_1__8_n_0
    SLICE_X90Y47         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.620    15.103    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/CLK
    SLICE_X90Y47         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_reg/C
                         clock pessimism              0.000    15.103    
                         clock uncertainty           -0.154    14.949    
    SLICE_X90Y47         FDRE (Setup_fdre_C_D)        0.077    15.026    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_reg
  -------------------------------------------------------------------
                         required time                         15.026    
                         arrival time                         -20.580    
  -------------------------------------------------------------------
                         slack                                 -5.554    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.045ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.470ns  (logic 1.357ns (54.929%)  route 1.113ns (45.071%))
  Logic Levels:           9  (CARRY4=6 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        1.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.589     0.924    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X80Y46         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg6_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y46         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg6_reg[3]/Q
                         net (fo=7, routed)           0.151     1.217    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg6[3]
    SLICE_X81Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.262 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__3_i_23__5/O
                         net (fo=1, routed)           0.000     1.262    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/slv_reg6_reg[3]_0[1]
    SLICE_X81Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.325 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/on_segment3__3_i_5__10/O[3]
                         net (fo=4, routed)           0.480     1.805    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/I947[3]
    DSP48_X3Y19          DSP48E1 (Prop_dsp48e1_A[3]_P[14])
                                                      0.674     2.479 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment3__13/P[14]
                         net (fo=2, routed)           0.198     2.677    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/p_1_in1_in[14]
    SLICE_X95Y47         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     2.794 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_reg_i_139__10/CO[3]
                         net (fo=1, routed)           0.000     2.794    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_reg_i_139__10_n_0
    SLICE_X95Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.833 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_reg_i_89__10/CO[3]
                         net (fo=1, routed)           0.000     2.833    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_reg_i_89__10_n_0
    SLICE_X95Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.872 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_reg_i_44__10/CO[3]
                         net (fo=1, routed)           0.001     2.873    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_reg_i_44__10_n_0
    SLICE_X95Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.912 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_reg_i_18__10/CO[3]
                         net (fo=1, routed)           0.000     2.912    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_reg_i_18__10_n_0
    SLICE_X95Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     3.002 f  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_reg_i_4__10/O[3]
                         net (fo=3, routed)           0.283     3.285    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment2[31]
    SLICE_X100Y48        LUT3 (Prop_lut3_I2_O)        0.110     3.395 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_i_1__10/O
                         net (fo=1, routed)           0.000     3.395    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_i_1__10_n_0
    SLICE_X100Y48        FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.882     2.076    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/CLK
    SLICE_X100Y48        FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_reg/C
                         clock pessimism              0.000     2.076    
                         clock uncertainty            0.154     2.230    
    SLICE_X100Y48        FDRE (Hold_fdre_C_D)         0.120     2.350    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_reg
  -------------------------------------------------------------------
                         required time                         -2.350    
                         arrival time                           3.395    
  -------------------------------------------------------------------
                         slack                                  1.045    

Slack (MET) :             1.224ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_k/on_segment_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.601ns  (logic 1.311ns (50.401%)  route 1.290ns (49.599%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        1.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.583     0.919    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y45         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y45         FDRE (Prop_fdre_C_Q)         0.164     1.082 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg0_reg[13]/Q
                         net (fo=7, routed)           0.181     1.264    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg0[13]
    SLICE_X57Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.309 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__3_i_12/O
                         net (fo=1, routed)           0.000     1.309    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/slv_reg0_reg[15]_0[1]
    SLICE_X57Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.374 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/on_segment3__3_i_2__1/O[1]
                         net (fo=4, routed)           0.593     1.966    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_k/I929[13]
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_A[13]_P[12])
                                                      0.671     2.637 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_k/on_segment3__3/P[12]
                         net (fo=1, routed)           0.367     3.004    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_k/p_1_in[12]
    SLICE_X34Y53         LUT6 (Prop_lut6_I0_O)        0.045     3.049 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_k/on_segment_i_28__1/O
                         net (fo=1, routed)           0.000     3.049    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_k/on_segment_i_28__1_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     3.194 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_k/on_segment_reg_i_5__1/CO[3]
                         net (fo=1, routed)           0.000     3.194    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_k/on_segment_reg_i_5__1_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.066     3.260 f  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_k/on_segment_reg_i_2__1/CO[2]
                         net (fo=1, routed)           0.150     3.410    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_k/on_segment_reg_i_2__1_n_1
    SLICE_X32Y55         LUT3 (Prop_lut3_I0_O)        0.110     3.520 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_k/on_segment_i_1__1/O
                         net (fo=1, routed)           0.000     3.520    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_k/on_segment_i_1__1_n_0
    SLICE_X32Y55         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_k/on_segment_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.827     2.021    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_k/CLK
    SLICE_X32Y55         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_k/on_segment_reg/C
                         clock pessimism              0.000     2.021    
                         clock uncertainty            0.154     2.175    
    SLICE_X32Y55         FDRE (Hold_fdre_C_D)         0.120     2.295    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_k/on_segment_reg
  -------------------------------------------------------------------
                         required time                         -2.295    
                         arrival time                           3.520    
  -------------------------------------------------------------------
                         slack                                  1.224    

Slack (MET) :             1.250ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg4_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_k/on_segment_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.671ns  (logic 1.412ns (52.856%)  route 1.259ns (47.144%))
  Logic Levels:           9  (CARRY4=6 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        1.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.590     0.926    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X82Y47         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg4_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y47         FDRE (Prop_fdre_C_Q)         0.164     1.090 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg4_reg[15]/Q
                         net (fo=7, routed)           0.257     1.347    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg4[15]
    SLICE_X82Y54         LUT2 (Prop_lut2_I1_O)        0.045     1.392 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__3_i_10__4/O
                         net (fo=1, routed)           0.000     1.392    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/slv_reg4_reg[15]_0[3]
    SLICE_X82Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.456 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/on_segment3__3_i_2__7/O[3]
                         net (fo=2, routed)           0.567     2.022    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_k/I941[15]
    DSP48_X4Y20          DSP48E1 (Prop_dsp48e1_A[15]_P[13])
                                                      0.675     2.697 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_k/on_segment3__13/P[13]
                         net (fo=2, routed)           0.209     2.906    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_k/p_1_in1_in[13]
    SLICE_X99Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     3.053 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_k/on_segment_reg_i_139__7/CO[3]
                         net (fo=1, routed)           0.000     3.053    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_k/on_segment_reg_i_139__7_n_0
    SLICE_X99Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.092 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_k/on_segment_reg_i_89__7/CO[3]
                         net (fo=1, routed)           0.000     3.092    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_k/on_segment_reg_i_89__7_n_0
    SLICE_X99Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.131 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_k/on_segment_reg_i_44__7/CO[3]
                         net (fo=1, routed)           0.000     3.131    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_k/on_segment_reg_i_44__7_n_0
    SLICE_X99Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.170 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_k/on_segment_reg_i_18__7/CO[3]
                         net (fo=1, routed)           0.000     3.170    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_k/on_segment_reg_i_18__7_n_0
    SLICE_X99Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     3.260 f  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_k/on_segment_reg_i_4__7/O[3]
                         net (fo=3, routed)           0.227     3.487    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_k/on_segment2[31]
    SLICE_X100Y57        LUT3 (Prop_lut3_I2_O)        0.110     3.597 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_k/on_segment_i_1__7/O
                         net (fo=1, routed)           0.000     3.597    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_k/on_segment_i_1__7_n_0
    SLICE_X100Y57        FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_k/on_segment_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.879     2.073    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_k/CLK
    SLICE_X100Y57        FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_k/on_segment_reg/C
                         clock pessimism              0.000     2.073    
                         clock uncertainty            0.154     2.227    
    SLICE_X100Y57        FDRE (Hold_fdre_C_D)         0.120     2.347    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_k/on_segment_reg
  -------------------------------------------------------------------
                         required time                         -2.347    
                         arrival time                           3.597    
  -------------------------------------------------------------------
                         slack                                  1.250    

Slack (MET) :             1.268ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg10_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.646ns  (logic 1.360ns (51.403%)  route 1.286ns (48.597%))
  Logic Levels:           9  (CARRY4=6 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        1.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.577     0.913    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y51         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg10_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg10_reg[15]/Q
                         net (fo=7, routed)           0.119     1.172    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg10[15]
    SLICE_X54Y51         LUT2 (Prop_lut2_I0_O)        0.045     1.217 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3_i_9__1/O
                         net (fo=1, routed)           0.000     1.217    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3_i_9__1_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.281 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3_i_1__0/O[3]
                         net (fo=4, routed)           0.533     1.815    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/B[15]
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_B[15]_P[13])
                                                      0.637     2.452 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment3__13/P[13]
                         net (fo=2, routed)           0.350     2.802    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/p_1_in1_in[13]
    SLICE_X34Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     2.952 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment_reg_i_139__0/CO[3]
                         net (fo=1, routed)           0.000     2.952    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment_reg_i_139__0_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.992 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment_reg_i_89__0/CO[3]
                         net (fo=1, routed)           0.000     2.992    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment_reg_i_89__0_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.032 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment_reg_i_44__0/CO[3]
                         net (fo=1, routed)           0.000     3.032    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment_reg_i_44__0_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.072 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment_reg_i_18__0/CO[3]
                         net (fo=1, routed)           0.000     3.072    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment_reg_i_18__0_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.092     3.164 f  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment_reg_i_4__0/O[3]
                         net (fo=3, routed)           0.283     3.447    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment2[31]
    SLICE_X32Y63         LUT3 (Prop_lut3_I2_O)        0.111     3.558 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment_i_1__0/O
                         net (fo=1, routed)           0.000     3.558    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment_i_1__0_n_0
    SLICE_X32Y63         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.822     2.016    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/CLK
    SLICE_X32Y63         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment_reg/C
                         clock pessimism              0.000     2.016    
                         clock uncertainty            0.154     2.170    
    SLICE_X32Y63         FDRE (Hold_fdre_C_D)         0.120     2.290    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_j/on_segment_reg
  -------------------------------------------------------------------
                         required time                         -2.290    
                         arrival time                           3.558    
  -------------------------------------------------------------------
                         slack                                  1.268    

Slack (MET) :             1.436ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg4_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.859ns  (logic 1.388ns (48.541%)  route 1.471ns (51.459%))
  Logic Levels:           9  (CARRY4=6 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        1.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.590     0.926    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X82Y47         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg4_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y47         FDRE (Prop_fdre_C_Q)         0.164     1.090 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg4_reg[15]/Q
                         net (fo=7, routed)           0.157     1.247    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg4[15]
    SLICE_X82Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.292 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__3_i_10__9/O
                         net (fo=1, routed)           0.000     1.292    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/slv_reg4_reg[15][3]
    SLICE_X82Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.356 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/on_segment3__3_i_2__5/O[3]
                         net (fo=2, routed)           0.586     1.942    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/I937[15]
    DSP48_X4Y16          DSP48E1 (Prop_dsp48e1_A[15]_P[15])
                                                      0.675     2.617 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment3__13/P[15]
                         net (fo=2, routed)           0.351     2.968    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/p_1_in1_in[15]
    SLICE_X94Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     3.085 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment_reg_i_139__5/CO[3]
                         net (fo=1, routed)           0.000     3.085    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment_reg_i_139__5_n_0
    SLICE_X94Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.125 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment_reg_i_89__5/CO[3]
                         net (fo=1, routed)           0.000     3.125    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment_reg_i_89__5_n_0
    SLICE_X94Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.165 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment_reg_i_44__5/CO[3]
                         net (fo=1, routed)           0.000     3.165    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment_reg_i_44__5_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.205 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment_reg_i_18__5/CO[3]
                         net (fo=1, routed)           0.001     3.206    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment_reg_i_18__5_n_0
    SLICE_X94Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.092     3.298 f  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment_reg_i_4__5/O[3]
                         net (fo=3, routed)           0.376     3.674    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment2[31]
    SLICE_X90Y47         LUT3 (Prop_lut3_I2_O)        0.111     3.785 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment_i_1__5/O
                         net (fo=1, routed)           0.000     3.785    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment_i_1__5_n_0
    SLICE_X90Y47         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.880     2.074    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/CLK
    SLICE_X90Y47         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment_reg/C
                         clock pessimism              0.000     2.074    
                         clock uncertainty            0.154     2.228    
    SLICE_X90Y47         FDRE (Hold_fdre_C_D)         0.121     2.349    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_i/on_segment_reg
  -------------------------------------------------------------------
                         required time                         -2.349    
                         arrival time                           3.785    
  -------------------------------------------------------------------
                         slack                                  1.436    

Slack (MET) :             1.437ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg6_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.860ns  (logic 1.400ns (48.949%)  route 1.460ns (51.051%))
  Logic Levels:           9  (CARRY4=6 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        1.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.590     0.926    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X80Y47         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg6_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y47         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg6_reg[8]/Q
                         net (fo=7, routed)           0.200     1.267    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg6[8]
    SLICE_X84Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.312 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__3_i_17__10/O
                         net (fo=1, routed)           0.000     1.312    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/slv_reg6_reg[11][0]
    SLICE_X84Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.382 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/on_segment3__3_i_3__8/O[0]
                         net (fo=4, routed)           0.487     1.868    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/I943[8]
    DSP48_X3Y17          DSP48E1 (Prop_dsp48e1_A[8]_P[13])
                                                      0.671     2.539 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment3__13/P[13]
                         net (fo=2, routed)           0.352     2.891    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/p_1_in1_in[13]
    SLICE_X92Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     3.041 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_reg_i_139__8/CO[3]
                         net (fo=1, routed)           0.000     3.041    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_reg_i_139__8_n_0
    SLICE_X92Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.081 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_reg_i_89__8/CO[3]
                         net (fo=1, routed)           0.000     3.081    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_reg_i_89__8_n_0
    SLICE_X92Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.121 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_reg_i_44__8/CO[3]
                         net (fo=1, routed)           0.000     3.121    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_reg_i_44__8_n_0
    SLICE_X92Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.161 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_reg_i_18__8/CO[3]
                         net (fo=1, routed)           0.000     3.161    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_reg_i_18__8_n_0
    SLICE_X92Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.092     3.253 f  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_reg_i_4__8/O[3]
                         net (fo=3, routed)           0.421     3.675    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment2[31]
    SLICE_X90Y47         LUT3 (Prop_lut3_I2_O)        0.111     3.786 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_i_1__8/O
                         net (fo=1, routed)           0.000     3.786    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_i_1__8_n_0
    SLICE_X90Y47         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.880     2.074    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/CLK
    SLICE_X90Y47         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_reg/C
                         clock pessimism              0.000     2.074    
                         clock uncertainty            0.154     2.228    
    SLICE_X90Y47         FDRE (Hold_fdre_C_D)         0.120     2.348    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_i/on_segment_reg
  -------------------------------------------------------------------
                         required time                         -2.348    
                         arrival time                           3.786    
  -------------------------------------------------------------------
                         slack                                  1.437    

Slack (MET) :             1.497ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg4_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.919ns  (logic 1.338ns (45.840%)  route 1.581ns (54.160%))
  Logic Levels:           8  (CARRY4=6 DSP48E1=1 LUT3=1)
  Clock Path Skew:        1.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.590     0.926    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X81Y47         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg4_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y47         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg4_reg[14]/Q
                         net (fo=7, routed)           0.168     1.234    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg4[14]
    SLICE_X80Y47         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.361 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3_i_1__2/O[3]
                         net (fo=4, routed)           0.612     1.973    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/B[15]
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_B[15]_P[14])
                                                      0.636     2.609 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment3__13/P[14]
                         net (fo=2, routed)           0.256     2.865    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/p_1_in1_in[14]
    SLICE_X95Y60         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     2.982 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_reg_i_139__2/CO[3]
                         net (fo=1, routed)           0.000     2.982    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_reg_i_139__2_n_0
    SLICE_X95Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.021 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_reg_i_89__2/CO[3]
                         net (fo=1, routed)           0.000     3.021    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_reg_i_89__2_n_0
    SLICE_X95Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.060 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_reg_i_44__2/CO[3]
                         net (fo=1, routed)           0.000     3.060    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_reg_i_44__2_n_0
    SLICE_X95Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.099 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_reg_i_18__2/CO[3]
                         net (fo=1, routed)           0.000     3.099    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_reg_i_18__2_n_0
    SLICE_X95Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     3.189 f  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_reg_i_4__2/O[3]
                         net (fo=3, routed)           0.546     3.734    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment2[31]
    SLICE_X92Y50         LUT3 (Prop_lut3_I2_O)        0.110     3.844 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_i_1__2/O
                         net (fo=1, routed)           0.000     3.844    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_i_1__2_n_0
    SLICE_X92Y50         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.879     2.073    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/CLK
    SLICE_X92Y50         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_reg/C
                         clock pessimism              0.000     2.073    
                         clock uncertainty            0.154     2.227    
    SLICE_X92Y50         FDRE (Hold_fdre_C_D)         0.120     2.347    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_i/on_segment_reg
  -------------------------------------------------------------------
                         required time                         -2.347    
                         arrival time                           3.844    
  -------------------------------------------------------------------
                         slack                                  1.497    

Slack (MET) :             1.669ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_i/on_segment_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 1.418ns (46.565%)  route 1.627ns (53.435%))
  Logic Levels:           9  (CARRY4=6 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        1.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.583     0.919    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y45         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y45         FDRE (Prop_fdre_C_Q)         0.164     1.082 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg0_reg[13]/Q
                         net (fo=7, routed)           0.194     1.277    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg0[13]
    SLICE_X56Y44         LUT2 (Prop_lut2_I1_O)        0.045     1.322 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__3_i_13__7/O
                         net (fo=1, routed)           0.000     1.322    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/slv_reg0_reg[15][1]
    SLICE_X56Y44         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.387 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/on_segment3__3_i_2/O[1]
                         net (fo=4, routed)           0.788     2.175    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_i/I925[13]
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_A[13]_P[13])
                                                      0.671     2.846 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_i/on_segment3__13/P[13]
                         net (fo=2, routed)           0.316     3.162    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_i/p_1_in1_in[13]
    SLICE_X34Y37         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     3.312 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_i/on_segment_reg_i_139/CO[3]
                         net (fo=1, routed)           0.000     3.312    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_i/on_segment_reg_i_139_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.352 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_i/on_segment_reg_i_89/CO[3]
                         net (fo=1, routed)           0.000     3.352    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_i/on_segment_reg_i_89_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.392 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_i/on_segment_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.392    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_i/on_segment_reg_i_44_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.432 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_i/on_segment_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     3.432    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_i/on_segment_reg_i_18_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.092     3.524 f  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_i/on_segment_reg_i_4/O[3]
                         net (fo=3, routed)           0.329     3.853    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_i/on_segment2[31]
    SLICE_X32Y39         LUT3 (Prop_lut3_I2_O)        0.111     3.964 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_i/on_segment_i_1/O
                         net (fo=1, routed)           0.000     3.964    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_i/on_segment_i_1_n_0
    SLICE_X32Y39         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_i/on_segment_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.826     2.020    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_i/CLK
    SLICE_X32Y39         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_i/on_segment_reg/C
                         clock pessimism              0.000     2.020    
                         clock uncertainty            0.154     2.174    
    SLICE_X32Y39         FDRE (Hold_fdre_C_D)         0.120     2.294    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_i/on_segment_reg
  -------------------------------------------------------------------
                         required time                         -2.294    
                         arrival time                           3.964    
  -------------------------------------------------------------------
                         slack                                  1.669    

Slack (MET) :             1.708ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg10_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/on_segment_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.086ns  (logic 1.375ns (44.558%)  route 1.711ns (55.442%))
  Logic Levels:           9  (CARRY4=7 DSP48E1=1 LUT3=1)
  Clock Path Skew:        1.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.583     0.919    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y48         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg10_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y48         FDRE (Prop_fdre_C_Q)         0.141     1.060 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg10_reg[11]/Q
                         net (fo=7, routed)           0.162     1.222    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg10[11]
    SLICE_X59Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.335 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     1.335    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3_i_2__4_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.389 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3_i_1__4/O[0]
                         net (fo=13, routed)          0.744     2.132    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/B[12]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_B[12]_P[14])
                                                      0.633     2.765 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/on_segment3__13/P[14]
                         net (fo=2, routed)           0.436     3.201    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/p_1_in1_in[14]
    SLICE_X37Y46         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     3.318 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/on_segment_reg_i_139__4/CO[3]
                         net (fo=1, routed)           0.000     3.318    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/on_segment_reg_i_139__4_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.357 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/on_segment_reg_i_89__4/CO[3]
                         net (fo=1, routed)           0.000     3.357    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/on_segment_reg_i_89__4_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.396 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/on_segment_reg_i_44__4/CO[3]
                         net (fo=1, routed)           0.000     3.396    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/on_segment_reg_i_44__4_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.435 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/on_segment_reg_i_18__4/CO[3]
                         net (fo=1, routed)           0.001     3.436    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/on_segment_reg_i_18__4_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     3.526 f  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/on_segment_reg_i_4__4/O[3]
                         net (fo=3, routed)           0.368     3.894    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/on_segment2[31]
    SLICE_X32Y42         LUT3 (Prop_lut3_I2_O)        0.110     4.004 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/on_segment_i_1__4/O
                         net (fo=1, routed)           0.000     4.004    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/on_segment_i_1__4_n_0
    SLICE_X32Y42         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/on_segment_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.827     2.021    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/CLK
    SLICE_X32Y42         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/on_segment_reg/C
                         clock pessimism              0.000     2.021    
                         clock uncertainty            0.154     2.175    
    SLICE_X32Y42         FDRE (Hold_fdre_C_D)         0.121     2.296    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/on_segment_reg
  -------------------------------------------------------------------
                         required time                         -2.296    
                         arrival time                           4.004    
  -------------------------------------------------------------------
                         slack                                  1.708    

Slack (MET) :             1.765ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg8_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.131ns  (logic 1.331ns (42.516%)  route 1.800ns (57.484%))
  Logic Levels:           9  (CARRY4=6 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        1.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.579     0.915    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X60Y54         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg8_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y54         FDRE (Prop_fdre_C_Q)         0.141     1.056 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg8_reg[16]/Q
                         net (fo=7, routed)           0.179     1.235    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg8[16]
    SLICE_X61Y56         LUT2 (Prop_lut2_I0_O)        0.045     1.280 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__0_i_9__10/O
                         net (fo=1, routed)           0.000     1.280    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__0_i_9__10_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.350 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/on_segment3__0_i_1__9/O[0]
                         net (fo=4, routed)           0.603     1.953    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/B[16]
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_B[16]_P[14])
                                                      0.633     2.586 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment3__13/P[14]
                         net (fo=2, routed)           0.753     3.340    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/p_1_in1_in[14]
    SLICE_X58Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.119     3.459 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment_reg_i_139__9/CO[3]
                         net (fo=1, routed)           0.000     3.459    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment_reg_i_139__9_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.499 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment_reg_i_89__9/CO[3]
                         net (fo=1, routed)           0.000     3.499    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment_reg_i_89__9_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.539 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment_reg_i_44__9/CO[3]
                         net (fo=1, routed)           0.000     3.539    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment_reg_i_44__9_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.579 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment_reg_i_18__9/CO[3]
                         net (fo=1, routed)           0.000     3.579    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment_reg_i_18__9_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.092     3.671 f  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment_reg_i_4__9/O[3]
                         net (fo=3, routed)           0.263     3.934    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment2[31]
    SLICE_X63Y69         LUT3 (Prop_lut3_I2_O)        0.111     4.045 r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment_i_1__9/O
                         net (fo=1, routed)           0.000     4.045    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment_i_1__9_n_0
    SLICE_X63Y69         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.840     2.034    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/CLK
    SLICE_X63Y69         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment_reg/C
                         clock pessimism              0.000     2.034    
                         clock uncertainty            0.154     2.188    
    SLICE_X63Y69         FDRE (Hold_fdre_C_D)         0.092     2.280    cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment_reg
  -------------------------------------------------------------------
                         required time                         -2.280    
                         arrival time                           4.045    
  -------------------------------------------------------------------
                         slack                                  1.765    





