Info: Starting: Create simulation model
Info: qsys-generate D:\3event\23H\quartus_prj\ip_core\cordic\cordic.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=D:\3event\23H\quartus_prj\ip_core\cordic\cordic\simulation --family="Cyclone IV E" --part=EP4CE15F17C6
Progress: Loading cordic/cordic.qsys
Progress: Reading input file
Progress: Adding CORDIC_0 [altera_CORDIC 18.0]
Progress: Parameterizing module CORDIC_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: cordic: Generating cordic "cordic" for SIM_VERILOG
Info: CORDIC_0: D:/quartus18.0/quartus/dspba/backend/windows64/cmdPolyEval -target CycloneIVE -frequency 50 -name cordic_CORDIC_0 -noChanValid -faithfulRounding -enable -printMachineReadable -noFileGenerate -constrainLatency 1 -speedgrade 6 FXPAtan2Expert 10 0 1 10 1 0
Info: CORDIC_0: Minimum acheivable latency at given frequency is 1 cycles, register padding will occur to meet latency target if necessary
Info: CORDIC_0: D:/quartus18.0/quartus/dspba/backend/windows64/cmdPolyEval -target CycloneIVE -frequency 50 -name cordic_CORDIC_0 -noChanValid -faithfulRounding -enable -printMachineReadable -lang VHDL -constrainLatency 1 -speedgrade 6 FXPAtan2Expert 10 0 1 10 1 0
Info: CORDIC_0: DSP Blocks Used: 0
Info: CORDIC_0: LUTs Used: 732
Info: CORDIC_0: Memory Bits Used: 0
Info: CORDIC_0: Memory Blocks Used: 0
Info: CORDIC_0: "cordic" instantiated altera_CORDIC "CORDIC_0"
Info: cordic: Done "cordic" with 2 modules, 4 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=D:\3event\23H\quartus_prj\ip_core\cordic\cordic\cordic.spd --output-directory=D:/3event/23H/quartus_prj/ip_core/cordic/cordic/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=D:\3event\23H\quartus_prj\ip_core\cordic\cordic\cordic.spd --output-directory=D:/3event/23H/quartus_prj/ip_core/cordic/cordic/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in D:/3event/23H/quartus_prj/ip_core/cordic/cordic/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in D:/3event/23H/quartus_prj/ip_core/cordic/cordic/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in D:/3event/23H/quartus_prj/ip_core/cordic/cordic/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	1 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in D:/3event/23H/quartus_prj/ip_core/cordic/cordic/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/3event/23H/quartus_prj/ip_core/cordic/cordic/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\3event\23H\quartus_prj\ip_core\cordic\cordic.qsys --block-symbol-file --output-directory=D:\3event\23H\quartus_prj\ip_core\cordic\cordic --family="Cyclone IV E" --part=EP4CE15F17C6
Progress: Loading cordic/cordic.qsys
Progress: Reading input file
Progress: Adding CORDIC_0 [altera_CORDIC 18.0]
Progress: Parameterizing module CORDIC_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\3event\23H\quartus_prj\ip_core\cordic\cordic.qsys --synthesis=VERILOG --greybox --output-directory=D:\3event\23H\quartus_prj\ip_core\cordic\cordic\synthesis --family="Cyclone IV E" --part=EP4CE15F17C6
Progress: Loading cordic/cordic.qsys
Progress: Reading input file
Progress: Adding CORDIC_0 [altera_CORDIC 18.0]
Progress: Parameterizing module CORDIC_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: cordic: Generating cordic "cordic" for QUARTUS_SYNTH
Info: CORDIC_0: D:/quartus18.0/quartus/dspba/backend/windows64/cmdPolyEval -target CycloneIVE -frequency 50 -name cordic_CORDIC_0 -noChanValid -faithfulRounding -enable -printMachineReadable -noFileGenerate -constrainLatency 1 -speedgrade 6 FXPAtan2Expert 10 0 1 10 1 0
Info: CORDIC_0: Minimum acheivable latency at given frequency is 1 cycles, register padding will occur to meet latency target if necessary
Info: CORDIC_0: D:/quartus18.0/quartus/dspba/backend/windows64/cmdPolyEval -target CycloneIVE -frequency 50 -name cordic_CORDIC_0 -noChanValid -faithfulRounding -enable -printMachineReadable -lang VHDL -constrainLatency 1 -speedgrade 6 FXPAtan2Expert 10 0 1 10 1 0
Info: CORDIC_0: DSP Blocks Used: 0
Info: CORDIC_0: LUTs Used: 732
Info: CORDIC_0: Memory Bits Used: 0
Info: CORDIC_0: Memory Blocks Used: 0
Info: CORDIC_0: "cordic" instantiated altera_CORDIC "CORDIC_0"
Info: cordic: Done "cordic" with 2 modules, 4 files
Info: Generating third-party timing and resource estimation model ...
Info: Done generating third-party timing and resource estimation model.
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
