<profile>

<section name = "Vivado HLS Report for 'WriteMiss'" level="0">
<item name = "Date">Wed Apr 17 12:02:48 2019
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">LRUCache</item>
<item name = "Solution">solution1</item>
<item name = "Product family">kintex7</item>
<item name = "Target device">xc7k325tffg900-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00, 4.375, 0.62</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">3, 10, 3, 10, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 162</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, 466, 98</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 257</column>
<column name="Register">-, -, 634, -</column>
<specialColumn name="Available">890, 840, 407600, 203800</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="PLRUCache_mux_83_24_2_1_U75">PLRUCache_mux_83_24_2_1, 0, 0, 233, 49</column>
<column name="PLRUCache_mux_83_512_2_1_U76">PLRUCache_mux_83_512_2_1, 0, 0, 233, 49</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="sum_fu_958_p2">+, 0, 0, 40, 33, 33</column>
<column name="ap_block_state11">and, 0, 0, 2, 1, 1</column>
<column name="tmp_1_fu_759_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="tmp_6_fu_996_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="val_assign_1_fu_1007_p2">icmp, 0, 0, 11, 8, 1</column>
<column name="val_assign_2_fu_1012_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="val_assign_3_fu_1017_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="val_assign_4_fu_1022_p2">icmp, 0, 0, 11, 8, 3</column>
<column name="val_assign_5_fu_1027_p2">icmp, 0, 0, 11, 8, 3</column>
<column name="val_assign_6_fu_1032_p2">icmp, 0, 0, 11, 8, 3</column>
<column name="val_assign_7_fu_1037_p2">icmp, 0, 0, 11, 8, 3</column>
<column name="val_assign_fu_1002_p2">icmp, 0, 0, 11, 8, 1</column>
<column name="p_3_fu_825_p3">select, 0, 0, 5, 1, 5</column>
<column name="p_s_fu_893_p3">select, 0, 0, 5, 1, 5</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="Hi_assign_reg_619">37, 9, 4, 36</column>
<column name="ap_NS_fsm">49, 12, 1, 12</column>
<column name="ap_sig_ioackin_m_axi_dram_V_AWREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_m_axi_dram_V_WREADY">9, 2, 1, 2</column>
<column name="dataArray_V_0_address0">13, 3, 8, 24</column>
<column name="dataArray_V_1_address0">13, 3, 8, 24</column>
<column name="dataArray_V_2_address0">13, 3, 8, 24</column>
<column name="dataArray_V_3_address0">13, 3, 8, 24</column>
<column name="dataArray_V_4_address0">13, 3, 8, 24</column>
<column name="dataArray_V_5_address0">13, 3, 8, 24</column>
<column name="dataArray_V_6_address0">13, 3, 8, 24</column>
<column name="dataArray_V_7_address0">13, 3, 8, 24</column>
<column name="dram_V_blk_n_AW">9, 2, 1, 2</column>
<column name="dram_V_blk_n_B">9, 2, 1, 2</column>
<column name="dram_V_blk_n_W">9, 2, 1, 2</column>
<column name="mruArray_V_address0">13, 3, 8, 24</column>
<column name="tempValid_V_1_reg_572">9, 2, 8, 16</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="Hi_assign_cast_reg_1251">4, 0, 32, 28</column>
<column name="Hi_assign_reg_619">4, 0, 4, 0</column>
<column name="ap_CS_fsm">11, 0, 11, 0</column>
<column name="ap_reg_ioackin_m_axi_dram_V_AWREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_m_axi_dram_V_WREADY">1, 0, 1, 0</column>
<column name="indexReg_V_reg_1063">8, 0, 8, 0</column>
<column name="isEvict_2_reg_678">1, 0, 1, 0</column>
<column name="mruArray_V_addr_reg_1117">8, 0, 8, 0</column>
<column name="sum_reg_1343">33, 0, 33, 0</column>
<column name="tagReg_V_reg_1076">24, 0, 24, 0</column>
<column name="tempMru_V_reg_1191">8, 0, 8, 0</column>
<column name="tempValid_V_1_reg_572">8, 0, 8, 0</column>
<column name="tmp_20_reg_1257">3, 0, 3, 0</column>
<column name="tmp_3_reg_1348">512, 0, 512, 0</column>
<column name="tmp_reg_1088">8, 0, 64, 56</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, WriteMiss, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, WriteMiss, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, WriteMiss, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, WriteMiss, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, WriteMiss, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, WriteMiss, return value</column>
<column name="i_addr_V">in, 32, ap_none, i_addr_V, scalar</column>
<column name="i_wdata_V">in, 512, ap_none, i_wdata_V, scalar</column>
<column name="m_axi_dram_V_AWVALID">out, 1, m_axi, dram_V, pointer</column>
<column name="m_axi_dram_V_AWREADY">in, 1, m_axi, dram_V, pointer</column>
<column name="m_axi_dram_V_AWADDR">out, 32, m_axi, dram_V, pointer</column>
<column name="m_axi_dram_V_AWID">out, 1, m_axi, dram_V, pointer</column>
<column name="m_axi_dram_V_AWLEN">out, 32, m_axi, dram_V, pointer</column>
<column name="m_axi_dram_V_AWSIZE">out, 3, m_axi, dram_V, pointer</column>
<column name="m_axi_dram_V_AWBURST">out, 2, m_axi, dram_V, pointer</column>
<column name="m_axi_dram_V_AWLOCK">out, 2, m_axi, dram_V, pointer</column>
<column name="m_axi_dram_V_AWCACHE">out, 4, m_axi, dram_V, pointer</column>
<column name="m_axi_dram_V_AWPROT">out, 3, m_axi, dram_V, pointer</column>
<column name="m_axi_dram_V_AWQOS">out, 4, m_axi, dram_V, pointer</column>
<column name="m_axi_dram_V_AWREGION">out, 4, m_axi, dram_V, pointer</column>
<column name="m_axi_dram_V_AWUSER">out, 1, m_axi, dram_V, pointer</column>
<column name="m_axi_dram_V_WVALID">out, 1, m_axi, dram_V, pointer</column>
<column name="m_axi_dram_V_WREADY">in, 1, m_axi, dram_V, pointer</column>
<column name="m_axi_dram_V_WDATA">out, 512, m_axi, dram_V, pointer</column>
<column name="m_axi_dram_V_WSTRB">out, 64, m_axi, dram_V, pointer</column>
<column name="m_axi_dram_V_WLAST">out, 1, m_axi, dram_V, pointer</column>
<column name="m_axi_dram_V_WID">out, 1, m_axi, dram_V, pointer</column>
<column name="m_axi_dram_V_WUSER">out, 1, m_axi, dram_V, pointer</column>
<column name="m_axi_dram_V_ARVALID">out, 1, m_axi, dram_V, pointer</column>
<column name="m_axi_dram_V_ARREADY">in, 1, m_axi, dram_V, pointer</column>
<column name="m_axi_dram_V_ARADDR">out, 32, m_axi, dram_V, pointer</column>
<column name="m_axi_dram_V_ARID">out, 1, m_axi, dram_V, pointer</column>
<column name="m_axi_dram_V_ARLEN">out, 32, m_axi, dram_V, pointer</column>
<column name="m_axi_dram_V_ARSIZE">out, 3, m_axi, dram_V, pointer</column>
<column name="m_axi_dram_V_ARBURST">out, 2, m_axi, dram_V, pointer</column>
<column name="m_axi_dram_V_ARLOCK">out, 2, m_axi, dram_V, pointer</column>
<column name="m_axi_dram_V_ARCACHE">out, 4, m_axi, dram_V, pointer</column>
<column name="m_axi_dram_V_ARPROT">out, 3, m_axi, dram_V, pointer</column>
<column name="m_axi_dram_V_ARQOS">out, 4, m_axi, dram_V, pointer</column>
<column name="m_axi_dram_V_ARREGION">out, 4, m_axi, dram_V, pointer</column>
<column name="m_axi_dram_V_ARUSER">out, 1, m_axi, dram_V, pointer</column>
<column name="m_axi_dram_V_RVALID">in, 1, m_axi, dram_V, pointer</column>
<column name="m_axi_dram_V_RREADY">out, 1, m_axi, dram_V, pointer</column>
<column name="m_axi_dram_V_RDATA">in, 512, m_axi, dram_V, pointer</column>
<column name="m_axi_dram_V_RLAST">in, 1, m_axi, dram_V, pointer</column>
<column name="m_axi_dram_V_RID">in, 1, m_axi, dram_V, pointer</column>
<column name="m_axi_dram_V_RUSER">in, 1, m_axi, dram_V, pointer</column>
<column name="m_axi_dram_V_RRESP">in, 2, m_axi, dram_V, pointer</column>
<column name="m_axi_dram_V_BVALID">in, 1, m_axi, dram_V, pointer</column>
<column name="m_axi_dram_V_BREADY">out, 1, m_axi, dram_V, pointer</column>
<column name="m_axi_dram_V_BRESP">in, 2, m_axi, dram_V, pointer</column>
<column name="m_axi_dram_V_BID">in, 1, m_axi, dram_V, pointer</column>
<column name="m_axi_dram_V_BUSER">in, 1, m_axi, dram_V, pointer</column>
<column name="dram_V_offset">in, 26, ap_none, dram_V_offset, scalar</column>
<column name="valid_V">in, 8, ap_none, valid_V, scalar</column>
<column name="tag_0_V_read">in, 24, ap_none, tag_0_V_read, scalar</column>
<column name="tag_1_V_read">in, 24, ap_none, tag_1_V_read, scalar</column>
<column name="tag_2_V_read">in, 24, ap_none, tag_2_V_read, scalar</column>
<column name="tag_3_V_read">in, 24, ap_none, tag_3_V_read, scalar</column>
<column name="tag_4_V_read">in, 24, ap_none, tag_4_V_read, scalar</column>
<column name="tag_5_V_read">in, 24, ap_none, tag_5_V_read, scalar</column>
<column name="tag_6_V_read">in, 24, ap_none, tag_6_V_read, scalar</column>
<column name="tag_7_V_read">in, 24, ap_none, tag_7_V_read, scalar</column>
<column name="validArray_V_2_address0">out, 8, ap_memory, validArray_V_2, array</column>
<column name="validArray_V_2_ce0">out, 1, ap_memory, validArray_V_2, array</column>
<column name="validArray_V_2_we0">out, 1, ap_memory, validArray_V_2, array</column>
<column name="validArray_V_2_d0">out, 8, ap_memory, validArray_V_2, array</column>
<column name="tagArray_0_V_address0">out, 8, ap_memory, tagArray_0_V, array</column>
<column name="tagArray_0_V_ce0">out, 1, ap_memory, tagArray_0_V, array</column>
<column name="tagArray_0_V_we0">out, 1, ap_memory, tagArray_0_V, array</column>
<column name="tagArray_0_V_d0">out, 24, ap_memory, tagArray_0_V, array</column>
<column name="tagArray_1_V_address0">out, 8, ap_memory, tagArray_1_V, array</column>
<column name="tagArray_1_V_ce0">out, 1, ap_memory, tagArray_1_V, array</column>
<column name="tagArray_1_V_we0">out, 1, ap_memory, tagArray_1_V, array</column>
<column name="tagArray_1_V_d0">out, 24, ap_memory, tagArray_1_V, array</column>
<column name="tagArray_2_V_address0">out, 8, ap_memory, tagArray_2_V, array</column>
<column name="tagArray_2_V_ce0">out, 1, ap_memory, tagArray_2_V, array</column>
<column name="tagArray_2_V_we0">out, 1, ap_memory, tagArray_2_V, array</column>
<column name="tagArray_2_V_d0">out, 24, ap_memory, tagArray_2_V, array</column>
<column name="tagArray_3_V_address0">out, 8, ap_memory, tagArray_3_V, array</column>
<column name="tagArray_3_V_ce0">out, 1, ap_memory, tagArray_3_V, array</column>
<column name="tagArray_3_V_we0">out, 1, ap_memory, tagArray_3_V, array</column>
<column name="tagArray_3_V_d0">out, 24, ap_memory, tagArray_3_V, array</column>
<column name="tagArray_4_V_address0">out, 8, ap_memory, tagArray_4_V, array</column>
<column name="tagArray_4_V_ce0">out, 1, ap_memory, tagArray_4_V, array</column>
<column name="tagArray_4_V_we0">out, 1, ap_memory, tagArray_4_V, array</column>
<column name="tagArray_4_V_d0">out, 24, ap_memory, tagArray_4_V, array</column>
<column name="tagArray_5_V_address0">out, 8, ap_memory, tagArray_5_V, array</column>
<column name="tagArray_5_V_ce0">out, 1, ap_memory, tagArray_5_V, array</column>
<column name="tagArray_5_V_we0">out, 1, ap_memory, tagArray_5_V, array</column>
<column name="tagArray_5_V_d0">out, 24, ap_memory, tagArray_5_V, array</column>
<column name="tagArray_6_V_address0">out, 8, ap_memory, tagArray_6_V, array</column>
<column name="tagArray_6_V_ce0">out, 1, ap_memory, tagArray_6_V, array</column>
<column name="tagArray_6_V_we0">out, 1, ap_memory, tagArray_6_V, array</column>
<column name="tagArray_6_V_d0">out, 24, ap_memory, tagArray_6_V, array</column>
<column name="tagArray_7_V_address0">out, 8, ap_memory, tagArray_7_V, array</column>
<column name="tagArray_7_V_ce0">out, 1, ap_memory, tagArray_7_V, array</column>
<column name="tagArray_7_V_we0">out, 1, ap_memory, tagArray_7_V, array</column>
<column name="tagArray_7_V_d0">out, 24, ap_memory, tagArray_7_V, array</column>
<column name="mruArray_V_address0">out, 8, ap_memory, mruArray_V, array</column>
<column name="mruArray_V_ce0">out, 1, ap_memory, mruArray_V, array</column>
<column name="mruArray_V_we0">out, 1, ap_memory, mruArray_V, array</column>
<column name="mruArray_V_d0">out, 8, ap_memory, mruArray_V, array</column>
<column name="mruArray_V_q0">in, 8, ap_memory, mruArray_V, array</column>
<column name="dataArray_V_0_address0">out, 8, ap_memory, dataArray_V_0, array</column>
<column name="dataArray_V_0_ce0">out, 1, ap_memory, dataArray_V_0, array</column>
<column name="dataArray_V_0_we0">out, 1, ap_memory, dataArray_V_0, array</column>
<column name="dataArray_V_0_d0">out, 512, ap_memory, dataArray_V_0, array</column>
<column name="dataArray_V_0_q0">in, 512, ap_memory, dataArray_V_0, array</column>
<column name="dataArray_V_1_address0">out, 8, ap_memory, dataArray_V_1, array</column>
<column name="dataArray_V_1_ce0">out, 1, ap_memory, dataArray_V_1, array</column>
<column name="dataArray_V_1_we0">out, 1, ap_memory, dataArray_V_1, array</column>
<column name="dataArray_V_1_d0">out, 512, ap_memory, dataArray_V_1, array</column>
<column name="dataArray_V_1_q0">in, 512, ap_memory, dataArray_V_1, array</column>
<column name="dataArray_V_2_address0">out, 8, ap_memory, dataArray_V_2, array</column>
<column name="dataArray_V_2_ce0">out, 1, ap_memory, dataArray_V_2, array</column>
<column name="dataArray_V_2_we0">out, 1, ap_memory, dataArray_V_2, array</column>
<column name="dataArray_V_2_d0">out, 512, ap_memory, dataArray_V_2, array</column>
<column name="dataArray_V_2_q0">in, 512, ap_memory, dataArray_V_2, array</column>
<column name="dataArray_V_3_address0">out, 8, ap_memory, dataArray_V_3, array</column>
<column name="dataArray_V_3_ce0">out, 1, ap_memory, dataArray_V_3, array</column>
<column name="dataArray_V_3_we0">out, 1, ap_memory, dataArray_V_3, array</column>
<column name="dataArray_V_3_d0">out, 512, ap_memory, dataArray_V_3, array</column>
<column name="dataArray_V_3_q0">in, 512, ap_memory, dataArray_V_3, array</column>
<column name="dataArray_V_4_address0">out, 8, ap_memory, dataArray_V_4, array</column>
<column name="dataArray_V_4_ce0">out, 1, ap_memory, dataArray_V_4, array</column>
<column name="dataArray_V_4_we0">out, 1, ap_memory, dataArray_V_4, array</column>
<column name="dataArray_V_4_d0">out, 512, ap_memory, dataArray_V_4, array</column>
<column name="dataArray_V_4_q0">in, 512, ap_memory, dataArray_V_4, array</column>
<column name="dataArray_V_5_address0">out, 8, ap_memory, dataArray_V_5, array</column>
<column name="dataArray_V_5_ce0">out, 1, ap_memory, dataArray_V_5, array</column>
<column name="dataArray_V_5_we0">out, 1, ap_memory, dataArray_V_5, array</column>
<column name="dataArray_V_5_d0">out, 512, ap_memory, dataArray_V_5, array</column>
<column name="dataArray_V_5_q0">in, 512, ap_memory, dataArray_V_5, array</column>
<column name="dataArray_V_6_address0">out, 8, ap_memory, dataArray_V_6, array</column>
<column name="dataArray_V_6_ce0">out, 1, ap_memory, dataArray_V_6, array</column>
<column name="dataArray_V_6_we0">out, 1, ap_memory, dataArray_V_6, array</column>
<column name="dataArray_V_6_d0">out, 512, ap_memory, dataArray_V_6, array</column>
<column name="dataArray_V_6_q0">in, 512, ap_memory, dataArray_V_6, array</column>
<column name="dataArray_V_7_address0">out, 8, ap_memory, dataArray_V_7, array</column>
<column name="dataArray_V_7_ce0">out, 1, ap_memory, dataArray_V_7, array</column>
<column name="dataArray_V_7_we0">out, 1, ap_memory, dataArray_V_7, array</column>
<column name="dataArray_V_7_d0">out, 512, ap_memory, dataArray_V_7, array</column>
<column name="dataArray_V_7_q0">in, 512, ap_memory, dataArray_V_7, array</column>
</table>
</item>
</section>
</profile>
