**The code in this directory is derived from
[USB\_CDC verilog module](https://github.com/ulixxe/usb_cdc) by
[ulixxe](https://github.com/ulixxe)**

USB\_CDC is a Verilog implementation of the Full Speed (12Mbit/s) USB communications device class (or USB CDC class). It implements the Abstract Control Model (ACM) subclass.

It has it's own [LICENSE](./LICENSE)
and original [README](./readme/README.md)
