// Seed: 2144943033
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  always id_7 <= -1'b0;
  tri1 id_10;
  id_11(
      .id_0(1'b0),
      .id_1(id_4),
      .id_2(1),
      .id_3(-1 && -1),
      .id_4(id_10),
      .id_5(1),
      .id_6(1'd0),
      .id_7(),
      .id_8(),
      .id_9(1 + id_6),
      .id_10(1'b0),
      .id_11(-1),
      .id_12(id_8),
      .id_13(id_1)
  );
  wire id_12, id_13;
  assign id_8 = id_9;
  assign id_1 = id_4;
  wire id_14;
  id_15(
      id_3
  );
  wire id_16;
  id_17(
      .id_0(id_16),
      .id_1(id_6),
      .id_2(id_8.id_10 < id_5),
      .id_3(id_3),
      .id_4(-1),
      .sum(id_4),
      .id_5(1)
  );
  parameter id_18 = 1'b0;
  parameter id_19 = id_18;
  id_20 :
  assert property (@(posedge 1'b0) 1);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  final begin : LABEL_0
    id_1 = -1;
  end
  assign id_1 = -1;
  assign id_9 = id_6;
  for (id_13 = {id_13{id_8[1]}}; id_4(-1); id_12 = id_9) assign id_11 = 1 != -1;
  wire id_14;
  wire id_15;
  tri1 id_16;
  assign id_5 = id_15;
  parameter id_17 = "";
  tri0 id_18 = -1'd0;
  reg id_19, id_20;
  module_0 modCall_1 (
      id_16,
      id_15,
      id_16,
      id_4,
      id_6,
      id_18,
      id_19,
      id_9,
      id_16
  );
  assign modCall_1.id_10 = 0;
  wire id_21, id_22, id_23;
  initial id_7 <= id_1;
  assign id_16 = -1;
  assign id_7  = id_19;
endmodule
