Santosh G. Abraham , Rabin A. Sugumar , Daniel Windheiser , B. R. Rau , Rajiv Gupta, Predictability of load/store instruction latencies, Proceedings of the 26th annual international symposium on Microarchitecture, p.139-152, December 01-03, 1993, Austin, Texas, USA
Alfred V. Aho , Ravi Sethi , Jeffrey D. Ullman, Compilers: principles, techniques, and tools, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1986
Randy Allen , Ken Kennedy, Vector Register Allocation, IEEE Transactions on Computers, v.41 n.10, p.1290-1317, October 1992[doi>10.1109/12.166606]
ARAUJO, G., DEVADAS, S., KEUTZER, K., LIAO, S., MALIK, S., SUDARSANAM, A., TJIANG, S., AND WANG, A. 1995. Challenges in code generation for embedded systems. In Code Generation for Embedded Processors, P. Marwedel and G. Goosens, Eds., Kluwer Academic, 48-64.
Todd Michael Austin, Hardware and software mechanisms for reducing load latency, University of Wisconsin at Madison, Madison, WI, 1996
David Callahan , Ken Kennedy , Allan Porterfield, Software prefetching, Proceedings of the fourth international conference on Architectural support for programming languages and operating systems, p.40-52, April 08-11, 1991, Santa Clara, California, USA[doi>10.1145/106972.106979]
S. Carr , K. Kennedy, Compiler blockability of numerical algorithms, Proceedings of the 1992 ACM/IEEE conference on Supercomputing, p.114-124, November 16-20, 1992, Minneapolis, Minnesota, USA
Jean-Loup Baer , Tien-Fu Chen, Effective Hardware-Based Data Prefetching for High-Performance Processors, IEEE Transactions on Computers, v.44 n.5, p.609-623, May 1995[doi>10.1109/12.381947]
MichaÅ‚ Cierniak , Wei Li, Unifying data and control transformations for distributed shared-memory machines, Proceedings of the ACM SIGPLAN 1995 conference on Programming language design and implementation, p.205-217, June 18-21, 1995, La Jolla, California, USA[doi>10.1145/207110.207145]
Eddy de Greef , Francky Catthoor , Hugo De Man, Memory organization for video algorithms on programmable signal processors, Proceedings of the 1995 International Conference on Computer Design: VLSI in Computers and Processors, p.552-557, October 02-04, 1995
Dennis Gannon , William Jalby , Kyle Gallivan, Strategies for cache and local memory management by global program transformation, Journal of Parallel and Distributed Computing, v.5 n.5, p.587-616, October 1988[doi>10.1016/0743-7315(88)90014-7]
Michael R. Garey , David S. Johnson, Computers and Intractability: A Guide to the Theory of NP-Completeness, W. H. Freeman & Co., New York, NY, 1979
GOOSENS, G., RABAEY, J., VANDEWALLE, J., AND MAN, H. D. 1990. An efficient microcode compiler for application specific DSP processors. IEEE Trans. CAD/ICAS 9, 9 (Sept.), 925-937.
Mark D. Hill, A Case for Direct-Mapped Caches, Computer, v.21 n.12, p.25-40, December 1988[doi>10.1109/2.16187]
Norman P. Jouppi, Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers, Proceedings of the 17th annual international symposium on Computer Architecture, p.364-373, May 28-31, 1990, Seattle, Washington, USA[doi>10.1145/325164.325162]
Norman P. Jouppi, Cache write policies and performance, Proceedings of the 20th annual international symposium on computer architecture, p.191-201, May 16-19, 1993, San Diego, California, USA[doi>10.1145/165123.165154]
Y.-L. Ju , Henry G. Dietz, Reduction of Cache Coherence Overhead by Compiler Data Layout and Loop Transformation, Proceedings of the Fourth International Workshop on Languages and Compilers for Parallel Computing, p.344-358, August 07-09, 1991
LANNEER, D., PRAET,J.V.,KIFLI, A., SCHOOFS, K., GEURTS, W., THOEN, F., AND GOOSENS,G. 1995. Chess: Retargetable code generation for embedded DSP processors. In Code Generation for Embedded Processors, P. Marwedel and G. Goosens, Eds., Kluwer Academic, 65-84.
Yau-Tsun Steven Li , Sharad Malik , Andrew Wolfe, Performance estimation of embedded software with instruction cache modeling, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.380-387, November 05-09, 1995, San Jose, California, USA
Stan Liao , Srinivas Devadas , Kurt Keutzer , Steve Tjiang , Albert Wang, Storage assignment to decrease code size, Proceedings of the ACM SIGPLAN 1995 conference on Programming language design and implementation, p.186-195, June 18-21, 1995, La Jolla, California, USA[doi>10.1145/207110.207139]
LIEM, C., MAY, T., AND PAULIN, P. 1994. Instruction-set matching and selection for DSP and ASIP code generation. In Proceedings of the European Design and Test Conference (March), 31-37.
Peter Marwedel , Gert Goossens, Code Generation for Embedded Processors, Kluwer Academic Publishers, Norwell, MA, 1995
S. McFarling, Program optimization for instruction caches, Proceedings of the third international conference on Architectural support for programming languages and operating systems, p.183-191, April 03-06, 1989, Boston, Massachusetts, USA[doi>10.1145/70082.68200]
Preeti R. Panda , Nikil D. Dutt, 1995 high level synthesis design repository, Proceedings of the 8th international symposium on System synthesis, p.170-174, September 13-15, 1995, Cannes, France[doi>10.1145/224486.224537]
Preeti R. Panda , Nikil D. Dutt, Reducing Address Bus Transitions for Low Power Memory Mapping, Proceedings of the 1996 European conference on Design and Test, p.63, March 11-14, 1996
David A. Patterson , John L. Hennessy, Computer organization & design: the hardware/software interface, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1993
PAULIN, P., LIEM, C., MAY, T., AND SUTARWALA, S. 1995. Flexware: A flexible firmware development environment for embedded systems. In Code Generation for Embedded Processors, P. Marwedel and G. Goosens, Eds., Kluwer Academic, 65-84.
RAWAT, J. 1993. Static analysis of cache performance for real-time programming. Tech. Rep., Iowa State University.
SCHENK, W. 1995. Retargetable code generation for parallel, pipelined processor structures. In Code Generation for Embedded Processors, P. Marwedel and G. Goosens, Eds., Kluwer Academic, 119-135.
Ashok Sudarsanam , Sharad Malik, Memory bank and register allocation in software synthesis for ASIPs, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.388-392, November 05-09, 1995, San Jose, California, USA
Hiroyuki Tomiyama , Hiroto Yasuura, Optimal Code Placement of Embedded Software for Instruction Caches, Proceedings of the 1996 European conference on Design and Test, p.96, March 11-14, 1996
Michael E. Wolf , Monica S. Lam, A data locality optimizing algorithm, Proceedings of the ACM SIGPLAN 1991 conference on Programming language design and implementation, p.30-44, June 24-28, 1991, Toronto, Ontario, Canada[doi>10.1145/113445.113449]
YAMADA, Y., JOHNSON,T.L.,HAAB, G., GYLLENHAAL,J.C.,AND HWU, W. W. 1995. Reducing cache misses in numerical applications using data relocation and prefetching. Tech. Rep. CRHC-95-04, University of Illinois, Urbana.
