Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Dec  2 18:15:17 2023
| Host         : DESKTOP-F0HV0IG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   29          
TIMING-20  Warning   Non-clocked latch               4           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (9)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: A/present_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: A/present_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: A/present_state_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: A/present_state_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.465        0.000                      0                   86        0.287        0.000                      0                   86        4.500        0.000                       0                    61  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.465        0.000                      0                   86        0.287        0.000                      0                   86        4.500        0.000                       0                    61  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.465ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.287ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.465ns  (required time - arrival time)
  Source:                 A/timer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.581ns  (logic 3.196ns (57.265%)  route 2.385ns (42.735%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.709     5.311    A/clk_IBUF_BUFG
    SLICE_X2Y104         FDCE                                         r  A/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDCE (Prop_fdce_C_Q)         0.518     5.829 f  A/timer_reg[3]/Q
                         net (fo=3, routed)           0.822     6.651    A/timer_reg[3]
    SLICE_X3Y106         LUT2 (Prop_lut2_I1_O)        0.124     6.775 r  A/timer1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.775    A/timer1_carry_i_7_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.325 r  A/timer1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.325    A/timer1_carry_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.439 r  A/timer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.439    A/timer1_carry__0_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.553 r  A/timer1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.553    A/timer1_carry__1_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.667 f  A/timer1_carry__2/CO[3]
                         net (fo=38, routed)          1.564     9.230    A/timer1_carry__2_n_0
    SLICE_X2Y104         LUT2 (Prop_lut2_I1_O)        0.124     9.354 r  A/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     9.354    A/timer[0]_i_6_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.867 r  A/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.867    A/timer_reg[0]_i_1_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.984 r  A/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.984    A/timer_reg[4]_i_1_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.101 r  A/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.101    A/timer_reg[8]_i_1_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.218 r  A/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.218    A/timer_reg[12]_i_1_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.335 r  A/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.335    A/timer_reg[16]_i_1_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.452 r  A/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.452    A/timer_reg[20]_i_1_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.569 r  A/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.569    A/timer_reg[24]_i_1_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.892 r  A/timer_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.892    A/timer_reg[28]_i_1_n_6
    SLICE_X2Y111         FDCE                                         r  A/timer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.586    15.008    A/clk_IBUF_BUFG
    SLICE_X2Y111         FDCE                                         r  A/timer_reg[29]/C
                         clock pessimism              0.275    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X2Y111         FDCE (Setup_fdce_C_D)        0.109    15.357    A/timer_reg[29]
  -------------------------------------------------------------------
                         required time                         15.357    
                         arrival time                         -10.892    
  -------------------------------------------------------------------
                         slack                                  4.465    

Slack (MET) :             4.473ns  (required time - arrival time)
  Source:                 A/timer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.573ns  (logic 3.188ns (57.204%)  route 2.385ns (42.796%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.709     5.311    A/clk_IBUF_BUFG
    SLICE_X2Y104         FDCE                                         r  A/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDCE (Prop_fdce_C_Q)         0.518     5.829 f  A/timer_reg[3]/Q
                         net (fo=3, routed)           0.822     6.651    A/timer_reg[3]
    SLICE_X3Y106         LUT2 (Prop_lut2_I1_O)        0.124     6.775 r  A/timer1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.775    A/timer1_carry_i_7_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.325 r  A/timer1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.325    A/timer1_carry_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.439 r  A/timer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.439    A/timer1_carry__0_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.553 r  A/timer1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.553    A/timer1_carry__1_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.667 f  A/timer1_carry__2/CO[3]
                         net (fo=38, routed)          1.564     9.230    A/timer1_carry__2_n_0
    SLICE_X2Y104         LUT2 (Prop_lut2_I1_O)        0.124     9.354 r  A/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     9.354    A/timer[0]_i_6_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.867 r  A/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.867    A/timer_reg[0]_i_1_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.984 r  A/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.984    A/timer_reg[4]_i_1_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.101 r  A/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.101    A/timer_reg[8]_i_1_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.218 r  A/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.218    A/timer_reg[12]_i_1_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.335 r  A/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.335    A/timer_reg[16]_i_1_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.452 r  A/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.452    A/timer_reg[20]_i_1_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.569 r  A/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.569    A/timer_reg[24]_i_1_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.884 r  A/timer_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.884    A/timer_reg[28]_i_1_n_4
    SLICE_X2Y111         FDCE                                         r  A/timer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.586    15.008    A/clk_IBUF_BUFG
    SLICE_X2Y111         FDCE                                         r  A/timer_reg[31]/C
                         clock pessimism              0.275    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X2Y111         FDCE (Setup_fdce_C_D)        0.109    15.357    A/timer_reg[31]
  -------------------------------------------------------------------
                         required time                         15.357    
                         arrival time                         -10.884    
  -------------------------------------------------------------------
                         slack                                  4.473    

Slack (MET) :             4.549ns  (required time - arrival time)
  Source:                 A/timer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.497ns  (logic 3.112ns (56.612%)  route 2.385ns (43.388%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.709     5.311    A/clk_IBUF_BUFG
    SLICE_X2Y104         FDCE                                         r  A/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDCE (Prop_fdce_C_Q)         0.518     5.829 f  A/timer_reg[3]/Q
                         net (fo=3, routed)           0.822     6.651    A/timer_reg[3]
    SLICE_X3Y106         LUT2 (Prop_lut2_I1_O)        0.124     6.775 r  A/timer1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.775    A/timer1_carry_i_7_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.325 r  A/timer1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.325    A/timer1_carry_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.439 r  A/timer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.439    A/timer1_carry__0_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.553 r  A/timer1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.553    A/timer1_carry__1_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.667 f  A/timer1_carry__2/CO[3]
                         net (fo=38, routed)          1.564     9.230    A/timer1_carry__2_n_0
    SLICE_X2Y104         LUT2 (Prop_lut2_I1_O)        0.124     9.354 r  A/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     9.354    A/timer[0]_i_6_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.867 r  A/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.867    A/timer_reg[0]_i_1_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.984 r  A/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.984    A/timer_reg[4]_i_1_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.101 r  A/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.101    A/timer_reg[8]_i_1_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.218 r  A/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.218    A/timer_reg[12]_i_1_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.335 r  A/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.335    A/timer_reg[16]_i_1_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.452 r  A/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.452    A/timer_reg[20]_i_1_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.569 r  A/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.569    A/timer_reg[24]_i_1_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.808 r  A/timer_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.808    A/timer_reg[28]_i_1_n_5
    SLICE_X2Y111         FDCE                                         r  A/timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.586    15.008    A/clk_IBUF_BUFG
    SLICE_X2Y111         FDCE                                         r  A/timer_reg[30]/C
                         clock pessimism              0.275    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X2Y111         FDCE (Setup_fdce_C_D)        0.109    15.357    A/timer_reg[30]
  -------------------------------------------------------------------
                         required time                         15.357    
                         arrival time                         -10.808    
  -------------------------------------------------------------------
                         slack                                  4.549    

Slack (MET) :             4.569ns  (required time - arrival time)
  Source:                 A/timer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.477ns  (logic 3.092ns (56.454%)  route 2.385ns (43.546%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.709     5.311    A/clk_IBUF_BUFG
    SLICE_X2Y104         FDCE                                         r  A/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDCE (Prop_fdce_C_Q)         0.518     5.829 f  A/timer_reg[3]/Q
                         net (fo=3, routed)           0.822     6.651    A/timer_reg[3]
    SLICE_X3Y106         LUT2 (Prop_lut2_I1_O)        0.124     6.775 r  A/timer1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.775    A/timer1_carry_i_7_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.325 r  A/timer1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.325    A/timer1_carry_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.439 r  A/timer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.439    A/timer1_carry__0_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.553 r  A/timer1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.553    A/timer1_carry__1_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.667 f  A/timer1_carry__2/CO[3]
                         net (fo=38, routed)          1.564     9.230    A/timer1_carry__2_n_0
    SLICE_X2Y104         LUT2 (Prop_lut2_I1_O)        0.124     9.354 r  A/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     9.354    A/timer[0]_i_6_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.867 r  A/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.867    A/timer_reg[0]_i_1_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.984 r  A/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.984    A/timer_reg[4]_i_1_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.101 r  A/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.101    A/timer_reg[8]_i_1_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.218 r  A/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.218    A/timer_reg[12]_i_1_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.335 r  A/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.335    A/timer_reg[16]_i_1_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.452 r  A/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.452    A/timer_reg[20]_i_1_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.569 r  A/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.569    A/timer_reg[24]_i_1_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.788 r  A/timer_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.788    A/timer_reg[28]_i_1_n_7
    SLICE_X2Y111         FDCE                                         r  A/timer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.586    15.008    A/clk_IBUF_BUFG
    SLICE_X2Y111         FDCE                                         r  A/timer_reg[28]/C
                         clock pessimism              0.275    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X2Y111         FDCE (Setup_fdce_C_D)        0.109    15.357    A/timer_reg[28]
  -------------------------------------------------------------------
                         required time                         15.357    
                         arrival time                         -10.788    
  -------------------------------------------------------------------
                         slack                                  4.569    

Slack (MET) :             4.583ns  (required time - arrival time)
  Source:                 A/timer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.464ns  (logic 3.079ns (56.350%)  route 2.385ns (43.650%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.709     5.311    A/clk_IBUF_BUFG
    SLICE_X2Y104         FDCE                                         r  A/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDCE (Prop_fdce_C_Q)         0.518     5.829 f  A/timer_reg[3]/Q
                         net (fo=3, routed)           0.822     6.651    A/timer_reg[3]
    SLICE_X3Y106         LUT2 (Prop_lut2_I1_O)        0.124     6.775 r  A/timer1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.775    A/timer1_carry_i_7_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.325 r  A/timer1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.325    A/timer1_carry_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.439 r  A/timer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.439    A/timer1_carry__0_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.553 r  A/timer1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.553    A/timer1_carry__1_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.667 f  A/timer1_carry__2/CO[3]
                         net (fo=38, routed)          1.564     9.230    A/timer1_carry__2_n_0
    SLICE_X2Y104         LUT2 (Prop_lut2_I1_O)        0.124     9.354 r  A/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     9.354    A/timer[0]_i_6_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.867 r  A/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.867    A/timer_reg[0]_i_1_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.984 r  A/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.984    A/timer_reg[4]_i_1_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.101 r  A/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.101    A/timer_reg[8]_i_1_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.218 r  A/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.218    A/timer_reg[12]_i_1_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.335 r  A/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.335    A/timer_reg[16]_i_1_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.452 r  A/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.452    A/timer_reg[20]_i_1_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.775 r  A/timer_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.775    A/timer_reg[24]_i_1_n_6
    SLICE_X2Y110         FDCE                                         r  A/timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.587    15.009    A/clk_IBUF_BUFG
    SLICE_X2Y110         FDCE                                         r  A/timer_reg[25]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X2Y110         FDCE (Setup_fdce_C_D)        0.109    15.358    A/timer_reg[25]
  -------------------------------------------------------------------
                         required time                         15.358    
                         arrival time                         -10.775    
  -------------------------------------------------------------------
                         slack                                  4.583    

Slack (MET) :             4.591ns  (required time - arrival time)
  Source:                 A/timer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.456ns  (logic 3.071ns (56.286%)  route 2.385ns (43.714%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.709     5.311    A/clk_IBUF_BUFG
    SLICE_X2Y104         FDCE                                         r  A/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDCE (Prop_fdce_C_Q)         0.518     5.829 f  A/timer_reg[3]/Q
                         net (fo=3, routed)           0.822     6.651    A/timer_reg[3]
    SLICE_X3Y106         LUT2 (Prop_lut2_I1_O)        0.124     6.775 r  A/timer1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.775    A/timer1_carry_i_7_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.325 r  A/timer1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.325    A/timer1_carry_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.439 r  A/timer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.439    A/timer1_carry__0_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.553 r  A/timer1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.553    A/timer1_carry__1_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.667 f  A/timer1_carry__2/CO[3]
                         net (fo=38, routed)          1.564     9.230    A/timer1_carry__2_n_0
    SLICE_X2Y104         LUT2 (Prop_lut2_I1_O)        0.124     9.354 r  A/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     9.354    A/timer[0]_i_6_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.867 r  A/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.867    A/timer_reg[0]_i_1_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.984 r  A/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.984    A/timer_reg[4]_i_1_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.101 r  A/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.101    A/timer_reg[8]_i_1_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.218 r  A/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.218    A/timer_reg[12]_i_1_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.335 r  A/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.335    A/timer_reg[16]_i_1_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.452 r  A/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.452    A/timer_reg[20]_i_1_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.767 r  A/timer_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.767    A/timer_reg[24]_i_1_n_4
    SLICE_X2Y110         FDCE                                         r  A/timer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.587    15.009    A/clk_IBUF_BUFG
    SLICE_X2Y110         FDCE                                         r  A/timer_reg[27]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X2Y110         FDCE (Setup_fdce_C_D)        0.109    15.358    A/timer_reg[27]
  -------------------------------------------------------------------
                         required time                         15.358    
                         arrival time                         -10.767    
  -------------------------------------------------------------------
                         slack                                  4.591    

Slack (MET) :             4.667ns  (required time - arrival time)
  Source:                 A/timer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.380ns  (logic 2.995ns (55.669%)  route 2.385ns (44.331%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.709     5.311    A/clk_IBUF_BUFG
    SLICE_X2Y104         FDCE                                         r  A/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDCE (Prop_fdce_C_Q)         0.518     5.829 f  A/timer_reg[3]/Q
                         net (fo=3, routed)           0.822     6.651    A/timer_reg[3]
    SLICE_X3Y106         LUT2 (Prop_lut2_I1_O)        0.124     6.775 r  A/timer1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.775    A/timer1_carry_i_7_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.325 r  A/timer1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.325    A/timer1_carry_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.439 r  A/timer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.439    A/timer1_carry__0_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.553 r  A/timer1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.553    A/timer1_carry__1_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.667 f  A/timer1_carry__2/CO[3]
                         net (fo=38, routed)          1.564     9.230    A/timer1_carry__2_n_0
    SLICE_X2Y104         LUT2 (Prop_lut2_I1_O)        0.124     9.354 r  A/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     9.354    A/timer[0]_i_6_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.867 r  A/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.867    A/timer_reg[0]_i_1_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.984 r  A/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.984    A/timer_reg[4]_i_1_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.101 r  A/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.101    A/timer_reg[8]_i_1_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.218 r  A/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.218    A/timer_reg[12]_i_1_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.335 r  A/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.335    A/timer_reg[16]_i_1_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.452 r  A/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.452    A/timer_reg[20]_i_1_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.691 r  A/timer_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.691    A/timer_reg[24]_i_1_n_5
    SLICE_X2Y110         FDCE                                         r  A/timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.587    15.009    A/clk_IBUF_BUFG
    SLICE_X2Y110         FDCE                                         r  A/timer_reg[26]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X2Y110         FDCE (Setup_fdce_C_D)        0.109    15.358    A/timer_reg[26]
  -------------------------------------------------------------------
                         required time                         15.358    
                         arrival time                         -10.691    
  -------------------------------------------------------------------
                         slack                                  4.667    

Slack (MET) :             4.687ns  (required time - arrival time)
  Source:                 A/timer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.360ns  (logic 2.975ns (55.503%)  route 2.385ns (44.497%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.709     5.311    A/clk_IBUF_BUFG
    SLICE_X2Y104         FDCE                                         r  A/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDCE (Prop_fdce_C_Q)         0.518     5.829 f  A/timer_reg[3]/Q
                         net (fo=3, routed)           0.822     6.651    A/timer_reg[3]
    SLICE_X3Y106         LUT2 (Prop_lut2_I1_O)        0.124     6.775 r  A/timer1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.775    A/timer1_carry_i_7_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.325 r  A/timer1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.325    A/timer1_carry_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.439 r  A/timer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.439    A/timer1_carry__0_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.553 r  A/timer1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.553    A/timer1_carry__1_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.667 f  A/timer1_carry__2/CO[3]
                         net (fo=38, routed)          1.564     9.230    A/timer1_carry__2_n_0
    SLICE_X2Y104         LUT2 (Prop_lut2_I1_O)        0.124     9.354 r  A/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     9.354    A/timer[0]_i_6_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.867 r  A/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.867    A/timer_reg[0]_i_1_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.984 r  A/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.984    A/timer_reg[4]_i_1_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.101 r  A/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.101    A/timer_reg[8]_i_1_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.218 r  A/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.218    A/timer_reg[12]_i_1_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.335 r  A/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.335    A/timer_reg[16]_i_1_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.452 r  A/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.452    A/timer_reg[20]_i_1_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.671 r  A/timer_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.671    A/timer_reg[24]_i_1_n_7
    SLICE_X2Y110         FDCE                                         r  A/timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.587    15.009    A/clk_IBUF_BUFG
    SLICE_X2Y110         FDCE                                         r  A/timer_reg[24]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X2Y110         FDCE (Setup_fdce_C_D)        0.109    15.358    A/timer_reg[24]
  -------------------------------------------------------------------
                         required time                         15.358    
                         arrival time                         -10.671    
  -------------------------------------------------------------------
                         slack                                  4.687    

Slack (MET) :             4.700ns  (required time - arrival time)
  Source:                 A/timer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.347ns  (logic 2.962ns (55.395%)  route 2.385ns (44.605%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.709     5.311    A/clk_IBUF_BUFG
    SLICE_X2Y104         FDCE                                         r  A/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDCE (Prop_fdce_C_Q)         0.518     5.829 f  A/timer_reg[3]/Q
                         net (fo=3, routed)           0.822     6.651    A/timer_reg[3]
    SLICE_X3Y106         LUT2 (Prop_lut2_I1_O)        0.124     6.775 r  A/timer1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.775    A/timer1_carry_i_7_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.325 r  A/timer1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.325    A/timer1_carry_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.439 r  A/timer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.439    A/timer1_carry__0_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.553 r  A/timer1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.553    A/timer1_carry__1_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.667 f  A/timer1_carry__2/CO[3]
                         net (fo=38, routed)          1.564     9.230    A/timer1_carry__2_n_0
    SLICE_X2Y104         LUT2 (Prop_lut2_I1_O)        0.124     9.354 r  A/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     9.354    A/timer[0]_i_6_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.867 r  A/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.867    A/timer_reg[0]_i_1_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.984 r  A/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.984    A/timer_reg[4]_i_1_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.101 r  A/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.101    A/timer_reg[8]_i_1_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.218 r  A/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.218    A/timer_reg[12]_i_1_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.335 r  A/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.335    A/timer_reg[16]_i_1_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.658 r  A/timer_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.658    A/timer_reg[20]_i_1_n_6
    SLICE_X2Y109         FDCE                                         r  A/timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.587    15.009    A/clk_IBUF_BUFG
    SLICE_X2Y109         FDCE                                         r  A/timer_reg[21]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X2Y109         FDCE (Setup_fdce_C_D)        0.109    15.358    A/timer_reg[21]
  -------------------------------------------------------------------
                         required time                         15.358    
                         arrival time                         -10.658    
  -------------------------------------------------------------------
                         slack                                  4.700    

Slack (MET) :             4.708ns  (required time - arrival time)
  Source:                 A/timer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.339ns  (logic 2.954ns (55.328%)  route 2.385ns (44.672%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.709     5.311    A/clk_IBUF_BUFG
    SLICE_X2Y104         FDCE                                         r  A/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDCE (Prop_fdce_C_Q)         0.518     5.829 f  A/timer_reg[3]/Q
                         net (fo=3, routed)           0.822     6.651    A/timer_reg[3]
    SLICE_X3Y106         LUT2 (Prop_lut2_I1_O)        0.124     6.775 r  A/timer1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.775    A/timer1_carry_i_7_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.325 r  A/timer1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.325    A/timer1_carry_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.439 r  A/timer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.439    A/timer1_carry__0_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.553 r  A/timer1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.553    A/timer1_carry__1_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.667 f  A/timer1_carry__2/CO[3]
                         net (fo=38, routed)          1.564     9.230    A/timer1_carry__2_n_0
    SLICE_X2Y104         LUT2 (Prop_lut2_I1_O)        0.124     9.354 r  A/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     9.354    A/timer[0]_i_6_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.867 r  A/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.867    A/timer_reg[0]_i_1_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.984 r  A/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.984    A/timer_reg[4]_i_1_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.101 r  A/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.101    A/timer_reg[8]_i_1_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.218 r  A/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.218    A/timer_reg[12]_i_1_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.335 r  A/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.335    A/timer_reg[16]_i_1_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.650 r  A/timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.650    A/timer_reg[20]_i_1_n_4
    SLICE_X2Y109         FDCE                                         r  A/timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.587    15.009    A/clk_IBUF_BUFG
    SLICE_X2Y109         FDCE                                         r  A/timer_reg[23]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X2Y109         FDCE (Setup_fdce_C_D)        0.109    15.358    A/timer_reg[23]
  -------------------------------------------------------------------
                         required time                         15.358    
                         arrival time                         -10.650    
  -------------------------------------------------------------------
                         slack                                  4.708    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 A/timer_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.597     1.516    A/clk_IBUF_BUFG
    SLICE_X2Y107         FDCE                                         r  A/timer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDCE (Prop_fdce_C_Q)         0.164     1.680 r  A/timer_reg[15]/Q
                         net (fo=2, routed)           0.148     1.829    A/timer_reg[15]
    SLICE_X2Y107         LUT2 (Prop_lut2_I0_O)        0.045     1.874 r  A/timer[12]_i_2/O
                         net (fo=1, routed)           0.000     1.874    A/timer[12]_i_2_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.938 r  A/timer_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.938    A/timer_reg[12]_i_1_n_4
    SLICE_X2Y107         FDCE                                         r  A/timer_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.870     2.035    A/clk_IBUF_BUFG
    SLICE_X2Y107         FDCE                                         r  A/timer_reg[15]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X2Y107         FDCE (Hold_fdce_C_D)         0.134     1.650    A/timer_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 A/timer_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.597     1.516    A/clk_IBUF_BUFG
    SLICE_X2Y109         FDCE                                         r  A/timer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDCE (Prop_fdce_C_Q)         0.164     1.680 r  A/timer_reg[23]/Q
                         net (fo=2, routed)           0.149     1.830    A/timer_reg[23]
    SLICE_X2Y109         LUT2 (Prop_lut2_I0_O)        0.045     1.875 r  A/timer[20]_i_2/O
                         net (fo=1, routed)           0.000     1.875    A/timer[20]_i_2_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.939 r  A/timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.939    A/timer_reg[20]_i_1_n_4
    SLICE_X2Y109         FDCE                                         r  A/timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.870     2.035    A/clk_IBUF_BUFG
    SLICE_X2Y109         FDCE                                         r  A/timer_reg[23]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X2Y109         FDCE (Hold_fdce_C_D)         0.134     1.650    A/timer_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 A/timer_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.596     1.515    A/clk_IBUF_BUFG
    SLICE_X2Y110         FDCE                                         r  A/timer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDCE (Prop_fdce_C_Q)         0.164     1.679 r  A/timer_reg[27]/Q
                         net (fo=3, routed)           0.149     1.829    A/timer_reg[27]
    SLICE_X2Y110         LUT2 (Prop_lut2_I0_O)        0.045     1.874 r  A/timer[24]_i_2/O
                         net (fo=1, routed)           0.000     1.874    A/timer[24]_i_2_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.938 r  A/timer_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.938    A/timer_reg[24]_i_1_n_4
    SLICE_X2Y110         FDCE                                         r  A/timer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.869     2.034    A/clk_IBUF_BUFG
    SLICE_X2Y110         FDCE                                         r  A/timer_reg[27]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X2Y110         FDCE (Hold_fdce_C_D)         0.134     1.649    A/timer_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 A/timer_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.598     1.517    A/clk_IBUF_BUFG
    SLICE_X2Y106         FDCE                                         r  A/timer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDCE (Prop_fdce_C_Q)         0.164     1.681 r  A/timer_reg[11]/Q
                         net (fo=3, routed)           0.149     1.831    A/timer_reg[11]
    SLICE_X2Y106         LUT2 (Prop_lut2_I0_O)        0.045     1.876 r  A/timer[8]_i_2/O
                         net (fo=1, routed)           0.000     1.876    A/timer[8]_i_2_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.940 r  A/timer_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.940    A/timer_reg[8]_i_1_n_4
    SLICE_X2Y106         FDCE                                         r  A/timer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.871     2.036    A/clk_IBUF_BUFG
    SLICE_X2Y106         FDCE                                         r  A/timer_reg[11]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X2Y106         FDCE (Hold_fdce_C_D)         0.134     1.651    A/timer_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 A/timer_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.598     1.517    A/clk_IBUF_BUFG
    SLICE_X2Y105         FDCE                                         r  A/timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDCE (Prop_fdce_C_Q)         0.164     1.681 r  A/timer_reg[7]/Q
                         net (fo=3, routed)           0.149     1.831    A/timer_reg[7]
    SLICE_X2Y105         LUT2 (Prop_lut2_I0_O)        0.045     1.876 r  A/timer[4]_i_2/O
                         net (fo=1, routed)           0.000     1.876    A/timer[4]_i_2_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.940 r  A/timer_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.940    A/timer_reg[4]_i_1_n_4
    SLICE_X2Y105         FDCE                                         r  A/timer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.871     2.036    A/clk_IBUF_BUFG
    SLICE_X2Y105         FDCE                                         r  A/timer_reg[7]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X2Y105         FDCE (Hold_fdce_C_D)         0.134     1.651    A/timer_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 A/timer_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.596     1.515    A/clk_IBUF_BUFG
    SLICE_X2Y111         FDCE                                         r  A/timer_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDCE (Prop_fdce_C_Q)         0.164     1.679 r  A/timer_reg[31]/Q
                         net (fo=3, routed)           0.149     1.829    A/timer_reg[31]
    SLICE_X2Y111         LUT2 (Prop_lut2_I0_O)        0.045     1.874 r  A/timer[28]_i_2/O
                         net (fo=1, routed)           0.000     1.874    A/timer[28]_i_2_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.938 r  A/timer_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.938    A/timer_reg[28]_i_1_n_4
    SLICE_X2Y111         FDCE                                         r  A/timer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.869     2.034    A/clk_IBUF_BUFG
    SLICE_X2Y111         FDCE                                         r  A/timer_reg[31]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X2Y111         FDCE (Hold_fdce_C_D)         0.134     1.649    A/timer_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 A/timer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.598     1.517    A/clk_IBUF_BUFG
    SLICE_X2Y104         FDCE                                         r  A/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDCE (Prop_fdce_C_Q)         0.164     1.681 r  A/timer_reg[3]/Q
                         net (fo=3, routed)           0.149     1.831    A/timer_reg[3]
    SLICE_X2Y104         LUT2 (Prop_lut2_I0_O)        0.045     1.876 r  A/timer[0]_i_3/O
                         net (fo=1, routed)           0.000     1.876    A/timer[0]_i_3_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.940 r  A/timer_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.940    A/timer_reg[0]_i_1_n_4
    SLICE_X2Y104         FDCE                                         r  A/timer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.871     2.036    A/clk_IBUF_BUFG
    SLICE_X2Y104         FDCE                                         r  A/timer_reg[3]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X2Y104         FDCE (Hold_fdce_C_D)         0.134     1.651    A/timer_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 A/timer_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.275ns (61.281%)  route 0.174ns (38.719%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.597     1.516    A/clk_IBUF_BUFG
    SLICE_X2Y108         FDCE                                         r  A/timer_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDCE (Prop_fdce_C_Q)         0.164     1.680 r  A/timer_reg[17]/Q
                         net (fo=3, routed)           0.174     1.854    A/timer_reg[17]
    SLICE_X2Y108         LUT2 (Prop_lut2_I0_O)        0.045     1.899 r  A/timer[16]_i_4/O
                         net (fo=1, routed)           0.000     1.899    A/timer[16]_i_4_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.965 r  A/timer_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.965    A/timer_reg[16]_i_1_n_6
    SLICE_X2Y108         FDCE                                         r  A/timer_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.870     2.035    A/clk_IBUF_BUFG
    SLICE_X2Y108         FDCE                                         r  A/timer_reg[17]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X2Y108         FDCE (Hold_fdce_C_D)         0.134     1.650    A/timer_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 A/timer_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.597     1.516    A/clk_IBUF_BUFG
    SLICE_X2Y108         FDCE                                         r  A/timer_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDCE (Prop_fdce_C_Q)         0.164     1.680 r  A/timer_reg[16]/Q
                         net (fo=2, routed)           0.174     1.855    A/timer_reg[16]
    SLICE_X2Y108         LUT2 (Prop_lut2_I0_O)        0.045     1.900 r  A/timer[16]_i_5/O
                         net (fo=1, routed)           0.000     1.900    A/timer[16]_i_5_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.970 r  A/timer_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.970    A/timer_reg[16]_i_1_n_7
    SLICE_X2Y108         FDCE                                         r  A/timer_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.870     2.035    A/clk_IBUF_BUFG
    SLICE_X2Y108         FDCE                                         r  A/timer_reg[16]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X2Y108         FDCE (Hold_fdce_C_D)         0.134     1.650    A/timer_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 A/timer_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.597     1.516    A/clk_IBUF_BUFG
    SLICE_X2Y107         FDCE                                         r  A/timer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDCE (Prop_fdce_C_Q)         0.164     1.680 r  A/timer_reg[12]/Q
                         net (fo=3, routed)           0.175     1.856    A/timer_reg[12]
    SLICE_X2Y107         LUT2 (Prop_lut2_I0_O)        0.045     1.901 r  A/timer[12]_i_5/O
                         net (fo=1, routed)           0.000     1.901    A/timer[12]_i_5_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.971 r  A/timer_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.971    A/timer_reg[12]_i_1_n_7
    SLICE_X2Y107         FDCE                                         r  A/timer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.870     2.035    A/clk_IBUF_BUFG
    SLICE_X2Y107         FDCE                                         r  A/timer_reg[12]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X2Y107         FDCE (Hold_fdce_C_D)         0.134     1.650    A/timer_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.320    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X3Y109    A/EL_out_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X4Y109    A/EL_out_reg[0]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y108    A/EL_out_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y105    A/EL_out_reg[1]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y105    A/EL_out_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y107    A/EL_out_reg[2]_lopt_replica/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X1Y105    A/E_out_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X4Y105    A/E_out_reg[0]_lopt_replica/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X3Y106    A/E_out_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y109    A/EL_out_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y109    A/EL_out_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y109    A/EL_out_reg[0]_lopt_replica/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y109    A/EL_out_reg[0]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y108    A/EL_out_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y108    A/EL_out_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y105    A/EL_out_reg[1]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y105    A/EL_out_reg[1]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y105    A/EL_out_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y105    A/EL_out_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y109    A/EL_out_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y109    A/EL_out_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y109    A/EL_out_reg[0]_lopt_replica/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y109    A/EL_out_reg[0]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y108    A/EL_out_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y108    A/EL_out_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y105    A/EL_out_reg[1]_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y105    A/EL_out_reg[1]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y105    A/EL_out_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y105    A/EL_out_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sensor[6]
                            (input port)
  Destination:            A/next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.211ns  (logic 1.959ns (37.593%)  route 3.252ns (62.407%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sensor[6] (IN)
                         net (fo=0)                   0.000     0.000    sensor[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  sensor_IBUF[6]_inst/O
                         net (fo=5, routed)           2.494     3.988    A/sensor_IBUF[6]
    SLICE_X1Y103         LUT5 (Prop_lut5_I3_O)        0.124     4.112 r  A/next_state_reg[1]_i_5/O
                         net (fo=2, routed)           0.759     4.870    A/next_state_reg[1]_i_5_n_0
    SLICE_X0Y104         LUT6 (Prop_lut6_I0_O)        0.124     4.994 r  A/next_state_reg[1]_i_3/O
                         net (fo=1, routed)           0.000     4.994    A/next_state_reg[1]_i_3_n_0
    SLICE_X0Y104         MUXF7 (Prop_muxf7_I1_O)      0.217     5.211 r  A/next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     5.211    A/next_state_reg[1]_i_1_n_0
    SLICE_X0Y104         LDCE                                         r  A/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor[6]
                            (input port)
  Destination:            A/next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.971ns  (logic 1.959ns (39.415%)  route 3.011ns (60.585%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sensor[6] (IN)
                         net (fo=0)                   0.000     0.000    sensor[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  sensor_IBUF[6]_inst/O
                         net (fo=5, routed)           2.494     3.988    A/sensor_IBUF[6]
    SLICE_X1Y103         LUT5 (Prop_lut5_I3_O)        0.124     4.112 r  A/next_state_reg[1]_i_5/O
                         net (fo=2, routed)           0.518     4.630    A/next_state_reg[1]_i_5_n_0
    SLICE_X0Y103         LUT6 (Prop_lut6_I0_O)        0.124     4.754 r  A/next_state_reg[0]_i_3/O
                         net (fo=1, routed)           0.000     4.754    A/next_state_reg[0]_i_3_n_0
    SLICE_X0Y103         MUXF7 (Prop_muxf7_I1_O)      0.217     4.971 r  A/next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.971    A/next_state_reg[0]_i_1_n_0
    SLICE_X0Y103         LDCE                                         r  A/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor[4]
                            (input port)
  Destination:            A/next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.823ns  (logic 1.953ns (40.485%)  route 2.870ns (59.515%))
  Logic Levels:           4  (IBUF=1 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  sensor[4] (IN)
                         net (fo=0)                   0.000     0.000    sensor[4]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  sensor_IBUF[4]_inst/O
                         net (fo=8, routed)           2.203     3.696    A/sensor_IBUF[4]
    SLICE_X0Y102         LUT6 (Prop_lut6_I0_O)        0.124     3.820 r  A/next_state_reg[2]_i_4/O
                         net (fo=1, routed)           0.667     4.487    A/next_state_reg[2]_i_4_n_0
    SLICE_X0Y102         LUT6 (Prop_lut6_I2_O)        0.124     4.611 r  A/next_state_reg[2]_i_2/O
                         net (fo=1, routed)           0.000     4.611    A/next_state_reg[2]_i_2_n_0
    SLICE_X0Y102         MUXF7 (Prop_muxf7_I0_O)      0.212     4.823 r  A/next_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     4.823    A/next_state_reg[2]_i_1_n_0
    SLICE_X0Y102         LDCE                                         r  A/next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor[4]
                            (input port)
  Destination:            A/next_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.151ns  (logic 1.617ns (38.939%)  route 2.535ns (61.061%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  sensor[4] (IN)
                         net (fo=0)                   0.000     0.000    sensor[4]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 f  sensor_IBUF[4]_inst/O
                         net (fo=8, routed)           2.156     3.648    A/sensor_IBUF[4]
    SLICE_X0Y104         LUT5 (Prop_lut5_I1_O)        0.124     3.772 r  A/next_state_reg[3]_i_1/O
                         net (fo=1, routed)           0.379     4.151    A/next_state_reg[3]_i_1_n_0
    SLICE_X0Y104         LDCE                                         r  A/next_state_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sensor[0]
                            (input port)
  Destination:            A/next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.775ns  (logic 0.355ns (45.891%)  route 0.419ns (54.109%))
  Logic Levels:           3  (IBUF=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sensor[0] (IN)
                         net (fo=0)                   0.000     0.000    sensor[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  sensor_IBUF[0]_inst/O
                         net (fo=4, routed)           0.419     0.665    A/sensor_IBUF[0]
    SLICE_X0Y103         LUT6 (Prop_lut6_I3_O)        0.045     0.710 r  A/next_state_reg[0]_i_3/O
                         net (fo=1, routed)           0.000     0.710    A/next_state_reg[0]_i_3_n_0
    SLICE_X0Y103         MUXF7 (Prop_muxf7_I1_O)      0.065     0.775 r  A/next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.775    A/next_state_reg[0]_i_1_n_0
    SLICE_X0Y103         LDCE                                         r  A/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor[0]
                            (input port)
  Destination:            A/next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.902ns  (logic 0.355ns (39.418%)  route 0.546ns (60.582%))
  Logic Levels:           3  (IBUF=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  sensor[0] (IN)
                         net (fo=0)                   0.000     0.000    sensor[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  sensor_IBUF[0]_inst/O
                         net (fo=4, routed)           0.546     0.792    A/sensor_IBUF[0]
    SLICE_X0Y104         LUT6 (Prop_lut6_I2_O)        0.045     0.837 r  A/next_state_reg[1]_i_3/O
                         net (fo=1, routed)           0.000     0.837    A/next_state_reg[1]_i_3_n_0
    SLICE_X0Y104         MUXF7 (Prop_muxf7_I1_O)      0.065     0.902 r  A/next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.902    A/next_state_reg[1]_i_1_n_0
    SLICE_X0Y104         LDCE                                         r  A/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor[7]
                            (input port)
  Destination:            A/next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.943ns  (logic 0.382ns (40.576%)  route 0.560ns (59.424%))
  Logic Levels:           3  (IBUF=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sensor[7] (IN)
                         net (fo=0)                   0.000     0.000    sensor[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  sensor_IBUF[7]_inst/O
                         net (fo=4, routed)           0.560     0.836    A/sensor_IBUF[7]
    SLICE_X0Y102         LUT6 (Prop_lut6_I1_O)        0.045     0.881 r  A/next_state_reg[2]_i_2/O
                         net (fo=1, routed)           0.000     0.881    A/next_state_reg[2]_i_2_n_0
    SLICE_X0Y102         MUXF7 (Prop_muxf7_I0_O)      0.062     0.943 r  A/next_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.943    A/next_state_reg[2]_i_1_n_0
    SLICE_X0Y102         LDCE                                         r  A/next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor[1]
                            (input port)
  Destination:            A/next_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.150ns  (logic 0.292ns (25.438%)  route 0.857ns (74.562%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  sensor[1] (IN)
                         net (fo=0)                   0.000     0.000    sensor[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  sensor_IBUF[1]_inst/O
                         net (fo=6, routed)           0.741     0.988    A/sensor_IBUF[1]
    SLICE_X0Y104         LUT5 (Prop_lut5_I2_O)        0.045     1.033 r  A/next_state_reg[3]_i_1/O
                         net (fo=1, routed)           0.116     1.150    A/next_state_reg[3]_i_1_n_0
    SLICE_X0Y104         LDCE                                         r  A/next_state_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A/EL_out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EL_LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.846ns  (logic 3.999ns (45.213%)  route 4.846ns (54.787%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.706     5.308    A/clk_IBUF_BUFG
    SLICE_X4Y109         FDSE                                         r  A/EL_out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDSE (Prop_fdse_C_Q)         0.456     5.764 r  A/EL_out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           4.846    10.611    lopt
    E7                   OBUF (Prop_obuf_I_O)         3.543    14.154 r  EL_LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.154    EL_LED[0]
    E7                                                                r  EL_LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/N_out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NL_LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.473ns  (logic 3.983ns (47.007%)  route 4.490ns (52.993%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.706     5.308    A/clk_IBUF_BUFG
    SLICE_X4Y110         FDRE                                         r  A/N_out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.456     5.764 r  A/N_out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           4.490    10.255    lopt_12
    H2                   OBUF (Prop_obuf_I_O)         3.527    13.782 r  NL_LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.782    NL_LED[0]
    H2                                                                r  NL_LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/N_out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NL_LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.360ns  (logic 3.978ns (47.589%)  route 4.381ns (52.411%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.706     5.308    A/clk_IBUF_BUFG
    SLICE_X4Y110         FDRE                                         r  A/N_out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.456     5.764 r  A/N_out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           4.381    10.146    lopt_14
    G2                   OBUF (Prop_obuf_I_O)         3.522    13.668 r  NL_LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.668    NL_LED[2]
    G2                                                                r  NL_LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/E_out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            E_LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.180ns  (logic 3.985ns (48.721%)  route 4.194ns (51.279%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.709     5.311    A/clk_IBUF_BUFG
    SLICE_X3Y106         FDSE                                         r  A/E_out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDSE (Prop_fdse_C_Q)         0.456     5.767 r  A/E_out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           4.194     9.962    lopt_8
    F6                   OBUF (Prop_obuf_I_O)         3.529    13.491 r  E_LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.491    E_LED[1]
    F6                                                                r  E_LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/NL_out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N_LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.175ns  (logic 3.985ns (48.741%)  route 4.190ns (51.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.706     5.308    A/clk_IBUF_BUFG
    SLICE_X4Y110         FDRE                                         r  A/NL_out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.456     5.764 r  A/NL_out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           4.190     9.955    lopt_18
    G1                   OBUF (Prop_obuf_I_O)         3.529    13.483 r  N_LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.483    N_LED[2]
    G1                                                                r  N_LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/EL_out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EL_LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.159ns  (logic 4.034ns (49.450%)  route 4.124ns (50.550%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.707     5.309    A/clk_IBUF_BUFG
    SLICE_X6Y107         FDRE                                         r  A/EL_out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDRE (Prop_fdre_C_Q)         0.518     5.827 r  A/EL_out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           4.124     9.951    lopt_4
    J4                   OBUF (Prop_obuf_I_O)         3.516    13.468 r  EL_LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.468    EL_LED[2]
    J4                                                                r  EL_LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/EL_out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EL_LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.151ns  (logic 4.026ns (49.400%)  route 4.124ns (50.600%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.708     5.310    A/clk_IBUF_BUFG
    SLICE_X6Y105         FDRE                                         r  A/EL_out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  A/EL_out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           4.124     9.952    lopt_2
    J3                   OBUF (Prop_obuf_I_O)         3.508    13.461 r  EL_LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.461    EL_LED[1]
    J3                                                                r  EL_LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/NL_out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N_LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.955ns  (logic 3.971ns (49.926%)  route 3.983ns (50.074%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.707     5.309    A/clk_IBUF_BUFG
    SLICE_X4Y107         FDRE                                         r  A/NL_out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  A/NL_out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           3.983     9.749    lopt_16
    H4                   OBUF (Prop_obuf_I_O)         3.515    13.264 r  N_LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.264    N_LED[0]
    H4                                                                r  N_LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/E_out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            E_LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.897ns  (logic 3.971ns (50.291%)  route 3.925ns (49.709%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.708     5.310    A/clk_IBUF_BUFG
    SLICE_X4Y105         FDSE                                         r  A/E_out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y105         FDSE (Prop_fdse_C_Q)         0.456     5.766 r  A/E_out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           3.925     9.692    lopt_6
    K1                   OBUF (Prop_obuf_I_O)         3.515    13.207 r  E_LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.207    E_LED[0]
    K1                                                                r  E_LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/E_out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            E_LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.891ns  (logic 4.033ns (51.110%)  route 3.858ns (48.890%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.708     5.310    A/clk_IBUF_BUFG
    SLICE_X6Y105         FDRE                                         r  A/E_out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  A/E_out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.858     9.686    lopt_10
    J2                   OBUF (Prop_obuf_I_O)         3.515    13.201 r  E_LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.201    E_LED[2]
    J2                                                                r  E_LED[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A/present_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.248ns (72.802%)  route 0.093ns (27.198%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.598     1.517    A/clk_IBUF_BUFG
    SLICE_X1Y103         FDCE                                         r  A/present_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDCE (Prop_fdce_C_Q)         0.141     1.658 f  A/present_state_reg[2]/Q
                         net (fo=20, routed)          0.093     1.751    A/present_state[2]
    SLICE_X0Y103         LUT6 (Prop_lut6_I4_O)        0.045     1.796 r  A/next_state_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     1.796    A/next_state_reg[0]_i_2_n_0
    SLICE_X0Y103         MUXF7 (Prop_muxf7_I0_O)      0.062     1.858 r  A/next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.858    A/next_state_reg[0]_i_1_n_0
    SLICE_X0Y103         LDCE                                         r  A/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/present_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.248ns (69.273%)  route 0.110ns (30.727%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.598     1.517    A/clk_IBUF_BUFG
    SLICE_X1Y104         FDCE                                         r  A/present_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDCE (Prop_fdce_C_Q)         0.141     1.658 f  A/present_state_reg[3]/Q
                         net (fo=8, routed)           0.110     1.768    A/present_state[3]
    SLICE_X0Y104         LUT5 (Prop_lut5_I0_O)        0.045     1.813 r  A/next_state_reg[1]_i_2/O
                         net (fo=1, routed)           0.000     1.813    A/next_state_reg[1]_i_2_n_0
    SLICE_X0Y104         MUXF7 (Prop_muxf7_I0_O)      0.062     1.875 r  A/next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.875    A/next_state_reg[1]_i_1_n_0
    SLICE_X0Y104         LDCE                                         r  A/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/present_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.403ns  (logic 0.248ns (61.580%)  route 0.155ns (38.420%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.598     1.517    A/clk_IBUF_BUFG
    SLICE_X1Y103         FDCE                                         r  A/present_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDCE (Prop_fdce_C_Q)         0.141     1.658 f  A/present_state_reg[2]/Q
                         net (fo=20, routed)          0.155     1.813    A/present_state[2]
    SLICE_X0Y102         LUT6 (Prop_lut6_I4_O)        0.045     1.858 r  A/next_state_reg[2]_i_2/O
                         net (fo=1, routed)           0.000     1.858    A/next_state_reg[2]_i_2_n_0
    SLICE_X0Y102         MUXF7 (Prop_muxf7_I0_O)      0.062     1.920 r  A/next_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.920    A/next_state_reg[2]_i_1_n_0
    SLICE_X0Y102         LDCE                                         r  A/next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/present_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/next_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.491ns  (logic 0.186ns (37.902%)  route 0.305ns (62.098%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.598     1.517    A/clk_IBUF_BUFG
    SLICE_X1Y103         FDCE                                         r  A/present_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  A/present_state_reg[0]/Q
                         net (fo=14, routed)          0.188     1.847    A/present_state[0]
    SLICE_X0Y104         LUT5 (Prop_lut5_I4_O)        0.045     1.892 r  A/next_state_reg[3]_i_1/O
                         net (fo=1, routed)           0.116     2.008    A/next_state_reg[3]_i_1_n_0
    SLICE_X0Y104         LDCE                                         r  A/next_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/EL_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WL_LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.707ns  (logic 1.380ns (80.819%)  route 0.327ns (19.181%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.598     1.517    A/clk_IBUF_BUFG
    SLICE_X3Y105         FDRE                                         r  A/EL_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  A/EL_out_reg[2]/Q
                         net (fo=1, routed)           0.327     1.986    WL_LED_OBUF[2]
    F18                  OBUF (Prop_obuf_I_O)         1.239     3.224 r  WL_LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.224    WL_LED[2]
    F18                                                               r  WL_LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/E_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            W_LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.716ns  (logic 1.390ns (80.998%)  route 0.326ns (19.002%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.597     1.516    A/clk_IBUF_BUFG
    SLICE_X3Y107         FDRE                                         r  A/E_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  A/E_out_reg[2]/Q
                         net (fo=1, routed)           0.326     1.983    W_LED_OBUF[2]
    E18                  OBUF (Prop_obuf_I_O)         1.249     3.232 r  W_LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.232    W_LED[2]
    E18                                                               r  W_LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/E_out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            W_LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.723ns  (logic 1.397ns (81.078%)  route 0.326ns (18.922%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.598     1.517    A/clk_IBUF_BUFG
    SLICE_X3Y106         FDSE                                         r  A/E_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDSE (Prop_fdse_C_Q)         0.141     1.658 r  A/E_out_reg[1]/Q
                         net (fo=1, routed)           0.326     1.984    W_LED_OBUF[1]
    D18                  OBUF (Prop_obuf_I_O)         1.256     3.240 r  W_LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.240    W_LED[1]
    D18                                                               r  W_LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/E_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            W_LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.759ns  (logic 1.407ns (79.976%)  route 0.352ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.598     1.517    A/clk_IBUF_BUFG
    SLICE_X1Y105         FDSE                                         r  A/E_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDSE (Prop_fdse_C_Q)         0.141     1.658 r  A/E_out_reg[0]/Q
                         net (fo=1, routed)           0.352     2.011    W_LED_OBUF[0]
    C17                  OBUF (Prop_obuf_I_O)         1.266     3.276 r  W_LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.276    W_LED[0]
    C17                                                               r  W_LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/EL_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WL_LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.809ns  (logic 1.379ns (76.254%)  route 0.430ns (23.746%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.597     1.516    A/clk_IBUF_BUFG
    SLICE_X3Y108         FDRE                                         r  A/EL_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  A/EL_out_reg[1]/Q
                         net (fo=1, routed)           0.430     2.087    WL_LED_OBUF[1]
    E17                  OBUF (Prop_obuf_I_O)         1.238     3.325 r  WL_LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.325    WL_LED[1]
    E17                                                               r  WL_LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/EL_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WL_LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.816ns  (logic 1.378ns (75.875%)  route 0.438ns (24.125%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.597     1.516    A/clk_IBUF_BUFG
    SLICE_X3Y109         FDSE                                         r  A/EL_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDSE (Prop_fdse_C_Q)         0.141     1.657 r  A/EL_out_reg[0]/Q
                         net (fo=1, routed)           0.438     2.096    WL_LED_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         1.237     3.333 r  WL_LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.333    WL_LED[0]
    D17                                                               r  WL_LED[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A/timer_reg[28]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.211ns  (logic 1.477ns (35.067%)  route 2.734ns (64.933%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=37, routed)          2.734     4.211    A/AR[0]
    SLICE_X2Y111         FDCE                                         f  A/timer_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.586     5.008    A/clk_IBUF_BUFG
    SLICE_X2Y111         FDCE                                         r  A/timer_reg[28]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A/timer_reg[29]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.211ns  (logic 1.477ns (35.067%)  route 2.734ns (64.933%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=37, routed)          2.734     4.211    A/AR[0]
    SLICE_X2Y111         FDCE                                         f  A/timer_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.586     5.008    A/clk_IBUF_BUFG
    SLICE_X2Y111         FDCE                                         r  A/timer_reg[29]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A/timer_reg[30]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.211ns  (logic 1.477ns (35.067%)  route 2.734ns (64.933%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=37, routed)          2.734     4.211    A/AR[0]
    SLICE_X2Y111         FDCE                                         f  A/timer_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.586     5.008    A/clk_IBUF_BUFG
    SLICE_X2Y111         FDCE                                         r  A/timer_reg[30]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A/timer_reg[31]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.211ns  (logic 1.477ns (35.067%)  route 2.734ns (64.933%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=37, routed)          2.734     4.211    A/AR[0]
    SLICE_X2Y111         FDCE                                         f  A/timer_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.586     5.008    A/clk_IBUF_BUFG
    SLICE_X2Y111         FDCE                                         r  A/timer_reg[31]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A/state_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.153ns  (logic 1.601ns (38.543%)  route 2.552ns (61.457%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=37, routed)          2.221     3.698    A/AR[0]
    SLICE_X1Y103         LUT2 (Prop_lut2_I1_O)        0.124     3.822 r  A/state_out[3]_i_1/O
                         net (fo=4, routed)           0.331     4.153    A/state_out[3]_i_1_n_0
    SLICE_X1Y102         FDRE                                         r  A/state_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.590     5.012    A/clk_IBUF_BUFG
    SLICE_X1Y102         FDRE                                         r  A/state_out_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A/state_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.153ns  (logic 1.601ns (38.543%)  route 2.552ns (61.457%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=37, routed)          2.221     3.698    A/AR[0]
    SLICE_X1Y103         LUT2 (Prop_lut2_I1_O)        0.124     3.822 r  A/state_out[3]_i_1/O
                         net (fo=4, routed)           0.331     4.153    A/state_out[3]_i_1_n_0
    SLICE_X1Y102         FDRE                                         r  A/state_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.590     5.012    A/clk_IBUF_BUFG
    SLICE_X1Y102         FDRE                                         r  A/state_out_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A/state_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.153ns  (logic 1.601ns (38.543%)  route 2.552ns (61.457%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=37, routed)          2.221     3.698    A/AR[0]
    SLICE_X1Y103         LUT2 (Prop_lut2_I1_O)        0.124     3.822 r  A/state_out[3]_i_1/O
                         net (fo=4, routed)           0.331     4.153    A/state_out[3]_i_1_n_0
    SLICE_X1Y102         FDRE                                         r  A/state_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.590     5.012    A/clk_IBUF_BUFG
    SLICE_X1Y102         FDRE                                         r  A/state_out_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A/state_out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.153ns  (logic 1.601ns (38.543%)  route 2.552ns (61.457%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=37, routed)          2.221     3.698    A/AR[0]
    SLICE_X1Y103         LUT2 (Prop_lut2_I1_O)        0.124     3.822 r  A/state_out[3]_i_1/O
                         net (fo=4, routed)           0.331     4.153    A/state_out[3]_i_1_n_0
    SLICE_X1Y102         FDRE                                         r  A/state_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.590     5.012    A/clk_IBUF_BUFG
    SLICE_X1Y102         FDRE                                         r  A/state_out_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A/timer_reg[24]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.072ns  (logic 1.477ns (36.259%)  route 2.596ns (63.741%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=37, routed)          2.596     4.072    A/AR[0]
    SLICE_X2Y110         FDCE                                         f  A/timer_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.587     5.009    A/clk_IBUF_BUFG
    SLICE_X2Y110         FDCE                                         r  A/timer_reg[24]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A/timer_reg[25]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.072ns  (logic 1.477ns (36.259%)  route 2.596ns (63.741%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=37, routed)          2.596     4.072    A/AR[0]
    SLICE_X2Y110         FDCE                                         f  A/timer_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.587     5.009    A/clk_IBUF_BUFG
    SLICE_X2Y110         FDCE                                         r  A/timer_reg[25]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A/next_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            A/present_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.346ns  (logic 0.220ns (63.674%)  route 0.126ns (36.326%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         LDCE                         0.000     0.000 r  A/next_state_reg[1]/G
    SLICE_X0Y104         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  A/next_state_reg[1]/Q
                         net (fo=2, routed)           0.126     0.346    A/next_state[1]
    SLICE_X1Y103         FDCE                                         r  A/present_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.871     2.036    A/clk_IBUF_BUFG
    SLICE_X1Y103         FDCE                                         r  A/present_state_reg[1]/C

Slack:                    inf
  Source:                 A/next_state_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            A/present_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.350ns  (logic 0.220ns (62.834%)  route 0.130ns (37.166%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         LDCE                         0.000     0.000 r  A/next_state_reg[3]/G
    SLICE_X0Y104         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  A/next_state_reg[3]/Q
                         net (fo=2, routed)           0.130     0.350    A/next_state[3]
    SLICE_X1Y104         FDCE                                         r  A/present_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.871     2.036    A/clk_IBUF_BUFG
    SLICE_X1Y104         FDCE                                         r  A/present_state_reg[3]/C

Slack:                    inf
  Source:                 A/next_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            A/present_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.396ns  (logic 0.220ns (55.510%)  route 0.176ns (44.490%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         LDCE                         0.000     0.000 r  A/next_state_reg[2]/G
    SLICE_X0Y102         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  A/next_state_reg[2]/Q
                         net (fo=2, routed)           0.176     0.396    A/next_state[2]
    SLICE_X1Y103         FDCE                                         r  A/present_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.871     2.036    A/clk_IBUF_BUFG
    SLICE_X1Y103         FDCE                                         r  A/present_state_reg[2]/C

Slack:                    inf
  Source:                 A/next_state_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            A/state_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.403ns  (logic 0.220ns (54.644%)  route 0.183ns (45.356%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         LDCE                         0.000     0.000 r  A/next_state_reg[3]/G
    SLICE_X0Y104         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  A/next_state_reg[3]/Q
                         net (fo=2, routed)           0.183     0.403    A/next_state[3]
    SLICE_X1Y102         FDRE                                         r  A/state_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.872     2.037    A/clk_IBUF_BUFG
    SLICE_X1Y102         FDRE                                         r  A/state_out_reg[3]/C

Slack:                    inf
  Source:                 A/next_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            A/state_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.404ns  (logic 0.220ns (54.492%)  route 0.184ns (45.508%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         LDCE                         0.000     0.000 r  A/next_state_reg[2]/G
    SLICE_X0Y102         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  A/next_state_reg[2]/Q
                         net (fo=2, routed)           0.184     0.404    A/next_state[2]
    SLICE_X1Y102         FDRE                                         r  A/state_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.872     2.037    A/clk_IBUF_BUFG
    SLICE_X1Y102         FDRE                                         r  A/state_out_reg[2]/C

Slack:                    inf
  Source:                 A/next_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            A/state_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.460ns  (logic 0.220ns (47.779%)  route 0.240ns (52.221%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         LDCE                         0.000     0.000 r  A/next_state_reg[1]/G
    SLICE_X0Y104         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  A/next_state_reg[1]/Q
                         net (fo=2, routed)           0.240     0.460    A/next_state[1]
    SLICE_X1Y102         FDRE                                         r  A/state_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.872     2.037    A/clk_IBUF_BUFG
    SLICE_X1Y102         FDRE                                         r  A/state_out_reg[1]/C

Slack:                    inf
  Source:                 A/next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            A/present_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.625ns  (logic 0.220ns (35.177%)  route 0.405ns (64.823%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         LDCE                         0.000     0.000 r  A/next_state_reg[0]/G
    SLICE_X0Y103         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  A/next_state_reg[0]/Q
                         net (fo=2, routed)           0.405     0.625    A/next_state[0]
    SLICE_X1Y103         FDCE                                         r  A/present_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.871     2.036    A/clk_IBUF_BUFG
    SLICE_X1Y103         FDCE                                         r  A/present_state_reg[0]/C

Slack:                    inf
  Source:                 A/next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            A/state_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.678ns  (logic 0.220ns (32.435%)  route 0.458ns (67.565%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         LDCE                         0.000     0.000 r  A/next_state_reg[0]/G
    SLICE_X0Y103         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  A/next_state_reg[0]/Q
                         net (fo=2, routed)           0.458     0.678    A/next_state[0]
    SLICE_X1Y102         FDRE                                         r  A/state_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.872     2.037    A/clk_IBUF_BUFG
    SLICE_X1Y102         FDRE                                         r  A/state_out_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A/present_state_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.951ns  (logic 0.244ns (25.701%)  route 0.707ns (74.299%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_IBUF_inst/O
                         net (fo=37, routed)          0.707     0.951    A/AR[0]
    SLICE_X1Y104         FDCE                                         f  A/present_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.871     2.036    A/clk_IBUF_BUFG
    SLICE_X1Y104         FDCE                                         r  A/present_state_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A/present_state_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.955ns  (logic 0.244ns (25.604%)  route 0.710ns (74.396%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_IBUF_inst/O
                         net (fo=37, routed)          0.710     0.955    A/AR[0]
    SLICE_X1Y103         FDCE                                         f  A/present_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.871     2.036    A/clk_IBUF_BUFG
    SLICE_X1Y103         FDCE                                         r  A/present_state_reg[0]/C





