// Seed: 2943096183
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    output logic id_3
);
  logic id_4;
  logic id_5 = id_0[""];
  assign id_4 = id_1;
  reg id_6;
  type_12 id_7 (
      .id_0(1),
      .id_1(1),
      .id_2(id_6),
      .id_3(1 * 1),
      .id_4()
  );
  initial begin
    id_6 <= 1;
  end
endmodule
