# Single-cycle-processor-MIPS-
USING VERILOG
