

================================================================
== Vivado HLS Report for 'des_dec'
================================================================
* Date:           Thu Dec 24 01:39:27 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        DES_DEC
* Solution:       C_5_Unroll_fully
* Product family: artix7
* Target device:  xc7a35tl-cpg236-2L


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.690|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  5013|  5013|  5013|  5013|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+------+------+----------+-----------+-----------+------+----------+
        |                  |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+------+------+----------+-----------+-----------+------+----------+
        |- unroll1         |    32|    32|         2|          -|          -|    16|    no    |
        |- unroll2         |   112|   112|         2|          -|          -|    56|    no    |
        |- loop3           |  1584|  1584|        99|          -|          -|    16|    no    |
        | + loop3_1        |    96|    96|         2|          -|          -|    48|    no    |
        |- Pipeline_loop4  |  3152|  3152|       197|          -|          -|    16|    no    |
        | + loop4_1        |    96|    96|         2|          -|          -|    48|    no    |
        | + loop4_2        |    32|    32|         4|          -|          -|     8|    no    |
        | + loop4_3        |    64|    64|         2|          -|          -|    32|    no    |
        |- loop5           |   128|   128|         2|          -|          -|    64|    no    |
        +------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      -|      0|   2811|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      -|      -|      -|    -|
|Memory           |        3|      -|     59|     33|    0|
|Multiplexer      |        -|      -|      -|    312|    -|
|Register         |        -|      -|   1219|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        3|      0|   1278|   3156|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      100|     90|  41600|  20800|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        3|      0|      3|     15|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-----------+-----------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory  |      Module     | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-----------------+---------+----+----+-----+------+-----+------+-------------+
    |E_U        |des_dec_E        |        0|   6|   5|    0|    48|    6|     1|          288|
    |IP_U       |des_dec_IP       |        0|  28|   7|    0|    64|    7|     1|          448|
    |P_U        |des_dec_P        |        0|   6|   3|    0|    32|    6|     1|          192|
    |PC1_U      |des_dec_PC1      |        0|   6|   6|    0|    56|    6|     1|          336|
    |PC2_U      |des_dec_PC2      |        0|   6|   5|    0|    48|    6|     1|          288|
    |PI_U       |des_dec_PI       |        0|   7|   7|    0|    64|    7|     1|          448|
    |S_U        |des_dec_S        |        1|   0|   0|    0|   512|    4|     1|         2048|
    |sub_key_U  |des_dec_sub_key  |        2|   0|   0|    0|    16|   64|     1|         1024|
    +-----------+-----------------+---------+----+----+-----+------+-----+------+-------------+
    |Total      |                 |        3|  59|  33|    0|   840|  106|     8|         5072|
    +-----------+-----------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+-----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+-----+------------+------------+
    |add_ln171_fu_600_p2      |     +    |      0|  0|   15|           3|           7|
    |add_ln246_1_fu_1322_p2   |     +    |      0|  0|   18|          11|          11|
    |add_ln246_fu_1300_p2     |     +    |      0|  0|   16|           9|           9|
    |i_5_fu_1409_p2           |     +    |      0|  0|   15|           7|           1|
    |i_6_fu_790_p2            |     +    |      0|  0|   15|           5|           1|
    |i_7_fu_1013_p2           |     +    |      0|  0|   15|           5|           1|
    |i_fu_715_p2              |     +    |      0|  0|   15|           6|           1|
    |j_4_fu_966_p2            |     +    |      0|  0|   15|           6|           1|
    |j_5_fu_1121_p2           |     +    |      0|  0|   13|           4|           1|
    |j_6_fu_1355_p2           |     +    |      0|  0|   15|           6|           1|
    |j_fu_1033_p2             |     +    |      0|  0|   15|           6|           1|
    |sub_ln174_1_fu_639_p2    |     -    |      0|  0|   15|           8|           7|
    |sub_ln174_2_fu_658_p2    |     -    |      0|  0|   15|           8|           7|
    |sub_ln174_3_fu_677_p2    |     -    |      0|  0|   15|           8|           7|
    |sub_ln174_fu_620_p2      |     -    |      0|  0|   15|           8|           7|
    |sub_ln184_fu_758_p2      |     -    |      0|  0|   15|           8|           7|
    |sub_ln218_fu_981_p2      |     -    |      0|  0|   15|           5|           6|
    |sub_ln229_fu_1055_p2     |     -    |      0|  0|   15|           7|           6|
    |sub_ln232_fu_1044_p2     |     -    |      0|  0|   15|           4|           5|
    |sub_ln240_1_fu_1175_p2   |     -    |      0|  0|    8|           6|           6|
    |sub_ln240_2_fu_1181_p2   |     -    |      0|  0|    8|           6|           6|
    |sub_ln240_fu_1157_p2     |     -    |      0|  0|   15|           7|           7|
    |sub_ln243_1_fu_1193_p2   |     -    |      0|  0|    8|           6|           6|
    |sub_ln243_fu_1187_p2     |     -    |      0|  0|    8|           6|           6|
    |sub_ln254_fu_1376_p2     |     -    |      0|  0|   15|           7|           6|
    |sub_ln270_fu_1424_p2     |     -    |      0|  0|   15|           8|           7|
    |and_ln240_fu_1216_p2     |    and   |      0|  0|   48|          48|          48|
    |and_ln243_fu_1264_p2     |    and   |      0|  0|   47|          47|          47|
    |empty_12_fu_796_p2       |   icmp   |      0|  0|   11|           5|           4|
    |empty_13_fu_802_p2       |   icmp   |      0|  0|   11|           5|           4|
    |empty_15_fu_814_p2       |   icmp   |      0|  0|   11|           5|           1|
    |empty_17_fu_826_p2       |   icmp   |      0|  0|   11|           5|           1|
    |icmp_ln171_fu_548_p2     |   icmp   |      0|  0|   11|           7|           8|
    |icmp_ln182_fu_709_p2     |   icmp   |      0|  0|   11|           6|           5|
    |icmp_ln192_fu_784_p2     |   icmp   |      0|  0|   11|           5|           6|
    |icmp_ln216_fu_960_p2     |   icmp   |      0|  0|   11|           6|           6|
    |icmp_ln223_fu_1007_p2    |   icmp   |      0|  0|   11|           5|           6|
    |icmp_ln227_fu_1027_p2    |   icmp   |      0|  0|   11|           6|           6|
    |icmp_ln235_fu_1115_p2    |   icmp   |      0|  0|   11|           4|           5|
    |icmp_ln252_fu_1349_p2    |   icmp   |      0|  0|   11|           6|           7|
    |icmp_ln267_fu_1403_p2    |   icmp   |      0|  0|   11|           7|           8|
    |lshr_ln174_1_fu_649_p2   |   lshr   |      0|  0|  182|          64|          64|
    |lshr_ln174_2_fu_668_p2   |   lshr   |      0|  0|  182|          64|          64|
    |lshr_ln174_3_fu_687_p2   |   lshr   |      0|  0|  182|          64|          64|
    |lshr_ln174_fu_630_p2     |   lshr   |      0|  0|  182|          64|          64|
    |lshr_ln184_fu_768_p2     |   lshr   |      0|  0|  182|          64|          64|
    |lshr_ln218_fu_991_p2     |   lshr   |      0|  0|  166|          56|          56|
    |lshr_ln229_fu_1065_p2    |   lshr   |      0|  0|  101|          32|          32|
    |lshr_ln240_1_fu_1224_p2  |   lshr   |      0|  0|  150|          48|          48|
    |lshr_ln240_fu_1210_p2    |   lshr   |      0|  0|  150|          48|          48|
    |lshr_ln243_1_fu_1272_p2  |   lshr   |      0|  0|  148|          47|          47|
    |lshr_ln243_fu_1258_p2    |   lshr   |      0|  0|  148|          45|          47|
    |lshr_ln254_fu_1386_p2    |   lshr   |      0|  0|  101|          32|          32|
    |lshr_ln270_fu_1434_p2    |   lshr   |      0|  0|  182|          64|          64|
    |empty_14_fu_808_p2       |    or    |      0|  0|    2|           1|           1|
    |empty_16_fu_820_p2       |    or    |      0|  0|    2|           1|           1|
    |empty_18_fu_832_p2       |    or    |      0|  0|    2|           1|           1|
    |or_ln171_1_fu_578_p2     |    or    |      0|  0|    6|           6|           2|
    |or_ln171_2_fu_589_p2     |    or    |      0|  0|    6|           6|           2|
    |or_ln171_fu_563_p2       |    or    |      0|  0|    6|           6|           1|
    |or_ln241_fu_1242_p2      |    or    |      0|  0|    2|           1|           1|
    |R_1_fu_1370_p2           |    xor   |      0|  0|   32|          32|          32|
    |xor_ln232_1_fu_1109_p2   |    xor   |      0|  0|   48|          48|          48|
    |xor_ln232_fu_1103_p2     |    xor   |      0|  0|   47|          47|          47|
    +-------------------------+----------+-------+---+-----+------------+------------+
    |Total                    |          |      0|  0| 2811|        1178|        1123|
    +-------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |C_1_fu_180                   |   15|          3|   28|         84|
    |D_fu_184                     |   15|          3|   28|         84|
    |L_0_reg_437                  |    9|          2|   32|         64|
    |ap_NS_fsm                    |  105|         22|    1|         22|
    |f_function_res_0_reg_495     |    9|          2|   32|         64|
    |i_0_0_reg_360                |    9|          2|    7|         14|
    |i_1_reg_382                  |    9|          2|    6|         12|
    |i_2_reg_393                  |    9|          2|    5|         10|
    |i_3_reg_448                  |    9|          2|    5|         10|
    |i_4_reg_517                  |    9|          2|    7|         14|
    |init_perm_res_0_0_reg_349    |    9|          2|   64|        128|
    |inv_init_perm_res_0_reg_528  |    9|          2|   64|        128|
    |j_0_reg_416                  |    9|          2|    6|         12|
    |j_1_reg_472                  |    9|          2|    6|         12|
    |j_2_reg_483                  |    9|          2|    4|          8|
    |j_3_reg_506                  |    9|          2|    6|         12|
    |permuted_choice_1_0_reg_371  |    9|          2|   64|        128|
    |s_input_0_reg_460            |    9|          2|   64|        128|
    |s_output_1_fu_188            |    9|          2|   32|         64|
    |sub_key_address0             |   15|          3|    4|         12|
    |sub_key_load_1_reg_404       |    9|          2|   64|        128|
    |temp_reg_427                 |    9|          2|   32|         64|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  312|         67|  561|       1202|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |C_1_fu_180                   |  28|   0|   28|          0|
    |D_fu_184                     |  28|   0|   28|          0|
    |L_0_reg_437                  |  32|   0|   32|          0|
    |L_reg_1496                   |  32|   0|   32|          0|
    |R_reg_1501                   |  32|   0|   32|          0|
    |add_ln171_reg_1491           |   7|   0|    7|          0|
    |add_ln246_1_reg_1670         |  11|   0|   11|          0|
    |ap_CS_fsm                    |  21|   0|   21|          0|
    |f_function_res_0_reg_495     |  32|   0|   32|          0|
    |i_0_0_reg_360                |   7|   0|    7|          0|
    |i_1_reg_382                  |   6|   0|    6|          0|
    |i_2_reg_393                  |   5|   0|    5|          0|
    |i_3_reg_448                  |   5|   0|    5|          0|
    |i_4_reg_517                  |   7|   0|    7|          0|
    |i_5_reg_1711                 |   7|   0|    7|          0|
    |i_6_reg_1553                 |   5|   0|    5|          0|
    |i_7_reg_1604                 |   5|   0|    5|          0|
    |i_reg_1514                   |   6|   0|    6|          0|
    |init_perm_res_0_0_reg_349    |  64|   0|   64|          0|
    |inv_init_perm_res_0_reg_528  |  64|   0|   64|          0|
    |j_0_reg_416                  |   6|   0|    6|          0|
    |j_1_reg_472                  |   6|   0|    6|          0|
    |j_2_reg_483                  |   4|   0|    4|          0|
    |j_3_reg_506                  |   6|   0|    6|          0|
    |j_4_reg_1581                 |   6|   0|    6|          0|
    |j_5_reg_1650                 |   4|   0|    4|          0|
    |j_6_reg_1683                 |   6|   0|    6|          0|
    |j_reg_1617                   |   6|   0|    6|          0|
    |permuted_choice_1_0_reg_371  |  64|   0|   64|          0|
    |pre_output_reg_1609          |  64|   0|   64|          0|
    |s_input_0_reg_460            |  64|   0|   64|          0|
    |s_output_1_fu_188            |  32|   0|   32|          0|
    |sub_key_addr_reg_1561        |   4|   0|    4|          0|
    |sub_key_load_1_reg_404       |  64|   0|   64|          0|
    |sub_ln240_2_reg_1660         |   5|   0|    6|          1|
    |sub_ln240_reg_1655           |   6|   0|    7|          1|
    |sub_ln243_1_reg_1665         |   5|   0|    6|          1|
    |temp_reg_427                 |  32|   0|   32|          0|
    |tmp_9_reg_1573               |  56|   0|   56|          0|
    |trunc_ln173_reg_1471         |  60|   0|   60|          0|
    |trunc_ln184_1_reg_1524       |  63|   0|   63|          0|
    |trunc_ln218_1_reg_1591       |  63|   0|   63|          0|
    |trunc_ln254_1_reg_1693       |  31|   0|   31|          0|
    |trunc_ln270_1_reg_1721       |  63|   0|   63|          0|
    |xor_ln232_1_reg_1642         |  48|   0|   48|          0|
    |xor_ln232_reg_1637           |  47|   0|   47|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |1219|   0| 1222|          3|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |    des_dec   | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |    des_dec   | return value |
|ap_start   |  in |    1| ap_ctrl_hs |    des_dec   | return value |
|ap_done    | out |    1| ap_ctrl_hs |    des_dec   | return value |
|ap_idle    | out |    1| ap_ctrl_hs |    des_dec   | return value |
|ap_ready   | out |    1| ap_ctrl_hs |    des_dec   | return value |
|ap_return  | out |   64| ap_ctrl_hs |    des_dec   | return value |
|input_r    |  in |   64|   ap_none  |    input_r   |    scalar    |
|key        |  in |   64|   ap_none  |      key     |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

