@N|Running in 64-bit mode
@N|Running in 64-bit mode
@N: CG334 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":355:13:355:25|Read directive translate_off.
@N: CG333 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":357:13:357:24|Read directive translate_on.
@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":3:7:3:10|Synthesizing module quad in library work.
@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":32:7:32:10|Synthesizing module lfsr in library work.
@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":32:7:32:14|Synthesizing module lfsr_crc in library work.
@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":14:7:14:13|Synthesizing module uart_rx in library work.
@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":14:7:14:13|Synthesizing module uart_tx in library work.
@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Synthesizing module top in library work.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":77:2:77:7|Register bit PHASES[0] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":77:2:77:7|Register bit PHASES[1] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":77:2:77:7|Register bit PHASES[2] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":77:2:77:7|Register bit PHASES[3] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":77:2:77:7|Register bit PHASES[4] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":77:2:77:7|Register bit PHASES[5] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_0_[0] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_0_[1] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_0_[2] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_0_[3] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_0_[4] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_0_[5] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_0_[6] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_0_[7] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_1_[0] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_1_[1] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_1_[2] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_1_[3] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_1_[4] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_1_[5] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_1_[6] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_1_[7] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_2_[0] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_2_[1] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_2_[2] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_2_[3] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_2_[4] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_2_[5] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_2_[6] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_2_[7] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_3_[0] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_3_[1] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_3_[2] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_3_[3] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_3_[4] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_3_[5] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_3_[6] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_3_[7] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_4_[0] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_4_[1] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_4_[2] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_4_[3] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_4_[4] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_4_[5] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_4_[6] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_4_[7] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_5_[0] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_5_[1] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_5_[2] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_5_[3] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_5_[4] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_5_[5] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_5_[6] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_5_[7] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_6_[0] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_6_[1] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_6_[2] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_6_[3] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_6_[4] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_6_[5] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_6_[6] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_6_[7] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_7_[0] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_7_[1] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_7_[2] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_7_[3] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_7_[4] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_7_[5] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_7_[6] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_7_[7] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_8_[0] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_8_[1] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_8_[2] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_8_[3] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_8_[4] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_8_[5] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_8_[6] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_8_[7] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_9_[0] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_9_[1] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_9_[2] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_9_[3] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_9_[4] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_9_[5] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_9_[6] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_9_[7] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_10_[0] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_10_[1] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_10_[2] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_10_[3] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_10_[4] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_10_[5] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_10_[6] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_10_[7] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_11_[0] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_11_[1] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_11_[2] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_11_[3] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_11_[4] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_11_[5] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_11_[6] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_11_[7] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_12_[0] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_12_[1] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_12_[2] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_12_[3] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_12_[4] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_12_[5] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_12_[6] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_12_[7] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_13_[0] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_13_[1] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_13_[2] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_13_[3] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_13_[4] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_13_[5] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_13_[6] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_13_[7] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_14_[0] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_14_[1] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_14_[2] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_14_[3] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_14_[4] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_14_[5] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_14_[6] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_14_[7] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_15_[0] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_15_[1] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_15_[2] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_15_[3] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_15_[4] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_15_[5] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_15_[6] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_15_[7] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_transmission is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_byte_counter[5] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_byte_counter[6] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_byte_counter[7] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_0_[7] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_0_[6] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_0_[5] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_0_[4] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_0_[3] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_0_[2] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_0_[1] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_0_[0] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_1_[7] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_1_[6] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_1_[5] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_1_[4] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_1_[3] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_1_[2] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_1_[1] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_1_[0] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_2_[7] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_2_[6] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_2_[5] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_2_[4] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_2_[3] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_2_[2] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_2_[1] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_2_[0] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_3_[7] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_3_[6] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_3_[5] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_3_[4] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_3_[3] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_3_[2] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_3_[1] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_3_[0] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_4_[7] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_4_[6] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_4_[5] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_4_[4] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_4_[3] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_4_[2] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_4_[1] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_4_[0] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_5_[7] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_5_[6] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_5_[5] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_5_[4] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_5_[3] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_5_[2] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_5_[1] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_5_[0] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_6_[7] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_6_[6] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_6_[5] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_6_[4] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_6_[3] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_6_[2] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_6_[1] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_6_[0] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_7_[7] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_7_[6] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_7_[5] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_7_[4] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_7_[3] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_7_[2] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_7_[1] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_7_[0] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_8_[7] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_8_[6] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_8_[5] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_8_[4] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_8_[3] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_8_[2] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_8_[1] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_8_[0] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_9_[7] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_9_[6] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_9_[5] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_9_[4] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_9_[3] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_9_[2] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_9_[1] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_9_[0] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_10_[7] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_10_[6] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_10_[5] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_10_[4] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_10_[3] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_10_[2] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_10_[1] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_10_[0] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_11_[7] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_11_[6] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_11_[5] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_11_[4] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_11_[3] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_11_[2] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_11_[1] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_11_[0] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_12_[7] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_12_[6] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_12_[5] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_12_[4] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_12_[3] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_12_[2] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_12_[1] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_12_[0] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_13_[7] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_13_[6] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_13_[5] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_13_[4] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_13_[3] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_13_[2] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_13_[1] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_13_[0] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_14_[7] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_14_[6] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_14_[5] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_14_[4] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_14_[3] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_14_[2] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_14_[1] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_14_[0] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_15_[7] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_15_[6] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_15_[5] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_15_[4] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_15_[3] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_15_[2] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_15_[1] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:2:221:7|Register bit tx_data_frame_15_[0] is always 1.
@N: CL159 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":14:8:14:12|Input PIN_4 is unused.
@N: CL159 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":15:8:15:12|Input PIN_5 is unused.
@N: CL159 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":16:8:16:12|Input PIN_6 is unused.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Register bit r_Clock_Count[7] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Register bit r_Clock_Count[8] is always 0.
@N: CL201 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Trying to extract state machine for register r_SM_Main.
@N: CL201 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Trying to extract state machine for register r_SM_Main.
@N: CL159 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":50:33:50:39|Input data_in is unused.
@N: CL159 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":51:33:51:40|Input state_in is unused.
@N|Running in 64-bit mode
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Selected library: work cell: top view verilog as top level

