PWD /home/viny/Desktop/Report on 8051
INPUT /etc/texmf/web2c/texmf.cnf
INPUT /usr/share/texmf/web2c/texmf.cnf
INPUT /usr/share/texlive/texmf-dist/web2c/texmf.cnf
INPUT /var/lib/texmf/web2c/pdftex/pdflatex.fmt
INPUT /home/viny/Desktop/Report on 8051/main_report.tex
OUTPUT main_report.log
INPUT /usr/share/texlive/texmf-dist/tex/latex/base/report.cls
INPUT /usr/share/texlive/texmf-dist/tex/latex/base/report.cls
INPUT /usr/share/texlive/texmf-dist/tex/latex/base/size11.clo
INPUT /usr/share/texlive/texmf-dist/tex/latex/base/size11.clo
INPUT /usr/share/texlive/texmf-dist/tex/latex/base/size11.clo
INPUT /usr/share/texlive/texmf-dist/fonts/map/fontname/texfonts.map
INPUT /usr/share/texlive/texmf-dist/fonts/tfm/public/cm/cmr10.tfm
INPUT /usr/share/texlive/texmf-dist/tex/latex/subfig/subfig.sty
INPUT /usr/share/texlive/texmf-dist/tex/latex/subfig/subfig.sty
INPUT /usr/share/texlive/texmf-dist/tex/latex/graphics/keyval.sty
INPUT /usr/share/texlive/texmf-dist/tex/latex/graphics/keyval.sty
INPUT /usr/share/texlive/texmf-dist/tex/latex/caption/caption.sty
INPUT /usr/share/texlive/texmf-dist/tex/latex/caption/caption.sty
INPUT /usr/share/texlive/texmf-dist/tex/latex/caption/caption3.sty
INPUT /usr/share/texlive/texmf-dist/tex/latex/caption/caption3.sty
INPUT /usr/share/texlive/texmf-dist/tex/latex/geometry/geometry.sty
INPUT /usr/share/texlive/texmf-dist/tex/latex/geometry/geometry.sty
INPUT /usr/share/texlive/texmf-dist/tex/generic/iftex/ifvtex.sty
INPUT /usr/share/texlive/texmf-dist/tex/generic/iftex/ifvtex.sty
INPUT /usr/share/texlive/texmf-dist/tex/generic/iftex/iftex.sty
INPUT /usr/share/texlive/texmf-dist/tex/generic/iftex/iftex.sty
INPUT /usr/share/texlive/texmf-dist/tex/generic/babel/babel.sty
INPUT /usr/share/texlive/texmf-dist/tex/generic/babel/babel.sty
INPUT /usr/share/texlive/texmf-dist/tex/generic/babel/txtbabel.def
INPUT /usr/share/texlive/texmf-dist/tex/generic/babel-english/english.ldf
INPUT /usr/share/texlive/texmf-dist/tex/generic/babel-english/english.ldf
INPUT /usr/share/texlive/texmf-dist/tex/generic/babel-english/english.ldf
INPUT /usr/share/texlive/texmf-dist/tex/generic/babel/locale/en/babel-english.tex
INPUT /usr/share/texlive/texmf-dist/tex/generic/babel/locale/en/babel-english.tex
INPUT /usr/share/texlive/texmf-dist/tex/generic/babel/locale/en/babel-english.tex
INPUT /usr/share/texlive/texmf-dist/tex/generic/babel/locale/en/babel-en.ini
INPUT /usr/share/texlive/texmf-dist/tex/latex/graphics/graphicx.sty
INPUT /usr/share/texlive/texmf-dist/tex/latex/graphics/graphicx.sty
INPUT /usr/share/texlive/texmf-dist/tex/latex/graphics/graphics.sty
INPUT /usr/share/texlive/texmf-dist/tex/latex/graphics/graphics.sty
INPUT /usr/share/texlive/texmf-dist/tex/latex/graphics/trig.sty
INPUT /usr/share/texlive/texmf-dist/tex/latex/graphics/trig.sty
INPUT /usr/share/texlive/texmf-dist/tex/latex/graphics-cfg/graphics.cfg
INPUT /usr/share/texlive/texmf-dist/tex/latex/graphics-cfg/graphics.cfg
INPUT /usr/share/texlive/texmf-dist/tex/latex/graphics-cfg/graphics.cfg
INPUT /usr/share/texlive/texmf-dist/tex/latex/graphics-def/pdftex.def
INPUT /usr/share/texlive/texmf-dist/tex/latex/graphics-def/pdftex.def
INPUT /usr/share/texlive/texmf-dist/tex/latex/graphics-def/pdftex.def
INPUT /usr/share/texlive/texmf-dist/tex/latex/fancyhdr/fancyhdr.sty
INPUT /usr/share/texlive/texmf-dist/tex/latex/fancyhdr/fancyhdr.sty
INPUT /usr/share/texlive/texmf-dist/tex/latex/float/float.sty
INPUT /usr/share/texlive/texmf-dist/tex/latex/float/float.sty
INPUT /usr/share/texlive/texmf-dist/tex/latex/acronym/acronym.sty
INPUT /usr/share/texlive/texmf-dist/tex/latex/acronym/acronym.sty
INPUT /usr/share/texlive/texmf-dist/tex/latex/bigfoot/suffix.sty
INPUT /usr/share/texlive/texmf-dist/tex/latex/bigfoot/suffix.sty
INPUT /usr/share/texlive/texmf-dist/tex/generic/xstring/xstring.sty
INPUT /usr/share/texlive/texmf-dist/tex/generic/xstring/xstring.sty
INPUT /usr/share/texlive/texmf-dist/tex/generic/xstring/xstring.tex
INPUT /usr/share/texlive/texmf-dist/tex/latex/hyperref/hyperref.sty
INPUT /usr/share/texlive/texmf-dist/tex/latex/hyperref/hyperref.sty
INPUT /usr/share/texlive/texmf-dist/tex/latex/kvsetkeys/kvsetkeys.sty
INPUT /usr/share/texlive/texmf-dist/tex/latex/kvsetkeys/kvsetkeys.sty
INPUT /usr/share/texlive/texmf-dist/tex/generic/kvdefinekeys/kvdefinekeys.sty
INPUT /usr/share/texlive/texmf-dist/tex/generic/kvdefinekeys/kvdefinekeys.sty
INPUT /usr/share/texlive/texmf-dist/tex/generic/pdfescape/pdfescape.sty
INPUT /usr/share/texlive/texmf-dist/tex/generic/pdfescape/pdfescape.sty
INPUT /usr/share/texlive/texmf-dist/tex/generic/ltxcmds/ltxcmds.sty
INPUT /usr/share/texlive/texmf-dist/tex/generic/ltxcmds/ltxcmds.sty
INPUT /usr/share/texlive/texmf-dist/tex/generic/pdftexcmds/pdftexcmds.sty
INPUT /usr/share/texlive/texmf-dist/tex/generic/pdftexcmds/pdftexcmds.sty
INPUT /usr/share/texlive/texmf-dist/tex/generic/infwarerr/infwarerr.sty
INPUT /usr/share/texlive/texmf-dist/tex/generic/infwarerr/infwarerr.sty
INPUT /usr/share/texlive/texmf-dist/tex/latex/hycolor/hycolor.sty
INPUT /usr/share/texlive/texmf-dist/tex/latex/hycolor/hycolor.sty
INPUT /usr/share/texlive/texmf-dist/tex/latex/auxhook/auxhook.sty
INPUT /usr/share/texlive/texmf-dist/tex/latex/auxhook/auxhook.sty
INPUT /usr/share/texlive/texmf-dist/tex/latex/hyperref/nameref.sty
INPUT /usr/share/texlive/texmf-dist/tex/latex/hyperref/nameref.sty
INPUT /usr/share/texlive/texmf-dist/tex/latex/refcount/refcount.sty
INPUT /usr/share/texlive/texmf-dist/tex/latex/refcount/refcount.sty
INPUT /usr/share/texlive/texmf-dist/tex/generic/gettitlestring/gettitlestring.sty
INPUT /usr/share/texlive/texmf-dist/tex/generic/gettitlestring/gettitlestring.sty
INPUT /usr/share/texlive/texmf-dist/tex/latex/kvoptions/kvoptions.sty
INPUT /usr/share/texlive/texmf-dist/tex/latex/kvoptions/kvoptions.sty
INPUT /usr/share/texlive/texmf-dist/tex/latex/etoolbox/etoolbox.sty
INPUT /usr/share/texlive/texmf-dist/tex/latex/etoolbox/etoolbox.sty
INPUT /usr/share/texlive/texmf-dist/tex/latex/hyperref/pd1enc.def
INPUT /usr/share/texlive/texmf-dist/tex/latex/hyperref/pd1enc.def
INPUT /usr/share/texlive/texmf-dist/tex/latex/hyperref/pd1enc.def
INPUT /usr/share/texlive/texmf-dist/tex/generic/intcalc/intcalc.sty
INPUT /usr/share/texlive/texmf-dist/tex/generic/intcalc/intcalc.sty
INPUT /usr/share/texlive/texmf-dist/tex/latex/hyperref/puenc.def
INPUT /usr/share/texlive/texmf-dist/tex/latex/hyperref/puenc.def
INPUT /usr/share/texlive/texmf-dist/tex/latex/hyperref/puenc.def
INPUT /usr/share/texlive/texmf-dist/tex/latex/url/url.sty
INPUT /usr/share/texlive/texmf-dist/tex/latex/url/url.sty
INPUT /usr/share/texlive/texmf-dist/tex/generic/bitset/bitset.sty
INPUT /usr/share/texlive/texmf-dist/tex/generic/bitset/bitset.sty
INPUT /usr/share/texlive/texmf-dist/tex/generic/bigintcalc/bigintcalc.sty
INPUT /usr/share/texlive/texmf-dist/tex/generic/bigintcalc/bigintcalc.sty
INPUT /usr/share/texlive/texmf-dist/tex/generic/atbegshi/atbegshi.sty
INPUT /usr/share/texlive/texmf-dist/tex/latex/base/atbegshi-ltx.sty
INPUT /usr/share/texlive/texmf-dist/tex/latex/base/atbegshi-ltx.sty
INPUT /usr/share/texlive/texmf-dist/tex/latex/hyperref/hpdftex.def
INPUT /usr/share/texlive/texmf-dist/tex/latex/hyperref/hpdftex.def
INPUT /usr/share/texlive/texmf-dist/tex/latex/hyperref/hpdftex.def
INPUT /usr/share/texlive/texmf-dist/tex/latex/atveryend/atveryend.sty
INPUT /usr/share/texlive/texmf-dist/tex/latex/base/atveryend-ltx.sty
INPUT /usr/share/texlive/texmf-dist/tex/latex/base/atveryend-ltx.sty
INPUT /usr/share/texlive/texmf-dist/tex/latex/rerunfilecheck/rerunfilecheck.sty
INPUT /usr/share/texlive/texmf-dist/tex/latex/rerunfilecheck/rerunfilecheck.sty
INPUT /usr/share/texlive/texmf-dist/tex/generic/uniquecounter/uniquecounter.sty
INPUT /usr/share/texlive/texmf-dist/tex/generic/uniquecounter/uniquecounter.sty
INPUT /usr/share/texlive/texmf-dist/tex/latex/base/ifthen.sty
INPUT /usr/share/texlive/texmf-dist/tex/latex/base/ifthen.sty
INPUT /usr/share/texlive/texmf-dist/tex/latex/l3backend/l3backend-pdftex.def
INPUT /usr/share/texlive/texmf-dist/tex/latex/l3backend/l3backend-pdftex.def
INPUT ./main_report.aux
INPUT ./main_report.aux
INPUT main_report.aux
INPUT ./title_page/title.aux
INPUT ./title_page/title.aux
INPUT title_page/title.aux
INPUT ./chapters/introduction/introduction.aux
INPUT ./chapters/introduction/introduction.aux
INPUT chapters/introduction/introduction.aux
INPUT ./chapters/analysis/analysis.aux
INPUT ./chapters/analysis/analysis.aux
INPUT chapters/analysis/analysis.aux
INPUT ./chapters/analysis/fsm.aux
INPUT ./chapters/analysis/fsm.aux
INPUT chapters/analysis/fsm.aux
INPUT ./chapters/analysis/pc.aux
INPUT ./chapters/analysis/pc.aux
INPUT chapters/analysis/pc.aux
INPUT ./chapters/analysis/fetch.aux
INPUT ./chapters/analysis/fetch.aux
INPUT chapters/analysis/fetch.aux
INPUT ./chapters/analysis/decode.aux
INPUT ./chapters/analysis/decode.aux
INPUT chapters/analysis/decode.aux
INPUT ./chapters/analysis/memory_acess.aux
INPUT ./chapters/analysis/memory_acess.aux
INPUT chapters/analysis/memory_acess.aux
INPUT ./chapters/analysis/execute.aux
INPUT ./chapters/analysis/execute.aux
INPUT chapters/analysis/execute.aux
INPUT ./chapters/analysis/writeback.aux
INPUT ./chapters/analysis/writeback.aux
INPUT chapters/analysis/writeback.aux
INPUT ./chapters/analysis/peripherals/peripherals.aux
INPUT ./chapters/analysis/peripherals/peripherals.aux
INPUT chapters/analysis/peripherals/peripherals.aux
INPUT ./chapters/analysis/peripherals/interrupt_controler.aux
INPUT ./chapters/analysis/peripherals/interrupt_controler.aux
INPUT chapters/analysis/peripherals/interrupt_controler.aux
INPUT ./chapters/analysis/peripherals/GPIO.aux
INPUT ./chapters/analysis/peripherals/GPIO.aux
INPUT chapters/analysis/peripherals/GPIO.aux
INPUT ./chapters/analysis/peripherals/ps2.aux
INPUT ./chapters/analysis/peripherals/ps2.aux
INPUT chapters/analysis/peripherals/ps2.aux
INPUT ./chapters/analysis/peripherals/timer.aux
INPUT ./chapters/analysis/peripherals/timer.aux
INPUT chapters/analysis/peripherals/timer.aux
INPUT ./chapters/analysis/peripherals/uart.aux
INPUT ./chapters/analysis/peripherals/uart.aux
INPUT chapters/analysis/peripherals/uart.aux
INPUT ./chapters/analysis/peripherals/vga.aux
INPUT ./chapters/analysis/peripherals/vga.aux
INPUT chapters/analysis/peripherals/vga.aux
INPUT ./chapters/analysis/pipeline/pipeline.aux
INPUT ./chapters/analysis/pipeline/pipeline.aux
INPUT chapters/analysis/pipeline/pipeline.aux
INPUT ./chapters/analysis/pipeline/cache.aux
INPUT ./chapters/analysis/pipeline/cache.aux
INPUT chapters/analysis/pipeline/cache.aux
INPUT ./chapters/analysis/pipeline/hazard_control.aux
INPUT ./chapters/analysis/pipeline/hazard_control.aux
INPUT chapters/analysis/pipeline/hazard_control.aux
INPUT ./chapters/design/design.aux
INPUT ./chapters/design/design.aux
INPUT chapters/design/design.aux
INPUT ./chapters/design/fsm.aux
INPUT ./chapters/design/fsm.aux
INPUT chapters/design/fsm.aux
INPUT ./chapters/design/pc.aux
INPUT ./chapters/design/pc.aux
INPUT chapters/design/pc.aux
INPUT ./chapters/design/fetch.aux
INPUT ./chapters/design/fetch.aux
INPUT chapters/design/fetch.aux
INPUT ./chapters/design/decode.aux
INPUT ./chapters/design/decode.aux
INPUT chapters/design/decode.aux
INPUT ./chapters/design/memory_acess.aux
INPUT ./chapters/design/memory_acess.aux
INPUT chapters/design/memory_acess.aux
INPUT ./chapters/design/execute.aux
INPUT ./chapters/design/execute.aux
INPUT chapters/design/execute.aux
INPUT ./chapters/design/writeback.aux
INPUT ./chapters/design/writeback.aux
INPUT chapters/design/writeback.aux
INPUT ./chapters/design/peripherals/peripherals.aux
INPUT ./chapters/design/peripherals/peripherals.aux
INPUT chapters/design/peripherals/peripherals.aux
INPUT ./chapters/design/peripherals/interrupt_controler.aux
INPUT ./chapters/design/peripherals/interrupt_controler.aux
INPUT chapters/design/peripherals/interrupt_controler.aux
INPUT ./chapters/design/peripherals/GPIO.aux
INPUT ./chapters/design/peripherals/GPIO.aux
INPUT chapters/design/peripherals/GPIO.aux
INPUT ./chapters/design/peripherals/ps2.aux
INPUT ./chapters/design/peripherals/ps2.aux
INPUT chapters/design/peripherals/ps2.aux
INPUT ./chapters/design/peripherals/timer.aux
INPUT ./chapters/design/peripherals/timer.aux
INPUT chapters/design/peripherals/timer.aux
INPUT ./chapters/design/peripherals/uart.aux
INPUT ./chapters/design/peripherals/uart.aux
INPUT chapters/design/peripherals/uart.aux
INPUT ./chapters/design/peripherals/vga.aux
INPUT ./chapters/design/peripherals/vga.aux
INPUT chapters/design/peripherals/vga.aux
INPUT ./chapters/design/pipeline/pipeline.aux
INPUT ./chapters/design/pipeline/pipeline.aux
INPUT chapters/design/pipeline/pipeline.aux
INPUT ./chapters/design/pipeline/cache.aux
INPUT ./chapters/design/pipeline/cache.aux
INPUT chapters/design/pipeline/cache.aux
INPUT ./chapters/design/pipeline/hazard_control.aux
INPUT ./chapters/design/pipeline/hazard_control.aux
INPUT chapters/design/pipeline/hazard_control.aux
INPUT ./chapters/implementation/implementation.aux
INPUT ./chapters/implementation/implementation.aux
INPUT chapters/implementation/implementation.aux
INPUT ./chapters/implementation/fsm.aux
INPUT ./chapters/implementation/fsm.aux
INPUT chapters/implementation/fsm.aux
INPUT ./chapters/implementation/pc.aux
INPUT ./chapters/implementation/pc.aux
INPUT chapters/implementation/pc.aux
INPUT ./chapters/implementation/fetch.aux
INPUT ./chapters/implementation/fetch.aux
INPUT chapters/implementation/fetch.aux
INPUT ./chapters/implementation/decode.aux
INPUT ./chapters/implementation/decode.aux
INPUT chapters/implementation/decode.aux
INPUT ./chapters/implementation/memory_acess.aux
INPUT ./chapters/implementation/memory_acess.aux
INPUT chapters/implementation/memory_acess.aux
INPUT ./chapters/implementation/execute.aux
INPUT ./chapters/implementation/execute.aux
INPUT chapters/implementation/execute.aux
INPUT ./chapters/implementation/writeback.aux
INPUT ./chapters/implementation/writeback.aux
INPUT chapters/implementation/writeback.aux
INPUT ./chapters/implementation/peripherals/peripherals.aux
INPUT ./chapters/implementation/peripherals/peripherals.aux
INPUT chapters/implementation/peripherals/peripherals.aux
INPUT ./chapters/implementation/peripherals/interrupt_controler.aux
INPUT ./chapters/implementation/peripherals/interrupt_controler.aux
INPUT chapters/implementation/peripherals/interrupt_controler.aux
INPUT ./chapters/implementation/peripherals/GPIO.aux
INPUT ./chapters/implementation/peripherals/GPIO.aux
INPUT chapters/implementation/peripherals/GPIO.aux
INPUT ./chapters/implementation/peripherals/ps2.aux
INPUT ./chapters/implementation/peripherals/ps2.aux
INPUT chapters/implementation/peripherals/ps2.aux
INPUT ./chapters/implementation/peripherals/timer.aux
INPUT ./chapters/implementation/peripherals/timer.aux
INPUT chapters/implementation/peripherals/timer.aux
INPUT ./chapters/implementation/peripherals/uart.aux
INPUT ./chapters/implementation/peripherals/uart.aux
INPUT chapters/implementation/peripherals/uart.aux
INPUT ./chapters/implementation/peripherals/vga.aux
INPUT ./chapters/implementation/peripherals/vga.aux
INPUT chapters/implementation/peripherals/vga.aux
INPUT ./chapters/implementation/pipeline/pipeline.aux
INPUT ./chapters/implementation/pipeline/pipeline.aux
INPUT chapters/implementation/pipeline/pipeline.aux
INPUT ./chapters/implementation/pipeline/cache.aux
INPUT ./chapters/implementation/pipeline/cache.aux
INPUT chapters/implementation/pipeline/cache.aux
INPUT ./chapters/implementation/pipeline/hazard_control.aux
INPUT ./chapters/implementation/pipeline/hazard_control.aux
INPUT chapters/implementation/pipeline/hazard_control.aux
INPUT ./chapters/conclusion/conclusion.aux
INPUT ./chapters/conclusion/conclusion.aux
INPUT chapters/conclusion/conclusion.aux
OUTPUT main_report.aux
INPUT /usr/share/texlive/texmf-dist/tex/context/base/mkii/supp-pdf.mkii
INPUT /usr/share/texlive/texmf-dist/tex/context/base/mkii/supp-pdf.mkii
INPUT /usr/share/texlive/texmf-dist/tex/context/base/mkii/supp-pdf.mkii
INPUT /usr/share/texlive/texmf-dist/tex/latex/epstopdf-pkg/epstopdf-base.sty
INPUT /usr/share/texlive/texmf-dist/tex/latex/epstopdf-pkg/epstopdf-base.sty
INPUT /usr/share/texlive/texmf-dist/tex/latex/latexconfig/epstopdf-sys.cfg
INPUT /usr/share/texlive/texmf-dist/tex/latex/latexconfig/epstopdf-sys.cfg
INPUT /usr/share/texlive/texmf-dist/tex/latex/latexconfig/epstopdf-sys.cfg
INPUT /usr/share/texlive/texmf-dist/tex/latex/graphics/color.sty
INPUT /usr/share/texlive/texmf-dist/tex/latex/graphics/color.sty
INPUT /usr/share/texlive/texmf-dist/tex/latex/graphics-cfg/color.cfg
INPUT /usr/share/texlive/texmf-dist/tex/latex/graphics-cfg/color.cfg
INPUT /usr/share/texlive/texmf-dist/tex/latex/graphics-cfg/color.cfg
INPUT /usr/share/texlive/texmf-dist/tex/latex/graphics/mathcolor.ltx
INPUT /usr/share/texlive/texmf-dist/tex/latex/graphics/mathcolor.ltx
INPUT /usr/share/texlive/texmf-dist/tex/latex/graphics/mathcolor.ltx
INPUT ./main_report.out
INPUT ./main_report.out
INPUT main_report.out
INPUT main_report.out
OUTPUT main_report.pdf
INPUT ./main_report.out
INPUT ./main_report.out
OUTPUT main_report.out
INPUT ./title_page/title.tex
INPUT ./title_page/title.tex
OUTPUT title_page/title.aux
INPUT ./title_page/title.tex
INPUT ./title_page/title.tex
INPUT title_page/title.tex
INPUT ./images/ENG-EN.png
INPUT ./images/ENG-EN.png
INPUT ./images/ENG-EN.png
INPUT ./images/ENG-EN.png
INPUT ./images/ENG-EN.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT /usr/share/texlive/texmf-dist/fonts/tfm/public/cm/cmr12.tfm
INPUT /usr/share/texlive/texmf-dist/fonts/tfm/public/cm/cmr17.tfm
INPUT /usr/share/texlive/texmf-dist/fonts/tfm/public/cm/cmbx12.tfm
INPUT /usr/share/texlive/texmf-dist/fonts/tfm/public/cm/cmbx12.tfm
INPUT /var/lib/texmf/fonts/map/pdftex/updmap/pdftex.map
INPUT /usr/share/texlive/texmf-dist/fonts/tfm/public/cm/cmr17.tfm
INPUT /usr/share/texlive/texmf-dist/fonts/tfm/public/cm/cmbx12.tfm
INPUT ./main_report.toc
INPUT ./main_report.toc
INPUT main_report.toc
INPUT /usr/share/texlive/texmf-dist/fonts/tfm/public/cm/cmbx10.tfm
INPUT /usr/share/texlive/texmf-dist/fonts/tfm/public/cm/cmr8.tfm
INPUT /usr/share/texlive/texmf-dist/fonts/tfm/public/cm/cmr6.tfm
INPUT /usr/share/texlive/texmf-dist/fonts/tfm/public/cm/cmmi10.tfm
INPUT /usr/share/texlive/texmf-dist/fonts/tfm/public/cm/cmmi8.tfm
INPUT /usr/share/texlive/texmf-dist/fonts/tfm/public/cm/cmmi6.tfm
INPUT /usr/share/texlive/texmf-dist/fonts/tfm/public/cm/cmsy10.tfm
INPUT /usr/share/texlive/texmf-dist/fonts/tfm/public/cm/cmsy8.tfm
INPUT /usr/share/texlive/texmf-dist/fonts/tfm/public/cm/cmsy6.tfm
OUTPUT main_report.toc
INPUT /usr/share/texlive/texmf-dist/fonts/tfm/public/cm/cmr9.tfm
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./main_report.lof
INPUT ./main_report.lof
INPUT main_report.lof
OUTPUT main_report.lof
INPUT ./main_report.lot
INPUT ./main_report.lot
INPUT main_report.lot
OUTPUT main_report.lot
INPUT ./chapters/introduction/introduction.tex
INPUT ./chapters/introduction/introduction.tex
OUTPUT chapters/introduction/introduction.aux
INPUT ./chapters/introduction/introduction.tex
INPUT ./chapters/introduction/introduction.tex
INPUT chapters/introduction/introduction.tex
INPUT /usr/share/texlive/texmf-dist/fonts/tfm/public/cm/cmr17.tfm
INPUT /usr/share/texlive/texmf-dist/fonts/tfm/public/cm/cmbx12.tfm
INPUT /usr/share/texlive/texmf-dist/fonts/tfm/public/cm/cmr12.tfm
INPUT /usr/share/texlive/texmf-dist/fonts/tfm/public/cm/cmbx12.tfm
INPUT /usr/share/texlive/texmf-dist/fonts/tfm/jknappen/ec/tcrm1095.tfm
INPUT /usr/share/texmf/fonts/enc/dvips/cm-super/cm-super-ts1.enc
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./chapters/analysis/analysis.tex
INPUT ./chapters/analysis/analysis.tex
OUTPUT chapters/analysis/analysis.aux
INPUT ./chapters/analysis/analysis.tex
INPUT ./chapters/analysis/analysis.tex
INPUT chapters/analysis/analysis.tex
INPUT ./chapters/analysis/fsm.tex
INPUT ./chapters/analysis/fsm.tex
OUTPUT chapters/analysis/fsm.aux
INPUT ./chapters/analysis/fsm.tex
INPUT ./chapters/analysis/fsm.tex
INPUT chapters/analysis/fsm.tex
INPUT /usr/share/texlive/texmf-dist/fonts/tfm/public/cm/cmtt10.tfm
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./chapters/analysis/pc.tex
INPUT ./chapters/analysis/pc.tex
OUTPUT chapters/analysis/pc.aux
INPUT ./chapters/analysis/pc.tex
INPUT ./chapters/analysis/pc.tex
INPUT chapters/analysis/pc.tex
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./chapters/analysis/fetch.tex
INPUT ./chapters/analysis/fetch.tex
OUTPUT chapters/analysis/fetch.aux
INPUT ./chapters/analysis/fetch.tex
INPUT ./chapters/analysis/fetch.tex
INPUT chapters/analysis/fetch.tex
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./chapters/analysis/decode.tex
INPUT ./chapters/analysis/decode.tex
OUTPUT chapters/analysis/decode.aux
INPUT ./chapters/analysis/decode.tex
INPUT ./chapters/analysis/decode.tex
INPUT chapters/analysis/decode.tex
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./chapters/analysis/memory_acess.tex
INPUT ./chapters/analysis/memory_acess.tex
OUTPUT chapters/analysis/memory_acess.aux
INPUT ./chapters/analysis/memory_acess.tex
INPUT ./chapters/analysis/memory_acess.tex
INPUT chapters/analysis/memory_acess.tex
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./chapters/analysis/execute.tex
INPUT ./chapters/analysis/execute.tex
OUTPUT chapters/analysis/execute.aux
INPUT ./chapters/analysis/execute.tex
INPUT ./chapters/analysis/execute.tex
INPUT chapters/analysis/execute.tex
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./chapters/analysis/writeback.tex
INPUT ./chapters/analysis/writeback.tex
OUTPUT chapters/analysis/writeback.aux
INPUT ./chapters/analysis/writeback.tex
INPUT ./chapters/analysis/writeback.tex
INPUT chapters/analysis/writeback.tex
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./chapters/analysis/peripherals/peripherals.tex
INPUT ./chapters/analysis/peripherals/peripherals.tex
OUTPUT chapters/analysis/peripherals/peripherals.aux
INPUT ./chapters/analysis/peripherals/peripherals.tex
INPUT ./chapters/analysis/peripherals/peripherals.tex
INPUT chapters/analysis/peripherals/peripherals.tex
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./chapters/analysis/peripherals/interrupt_controler.tex
INPUT ./chapters/analysis/peripherals/interrupt_controler.tex
OUTPUT chapters/analysis/peripherals/interrupt_controler.aux
INPUT ./chapters/analysis/peripherals/interrupt_controler.tex
INPUT ./chapters/analysis/peripherals/interrupt_controler.tex
INPUT chapters/analysis/peripherals/interrupt_controler.tex
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./chapters/analysis/peripherals/GPIO.tex
INPUT ./chapters/analysis/peripherals/GPIO.tex
OUTPUT chapters/analysis/peripherals/GPIO.aux
INPUT ./chapters/analysis/peripherals/GPIO.tex
INPUT ./chapters/analysis/peripherals/GPIO.tex
INPUT chapters/analysis/peripherals/GPIO.tex
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./chapters/analysis/peripherals/ps2.tex
INPUT ./chapters/analysis/peripherals/ps2.tex
OUTPUT chapters/analysis/peripherals/ps2.aux
INPUT ./chapters/analysis/peripherals/ps2.tex
INPUT ./chapters/analysis/peripherals/ps2.tex
INPUT chapters/analysis/peripherals/ps2.tex
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./chapters/analysis/peripherals/timer.tex
INPUT ./chapters/analysis/peripherals/timer.tex
OUTPUT chapters/analysis/peripherals/timer.aux
INPUT ./chapters/analysis/peripherals/timer.tex
INPUT ./chapters/analysis/peripherals/timer.tex
INPUT chapters/analysis/peripherals/timer.tex
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./chapters/analysis/peripherals/uart.tex
INPUT ./chapters/analysis/peripherals/uart.tex
OUTPUT chapters/analysis/peripherals/uart.aux
INPUT ./chapters/analysis/peripherals/uart.tex
INPUT ./chapters/analysis/peripherals/uart.tex
INPUT chapters/analysis/peripherals/uart.tex
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./chapters/analysis/peripherals/vga.tex
INPUT ./chapters/analysis/peripherals/vga.tex
OUTPUT chapters/analysis/peripherals/vga.aux
INPUT ./chapters/analysis/peripherals/vga.tex
INPUT ./chapters/analysis/peripherals/vga.tex
INPUT chapters/analysis/peripherals/vga.tex
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./chapters/analysis/pipeline/pipeline.tex
INPUT ./chapters/analysis/pipeline/pipeline.tex
OUTPUT chapters/analysis/pipeline/pipeline.aux
INPUT ./chapters/analysis/pipeline/pipeline.tex
INPUT ./chapters/analysis/pipeline/pipeline.tex
INPUT chapters/analysis/pipeline/pipeline.tex
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./chapters/analysis/pipeline/cache.tex
INPUT ./chapters/analysis/pipeline/cache.tex
OUTPUT chapters/analysis/pipeline/cache.aux
INPUT ./chapters/analysis/pipeline/cache.tex
INPUT ./chapters/analysis/pipeline/cache.tex
INPUT chapters/analysis/pipeline/cache.tex
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./chapters/analysis/pipeline/hazard_control.tex
INPUT ./chapters/analysis/pipeline/hazard_control.tex
OUTPUT chapters/analysis/pipeline/hazard_control.aux
INPUT ./chapters/analysis/pipeline/hazard_control.tex
INPUT ./chapters/analysis/pipeline/hazard_control.tex
INPUT chapters/analysis/pipeline/hazard_control.tex
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./chapters/design/design.tex
INPUT ./chapters/design/design.tex
OUTPUT chapters/design/design.aux
INPUT ./chapters/design/design.tex
INPUT ./chapters/design/design.tex
INPUT chapters/design/design.tex
INPUT ./chapters/design/fsm.tex
INPUT ./chapters/design/fsm.tex
OUTPUT chapters/design/fsm.aux
INPUT ./chapters/design/fsm.tex
INPUT ./chapters/design/fsm.tex
INPUT chapters/design/fsm.tex
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./chapters/design/pc.tex
INPUT ./chapters/design/pc.tex
OUTPUT chapters/design/pc.aux
INPUT ./chapters/design/pc.tex
INPUT ./chapters/design/pc.tex
INPUT chapters/design/pc.tex
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./chapters/design/fetch.tex
INPUT ./chapters/design/fetch.tex
OUTPUT chapters/design/fetch.aux
INPUT ./chapters/design/fetch.tex
INPUT ./chapters/design/fetch.tex
INPUT chapters/design/fetch.tex
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./chapters/design/decode.tex
INPUT ./chapters/design/decode.tex
OUTPUT chapters/design/decode.aux
INPUT ./chapters/design/decode.tex
INPUT ./chapters/design/decode.tex
INPUT chapters/design/decode.tex
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./chapters/design/memory_acess.tex
INPUT ./chapters/design/memory_acess.tex
OUTPUT chapters/design/memory_acess.aux
INPUT ./chapters/design/memory_acess.tex
INPUT ./chapters/design/memory_acess.tex
INPUT chapters/design/memory_acess.tex
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./chapters/design/execute.tex
INPUT ./chapters/design/execute.tex
OUTPUT chapters/design/execute.aux
INPUT ./chapters/design/execute.tex
INPUT ./chapters/design/execute.tex
INPUT chapters/design/execute.tex
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./chapters/design/writeback.tex
INPUT ./chapters/design/writeback.tex
OUTPUT chapters/design/writeback.aux
INPUT ./chapters/design/writeback.tex
INPUT ./chapters/design/writeback.tex
INPUT chapters/design/writeback.tex
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./chapters/design/peripherals/peripherals.tex
INPUT ./chapters/design/peripherals/peripherals.tex
OUTPUT chapters/design/peripherals/peripherals.aux
INPUT ./chapters/design/peripherals/peripherals.tex
INPUT ./chapters/design/peripherals/peripherals.tex
INPUT chapters/design/peripherals/peripherals.tex
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./chapters/design/peripherals/interrupt_controler.tex
INPUT ./chapters/design/peripherals/interrupt_controler.tex
OUTPUT chapters/design/peripherals/interrupt_controler.aux
INPUT ./chapters/design/peripherals/interrupt_controler.tex
INPUT ./chapters/design/peripherals/interrupt_controler.tex
INPUT chapters/design/peripherals/interrupt_controler.tex
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./chapters/design/peripherals/GPIO.tex
INPUT ./chapters/design/peripherals/GPIO.tex
OUTPUT chapters/design/peripherals/GPIO.aux
INPUT ./chapters/design/peripherals/GPIO.tex
INPUT ./chapters/design/peripherals/GPIO.tex
INPUT chapters/design/peripherals/GPIO.tex
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./chapters/design/peripherals/ps2.tex
INPUT ./chapters/design/peripherals/ps2.tex
OUTPUT chapters/design/peripherals/ps2.aux
INPUT ./chapters/design/peripherals/ps2.tex
INPUT ./chapters/design/peripherals/ps2.tex
INPUT chapters/design/peripherals/ps2.tex
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./chapters/design/peripherals/timer.tex
INPUT ./chapters/design/peripherals/timer.tex
OUTPUT chapters/design/peripherals/timer.aux
INPUT ./chapters/design/peripherals/timer.tex
INPUT ./chapters/design/peripherals/timer.tex
INPUT chapters/design/peripherals/timer.tex
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./chapters/design/peripherals/uart.tex
INPUT ./chapters/design/peripherals/uart.tex
OUTPUT chapters/design/peripherals/uart.aux
INPUT ./chapters/design/peripherals/uart.tex
INPUT ./chapters/design/peripherals/uart.tex
INPUT chapters/design/peripherals/uart.tex
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./chapters/design/peripherals/vga.tex
INPUT ./chapters/design/peripherals/vga.tex
OUTPUT chapters/design/peripherals/vga.aux
INPUT ./chapters/design/peripherals/vga.tex
INPUT ./chapters/design/peripherals/vga.tex
INPUT chapters/design/peripherals/vga.tex
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./chapters/design/pipeline/pipeline.tex
INPUT ./chapters/design/pipeline/pipeline.tex
OUTPUT chapters/design/pipeline/pipeline.aux
INPUT ./chapters/design/pipeline/pipeline.tex
INPUT ./chapters/design/pipeline/pipeline.tex
INPUT chapters/design/pipeline/pipeline.tex
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./chapters/design/pipeline/cache.tex
INPUT ./chapters/design/pipeline/cache.tex
OUTPUT chapters/design/pipeline/cache.aux
INPUT ./chapters/design/pipeline/cache.tex
INPUT ./chapters/design/pipeline/cache.tex
INPUT chapters/design/pipeline/cache.tex
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./chapters/design/pipeline/hazard_control.tex
INPUT ./chapters/design/pipeline/hazard_control.tex
OUTPUT chapters/design/pipeline/hazard_control.aux
INPUT ./chapters/design/pipeline/hazard_control.tex
INPUT ./chapters/design/pipeline/hazard_control.tex
INPUT chapters/design/pipeline/hazard_control.tex
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./chapters/implementation/implementation.tex
INPUT ./chapters/implementation/implementation.tex
OUTPUT chapters/implementation/implementation.aux
INPUT ./chapters/implementation/implementation.tex
INPUT ./chapters/implementation/implementation.tex
INPUT chapters/implementation/implementation.tex
INPUT ./chapters/implementation/fsm.tex
INPUT ./chapters/implementation/fsm.tex
OUTPUT chapters/implementation/fsm.aux
INPUT ./chapters/implementation/fsm.tex
INPUT ./chapters/implementation/fsm.tex
INPUT chapters/implementation/fsm.tex
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./chapters/implementation/pc.tex
INPUT ./chapters/implementation/pc.tex
OUTPUT chapters/implementation/pc.aux
INPUT ./chapters/implementation/pc.tex
INPUT ./chapters/implementation/pc.tex
INPUT chapters/implementation/pc.tex
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./chapters/implementation/fetch.tex
INPUT ./chapters/implementation/fetch.tex
OUTPUT chapters/implementation/fetch.aux
INPUT ./chapters/implementation/fetch.tex
INPUT ./chapters/implementation/fetch.tex
INPUT chapters/implementation/fetch.tex
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./chapters/implementation/decode.tex
INPUT ./chapters/implementation/decode.tex
OUTPUT chapters/implementation/decode.aux
INPUT ./chapters/implementation/decode.tex
INPUT ./chapters/implementation/decode.tex
INPUT chapters/implementation/decode.tex
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./chapters/implementation/memory_acess.tex
INPUT ./chapters/implementation/memory_acess.tex
OUTPUT chapters/implementation/memory_acess.aux
INPUT ./chapters/implementation/memory_acess.tex
INPUT ./chapters/implementation/memory_acess.tex
INPUT chapters/implementation/memory_acess.tex
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./chapters/implementation/execute.tex
INPUT ./chapters/implementation/execute.tex
OUTPUT chapters/implementation/execute.aux
INPUT ./chapters/implementation/execute.tex
INPUT ./chapters/implementation/execute.tex
INPUT chapters/implementation/execute.tex
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./chapters/implementation/writeback.tex
INPUT ./chapters/implementation/writeback.tex
OUTPUT chapters/implementation/writeback.aux
INPUT ./chapters/implementation/writeback.tex
INPUT ./chapters/implementation/writeback.tex
INPUT chapters/implementation/writeback.tex
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./chapters/implementation/peripherals/peripherals.tex
INPUT ./chapters/implementation/peripherals/peripherals.tex
OUTPUT chapters/implementation/peripherals/peripherals.aux
INPUT ./chapters/implementation/peripherals/peripherals.tex
INPUT ./chapters/implementation/peripherals/peripherals.tex
INPUT chapters/implementation/peripherals/peripherals.tex
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./chapters/implementation/peripherals/interrupt_controler.tex
INPUT ./chapters/implementation/peripherals/interrupt_controler.tex
OUTPUT chapters/implementation/peripherals/interrupt_controler.aux
INPUT ./chapters/implementation/peripherals/interrupt_controler.tex
INPUT ./chapters/implementation/peripherals/interrupt_controler.tex
INPUT chapters/implementation/peripherals/interrupt_controler.tex
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./chapters/implementation/peripherals/GPIO.tex
INPUT ./chapters/implementation/peripherals/GPIO.tex
OUTPUT chapters/implementation/peripherals/GPIO.aux
INPUT ./chapters/implementation/peripherals/GPIO.tex
INPUT ./chapters/implementation/peripherals/GPIO.tex
INPUT chapters/implementation/peripherals/GPIO.tex
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./chapters/implementation/peripherals/ps2.tex
INPUT ./chapters/implementation/peripherals/ps2.tex
OUTPUT chapters/implementation/peripherals/ps2.aux
INPUT ./chapters/implementation/peripherals/ps2.tex
INPUT ./chapters/implementation/peripherals/ps2.tex
INPUT chapters/implementation/peripherals/ps2.tex
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./chapters/implementation/peripherals/timer.tex
INPUT ./chapters/implementation/peripherals/timer.tex
OUTPUT chapters/implementation/peripherals/timer.aux
INPUT ./chapters/implementation/peripherals/timer.tex
INPUT ./chapters/implementation/peripherals/timer.tex
INPUT chapters/implementation/peripherals/timer.tex
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./chapters/implementation/peripherals/uart.tex
INPUT ./chapters/implementation/peripherals/uart.tex
OUTPUT chapters/implementation/peripherals/uart.aux
INPUT ./chapters/implementation/peripherals/uart.tex
INPUT ./chapters/implementation/peripherals/uart.tex
INPUT chapters/implementation/peripherals/uart.tex
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./chapters/implementation/peripherals/vga.tex
INPUT ./chapters/implementation/peripherals/vga.tex
OUTPUT chapters/implementation/peripherals/vga.aux
INPUT ./chapters/implementation/peripherals/vga.tex
INPUT ./chapters/implementation/peripherals/vga.tex
INPUT chapters/implementation/peripherals/vga.tex
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./chapters/implementation/pipeline/pipeline.tex
INPUT ./chapters/implementation/pipeline/pipeline.tex
OUTPUT chapters/implementation/pipeline/pipeline.aux
INPUT ./chapters/implementation/pipeline/pipeline.tex
INPUT ./chapters/implementation/pipeline/pipeline.tex
INPUT chapters/implementation/pipeline/pipeline.tex
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./chapters/implementation/pipeline/cache.tex
INPUT ./chapters/implementation/pipeline/cache.tex
OUTPUT chapters/implementation/pipeline/cache.aux
INPUT ./chapters/implementation/pipeline/cache.tex
INPUT ./chapters/implementation/pipeline/cache.tex
INPUT chapters/implementation/pipeline/cache.tex
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./chapters/implementation/pipeline/hazard_control.tex
INPUT ./chapters/implementation/pipeline/hazard_control.tex
OUTPUT chapters/implementation/pipeline/hazard_control.aux
INPUT ./chapters/implementation/pipeline/hazard_control.tex
INPUT ./chapters/implementation/pipeline/hazard_control.tex
INPUT chapters/implementation/pipeline/hazard_control.tex
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/Labs-ESRG-resized.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./images/TOP_ENG_LOGO.png
INPUT ./chapters/conclusion/conclusion.tex
INPUT ./chapters/conclusion/conclusion.tex
OUTPUT chapters/conclusion/conclusion.aux
INPUT ./chapters/conclusion/conclusion.tex
INPUT ./chapters/conclusion/conclusion.tex
INPUT chapters/conclusion/conclusion.tex
INPUT main_report.aux
INPUT ./title_page/title.aux
INPUT ./title_page/title.aux
INPUT title_page/title.aux
INPUT ./chapters/introduction/introduction.aux
INPUT ./chapters/introduction/introduction.aux
INPUT chapters/introduction/introduction.aux
INPUT ./chapters/analysis/analysis.aux
INPUT ./chapters/analysis/analysis.aux
INPUT chapters/analysis/analysis.aux
INPUT ./chapters/analysis/fsm.aux
INPUT ./chapters/analysis/fsm.aux
INPUT chapters/analysis/fsm.aux
INPUT ./chapters/analysis/pc.aux
INPUT ./chapters/analysis/pc.aux
INPUT chapters/analysis/pc.aux
INPUT ./chapters/analysis/fetch.aux
INPUT ./chapters/analysis/fetch.aux
INPUT chapters/analysis/fetch.aux
INPUT ./chapters/analysis/decode.aux
INPUT ./chapters/analysis/decode.aux
INPUT chapters/analysis/decode.aux
INPUT ./chapters/analysis/memory_acess.aux
INPUT ./chapters/analysis/memory_acess.aux
INPUT chapters/analysis/memory_acess.aux
INPUT ./chapters/analysis/execute.aux
INPUT ./chapters/analysis/execute.aux
INPUT chapters/analysis/execute.aux
INPUT ./chapters/analysis/writeback.aux
INPUT ./chapters/analysis/writeback.aux
INPUT chapters/analysis/writeback.aux
INPUT ./chapters/analysis/peripherals/peripherals.aux
INPUT ./chapters/analysis/peripherals/peripherals.aux
INPUT chapters/analysis/peripherals/peripherals.aux
INPUT ./chapters/analysis/peripherals/interrupt_controler.aux
INPUT ./chapters/analysis/peripherals/interrupt_controler.aux
INPUT chapters/analysis/peripherals/interrupt_controler.aux
INPUT ./chapters/analysis/peripherals/GPIO.aux
INPUT ./chapters/analysis/peripherals/GPIO.aux
INPUT chapters/analysis/peripherals/GPIO.aux
INPUT ./chapters/analysis/peripherals/ps2.aux
INPUT ./chapters/analysis/peripherals/ps2.aux
INPUT chapters/analysis/peripherals/ps2.aux
INPUT ./chapters/analysis/peripherals/timer.aux
INPUT ./chapters/analysis/peripherals/timer.aux
INPUT chapters/analysis/peripherals/timer.aux
INPUT ./chapters/analysis/peripherals/uart.aux
INPUT ./chapters/analysis/peripherals/uart.aux
INPUT chapters/analysis/peripherals/uart.aux
INPUT ./chapters/analysis/peripherals/vga.aux
INPUT ./chapters/analysis/peripherals/vga.aux
INPUT chapters/analysis/peripherals/vga.aux
INPUT ./chapters/analysis/pipeline/pipeline.aux
INPUT ./chapters/analysis/pipeline/pipeline.aux
INPUT chapters/analysis/pipeline/pipeline.aux
INPUT ./chapters/analysis/pipeline/cache.aux
INPUT ./chapters/analysis/pipeline/cache.aux
INPUT chapters/analysis/pipeline/cache.aux
INPUT ./chapters/analysis/pipeline/hazard_control.aux
INPUT ./chapters/analysis/pipeline/hazard_control.aux
INPUT chapters/analysis/pipeline/hazard_control.aux
INPUT ./chapters/design/design.aux
INPUT ./chapters/design/design.aux
INPUT chapters/design/design.aux
INPUT ./chapters/design/fsm.aux
INPUT ./chapters/design/fsm.aux
INPUT chapters/design/fsm.aux
INPUT ./chapters/design/pc.aux
INPUT ./chapters/design/pc.aux
INPUT chapters/design/pc.aux
INPUT ./chapters/design/fetch.aux
INPUT ./chapters/design/fetch.aux
INPUT chapters/design/fetch.aux
INPUT ./chapters/design/decode.aux
INPUT ./chapters/design/decode.aux
INPUT chapters/design/decode.aux
INPUT ./chapters/design/memory_acess.aux
INPUT ./chapters/design/memory_acess.aux
INPUT chapters/design/memory_acess.aux
INPUT ./chapters/design/execute.aux
INPUT ./chapters/design/execute.aux
INPUT chapters/design/execute.aux
INPUT ./chapters/design/writeback.aux
INPUT ./chapters/design/writeback.aux
INPUT chapters/design/writeback.aux
INPUT ./chapters/design/peripherals/peripherals.aux
INPUT ./chapters/design/peripherals/peripherals.aux
INPUT chapters/design/peripherals/peripherals.aux
INPUT ./chapters/design/peripherals/interrupt_controler.aux
INPUT ./chapters/design/peripherals/interrupt_controler.aux
INPUT chapters/design/peripherals/interrupt_controler.aux
INPUT ./chapters/design/peripherals/GPIO.aux
INPUT ./chapters/design/peripherals/GPIO.aux
INPUT chapters/design/peripherals/GPIO.aux
INPUT ./chapters/design/peripherals/ps2.aux
INPUT ./chapters/design/peripherals/ps2.aux
INPUT chapters/design/peripherals/ps2.aux
INPUT ./chapters/design/peripherals/timer.aux
INPUT ./chapters/design/peripherals/timer.aux
INPUT chapters/design/peripherals/timer.aux
INPUT ./chapters/design/peripherals/uart.aux
INPUT ./chapters/design/peripherals/uart.aux
INPUT chapters/design/peripherals/uart.aux
INPUT ./chapters/design/peripherals/vga.aux
INPUT ./chapters/design/peripherals/vga.aux
INPUT chapters/design/peripherals/vga.aux
INPUT ./chapters/design/pipeline/pipeline.aux
INPUT ./chapters/design/pipeline/pipeline.aux
INPUT chapters/design/pipeline/pipeline.aux
INPUT ./chapters/design/pipeline/cache.aux
INPUT ./chapters/design/pipeline/cache.aux
INPUT chapters/design/pipeline/cache.aux
INPUT ./chapters/design/pipeline/hazard_control.aux
INPUT ./chapters/design/pipeline/hazard_control.aux
INPUT chapters/design/pipeline/hazard_control.aux
INPUT ./chapters/implementation/implementation.aux
INPUT ./chapters/implementation/implementation.aux
INPUT chapters/implementation/implementation.aux
INPUT ./chapters/implementation/fsm.aux
INPUT ./chapters/implementation/fsm.aux
INPUT chapters/implementation/fsm.aux
INPUT ./chapters/implementation/pc.aux
INPUT ./chapters/implementation/pc.aux
INPUT chapters/implementation/pc.aux
INPUT ./chapters/implementation/fetch.aux
INPUT ./chapters/implementation/fetch.aux
INPUT chapters/implementation/fetch.aux
INPUT ./chapters/implementation/decode.aux
INPUT ./chapters/implementation/decode.aux
INPUT chapters/implementation/decode.aux
INPUT ./chapters/implementation/memory_acess.aux
INPUT ./chapters/implementation/memory_acess.aux
INPUT chapters/implementation/memory_acess.aux
INPUT ./chapters/implementation/execute.aux
INPUT ./chapters/implementation/execute.aux
INPUT chapters/implementation/execute.aux
INPUT ./chapters/implementation/writeback.aux
INPUT ./chapters/implementation/writeback.aux
INPUT chapters/implementation/writeback.aux
INPUT ./chapters/implementation/peripherals/peripherals.aux
INPUT ./chapters/implementation/peripherals/peripherals.aux
INPUT chapters/implementation/peripherals/peripherals.aux
INPUT ./chapters/implementation/peripherals/interrupt_controler.aux
INPUT ./chapters/implementation/peripherals/interrupt_controler.aux
INPUT chapters/implementation/peripherals/interrupt_controler.aux
INPUT ./chapters/implementation/peripherals/GPIO.aux
INPUT ./chapters/implementation/peripherals/GPIO.aux
INPUT chapters/implementation/peripherals/GPIO.aux
INPUT ./chapters/implementation/peripherals/ps2.aux
INPUT ./chapters/implementation/peripherals/ps2.aux
INPUT chapters/implementation/peripherals/ps2.aux
INPUT ./chapters/implementation/peripherals/timer.aux
INPUT ./chapters/implementation/peripherals/timer.aux
INPUT chapters/implementation/peripherals/timer.aux
INPUT ./chapters/implementation/peripherals/uart.aux
INPUT ./chapters/implementation/peripherals/uart.aux
INPUT chapters/implementation/peripherals/uart.aux
INPUT ./chapters/implementation/peripherals/vga.aux
INPUT ./chapters/implementation/peripherals/vga.aux
INPUT chapters/implementation/peripherals/vga.aux
INPUT ./chapters/implementation/pipeline/pipeline.aux
INPUT ./chapters/implementation/pipeline/pipeline.aux
INPUT chapters/implementation/pipeline/pipeline.aux
INPUT ./chapters/implementation/pipeline/cache.aux
INPUT ./chapters/implementation/pipeline/cache.aux
INPUT chapters/implementation/pipeline/cache.aux
INPUT ./chapters/implementation/pipeline/hazard_control.aux
INPUT ./chapters/implementation/pipeline/hazard_control.aux
INPUT chapters/implementation/pipeline/hazard_control.aux
INPUT ./chapters/conclusion/conclusion.aux
INPUT ./chapters/conclusion/conclusion.aux
INPUT chapters/conclusion/conclusion.aux
INPUT ./main_report.out
INPUT ./main_report.out
INPUT /usr/share/texlive/texmf-dist/fonts/type1/public/amsfonts/cm/cmbx10.pfb
INPUT /usr/share/texlive/texmf-dist/fonts/type1/public/amsfonts/cm/cmbx12.pfb
INPUT /usr/share/texlive/texmf-dist/fonts/type1/public/amsfonts/cm/cmr10.pfb
INPUT /usr/share/texlive/texmf-dist/fonts/type1/public/amsfonts/cm/cmr12.pfb
INPUT /usr/share/texlive/texmf-dist/fonts/type1/public/amsfonts/cm/cmr17.pfb
INPUT /usr/share/texlive/texmf-dist/fonts/type1/public/amsfonts/cm/cmr9.pfb
INPUT /usr/share/texlive/texmf-dist/fonts/type1/public/amsfonts/cm/cmtt10.pfb
INPUT /usr/share/texmf/fonts/type1/public/cm-super/sfrm1095.pfb
