

================================================================
== Vivado HLS Report for 'mvt'
================================================================
* Date:           Tue May  7 00:41:52 2019

* Version:        2018.2.1 (Build 2288704 on Thu Jul 26 18:46:41 MDT 2018)
* Project:        mvt
* Solution:       solution
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.300|        2.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+--------+---------+------------------+-----------+-----------+-------+----------+
        |                   |      Latency     |     Iteration    |  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min  |   max   |      Latency     |  achieved |   target  | Count | Pipelined|
        +-------------------+--------+---------+------------------+-----------+-----------+-------+----------+
        |- XCL_WG_DIM_X     |       ?|        ?| 462984 ~ 9280904 |          -|          -|      ?|    no    |
        | + XCL_WG_DIM_X.1  |  196608|  8912896|      3 ~ 136     |          -|          -|  65536|    no    |
        | + XCL_WG_DIM_X.2  |     768|    34816|      3 ~ 136     |          -|          -|    256|    no    |
        | + XCL_WG_DIM_X.3  |     768|    34816|      3 ~ 136     |          -|          -|    256|    no    |
        | + XCL_WG_DIM_X.4  |  263680|   263680|              1030|          -|          -|    256|    no    |
        | + XCL_WG_DIM_X.5  |    1024|    34560|      4 ~ 135     |          -|          -|    256|    no    |
        +-------------------+--------+---------+------------------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1706
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (!exitcond_flatten)
4 --> 
	5  / true
5 --> 
	6  / (!exitcond8 & tmp_18)
	139  / (!exitcond8 & !tmp_18)
	141  / (exitcond8)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	109  / true
109 --> 
	110  / true
110 --> 
	111  / true
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	118  / true
118 --> 
	119  / true
119 --> 
	120  / true
120 --> 
	121  / true
121 --> 
	122  / true
122 --> 
	123  / true
123 --> 
	124  / true
124 --> 
	125  / true
125 --> 
	126  / true
126 --> 
	127  / true
127 --> 
	128  / true
128 --> 
	129  / true
129 --> 
	130  / true
130 --> 
	131  / true
131 --> 
	132  / true
132 --> 
	133  / true
133 --> 
	134  / true
134 --> 
	135  / true
135 --> 
	136  / true
136 --> 
	137  / true
137 --> 
	138  / true
138 --> 
	139  / true
139 --> 
	140  / true
140 --> 
	5  / true
141 --> 
	142  / (!exitcond7 & tmp_23)
	275  / (!exitcond7 & !tmp_23)
	277  / (exitcond7)
142 --> 
	143  / true
143 --> 
	144  / true
144 --> 
	145  / true
145 --> 
	146  / true
146 --> 
	147  / true
147 --> 
	148  / true
148 --> 
	149  / true
149 --> 
	150  / true
150 --> 
	151  / true
151 --> 
	152  / true
152 --> 
	153  / true
153 --> 
	154  / true
154 --> 
	155  / true
155 --> 
	156  / true
156 --> 
	157  / true
157 --> 
	158  / true
158 --> 
	159  / true
159 --> 
	160  / true
160 --> 
	161  / true
161 --> 
	162  / true
162 --> 
	163  / true
163 --> 
	164  / true
164 --> 
	165  / true
165 --> 
	166  / true
166 --> 
	167  / true
167 --> 
	168  / true
168 --> 
	169  / true
169 --> 
	170  / true
170 --> 
	171  / true
171 --> 
	172  / true
172 --> 
	173  / true
173 --> 
	174  / true
174 --> 
	175  / true
175 --> 
	176  / true
176 --> 
	177  / true
177 --> 
	178  / true
178 --> 
	179  / true
179 --> 
	180  / true
180 --> 
	181  / true
181 --> 
	182  / true
182 --> 
	183  / true
183 --> 
	184  / true
184 --> 
	185  / true
185 --> 
	186  / true
186 --> 
	187  / true
187 --> 
	188  / true
188 --> 
	189  / true
189 --> 
	190  / true
190 --> 
	191  / true
191 --> 
	192  / true
192 --> 
	193  / true
193 --> 
	194  / true
194 --> 
	195  / true
195 --> 
	196  / true
196 --> 
	197  / true
197 --> 
	198  / true
198 --> 
	199  / true
199 --> 
	200  / true
200 --> 
	201  / true
201 --> 
	202  / true
202 --> 
	203  / true
203 --> 
	204  / true
204 --> 
	205  / true
205 --> 
	206  / true
206 --> 
	207  / true
207 --> 
	208  / true
208 --> 
	209  / true
209 --> 
	210  / true
210 --> 
	211  / true
211 --> 
	212  / true
212 --> 
	213  / true
213 --> 
	214  / true
214 --> 
	215  / true
215 --> 
	216  / true
216 --> 
	217  / true
217 --> 
	218  / true
218 --> 
	219  / true
219 --> 
	220  / true
220 --> 
	221  / true
221 --> 
	222  / true
222 --> 
	223  / true
223 --> 
	224  / true
224 --> 
	225  / true
225 --> 
	226  / true
226 --> 
	227  / true
227 --> 
	228  / true
228 --> 
	229  / true
229 --> 
	230  / true
230 --> 
	231  / true
231 --> 
	232  / true
232 --> 
	233  / true
233 --> 
	234  / true
234 --> 
	235  / true
235 --> 
	236  / true
236 --> 
	237  / true
237 --> 
	238  / true
238 --> 
	239  / true
239 --> 
	240  / true
240 --> 
	241  / true
241 --> 
	242  / true
242 --> 
	243  / true
243 --> 
	244  / true
244 --> 
	245  / true
245 --> 
	246  / true
246 --> 
	247  / true
247 --> 
	248  / true
248 --> 
	249  / true
249 --> 
	250  / true
250 --> 
	251  / true
251 --> 
	252  / true
252 --> 
	253  / true
253 --> 
	254  / true
254 --> 
	255  / true
255 --> 
	256  / true
256 --> 
	257  / true
257 --> 
	258  / true
258 --> 
	259  / true
259 --> 
	260  / true
260 --> 
	261  / true
261 --> 
	262  / true
262 --> 
	263  / true
263 --> 
	264  / true
264 --> 
	265  / true
265 --> 
	266  / true
266 --> 
	267  / true
267 --> 
	268  / true
268 --> 
	269  / true
269 --> 
	270  / true
270 --> 
	271  / true
271 --> 
	272  / true
272 --> 
	273  / true
273 --> 
	274  / true
274 --> 
	275  / true
275 --> 
	276  / true
276 --> 
	141  / true
277 --> 
	413  / (exitcond6)
	278  / (!exitcond6 & tmp_24)
	411  / (!exitcond6 & !tmp_24)
278 --> 
	279  / true
279 --> 
	280  / true
280 --> 
	281  / true
281 --> 
	282  / true
282 --> 
	283  / true
283 --> 
	284  / true
284 --> 
	285  / true
285 --> 
	286  / true
286 --> 
	287  / true
287 --> 
	288  / true
288 --> 
	289  / true
289 --> 
	290  / true
290 --> 
	291  / true
291 --> 
	292  / true
292 --> 
	293  / true
293 --> 
	294  / true
294 --> 
	295  / true
295 --> 
	296  / true
296 --> 
	297  / true
297 --> 
	298  / true
298 --> 
	299  / true
299 --> 
	300  / true
300 --> 
	301  / true
301 --> 
	302  / true
302 --> 
	303  / true
303 --> 
	304  / true
304 --> 
	305  / true
305 --> 
	306  / true
306 --> 
	307  / true
307 --> 
	308  / true
308 --> 
	309  / true
309 --> 
	310  / true
310 --> 
	311  / true
311 --> 
	312  / true
312 --> 
	313  / true
313 --> 
	314  / true
314 --> 
	315  / true
315 --> 
	316  / true
316 --> 
	317  / true
317 --> 
	318  / true
318 --> 
	319  / true
319 --> 
	320  / true
320 --> 
	321  / true
321 --> 
	322  / true
322 --> 
	323  / true
323 --> 
	324  / true
324 --> 
	325  / true
325 --> 
	326  / true
326 --> 
	327  / true
327 --> 
	328  / true
328 --> 
	329  / true
329 --> 
	330  / true
330 --> 
	331  / true
331 --> 
	332  / true
332 --> 
	333  / true
333 --> 
	334  / true
334 --> 
	335  / true
335 --> 
	336  / true
336 --> 
	337  / true
337 --> 
	338  / true
338 --> 
	339  / true
339 --> 
	340  / true
340 --> 
	341  / true
341 --> 
	342  / true
342 --> 
	343  / true
343 --> 
	344  / true
344 --> 
	345  / true
345 --> 
	346  / true
346 --> 
	347  / true
347 --> 
	348  / true
348 --> 
	349  / true
349 --> 
	350  / true
350 --> 
	351  / true
351 --> 
	352  / true
352 --> 
	353  / true
353 --> 
	354  / true
354 --> 
	355  / true
355 --> 
	356  / true
356 --> 
	357  / true
357 --> 
	358  / true
358 --> 
	359  / true
359 --> 
	360  / true
360 --> 
	361  / true
361 --> 
	362  / true
362 --> 
	363  / true
363 --> 
	364  / true
364 --> 
	365  / true
365 --> 
	366  / true
366 --> 
	367  / true
367 --> 
	368  / true
368 --> 
	369  / true
369 --> 
	370  / true
370 --> 
	371  / true
371 --> 
	372  / true
372 --> 
	373  / true
373 --> 
	374  / true
374 --> 
	375  / true
375 --> 
	376  / true
376 --> 
	377  / true
377 --> 
	378  / true
378 --> 
	379  / true
379 --> 
	380  / true
380 --> 
	381  / true
381 --> 
	382  / true
382 --> 
	383  / true
383 --> 
	384  / true
384 --> 
	385  / true
385 --> 
	386  / true
386 --> 
	387  / true
387 --> 
	388  / true
388 --> 
	389  / true
389 --> 
	390  / true
390 --> 
	391  / true
391 --> 
	392  / true
392 --> 
	393  / true
393 --> 
	394  / true
394 --> 
	395  / true
395 --> 
	396  / true
396 --> 
	397  / true
397 --> 
	398  / true
398 --> 
	399  / true
399 --> 
	400  / true
400 --> 
	401  / true
401 --> 
	402  / true
402 --> 
	403  / true
403 --> 
	404  / true
404 --> 
	405  / true
405 --> 
	406  / true
406 --> 
	407  / true
407 --> 
	408  / true
408 --> 
	409  / true
409 --> 
	410  / true
410 --> 
	411  / true
411 --> 
	412  / true
412 --> 
	277  / true
413 --> 
	414  / true
414 --> 
	415  / true
415 --> 
	416  / true
416 --> 
	417  / true
417 --> 
	418  / true
418 --> 
	419  / true
419 --> 
	420  / true
420 --> 
	421  / true
421 --> 
	422  / true
422 --> 
	423  / true
423 --> 
	424  / true
424 --> 
	425  / true
425 --> 
	426  / true
426 --> 
	427  / true
427 --> 
	428  / true
428 --> 
	429  / true
429 --> 
	430  / true
430 --> 
	431  / true
431 --> 
	432  / true
432 --> 
	433  / true
433 --> 
	434  / true
434 --> 
	435  / true
435 --> 
	436  / true
436 --> 
	437  / true
437 --> 
	438  / true
438 --> 
	439  / true
439 --> 
	440  / true
440 --> 
	441  / true
441 --> 
	442  / true
442 --> 
	443  / true
443 --> 
	444  / true
444 --> 
	445  / true
445 --> 
	446  / true
446 --> 
	447  / true
447 --> 
	448  / true
448 --> 
	449  / true
449 --> 
	450  / true
450 --> 
	451  / true
451 --> 
	452  / true
452 --> 
	453  / true
453 --> 
	454  / true
454 --> 
	455  / true
455 --> 
	456  / true
456 --> 
	457  / true
457 --> 
	458  / true
458 --> 
	459  / true
459 --> 
	460  / true
460 --> 
	461  / true
461 --> 
	462  / true
462 --> 
	463  / true
463 --> 
	464  / true
464 --> 
	465  / true
465 --> 
	466  / true
466 --> 
	467  / true
467 --> 
	468  / true
468 --> 
	469  / true
469 --> 
	470  / true
470 --> 
	471  / true
471 --> 
	472  / true
472 --> 
	473  / true
473 --> 
	474  / true
474 --> 
	475  / true
475 --> 
	476  / true
476 --> 
	477  / true
477 --> 
	478  / true
478 --> 
	479  / true
479 --> 
	480  / true
480 --> 
	481  / true
481 --> 
	482  / true
482 --> 
	483  / true
483 --> 
	484  / true
484 --> 
	485  / true
485 --> 
	486  / true
486 --> 
	487  / true
487 --> 
	488  / true
488 --> 
	489  / true
489 --> 
	490  / true
490 --> 
	491  / true
491 --> 
	492  / true
492 --> 
	493  / true
493 --> 
	494  / true
494 --> 
	495  / true
495 --> 
	496  / true
496 --> 
	497  / true
497 --> 
	498  / true
498 --> 
	499  / true
499 --> 
	500  / true
500 --> 
	501  / true
501 --> 
	502  / true
502 --> 
	503  / true
503 --> 
	504  / true
504 --> 
	505  / true
505 --> 
	506  / true
506 --> 
	507  / true
507 --> 
	508  / true
508 --> 
	509  / true
509 --> 
	510  / true
510 --> 
	511  / true
511 --> 
	512  / true
512 --> 
	513  / true
513 --> 
	514  / true
514 --> 
	515  / true
515 --> 
	516  / true
516 --> 
	517  / true
517 --> 
	518  / true
518 --> 
	519  / true
519 --> 
	520  / true
520 --> 
	521  / true
521 --> 
	522  / true
522 --> 
	523  / true
523 --> 
	524  / true
524 --> 
	525  / true
525 --> 
	526  / true
526 --> 
	527  / true
527 --> 
	528  / true
528 --> 
	529  / true
529 --> 
	530  / true
530 --> 
	531  / true
531 --> 
	532  / true
532 --> 
	533  / true
533 --> 
	534  / true
534 --> 
	535  / true
535 --> 
	536  / true
536 --> 
	537  / true
537 --> 
	538  / true
538 --> 
	539  / true
539 --> 
	540  / true
540 --> 
	541  / true
541 --> 
	542  / (!exitcond5)
	1571  / (exitcond5)
542 --> 
	543  / true
543 --> 
	544  / true
544 --> 
	545  / true
545 --> 
	546  / true
546 --> 
	547  / true
547 --> 
	548  / true
548 --> 
	549  / true
549 --> 
	550  / true
550 --> 
	551  / true
551 --> 
	552  / true
552 --> 
	553  / true
553 --> 
	554  / true
554 --> 
	555  / true
555 --> 
	556  / true
556 --> 
	557  / true
557 --> 
	558  / true
558 --> 
	559  / true
559 --> 
	560  / true
560 --> 
	561  / true
561 --> 
	562  / true
562 --> 
	563  / true
563 --> 
	564  / true
564 --> 
	565  / true
565 --> 
	566  / true
566 --> 
	567  / true
567 --> 
	568  / true
568 --> 
	569  / true
569 --> 
	570  / true
570 --> 
	571  / true
571 --> 
	572  / true
572 --> 
	573  / true
573 --> 
	574  / true
574 --> 
	575  / true
575 --> 
	576  / true
576 --> 
	577  / true
577 --> 
	578  / true
578 --> 
	579  / true
579 --> 
	580  / true
580 --> 
	581  / true
581 --> 
	582  / true
582 --> 
	583  / true
583 --> 
	584  / true
584 --> 
	585  / true
585 --> 
	586  / true
586 --> 
	587  / true
587 --> 
	588  / true
588 --> 
	589  / true
589 --> 
	590  / true
590 --> 
	591  / true
591 --> 
	592  / true
592 --> 
	593  / true
593 --> 
	594  / true
594 --> 
	595  / true
595 --> 
	596  / true
596 --> 
	597  / true
597 --> 
	598  / true
598 --> 
	599  / true
599 --> 
	600  / true
600 --> 
	601  / true
601 --> 
	602  / true
602 --> 
	603  / true
603 --> 
	604  / true
604 --> 
	605  / true
605 --> 
	606  / true
606 --> 
	607  / true
607 --> 
	608  / true
608 --> 
	609  / true
609 --> 
	610  / true
610 --> 
	611  / true
611 --> 
	612  / true
612 --> 
	613  / true
613 --> 
	614  / true
614 --> 
	615  / true
615 --> 
	616  / true
616 --> 
	617  / true
617 --> 
	618  / true
618 --> 
	619  / true
619 --> 
	620  / true
620 --> 
	621  / true
621 --> 
	622  / true
622 --> 
	623  / true
623 --> 
	624  / true
624 --> 
	625  / true
625 --> 
	626  / true
626 --> 
	627  / true
627 --> 
	628  / true
628 --> 
	629  / true
629 --> 
	630  / true
630 --> 
	631  / true
631 --> 
	632  / true
632 --> 
	633  / true
633 --> 
	634  / true
634 --> 
	635  / true
635 --> 
	636  / true
636 --> 
	637  / true
637 --> 
	638  / true
638 --> 
	639  / true
639 --> 
	640  / true
640 --> 
	641  / true
641 --> 
	642  / true
642 --> 
	643  / true
643 --> 
	644  / true
644 --> 
	645  / true
645 --> 
	646  / true
646 --> 
	647  / true
647 --> 
	648  / true
648 --> 
	649  / true
649 --> 
	650  / true
650 --> 
	651  / true
651 --> 
	652  / true
652 --> 
	653  / true
653 --> 
	654  / true
654 --> 
	655  / true
655 --> 
	656  / true
656 --> 
	657  / true
657 --> 
	658  / true
658 --> 
	659  / true
659 --> 
	660  / true
660 --> 
	661  / true
661 --> 
	662  / true
662 --> 
	663  / true
663 --> 
	664  / true
664 --> 
	665  / true
665 --> 
	666  / true
666 --> 
	667  / true
667 --> 
	668  / true
668 --> 
	669  / true
669 --> 
	670  / true
670 --> 
	671  / true
671 --> 
	672  / true
672 --> 
	673  / true
673 --> 
	674  / true
674 --> 
	675  / true
675 --> 
	676  / true
676 --> 
	677  / true
677 --> 
	678  / true
678 --> 
	679  / true
679 --> 
	680  / true
680 --> 
	681  / true
681 --> 
	682  / true
682 --> 
	683  / true
683 --> 
	684  / true
684 --> 
	685  / true
685 --> 
	686  / true
686 --> 
	687  / true
687 --> 
	688  / true
688 --> 
	689  / true
689 --> 
	690  / true
690 --> 
	691  / true
691 --> 
	692  / true
692 --> 
	693  / true
693 --> 
	694  / true
694 --> 
	695  / true
695 --> 
	696  / true
696 --> 
	697  / true
697 --> 
	698  / true
698 --> 
	699  / true
699 --> 
	700  / true
700 --> 
	701  / true
701 --> 
	702  / true
702 --> 
	703  / true
703 --> 
	704  / true
704 --> 
	705  / true
705 --> 
	706  / true
706 --> 
	707  / true
707 --> 
	708  / true
708 --> 
	709  / true
709 --> 
	710  / true
710 --> 
	711  / true
711 --> 
	712  / true
712 --> 
	713  / true
713 --> 
	714  / true
714 --> 
	715  / true
715 --> 
	716  / true
716 --> 
	717  / true
717 --> 
	718  / true
718 --> 
	719  / true
719 --> 
	720  / true
720 --> 
	721  / true
721 --> 
	722  / true
722 --> 
	723  / true
723 --> 
	724  / true
724 --> 
	725  / true
725 --> 
	726  / true
726 --> 
	727  / true
727 --> 
	728  / true
728 --> 
	729  / true
729 --> 
	730  / true
730 --> 
	731  / true
731 --> 
	732  / true
732 --> 
	733  / true
733 --> 
	734  / true
734 --> 
	735  / true
735 --> 
	736  / true
736 --> 
	737  / true
737 --> 
	738  / true
738 --> 
	739  / true
739 --> 
	740  / true
740 --> 
	741  / true
741 --> 
	742  / true
742 --> 
	743  / true
743 --> 
	744  / true
744 --> 
	745  / true
745 --> 
	746  / true
746 --> 
	747  / true
747 --> 
	748  / true
748 --> 
	749  / true
749 --> 
	750  / true
750 --> 
	751  / true
751 --> 
	752  / true
752 --> 
	753  / true
753 --> 
	754  / true
754 --> 
	755  / true
755 --> 
	756  / true
756 --> 
	757  / true
757 --> 
	758  / true
758 --> 
	759  / true
759 --> 
	760  / true
760 --> 
	761  / true
761 --> 
	762  / true
762 --> 
	763  / true
763 --> 
	764  / true
764 --> 
	765  / true
765 --> 
	766  / true
766 --> 
	767  / true
767 --> 
	768  / true
768 --> 
	769  / true
769 --> 
	770  / true
770 --> 
	771  / true
771 --> 
	772  / true
772 --> 
	773  / true
773 --> 
	774  / true
774 --> 
	775  / true
775 --> 
	776  / true
776 --> 
	777  / true
777 --> 
	778  / true
778 --> 
	779  / true
779 --> 
	780  / true
780 --> 
	781  / true
781 --> 
	782  / true
782 --> 
	783  / true
783 --> 
	784  / true
784 --> 
	785  / true
785 --> 
	786  / true
786 --> 
	787  / true
787 --> 
	788  / true
788 --> 
	789  / true
789 --> 
	790  / true
790 --> 
	791  / true
791 --> 
	792  / true
792 --> 
	793  / true
793 --> 
	794  / true
794 --> 
	795  / true
795 --> 
	796  / true
796 --> 
	797  / true
797 --> 
	798  / true
798 --> 
	799  / true
799 --> 
	800  / true
800 --> 
	801  / true
801 --> 
	802  / true
802 --> 
	803  / true
803 --> 
	804  / true
804 --> 
	805  / true
805 --> 
	806  / true
806 --> 
	807  / true
807 --> 
	808  / true
808 --> 
	809  / true
809 --> 
	810  / true
810 --> 
	811  / true
811 --> 
	812  / true
812 --> 
	813  / true
813 --> 
	814  / true
814 --> 
	815  / true
815 --> 
	816  / true
816 --> 
	817  / true
817 --> 
	818  / true
818 --> 
	819  / true
819 --> 
	820  / true
820 --> 
	821  / true
821 --> 
	822  / true
822 --> 
	823  / true
823 --> 
	824  / true
824 --> 
	825  / true
825 --> 
	826  / true
826 --> 
	827  / true
827 --> 
	828  / true
828 --> 
	829  / true
829 --> 
	830  / true
830 --> 
	831  / true
831 --> 
	832  / true
832 --> 
	833  / true
833 --> 
	834  / true
834 --> 
	835  / true
835 --> 
	836  / true
836 --> 
	837  / true
837 --> 
	838  / true
838 --> 
	839  / true
839 --> 
	840  / true
840 --> 
	841  / true
841 --> 
	842  / true
842 --> 
	843  / true
843 --> 
	844  / true
844 --> 
	845  / true
845 --> 
	846  / true
846 --> 
	847  / true
847 --> 
	848  / true
848 --> 
	849  / true
849 --> 
	850  / true
850 --> 
	851  / true
851 --> 
	852  / true
852 --> 
	853  / true
853 --> 
	854  / true
854 --> 
	855  / true
855 --> 
	856  / true
856 --> 
	857  / true
857 --> 
	858  / true
858 --> 
	859  / true
859 --> 
	860  / true
860 --> 
	861  / true
861 --> 
	862  / true
862 --> 
	863  / true
863 --> 
	864  / true
864 --> 
	865  / true
865 --> 
	866  / true
866 --> 
	867  / true
867 --> 
	868  / true
868 --> 
	869  / true
869 --> 
	870  / true
870 --> 
	871  / true
871 --> 
	872  / true
872 --> 
	873  / true
873 --> 
	874  / true
874 --> 
	875  / true
875 --> 
	876  / true
876 --> 
	877  / true
877 --> 
	878  / true
878 --> 
	879  / true
879 --> 
	880  / true
880 --> 
	881  / true
881 --> 
	882  / true
882 --> 
	883  / true
883 --> 
	884  / true
884 --> 
	885  / true
885 --> 
	886  / true
886 --> 
	887  / true
887 --> 
	888  / true
888 --> 
	889  / true
889 --> 
	890  / true
890 --> 
	891  / true
891 --> 
	892  / true
892 --> 
	893  / true
893 --> 
	894  / true
894 --> 
	895  / true
895 --> 
	896  / true
896 --> 
	897  / true
897 --> 
	898  / true
898 --> 
	899  / true
899 --> 
	900  / true
900 --> 
	901  / true
901 --> 
	902  / true
902 --> 
	903  / true
903 --> 
	904  / true
904 --> 
	905  / true
905 --> 
	906  / true
906 --> 
	907  / true
907 --> 
	908  / true
908 --> 
	909  / true
909 --> 
	910  / true
910 --> 
	911  / true
911 --> 
	912  / true
912 --> 
	913  / true
913 --> 
	914  / true
914 --> 
	915  / true
915 --> 
	916  / true
916 --> 
	917  / true
917 --> 
	918  / true
918 --> 
	919  / true
919 --> 
	920  / true
920 --> 
	921  / true
921 --> 
	922  / true
922 --> 
	923  / true
923 --> 
	924  / true
924 --> 
	925  / true
925 --> 
	926  / true
926 --> 
	927  / true
927 --> 
	928  / true
928 --> 
	929  / true
929 --> 
	930  / true
930 --> 
	931  / true
931 --> 
	932  / true
932 --> 
	933  / true
933 --> 
	934  / true
934 --> 
	935  / true
935 --> 
	936  / true
936 --> 
	937  / true
937 --> 
	938  / true
938 --> 
	939  / true
939 --> 
	940  / true
940 --> 
	941  / true
941 --> 
	942  / true
942 --> 
	943  / true
943 --> 
	944  / true
944 --> 
	945  / true
945 --> 
	946  / true
946 --> 
	947  / true
947 --> 
	948  / true
948 --> 
	949  / true
949 --> 
	950  / true
950 --> 
	951  / true
951 --> 
	952  / true
952 --> 
	953  / true
953 --> 
	954  / true
954 --> 
	955  / true
955 --> 
	956  / true
956 --> 
	957  / true
957 --> 
	958  / true
958 --> 
	959  / true
959 --> 
	960  / true
960 --> 
	961  / true
961 --> 
	962  / true
962 --> 
	963  / true
963 --> 
	964  / true
964 --> 
	965  / true
965 --> 
	966  / true
966 --> 
	967  / true
967 --> 
	968  / true
968 --> 
	969  / true
969 --> 
	970  / true
970 --> 
	971  / true
971 --> 
	972  / true
972 --> 
	973  / true
973 --> 
	974  / true
974 --> 
	975  / true
975 --> 
	976  / true
976 --> 
	977  / true
977 --> 
	978  / true
978 --> 
	979  / true
979 --> 
	980  / true
980 --> 
	981  / true
981 --> 
	982  / true
982 --> 
	983  / true
983 --> 
	984  / true
984 --> 
	985  / true
985 --> 
	986  / true
986 --> 
	987  / true
987 --> 
	988  / true
988 --> 
	989  / true
989 --> 
	990  / true
990 --> 
	991  / true
991 --> 
	992  / true
992 --> 
	993  / true
993 --> 
	994  / true
994 --> 
	995  / true
995 --> 
	996  / true
996 --> 
	997  / true
997 --> 
	998  / true
998 --> 
	999  / true
999 --> 
	1000  / true
1000 --> 
	1001  / true
1001 --> 
	1002  / true
1002 --> 
	1003  / true
1003 --> 
	1004  / true
1004 --> 
	1005  / true
1005 --> 
	1006  / true
1006 --> 
	1007  / true
1007 --> 
	1008  / true
1008 --> 
	1009  / true
1009 --> 
	1010  / true
1010 --> 
	1011  / true
1011 --> 
	1012  / true
1012 --> 
	1013  / true
1013 --> 
	1014  / true
1014 --> 
	1015  / true
1015 --> 
	1016  / true
1016 --> 
	1017  / true
1017 --> 
	1018  / true
1018 --> 
	1019  / true
1019 --> 
	1020  / true
1020 --> 
	1021  / true
1021 --> 
	1022  / true
1022 --> 
	1023  / true
1023 --> 
	1024  / true
1024 --> 
	1025  / true
1025 --> 
	1026  / true
1026 --> 
	1027  / true
1027 --> 
	1028  / true
1028 --> 
	1029  / true
1029 --> 
	1030  / true
1030 --> 
	1031  / true
1031 --> 
	1032  / true
1032 --> 
	1033  / true
1033 --> 
	1034  / true
1034 --> 
	1035  / true
1035 --> 
	1036  / true
1036 --> 
	1037  / true
1037 --> 
	1038  / true
1038 --> 
	1039  / true
1039 --> 
	1040  / true
1040 --> 
	1041  / true
1041 --> 
	1042  / true
1042 --> 
	1043  / true
1043 --> 
	1044  / true
1044 --> 
	1045  / true
1045 --> 
	1046  / true
1046 --> 
	1047  / true
1047 --> 
	1048  / true
1048 --> 
	1049  / true
1049 --> 
	1050  / true
1050 --> 
	1051  / true
1051 --> 
	1052  / true
1052 --> 
	1053  / true
1053 --> 
	1054  / true
1054 --> 
	1055  / true
1055 --> 
	1056  / true
1056 --> 
	1057  / true
1057 --> 
	1058  / true
1058 --> 
	1059  / true
1059 --> 
	1060  / true
1060 --> 
	1061  / true
1061 --> 
	1062  / true
1062 --> 
	1063  / true
1063 --> 
	1064  / true
1064 --> 
	1065  / true
1065 --> 
	1066  / true
1066 --> 
	1067  / true
1067 --> 
	1068  / true
1068 --> 
	1069  / true
1069 --> 
	1070  / true
1070 --> 
	1071  / true
1071 --> 
	1072  / true
1072 --> 
	1073  / true
1073 --> 
	1074  / true
1074 --> 
	1075  / true
1075 --> 
	1076  / true
1076 --> 
	1077  / true
1077 --> 
	1078  / true
1078 --> 
	1079  / true
1079 --> 
	1080  / true
1080 --> 
	1081  / true
1081 --> 
	1082  / true
1082 --> 
	1083  / true
1083 --> 
	1084  / true
1084 --> 
	1085  / true
1085 --> 
	1086  / true
1086 --> 
	1087  / true
1087 --> 
	1088  / true
1088 --> 
	1089  / true
1089 --> 
	1090  / true
1090 --> 
	1091  / true
1091 --> 
	1092  / true
1092 --> 
	1093  / true
1093 --> 
	1094  / true
1094 --> 
	1095  / true
1095 --> 
	1096  / true
1096 --> 
	1097  / true
1097 --> 
	1098  / true
1098 --> 
	1099  / true
1099 --> 
	1100  / true
1100 --> 
	1101  / true
1101 --> 
	1102  / true
1102 --> 
	1103  / true
1103 --> 
	1104  / true
1104 --> 
	1105  / true
1105 --> 
	1106  / true
1106 --> 
	1107  / true
1107 --> 
	1108  / true
1108 --> 
	1109  / true
1109 --> 
	1110  / true
1110 --> 
	1111  / true
1111 --> 
	1112  / true
1112 --> 
	1113  / true
1113 --> 
	1114  / true
1114 --> 
	1115  / true
1115 --> 
	1116  / true
1116 --> 
	1117  / true
1117 --> 
	1118  / true
1118 --> 
	1119  / true
1119 --> 
	1120  / true
1120 --> 
	1121  / true
1121 --> 
	1122  / true
1122 --> 
	1123  / true
1123 --> 
	1124  / true
1124 --> 
	1125  / true
1125 --> 
	1126  / true
1126 --> 
	1127  / true
1127 --> 
	1128  / true
1128 --> 
	1129  / true
1129 --> 
	1130  / true
1130 --> 
	1131  / true
1131 --> 
	1132  / true
1132 --> 
	1133  / true
1133 --> 
	1134  / true
1134 --> 
	1135  / true
1135 --> 
	1136  / true
1136 --> 
	1137  / true
1137 --> 
	1138  / true
1138 --> 
	1139  / true
1139 --> 
	1140  / true
1140 --> 
	1141  / true
1141 --> 
	1142  / true
1142 --> 
	1143  / true
1143 --> 
	1144  / true
1144 --> 
	1145  / true
1145 --> 
	1146  / true
1146 --> 
	1147  / true
1147 --> 
	1148  / true
1148 --> 
	1149  / true
1149 --> 
	1150  / true
1150 --> 
	1151  / true
1151 --> 
	1152  / true
1152 --> 
	1153  / true
1153 --> 
	1154  / true
1154 --> 
	1155  / true
1155 --> 
	1156  / true
1156 --> 
	1157  / true
1157 --> 
	1158  / true
1158 --> 
	1159  / true
1159 --> 
	1160  / true
1160 --> 
	1161  / true
1161 --> 
	1162  / true
1162 --> 
	1163  / true
1163 --> 
	1164  / true
1164 --> 
	1165  / true
1165 --> 
	1166  / true
1166 --> 
	1167  / true
1167 --> 
	1168  / true
1168 --> 
	1169  / true
1169 --> 
	1170  / true
1170 --> 
	1171  / true
1171 --> 
	1172  / true
1172 --> 
	1173  / true
1173 --> 
	1174  / true
1174 --> 
	1175  / true
1175 --> 
	1176  / true
1176 --> 
	1177  / true
1177 --> 
	1178  / true
1178 --> 
	1179  / true
1179 --> 
	1180  / true
1180 --> 
	1181  / true
1181 --> 
	1182  / true
1182 --> 
	1183  / true
1183 --> 
	1184  / true
1184 --> 
	1185  / true
1185 --> 
	1186  / true
1186 --> 
	1187  / true
1187 --> 
	1188  / true
1188 --> 
	1189  / true
1189 --> 
	1190  / true
1190 --> 
	1191  / true
1191 --> 
	1192  / true
1192 --> 
	1193  / true
1193 --> 
	1194  / true
1194 --> 
	1195  / true
1195 --> 
	1196  / true
1196 --> 
	1197  / true
1197 --> 
	1198  / true
1198 --> 
	1199  / true
1199 --> 
	1200  / true
1200 --> 
	1201  / true
1201 --> 
	1202  / true
1202 --> 
	1203  / true
1203 --> 
	1204  / true
1204 --> 
	1205  / true
1205 --> 
	1206  / true
1206 --> 
	1207  / true
1207 --> 
	1208  / true
1208 --> 
	1209  / true
1209 --> 
	1210  / true
1210 --> 
	1211  / true
1211 --> 
	1212  / true
1212 --> 
	1213  / true
1213 --> 
	1214  / true
1214 --> 
	1215  / true
1215 --> 
	1216  / true
1216 --> 
	1217  / true
1217 --> 
	1218  / true
1218 --> 
	1219  / true
1219 --> 
	1220  / true
1220 --> 
	1221  / true
1221 --> 
	1222  / true
1222 --> 
	1223  / true
1223 --> 
	1224  / true
1224 --> 
	1225  / true
1225 --> 
	1226  / true
1226 --> 
	1227  / true
1227 --> 
	1228  / true
1228 --> 
	1229  / true
1229 --> 
	1230  / true
1230 --> 
	1231  / true
1231 --> 
	1232  / true
1232 --> 
	1233  / true
1233 --> 
	1234  / true
1234 --> 
	1235  / true
1235 --> 
	1236  / true
1236 --> 
	1237  / true
1237 --> 
	1238  / true
1238 --> 
	1239  / true
1239 --> 
	1240  / true
1240 --> 
	1241  / true
1241 --> 
	1242  / true
1242 --> 
	1243  / true
1243 --> 
	1244  / true
1244 --> 
	1245  / true
1245 --> 
	1246  / true
1246 --> 
	1247  / true
1247 --> 
	1248  / true
1248 --> 
	1249  / true
1249 --> 
	1250  / true
1250 --> 
	1251  / true
1251 --> 
	1252  / true
1252 --> 
	1253  / true
1253 --> 
	1254  / true
1254 --> 
	1255  / true
1255 --> 
	1256  / true
1256 --> 
	1257  / true
1257 --> 
	1258  / true
1258 --> 
	1259  / true
1259 --> 
	1260  / true
1260 --> 
	1261  / true
1261 --> 
	1262  / true
1262 --> 
	1263  / true
1263 --> 
	1264  / true
1264 --> 
	1265  / true
1265 --> 
	1266  / true
1266 --> 
	1267  / true
1267 --> 
	1268  / true
1268 --> 
	1269  / true
1269 --> 
	1270  / true
1270 --> 
	1271  / true
1271 --> 
	1272  / true
1272 --> 
	1273  / true
1273 --> 
	1274  / true
1274 --> 
	1275  / true
1275 --> 
	1276  / true
1276 --> 
	1277  / true
1277 --> 
	1278  / true
1278 --> 
	1279  / true
1279 --> 
	1280  / true
1280 --> 
	1281  / true
1281 --> 
	1282  / true
1282 --> 
	1283  / true
1283 --> 
	1284  / true
1284 --> 
	1285  / true
1285 --> 
	1286  / true
1286 --> 
	1287  / true
1287 --> 
	1288  / true
1288 --> 
	1289  / true
1289 --> 
	1290  / true
1290 --> 
	1291  / true
1291 --> 
	1292  / true
1292 --> 
	1293  / true
1293 --> 
	1294  / true
1294 --> 
	1295  / true
1295 --> 
	1296  / true
1296 --> 
	1297  / true
1297 --> 
	1298  / true
1298 --> 
	1299  / true
1299 --> 
	1300  / true
1300 --> 
	1301  / true
1301 --> 
	1302  / true
1302 --> 
	1303  / true
1303 --> 
	1304  / true
1304 --> 
	1305  / true
1305 --> 
	1306  / true
1306 --> 
	1307  / true
1307 --> 
	1308  / true
1308 --> 
	1309  / true
1309 --> 
	1310  / true
1310 --> 
	1311  / true
1311 --> 
	1312  / true
1312 --> 
	1313  / true
1313 --> 
	1314  / true
1314 --> 
	1315  / true
1315 --> 
	1316  / true
1316 --> 
	1317  / true
1317 --> 
	1318  / true
1318 --> 
	1319  / true
1319 --> 
	1320  / true
1320 --> 
	1321  / true
1321 --> 
	1322  / true
1322 --> 
	1323  / true
1323 --> 
	1324  / true
1324 --> 
	1325  / true
1325 --> 
	1326  / true
1326 --> 
	1327  / true
1327 --> 
	1328  / true
1328 --> 
	1329  / true
1329 --> 
	1330  / true
1330 --> 
	1331  / true
1331 --> 
	1332  / true
1332 --> 
	1333  / true
1333 --> 
	1334  / true
1334 --> 
	1335  / true
1335 --> 
	1336  / true
1336 --> 
	1337  / true
1337 --> 
	1338  / true
1338 --> 
	1339  / true
1339 --> 
	1340  / true
1340 --> 
	1341  / true
1341 --> 
	1342  / true
1342 --> 
	1343  / true
1343 --> 
	1344  / true
1344 --> 
	1345  / true
1345 --> 
	1346  / true
1346 --> 
	1347  / true
1347 --> 
	1348  / true
1348 --> 
	1349  / true
1349 --> 
	1350  / true
1350 --> 
	1351  / true
1351 --> 
	1352  / true
1352 --> 
	1353  / true
1353 --> 
	1354  / true
1354 --> 
	1355  / true
1355 --> 
	1356  / true
1356 --> 
	1357  / true
1357 --> 
	1358  / true
1358 --> 
	1359  / true
1359 --> 
	1360  / true
1360 --> 
	1361  / true
1361 --> 
	1362  / true
1362 --> 
	1363  / true
1363 --> 
	1364  / true
1364 --> 
	1365  / true
1365 --> 
	1366  / true
1366 --> 
	1367  / true
1367 --> 
	1368  / true
1368 --> 
	1369  / true
1369 --> 
	1370  / true
1370 --> 
	1371  / true
1371 --> 
	1372  / true
1372 --> 
	1373  / true
1373 --> 
	1374  / true
1374 --> 
	1375  / true
1375 --> 
	1376  / true
1376 --> 
	1377  / true
1377 --> 
	1378  / true
1378 --> 
	1379  / true
1379 --> 
	1380  / true
1380 --> 
	1381  / true
1381 --> 
	1382  / true
1382 --> 
	1383  / true
1383 --> 
	1384  / true
1384 --> 
	1385  / true
1385 --> 
	1386  / true
1386 --> 
	1387  / true
1387 --> 
	1388  / true
1388 --> 
	1389  / true
1389 --> 
	1390  / true
1390 --> 
	1391  / true
1391 --> 
	1392  / true
1392 --> 
	1393  / true
1393 --> 
	1394  / true
1394 --> 
	1395  / true
1395 --> 
	1396  / true
1396 --> 
	1397  / true
1397 --> 
	1398  / true
1398 --> 
	1399  / true
1399 --> 
	1400  / true
1400 --> 
	1401  / true
1401 --> 
	1402  / true
1402 --> 
	1403  / true
1403 --> 
	1404  / true
1404 --> 
	1405  / true
1405 --> 
	1406  / true
1406 --> 
	1407  / true
1407 --> 
	1408  / true
1408 --> 
	1409  / true
1409 --> 
	1410  / true
1410 --> 
	1411  / true
1411 --> 
	1412  / true
1412 --> 
	1413  / true
1413 --> 
	1414  / true
1414 --> 
	1415  / true
1415 --> 
	1416  / true
1416 --> 
	1417  / true
1417 --> 
	1418  / true
1418 --> 
	1419  / true
1419 --> 
	1420  / true
1420 --> 
	1421  / true
1421 --> 
	1422  / true
1422 --> 
	1423  / true
1423 --> 
	1424  / true
1424 --> 
	1425  / true
1425 --> 
	1426  / true
1426 --> 
	1427  / true
1427 --> 
	1428  / true
1428 --> 
	1429  / true
1429 --> 
	1430  / true
1430 --> 
	1431  / true
1431 --> 
	1432  / true
1432 --> 
	1433  / true
1433 --> 
	1434  / true
1434 --> 
	1435  / true
1435 --> 
	1436  / true
1436 --> 
	1437  / true
1437 --> 
	1438  / true
1438 --> 
	1439  / true
1439 --> 
	1440  / true
1440 --> 
	1441  / true
1441 --> 
	1442  / true
1442 --> 
	1443  / true
1443 --> 
	1444  / true
1444 --> 
	1445  / true
1445 --> 
	1446  / true
1446 --> 
	1447  / true
1447 --> 
	1448  / true
1448 --> 
	1449  / true
1449 --> 
	1450  / true
1450 --> 
	1451  / true
1451 --> 
	1452  / true
1452 --> 
	1453  / true
1453 --> 
	1454  / true
1454 --> 
	1455  / true
1455 --> 
	1456  / true
1456 --> 
	1457  / true
1457 --> 
	1458  / true
1458 --> 
	1459  / true
1459 --> 
	1460  / true
1460 --> 
	1461  / true
1461 --> 
	1462  / true
1462 --> 
	1463  / true
1463 --> 
	1464  / true
1464 --> 
	1465  / true
1465 --> 
	1466  / true
1466 --> 
	1467  / true
1467 --> 
	1468  / true
1468 --> 
	1469  / true
1469 --> 
	1470  / true
1470 --> 
	1471  / true
1471 --> 
	1472  / true
1472 --> 
	1473  / true
1473 --> 
	1474  / true
1474 --> 
	1475  / true
1475 --> 
	1476  / true
1476 --> 
	1477  / true
1477 --> 
	1478  / true
1478 --> 
	1479  / true
1479 --> 
	1480  / true
1480 --> 
	1481  / true
1481 --> 
	1482  / true
1482 --> 
	1483  / true
1483 --> 
	1484  / true
1484 --> 
	1485  / true
1485 --> 
	1486  / true
1486 --> 
	1487  / true
1487 --> 
	1488  / true
1488 --> 
	1489  / true
1489 --> 
	1490  / true
1490 --> 
	1491  / true
1491 --> 
	1492  / true
1492 --> 
	1493  / true
1493 --> 
	1494  / true
1494 --> 
	1495  / true
1495 --> 
	1496  / true
1496 --> 
	1497  / true
1497 --> 
	1498  / true
1498 --> 
	1499  / true
1499 --> 
	1500  / true
1500 --> 
	1501  / true
1501 --> 
	1502  / true
1502 --> 
	1503  / true
1503 --> 
	1504  / true
1504 --> 
	1505  / true
1505 --> 
	1506  / true
1506 --> 
	1507  / true
1507 --> 
	1508  / true
1508 --> 
	1509  / true
1509 --> 
	1510  / true
1510 --> 
	1511  / true
1511 --> 
	1512  / true
1512 --> 
	1513  / true
1513 --> 
	1514  / true
1514 --> 
	1515  / true
1515 --> 
	1516  / true
1516 --> 
	1517  / true
1517 --> 
	1518  / true
1518 --> 
	1519  / true
1519 --> 
	1520  / true
1520 --> 
	1521  / true
1521 --> 
	1522  / true
1522 --> 
	1523  / true
1523 --> 
	1524  / true
1524 --> 
	1525  / true
1525 --> 
	1526  / true
1526 --> 
	1527  / true
1527 --> 
	1528  / true
1528 --> 
	1529  / true
1529 --> 
	1530  / true
1530 --> 
	1531  / true
1531 --> 
	1532  / true
1532 --> 
	1533  / true
1533 --> 
	1534  / true
1534 --> 
	1535  / true
1535 --> 
	1536  / true
1536 --> 
	1537  / true
1537 --> 
	1538  / true
1538 --> 
	1539  / true
1539 --> 
	1540  / true
1540 --> 
	1541  / true
1541 --> 
	1542  / true
1542 --> 
	1543  / true
1543 --> 
	1544  / true
1544 --> 
	1545  / true
1545 --> 
	1546  / true
1546 --> 
	1547  / true
1547 --> 
	1548  / true
1548 --> 
	1549  / true
1549 --> 
	1550  / true
1550 --> 
	1551  / true
1551 --> 
	1552  / true
1552 --> 
	1553  / true
1553 --> 
	1554  / true
1554 --> 
	1555  / true
1555 --> 
	1556  / true
1556 --> 
	1557  / true
1557 --> 
	1558  / true
1558 --> 
	1559  / true
1559 --> 
	1560  / true
1560 --> 
	1561  / true
1561 --> 
	1562  / true
1562 --> 
	1563  / true
1563 --> 
	1564  / true
1564 --> 
	1565  / true
1565 --> 
	1566  / true
1566 --> 
	1567  / true
1567 --> 
	1568  / true
1568 --> 
	1569  / true
1569 --> 
	1570  / true
1570 --> 
	541  / true
1571 --> 
	1572  / (!exitcond)
	1706  / (exitcond)
1572 --> 
	1573  / true
1573 --> 
	1574  / (tmp_31)
	1705  / (!tmp_31)
1574 --> 
	1575  / true
1575 --> 
	1576  / true
1576 --> 
	1577  / true
1577 --> 
	1578  / true
1578 --> 
	1579  / true
1579 --> 
	1580  / true
1580 --> 
	1581  / true
1581 --> 
	1582  / true
1582 --> 
	1583  / true
1583 --> 
	1584  / true
1584 --> 
	1585  / true
1585 --> 
	1586  / true
1586 --> 
	1587  / true
1587 --> 
	1588  / true
1588 --> 
	1589  / true
1589 --> 
	1590  / true
1590 --> 
	1591  / true
1591 --> 
	1592  / true
1592 --> 
	1593  / true
1593 --> 
	1594  / true
1594 --> 
	1595  / true
1595 --> 
	1596  / true
1596 --> 
	1597  / true
1597 --> 
	1598  / true
1598 --> 
	1599  / true
1599 --> 
	1600  / true
1600 --> 
	1601  / true
1601 --> 
	1602  / true
1602 --> 
	1603  / true
1603 --> 
	1604  / true
1604 --> 
	1605  / true
1605 --> 
	1606  / true
1606 --> 
	1607  / true
1607 --> 
	1608  / true
1608 --> 
	1609  / true
1609 --> 
	1610  / true
1610 --> 
	1611  / true
1611 --> 
	1612  / true
1612 --> 
	1613  / true
1613 --> 
	1614  / true
1614 --> 
	1615  / true
1615 --> 
	1616  / true
1616 --> 
	1617  / true
1617 --> 
	1618  / true
1618 --> 
	1619  / true
1619 --> 
	1620  / true
1620 --> 
	1621  / true
1621 --> 
	1622  / true
1622 --> 
	1623  / true
1623 --> 
	1624  / true
1624 --> 
	1625  / true
1625 --> 
	1626  / true
1626 --> 
	1627  / true
1627 --> 
	1628  / true
1628 --> 
	1629  / true
1629 --> 
	1630  / true
1630 --> 
	1631  / true
1631 --> 
	1632  / true
1632 --> 
	1633  / true
1633 --> 
	1634  / true
1634 --> 
	1635  / true
1635 --> 
	1636  / true
1636 --> 
	1637  / true
1637 --> 
	1638  / true
1638 --> 
	1639  / true
1639 --> 
	1640  / true
1640 --> 
	1641  / true
1641 --> 
	1642  / true
1642 --> 
	1643  / true
1643 --> 
	1644  / true
1644 --> 
	1645  / true
1645 --> 
	1646  / true
1646 --> 
	1647  / true
1647 --> 
	1648  / true
1648 --> 
	1649  / true
1649 --> 
	1650  / true
1650 --> 
	1651  / true
1651 --> 
	1652  / true
1652 --> 
	1653  / true
1653 --> 
	1654  / true
1654 --> 
	1655  / true
1655 --> 
	1656  / true
1656 --> 
	1657  / true
1657 --> 
	1658  / true
1658 --> 
	1659  / true
1659 --> 
	1660  / true
1660 --> 
	1661  / true
1661 --> 
	1662  / true
1662 --> 
	1663  / true
1663 --> 
	1664  / true
1664 --> 
	1665  / true
1665 --> 
	1666  / true
1666 --> 
	1667  / true
1667 --> 
	1668  / true
1668 --> 
	1669  / true
1669 --> 
	1670  / true
1670 --> 
	1671  / true
1671 --> 
	1672  / true
1672 --> 
	1673  / true
1673 --> 
	1674  / true
1674 --> 
	1675  / true
1675 --> 
	1676  / true
1676 --> 
	1677  / true
1677 --> 
	1678  / true
1678 --> 
	1679  / true
1679 --> 
	1680  / true
1680 --> 
	1681  / true
1681 --> 
	1682  / true
1682 --> 
	1683  / true
1683 --> 
	1684  / true
1684 --> 
	1685  / true
1685 --> 
	1686  / true
1686 --> 
	1687  / true
1687 --> 
	1688  / true
1688 --> 
	1689  / true
1689 --> 
	1690  / true
1690 --> 
	1691  / true
1691 --> 
	1692  / true
1692 --> 
	1693  / true
1693 --> 
	1694  / true
1694 --> 
	1695  / true
1695 --> 
	1696  / true
1696 --> 
	1697  / true
1697 --> 
	1698  / true
1698 --> 
	1699  / true
1699 --> 
	1700  / true
1700 --> 
	1701  / true
1701 --> 
	1702  / true
1702 --> 
	1703  / true
1703 --> 
	1704  / true
1704 --> 
	1705  / true
1705 --> 
	1571  / true
1706 --> 
	3  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.53>
ST_1 : Operation 1707 [1/1] (1.00ns)   --->   "%local_size_x_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %local_size_x)" [/tools/xilinx/ISE_EDK/Vivado/2018.2/common/technology/autopilot/opencl/aesl_gen_cu_body.inc:73]   --->   Operation 1707 'read' 'local_size_x_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 1708 [1/1] (1.00ns)   --->   "%local_size_y_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %local_size_y)" [/tools/xilinx/ISE_EDK/Vivado/2018.2/common/technology/autopilot/opencl/aesl_gen_cu_body.inc:82]   --->   Operation 1708 'read' 'local_size_y_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 1709 [1/1] (1.00ns)   --->   "%local_size_z_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %local_size_z)" [/tools/xilinx/ISE_EDK/Vivado/2018.2/common/technology/autopilot/opencl/aesl_gen_cu_body.inc:91]   --->   Operation 1709 'read' 'local_size_z_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 1710 [1/1] (1.00ns)   --->   "%a_read = call i64 @_ssdm_op_Read.s_axilite.i64P(i64* %a)" [mvt_compute_unit:50]   --->   Operation 1710 'read' 'a_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 1711 [1/1] (0.00ns)   --->   "%tmp = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %a_read, i32 2, i32 63)" [mvt_compute_unit:51]   --->   Operation 1711 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1712 [1/1] (1.00ns)   --->   "%x_read = call i64 @_ssdm_op_Read.s_axilite.i64P(i64* %x)" [mvt_compute_unit:51]   --->   Operation 1712 'read' 'x_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 1713 [1/1] (0.00ns)   --->   "%tmp_1 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %x_read, i32 2, i32 63)" [mvt_compute_unit:52]   --->   Operation 1713 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1714 [1/1] (1.00ns)   --->   "%y_read = call i64 @_ssdm_op_Read.s_axilite.i64P(i64* %y)" [mvt_compute_unit:52]   --->   Operation 1714 'read' 'y_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 1715 [1/1] (0.00ns)   --->   "%tmp_2 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %y_read, i32 2, i32 63)" [mvt_compute_unit:52]   --->   Operation 1715 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1716 [1/1] (0.00ns)   --->   "%tmp_4 = zext i62 %tmp to i64" [mvt_compute_unit:51]   --->   Operation 1716 'zext' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1717 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 addrspace(1)* %gmem, i64 %tmp_4" [mvt_compute_unit:51]   --->   Operation 1717 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1718 [1/1] (0.00ns)   --->   "%tmp_5 = zext i62 %tmp_1 to i64" [mvt_compute_unit:52]   --->   Operation 1718 'zext' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1719 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 addrspace(1)* %gmem, i64 %tmp_5" [mvt_compute_unit:52]   --->   Operation 1719 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1720 [1/1] (0.00ns)   --->   "%tmp_6 = zext i62 %tmp_2 to i64" [mvt_compute_unit:52]   --->   Operation 1720 'zext' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1721 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 addrspace(1)* %gmem, i64 %tmp_6" [mvt_compute_unit:52]   --->   Operation 1721 'getelementptr' 'gmem_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1722 [1/1] (0.00ns)   --->   "%cast = zext i32 %local_size_y_read to i64" [/tools/xilinx/ISE_EDK/Vivado/2018.2/common/technology/autopilot/opencl/aesl_gen_cu_body.inc:82]   --->   Operation 1722 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1723 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %local_size_x_read to i64" [/tools/xilinx/ISE_EDK/Vivado/2018.2/common/technology/autopilot/opencl/aesl_gen_cu_body.inc:73]   --->   Operation 1723 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1724 [1/1] (4.53ns)   --->   "%bound = mul i64 %cast1, %cast" [/tools/xilinx/ISE_EDK/Vivado/2018.2/common/technology/autopilot/opencl/aesl_gen_cu_body.inc:73]   --->   Operation 1724 'mul' 'bound' <Predicate = true> <Delay = 4.53> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.45>
ST_2 : Operation 1725 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 addrspace(1)* %gmem), !map !31"   --->   Operation 1725 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1726 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 addrspace(4)* %p0), !map !35"   --->   Operation 1726 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1727 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %p0_count), !map !39"   --->   Operation 1727 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1728 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %local_size_x), !map !45"   --->   Operation 1728 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1729 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %local_size_y), !map !49"   --->   Operation 1729 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1730 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %local_size_z), !map !53"   --->   Operation 1730 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1731 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %a), !map !57"   --->   Operation 1731 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1732 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %x), !map !61"   --->   Operation 1732 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1733 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %y), !map !65"   --->   Operation 1733 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1734 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %p_xcl_gv_p0), !map !69"   --->   Operation 1734 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1735 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @mvt_str)"   --->   Operation 1735 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1736 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 addrspace(4)* %p0, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [mvt_compute_unit:63]   --->   Operation 1736 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1737 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 addrspace(1)* %gmem, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 128, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [mvt_compute_unit:64]   --->   Operation 1737 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1738 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %local_size_x, i32* %local_size_y, i32* %local_size_z, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [mvt_compute_unit:65]   --->   Operation 1738 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1739 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [mvt_compute_unit:66]   --->   Operation 1739 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1740 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %a, i64* %x, i64* %y, i64* %p_xcl_gv_p0, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [mvt_compute_unit:67]   --->   Operation 1740 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1741 [1/1] (0.00ns)   --->   "%cast2 = zext i32 %local_size_z_read to i96" [/tools/xilinx/ISE_EDK/Vivado/2018.2/common/technology/autopilot/opencl/aesl_gen_cu_body.inc:91]   --->   Operation 1741 'zext' 'cast2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1742 [1/1] (0.00ns)   --->   "%cast3 = zext i64 %bound to i96" [/tools/xilinx/ISE_EDK/Vivado/2018.2/common/technology/autopilot/opencl/aesl_gen_cu_body.inc:73]   --->   Operation 1742 'zext' 'cast3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1743 [1/1] (5.45ns)   --->   "%bound4 = mul i96 %cast3, %cast2" [/tools/xilinx/ISE_EDK/Vivado/2018.2/common/technology/autopilot/opencl/aesl_gen_cu_body.inc:73]   --->   Operation 1743 'mul' 'bound4' <Predicate = true> <Delay = 5.45> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1744 [1/1] (0.65ns)   --->   "br label %for.header.i.i"   --->   Operation 1744 'br' <Predicate = true> <Delay = 0.65>

State 3 <SV = 2> <Delay = 1.33>
ST_3 : Operation 1745 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i96 [ 0, %0 ], [ %indvar_flatten_next, %for.body.i.i ]"   --->   Operation 1745 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1746 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopName([13 x i8]* @XCL_WG_DIM_X_str) nounwind"   --->   Operation 1746 'specloopname' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1747 [1/1] (1.21ns)   --->   "%exitcond_flatten = icmp eq i96 %indvar_flatten, %bound4" [/tools/xilinx/ISE_EDK/Vivado/2018.2/common/technology/autopilot/opencl/aesl_gen_cu_body.inc:73]   --->   Operation 1747 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1748 [1/1] (1.33ns)   --->   "%indvar_flatten_next = add i96 %indvar_flatten, 1"   --->   Operation 1748 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1749 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %__AESL_call_work_item_NA6.exit, label %for.body63.i.i" [/tools/xilinx/ISE_EDK/Vivado/2018.2/common/technology/autopilot/opencl/aesl_gen_cu_body.inc:73]   --->   Operation 1749 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1750 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopName([26 x i8]* @XCL_WG_DIM_Z_XCL_WG_DIM_X_str)"   --->   Operation 1750 'specloopname' 'empty' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 1751 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopName([13 x i8]* @XCL_WG_DIM_X_str) nounwind"   --->   Operation 1751 'specloopname' 'empty_6' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 1752 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopName([26 x i8]* @XCL_WG_DIM_Y_XCL_WG_DIM_X_str)"   --->   Operation 1752 'specloopname' 'empty_7' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 1753 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopName([13 x i8]* @XCL_WG_DIM_X_str) nounwind"   --->   Operation 1753 'specloopname' 'empty_8' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 1754 [1/1] (0.00ns)   --->   "%p0_count_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p0_count) nounwind"   --->   Operation 1754 'read' 'p0_count_read' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 1755 [1/1] (0.00ns)   --->   "%tmp_7 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %p0_count_read, i32 4, i32 31)"   --->   Operation 1755 'partselect' 'tmp_7' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 1756 [1/1] (1.01ns)   --->   "%icmp = icmp eq i28 %tmp_7, 0"   --->   Operation 1756 'icmp' 'icmp' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1757 [1/1] (0.00ns)   --->   "br i1 %icmp, label %1, label %__xcl_write_pipe.exit.i.i"   --->   Operation 1757 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 1758 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32 addrspace(4)* %p0, i32 14)"   --->   Operation 1758 'write' <Predicate = (!exitcond_flatten & icmp)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 1759 [1/1] (0.00ns)   --->   "br label %__xcl_write_pipe.exit.i.i"   --->   Operation 1759 'br' <Predicate = (!exitcond_flatten & icmp)> <Delay = 0.00>
ST_3 : Operation 1760 [1/1] (0.00ns)   --->   "ret void" [mvt_compute_unit:72]   --->   Operation 1760 'ret' <Predicate = (exitcond_flatten)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.65>
ST_4 : Operation 1761 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32 addrspace(4)* %p0, i32 13)"   --->   Operation 1761 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 1762 [1/1] (0.65ns)   --->   "br label %2" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:14]   --->   Operation 1762 'br' <Predicate = true> <Delay = 0.65>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 1763 [1/1] (0.00ns)   --->   "%i_0_reg2mem48_0_i_i = phi i17 [ 0, %__xcl_write_pipe.exit.i.i ], [ %p_reg2mem33_0_i_i, %BurstBB ]" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:14]   --->   Operation 1763 'phi' 'i_0_reg2mem48_0_i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1764 [1/1] (1.09ns)   --->   "%exitcond8 = icmp eq i17 %i_0_reg2mem48_0_i_i, -65536" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:14]   --->   Operation 1764 'icmp' 'exitcond8' <Predicate = true> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1765 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 65536, i64 65536, i64 65536)"   --->   Operation 1765 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1766 [1/1] (0.86ns)   --->   "%p_reg2mem33_0_i_i = add i17 %i_0_reg2mem48_0_i_i, 1" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:14]   --->   Operation 1766 'add' 'p_reg2mem33_0_i_i' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1767 [1/1] (0.00ns)   --->   "br i1 %exitcond8, label %.preheader3.preheader, label %ReqCondBB" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:14]   --->   Operation 1767 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1768 [1/1] (0.00ns)   --->   "%tmp_9 = zext i17 %i_0_reg2mem48_0_i_i to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:15]   --->   Operation 1768 'zext' 'tmp_9' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_5 : Operation 1769 [1/1] (1.09ns)   --->   "%tmp_18 = icmp eq i17 %i_0_reg2mem48_0_i_i, 0" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:14]   --->   Operation 1769 'icmp' 'tmp_18' <Predicate = (!exitcond8)> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1770 [1/1] (0.00ns)   --->   "br i1 %tmp_18, label %ReqBB, label %BurstBB" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:14]   --->   Operation 1770 'br' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_5 : Operation 1771 [134/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1771 'readreq' 'gmem_addr_4_rd_req' <Predicate = (!exitcond8 & tmp_18)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 1772 [1/1] (0.65ns)   --->   "br label %.preheader3" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:16]   --->   Operation 1772 'br' <Predicate = (exitcond8)> <Delay = 0.65>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 1773 [133/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1773 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 1774 [132/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1774 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 1775 [131/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1775 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 1776 [130/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1776 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 1777 [129/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1777 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 1778 [128/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1778 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 1779 [127/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1779 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 1780 [126/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1780 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 1781 [125/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1781 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 1782 [124/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1782 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 1783 [123/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1783 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 1784 [122/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1784 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 1785 [121/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1785 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 1786 [120/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1786 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 1787 [119/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1787 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 1788 [118/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1788 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 1789 [117/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1789 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 1790 [116/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1790 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 1791 [115/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1791 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 1792 [114/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1792 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 1793 [113/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1793 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 1794 [112/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1794 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 1795 [111/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1795 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 1796 [110/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1796 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 1797 [109/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1797 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 1798 [108/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1798 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 1799 [107/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1799 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 1800 [106/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1800 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 1801 [105/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1801 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 1802 [104/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1802 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 1803 [103/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1803 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 1804 [102/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1804 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 1805 [101/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1805 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 1806 [100/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1806 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 7.30>
ST_40 : Operation 1807 [99/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1807 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 7.30>
ST_41 : Operation 1808 [98/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1808 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 7.30>
ST_42 : Operation 1809 [97/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1809 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 7.30>
ST_43 : Operation 1810 [96/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1810 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 7.30>
ST_44 : Operation 1811 [95/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1811 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 7.30>
ST_45 : Operation 1812 [94/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1812 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 7.30>
ST_46 : Operation 1813 [93/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1813 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 7.30>
ST_47 : Operation 1814 [92/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1814 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 7.30>
ST_48 : Operation 1815 [91/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1815 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 7.30>
ST_49 : Operation 1816 [90/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1816 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 7.30>
ST_50 : Operation 1817 [89/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1817 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 7.30>
ST_51 : Operation 1818 [88/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1818 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 7.30>
ST_52 : Operation 1819 [87/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1819 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 7.30>
ST_53 : Operation 1820 [86/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1820 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 7.30>
ST_54 : Operation 1821 [85/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1821 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 7.30>
ST_55 : Operation 1822 [84/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1822 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 7.30>
ST_56 : Operation 1823 [83/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1823 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 7.30>
ST_57 : Operation 1824 [82/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1824 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 7.30>
ST_58 : Operation 1825 [81/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1825 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 7.30>
ST_59 : Operation 1826 [80/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1826 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 7.30>
ST_60 : Operation 1827 [79/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1827 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 7.30>
ST_61 : Operation 1828 [78/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1828 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 7.30>
ST_62 : Operation 1829 [77/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1829 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 7.30>
ST_63 : Operation 1830 [76/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1830 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 7.30>
ST_64 : Operation 1831 [75/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1831 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 7.30>
ST_65 : Operation 1832 [74/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1832 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 7.30>
ST_66 : Operation 1833 [73/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1833 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 7.30>
ST_67 : Operation 1834 [72/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1834 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 7.30>
ST_68 : Operation 1835 [71/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1835 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 7.30>
ST_69 : Operation 1836 [70/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1836 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 7.30>
ST_70 : Operation 1837 [69/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1837 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 7.30>
ST_71 : Operation 1838 [68/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1838 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 7.30>
ST_72 : Operation 1839 [67/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1839 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 7.30>
ST_73 : Operation 1840 [66/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1840 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 73> <Delay = 7.30>
ST_74 : Operation 1841 [65/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1841 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 74> <Delay = 7.30>
ST_75 : Operation 1842 [64/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1842 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 76 <SV = 75> <Delay = 7.30>
ST_76 : Operation 1843 [63/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1843 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 77 <SV = 76> <Delay = 7.30>
ST_77 : Operation 1844 [62/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1844 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 78 <SV = 77> <Delay = 7.30>
ST_78 : Operation 1845 [61/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1845 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 79 <SV = 78> <Delay = 7.30>
ST_79 : Operation 1846 [60/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1846 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 80 <SV = 79> <Delay = 7.30>
ST_80 : Operation 1847 [59/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1847 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 81 <SV = 80> <Delay = 7.30>
ST_81 : Operation 1848 [58/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1848 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 82 <SV = 81> <Delay = 7.30>
ST_82 : Operation 1849 [57/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1849 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 83 <SV = 82> <Delay = 7.30>
ST_83 : Operation 1850 [56/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1850 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 84 <SV = 83> <Delay = 7.30>
ST_84 : Operation 1851 [55/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1851 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 85 <SV = 84> <Delay = 7.30>
ST_85 : Operation 1852 [54/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1852 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 86 <SV = 85> <Delay = 7.30>
ST_86 : Operation 1853 [53/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1853 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 87 <SV = 86> <Delay = 7.30>
ST_87 : Operation 1854 [52/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1854 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 88 <SV = 87> <Delay = 7.30>
ST_88 : Operation 1855 [51/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1855 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 89 <SV = 88> <Delay = 7.30>
ST_89 : Operation 1856 [50/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1856 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 90 <SV = 89> <Delay = 7.30>
ST_90 : Operation 1857 [49/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1857 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 91 <SV = 90> <Delay = 7.30>
ST_91 : Operation 1858 [48/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1858 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 92 <SV = 91> <Delay = 7.30>
ST_92 : Operation 1859 [47/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1859 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 93 <SV = 92> <Delay = 7.30>
ST_93 : Operation 1860 [46/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1860 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 94 <SV = 93> <Delay = 7.30>
ST_94 : Operation 1861 [45/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1861 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 95 <SV = 94> <Delay = 7.30>
ST_95 : Operation 1862 [44/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1862 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 96 <SV = 95> <Delay = 7.30>
ST_96 : Operation 1863 [43/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1863 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 97 <SV = 96> <Delay = 7.30>
ST_97 : Operation 1864 [42/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1864 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 98 <SV = 97> <Delay = 7.30>
ST_98 : Operation 1865 [41/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1865 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 99 <SV = 98> <Delay = 7.30>
ST_99 : Operation 1866 [40/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1866 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 100 <SV = 99> <Delay = 7.30>
ST_100 : Operation 1867 [39/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1867 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 101 <SV = 100> <Delay = 7.30>
ST_101 : Operation 1868 [38/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1868 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 102 <SV = 101> <Delay = 7.30>
ST_102 : Operation 1869 [37/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1869 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 103 <SV = 102> <Delay = 7.30>
ST_103 : Operation 1870 [36/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1870 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 104 <SV = 103> <Delay = 7.30>
ST_104 : Operation 1871 [35/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1871 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 105 <SV = 104> <Delay = 7.30>
ST_105 : Operation 1872 [34/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1872 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 106 <SV = 105> <Delay = 7.30>
ST_106 : Operation 1873 [33/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1873 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 107 <SV = 106> <Delay = 7.30>
ST_107 : Operation 1874 [32/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1874 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 108 <SV = 107> <Delay = 7.30>
ST_108 : Operation 1875 [31/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1875 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 109 <SV = 108> <Delay = 7.30>
ST_109 : Operation 1876 [30/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1876 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 110 <SV = 109> <Delay = 7.30>
ST_110 : Operation 1877 [29/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1877 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 111 <SV = 110> <Delay = 7.30>
ST_111 : Operation 1878 [28/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1878 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 112 <SV = 111> <Delay = 7.30>
ST_112 : Operation 1879 [27/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1879 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 113 <SV = 112> <Delay = 7.30>
ST_113 : Operation 1880 [26/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1880 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 114 <SV = 113> <Delay = 7.30>
ST_114 : Operation 1881 [25/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1881 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 115 <SV = 114> <Delay = 7.30>
ST_115 : Operation 1882 [24/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1882 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 116 <SV = 115> <Delay = 7.30>
ST_116 : Operation 1883 [23/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1883 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 117 <SV = 116> <Delay = 7.30>
ST_117 : Operation 1884 [22/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1884 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 118 <SV = 117> <Delay = 7.30>
ST_118 : Operation 1885 [21/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1885 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 119 <SV = 118> <Delay = 7.30>
ST_119 : Operation 1886 [20/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1886 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 120 <SV = 119> <Delay = 7.30>
ST_120 : Operation 1887 [19/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1887 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 121 <SV = 120> <Delay = 7.30>
ST_121 : Operation 1888 [18/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1888 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 122 <SV = 121> <Delay = 7.30>
ST_122 : Operation 1889 [17/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1889 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 123 <SV = 122> <Delay = 7.30>
ST_123 : Operation 1890 [16/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1890 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 124 <SV = 123> <Delay = 7.30>
ST_124 : Operation 1891 [15/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1891 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 125 <SV = 124> <Delay = 7.30>
ST_125 : Operation 1892 [14/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1892 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 126 <SV = 125> <Delay = 7.30>
ST_126 : Operation 1893 [13/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1893 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 127 <SV = 126> <Delay = 7.30>
ST_127 : Operation 1894 [12/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1894 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 128 <SV = 127> <Delay = 7.30>
ST_128 : Operation 1895 [11/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1895 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 129 <SV = 128> <Delay = 7.30>
ST_129 : Operation 1896 [10/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1896 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 130 <SV = 129> <Delay = 7.30>
ST_130 : Operation 1897 [9/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1897 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 131 <SV = 130> <Delay = 7.30>
ST_131 : Operation 1898 [8/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1898 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 132 <SV = 131> <Delay = 7.30>
ST_132 : Operation 1899 [7/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1899 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 133 <SV = 132> <Delay = 7.30>
ST_133 : Operation 1900 [6/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1900 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 134 <SV = 133> <Delay = 7.30>
ST_134 : Operation 1901 [5/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1901 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 135 <SV = 134> <Delay = 7.30>
ST_135 : Operation 1902 [4/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1902 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 136 <SV = 135> <Delay = 7.30>
ST_136 : Operation 1903 [3/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1903 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 137 <SV = 136> <Delay = 7.30>
ST_137 : Operation 1904 [2/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1904 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 138 <SV = 137> <Delay = 7.30>
ST_138 : Operation 1905 [1/134] (7.30ns)   --->   "%gmem_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr, i32 65536)" [mvt_compute_unit:51]   --->   Operation 1905 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_138 : Operation 1906 [1/1] (0.00ns)   --->   "br label %BurstBB"   --->   Operation 1906 'br' <Predicate = true> <Delay = 0.00>

State 139 <SV = 138> <Delay = 7.30>
ST_139 : Operation 1907 [1/1] (7.30ns)   --->   "%gmem_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32 addrspace(1)* %gmem_addr)" [mvt_compute_unit:51]   --->   Operation 1907 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 140 <SV = 139> <Delay = 1.23>
ST_140 : Operation 1908 [1/1] (0.00ns)   --->   "%tmp_s = bitcast i32 %gmem_addr_read to float" [mvt_compute_unit:51]   --->   Operation 1908 'bitcast' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 1909 [1/1] (0.00ns)   --->   "%la_addr = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_9" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:15]   --->   Operation 1909 'getelementptr' 'la_addr' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 1910 [1/1] (1.23ns)   --->   "store float %tmp_s, float* %la_addr, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:15]   --->   Operation 1910 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_140 : Operation 1911 [1/1] (0.00ns)   --->   "br label %2" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:14]   --->   Operation 1911 'br' <Predicate = true> <Delay = 0.00>

State 141 <SV = 5> <Delay = 7.30>
ST_141 : Operation 1912 [1/1] (0.00ns)   --->   "%i1_0_reg2mem46_0_i_i = phi i9 [ %p_reg2mem28_0_i_i, %BurstBB269 ], [ 0, %.preheader3.preheader ]" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:16]   --->   Operation 1912 'phi' 'i1_0_reg2mem46_0_i_i' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1913 [1/1] (0.88ns)   --->   "%exitcond7 = icmp eq i9 %i1_0_reg2mem46_0_i_i, -256" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:16]   --->   Operation 1913 'icmp' 'exitcond7' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1914 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 1914 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1915 [1/1] (0.77ns)   --->   "%p_reg2mem28_0_i_i = add i9 %i1_0_reg2mem46_0_i_i, 1" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:16]   --->   Operation 1915 'add' 'p_reg2mem28_0_i_i' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1916 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %.preheader2.preheader, label %ReqCondBB270" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:16]   --->   Operation 1916 'br' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1917 [1/1] (0.00ns)   --->   "%tmp_3 = zext i9 %i1_0_reg2mem46_0_i_i to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:17]   --->   Operation 1917 'zext' 'tmp_3' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_141 : Operation 1918 [1/1] (0.88ns)   --->   "%tmp_23 = icmp eq i9 %i1_0_reg2mem46_0_i_i, 0" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:16]   --->   Operation 1918 'icmp' 'tmp_23' <Predicate = (!exitcond7)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1919 [1/1] (0.00ns)   --->   "br i1 %tmp_23, label %ReqBB271, label %BurstBB269" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:16]   --->   Operation 1919 'br' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_141 : Operation 1920 [134/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1920 'readreq' 'gmem_addr_5_rd_req' <Predicate = (!exitcond7 & tmp_23)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_141 : Operation 1921 [1/1] (0.65ns)   --->   "br label %.preheader2" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:18]   --->   Operation 1921 'br' <Predicate = (exitcond7)> <Delay = 0.65>

State 142 <SV = 6> <Delay = 7.30>
ST_142 : Operation 1922 [133/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1922 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 143 <SV = 7> <Delay = 7.30>
ST_143 : Operation 1923 [132/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1923 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 144 <SV = 8> <Delay = 7.30>
ST_144 : Operation 1924 [131/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1924 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 145 <SV = 9> <Delay = 7.30>
ST_145 : Operation 1925 [130/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1925 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 146 <SV = 10> <Delay = 7.30>
ST_146 : Operation 1926 [129/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1926 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 147 <SV = 11> <Delay = 7.30>
ST_147 : Operation 1927 [128/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1927 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 148 <SV = 12> <Delay = 7.30>
ST_148 : Operation 1928 [127/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1928 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 149 <SV = 13> <Delay = 7.30>
ST_149 : Operation 1929 [126/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1929 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 150 <SV = 14> <Delay = 7.30>
ST_150 : Operation 1930 [125/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1930 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 151 <SV = 15> <Delay = 7.30>
ST_151 : Operation 1931 [124/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1931 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 152 <SV = 16> <Delay = 7.30>
ST_152 : Operation 1932 [123/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1932 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 153 <SV = 17> <Delay = 7.30>
ST_153 : Operation 1933 [122/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1933 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 154 <SV = 18> <Delay = 7.30>
ST_154 : Operation 1934 [121/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1934 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 155 <SV = 19> <Delay = 7.30>
ST_155 : Operation 1935 [120/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1935 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 156 <SV = 20> <Delay = 7.30>
ST_156 : Operation 1936 [119/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1936 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 157 <SV = 21> <Delay = 7.30>
ST_157 : Operation 1937 [118/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1937 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 158 <SV = 22> <Delay = 7.30>
ST_158 : Operation 1938 [117/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1938 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 159 <SV = 23> <Delay = 7.30>
ST_159 : Operation 1939 [116/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1939 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 160 <SV = 24> <Delay = 7.30>
ST_160 : Operation 1940 [115/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1940 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 161 <SV = 25> <Delay = 7.30>
ST_161 : Operation 1941 [114/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1941 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 162 <SV = 26> <Delay = 7.30>
ST_162 : Operation 1942 [113/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1942 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 163 <SV = 27> <Delay = 7.30>
ST_163 : Operation 1943 [112/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1943 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 164 <SV = 28> <Delay = 7.30>
ST_164 : Operation 1944 [111/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1944 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 165 <SV = 29> <Delay = 7.30>
ST_165 : Operation 1945 [110/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1945 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 166 <SV = 30> <Delay = 7.30>
ST_166 : Operation 1946 [109/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1946 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 167 <SV = 31> <Delay = 7.30>
ST_167 : Operation 1947 [108/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1947 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 168 <SV = 32> <Delay = 7.30>
ST_168 : Operation 1948 [107/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1948 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 169 <SV = 33> <Delay = 7.30>
ST_169 : Operation 1949 [106/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1949 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 170 <SV = 34> <Delay = 7.30>
ST_170 : Operation 1950 [105/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1950 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 171 <SV = 35> <Delay = 7.30>
ST_171 : Operation 1951 [104/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1951 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 172 <SV = 36> <Delay = 7.30>
ST_172 : Operation 1952 [103/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1952 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 173 <SV = 37> <Delay = 7.30>
ST_173 : Operation 1953 [102/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1953 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 174 <SV = 38> <Delay = 7.30>
ST_174 : Operation 1954 [101/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1954 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 175 <SV = 39> <Delay = 7.30>
ST_175 : Operation 1955 [100/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1955 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 176 <SV = 40> <Delay = 7.30>
ST_176 : Operation 1956 [99/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1956 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 177 <SV = 41> <Delay = 7.30>
ST_177 : Operation 1957 [98/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1957 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 178 <SV = 42> <Delay = 7.30>
ST_178 : Operation 1958 [97/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1958 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 179 <SV = 43> <Delay = 7.30>
ST_179 : Operation 1959 [96/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1959 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 180 <SV = 44> <Delay = 7.30>
ST_180 : Operation 1960 [95/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1960 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 181 <SV = 45> <Delay = 7.30>
ST_181 : Operation 1961 [94/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1961 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 182 <SV = 46> <Delay = 7.30>
ST_182 : Operation 1962 [93/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1962 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 183 <SV = 47> <Delay = 7.30>
ST_183 : Operation 1963 [92/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1963 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 184 <SV = 48> <Delay = 7.30>
ST_184 : Operation 1964 [91/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1964 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 185 <SV = 49> <Delay = 7.30>
ST_185 : Operation 1965 [90/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1965 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 186 <SV = 50> <Delay = 7.30>
ST_186 : Operation 1966 [89/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1966 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 187 <SV = 51> <Delay = 7.30>
ST_187 : Operation 1967 [88/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1967 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 188 <SV = 52> <Delay = 7.30>
ST_188 : Operation 1968 [87/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1968 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 189 <SV = 53> <Delay = 7.30>
ST_189 : Operation 1969 [86/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1969 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 190 <SV = 54> <Delay = 7.30>
ST_190 : Operation 1970 [85/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1970 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 191 <SV = 55> <Delay = 7.30>
ST_191 : Operation 1971 [84/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1971 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 192 <SV = 56> <Delay = 7.30>
ST_192 : Operation 1972 [83/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1972 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 193 <SV = 57> <Delay = 7.30>
ST_193 : Operation 1973 [82/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1973 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 194 <SV = 58> <Delay = 7.30>
ST_194 : Operation 1974 [81/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1974 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 195 <SV = 59> <Delay = 7.30>
ST_195 : Operation 1975 [80/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1975 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 196 <SV = 60> <Delay = 7.30>
ST_196 : Operation 1976 [79/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1976 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 197 <SV = 61> <Delay = 7.30>
ST_197 : Operation 1977 [78/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1977 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 198 <SV = 62> <Delay = 7.30>
ST_198 : Operation 1978 [77/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1978 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 199 <SV = 63> <Delay = 7.30>
ST_199 : Operation 1979 [76/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1979 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 200 <SV = 64> <Delay = 7.30>
ST_200 : Operation 1980 [75/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1980 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 201 <SV = 65> <Delay = 7.30>
ST_201 : Operation 1981 [74/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1981 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 202 <SV = 66> <Delay = 7.30>
ST_202 : Operation 1982 [73/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1982 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 203 <SV = 67> <Delay = 7.30>
ST_203 : Operation 1983 [72/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1983 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 204 <SV = 68> <Delay = 7.30>
ST_204 : Operation 1984 [71/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1984 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 205 <SV = 69> <Delay = 7.30>
ST_205 : Operation 1985 [70/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1985 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 206 <SV = 70> <Delay = 7.30>
ST_206 : Operation 1986 [69/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1986 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 207 <SV = 71> <Delay = 7.30>
ST_207 : Operation 1987 [68/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1987 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 208 <SV = 72> <Delay = 7.30>
ST_208 : Operation 1988 [67/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1988 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 209 <SV = 73> <Delay = 7.30>
ST_209 : Operation 1989 [66/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1989 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 210 <SV = 74> <Delay = 7.30>
ST_210 : Operation 1990 [65/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1990 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 211 <SV = 75> <Delay = 7.30>
ST_211 : Operation 1991 [64/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1991 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 212 <SV = 76> <Delay = 7.30>
ST_212 : Operation 1992 [63/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1992 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 213 <SV = 77> <Delay = 7.30>
ST_213 : Operation 1993 [62/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1993 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 214 <SV = 78> <Delay = 7.30>
ST_214 : Operation 1994 [61/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1994 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 215 <SV = 79> <Delay = 7.30>
ST_215 : Operation 1995 [60/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1995 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 216 <SV = 80> <Delay = 7.30>
ST_216 : Operation 1996 [59/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1996 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 217 <SV = 81> <Delay = 7.30>
ST_217 : Operation 1997 [58/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1997 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 218 <SV = 82> <Delay = 7.30>
ST_218 : Operation 1998 [57/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1998 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 219 <SV = 83> <Delay = 7.30>
ST_219 : Operation 1999 [56/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 1999 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 220 <SV = 84> <Delay = 7.30>
ST_220 : Operation 2000 [55/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 2000 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 221 <SV = 85> <Delay = 7.30>
ST_221 : Operation 2001 [54/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 2001 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 222 <SV = 86> <Delay = 7.30>
ST_222 : Operation 2002 [53/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 2002 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 223 <SV = 87> <Delay = 7.30>
ST_223 : Operation 2003 [52/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 2003 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 224 <SV = 88> <Delay = 7.30>
ST_224 : Operation 2004 [51/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 2004 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 225 <SV = 89> <Delay = 7.30>
ST_225 : Operation 2005 [50/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 2005 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 226 <SV = 90> <Delay = 7.30>
ST_226 : Operation 2006 [49/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 2006 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 227 <SV = 91> <Delay = 7.30>
ST_227 : Operation 2007 [48/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 2007 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 228 <SV = 92> <Delay = 7.30>
ST_228 : Operation 2008 [47/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 2008 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 229 <SV = 93> <Delay = 7.30>
ST_229 : Operation 2009 [46/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 2009 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 230 <SV = 94> <Delay = 7.30>
ST_230 : Operation 2010 [45/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 2010 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 231 <SV = 95> <Delay = 7.30>
ST_231 : Operation 2011 [44/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 2011 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 232 <SV = 96> <Delay = 7.30>
ST_232 : Operation 2012 [43/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 2012 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 233 <SV = 97> <Delay = 7.30>
ST_233 : Operation 2013 [42/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 2013 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 234 <SV = 98> <Delay = 7.30>
ST_234 : Operation 2014 [41/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 2014 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 235 <SV = 99> <Delay = 7.30>
ST_235 : Operation 2015 [40/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 2015 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 236 <SV = 100> <Delay = 7.30>
ST_236 : Operation 2016 [39/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 2016 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 237 <SV = 101> <Delay = 7.30>
ST_237 : Operation 2017 [38/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 2017 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 238 <SV = 102> <Delay = 7.30>
ST_238 : Operation 2018 [37/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 2018 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 239 <SV = 103> <Delay = 7.30>
ST_239 : Operation 2019 [36/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 2019 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 240 <SV = 104> <Delay = 7.30>
ST_240 : Operation 2020 [35/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 2020 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 241 <SV = 105> <Delay = 7.30>
ST_241 : Operation 2021 [34/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 2021 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 242 <SV = 106> <Delay = 7.30>
ST_242 : Operation 2022 [33/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 2022 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 243 <SV = 107> <Delay = 7.30>
ST_243 : Operation 2023 [32/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 2023 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 244 <SV = 108> <Delay = 7.30>
ST_244 : Operation 2024 [31/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 2024 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 245 <SV = 109> <Delay = 7.30>
ST_245 : Operation 2025 [30/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 2025 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 246 <SV = 110> <Delay = 7.30>
ST_246 : Operation 2026 [29/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 2026 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 247 <SV = 111> <Delay = 7.30>
ST_247 : Operation 2027 [28/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 2027 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 248 <SV = 112> <Delay = 7.30>
ST_248 : Operation 2028 [27/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 2028 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 249 <SV = 113> <Delay = 7.30>
ST_249 : Operation 2029 [26/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 2029 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 250 <SV = 114> <Delay = 7.30>
ST_250 : Operation 2030 [25/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 2030 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 251 <SV = 115> <Delay = 7.30>
ST_251 : Operation 2031 [24/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 2031 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 252 <SV = 116> <Delay = 7.30>
ST_252 : Operation 2032 [23/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 2032 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 253 <SV = 117> <Delay = 7.30>
ST_253 : Operation 2033 [22/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 2033 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 254 <SV = 118> <Delay = 7.30>
ST_254 : Operation 2034 [21/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 2034 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 255 <SV = 119> <Delay = 7.30>
ST_255 : Operation 2035 [20/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 2035 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 256 <SV = 120> <Delay = 7.30>
ST_256 : Operation 2036 [19/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 2036 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 257 <SV = 121> <Delay = 7.30>
ST_257 : Operation 2037 [18/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 2037 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 258 <SV = 122> <Delay = 7.30>
ST_258 : Operation 2038 [17/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 2038 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 259 <SV = 123> <Delay = 7.30>
ST_259 : Operation 2039 [16/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 2039 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 260 <SV = 124> <Delay = 7.30>
ST_260 : Operation 2040 [15/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 2040 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 261 <SV = 125> <Delay = 7.30>
ST_261 : Operation 2041 [14/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 2041 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 262 <SV = 126> <Delay = 7.30>
ST_262 : Operation 2042 [13/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 2042 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 263 <SV = 127> <Delay = 7.30>
ST_263 : Operation 2043 [12/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 2043 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 264 <SV = 128> <Delay = 7.30>
ST_264 : Operation 2044 [11/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 2044 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 265 <SV = 129> <Delay = 7.30>
ST_265 : Operation 2045 [10/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 2045 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 266 <SV = 130> <Delay = 7.30>
ST_266 : Operation 2046 [9/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 2046 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 267 <SV = 131> <Delay = 7.30>
ST_267 : Operation 2047 [8/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 2047 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 268 <SV = 132> <Delay = 7.30>
ST_268 : Operation 2048 [7/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 2048 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 269 <SV = 133> <Delay = 7.30>
ST_269 : Operation 2049 [6/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 2049 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 270 <SV = 134> <Delay = 7.30>
ST_270 : Operation 2050 [5/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 2050 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 271 <SV = 135> <Delay = 7.30>
ST_271 : Operation 2051 [4/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 2051 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 272 <SV = 136> <Delay = 7.30>
ST_272 : Operation 2052 [3/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 2052 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 273 <SV = 137> <Delay = 7.30>
ST_273 : Operation 2053 [2/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 2053 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 274 <SV = 138> <Delay = 7.30>
ST_274 : Operation 2054 [1/134] (7.30ns)   --->   "%gmem_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 2054 'readreq' 'gmem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_274 : Operation 2055 [1/1] (0.00ns)   --->   "br label %BurstBB269"   --->   Operation 2055 'br' <Predicate = true> <Delay = 0.00>

State 275 <SV = 139> <Delay = 7.30>
ST_275 : Operation 2056 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 2056 'read' 'gmem_addr_1_read' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 276 <SV = 140> <Delay = 1.23>
ST_276 : Operation 2057 [1/1] (0.00ns)   --->   "%tmp_10 = bitcast i32 %gmem_addr_1_read to float" [mvt_compute_unit:52]   --->   Operation 2057 'bitcast' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_276 : Operation 2058 [1/1] (0.00ns)   --->   "%lx_addr = getelementptr inbounds [256 x float]* @lx, i64 0, i64 %tmp_3" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:17]   --->   Operation 2058 'getelementptr' 'lx_addr' <Predicate = true> <Delay = 0.00>
ST_276 : Operation 2059 [1/1] (1.23ns)   --->   "store float %tmp_10, float* %lx_addr, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:17]   --->   Operation 2059 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_276 : Operation 2060 [1/1] (0.00ns)   --->   "br label %.preheader3" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:16]   --->   Operation 2060 'br' <Predicate = true> <Delay = 0.00>

State 277 <SV = 6> <Delay = 7.30>
ST_277 : Operation 2061 [1/1] (0.00ns)   --->   "%i2_0_reg2mem44_0_i_i = phi i9 [ %p_reg2mem23_0_i_i, %BurstBB272 ], [ 0, %.preheader2.preheader ]" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:18]   --->   Operation 2061 'phi' 'i2_0_reg2mem44_0_i_i' <Predicate = true> <Delay = 0.00>
ST_277 : Operation 2062 [1/1] (0.88ns)   --->   "%exitcond6 = icmp eq i9 %i2_0_reg2mem44_0_i_i, -256" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:18]   --->   Operation 2062 'icmp' 'exitcond6' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_277 : Operation 2063 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 2063 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_277 : Operation 2064 [1/1] (0.77ns)   --->   "%p_reg2mem23_0_i_i = add i9 %i2_0_reg2mem44_0_i_i, 1" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:18]   --->   Operation 2064 'add' 'p_reg2mem23_0_i_i' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_277 : Operation 2065 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %3, label %ReqCondBB273" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:18]   --->   Operation 2065 'br' <Predicate = true> <Delay = 0.00>
ST_277 : Operation 2066 [1/1] (0.00ns)   --->   "%tmp_12 = zext i9 %i2_0_reg2mem44_0_i_i to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:19]   --->   Operation 2066 'zext' 'tmp_12' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_277 : Operation 2067 [1/1] (0.88ns)   --->   "%tmp_24 = icmp eq i9 %i2_0_reg2mem44_0_i_i, 0" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:18]   --->   Operation 2067 'icmp' 'tmp_24' <Predicate = (!exitcond6)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_277 : Operation 2068 [1/1] (0.00ns)   --->   "br i1 %tmp_24, label %ReqBB274, label %BurstBB272" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:18]   --->   Operation 2068 'br' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_277 : Operation 2069 [134/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2069 'readreq' 'gmem_addr_6_rd_req' <Predicate = (!exitcond6 & tmp_24)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_277 : Operation 2070 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32 addrspace(4)* %p0, i32 13)"   --->   Operation 2070 'write' <Predicate = (exitcond6)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_277 : Operation 2071 [2/2] (1.23ns)   --->   "%ly_load = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 0), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2071 'load' 'ly_load' <Predicate = (exitcond6)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_277 : Operation 2072 [2/2] (1.23ns)   --->   "%ly_load_1 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 1), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2072 'load' 'ly_load_1' <Predicate = (exitcond6)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 278 <SV = 7> <Delay = 7.30>
ST_278 : Operation 2073 [133/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2073 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 279 <SV = 8> <Delay = 7.30>
ST_279 : Operation 2074 [132/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2074 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 280 <SV = 9> <Delay = 7.30>
ST_280 : Operation 2075 [131/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2075 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 281 <SV = 10> <Delay = 7.30>
ST_281 : Operation 2076 [130/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2076 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 282 <SV = 11> <Delay = 7.30>
ST_282 : Operation 2077 [129/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2077 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 283 <SV = 12> <Delay = 7.30>
ST_283 : Operation 2078 [128/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2078 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 284 <SV = 13> <Delay = 7.30>
ST_284 : Operation 2079 [127/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2079 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 285 <SV = 14> <Delay = 7.30>
ST_285 : Operation 2080 [126/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2080 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 286 <SV = 15> <Delay = 7.30>
ST_286 : Operation 2081 [125/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2081 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 287 <SV = 16> <Delay = 7.30>
ST_287 : Operation 2082 [124/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2082 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 288 <SV = 17> <Delay = 7.30>
ST_288 : Operation 2083 [123/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2083 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 289 <SV = 18> <Delay = 7.30>
ST_289 : Operation 2084 [122/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2084 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 290 <SV = 19> <Delay = 7.30>
ST_290 : Operation 2085 [121/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2085 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 291 <SV = 20> <Delay = 7.30>
ST_291 : Operation 2086 [120/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2086 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 292 <SV = 21> <Delay = 7.30>
ST_292 : Operation 2087 [119/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2087 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 293 <SV = 22> <Delay = 7.30>
ST_293 : Operation 2088 [118/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2088 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 294 <SV = 23> <Delay = 7.30>
ST_294 : Operation 2089 [117/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2089 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 295 <SV = 24> <Delay = 7.30>
ST_295 : Operation 2090 [116/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2090 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 296 <SV = 25> <Delay = 7.30>
ST_296 : Operation 2091 [115/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2091 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 297 <SV = 26> <Delay = 7.30>
ST_297 : Operation 2092 [114/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2092 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 298 <SV = 27> <Delay = 7.30>
ST_298 : Operation 2093 [113/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2093 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 299 <SV = 28> <Delay = 7.30>
ST_299 : Operation 2094 [112/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2094 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 300 <SV = 29> <Delay = 7.30>
ST_300 : Operation 2095 [111/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2095 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 301 <SV = 30> <Delay = 7.30>
ST_301 : Operation 2096 [110/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2096 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 302 <SV = 31> <Delay = 7.30>
ST_302 : Operation 2097 [109/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2097 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 303 <SV = 32> <Delay = 7.30>
ST_303 : Operation 2098 [108/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2098 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 304 <SV = 33> <Delay = 7.30>
ST_304 : Operation 2099 [107/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2099 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 305 <SV = 34> <Delay = 7.30>
ST_305 : Operation 2100 [106/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2100 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 306 <SV = 35> <Delay = 7.30>
ST_306 : Operation 2101 [105/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2101 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 307 <SV = 36> <Delay = 7.30>
ST_307 : Operation 2102 [104/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2102 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 308 <SV = 37> <Delay = 7.30>
ST_308 : Operation 2103 [103/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2103 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 309 <SV = 38> <Delay = 7.30>
ST_309 : Operation 2104 [102/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2104 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 310 <SV = 39> <Delay = 7.30>
ST_310 : Operation 2105 [101/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2105 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 311 <SV = 40> <Delay = 7.30>
ST_311 : Operation 2106 [100/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2106 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 312 <SV = 41> <Delay = 7.30>
ST_312 : Operation 2107 [99/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2107 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 313 <SV = 42> <Delay = 7.30>
ST_313 : Operation 2108 [98/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2108 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 314 <SV = 43> <Delay = 7.30>
ST_314 : Operation 2109 [97/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2109 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 315 <SV = 44> <Delay = 7.30>
ST_315 : Operation 2110 [96/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2110 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 316 <SV = 45> <Delay = 7.30>
ST_316 : Operation 2111 [95/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2111 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 317 <SV = 46> <Delay = 7.30>
ST_317 : Operation 2112 [94/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2112 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 318 <SV = 47> <Delay = 7.30>
ST_318 : Operation 2113 [93/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2113 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 319 <SV = 48> <Delay = 7.30>
ST_319 : Operation 2114 [92/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2114 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 320 <SV = 49> <Delay = 7.30>
ST_320 : Operation 2115 [91/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2115 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 321 <SV = 50> <Delay = 7.30>
ST_321 : Operation 2116 [90/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2116 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 322 <SV = 51> <Delay = 7.30>
ST_322 : Operation 2117 [89/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2117 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 323 <SV = 52> <Delay = 7.30>
ST_323 : Operation 2118 [88/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2118 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 324 <SV = 53> <Delay = 7.30>
ST_324 : Operation 2119 [87/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2119 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 325 <SV = 54> <Delay = 7.30>
ST_325 : Operation 2120 [86/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2120 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 326 <SV = 55> <Delay = 7.30>
ST_326 : Operation 2121 [85/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2121 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 327 <SV = 56> <Delay = 7.30>
ST_327 : Operation 2122 [84/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2122 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 328 <SV = 57> <Delay = 7.30>
ST_328 : Operation 2123 [83/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2123 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 329 <SV = 58> <Delay = 7.30>
ST_329 : Operation 2124 [82/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2124 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 330 <SV = 59> <Delay = 7.30>
ST_330 : Operation 2125 [81/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2125 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 331 <SV = 60> <Delay = 7.30>
ST_331 : Operation 2126 [80/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2126 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 332 <SV = 61> <Delay = 7.30>
ST_332 : Operation 2127 [79/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2127 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 333 <SV = 62> <Delay = 7.30>
ST_333 : Operation 2128 [78/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2128 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 334 <SV = 63> <Delay = 7.30>
ST_334 : Operation 2129 [77/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2129 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 335 <SV = 64> <Delay = 7.30>
ST_335 : Operation 2130 [76/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2130 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 336 <SV = 65> <Delay = 7.30>
ST_336 : Operation 2131 [75/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2131 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 337 <SV = 66> <Delay = 7.30>
ST_337 : Operation 2132 [74/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2132 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 338 <SV = 67> <Delay = 7.30>
ST_338 : Operation 2133 [73/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2133 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 339 <SV = 68> <Delay = 7.30>
ST_339 : Operation 2134 [72/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2134 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 340 <SV = 69> <Delay = 7.30>
ST_340 : Operation 2135 [71/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2135 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 341 <SV = 70> <Delay = 7.30>
ST_341 : Operation 2136 [70/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2136 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 342 <SV = 71> <Delay = 7.30>
ST_342 : Operation 2137 [69/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2137 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 343 <SV = 72> <Delay = 7.30>
ST_343 : Operation 2138 [68/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2138 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 344 <SV = 73> <Delay = 7.30>
ST_344 : Operation 2139 [67/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2139 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 345 <SV = 74> <Delay = 7.30>
ST_345 : Operation 2140 [66/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2140 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 346 <SV = 75> <Delay = 7.30>
ST_346 : Operation 2141 [65/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2141 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 347 <SV = 76> <Delay = 7.30>
ST_347 : Operation 2142 [64/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2142 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 348 <SV = 77> <Delay = 7.30>
ST_348 : Operation 2143 [63/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2143 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 349 <SV = 78> <Delay = 7.30>
ST_349 : Operation 2144 [62/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2144 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 350 <SV = 79> <Delay = 7.30>
ST_350 : Operation 2145 [61/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2145 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 351 <SV = 80> <Delay = 7.30>
ST_351 : Operation 2146 [60/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2146 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 352 <SV = 81> <Delay = 7.30>
ST_352 : Operation 2147 [59/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2147 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 353 <SV = 82> <Delay = 7.30>
ST_353 : Operation 2148 [58/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2148 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 354 <SV = 83> <Delay = 7.30>
ST_354 : Operation 2149 [57/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2149 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 355 <SV = 84> <Delay = 7.30>
ST_355 : Operation 2150 [56/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2150 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 356 <SV = 85> <Delay = 7.30>
ST_356 : Operation 2151 [55/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2151 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 357 <SV = 86> <Delay = 7.30>
ST_357 : Operation 2152 [54/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2152 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 358 <SV = 87> <Delay = 7.30>
ST_358 : Operation 2153 [53/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2153 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 359 <SV = 88> <Delay = 7.30>
ST_359 : Operation 2154 [52/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2154 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 360 <SV = 89> <Delay = 7.30>
ST_360 : Operation 2155 [51/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2155 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 361 <SV = 90> <Delay = 7.30>
ST_361 : Operation 2156 [50/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2156 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 362 <SV = 91> <Delay = 7.30>
ST_362 : Operation 2157 [49/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2157 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 363 <SV = 92> <Delay = 7.30>
ST_363 : Operation 2158 [48/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2158 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 364 <SV = 93> <Delay = 7.30>
ST_364 : Operation 2159 [47/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2159 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 365 <SV = 94> <Delay = 7.30>
ST_365 : Operation 2160 [46/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2160 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 366 <SV = 95> <Delay = 7.30>
ST_366 : Operation 2161 [45/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2161 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 367 <SV = 96> <Delay = 7.30>
ST_367 : Operation 2162 [44/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2162 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 368 <SV = 97> <Delay = 7.30>
ST_368 : Operation 2163 [43/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2163 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 369 <SV = 98> <Delay = 7.30>
ST_369 : Operation 2164 [42/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2164 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 370 <SV = 99> <Delay = 7.30>
ST_370 : Operation 2165 [41/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2165 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 371 <SV = 100> <Delay = 7.30>
ST_371 : Operation 2166 [40/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2166 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 372 <SV = 101> <Delay = 7.30>
ST_372 : Operation 2167 [39/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2167 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 373 <SV = 102> <Delay = 7.30>
ST_373 : Operation 2168 [38/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2168 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 374 <SV = 103> <Delay = 7.30>
ST_374 : Operation 2169 [37/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2169 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 375 <SV = 104> <Delay = 7.30>
ST_375 : Operation 2170 [36/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2170 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 376 <SV = 105> <Delay = 7.30>
ST_376 : Operation 2171 [35/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2171 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 377 <SV = 106> <Delay = 7.30>
ST_377 : Operation 2172 [34/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2172 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 378 <SV = 107> <Delay = 7.30>
ST_378 : Operation 2173 [33/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2173 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 379 <SV = 108> <Delay = 7.30>
ST_379 : Operation 2174 [32/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2174 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 380 <SV = 109> <Delay = 7.30>
ST_380 : Operation 2175 [31/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2175 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 381 <SV = 110> <Delay = 7.30>
ST_381 : Operation 2176 [30/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2176 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 382 <SV = 111> <Delay = 7.30>
ST_382 : Operation 2177 [29/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2177 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 383 <SV = 112> <Delay = 7.30>
ST_383 : Operation 2178 [28/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2178 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 384 <SV = 113> <Delay = 7.30>
ST_384 : Operation 2179 [27/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2179 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 385 <SV = 114> <Delay = 7.30>
ST_385 : Operation 2180 [26/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2180 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 386 <SV = 115> <Delay = 7.30>
ST_386 : Operation 2181 [25/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2181 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 387 <SV = 116> <Delay = 7.30>
ST_387 : Operation 2182 [24/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2182 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 388 <SV = 117> <Delay = 7.30>
ST_388 : Operation 2183 [23/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2183 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 389 <SV = 118> <Delay = 7.30>
ST_389 : Operation 2184 [22/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2184 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 390 <SV = 119> <Delay = 7.30>
ST_390 : Operation 2185 [21/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2185 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 391 <SV = 120> <Delay = 7.30>
ST_391 : Operation 2186 [20/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2186 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 392 <SV = 121> <Delay = 7.30>
ST_392 : Operation 2187 [19/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2187 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 393 <SV = 122> <Delay = 7.30>
ST_393 : Operation 2188 [18/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2188 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 394 <SV = 123> <Delay = 7.30>
ST_394 : Operation 2189 [17/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2189 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 395 <SV = 124> <Delay = 7.30>
ST_395 : Operation 2190 [16/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2190 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 396 <SV = 125> <Delay = 7.30>
ST_396 : Operation 2191 [15/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2191 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 397 <SV = 126> <Delay = 7.30>
ST_397 : Operation 2192 [14/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2192 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 398 <SV = 127> <Delay = 7.30>
ST_398 : Operation 2193 [13/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2193 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 399 <SV = 128> <Delay = 7.30>
ST_399 : Operation 2194 [12/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2194 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 400 <SV = 129> <Delay = 7.30>
ST_400 : Operation 2195 [11/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2195 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 401 <SV = 130> <Delay = 7.30>
ST_401 : Operation 2196 [10/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2196 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 402 <SV = 131> <Delay = 7.30>
ST_402 : Operation 2197 [9/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2197 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 403 <SV = 132> <Delay = 7.30>
ST_403 : Operation 2198 [8/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2198 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 404 <SV = 133> <Delay = 7.30>
ST_404 : Operation 2199 [7/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2199 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 405 <SV = 134> <Delay = 7.30>
ST_405 : Operation 2200 [6/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2200 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 406 <SV = 135> <Delay = 7.30>
ST_406 : Operation 2201 [5/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2201 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 407 <SV = 136> <Delay = 7.30>
ST_407 : Operation 2202 [4/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2202 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 408 <SV = 137> <Delay = 7.30>
ST_408 : Operation 2203 [3/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2203 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 409 <SV = 138> <Delay = 7.30>
ST_409 : Operation 2204 [2/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2204 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 410 <SV = 139> <Delay = 7.30>
ST_410 : Operation 2205 [1/134] (7.30ns)   --->   "%gmem_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2, i32 256)" [mvt_compute_unit:52]   --->   Operation 2205 'readreq' 'gmem_addr_6_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_410 : Operation 2206 [1/1] (0.00ns)   --->   "br label %BurstBB272"   --->   Operation 2206 'br' <Predicate = true> <Delay = 0.00>

State 411 <SV = 140> <Delay = 7.30>
ST_411 : Operation 2207 [1/1] (7.30ns)   --->   "%gmem_addr_2_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32 addrspace(1)* %gmem_addr_2)" [mvt_compute_unit:52]   --->   Operation 2207 'read' 'gmem_addr_2_read' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 412 <SV = 141> <Delay = 1.23>
ST_412 : Operation 2208 [1/1] (0.00ns)   --->   "%tmp_13 = bitcast i32 %gmem_addr_2_read to float" [mvt_compute_unit:52]   --->   Operation 2208 'bitcast' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_412 : Operation 2209 [1/1] (0.00ns)   --->   "%ly_addr = getelementptr inbounds [256 x float]* @ly, i64 0, i64 %tmp_12" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:19]   --->   Operation 2209 'getelementptr' 'ly_addr' <Predicate = true> <Delay = 0.00>
ST_412 : Operation 2210 [1/1] (1.23ns)   --->   "store float %tmp_13, float* %ly_addr, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:19]   --->   Operation 2210 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_412 : Operation 2211 [1/1] (0.00ns)   --->   "br label %.preheader2" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:18]   --->   Operation 2211 'br' <Predicate = true> <Delay = 0.00>

State 413 <SV = 7> <Delay = 1.23>
ST_413 : Operation 2212 [1/2] (1.23ns)   --->   "%ly_load = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 0), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2212 'load' 'ly_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_413 : Operation 2213 [1/2] (1.23ns)   --->   "%ly_load_1 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 1), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2213 'load' 'ly_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_413 : Operation 2214 [2/2] (1.23ns)   --->   "%ly_load_2 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 2), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2214 'load' 'ly_load_2' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_413 : Operation 2215 [2/2] (1.23ns)   --->   "%ly_load_3 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 3), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2215 'load' 'ly_load_3' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 414 <SV = 8> <Delay = 1.23>
ST_414 : Operation 2216 [1/2] (1.23ns)   --->   "%ly_load_2 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 2), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2216 'load' 'ly_load_2' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_414 : Operation 2217 [1/2] (1.23ns)   --->   "%ly_load_3 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 3), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2217 'load' 'ly_load_3' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_414 : Operation 2218 [2/2] (1.23ns)   --->   "%ly_load_4 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 4), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2218 'load' 'ly_load_4' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_414 : Operation 2219 [2/2] (1.23ns)   --->   "%ly_load_5 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 5), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2219 'load' 'ly_load_5' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 415 <SV = 9> <Delay = 1.23>
ST_415 : Operation 2220 [1/2] (1.23ns)   --->   "%ly_load_4 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 4), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2220 'load' 'ly_load_4' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_415 : Operation 2221 [1/2] (1.23ns)   --->   "%ly_load_5 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 5), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2221 'load' 'ly_load_5' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_415 : Operation 2222 [2/2] (1.23ns)   --->   "%ly_load_6 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 6), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2222 'load' 'ly_load_6' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_415 : Operation 2223 [2/2] (1.23ns)   --->   "%ly_load_7 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 7), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2223 'load' 'ly_load_7' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 416 <SV = 10> <Delay = 1.23>
ST_416 : Operation 2224 [1/2] (1.23ns)   --->   "%ly_load_6 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 6), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2224 'load' 'ly_load_6' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_416 : Operation 2225 [1/2] (1.23ns)   --->   "%ly_load_7 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 7), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2225 'load' 'ly_load_7' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_416 : Operation 2226 [2/2] (1.23ns)   --->   "%ly_load_8 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 8), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2226 'load' 'ly_load_8' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_416 : Operation 2227 [2/2] (1.23ns)   --->   "%ly_load_9 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 9), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2227 'load' 'ly_load_9' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 417 <SV = 11> <Delay = 1.23>
ST_417 : Operation 2228 [1/2] (1.23ns)   --->   "%ly_load_8 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 8), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2228 'load' 'ly_load_8' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_417 : Operation 2229 [1/2] (1.23ns)   --->   "%ly_load_9 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 9), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2229 'load' 'ly_load_9' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_417 : Operation 2230 [2/2] (1.23ns)   --->   "%ly_load_10 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 10), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2230 'load' 'ly_load_10' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_417 : Operation 2231 [2/2] (1.23ns)   --->   "%ly_load_11 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 11), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2231 'load' 'ly_load_11' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 418 <SV = 12> <Delay = 1.23>
ST_418 : Operation 2232 [1/2] (1.23ns)   --->   "%ly_load_10 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 10), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2232 'load' 'ly_load_10' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_418 : Operation 2233 [1/2] (1.23ns)   --->   "%ly_load_11 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 11), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2233 'load' 'ly_load_11' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_418 : Operation 2234 [2/2] (1.23ns)   --->   "%ly_load_12 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 12), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2234 'load' 'ly_load_12' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_418 : Operation 2235 [2/2] (1.23ns)   --->   "%ly_load_13 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 13), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2235 'load' 'ly_load_13' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 419 <SV = 13> <Delay = 1.23>
ST_419 : Operation 2236 [1/2] (1.23ns)   --->   "%ly_load_12 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 12), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2236 'load' 'ly_load_12' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_419 : Operation 2237 [1/2] (1.23ns)   --->   "%ly_load_13 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 13), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2237 'load' 'ly_load_13' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_419 : Operation 2238 [2/2] (1.23ns)   --->   "%ly_load_14 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 14), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2238 'load' 'ly_load_14' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_419 : Operation 2239 [2/2] (1.23ns)   --->   "%ly_load_15 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 15), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2239 'load' 'ly_load_15' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 420 <SV = 14> <Delay = 1.23>
ST_420 : Operation 2240 [1/2] (1.23ns)   --->   "%ly_load_14 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 14), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2240 'load' 'ly_load_14' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_420 : Operation 2241 [1/2] (1.23ns)   --->   "%ly_load_15 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 15), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2241 'load' 'ly_load_15' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_420 : Operation 2242 [2/2] (1.23ns)   --->   "%ly_load_16 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 16), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2242 'load' 'ly_load_16' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_420 : Operation 2243 [2/2] (1.23ns)   --->   "%ly_load_17 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 17), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2243 'load' 'ly_load_17' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 421 <SV = 15> <Delay = 1.23>
ST_421 : Operation 2244 [1/2] (1.23ns)   --->   "%ly_load_16 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 16), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2244 'load' 'ly_load_16' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_421 : Operation 2245 [1/2] (1.23ns)   --->   "%ly_load_17 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 17), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2245 'load' 'ly_load_17' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_421 : Operation 2246 [2/2] (1.23ns)   --->   "%ly_load_18 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 18), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2246 'load' 'ly_load_18' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_421 : Operation 2247 [2/2] (1.23ns)   --->   "%ly_load_19 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 19), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2247 'load' 'ly_load_19' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 422 <SV = 16> <Delay = 1.23>
ST_422 : Operation 2248 [1/2] (1.23ns)   --->   "%ly_load_18 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 18), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2248 'load' 'ly_load_18' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_422 : Operation 2249 [1/2] (1.23ns)   --->   "%ly_load_19 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 19), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2249 'load' 'ly_load_19' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_422 : Operation 2250 [2/2] (1.23ns)   --->   "%ly_load_20 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 20), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2250 'load' 'ly_load_20' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_422 : Operation 2251 [2/2] (1.23ns)   --->   "%ly_load_21 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 21), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2251 'load' 'ly_load_21' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 423 <SV = 17> <Delay = 1.23>
ST_423 : Operation 2252 [1/2] (1.23ns)   --->   "%ly_load_20 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 20), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2252 'load' 'ly_load_20' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_423 : Operation 2253 [1/2] (1.23ns)   --->   "%ly_load_21 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 21), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2253 'load' 'ly_load_21' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_423 : Operation 2254 [2/2] (1.23ns)   --->   "%ly_load_22 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 22), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2254 'load' 'ly_load_22' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_423 : Operation 2255 [2/2] (1.23ns)   --->   "%ly_load_23 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 23), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2255 'load' 'ly_load_23' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 424 <SV = 18> <Delay = 1.23>
ST_424 : Operation 2256 [1/2] (1.23ns)   --->   "%ly_load_22 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 22), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2256 'load' 'ly_load_22' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_424 : Operation 2257 [1/2] (1.23ns)   --->   "%ly_load_23 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 23), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2257 'load' 'ly_load_23' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_424 : Operation 2258 [2/2] (1.23ns)   --->   "%ly_load_24 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 24), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2258 'load' 'ly_load_24' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_424 : Operation 2259 [2/2] (1.23ns)   --->   "%ly_load_25 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 25), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2259 'load' 'ly_load_25' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 425 <SV = 19> <Delay = 1.23>
ST_425 : Operation 2260 [1/2] (1.23ns)   --->   "%ly_load_24 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 24), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2260 'load' 'ly_load_24' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_425 : Operation 2261 [1/2] (1.23ns)   --->   "%ly_load_25 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 25), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2261 'load' 'ly_load_25' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_425 : Operation 2262 [2/2] (1.23ns)   --->   "%ly_load_26 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 26), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2262 'load' 'ly_load_26' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_425 : Operation 2263 [2/2] (1.23ns)   --->   "%ly_load_27 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 27), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2263 'load' 'ly_load_27' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 426 <SV = 20> <Delay = 1.23>
ST_426 : Operation 2264 [1/2] (1.23ns)   --->   "%ly_load_26 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 26), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2264 'load' 'ly_load_26' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_426 : Operation 2265 [1/2] (1.23ns)   --->   "%ly_load_27 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 27), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2265 'load' 'ly_load_27' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_426 : Operation 2266 [2/2] (1.23ns)   --->   "%ly_load_28 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 28), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2266 'load' 'ly_load_28' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_426 : Operation 2267 [2/2] (1.23ns)   --->   "%ly_load_29 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 29), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2267 'load' 'ly_load_29' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 427 <SV = 21> <Delay = 1.23>
ST_427 : Operation 2268 [1/2] (1.23ns)   --->   "%ly_load_28 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 28), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2268 'load' 'ly_load_28' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_427 : Operation 2269 [1/2] (1.23ns)   --->   "%ly_load_29 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 29), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2269 'load' 'ly_load_29' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_427 : Operation 2270 [2/2] (1.23ns)   --->   "%ly_load_30 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 30), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2270 'load' 'ly_load_30' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_427 : Operation 2271 [2/2] (1.23ns)   --->   "%ly_load_31 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 31), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2271 'load' 'ly_load_31' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 428 <SV = 22> <Delay = 1.23>
ST_428 : Operation 2272 [1/2] (1.23ns)   --->   "%ly_load_30 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 30), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2272 'load' 'ly_load_30' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_428 : Operation 2273 [1/2] (1.23ns)   --->   "%ly_load_31 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 31), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2273 'load' 'ly_load_31' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_428 : Operation 2274 [2/2] (1.23ns)   --->   "%ly_load_32 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 32), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2274 'load' 'ly_load_32' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_428 : Operation 2275 [2/2] (1.23ns)   --->   "%ly_load_33 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 33), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2275 'load' 'ly_load_33' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 429 <SV = 23> <Delay = 1.23>
ST_429 : Operation 2276 [1/2] (1.23ns)   --->   "%ly_load_32 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 32), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2276 'load' 'ly_load_32' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_429 : Operation 2277 [1/2] (1.23ns)   --->   "%ly_load_33 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 33), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2277 'load' 'ly_load_33' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_429 : Operation 2278 [2/2] (1.23ns)   --->   "%ly_load_34 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 34), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2278 'load' 'ly_load_34' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_429 : Operation 2279 [2/2] (1.23ns)   --->   "%ly_load_35 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 35), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2279 'load' 'ly_load_35' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 430 <SV = 24> <Delay = 1.23>
ST_430 : Operation 2280 [1/2] (1.23ns)   --->   "%ly_load_34 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 34), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2280 'load' 'ly_load_34' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_430 : Operation 2281 [1/2] (1.23ns)   --->   "%ly_load_35 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 35), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2281 'load' 'ly_load_35' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_430 : Operation 2282 [2/2] (1.23ns)   --->   "%ly_load_36 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 36), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2282 'load' 'ly_load_36' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_430 : Operation 2283 [2/2] (1.23ns)   --->   "%ly_load_37 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 37), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2283 'load' 'ly_load_37' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 431 <SV = 25> <Delay = 1.23>
ST_431 : Operation 2284 [1/2] (1.23ns)   --->   "%ly_load_36 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 36), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2284 'load' 'ly_load_36' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_431 : Operation 2285 [1/2] (1.23ns)   --->   "%ly_load_37 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 37), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2285 'load' 'ly_load_37' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_431 : Operation 2286 [2/2] (1.23ns)   --->   "%ly_load_38 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 38), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2286 'load' 'ly_load_38' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_431 : Operation 2287 [2/2] (1.23ns)   --->   "%ly_load_39 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 39), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2287 'load' 'ly_load_39' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 432 <SV = 26> <Delay = 1.23>
ST_432 : Operation 2288 [1/2] (1.23ns)   --->   "%ly_load_38 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 38), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2288 'load' 'ly_load_38' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_432 : Operation 2289 [1/2] (1.23ns)   --->   "%ly_load_39 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 39), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2289 'load' 'ly_load_39' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_432 : Operation 2290 [2/2] (1.23ns)   --->   "%ly_load_40 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 40), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2290 'load' 'ly_load_40' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_432 : Operation 2291 [2/2] (1.23ns)   --->   "%ly_load_41 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 41), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2291 'load' 'ly_load_41' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 433 <SV = 27> <Delay = 1.23>
ST_433 : Operation 2292 [1/2] (1.23ns)   --->   "%ly_load_40 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 40), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2292 'load' 'ly_load_40' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_433 : Operation 2293 [1/2] (1.23ns)   --->   "%ly_load_41 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 41), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2293 'load' 'ly_load_41' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_433 : Operation 2294 [2/2] (1.23ns)   --->   "%ly_load_42 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 42), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2294 'load' 'ly_load_42' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_433 : Operation 2295 [2/2] (1.23ns)   --->   "%ly_load_43 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 43), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2295 'load' 'ly_load_43' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 434 <SV = 28> <Delay = 1.23>
ST_434 : Operation 2296 [1/2] (1.23ns)   --->   "%ly_load_42 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 42), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2296 'load' 'ly_load_42' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_434 : Operation 2297 [1/2] (1.23ns)   --->   "%ly_load_43 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 43), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2297 'load' 'ly_load_43' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_434 : Operation 2298 [2/2] (1.23ns)   --->   "%ly_load_44 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 44), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2298 'load' 'ly_load_44' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_434 : Operation 2299 [2/2] (1.23ns)   --->   "%ly_load_45 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 45), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2299 'load' 'ly_load_45' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 435 <SV = 29> <Delay = 1.23>
ST_435 : Operation 2300 [1/2] (1.23ns)   --->   "%ly_load_44 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 44), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2300 'load' 'ly_load_44' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_435 : Operation 2301 [1/2] (1.23ns)   --->   "%ly_load_45 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 45), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2301 'load' 'ly_load_45' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_435 : Operation 2302 [2/2] (1.23ns)   --->   "%ly_load_46 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 46), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2302 'load' 'ly_load_46' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_435 : Operation 2303 [2/2] (1.23ns)   --->   "%ly_load_47 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 47), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2303 'load' 'ly_load_47' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 436 <SV = 30> <Delay = 1.23>
ST_436 : Operation 2304 [1/2] (1.23ns)   --->   "%ly_load_46 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 46), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2304 'load' 'ly_load_46' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_436 : Operation 2305 [1/2] (1.23ns)   --->   "%ly_load_47 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 47), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2305 'load' 'ly_load_47' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_436 : Operation 2306 [2/2] (1.23ns)   --->   "%ly_load_48 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 48), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2306 'load' 'ly_load_48' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_436 : Operation 2307 [2/2] (1.23ns)   --->   "%ly_load_49 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 49), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2307 'load' 'ly_load_49' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 437 <SV = 31> <Delay = 1.23>
ST_437 : Operation 2308 [1/2] (1.23ns)   --->   "%ly_load_48 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 48), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2308 'load' 'ly_load_48' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_437 : Operation 2309 [1/2] (1.23ns)   --->   "%ly_load_49 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 49), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2309 'load' 'ly_load_49' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_437 : Operation 2310 [2/2] (1.23ns)   --->   "%ly_load_50 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 50), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2310 'load' 'ly_load_50' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_437 : Operation 2311 [2/2] (1.23ns)   --->   "%ly_load_51 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 51), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2311 'load' 'ly_load_51' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 438 <SV = 32> <Delay = 1.23>
ST_438 : Operation 2312 [1/2] (1.23ns)   --->   "%ly_load_50 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 50), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2312 'load' 'ly_load_50' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_438 : Operation 2313 [1/2] (1.23ns)   --->   "%ly_load_51 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 51), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2313 'load' 'ly_load_51' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_438 : Operation 2314 [2/2] (1.23ns)   --->   "%ly_load_52 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 52), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2314 'load' 'ly_load_52' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_438 : Operation 2315 [2/2] (1.23ns)   --->   "%ly_load_53 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 53), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2315 'load' 'ly_load_53' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 439 <SV = 33> <Delay = 1.23>
ST_439 : Operation 2316 [1/2] (1.23ns)   --->   "%ly_load_52 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 52), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2316 'load' 'ly_load_52' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_439 : Operation 2317 [1/2] (1.23ns)   --->   "%ly_load_53 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 53), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2317 'load' 'ly_load_53' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_439 : Operation 2318 [2/2] (1.23ns)   --->   "%ly_load_54 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 54), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2318 'load' 'ly_load_54' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_439 : Operation 2319 [2/2] (1.23ns)   --->   "%ly_load_55 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 55), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2319 'load' 'ly_load_55' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 440 <SV = 34> <Delay = 1.23>
ST_440 : Operation 2320 [1/2] (1.23ns)   --->   "%ly_load_54 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 54), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2320 'load' 'ly_load_54' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_440 : Operation 2321 [1/2] (1.23ns)   --->   "%ly_load_55 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 55), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2321 'load' 'ly_load_55' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_440 : Operation 2322 [2/2] (1.23ns)   --->   "%ly_load_56 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 56), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2322 'load' 'ly_load_56' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_440 : Operation 2323 [2/2] (1.23ns)   --->   "%ly_load_57 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 57), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2323 'load' 'ly_load_57' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 441 <SV = 35> <Delay = 1.23>
ST_441 : Operation 2324 [1/2] (1.23ns)   --->   "%ly_load_56 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 56), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2324 'load' 'ly_load_56' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_441 : Operation 2325 [1/2] (1.23ns)   --->   "%ly_load_57 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 57), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2325 'load' 'ly_load_57' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_441 : Operation 2326 [2/2] (1.23ns)   --->   "%ly_load_58 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 58), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2326 'load' 'ly_load_58' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_441 : Operation 2327 [2/2] (1.23ns)   --->   "%ly_load_59 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 59), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2327 'load' 'ly_load_59' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 442 <SV = 36> <Delay = 1.23>
ST_442 : Operation 2328 [1/2] (1.23ns)   --->   "%ly_load_58 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 58), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2328 'load' 'ly_load_58' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_442 : Operation 2329 [1/2] (1.23ns)   --->   "%ly_load_59 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 59), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2329 'load' 'ly_load_59' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_442 : Operation 2330 [2/2] (1.23ns)   --->   "%ly_load_60 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 60), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2330 'load' 'ly_load_60' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_442 : Operation 2331 [2/2] (1.23ns)   --->   "%ly_load_61 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 61), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2331 'load' 'ly_load_61' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 443 <SV = 37> <Delay = 1.23>
ST_443 : Operation 2332 [1/2] (1.23ns)   --->   "%ly_load_60 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 60), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2332 'load' 'ly_load_60' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_443 : Operation 2333 [1/2] (1.23ns)   --->   "%ly_load_61 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 61), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2333 'load' 'ly_load_61' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_443 : Operation 2334 [2/2] (1.23ns)   --->   "%ly_load_62 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 62), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2334 'load' 'ly_load_62' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_443 : Operation 2335 [2/2] (1.23ns)   --->   "%ly_load_63 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 63), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2335 'load' 'ly_load_63' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 444 <SV = 38> <Delay = 1.23>
ST_444 : Operation 2336 [1/2] (1.23ns)   --->   "%ly_load_62 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 62), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2336 'load' 'ly_load_62' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_444 : Operation 2337 [1/2] (1.23ns)   --->   "%ly_load_63 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 63), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2337 'load' 'ly_load_63' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_444 : Operation 2338 [2/2] (1.23ns)   --->   "%ly_load_64 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 64), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2338 'load' 'ly_load_64' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_444 : Operation 2339 [2/2] (1.23ns)   --->   "%ly_load_65 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 65), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2339 'load' 'ly_load_65' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 445 <SV = 39> <Delay = 1.23>
ST_445 : Operation 2340 [1/2] (1.23ns)   --->   "%ly_load_64 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 64), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2340 'load' 'ly_load_64' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_445 : Operation 2341 [1/2] (1.23ns)   --->   "%ly_load_65 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 65), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2341 'load' 'ly_load_65' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_445 : Operation 2342 [2/2] (1.23ns)   --->   "%ly_load_66 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 66), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2342 'load' 'ly_load_66' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_445 : Operation 2343 [2/2] (1.23ns)   --->   "%ly_load_67 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 67), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2343 'load' 'ly_load_67' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 446 <SV = 40> <Delay = 1.23>
ST_446 : Operation 2344 [1/2] (1.23ns)   --->   "%ly_load_66 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 66), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2344 'load' 'ly_load_66' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_446 : Operation 2345 [1/2] (1.23ns)   --->   "%ly_load_67 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 67), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2345 'load' 'ly_load_67' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_446 : Operation 2346 [2/2] (1.23ns)   --->   "%ly_load_68 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 68), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2346 'load' 'ly_load_68' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_446 : Operation 2347 [2/2] (1.23ns)   --->   "%ly_load_69 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 69), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2347 'load' 'ly_load_69' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 447 <SV = 41> <Delay = 1.23>
ST_447 : Operation 2348 [1/2] (1.23ns)   --->   "%ly_load_68 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 68), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2348 'load' 'ly_load_68' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_447 : Operation 2349 [1/2] (1.23ns)   --->   "%ly_load_69 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 69), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2349 'load' 'ly_load_69' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_447 : Operation 2350 [2/2] (1.23ns)   --->   "%ly_load_70 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 70), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2350 'load' 'ly_load_70' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_447 : Operation 2351 [2/2] (1.23ns)   --->   "%ly_load_71 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 71), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2351 'load' 'ly_load_71' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 448 <SV = 42> <Delay = 1.23>
ST_448 : Operation 2352 [1/2] (1.23ns)   --->   "%ly_load_70 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 70), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2352 'load' 'ly_load_70' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_448 : Operation 2353 [1/2] (1.23ns)   --->   "%ly_load_71 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 71), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2353 'load' 'ly_load_71' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_448 : Operation 2354 [2/2] (1.23ns)   --->   "%ly_load_72 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 72), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2354 'load' 'ly_load_72' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_448 : Operation 2355 [2/2] (1.23ns)   --->   "%ly_load_73 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 73), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2355 'load' 'ly_load_73' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 449 <SV = 43> <Delay = 1.23>
ST_449 : Operation 2356 [1/2] (1.23ns)   --->   "%ly_load_72 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 72), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2356 'load' 'ly_load_72' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_449 : Operation 2357 [1/2] (1.23ns)   --->   "%ly_load_73 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 73), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2357 'load' 'ly_load_73' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_449 : Operation 2358 [2/2] (1.23ns)   --->   "%ly_load_74 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 74), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2358 'load' 'ly_load_74' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_449 : Operation 2359 [2/2] (1.23ns)   --->   "%ly_load_75 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 75), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2359 'load' 'ly_load_75' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 450 <SV = 44> <Delay = 1.23>
ST_450 : Operation 2360 [1/2] (1.23ns)   --->   "%ly_load_74 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 74), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2360 'load' 'ly_load_74' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_450 : Operation 2361 [1/2] (1.23ns)   --->   "%ly_load_75 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 75), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2361 'load' 'ly_load_75' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_450 : Operation 2362 [2/2] (1.23ns)   --->   "%ly_load_76 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 76), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2362 'load' 'ly_load_76' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_450 : Operation 2363 [2/2] (1.23ns)   --->   "%ly_load_77 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 77), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2363 'load' 'ly_load_77' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 451 <SV = 45> <Delay = 1.23>
ST_451 : Operation 2364 [1/2] (1.23ns)   --->   "%ly_load_76 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 76), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2364 'load' 'ly_load_76' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_451 : Operation 2365 [1/2] (1.23ns)   --->   "%ly_load_77 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 77), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2365 'load' 'ly_load_77' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_451 : Operation 2366 [2/2] (1.23ns)   --->   "%ly_load_78 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 78), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2366 'load' 'ly_load_78' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_451 : Operation 2367 [2/2] (1.23ns)   --->   "%ly_load_79 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 79), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2367 'load' 'ly_load_79' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 452 <SV = 46> <Delay = 1.23>
ST_452 : Operation 2368 [1/2] (1.23ns)   --->   "%ly_load_78 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 78), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2368 'load' 'ly_load_78' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_452 : Operation 2369 [1/2] (1.23ns)   --->   "%ly_load_79 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 79), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2369 'load' 'ly_load_79' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_452 : Operation 2370 [2/2] (1.23ns)   --->   "%ly_load_80 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 80), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2370 'load' 'ly_load_80' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_452 : Operation 2371 [2/2] (1.23ns)   --->   "%ly_load_81 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 81), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2371 'load' 'ly_load_81' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 453 <SV = 47> <Delay = 1.23>
ST_453 : Operation 2372 [1/2] (1.23ns)   --->   "%ly_load_80 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 80), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2372 'load' 'ly_load_80' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_453 : Operation 2373 [1/2] (1.23ns)   --->   "%ly_load_81 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 81), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2373 'load' 'ly_load_81' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_453 : Operation 2374 [2/2] (1.23ns)   --->   "%ly_load_82 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 82), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2374 'load' 'ly_load_82' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_453 : Operation 2375 [2/2] (1.23ns)   --->   "%ly_load_83 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 83), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2375 'load' 'ly_load_83' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 454 <SV = 48> <Delay = 1.23>
ST_454 : Operation 2376 [1/2] (1.23ns)   --->   "%ly_load_82 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 82), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2376 'load' 'ly_load_82' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_454 : Operation 2377 [1/2] (1.23ns)   --->   "%ly_load_83 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 83), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2377 'load' 'ly_load_83' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_454 : Operation 2378 [2/2] (1.23ns)   --->   "%ly_load_84 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 84), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2378 'load' 'ly_load_84' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_454 : Operation 2379 [2/2] (1.23ns)   --->   "%ly_load_85 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 85), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2379 'load' 'ly_load_85' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 455 <SV = 49> <Delay = 1.23>
ST_455 : Operation 2380 [1/2] (1.23ns)   --->   "%ly_load_84 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 84), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2380 'load' 'ly_load_84' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_455 : Operation 2381 [1/2] (1.23ns)   --->   "%ly_load_85 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 85), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2381 'load' 'ly_load_85' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_455 : Operation 2382 [2/2] (1.23ns)   --->   "%ly_load_86 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 86), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2382 'load' 'ly_load_86' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_455 : Operation 2383 [2/2] (1.23ns)   --->   "%ly_load_87 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 87), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2383 'load' 'ly_load_87' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 456 <SV = 50> <Delay = 1.23>
ST_456 : Operation 2384 [1/2] (1.23ns)   --->   "%ly_load_86 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 86), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2384 'load' 'ly_load_86' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_456 : Operation 2385 [1/2] (1.23ns)   --->   "%ly_load_87 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 87), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2385 'load' 'ly_load_87' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_456 : Operation 2386 [2/2] (1.23ns)   --->   "%ly_load_88 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 88), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2386 'load' 'ly_load_88' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_456 : Operation 2387 [2/2] (1.23ns)   --->   "%ly_load_89 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 89), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2387 'load' 'ly_load_89' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 457 <SV = 51> <Delay = 1.23>
ST_457 : Operation 2388 [1/2] (1.23ns)   --->   "%ly_load_88 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 88), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2388 'load' 'ly_load_88' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_457 : Operation 2389 [1/2] (1.23ns)   --->   "%ly_load_89 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 89), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2389 'load' 'ly_load_89' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_457 : Operation 2390 [2/2] (1.23ns)   --->   "%ly_load_90 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 90), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2390 'load' 'ly_load_90' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_457 : Operation 2391 [2/2] (1.23ns)   --->   "%ly_load_91 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 91), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2391 'load' 'ly_load_91' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 458 <SV = 52> <Delay = 1.23>
ST_458 : Operation 2392 [1/2] (1.23ns)   --->   "%ly_load_90 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 90), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2392 'load' 'ly_load_90' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_458 : Operation 2393 [1/2] (1.23ns)   --->   "%ly_load_91 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 91), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2393 'load' 'ly_load_91' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_458 : Operation 2394 [2/2] (1.23ns)   --->   "%ly_load_92 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 92), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2394 'load' 'ly_load_92' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_458 : Operation 2395 [2/2] (1.23ns)   --->   "%ly_load_93 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 93), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2395 'load' 'ly_load_93' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 459 <SV = 53> <Delay = 1.23>
ST_459 : Operation 2396 [1/2] (1.23ns)   --->   "%ly_load_92 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 92), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2396 'load' 'ly_load_92' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_459 : Operation 2397 [1/2] (1.23ns)   --->   "%ly_load_93 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 93), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2397 'load' 'ly_load_93' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_459 : Operation 2398 [2/2] (1.23ns)   --->   "%ly_load_94 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 94), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2398 'load' 'ly_load_94' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_459 : Operation 2399 [2/2] (1.23ns)   --->   "%ly_load_95 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 95), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2399 'load' 'ly_load_95' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 460 <SV = 54> <Delay = 1.23>
ST_460 : Operation 2400 [1/2] (1.23ns)   --->   "%ly_load_94 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 94), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2400 'load' 'ly_load_94' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_460 : Operation 2401 [1/2] (1.23ns)   --->   "%ly_load_95 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 95), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2401 'load' 'ly_load_95' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_460 : Operation 2402 [2/2] (1.23ns)   --->   "%ly_load_96 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 96), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2402 'load' 'ly_load_96' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_460 : Operation 2403 [2/2] (1.23ns)   --->   "%ly_load_97 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 97), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2403 'load' 'ly_load_97' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 461 <SV = 55> <Delay = 1.23>
ST_461 : Operation 2404 [1/2] (1.23ns)   --->   "%ly_load_96 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 96), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2404 'load' 'ly_load_96' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_461 : Operation 2405 [1/2] (1.23ns)   --->   "%ly_load_97 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 97), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2405 'load' 'ly_load_97' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_461 : Operation 2406 [2/2] (1.23ns)   --->   "%ly_load_98 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 98), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2406 'load' 'ly_load_98' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_461 : Operation 2407 [2/2] (1.23ns)   --->   "%ly_load_99 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 99), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2407 'load' 'ly_load_99' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 462 <SV = 56> <Delay = 1.23>
ST_462 : Operation 2408 [1/2] (1.23ns)   --->   "%ly_load_98 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 98), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2408 'load' 'ly_load_98' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_462 : Operation 2409 [1/2] (1.23ns)   --->   "%ly_load_99 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 99), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2409 'load' 'ly_load_99' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_462 : Operation 2410 [2/2] (1.23ns)   --->   "%ly_load_100 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 100), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2410 'load' 'ly_load_100' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_462 : Operation 2411 [2/2] (1.23ns)   --->   "%ly_load_101 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 101), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2411 'load' 'ly_load_101' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 463 <SV = 57> <Delay = 1.23>
ST_463 : Operation 2412 [1/2] (1.23ns)   --->   "%ly_load_100 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 100), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2412 'load' 'ly_load_100' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_463 : Operation 2413 [1/2] (1.23ns)   --->   "%ly_load_101 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 101), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2413 'load' 'ly_load_101' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_463 : Operation 2414 [2/2] (1.23ns)   --->   "%ly_load_102 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 102), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2414 'load' 'ly_load_102' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_463 : Operation 2415 [2/2] (1.23ns)   --->   "%ly_load_103 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 103), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2415 'load' 'ly_load_103' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 464 <SV = 58> <Delay = 1.23>
ST_464 : Operation 2416 [1/2] (1.23ns)   --->   "%ly_load_102 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 102), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2416 'load' 'ly_load_102' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_464 : Operation 2417 [1/2] (1.23ns)   --->   "%ly_load_103 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 103), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2417 'load' 'ly_load_103' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_464 : Operation 2418 [2/2] (1.23ns)   --->   "%ly_load_104 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 104), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2418 'load' 'ly_load_104' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_464 : Operation 2419 [2/2] (1.23ns)   --->   "%ly_load_105 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 105), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2419 'load' 'ly_load_105' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 465 <SV = 59> <Delay = 1.23>
ST_465 : Operation 2420 [1/2] (1.23ns)   --->   "%ly_load_104 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 104), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2420 'load' 'ly_load_104' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_465 : Operation 2421 [1/2] (1.23ns)   --->   "%ly_load_105 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 105), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2421 'load' 'ly_load_105' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_465 : Operation 2422 [2/2] (1.23ns)   --->   "%ly_load_106 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 106), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2422 'load' 'ly_load_106' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_465 : Operation 2423 [2/2] (1.23ns)   --->   "%ly_load_107 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 107), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2423 'load' 'ly_load_107' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 466 <SV = 60> <Delay = 1.23>
ST_466 : Operation 2424 [1/2] (1.23ns)   --->   "%ly_load_106 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 106), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2424 'load' 'ly_load_106' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_466 : Operation 2425 [1/2] (1.23ns)   --->   "%ly_load_107 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 107), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2425 'load' 'ly_load_107' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_466 : Operation 2426 [2/2] (1.23ns)   --->   "%ly_load_108 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 108), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2426 'load' 'ly_load_108' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_466 : Operation 2427 [2/2] (1.23ns)   --->   "%ly_load_109 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 109), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2427 'load' 'ly_load_109' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 467 <SV = 61> <Delay = 1.23>
ST_467 : Operation 2428 [1/2] (1.23ns)   --->   "%ly_load_108 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 108), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2428 'load' 'ly_load_108' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_467 : Operation 2429 [1/2] (1.23ns)   --->   "%ly_load_109 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 109), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2429 'load' 'ly_load_109' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_467 : Operation 2430 [2/2] (1.23ns)   --->   "%ly_load_110 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 110), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2430 'load' 'ly_load_110' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_467 : Operation 2431 [2/2] (1.23ns)   --->   "%ly_load_111 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 111), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2431 'load' 'ly_load_111' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 468 <SV = 62> <Delay = 1.23>
ST_468 : Operation 2432 [1/2] (1.23ns)   --->   "%ly_load_110 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 110), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2432 'load' 'ly_load_110' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_468 : Operation 2433 [1/2] (1.23ns)   --->   "%ly_load_111 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 111), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2433 'load' 'ly_load_111' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_468 : Operation 2434 [2/2] (1.23ns)   --->   "%ly_load_112 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 112), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2434 'load' 'ly_load_112' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_468 : Operation 2435 [2/2] (1.23ns)   --->   "%ly_load_113 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 113), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2435 'load' 'ly_load_113' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 469 <SV = 63> <Delay = 1.23>
ST_469 : Operation 2436 [1/2] (1.23ns)   --->   "%ly_load_112 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 112), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2436 'load' 'ly_load_112' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_469 : Operation 2437 [1/2] (1.23ns)   --->   "%ly_load_113 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 113), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2437 'load' 'ly_load_113' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_469 : Operation 2438 [2/2] (1.23ns)   --->   "%ly_load_114 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 114), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2438 'load' 'ly_load_114' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_469 : Operation 2439 [2/2] (1.23ns)   --->   "%ly_load_115 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 115), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2439 'load' 'ly_load_115' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 470 <SV = 64> <Delay = 1.23>
ST_470 : Operation 2440 [1/2] (1.23ns)   --->   "%ly_load_114 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 114), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2440 'load' 'ly_load_114' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_470 : Operation 2441 [1/2] (1.23ns)   --->   "%ly_load_115 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 115), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2441 'load' 'ly_load_115' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_470 : Operation 2442 [2/2] (1.23ns)   --->   "%ly_load_116 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 116), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2442 'load' 'ly_load_116' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_470 : Operation 2443 [2/2] (1.23ns)   --->   "%ly_load_117 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 117), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2443 'load' 'ly_load_117' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 471 <SV = 65> <Delay = 1.23>
ST_471 : Operation 2444 [1/2] (1.23ns)   --->   "%ly_load_116 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 116), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2444 'load' 'ly_load_116' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_471 : Operation 2445 [1/2] (1.23ns)   --->   "%ly_load_117 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 117), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2445 'load' 'ly_load_117' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_471 : Operation 2446 [2/2] (1.23ns)   --->   "%ly_load_118 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 118), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2446 'load' 'ly_load_118' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_471 : Operation 2447 [2/2] (1.23ns)   --->   "%ly_load_119 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 119), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2447 'load' 'ly_load_119' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 472 <SV = 66> <Delay = 1.23>
ST_472 : Operation 2448 [1/2] (1.23ns)   --->   "%ly_load_118 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 118), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2448 'load' 'ly_load_118' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_472 : Operation 2449 [1/2] (1.23ns)   --->   "%ly_load_119 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 119), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2449 'load' 'ly_load_119' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_472 : Operation 2450 [2/2] (1.23ns)   --->   "%ly_load_120 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 120), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2450 'load' 'ly_load_120' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_472 : Operation 2451 [2/2] (1.23ns)   --->   "%ly_load_121 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 121), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2451 'load' 'ly_load_121' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 473 <SV = 67> <Delay = 1.23>
ST_473 : Operation 2452 [1/2] (1.23ns)   --->   "%ly_load_120 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 120), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2452 'load' 'ly_load_120' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_473 : Operation 2453 [1/2] (1.23ns)   --->   "%ly_load_121 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 121), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2453 'load' 'ly_load_121' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_473 : Operation 2454 [2/2] (1.23ns)   --->   "%ly_load_122 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 122), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2454 'load' 'ly_load_122' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_473 : Operation 2455 [2/2] (1.23ns)   --->   "%ly_load_123 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 123), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2455 'load' 'ly_load_123' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 474 <SV = 68> <Delay = 1.23>
ST_474 : Operation 2456 [1/2] (1.23ns)   --->   "%ly_load_122 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 122), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2456 'load' 'ly_load_122' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_474 : Operation 2457 [1/2] (1.23ns)   --->   "%ly_load_123 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 123), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2457 'load' 'ly_load_123' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_474 : Operation 2458 [2/2] (1.23ns)   --->   "%ly_load_124 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 124), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2458 'load' 'ly_load_124' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_474 : Operation 2459 [2/2] (1.23ns)   --->   "%ly_load_125 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 125), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2459 'load' 'ly_load_125' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 475 <SV = 69> <Delay = 1.23>
ST_475 : Operation 2460 [1/2] (1.23ns)   --->   "%ly_load_124 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 124), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2460 'load' 'ly_load_124' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_475 : Operation 2461 [1/2] (1.23ns)   --->   "%ly_load_125 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 125), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2461 'load' 'ly_load_125' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_475 : Operation 2462 [2/2] (1.23ns)   --->   "%ly_load_126 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 126), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2462 'load' 'ly_load_126' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_475 : Operation 2463 [2/2] (1.23ns)   --->   "%ly_load_127 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 127), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2463 'load' 'ly_load_127' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 476 <SV = 70> <Delay = 1.23>
ST_476 : Operation 2464 [1/2] (1.23ns)   --->   "%ly_load_126 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 126), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2464 'load' 'ly_load_126' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_476 : Operation 2465 [1/2] (1.23ns)   --->   "%ly_load_127 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 127), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2465 'load' 'ly_load_127' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_476 : Operation 2466 [2/2] (1.23ns)   --->   "%ly_load_128 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 128), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2466 'load' 'ly_load_128' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_476 : Operation 2467 [2/2] (1.23ns)   --->   "%ly_load_129 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 129), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2467 'load' 'ly_load_129' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 477 <SV = 71> <Delay = 1.23>
ST_477 : Operation 2468 [1/2] (1.23ns)   --->   "%ly_load_128 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 128), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2468 'load' 'ly_load_128' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_477 : Operation 2469 [1/2] (1.23ns)   --->   "%ly_load_129 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 129), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2469 'load' 'ly_load_129' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_477 : Operation 2470 [2/2] (1.23ns)   --->   "%ly_load_130 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 130), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2470 'load' 'ly_load_130' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_477 : Operation 2471 [2/2] (1.23ns)   --->   "%ly_load_131 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 131), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2471 'load' 'ly_load_131' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 478 <SV = 72> <Delay = 1.23>
ST_478 : Operation 2472 [1/2] (1.23ns)   --->   "%ly_load_130 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 130), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2472 'load' 'ly_load_130' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_478 : Operation 2473 [1/2] (1.23ns)   --->   "%ly_load_131 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 131), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2473 'load' 'ly_load_131' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_478 : Operation 2474 [2/2] (1.23ns)   --->   "%ly_load_132 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 132), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2474 'load' 'ly_load_132' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_478 : Operation 2475 [2/2] (1.23ns)   --->   "%ly_load_133 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 133), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2475 'load' 'ly_load_133' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 479 <SV = 73> <Delay = 1.23>
ST_479 : Operation 2476 [1/2] (1.23ns)   --->   "%ly_load_132 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 132), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2476 'load' 'ly_load_132' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_479 : Operation 2477 [1/2] (1.23ns)   --->   "%ly_load_133 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 133), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2477 'load' 'ly_load_133' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_479 : Operation 2478 [2/2] (1.23ns)   --->   "%ly_load_134 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 134), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2478 'load' 'ly_load_134' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_479 : Operation 2479 [2/2] (1.23ns)   --->   "%ly_load_135 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 135), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2479 'load' 'ly_load_135' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 480 <SV = 74> <Delay = 1.23>
ST_480 : Operation 2480 [1/2] (1.23ns)   --->   "%ly_load_134 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 134), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2480 'load' 'ly_load_134' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_480 : Operation 2481 [1/2] (1.23ns)   --->   "%ly_load_135 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 135), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2481 'load' 'ly_load_135' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_480 : Operation 2482 [2/2] (1.23ns)   --->   "%ly_load_136 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 136), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2482 'load' 'ly_load_136' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_480 : Operation 2483 [2/2] (1.23ns)   --->   "%ly_load_137 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 137), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2483 'load' 'ly_load_137' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 481 <SV = 75> <Delay = 1.23>
ST_481 : Operation 2484 [1/2] (1.23ns)   --->   "%ly_load_136 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 136), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2484 'load' 'ly_load_136' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_481 : Operation 2485 [1/2] (1.23ns)   --->   "%ly_load_137 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 137), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2485 'load' 'ly_load_137' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_481 : Operation 2486 [2/2] (1.23ns)   --->   "%ly_load_138 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 138), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2486 'load' 'ly_load_138' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_481 : Operation 2487 [2/2] (1.23ns)   --->   "%ly_load_139 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 139), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2487 'load' 'ly_load_139' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 482 <SV = 76> <Delay = 1.23>
ST_482 : Operation 2488 [1/2] (1.23ns)   --->   "%ly_load_138 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 138), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2488 'load' 'ly_load_138' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_482 : Operation 2489 [1/2] (1.23ns)   --->   "%ly_load_139 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 139), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2489 'load' 'ly_load_139' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_482 : Operation 2490 [2/2] (1.23ns)   --->   "%ly_load_140 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 140), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2490 'load' 'ly_load_140' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_482 : Operation 2491 [2/2] (1.23ns)   --->   "%ly_load_141 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 141), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2491 'load' 'ly_load_141' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 483 <SV = 77> <Delay = 1.23>
ST_483 : Operation 2492 [1/2] (1.23ns)   --->   "%ly_load_140 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 140), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2492 'load' 'ly_load_140' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_483 : Operation 2493 [1/2] (1.23ns)   --->   "%ly_load_141 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 141), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2493 'load' 'ly_load_141' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_483 : Operation 2494 [2/2] (1.23ns)   --->   "%ly_load_142 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 142), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2494 'load' 'ly_load_142' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_483 : Operation 2495 [2/2] (1.23ns)   --->   "%ly_load_143 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 143), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2495 'load' 'ly_load_143' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 484 <SV = 78> <Delay = 1.23>
ST_484 : Operation 2496 [1/2] (1.23ns)   --->   "%ly_load_142 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 142), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2496 'load' 'ly_load_142' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_484 : Operation 2497 [1/2] (1.23ns)   --->   "%ly_load_143 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 143), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2497 'load' 'ly_load_143' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_484 : Operation 2498 [2/2] (1.23ns)   --->   "%ly_load_144 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 144), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2498 'load' 'ly_load_144' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_484 : Operation 2499 [2/2] (1.23ns)   --->   "%ly_load_145 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 145), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2499 'load' 'ly_load_145' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 485 <SV = 79> <Delay = 1.23>
ST_485 : Operation 2500 [1/2] (1.23ns)   --->   "%ly_load_144 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 144), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2500 'load' 'ly_load_144' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_485 : Operation 2501 [1/2] (1.23ns)   --->   "%ly_load_145 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 145), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2501 'load' 'ly_load_145' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_485 : Operation 2502 [2/2] (1.23ns)   --->   "%ly_load_146 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 146), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2502 'load' 'ly_load_146' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_485 : Operation 2503 [2/2] (1.23ns)   --->   "%ly_load_147 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 147), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2503 'load' 'ly_load_147' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 486 <SV = 80> <Delay = 1.23>
ST_486 : Operation 2504 [1/2] (1.23ns)   --->   "%ly_load_146 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 146), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2504 'load' 'ly_load_146' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_486 : Operation 2505 [1/2] (1.23ns)   --->   "%ly_load_147 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 147), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2505 'load' 'ly_load_147' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_486 : Operation 2506 [2/2] (1.23ns)   --->   "%ly_load_148 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 148), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2506 'load' 'ly_load_148' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_486 : Operation 2507 [2/2] (1.23ns)   --->   "%ly_load_149 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 149), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2507 'load' 'ly_load_149' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 487 <SV = 81> <Delay = 1.23>
ST_487 : Operation 2508 [1/2] (1.23ns)   --->   "%ly_load_148 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 148), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2508 'load' 'ly_load_148' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_487 : Operation 2509 [1/2] (1.23ns)   --->   "%ly_load_149 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 149), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2509 'load' 'ly_load_149' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_487 : Operation 2510 [2/2] (1.23ns)   --->   "%ly_load_150 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 150), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2510 'load' 'ly_load_150' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_487 : Operation 2511 [2/2] (1.23ns)   --->   "%ly_load_151 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 151), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2511 'load' 'ly_load_151' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 488 <SV = 82> <Delay = 1.23>
ST_488 : Operation 2512 [1/2] (1.23ns)   --->   "%ly_load_150 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 150), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2512 'load' 'ly_load_150' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_488 : Operation 2513 [1/2] (1.23ns)   --->   "%ly_load_151 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 151), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2513 'load' 'ly_load_151' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_488 : Operation 2514 [2/2] (1.23ns)   --->   "%ly_load_152 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 152), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2514 'load' 'ly_load_152' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_488 : Operation 2515 [2/2] (1.23ns)   --->   "%ly_load_153 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 153), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2515 'load' 'ly_load_153' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 489 <SV = 83> <Delay = 1.23>
ST_489 : Operation 2516 [1/2] (1.23ns)   --->   "%ly_load_152 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 152), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2516 'load' 'ly_load_152' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_489 : Operation 2517 [1/2] (1.23ns)   --->   "%ly_load_153 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 153), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2517 'load' 'ly_load_153' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_489 : Operation 2518 [2/2] (1.23ns)   --->   "%ly_load_154 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 154), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2518 'load' 'ly_load_154' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_489 : Operation 2519 [2/2] (1.23ns)   --->   "%ly_load_155 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 155), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2519 'load' 'ly_load_155' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 490 <SV = 84> <Delay = 1.23>
ST_490 : Operation 2520 [1/2] (1.23ns)   --->   "%ly_load_154 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 154), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2520 'load' 'ly_load_154' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_490 : Operation 2521 [1/2] (1.23ns)   --->   "%ly_load_155 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 155), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2521 'load' 'ly_load_155' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_490 : Operation 2522 [2/2] (1.23ns)   --->   "%ly_load_156 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 156), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2522 'load' 'ly_load_156' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_490 : Operation 2523 [2/2] (1.23ns)   --->   "%ly_load_157 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 157), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2523 'load' 'ly_load_157' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 491 <SV = 85> <Delay = 1.23>
ST_491 : Operation 2524 [1/2] (1.23ns)   --->   "%ly_load_156 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 156), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2524 'load' 'ly_load_156' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_491 : Operation 2525 [1/2] (1.23ns)   --->   "%ly_load_157 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 157), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2525 'load' 'ly_load_157' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_491 : Operation 2526 [2/2] (1.23ns)   --->   "%ly_load_158 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 158), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2526 'load' 'ly_load_158' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_491 : Operation 2527 [2/2] (1.23ns)   --->   "%ly_load_159 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 159), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2527 'load' 'ly_load_159' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 492 <SV = 86> <Delay = 1.23>
ST_492 : Operation 2528 [1/2] (1.23ns)   --->   "%ly_load_158 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 158), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2528 'load' 'ly_load_158' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_492 : Operation 2529 [1/2] (1.23ns)   --->   "%ly_load_159 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 159), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2529 'load' 'ly_load_159' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_492 : Operation 2530 [2/2] (1.23ns)   --->   "%ly_load_160 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 160), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2530 'load' 'ly_load_160' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_492 : Operation 2531 [2/2] (1.23ns)   --->   "%ly_load_161 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 161), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2531 'load' 'ly_load_161' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 493 <SV = 87> <Delay = 1.23>
ST_493 : Operation 2532 [1/2] (1.23ns)   --->   "%ly_load_160 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 160), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2532 'load' 'ly_load_160' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_493 : Operation 2533 [1/2] (1.23ns)   --->   "%ly_load_161 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 161), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2533 'load' 'ly_load_161' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_493 : Operation 2534 [2/2] (1.23ns)   --->   "%ly_load_162 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 162), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2534 'load' 'ly_load_162' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_493 : Operation 2535 [2/2] (1.23ns)   --->   "%ly_load_163 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 163), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2535 'load' 'ly_load_163' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 494 <SV = 88> <Delay = 1.23>
ST_494 : Operation 2536 [1/2] (1.23ns)   --->   "%ly_load_162 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 162), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2536 'load' 'ly_load_162' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_494 : Operation 2537 [1/2] (1.23ns)   --->   "%ly_load_163 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 163), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2537 'load' 'ly_load_163' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_494 : Operation 2538 [2/2] (1.23ns)   --->   "%ly_load_164 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 164), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2538 'load' 'ly_load_164' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_494 : Operation 2539 [2/2] (1.23ns)   --->   "%ly_load_165 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 165), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2539 'load' 'ly_load_165' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 495 <SV = 89> <Delay = 1.23>
ST_495 : Operation 2540 [1/2] (1.23ns)   --->   "%ly_load_164 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 164), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2540 'load' 'ly_load_164' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_495 : Operation 2541 [1/2] (1.23ns)   --->   "%ly_load_165 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 165), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2541 'load' 'ly_load_165' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_495 : Operation 2542 [2/2] (1.23ns)   --->   "%ly_load_166 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 166), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2542 'load' 'ly_load_166' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_495 : Operation 2543 [2/2] (1.23ns)   --->   "%ly_load_167 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 167), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2543 'load' 'ly_load_167' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 496 <SV = 90> <Delay = 1.23>
ST_496 : Operation 2544 [1/2] (1.23ns)   --->   "%ly_load_166 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 166), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2544 'load' 'ly_load_166' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_496 : Operation 2545 [1/2] (1.23ns)   --->   "%ly_load_167 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 167), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2545 'load' 'ly_load_167' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_496 : Operation 2546 [2/2] (1.23ns)   --->   "%ly_load_168 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 168), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2546 'load' 'ly_load_168' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_496 : Operation 2547 [2/2] (1.23ns)   --->   "%ly_load_169 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 169), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2547 'load' 'ly_load_169' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 497 <SV = 91> <Delay = 1.23>
ST_497 : Operation 2548 [1/2] (1.23ns)   --->   "%ly_load_168 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 168), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2548 'load' 'ly_load_168' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_497 : Operation 2549 [1/2] (1.23ns)   --->   "%ly_load_169 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 169), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2549 'load' 'ly_load_169' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_497 : Operation 2550 [2/2] (1.23ns)   --->   "%ly_load_170 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 170), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2550 'load' 'ly_load_170' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_497 : Operation 2551 [2/2] (1.23ns)   --->   "%ly_load_171 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 171), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2551 'load' 'ly_load_171' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 498 <SV = 92> <Delay = 1.23>
ST_498 : Operation 2552 [1/2] (1.23ns)   --->   "%ly_load_170 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 170), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2552 'load' 'ly_load_170' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_498 : Operation 2553 [1/2] (1.23ns)   --->   "%ly_load_171 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 171), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2553 'load' 'ly_load_171' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_498 : Operation 2554 [2/2] (1.23ns)   --->   "%ly_load_172 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 172), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2554 'load' 'ly_load_172' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_498 : Operation 2555 [2/2] (1.23ns)   --->   "%ly_load_173 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 173), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2555 'load' 'ly_load_173' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 499 <SV = 93> <Delay = 1.23>
ST_499 : Operation 2556 [1/2] (1.23ns)   --->   "%ly_load_172 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 172), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2556 'load' 'ly_load_172' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_499 : Operation 2557 [1/2] (1.23ns)   --->   "%ly_load_173 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 173), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2557 'load' 'ly_load_173' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_499 : Operation 2558 [2/2] (1.23ns)   --->   "%ly_load_174 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 174), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2558 'load' 'ly_load_174' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_499 : Operation 2559 [2/2] (1.23ns)   --->   "%ly_load_175 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 175), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2559 'load' 'ly_load_175' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 500 <SV = 94> <Delay = 1.23>
ST_500 : Operation 2560 [1/2] (1.23ns)   --->   "%ly_load_174 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 174), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2560 'load' 'ly_load_174' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_500 : Operation 2561 [1/2] (1.23ns)   --->   "%ly_load_175 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 175), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2561 'load' 'ly_load_175' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_500 : Operation 2562 [2/2] (1.23ns)   --->   "%ly_load_176 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 176), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2562 'load' 'ly_load_176' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_500 : Operation 2563 [2/2] (1.23ns)   --->   "%ly_load_177 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 177), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2563 'load' 'ly_load_177' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 501 <SV = 95> <Delay = 1.23>
ST_501 : Operation 2564 [1/2] (1.23ns)   --->   "%ly_load_176 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 176), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2564 'load' 'ly_load_176' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_501 : Operation 2565 [1/2] (1.23ns)   --->   "%ly_load_177 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 177), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2565 'load' 'ly_load_177' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_501 : Operation 2566 [2/2] (1.23ns)   --->   "%ly_load_178 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 178), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2566 'load' 'ly_load_178' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_501 : Operation 2567 [2/2] (1.23ns)   --->   "%ly_load_179 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 179), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2567 'load' 'ly_load_179' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 502 <SV = 96> <Delay = 1.23>
ST_502 : Operation 2568 [1/2] (1.23ns)   --->   "%ly_load_178 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 178), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2568 'load' 'ly_load_178' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_502 : Operation 2569 [1/2] (1.23ns)   --->   "%ly_load_179 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 179), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2569 'load' 'ly_load_179' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_502 : Operation 2570 [2/2] (1.23ns)   --->   "%ly_load_180 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 180), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2570 'load' 'ly_load_180' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_502 : Operation 2571 [2/2] (1.23ns)   --->   "%ly_load_181 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 181), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2571 'load' 'ly_load_181' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 503 <SV = 97> <Delay = 1.23>
ST_503 : Operation 2572 [1/2] (1.23ns)   --->   "%ly_load_180 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 180), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2572 'load' 'ly_load_180' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_503 : Operation 2573 [1/2] (1.23ns)   --->   "%ly_load_181 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 181), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2573 'load' 'ly_load_181' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_503 : Operation 2574 [2/2] (1.23ns)   --->   "%ly_load_182 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 182), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2574 'load' 'ly_load_182' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_503 : Operation 2575 [2/2] (1.23ns)   --->   "%ly_load_183 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 183), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2575 'load' 'ly_load_183' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 504 <SV = 98> <Delay = 1.23>
ST_504 : Operation 2576 [1/2] (1.23ns)   --->   "%ly_load_182 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 182), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2576 'load' 'ly_load_182' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_504 : Operation 2577 [1/2] (1.23ns)   --->   "%ly_load_183 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 183), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2577 'load' 'ly_load_183' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_504 : Operation 2578 [2/2] (1.23ns)   --->   "%ly_load_184 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 184), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2578 'load' 'ly_load_184' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_504 : Operation 2579 [2/2] (1.23ns)   --->   "%ly_load_185 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 185), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2579 'load' 'ly_load_185' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 505 <SV = 99> <Delay = 1.23>
ST_505 : Operation 2580 [1/2] (1.23ns)   --->   "%ly_load_184 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 184), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2580 'load' 'ly_load_184' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_505 : Operation 2581 [1/2] (1.23ns)   --->   "%ly_load_185 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 185), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2581 'load' 'ly_load_185' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_505 : Operation 2582 [2/2] (1.23ns)   --->   "%ly_load_186 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 186), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2582 'load' 'ly_load_186' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_505 : Operation 2583 [2/2] (1.23ns)   --->   "%ly_load_187 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 187), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2583 'load' 'ly_load_187' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 506 <SV = 100> <Delay = 1.23>
ST_506 : Operation 2584 [1/2] (1.23ns)   --->   "%ly_load_186 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 186), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2584 'load' 'ly_load_186' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_506 : Operation 2585 [1/2] (1.23ns)   --->   "%ly_load_187 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 187), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2585 'load' 'ly_load_187' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_506 : Operation 2586 [2/2] (1.23ns)   --->   "%ly_load_188 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 188), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2586 'load' 'ly_load_188' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_506 : Operation 2587 [2/2] (1.23ns)   --->   "%ly_load_189 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 189), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2587 'load' 'ly_load_189' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 507 <SV = 101> <Delay = 1.23>
ST_507 : Operation 2588 [1/2] (1.23ns)   --->   "%ly_load_188 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 188), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2588 'load' 'ly_load_188' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_507 : Operation 2589 [1/2] (1.23ns)   --->   "%ly_load_189 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 189), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2589 'load' 'ly_load_189' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_507 : Operation 2590 [2/2] (1.23ns)   --->   "%ly_load_190 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 190), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2590 'load' 'ly_load_190' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_507 : Operation 2591 [2/2] (1.23ns)   --->   "%ly_load_191 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 191), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2591 'load' 'ly_load_191' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 508 <SV = 102> <Delay = 1.23>
ST_508 : Operation 2592 [1/2] (1.23ns)   --->   "%ly_load_190 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 190), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2592 'load' 'ly_load_190' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_508 : Operation 2593 [1/2] (1.23ns)   --->   "%ly_load_191 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 191), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2593 'load' 'ly_load_191' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_508 : Operation 2594 [2/2] (1.23ns)   --->   "%ly_load_192 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 192), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2594 'load' 'ly_load_192' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_508 : Operation 2595 [2/2] (1.23ns)   --->   "%ly_load_193 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 193), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2595 'load' 'ly_load_193' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 509 <SV = 103> <Delay = 1.23>
ST_509 : Operation 2596 [1/2] (1.23ns)   --->   "%ly_load_192 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 192), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2596 'load' 'ly_load_192' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_509 : Operation 2597 [1/2] (1.23ns)   --->   "%ly_load_193 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 193), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2597 'load' 'ly_load_193' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_509 : Operation 2598 [2/2] (1.23ns)   --->   "%ly_load_194 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 194), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2598 'load' 'ly_load_194' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_509 : Operation 2599 [2/2] (1.23ns)   --->   "%ly_load_195 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 195), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2599 'load' 'ly_load_195' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 510 <SV = 104> <Delay = 1.23>
ST_510 : Operation 2600 [1/2] (1.23ns)   --->   "%ly_load_194 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 194), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2600 'load' 'ly_load_194' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_510 : Operation 2601 [1/2] (1.23ns)   --->   "%ly_load_195 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 195), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2601 'load' 'ly_load_195' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_510 : Operation 2602 [2/2] (1.23ns)   --->   "%ly_load_196 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 196), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2602 'load' 'ly_load_196' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_510 : Operation 2603 [2/2] (1.23ns)   --->   "%ly_load_197 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 197), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2603 'load' 'ly_load_197' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 511 <SV = 105> <Delay = 1.23>
ST_511 : Operation 2604 [1/2] (1.23ns)   --->   "%ly_load_196 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 196), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2604 'load' 'ly_load_196' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_511 : Operation 2605 [1/2] (1.23ns)   --->   "%ly_load_197 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 197), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2605 'load' 'ly_load_197' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_511 : Operation 2606 [2/2] (1.23ns)   --->   "%ly_load_198 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 198), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2606 'load' 'ly_load_198' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_511 : Operation 2607 [2/2] (1.23ns)   --->   "%ly_load_199 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 199), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2607 'load' 'ly_load_199' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 512 <SV = 106> <Delay = 1.23>
ST_512 : Operation 2608 [1/2] (1.23ns)   --->   "%ly_load_198 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 198), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2608 'load' 'ly_load_198' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_512 : Operation 2609 [1/2] (1.23ns)   --->   "%ly_load_199 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 199), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2609 'load' 'ly_load_199' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_512 : Operation 2610 [2/2] (1.23ns)   --->   "%ly_load_200 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 200), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2610 'load' 'ly_load_200' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_512 : Operation 2611 [2/2] (1.23ns)   --->   "%ly_load_201 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 201), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2611 'load' 'ly_load_201' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 513 <SV = 107> <Delay = 1.23>
ST_513 : Operation 2612 [1/2] (1.23ns)   --->   "%ly_load_200 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 200), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2612 'load' 'ly_load_200' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_513 : Operation 2613 [1/2] (1.23ns)   --->   "%ly_load_201 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 201), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2613 'load' 'ly_load_201' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_513 : Operation 2614 [2/2] (1.23ns)   --->   "%ly_load_202 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 202), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2614 'load' 'ly_load_202' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_513 : Operation 2615 [2/2] (1.23ns)   --->   "%ly_load_203 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 203), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2615 'load' 'ly_load_203' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 514 <SV = 108> <Delay = 1.23>
ST_514 : Operation 2616 [1/2] (1.23ns)   --->   "%ly_load_202 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 202), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2616 'load' 'ly_load_202' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_514 : Operation 2617 [1/2] (1.23ns)   --->   "%ly_load_203 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 203), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2617 'load' 'ly_load_203' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_514 : Operation 2618 [2/2] (1.23ns)   --->   "%ly_load_204 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 204), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2618 'load' 'ly_load_204' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_514 : Operation 2619 [2/2] (1.23ns)   --->   "%ly_load_205 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 205), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2619 'load' 'ly_load_205' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 515 <SV = 109> <Delay = 1.23>
ST_515 : Operation 2620 [1/2] (1.23ns)   --->   "%ly_load_204 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 204), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2620 'load' 'ly_load_204' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_515 : Operation 2621 [1/2] (1.23ns)   --->   "%ly_load_205 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 205), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2621 'load' 'ly_load_205' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_515 : Operation 2622 [2/2] (1.23ns)   --->   "%ly_load_206 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 206), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2622 'load' 'ly_load_206' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_515 : Operation 2623 [2/2] (1.23ns)   --->   "%ly_load_207 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 207), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2623 'load' 'ly_load_207' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 516 <SV = 110> <Delay = 1.23>
ST_516 : Operation 2624 [1/2] (1.23ns)   --->   "%ly_load_206 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 206), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2624 'load' 'ly_load_206' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_516 : Operation 2625 [1/2] (1.23ns)   --->   "%ly_load_207 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 207), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2625 'load' 'ly_load_207' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_516 : Operation 2626 [2/2] (1.23ns)   --->   "%ly_load_208 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 208), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2626 'load' 'ly_load_208' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_516 : Operation 2627 [2/2] (1.23ns)   --->   "%ly_load_209 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 209), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2627 'load' 'ly_load_209' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 517 <SV = 111> <Delay = 1.23>
ST_517 : Operation 2628 [1/2] (1.23ns)   --->   "%ly_load_208 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 208), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2628 'load' 'ly_load_208' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_517 : Operation 2629 [1/2] (1.23ns)   --->   "%ly_load_209 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 209), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2629 'load' 'ly_load_209' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_517 : Operation 2630 [2/2] (1.23ns)   --->   "%ly_load_210 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 210), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2630 'load' 'ly_load_210' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_517 : Operation 2631 [2/2] (1.23ns)   --->   "%ly_load_211 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 211), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2631 'load' 'ly_load_211' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 518 <SV = 112> <Delay = 1.23>
ST_518 : Operation 2632 [1/2] (1.23ns)   --->   "%ly_load_210 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 210), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2632 'load' 'ly_load_210' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_518 : Operation 2633 [1/2] (1.23ns)   --->   "%ly_load_211 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 211), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2633 'load' 'ly_load_211' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_518 : Operation 2634 [2/2] (1.23ns)   --->   "%ly_load_212 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 212), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2634 'load' 'ly_load_212' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_518 : Operation 2635 [2/2] (1.23ns)   --->   "%ly_load_213 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 213), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2635 'load' 'ly_load_213' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 519 <SV = 113> <Delay = 1.23>
ST_519 : Operation 2636 [1/2] (1.23ns)   --->   "%ly_load_212 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 212), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2636 'load' 'ly_load_212' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_519 : Operation 2637 [1/2] (1.23ns)   --->   "%ly_load_213 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 213), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2637 'load' 'ly_load_213' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_519 : Operation 2638 [2/2] (1.23ns)   --->   "%ly_load_214 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 214), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2638 'load' 'ly_load_214' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_519 : Operation 2639 [2/2] (1.23ns)   --->   "%ly_load_215 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 215), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2639 'load' 'ly_load_215' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 520 <SV = 114> <Delay = 1.23>
ST_520 : Operation 2640 [1/2] (1.23ns)   --->   "%ly_load_214 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 214), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2640 'load' 'ly_load_214' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_520 : Operation 2641 [1/2] (1.23ns)   --->   "%ly_load_215 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 215), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2641 'load' 'ly_load_215' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_520 : Operation 2642 [2/2] (1.23ns)   --->   "%ly_load_216 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 216), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2642 'load' 'ly_load_216' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_520 : Operation 2643 [2/2] (1.23ns)   --->   "%ly_load_217 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 217), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2643 'load' 'ly_load_217' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 521 <SV = 115> <Delay = 1.23>
ST_521 : Operation 2644 [1/2] (1.23ns)   --->   "%ly_load_216 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 216), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2644 'load' 'ly_load_216' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_521 : Operation 2645 [1/2] (1.23ns)   --->   "%ly_load_217 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 217), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2645 'load' 'ly_load_217' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_521 : Operation 2646 [2/2] (1.23ns)   --->   "%ly_load_218 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 218), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2646 'load' 'ly_load_218' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_521 : Operation 2647 [2/2] (1.23ns)   --->   "%ly_load_219 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 219), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2647 'load' 'ly_load_219' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 522 <SV = 116> <Delay = 1.23>
ST_522 : Operation 2648 [1/2] (1.23ns)   --->   "%ly_load_218 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 218), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2648 'load' 'ly_load_218' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_522 : Operation 2649 [1/2] (1.23ns)   --->   "%ly_load_219 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 219), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2649 'load' 'ly_load_219' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_522 : Operation 2650 [2/2] (1.23ns)   --->   "%ly_load_220 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 220), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2650 'load' 'ly_load_220' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_522 : Operation 2651 [2/2] (1.23ns)   --->   "%ly_load_221 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 221), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2651 'load' 'ly_load_221' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 523 <SV = 117> <Delay = 1.23>
ST_523 : Operation 2652 [1/2] (1.23ns)   --->   "%ly_load_220 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 220), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2652 'load' 'ly_load_220' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_523 : Operation 2653 [1/2] (1.23ns)   --->   "%ly_load_221 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 221), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2653 'load' 'ly_load_221' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_523 : Operation 2654 [2/2] (1.23ns)   --->   "%ly_load_222 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 222), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2654 'load' 'ly_load_222' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_523 : Operation 2655 [2/2] (1.23ns)   --->   "%ly_load_223 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 223), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2655 'load' 'ly_load_223' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 524 <SV = 118> <Delay = 1.23>
ST_524 : Operation 2656 [1/2] (1.23ns)   --->   "%ly_load_222 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 222), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2656 'load' 'ly_load_222' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_524 : Operation 2657 [1/2] (1.23ns)   --->   "%ly_load_223 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 223), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2657 'load' 'ly_load_223' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_524 : Operation 2658 [2/2] (1.23ns)   --->   "%ly_load_224 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 224), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2658 'load' 'ly_load_224' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_524 : Operation 2659 [2/2] (1.23ns)   --->   "%ly_load_225 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 225), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2659 'load' 'ly_load_225' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 525 <SV = 119> <Delay = 1.23>
ST_525 : Operation 2660 [1/2] (1.23ns)   --->   "%ly_load_224 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 224), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2660 'load' 'ly_load_224' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_525 : Operation 2661 [1/2] (1.23ns)   --->   "%ly_load_225 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 225), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2661 'load' 'ly_load_225' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_525 : Operation 2662 [2/2] (1.23ns)   --->   "%ly_load_226 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 226), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2662 'load' 'ly_load_226' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_525 : Operation 2663 [2/2] (1.23ns)   --->   "%ly_load_227 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 227), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2663 'load' 'ly_load_227' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 526 <SV = 120> <Delay = 1.23>
ST_526 : Operation 2664 [1/2] (1.23ns)   --->   "%ly_load_226 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 226), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2664 'load' 'ly_load_226' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_526 : Operation 2665 [1/2] (1.23ns)   --->   "%ly_load_227 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 227), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2665 'load' 'ly_load_227' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_526 : Operation 2666 [2/2] (1.23ns)   --->   "%ly_load_228 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 228), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2666 'load' 'ly_load_228' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_526 : Operation 2667 [2/2] (1.23ns)   --->   "%ly_load_229 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 229), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2667 'load' 'ly_load_229' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 527 <SV = 121> <Delay = 1.23>
ST_527 : Operation 2668 [1/2] (1.23ns)   --->   "%ly_load_228 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 228), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2668 'load' 'ly_load_228' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_527 : Operation 2669 [1/2] (1.23ns)   --->   "%ly_load_229 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 229), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2669 'load' 'ly_load_229' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_527 : Operation 2670 [2/2] (1.23ns)   --->   "%ly_load_230 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 230), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2670 'load' 'ly_load_230' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_527 : Operation 2671 [2/2] (1.23ns)   --->   "%ly_load_231 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 231), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2671 'load' 'ly_load_231' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 528 <SV = 122> <Delay = 1.23>
ST_528 : Operation 2672 [1/2] (1.23ns)   --->   "%ly_load_230 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 230), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2672 'load' 'ly_load_230' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_528 : Operation 2673 [1/2] (1.23ns)   --->   "%ly_load_231 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 231), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2673 'load' 'ly_load_231' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_528 : Operation 2674 [2/2] (1.23ns)   --->   "%ly_load_232 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 232), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2674 'load' 'ly_load_232' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_528 : Operation 2675 [2/2] (1.23ns)   --->   "%ly_load_233 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 233), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2675 'load' 'ly_load_233' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 529 <SV = 123> <Delay = 1.23>
ST_529 : Operation 2676 [1/2] (1.23ns)   --->   "%ly_load_232 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 232), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2676 'load' 'ly_load_232' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_529 : Operation 2677 [1/2] (1.23ns)   --->   "%ly_load_233 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 233), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2677 'load' 'ly_load_233' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_529 : Operation 2678 [2/2] (1.23ns)   --->   "%ly_load_234 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 234), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2678 'load' 'ly_load_234' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_529 : Operation 2679 [2/2] (1.23ns)   --->   "%ly_load_235 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 235), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2679 'load' 'ly_load_235' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 530 <SV = 124> <Delay = 1.23>
ST_530 : Operation 2680 [1/2] (1.23ns)   --->   "%ly_load_234 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 234), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2680 'load' 'ly_load_234' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_530 : Operation 2681 [1/2] (1.23ns)   --->   "%ly_load_235 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 235), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2681 'load' 'ly_load_235' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_530 : Operation 2682 [2/2] (1.23ns)   --->   "%ly_load_236 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 236), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2682 'load' 'ly_load_236' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_530 : Operation 2683 [2/2] (1.23ns)   --->   "%ly_load_237 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 237), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2683 'load' 'ly_load_237' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 531 <SV = 125> <Delay = 1.23>
ST_531 : Operation 2684 [1/2] (1.23ns)   --->   "%ly_load_236 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 236), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2684 'load' 'ly_load_236' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_531 : Operation 2685 [1/2] (1.23ns)   --->   "%ly_load_237 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 237), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2685 'load' 'ly_load_237' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_531 : Operation 2686 [2/2] (1.23ns)   --->   "%ly_load_238 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 238), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2686 'load' 'ly_load_238' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_531 : Operation 2687 [2/2] (1.23ns)   --->   "%ly_load_239 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 239), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2687 'load' 'ly_load_239' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 532 <SV = 126> <Delay = 1.23>
ST_532 : Operation 2688 [1/2] (1.23ns)   --->   "%ly_load_238 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 238), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2688 'load' 'ly_load_238' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_532 : Operation 2689 [1/2] (1.23ns)   --->   "%ly_load_239 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 239), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2689 'load' 'ly_load_239' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_532 : Operation 2690 [2/2] (1.23ns)   --->   "%ly_load_240 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 240), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2690 'load' 'ly_load_240' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_532 : Operation 2691 [2/2] (1.23ns)   --->   "%ly_load_241 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 241), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2691 'load' 'ly_load_241' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 533 <SV = 127> <Delay = 1.23>
ST_533 : Operation 2692 [1/2] (1.23ns)   --->   "%ly_load_240 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 240), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2692 'load' 'ly_load_240' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_533 : Operation 2693 [1/2] (1.23ns)   --->   "%ly_load_241 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 241), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2693 'load' 'ly_load_241' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_533 : Operation 2694 [2/2] (1.23ns)   --->   "%ly_load_242 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 242), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2694 'load' 'ly_load_242' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_533 : Operation 2695 [2/2] (1.23ns)   --->   "%ly_load_243 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 243), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2695 'load' 'ly_load_243' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 534 <SV = 128> <Delay = 1.23>
ST_534 : Operation 2696 [1/2] (1.23ns)   --->   "%ly_load_242 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 242), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2696 'load' 'ly_load_242' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_534 : Operation 2697 [1/2] (1.23ns)   --->   "%ly_load_243 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 243), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2697 'load' 'ly_load_243' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_534 : Operation 2698 [2/2] (1.23ns)   --->   "%ly_load_244 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 244), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2698 'load' 'ly_load_244' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_534 : Operation 2699 [2/2] (1.23ns)   --->   "%ly_load_245 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 245), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2699 'load' 'ly_load_245' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 535 <SV = 129> <Delay = 1.23>
ST_535 : Operation 2700 [1/2] (1.23ns)   --->   "%ly_load_244 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 244), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2700 'load' 'ly_load_244' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_535 : Operation 2701 [1/2] (1.23ns)   --->   "%ly_load_245 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 245), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2701 'load' 'ly_load_245' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_535 : Operation 2702 [2/2] (1.23ns)   --->   "%ly_load_246 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 246), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2702 'load' 'ly_load_246' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_535 : Operation 2703 [2/2] (1.23ns)   --->   "%ly_load_247 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 247), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2703 'load' 'ly_load_247' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 536 <SV = 130> <Delay = 1.23>
ST_536 : Operation 2704 [1/2] (1.23ns)   --->   "%ly_load_246 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 246), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2704 'load' 'ly_load_246' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_536 : Operation 2705 [1/2] (1.23ns)   --->   "%ly_load_247 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 247), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2705 'load' 'ly_load_247' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_536 : Operation 2706 [2/2] (1.23ns)   --->   "%ly_load_248 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 248), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2706 'load' 'ly_load_248' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_536 : Operation 2707 [2/2] (1.23ns)   --->   "%ly_load_249 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 249), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2707 'load' 'ly_load_249' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 537 <SV = 131> <Delay = 1.23>
ST_537 : Operation 2708 [1/2] (1.23ns)   --->   "%ly_load_248 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 248), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2708 'load' 'ly_load_248' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_537 : Operation 2709 [1/2] (1.23ns)   --->   "%ly_load_249 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 249), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2709 'load' 'ly_load_249' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_537 : Operation 2710 [2/2] (1.23ns)   --->   "%ly_load_250 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 250), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2710 'load' 'ly_load_250' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_537 : Operation 2711 [2/2] (1.23ns)   --->   "%ly_load_251 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 251), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2711 'load' 'ly_load_251' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 538 <SV = 132> <Delay = 1.23>
ST_538 : Operation 2712 [1/2] (1.23ns)   --->   "%ly_load_250 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 250), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2712 'load' 'ly_load_250' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_538 : Operation 2713 [1/2] (1.23ns)   --->   "%ly_load_251 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 251), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2713 'load' 'ly_load_251' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_538 : Operation 2714 [2/2] (1.23ns)   --->   "%ly_load_252 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 252), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2714 'load' 'ly_load_252' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_538 : Operation 2715 [2/2] (1.23ns)   --->   "%ly_load_253 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 253), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2715 'load' 'ly_load_253' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 539 <SV = 133> <Delay = 1.23>
ST_539 : Operation 2716 [1/2] (1.23ns)   --->   "%ly_load_252 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 252), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2716 'load' 'ly_load_252' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_539 : Operation 2717 [1/2] (1.23ns)   --->   "%ly_load_253 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 253), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2717 'load' 'ly_load_253' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_539 : Operation 2718 [2/2] (1.23ns)   --->   "%ly_load_254 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 254), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2718 'load' 'ly_load_254' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_539 : Operation 2719 [2/2] (1.23ns)   --->   "%ly_load_255 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 255), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2719 'load' 'ly_load_255' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 540 <SV = 134> <Delay = 1.23>
ST_540 : Operation 2720 [1/2] (1.23ns)   --->   "%ly_load_254 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 254), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2720 'load' 'ly_load_254' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_540 : Operation 2721 [1/2] (1.23ns)   --->   "%ly_load_255 = load float* getelementptr inbounds ([256 x float]* @ly, i64 0, i64 255), align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2721 'load' 'ly_load_255' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_540 : Operation 2722 [1/1] (0.65ns)   --->   "br label %4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:23]   --->   Operation 2722 'br' <Predicate = true> <Delay = 0.65>

State 541 <SV = 135> <Delay = 1.23>
ST_541 : Operation 2723 [1/1] (0.00ns)   --->   "%i3_0_reg2mem42_0_i_i = phi i9 [ 0, %3 ], [ %p_reg2mem12_0_i_i, %.preheader.preheader ]" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:23]   --->   Operation 2723 'phi' 'i3_0_reg2mem42_0_i_i' <Predicate = true> <Delay = 0.00>
ST_541 : Operation 2724 [1/1] (0.88ns)   --->   "%exitcond5 = icmp eq i9 %i3_0_reg2mem42_0_i_i, -256" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:23]   --->   Operation 2724 'icmp' 'exitcond5' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_541 : Operation 2725 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 2725 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_541 : Operation 2726 [1/1] (0.77ns)   --->   "%p_reg2mem12_0_i_i = add i9 %i3_0_reg2mem42_0_i_i, 1" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:23]   --->   Operation 2726 'add' 'p_reg2mem12_0_i_i' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_541 : Operation 2727 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %5, label %.preheader.preheader" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:23]   --->   Operation 2727 'br' <Predicate = true> <Delay = 0.00>
ST_541 : Operation 2728 [1/1] (0.00ns)   --->   "%tmp_15 = zext i9 %i3_0_reg2mem42_0_i_i to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2728 'zext' 'tmp_15' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_541 : Operation 2729 [1/1] (0.00ns)   --->   "%lx_addr_1 = getelementptr inbounds [256 x float]* @lx, i64 0, i64 %tmp_15" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2729 'getelementptr' 'lx_addr_1' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_541 : Operation 2730 [1/1] (0.00ns)   --->   "%tmp_25 = trunc i9 %i3_0_reg2mem42_0_i_i to i8" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:23]   --->   Operation 2730 'trunc' 'tmp_25' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_541 : Operation 2731 [1/1] (0.00ns)   --->   "%tmp_16 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp_25, i8 0)" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2731 'bitconcatenate' 'tmp_16' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_541 : Operation 2732 [1/1] (0.00ns)   --->   "%tmp_20 = zext i16 %tmp_16 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2732 'zext' 'tmp_20' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_541 : Operation 2733 [1/1] (0.00ns)   --->   "%la_addr_1 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_20" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2733 'getelementptr' 'la_addr_1' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_541 : Operation 2734 [2/2] (1.23ns)   --->   "%la_load = load float* %la_addr_1, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2734 'load' 'la_load' <Predicate = (!exitcond5)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_541 : Operation 2735 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32 addrspace(4)* %p0, i32 13)"   --->   Operation 2735 'write' <Predicate = (exitcond5)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_541 : Operation 2736 [1/1] (0.65ns)   --->   "br label %6" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:31]   --->   Operation 2736 'br' <Predicate = (exitcond5)> <Delay = 0.65>

State 542 <SV = 136> <Delay = 1.23>
ST_542 : Operation 2737 [1/2] (1.23ns)   --->   "%la_load = load float* %la_addr_1, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2737 'load' 'la_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 543 <SV = 137> <Delay = 7.01>
ST_543 : Operation 2738 [3/3] (7.01ns)   --->   "%tmp_21 = fmul float %la_load, %ly_load" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2738 'fmul' 'tmp_21' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 544 <SV = 138> <Delay = 7.01>
ST_544 : Operation 2739 [2/2] (1.23ns)   --->   "%lx_load_1 = load float* %lx_addr_1, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2739 'load' 'lx_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_544 : Operation 2740 [2/3] (7.01ns)   --->   "%tmp_21 = fmul float %la_load, %ly_load" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2740 'fmul' 'tmp_21' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 545 <SV = 139> <Delay = 7.01>
ST_545 : Operation 2741 [1/2] (1.23ns)   --->   "%lx_load_1 = load float* %lx_addr_1, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2741 'load' 'lx_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_545 : Operation 2742 [1/3] (7.01ns)   --->   "%tmp_21 = fmul float %la_load, %ly_load" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2742 'fmul' 'tmp_21' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_545 : Operation 2743 [1/1] (0.00ns)   --->   "%tmp_21_s = or i16 %tmp_16, 1" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2743 'or' 'tmp_21_s' <Predicate = true> <Delay = 0.00>
ST_545 : Operation 2744 [1/1] (0.00ns)   --->   "%tmp_22_1 = zext i16 %tmp_21_s to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2744 'zext' 'tmp_22_1' <Predicate = true> <Delay = 0.00>
ST_545 : Operation 2745 [1/1] (0.00ns)   --->   "%la_addr_2 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_1" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2745 'getelementptr' 'la_addr_2' <Predicate = true> <Delay = 0.00>
ST_545 : Operation 2746 [2/2] (1.23ns)   --->   "%la_load_1 = load float* %la_addr_2, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2746 'load' 'la_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 546 <SV = 140> <Delay = 6.43>
ST_546 : Operation 2747 [4/4] (6.43ns)   --->   "%tmp_22 = fadd float %lx_load_1, %tmp_21" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2747 'fadd' 'tmp_22' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_546 : Operation 2748 [1/2] (1.23ns)   --->   "%la_load_1 = load float* %la_addr_2, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2748 'load' 'la_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 547 <SV = 141> <Delay = 7.01>
ST_547 : Operation 2749 [3/4] (6.43ns)   --->   "%tmp_22 = fadd float %lx_load_1, %tmp_21" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2749 'fadd' 'tmp_22' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_547 : Operation 2750 [3/3] (7.01ns)   --->   "%tmp_24_1 = fmul float %la_load_1, %ly_load_1" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2750 'fmul' 'tmp_24_1' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 548 <SV = 142> <Delay = 7.01>
ST_548 : Operation 2751 [2/4] (6.43ns)   --->   "%tmp_22 = fadd float %lx_load_1, %tmp_21" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2751 'fadd' 'tmp_22' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_548 : Operation 2752 [2/3] (7.01ns)   --->   "%tmp_24_1 = fmul float %la_load_1, %ly_load_1" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2752 'fmul' 'tmp_24_1' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 549 <SV = 143> <Delay = 7.01>
ST_549 : Operation 2753 [1/4] (6.43ns)   --->   "%tmp_22 = fadd float %lx_load_1, %tmp_21" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2753 'fadd' 'tmp_22' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_549 : Operation 2754 [1/3] (7.01ns)   --->   "%tmp_24_1 = fmul float %la_load_1, %ly_load_1" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2754 'fmul' 'tmp_24_1' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_549 : Operation 2755 [1/1] (0.00ns)   --->   "%tmp_21_1 = or i16 %tmp_16, 2" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2755 'or' 'tmp_21_1' <Predicate = true> <Delay = 0.00>
ST_549 : Operation 2756 [1/1] (0.00ns)   --->   "%tmp_22_2 = zext i16 %tmp_21_1 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2756 'zext' 'tmp_22_2' <Predicate = true> <Delay = 0.00>
ST_549 : Operation 2757 [1/1] (0.00ns)   --->   "%la_addr_3 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_2" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2757 'getelementptr' 'la_addr_3' <Predicate = true> <Delay = 0.00>
ST_549 : Operation 2758 [2/2] (1.23ns)   --->   "%la_load_2 = load float* %la_addr_3, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2758 'load' 'la_load_2' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 550 <SV = 144> <Delay = 6.43>
ST_550 : Operation 2759 [4/4] (6.43ns)   --->   "%tmp_25_1 = fadd float %tmp_22, %tmp_24_1" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2759 'fadd' 'tmp_25_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_550 : Operation 2760 [1/2] (1.23ns)   --->   "%la_load_2 = load float* %la_addr_3, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2760 'load' 'la_load_2' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 551 <SV = 145> <Delay = 7.01>
ST_551 : Operation 2761 [3/4] (6.43ns)   --->   "%tmp_25_1 = fadd float %tmp_22, %tmp_24_1" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2761 'fadd' 'tmp_25_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_551 : Operation 2762 [3/3] (7.01ns)   --->   "%tmp_24_2 = fmul float %la_load_2, %ly_load_2" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2762 'fmul' 'tmp_24_2' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 552 <SV = 146> <Delay = 7.01>
ST_552 : Operation 2763 [2/4] (6.43ns)   --->   "%tmp_25_1 = fadd float %tmp_22, %tmp_24_1" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2763 'fadd' 'tmp_25_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_552 : Operation 2764 [2/3] (7.01ns)   --->   "%tmp_24_2 = fmul float %la_load_2, %ly_load_2" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2764 'fmul' 'tmp_24_2' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 553 <SV = 147> <Delay = 7.01>
ST_553 : Operation 2765 [1/4] (6.43ns)   --->   "%tmp_25_1 = fadd float %tmp_22, %tmp_24_1" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2765 'fadd' 'tmp_25_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_553 : Operation 2766 [1/3] (7.01ns)   --->   "%tmp_24_2 = fmul float %la_load_2, %ly_load_2" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2766 'fmul' 'tmp_24_2' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_553 : Operation 2767 [1/1] (0.00ns)   --->   "%tmp_21_2 = or i16 %tmp_16, 3" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2767 'or' 'tmp_21_2' <Predicate = true> <Delay = 0.00>
ST_553 : Operation 2768 [1/1] (0.00ns)   --->   "%tmp_22_3 = zext i16 %tmp_21_2 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2768 'zext' 'tmp_22_3' <Predicate = true> <Delay = 0.00>
ST_553 : Operation 2769 [1/1] (0.00ns)   --->   "%la_addr_4 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_3" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2769 'getelementptr' 'la_addr_4' <Predicate = true> <Delay = 0.00>
ST_553 : Operation 2770 [2/2] (1.23ns)   --->   "%la_load_3 = load float* %la_addr_4, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2770 'load' 'la_load_3' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 554 <SV = 148> <Delay = 6.43>
ST_554 : Operation 2771 [4/4] (6.43ns)   --->   "%tmp_25_2 = fadd float %tmp_25_1, %tmp_24_2" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2771 'fadd' 'tmp_25_2' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_554 : Operation 2772 [1/2] (1.23ns)   --->   "%la_load_3 = load float* %la_addr_4, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2772 'load' 'la_load_3' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 555 <SV = 149> <Delay = 7.01>
ST_555 : Operation 2773 [3/4] (6.43ns)   --->   "%tmp_25_2 = fadd float %tmp_25_1, %tmp_24_2" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2773 'fadd' 'tmp_25_2' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_555 : Operation 2774 [3/3] (7.01ns)   --->   "%tmp_24_3 = fmul float %la_load_3, %ly_load_3" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2774 'fmul' 'tmp_24_3' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 556 <SV = 150> <Delay = 7.01>
ST_556 : Operation 2775 [2/4] (6.43ns)   --->   "%tmp_25_2 = fadd float %tmp_25_1, %tmp_24_2" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2775 'fadd' 'tmp_25_2' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_556 : Operation 2776 [2/3] (7.01ns)   --->   "%tmp_24_3 = fmul float %la_load_3, %ly_load_3" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2776 'fmul' 'tmp_24_3' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 557 <SV = 151> <Delay = 7.01>
ST_557 : Operation 2777 [1/4] (6.43ns)   --->   "%tmp_25_2 = fadd float %tmp_25_1, %tmp_24_2" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2777 'fadd' 'tmp_25_2' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_557 : Operation 2778 [1/3] (7.01ns)   --->   "%tmp_24_3 = fmul float %la_load_3, %ly_load_3" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2778 'fmul' 'tmp_24_3' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_557 : Operation 2779 [1/1] (0.00ns)   --->   "%tmp_21_3 = or i16 %tmp_16, 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2779 'or' 'tmp_21_3' <Predicate = true> <Delay = 0.00>
ST_557 : Operation 2780 [1/1] (0.00ns)   --->   "%tmp_22_4 = zext i16 %tmp_21_3 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2780 'zext' 'tmp_22_4' <Predicate = true> <Delay = 0.00>
ST_557 : Operation 2781 [1/1] (0.00ns)   --->   "%la_addr_5 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2781 'getelementptr' 'la_addr_5' <Predicate = true> <Delay = 0.00>
ST_557 : Operation 2782 [2/2] (1.23ns)   --->   "%la_load_4 = load float* %la_addr_5, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2782 'load' 'la_load_4' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 558 <SV = 152> <Delay = 6.43>
ST_558 : Operation 2783 [4/4] (6.43ns)   --->   "%tmp_25_3 = fadd float %tmp_25_2, %tmp_24_3" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2783 'fadd' 'tmp_25_3' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_558 : Operation 2784 [1/2] (1.23ns)   --->   "%la_load_4 = load float* %la_addr_5, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2784 'load' 'la_load_4' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 559 <SV = 153> <Delay = 7.01>
ST_559 : Operation 2785 [3/4] (6.43ns)   --->   "%tmp_25_3 = fadd float %tmp_25_2, %tmp_24_3" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2785 'fadd' 'tmp_25_3' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_559 : Operation 2786 [3/3] (7.01ns)   --->   "%tmp_24_4 = fmul float %la_load_4, %ly_load_4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2786 'fmul' 'tmp_24_4' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 560 <SV = 154> <Delay = 7.01>
ST_560 : Operation 2787 [2/4] (6.43ns)   --->   "%tmp_25_3 = fadd float %tmp_25_2, %tmp_24_3" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2787 'fadd' 'tmp_25_3' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_560 : Operation 2788 [2/3] (7.01ns)   --->   "%tmp_24_4 = fmul float %la_load_4, %ly_load_4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2788 'fmul' 'tmp_24_4' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 561 <SV = 155> <Delay = 7.01>
ST_561 : Operation 2789 [1/4] (6.43ns)   --->   "%tmp_25_3 = fadd float %tmp_25_2, %tmp_24_3" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2789 'fadd' 'tmp_25_3' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_561 : Operation 2790 [1/3] (7.01ns)   --->   "%tmp_24_4 = fmul float %la_load_4, %ly_load_4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2790 'fmul' 'tmp_24_4' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_561 : Operation 2791 [1/1] (0.00ns)   --->   "%tmp_21_4 = or i16 %tmp_16, 5" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2791 'or' 'tmp_21_4' <Predicate = true> <Delay = 0.00>
ST_561 : Operation 2792 [1/1] (0.00ns)   --->   "%tmp_22_5 = zext i16 %tmp_21_4 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2792 'zext' 'tmp_22_5' <Predicate = true> <Delay = 0.00>
ST_561 : Operation 2793 [1/1] (0.00ns)   --->   "%la_addr_6 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_5" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2793 'getelementptr' 'la_addr_6' <Predicate = true> <Delay = 0.00>
ST_561 : Operation 2794 [2/2] (1.23ns)   --->   "%la_load_5 = load float* %la_addr_6, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2794 'load' 'la_load_5' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 562 <SV = 156> <Delay = 6.43>
ST_562 : Operation 2795 [4/4] (6.43ns)   --->   "%tmp_25_4 = fadd float %tmp_25_3, %tmp_24_4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2795 'fadd' 'tmp_25_4' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_562 : Operation 2796 [1/2] (1.23ns)   --->   "%la_load_5 = load float* %la_addr_6, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2796 'load' 'la_load_5' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 563 <SV = 157> <Delay = 7.01>
ST_563 : Operation 2797 [3/4] (6.43ns)   --->   "%tmp_25_4 = fadd float %tmp_25_3, %tmp_24_4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2797 'fadd' 'tmp_25_4' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_563 : Operation 2798 [3/3] (7.01ns)   --->   "%tmp_24_5 = fmul float %la_load_5, %ly_load_5" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2798 'fmul' 'tmp_24_5' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 564 <SV = 158> <Delay = 7.01>
ST_564 : Operation 2799 [2/4] (6.43ns)   --->   "%tmp_25_4 = fadd float %tmp_25_3, %tmp_24_4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2799 'fadd' 'tmp_25_4' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_564 : Operation 2800 [2/3] (7.01ns)   --->   "%tmp_24_5 = fmul float %la_load_5, %ly_load_5" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2800 'fmul' 'tmp_24_5' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 565 <SV = 159> <Delay = 7.01>
ST_565 : Operation 2801 [1/4] (6.43ns)   --->   "%tmp_25_4 = fadd float %tmp_25_3, %tmp_24_4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2801 'fadd' 'tmp_25_4' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_565 : Operation 2802 [1/3] (7.01ns)   --->   "%tmp_24_5 = fmul float %la_load_5, %ly_load_5" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2802 'fmul' 'tmp_24_5' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_565 : Operation 2803 [1/1] (0.00ns)   --->   "%tmp_21_5 = or i16 %tmp_16, 6" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2803 'or' 'tmp_21_5' <Predicate = true> <Delay = 0.00>
ST_565 : Operation 2804 [1/1] (0.00ns)   --->   "%tmp_22_6 = zext i16 %tmp_21_5 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2804 'zext' 'tmp_22_6' <Predicate = true> <Delay = 0.00>
ST_565 : Operation 2805 [1/1] (0.00ns)   --->   "%la_addr_7 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_6" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2805 'getelementptr' 'la_addr_7' <Predicate = true> <Delay = 0.00>
ST_565 : Operation 2806 [2/2] (1.23ns)   --->   "%la_load_6 = load float* %la_addr_7, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2806 'load' 'la_load_6' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 566 <SV = 160> <Delay = 6.43>
ST_566 : Operation 2807 [4/4] (6.43ns)   --->   "%tmp_25_5 = fadd float %tmp_25_4, %tmp_24_5" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2807 'fadd' 'tmp_25_5' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_566 : Operation 2808 [1/2] (1.23ns)   --->   "%la_load_6 = load float* %la_addr_7, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2808 'load' 'la_load_6' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 567 <SV = 161> <Delay = 7.01>
ST_567 : Operation 2809 [3/4] (6.43ns)   --->   "%tmp_25_5 = fadd float %tmp_25_4, %tmp_24_5" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2809 'fadd' 'tmp_25_5' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_567 : Operation 2810 [3/3] (7.01ns)   --->   "%tmp_24_6 = fmul float %la_load_6, %ly_load_6" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2810 'fmul' 'tmp_24_6' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 568 <SV = 162> <Delay = 7.01>
ST_568 : Operation 2811 [2/4] (6.43ns)   --->   "%tmp_25_5 = fadd float %tmp_25_4, %tmp_24_5" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2811 'fadd' 'tmp_25_5' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_568 : Operation 2812 [2/3] (7.01ns)   --->   "%tmp_24_6 = fmul float %la_load_6, %ly_load_6" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2812 'fmul' 'tmp_24_6' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 569 <SV = 163> <Delay = 7.01>
ST_569 : Operation 2813 [1/4] (6.43ns)   --->   "%tmp_25_5 = fadd float %tmp_25_4, %tmp_24_5" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2813 'fadd' 'tmp_25_5' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_569 : Operation 2814 [1/3] (7.01ns)   --->   "%tmp_24_6 = fmul float %la_load_6, %ly_load_6" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2814 'fmul' 'tmp_24_6' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_569 : Operation 2815 [1/1] (0.00ns)   --->   "%tmp_21_6 = or i16 %tmp_16, 7" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2815 'or' 'tmp_21_6' <Predicate = true> <Delay = 0.00>
ST_569 : Operation 2816 [1/1] (0.00ns)   --->   "%tmp_22_7 = zext i16 %tmp_21_6 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2816 'zext' 'tmp_22_7' <Predicate = true> <Delay = 0.00>
ST_569 : Operation 2817 [1/1] (0.00ns)   --->   "%la_addr_8 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_7" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2817 'getelementptr' 'la_addr_8' <Predicate = true> <Delay = 0.00>
ST_569 : Operation 2818 [2/2] (1.23ns)   --->   "%la_load_7 = load float* %la_addr_8, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2818 'load' 'la_load_7' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 570 <SV = 164> <Delay = 6.43>
ST_570 : Operation 2819 [4/4] (6.43ns)   --->   "%tmp_25_6 = fadd float %tmp_25_5, %tmp_24_6" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2819 'fadd' 'tmp_25_6' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_570 : Operation 2820 [1/2] (1.23ns)   --->   "%la_load_7 = load float* %la_addr_8, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2820 'load' 'la_load_7' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 571 <SV = 165> <Delay = 7.01>
ST_571 : Operation 2821 [3/4] (6.43ns)   --->   "%tmp_25_6 = fadd float %tmp_25_5, %tmp_24_6" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2821 'fadd' 'tmp_25_6' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_571 : Operation 2822 [3/3] (7.01ns)   --->   "%tmp_24_7 = fmul float %la_load_7, %ly_load_7" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2822 'fmul' 'tmp_24_7' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 572 <SV = 166> <Delay = 7.01>
ST_572 : Operation 2823 [2/4] (6.43ns)   --->   "%tmp_25_6 = fadd float %tmp_25_5, %tmp_24_6" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2823 'fadd' 'tmp_25_6' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_572 : Operation 2824 [2/3] (7.01ns)   --->   "%tmp_24_7 = fmul float %la_load_7, %ly_load_7" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2824 'fmul' 'tmp_24_7' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 573 <SV = 167> <Delay = 7.01>
ST_573 : Operation 2825 [1/4] (6.43ns)   --->   "%tmp_25_6 = fadd float %tmp_25_5, %tmp_24_6" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2825 'fadd' 'tmp_25_6' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_573 : Operation 2826 [1/3] (7.01ns)   --->   "%tmp_24_7 = fmul float %la_load_7, %ly_load_7" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2826 'fmul' 'tmp_24_7' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_573 : Operation 2827 [1/1] (0.00ns)   --->   "%tmp_21_7 = or i16 %tmp_16, 8" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2827 'or' 'tmp_21_7' <Predicate = true> <Delay = 0.00>
ST_573 : Operation 2828 [1/1] (0.00ns)   --->   "%tmp_22_8 = zext i16 %tmp_21_7 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2828 'zext' 'tmp_22_8' <Predicate = true> <Delay = 0.00>
ST_573 : Operation 2829 [1/1] (0.00ns)   --->   "%la_addr_9 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_8" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2829 'getelementptr' 'la_addr_9' <Predicate = true> <Delay = 0.00>
ST_573 : Operation 2830 [2/2] (1.23ns)   --->   "%la_load_8 = load float* %la_addr_9, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2830 'load' 'la_load_8' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 574 <SV = 168> <Delay = 6.43>
ST_574 : Operation 2831 [4/4] (6.43ns)   --->   "%tmp_25_7 = fadd float %tmp_25_6, %tmp_24_7" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2831 'fadd' 'tmp_25_7' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_574 : Operation 2832 [1/2] (1.23ns)   --->   "%la_load_8 = load float* %la_addr_9, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2832 'load' 'la_load_8' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 575 <SV = 169> <Delay = 7.01>
ST_575 : Operation 2833 [3/4] (6.43ns)   --->   "%tmp_25_7 = fadd float %tmp_25_6, %tmp_24_7" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2833 'fadd' 'tmp_25_7' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_575 : Operation 2834 [3/3] (7.01ns)   --->   "%tmp_24_8 = fmul float %la_load_8, %ly_load_8" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2834 'fmul' 'tmp_24_8' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 576 <SV = 170> <Delay = 7.01>
ST_576 : Operation 2835 [2/4] (6.43ns)   --->   "%tmp_25_7 = fadd float %tmp_25_6, %tmp_24_7" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2835 'fadd' 'tmp_25_7' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_576 : Operation 2836 [2/3] (7.01ns)   --->   "%tmp_24_8 = fmul float %la_load_8, %ly_load_8" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2836 'fmul' 'tmp_24_8' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 577 <SV = 171> <Delay = 7.01>
ST_577 : Operation 2837 [1/4] (6.43ns)   --->   "%tmp_25_7 = fadd float %tmp_25_6, %tmp_24_7" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2837 'fadd' 'tmp_25_7' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_577 : Operation 2838 [1/3] (7.01ns)   --->   "%tmp_24_8 = fmul float %la_load_8, %ly_load_8" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2838 'fmul' 'tmp_24_8' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_577 : Operation 2839 [1/1] (0.00ns)   --->   "%tmp_21_8 = or i16 %tmp_16, 9" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2839 'or' 'tmp_21_8' <Predicate = true> <Delay = 0.00>
ST_577 : Operation 2840 [1/1] (0.00ns)   --->   "%tmp_22_9 = zext i16 %tmp_21_8 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2840 'zext' 'tmp_22_9' <Predicate = true> <Delay = 0.00>
ST_577 : Operation 2841 [1/1] (0.00ns)   --->   "%la_addr_10 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_9" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2841 'getelementptr' 'la_addr_10' <Predicate = true> <Delay = 0.00>
ST_577 : Operation 2842 [2/2] (1.23ns)   --->   "%la_load_9 = load float* %la_addr_10, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2842 'load' 'la_load_9' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 578 <SV = 172> <Delay = 6.43>
ST_578 : Operation 2843 [4/4] (6.43ns)   --->   "%tmp_25_8 = fadd float %tmp_25_7, %tmp_24_8" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2843 'fadd' 'tmp_25_8' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_578 : Operation 2844 [1/2] (1.23ns)   --->   "%la_load_9 = load float* %la_addr_10, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2844 'load' 'la_load_9' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 579 <SV = 173> <Delay = 7.01>
ST_579 : Operation 2845 [3/4] (6.43ns)   --->   "%tmp_25_8 = fadd float %tmp_25_7, %tmp_24_8" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2845 'fadd' 'tmp_25_8' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_579 : Operation 2846 [3/3] (7.01ns)   --->   "%tmp_24_9 = fmul float %la_load_9, %ly_load_9" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2846 'fmul' 'tmp_24_9' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 580 <SV = 174> <Delay = 7.01>
ST_580 : Operation 2847 [2/4] (6.43ns)   --->   "%tmp_25_8 = fadd float %tmp_25_7, %tmp_24_8" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2847 'fadd' 'tmp_25_8' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_580 : Operation 2848 [2/3] (7.01ns)   --->   "%tmp_24_9 = fmul float %la_load_9, %ly_load_9" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2848 'fmul' 'tmp_24_9' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 581 <SV = 175> <Delay = 7.01>
ST_581 : Operation 2849 [1/4] (6.43ns)   --->   "%tmp_25_8 = fadd float %tmp_25_7, %tmp_24_8" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2849 'fadd' 'tmp_25_8' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_581 : Operation 2850 [1/3] (7.01ns)   --->   "%tmp_24_9 = fmul float %la_load_9, %ly_load_9" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2850 'fmul' 'tmp_24_9' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_581 : Operation 2851 [1/1] (0.00ns)   --->   "%tmp_21_9 = or i16 %tmp_16, 10" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2851 'or' 'tmp_21_9' <Predicate = true> <Delay = 0.00>
ST_581 : Operation 2852 [1/1] (0.00ns)   --->   "%tmp_22_s = zext i16 %tmp_21_9 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2852 'zext' 'tmp_22_s' <Predicate = true> <Delay = 0.00>
ST_581 : Operation 2853 [1/1] (0.00ns)   --->   "%la_addr_11 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_s" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2853 'getelementptr' 'la_addr_11' <Predicate = true> <Delay = 0.00>
ST_581 : Operation 2854 [2/2] (1.23ns)   --->   "%la_load_10 = load float* %la_addr_11, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2854 'load' 'la_load_10' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 582 <SV = 176> <Delay = 6.43>
ST_582 : Operation 2855 [4/4] (6.43ns)   --->   "%tmp_25_9 = fadd float %tmp_25_8, %tmp_24_9" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2855 'fadd' 'tmp_25_9' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_582 : Operation 2856 [1/2] (1.23ns)   --->   "%la_load_10 = load float* %la_addr_11, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2856 'load' 'la_load_10' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 583 <SV = 177> <Delay = 7.01>
ST_583 : Operation 2857 [3/4] (6.43ns)   --->   "%tmp_25_9 = fadd float %tmp_25_8, %tmp_24_9" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2857 'fadd' 'tmp_25_9' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_583 : Operation 2858 [3/3] (7.01ns)   --->   "%tmp_24_s = fmul float %la_load_10, %ly_load_10" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2858 'fmul' 'tmp_24_s' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 584 <SV = 178> <Delay = 7.01>
ST_584 : Operation 2859 [2/4] (6.43ns)   --->   "%tmp_25_9 = fadd float %tmp_25_8, %tmp_24_9" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2859 'fadd' 'tmp_25_9' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_584 : Operation 2860 [2/3] (7.01ns)   --->   "%tmp_24_s = fmul float %la_load_10, %ly_load_10" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2860 'fmul' 'tmp_24_s' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 585 <SV = 179> <Delay = 7.01>
ST_585 : Operation 2861 [1/4] (6.43ns)   --->   "%tmp_25_9 = fadd float %tmp_25_8, %tmp_24_9" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2861 'fadd' 'tmp_25_9' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_585 : Operation 2862 [1/3] (7.01ns)   --->   "%tmp_24_s = fmul float %la_load_10, %ly_load_10" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2862 'fmul' 'tmp_24_s' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_585 : Operation 2863 [1/1] (0.00ns)   --->   "%tmp_21_10 = or i16 %tmp_16, 11" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2863 'or' 'tmp_21_10' <Predicate = true> <Delay = 0.00>
ST_585 : Operation 2864 [1/1] (0.00ns)   --->   "%tmp_22_10 = zext i16 %tmp_21_10 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2864 'zext' 'tmp_22_10' <Predicate = true> <Delay = 0.00>
ST_585 : Operation 2865 [1/1] (0.00ns)   --->   "%la_addr_12 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_10" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2865 'getelementptr' 'la_addr_12' <Predicate = true> <Delay = 0.00>
ST_585 : Operation 2866 [2/2] (1.23ns)   --->   "%la_load_11 = load float* %la_addr_12, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2866 'load' 'la_load_11' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 586 <SV = 180> <Delay = 6.43>
ST_586 : Operation 2867 [4/4] (6.43ns)   --->   "%tmp_25_s = fadd float %tmp_25_9, %tmp_24_s" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2867 'fadd' 'tmp_25_s' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_586 : Operation 2868 [1/2] (1.23ns)   --->   "%la_load_11 = load float* %la_addr_12, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2868 'load' 'la_load_11' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 587 <SV = 181> <Delay = 7.01>
ST_587 : Operation 2869 [3/4] (6.43ns)   --->   "%tmp_25_s = fadd float %tmp_25_9, %tmp_24_s" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2869 'fadd' 'tmp_25_s' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_587 : Operation 2870 [3/3] (7.01ns)   --->   "%tmp_24_10 = fmul float %la_load_11, %ly_load_11" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2870 'fmul' 'tmp_24_10' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 588 <SV = 182> <Delay = 7.01>
ST_588 : Operation 2871 [2/4] (6.43ns)   --->   "%tmp_25_s = fadd float %tmp_25_9, %tmp_24_s" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2871 'fadd' 'tmp_25_s' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_588 : Operation 2872 [2/3] (7.01ns)   --->   "%tmp_24_10 = fmul float %la_load_11, %ly_load_11" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2872 'fmul' 'tmp_24_10' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 589 <SV = 183> <Delay = 7.01>
ST_589 : Operation 2873 [1/4] (6.43ns)   --->   "%tmp_25_s = fadd float %tmp_25_9, %tmp_24_s" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2873 'fadd' 'tmp_25_s' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_589 : Operation 2874 [1/3] (7.01ns)   --->   "%tmp_24_10 = fmul float %la_load_11, %ly_load_11" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2874 'fmul' 'tmp_24_10' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_589 : Operation 2875 [1/1] (0.00ns)   --->   "%tmp_21_11 = or i16 %tmp_16, 12" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2875 'or' 'tmp_21_11' <Predicate = true> <Delay = 0.00>
ST_589 : Operation 2876 [1/1] (0.00ns)   --->   "%tmp_22_11 = zext i16 %tmp_21_11 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2876 'zext' 'tmp_22_11' <Predicate = true> <Delay = 0.00>
ST_589 : Operation 2877 [1/1] (0.00ns)   --->   "%la_addr_13 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_11" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2877 'getelementptr' 'la_addr_13' <Predicate = true> <Delay = 0.00>
ST_589 : Operation 2878 [2/2] (1.23ns)   --->   "%la_load_12 = load float* %la_addr_13, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2878 'load' 'la_load_12' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 590 <SV = 184> <Delay = 6.43>
ST_590 : Operation 2879 [4/4] (6.43ns)   --->   "%tmp_25_10 = fadd float %tmp_25_s, %tmp_24_10" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2879 'fadd' 'tmp_25_10' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_590 : Operation 2880 [1/2] (1.23ns)   --->   "%la_load_12 = load float* %la_addr_13, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2880 'load' 'la_load_12' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 591 <SV = 185> <Delay = 7.01>
ST_591 : Operation 2881 [3/4] (6.43ns)   --->   "%tmp_25_10 = fadd float %tmp_25_s, %tmp_24_10" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2881 'fadd' 'tmp_25_10' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_591 : Operation 2882 [3/3] (7.01ns)   --->   "%tmp_24_11 = fmul float %la_load_12, %ly_load_12" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2882 'fmul' 'tmp_24_11' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 592 <SV = 186> <Delay = 7.01>
ST_592 : Operation 2883 [2/4] (6.43ns)   --->   "%tmp_25_10 = fadd float %tmp_25_s, %tmp_24_10" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2883 'fadd' 'tmp_25_10' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_592 : Operation 2884 [2/3] (7.01ns)   --->   "%tmp_24_11 = fmul float %la_load_12, %ly_load_12" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2884 'fmul' 'tmp_24_11' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 593 <SV = 187> <Delay = 7.01>
ST_593 : Operation 2885 [1/4] (6.43ns)   --->   "%tmp_25_10 = fadd float %tmp_25_s, %tmp_24_10" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2885 'fadd' 'tmp_25_10' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_593 : Operation 2886 [1/3] (7.01ns)   --->   "%tmp_24_11 = fmul float %la_load_12, %ly_load_12" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2886 'fmul' 'tmp_24_11' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_593 : Operation 2887 [1/1] (0.00ns)   --->   "%tmp_21_12 = or i16 %tmp_16, 13" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2887 'or' 'tmp_21_12' <Predicate = true> <Delay = 0.00>
ST_593 : Operation 2888 [1/1] (0.00ns)   --->   "%tmp_22_12 = zext i16 %tmp_21_12 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2888 'zext' 'tmp_22_12' <Predicate = true> <Delay = 0.00>
ST_593 : Operation 2889 [1/1] (0.00ns)   --->   "%la_addr_14 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_12" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2889 'getelementptr' 'la_addr_14' <Predicate = true> <Delay = 0.00>
ST_593 : Operation 2890 [2/2] (1.23ns)   --->   "%la_load_13 = load float* %la_addr_14, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2890 'load' 'la_load_13' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 594 <SV = 188> <Delay = 6.43>
ST_594 : Operation 2891 [4/4] (6.43ns)   --->   "%tmp_25_11 = fadd float %tmp_25_10, %tmp_24_11" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2891 'fadd' 'tmp_25_11' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_594 : Operation 2892 [1/2] (1.23ns)   --->   "%la_load_13 = load float* %la_addr_14, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2892 'load' 'la_load_13' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 595 <SV = 189> <Delay = 7.01>
ST_595 : Operation 2893 [3/4] (6.43ns)   --->   "%tmp_25_11 = fadd float %tmp_25_10, %tmp_24_11" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2893 'fadd' 'tmp_25_11' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_595 : Operation 2894 [3/3] (7.01ns)   --->   "%tmp_24_12 = fmul float %la_load_13, %ly_load_13" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2894 'fmul' 'tmp_24_12' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 596 <SV = 190> <Delay = 7.01>
ST_596 : Operation 2895 [2/4] (6.43ns)   --->   "%tmp_25_11 = fadd float %tmp_25_10, %tmp_24_11" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2895 'fadd' 'tmp_25_11' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_596 : Operation 2896 [2/3] (7.01ns)   --->   "%tmp_24_12 = fmul float %la_load_13, %ly_load_13" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2896 'fmul' 'tmp_24_12' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 597 <SV = 191> <Delay = 7.01>
ST_597 : Operation 2897 [1/4] (6.43ns)   --->   "%tmp_25_11 = fadd float %tmp_25_10, %tmp_24_11" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2897 'fadd' 'tmp_25_11' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_597 : Operation 2898 [1/3] (7.01ns)   --->   "%tmp_24_12 = fmul float %la_load_13, %ly_load_13" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2898 'fmul' 'tmp_24_12' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_597 : Operation 2899 [1/1] (0.00ns)   --->   "%tmp_21_13 = or i16 %tmp_16, 14" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2899 'or' 'tmp_21_13' <Predicate = true> <Delay = 0.00>
ST_597 : Operation 2900 [1/1] (0.00ns)   --->   "%tmp_22_13 = zext i16 %tmp_21_13 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2900 'zext' 'tmp_22_13' <Predicate = true> <Delay = 0.00>
ST_597 : Operation 2901 [1/1] (0.00ns)   --->   "%la_addr_15 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_13" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2901 'getelementptr' 'la_addr_15' <Predicate = true> <Delay = 0.00>
ST_597 : Operation 2902 [2/2] (1.23ns)   --->   "%la_load_14 = load float* %la_addr_15, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2902 'load' 'la_load_14' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 598 <SV = 192> <Delay = 6.43>
ST_598 : Operation 2903 [4/4] (6.43ns)   --->   "%tmp_25_12 = fadd float %tmp_25_11, %tmp_24_12" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2903 'fadd' 'tmp_25_12' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_598 : Operation 2904 [1/2] (1.23ns)   --->   "%la_load_14 = load float* %la_addr_15, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2904 'load' 'la_load_14' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 599 <SV = 193> <Delay = 7.01>
ST_599 : Operation 2905 [3/4] (6.43ns)   --->   "%tmp_25_12 = fadd float %tmp_25_11, %tmp_24_12" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2905 'fadd' 'tmp_25_12' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_599 : Operation 2906 [3/3] (7.01ns)   --->   "%tmp_24_13 = fmul float %la_load_14, %ly_load_14" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2906 'fmul' 'tmp_24_13' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 600 <SV = 194> <Delay = 7.01>
ST_600 : Operation 2907 [2/4] (6.43ns)   --->   "%tmp_25_12 = fadd float %tmp_25_11, %tmp_24_12" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2907 'fadd' 'tmp_25_12' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_600 : Operation 2908 [2/3] (7.01ns)   --->   "%tmp_24_13 = fmul float %la_load_14, %ly_load_14" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2908 'fmul' 'tmp_24_13' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 601 <SV = 195> <Delay = 7.01>
ST_601 : Operation 2909 [1/4] (6.43ns)   --->   "%tmp_25_12 = fadd float %tmp_25_11, %tmp_24_12" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2909 'fadd' 'tmp_25_12' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_601 : Operation 2910 [1/3] (7.01ns)   --->   "%tmp_24_13 = fmul float %la_load_14, %ly_load_14" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2910 'fmul' 'tmp_24_13' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_601 : Operation 2911 [1/1] (0.00ns)   --->   "%tmp_21_14 = or i16 %tmp_16, 15" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2911 'or' 'tmp_21_14' <Predicate = true> <Delay = 0.00>
ST_601 : Operation 2912 [1/1] (0.00ns)   --->   "%tmp_22_14 = zext i16 %tmp_21_14 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2912 'zext' 'tmp_22_14' <Predicate = true> <Delay = 0.00>
ST_601 : Operation 2913 [1/1] (0.00ns)   --->   "%la_addr_16 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_14" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2913 'getelementptr' 'la_addr_16' <Predicate = true> <Delay = 0.00>
ST_601 : Operation 2914 [2/2] (1.23ns)   --->   "%la_load_15 = load float* %la_addr_16, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2914 'load' 'la_load_15' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 602 <SV = 196> <Delay = 6.43>
ST_602 : Operation 2915 [4/4] (6.43ns)   --->   "%tmp_25_13 = fadd float %tmp_25_12, %tmp_24_13" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2915 'fadd' 'tmp_25_13' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_602 : Operation 2916 [1/2] (1.23ns)   --->   "%la_load_15 = load float* %la_addr_16, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2916 'load' 'la_load_15' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 603 <SV = 197> <Delay = 7.01>
ST_603 : Operation 2917 [3/4] (6.43ns)   --->   "%tmp_25_13 = fadd float %tmp_25_12, %tmp_24_13" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2917 'fadd' 'tmp_25_13' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_603 : Operation 2918 [3/3] (7.01ns)   --->   "%tmp_24_14 = fmul float %la_load_15, %ly_load_15" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2918 'fmul' 'tmp_24_14' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 604 <SV = 198> <Delay = 7.01>
ST_604 : Operation 2919 [2/4] (6.43ns)   --->   "%tmp_25_13 = fadd float %tmp_25_12, %tmp_24_13" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2919 'fadd' 'tmp_25_13' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_604 : Operation 2920 [2/3] (7.01ns)   --->   "%tmp_24_14 = fmul float %la_load_15, %ly_load_15" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2920 'fmul' 'tmp_24_14' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 605 <SV = 199> <Delay = 7.01>
ST_605 : Operation 2921 [1/4] (6.43ns)   --->   "%tmp_25_13 = fadd float %tmp_25_12, %tmp_24_13" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2921 'fadd' 'tmp_25_13' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_605 : Operation 2922 [1/3] (7.01ns)   --->   "%tmp_24_14 = fmul float %la_load_15, %ly_load_15" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2922 'fmul' 'tmp_24_14' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_605 : Operation 2923 [1/1] (0.00ns)   --->   "%tmp_21_15 = or i16 %tmp_16, 16" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2923 'or' 'tmp_21_15' <Predicate = true> <Delay = 0.00>
ST_605 : Operation 2924 [1/1] (0.00ns)   --->   "%tmp_22_15 = zext i16 %tmp_21_15 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2924 'zext' 'tmp_22_15' <Predicate = true> <Delay = 0.00>
ST_605 : Operation 2925 [1/1] (0.00ns)   --->   "%la_addr_17 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_15" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2925 'getelementptr' 'la_addr_17' <Predicate = true> <Delay = 0.00>
ST_605 : Operation 2926 [2/2] (1.23ns)   --->   "%la_load_16 = load float* %la_addr_17, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2926 'load' 'la_load_16' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 606 <SV = 200> <Delay = 6.43>
ST_606 : Operation 2927 [4/4] (6.43ns)   --->   "%tmp_25_14 = fadd float %tmp_25_13, %tmp_24_14" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2927 'fadd' 'tmp_25_14' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_606 : Operation 2928 [1/2] (1.23ns)   --->   "%la_load_16 = load float* %la_addr_17, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2928 'load' 'la_load_16' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 607 <SV = 201> <Delay = 7.01>
ST_607 : Operation 2929 [3/4] (6.43ns)   --->   "%tmp_25_14 = fadd float %tmp_25_13, %tmp_24_14" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2929 'fadd' 'tmp_25_14' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_607 : Operation 2930 [3/3] (7.01ns)   --->   "%tmp_24_15 = fmul float %la_load_16, %ly_load_16" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2930 'fmul' 'tmp_24_15' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 608 <SV = 202> <Delay = 7.01>
ST_608 : Operation 2931 [2/4] (6.43ns)   --->   "%tmp_25_14 = fadd float %tmp_25_13, %tmp_24_14" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2931 'fadd' 'tmp_25_14' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_608 : Operation 2932 [2/3] (7.01ns)   --->   "%tmp_24_15 = fmul float %la_load_16, %ly_load_16" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2932 'fmul' 'tmp_24_15' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 609 <SV = 203> <Delay = 7.01>
ST_609 : Operation 2933 [1/4] (6.43ns)   --->   "%tmp_25_14 = fadd float %tmp_25_13, %tmp_24_14" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2933 'fadd' 'tmp_25_14' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_609 : Operation 2934 [1/3] (7.01ns)   --->   "%tmp_24_15 = fmul float %la_load_16, %ly_load_16" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2934 'fmul' 'tmp_24_15' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_609 : Operation 2935 [1/1] (0.00ns)   --->   "%tmp_21_16 = or i16 %tmp_16, 17" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2935 'or' 'tmp_21_16' <Predicate = true> <Delay = 0.00>
ST_609 : Operation 2936 [1/1] (0.00ns)   --->   "%tmp_22_16 = zext i16 %tmp_21_16 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2936 'zext' 'tmp_22_16' <Predicate = true> <Delay = 0.00>
ST_609 : Operation 2937 [1/1] (0.00ns)   --->   "%la_addr_18 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_16" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2937 'getelementptr' 'la_addr_18' <Predicate = true> <Delay = 0.00>
ST_609 : Operation 2938 [2/2] (1.23ns)   --->   "%la_load_17 = load float* %la_addr_18, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2938 'load' 'la_load_17' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 610 <SV = 204> <Delay = 6.43>
ST_610 : Operation 2939 [4/4] (6.43ns)   --->   "%tmp_25_15 = fadd float %tmp_25_14, %tmp_24_15" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2939 'fadd' 'tmp_25_15' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_610 : Operation 2940 [1/2] (1.23ns)   --->   "%la_load_17 = load float* %la_addr_18, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2940 'load' 'la_load_17' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 611 <SV = 205> <Delay = 7.01>
ST_611 : Operation 2941 [3/4] (6.43ns)   --->   "%tmp_25_15 = fadd float %tmp_25_14, %tmp_24_15" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2941 'fadd' 'tmp_25_15' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_611 : Operation 2942 [3/3] (7.01ns)   --->   "%tmp_24_16 = fmul float %la_load_17, %ly_load_17" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2942 'fmul' 'tmp_24_16' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 612 <SV = 206> <Delay = 7.01>
ST_612 : Operation 2943 [2/4] (6.43ns)   --->   "%tmp_25_15 = fadd float %tmp_25_14, %tmp_24_15" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2943 'fadd' 'tmp_25_15' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_612 : Operation 2944 [2/3] (7.01ns)   --->   "%tmp_24_16 = fmul float %la_load_17, %ly_load_17" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2944 'fmul' 'tmp_24_16' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 613 <SV = 207> <Delay = 7.01>
ST_613 : Operation 2945 [1/4] (6.43ns)   --->   "%tmp_25_15 = fadd float %tmp_25_14, %tmp_24_15" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2945 'fadd' 'tmp_25_15' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_613 : Operation 2946 [1/3] (7.01ns)   --->   "%tmp_24_16 = fmul float %la_load_17, %ly_load_17" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2946 'fmul' 'tmp_24_16' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_613 : Operation 2947 [1/1] (0.00ns)   --->   "%tmp_21_17 = or i16 %tmp_16, 18" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2947 'or' 'tmp_21_17' <Predicate = true> <Delay = 0.00>
ST_613 : Operation 2948 [1/1] (0.00ns)   --->   "%tmp_22_17 = zext i16 %tmp_21_17 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2948 'zext' 'tmp_22_17' <Predicate = true> <Delay = 0.00>
ST_613 : Operation 2949 [1/1] (0.00ns)   --->   "%la_addr_19 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_17" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2949 'getelementptr' 'la_addr_19' <Predicate = true> <Delay = 0.00>
ST_613 : Operation 2950 [2/2] (1.23ns)   --->   "%la_load_18 = load float* %la_addr_19, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2950 'load' 'la_load_18' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 614 <SV = 208> <Delay = 6.43>
ST_614 : Operation 2951 [4/4] (6.43ns)   --->   "%tmp_25_16 = fadd float %tmp_25_15, %tmp_24_16" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2951 'fadd' 'tmp_25_16' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_614 : Operation 2952 [1/2] (1.23ns)   --->   "%la_load_18 = load float* %la_addr_19, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2952 'load' 'la_load_18' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 615 <SV = 209> <Delay = 7.01>
ST_615 : Operation 2953 [3/4] (6.43ns)   --->   "%tmp_25_16 = fadd float %tmp_25_15, %tmp_24_16" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2953 'fadd' 'tmp_25_16' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_615 : Operation 2954 [3/3] (7.01ns)   --->   "%tmp_24_17 = fmul float %la_load_18, %ly_load_18" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2954 'fmul' 'tmp_24_17' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 616 <SV = 210> <Delay = 7.01>
ST_616 : Operation 2955 [2/4] (6.43ns)   --->   "%tmp_25_16 = fadd float %tmp_25_15, %tmp_24_16" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2955 'fadd' 'tmp_25_16' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_616 : Operation 2956 [2/3] (7.01ns)   --->   "%tmp_24_17 = fmul float %la_load_18, %ly_load_18" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2956 'fmul' 'tmp_24_17' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 617 <SV = 211> <Delay = 7.01>
ST_617 : Operation 2957 [1/4] (6.43ns)   --->   "%tmp_25_16 = fadd float %tmp_25_15, %tmp_24_16" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2957 'fadd' 'tmp_25_16' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_617 : Operation 2958 [1/3] (7.01ns)   --->   "%tmp_24_17 = fmul float %la_load_18, %ly_load_18" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2958 'fmul' 'tmp_24_17' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_617 : Operation 2959 [1/1] (0.00ns)   --->   "%tmp_21_18 = or i16 %tmp_16, 19" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2959 'or' 'tmp_21_18' <Predicate = true> <Delay = 0.00>
ST_617 : Operation 2960 [1/1] (0.00ns)   --->   "%tmp_22_18 = zext i16 %tmp_21_18 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2960 'zext' 'tmp_22_18' <Predicate = true> <Delay = 0.00>
ST_617 : Operation 2961 [1/1] (0.00ns)   --->   "%la_addr_20 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_18" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2961 'getelementptr' 'la_addr_20' <Predicate = true> <Delay = 0.00>
ST_617 : Operation 2962 [2/2] (1.23ns)   --->   "%la_load_19 = load float* %la_addr_20, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2962 'load' 'la_load_19' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 618 <SV = 212> <Delay = 6.43>
ST_618 : Operation 2963 [4/4] (6.43ns)   --->   "%tmp_25_17 = fadd float %tmp_25_16, %tmp_24_17" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2963 'fadd' 'tmp_25_17' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_618 : Operation 2964 [1/2] (1.23ns)   --->   "%la_load_19 = load float* %la_addr_20, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2964 'load' 'la_load_19' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 619 <SV = 213> <Delay = 7.01>
ST_619 : Operation 2965 [3/4] (6.43ns)   --->   "%tmp_25_17 = fadd float %tmp_25_16, %tmp_24_17" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2965 'fadd' 'tmp_25_17' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_619 : Operation 2966 [3/3] (7.01ns)   --->   "%tmp_24_18 = fmul float %la_load_19, %ly_load_19" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2966 'fmul' 'tmp_24_18' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 620 <SV = 214> <Delay = 7.01>
ST_620 : Operation 2967 [2/4] (6.43ns)   --->   "%tmp_25_17 = fadd float %tmp_25_16, %tmp_24_17" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2967 'fadd' 'tmp_25_17' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_620 : Operation 2968 [2/3] (7.01ns)   --->   "%tmp_24_18 = fmul float %la_load_19, %ly_load_19" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2968 'fmul' 'tmp_24_18' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 621 <SV = 215> <Delay = 7.01>
ST_621 : Operation 2969 [1/4] (6.43ns)   --->   "%tmp_25_17 = fadd float %tmp_25_16, %tmp_24_17" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2969 'fadd' 'tmp_25_17' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_621 : Operation 2970 [1/3] (7.01ns)   --->   "%tmp_24_18 = fmul float %la_load_19, %ly_load_19" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2970 'fmul' 'tmp_24_18' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_621 : Operation 2971 [1/1] (0.00ns)   --->   "%tmp_21_19 = or i16 %tmp_16, 20" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2971 'or' 'tmp_21_19' <Predicate = true> <Delay = 0.00>
ST_621 : Operation 2972 [1/1] (0.00ns)   --->   "%tmp_22_19 = zext i16 %tmp_21_19 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2972 'zext' 'tmp_22_19' <Predicate = true> <Delay = 0.00>
ST_621 : Operation 2973 [1/1] (0.00ns)   --->   "%la_addr_21 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_19" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2973 'getelementptr' 'la_addr_21' <Predicate = true> <Delay = 0.00>
ST_621 : Operation 2974 [2/2] (1.23ns)   --->   "%la_load_20 = load float* %la_addr_21, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2974 'load' 'la_load_20' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 622 <SV = 216> <Delay = 6.43>
ST_622 : Operation 2975 [4/4] (6.43ns)   --->   "%tmp_25_18 = fadd float %tmp_25_17, %tmp_24_18" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2975 'fadd' 'tmp_25_18' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_622 : Operation 2976 [1/2] (1.23ns)   --->   "%la_load_20 = load float* %la_addr_21, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2976 'load' 'la_load_20' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 623 <SV = 217> <Delay = 7.01>
ST_623 : Operation 2977 [3/4] (6.43ns)   --->   "%tmp_25_18 = fadd float %tmp_25_17, %tmp_24_18" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2977 'fadd' 'tmp_25_18' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_623 : Operation 2978 [3/3] (7.01ns)   --->   "%tmp_24_19 = fmul float %la_load_20, %ly_load_20" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2978 'fmul' 'tmp_24_19' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 624 <SV = 218> <Delay = 7.01>
ST_624 : Operation 2979 [2/4] (6.43ns)   --->   "%tmp_25_18 = fadd float %tmp_25_17, %tmp_24_18" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2979 'fadd' 'tmp_25_18' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_624 : Operation 2980 [2/3] (7.01ns)   --->   "%tmp_24_19 = fmul float %la_load_20, %ly_load_20" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2980 'fmul' 'tmp_24_19' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 625 <SV = 219> <Delay = 7.01>
ST_625 : Operation 2981 [1/4] (6.43ns)   --->   "%tmp_25_18 = fadd float %tmp_25_17, %tmp_24_18" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2981 'fadd' 'tmp_25_18' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_625 : Operation 2982 [1/3] (7.01ns)   --->   "%tmp_24_19 = fmul float %la_load_20, %ly_load_20" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2982 'fmul' 'tmp_24_19' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_625 : Operation 2983 [1/1] (0.00ns)   --->   "%tmp_21_20 = or i16 %tmp_16, 21" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2983 'or' 'tmp_21_20' <Predicate = true> <Delay = 0.00>
ST_625 : Operation 2984 [1/1] (0.00ns)   --->   "%tmp_22_20 = zext i16 %tmp_21_20 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2984 'zext' 'tmp_22_20' <Predicate = true> <Delay = 0.00>
ST_625 : Operation 2985 [1/1] (0.00ns)   --->   "%la_addr_22 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_20" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2985 'getelementptr' 'la_addr_22' <Predicate = true> <Delay = 0.00>
ST_625 : Operation 2986 [2/2] (1.23ns)   --->   "%la_load_21 = load float* %la_addr_22, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2986 'load' 'la_load_21' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 626 <SV = 220> <Delay = 6.43>
ST_626 : Operation 2987 [4/4] (6.43ns)   --->   "%tmp_25_19 = fadd float %tmp_25_18, %tmp_24_19" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2987 'fadd' 'tmp_25_19' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_626 : Operation 2988 [1/2] (1.23ns)   --->   "%la_load_21 = load float* %la_addr_22, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2988 'load' 'la_load_21' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 627 <SV = 221> <Delay = 7.01>
ST_627 : Operation 2989 [3/4] (6.43ns)   --->   "%tmp_25_19 = fadd float %tmp_25_18, %tmp_24_19" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2989 'fadd' 'tmp_25_19' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_627 : Operation 2990 [3/3] (7.01ns)   --->   "%tmp_24_20 = fmul float %la_load_21, %ly_load_21" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2990 'fmul' 'tmp_24_20' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 628 <SV = 222> <Delay = 7.01>
ST_628 : Operation 2991 [2/4] (6.43ns)   --->   "%tmp_25_19 = fadd float %tmp_25_18, %tmp_24_19" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2991 'fadd' 'tmp_25_19' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_628 : Operation 2992 [2/3] (7.01ns)   --->   "%tmp_24_20 = fmul float %la_load_21, %ly_load_21" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2992 'fmul' 'tmp_24_20' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 629 <SV = 223> <Delay = 7.01>
ST_629 : Operation 2993 [1/4] (6.43ns)   --->   "%tmp_25_19 = fadd float %tmp_25_18, %tmp_24_19" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2993 'fadd' 'tmp_25_19' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_629 : Operation 2994 [1/3] (7.01ns)   --->   "%tmp_24_20 = fmul float %la_load_21, %ly_load_21" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2994 'fmul' 'tmp_24_20' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_629 : Operation 2995 [1/1] (0.00ns)   --->   "%tmp_21_21 = or i16 %tmp_16, 22" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2995 'or' 'tmp_21_21' <Predicate = true> <Delay = 0.00>
ST_629 : Operation 2996 [1/1] (0.00ns)   --->   "%tmp_22_21 = zext i16 %tmp_21_21 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2996 'zext' 'tmp_22_21' <Predicate = true> <Delay = 0.00>
ST_629 : Operation 2997 [1/1] (0.00ns)   --->   "%la_addr_23 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_21" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2997 'getelementptr' 'la_addr_23' <Predicate = true> <Delay = 0.00>
ST_629 : Operation 2998 [2/2] (1.23ns)   --->   "%la_load_22 = load float* %la_addr_23, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2998 'load' 'la_load_22' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 630 <SV = 224> <Delay = 6.43>
ST_630 : Operation 2999 [4/4] (6.43ns)   --->   "%tmp_25_20 = fadd float %tmp_25_19, %tmp_24_20" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 2999 'fadd' 'tmp_25_20' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_630 : Operation 3000 [1/2] (1.23ns)   --->   "%la_load_22 = load float* %la_addr_23, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3000 'load' 'la_load_22' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 631 <SV = 225> <Delay = 7.01>
ST_631 : Operation 3001 [3/4] (6.43ns)   --->   "%tmp_25_20 = fadd float %tmp_25_19, %tmp_24_20" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3001 'fadd' 'tmp_25_20' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_631 : Operation 3002 [3/3] (7.01ns)   --->   "%tmp_24_21 = fmul float %la_load_22, %ly_load_22" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3002 'fmul' 'tmp_24_21' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 632 <SV = 226> <Delay = 7.01>
ST_632 : Operation 3003 [2/4] (6.43ns)   --->   "%tmp_25_20 = fadd float %tmp_25_19, %tmp_24_20" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3003 'fadd' 'tmp_25_20' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_632 : Operation 3004 [2/3] (7.01ns)   --->   "%tmp_24_21 = fmul float %la_load_22, %ly_load_22" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3004 'fmul' 'tmp_24_21' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 633 <SV = 227> <Delay = 7.01>
ST_633 : Operation 3005 [1/4] (6.43ns)   --->   "%tmp_25_20 = fadd float %tmp_25_19, %tmp_24_20" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3005 'fadd' 'tmp_25_20' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_633 : Operation 3006 [1/3] (7.01ns)   --->   "%tmp_24_21 = fmul float %la_load_22, %ly_load_22" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3006 'fmul' 'tmp_24_21' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_633 : Operation 3007 [1/1] (0.00ns)   --->   "%tmp_21_22 = or i16 %tmp_16, 23" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3007 'or' 'tmp_21_22' <Predicate = true> <Delay = 0.00>
ST_633 : Operation 3008 [1/1] (0.00ns)   --->   "%tmp_22_22 = zext i16 %tmp_21_22 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3008 'zext' 'tmp_22_22' <Predicate = true> <Delay = 0.00>
ST_633 : Operation 3009 [1/1] (0.00ns)   --->   "%la_addr_24 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_22" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3009 'getelementptr' 'la_addr_24' <Predicate = true> <Delay = 0.00>
ST_633 : Operation 3010 [2/2] (1.23ns)   --->   "%la_load_23 = load float* %la_addr_24, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3010 'load' 'la_load_23' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 634 <SV = 228> <Delay = 6.43>
ST_634 : Operation 3011 [4/4] (6.43ns)   --->   "%tmp_25_21 = fadd float %tmp_25_20, %tmp_24_21" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3011 'fadd' 'tmp_25_21' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_634 : Operation 3012 [1/2] (1.23ns)   --->   "%la_load_23 = load float* %la_addr_24, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3012 'load' 'la_load_23' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 635 <SV = 229> <Delay = 7.01>
ST_635 : Operation 3013 [3/4] (6.43ns)   --->   "%tmp_25_21 = fadd float %tmp_25_20, %tmp_24_21" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3013 'fadd' 'tmp_25_21' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_635 : Operation 3014 [3/3] (7.01ns)   --->   "%tmp_24_22 = fmul float %la_load_23, %ly_load_23" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3014 'fmul' 'tmp_24_22' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 636 <SV = 230> <Delay = 7.01>
ST_636 : Operation 3015 [2/4] (6.43ns)   --->   "%tmp_25_21 = fadd float %tmp_25_20, %tmp_24_21" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3015 'fadd' 'tmp_25_21' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_636 : Operation 3016 [2/3] (7.01ns)   --->   "%tmp_24_22 = fmul float %la_load_23, %ly_load_23" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3016 'fmul' 'tmp_24_22' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 637 <SV = 231> <Delay = 7.01>
ST_637 : Operation 3017 [1/4] (6.43ns)   --->   "%tmp_25_21 = fadd float %tmp_25_20, %tmp_24_21" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3017 'fadd' 'tmp_25_21' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_637 : Operation 3018 [1/3] (7.01ns)   --->   "%tmp_24_22 = fmul float %la_load_23, %ly_load_23" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3018 'fmul' 'tmp_24_22' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_637 : Operation 3019 [1/1] (0.00ns)   --->   "%tmp_21_23 = or i16 %tmp_16, 24" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3019 'or' 'tmp_21_23' <Predicate = true> <Delay = 0.00>
ST_637 : Operation 3020 [1/1] (0.00ns)   --->   "%tmp_22_23 = zext i16 %tmp_21_23 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3020 'zext' 'tmp_22_23' <Predicate = true> <Delay = 0.00>
ST_637 : Operation 3021 [1/1] (0.00ns)   --->   "%la_addr_25 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_23" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3021 'getelementptr' 'la_addr_25' <Predicate = true> <Delay = 0.00>
ST_637 : Operation 3022 [2/2] (1.23ns)   --->   "%la_load_24 = load float* %la_addr_25, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3022 'load' 'la_load_24' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 638 <SV = 232> <Delay = 6.43>
ST_638 : Operation 3023 [4/4] (6.43ns)   --->   "%tmp_25_22 = fadd float %tmp_25_21, %tmp_24_22" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3023 'fadd' 'tmp_25_22' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_638 : Operation 3024 [1/2] (1.23ns)   --->   "%la_load_24 = load float* %la_addr_25, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3024 'load' 'la_load_24' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 639 <SV = 233> <Delay = 7.01>
ST_639 : Operation 3025 [3/4] (6.43ns)   --->   "%tmp_25_22 = fadd float %tmp_25_21, %tmp_24_22" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3025 'fadd' 'tmp_25_22' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_639 : Operation 3026 [3/3] (7.01ns)   --->   "%tmp_24_23 = fmul float %la_load_24, %ly_load_24" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3026 'fmul' 'tmp_24_23' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 640 <SV = 234> <Delay = 7.01>
ST_640 : Operation 3027 [2/4] (6.43ns)   --->   "%tmp_25_22 = fadd float %tmp_25_21, %tmp_24_22" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3027 'fadd' 'tmp_25_22' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_640 : Operation 3028 [2/3] (7.01ns)   --->   "%tmp_24_23 = fmul float %la_load_24, %ly_load_24" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3028 'fmul' 'tmp_24_23' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 641 <SV = 235> <Delay = 7.01>
ST_641 : Operation 3029 [1/4] (6.43ns)   --->   "%tmp_25_22 = fadd float %tmp_25_21, %tmp_24_22" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3029 'fadd' 'tmp_25_22' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_641 : Operation 3030 [1/3] (7.01ns)   --->   "%tmp_24_23 = fmul float %la_load_24, %ly_load_24" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3030 'fmul' 'tmp_24_23' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_641 : Operation 3031 [1/1] (0.00ns)   --->   "%tmp_21_24 = or i16 %tmp_16, 25" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3031 'or' 'tmp_21_24' <Predicate = true> <Delay = 0.00>
ST_641 : Operation 3032 [1/1] (0.00ns)   --->   "%tmp_22_24 = zext i16 %tmp_21_24 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3032 'zext' 'tmp_22_24' <Predicate = true> <Delay = 0.00>
ST_641 : Operation 3033 [1/1] (0.00ns)   --->   "%la_addr_26 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_24" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3033 'getelementptr' 'la_addr_26' <Predicate = true> <Delay = 0.00>
ST_641 : Operation 3034 [2/2] (1.23ns)   --->   "%la_load_25 = load float* %la_addr_26, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3034 'load' 'la_load_25' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 642 <SV = 236> <Delay = 6.43>
ST_642 : Operation 3035 [4/4] (6.43ns)   --->   "%tmp_25_23 = fadd float %tmp_25_22, %tmp_24_23" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3035 'fadd' 'tmp_25_23' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_642 : Operation 3036 [1/2] (1.23ns)   --->   "%la_load_25 = load float* %la_addr_26, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3036 'load' 'la_load_25' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 643 <SV = 237> <Delay = 7.01>
ST_643 : Operation 3037 [3/4] (6.43ns)   --->   "%tmp_25_23 = fadd float %tmp_25_22, %tmp_24_23" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3037 'fadd' 'tmp_25_23' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_643 : Operation 3038 [3/3] (7.01ns)   --->   "%tmp_24_24 = fmul float %la_load_25, %ly_load_25" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3038 'fmul' 'tmp_24_24' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 644 <SV = 238> <Delay = 7.01>
ST_644 : Operation 3039 [2/4] (6.43ns)   --->   "%tmp_25_23 = fadd float %tmp_25_22, %tmp_24_23" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3039 'fadd' 'tmp_25_23' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_644 : Operation 3040 [2/3] (7.01ns)   --->   "%tmp_24_24 = fmul float %la_load_25, %ly_load_25" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3040 'fmul' 'tmp_24_24' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 645 <SV = 239> <Delay = 7.01>
ST_645 : Operation 3041 [1/4] (6.43ns)   --->   "%tmp_25_23 = fadd float %tmp_25_22, %tmp_24_23" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3041 'fadd' 'tmp_25_23' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_645 : Operation 3042 [1/3] (7.01ns)   --->   "%tmp_24_24 = fmul float %la_load_25, %ly_load_25" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3042 'fmul' 'tmp_24_24' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_645 : Operation 3043 [1/1] (0.00ns)   --->   "%tmp_21_25 = or i16 %tmp_16, 26" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3043 'or' 'tmp_21_25' <Predicate = true> <Delay = 0.00>
ST_645 : Operation 3044 [1/1] (0.00ns)   --->   "%tmp_22_25 = zext i16 %tmp_21_25 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3044 'zext' 'tmp_22_25' <Predicate = true> <Delay = 0.00>
ST_645 : Operation 3045 [1/1] (0.00ns)   --->   "%la_addr_27 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_25" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3045 'getelementptr' 'la_addr_27' <Predicate = true> <Delay = 0.00>
ST_645 : Operation 3046 [2/2] (1.23ns)   --->   "%la_load_26 = load float* %la_addr_27, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3046 'load' 'la_load_26' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 646 <SV = 240> <Delay = 6.43>
ST_646 : Operation 3047 [4/4] (6.43ns)   --->   "%tmp_25_24 = fadd float %tmp_25_23, %tmp_24_24" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3047 'fadd' 'tmp_25_24' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_646 : Operation 3048 [1/2] (1.23ns)   --->   "%la_load_26 = load float* %la_addr_27, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3048 'load' 'la_load_26' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 647 <SV = 241> <Delay = 7.01>
ST_647 : Operation 3049 [3/4] (6.43ns)   --->   "%tmp_25_24 = fadd float %tmp_25_23, %tmp_24_24" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3049 'fadd' 'tmp_25_24' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_647 : Operation 3050 [3/3] (7.01ns)   --->   "%tmp_24_25 = fmul float %la_load_26, %ly_load_26" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3050 'fmul' 'tmp_24_25' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 648 <SV = 242> <Delay = 7.01>
ST_648 : Operation 3051 [2/4] (6.43ns)   --->   "%tmp_25_24 = fadd float %tmp_25_23, %tmp_24_24" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3051 'fadd' 'tmp_25_24' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_648 : Operation 3052 [2/3] (7.01ns)   --->   "%tmp_24_25 = fmul float %la_load_26, %ly_load_26" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3052 'fmul' 'tmp_24_25' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 649 <SV = 243> <Delay = 7.01>
ST_649 : Operation 3053 [1/4] (6.43ns)   --->   "%tmp_25_24 = fadd float %tmp_25_23, %tmp_24_24" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3053 'fadd' 'tmp_25_24' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_649 : Operation 3054 [1/3] (7.01ns)   --->   "%tmp_24_25 = fmul float %la_load_26, %ly_load_26" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3054 'fmul' 'tmp_24_25' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_649 : Operation 3055 [1/1] (0.00ns)   --->   "%tmp_21_26 = or i16 %tmp_16, 27" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3055 'or' 'tmp_21_26' <Predicate = true> <Delay = 0.00>
ST_649 : Operation 3056 [1/1] (0.00ns)   --->   "%tmp_22_26 = zext i16 %tmp_21_26 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3056 'zext' 'tmp_22_26' <Predicate = true> <Delay = 0.00>
ST_649 : Operation 3057 [1/1] (0.00ns)   --->   "%la_addr_28 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_26" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3057 'getelementptr' 'la_addr_28' <Predicate = true> <Delay = 0.00>
ST_649 : Operation 3058 [2/2] (1.23ns)   --->   "%la_load_27 = load float* %la_addr_28, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3058 'load' 'la_load_27' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 650 <SV = 244> <Delay = 6.43>
ST_650 : Operation 3059 [4/4] (6.43ns)   --->   "%tmp_25_25 = fadd float %tmp_25_24, %tmp_24_25" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3059 'fadd' 'tmp_25_25' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_650 : Operation 3060 [1/2] (1.23ns)   --->   "%la_load_27 = load float* %la_addr_28, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3060 'load' 'la_load_27' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 651 <SV = 245> <Delay = 7.01>
ST_651 : Operation 3061 [3/4] (6.43ns)   --->   "%tmp_25_25 = fadd float %tmp_25_24, %tmp_24_25" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3061 'fadd' 'tmp_25_25' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_651 : Operation 3062 [3/3] (7.01ns)   --->   "%tmp_24_26 = fmul float %la_load_27, %ly_load_27" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3062 'fmul' 'tmp_24_26' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 652 <SV = 246> <Delay = 7.01>
ST_652 : Operation 3063 [2/4] (6.43ns)   --->   "%tmp_25_25 = fadd float %tmp_25_24, %tmp_24_25" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3063 'fadd' 'tmp_25_25' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_652 : Operation 3064 [2/3] (7.01ns)   --->   "%tmp_24_26 = fmul float %la_load_27, %ly_load_27" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3064 'fmul' 'tmp_24_26' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 653 <SV = 247> <Delay = 7.01>
ST_653 : Operation 3065 [1/4] (6.43ns)   --->   "%tmp_25_25 = fadd float %tmp_25_24, %tmp_24_25" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3065 'fadd' 'tmp_25_25' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_653 : Operation 3066 [1/3] (7.01ns)   --->   "%tmp_24_26 = fmul float %la_load_27, %ly_load_27" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3066 'fmul' 'tmp_24_26' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_653 : Operation 3067 [1/1] (0.00ns)   --->   "%tmp_21_27 = or i16 %tmp_16, 28" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3067 'or' 'tmp_21_27' <Predicate = true> <Delay = 0.00>
ST_653 : Operation 3068 [1/1] (0.00ns)   --->   "%tmp_22_27 = zext i16 %tmp_21_27 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3068 'zext' 'tmp_22_27' <Predicate = true> <Delay = 0.00>
ST_653 : Operation 3069 [1/1] (0.00ns)   --->   "%la_addr_29 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_27" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3069 'getelementptr' 'la_addr_29' <Predicate = true> <Delay = 0.00>
ST_653 : Operation 3070 [2/2] (1.23ns)   --->   "%la_load_28 = load float* %la_addr_29, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3070 'load' 'la_load_28' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 654 <SV = 248> <Delay = 6.43>
ST_654 : Operation 3071 [4/4] (6.43ns)   --->   "%tmp_25_26 = fadd float %tmp_25_25, %tmp_24_26" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3071 'fadd' 'tmp_25_26' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_654 : Operation 3072 [1/2] (1.23ns)   --->   "%la_load_28 = load float* %la_addr_29, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3072 'load' 'la_load_28' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 655 <SV = 249> <Delay = 7.01>
ST_655 : Operation 3073 [3/4] (6.43ns)   --->   "%tmp_25_26 = fadd float %tmp_25_25, %tmp_24_26" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3073 'fadd' 'tmp_25_26' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_655 : Operation 3074 [3/3] (7.01ns)   --->   "%tmp_24_27 = fmul float %la_load_28, %ly_load_28" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3074 'fmul' 'tmp_24_27' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 656 <SV = 250> <Delay = 7.01>
ST_656 : Operation 3075 [2/4] (6.43ns)   --->   "%tmp_25_26 = fadd float %tmp_25_25, %tmp_24_26" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3075 'fadd' 'tmp_25_26' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_656 : Operation 3076 [2/3] (7.01ns)   --->   "%tmp_24_27 = fmul float %la_load_28, %ly_load_28" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3076 'fmul' 'tmp_24_27' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 657 <SV = 251> <Delay = 7.01>
ST_657 : Operation 3077 [1/4] (6.43ns)   --->   "%tmp_25_26 = fadd float %tmp_25_25, %tmp_24_26" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3077 'fadd' 'tmp_25_26' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_657 : Operation 3078 [1/3] (7.01ns)   --->   "%tmp_24_27 = fmul float %la_load_28, %ly_load_28" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3078 'fmul' 'tmp_24_27' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_657 : Operation 3079 [1/1] (0.00ns)   --->   "%tmp_21_28 = or i16 %tmp_16, 29" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3079 'or' 'tmp_21_28' <Predicate = true> <Delay = 0.00>
ST_657 : Operation 3080 [1/1] (0.00ns)   --->   "%tmp_22_28 = zext i16 %tmp_21_28 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3080 'zext' 'tmp_22_28' <Predicate = true> <Delay = 0.00>
ST_657 : Operation 3081 [1/1] (0.00ns)   --->   "%la_addr_30 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_28" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3081 'getelementptr' 'la_addr_30' <Predicate = true> <Delay = 0.00>
ST_657 : Operation 3082 [2/2] (1.23ns)   --->   "%la_load_29 = load float* %la_addr_30, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3082 'load' 'la_load_29' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 658 <SV = 252> <Delay = 6.43>
ST_658 : Operation 3083 [4/4] (6.43ns)   --->   "%tmp_25_27 = fadd float %tmp_25_26, %tmp_24_27" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3083 'fadd' 'tmp_25_27' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_658 : Operation 3084 [1/2] (1.23ns)   --->   "%la_load_29 = load float* %la_addr_30, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3084 'load' 'la_load_29' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 659 <SV = 253> <Delay = 7.01>
ST_659 : Operation 3085 [3/4] (6.43ns)   --->   "%tmp_25_27 = fadd float %tmp_25_26, %tmp_24_27" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3085 'fadd' 'tmp_25_27' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_659 : Operation 3086 [3/3] (7.01ns)   --->   "%tmp_24_28 = fmul float %la_load_29, %ly_load_29" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3086 'fmul' 'tmp_24_28' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 660 <SV = 254> <Delay = 7.01>
ST_660 : Operation 3087 [2/4] (6.43ns)   --->   "%tmp_25_27 = fadd float %tmp_25_26, %tmp_24_27" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3087 'fadd' 'tmp_25_27' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_660 : Operation 3088 [2/3] (7.01ns)   --->   "%tmp_24_28 = fmul float %la_load_29, %ly_load_29" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3088 'fmul' 'tmp_24_28' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 661 <SV = 255> <Delay = 7.01>
ST_661 : Operation 3089 [1/4] (6.43ns)   --->   "%tmp_25_27 = fadd float %tmp_25_26, %tmp_24_27" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3089 'fadd' 'tmp_25_27' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_661 : Operation 3090 [1/3] (7.01ns)   --->   "%tmp_24_28 = fmul float %la_load_29, %ly_load_29" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3090 'fmul' 'tmp_24_28' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_661 : Operation 3091 [1/1] (0.00ns)   --->   "%tmp_21_29 = or i16 %tmp_16, 30" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3091 'or' 'tmp_21_29' <Predicate = true> <Delay = 0.00>
ST_661 : Operation 3092 [1/1] (0.00ns)   --->   "%tmp_22_29 = zext i16 %tmp_21_29 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3092 'zext' 'tmp_22_29' <Predicate = true> <Delay = 0.00>
ST_661 : Operation 3093 [1/1] (0.00ns)   --->   "%la_addr_31 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_29" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3093 'getelementptr' 'la_addr_31' <Predicate = true> <Delay = 0.00>
ST_661 : Operation 3094 [2/2] (1.23ns)   --->   "%la_load_30 = load float* %la_addr_31, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3094 'load' 'la_load_30' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 662 <SV = 256> <Delay = 6.43>
ST_662 : Operation 3095 [4/4] (6.43ns)   --->   "%tmp_25_28 = fadd float %tmp_25_27, %tmp_24_28" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3095 'fadd' 'tmp_25_28' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_662 : Operation 3096 [1/2] (1.23ns)   --->   "%la_load_30 = load float* %la_addr_31, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3096 'load' 'la_load_30' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 663 <SV = 257> <Delay = 7.01>
ST_663 : Operation 3097 [3/4] (6.43ns)   --->   "%tmp_25_28 = fadd float %tmp_25_27, %tmp_24_28" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3097 'fadd' 'tmp_25_28' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_663 : Operation 3098 [3/3] (7.01ns)   --->   "%tmp_24_29 = fmul float %la_load_30, %ly_load_30" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3098 'fmul' 'tmp_24_29' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 664 <SV = 258> <Delay = 7.01>
ST_664 : Operation 3099 [2/4] (6.43ns)   --->   "%tmp_25_28 = fadd float %tmp_25_27, %tmp_24_28" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3099 'fadd' 'tmp_25_28' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_664 : Operation 3100 [2/3] (7.01ns)   --->   "%tmp_24_29 = fmul float %la_load_30, %ly_load_30" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3100 'fmul' 'tmp_24_29' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 665 <SV = 259> <Delay = 7.01>
ST_665 : Operation 3101 [1/4] (6.43ns)   --->   "%tmp_25_28 = fadd float %tmp_25_27, %tmp_24_28" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3101 'fadd' 'tmp_25_28' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_665 : Operation 3102 [1/3] (7.01ns)   --->   "%tmp_24_29 = fmul float %la_load_30, %ly_load_30" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3102 'fmul' 'tmp_24_29' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_665 : Operation 3103 [1/1] (0.00ns)   --->   "%tmp_21_30 = or i16 %tmp_16, 31" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3103 'or' 'tmp_21_30' <Predicate = true> <Delay = 0.00>
ST_665 : Operation 3104 [1/1] (0.00ns)   --->   "%tmp_22_30 = zext i16 %tmp_21_30 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3104 'zext' 'tmp_22_30' <Predicate = true> <Delay = 0.00>
ST_665 : Operation 3105 [1/1] (0.00ns)   --->   "%la_addr_32 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_30" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3105 'getelementptr' 'la_addr_32' <Predicate = true> <Delay = 0.00>
ST_665 : Operation 3106 [2/2] (1.23ns)   --->   "%la_load_31 = load float* %la_addr_32, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3106 'load' 'la_load_31' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 666 <SV = 260> <Delay = 6.43>
ST_666 : Operation 3107 [4/4] (6.43ns)   --->   "%tmp_25_29 = fadd float %tmp_25_28, %tmp_24_29" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3107 'fadd' 'tmp_25_29' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_666 : Operation 3108 [1/2] (1.23ns)   --->   "%la_load_31 = load float* %la_addr_32, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3108 'load' 'la_load_31' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 667 <SV = 261> <Delay = 7.01>
ST_667 : Operation 3109 [3/4] (6.43ns)   --->   "%tmp_25_29 = fadd float %tmp_25_28, %tmp_24_29" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3109 'fadd' 'tmp_25_29' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_667 : Operation 3110 [3/3] (7.01ns)   --->   "%tmp_24_30 = fmul float %la_load_31, %ly_load_31" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3110 'fmul' 'tmp_24_30' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 668 <SV = 262> <Delay = 7.01>
ST_668 : Operation 3111 [2/4] (6.43ns)   --->   "%tmp_25_29 = fadd float %tmp_25_28, %tmp_24_29" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3111 'fadd' 'tmp_25_29' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_668 : Operation 3112 [2/3] (7.01ns)   --->   "%tmp_24_30 = fmul float %la_load_31, %ly_load_31" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3112 'fmul' 'tmp_24_30' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 669 <SV = 263> <Delay = 7.01>
ST_669 : Operation 3113 [1/4] (6.43ns)   --->   "%tmp_25_29 = fadd float %tmp_25_28, %tmp_24_29" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3113 'fadd' 'tmp_25_29' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_669 : Operation 3114 [1/3] (7.01ns)   --->   "%tmp_24_30 = fmul float %la_load_31, %ly_load_31" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3114 'fmul' 'tmp_24_30' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_669 : Operation 3115 [1/1] (0.00ns)   --->   "%tmp_21_31 = or i16 %tmp_16, 32" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3115 'or' 'tmp_21_31' <Predicate = true> <Delay = 0.00>
ST_669 : Operation 3116 [1/1] (0.00ns)   --->   "%tmp_22_31 = zext i16 %tmp_21_31 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3116 'zext' 'tmp_22_31' <Predicate = true> <Delay = 0.00>
ST_669 : Operation 3117 [1/1] (0.00ns)   --->   "%la_addr_33 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_31" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3117 'getelementptr' 'la_addr_33' <Predicate = true> <Delay = 0.00>
ST_669 : Operation 3118 [2/2] (1.23ns)   --->   "%la_load_32 = load float* %la_addr_33, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3118 'load' 'la_load_32' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 670 <SV = 264> <Delay = 6.43>
ST_670 : Operation 3119 [4/4] (6.43ns)   --->   "%tmp_25_30 = fadd float %tmp_25_29, %tmp_24_30" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3119 'fadd' 'tmp_25_30' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_670 : Operation 3120 [1/2] (1.23ns)   --->   "%la_load_32 = load float* %la_addr_33, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3120 'load' 'la_load_32' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 671 <SV = 265> <Delay = 7.01>
ST_671 : Operation 3121 [3/4] (6.43ns)   --->   "%tmp_25_30 = fadd float %tmp_25_29, %tmp_24_30" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3121 'fadd' 'tmp_25_30' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_671 : Operation 3122 [3/3] (7.01ns)   --->   "%tmp_24_31 = fmul float %la_load_32, %ly_load_32" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3122 'fmul' 'tmp_24_31' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 672 <SV = 266> <Delay = 7.01>
ST_672 : Operation 3123 [2/4] (6.43ns)   --->   "%tmp_25_30 = fadd float %tmp_25_29, %tmp_24_30" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3123 'fadd' 'tmp_25_30' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_672 : Operation 3124 [2/3] (7.01ns)   --->   "%tmp_24_31 = fmul float %la_load_32, %ly_load_32" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3124 'fmul' 'tmp_24_31' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 673 <SV = 267> <Delay = 7.01>
ST_673 : Operation 3125 [1/4] (6.43ns)   --->   "%tmp_25_30 = fadd float %tmp_25_29, %tmp_24_30" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3125 'fadd' 'tmp_25_30' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_673 : Operation 3126 [1/3] (7.01ns)   --->   "%tmp_24_31 = fmul float %la_load_32, %ly_load_32" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3126 'fmul' 'tmp_24_31' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_673 : Operation 3127 [1/1] (0.00ns)   --->   "%tmp_21_32 = or i16 %tmp_16, 33" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3127 'or' 'tmp_21_32' <Predicate = true> <Delay = 0.00>
ST_673 : Operation 3128 [1/1] (0.00ns)   --->   "%tmp_22_32 = zext i16 %tmp_21_32 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3128 'zext' 'tmp_22_32' <Predicate = true> <Delay = 0.00>
ST_673 : Operation 3129 [1/1] (0.00ns)   --->   "%la_addr_34 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_32" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3129 'getelementptr' 'la_addr_34' <Predicate = true> <Delay = 0.00>
ST_673 : Operation 3130 [2/2] (1.23ns)   --->   "%la_load_33 = load float* %la_addr_34, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3130 'load' 'la_load_33' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 674 <SV = 268> <Delay = 6.43>
ST_674 : Operation 3131 [4/4] (6.43ns)   --->   "%tmp_25_31 = fadd float %tmp_25_30, %tmp_24_31" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3131 'fadd' 'tmp_25_31' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_674 : Operation 3132 [1/2] (1.23ns)   --->   "%la_load_33 = load float* %la_addr_34, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3132 'load' 'la_load_33' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 675 <SV = 269> <Delay = 7.01>
ST_675 : Operation 3133 [3/4] (6.43ns)   --->   "%tmp_25_31 = fadd float %tmp_25_30, %tmp_24_31" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3133 'fadd' 'tmp_25_31' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_675 : Operation 3134 [3/3] (7.01ns)   --->   "%tmp_24_32 = fmul float %la_load_33, %ly_load_33" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3134 'fmul' 'tmp_24_32' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 676 <SV = 270> <Delay = 7.01>
ST_676 : Operation 3135 [2/4] (6.43ns)   --->   "%tmp_25_31 = fadd float %tmp_25_30, %tmp_24_31" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3135 'fadd' 'tmp_25_31' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_676 : Operation 3136 [2/3] (7.01ns)   --->   "%tmp_24_32 = fmul float %la_load_33, %ly_load_33" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3136 'fmul' 'tmp_24_32' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 677 <SV = 271> <Delay = 7.01>
ST_677 : Operation 3137 [1/4] (6.43ns)   --->   "%tmp_25_31 = fadd float %tmp_25_30, %tmp_24_31" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3137 'fadd' 'tmp_25_31' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_677 : Operation 3138 [1/3] (7.01ns)   --->   "%tmp_24_32 = fmul float %la_load_33, %ly_load_33" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3138 'fmul' 'tmp_24_32' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_677 : Operation 3139 [1/1] (0.00ns)   --->   "%tmp_21_33 = or i16 %tmp_16, 34" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3139 'or' 'tmp_21_33' <Predicate = true> <Delay = 0.00>
ST_677 : Operation 3140 [1/1] (0.00ns)   --->   "%tmp_22_33 = zext i16 %tmp_21_33 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3140 'zext' 'tmp_22_33' <Predicate = true> <Delay = 0.00>
ST_677 : Operation 3141 [1/1] (0.00ns)   --->   "%la_addr_35 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_33" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3141 'getelementptr' 'la_addr_35' <Predicate = true> <Delay = 0.00>
ST_677 : Operation 3142 [2/2] (1.23ns)   --->   "%la_load_34 = load float* %la_addr_35, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3142 'load' 'la_load_34' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 678 <SV = 272> <Delay = 6.43>
ST_678 : Operation 3143 [4/4] (6.43ns)   --->   "%tmp_25_32 = fadd float %tmp_25_31, %tmp_24_32" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3143 'fadd' 'tmp_25_32' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_678 : Operation 3144 [1/2] (1.23ns)   --->   "%la_load_34 = load float* %la_addr_35, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3144 'load' 'la_load_34' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 679 <SV = 273> <Delay = 7.01>
ST_679 : Operation 3145 [3/4] (6.43ns)   --->   "%tmp_25_32 = fadd float %tmp_25_31, %tmp_24_32" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3145 'fadd' 'tmp_25_32' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_679 : Operation 3146 [3/3] (7.01ns)   --->   "%tmp_24_33 = fmul float %la_load_34, %ly_load_34" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3146 'fmul' 'tmp_24_33' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 680 <SV = 274> <Delay = 7.01>
ST_680 : Operation 3147 [2/4] (6.43ns)   --->   "%tmp_25_32 = fadd float %tmp_25_31, %tmp_24_32" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3147 'fadd' 'tmp_25_32' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_680 : Operation 3148 [2/3] (7.01ns)   --->   "%tmp_24_33 = fmul float %la_load_34, %ly_load_34" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3148 'fmul' 'tmp_24_33' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 681 <SV = 275> <Delay = 7.01>
ST_681 : Operation 3149 [1/4] (6.43ns)   --->   "%tmp_25_32 = fadd float %tmp_25_31, %tmp_24_32" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3149 'fadd' 'tmp_25_32' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_681 : Operation 3150 [1/3] (7.01ns)   --->   "%tmp_24_33 = fmul float %la_load_34, %ly_load_34" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3150 'fmul' 'tmp_24_33' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_681 : Operation 3151 [1/1] (0.00ns)   --->   "%tmp_21_34 = or i16 %tmp_16, 35" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3151 'or' 'tmp_21_34' <Predicate = true> <Delay = 0.00>
ST_681 : Operation 3152 [1/1] (0.00ns)   --->   "%tmp_22_34 = zext i16 %tmp_21_34 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3152 'zext' 'tmp_22_34' <Predicate = true> <Delay = 0.00>
ST_681 : Operation 3153 [1/1] (0.00ns)   --->   "%la_addr_36 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_34" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3153 'getelementptr' 'la_addr_36' <Predicate = true> <Delay = 0.00>
ST_681 : Operation 3154 [2/2] (1.23ns)   --->   "%la_load_35 = load float* %la_addr_36, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3154 'load' 'la_load_35' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 682 <SV = 276> <Delay = 6.43>
ST_682 : Operation 3155 [4/4] (6.43ns)   --->   "%tmp_25_33 = fadd float %tmp_25_32, %tmp_24_33" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3155 'fadd' 'tmp_25_33' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_682 : Operation 3156 [1/2] (1.23ns)   --->   "%la_load_35 = load float* %la_addr_36, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3156 'load' 'la_load_35' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 683 <SV = 277> <Delay = 7.01>
ST_683 : Operation 3157 [3/4] (6.43ns)   --->   "%tmp_25_33 = fadd float %tmp_25_32, %tmp_24_33" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3157 'fadd' 'tmp_25_33' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_683 : Operation 3158 [3/3] (7.01ns)   --->   "%tmp_24_34 = fmul float %la_load_35, %ly_load_35" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3158 'fmul' 'tmp_24_34' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 684 <SV = 278> <Delay = 7.01>
ST_684 : Operation 3159 [2/4] (6.43ns)   --->   "%tmp_25_33 = fadd float %tmp_25_32, %tmp_24_33" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3159 'fadd' 'tmp_25_33' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_684 : Operation 3160 [2/3] (7.01ns)   --->   "%tmp_24_34 = fmul float %la_load_35, %ly_load_35" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3160 'fmul' 'tmp_24_34' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 685 <SV = 279> <Delay = 7.01>
ST_685 : Operation 3161 [1/4] (6.43ns)   --->   "%tmp_25_33 = fadd float %tmp_25_32, %tmp_24_33" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3161 'fadd' 'tmp_25_33' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_685 : Operation 3162 [1/3] (7.01ns)   --->   "%tmp_24_34 = fmul float %la_load_35, %ly_load_35" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3162 'fmul' 'tmp_24_34' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_685 : Operation 3163 [1/1] (0.00ns)   --->   "%tmp_21_35 = or i16 %tmp_16, 36" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3163 'or' 'tmp_21_35' <Predicate = true> <Delay = 0.00>
ST_685 : Operation 3164 [1/1] (0.00ns)   --->   "%tmp_22_35 = zext i16 %tmp_21_35 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3164 'zext' 'tmp_22_35' <Predicate = true> <Delay = 0.00>
ST_685 : Operation 3165 [1/1] (0.00ns)   --->   "%la_addr_37 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_35" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3165 'getelementptr' 'la_addr_37' <Predicate = true> <Delay = 0.00>
ST_685 : Operation 3166 [2/2] (1.23ns)   --->   "%la_load_36 = load float* %la_addr_37, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3166 'load' 'la_load_36' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 686 <SV = 280> <Delay = 6.43>
ST_686 : Operation 3167 [4/4] (6.43ns)   --->   "%tmp_25_34 = fadd float %tmp_25_33, %tmp_24_34" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3167 'fadd' 'tmp_25_34' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_686 : Operation 3168 [1/2] (1.23ns)   --->   "%la_load_36 = load float* %la_addr_37, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3168 'load' 'la_load_36' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 687 <SV = 281> <Delay = 7.01>
ST_687 : Operation 3169 [3/4] (6.43ns)   --->   "%tmp_25_34 = fadd float %tmp_25_33, %tmp_24_34" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3169 'fadd' 'tmp_25_34' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_687 : Operation 3170 [3/3] (7.01ns)   --->   "%tmp_24_35 = fmul float %la_load_36, %ly_load_36" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3170 'fmul' 'tmp_24_35' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 688 <SV = 282> <Delay = 7.01>
ST_688 : Operation 3171 [2/4] (6.43ns)   --->   "%tmp_25_34 = fadd float %tmp_25_33, %tmp_24_34" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3171 'fadd' 'tmp_25_34' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_688 : Operation 3172 [2/3] (7.01ns)   --->   "%tmp_24_35 = fmul float %la_load_36, %ly_load_36" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3172 'fmul' 'tmp_24_35' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 689 <SV = 283> <Delay = 7.01>
ST_689 : Operation 3173 [1/4] (6.43ns)   --->   "%tmp_25_34 = fadd float %tmp_25_33, %tmp_24_34" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3173 'fadd' 'tmp_25_34' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_689 : Operation 3174 [1/3] (7.01ns)   --->   "%tmp_24_35 = fmul float %la_load_36, %ly_load_36" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3174 'fmul' 'tmp_24_35' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_689 : Operation 3175 [1/1] (0.00ns)   --->   "%tmp_21_36 = or i16 %tmp_16, 37" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3175 'or' 'tmp_21_36' <Predicate = true> <Delay = 0.00>
ST_689 : Operation 3176 [1/1] (0.00ns)   --->   "%tmp_22_36 = zext i16 %tmp_21_36 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3176 'zext' 'tmp_22_36' <Predicate = true> <Delay = 0.00>
ST_689 : Operation 3177 [1/1] (0.00ns)   --->   "%la_addr_38 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_36" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3177 'getelementptr' 'la_addr_38' <Predicate = true> <Delay = 0.00>
ST_689 : Operation 3178 [2/2] (1.23ns)   --->   "%la_load_37 = load float* %la_addr_38, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3178 'load' 'la_load_37' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 690 <SV = 284> <Delay = 6.43>
ST_690 : Operation 3179 [4/4] (6.43ns)   --->   "%tmp_25_35 = fadd float %tmp_25_34, %tmp_24_35" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3179 'fadd' 'tmp_25_35' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_690 : Operation 3180 [1/2] (1.23ns)   --->   "%la_load_37 = load float* %la_addr_38, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3180 'load' 'la_load_37' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 691 <SV = 285> <Delay = 7.01>
ST_691 : Operation 3181 [3/4] (6.43ns)   --->   "%tmp_25_35 = fadd float %tmp_25_34, %tmp_24_35" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3181 'fadd' 'tmp_25_35' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_691 : Operation 3182 [3/3] (7.01ns)   --->   "%tmp_24_36 = fmul float %la_load_37, %ly_load_37" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3182 'fmul' 'tmp_24_36' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 692 <SV = 286> <Delay = 7.01>
ST_692 : Operation 3183 [2/4] (6.43ns)   --->   "%tmp_25_35 = fadd float %tmp_25_34, %tmp_24_35" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3183 'fadd' 'tmp_25_35' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_692 : Operation 3184 [2/3] (7.01ns)   --->   "%tmp_24_36 = fmul float %la_load_37, %ly_load_37" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3184 'fmul' 'tmp_24_36' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 693 <SV = 287> <Delay = 7.01>
ST_693 : Operation 3185 [1/4] (6.43ns)   --->   "%tmp_25_35 = fadd float %tmp_25_34, %tmp_24_35" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3185 'fadd' 'tmp_25_35' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_693 : Operation 3186 [1/3] (7.01ns)   --->   "%tmp_24_36 = fmul float %la_load_37, %ly_load_37" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3186 'fmul' 'tmp_24_36' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_693 : Operation 3187 [1/1] (0.00ns)   --->   "%tmp_21_37 = or i16 %tmp_16, 38" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3187 'or' 'tmp_21_37' <Predicate = true> <Delay = 0.00>
ST_693 : Operation 3188 [1/1] (0.00ns)   --->   "%tmp_22_37 = zext i16 %tmp_21_37 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3188 'zext' 'tmp_22_37' <Predicate = true> <Delay = 0.00>
ST_693 : Operation 3189 [1/1] (0.00ns)   --->   "%la_addr_39 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_37" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3189 'getelementptr' 'la_addr_39' <Predicate = true> <Delay = 0.00>
ST_693 : Operation 3190 [2/2] (1.23ns)   --->   "%la_load_38 = load float* %la_addr_39, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3190 'load' 'la_load_38' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 694 <SV = 288> <Delay = 6.43>
ST_694 : Operation 3191 [4/4] (6.43ns)   --->   "%tmp_25_36 = fadd float %tmp_25_35, %tmp_24_36" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3191 'fadd' 'tmp_25_36' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_694 : Operation 3192 [1/2] (1.23ns)   --->   "%la_load_38 = load float* %la_addr_39, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3192 'load' 'la_load_38' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 695 <SV = 289> <Delay = 7.01>
ST_695 : Operation 3193 [3/4] (6.43ns)   --->   "%tmp_25_36 = fadd float %tmp_25_35, %tmp_24_36" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3193 'fadd' 'tmp_25_36' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_695 : Operation 3194 [3/3] (7.01ns)   --->   "%tmp_24_37 = fmul float %la_load_38, %ly_load_38" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3194 'fmul' 'tmp_24_37' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 696 <SV = 290> <Delay = 7.01>
ST_696 : Operation 3195 [2/4] (6.43ns)   --->   "%tmp_25_36 = fadd float %tmp_25_35, %tmp_24_36" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3195 'fadd' 'tmp_25_36' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_696 : Operation 3196 [2/3] (7.01ns)   --->   "%tmp_24_37 = fmul float %la_load_38, %ly_load_38" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3196 'fmul' 'tmp_24_37' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 697 <SV = 291> <Delay = 7.01>
ST_697 : Operation 3197 [1/4] (6.43ns)   --->   "%tmp_25_36 = fadd float %tmp_25_35, %tmp_24_36" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3197 'fadd' 'tmp_25_36' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_697 : Operation 3198 [1/3] (7.01ns)   --->   "%tmp_24_37 = fmul float %la_load_38, %ly_load_38" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3198 'fmul' 'tmp_24_37' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_697 : Operation 3199 [1/1] (0.00ns)   --->   "%tmp_21_38 = or i16 %tmp_16, 39" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3199 'or' 'tmp_21_38' <Predicate = true> <Delay = 0.00>
ST_697 : Operation 3200 [1/1] (0.00ns)   --->   "%tmp_22_38 = zext i16 %tmp_21_38 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3200 'zext' 'tmp_22_38' <Predicate = true> <Delay = 0.00>
ST_697 : Operation 3201 [1/1] (0.00ns)   --->   "%la_addr_40 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_38" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3201 'getelementptr' 'la_addr_40' <Predicate = true> <Delay = 0.00>
ST_697 : Operation 3202 [2/2] (1.23ns)   --->   "%la_load_39 = load float* %la_addr_40, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3202 'load' 'la_load_39' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 698 <SV = 292> <Delay = 6.43>
ST_698 : Operation 3203 [4/4] (6.43ns)   --->   "%tmp_25_37 = fadd float %tmp_25_36, %tmp_24_37" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3203 'fadd' 'tmp_25_37' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_698 : Operation 3204 [1/2] (1.23ns)   --->   "%la_load_39 = load float* %la_addr_40, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3204 'load' 'la_load_39' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 699 <SV = 293> <Delay = 7.01>
ST_699 : Operation 3205 [3/4] (6.43ns)   --->   "%tmp_25_37 = fadd float %tmp_25_36, %tmp_24_37" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3205 'fadd' 'tmp_25_37' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_699 : Operation 3206 [3/3] (7.01ns)   --->   "%tmp_24_38 = fmul float %la_load_39, %ly_load_39" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3206 'fmul' 'tmp_24_38' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 700 <SV = 294> <Delay = 7.01>
ST_700 : Operation 3207 [2/4] (6.43ns)   --->   "%tmp_25_37 = fadd float %tmp_25_36, %tmp_24_37" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3207 'fadd' 'tmp_25_37' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_700 : Operation 3208 [2/3] (7.01ns)   --->   "%tmp_24_38 = fmul float %la_load_39, %ly_load_39" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3208 'fmul' 'tmp_24_38' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 701 <SV = 295> <Delay = 7.01>
ST_701 : Operation 3209 [1/4] (6.43ns)   --->   "%tmp_25_37 = fadd float %tmp_25_36, %tmp_24_37" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3209 'fadd' 'tmp_25_37' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_701 : Operation 3210 [1/3] (7.01ns)   --->   "%tmp_24_38 = fmul float %la_load_39, %ly_load_39" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3210 'fmul' 'tmp_24_38' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_701 : Operation 3211 [1/1] (0.00ns)   --->   "%tmp_21_39 = or i16 %tmp_16, 40" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3211 'or' 'tmp_21_39' <Predicate = true> <Delay = 0.00>
ST_701 : Operation 3212 [1/1] (0.00ns)   --->   "%tmp_22_39 = zext i16 %tmp_21_39 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3212 'zext' 'tmp_22_39' <Predicate = true> <Delay = 0.00>
ST_701 : Operation 3213 [1/1] (0.00ns)   --->   "%la_addr_41 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_39" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3213 'getelementptr' 'la_addr_41' <Predicate = true> <Delay = 0.00>
ST_701 : Operation 3214 [2/2] (1.23ns)   --->   "%la_load_40 = load float* %la_addr_41, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3214 'load' 'la_load_40' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 702 <SV = 296> <Delay = 6.43>
ST_702 : Operation 3215 [4/4] (6.43ns)   --->   "%tmp_25_38 = fadd float %tmp_25_37, %tmp_24_38" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3215 'fadd' 'tmp_25_38' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_702 : Operation 3216 [1/2] (1.23ns)   --->   "%la_load_40 = load float* %la_addr_41, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3216 'load' 'la_load_40' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 703 <SV = 297> <Delay = 7.01>
ST_703 : Operation 3217 [3/4] (6.43ns)   --->   "%tmp_25_38 = fadd float %tmp_25_37, %tmp_24_38" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3217 'fadd' 'tmp_25_38' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_703 : Operation 3218 [3/3] (7.01ns)   --->   "%tmp_24_39 = fmul float %la_load_40, %ly_load_40" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3218 'fmul' 'tmp_24_39' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 704 <SV = 298> <Delay = 7.01>
ST_704 : Operation 3219 [2/4] (6.43ns)   --->   "%tmp_25_38 = fadd float %tmp_25_37, %tmp_24_38" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3219 'fadd' 'tmp_25_38' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_704 : Operation 3220 [2/3] (7.01ns)   --->   "%tmp_24_39 = fmul float %la_load_40, %ly_load_40" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3220 'fmul' 'tmp_24_39' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 705 <SV = 299> <Delay = 7.01>
ST_705 : Operation 3221 [1/4] (6.43ns)   --->   "%tmp_25_38 = fadd float %tmp_25_37, %tmp_24_38" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3221 'fadd' 'tmp_25_38' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_705 : Operation 3222 [1/3] (7.01ns)   --->   "%tmp_24_39 = fmul float %la_load_40, %ly_load_40" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3222 'fmul' 'tmp_24_39' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_705 : Operation 3223 [1/1] (0.00ns)   --->   "%tmp_21_40 = or i16 %tmp_16, 41" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3223 'or' 'tmp_21_40' <Predicate = true> <Delay = 0.00>
ST_705 : Operation 3224 [1/1] (0.00ns)   --->   "%tmp_22_40 = zext i16 %tmp_21_40 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3224 'zext' 'tmp_22_40' <Predicate = true> <Delay = 0.00>
ST_705 : Operation 3225 [1/1] (0.00ns)   --->   "%la_addr_42 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_40" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3225 'getelementptr' 'la_addr_42' <Predicate = true> <Delay = 0.00>
ST_705 : Operation 3226 [2/2] (1.23ns)   --->   "%la_load_41 = load float* %la_addr_42, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3226 'load' 'la_load_41' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 706 <SV = 300> <Delay = 6.43>
ST_706 : Operation 3227 [4/4] (6.43ns)   --->   "%tmp_25_39 = fadd float %tmp_25_38, %tmp_24_39" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3227 'fadd' 'tmp_25_39' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_706 : Operation 3228 [1/2] (1.23ns)   --->   "%la_load_41 = load float* %la_addr_42, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3228 'load' 'la_load_41' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 707 <SV = 301> <Delay = 7.01>
ST_707 : Operation 3229 [3/4] (6.43ns)   --->   "%tmp_25_39 = fadd float %tmp_25_38, %tmp_24_39" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3229 'fadd' 'tmp_25_39' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_707 : Operation 3230 [3/3] (7.01ns)   --->   "%tmp_24_40 = fmul float %la_load_41, %ly_load_41" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3230 'fmul' 'tmp_24_40' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 708 <SV = 302> <Delay = 7.01>
ST_708 : Operation 3231 [2/4] (6.43ns)   --->   "%tmp_25_39 = fadd float %tmp_25_38, %tmp_24_39" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3231 'fadd' 'tmp_25_39' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_708 : Operation 3232 [2/3] (7.01ns)   --->   "%tmp_24_40 = fmul float %la_load_41, %ly_load_41" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3232 'fmul' 'tmp_24_40' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 709 <SV = 303> <Delay = 7.01>
ST_709 : Operation 3233 [1/4] (6.43ns)   --->   "%tmp_25_39 = fadd float %tmp_25_38, %tmp_24_39" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3233 'fadd' 'tmp_25_39' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_709 : Operation 3234 [1/3] (7.01ns)   --->   "%tmp_24_40 = fmul float %la_load_41, %ly_load_41" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3234 'fmul' 'tmp_24_40' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_709 : Operation 3235 [1/1] (0.00ns)   --->   "%tmp_21_41 = or i16 %tmp_16, 42" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3235 'or' 'tmp_21_41' <Predicate = true> <Delay = 0.00>
ST_709 : Operation 3236 [1/1] (0.00ns)   --->   "%tmp_22_41 = zext i16 %tmp_21_41 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3236 'zext' 'tmp_22_41' <Predicate = true> <Delay = 0.00>
ST_709 : Operation 3237 [1/1] (0.00ns)   --->   "%la_addr_43 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_41" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3237 'getelementptr' 'la_addr_43' <Predicate = true> <Delay = 0.00>
ST_709 : Operation 3238 [2/2] (1.23ns)   --->   "%la_load_42 = load float* %la_addr_43, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3238 'load' 'la_load_42' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 710 <SV = 304> <Delay = 6.43>
ST_710 : Operation 3239 [4/4] (6.43ns)   --->   "%tmp_25_40 = fadd float %tmp_25_39, %tmp_24_40" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3239 'fadd' 'tmp_25_40' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_710 : Operation 3240 [1/2] (1.23ns)   --->   "%la_load_42 = load float* %la_addr_43, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3240 'load' 'la_load_42' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 711 <SV = 305> <Delay = 7.01>
ST_711 : Operation 3241 [3/4] (6.43ns)   --->   "%tmp_25_40 = fadd float %tmp_25_39, %tmp_24_40" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3241 'fadd' 'tmp_25_40' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_711 : Operation 3242 [3/3] (7.01ns)   --->   "%tmp_24_41 = fmul float %la_load_42, %ly_load_42" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3242 'fmul' 'tmp_24_41' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 712 <SV = 306> <Delay = 7.01>
ST_712 : Operation 3243 [2/4] (6.43ns)   --->   "%tmp_25_40 = fadd float %tmp_25_39, %tmp_24_40" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3243 'fadd' 'tmp_25_40' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_712 : Operation 3244 [2/3] (7.01ns)   --->   "%tmp_24_41 = fmul float %la_load_42, %ly_load_42" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3244 'fmul' 'tmp_24_41' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 713 <SV = 307> <Delay = 7.01>
ST_713 : Operation 3245 [1/4] (6.43ns)   --->   "%tmp_25_40 = fadd float %tmp_25_39, %tmp_24_40" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3245 'fadd' 'tmp_25_40' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_713 : Operation 3246 [1/3] (7.01ns)   --->   "%tmp_24_41 = fmul float %la_load_42, %ly_load_42" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3246 'fmul' 'tmp_24_41' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_713 : Operation 3247 [1/1] (0.00ns)   --->   "%tmp_21_42 = or i16 %tmp_16, 43" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3247 'or' 'tmp_21_42' <Predicate = true> <Delay = 0.00>
ST_713 : Operation 3248 [1/1] (0.00ns)   --->   "%tmp_22_42 = zext i16 %tmp_21_42 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3248 'zext' 'tmp_22_42' <Predicate = true> <Delay = 0.00>
ST_713 : Operation 3249 [1/1] (0.00ns)   --->   "%la_addr_44 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_42" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3249 'getelementptr' 'la_addr_44' <Predicate = true> <Delay = 0.00>
ST_713 : Operation 3250 [2/2] (1.23ns)   --->   "%la_load_43 = load float* %la_addr_44, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3250 'load' 'la_load_43' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 714 <SV = 308> <Delay = 6.43>
ST_714 : Operation 3251 [4/4] (6.43ns)   --->   "%tmp_25_41 = fadd float %tmp_25_40, %tmp_24_41" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3251 'fadd' 'tmp_25_41' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_714 : Operation 3252 [1/2] (1.23ns)   --->   "%la_load_43 = load float* %la_addr_44, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3252 'load' 'la_load_43' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 715 <SV = 309> <Delay = 7.01>
ST_715 : Operation 3253 [3/4] (6.43ns)   --->   "%tmp_25_41 = fadd float %tmp_25_40, %tmp_24_41" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3253 'fadd' 'tmp_25_41' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_715 : Operation 3254 [3/3] (7.01ns)   --->   "%tmp_24_42 = fmul float %la_load_43, %ly_load_43" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3254 'fmul' 'tmp_24_42' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 716 <SV = 310> <Delay = 7.01>
ST_716 : Operation 3255 [2/4] (6.43ns)   --->   "%tmp_25_41 = fadd float %tmp_25_40, %tmp_24_41" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3255 'fadd' 'tmp_25_41' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_716 : Operation 3256 [2/3] (7.01ns)   --->   "%tmp_24_42 = fmul float %la_load_43, %ly_load_43" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3256 'fmul' 'tmp_24_42' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 717 <SV = 311> <Delay = 7.01>
ST_717 : Operation 3257 [1/4] (6.43ns)   --->   "%tmp_25_41 = fadd float %tmp_25_40, %tmp_24_41" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3257 'fadd' 'tmp_25_41' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_717 : Operation 3258 [1/3] (7.01ns)   --->   "%tmp_24_42 = fmul float %la_load_43, %ly_load_43" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3258 'fmul' 'tmp_24_42' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_717 : Operation 3259 [1/1] (0.00ns)   --->   "%tmp_21_43 = or i16 %tmp_16, 44" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3259 'or' 'tmp_21_43' <Predicate = true> <Delay = 0.00>
ST_717 : Operation 3260 [1/1] (0.00ns)   --->   "%tmp_22_43 = zext i16 %tmp_21_43 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3260 'zext' 'tmp_22_43' <Predicate = true> <Delay = 0.00>
ST_717 : Operation 3261 [1/1] (0.00ns)   --->   "%la_addr_45 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_43" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3261 'getelementptr' 'la_addr_45' <Predicate = true> <Delay = 0.00>
ST_717 : Operation 3262 [2/2] (1.23ns)   --->   "%la_load_44 = load float* %la_addr_45, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3262 'load' 'la_load_44' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 718 <SV = 312> <Delay = 6.43>
ST_718 : Operation 3263 [4/4] (6.43ns)   --->   "%tmp_25_42 = fadd float %tmp_25_41, %tmp_24_42" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3263 'fadd' 'tmp_25_42' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_718 : Operation 3264 [1/2] (1.23ns)   --->   "%la_load_44 = load float* %la_addr_45, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3264 'load' 'la_load_44' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 719 <SV = 313> <Delay = 7.01>
ST_719 : Operation 3265 [3/4] (6.43ns)   --->   "%tmp_25_42 = fadd float %tmp_25_41, %tmp_24_42" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3265 'fadd' 'tmp_25_42' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_719 : Operation 3266 [3/3] (7.01ns)   --->   "%tmp_24_43 = fmul float %la_load_44, %ly_load_44" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3266 'fmul' 'tmp_24_43' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 720 <SV = 314> <Delay = 7.01>
ST_720 : Operation 3267 [2/4] (6.43ns)   --->   "%tmp_25_42 = fadd float %tmp_25_41, %tmp_24_42" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3267 'fadd' 'tmp_25_42' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_720 : Operation 3268 [2/3] (7.01ns)   --->   "%tmp_24_43 = fmul float %la_load_44, %ly_load_44" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3268 'fmul' 'tmp_24_43' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 721 <SV = 315> <Delay = 7.01>
ST_721 : Operation 3269 [1/4] (6.43ns)   --->   "%tmp_25_42 = fadd float %tmp_25_41, %tmp_24_42" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3269 'fadd' 'tmp_25_42' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_721 : Operation 3270 [1/3] (7.01ns)   --->   "%tmp_24_43 = fmul float %la_load_44, %ly_load_44" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3270 'fmul' 'tmp_24_43' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_721 : Operation 3271 [1/1] (0.00ns)   --->   "%tmp_21_44 = or i16 %tmp_16, 45" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3271 'or' 'tmp_21_44' <Predicate = true> <Delay = 0.00>
ST_721 : Operation 3272 [1/1] (0.00ns)   --->   "%tmp_22_44 = zext i16 %tmp_21_44 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3272 'zext' 'tmp_22_44' <Predicate = true> <Delay = 0.00>
ST_721 : Operation 3273 [1/1] (0.00ns)   --->   "%la_addr_46 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_44" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3273 'getelementptr' 'la_addr_46' <Predicate = true> <Delay = 0.00>
ST_721 : Operation 3274 [2/2] (1.23ns)   --->   "%la_load_45 = load float* %la_addr_46, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3274 'load' 'la_load_45' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 722 <SV = 316> <Delay = 6.43>
ST_722 : Operation 3275 [4/4] (6.43ns)   --->   "%tmp_25_43 = fadd float %tmp_25_42, %tmp_24_43" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3275 'fadd' 'tmp_25_43' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_722 : Operation 3276 [1/2] (1.23ns)   --->   "%la_load_45 = load float* %la_addr_46, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3276 'load' 'la_load_45' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 723 <SV = 317> <Delay = 7.01>
ST_723 : Operation 3277 [3/4] (6.43ns)   --->   "%tmp_25_43 = fadd float %tmp_25_42, %tmp_24_43" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3277 'fadd' 'tmp_25_43' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_723 : Operation 3278 [3/3] (7.01ns)   --->   "%tmp_24_44 = fmul float %la_load_45, %ly_load_45" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3278 'fmul' 'tmp_24_44' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 724 <SV = 318> <Delay = 7.01>
ST_724 : Operation 3279 [2/4] (6.43ns)   --->   "%tmp_25_43 = fadd float %tmp_25_42, %tmp_24_43" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3279 'fadd' 'tmp_25_43' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_724 : Operation 3280 [2/3] (7.01ns)   --->   "%tmp_24_44 = fmul float %la_load_45, %ly_load_45" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3280 'fmul' 'tmp_24_44' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 725 <SV = 319> <Delay = 7.01>
ST_725 : Operation 3281 [1/4] (6.43ns)   --->   "%tmp_25_43 = fadd float %tmp_25_42, %tmp_24_43" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3281 'fadd' 'tmp_25_43' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_725 : Operation 3282 [1/3] (7.01ns)   --->   "%tmp_24_44 = fmul float %la_load_45, %ly_load_45" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3282 'fmul' 'tmp_24_44' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_725 : Operation 3283 [1/1] (0.00ns)   --->   "%tmp_21_45 = or i16 %tmp_16, 46" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3283 'or' 'tmp_21_45' <Predicate = true> <Delay = 0.00>
ST_725 : Operation 3284 [1/1] (0.00ns)   --->   "%tmp_22_45 = zext i16 %tmp_21_45 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3284 'zext' 'tmp_22_45' <Predicate = true> <Delay = 0.00>
ST_725 : Operation 3285 [1/1] (0.00ns)   --->   "%la_addr_47 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_45" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3285 'getelementptr' 'la_addr_47' <Predicate = true> <Delay = 0.00>
ST_725 : Operation 3286 [2/2] (1.23ns)   --->   "%la_load_46 = load float* %la_addr_47, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3286 'load' 'la_load_46' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 726 <SV = 320> <Delay = 6.43>
ST_726 : Operation 3287 [4/4] (6.43ns)   --->   "%tmp_25_44 = fadd float %tmp_25_43, %tmp_24_44" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3287 'fadd' 'tmp_25_44' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_726 : Operation 3288 [1/2] (1.23ns)   --->   "%la_load_46 = load float* %la_addr_47, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3288 'load' 'la_load_46' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 727 <SV = 321> <Delay = 7.01>
ST_727 : Operation 3289 [3/4] (6.43ns)   --->   "%tmp_25_44 = fadd float %tmp_25_43, %tmp_24_44" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3289 'fadd' 'tmp_25_44' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_727 : Operation 3290 [3/3] (7.01ns)   --->   "%tmp_24_45 = fmul float %la_load_46, %ly_load_46" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3290 'fmul' 'tmp_24_45' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 728 <SV = 322> <Delay = 7.01>
ST_728 : Operation 3291 [2/4] (6.43ns)   --->   "%tmp_25_44 = fadd float %tmp_25_43, %tmp_24_44" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3291 'fadd' 'tmp_25_44' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_728 : Operation 3292 [2/3] (7.01ns)   --->   "%tmp_24_45 = fmul float %la_load_46, %ly_load_46" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3292 'fmul' 'tmp_24_45' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 729 <SV = 323> <Delay = 7.01>
ST_729 : Operation 3293 [1/4] (6.43ns)   --->   "%tmp_25_44 = fadd float %tmp_25_43, %tmp_24_44" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3293 'fadd' 'tmp_25_44' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_729 : Operation 3294 [1/3] (7.01ns)   --->   "%tmp_24_45 = fmul float %la_load_46, %ly_load_46" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3294 'fmul' 'tmp_24_45' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_729 : Operation 3295 [1/1] (0.00ns)   --->   "%tmp_21_46 = or i16 %tmp_16, 47" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3295 'or' 'tmp_21_46' <Predicate = true> <Delay = 0.00>
ST_729 : Operation 3296 [1/1] (0.00ns)   --->   "%tmp_22_46 = zext i16 %tmp_21_46 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3296 'zext' 'tmp_22_46' <Predicate = true> <Delay = 0.00>
ST_729 : Operation 3297 [1/1] (0.00ns)   --->   "%la_addr_48 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_46" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3297 'getelementptr' 'la_addr_48' <Predicate = true> <Delay = 0.00>
ST_729 : Operation 3298 [2/2] (1.23ns)   --->   "%la_load_47 = load float* %la_addr_48, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3298 'load' 'la_load_47' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 730 <SV = 324> <Delay = 6.43>
ST_730 : Operation 3299 [4/4] (6.43ns)   --->   "%tmp_25_45 = fadd float %tmp_25_44, %tmp_24_45" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3299 'fadd' 'tmp_25_45' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_730 : Operation 3300 [1/2] (1.23ns)   --->   "%la_load_47 = load float* %la_addr_48, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3300 'load' 'la_load_47' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 731 <SV = 325> <Delay = 7.01>
ST_731 : Operation 3301 [3/4] (6.43ns)   --->   "%tmp_25_45 = fadd float %tmp_25_44, %tmp_24_45" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3301 'fadd' 'tmp_25_45' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_731 : Operation 3302 [3/3] (7.01ns)   --->   "%tmp_24_46 = fmul float %la_load_47, %ly_load_47" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3302 'fmul' 'tmp_24_46' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 732 <SV = 326> <Delay = 7.01>
ST_732 : Operation 3303 [2/4] (6.43ns)   --->   "%tmp_25_45 = fadd float %tmp_25_44, %tmp_24_45" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3303 'fadd' 'tmp_25_45' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_732 : Operation 3304 [2/3] (7.01ns)   --->   "%tmp_24_46 = fmul float %la_load_47, %ly_load_47" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3304 'fmul' 'tmp_24_46' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 733 <SV = 327> <Delay = 7.01>
ST_733 : Operation 3305 [1/4] (6.43ns)   --->   "%tmp_25_45 = fadd float %tmp_25_44, %tmp_24_45" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3305 'fadd' 'tmp_25_45' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_733 : Operation 3306 [1/3] (7.01ns)   --->   "%tmp_24_46 = fmul float %la_load_47, %ly_load_47" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3306 'fmul' 'tmp_24_46' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_733 : Operation 3307 [1/1] (0.00ns)   --->   "%tmp_21_47 = or i16 %tmp_16, 48" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3307 'or' 'tmp_21_47' <Predicate = true> <Delay = 0.00>
ST_733 : Operation 3308 [1/1] (0.00ns)   --->   "%tmp_22_47 = zext i16 %tmp_21_47 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3308 'zext' 'tmp_22_47' <Predicate = true> <Delay = 0.00>
ST_733 : Operation 3309 [1/1] (0.00ns)   --->   "%la_addr_49 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_47" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3309 'getelementptr' 'la_addr_49' <Predicate = true> <Delay = 0.00>
ST_733 : Operation 3310 [2/2] (1.23ns)   --->   "%la_load_48 = load float* %la_addr_49, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3310 'load' 'la_load_48' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 734 <SV = 328> <Delay = 6.43>
ST_734 : Operation 3311 [4/4] (6.43ns)   --->   "%tmp_25_46 = fadd float %tmp_25_45, %tmp_24_46" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3311 'fadd' 'tmp_25_46' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_734 : Operation 3312 [1/2] (1.23ns)   --->   "%la_load_48 = load float* %la_addr_49, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3312 'load' 'la_load_48' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 735 <SV = 329> <Delay = 7.01>
ST_735 : Operation 3313 [3/4] (6.43ns)   --->   "%tmp_25_46 = fadd float %tmp_25_45, %tmp_24_46" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3313 'fadd' 'tmp_25_46' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_735 : Operation 3314 [3/3] (7.01ns)   --->   "%tmp_24_47 = fmul float %la_load_48, %ly_load_48" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3314 'fmul' 'tmp_24_47' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 736 <SV = 330> <Delay = 7.01>
ST_736 : Operation 3315 [2/4] (6.43ns)   --->   "%tmp_25_46 = fadd float %tmp_25_45, %tmp_24_46" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3315 'fadd' 'tmp_25_46' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_736 : Operation 3316 [2/3] (7.01ns)   --->   "%tmp_24_47 = fmul float %la_load_48, %ly_load_48" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3316 'fmul' 'tmp_24_47' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 737 <SV = 331> <Delay = 7.01>
ST_737 : Operation 3317 [1/4] (6.43ns)   --->   "%tmp_25_46 = fadd float %tmp_25_45, %tmp_24_46" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3317 'fadd' 'tmp_25_46' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_737 : Operation 3318 [1/3] (7.01ns)   --->   "%tmp_24_47 = fmul float %la_load_48, %ly_load_48" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3318 'fmul' 'tmp_24_47' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_737 : Operation 3319 [1/1] (0.00ns)   --->   "%tmp_21_48 = or i16 %tmp_16, 49" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3319 'or' 'tmp_21_48' <Predicate = true> <Delay = 0.00>
ST_737 : Operation 3320 [1/1] (0.00ns)   --->   "%tmp_22_48 = zext i16 %tmp_21_48 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3320 'zext' 'tmp_22_48' <Predicate = true> <Delay = 0.00>
ST_737 : Operation 3321 [1/1] (0.00ns)   --->   "%la_addr_50 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_48" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3321 'getelementptr' 'la_addr_50' <Predicate = true> <Delay = 0.00>
ST_737 : Operation 3322 [2/2] (1.23ns)   --->   "%la_load_49 = load float* %la_addr_50, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3322 'load' 'la_load_49' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 738 <SV = 332> <Delay = 6.43>
ST_738 : Operation 3323 [4/4] (6.43ns)   --->   "%tmp_25_47 = fadd float %tmp_25_46, %tmp_24_47" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3323 'fadd' 'tmp_25_47' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_738 : Operation 3324 [1/2] (1.23ns)   --->   "%la_load_49 = load float* %la_addr_50, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3324 'load' 'la_load_49' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 739 <SV = 333> <Delay = 7.01>
ST_739 : Operation 3325 [3/4] (6.43ns)   --->   "%tmp_25_47 = fadd float %tmp_25_46, %tmp_24_47" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3325 'fadd' 'tmp_25_47' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_739 : Operation 3326 [3/3] (7.01ns)   --->   "%tmp_24_48 = fmul float %la_load_49, %ly_load_49" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3326 'fmul' 'tmp_24_48' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 740 <SV = 334> <Delay = 7.01>
ST_740 : Operation 3327 [2/4] (6.43ns)   --->   "%tmp_25_47 = fadd float %tmp_25_46, %tmp_24_47" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3327 'fadd' 'tmp_25_47' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_740 : Operation 3328 [2/3] (7.01ns)   --->   "%tmp_24_48 = fmul float %la_load_49, %ly_load_49" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3328 'fmul' 'tmp_24_48' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 741 <SV = 335> <Delay = 7.01>
ST_741 : Operation 3329 [1/4] (6.43ns)   --->   "%tmp_25_47 = fadd float %tmp_25_46, %tmp_24_47" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3329 'fadd' 'tmp_25_47' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_741 : Operation 3330 [1/3] (7.01ns)   --->   "%tmp_24_48 = fmul float %la_load_49, %ly_load_49" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3330 'fmul' 'tmp_24_48' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_741 : Operation 3331 [1/1] (0.00ns)   --->   "%tmp_21_49 = or i16 %tmp_16, 50" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3331 'or' 'tmp_21_49' <Predicate = true> <Delay = 0.00>
ST_741 : Operation 3332 [1/1] (0.00ns)   --->   "%tmp_22_49 = zext i16 %tmp_21_49 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3332 'zext' 'tmp_22_49' <Predicate = true> <Delay = 0.00>
ST_741 : Operation 3333 [1/1] (0.00ns)   --->   "%la_addr_51 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_49" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3333 'getelementptr' 'la_addr_51' <Predicate = true> <Delay = 0.00>
ST_741 : Operation 3334 [2/2] (1.23ns)   --->   "%la_load_50 = load float* %la_addr_51, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3334 'load' 'la_load_50' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 742 <SV = 336> <Delay = 6.43>
ST_742 : Operation 3335 [4/4] (6.43ns)   --->   "%tmp_25_48 = fadd float %tmp_25_47, %tmp_24_48" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3335 'fadd' 'tmp_25_48' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_742 : Operation 3336 [1/2] (1.23ns)   --->   "%la_load_50 = load float* %la_addr_51, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3336 'load' 'la_load_50' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 743 <SV = 337> <Delay = 7.01>
ST_743 : Operation 3337 [3/4] (6.43ns)   --->   "%tmp_25_48 = fadd float %tmp_25_47, %tmp_24_48" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3337 'fadd' 'tmp_25_48' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_743 : Operation 3338 [3/3] (7.01ns)   --->   "%tmp_24_49 = fmul float %la_load_50, %ly_load_50" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3338 'fmul' 'tmp_24_49' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 744 <SV = 338> <Delay = 7.01>
ST_744 : Operation 3339 [2/4] (6.43ns)   --->   "%tmp_25_48 = fadd float %tmp_25_47, %tmp_24_48" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3339 'fadd' 'tmp_25_48' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_744 : Operation 3340 [2/3] (7.01ns)   --->   "%tmp_24_49 = fmul float %la_load_50, %ly_load_50" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3340 'fmul' 'tmp_24_49' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 745 <SV = 339> <Delay = 7.01>
ST_745 : Operation 3341 [1/4] (6.43ns)   --->   "%tmp_25_48 = fadd float %tmp_25_47, %tmp_24_48" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3341 'fadd' 'tmp_25_48' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_745 : Operation 3342 [1/3] (7.01ns)   --->   "%tmp_24_49 = fmul float %la_load_50, %ly_load_50" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3342 'fmul' 'tmp_24_49' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_745 : Operation 3343 [1/1] (0.00ns)   --->   "%tmp_21_50 = or i16 %tmp_16, 51" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3343 'or' 'tmp_21_50' <Predicate = true> <Delay = 0.00>
ST_745 : Operation 3344 [1/1] (0.00ns)   --->   "%tmp_22_50 = zext i16 %tmp_21_50 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3344 'zext' 'tmp_22_50' <Predicate = true> <Delay = 0.00>
ST_745 : Operation 3345 [1/1] (0.00ns)   --->   "%la_addr_52 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_50" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3345 'getelementptr' 'la_addr_52' <Predicate = true> <Delay = 0.00>
ST_745 : Operation 3346 [2/2] (1.23ns)   --->   "%la_load_51 = load float* %la_addr_52, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3346 'load' 'la_load_51' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 746 <SV = 340> <Delay = 6.43>
ST_746 : Operation 3347 [4/4] (6.43ns)   --->   "%tmp_25_49 = fadd float %tmp_25_48, %tmp_24_49" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3347 'fadd' 'tmp_25_49' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_746 : Operation 3348 [1/2] (1.23ns)   --->   "%la_load_51 = load float* %la_addr_52, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3348 'load' 'la_load_51' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 747 <SV = 341> <Delay = 7.01>
ST_747 : Operation 3349 [3/4] (6.43ns)   --->   "%tmp_25_49 = fadd float %tmp_25_48, %tmp_24_49" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3349 'fadd' 'tmp_25_49' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_747 : Operation 3350 [3/3] (7.01ns)   --->   "%tmp_24_50 = fmul float %la_load_51, %ly_load_51" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3350 'fmul' 'tmp_24_50' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 748 <SV = 342> <Delay = 7.01>
ST_748 : Operation 3351 [2/4] (6.43ns)   --->   "%tmp_25_49 = fadd float %tmp_25_48, %tmp_24_49" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3351 'fadd' 'tmp_25_49' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_748 : Operation 3352 [2/3] (7.01ns)   --->   "%tmp_24_50 = fmul float %la_load_51, %ly_load_51" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3352 'fmul' 'tmp_24_50' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 749 <SV = 343> <Delay = 7.01>
ST_749 : Operation 3353 [1/4] (6.43ns)   --->   "%tmp_25_49 = fadd float %tmp_25_48, %tmp_24_49" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3353 'fadd' 'tmp_25_49' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_749 : Operation 3354 [1/3] (7.01ns)   --->   "%tmp_24_50 = fmul float %la_load_51, %ly_load_51" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3354 'fmul' 'tmp_24_50' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_749 : Operation 3355 [1/1] (0.00ns)   --->   "%tmp_21_51 = or i16 %tmp_16, 52" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3355 'or' 'tmp_21_51' <Predicate = true> <Delay = 0.00>
ST_749 : Operation 3356 [1/1] (0.00ns)   --->   "%tmp_22_51 = zext i16 %tmp_21_51 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3356 'zext' 'tmp_22_51' <Predicate = true> <Delay = 0.00>
ST_749 : Operation 3357 [1/1] (0.00ns)   --->   "%la_addr_53 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_51" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3357 'getelementptr' 'la_addr_53' <Predicate = true> <Delay = 0.00>
ST_749 : Operation 3358 [2/2] (1.23ns)   --->   "%la_load_52 = load float* %la_addr_53, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3358 'load' 'la_load_52' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 750 <SV = 344> <Delay = 6.43>
ST_750 : Operation 3359 [4/4] (6.43ns)   --->   "%tmp_25_50 = fadd float %tmp_25_49, %tmp_24_50" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3359 'fadd' 'tmp_25_50' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_750 : Operation 3360 [1/2] (1.23ns)   --->   "%la_load_52 = load float* %la_addr_53, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3360 'load' 'la_load_52' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 751 <SV = 345> <Delay = 7.01>
ST_751 : Operation 3361 [3/4] (6.43ns)   --->   "%tmp_25_50 = fadd float %tmp_25_49, %tmp_24_50" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3361 'fadd' 'tmp_25_50' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_751 : Operation 3362 [3/3] (7.01ns)   --->   "%tmp_24_51 = fmul float %la_load_52, %ly_load_52" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3362 'fmul' 'tmp_24_51' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 752 <SV = 346> <Delay = 7.01>
ST_752 : Operation 3363 [2/4] (6.43ns)   --->   "%tmp_25_50 = fadd float %tmp_25_49, %tmp_24_50" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3363 'fadd' 'tmp_25_50' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_752 : Operation 3364 [2/3] (7.01ns)   --->   "%tmp_24_51 = fmul float %la_load_52, %ly_load_52" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3364 'fmul' 'tmp_24_51' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 753 <SV = 347> <Delay = 7.01>
ST_753 : Operation 3365 [1/4] (6.43ns)   --->   "%tmp_25_50 = fadd float %tmp_25_49, %tmp_24_50" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3365 'fadd' 'tmp_25_50' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_753 : Operation 3366 [1/3] (7.01ns)   --->   "%tmp_24_51 = fmul float %la_load_52, %ly_load_52" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3366 'fmul' 'tmp_24_51' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_753 : Operation 3367 [1/1] (0.00ns)   --->   "%tmp_21_52 = or i16 %tmp_16, 53" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3367 'or' 'tmp_21_52' <Predicate = true> <Delay = 0.00>
ST_753 : Operation 3368 [1/1] (0.00ns)   --->   "%tmp_22_52 = zext i16 %tmp_21_52 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3368 'zext' 'tmp_22_52' <Predicate = true> <Delay = 0.00>
ST_753 : Operation 3369 [1/1] (0.00ns)   --->   "%la_addr_54 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_52" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3369 'getelementptr' 'la_addr_54' <Predicate = true> <Delay = 0.00>
ST_753 : Operation 3370 [2/2] (1.23ns)   --->   "%la_load_53 = load float* %la_addr_54, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3370 'load' 'la_load_53' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 754 <SV = 348> <Delay = 6.43>
ST_754 : Operation 3371 [4/4] (6.43ns)   --->   "%tmp_25_51 = fadd float %tmp_25_50, %tmp_24_51" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3371 'fadd' 'tmp_25_51' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_754 : Operation 3372 [1/2] (1.23ns)   --->   "%la_load_53 = load float* %la_addr_54, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3372 'load' 'la_load_53' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 755 <SV = 349> <Delay = 7.01>
ST_755 : Operation 3373 [3/4] (6.43ns)   --->   "%tmp_25_51 = fadd float %tmp_25_50, %tmp_24_51" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3373 'fadd' 'tmp_25_51' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_755 : Operation 3374 [3/3] (7.01ns)   --->   "%tmp_24_52 = fmul float %la_load_53, %ly_load_53" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3374 'fmul' 'tmp_24_52' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 756 <SV = 350> <Delay = 7.01>
ST_756 : Operation 3375 [2/4] (6.43ns)   --->   "%tmp_25_51 = fadd float %tmp_25_50, %tmp_24_51" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3375 'fadd' 'tmp_25_51' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_756 : Operation 3376 [2/3] (7.01ns)   --->   "%tmp_24_52 = fmul float %la_load_53, %ly_load_53" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3376 'fmul' 'tmp_24_52' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 757 <SV = 351> <Delay = 7.01>
ST_757 : Operation 3377 [1/4] (6.43ns)   --->   "%tmp_25_51 = fadd float %tmp_25_50, %tmp_24_51" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3377 'fadd' 'tmp_25_51' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_757 : Operation 3378 [1/3] (7.01ns)   --->   "%tmp_24_52 = fmul float %la_load_53, %ly_load_53" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3378 'fmul' 'tmp_24_52' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_757 : Operation 3379 [1/1] (0.00ns)   --->   "%tmp_21_53 = or i16 %tmp_16, 54" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3379 'or' 'tmp_21_53' <Predicate = true> <Delay = 0.00>
ST_757 : Operation 3380 [1/1] (0.00ns)   --->   "%tmp_22_53 = zext i16 %tmp_21_53 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3380 'zext' 'tmp_22_53' <Predicate = true> <Delay = 0.00>
ST_757 : Operation 3381 [1/1] (0.00ns)   --->   "%la_addr_55 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_53" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3381 'getelementptr' 'la_addr_55' <Predicate = true> <Delay = 0.00>
ST_757 : Operation 3382 [2/2] (1.23ns)   --->   "%la_load_54 = load float* %la_addr_55, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3382 'load' 'la_load_54' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 758 <SV = 352> <Delay = 6.43>
ST_758 : Operation 3383 [4/4] (6.43ns)   --->   "%tmp_25_52 = fadd float %tmp_25_51, %tmp_24_52" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3383 'fadd' 'tmp_25_52' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_758 : Operation 3384 [1/2] (1.23ns)   --->   "%la_load_54 = load float* %la_addr_55, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3384 'load' 'la_load_54' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 759 <SV = 353> <Delay = 7.01>
ST_759 : Operation 3385 [3/4] (6.43ns)   --->   "%tmp_25_52 = fadd float %tmp_25_51, %tmp_24_52" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3385 'fadd' 'tmp_25_52' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_759 : Operation 3386 [3/3] (7.01ns)   --->   "%tmp_24_53 = fmul float %la_load_54, %ly_load_54" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3386 'fmul' 'tmp_24_53' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 760 <SV = 354> <Delay = 7.01>
ST_760 : Operation 3387 [2/4] (6.43ns)   --->   "%tmp_25_52 = fadd float %tmp_25_51, %tmp_24_52" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3387 'fadd' 'tmp_25_52' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_760 : Operation 3388 [2/3] (7.01ns)   --->   "%tmp_24_53 = fmul float %la_load_54, %ly_load_54" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3388 'fmul' 'tmp_24_53' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 761 <SV = 355> <Delay = 7.01>
ST_761 : Operation 3389 [1/4] (6.43ns)   --->   "%tmp_25_52 = fadd float %tmp_25_51, %tmp_24_52" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3389 'fadd' 'tmp_25_52' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_761 : Operation 3390 [1/3] (7.01ns)   --->   "%tmp_24_53 = fmul float %la_load_54, %ly_load_54" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3390 'fmul' 'tmp_24_53' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_761 : Operation 3391 [1/1] (0.00ns)   --->   "%tmp_21_54 = or i16 %tmp_16, 55" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3391 'or' 'tmp_21_54' <Predicate = true> <Delay = 0.00>
ST_761 : Operation 3392 [1/1] (0.00ns)   --->   "%tmp_22_54 = zext i16 %tmp_21_54 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3392 'zext' 'tmp_22_54' <Predicate = true> <Delay = 0.00>
ST_761 : Operation 3393 [1/1] (0.00ns)   --->   "%la_addr_56 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_54" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3393 'getelementptr' 'la_addr_56' <Predicate = true> <Delay = 0.00>
ST_761 : Operation 3394 [2/2] (1.23ns)   --->   "%la_load_55 = load float* %la_addr_56, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3394 'load' 'la_load_55' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 762 <SV = 356> <Delay = 6.43>
ST_762 : Operation 3395 [4/4] (6.43ns)   --->   "%tmp_25_53 = fadd float %tmp_25_52, %tmp_24_53" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3395 'fadd' 'tmp_25_53' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_762 : Operation 3396 [1/2] (1.23ns)   --->   "%la_load_55 = load float* %la_addr_56, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3396 'load' 'la_load_55' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 763 <SV = 357> <Delay = 7.01>
ST_763 : Operation 3397 [3/4] (6.43ns)   --->   "%tmp_25_53 = fadd float %tmp_25_52, %tmp_24_53" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3397 'fadd' 'tmp_25_53' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_763 : Operation 3398 [3/3] (7.01ns)   --->   "%tmp_24_54 = fmul float %la_load_55, %ly_load_55" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3398 'fmul' 'tmp_24_54' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 764 <SV = 358> <Delay = 7.01>
ST_764 : Operation 3399 [2/4] (6.43ns)   --->   "%tmp_25_53 = fadd float %tmp_25_52, %tmp_24_53" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3399 'fadd' 'tmp_25_53' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_764 : Operation 3400 [2/3] (7.01ns)   --->   "%tmp_24_54 = fmul float %la_load_55, %ly_load_55" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3400 'fmul' 'tmp_24_54' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 765 <SV = 359> <Delay = 7.01>
ST_765 : Operation 3401 [1/4] (6.43ns)   --->   "%tmp_25_53 = fadd float %tmp_25_52, %tmp_24_53" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3401 'fadd' 'tmp_25_53' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_765 : Operation 3402 [1/3] (7.01ns)   --->   "%tmp_24_54 = fmul float %la_load_55, %ly_load_55" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3402 'fmul' 'tmp_24_54' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_765 : Operation 3403 [1/1] (0.00ns)   --->   "%tmp_21_55 = or i16 %tmp_16, 56" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3403 'or' 'tmp_21_55' <Predicate = true> <Delay = 0.00>
ST_765 : Operation 3404 [1/1] (0.00ns)   --->   "%tmp_22_55 = zext i16 %tmp_21_55 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3404 'zext' 'tmp_22_55' <Predicate = true> <Delay = 0.00>
ST_765 : Operation 3405 [1/1] (0.00ns)   --->   "%la_addr_57 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_55" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3405 'getelementptr' 'la_addr_57' <Predicate = true> <Delay = 0.00>
ST_765 : Operation 3406 [2/2] (1.23ns)   --->   "%la_load_56 = load float* %la_addr_57, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3406 'load' 'la_load_56' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 766 <SV = 360> <Delay = 6.43>
ST_766 : Operation 3407 [4/4] (6.43ns)   --->   "%tmp_25_54 = fadd float %tmp_25_53, %tmp_24_54" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3407 'fadd' 'tmp_25_54' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_766 : Operation 3408 [1/2] (1.23ns)   --->   "%la_load_56 = load float* %la_addr_57, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3408 'load' 'la_load_56' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 767 <SV = 361> <Delay = 7.01>
ST_767 : Operation 3409 [3/4] (6.43ns)   --->   "%tmp_25_54 = fadd float %tmp_25_53, %tmp_24_54" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3409 'fadd' 'tmp_25_54' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_767 : Operation 3410 [3/3] (7.01ns)   --->   "%tmp_24_55 = fmul float %la_load_56, %ly_load_56" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3410 'fmul' 'tmp_24_55' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 768 <SV = 362> <Delay = 7.01>
ST_768 : Operation 3411 [2/4] (6.43ns)   --->   "%tmp_25_54 = fadd float %tmp_25_53, %tmp_24_54" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3411 'fadd' 'tmp_25_54' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_768 : Operation 3412 [2/3] (7.01ns)   --->   "%tmp_24_55 = fmul float %la_load_56, %ly_load_56" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3412 'fmul' 'tmp_24_55' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 769 <SV = 363> <Delay = 7.01>
ST_769 : Operation 3413 [1/4] (6.43ns)   --->   "%tmp_25_54 = fadd float %tmp_25_53, %tmp_24_54" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3413 'fadd' 'tmp_25_54' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_769 : Operation 3414 [1/3] (7.01ns)   --->   "%tmp_24_55 = fmul float %la_load_56, %ly_load_56" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3414 'fmul' 'tmp_24_55' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_769 : Operation 3415 [1/1] (0.00ns)   --->   "%tmp_21_56 = or i16 %tmp_16, 57" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3415 'or' 'tmp_21_56' <Predicate = true> <Delay = 0.00>
ST_769 : Operation 3416 [1/1] (0.00ns)   --->   "%tmp_22_56 = zext i16 %tmp_21_56 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3416 'zext' 'tmp_22_56' <Predicate = true> <Delay = 0.00>
ST_769 : Operation 3417 [1/1] (0.00ns)   --->   "%la_addr_58 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_56" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3417 'getelementptr' 'la_addr_58' <Predicate = true> <Delay = 0.00>
ST_769 : Operation 3418 [2/2] (1.23ns)   --->   "%la_load_57 = load float* %la_addr_58, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3418 'load' 'la_load_57' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 770 <SV = 364> <Delay = 6.43>
ST_770 : Operation 3419 [4/4] (6.43ns)   --->   "%tmp_25_55 = fadd float %tmp_25_54, %tmp_24_55" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3419 'fadd' 'tmp_25_55' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_770 : Operation 3420 [1/2] (1.23ns)   --->   "%la_load_57 = load float* %la_addr_58, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3420 'load' 'la_load_57' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 771 <SV = 365> <Delay = 7.01>
ST_771 : Operation 3421 [3/4] (6.43ns)   --->   "%tmp_25_55 = fadd float %tmp_25_54, %tmp_24_55" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3421 'fadd' 'tmp_25_55' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_771 : Operation 3422 [3/3] (7.01ns)   --->   "%tmp_24_56 = fmul float %la_load_57, %ly_load_57" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3422 'fmul' 'tmp_24_56' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 772 <SV = 366> <Delay = 7.01>
ST_772 : Operation 3423 [2/4] (6.43ns)   --->   "%tmp_25_55 = fadd float %tmp_25_54, %tmp_24_55" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3423 'fadd' 'tmp_25_55' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_772 : Operation 3424 [2/3] (7.01ns)   --->   "%tmp_24_56 = fmul float %la_load_57, %ly_load_57" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3424 'fmul' 'tmp_24_56' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 773 <SV = 367> <Delay = 7.01>
ST_773 : Operation 3425 [1/4] (6.43ns)   --->   "%tmp_25_55 = fadd float %tmp_25_54, %tmp_24_55" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3425 'fadd' 'tmp_25_55' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_773 : Operation 3426 [1/3] (7.01ns)   --->   "%tmp_24_56 = fmul float %la_load_57, %ly_load_57" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3426 'fmul' 'tmp_24_56' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_773 : Operation 3427 [1/1] (0.00ns)   --->   "%tmp_21_57 = or i16 %tmp_16, 58" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3427 'or' 'tmp_21_57' <Predicate = true> <Delay = 0.00>
ST_773 : Operation 3428 [1/1] (0.00ns)   --->   "%tmp_22_57 = zext i16 %tmp_21_57 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3428 'zext' 'tmp_22_57' <Predicate = true> <Delay = 0.00>
ST_773 : Operation 3429 [1/1] (0.00ns)   --->   "%la_addr_59 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_57" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3429 'getelementptr' 'la_addr_59' <Predicate = true> <Delay = 0.00>
ST_773 : Operation 3430 [2/2] (1.23ns)   --->   "%la_load_58 = load float* %la_addr_59, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3430 'load' 'la_load_58' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 774 <SV = 368> <Delay = 6.43>
ST_774 : Operation 3431 [4/4] (6.43ns)   --->   "%tmp_25_56 = fadd float %tmp_25_55, %tmp_24_56" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3431 'fadd' 'tmp_25_56' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_774 : Operation 3432 [1/2] (1.23ns)   --->   "%la_load_58 = load float* %la_addr_59, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3432 'load' 'la_load_58' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 775 <SV = 369> <Delay = 7.01>
ST_775 : Operation 3433 [3/4] (6.43ns)   --->   "%tmp_25_56 = fadd float %tmp_25_55, %tmp_24_56" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3433 'fadd' 'tmp_25_56' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_775 : Operation 3434 [3/3] (7.01ns)   --->   "%tmp_24_57 = fmul float %la_load_58, %ly_load_58" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3434 'fmul' 'tmp_24_57' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 776 <SV = 370> <Delay = 7.01>
ST_776 : Operation 3435 [2/4] (6.43ns)   --->   "%tmp_25_56 = fadd float %tmp_25_55, %tmp_24_56" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3435 'fadd' 'tmp_25_56' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_776 : Operation 3436 [2/3] (7.01ns)   --->   "%tmp_24_57 = fmul float %la_load_58, %ly_load_58" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3436 'fmul' 'tmp_24_57' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 777 <SV = 371> <Delay = 7.01>
ST_777 : Operation 3437 [1/4] (6.43ns)   --->   "%tmp_25_56 = fadd float %tmp_25_55, %tmp_24_56" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3437 'fadd' 'tmp_25_56' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_777 : Operation 3438 [1/3] (7.01ns)   --->   "%tmp_24_57 = fmul float %la_load_58, %ly_load_58" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3438 'fmul' 'tmp_24_57' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_777 : Operation 3439 [1/1] (0.00ns)   --->   "%tmp_21_58 = or i16 %tmp_16, 59" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3439 'or' 'tmp_21_58' <Predicate = true> <Delay = 0.00>
ST_777 : Operation 3440 [1/1] (0.00ns)   --->   "%tmp_22_58 = zext i16 %tmp_21_58 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3440 'zext' 'tmp_22_58' <Predicate = true> <Delay = 0.00>
ST_777 : Operation 3441 [1/1] (0.00ns)   --->   "%la_addr_60 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_58" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3441 'getelementptr' 'la_addr_60' <Predicate = true> <Delay = 0.00>
ST_777 : Operation 3442 [2/2] (1.23ns)   --->   "%la_load_59 = load float* %la_addr_60, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3442 'load' 'la_load_59' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 778 <SV = 372> <Delay = 6.43>
ST_778 : Operation 3443 [4/4] (6.43ns)   --->   "%tmp_25_57 = fadd float %tmp_25_56, %tmp_24_57" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3443 'fadd' 'tmp_25_57' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_778 : Operation 3444 [1/2] (1.23ns)   --->   "%la_load_59 = load float* %la_addr_60, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3444 'load' 'la_load_59' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 779 <SV = 373> <Delay = 7.01>
ST_779 : Operation 3445 [3/4] (6.43ns)   --->   "%tmp_25_57 = fadd float %tmp_25_56, %tmp_24_57" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3445 'fadd' 'tmp_25_57' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_779 : Operation 3446 [3/3] (7.01ns)   --->   "%tmp_24_58 = fmul float %la_load_59, %ly_load_59" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3446 'fmul' 'tmp_24_58' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 780 <SV = 374> <Delay = 7.01>
ST_780 : Operation 3447 [2/4] (6.43ns)   --->   "%tmp_25_57 = fadd float %tmp_25_56, %tmp_24_57" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3447 'fadd' 'tmp_25_57' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_780 : Operation 3448 [2/3] (7.01ns)   --->   "%tmp_24_58 = fmul float %la_load_59, %ly_load_59" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3448 'fmul' 'tmp_24_58' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 781 <SV = 375> <Delay = 7.01>
ST_781 : Operation 3449 [1/4] (6.43ns)   --->   "%tmp_25_57 = fadd float %tmp_25_56, %tmp_24_57" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3449 'fadd' 'tmp_25_57' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_781 : Operation 3450 [1/3] (7.01ns)   --->   "%tmp_24_58 = fmul float %la_load_59, %ly_load_59" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3450 'fmul' 'tmp_24_58' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_781 : Operation 3451 [1/1] (0.00ns)   --->   "%tmp_21_59 = or i16 %tmp_16, 60" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3451 'or' 'tmp_21_59' <Predicate = true> <Delay = 0.00>
ST_781 : Operation 3452 [1/1] (0.00ns)   --->   "%tmp_22_59 = zext i16 %tmp_21_59 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3452 'zext' 'tmp_22_59' <Predicate = true> <Delay = 0.00>
ST_781 : Operation 3453 [1/1] (0.00ns)   --->   "%la_addr_61 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_59" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3453 'getelementptr' 'la_addr_61' <Predicate = true> <Delay = 0.00>
ST_781 : Operation 3454 [2/2] (1.23ns)   --->   "%la_load_60 = load float* %la_addr_61, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3454 'load' 'la_load_60' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 782 <SV = 376> <Delay = 6.43>
ST_782 : Operation 3455 [4/4] (6.43ns)   --->   "%tmp_25_58 = fadd float %tmp_25_57, %tmp_24_58" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3455 'fadd' 'tmp_25_58' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_782 : Operation 3456 [1/2] (1.23ns)   --->   "%la_load_60 = load float* %la_addr_61, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3456 'load' 'la_load_60' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 783 <SV = 377> <Delay = 7.01>
ST_783 : Operation 3457 [3/4] (6.43ns)   --->   "%tmp_25_58 = fadd float %tmp_25_57, %tmp_24_58" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3457 'fadd' 'tmp_25_58' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_783 : Operation 3458 [3/3] (7.01ns)   --->   "%tmp_24_59 = fmul float %la_load_60, %ly_load_60" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3458 'fmul' 'tmp_24_59' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 784 <SV = 378> <Delay = 7.01>
ST_784 : Operation 3459 [2/4] (6.43ns)   --->   "%tmp_25_58 = fadd float %tmp_25_57, %tmp_24_58" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3459 'fadd' 'tmp_25_58' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_784 : Operation 3460 [2/3] (7.01ns)   --->   "%tmp_24_59 = fmul float %la_load_60, %ly_load_60" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3460 'fmul' 'tmp_24_59' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 785 <SV = 379> <Delay = 7.01>
ST_785 : Operation 3461 [1/4] (6.43ns)   --->   "%tmp_25_58 = fadd float %tmp_25_57, %tmp_24_58" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3461 'fadd' 'tmp_25_58' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_785 : Operation 3462 [1/3] (7.01ns)   --->   "%tmp_24_59 = fmul float %la_load_60, %ly_load_60" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3462 'fmul' 'tmp_24_59' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_785 : Operation 3463 [1/1] (0.00ns)   --->   "%tmp_21_60 = or i16 %tmp_16, 61" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3463 'or' 'tmp_21_60' <Predicate = true> <Delay = 0.00>
ST_785 : Operation 3464 [1/1] (0.00ns)   --->   "%tmp_22_60 = zext i16 %tmp_21_60 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3464 'zext' 'tmp_22_60' <Predicate = true> <Delay = 0.00>
ST_785 : Operation 3465 [1/1] (0.00ns)   --->   "%la_addr_62 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_60" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3465 'getelementptr' 'la_addr_62' <Predicate = true> <Delay = 0.00>
ST_785 : Operation 3466 [2/2] (1.23ns)   --->   "%la_load_61 = load float* %la_addr_62, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3466 'load' 'la_load_61' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 786 <SV = 380> <Delay = 6.43>
ST_786 : Operation 3467 [4/4] (6.43ns)   --->   "%tmp_25_59 = fadd float %tmp_25_58, %tmp_24_59" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3467 'fadd' 'tmp_25_59' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_786 : Operation 3468 [1/2] (1.23ns)   --->   "%la_load_61 = load float* %la_addr_62, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3468 'load' 'la_load_61' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 787 <SV = 381> <Delay = 7.01>
ST_787 : Operation 3469 [3/4] (6.43ns)   --->   "%tmp_25_59 = fadd float %tmp_25_58, %tmp_24_59" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3469 'fadd' 'tmp_25_59' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_787 : Operation 3470 [3/3] (7.01ns)   --->   "%tmp_24_60 = fmul float %la_load_61, %ly_load_61" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3470 'fmul' 'tmp_24_60' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 788 <SV = 382> <Delay = 7.01>
ST_788 : Operation 3471 [2/4] (6.43ns)   --->   "%tmp_25_59 = fadd float %tmp_25_58, %tmp_24_59" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3471 'fadd' 'tmp_25_59' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_788 : Operation 3472 [2/3] (7.01ns)   --->   "%tmp_24_60 = fmul float %la_load_61, %ly_load_61" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3472 'fmul' 'tmp_24_60' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 789 <SV = 383> <Delay = 7.01>
ST_789 : Operation 3473 [1/4] (6.43ns)   --->   "%tmp_25_59 = fadd float %tmp_25_58, %tmp_24_59" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3473 'fadd' 'tmp_25_59' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_789 : Operation 3474 [1/3] (7.01ns)   --->   "%tmp_24_60 = fmul float %la_load_61, %ly_load_61" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3474 'fmul' 'tmp_24_60' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_789 : Operation 3475 [1/1] (0.00ns)   --->   "%tmp_21_61 = or i16 %tmp_16, 62" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3475 'or' 'tmp_21_61' <Predicate = true> <Delay = 0.00>
ST_789 : Operation 3476 [1/1] (0.00ns)   --->   "%tmp_22_61 = zext i16 %tmp_21_61 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3476 'zext' 'tmp_22_61' <Predicate = true> <Delay = 0.00>
ST_789 : Operation 3477 [1/1] (0.00ns)   --->   "%la_addr_63 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_61" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3477 'getelementptr' 'la_addr_63' <Predicate = true> <Delay = 0.00>
ST_789 : Operation 3478 [2/2] (1.23ns)   --->   "%la_load_62 = load float* %la_addr_63, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3478 'load' 'la_load_62' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 790 <SV = 384> <Delay = 6.43>
ST_790 : Operation 3479 [4/4] (6.43ns)   --->   "%tmp_25_60 = fadd float %tmp_25_59, %tmp_24_60" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3479 'fadd' 'tmp_25_60' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_790 : Operation 3480 [1/2] (1.23ns)   --->   "%la_load_62 = load float* %la_addr_63, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3480 'load' 'la_load_62' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 791 <SV = 385> <Delay = 7.01>
ST_791 : Operation 3481 [3/4] (6.43ns)   --->   "%tmp_25_60 = fadd float %tmp_25_59, %tmp_24_60" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3481 'fadd' 'tmp_25_60' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_791 : Operation 3482 [3/3] (7.01ns)   --->   "%tmp_24_61 = fmul float %la_load_62, %ly_load_62" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3482 'fmul' 'tmp_24_61' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 792 <SV = 386> <Delay = 7.01>
ST_792 : Operation 3483 [2/4] (6.43ns)   --->   "%tmp_25_60 = fadd float %tmp_25_59, %tmp_24_60" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3483 'fadd' 'tmp_25_60' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_792 : Operation 3484 [2/3] (7.01ns)   --->   "%tmp_24_61 = fmul float %la_load_62, %ly_load_62" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3484 'fmul' 'tmp_24_61' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 793 <SV = 387> <Delay = 7.01>
ST_793 : Operation 3485 [1/4] (6.43ns)   --->   "%tmp_25_60 = fadd float %tmp_25_59, %tmp_24_60" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3485 'fadd' 'tmp_25_60' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_793 : Operation 3486 [1/3] (7.01ns)   --->   "%tmp_24_61 = fmul float %la_load_62, %ly_load_62" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3486 'fmul' 'tmp_24_61' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_793 : Operation 3487 [1/1] (0.00ns)   --->   "%tmp_21_62 = or i16 %tmp_16, 63" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3487 'or' 'tmp_21_62' <Predicate = true> <Delay = 0.00>
ST_793 : Operation 3488 [1/1] (0.00ns)   --->   "%tmp_22_62 = zext i16 %tmp_21_62 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3488 'zext' 'tmp_22_62' <Predicate = true> <Delay = 0.00>
ST_793 : Operation 3489 [1/1] (0.00ns)   --->   "%la_addr_64 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_62" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3489 'getelementptr' 'la_addr_64' <Predicate = true> <Delay = 0.00>
ST_793 : Operation 3490 [2/2] (1.23ns)   --->   "%la_load_63 = load float* %la_addr_64, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3490 'load' 'la_load_63' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 794 <SV = 388> <Delay = 6.43>
ST_794 : Operation 3491 [4/4] (6.43ns)   --->   "%tmp_25_61 = fadd float %tmp_25_60, %tmp_24_61" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3491 'fadd' 'tmp_25_61' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_794 : Operation 3492 [1/2] (1.23ns)   --->   "%la_load_63 = load float* %la_addr_64, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3492 'load' 'la_load_63' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 795 <SV = 389> <Delay = 7.01>
ST_795 : Operation 3493 [3/4] (6.43ns)   --->   "%tmp_25_61 = fadd float %tmp_25_60, %tmp_24_61" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3493 'fadd' 'tmp_25_61' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_795 : Operation 3494 [3/3] (7.01ns)   --->   "%tmp_24_62 = fmul float %la_load_63, %ly_load_63" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3494 'fmul' 'tmp_24_62' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 796 <SV = 390> <Delay = 7.01>
ST_796 : Operation 3495 [2/4] (6.43ns)   --->   "%tmp_25_61 = fadd float %tmp_25_60, %tmp_24_61" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3495 'fadd' 'tmp_25_61' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_796 : Operation 3496 [2/3] (7.01ns)   --->   "%tmp_24_62 = fmul float %la_load_63, %ly_load_63" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3496 'fmul' 'tmp_24_62' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 797 <SV = 391> <Delay = 7.01>
ST_797 : Operation 3497 [1/4] (6.43ns)   --->   "%tmp_25_61 = fadd float %tmp_25_60, %tmp_24_61" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3497 'fadd' 'tmp_25_61' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_797 : Operation 3498 [1/3] (7.01ns)   --->   "%tmp_24_62 = fmul float %la_load_63, %ly_load_63" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3498 'fmul' 'tmp_24_62' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_797 : Operation 3499 [1/1] (0.00ns)   --->   "%tmp_21_63 = or i16 %tmp_16, 64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3499 'or' 'tmp_21_63' <Predicate = true> <Delay = 0.00>
ST_797 : Operation 3500 [1/1] (0.00ns)   --->   "%tmp_22_63 = zext i16 %tmp_21_63 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3500 'zext' 'tmp_22_63' <Predicate = true> <Delay = 0.00>
ST_797 : Operation 3501 [1/1] (0.00ns)   --->   "%la_addr_65 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_63" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3501 'getelementptr' 'la_addr_65' <Predicate = true> <Delay = 0.00>
ST_797 : Operation 3502 [2/2] (1.23ns)   --->   "%la_load_64 = load float* %la_addr_65, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3502 'load' 'la_load_64' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 798 <SV = 392> <Delay = 6.43>
ST_798 : Operation 3503 [4/4] (6.43ns)   --->   "%tmp_25_62 = fadd float %tmp_25_61, %tmp_24_62" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3503 'fadd' 'tmp_25_62' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_798 : Operation 3504 [1/2] (1.23ns)   --->   "%la_load_64 = load float* %la_addr_65, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3504 'load' 'la_load_64' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 799 <SV = 393> <Delay = 7.01>
ST_799 : Operation 3505 [3/4] (6.43ns)   --->   "%tmp_25_62 = fadd float %tmp_25_61, %tmp_24_62" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3505 'fadd' 'tmp_25_62' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_799 : Operation 3506 [3/3] (7.01ns)   --->   "%tmp_24_63 = fmul float %la_load_64, %ly_load_64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3506 'fmul' 'tmp_24_63' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 800 <SV = 394> <Delay = 7.01>
ST_800 : Operation 3507 [2/4] (6.43ns)   --->   "%tmp_25_62 = fadd float %tmp_25_61, %tmp_24_62" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3507 'fadd' 'tmp_25_62' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_800 : Operation 3508 [2/3] (7.01ns)   --->   "%tmp_24_63 = fmul float %la_load_64, %ly_load_64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3508 'fmul' 'tmp_24_63' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 801 <SV = 395> <Delay = 7.01>
ST_801 : Operation 3509 [1/4] (6.43ns)   --->   "%tmp_25_62 = fadd float %tmp_25_61, %tmp_24_62" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3509 'fadd' 'tmp_25_62' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_801 : Operation 3510 [1/3] (7.01ns)   --->   "%tmp_24_63 = fmul float %la_load_64, %ly_load_64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3510 'fmul' 'tmp_24_63' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_801 : Operation 3511 [1/1] (0.00ns)   --->   "%tmp_21_64 = or i16 %tmp_16, 65" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3511 'or' 'tmp_21_64' <Predicate = true> <Delay = 0.00>
ST_801 : Operation 3512 [1/1] (0.00ns)   --->   "%tmp_22_64 = zext i16 %tmp_21_64 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3512 'zext' 'tmp_22_64' <Predicate = true> <Delay = 0.00>
ST_801 : Operation 3513 [1/1] (0.00ns)   --->   "%la_addr_66 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3513 'getelementptr' 'la_addr_66' <Predicate = true> <Delay = 0.00>
ST_801 : Operation 3514 [2/2] (1.23ns)   --->   "%la_load_65 = load float* %la_addr_66, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3514 'load' 'la_load_65' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 802 <SV = 396> <Delay = 6.43>
ST_802 : Operation 3515 [4/4] (6.43ns)   --->   "%tmp_25_63 = fadd float %tmp_25_62, %tmp_24_63" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3515 'fadd' 'tmp_25_63' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_802 : Operation 3516 [1/2] (1.23ns)   --->   "%la_load_65 = load float* %la_addr_66, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3516 'load' 'la_load_65' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 803 <SV = 397> <Delay = 7.01>
ST_803 : Operation 3517 [3/4] (6.43ns)   --->   "%tmp_25_63 = fadd float %tmp_25_62, %tmp_24_63" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3517 'fadd' 'tmp_25_63' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_803 : Operation 3518 [3/3] (7.01ns)   --->   "%tmp_24_64 = fmul float %la_load_65, %ly_load_65" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3518 'fmul' 'tmp_24_64' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 804 <SV = 398> <Delay = 7.01>
ST_804 : Operation 3519 [2/4] (6.43ns)   --->   "%tmp_25_63 = fadd float %tmp_25_62, %tmp_24_63" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3519 'fadd' 'tmp_25_63' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_804 : Operation 3520 [2/3] (7.01ns)   --->   "%tmp_24_64 = fmul float %la_load_65, %ly_load_65" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3520 'fmul' 'tmp_24_64' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 805 <SV = 399> <Delay = 7.01>
ST_805 : Operation 3521 [1/4] (6.43ns)   --->   "%tmp_25_63 = fadd float %tmp_25_62, %tmp_24_63" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3521 'fadd' 'tmp_25_63' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_805 : Operation 3522 [1/3] (7.01ns)   --->   "%tmp_24_64 = fmul float %la_load_65, %ly_load_65" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3522 'fmul' 'tmp_24_64' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_805 : Operation 3523 [1/1] (0.00ns)   --->   "%tmp_21_65 = or i16 %tmp_16, 66" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3523 'or' 'tmp_21_65' <Predicate = true> <Delay = 0.00>
ST_805 : Operation 3524 [1/1] (0.00ns)   --->   "%tmp_22_65 = zext i16 %tmp_21_65 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3524 'zext' 'tmp_22_65' <Predicate = true> <Delay = 0.00>
ST_805 : Operation 3525 [1/1] (0.00ns)   --->   "%la_addr_67 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_65" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3525 'getelementptr' 'la_addr_67' <Predicate = true> <Delay = 0.00>
ST_805 : Operation 3526 [2/2] (1.23ns)   --->   "%la_load_66 = load float* %la_addr_67, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3526 'load' 'la_load_66' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 806 <SV = 400> <Delay = 6.43>
ST_806 : Operation 3527 [4/4] (6.43ns)   --->   "%tmp_25_64 = fadd float %tmp_25_63, %tmp_24_64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3527 'fadd' 'tmp_25_64' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_806 : Operation 3528 [1/2] (1.23ns)   --->   "%la_load_66 = load float* %la_addr_67, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3528 'load' 'la_load_66' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 807 <SV = 401> <Delay = 7.01>
ST_807 : Operation 3529 [3/4] (6.43ns)   --->   "%tmp_25_64 = fadd float %tmp_25_63, %tmp_24_64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3529 'fadd' 'tmp_25_64' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_807 : Operation 3530 [3/3] (7.01ns)   --->   "%tmp_24_65 = fmul float %la_load_66, %ly_load_66" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3530 'fmul' 'tmp_24_65' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 808 <SV = 402> <Delay = 7.01>
ST_808 : Operation 3531 [2/4] (6.43ns)   --->   "%tmp_25_64 = fadd float %tmp_25_63, %tmp_24_64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3531 'fadd' 'tmp_25_64' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_808 : Operation 3532 [2/3] (7.01ns)   --->   "%tmp_24_65 = fmul float %la_load_66, %ly_load_66" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3532 'fmul' 'tmp_24_65' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 809 <SV = 403> <Delay = 7.01>
ST_809 : Operation 3533 [1/4] (6.43ns)   --->   "%tmp_25_64 = fadd float %tmp_25_63, %tmp_24_64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3533 'fadd' 'tmp_25_64' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_809 : Operation 3534 [1/3] (7.01ns)   --->   "%tmp_24_65 = fmul float %la_load_66, %ly_load_66" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3534 'fmul' 'tmp_24_65' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_809 : Operation 3535 [1/1] (0.00ns)   --->   "%tmp_21_66 = or i16 %tmp_16, 67" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3535 'or' 'tmp_21_66' <Predicate = true> <Delay = 0.00>
ST_809 : Operation 3536 [1/1] (0.00ns)   --->   "%tmp_22_66 = zext i16 %tmp_21_66 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3536 'zext' 'tmp_22_66' <Predicate = true> <Delay = 0.00>
ST_809 : Operation 3537 [1/1] (0.00ns)   --->   "%la_addr_68 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_66" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3537 'getelementptr' 'la_addr_68' <Predicate = true> <Delay = 0.00>
ST_809 : Operation 3538 [2/2] (1.23ns)   --->   "%la_load_67 = load float* %la_addr_68, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3538 'load' 'la_load_67' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 810 <SV = 404> <Delay = 6.43>
ST_810 : Operation 3539 [4/4] (6.43ns)   --->   "%tmp_25_65 = fadd float %tmp_25_64, %tmp_24_65" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3539 'fadd' 'tmp_25_65' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_810 : Operation 3540 [1/2] (1.23ns)   --->   "%la_load_67 = load float* %la_addr_68, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3540 'load' 'la_load_67' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 811 <SV = 405> <Delay = 7.01>
ST_811 : Operation 3541 [3/4] (6.43ns)   --->   "%tmp_25_65 = fadd float %tmp_25_64, %tmp_24_65" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3541 'fadd' 'tmp_25_65' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_811 : Operation 3542 [3/3] (7.01ns)   --->   "%tmp_24_66 = fmul float %la_load_67, %ly_load_67" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3542 'fmul' 'tmp_24_66' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 812 <SV = 406> <Delay = 7.01>
ST_812 : Operation 3543 [2/4] (6.43ns)   --->   "%tmp_25_65 = fadd float %tmp_25_64, %tmp_24_65" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3543 'fadd' 'tmp_25_65' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_812 : Operation 3544 [2/3] (7.01ns)   --->   "%tmp_24_66 = fmul float %la_load_67, %ly_load_67" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3544 'fmul' 'tmp_24_66' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 813 <SV = 407> <Delay = 7.01>
ST_813 : Operation 3545 [1/4] (6.43ns)   --->   "%tmp_25_65 = fadd float %tmp_25_64, %tmp_24_65" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3545 'fadd' 'tmp_25_65' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_813 : Operation 3546 [1/3] (7.01ns)   --->   "%tmp_24_66 = fmul float %la_load_67, %ly_load_67" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3546 'fmul' 'tmp_24_66' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_813 : Operation 3547 [1/1] (0.00ns)   --->   "%tmp_21_67 = or i16 %tmp_16, 68" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3547 'or' 'tmp_21_67' <Predicate = true> <Delay = 0.00>
ST_813 : Operation 3548 [1/1] (0.00ns)   --->   "%tmp_22_67 = zext i16 %tmp_21_67 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3548 'zext' 'tmp_22_67' <Predicate = true> <Delay = 0.00>
ST_813 : Operation 3549 [1/1] (0.00ns)   --->   "%la_addr_69 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_67" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3549 'getelementptr' 'la_addr_69' <Predicate = true> <Delay = 0.00>
ST_813 : Operation 3550 [2/2] (1.23ns)   --->   "%la_load_68 = load float* %la_addr_69, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3550 'load' 'la_load_68' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 814 <SV = 408> <Delay = 6.43>
ST_814 : Operation 3551 [4/4] (6.43ns)   --->   "%tmp_25_66 = fadd float %tmp_25_65, %tmp_24_66" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3551 'fadd' 'tmp_25_66' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_814 : Operation 3552 [1/2] (1.23ns)   --->   "%la_load_68 = load float* %la_addr_69, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3552 'load' 'la_load_68' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 815 <SV = 409> <Delay = 7.01>
ST_815 : Operation 3553 [3/4] (6.43ns)   --->   "%tmp_25_66 = fadd float %tmp_25_65, %tmp_24_66" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3553 'fadd' 'tmp_25_66' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_815 : Operation 3554 [3/3] (7.01ns)   --->   "%tmp_24_67 = fmul float %la_load_68, %ly_load_68" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3554 'fmul' 'tmp_24_67' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 816 <SV = 410> <Delay = 7.01>
ST_816 : Operation 3555 [2/4] (6.43ns)   --->   "%tmp_25_66 = fadd float %tmp_25_65, %tmp_24_66" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3555 'fadd' 'tmp_25_66' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_816 : Operation 3556 [2/3] (7.01ns)   --->   "%tmp_24_67 = fmul float %la_load_68, %ly_load_68" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3556 'fmul' 'tmp_24_67' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 817 <SV = 411> <Delay = 7.01>
ST_817 : Operation 3557 [1/4] (6.43ns)   --->   "%tmp_25_66 = fadd float %tmp_25_65, %tmp_24_66" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3557 'fadd' 'tmp_25_66' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_817 : Operation 3558 [1/3] (7.01ns)   --->   "%tmp_24_67 = fmul float %la_load_68, %ly_load_68" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3558 'fmul' 'tmp_24_67' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_817 : Operation 3559 [1/1] (0.00ns)   --->   "%tmp_21_68 = or i16 %tmp_16, 69" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3559 'or' 'tmp_21_68' <Predicate = true> <Delay = 0.00>
ST_817 : Operation 3560 [1/1] (0.00ns)   --->   "%tmp_22_68 = zext i16 %tmp_21_68 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3560 'zext' 'tmp_22_68' <Predicate = true> <Delay = 0.00>
ST_817 : Operation 3561 [1/1] (0.00ns)   --->   "%la_addr_70 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_68" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3561 'getelementptr' 'la_addr_70' <Predicate = true> <Delay = 0.00>
ST_817 : Operation 3562 [2/2] (1.23ns)   --->   "%la_load_69 = load float* %la_addr_70, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3562 'load' 'la_load_69' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 818 <SV = 412> <Delay = 6.43>
ST_818 : Operation 3563 [4/4] (6.43ns)   --->   "%tmp_25_67 = fadd float %tmp_25_66, %tmp_24_67" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3563 'fadd' 'tmp_25_67' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_818 : Operation 3564 [1/2] (1.23ns)   --->   "%la_load_69 = load float* %la_addr_70, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3564 'load' 'la_load_69' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 819 <SV = 413> <Delay = 7.01>
ST_819 : Operation 3565 [3/4] (6.43ns)   --->   "%tmp_25_67 = fadd float %tmp_25_66, %tmp_24_67" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3565 'fadd' 'tmp_25_67' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_819 : Operation 3566 [3/3] (7.01ns)   --->   "%tmp_24_68 = fmul float %la_load_69, %ly_load_69" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3566 'fmul' 'tmp_24_68' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 820 <SV = 414> <Delay = 7.01>
ST_820 : Operation 3567 [2/4] (6.43ns)   --->   "%tmp_25_67 = fadd float %tmp_25_66, %tmp_24_67" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3567 'fadd' 'tmp_25_67' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_820 : Operation 3568 [2/3] (7.01ns)   --->   "%tmp_24_68 = fmul float %la_load_69, %ly_load_69" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3568 'fmul' 'tmp_24_68' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 821 <SV = 415> <Delay = 7.01>
ST_821 : Operation 3569 [1/4] (6.43ns)   --->   "%tmp_25_67 = fadd float %tmp_25_66, %tmp_24_67" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3569 'fadd' 'tmp_25_67' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_821 : Operation 3570 [1/3] (7.01ns)   --->   "%tmp_24_68 = fmul float %la_load_69, %ly_load_69" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3570 'fmul' 'tmp_24_68' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_821 : Operation 3571 [1/1] (0.00ns)   --->   "%tmp_21_69 = or i16 %tmp_16, 70" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3571 'or' 'tmp_21_69' <Predicate = true> <Delay = 0.00>
ST_821 : Operation 3572 [1/1] (0.00ns)   --->   "%tmp_22_69 = zext i16 %tmp_21_69 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3572 'zext' 'tmp_22_69' <Predicate = true> <Delay = 0.00>
ST_821 : Operation 3573 [1/1] (0.00ns)   --->   "%la_addr_71 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_69" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3573 'getelementptr' 'la_addr_71' <Predicate = true> <Delay = 0.00>
ST_821 : Operation 3574 [2/2] (1.23ns)   --->   "%la_load_70 = load float* %la_addr_71, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3574 'load' 'la_load_70' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 822 <SV = 416> <Delay = 6.43>
ST_822 : Operation 3575 [4/4] (6.43ns)   --->   "%tmp_25_68 = fadd float %tmp_25_67, %tmp_24_68" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3575 'fadd' 'tmp_25_68' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_822 : Operation 3576 [1/2] (1.23ns)   --->   "%la_load_70 = load float* %la_addr_71, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3576 'load' 'la_load_70' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 823 <SV = 417> <Delay = 7.01>
ST_823 : Operation 3577 [3/4] (6.43ns)   --->   "%tmp_25_68 = fadd float %tmp_25_67, %tmp_24_68" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3577 'fadd' 'tmp_25_68' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_823 : Operation 3578 [3/3] (7.01ns)   --->   "%tmp_24_69 = fmul float %la_load_70, %ly_load_70" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3578 'fmul' 'tmp_24_69' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 824 <SV = 418> <Delay = 7.01>
ST_824 : Operation 3579 [2/4] (6.43ns)   --->   "%tmp_25_68 = fadd float %tmp_25_67, %tmp_24_68" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3579 'fadd' 'tmp_25_68' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_824 : Operation 3580 [2/3] (7.01ns)   --->   "%tmp_24_69 = fmul float %la_load_70, %ly_load_70" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3580 'fmul' 'tmp_24_69' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 825 <SV = 419> <Delay = 7.01>
ST_825 : Operation 3581 [1/4] (6.43ns)   --->   "%tmp_25_68 = fadd float %tmp_25_67, %tmp_24_68" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3581 'fadd' 'tmp_25_68' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_825 : Operation 3582 [1/3] (7.01ns)   --->   "%tmp_24_69 = fmul float %la_load_70, %ly_load_70" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3582 'fmul' 'tmp_24_69' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_825 : Operation 3583 [1/1] (0.00ns)   --->   "%tmp_21_70 = or i16 %tmp_16, 71" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3583 'or' 'tmp_21_70' <Predicate = true> <Delay = 0.00>
ST_825 : Operation 3584 [1/1] (0.00ns)   --->   "%tmp_22_70 = zext i16 %tmp_21_70 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3584 'zext' 'tmp_22_70' <Predicate = true> <Delay = 0.00>
ST_825 : Operation 3585 [1/1] (0.00ns)   --->   "%la_addr_72 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_70" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3585 'getelementptr' 'la_addr_72' <Predicate = true> <Delay = 0.00>
ST_825 : Operation 3586 [2/2] (1.23ns)   --->   "%la_load_71 = load float* %la_addr_72, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3586 'load' 'la_load_71' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 826 <SV = 420> <Delay = 6.43>
ST_826 : Operation 3587 [4/4] (6.43ns)   --->   "%tmp_25_69 = fadd float %tmp_25_68, %tmp_24_69" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3587 'fadd' 'tmp_25_69' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_826 : Operation 3588 [1/2] (1.23ns)   --->   "%la_load_71 = load float* %la_addr_72, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3588 'load' 'la_load_71' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 827 <SV = 421> <Delay = 7.01>
ST_827 : Operation 3589 [3/4] (6.43ns)   --->   "%tmp_25_69 = fadd float %tmp_25_68, %tmp_24_69" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3589 'fadd' 'tmp_25_69' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_827 : Operation 3590 [3/3] (7.01ns)   --->   "%tmp_24_70 = fmul float %la_load_71, %ly_load_71" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3590 'fmul' 'tmp_24_70' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 828 <SV = 422> <Delay = 7.01>
ST_828 : Operation 3591 [2/4] (6.43ns)   --->   "%tmp_25_69 = fadd float %tmp_25_68, %tmp_24_69" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3591 'fadd' 'tmp_25_69' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_828 : Operation 3592 [2/3] (7.01ns)   --->   "%tmp_24_70 = fmul float %la_load_71, %ly_load_71" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3592 'fmul' 'tmp_24_70' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 829 <SV = 423> <Delay = 7.01>
ST_829 : Operation 3593 [1/4] (6.43ns)   --->   "%tmp_25_69 = fadd float %tmp_25_68, %tmp_24_69" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3593 'fadd' 'tmp_25_69' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_829 : Operation 3594 [1/3] (7.01ns)   --->   "%tmp_24_70 = fmul float %la_load_71, %ly_load_71" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3594 'fmul' 'tmp_24_70' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_829 : Operation 3595 [1/1] (0.00ns)   --->   "%tmp_21_71 = or i16 %tmp_16, 72" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3595 'or' 'tmp_21_71' <Predicate = true> <Delay = 0.00>
ST_829 : Operation 3596 [1/1] (0.00ns)   --->   "%tmp_22_71 = zext i16 %tmp_21_71 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3596 'zext' 'tmp_22_71' <Predicate = true> <Delay = 0.00>
ST_829 : Operation 3597 [1/1] (0.00ns)   --->   "%la_addr_73 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_71" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3597 'getelementptr' 'la_addr_73' <Predicate = true> <Delay = 0.00>
ST_829 : Operation 3598 [2/2] (1.23ns)   --->   "%la_load_72 = load float* %la_addr_73, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3598 'load' 'la_load_72' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 830 <SV = 424> <Delay = 6.43>
ST_830 : Operation 3599 [4/4] (6.43ns)   --->   "%tmp_25_70 = fadd float %tmp_25_69, %tmp_24_70" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3599 'fadd' 'tmp_25_70' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_830 : Operation 3600 [1/2] (1.23ns)   --->   "%la_load_72 = load float* %la_addr_73, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3600 'load' 'la_load_72' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 831 <SV = 425> <Delay = 7.01>
ST_831 : Operation 3601 [3/4] (6.43ns)   --->   "%tmp_25_70 = fadd float %tmp_25_69, %tmp_24_70" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3601 'fadd' 'tmp_25_70' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_831 : Operation 3602 [3/3] (7.01ns)   --->   "%tmp_24_71 = fmul float %la_load_72, %ly_load_72" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3602 'fmul' 'tmp_24_71' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 832 <SV = 426> <Delay = 7.01>
ST_832 : Operation 3603 [2/4] (6.43ns)   --->   "%tmp_25_70 = fadd float %tmp_25_69, %tmp_24_70" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3603 'fadd' 'tmp_25_70' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_832 : Operation 3604 [2/3] (7.01ns)   --->   "%tmp_24_71 = fmul float %la_load_72, %ly_load_72" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3604 'fmul' 'tmp_24_71' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 833 <SV = 427> <Delay = 7.01>
ST_833 : Operation 3605 [1/4] (6.43ns)   --->   "%tmp_25_70 = fadd float %tmp_25_69, %tmp_24_70" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3605 'fadd' 'tmp_25_70' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_833 : Operation 3606 [1/3] (7.01ns)   --->   "%tmp_24_71 = fmul float %la_load_72, %ly_load_72" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3606 'fmul' 'tmp_24_71' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_833 : Operation 3607 [1/1] (0.00ns)   --->   "%tmp_21_72 = or i16 %tmp_16, 73" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3607 'or' 'tmp_21_72' <Predicate = true> <Delay = 0.00>
ST_833 : Operation 3608 [1/1] (0.00ns)   --->   "%tmp_22_72 = zext i16 %tmp_21_72 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3608 'zext' 'tmp_22_72' <Predicate = true> <Delay = 0.00>
ST_833 : Operation 3609 [1/1] (0.00ns)   --->   "%la_addr_74 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_72" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3609 'getelementptr' 'la_addr_74' <Predicate = true> <Delay = 0.00>
ST_833 : Operation 3610 [2/2] (1.23ns)   --->   "%la_load_73 = load float* %la_addr_74, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3610 'load' 'la_load_73' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 834 <SV = 428> <Delay = 6.43>
ST_834 : Operation 3611 [4/4] (6.43ns)   --->   "%tmp_25_71 = fadd float %tmp_25_70, %tmp_24_71" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3611 'fadd' 'tmp_25_71' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_834 : Operation 3612 [1/2] (1.23ns)   --->   "%la_load_73 = load float* %la_addr_74, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3612 'load' 'la_load_73' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 835 <SV = 429> <Delay = 7.01>
ST_835 : Operation 3613 [3/4] (6.43ns)   --->   "%tmp_25_71 = fadd float %tmp_25_70, %tmp_24_71" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3613 'fadd' 'tmp_25_71' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_835 : Operation 3614 [3/3] (7.01ns)   --->   "%tmp_24_72 = fmul float %la_load_73, %ly_load_73" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3614 'fmul' 'tmp_24_72' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 836 <SV = 430> <Delay = 7.01>
ST_836 : Operation 3615 [2/4] (6.43ns)   --->   "%tmp_25_71 = fadd float %tmp_25_70, %tmp_24_71" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3615 'fadd' 'tmp_25_71' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_836 : Operation 3616 [2/3] (7.01ns)   --->   "%tmp_24_72 = fmul float %la_load_73, %ly_load_73" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3616 'fmul' 'tmp_24_72' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 837 <SV = 431> <Delay = 7.01>
ST_837 : Operation 3617 [1/4] (6.43ns)   --->   "%tmp_25_71 = fadd float %tmp_25_70, %tmp_24_71" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3617 'fadd' 'tmp_25_71' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_837 : Operation 3618 [1/3] (7.01ns)   --->   "%tmp_24_72 = fmul float %la_load_73, %ly_load_73" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3618 'fmul' 'tmp_24_72' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_837 : Operation 3619 [1/1] (0.00ns)   --->   "%tmp_21_73 = or i16 %tmp_16, 74" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3619 'or' 'tmp_21_73' <Predicate = true> <Delay = 0.00>
ST_837 : Operation 3620 [1/1] (0.00ns)   --->   "%tmp_22_73 = zext i16 %tmp_21_73 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3620 'zext' 'tmp_22_73' <Predicate = true> <Delay = 0.00>
ST_837 : Operation 3621 [1/1] (0.00ns)   --->   "%la_addr_75 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_73" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3621 'getelementptr' 'la_addr_75' <Predicate = true> <Delay = 0.00>
ST_837 : Operation 3622 [2/2] (1.23ns)   --->   "%la_load_74 = load float* %la_addr_75, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3622 'load' 'la_load_74' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 838 <SV = 432> <Delay = 6.43>
ST_838 : Operation 3623 [4/4] (6.43ns)   --->   "%tmp_25_72 = fadd float %tmp_25_71, %tmp_24_72" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3623 'fadd' 'tmp_25_72' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_838 : Operation 3624 [1/2] (1.23ns)   --->   "%la_load_74 = load float* %la_addr_75, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3624 'load' 'la_load_74' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 839 <SV = 433> <Delay = 7.01>
ST_839 : Operation 3625 [3/4] (6.43ns)   --->   "%tmp_25_72 = fadd float %tmp_25_71, %tmp_24_72" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3625 'fadd' 'tmp_25_72' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_839 : Operation 3626 [3/3] (7.01ns)   --->   "%tmp_24_73 = fmul float %la_load_74, %ly_load_74" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3626 'fmul' 'tmp_24_73' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 840 <SV = 434> <Delay = 7.01>
ST_840 : Operation 3627 [2/4] (6.43ns)   --->   "%tmp_25_72 = fadd float %tmp_25_71, %tmp_24_72" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3627 'fadd' 'tmp_25_72' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_840 : Operation 3628 [2/3] (7.01ns)   --->   "%tmp_24_73 = fmul float %la_load_74, %ly_load_74" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3628 'fmul' 'tmp_24_73' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 841 <SV = 435> <Delay = 7.01>
ST_841 : Operation 3629 [1/4] (6.43ns)   --->   "%tmp_25_72 = fadd float %tmp_25_71, %tmp_24_72" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3629 'fadd' 'tmp_25_72' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_841 : Operation 3630 [1/3] (7.01ns)   --->   "%tmp_24_73 = fmul float %la_load_74, %ly_load_74" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3630 'fmul' 'tmp_24_73' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_841 : Operation 3631 [1/1] (0.00ns)   --->   "%tmp_21_74 = or i16 %tmp_16, 75" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3631 'or' 'tmp_21_74' <Predicate = true> <Delay = 0.00>
ST_841 : Operation 3632 [1/1] (0.00ns)   --->   "%tmp_22_74 = zext i16 %tmp_21_74 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3632 'zext' 'tmp_22_74' <Predicate = true> <Delay = 0.00>
ST_841 : Operation 3633 [1/1] (0.00ns)   --->   "%la_addr_76 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_74" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3633 'getelementptr' 'la_addr_76' <Predicate = true> <Delay = 0.00>
ST_841 : Operation 3634 [2/2] (1.23ns)   --->   "%la_load_75 = load float* %la_addr_76, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3634 'load' 'la_load_75' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 842 <SV = 436> <Delay = 6.43>
ST_842 : Operation 3635 [4/4] (6.43ns)   --->   "%tmp_25_73 = fadd float %tmp_25_72, %tmp_24_73" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3635 'fadd' 'tmp_25_73' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_842 : Operation 3636 [1/2] (1.23ns)   --->   "%la_load_75 = load float* %la_addr_76, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3636 'load' 'la_load_75' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 843 <SV = 437> <Delay = 7.01>
ST_843 : Operation 3637 [3/4] (6.43ns)   --->   "%tmp_25_73 = fadd float %tmp_25_72, %tmp_24_73" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3637 'fadd' 'tmp_25_73' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_843 : Operation 3638 [3/3] (7.01ns)   --->   "%tmp_24_74 = fmul float %la_load_75, %ly_load_75" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3638 'fmul' 'tmp_24_74' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 844 <SV = 438> <Delay = 7.01>
ST_844 : Operation 3639 [2/4] (6.43ns)   --->   "%tmp_25_73 = fadd float %tmp_25_72, %tmp_24_73" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3639 'fadd' 'tmp_25_73' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_844 : Operation 3640 [2/3] (7.01ns)   --->   "%tmp_24_74 = fmul float %la_load_75, %ly_load_75" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3640 'fmul' 'tmp_24_74' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 845 <SV = 439> <Delay = 7.01>
ST_845 : Operation 3641 [1/4] (6.43ns)   --->   "%tmp_25_73 = fadd float %tmp_25_72, %tmp_24_73" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3641 'fadd' 'tmp_25_73' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_845 : Operation 3642 [1/3] (7.01ns)   --->   "%tmp_24_74 = fmul float %la_load_75, %ly_load_75" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3642 'fmul' 'tmp_24_74' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_845 : Operation 3643 [1/1] (0.00ns)   --->   "%tmp_21_75 = or i16 %tmp_16, 76" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3643 'or' 'tmp_21_75' <Predicate = true> <Delay = 0.00>
ST_845 : Operation 3644 [1/1] (0.00ns)   --->   "%tmp_22_75 = zext i16 %tmp_21_75 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3644 'zext' 'tmp_22_75' <Predicate = true> <Delay = 0.00>
ST_845 : Operation 3645 [1/1] (0.00ns)   --->   "%la_addr_77 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_75" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3645 'getelementptr' 'la_addr_77' <Predicate = true> <Delay = 0.00>
ST_845 : Operation 3646 [2/2] (1.23ns)   --->   "%la_load_76 = load float* %la_addr_77, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3646 'load' 'la_load_76' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 846 <SV = 440> <Delay = 6.43>
ST_846 : Operation 3647 [4/4] (6.43ns)   --->   "%tmp_25_74 = fadd float %tmp_25_73, %tmp_24_74" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3647 'fadd' 'tmp_25_74' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_846 : Operation 3648 [1/2] (1.23ns)   --->   "%la_load_76 = load float* %la_addr_77, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3648 'load' 'la_load_76' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 847 <SV = 441> <Delay = 7.01>
ST_847 : Operation 3649 [3/4] (6.43ns)   --->   "%tmp_25_74 = fadd float %tmp_25_73, %tmp_24_74" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3649 'fadd' 'tmp_25_74' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_847 : Operation 3650 [3/3] (7.01ns)   --->   "%tmp_24_75 = fmul float %la_load_76, %ly_load_76" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3650 'fmul' 'tmp_24_75' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 848 <SV = 442> <Delay = 7.01>
ST_848 : Operation 3651 [2/4] (6.43ns)   --->   "%tmp_25_74 = fadd float %tmp_25_73, %tmp_24_74" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3651 'fadd' 'tmp_25_74' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_848 : Operation 3652 [2/3] (7.01ns)   --->   "%tmp_24_75 = fmul float %la_load_76, %ly_load_76" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3652 'fmul' 'tmp_24_75' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 849 <SV = 443> <Delay = 7.01>
ST_849 : Operation 3653 [1/4] (6.43ns)   --->   "%tmp_25_74 = fadd float %tmp_25_73, %tmp_24_74" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3653 'fadd' 'tmp_25_74' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_849 : Operation 3654 [1/3] (7.01ns)   --->   "%tmp_24_75 = fmul float %la_load_76, %ly_load_76" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3654 'fmul' 'tmp_24_75' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_849 : Operation 3655 [1/1] (0.00ns)   --->   "%tmp_21_76 = or i16 %tmp_16, 77" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3655 'or' 'tmp_21_76' <Predicate = true> <Delay = 0.00>
ST_849 : Operation 3656 [1/1] (0.00ns)   --->   "%tmp_22_76 = zext i16 %tmp_21_76 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3656 'zext' 'tmp_22_76' <Predicate = true> <Delay = 0.00>
ST_849 : Operation 3657 [1/1] (0.00ns)   --->   "%la_addr_78 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_76" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3657 'getelementptr' 'la_addr_78' <Predicate = true> <Delay = 0.00>
ST_849 : Operation 3658 [2/2] (1.23ns)   --->   "%la_load_77 = load float* %la_addr_78, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3658 'load' 'la_load_77' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 850 <SV = 444> <Delay = 6.43>
ST_850 : Operation 3659 [4/4] (6.43ns)   --->   "%tmp_25_75 = fadd float %tmp_25_74, %tmp_24_75" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3659 'fadd' 'tmp_25_75' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_850 : Operation 3660 [1/2] (1.23ns)   --->   "%la_load_77 = load float* %la_addr_78, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3660 'load' 'la_load_77' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 851 <SV = 445> <Delay = 7.01>
ST_851 : Operation 3661 [3/4] (6.43ns)   --->   "%tmp_25_75 = fadd float %tmp_25_74, %tmp_24_75" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3661 'fadd' 'tmp_25_75' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_851 : Operation 3662 [3/3] (7.01ns)   --->   "%tmp_24_76 = fmul float %la_load_77, %ly_load_77" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3662 'fmul' 'tmp_24_76' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 852 <SV = 446> <Delay = 7.01>
ST_852 : Operation 3663 [2/4] (6.43ns)   --->   "%tmp_25_75 = fadd float %tmp_25_74, %tmp_24_75" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3663 'fadd' 'tmp_25_75' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_852 : Operation 3664 [2/3] (7.01ns)   --->   "%tmp_24_76 = fmul float %la_load_77, %ly_load_77" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3664 'fmul' 'tmp_24_76' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 853 <SV = 447> <Delay = 7.01>
ST_853 : Operation 3665 [1/4] (6.43ns)   --->   "%tmp_25_75 = fadd float %tmp_25_74, %tmp_24_75" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3665 'fadd' 'tmp_25_75' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_853 : Operation 3666 [1/3] (7.01ns)   --->   "%tmp_24_76 = fmul float %la_load_77, %ly_load_77" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3666 'fmul' 'tmp_24_76' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_853 : Operation 3667 [1/1] (0.00ns)   --->   "%tmp_21_77 = or i16 %tmp_16, 78" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3667 'or' 'tmp_21_77' <Predicate = true> <Delay = 0.00>
ST_853 : Operation 3668 [1/1] (0.00ns)   --->   "%tmp_22_77 = zext i16 %tmp_21_77 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3668 'zext' 'tmp_22_77' <Predicate = true> <Delay = 0.00>
ST_853 : Operation 3669 [1/1] (0.00ns)   --->   "%la_addr_79 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_77" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3669 'getelementptr' 'la_addr_79' <Predicate = true> <Delay = 0.00>
ST_853 : Operation 3670 [2/2] (1.23ns)   --->   "%la_load_78 = load float* %la_addr_79, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3670 'load' 'la_load_78' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 854 <SV = 448> <Delay = 6.43>
ST_854 : Operation 3671 [4/4] (6.43ns)   --->   "%tmp_25_76 = fadd float %tmp_25_75, %tmp_24_76" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3671 'fadd' 'tmp_25_76' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_854 : Operation 3672 [1/2] (1.23ns)   --->   "%la_load_78 = load float* %la_addr_79, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3672 'load' 'la_load_78' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 855 <SV = 449> <Delay = 7.01>
ST_855 : Operation 3673 [3/4] (6.43ns)   --->   "%tmp_25_76 = fadd float %tmp_25_75, %tmp_24_76" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3673 'fadd' 'tmp_25_76' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_855 : Operation 3674 [3/3] (7.01ns)   --->   "%tmp_24_77 = fmul float %la_load_78, %ly_load_78" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3674 'fmul' 'tmp_24_77' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 856 <SV = 450> <Delay = 7.01>
ST_856 : Operation 3675 [2/4] (6.43ns)   --->   "%tmp_25_76 = fadd float %tmp_25_75, %tmp_24_76" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3675 'fadd' 'tmp_25_76' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_856 : Operation 3676 [2/3] (7.01ns)   --->   "%tmp_24_77 = fmul float %la_load_78, %ly_load_78" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3676 'fmul' 'tmp_24_77' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 857 <SV = 451> <Delay = 7.01>
ST_857 : Operation 3677 [1/4] (6.43ns)   --->   "%tmp_25_76 = fadd float %tmp_25_75, %tmp_24_76" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3677 'fadd' 'tmp_25_76' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_857 : Operation 3678 [1/3] (7.01ns)   --->   "%tmp_24_77 = fmul float %la_load_78, %ly_load_78" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3678 'fmul' 'tmp_24_77' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_857 : Operation 3679 [1/1] (0.00ns)   --->   "%tmp_21_78 = or i16 %tmp_16, 79" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3679 'or' 'tmp_21_78' <Predicate = true> <Delay = 0.00>
ST_857 : Operation 3680 [1/1] (0.00ns)   --->   "%tmp_22_78 = zext i16 %tmp_21_78 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3680 'zext' 'tmp_22_78' <Predicate = true> <Delay = 0.00>
ST_857 : Operation 3681 [1/1] (0.00ns)   --->   "%la_addr_80 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_78" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3681 'getelementptr' 'la_addr_80' <Predicate = true> <Delay = 0.00>
ST_857 : Operation 3682 [2/2] (1.23ns)   --->   "%la_load_79 = load float* %la_addr_80, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3682 'load' 'la_load_79' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 858 <SV = 452> <Delay = 6.43>
ST_858 : Operation 3683 [4/4] (6.43ns)   --->   "%tmp_25_77 = fadd float %tmp_25_76, %tmp_24_77" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3683 'fadd' 'tmp_25_77' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_858 : Operation 3684 [1/2] (1.23ns)   --->   "%la_load_79 = load float* %la_addr_80, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3684 'load' 'la_load_79' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 859 <SV = 453> <Delay = 7.01>
ST_859 : Operation 3685 [3/4] (6.43ns)   --->   "%tmp_25_77 = fadd float %tmp_25_76, %tmp_24_77" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3685 'fadd' 'tmp_25_77' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_859 : Operation 3686 [3/3] (7.01ns)   --->   "%tmp_24_78 = fmul float %la_load_79, %ly_load_79" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3686 'fmul' 'tmp_24_78' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 860 <SV = 454> <Delay = 7.01>
ST_860 : Operation 3687 [2/4] (6.43ns)   --->   "%tmp_25_77 = fadd float %tmp_25_76, %tmp_24_77" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3687 'fadd' 'tmp_25_77' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_860 : Operation 3688 [2/3] (7.01ns)   --->   "%tmp_24_78 = fmul float %la_load_79, %ly_load_79" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3688 'fmul' 'tmp_24_78' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 861 <SV = 455> <Delay = 7.01>
ST_861 : Operation 3689 [1/4] (6.43ns)   --->   "%tmp_25_77 = fadd float %tmp_25_76, %tmp_24_77" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3689 'fadd' 'tmp_25_77' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_861 : Operation 3690 [1/3] (7.01ns)   --->   "%tmp_24_78 = fmul float %la_load_79, %ly_load_79" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3690 'fmul' 'tmp_24_78' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_861 : Operation 3691 [1/1] (0.00ns)   --->   "%tmp_21_79 = or i16 %tmp_16, 80" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3691 'or' 'tmp_21_79' <Predicate = true> <Delay = 0.00>
ST_861 : Operation 3692 [1/1] (0.00ns)   --->   "%tmp_22_79 = zext i16 %tmp_21_79 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3692 'zext' 'tmp_22_79' <Predicate = true> <Delay = 0.00>
ST_861 : Operation 3693 [1/1] (0.00ns)   --->   "%la_addr_81 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_79" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3693 'getelementptr' 'la_addr_81' <Predicate = true> <Delay = 0.00>
ST_861 : Operation 3694 [2/2] (1.23ns)   --->   "%la_load_80 = load float* %la_addr_81, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3694 'load' 'la_load_80' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 862 <SV = 456> <Delay = 6.43>
ST_862 : Operation 3695 [4/4] (6.43ns)   --->   "%tmp_25_78 = fadd float %tmp_25_77, %tmp_24_78" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3695 'fadd' 'tmp_25_78' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_862 : Operation 3696 [1/2] (1.23ns)   --->   "%la_load_80 = load float* %la_addr_81, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3696 'load' 'la_load_80' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 863 <SV = 457> <Delay = 7.01>
ST_863 : Operation 3697 [3/4] (6.43ns)   --->   "%tmp_25_78 = fadd float %tmp_25_77, %tmp_24_78" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3697 'fadd' 'tmp_25_78' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_863 : Operation 3698 [3/3] (7.01ns)   --->   "%tmp_24_79 = fmul float %la_load_80, %ly_load_80" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3698 'fmul' 'tmp_24_79' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 864 <SV = 458> <Delay = 7.01>
ST_864 : Operation 3699 [2/4] (6.43ns)   --->   "%tmp_25_78 = fadd float %tmp_25_77, %tmp_24_78" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3699 'fadd' 'tmp_25_78' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_864 : Operation 3700 [2/3] (7.01ns)   --->   "%tmp_24_79 = fmul float %la_load_80, %ly_load_80" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3700 'fmul' 'tmp_24_79' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 865 <SV = 459> <Delay = 7.01>
ST_865 : Operation 3701 [1/4] (6.43ns)   --->   "%tmp_25_78 = fadd float %tmp_25_77, %tmp_24_78" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3701 'fadd' 'tmp_25_78' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_865 : Operation 3702 [1/3] (7.01ns)   --->   "%tmp_24_79 = fmul float %la_load_80, %ly_load_80" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3702 'fmul' 'tmp_24_79' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_865 : Operation 3703 [1/1] (0.00ns)   --->   "%tmp_21_80 = or i16 %tmp_16, 81" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3703 'or' 'tmp_21_80' <Predicate = true> <Delay = 0.00>
ST_865 : Operation 3704 [1/1] (0.00ns)   --->   "%tmp_22_80 = zext i16 %tmp_21_80 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3704 'zext' 'tmp_22_80' <Predicate = true> <Delay = 0.00>
ST_865 : Operation 3705 [1/1] (0.00ns)   --->   "%la_addr_82 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_80" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3705 'getelementptr' 'la_addr_82' <Predicate = true> <Delay = 0.00>
ST_865 : Operation 3706 [2/2] (1.23ns)   --->   "%la_load_81 = load float* %la_addr_82, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3706 'load' 'la_load_81' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 866 <SV = 460> <Delay = 6.43>
ST_866 : Operation 3707 [4/4] (6.43ns)   --->   "%tmp_25_79 = fadd float %tmp_25_78, %tmp_24_79" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3707 'fadd' 'tmp_25_79' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_866 : Operation 3708 [1/2] (1.23ns)   --->   "%la_load_81 = load float* %la_addr_82, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3708 'load' 'la_load_81' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 867 <SV = 461> <Delay = 7.01>
ST_867 : Operation 3709 [3/4] (6.43ns)   --->   "%tmp_25_79 = fadd float %tmp_25_78, %tmp_24_79" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3709 'fadd' 'tmp_25_79' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_867 : Operation 3710 [3/3] (7.01ns)   --->   "%tmp_24_80 = fmul float %la_load_81, %ly_load_81" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3710 'fmul' 'tmp_24_80' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 868 <SV = 462> <Delay = 7.01>
ST_868 : Operation 3711 [2/4] (6.43ns)   --->   "%tmp_25_79 = fadd float %tmp_25_78, %tmp_24_79" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3711 'fadd' 'tmp_25_79' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_868 : Operation 3712 [2/3] (7.01ns)   --->   "%tmp_24_80 = fmul float %la_load_81, %ly_load_81" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3712 'fmul' 'tmp_24_80' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 869 <SV = 463> <Delay = 7.01>
ST_869 : Operation 3713 [1/4] (6.43ns)   --->   "%tmp_25_79 = fadd float %tmp_25_78, %tmp_24_79" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3713 'fadd' 'tmp_25_79' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_869 : Operation 3714 [1/3] (7.01ns)   --->   "%tmp_24_80 = fmul float %la_load_81, %ly_load_81" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3714 'fmul' 'tmp_24_80' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_869 : Operation 3715 [1/1] (0.00ns)   --->   "%tmp_21_81 = or i16 %tmp_16, 82" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3715 'or' 'tmp_21_81' <Predicate = true> <Delay = 0.00>
ST_869 : Operation 3716 [1/1] (0.00ns)   --->   "%tmp_22_81 = zext i16 %tmp_21_81 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3716 'zext' 'tmp_22_81' <Predicate = true> <Delay = 0.00>
ST_869 : Operation 3717 [1/1] (0.00ns)   --->   "%la_addr_83 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_81" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3717 'getelementptr' 'la_addr_83' <Predicate = true> <Delay = 0.00>
ST_869 : Operation 3718 [2/2] (1.23ns)   --->   "%la_load_82 = load float* %la_addr_83, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3718 'load' 'la_load_82' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 870 <SV = 464> <Delay = 6.43>
ST_870 : Operation 3719 [4/4] (6.43ns)   --->   "%tmp_25_80 = fadd float %tmp_25_79, %tmp_24_80" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3719 'fadd' 'tmp_25_80' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_870 : Operation 3720 [1/2] (1.23ns)   --->   "%la_load_82 = load float* %la_addr_83, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3720 'load' 'la_load_82' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 871 <SV = 465> <Delay = 7.01>
ST_871 : Operation 3721 [3/4] (6.43ns)   --->   "%tmp_25_80 = fadd float %tmp_25_79, %tmp_24_80" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3721 'fadd' 'tmp_25_80' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_871 : Operation 3722 [3/3] (7.01ns)   --->   "%tmp_24_81 = fmul float %la_load_82, %ly_load_82" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3722 'fmul' 'tmp_24_81' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 872 <SV = 466> <Delay = 7.01>
ST_872 : Operation 3723 [2/4] (6.43ns)   --->   "%tmp_25_80 = fadd float %tmp_25_79, %tmp_24_80" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3723 'fadd' 'tmp_25_80' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_872 : Operation 3724 [2/3] (7.01ns)   --->   "%tmp_24_81 = fmul float %la_load_82, %ly_load_82" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3724 'fmul' 'tmp_24_81' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 873 <SV = 467> <Delay = 7.01>
ST_873 : Operation 3725 [1/4] (6.43ns)   --->   "%tmp_25_80 = fadd float %tmp_25_79, %tmp_24_80" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3725 'fadd' 'tmp_25_80' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_873 : Operation 3726 [1/3] (7.01ns)   --->   "%tmp_24_81 = fmul float %la_load_82, %ly_load_82" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3726 'fmul' 'tmp_24_81' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_873 : Operation 3727 [1/1] (0.00ns)   --->   "%tmp_21_82 = or i16 %tmp_16, 83" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3727 'or' 'tmp_21_82' <Predicate = true> <Delay = 0.00>
ST_873 : Operation 3728 [1/1] (0.00ns)   --->   "%tmp_22_82 = zext i16 %tmp_21_82 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3728 'zext' 'tmp_22_82' <Predicate = true> <Delay = 0.00>
ST_873 : Operation 3729 [1/1] (0.00ns)   --->   "%la_addr_84 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_82" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3729 'getelementptr' 'la_addr_84' <Predicate = true> <Delay = 0.00>
ST_873 : Operation 3730 [2/2] (1.23ns)   --->   "%la_load_83 = load float* %la_addr_84, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3730 'load' 'la_load_83' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 874 <SV = 468> <Delay = 6.43>
ST_874 : Operation 3731 [4/4] (6.43ns)   --->   "%tmp_25_81 = fadd float %tmp_25_80, %tmp_24_81" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3731 'fadd' 'tmp_25_81' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_874 : Operation 3732 [1/2] (1.23ns)   --->   "%la_load_83 = load float* %la_addr_84, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3732 'load' 'la_load_83' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 875 <SV = 469> <Delay = 7.01>
ST_875 : Operation 3733 [3/4] (6.43ns)   --->   "%tmp_25_81 = fadd float %tmp_25_80, %tmp_24_81" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3733 'fadd' 'tmp_25_81' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_875 : Operation 3734 [3/3] (7.01ns)   --->   "%tmp_24_82 = fmul float %la_load_83, %ly_load_83" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3734 'fmul' 'tmp_24_82' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 876 <SV = 470> <Delay = 7.01>
ST_876 : Operation 3735 [2/4] (6.43ns)   --->   "%tmp_25_81 = fadd float %tmp_25_80, %tmp_24_81" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3735 'fadd' 'tmp_25_81' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_876 : Operation 3736 [2/3] (7.01ns)   --->   "%tmp_24_82 = fmul float %la_load_83, %ly_load_83" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3736 'fmul' 'tmp_24_82' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 877 <SV = 471> <Delay = 7.01>
ST_877 : Operation 3737 [1/4] (6.43ns)   --->   "%tmp_25_81 = fadd float %tmp_25_80, %tmp_24_81" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3737 'fadd' 'tmp_25_81' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_877 : Operation 3738 [1/3] (7.01ns)   --->   "%tmp_24_82 = fmul float %la_load_83, %ly_load_83" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3738 'fmul' 'tmp_24_82' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_877 : Operation 3739 [1/1] (0.00ns)   --->   "%tmp_21_83 = or i16 %tmp_16, 84" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3739 'or' 'tmp_21_83' <Predicate = true> <Delay = 0.00>
ST_877 : Operation 3740 [1/1] (0.00ns)   --->   "%tmp_22_83 = zext i16 %tmp_21_83 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3740 'zext' 'tmp_22_83' <Predicate = true> <Delay = 0.00>
ST_877 : Operation 3741 [1/1] (0.00ns)   --->   "%la_addr_85 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_83" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3741 'getelementptr' 'la_addr_85' <Predicate = true> <Delay = 0.00>
ST_877 : Operation 3742 [2/2] (1.23ns)   --->   "%la_load_84 = load float* %la_addr_85, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3742 'load' 'la_load_84' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 878 <SV = 472> <Delay = 6.43>
ST_878 : Operation 3743 [4/4] (6.43ns)   --->   "%tmp_25_82 = fadd float %tmp_25_81, %tmp_24_82" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3743 'fadd' 'tmp_25_82' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_878 : Operation 3744 [1/2] (1.23ns)   --->   "%la_load_84 = load float* %la_addr_85, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3744 'load' 'la_load_84' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 879 <SV = 473> <Delay = 7.01>
ST_879 : Operation 3745 [3/4] (6.43ns)   --->   "%tmp_25_82 = fadd float %tmp_25_81, %tmp_24_82" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3745 'fadd' 'tmp_25_82' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_879 : Operation 3746 [3/3] (7.01ns)   --->   "%tmp_24_83 = fmul float %la_load_84, %ly_load_84" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3746 'fmul' 'tmp_24_83' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 880 <SV = 474> <Delay = 7.01>
ST_880 : Operation 3747 [2/4] (6.43ns)   --->   "%tmp_25_82 = fadd float %tmp_25_81, %tmp_24_82" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3747 'fadd' 'tmp_25_82' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_880 : Operation 3748 [2/3] (7.01ns)   --->   "%tmp_24_83 = fmul float %la_load_84, %ly_load_84" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3748 'fmul' 'tmp_24_83' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 881 <SV = 475> <Delay = 7.01>
ST_881 : Operation 3749 [1/4] (6.43ns)   --->   "%tmp_25_82 = fadd float %tmp_25_81, %tmp_24_82" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3749 'fadd' 'tmp_25_82' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_881 : Operation 3750 [1/3] (7.01ns)   --->   "%tmp_24_83 = fmul float %la_load_84, %ly_load_84" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3750 'fmul' 'tmp_24_83' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_881 : Operation 3751 [1/1] (0.00ns)   --->   "%tmp_21_84 = or i16 %tmp_16, 85" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3751 'or' 'tmp_21_84' <Predicate = true> <Delay = 0.00>
ST_881 : Operation 3752 [1/1] (0.00ns)   --->   "%tmp_22_84 = zext i16 %tmp_21_84 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3752 'zext' 'tmp_22_84' <Predicate = true> <Delay = 0.00>
ST_881 : Operation 3753 [1/1] (0.00ns)   --->   "%la_addr_86 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_84" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3753 'getelementptr' 'la_addr_86' <Predicate = true> <Delay = 0.00>
ST_881 : Operation 3754 [2/2] (1.23ns)   --->   "%la_load_85 = load float* %la_addr_86, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3754 'load' 'la_load_85' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 882 <SV = 476> <Delay = 6.43>
ST_882 : Operation 3755 [4/4] (6.43ns)   --->   "%tmp_25_83 = fadd float %tmp_25_82, %tmp_24_83" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3755 'fadd' 'tmp_25_83' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_882 : Operation 3756 [1/2] (1.23ns)   --->   "%la_load_85 = load float* %la_addr_86, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3756 'load' 'la_load_85' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 883 <SV = 477> <Delay = 7.01>
ST_883 : Operation 3757 [3/4] (6.43ns)   --->   "%tmp_25_83 = fadd float %tmp_25_82, %tmp_24_83" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3757 'fadd' 'tmp_25_83' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_883 : Operation 3758 [3/3] (7.01ns)   --->   "%tmp_24_84 = fmul float %la_load_85, %ly_load_85" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3758 'fmul' 'tmp_24_84' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 884 <SV = 478> <Delay = 7.01>
ST_884 : Operation 3759 [2/4] (6.43ns)   --->   "%tmp_25_83 = fadd float %tmp_25_82, %tmp_24_83" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3759 'fadd' 'tmp_25_83' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_884 : Operation 3760 [2/3] (7.01ns)   --->   "%tmp_24_84 = fmul float %la_load_85, %ly_load_85" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3760 'fmul' 'tmp_24_84' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 885 <SV = 479> <Delay = 7.01>
ST_885 : Operation 3761 [1/4] (6.43ns)   --->   "%tmp_25_83 = fadd float %tmp_25_82, %tmp_24_83" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3761 'fadd' 'tmp_25_83' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_885 : Operation 3762 [1/3] (7.01ns)   --->   "%tmp_24_84 = fmul float %la_load_85, %ly_load_85" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3762 'fmul' 'tmp_24_84' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_885 : Operation 3763 [1/1] (0.00ns)   --->   "%tmp_21_85 = or i16 %tmp_16, 86" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3763 'or' 'tmp_21_85' <Predicate = true> <Delay = 0.00>
ST_885 : Operation 3764 [1/1] (0.00ns)   --->   "%tmp_22_85 = zext i16 %tmp_21_85 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3764 'zext' 'tmp_22_85' <Predicate = true> <Delay = 0.00>
ST_885 : Operation 3765 [1/1] (0.00ns)   --->   "%la_addr_87 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_85" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3765 'getelementptr' 'la_addr_87' <Predicate = true> <Delay = 0.00>
ST_885 : Operation 3766 [2/2] (1.23ns)   --->   "%la_load_86 = load float* %la_addr_87, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3766 'load' 'la_load_86' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 886 <SV = 480> <Delay = 6.43>
ST_886 : Operation 3767 [4/4] (6.43ns)   --->   "%tmp_25_84 = fadd float %tmp_25_83, %tmp_24_84" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3767 'fadd' 'tmp_25_84' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_886 : Operation 3768 [1/2] (1.23ns)   --->   "%la_load_86 = load float* %la_addr_87, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3768 'load' 'la_load_86' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 887 <SV = 481> <Delay = 7.01>
ST_887 : Operation 3769 [3/4] (6.43ns)   --->   "%tmp_25_84 = fadd float %tmp_25_83, %tmp_24_84" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3769 'fadd' 'tmp_25_84' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_887 : Operation 3770 [3/3] (7.01ns)   --->   "%tmp_24_85 = fmul float %la_load_86, %ly_load_86" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3770 'fmul' 'tmp_24_85' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 888 <SV = 482> <Delay = 7.01>
ST_888 : Operation 3771 [2/4] (6.43ns)   --->   "%tmp_25_84 = fadd float %tmp_25_83, %tmp_24_84" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3771 'fadd' 'tmp_25_84' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_888 : Operation 3772 [2/3] (7.01ns)   --->   "%tmp_24_85 = fmul float %la_load_86, %ly_load_86" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3772 'fmul' 'tmp_24_85' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 889 <SV = 483> <Delay = 7.01>
ST_889 : Operation 3773 [1/4] (6.43ns)   --->   "%tmp_25_84 = fadd float %tmp_25_83, %tmp_24_84" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3773 'fadd' 'tmp_25_84' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_889 : Operation 3774 [1/3] (7.01ns)   --->   "%tmp_24_85 = fmul float %la_load_86, %ly_load_86" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3774 'fmul' 'tmp_24_85' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_889 : Operation 3775 [1/1] (0.00ns)   --->   "%tmp_21_86 = or i16 %tmp_16, 87" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3775 'or' 'tmp_21_86' <Predicate = true> <Delay = 0.00>
ST_889 : Operation 3776 [1/1] (0.00ns)   --->   "%tmp_22_86 = zext i16 %tmp_21_86 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3776 'zext' 'tmp_22_86' <Predicate = true> <Delay = 0.00>
ST_889 : Operation 3777 [1/1] (0.00ns)   --->   "%la_addr_88 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_86" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3777 'getelementptr' 'la_addr_88' <Predicate = true> <Delay = 0.00>
ST_889 : Operation 3778 [2/2] (1.23ns)   --->   "%la_load_87 = load float* %la_addr_88, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3778 'load' 'la_load_87' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 890 <SV = 484> <Delay = 6.43>
ST_890 : Operation 3779 [4/4] (6.43ns)   --->   "%tmp_25_85 = fadd float %tmp_25_84, %tmp_24_85" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3779 'fadd' 'tmp_25_85' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_890 : Operation 3780 [1/2] (1.23ns)   --->   "%la_load_87 = load float* %la_addr_88, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3780 'load' 'la_load_87' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 891 <SV = 485> <Delay = 7.01>
ST_891 : Operation 3781 [3/4] (6.43ns)   --->   "%tmp_25_85 = fadd float %tmp_25_84, %tmp_24_85" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3781 'fadd' 'tmp_25_85' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_891 : Operation 3782 [3/3] (7.01ns)   --->   "%tmp_24_86 = fmul float %la_load_87, %ly_load_87" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3782 'fmul' 'tmp_24_86' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 892 <SV = 486> <Delay = 7.01>
ST_892 : Operation 3783 [2/4] (6.43ns)   --->   "%tmp_25_85 = fadd float %tmp_25_84, %tmp_24_85" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3783 'fadd' 'tmp_25_85' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_892 : Operation 3784 [2/3] (7.01ns)   --->   "%tmp_24_86 = fmul float %la_load_87, %ly_load_87" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3784 'fmul' 'tmp_24_86' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 893 <SV = 487> <Delay = 7.01>
ST_893 : Operation 3785 [1/4] (6.43ns)   --->   "%tmp_25_85 = fadd float %tmp_25_84, %tmp_24_85" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3785 'fadd' 'tmp_25_85' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_893 : Operation 3786 [1/3] (7.01ns)   --->   "%tmp_24_86 = fmul float %la_load_87, %ly_load_87" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3786 'fmul' 'tmp_24_86' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_893 : Operation 3787 [1/1] (0.00ns)   --->   "%tmp_21_87 = or i16 %tmp_16, 88" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3787 'or' 'tmp_21_87' <Predicate = true> <Delay = 0.00>
ST_893 : Operation 3788 [1/1] (0.00ns)   --->   "%tmp_22_87 = zext i16 %tmp_21_87 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3788 'zext' 'tmp_22_87' <Predicate = true> <Delay = 0.00>
ST_893 : Operation 3789 [1/1] (0.00ns)   --->   "%la_addr_89 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_87" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3789 'getelementptr' 'la_addr_89' <Predicate = true> <Delay = 0.00>
ST_893 : Operation 3790 [2/2] (1.23ns)   --->   "%la_load_88 = load float* %la_addr_89, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3790 'load' 'la_load_88' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 894 <SV = 488> <Delay = 6.43>
ST_894 : Operation 3791 [4/4] (6.43ns)   --->   "%tmp_25_86 = fadd float %tmp_25_85, %tmp_24_86" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3791 'fadd' 'tmp_25_86' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_894 : Operation 3792 [1/2] (1.23ns)   --->   "%la_load_88 = load float* %la_addr_89, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3792 'load' 'la_load_88' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 895 <SV = 489> <Delay = 7.01>
ST_895 : Operation 3793 [3/4] (6.43ns)   --->   "%tmp_25_86 = fadd float %tmp_25_85, %tmp_24_86" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3793 'fadd' 'tmp_25_86' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_895 : Operation 3794 [3/3] (7.01ns)   --->   "%tmp_24_87 = fmul float %la_load_88, %ly_load_88" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3794 'fmul' 'tmp_24_87' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 896 <SV = 490> <Delay = 7.01>
ST_896 : Operation 3795 [2/4] (6.43ns)   --->   "%tmp_25_86 = fadd float %tmp_25_85, %tmp_24_86" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3795 'fadd' 'tmp_25_86' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_896 : Operation 3796 [2/3] (7.01ns)   --->   "%tmp_24_87 = fmul float %la_load_88, %ly_load_88" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3796 'fmul' 'tmp_24_87' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 897 <SV = 491> <Delay = 7.01>
ST_897 : Operation 3797 [1/4] (6.43ns)   --->   "%tmp_25_86 = fadd float %tmp_25_85, %tmp_24_86" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3797 'fadd' 'tmp_25_86' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_897 : Operation 3798 [1/3] (7.01ns)   --->   "%tmp_24_87 = fmul float %la_load_88, %ly_load_88" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3798 'fmul' 'tmp_24_87' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_897 : Operation 3799 [1/1] (0.00ns)   --->   "%tmp_21_88 = or i16 %tmp_16, 89" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3799 'or' 'tmp_21_88' <Predicate = true> <Delay = 0.00>
ST_897 : Operation 3800 [1/1] (0.00ns)   --->   "%tmp_22_88 = zext i16 %tmp_21_88 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3800 'zext' 'tmp_22_88' <Predicate = true> <Delay = 0.00>
ST_897 : Operation 3801 [1/1] (0.00ns)   --->   "%la_addr_90 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_88" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3801 'getelementptr' 'la_addr_90' <Predicate = true> <Delay = 0.00>
ST_897 : Operation 3802 [2/2] (1.23ns)   --->   "%la_load_89 = load float* %la_addr_90, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3802 'load' 'la_load_89' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 898 <SV = 492> <Delay = 6.43>
ST_898 : Operation 3803 [4/4] (6.43ns)   --->   "%tmp_25_87 = fadd float %tmp_25_86, %tmp_24_87" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3803 'fadd' 'tmp_25_87' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_898 : Operation 3804 [1/2] (1.23ns)   --->   "%la_load_89 = load float* %la_addr_90, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3804 'load' 'la_load_89' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 899 <SV = 493> <Delay = 7.01>
ST_899 : Operation 3805 [3/4] (6.43ns)   --->   "%tmp_25_87 = fadd float %tmp_25_86, %tmp_24_87" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3805 'fadd' 'tmp_25_87' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_899 : Operation 3806 [3/3] (7.01ns)   --->   "%tmp_24_88 = fmul float %la_load_89, %ly_load_89" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3806 'fmul' 'tmp_24_88' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 900 <SV = 494> <Delay = 7.01>
ST_900 : Operation 3807 [2/4] (6.43ns)   --->   "%tmp_25_87 = fadd float %tmp_25_86, %tmp_24_87" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3807 'fadd' 'tmp_25_87' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_900 : Operation 3808 [2/3] (7.01ns)   --->   "%tmp_24_88 = fmul float %la_load_89, %ly_load_89" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3808 'fmul' 'tmp_24_88' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 901 <SV = 495> <Delay = 7.01>
ST_901 : Operation 3809 [1/4] (6.43ns)   --->   "%tmp_25_87 = fadd float %tmp_25_86, %tmp_24_87" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3809 'fadd' 'tmp_25_87' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_901 : Operation 3810 [1/3] (7.01ns)   --->   "%tmp_24_88 = fmul float %la_load_89, %ly_load_89" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3810 'fmul' 'tmp_24_88' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_901 : Operation 3811 [1/1] (0.00ns)   --->   "%tmp_21_89 = or i16 %tmp_16, 90" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3811 'or' 'tmp_21_89' <Predicate = true> <Delay = 0.00>
ST_901 : Operation 3812 [1/1] (0.00ns)   --->   "%tmp_22_89 = zext i16 %tmp_21_89 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3812 'zext' 'tmp_22_89' <Predicate = true> <Delay = 0.00>
ST_901 : Operation 3813 [1/1] (0.00ns)   --->   "%la_addr_91 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_89" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3813 'getelementptr' 'la_addr_91' <Predicate = true> <Delay = 0.00>
ST_901 : Operation 3814 [2/2] (1.23ns)   --->   "%la_load_90 = load float* %la_addr_91, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3814 'load' 'la_load_90' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 902 <SV = 496> <Delay = 6.43>
ST_902 : Operation 3815 [4/4] (6.43ns)   --->   "%tmp_25_88 = fadd float %tmp_25_87, %tmp_24_88" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3815 'fadd' 'tmp_25_88' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_902 : Operation 3816 [1/2] (1.23ns)   --->   "%la_load_90 = load float* %la_addr_91, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3816 'load' 'la_load_90' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 903 <SV = 497> <Delay = 7.01>
ST_903 : Operation 3817 [3/4] (6.43ns)   --->   "%tmp_25_88 = fadd float %tmp_25_87, %tmp_24_88" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3817 'fadd' 'tmp_25_88' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_903 : Operation 3818 [3/3] (7.01ns)   --->   "%tmp_24_89 = fmul float %la_load_90, %ly_load_90" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3818 'fmul' 'tmp_24_89' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 904 <SV = 498> <Delay = 7.01>
ST_904 : Operation 3819 [2/4] (6.43ns)   --->   "%tmp_25_88 = fadd float %tmp_25_87, %tmp_24_88" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3819 'fadd' 'tmp_25_88' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_904 : Operation 3820 [2/3] (7.01ns)   --->   "%tmp_24_89 = fmul float %la_load_90, %ly_load_90" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3820 'fmul' 'tmp_24_89' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 905 <SV = 499> <Delay = 7.01>
ST_905 : Operation 3821 [1/4] (6.43ns)   --->   "%tmp_25_88 = fadd float %tmp_25_87, %tmp_24_88" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3821 'fadd' 'tmp_25_88' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_905 : Operation 3822 [1/3] (7.01ns)   --->   "%tmp_24_89 = fmul float %la_load_90, %ly_load_90" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3822 'fmul' 'tmp_24_89' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_905 : Operation 3823 [1/1] (0.00ns)   --->   "%tmp_21_90 = or i16 %tmp_16, 91" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3823 'or' 'tmp_21_90' <Predicate = true> <Delay = 0.00>
ST_905 : Operation 3824 [1/1] (0.00ns)   --->   "%tmp_22_90 = zext i16 %tmp_21_90 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3824 'zext' 'tmp_22_90' <Predicate = true> <Delay = 0.00>
ST_905 : Operation 3825 [1/1] (0.00ns)   --->   "%la_addr_92 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_90" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3825 'getelementptr' 'la_addr_92' <Predicate = true> <Delay = 0.00>
ST_905 : Operation 3826 [2/2] (1.23ns)   --->   "%la_load_91 = load float* %la_addr_92, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3826 'load' 'la_load_91' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 906 <SV = 500> <Delay = 6.43>
ST_906 : Operation 3827 [4/4] (6.43ns)   --->   "%tmp_25_89 = fadd float %tmp_25_88, %tmp_24_89" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3827 'fadd' 'tmp_25_89' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_906 : Operation 3828 [1/2] (1.23ns)   --->   "%la_load_91 = load float* %la_addr_92, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3828 'load' 'la_load_91' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 907 <SV = 501> <Delay = 7.01>
ST_907 : Operation 3829 [3/4] (6.43ns)   --->   "%tmp_25_89 = fadd float %tmp_25_88, %tmp_24_89" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3829 'fadd' 'tmp_25_89' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_907 : Operation 3830 [3/3] (7.01ns)   --->   "%tmp_24_90 = fmul float %la_load_91, %ly_load_91" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3830 'fmul' 'tmp_24_90' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 908 <SV = 502> <Delay = 7.01>
ST_908 : Operation 3831 [2/4] (6.43ns)   --->   "%tmp_25_89 = fadd float %tmp_25_88, %tmp_24_89" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3831 'fadd' 'tmp_25_89' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_908 : Operation 3832 [2/3] (7.01ns)   --->   "%tmp_24_90 = fmul float %la_load_91, %ly_load_91" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3832 'fmul' 'tmp_24_90' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 909 <SV = 503> <Delay = 7.01>
ST_909 : Operation 3833 [1/4] (6.43ns)   --->   "%tmp_25_89 = fadd float %tmp_25_88, %tmp_24_89" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3833 'fadd' 'tmp_25_89' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_909 : Operation 3834 [1/3] (7.01ns)   --->   "%tmp_24_90 = fmul float %la_load_91, %ly_load_91" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3834 'fmul' 'tmp_24_90' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_909 : Operation 3835 [1/1] (0.00ns)   --->   "%tmp_21_91 = or i16 %tmp_16, 92" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3835 'or' 'tmp_21_91' <Predicate = true> <Delay = 0.00>
ST_909 : Operation 3836 [1/1] (0.00ns)   --->   "%tmp_22_91 = zext i16 %tmp_21_91 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3836 'zext' 'tmp_22_91' <Predicate = true> <Delay = 0.00>
ST_909 : Operation 3837 [1/1] (0.00ns)   --->   "%la_addr_93 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_91" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3837 'getelementptr' 'la_addr_93' <Predicate = true> <Delay = 0.00>
ST_909 : Operation 3838 [2/2] (1.23ns)   --->   "%la_load_92 = load float* %la_addr_93, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3838 'load' 'la_load_92' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 910 <SV = 504> <Delay = 6.43>
ST_910 : Operation 3839 [4/4] (6.43ns)   --->   "%tmp_25_90 = fadd float %tmp_25_89, %tmp_24_90" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3839 'fadd' 'tmp_25_90' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_910 : Operation 3840 [1/2] (1.23ns)   --->   "%la_load_92 = load float* %la_addr_93, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3840 'load' 'la_load_92' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 911 <SV = 505> <Delay = 7.01>
ST_911 : Operation 3841 [3/4] (6.43ns)   --->   "%tmp_25_90 = fadd float %tmp_25_89, %tmp_24_90" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3841 'fadd' 'tmp_25_90' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_911 : Operation 3842 [3/3] (7.01ns)   --->   "%tmp_24_91 = fmul float %la_load_92, %ly_load_92" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3842 'fmul' 'tmp_24_91' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 912 <SV = 506> <Delay = 7.01>
ST_912 : Operation 3843 [2/4] (6.43ns)   --->   "%tmp_25_90 = fadd float %tmp_25_89, %tmp_24_90" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3843 'fadd' 'tmp_25_90' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_912 : Operation 3844 [2/3] (7.01ns)   --->   "%tmp_24_91 = fmul float %la_load_92, %ly_load_92" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3844 'fmul' 'tmp_24_91' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 913 <SV = 507> <Delay = 7.01>
ST_913 : Operation 3845 [1/4] (6.43ns)   --->   "%tmp_25_90 = fadd float %tmp_25_89, %tmp_24_90" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3845 'fadd' 'tmp_25_90' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_913 : Operation 3846 [1/3] (7.01ns)   --->   "%tmp_24_91 = fmul float %la_load_92, %ly_load_92" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3846 'fmul' 'tmp_24_91' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_913 : Operation 3847 [1/1] (0.00ns)   --->   "%tmp_21_92 = or i16 %tmp_16, 93" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3847 'or' 'tmp_21_92' <Predicate = true> <Delay = 0.00>
ST_913 : Operation 3848 [1/1] (0.00ns)   --->   "%tmp_22_92 = zext i16 %tmp_21_92 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3848 'zext' 'tmp_22_92' <Predicate = true> <Delay = 0.00>
ST_913 : Operation 3849 [1/1] (0.00ns)   --->   "%la_addr_94 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_92" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3849 'getelementptr' 'la_addr_94' <Predicate = true> <Delay = 0.00>
ST_913 : Operation 3850 [2/2] (1.23ns)   --->   "%la_load_93 = load float* %la_addr_94, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3850 'load' 'la_load_93' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 914 <SV = 508> <Delay = 6.43>
ST_914 : Operation 3851 [4/4] (6.43ns)   --->   "%tmp_25_91 = fadd float %tmp_25_90, %tmp_24_91" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3851 'fadd' 'tmp_25_91' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_914 : Operation 3852 [1/2] (1.23ns)   --->   "%la_load_93 = load float* %la_addr_94, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3852 'load' 'la_load_93' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 915 <SV = 509> <Delay = 7.01>
ST_915 : Operation 3853 [3/4] (6.43ns)   --->   "%tmp_25_91 = fadd float %tmp_25_90, %tmp_24_91" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3853 'fadd' 'tmp_25_91' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_915 : Operation 3854 [3/3] (7.01ns)   --->   "%tmp_24_92 = fmul float %la_load_93, %ly_load_93" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3854 'fmul' 'tmp_24_92' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 916 <SV = 510> <Delay = 7.01>
ST_916 : Operation 3855 [2/4] (6.43ns)   --->   "%tmp_25_91 = fadd float %tmp_25_90, %tmp_24_91" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3855 'fadd' 'tmp_25_91' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_916 : Operation 3856 [2/3] (7.01ns)   --->   "%tmp_24_92 = fmul float %la_load_93, %ly_load_93" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3856 'fmul' 'tmp_24_92' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 917 <SV = 511> <Delay = 7.01>
ST_917 : Operation 3857 [1/4] (6.43ns)   --->   "%tmp_25_91 = fadd float %tmp_25_90, %tmp_24_91" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3857 'fadd' 'tmp_25_91' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_917 : Operation 3858 [1/3] (7.01ns)   --->   "%tmp_24_92 = fmul float %la_load_93, %ly_load_93" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3858 'fmul' 'tmp_24_92' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_917 : Operation 3859 [1/1] (0.00ns)   --->   "%tmp_21_93 = or i16 %tmp_16, 94" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3859 'or' 'tmp_21_93' <Predicate = true> <Delay = 0.00>
ST_917 : Operation 3860 [1/1] (0.00ns)   --->   "%tmp_22_93 = zext i16 %tmp_21_93 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3860 'zext' 'tmp_22_93' <Predicate = true> <Delay = 0.00>
ST_917 : Operation 3861 [1/1] (0.00ns)   --->   "%la_addr_95 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_93" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3861 'getelementptr' 'la_addr_95' <Predicate = true> <Delay = 0.00>
ST_917 : Operation 3862 [2/2] (1.23ns)   --->   "%la_load_94 = load float* %la_addr_95, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3862 'load' 'la_load_94' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 918 <SV = 512> <Delay = 6.43>
ST_918 : Operation 3863 [4/4] (6.43ns)   --->   "%tmp_25_92 = fadd float %tmp_25_91, %tmp_24_92" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3863 'fadd' 'tmp_25_92' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_918 : Operation 3864 [1/2] (1.23ns)   --->   "%la_load_94 = load float* %la_addr_95, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3864 'load' 'la_load_94' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 919 <SV = 513> <Delay = 7.01>
ST_919 : Operation 3865 [3/4] (6.43ns)   --->   "%tmp_25_92 = fadd float %tmp_25_91, %tmp_24_92" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3865 'fadd' 'tmp_25_92' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_919 : Operation 3866 [3/3] (7.01ns)   --->   "%tmp_24_93 = fmul float %la_load_94, %ly_load_94" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3866 'fmul' 'tmp_24_93' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 920 <SV = 514> <Delay = 7.01>
ST_920 : Operation 3867 [2/4] (6.43ns)   --->   "%tmp_25_92 = fadd float %tmp_25_91, %tmp_24_92" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3867 'fadd' 'tmp_25_92' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_920 : Operation 3868 [2/3] (7.01ns)   --->   "%tmp_24_93 = fmul float %la_load_94, %ly_load_94" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3868 'fmul' 'tmp_24_93' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 921 <SV = 515> <Delay = 7.01>
ST_921 : Operation 3869 [1/4] (6.43ns)   --->   "%tmp_25_92 = fadd float %tmp_25_91, %tmp_24_92" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3869 'fadd' 'tmp_25_92' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_921 : Operation 3870 [1/3] (7.01ns)   --->   "%tmp_24_93 = fmul float %la_load_94, %ly_load_94" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3870 'fmul' 'tmp_24_93' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_921 : Operation 3871 [1/1] (0.00ns)   --->   "%tmp_21_94 = or i16 %tmp_16, 95" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3871 'or' 'tmp_21_94' <Predicate = true> <Delay = 0.00>
ST_921 : Operation 3872 [1/1] (0.00ns)   --->   "%tmp_22_94 = zext i16 %tmp_21_94 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3872 'zext' 'tmp_22_94' <Predicate = true> <Delay = 0.00>
ST_921 : Operation 3873 [1/1] (0.00ns)   --->   "%la_addr_96 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_94" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3873 'getelementptr' 'la_addr_96' <Predicate = true> <Delay = 0.00>
ST_921 : Operation 3874 [2/2] (1.23ns)   --->   "%la_load_95 = load float* %la_addr_96, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3874 'load' 'la_load_95' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 922 <SV = 516> <Delay = 6.43>
ST_922 : Operation 3875 [4/4] (6.43ns)   --->   "%tmp_25_93 = fadd float %tmp_25_92, %tmp_24_93" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3875 'fadd' 'tmp_25_93' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_922 : Operation 3876 [1/2] (1.23ns)   --->   "%la_load_95 = load float* %la_addr_96, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3876 'load' 'la_load_95' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 923 <SV = 517> <Delay = 7.01>
ST_923 : Operation 3877 [3/4] (6.43ns)   --->   "%tmp_25_93 = fadd float %tmp_25_92, %tmp_24_93" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3877 'fadd' 'tmp_25_93' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_923 : Operation 3878 [3/3] (7.01ns)   --->   "%tmp_24_94 = fmul float %la_load_95, %ly_load_95" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3878 'fmul' 'tmp_24_94' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 924 <SV = 518> <Delay = 7.01>
ST_924 : Operation 3879 [2/4] (6.43ns)   --->   "%tmp_25_93 = fadd float %tmp_25_92, %tmp_24_93" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3879 'fadd' 'tmp_25_93' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_924 : Operation 3880 [2/3] (7.01ns)   --->   "%tmp_24_94 = fmul float %la_load_95, %ly_load_95" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3880 'fmul' 'tmp_24_94' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 925 <SV = 519> <Delay = 7.01>
ST_925 : Operation 3881 [1/4] (6.43ns)   --->   "%tmp_25_93 = fadd float %tmp_25_92, %tmp_24_93" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3881 'fadd' 'tmp_25_93' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_925 : Operation 3882 [1/3] (7.01ns)   --->   "%tmp_24_94 = fmul float %la_load_95, %ly_load_95" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3882 'fmul' 'tmp_24_94' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_925 : Operation 3883 [1/1] (0.00ns)   --->   "%tmp_21_95 = or i16 %tmp_16, 96" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3883 'or' 'tmp_21_95' <Predicate = true> <Delay = 0.00>
ST_925 : Operation 3884 [1/1] (0.00ns)   --->   "%tmp_22_95 = zext i16 %tmp_21_95 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3884 'zext' 'tmp_22_95' <Predicate = true> <Delay = 0.00>
ST_925 : Operation 3885 [1/1] (0.00ns)   --->   "%la_addr_97 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_95" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3885 'getelementptr' 'la_addr_97' <Predicate = true> <Delay = 0.00>
ST_925 : Operation 3886 [2/2] (1.23ns)   --->   "%la_load_96 = load float* %la_addr_97, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3886 'load' 'la_load_96' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 926 <SV = 520> <Delay = 6.43>
ST_926 : Operation 3887 [4/4] (6.43ns)   --->   "%tmp_25_94 = fadd float %tmp_25_93, %tmp_24_94" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3887 'fadd' 'tmp_25_94' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_926 : Operation 3888 [1/2] (1.23ns)   --->   "%la_load_96 = load float* %la_addr_97, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3888 'load' 'la_load_96' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 927 <SV = 521> <Delay = 7.01>
ST_927 : Operation 3889 [3/4] (6.43ns)   --->   "%tmp_25_94 = fadd float %tmp_25_93, %tmp_24_94" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3889 'fadd' 'tmp_25_94' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_927 : Operation 3890 [3/3] (7.01ns)   --->   "%tmp_24_95 = fmul float %la_load_96, %ly_load_96" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3890 'fmul' 'tmp_24_95' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 928 <SV = 522> <Delay = 7.01>
ST_928 : Operation 3891 [2/4] (6.43ns)   --->   "%tmp_25_94 = fadd float %tmp_25_93, %tmp_24_94" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3891 'fadd' 'tmp_25_94' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_928 : Operation 3892 [2/3] (7.01ns)   --->   "%tmp_24_95 = fmul float %la_load_96, %ly_load_96" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3892 'fmul' 'tmp_24_95' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 929 <SV = 523> <Delay = 7.01>
ST_929 : Operation 3893 [1/4] (6.43ns)   --->   "%tmp_25_94 = fadd float %tmp_25_93, %tmp_24_94" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3893 'fadd' 'tmp_25_94' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_929 : Operation 3894 [1/3] (7.01ns)   --->   "%tmp_24_95 = fmul float %la_load_96, %ly_load_96" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3894 'fmul' 'tmp_24_95' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_929 : Operation 3895 [1/1] (0.00ns)   --->   "%tmp_21_96 = or i16 %tmp_16, 97" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3895 'or' 'tmp_21_96' <Predicate = true> <Delay = 0.00>
ST_929 : Operation 3896 [1/1] (0.00ns)   --->   "%tmp_22_96 = zext i16 %tmp_21_96 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3896 'zext' 'tmp_22_96' <Predicate = true> <Delay = 0.00>
ST_929 : Operation 3897 [1/1] (0.00ns)   --->   "%la_addr_98 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_96" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3897 'getelementptr' 'la_addr_98' <Predicate = true> <Delay = 0.00>
ST_929 : Operation 3898 [2/2] (1.23ns)   --->   "%la_load_97 = load float* %la_addr_98, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3898 'load' 'la_load_97' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 930 <SV = 524> <Delay = 6.43>
ST_930 : Operation 3899 [4/4] (6.43ns)   --->   "%tmp_25_95 = fadd float %tmp_25_94, %tmp_24_95" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3899 'fadd' 'tmp_25_95' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 3900 [1/2] (1.23ns)   --->   "%la_load_97 = load float* %la_addr_98, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3900 'load' 'la_load_97' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 931 <SV = 525> <Delay = 7.01>
ST_931 : Operation 3901 [3/4] (6.43ns)   --->   "%tmp_25_95 = fadd float %tmp_25_94, %tmp_24_95" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3901 'fadd' 'tmp_25_95' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3902 [3/3] (7.01ns)   --->   "%tmp_24_96 = fmul float %la_load_97, %ly_load_97" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3902 'fmul' 'tmp_24_96' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 932 <SV = 526> <Delay = 7.01>
ST_932 : Operation 3903 [2/4] (6.43ns)   --->   "%tmp_25_95 = fadd float %tmp_25_94, %tmp_24_95" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3903 'fadd' 'tmp_25_95' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 3904 [2/3] (7.01ns)   --->   "%tmp_24_96 = fmul float %la_load_97, %ly_load_97" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3904 'fmul' 'tmp_24_96' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 933 <SV = 527> <Delay = 7.01>
ST_933 : Operation 3905 [1/4] (6.43ns)   --->   "%tmp_25_95 = fadd float %tmp_25_94, %tmp_24_95" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3905 'fadd' 'tmp_25_95' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_933 : Operation 3906 [1/3] (7.01ns)   --->   "%tmp_24_96 = fmul float %la_load_97, %ly_load_97" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3906 'fmul' 'tmp_24_96' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_933 : Operation 3907 [1/1] (0.00ns)   --->   "%tmp_21_97 = or i16 %tmp_16, 98" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3907 'or' 'tmp_21_97' <Predicate = true> <Delay = 0.00>
ST_933 : Operation 3908 [1/1] (0.00ns)   --->   "%tmp_22_97 = zext i16 %tmp_21_97 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3908 'zext' 'tmp_22_97' <Predicate = true> <Delay = 0.00>
ST_933 : Operation 3909 [1/1] (0.00ns)   --->   "%la_addr_99 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_97" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3909 'getelementptr' 'la_addr_99' <Predicate = true> <Delay = 0.00>
ST_933 : Operation 3910 [2/2] (1.23ns)   --->   "%la_load_98 = load float* %la_addr_99, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3910 'load' 'la_load_98' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 934 <SV = 528> <Delay = 6.43>
ST_934 : Operation 3911 [4/4] (6.43ns)   --->   "%tmp_25_96 = fadd float %tmp_25_95, %tmp_24_96" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3911 'fadd' 'tmp_25_96' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_934 : Operation 3912 [1/2] (1.23ns)   --->   "%la_load_98 = load float* %la_addr_99, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3912 'load' 'la_load_98' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 935 <SV = 529> <Delay = 7.01>
ST_935 : Operation 3913 [3/4] (6.43ns)   --->   "%tmp_25_96 = fadd float %tmp_25_95, %tmp_24_96" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3913 'fadd' 'tmp_25_96' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_935 : Operation 3914 [3/3] (7.01ns)   --->   "%tmp_24_97 = fmul float %la_load_98, %ly_load_98" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3914 'fmul' 'tmp_24_97' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 936 <SV = 530> <Delay = 7.01>
ST_936 : Operation 3915 [2/4] (6.43ns)   --->   "%tmp_25_96 = fadd float %tmp_25_95, %tmp_24_96" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3915 'fadd' 'tmp_25_96' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_936 : Operation 3916 [2/3] (7.01ns)   --->   "%tmp_24_97 = fmul float %la_load_98, %ly_load_98" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3916 'fmul' 'tmp_24_97' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 937 <SV = 531> <Delay = 7.01>
ST_937 : Operation 3917 [1/4] (6.43ns)   --->   "%tmp_25_96 = fadd float %tmp_25_95, %tmp_24_96" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3917 'fadd' 'tmp_25_96' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_937 : Operation 3918 [1/3] (7.01ns)   --->   "%tmp_24_97 = fmul float %la_load_98, %ly_load_98" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3918 'fmul' 'tmp_24_97' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_937 : Operation 3919 [1/1] (0.00ns)   --->   "%tmp_21_98 = or i16 %tmp_16, 99" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3919 'or' 'tmp_21_98' <Predicate = true> <Delay = 0.00>
ST_937 : Operation 3920 [1/1] (0.00ns)   --->   "%tmp_22_98 = zext i16 %tmp_21_98 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3920 'zext' 'tmp_22_98' <Predicate = true> <Delay = 0.00>
ST_937 : Operation 3921 [1/1] (0.00ns)   --->   "%la_addr_100 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_98" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3921 'getelementptr' 'la_addr_100' <Predicate = true> <Delay = 0.00>
ST_937 : Operation 3922 [2/2] (1.23ns)   --->   "%la_load_99 = load float* %la_addr_100, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3922 'load' 'la_load_99' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 938 <SV = 532> <Delay = 6.43>
ST_938 : Operation 3923 [4/4] (6.43ns)   --->   "%tmp_25_97 = fadd float %tmp_25_96, %tmp_24_97" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3923 'fadd' 'tmp_25_97' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_938 : Operation 3924 [1/2] (1.23ns)   --->   "%la_load_99 = load float* %la_addr_100, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3924 'load' 'la_load_99' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 939 <SV = 533> <Delay = 7.01>
ST_939 : Operation 3925 [3/4] (6.43ns)   --->   "%tmp_25_97 = fadd float %tmp_25_96, %tmp_24_97" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3925 'fadd' 'tmp_25_97' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_939 : Operation 3926 [3/3] (7.01ns)   --->   "%tmp_24_98 = fmul float %la_load_99, %ly_load_99" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3926 'fmul' 'tmp_24_98' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 940 <SV = 534> <Delay = 7.01>
ST_940 : Operation 3927 [2/4] (6.43ns)   --->   "%tmp_25_97 = fadd float %tmp_25_96, %tmp_24_97" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3927 'fadd' 'tmp_25_97' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_940 : Operation 3928 [2/3] (7.01ns)   --->   "%tmp_24_98 = fmul float %la_load_99, %ly_load_99" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3928 'fmul' 'tmp_24_98' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 941 <SV = 535> <Delay = 7.01>
ST_941 : Operation 3929 [1/4] (6.43ns)   --->   "%tmp_25_97 = fadd float %tmp_25_96, %tmp_24_97" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3929 'fadd' 'tmp_25_97' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_941 : Operation 3930 [1/3] (7.01ns)   --->   "%tmp_24_98 = fmul float %la_load_99, %ly_load_99" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3930 'fmul' 'tmp_24_98' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_941 : Operation 3931 [1/1] (0.00ns)   --->   "%tmp_21_99 = or i16 %tmp_16, 100" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3931 'or' 'tmp_21_99' <Predicate = true> <Delay = 0.00>
ST_941 : Operation 3932 [1/1] (0.00ns)   --->   "%tmp_22_99 = zext i16 %tmp_21_99 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3932 'zext' 'tmp_22_99' <Predicate = true> <Delay = 0.00>
ST_941 : Operation 3933 [1/1] (0.00ns)   --->   "%la_addr_101 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_99" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3933 'getelementptr' 'la_addr_101' <Predicate = true> <Delay = 0.00>
ST_941 : Operation 3934 [2/2] (1.23ns)   --->   "%la_load_100 = load float* %la_addr_101, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3934 'load' 'la_load_100' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 942 <SV = 536> <Delay = 6.43>
ST_942 : Operation 3935 [4/4] (6.43ns)   --->   "%tmp_25_98 = fadd float %tmp_25_97, %tmp_24_98" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3935 'fadd' 'tmp_25_98' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_942 : Operation 3936 [1/2] (1.23ns)   --->   "%la_load_100 = load float* %la_addr_101, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3936 'load' 'la_load_100' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 943 <SV = 537> <Delay = 7.01>
ST_943 : Operation 3937 [3/4] (6.43ns)   --->   "%tmp_25_98 = fadd float %tmp_25_97, %tmp_24_98" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3937 'fadd' 'tmp_25_98' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_943 : Operation 3938 [3/3] (7.01ns)   --->   "%tmp_24_99 = fmul float %la_load_100, %ly_load_100" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3938 'fmul' 'tmp_24_99' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 944 <SV = 538> <Delay = 7.01>
ST_944 : Operation 3939 [2/4] (6.43ns)   --->   "%tmp_25_98 = fadd float %tmp_25_97, %tmp_24_98" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3939 'fadd' 'tmp_25_98' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_944 : Operation 3940 [2/3] (7.01ns)   --->   "%tmp_24_99 = fmul float %la_load_100, %ly_load_100" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3940 'fmul' 'tmp_24_99' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 945 <SV = 539> <Delay = 7.01>
ST_945 : Operation 3941 [1/4] (6.43ns)   --->   "%tmp_25_98 = fadd float %tmp_25_97, %tmp_24_98" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3941 'fadd' 'tmp_25_98' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_945 : Operation 3942 [1/3] (7.01ns)   --->   "%tmp_24_99 = fmul float %la_load_100, %ly_load_100" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3942 'fmul' 'tmp_24_99' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_945 : Operation 3943 [1/1] (0.00ns)   --->   "%tmp_21_100 = or i16 %tmp_16, 101" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3943 'or' 'tmp_21_100' <Predicate = true> <Delay = 0.00>
ST_945 : Operation 3944 [1/1] (0.00ns)   --->   "%tmp_22_100 = zext i16 %tmp_21_100 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3944 'zext' 'tmp_22_100' <Predicate = true> <Delay = 0.00>
ST_945 : Operation 3945 [1/1] (0.00ns)   --->   "%la_addr_102 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_100" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3945 'getelementptr' 'la_addr_102' <Predicate = true> <Delay = 0.00>
ST_945 : Operation 3946 [2/2] (1.23ns)   --->   "%la_load_101 = load float* %la_addr_102, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3946 'load' 'la_load_101' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 946 <SV = 540> <Delay = 6.43>
ST_946 : Operation 3947 [4/4] (6.43ns)   --->   "%tmp_25_99 = fadd float %tmp_25_98, %tmp_24_99" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3947 'fadd' 'tmp_25_99' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_946 : Operation 3948 [1/2] (1.23ns)   --->   "%la_load_101 = load float* %la_addr_102, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3948 'load' 'la_load_101' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 947 <SV = 541> <Delay = 7.01>
ST_947 : Operation 3949 [3/4] (6.43ns)   --->   "%tmp_25_99 = fadd float %tmp_25_98, %tmp_24_99" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3949 'fadd' 'tmp_25_99' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_947 : Operation 3950 [3/3] (7.01ns)   --->   "%tmp_24_100 = fmul float %la_load_101, %ly_load_101" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3950 'fmul' 'tmp_24_100' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 948 <SV = 542> <Delay = 7.01>
ST_948 : Operation 3951 [2/4] (6.43ns)   --->   "%tmp_25_99 = fadd float %tmp_25_98, %tmp_24_99" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3951 'fadd' 'tmp_25_99' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_948 : Operation 3952 [2/3] (7.01ns)   --->   "%tmp_24_100 = fmul float %la_load_101, %ly_load_101" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3952 'fmul' 'tmp_24_100' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 949 <SV = 543> <Delay = 7.01>
ST_949 : Operation 3953 [1/4] (6.43ns)   --->   "%tmp_25_99 = fadd float %tmp_25_98, %tmp_24_99" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3953 'fadd' 'tmp_25_99' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_949 : Operation 3954 [1/3] (7.01ns)   --->   "%tmp_24_100 = fmul float %la_load_101, %ly_load_101" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3954 'fmul' 'tmp_24_100' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_949 : Operation 3955 [1/1] (0.00ns)   --->   "%tmp_21_101 = or i16 %tmp_16, 102" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3955 'or' 'tmp_21_101' <Predicate = true> <Delay = 0.00>
ST_949 : Operation 3956 [1/1] (0.00ns)   --->   "%tmp_22_101 = zext i16 %tmp_21_101 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3956 'zext' 'tmp_22_101' <Predicate = true> <Delay = 0.00>
ST_949 : Operation 3957 [1/1] (0.00ns)   --->   "%la_addr_103 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_101" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3957 'getelementptr' 'la_addr_103' <Predicate = true> <Delay = 0.00>
ST_949 : Operation 3958 [2/2] (1.23ns)   --->   "%la_load_102 = load float* %la_addr_103, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3958 'load' 'la_load_102' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 950 <SV = 544> <Delay = 6.43>
ST_950 : Operation 3959 [4/4] (6.43ns)   --->   "%tmp_25_100 = fadd float %tmp_25_99, %tmp_24_100" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3959 'fadd' 'tmp_25_100' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_950 : Operation 3960 [1/2] (1.23ns)   --->   "%la_load_102 = load float* %la_addr_103, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3960 'load' 'la_load_102' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 951 <SV = 545> <Delay = 7.01>
ST_951 : Operation 3961 [3/4] (6.43ns)   --->   "%tmp_25_100 = fadd float %tmp_25_99, %tmp_24_100" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3961 'fadd' 'tmp_25_100' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_951 : Operation 3962 [3/3] (7.01ns)   --->   "%tmp_24_101 = fmul float %la_load_102, %ly_load_102" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3962 'fmul' 'tmp_24_101' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 952 <SV = 546> <Delay = 7.01>
ST_952 : Operation 3963 [2/4] (6.43ns)   --->   "%tmp_25_100 = fadd float %tmp_25_99, %tmp_24_100" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3963 'fadd' 'tmp_25_100' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_952 : Operation 3964 [2/3] (7.01ns)   --->   "%tmp_24_101 = fmul float %la_load_102, %ly_load_102" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3964 'fmul' 'tmp_24_101' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 953 <SV = 547> <Delay = 7.01>
ST_953 : Operation 3965 [1/4] (6.43ns)   --->   "%tmp_25_100 = fadd float %tmp_25_99, %tmp_24_100" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3965 'fadd' 'tmp_25_100' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_953 : Operation 3966 [1/3] (7.01ns)   --->   "%tmp_24_101 = fmul float %la_load_102, %ly_load_102" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3966 'fmul' 'tmp_24_101' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_953 : Operation 3967 [1/1] (0.00ns)   --->   "%tmp_21_102 = or i16 %tmp_16, 103" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3967 'or' 'tmp_21_102' <Predicate = true> <Delay = 0.00>
ST_953 : Operation 3968 [1/1] (0.00ns)   --->   "%tmp_22_102 = zext i16 %tmp_21_102 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3968 'zext' 'tmp_22_102' <Predicate = true> <Delay = 0.00>
ST_953 : Operation 3969 [1/1] (0.00ns)   --->   "%la_addr_104 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_102" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3969 'getelementptr' 'la_addr_104' <Predicate = true> <Delay = 0.00>
ST_953 : Operation 3970 [2/2] (1.23ns)   --->   "%la_load_103 = load float* %la_addr_104, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3970 'load' 'la_load_103' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 954 <SV = 548> <Delay = 6.43>
ST_954 : Operation 3971 [4/4] (6.43ns)   --->   "%tmp_25_101 = fadd float %tmp_25_100, %tmp_24_101" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3971 'fadd' 'tmp_25_101' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_954 : Operation 3972 [1/2] (1.23ns)   --->   "%la_load_103 = load float* %la_addr_104, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3972 'load' 'la_load_103' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 955 <SV = 549> <Delay = 7.01>
ST_955 : Operation 3973 [3/4] (6.43ns)   --->   "%tmp_25_101 = fadd float %tmp_25_100, %tmp_24_101" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3973 'fadd' 'tmp_25_101' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_955 : Operation 3974 [3/3] (7.01ns)   --->   "%tmp_24_102 = fmul float %la_load_103, %ly_load_103" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3974 'fmul' 'tmp_24_102' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 956 <SV = 550> <Delay = 7.01>
ST_956 : Operation 3975 [2/4] (6.43ns)   --->   "%tmp_25_101 = fadd float %tmp_25_100, %tmp_24_101" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3975 'fadd' 'tmp_25_101' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_956 : Operation 3976 [2/3] (7.01ns)   --->   "%tmp_24_102 = fmul float %la_load_103, %ly_load_103" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3976 'fmul' 'tmp_24_102' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 957 <SV = 551> <Delay = 7.01>
ST_957 : Operation 3977 [1/4] (6.43ns)   --->   "%tmp_25_101 = fadd float %tmp_25_100, %tmp_24_101" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3977 'fadd' 'tmp_25_101' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_957 : Operation 3978 [1/3] (7.01ns)   --->   "%tmp_24_102 = fmul float %la_load_103, %ly_load_103" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3978 'fmul' 'tmp_24_102' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_957 : Operation 3979 [1/1] (0.00ns)   --->   "%tmp_21_103 = or i16 %tmp_16, 104" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3979 'or' 'tmp_21_103' <Predicate = true> <Delay = 0.00>
ST_957 : Operation 3980 [1/1] (0.00ns)   --->   "%tmp_22_103 = zext i16 %tmp_21_103 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3980 'zext' 'tmp_22_103' <Predicate = true> <Delay = 0.00>
ST_957 : Operation 3981 [1/1] (0.00ns)   --->   "%la_addr_105 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_103" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3981 'getelementptr' 'la_addr_105' <Predicate = true> <Delay = 0.00>
ST_957 : Operation 3982 [2/2] (1.23ns)   --->   "%la_load_104 = load float* %la_addr_105, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3982 'load' 'la_load_104' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 958 <SV = 552> <Delay = 6.43>
ST_958 : Operation 3983 [4/4] (6.43ns)   --->   "%tmp_25_102 = fadd float %tmp_25_101, %tmp_24_102" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3983 'fadd' 'tmp_25_102' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_958 : Operation 3984 [1/2] (1.23ns)   --->   "%la_load_104 = load float* %la_addr_105, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3984 'load' 'la_load_104' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 959 <SV = 553> <Delay = 7.01>
ST_959 : Operation 3985 [3/4] (6.43ns)   --->   "%tmp_25_102 = fadd float %tmp_25_101, %tmp_24_102" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3985 'fadd' 'tmp_25_102' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_959 : Operation 3986 [3/3] (7.01ns)   --->   "%tmp_24_103 = fmul float %la_load_104, %ly_load_104" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3986 'fmul' 'tmp_24_103' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 960 <SV = 554> <Delay = 7.01>
ST_960 : Operation 3987 [2/4] (6.43ns)   --->   "%tmp_25_102 = fadd float %tmp_25_101, %tmp_24_102" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3987 'fadd' 'tmp_25_102' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_960 : Operation 3988 [2/3] (7.01ns)   --->   "%tmp_24_103 = fmul float %la_load_104, %ly_load_104" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3988 'fmul' 'tmp_24_103' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 961 <SV = 555> <Delay = 7.01>
ST_961 : Operation 3989 [1/4] (6.43ns)   --->   "%tmp_25_102 = fadd float %tmp_25_101, %tmp_24_102" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3989 'fadd' 'tmp_25_102' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_961 : Operation 3990 [1/3] (7.01ns)   --->   "%tmp_24_103 = fmul float %la_load_104, %ly_load_104" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3990 'fmul' 'tmp_24_103' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_961 : Operation 3991 [1/1] (0.00ns)   --->   "%tmp_21_104 = or i16 %tmp_16, 105" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3991 'or' 'tmp_21_104' <Predicate = true> <Delay = 0.00>
ST_961 : Operation 3992 [1/1] (0.00ns)   --->   "%tmp_22_104 = zext i16 %tmp_21_104 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3992 'zext' 'tmp_22_104' <Predicate = true> <Delay = 0.00>
ST_961 : Operation 3993 [1/1] (0.00ns)   --->   "%la_addr_106 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_104" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3993 'getelementptr' 'la_addr_106' <Predicate = true> <Delay = 0.00>
ST_961 : Operation 3994 [2/2] (1.23ns)   --->   "%la_load_105 = load float* %la_addr_106, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3994 'load' 'la_load_105' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 962 <SV = 556> <Delay = 6.43>
ST_962 : Operation 3995 [4/4] (6.43ns)   --->   "%tmp_25_103 = fadd float %tmp_25_102, %tmp_24_103" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3995 'fadd' 'tmp_25_103' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_962 : Operation 3996 [1/2] (1.23ns)   --->   "%la_load_105 = load float* %la_addr_106, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3996 'load' 'la_load_105' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 963 <SV = 557> <Delay = 7.01>
ST_963 : Operation 3997 [3/4] (6.43ns)   --->   "%tmp_25_103 = fadd float %tmp_25_102, %tmp_24_103" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3997 'fadd' 'tmp_25_103' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_963 : Operation 3998 [3/3] (7.01ns)   --->   "%tmp_24_104 = fmul float %la_load_105, %ly_load_105" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3998 'fmul' 'tmp_24_104' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 964 <SV = 558> <Delay = 7.01>
ST_964 : Operation 3999 [2/4] (6.43ns)   --->   "%tmp_25_103 = fadd float %tmp_25_102, %tmp_24_103" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 3999 'fadd' 'tmp_25_103' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_964 : Operation 4000 [2/3] (7.01ns)   --->   "%tmp_24_104 = fmul float %la_load_105, %ly_load_105" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4000 'fmul' 'tmp_24_104' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 965 <SV = 559> <Delay = 7.01>
ST_965 : Operation 4001 [1/4] (6.43ns)   --->   "%tmp_25_103 = fadd float %tmp_25_102, %tmp_24_103" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4001 'fadd' 'tmp_25_103' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_965 : Operation 4002 [1/3] (7.01ns)   --->   "%tmp_24_104 = fmul float %la_load_105, %ly_load_105" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4002 'fmul' 'tmp_24_104' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_965 : Operation 4003 [1/1] (0.00ns)   --->   "%tmp_21_105 = or i16 %tmp_16, 106" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4003 'or' 'tmp_21_105' <Predicate = true> <Delay = 0.00>
ST_965 : Operation 4004 [1/1] (0.00ns)   --->   "%tmp_22_105 = zext i16 %tmp_21_105 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4004 'zext' 'tmp_22_105' <Predicate = true> <Delay = 0.00>
ST_965 : Operation 4005 [1/1] (0.00ns)   --->   "%la_addr_107 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_105" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4005 'getelementptr' 'la_addr_107' <Predicate = true> <Delay = 0.00>
ST_965 : Operation 4006 [2/2] (1.23ns)   --->   "%la_load_106 = load float* %la_addr_107, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4006 'load' 'la_load_106' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 966 <SV = 560> <Delay = 6.43>
ST_966 : Operation 4007 [4/4] (6.43ns)   --->   "%tmp_25_104 = fadd float %tmp_25_103, %tmp_24_104" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4007 'fadd' 'tmp_25_104' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_966 : Operation 4008 [1/2] (1.23ns)   --->   "%la_load_106 = load float* %la_addr_107, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4008 'load' 'la_load_106' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 967 <SV = 561> <Delay = 7.01>
ST_967 : Operation 4009 [3/4] (6.43ns)   --->   "%tmp_25_104 = fadd float %tmp_25_103, %tmp_24_104" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4009 'fadd' 'tmp_25_104' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_967 : Operation 4010 [3/3] (7.01ns)   --->   "%tmp_24_105 = fmul float %la_load_106, %ly_load_106" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4010 'fmul' 'tmp_24_105' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 968 <SV = 562> <Delay = 7.01>
ST_968 : Operation 4011 [2/4] (6.43ns)   --->   "%tmp_25_104 = fadd float %tmp_25_103, %tmp_24_104" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4011 'fadd' 'tmp_25_104' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_968 : Operation 4012 [2/3] (7.01ns)   --->   "%tmp_24_105 = fmul float %la_load_106, %ly_load_106" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4012 'fmul' 'tmp_24_105' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 969 <SV = 563> <Delay = 7.01>
ST_969 : Operation 4013 [1/4] (6.43ns)   --->   "%tmp_25_104 = fadd float %tmp_25_103, %tmp_24_104" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4013 'fadd' 'tmp_25_104' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_969 : Operation 4014 [1/3] (7.01ns)   --->   "%tmp_24_105 = fmul float %la_load_106, %ly_load_106" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4014 'fmul' 'tmp_24_105' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_969 : Operation 4015 [1/1] (0.00ns)   --->   "%tmp_21_106 = or i16 %tmp_16, 107" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4015 'or' 'tmp_21_106' <Predicate = true> <Delay = 0.00>
ST_969 : Operation 4016 [1/1] (0.00ns)   --->   "%tmp_22_106 = zext i16 %tmp_21_106 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4016 'zext' 'tmp_22_106' <Predicate = true> <Delay = 0.00>
ST_969 : Operation 4017 [1/1] (0.00ns)   --->   "%la_addr_108 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_106" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4017 'getelementptr' 'la_addr_108' <Predicate = true> <Delay = 0.00>
ST_969 : Operation 4018 [2/2] (1.23ns)   --->   "%la_load_107 = load float* %la_addr_108, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4018 'load' 'la_load_107' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 970 <SV = 564> <Delay = 6.43>
ST_970 : Operation 4019 [4/4] (6.43ns)   --->   "%tmp_25_105 = fadd float %tmp_25_104, %tmp_24_105" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4019 'fadd' 'tmp_25_105' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_970 : Operation 4020 [1/2] (1.23ns)   --->   "%la_load_107 = load float* %la_addr_108, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4020 'load' 'la_load_107' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 971 <SV = 565> <Delay = 7.01>
ST_971 : Operation 4021 [3/4] (6.43ns)   --->   "%tmp_25_105 = fadd float %tmp_25_104, %tmp_24_105" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4021 'fadd' 'tmp_25_105' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_971 : Operation 4022 [3/3] (7.01ns)   --->   "%tmp_24_106 = fmul float %la_load_107, %ly_load_107" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4022 'fmul' 'tmp_24_106' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 972 <SV = 566> <Delay = 7.01>
ST_972 : Operation 4023 [2/4] (6.43ns)   --->   "%tmp_25_105 = fadd float %tmp_25_104, %tmp_24_105" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4023 'fadd' 'tmp_25_105' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_972 : Operation 4024 [2/3] (7.01ns)   --->   "%tmp_24_106 = fmul float %la_load_107, %ly_load_107" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4024 'fmul' 'tmp_24_106' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 973 <SV = 567> <Delay = 7.01>
ST_973 : Operation 4025 [1/4] (6.43ns)   --->   "%tmp_25_105 = fadd float %tmp_25_104, %tmp_24_105" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4025 'fadd' 'tmp_25_105' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_973 : Operation 4026 [1/3] (7.01ns)   --->   "%tmp_24_106 = fmul float %la_load_107, %ly_load_107" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4026 'fmul' 'tmp_24_106' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_973 : Operation 4027 [1/1] (0.00ns)   --->   "%tmp_21_107 = or i16 %tmp_16, 108" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4027 'or' 'tmp_21_107' <Predicate = true> <Delay = 0.00>
ST_973 : Operation 4028 [1/1] (0.00ns)   --->   "%tmp_22_107 = zext i16 %tmp_21_107 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4028 'zext' 'tmp_22_107' <Predicate = true> <Delay = 0.00>
ST_973 : Operation 4029 [1/1] (0.00ns)   --->   "%la_addr_109 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_107" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4029 'getelementptr' 'la_addr_109' <Predicate = true> <Delay = 0.00>
ST_973 : Operation 4030 [2/2] (1.23ns)   --->   "%la_load_108 = load float* %la_addr_109, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4030 'load' 'la_load_108' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 974 <SV = 568> <Delay = 6.43>
ST_974 : Operation 4031 [4/4] (6.43ns)   --->   "%tmp_25_106 = fadd float %tmp_25_105, %tmp_24_106" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4031 'fadd' 'tmp_25_106' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_974 : Operation 4032 [1/2] (1.23ns)   --->   "%la_load_108 = load float* %la_addr_109, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4032 'load' 'la_load_108' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 975 <SV = 569> <Delay = 7.01>
ST_975 : Operation 4033 [3/4] (6.43ns)   --->   "%tmp_25_106 = fadd float %tmp_25_105, %tmp_24_106" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4033 'fadd' 'tmp_25_106' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_975 : Operation 4034 [3/3] (7.01ns)   --->   "%tmp_24_107 = fmul float %la_load_108, %ly_load_108" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4034 'fmul' 'tmp_24_107' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 976 <SV = 570> <Delay = 7.01>
ST_976 : Operation 4035 [2/4] (6.43ns)   --->   "%tmp_25_106 = fadd float %tmp_25_105, %tmp_24_106" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4035 'fadd' 'tmp_25_106' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_976 : Operation 4036 [2/3] (7.01ns)   --->   "%tmp_24_107 = fmul float %la_load_108, %ly_load_108" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4036 'fmul' 'tmp_24_107' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 977 <SV = 571> <Delay = 7.01>
ST_977 : Operation 4037 [1/4] (6.43ns)   --->   "%tmp_25_106 = fadd float %tmp_25_105, %tmp_24_106" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4037 'fadd' 'tmp_25_106' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_977 : Operation 4038 [1/3] (7.01ns)   --->   "%tmp_24_107 = fmul float %la_load_108, %ly_load_108" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4038 'fmul' 'tmp_24_107' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_977 : Operation 4039 [1/1] (0.00ns)   --->   "%tmp_21_108 = or i16 %tmp_16, 109" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4039 'or' 'tmp_21_108' <Predicate = true> <Delay = 0.00>
ST_977 : Operation 4040 [1/1] (0.00ns)   --->   "%tmp_22_108 = zext i16 %tmp_21_108 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4040 'zext' 'tmp_22_108' <Predicate = true> <Delay = 0.00>
ST_977 : Operation 4041 [1/1] (0.00ns)   --->   "%la_addr_110 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_108" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4041 'getelementptr' 'la_addr_110' <Predicate = true> <Delay = 0.00>
ST_977 : Operation 4042 [2/2] (1.23ns)   --->   "%la_load_109 = load float* %la_addr_110, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4042 'load' 'la_load_109' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 978 <SV = 572> <Delay = 6.43>
ST_978 : Operation 4043 [4/4] (6.43ns)   --->   "%tmp_25_107 = fadd float %tmp_25_106, %tmp_24_107" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4043 'fadd' 'tmp_25_107' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_978 : Operation 4044 [1/2] (1.23ns)   --->   "%la_load_109 = load float* %la_addr_110, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4044 'load' 'la_load_109' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 979 <SV = 573> <Delay = 7.01>
ST_979 : Operation 4045 [3/4] (6.43ns)   --->   "%tmp_25_107 = fadd float %tmp_25_106, %tmp_24_107" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4045 'fadd' 'tmp_25_107' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_979 : Operation 4046 [3/3] (7.01ns)   --->   "%tmp_24_108 = fmul float %la_load_109, %ly_load_109" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4046 'fmul' 'tmp_24_108' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 980 <SV = 574> <Delay = 7.01>
ST_980 : Operation 4047 [2/4] (6.43ns)   --->   "%tmp_25_107 = fadd float %tmp_25_106, %tmp_24_107" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4047 'fadd' 'tmp_25_107' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_980 : Operation 4048 [2/3] (7.01ns)   --->   "%tmp_24_108 = fmul float %la_load_109, %ly_load_109" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4048 'fmul' 'tmp_24_108' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 981 <SV = 575> <Delay = 7.01>
ST_981 : Operation 4049 [1/4] (6.43ns)   --->   "%tmp_25_107 = fadd float %tmp_25_106, %tmp_24_107" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4049 'fadd' 'tmp_25_107' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_981 : Operation 4050 [1/3] (7.01ns)   --->   "%tmp_24_108 = fmul float %la_load_109, %ly_load_109" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4050 'fmul' 'tmp_24_108' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_981 : Operation 4051 [1/1] (0.00ns)   --->   "%tmp_21_109 = or i16 %tmp_16, 110" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4051 'or' 'tmp_21_109' <Predicate = true> <Delay = 0.00>
ST_981 : Operation 4052 [1/1] (0.00ns)   --->   "%tmp_22_109 = zext i16 %tmp_21_109 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4052 'zext' 'tmp_22_109' <Predicate = true> <Delay = 0.00>
ST_981 : Operation 4053 [1/1] (0.00ns)   --->   "%la_addr_111 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_109" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4053 'getelementptr' 'la_addr_111' <Predicate = true> <Delay = 0.00>
ST_981 : Operation 4054 [2/2] (1.23ns)   --->   "%la_load_110 = load float* %la_addr_111, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4054 'load' 'la_load_110' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 982 <SV = 576> <Delay = 6.43>
ST_982 : Operation 4055 [4/4] (6.43ns)   --->   "%tmp_25_108 = fadd float %tmp_25_107, %tmp_24_108" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4055 'fadd' 'tmp_25_108' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_982 : Operation 4056 [1/2] (1.23ns)   --->   "%la_load_110 = load float* %la_addr_111, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4056 'load' 'la_load_110' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 983 <SV = 577> <Delay = 7.01>
ST_983 : Operation 4057 [3/4] (6.43ns)   --->   "%tmp_25_108 = fadd float %tmp_25_107, %tmp_24_108" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4057 'fadd' 'tmp_25_108' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_983 : Operation 4058 [3/3] (7.01ns)   --->   "%tmp_24_109 = fmul float %la_load_110, %ly_load_110" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4058 'fmul' 'tmp_24_109' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 984 <SV = 578> <Delay = 7.01>
ST_984 : Operation 4059 [2/4] (6.43ns)   --->   "%tmp_25_108 = fadd float %tmp_25_107, %tmp_24_108" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4059 'fadd' 'tmp_25_108' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_984 : Operation 4060 [2/3] (7.01ns)   --->   "%tmp_24_109 = fmul float %la_load_110, %ly_load_110" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4060 'fmul' 'tmp_24_109' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 985 <SV = 579> <Delay = 7.01>
ST_985 : Operation 4061 [1/4] (6.43ns)   --->   "%tmp_25_108 = fadd float %tmp_25_107, %tmp_24_108" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4061 'fadd' 'tmp_25_108' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_985 : Operation 4062 [1/3] (7.01ns)   --->   "%tmp_24_109 = fmul float %la_load_110, %ly_load_110" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4062 'fmul' 'tmp_24_109' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_985 : Operation 4063 [1/1] (0.00ns)   --->   "%tmp_21_110 = or i16 %tmp_16, 111" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4063 'or' 'tmp_21_110' <Predicate = true> <Delay = 0.00>
ST_985 : Operation 4064 [1/1] (0.00ns)   --->   "%tmp_22_110 = zext i16 %tmp_21_110 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4064 'zext' 'tmp_22_110' <Predicate = true> <Delay = 0.00>
ST_985 : Operation 4065 [1/1] (0.00ns)   --->   "%la_addr_112 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_110" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4065 'getelementptr' 'la_addr_112' <Predicate = true> <Delay = 0.00>
ST_985 : Operation 4066 [2/2] (1.23ns)   --->   "%la_load_111 = load float* %la_addr_112, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4066 'load' 'la_load_111' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 986 <SV = 580> <Delay = 6.43>
ST_986 : Operation 4067 [4/4] (6.43ns)   --->   "%tmp_25_109 = fadd float %tmp_25_108, %tmp_24_109" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4067 'fadd' 'tmp_25_109' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_986 : Operation 4068 [1/2] (1.23ns)   --->   "%la_load_111 = load float* %la_addr_112, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4068 'load' 'la_load_111' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 987 <SV = 581> <Delay = 7.01>
ST_987 : Operation 4069 [3/4] (6.43ns)   --->   "%tmp_25_109 = fadd float %tmp_25_108, %tmp_24_109" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4069 'fadd' 'tmp_25_109' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_987 : Operation 4070 [3/3] (7.01ns)   --->   "%tmp_24_110 = fmul float %la_load_111, %ly_load_111" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4070 'fmul' 'tmp_24_110' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 988 <SV = 582> <Delay = 7.01>
ST_988 : Operation 4071 [2/4] (6.43ns)   --->   "%tmp_25_109 = fadd float %tmp_25_108, %tmp_24_109" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4071 'fadd' 'tmp_25_109' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_988 : Operation 4072 [2/3] (7.01ns)   --->   "%tmp_24_110 = fmul float %la_load_111, %ly_load_111" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4072 'fmul' 'tmp_24_110' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 989 <SV = 583> <Delay = 7.01>
ST_989 : Operation 4073 [1/4] (6.43ns)   --->   "%tmp_25_109 = fadd float %tmp_25_108, %tmp_24_109" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4073 'fadd' 'tmp_25_109' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_989 : Operation 4074 [1/3] (7.01ns)   --->   "%tmp_24_110 = fmul float %la_load_111, %ly_load_111" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4074 'fmul' 'tmp_24_110' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_989 : Operation 4075 [1/1] (0.00ns)   --->   "%tmp_21_111 = or i16 %tmp_16, 112" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4075 'or' 'tmp_21_111' <Predicate = true> <Delay = 0.00>
ST_989 : Operation 4076 [1/1] (0.00ns)   --->   "%tmp_22_111 = zext i16 %tmp_21_111 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4076 'zext' 'tmp_22_111' <Predicate = true> <Delay = 0.00>
ST_989 : Operation 4077 [1/1] (0.00ns)   --->   "%la_addr_113 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_111" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4077 'getelementptr' 'la_addr_113' <Predicate = true> <Delay = 0.00>
ST_989 : Operation 4078 [2/2] (1.23ns)   --->   "%la_load_112 = load float* %la_addr_113, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4078 'load' 'la_load_112' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 990 <SV = 584> <Delay = 6.43>
ST_990 : Operation 4079 [4/4] (6.43ns)   --->   "%tmp_25_110 = fadd float %tmp_25_109, %tmp_24_110" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4079 'fadd' 'tmp_25_110' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_990 : Operation 4080 [1/2] (1.23ns)   --->   "%la_load_112 = load float* %la_addr_113, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4080 'load' 'la_load_112' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 991 <SV = 585> <Delay = 7.01>
ST_991 : Operation 4081 [3/4] (6.43ns)   --->   "%tmp_25_110 = fadd float %tmp_25_109, %tmp_24_110" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4081 'fadd' 'tmp_25_110' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_991 : Operation 4082 [3/3] (7.01ns)   --->   "%tmp_24_111 = fmul float %la_load_112, %ly_load_112" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4082 'fmul' 'tmp_24_111' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 992 <SV = 586> <Delay = 7.01>
ST_992 : Operation 4083 [2/4] (6.43ns)   --->   "%tmp_25_110 = fadd float %tmp_25_109, %tmp_24_110" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4083 'fadd' 'tmp_25_110' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_992 : Operation 4084 [2/3] (7.01ns)   --->   "%tmp_24_111 = fmul float %la_load_112, %ly_load_112" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4084 'fmul' 'tmp_24_111' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 993 <SV = 587> <Delay = 7.01>
ST_993 : Operation 4085 [1/4] (6.43ns)   --->   "%tmp_25_110 = fadd float %tmp_25_109, %tmp_24_110" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4085 'fadd' 'tmp_25_110' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_993 : Operation 4086 [1/3] (7.01ns)   --->   "%tmp_24_111 = fmul float %la_load_112, %ly_load_112" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4086 'fmul' 'tmp_24_111' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_993 : Operation 4087 [1/1] (0.00ns)   --->   "%tmp_21_112 = or i16 %tmp_16, 113" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4087 'or' 'tmp_21_112' <Predicate = true> <Delay = 0.00>
ST_993 : Operation 4088 [1/1] (0.00ns)   --->   "%tmp_22_112 = zext i16 %tmp_21_112 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4088 'zext' 'tmp_22_112' <Predicate = true> <Delay = 0.00>
ST_993 : Operation 4089 [1/1] (0.00ns)   --->   "%la_addr_114 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_112" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4089 'getelementptr' 'la_addr_114' <Predicate = true> <Delay = 0.00>
ST_993 : Operation 4090 [2/2] (1.23ns)   --->   "%la_load_113 = load float* %la_addr_114, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4090 'load' 'la_load_113' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 994 <SV = 588> <Delay = 6.43>
ST_994 : Operation 4091 [4/4] (6.43ns)   --->   "%tmp_25_111 = fadd float %tmp_25_110, %tmp_24_111" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4091 'fadd' 'tmp_25_111' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_994 : Operation 4092 [1/2] (1.23ns)   --->   "%la_load_113 = load float* %la_addr_114, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4092 'load' 'la_load_113' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 995 <SV = 589> <Delay = 7.01>
ST_995 : Operation 4093 [3/4] (6.43ns)   --->   "%tmp_25_111 = fadd float %tmp_25_110, %tmp_24_111" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4093 'fadd' 'tmp_25_111' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_995 : Operation 4094 [3/3] (7.01ns)   --->   "%tmp_24_112 = fmul float %la_load_113, %ly_load_113" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4094 'fmul' 'tmp_24_112' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 996 <SV = 590> <Delay = 7.01>
ST_996 : Operation 4095 [2/4] (6.43ns)   --->   "%tmp_25_111 = fadd float %tmp_25_110, %tmp_24_111" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4095 'fadd' 'tmp_25_111' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_996 : Operation 4096 [2/3] (7.01ns)   --->   "%tmp_24_112 = fmul float %la_load_113, %ly_load_113" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4096 'fmul' 'tmp_24_112' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 997 <SV = 591> <Delay = 7.01>
ST_997 : Operation 4097 [1/4] (6.43ns)   --->   "%tmp_25_111 = fadd float %tmp_25_110, %tmp_24_111" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4097 'fadd' 'tmp_25_111' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_997 : Operation 4098 [1/3] (7.01ns)   --->   "%tmp_24_112 = fmul float %la_load_113, %ly_load_113" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4098 'fmul' 'tmp_24_112' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_997 : Operation 4099 [1/1] (0.00ns)   --->   "%tmp_21_113 = or i16 %tmp_16, 114" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4099 'or' 'tmp_21_113' <Predicate = true> <Delay = 0.00>
ST_997 : Operation 4100 [1/1] (0.00ns)   --->   "%tmp_22_113 = zext i16 %tmp_21_113 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4100 'zext' 'tmp_22_113' <Predicate = true> <Delay = 0.00>
ST_997 : Operation 4101 [1/1] (0.00ns)   --->   "%la_addr_115 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_113" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4101 'getelementptr' 'la_addr_115' <Predicate = true> <Delay = 0.00>
ST_997 : Operation 4102 [2/2] (1.23ns)   --->   "%la_load_114 = load float* %la_addr_115, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4102 'load' 'la_load_114' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 998 <SV = 592> <Delay = 6.43>
ST_998 : Operation 4103 [4/4] (6.43ns)   --->   "%tmp_25_112 = fadd float %tmp_25_111, %tmp_24_112" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4103 'fadd' 'tmp_25_112' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_998 : Operation 4104 [1/2] (1.23ns)   --->   "%la_load_114 = load float* %la_addr_115, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4104 'load' 'la_load_114' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 999 <SV = 593> <Delay = 7.01>
ST_999 : Operation 4105 [3/4] (6.43ns)   --->   "%tmp_25_112 = fadd float %tmp_25_111, %tmp_24_112" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4105 'fadd' 'tmp_25_112' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_999 : Operation 4106 [3/3] (7.01ns)   --->   "%tmp_24_113 = fmul float %la_load_114, %ly_load_114" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4106 'fmul' 'tmp_24_113' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1000 <SV = 594> <Delay = 7.01>
ST_1000 : Operation 4107 [2/4] (6.43ns)   --->   "%tmp_25_112 = fadd float %tmp_25_111, %tmp_24_112" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4107 'fadd' 'tmp_25_112' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1000 : Operation 4108 [2/3] (7.01ns)   --->   "%tmp_24_113 = fmul float %la_load_114, %ly_load_114" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4108 'fmul' 'tmp_24_113' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1001 <SV = 595> <Delay = 7.01>
ST_1001 : Operation 4109 [1/4] (6.43ns)   --->   "%tmp_25_112 = fadd float %tmp_25_111, %tmp_24_112" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4109 'fadd' 'tmp_25_112' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1001 : Operation 4110 [1/3] (7.01ns)   --->   "%tmp_24_113 = fmul float %la_load_114, %ly_load_114" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4110 'fmul' 'tmp_24_113' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1001 : Operation 4111 [1/1] (0.00ns)   --->   "%tmp_21_114 = or i16 %tmp_16, 115" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4111 'or' 'tmp_21_114' <Predicate = true> <Delay = 0.00>
ST_1001 : Operation 4112 [1/1] (0.00ns)   --->   "%tmp_22_114 = zext i16 %tmp_21_114 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4112 'zext' 'tmp_22_114' <Predicate = true> <Delay = 0.00>
ST_1001 : Operation 4113 [1/1] (0.00ns)   --->   "%la_addr_116 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_114" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4113 'getelementptr' 'la_addr_116' <Predicate = true> <Delay = 0.00>
ST_1001 : Operation 4114 [2/2] (1.23ns)   --->   "%la_load_115 = load float* %la_addr_116, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4114 'load' 'la_load_115' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1002 <SV = 596> <Delay = 6.43>
ST_1002 : Operation 4115 [4/4] (6.43ns)   --->   "%tmp_25_113 = fadd float %tmp_25_112, %tmp_24_113" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4115 'fadd' 'tmp_25_113' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1002 : Operation 4116 [1/2] (1.23ns)   --->   "%la_load_115 = load float* %la_addr_116, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4116 'load' 'la_load_115' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1003 <SV = 597> <Delay = 7.01>
ST_1003 : Operation 4117 [3/4] (6.43ns)   --->   "%tmp_25_113 = fadd float %tmp_25_112, %tmp_24_113" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4117 'fadd' 'tmp_25_113' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1003 : Operation 4118 [3/3] (7.01ns)   --->   "%tmp_24_114 = fmul float %la_load_115, %ly_load_115" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4118 'fmul' 'tmp_24_114' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1004 <SV = 598> <Delay = 7.01>
ST_1004 : Operation 4119 [2/4] (6.43ns)   --->   "%tmp_25_113 = fadd float %tmp_25_112, %tmp_24_113" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4119 'fadd' 'tmp_25_113' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1004 : Operation 4120 [2/3] (7.01ns)   --->   "%tmp_24_114 = fmul float %la_load_115, %ly_load_115" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4120 'fmul' 'tmp_24_114' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1005 <SV = 599> <Delay = 7.01>
ST_1005 : Operation 4121 [1/4] (6.43ns)   --->   "%tmp_25_113 = fadd float %tmp_25_112, %tmp_24_113" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4121 'fadd' 'tmp_25_113' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1005 : Operation 4122 [1/3] (7.01ns)   --->   "%tmp_24_114 = fmul float %la_load_115, %ly_load_115" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4122 'fmul' 'tmp_24_114' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1005 : Operation 4123 [1/1] (0.00ns)   --->   "%tmp_21_115 = or i16 %tmp_16, 116" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4123 'or' 'tmp_21_115' <Predicate = true> <Delay = 0.00>
ST_1005 : Operation 4124 [1/1] (0.00ns)   --->   "%tmp_22_115 = zext i16 %tmp_21_115 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4124 'zext' 'tmp_22_115' <Predicate = true> <Delay = 0.00>
ST_1005 : Operation 4125 [1/1] (0.00ns)   --->   "%la_addr_117 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_115" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4125 'getelementptr' 'la_addr_117' <Predicate = true> <Delay = 0.00>
ST_1005 : Operation 4126 [2/2] (1.23ns)   --->   "%la_load_116 = load float* %la_addr_117, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4126 'load' 'la_load_116' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1006 <SV = 600> <Delay = 6.43>
ST_1006 : Operation 4127 [4/4] (6.43ns)   --->   "%tmp_25_114 = fadd float %tmp_25_113, %tmp_24_114" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4127 'fadd' 'tmp_25_114' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1006 : Operation 4128 [1/2] (1.23ns)   --->   "%la_load_116 = load float* %la_addr_117, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4128 'load' 'la_load_116' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1007 <SV = 601> <Delay = 7.01>
ST_1007 : Operation 4129 [3/4] (6.43ns)   --->   "%tmp_25_114 = fadd float %tmp_25_113, %tmp_24_114" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4129 'fadd' 'tmp_25_114' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1007 : Operation 4130 [3/3] (7.01ns)   --->   "%tmp_24_115 = fmul float %la_load_116, %ly_load_116" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4130 'fmul' 'tmp_24_115' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1008 <SV = 602> <Delay = 7.01>
ST_1008 : Operation 4131 [2/4] (6.43ns)   --->   "%tmp_25_114 = fadd float %tmp_25_113, %tmp_24_114" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4131 'fadd' 'tmp_25_114' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1008 : Operation 4132 [2/3] (7.01ns)   --->   "%tmp_24_115 = fmul float %la_load_116, %ly_load_116" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4132 'fmul' 'tmp_24_115' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1009 <SV = 603> <Delay = 7.01>
ST_1009 : Operation 4133 [1/4] (6.43ns)   --->   "%tmp_25_114 = fadd float %tmp_25_113, %tmp_24_114" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4133 'fadd' 'tmp_25_114' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1009 : Operation 4134 [1/3] (7.01ns)   --->   "%tmp_24_115 = fmul float %la_load_116, %ly_load_116" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4134 'fmul' 'tmp_24_115' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1009 : Operation 4135 [1/1] (0.00ns)   --->   "%tmp_21_116 = or i16 %tmp_16, 117" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4135 'or' 'tmp_21_116' <Predicate = true> <Delay = 0.00>
ST_1009 : Operation 4136 [1/1] (0.00ns)   --->   "%tmp_22_116 = zext i16 %tmp_21_116 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4136 'zext' 'tmp_22_116' <Predicate = true> <Delay = 0.00>
ST_1009 : Operation 4137 [1/1] (0.00ns)   --->   "%la_addr_118 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_116" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4137 'getelementptr' 'la_addr_118' <Predicate = true> <Delay = 0.00>
ST_1009 : Operation 4138 [2/2] (1.23ns)   --->   "%la_load_117 = load float* %la_addr_118, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4138 'load' 'la_load_117' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1010 <SV = 604> <Delay = 6.43>
ST_1010 : Operation 4139 [4/4] (6.43ns)   --->   "%tmp_25_115 = fadd float %tmp_25_114, %tmp_24_115" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4139 'fadd' 'tmp_25_115' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1010 : Operation 4140 [1/2] (1.23ns)   --->   "%la_load_117 = load float* %la_addr_118, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4140 'load' 'la_load_117' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1011 <SV = 605> <Delay = 7.01>
ST_1011 : Operation 4141 [3/4] (6.43ns)   --->   "%tmp_25_115 = fadd float %tmp_25_114, %tmp_24_115" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4141 'fadd' 'tmp_25_115' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1011 : Operation 4142 [3/3] (7.01ns)   --->   "%tmp_24_116 = fmul float %la_load_117, %ly_load_117" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4142 'fmul' 'tmp_24_116' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1012 <SV = 606> <Delay = 7.01>
ST_1012 : Operation 4143 [2/4] (6.43ns)   --->   "%tmp_25_115 = fadd float %tmp_25_114, %tmp_24_115" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4143 'fadd' 'tmp_25_115' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1012 : Operation 4144 [2/3] (7.01ns)   --->   "%tmp_24_116 = fmul float %la_load_117, %ly_load_117" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4144 'fmul' 'tmp_24_116' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1013 <SV = 607> <Delay = 7.01>
ST_1013 : Operation 4145 [1/4] (6.43ns)   --->   "%tmp_25_115 = fadd float %tmp_25_114, %tmp_24_115" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4145 'fadd' 'tmp_25_115' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1013 : Operation 4146 [1/3] (7.01ns)   --->   "%tmp_24_116 = fmul float %la_load_117, %ly_load_117" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4146 'fmul' 'tmp_24_116' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1013 : Operation 4147 [1/1] (0.00ns)   --->   "%tmp_21_117 = or i16 %tmp_16, 118" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4147 'or' 'tmp_21_117' <Predicate = true> <Delay = 0.00>
ST_1013 : Operation 4148 [1/1] (0.00ns)   --->   "%tmp_22_117 = zext i16 %tmp_21_117 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4148 'zext' 'tmp_22_117' <Predicate = true> <Delay = 0.00>
ST_1013 : Operation 4149 [1/1] (0.00ns)   --->   "%la_addr_119 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_117" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4149 'getelementptr' 'la_addr_119' <Predicate = true> <Delay = 0.00>
ST_1013 : Operation 4150 [2/2] (1.23ns)   --->   "%la_load_118 = load float* %la_addr_119, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4150 'load' 'la_load_118' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1014 <SV = 608> <Delay = 6.43>
ST_1014 : Operation 4151 [4/4] (6.43ns)   --->   "%tmp_25_116 = fadd float %tmp_25_115, %tmp_24_116" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4151 'fadd' 'tmp_25_116' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1014 : Operation 4152 [1/2] (1.23ns)   --->   "%la_load_118 = load float* %la_addr_119, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4152 'load' 'la_load_118' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1015 <SV = 609> <Delay = 7.01>
ST_1015 : Operation 4153 [3/4] (6.43ns)   --->   "%tmp_25_116 = fadd float %tmp_25_115, %tmp_24_116" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4153 'fadd' 'tmp_25_116' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1015 : Operation 4154 [3/3] (7.01ns)   --->   "%tmp_24_117 = fmul float %la_load_118, %ly_load_118" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4154 'fmul' 'tmp_24_117' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1016 <SV = 610> <Delay = 7.01>
ST_1016 : Operation 4155 [2/4] (6.43ns)   --->   "%tmp_25_116 = fadd float %tmp_25_115, %tmp_24_116" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4155 'fadd' 'tmp_25_116' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1016 : Operation 4156 [2/3] (7.01ns)   --->   "%tmp_24_117 = fmul float %la_load_118, %ly_load_118" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4156 'fmul' 'tmp_24_117' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1017 <SV = 611> <Delay = 7.01>
ST_1017 : Operation 4157 [1/4] (6.43ns)   --->   "%tmp_25_116 = fadd float %tmp_25_115, %tmp_24_116" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4157 'fadd' 'tmp_25_116' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1017 : Operation 4158 [1/3] (7.01ns)   --->   "%tmp_24_117 = fmul float %la_load_118, %ly_load_118" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4158 'fmul' 'tmp_24_117' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1017 : Operation 4159 [1/1] (0.00ns)   --->   "%tmp_21_118 = or i16 %tmp_16, 119" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4159 'or' 'tmp_21_118' <Predicate = true> <Delay = 0.00>
ST_1017 : Operation 4160 [1/1] (0.00ns)   --->   "%tmp_22_118 = zext i16 %tmp_21_118 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4160 'zext' 'tmp_22_118' <Predicate = true> <Delay = 0.00>
ST_1017 : Operation 4161 [1/1] (0.00ns)   --->   "%la_addr_120 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_118" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4161 'getelementptr' 'la_addr_120' <Predicate = true> <Delay = 0.00>
ST_1017 : Operation 4162 [2/2] (1.23ns)   --->   "%la_load_119 = load float* %la_addr_120, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4162 'load' 'la_load_119' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1018 <SV = 612> <Delay = 6.43>
ST_1018 : Operation 4163 [4/4] (6.43ns)   --->   "%tmp_25_117 = fadd float %tmp_25_116, %tmp_24_117" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4163 'fadd' 'tmp_25_117' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1018 : Operation 4164 [1/2] (1.23ns)   --->   "%la_load_119 = load float* %la_addr_120, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4164 'load' 'la_load_119' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1019 <SV = 613> <Delay = 7.01>
ST_1019 : Operation 4165 [3/4] (6.43ns)   --->   "%tmp_25_117 = fadd float %tmp_25_116, %tmp_24_117" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4165 'fadd' 'tmp_25_117' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1019 : Operation 4166 [3/3] (7.01ns)   --->   "%tmp_24_118 = fmul float %la_load_119, %ly_load_119" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4166 'fmul' 'tmp_24_118' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1020 <SV = 614> <Delay = 7.01>
ST_1020 : Operation 4167 [2/4] (6.43ns)   --->   "%tmp_25_117 = fadd float %tmp_25_116, %tmp_24_117" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4167 'fadd' 'tmp_25_117' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1020 : Operation 4168 [2/3] (7.01ns)   --->   "%tmp_24_118 = fmul float %la_load_119, %ly_load_119" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4168 'fmul' 'tmp_24_118' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1021 <SV = 615> <Delay = 7.01>
ST_1021 : Operation 4169 [1/4] (6.43ns)   --->   "%tmp_25_117 = fadd float %tmp_25_116, %tmp_24_117" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4169 'fadd' 'tmp_25_117' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1021 : Operation 4170 [1/3] (7.01ns)   --->   "%tmp_24_118 = fmul float %la_load_119, %ly_load_119" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4170 'fmul' 'tmp_24_118' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1021 : Operation 4171 [1/1] (0.00ns)   --->   "%tmp_21_119 = or i16 %tmp_16, 120" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4171 'or' 'tmp_21_119' <Predicate = true> <Delay = 0.00>
ST_1021 : Operation 4172 [1/1] (0.00ns)   --->   "%tmp_22_119 = zext i16 %tmp_21_119 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4172 'zext' 'tmp_22_119' <Predicate = true> <Delay = 0.00>
ST_1021 : Operation 4173 [1/1] (0.00ns)   --->   "%la_addr_121 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_119" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4173 'getelementptr' 'la_addr_121' <Predicate = true> <Delay = 0.00>
ST_1021 : Operation 4174 [2/2] (1.23ns)   --->   "%la_load_120 = load float* %la_addr_121, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4174 'load' 'la_load_120' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1022 <SV = 616> <Delay = 6.43>
ST_1022 : Operation 4175 [4/4] (6.43ns)   --->   "%tmp_25_118 = fadd float %tmp_25_117, %tmp_24_118" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4175 'fadd' 'tmp_25_118' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1022 : Operation 4176 [1/2] (1.23ns)   --->   "%la_load_120 = load float* %la_addr_121, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4176 'load' 'la_load_120' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1023 <SV = 617> <Delay = 7.01>
ST_1023 : Operation 4177 [3/4] (6.43ns)   --->   "%tmp_25_118 = fadd float %tmp_25_117, %tmp_24_118" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4177 'fadd' 'tmp_25_118' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1023 : Operation 4178 [3/3] (7.01ns)   --->   "%tmp_24_119 = fmul float %la_load_120, %ly_load_120" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4178 'fmul' 'tmp_24_119' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1024 <SV = 618> <Delay = 7.01>
ST_1024 : Operation 4179 [2/4] (6.43ns)   --->   "%tmp_25_118 = fadd float %tmp_25_117, %tmp_24_118" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4179 'fadd' 'tmp_25_118' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1024 : Operation 4180 [2/3] (7.01ns)   --->   "%tmp_24_119 = fmul float %la_load_120, %ly_load_120" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4180 'fmul' 'tmp_24_119' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1025 <SV = 619> <Delay = 7.01>
ST_1025 : Operation 4181 [1/4] (6.43ns)   --->   "%tmp_25_118 = fadd float %tmp_25_117, %tmp_24_118" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4181 'fadd' 'tmp_25_118' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1025 : Operation 4182 [1/3] (7.01ns)   --->   "%tmp_24_119 = fmul float %la_load_120, %ly_load_120" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4182 'fmul' 'tmp_24_119' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1025 : Operation 4183 [1/1] (0.00ns)   --->   "%tmp_21_120 = or i16 %tmp_16, 121" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4183 'or' 'tmp_21_120' <Predicate = true> <Delay = 0.00>
ST_1025 : Operation 4184 [1/1] (0.00ns)   --->   "%tmp_22_120 = zext i16 %tmp_21_120 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4184 'zext' 'tmp_22_120' <Predicate = true> <Delay = 0.00>
ST_1025 : Operation 4185 [1/1] (0.00ns)   --->   "%la_addr_122 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_120" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4185 'getelementptr' 'la_addr_122' <Predicate = true> <Delay = 0.00>
ST_1025 : Operation 4186 [2/2] (1.23ns)   --->   "%la_load_121 = load float* %la_addr_122, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4186 'load' 'la_load_121' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1026 <SV = 620> <Delay = 6.43>
ST_1026 : Operation 4187 [4/4] (6.43ns)   --->   "%tmp_25_119 = fadd float %tmp_25_118, %tmp_24_119" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4187 'fadd' 'tmp_25_119' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1026 : Operation 4188 [1/2] (1.23ns)   --->   "%la_load_121 = load float* %la_addr_122, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4188 'load' 'la_load_121' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1027 <SV = 621> <Delay = 7.01>
ST_1027 : Operation 4189 [3/4] (6.43ns)   --->   "%tmp_25_119 = fadd float %tmp_25_118, %tmp_24_119" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4189 'fadd' 'tmp_25_119' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1027 : Operation 4190 [3/3] (7.01ns)   --->   "%tmp_24_120 = fmul float %la_load_121, %ly_load_121" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4190 'fmul' 'tmp_24_120' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1028 <SV = 622> <Delay = 7.01>
ST_1028 : Operation 4191 [2/4] (6.43ns)   --->   "%tmp_25_119 = fadd float %tmp_25_118, %tmp_24_119" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4191 'fadd' 'tmp_25_119' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1028 : Operation 4192 [2/3] (7.01ns)   --->   "%tmp_24_120 = fmul float %la_load_121, %ly_load_121" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4192 'fmul' 'tmp_24_120' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1029 <SV = 623> <Delay = 7.01>
ST_1029 : Operation 4193 [1/4] (6.43ns)   --->   "%tmp_25_119 = fadd float %tmp_25_118, %tmp_24_119" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4193 'fadd' 'tmp_25_119' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1029 : Operation 4194 [1/3] (7.01ns)   --->   "%tmp_24_120 = fmul float %la_load_121, %ly_load_121" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4194 'fmul' 'tmp_24_120' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1029 : Operation 4195 [1/1] (0.00ns)   --->   "%tmp_21_121 = or i16 %tmp_16, 122" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4195 'or' 'tmp_21_121' <Predicate = true> <Delay = 0.00>
ST_1029 : Operation 4196 [1/1] (0.00ns)   --->   "%tmp_22_121 = zext i16 %tmp_21_121 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4196 'zext' 'tmp_22_121' <Predicate = true> <Delay = 0.00>
ST_1029 : Operation 4197 [1/1] (0.00ns)   --->   "%la_addr_123 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_121" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4197 'getelementptr' 'la_addr_123' <Predicate = true> <Delay = 0.00>
ST_1029 : Operation 4198 [2/2] (1.23ns)   --->   "%la_load_122 = load float* %la_addr_123, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4198 'load' 'la_load_122' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1030 <SV = 624> <Delay = 6.43>
ST_1030 : Operation 4199 [4/4] (6.43ns)   --->   "%tmp_25_120 = fadd float %tmp_25_119, %tmp_24_120" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4199 'fadd' 'tmp_25_120' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1030 : Operation 4200 [1/2] (1.23ns)   --->   "%la_load_122 = load float* %la_addr_123, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4200 'load' 'la_load_122' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1031 <SV = 625> <Delay = 7.01>
ST_1031 : Operation 4201 [3/4] (6.43ns)   --->   "%tmp_25_120 = fadd float %tmp_25_119, %tmp_24_120" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4201 'fadd' 'tmp_25_120' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1031 : Operation 4202 [3/3] (7.01ns)   --->   "%tmp_24_121 = fmul float %la_load_122, %ly_load_122" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4202 'fmul' 'tmp_24_121' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1032 <SV = 626> <Delay = 7.01>
ST_1032 : Operation 4203 [2/4] (6.43ns)   --->   "%tmp_25_120 = fadd float %tmp_25_119, %tmp_24_120" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4203 'fadd' 'tmp_25_120' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1032 : Operation 4204 [2/3] (7.01ns)   --->   "%tmp_24_121 = fmul float %la_load_122, %ly_load_122" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4204 'fmul' 'tmp_24_121' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1033 <SV = 627> <Delay = 7.01>
ST_1033 : Operation 4205 [1/4] (6.43ns)   --->   "%tmp_25_120 = fadd float %tmp_25_119, %tmp_24_120" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4205 'fadd' 'tmp_25_120' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1033 : Operation 4206 [1/3] (7.01ns)   --->   "%tmp_24_121 = fmul float %la_load_122, %ly_load_122" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4206 'fmul' 'tmp_24_121' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1033 : Operation 4207 [1/1] (0.00ns)   --->   "%tmp_21_122 = or i16 %tmp_16, 123" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4207 'or' 'tmp_21_122' <Predicate = true> <Delay = 0.00>
ST_1033 : Operation 4208 [1/1] (0.00ns)   --->   "%tmp_22_122 = zext i16 %tmp_21_122 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4208 'zext' 'tmp_22_122' <Predicate = true> <Delay = 0.00>
ST_1033 : Operation 4209 [1/1] (0.00ns)   --->   "%la_addr_124 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_122" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4209 'getelementptr' 'la_addr_124' <Predicate = true> <Delay = 0.00>
ST_1033 : Operation 4210 [2/2] (1.23ns)   --->   "%la_load_123 = load float* %la_addr_124, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4210 'load' 'la_load_123' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1034 <SV = 628> <Delay = 6.43>
ST_1034 : Operation 4211 [4/4] (6.43ns)   --->   "%tmp_25_121 = fadd float %tmp_25_120, %tmp_24_121" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4211 'fadd' 'tmp_25_121' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1034 : Operation 4212 [1/2] (1.23ns)   --->   "%la_load_123 = load float* %la_addr_124, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4212 'load' 'la_load_123' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1035 <SV = 629> <Delay = 7.01>
ST_1035 : Operation 4213 [3/4] (6.43ns)   --->   "%tmp_25_121 = fadd float %tmp_25_120, %tmp_24_121" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4213 'fadd' 'tmp_25_121' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1035 : Operation 4214 [3/3] (7.01ns)   --->   "%tmp_24_122 = fmul float %la_load_123, %ly_load_123" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4214 'fmul' 'tmp_24_122' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1036 <SV = 630> <Delay = 7.01>
ST_1036 : Operation 4215 [2/4] (6.43ns)   --->   "%tmp_25_121 = fadd float %tmp_25_120, %tmp_24_121" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4215 'fadd' 'tmp_25_121' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1036 : Operation 4216 [2/3] (7.01ns)   --->   "%tmp_24_122 = fmul float %la_load_123, %ly_load_123" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4216 'fmul' 'tmp_24_122' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1037 <SV = 631> <Delay = 7.01>
ST_1037 : Operation 4217 [1/4] (6.43ns)   --->   "%tmp_25_121 = fadd float %tmp_25_120, %tmp_24_121" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4217 'fadd' 'tmp_25_121' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1037 : Operation 4218 [1/3] (7.01ns)   --->   "%tmp_24_122 = fmul float %la_load_123, %ly_load_123" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4218 'fmul' 'tmp_24_122' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1037 : Operation 4219 [1/1] (0.00ns)   --->   "%tmp_21_123 = or i16 %tmp_16, 124" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4219 'or' 'tmp_21_123' <Predicate = true> <Delay = 0.00>
ST_1037 : Operation 4220 [1/1] (0.00ns)   --->   "%tmp_22_123 = zext i16 %tmp_21_123 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4220 'zext' 'tmp_22_123' <Predicate = true> <Delay = 0.00>
ST_1037 : Operation 4221 [1/1] (0.00ns)   --->   "%la_addr_125 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_123" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4221 'getelementptr' 'la_addr_125' <Predicate = true> <Delay = 0.00>
ST_1037 : Operation 4222 [2/2] (1.23ns)   --->   "%la_load_124 = load float* %la_addr_125, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4222 'load' 'la_load_124' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1038 <SV = 632> <Delay = 6.43>
ST_1038 : Operation 4223 [4/4] (6.43ns)   --->   "%tmp_25_122 = fadd float %tmp_25_121, %tmp_24_122" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4223 'fadd' 'tmp_25_122' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1038 : Operation 4224 [1/2] (1.23ns)   --->   "%la_load_124 = load float* %la_addr_125, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4224 'load' 'la_load_124' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1039 <SV = 633> <Delay = 7.01>
ST_1039 : Operation 4225 [3/4] (6.43ns)   --->   "%tmp_25_122 = fadd float %tmp_25_121, %tmp_24_122" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4225 'fadd' 'tmp_25_122' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1039 : Operation 4226 [3/3] (7.01ns)   --->   "%tmp_24_123 = fmul float %la_load_124, %ly_load_124" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4226 'fmul' 'tmp_24_123' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1040 <SV = 634> <Delay = 7.01>
ST_1040 : Operation 4227 [2/4] (6.43ns)   --->   "%tmp_25_122 = fadd float %tmp_25_121, %tmp_24_122" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4227 'fadd' 'tmp_25_122' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1040 : Operation 4228 [2/3] (7.01ns)   --->   "%tmp_24_123 = fmul float %la_load_124, %ly_load_124" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4228 'fmul' 'tmp_24_123' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1041 <SV = 635> <Delay = 7.01>
ST_1041 : Operation 4229 [1/4] (6.43ns)   --->   "%tmp_25_122 = fadd float %tmp_25_121, %tmp_24_122" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4229 'fadd' 'tmp_25_122' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1041 : Operation 4230 [1/3] (7.01ns)   --->   "%tmp_24_123 = fmul float %la_load_124, %ly_load_124" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4230 'fmul' 'tmp_24_123' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1041 : Operation 4231 [1/1] (0.00ns)   --->   "%tmp_21_124 = or i16 %tmp_16, 125" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4231 'or' 'tmp_21_124' <Predicate = true> <Delay = 0.00>
ST_1041 : Operation 4232 [1/1] (0.00ns)   --->   "%tmp_22_124 = zext i16 %tmp_21_124 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4232 'zext' 'tmp_22_124' <Predicate = true> <Delay = 0.00>
ST_1041 : Operation 4233 [1/1] (0.00ns)   --->   "%la_addr_126 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_124" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4233 'getelementptr' 'la_addr_126' <Predicate = true> <Delay = 0.00>
ST_1041 : Operation 4234 [2/2] (1.23ns)   --->   "%la_load_125 = load float* %la_addr_126, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4234 'load' 'la_load_125' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1042 <SV = 636> <Delay = 6.43>
ST_1042 : Operation 4235 [4/4] (6.43ns)   --->   "%tmp_25_123 = fadd float %tmp_25_122, %tmp_24_123" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4235 'fadd' 'tmp_25_123' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1042 : Operation 4236 [1/2] (1.23ns)   --->   "%la_load_125 = load float* %la_addr_126, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4236 'load' 'la_load_125' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1043 <SV = 637> <Delay = 7.01>
ST_1043 : Operation 4237 [3/4] (6.43ns)   --->   "%tmp_25_123 = fadd float %tmp_25_122, %tmp_24_123" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4237 'fadd' 'tmp_25_123' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1043 : Operation 4238 [3/3] (7.01ns)   --->   "%tmp_24_124 = fmul float %la_load_125, %ly_load_125" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4238 'fmul' 'tmp_24_124' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1044 <SV = 638> <Delay = 7.01>
ST_1044 : Operation 4239 [2/4] (6.43ns)   --->   "%tmp_25_123 = fadd float %tmp_25_122, %tmp_24_123" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4239 'fadd' 'tmp_25_123' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1044 : Operation 4240 [2/3] (7.01ns)   --->   "%tmp_24_124 = fmul float %la_load_125, %ly_load_125" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4240 'fmul' 'tmp_24_124' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1045 <SV = 639> <Delay = 7.01>
ST_1045 : Operation 4241 [1/4] (6.43ns)   --->   "%tmp_25_123 = fadd float %tmp_25_122, %tmp_24_123" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4241 'fadd' 'tmp_25_123' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1045 : Operation 4242 [1/3] (7.01ns)   --->   "%tmp_24_124 = fmul float %la_load_125, %ly_load_125" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4242 'fmul' 'tmp_24_124' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1045 : Operation 4243 [1/1] (0.00ns)   --->   "%tmp_21_125 = or i16 %tmp_16, 126" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4243 'or' 'tmp_21_125' <Predicate = true> <Delay = 0.00>
ST_1045 : Operation 4244 [1/1] (0.00ns)   --->   "%tmp_22_125 = zext i16 %tmp_21_125 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4244 'zext' 'tmp_22_125' <Predicate = true> <Delay = 0.00>
ST_1045 : Operation 4245 [1/1] (0.00ns)   --->   "%la_addr_127 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_125" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4245 'getelementptr' 'la_addr_127' <Predicate = true> <Delay = 0.00>
ST_1045 : Operation 4246 [2/2] (1.23ns)   --->   "%la_load_126 = load float* %la_addr_127, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4246 'load' 'la_load_126' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1046 <SV = 640> <Delay = 6.43>
ST_1046 : Operation 4247 [4/4] (6.43ns)   --->   "%tmp_25_124 = fadd float %tmp_25_123, %tmp_24_124" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4247 'fadd' 'tmp_25_124' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1046 : Operation 4248 [1/2] (1.23ns)   --->   "%la_load_126 = load float* %la_addr_127, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4248 'load' 'la_load_126' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1047 <SV = 641> <Delay = 7.01>
ST_1047 : Operation 4249 [3/4] (6.43ns)   --->   "%tmp_25_124 = fadd float %tmp_25_123, %tmp_24_124" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4249 'fadd' 'tmp_25_124' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1047 : Operation 4250 [3/3] (7.01ns)   --->   "%tmp_24_125 = fmul float %la_load_126, %ly_load_126" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4250 'fmul' 'tmp_24_125' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1048 <SV = 642> <Delay = 7.01>
ST_1048 : Operation 4251 [2/4] (6.43ns)   --->   "%tmp_25_124 = fadd float %tmp_25_123, %tmp_24_124" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4251 'fadd' 'tmp_25_124' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1048 : Operation 4252 [2/3] (7.01ns)   --->   "%tmp_24_125 = fmul float %la_load_126, %ly_load_126" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4252 'fmul' 'tmp_24_125' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1049 <SV = 643> <Delay = 7.01>
ST_1049 : Operation 4253 [1/4] (6.43ns)   --->   "%tmp_25_124 = fadd float %tmp_25_123, %tmp_24_124" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4253 'fadd' 'tmp_25_124' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1049 : Operation 4254 [1/3] (7.01ns)   --->   "%tmp_24_125 = fmul float %la_load_126, %ly_load_126" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4254 'fmul' 'tmp_24_125' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1049 : Operation 4255 [1/1] (0.00ns)   --->   "%tmp_21_126 = or i16 %tmp_16, 127" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4255 'or' 'tmp_21_126' <Predicate = true> <Delay = 0.00>
ST_1049 : Operation 4256 [1/1] (0.00ns)   --->   "%tmp_22_126 = zext i16 %tmp_21_126 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4256 'zext' 'tmp_22_126' <Predicate = true> <Delay = 0.00>
ST_1049 : Operation 4257 [1/1] (0.00ns)   --->   "%la_addr_128 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_126" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4257 'getelementptr' 'la_addr_128' <Predicate = true> <Delay = 0.00>
ST_1049 : Operation 4258 [2/2] (1.23ns)   --->   "%la_load_127 = load float* %la_addr_128, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4258 'load' 'la_load_127' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1050 <SV = 644> <Delay = 6.43>
ST_1050 : Operation 4259 [4/4] (6.43ns)   --->   "%tmp_25_125 = fadd float %tmp_25_124, %tmp_24_125" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4259 'fadd' 'tmp_25_125' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1050 : Operation 4260 [1/2] (1.23ns)   --->   "%la_load_127 = load float* %la_addr_128, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4260 'load' 'la_load_127' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1051 <SV = 645> <Delay = 7.01>
ST_1051 : Operation 4261 [3/4] (6.43ns)   --->   "%tmp_25_125 = fadd float %tmp_25_124, %tmp_24_125" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4261 'fadd' 'tmp_25_125' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1051 : Operation 4262 [3/3] (7.01ns)   --->   "%tmp_24_126 = fmul float %la_load_127, %ly_load_127" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4262 'fmul' 'tmp_24_126' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1052 <SV = 646> <Delay = 7.01>
ST_1052 : Operation 4263 [2/4] (6.43ns)   --->   "%tmp_25_125 = fadd float %tmp_25_124, %tmp_24_125" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4263 'fadd' 'tmp_25_125' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1052 : Operation 4264 [2/3] (7.01ns)   --->   "%tmp_24_126 = fmul float %la_load_127, %ly_load_127" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4264 'fmul' 'tmp_24_126' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1053 <SV = 647> <Delay = 7.01>
ST_1053 : Operation 4265 [1/4] (6.43ns)   --->   "%tmp_25_125 = fadd float %tmp_25_124, %tmp_24_125" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4265 'fadd' 'tmp_25_125' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1053 : Operation 4266 [1/3] (7.01ns)   --->   "%tmp_24_126 = fmul float %la_load_127, %ly_load_127" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4266 'fmul' 'tmp_24_126' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1053 : Operation 4267 [1/1] (0.00ns)   --->   "%tmp_21_127 = or i16 %tmp_16, 128" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4267 'or' 'tmp_21_127' <Predicate = true> <Delay = 0.00>
ST_1053 : Operation 4268 [1/1] (0.00ns)   --->   "%tmp_22_127 = zext i16 %tmp_21_127 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4268 'zext' 'tmp_22_127' <Predicate = true> <Delay = 0.00>
ST_1053 : Operation 4269 [1/1] (0.00ns)   --->   "%la_addr_129 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_127" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4269 'getelementptr' 'la_addr_129' <Predicate = true> <Delay = 0.00>
ST_1053 : Operation 4270 [2/2] (1.23ns)   --->   "%la_load_128 = load float* %la_addr_129, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4270 'load' 'la_load_128' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1054 <SV = 648> <Delay = 6.43>
ST_1054 : Operation 4271 [4/4] (6.43ns)   --->   "%tmp_25_126 = fadd float %tmp_25_125, %tmp_24_126" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4271 'fadd' 'tmp_25_126' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1054 : Operation 4272 [1/2] (1.23ns)   --->   "%la_load_128 = load float* %la_addr_129, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4272 'load' 'la_load_128' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1055 <SV = 649> <Delay = 7.01>
ST_1055 : Operation 4273 [3/4] (6.43ns)   --->   "%tmp_25_126 = fadd float %tmp_25_125, %tmp_24_126" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4273 'fadd' 'tmp_25_126' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1055 : Operation 4274 [3/3] (7.01ns)   --->   "%tmp_24_127 = fmul float %la_load_128, %ly_load_128" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4274 'fmul' 'tmp_24_127' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1056 <SV = 650> <Delay = 7.01>
ST_1056 : Operation 4275 [2/4] (6.43ns)   --->   "%tmp_25_126 = fadd float %tmp_25_125, %tmp_24_126" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4275 'fadd' 'tmp_25_126' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1056 : Operation 4276 [2/3] (7.01ns)   --->   "%tmp_24_127 = fmul float %la_load_128, %ly_load_128" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4276 'fmul' 'tmp_24_127' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1057 <SV = 651> <Delay = 7.01>
ST_1057 : Operation 4277 [1/4] (6.43ns)   --->   "%tmp_25_126 = fadd float %tmp_25_125, %tmp_24_126" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4277 'fadd' 'tmp_25_126' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1057 : Operation 4278 [1/3] (7.01ns)   --->   "%tmp_24_127 = fmul float %la_load_128, %ly_load_128" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4278 'fmul' 'tmp_24_127' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1057 : Operation 4279 [1/1] (0.00ns)   --->   "%tmp_21_128 = or i16 %tmp_16, 129" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4279 'or' 'tmp_21_128' <Predicate = true> <Delay = 0.00>
ST_1057 : Operation 4280 [1/1] (0.00ns)   --->   "%tmp_22_128 = zext i16 %tmp_21_128 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4280 'zext' 'tmp_22_128' <Predicate = true> <Delay = 0.00>
ST_1057 : Operation 4281 [1/1] (0.00ns)   --->   "%la_addr_130 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_128" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4281 'getelementptr' 'la_addr_130' <Predicate = true> <Delay = 0.00>
ST_1057 : Operation 4282 [2/2] (1.23ns)   --->   "%la_load_129 = load float* %la_addr_130, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4282 'load' 'la_load_129' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1058 <SV = 652> <Delay = 6.43>
ST_1058 : Operation 4283 [4/4] (6.43ns)   --->   "%tmp_25_127 = fadd float %tmp_25_126, %tmp_24_127" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4283 'fadd' 'tmp_25_127' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1058 : Operation 4284 [1/2] (1.23ns)   --->   "%la_load_129 = load float* %la_addr_130, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4284 'load' 'la_load_129' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1059 <SV = 653> <Delay = 7.01>
ST_1059 : Operation 4285 [3/4] (6.43ns)   --->   "%tmp_25_127 = fadd float %tmp_25_126, %tmp_24_127" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4285 'fadd' 'tmp_25_127' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1059 : Operation 4286 [3/3] (7.01ns)   --->   "%tmp_24_128 = fmul float %la_load_129, %ly_load_129" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4286 'fmul' 'tmp_24_128' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1060 <SV = 654> <Delay = 7.01>
ST_1060 : Operation 4287 [2/4] (6.43ns)   --->   "%tmp_25_127 = fadd float %tmp_25_126, %tmp_24_127" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4287 'fadd' 'tmp_25_127' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1060 : Operation 4288 [2/3] (7.01ns)   --->   "%tmp_24_128 = fmul float %la_load_129, %ly_load_129" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4288 'fmul' 'tmp_24_128' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1061 <SV = 655> <Delay = 7.01>
ST_1061 : Operation 4289 [1/4] (6.43ns)   --->   "%tmp_25_127 = fadd float %tmp_25_126, %tmp_24_127" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4289 'fadd' 'tmp_25_127' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1061 : Operation 4290 [1/3] (7.01ns)   --->   "%tmp_24_128 = fmul float %la_load_129, %ly_load_129" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4290 'fmul' 'tmp_24_128' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1061 : Operation 4291 [1/1] (0.00ns)   --->   "%tmp_21_129 = or i16 %tmp_16, 130" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4291 'or' 'tmp_21_129' <Predicate = true> <Delay = 0.00>
ST_1061 : Operation 4292 [1/1] (0.00ns)   --->   "%tmp_22_129 = zext i16 %tmp_21_129 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4292 'zext' 'tmp_22_129' <Predicate = true> <Delay = 0.00>
ST_1061 : Operation 4293 [1/1] (0.00ns)   --->   "%la_addr_131 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_129" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4293 'getelementptr' 'la_addr_131' <Predicate = true> <Delay = 0.00>
ST_1061 : Operation 4294 [2/2] (1.23ns)   --->   "%la_load_130 = load float* %la_addr_131, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4294 'load' 'la_load_130' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1062 <SV = 656> <Delay = 6.43>
ST_1062 : Operation 4295 [4/4] (6.43ns)   --->   "%tmp_25_128 = fadd float %tmp_25_127, %tmp_24_128" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4295 'fadd' 'tmp_25_128' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1062 : Operation 4296 [1/2] (1.23ns)   --->   "%la_load_130 = load float* %la_addr_131, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4296 'load' 'la_load_130' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1063 <SV = 657> <Delay = 7.01>
ST_1063 : Operation 4297 [3/4] (6.43ns)   --->   "%tmp_25_128 = fadd float %tmp_25_127, %tmp_24_128" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4297 'fadd' 'tmp_25_128' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1063 : Operation 4298 [3/3] (7.01ns)   --->   "%tmp_24_129 = fmul float %la_load_130, %ly_load_130" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4298 'fmul' 'tmp_24_129' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1064 <SV = 658> <Delay = 7.01>
ST_1064 : Operation 4299 [2/4] (6.43ns)   --->   "%tmp_25_128 = fadd float %tmp_25_127, %tmp_24_128" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4299 'fadd' 'tmp_25_128' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1064 : Operation 4300 [2/3] (7.01ns)   --->   "%tmp_24_129 = fmul float %la_load_130, %ly_load_130" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4300 'fmul' 'tmp_24_129' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1065 <SV = 659> <Delay = 7.01>
ST_1065 : Operation 4301 [1/4] (6.43ns)   --->   "%tmp_25_128 = fadd float %tmp_25_127, %tmp_24_128" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4301 'fadd' 'tmp_25_128' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1065 : Operation 4302 [1/3] (7.01ns)   --->   "%tmp_24_129 = fmul float %la_load_130, %ly_load_130" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4302 'fmul' 'tmp_24_129' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1065 : Operation 4303 [1/1] (0.00ns)   --->   "%tmp_21_130 = or i16 %tmp_16, 131" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4303 'or' 'tmp_21_130' <Predicate = true> <Delay = 0.00>
ST_1065 : Operation 4304 [1/1] (0.00ns)   --->   "%tmp_22_130 = zext i16 %tmp_21_130 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4304 'zext' 'tmp_22_130' <Predicate = true> <Delay = 0.00>
ST_1065 : Operation 4305 [1/1] (0.00ns)   --->   "%la_addr_132 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_130" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4305 'getelementptr' 'la_addr_132' <Predicate = true> <Delay = 0.00>
ST_1065 : Operation 4306 [2/2] (1.23ns)   --->   "%la_load_131 = load float* %la_addr_132, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4306 'load' 'la_load_131' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1066 <SV = 660> <Delay = 6.43>
ST_1066 : Operation 4307 [4/4] (6.43ns)   --->   "%tmp_25_129 = fadd float %tmp_25_128, %tmp_24_129" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4307 'fadd' 'tmp_25_129' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1066 : Operation 4308 [1/2] (1.23ns)   --->   "%la_load_131 = load float* %la_addr_132, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4308 'load' 'la_load_131' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1067 <SV = 661> <Delay = 7.01>
ST_1067 : Operation 4309 [3/4] (6.43ns)   --->   "%tmp_25_129 = fadd float %tmp_25_128, %tmp_24_129" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4309 'fadd' 'tmp_25_129' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1067 : Operation 4310 [3/3] (7.01ns)   --->   "%tmp_24_130 = fmul float %la_load_131, %ly_load_131" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4310 'fmul' 'tmp_24_130' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1068 <SV = 662> <Delay = 7.01>
ST_1068 : Operation 4311 [2/4] (6.43ns)   --->   "%tmp_25_129 = fadd float %tmp_25_128, %tmp_24_129" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4311 'fadd' 'tmp_25_129' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1068 : Operation 4312 [2/3] (7.01ns)   --->   "%tmp_24_130 = fmul float %la_load_131, %ly_load_131" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4312 'fmul' 'tmp_24_130' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1069 <SV = 663> <Delay = 7.01>
ST_1069 : Operation 4313 [1/4] (6.43ns)   --->   "%tmp_25_129 = fadd float %tmp_25_128, %tmp_24_129" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4313 'fadd' 'tmp_25_129' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1069 : Operation 4314 [1/3] (7.01ns)   --->   "%tmp_24_130 = fmul float %la_load_131, %ly_load_131" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4314 'fmul' 'tmp_24_130' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1069 : Operation 4315 [1/1] (0.00ns)   --->   "%tmp_21_131 = or i16 %tmp_16, 132" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4315 'or' 'tmp_21_131' <Predicate = true> <Delay = 0.00>
ST_1069 : Operation 4316 [1/1] (0.00ns)   --->   "%tmp_22_131 = zext i16 %tmp_21_131 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4316 'zext' 'tmp_22_131' <Predicate = true> <Delay = 0.00>
ST_1069 : Operation 4317 [1/1] (0.00ns)   --->   "%la_addr_133 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_131" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4317 'getelementptr' 'la_addr_133' <Predicate = true> <Delay = 0.00>
ST_1069 : Operation 4318 [2/2] (1.23ns)   --->   "%la_load_132 = load float* %la_addr_133, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4318 'load' 'la_load_132' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1070 <SV = 664> <Delay = 6.43>
ST_1070 : Operation 4319 [4/4] (6.43ns)   --->   "%tmp_25_130 = fadd float %tmp_25_129, %tmp_24_130" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4319 'fadd' 'tmp_25_130' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1070 : Operation 4320 [1/2] (1.23ns)   --->   "%la_load_132 = load float* %la_addr_133, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4320 'load' 'la_load_132' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1071 <SV = 665> <Delay = 7.01>
ST_1071 : Operation 4321 [3/4] (6.43ns)   --->   "%tmp_25_130 = fadd float %tmp_25_129, %tmp_24_130" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4321 'fadd' 'tmp_25_130' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1071 : Operation 4322 [3/3] (7.01ns)   --->   "%tmp_24_131 = fmul float %la_load_132, %ly_load_132" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4322 'fmul' 'tmp_24_131' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1072 <SV = 666> <Delay = 7.01>
ST_1072 : Operation 4323 [2/4] (6.43ns)   --->   "%tmp_25_130 = fadd float %tmp_25_129, %tmp_24_130" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4323 'fadd' 'tmp_25_130' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1072 : Operation 4324 [2/3] (7.01ns)   --->   "%tmp_24_131 = fmul float %la_load_132, %ly_load_132" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4324 'fmul' 'tmp_24_131' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1073 <SV = 667> <Delay = 7.01>
ST_1073 : Operation 4325 [1/4] (6.43ns)   --->   "%tmp_25_130 = fadd float %tmp_25_129, %tmp_24_130" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4325 'fadd' 'tmp_25_130' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1073 : Operation 4326 [1/3] (7.01ns)   --->   "%tmp_24_131 = fmul float %la_load_132, %ly_load_132" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4326 'fmul' 'tmp_24_131' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1073 : Operation 4327 [1/1] (0.00ns)   --->   "%tmp_21_132 = or i16 %tmp_16, 133" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4327 'or' 'tmp_21_132' <Predicate = true> <Delay = 0.00>
ST_1073 : Operation 4328 [1/1] (0.00ns)   --->   "%tmp_22_132 = zext i16 %tmp_21_132 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4328 'zext' 'tmp_22_132' <Predicate = true> <Delay = 0.00>
ST_1073 : Operation 4329 [1/1] (0.00ns)   --->   "%la_addr_134 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_132" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4329 'getelementptr' 'la_addr_134' <Predicate = true> <Delay = 0.00>
ST_1073 : Operation 4330 [2/2] (1.23ns)   --->   "%la_load_133 = load float* %la_addr_134, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4330 'load' 'la_load_133' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1074 <SV = 668> <Delay = 6.43>
ST_1074 : Operation 4331 [4/4] (6.43ns)   --->   "%tmp_25_131 = fadd float %tmp_25_130, %tmp_24_131" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4331 'fadd' 'tmp_25_131' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1074 : Operation 4332 [1/2] (1.23ns)   --->   "%la_load_133 = load float* %la_addr_134, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4332 'load' 'la_load_133' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1075 <SV = 669> <Delay = 7.01>
ST_1075 : Operation 4333 [3/4] (6.43ns)   --->   "%tmp_25_131 = fadd float %tmp_25_130, %tmp_24_131" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4333 'fadd' 'tmp_25_131' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1075 : Operation 4334 [3/3] (7.01ns)   --->   "%tmp_24_132 = fmul float %la_load_133, %ly_load_133" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4334 'fmul' 'tmp_24_132' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1076 <SV = 670> <Delay = 7.01>
ST_1076 : Operation 4335 [2/4] (6.43ns)   --->   "%tmp_25_131 = fadd float %tmp_25_130, %tmp_24_131" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4335 'fadd' 'tmp_25_131' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1076 : Operation 4336 [2/3] (7.01ns)   --->   "%tmp_24_132 = fmul float %la_load_133, %ly_load_133" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4336 'fmul' 'tmp_24_132' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1077 <SV = 671> <Delay = 7.01>
ST_1077 : Operation 4337 [1/4] (6.43ns)   --->   "%tmp_25_131 = fadd float %tmp_25_130, %tmp_24_131" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4337 'fadd' 'tmp_25_131' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1077 : Operation 4338 [1/3] (7.01ns)   --->   "%tmp_24_132 = fmul float %la_load_133, %ly_load_133" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4338 'fmul' 'tmp_24_132' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1077 : Operation 4339 [1/1] (0.00ns)   --->   "%tmp_21_133 = or i16 %tmp_16, 134" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4339 'or' 'tmp_21_133' <Predicate = true> <Delay = 0.00>
ST_1077 : Operation 4340 [1/1] (0.00ns)   --->   "%tmp_22_133 = zext i16 %tmp_21_133 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4340 'zext' 'tmp_22_133' <Predicate = true> <Delay = 0.00>
ST_1077 : Operation 4341 [1/1] (0.00ns)   --->   "%la_addr_135 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_133" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4341 'getelementptr' 'la_addr_135' <Predicate = true> <Delay = 0.00>
ST_1077 : Operation 4342 [2/2] (1.23ns)   --->   "%la_load_134 = load float* %la_addr_135, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4342 'load' 'la_load_134' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1078 <SV = 672> <Delay = 6.43>
ST_1078 : Operation 4343 [4/4] (6.43ns)   --->   "%tmp_25_132 = fadd float %tmp_25_131, %tmp_24_132" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4343 'fadd' 'tmp_25_132' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1078 : Operation 4344 [1/2] (1.23ns)   --->   "%la_load_134 = load float* %la_addr_135, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4344 'load' 'la_load_134' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1079 <SV = 673> <Delay = 7.01>
ST_1079 : Operation 4345 [3/4] (6.43ns)   --->   "%tmp_25_132 = fadd float %tmp_25_131, %tmp_24_132" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4345 'fadd' 'tmp_25_132' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1079 : Operation 4346 [3/3] (7.01ns)   --->   "%tmp_24_133 = fmul float %la_load_134, %ly_load_134" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4346 'fmul' 'tmp_24_133' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1080 <SV = 674> <Delay = 7.01>
ST_1080 : Operation 4347 [2/4] (6.43ns)   --->   "%tmp_25_132 = fadd float %tmp_25_131, %tmp_24_132" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4347 'fadd' 'tmp_25_132' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1080 : Operation 4348 [2/3] (7.01ns)   --->   "%tmp_24_133 = fmul float %la_load_134, %ly_load_134" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4348 'fmul' 'tmp_24_133' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1081 <SV = 675> <Delay = 7.01>
ST_1081 : Operation 4349 [1/4] (6.43ns)   --->   "%tmp_25_132 = fadd float %tmp_25_131, %tmp_24_132" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4349 'fadd' 'tmp_25_132' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1081 : Operation 4350 [1/3] (7.01ns)   --->   "%tmp_24_133 = fmul float %la_load_134, %ly_load_134" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4350 'fmul' 'tmp_24_133' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1081 : Operation 4351 [1/1] (0.00ns)   --->   "%tmp_21_134 = or i16 %tmp_16, 135" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4351 'or' 'tmp_21_134' <Predicate = true> <Delay = 0.00>
ST_1081 : Operation 4352 [1/1] (0.00ns)   --->   "%tmp_22_134 = zext i16 %tmp_21_134 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4352 'zext' 'tmp_22_134' <Predicate = true> <Delay = 0.00>
ST_1081 : Operation 4353 [1/1] (0.00ns)   --->   "%la_addr_136 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_134" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4353 'getelementptr' 'la_addr_136' <Predicate = true> <Delay = 0.00>
ST_1081 : Operation 4354 [2/2] (1.23ns)   --->   "%la_load_135 = load float* %la_addr_136, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4354 'load' 'la_load_135' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1082 <SV = 676> <Delay = 6.43>
ST_1082 : Operation 4355 [4/4] (6.43ns)   --->   "%tmp_25_133 = fadd float %tmp_25_132, %tmp_24_133" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4355 'fadd' 'tmp_25_133' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1082 : Operation 4356 [1/2] (1.23ns)   --->   "%la_load_135 = load float* %la_addr_136, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4356 'load' 'la_load_135' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1083 <SV = 677> <Delay = 7.01>
ST_1083 : Operation 4357 [3/4] (6.43ns)   --->   "%tmp_25_133 = fadd float %tmp_25_132, %tmp_24_133" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4357 'fadd' 'tmp_25_133' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1083 : Operation 4358 [3/3] (7.01ns)   --->   "%tmp_24_134 = fmul float %la_load_135, %ly_load_135" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4358 'fmul' 'tmp_24_134' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1084 <SV = 678> <Delay = 7.01>
ST_1084 : Operation 4359 [2/4] (6.43ns)   --->   "%tmp_25_133 = fadd float %tmp_25_132, %tmp_24_133" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4359 'fadd' 'tmp_25_133' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1084 : Operation 4360 [2/3] (7.01ns)   --->   "%tmp_24_134 = fmul float %la_load_135, %ly_load_135" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4360 'fmul' 'tmp_24_134' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1085 <SV = 679> <Delay = 7.01>
ST_1085 : Operation 4361 [1/4] (6.43ns)   --->   "%tmp_25_133 = fadd float %tmp_25_132, %tmp_24_133" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4361 'fadd' 'tmp_25_133' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1085 : Operation 4362 [1/3] (7.01ns)   --->   "%tmp_24_134 = fmul float %la_load_135, %ly_load_135" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4362 'fmul' 'tmp_24_134' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1085 : Operation 4363 [1/1] (0.00ns)   --->   "%tmp_21_135 = or i16 %tmp_16, 136" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4363 'or' 'tmp_21_135' <Predicate = true> <Delay = 0.00>
ST_1085 : Operation 4364 [1/1] (0.00ns)   --->   "%tmp_22_135 = zext i16 %tmp_21_135 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4364 'zext' 'tmp_22_135' <Predicate = true> <Delay = 0.00>
ST_1085 : Operation 4365 [1/1] (0.00ns)   --->   "%la_addr_137 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_135" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4365 'getelementptr' 'la_addr_137' <Predicate = true> <Delay = 0.00>
ST_1085 : Operation 4366 [2/2] (1.23ns)   --->   "%la_load_136 = load float* %la_addr_137, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4366 'load' 'la_load_136' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1086 <SV = 680> <Delay = 6.43>
ST_1086 : Operation 4367 [4/4] (6.43ns)   --->   "%tmp_25_134 = fadd float %tmp_25_133, %tmp_24_134" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4367 'fadd' 'tmp_25_134' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1086 : Operation 4368 [1/2] (1.23ns)   --->   "%la_load_136 = load float* %la_addr_137, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4368 'load' 'la_load_136' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1087 <SV = 681> <Delay = 7.01>
ST_1087 : Operation 4369 [3/4] (6.43ns)   --->   "%tmp_25_134 = fadd float %tmp_25_133, %tmp_24_134" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4369 'fadd' 'tmp_25_134' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1087 : Operation 4370 [3/3] (7.01ns)   --->   "%tmp_24_135 = fmul float %la_load_136, %ly_load_136" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4370 'fmul' 'tmp_24_135' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1088 <SV = 682> <Delay = 7.01>
ST_1088 : Operation 4371 [2/4] (6.43ns)   --->   "%tmp_25_134 = fadd float %tmp_25_133, %tmp_24_134" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4371 'fadd' 'tmp_25_134' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1088 : Operation 4372 [2/3] (7.01ns)   --->   "%tmp_24_135 = fmul float %la_load_136, %ly_load_136" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4372 'fmul' 'tmp_24_135' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1089 <SV = 683> <Delay = 7.01>
ST_1089 : Operation 4373 [1/4] (6.43ns)   --->   "%tmp_25_134 = fadd float %tmp_25_133, %tmp_24_134" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4373 'fadd' 'tmp_25_134' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1089 : Operation 4374 [1/3] (7.01ns)   --->   "%tmp_24_135 = fmul float %la_load_136, %ly_load_136" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4374 'fmul' 'tmp_24_135' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1089 : Operation 4375 [1/1] (0.00ns)   --->   "%tmp_21_136 = or i16 %tmp_16, 137" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4375 'or' 'tmp_21_136' <Predicate = true> <Delay = 0.00>
ST_1089 : Operation 4376 [1/1] (0.00ns)   --->   "%tmp_22_136 = zext i16 %tmp_21_136 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4376 'zext' 'tmp_22_136' <Predicate = true> <Delay = 0.00>
ST_1089 : Operation 4377 [1/1] (0.00ns)   --->   "%la_addr_138 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_136" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4377 'getelementptr' 'la_addr_138' <Predicate = true> <Delay = 0.00>
ST_1089 : Operation 4378 [2/2] (1.23ns)   --->   "%la_load_137 = load float* %la_addr_138, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4378 'load' 'la_load_137' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1090 <SV = 684> <Delay = 6.43>
ST_1090 : Operation 4379 [4/4] (6.43ns)   --->   "%tmp_25_135 = fadd float %tmp_25_134, %tmp_24_135" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4379 'fadd' 'tmp_25_135' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1090 : Operation 4380 [1/2] (1.23ns)   --->   "%la_load_137 = load float* %la_addr_138, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4380 'load' 'la_load_137' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1091 <SV = 685> <Delay = 7.01>
ST_1091 : Operation 4381 [3/4] (6.43ns)   --->   "%tmp_25_135 = fadd float %tmp_25_134, %tmp_24_135" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4381 'fadd' 'tmp_25_135' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1091 : Operation 4382 [3/3] (7.01ns)   --->   "%tmp_24_136 = fmul float %la_load_137, %ly_load_137" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4382 'fmul' 'tmp_24_136' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1092 <SV = 686> <Delay = 7.01>
ST_1092 : Operation 4383 [2/4] (6.43ns)   --->   "%tmp_25_135 = fadd float %tmp_25_134, %tmp_24_135" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4383 'fadd' 'tmp_25_135' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1092 : Operation 4384 [2/3] (7.01ns)   --->   "%tmp_24_136 = fmul float %la_load_137, %ly_load_137" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4384 'fmul' 'tmp_24_136' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1093 <SV = 687> <Delay = 7.01>
ST_1093 : Operation 4385 [1/4] (6.43ns)   --->   "%tmp_25_135 = fadd float %tmp_25_134, %tmp_24_135" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4385 'fadd' 'tmp_25_135' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1093 : Operation 4386 [1/3] (7.01ns)   --->   "%tmp_24_136 = fmul float %la_load_137, %ly_load_137" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4386 'fmul' 'tmp_24_136' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1093 : Operation 4387 [1/1] (0.00ns)   --->   "%tmp_21_137 = or i16 %tmp_16, 138" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4387 'or' 'tmp_21_137' <Predicate = true> <Delay = 0.00>
ST_1093 : Operation 4388 [1/1] (0.00ns)   --->   "%tmp_22_137 = zext i16 %tmp_21_137 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4388 'zext' 'tmp_22_137' <Predicate = true> <Delay = 0.00>
ST_1093 : Operation 4389 [1/1] (0.00ns)   --->   "%la_addr_139 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_137" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4389 'getelementptr' 'la_addr_139' <Predicate = true> <Delay = 0.00>
ST_1093 : Operation 4390 [2/2] (1.23ns)   --->   "%la_load_138 = load float* %la_addr_139, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4390 'load' 'la_load_138' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1094 <SV = 688> <Delay = 6.43>
ST_1094 : Operation 4391 [4/4] (6.43ns)   --->   "%tmp_25_136 = fadd float %tmp_25_135, %tmp_24_136" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4391 'fadd' 'tmp_25_136' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1094 : Operation 4392 [1/2] (1.23ns)   --->   "%la_load_138 = load float* %la_addr_139, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4392 'load' 'la_load_138' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1095 <SV = 689> <Delay = 7.01>
ST_1095 : Operation 4393 [3/4] (6.43ns)   --->   "%tmp_25_136 = fadd float %tmp_25_135, %tmp_24_136" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4393 'fadd' 'tmp_25_136' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1095 : Operation 4394 [3/3] (7.01ns)   --->   "%tmp_24_137 = fmul float %la_load_138, %ly_load_138" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4394 'fmul' 'tmp_24_137' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1096 <SV = 690> <Delay = 7.01>
ST_1096 : Operation 4395 [2/4] (6.43ns)   --->   "%tmp_25_136 = fadd float %tmp_25_135, %tmp_24_136" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4395 'fadd' 'tmp_25_136' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1096 : Operation 4396 [2/3] (7.01ns)   --->   "%tmp_24_137 = fmul float %la_load_138, %ly_load_138" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4396 'fmul' 'tmp_24_137' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1097 <SV = 691> <Delay = 7.01>
ST_1097 : Operation 4397 [1/4] (6.43ns)   --->   "%tmp_25_136 = fadd float %tmp_25_135, %tmp_24_136" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4397 'fadd' 'tmp_25_136' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1097 : Operation 4398 [1/3] (7.01ns)   --->   "%tmp_24_137 = fmul float %la_load_138, %ly_load_138" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4398 'fmul' 'tmp_24_137' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1097 : Operation 4399 [1/1] (0.00ns)   --->   "%tmp_21_138 = or i16 %tmp_16, 139" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4399 'or' 'tmp_21_138' <Predicate = true> <Delay = 0.00>
ST_1097 : Operation 4400 [1/1] (0.00ns)   --->   "%tmp_22_138 = zext i16 %tmp_21_138 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4400 'zext' 'tmp_22_138' <Predicate = true> <Delay = 0.00>
ST_1097 : Operation 4401 [1/1] (0.00ns)   --->   "%la_addr_140 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_138" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4401 'getelementptr' 'la_addr_140' <Predicate = true> <Delay = 0.00>
ST_1097 : Operation 4402 [2/2] (1.23ns)   --->   "%la_load_139 = load float* %la_addr_140, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4402 'load' 'la_load_139' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1098 <SV = 692> <Delay = 6.43>
ST_1098 : Operation 4403 [4/4] (6.43ns)   --->   "%tmp_25_137 = fadd float %tmp_25_136, %tmp_24_137" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4403 'fadd' 'tmp_25_137' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1098 : Operation 4404 [1/2] (1.23ns)   --->   "%la_load_139 = load float* %la_addr_140, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4404 'load' 'la_load_139' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1099 <SV = 693> <Delay = 7.01>
ST_1099 : Operation 4405 [3/4] (6.43ns)   --->   "%tmp_25_137 = fadd float %tmp_25_136, %tmp_24_137" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4405 'fadd' 'tmp_25_137' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1099 : Operation 4406 [3/3] (7.01ns)   --->   "%tmp_24_138 = fmul float %la_load_139, %ly_load_139" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4406 'fmul' 'tmp_24_138' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1100 <SV = 694> <Delay = 7.01>
ST_1100 : Operation 4407 [2/4] (6.43ns)   --->   "%tmp_25_137 = fadd float %tmp_25_136, %tmp_24_137" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4407 'fadd' 'tmp_25_137' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1100 : Operation 4408 [2/3] (7.01ns)   --->   "%tmp_24_138 = fmul float %la_load_139, %ly_load_139" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4408 'fmul' 'tmp_24_138' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1101 <SV = 695> <Delay = 7.01>
ST_1101 : Operation 4409 [1/4] (6.43ns)   --->   "%tmp_25_137 = fadd float %tmp_25_136, %tmp_24_137" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4409 'fadd' 'tmp_25_137' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1101 : Operation 4410 [1/3] (7.01ns)   --->   "%tmp_24_138 = fmul float %la_load_139, %ly_load_139" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4410 'fmul' 'tmp_24_138' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1101 : Operation 4411 [1/1] (0.00ns)   --->   "%tmp_21_139 = or i16 %tmp_16, 140" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4411 'or' 'tmp_21_139' <Predicate = true> <Delay = 0.00>
ST_1101 : Operation 4412 [1/1] (0.00ns)   --->   "%tmp_22_139 = zext i16 %tmp_21_139 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4412 'zext' 'tmp_22_139' <Predicate = true> <Delay = 0.00>
ST_1101 : Operation 4413 [1/1] (0.00ns)   --->   "%la_addr_141 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_139" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4413 'getelementptr' 'la_addr_141' <Predicate = true> <Delay = 0.00>
ST_1101 : Operation 4414 [2/2] (1.23ns)   --->   "%la_load_140 = load float* %la_addr_141, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4414 'load' 'la_load_140' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1102 <SV = 696> <Delay = 6.43>
ST_1102 : Operation 4415 [4/4] (6.43ns)   --->   "%tmp_25_138 = fadd float %tmp_25_137, %tmp_24_138" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4415 'fadd' 'tmp_25_138' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1102 : Operation 4416 [1/2] (1.23ns)   --->   "%la_load_140 = load float* %la_addr_141, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4416 'load' 'la_load_140' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1103 <SV = 697> <Delay = 7.01>
ST_1103 : Operation 4417 [3/4] (6.43ns)   --->   "%tmp_25_138 = fadd float %tmp_25_137, %tmp_24_138" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4417 'fadd' 'tmp_25_138' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1103 : Operation 4418 [3/3] (7.01ns)   --->   "%tmp_24_139 = fmul float %la_load_140, %ly_load_140" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4418 'fmul' 'tmp_24_139' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1104 <SV = 698> <Delay = 7.01>
ST_1104 : Operation 4419 [2/4] (6.43ns)   --->   "%tmp_25_138 = fadd float %tmp_25_137, %tmp_24_138" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4419 'fadd' 'tmp_25_138' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1104 : Operation 4420 [2/3] (7.01ns)   --->   "%tmp_24_139 = fmul float %la_load_140, %ly_load_140" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4420 'fmul' 'tmp_24_139' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1105 <SV = 699> <Delay = 7.01>
ST_1105 : Operation 4421 [1/4] (6.43ns)   --->   "%tmp_25_138 = fadd float %tmp_25_137, %tmp_24_138" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4421 'fadd' 'tmp_25_138' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1105 : Operation 4422 [1/3] (7.01ns)   --->   "%tmp_24_139 = fmul float %la_load_140, %ly_load_140" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4422 'fmul' 'tmp_24_139' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1105 : Operation 4423 [1/1] (0.00ns)   --->   "%tmp_21_140 = or i16 %tmp_16, 141" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4423 'or' 'tmp_21_140' <Predicate = true> <Delay = 0.00>
ST_1105 : Operation 4424 [1/1] (0.00ns)   --->   "%tmp_22_140 = zext i16 %tmp_21_140 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4424 'zext' 'tmp_22_140' <Predicate = true> <Delay = 0.00>
ST_1105 : Operation 4425 [1/1] (0.00ns)   --->   "%la_addr_142 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_140" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4425 'getelementptr' 'la_addr_142' <Predicate = true> <Delay = 0.00>
ST_1105 : Operation 4426 [2/2] (1.23ns)   --->   "%la_load_141 = load float* %la_addr_142, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4426 'load' 'la_load_141' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1106 <SV = 700> <Delay = 6.43>
ST_1106 : Operation 4427 [4/4] (6.43ns)   --->   "%tmp_25_139 = fadd float %tmp_25_138, %tmp_24_139" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4427 'fadd' 'tmp_25_139' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1106 : Operation 4428 [1/2] (1.23ns)   --->   "%la_load_141 = load float* %la_addr_142, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4428 'load' 'la_load_141' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1107 <SV = 701> <Delay = 7.01>
ST_1107 : Operation 4429 [3/4] (6.43ns)   --->   "%tmp_25_139 = fadd float %tmp_25_138, %tmp_24_139" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4429 'fadd' 'tmp_25_139' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1107 : Operation 4430 [3/3] (7.01ns)   --->   "%tmp_24_140 = fmul float %la_load_141, %ly_load_141" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4430 'fmul' 'tmp_24_140' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1108 <SV = 702> <Delay = 7.01>
ST_1108 : Operation 4431 [2/4] (6.43ns)   --->   "%tmp_25_139 = fadd float %tmp_25_138, %tmp_24_139" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4431 'fadd' 'tmp_25_139' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1108 : Operation 4432 [2/3] (7.01ns)   --->   "%tmp_24_140 = fmul float %la_load_141, %ly_load_141" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4432 'fmul' 'tmp_24_140' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1109 <SV = 703> <Delay = 7.01>
ST_1109 : Operation 4433 [1/4] (6.43ns)   --->   "%tmp_25_139 = fadd float %tmp_25_138, %tmp_24_139" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4433 'fadd' 'tmp_25_139' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1109 : Operation 4434 [1/3] (7.01ns)   --->   "%tmp_24_140 = fmul float %la_load_141, %ly_load_141" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4434 'fmul' 'tmp_24_140' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1109 : Operation 4435 [1/1] (0.00ns)   --->   "%tmp_21_141 = or i16 %tmp_16, 142" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4435 'or' 'tmp_21_141' <Predicate = true> <Delay = 0.00>
ST_1109 : Operation 4436 [1/1] (0.00ns)   --->   "%tmp_22_141 = zext i16 %tmp_21_141 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4436 'zext' 'tmp_22_141' <Predicate = true> <Delay = 0.00>
ST_1109 : Operation 4437 [1/1] (0.00ns)   --->   "%la_addr_143 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_141" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4437 'getelementptr' 'la_addr_143' <Predicate = true> <Delay = 0.00>
ST_1109 : Operation 4438 [2/2] (1.23ns)   --->   "%la_load_142 = load float* %la_addr_143, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4438 'load' 'la_load_142' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1110 <SV = 704> <Delay = 6.43>
ST_1110 : Operation 4439 [4/4] (6.43ns)   --->   "%tmp_25_140 = fadd float %tmp_25_139, %tmp_24_140" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4439 'fadd' 'tmp_25_140' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1110 : Operation 4440 [1/2] (1.23ns)   --->   "%la_load_142 = load float* %la_addr_143, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4440 'load' 'la_load_142' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1111 <SV = 705> <Delay = 7.01>
ST_1111 : Operation 4441 [3/4] (6.43ns)   --->   "%tmp_25_140 = fadd float %tmp_25_139, %tmp_24_140" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4441 'fadd' 'tmp_25_140' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1111 : Operation 4442 [3/3] (7.01ns)   --->   "%tmp_24_141 = fmul float %la_load_142, %ly_load_142" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4442 'fmul' 'tmp_24_141' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1112 <SV = 706> <Delay = 7.01>
ST_1112 : Operation 4443 [2/4] (6.43ns)   --->   "%tmp_25_140 = fadd float %tmp_25_139, %tmp_24_140" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4443 'fadd' 'tmp_25_140' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1112 : Operation 4444 [2/3] (7.01ns)   --->   "%tmp_24_141 = fmul float %la_load_142, %ly_load_142" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4444 'fmul' 'tmp_24_141' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1113 <SV = 707> <Delay = 7.01>
ST_1113 : Operation 4445 [1/4] (6.43ns)   --->   "%tmp_25_140 = fadd float %tmp_25_139, %tmp_24_140" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4445 'fadd' 'tmp_25_140' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1113 : Operation 4446 [1/3] (7.01ns)   --->   "%tmp_24_141 = fmul float %la_load_142, %ly_load_142" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4446 'fmul' 'tmp_24_141' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1113 : Operation 4447 [1/1] (0.00ns)   --->   "%tmp_21_142 = or i16 %tmp_16, 143" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4447 'or' 'tmp_21_142' <Predicate = true> <Delay = 0.00>
ST_1113 : Operation 4448 [1/1] (0.00ns)   --->   "%tmp_22_142 = zext i16 %tmp_21_142 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4448 'zext' 'tmp_22_142' <Predicate = true> <Delay = 0.00>
ST_1113 : Operation 4449 [1/1] (0.00ns)   --->   "%la_addr_144 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_142" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4449 'getelementptr' 'la_addr_144' <Predicate = true> <Delay = 0.00>
ST_1113 : Operation 4450 [2/2] (1.23ns)   --->   "%la_load_143 = load float* %la_addr_144, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4450 'load' 'la_load_143' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1114 <SV = 708> <Delay = 6.43>
ST_1114 : Operation 4451 [4/4] (6.43ns)   --->   "%tmp_25_141 = fadd float %tmp_25_140, %tmp_24_141" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4451 'fadd' 'tmp_25_141' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1114 : Operation 4452 [1/2] (1.23ns)   --->   "%la_load_143 = load float* %la_addr_144, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4452 'load' 'la_load_143' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1115 <SV = 709> <Delay = 7.01>
ST_1115 : Operation 4453 [3/4] (6.43ns)   --->   "%tmp_25_141 = fadd float %tmp_25_140, %tmp_24_141" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4453 'fadd' 'tmp_25_141' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1115 : Operation 4454 [3/3] (7.01ns)   --->   "%tmp_24_142 = fmul float %la_load_143, %ly_load_143" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4454 'fmul' 'tmp_24_142' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1116 <SV = 710> <Delay = 7.01>
ST_1116 : Operation 4455 [2/4] (6.43ns)   --->   "%tmp_25_141 = fadd float %tmp_25_140, %tmp_24_141" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4455 'fadd' 'tmp_25_141' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1116 : Operation 4456 [2/3] (7.01ns)   --->   "%tmp_24_142 = fmul float %la_load_143, %ly_load_143" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4456 'fmul' 'tmp_24_142' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1117 <SV = 711> <Delay = 7.01>
ST_1117 : Operation 4457 [1/4] (6.43ns)   --->   "%tmp_25_141 = fadd float %tmp_25_140, %tmp_24_141" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4457 'fadd' 'tmp_25_141' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1117 : Operation 4458 [1/3] (7.01ns)   --->   "%tmp_24_142 = fmul float %la_load_143, %ly_load_143" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4458 'fmul' 'tmp_24_142' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1117 : Operation 4459 [1/1] (0.00ns)   --->   "%tmp_21_143 = or i16 %tmp_16, 144" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4459 'or' 'tmp_21_143' <Predicate = true> <Delay = 0.00>
ST_1117 : Operation 4460 [1/1] (0.00ns)   --->   "%tmp_22_143 = zext i16 %tmp_21_143 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4460 'zext' 'tmp_22_143' <Predicate = true> <Delay = 0.00>
ST_1117 : Operation 4461 [1/1] (0.00ns)   --->   "%la_addr_145 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_143" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4461 'getelementptr' 'la_addr_145' <Predicate = true> <Delay = 0.00>
ST_1117 : Operation 4462 [2/2] (1.23ns)   --->   "%la_load_144 = load float* %la_addr_145, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4462 'load' 'la_load_144' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1118 <SV = 712> <Delay = 6.43>
ST_1118 : Operation 4463 [4/4] (6.43ns)   --->   "%tmp_25_142 = fadd float %tmp_25_141, %tmp_24_142" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4463 'fadd' 'tmp_25_142' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1118 : Operation 4464 [1/2] (1.23ns)   --->   "%la_load_144 = load float* %la_addr_145, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4464 'load' 'la_load_144' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1119 <SV = 713> <Delay = 7.01>
ST_1119 : Operation 4465 [3/4] (6.43ns)   --->   "%tmp_25_142 = fadd float %tmp_25_141, %tmp_24_142" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4465 'fadd' 'tmp_25_142' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1119 : Operation 4466 [3/3] (7.01ns)   --->   "%tmp_24_143 = fmul float %la_load_144, %ly_load_144" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4466 'fmul' 'tmp_24_143' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1120 <SV = 714> <Delay = 7.01>
ST_1120 : Operation 4467 [2/4] (6.43ns)   --->   "%tmp_25_142 = fadd float %tmp_25_141, %tmp_24_142" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4467 'fadd' 'tmp_25_142' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1120 : Operation 4468 [2/3] (7.01ns)   --->   "%tmp_24_143 = fmul float %la_load_144, %ly_load_144" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4468 'fmul' 'tmp_24_143' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1121 <SV = 715> <Delay = 7.01>
ST_1121 : Operation 4469 [1/4] (6.43ns)   --->   "%tmp_25_142 = fadd float %tmp_25_141, %tmp_24_142" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4469 'fadd' 'tmp_25_142' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1121 : Operation 4470 [1/3] (7.01ns)   --->   "%tmp_24_143 = fmul float %la_load_144, %ly_load_144" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4470 'fmul' 'tmp_24_143' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1121 : Operation 4471 [1/1] (0.00ns)   --->   "%tmp_21_144 = or i16 %tmp_16, 145" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4471 'or' 'tmp_21_144' <Predicate = true> <Delay = 0.00>
ST_1121 : Operation 4472 [1/1] (0.00ns)   --->   "%tmp_22_144 = zext i16 %tmp_21_144 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4472 'zext' 'tmp_22_144' <Predicate = true> <Delay = 0.00>
ST_1121 : Operation 4473 [1/1] (0.00ns)   --->   "%la_addr_146 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_144" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4473 'getelementptr' 'la_addr_146' <Predicate = true> <Delay = 0.00>
ST_1121 : Operation 4474 [2/2] (1.23ns)   --->   "%la_load_145 = load float* %la_addr_146, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4474 'load' 'la_load_145' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1122 <SV = 716> <Delay = 6.43>
ST_1122 : Operation 4475 [4/4] (6.43ns)   --->   "%tmp_25_143 = fadd float %tmp_25_142, %tmp_24_143" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4475 'fadd' 'tmp_25_143' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1122 : Operation 4476 [1/2] (1.23ns)   --->   "%la_load_145 = load float* %la_addr_146, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4476 'load' 'la_load_145' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1123 <SV = 717> <Delay = 7.01>
ST_1123 : Operation 4477 [3/4] (6.43ns)   --->   "%tmp_25_143 = fadd float %tmp_25_142, %tmp_24_143" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4477 'fadd' 'tmp_25_143' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1123 : Operation 4478 [3/3] (7.01ns)   --->   "%tmp_24_144 = fmul float %la_load_145, %ly_load_145" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4478 'fmul' 'tmp_24_144' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1124 <SV = 718> <Delay = 7.01>
ST_1124 : Operation 4479 [2/4] (6.43ns)   --->   "%tmp_25_143 = fadd float %tmp_25_142, %tmp_24_143" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4479 'fadd' 'tmp_25_143' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1124 : Operation 4480 [2/3] (7.01ns)   --->   "%tmp_24_144 = fmul float %la_load_145, %ly_load_145" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4480 'fmul' 'tmp_24_144' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1125 <SV = 719> <Delay = 7.01>
ST_1125 : Operation 4481 [1/4] (6.43ns)   --->   "%tmp_25_143 = fadd float %tmp_25_142, %tmp_24_143" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4481 'fadd' 'tmp_25_143' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1125 : Operation 4482 [1/3] (7.01ns)   --->   "%tmp_24_144 = fmul float %la_load_145, %ly_load_145" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4482 'fmul' 'tmp_24_144' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1125 : Operation 4483 [1/1] (0.00ns)   --->   "%tmp_21_145 = or i16 %tmp_16, 146" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4483 'or' 'tmp_21_145' <Predicate = true> <Delay = 0.00>
ST_1125 : Operation 4484 [1/1] (0.00ns)   --->   "%tmp_22_145 = zext i16 %tmp_21_145 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4484 'zext' 'tmp_22_145' <Predicate = true> <Delay = 0.00>
ST_1125 : Operation 4485 [1/1] (0.00ns)   --->   "%la_addr_147 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_145" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4485 'getelementptr' 'la_addr_147' <Predicate = true> <Delay = 0.00>
ST_1125 : Operation 4486 [2/2] (1.23ns)   --->   "%la_load_146 = load float* %la_addr_147, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4486 'load' 'la_load_146' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1126 <SV = 720> <Delay = 6.43>
ST_1126 : Operation 4487 [4/4] (6.43ns)   --->   "%tmp_25_144 = fadd float %tmp_25_143, %tmp_24_144" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4487 'fadd' 'tmp_25_144' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1126 : Operation 4488 [1/2] (1.23ns)   --->   "%la_load_146 = load float* %la_addr_147, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4488 'load' 'la_load_146' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1127 <SV = 721> <Delay = 7.01>
ST_1127 : Operation 4489 [3/4] (6.43ns)   --->   "%tmp_25_144 = fadd float %tmp_25_143, %tmp_24_144" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4489 'fadd' 'tmp_25_144' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1127 : Operation 4490 [3/3] (7.01ns)   --->   "%tmp_24_145 = fmul float %la_load_146, %ly_load_146" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4490 'fmul' 'tmp_24_145' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1128 <SV = 722> <Delay = 7.01>
ST_1128 : Operation 4491 [2/4] (6.43ns)   --->   "%tmp_25_144 = fadd float %tmp_25_143, %tmp_24_144" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4491 'fadd' 'tmp_25_144' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1128 : Operation 4492 [2/3] (7.01ns)   --->   "%tmp_24_145 = fmul float %la_load_146, %ly_load_146" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4492 'fmul' 'tmp_24_145' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1129 <SV = 723> <Delay = 7.01>
ST_1129 : Operation 4493 [1/4] (6.43ns)   --->   "%tmp_25_144 = fadd float %tmp_25_143, %tmp_24_144" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4493 'fadd' 'tmp_25_144' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1129 : Operation 4494 [1/3] (7.01ns)   --->   "%tmp_24_145 = fmul float %la_load_146, %ly_load_146" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4494 'fmul' 'tmp_24_145' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1129 : Operation 4495 [1/1] (0.00ns)   --->   "%tmp_21_146 = or i16 %tmp_16, 147" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4495 'or' 'tmp_21_146' <Predicate = true> <Delay = 0.00>
ST_1129 : Operation 4496 [1/1] (0.00ns)   --->   "%tmp_22_146 = zext i16 %tmp_21_146 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4496 'zext' 'tmp_22_146' <Predicate = true> <Delay = 0.00>
ST_1129 : Operation 4497 [1/1] (0.00ns)   --->   "%la_addr_148 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_146" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4497 'getelementptr' 'la_addr_148' <Predicate = true> <Delay = 0.00>
ST_1129 : Operation 4498 [2/2] (1.23ns)   --->   "%la_load_147 = load float* %la_addr_148, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4498 'load' 'la_load_147' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1130 <SV = 724> <Delay = 6.43>
ST_1130 : Operation 4499 [4/4] (6.43ns)   --->   "%tmp_25_145 = fadd float %tmp_25_144, %tmp_24_145" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4499 'fadd' 'tmp_25_145' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1130 : Operation 4500 [1/2] (1.23ns)   --->   "%la_load_147 = load float* %la_addr_148, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4500 'load' 'la_load_147' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1131 <SV = 725> <Delay = 7.01>
ST_1131 : Operation 4501 [3/4] (6.43ns)   --->   "%tmp_25_145 = fadd float %tmp_25_144, %tmp_24_145" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4501 'fadd' 'tmp_25_145' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1131 : Operation 4502 [3/3] (7.01ns)   --->   "%tmp_24_146 = fmul float %la_load_147, %ly_load_147" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4502 'fmul' 'tmp_24_146' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1132 <SV = 726> <Delay = 7.01>
ST_1132 : Operation 4503 [2/4] (6.43ns)   --->   "%tmp_25_145 = fadd float %tmp_25_144, %tmp_24_145" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4503 'fadd' 'tmp_25_145' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1132 : Operation 4504 [2/3] (7.01ns)   --->   "%tmp_24_146 = fmul float %la_load_147, %ly_load_147" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4504 'fmul' 'tmp_24_146' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1133 <SV = 727> <Delay = 7.01>
ST_1133 : Operation 4505 [1/4] (6.43ns)   --->   "%tmp_25_145 = fadd float %tmp_25_144, %tmp_24_145" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4505 'fadd' 'tmp_25_145' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1133 : Operation 4506 [1/3] (7.01ns)   --->   "%tmp_24_146 = fmul float %la_load_147, %ly_load_147" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4506 'fmul' 'tmp_24_146' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1133 : Operation 4507 [1/1] (0.00ns)   --->   "%tmp_21_147 = or i16 %tmp_16, 148" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4507 'or' 'tmp_21_147' <Predicate = true> <Delay = 0.00>
ST_1133 : Operation 4508 [1/1] (0.00ns)   --->   "%tmp_22_147 = zext i16 %tmp_21_147 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4508 'zext' 'tmp_22_147' <Predicate = true> <Delay = 0.00>
ST_1133 : Operation 4509 [1/1] (0.00ns)   --->   "%la_addr_149 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_147" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4509 'getelementptr' 'la_addr_149' <Predicate = true> <Delay = 0.00>
ST_1133 : Operation 4510 [2/2] (1.23ns)   --->   "%la_load_148 = load float* %la_addr_149, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4510 'load' 'la_load_148' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1134 <SV = 728> <Delay = 6.43>
ST_1134 : Operation 4511 [4/4] (6.43ns)   --->   "%tmp_25_146 = fadd float %tmp_25_145, %tmp_24_146" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4511 'fadd' 'tmp_25_146' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1134 : Operation 4512 [1/2] (1.23ns)   --->   "%la_load_148 = load float* %la_addr_149, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4512 'load' 'la_load_148' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1135 <SV = 729> <Delay = 7.01>
ST_1135 : Operation 4513 [3/4] (6.43ns)   --->   "%tmp_25_146 = fadd float %tmp_25_145, %tmp_24_146" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4513 'fadd' 'tmp_25_146' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1135 : Operation 4514 [3/3] (7.01ns)   --->   "%tmp_24_147 = fmul float %la_load_148, %ly_load_148" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4514 'fmul' 'tmp_24_147' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1136 <SV = 730> <Delay = 7.01>
ST_1136 : Operation 4515 [2/4] (6.43ns)   --->   "%tmp_25_146 = fadd float %tmp_25_145, %tmp_24_146" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4515 'fadd' 'tmp_25_146' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1136 : Operation 4516 [2/3] (7.01ns)   --->   "%tmp_24_147 = fmul float %la_load_148, %ly_load_148" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4516 'fmul' 'tmp_24_147' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1137 <SV = 731> <Delay = 7.01>
ST_1137 : Operation 4517 [1/4] (6.43ns)   --->   "%tmp_25_146 = fadd float %tmp_25_145, %tmp_24_146" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4517 'fadd' 'tmp_25_146' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1137 : Operation 4518 [1/3] (7.01ns)   --->   "%tmp_24_147 = fmul float %la_load_148, %ly_load_148" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4518 'fmul' 'tmp_24_147' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1137 : Operation 4519 [1/1] (0.00ns)   --->   "%tmp_21_148 = or i16 %tmp_16, 149" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4519 'or' 'tmp_21_148' <Predicate = true> <Delay = 0.00>
ST_1137 : Operation 4520 [1/1] (0.00ns)   --->   "%tmp_22_148 = zext i16 %tmp_21_148 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4520 'zext' 'tmp_22_148' <Predicate = true> <Delay = 0.00>
ST_1137 : Operation 4521 [1/1] (0.00ns)   --->   "%la_addr_150 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_148" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4521 'getelementptr' 'la_addr_150' <Predicate = true> <Delay = 0.00>
ST_1137 : Operation 4522 [2/2] (1.23ns)   --->   "%la_load_149 = load float* %la_addr_150, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4522 'load' 'la_load_149' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1138 <SV = 732> <Delay = 6.43>
ST_1138 : Operation 4523 [4/4] (6.43ns)   --->   "%tmp_25_147 = fadd float %tmp_25_146, %tmp_24_147" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4523 'fadd' 'tmp_25_147' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1138 : Operation 4524 [1/2] (1.23ns)   --->   "%la_load_149 = load float* %la_addr_150, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4524 'load' 'la_load_149' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1139 <SV = 733> <Delay = 7.01>
ST_1139 : Operation 4525 [3/4] (6.43ns)   --->   "%tmp_25_147 = fadd float %tmp_25_146, %tmp_24_147" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4525 'fadd' 'tmp_25_147' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1139 : Operation 4526 [3/3] (7.01ns)   --->   "%tmp_24_148 = fmul float %la_load_149, %ly_load_149" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4526 'fmul' 'tmp_24_148' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1140 <SV = 734> <Delay = 7.01>
ST_1140 : Operation 4527 [2/4] (6.43ns)   --->   "%tmp_25_147 = fadd float %tmp_25_146, %tmp_24_147" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4527 'fadd' 'tmp_25_147' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1140 : Operation 4528 [2/3] (7.01ns)   --->   "%tmp_24_148 = fmul float %la_load_149, %ly_load_149" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4528 'fmul' 'tmp_24_148' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1141 <SV = 735> <Delay = 7.01>
ST_1141 : Operation 4529 [1/4] (6.43ns)   --->   "%tmp_25_147 = fadd float %tmp_25_146, %tmp_24_147" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4529 'fadd' 'tmp_25_147' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1141 : Operation 4530 [1/3] (7.01ns)   --->   "%tmp_24_148 = fmul float %la_load_149, %ly_load_149" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4530 'fmul' 'tmp_24_148' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1141 : Operation 4531 [1/1] (0.00ns)   --->   "%tmp_21_149 = or i16 %tmp_16, 150" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4531 'or' 'tmp_21_149' <Predicate = true> <Delay = 0.00>
ST_1141 : Operation 4532 [1/1] (0.00ns)   --->   "%tmp_22_149 = zext i16 %tmp_21_149 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4532 'zext' 'tmp_22_149' <Predicate = true> <Delay = 0.00>
ST_1141 : Operation 4533 [1/1] (0.00ns)   --->   "%la_addr_151 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_149" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4533 'getelementptr' 'la_addr_151' <Predicate = true> <Delay = 0.00>
ST_1141 : Operation 4534 [2/2] (1.23ns)   --->   "%la_load_150 = load float* %la_addr_151, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4534 'load' 'la_load_150' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1142 <SV = 736> <Delay = 6.43>
ST_1142 : Operation 4535 [4/4] (6.43ns)   --->   "%tmp_25_148 = fadd float %tmp_25_147, %tmp_24_148" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4535 'fadd' 'tmp_25_148' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1142 : Operation 4536 [1/2] (1.23ns)   --->   "%la_load_150 = load float* %la_addr_151, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4536 'load' 'la_load_150' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1143 <SV = 737> <Delay = 7.01>
ST_1143 : Operation 4537 [3/4] (6.43ns)   --->   "%tmp_25_148 = fadd float %tmp_25_147, %tmp_24_148" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4537 'fadd' 'tmp_25_148' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1143 : Operation 4538 [3/3] (7.01ns)   --->   "%tmp_24_149 = fmul float %la_load_150, %ly_load_150" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4538 'fmul' 'tmp_24_149' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1144 <SV = 738> <Delay = 7.01>
ST_1144 : Operation 4539 [2/4] (6.43ns)   --->   "%tmp_25_148 = fadd float %tmp_25_147, %tmp_24_148" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4539 'fadd' 'tmp_25_148' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1144 : Operation 4540 [2/3] (7.01ns)   --->   "%tmp_24_149 = fmul float %la_load_150, %ly_load_150" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4540 'fmul' 'tmp_24_149' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1145 <SV = 739> <Delay = 7.01>
ST_1145 : Operation 4541 [1/4] (6.43ns)   --->   "%tmp_25_148 = fadd float %tmp_25_147, %tmp_24_148" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4541 'fadd' 'tmp_25_148' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1145 : Operation 4542 [1/3] (7.01ns)   --->   "%tmp_24_149 = fmul float %la_load_150, %ly_load_150" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4542 'fmul' 'tmp_24_149' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1145 : Operation 4543 [1/1] (0.00ns)   --->   "%tmp_21_150 = or i16 %tmp_16, 151" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4543 'or' 'tmp_21_150' <Predicate = true> <Delay = 0.00>
ST_1145 : Operation 4544 [1/1] (0.00ns)   --->   "%tmp_22_150 = zext i16 %tmp_21_150 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4544 'zext' 'tmp_22_150' <Predicate = true> <Delay = 0.00>
ST_1145 : Operation 4545 [1/1] (0.00ns)   --->   "%la_addr_152 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_150" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4545 'getelementptr' 'la_addr_152' <Predicate = true> <Delay = 0.00>
ST_1145 : Operation 4546 [2/2] (1.23ns)   --->   "%la_load_151 = load float* %la_addr_152, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4546 'load' 'la_load_151' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1146 <SV = 740> <Delay = 6.43>
ST_1146 : Operation 4547 [4/4] (6.43ns)   --->   "%tmp_25_149 = fadd float %tmp_25_148, %tmp_24_149" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4547 'fadd' 'tmp_25_149' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1146 : Operation 4548 [1/2] (1.23ns)   --->   "%la_load_151 = load float* %la_addr_152, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4548 'load' 'la_load_151' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1147 <SV = 741> <Delay = 7.01>
ST_1147 : Operation 4549 [3/4] (6.43ns)   --->   "%tmp_25_149 = fadd float %tmp_25_148, %tmp_24_149" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4549 'fadd' 'tmp_25_149' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1147 : Operation 4550 [3/3] (7.01ns)   --->   "%tmp_24_150 = fmul float %la_load_151, %ly_load_151" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4550 'fmul' 'tmp_24_150' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1148 <SV = 742> <Delay = 7.01>
ST_1148 : Operation 4551 [2/4] (6.43ns)   --->   "%tmp_25_149 = fadd float %tmp_25_148, %tmp_24_149" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4551 'fadd' 'tmp_25_149' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1148 : Operation 4552 [2/3] (7.01ns)   --->   "%tmp_24_150 = fmul float %la_load_151, %ly_load_151" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4552 'fmul' 'tmp_24_150' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1149 <SV = 743> <Delay = 7.01>
ST_1149 : Operation 4553 [1/4] (6.43ns)   --->   "%tmp_25_149 = fadd float %tmp_25_148, %tmp_24_149" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4553 'fadd' 'tmp_25_149' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1149 : Operation 4554 [1/3] (7.01ns)   --->   "%tmp_24_150 = fmul float %la_load_151, %ly_load_151" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4554 'fmul' 'tmp_24_150' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1149 : Operation 4555 [1/1] (0.00ns)   --->   "%tmp_21_151 = or i16 %tmp_16, 152" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4555 'or' 'tmp_21_151' <Predicate = true> <Delay = 0.00>
ST_1149 : Operation 4556 [1/1] (0.00ns)   --->   "%tmp_22_151 = zext i16 %tmp_21_151 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4556 'zext' 'tmp_22_151' <Predicate = true> <Delay = 0.00>
ST_1149 : Operation 4557 [1/1] (0.00ns)   --->   "%la_addr_153 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_151" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4557 'getelementptr' 'la_addr_153' <Predicate = true> <Delay = 0.00>
ST_1149 : Operation 4558 [2/2] (1.23ns)   --->   "%la_load_152 = load float* %la_addr_153, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4558 'load' 'la_load_152' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1150 <SV = 744> <Delay = 6.43>
ST_1150 : Operation 4559 [4/4] (6.43ns)   --->   "%tmp_25_150 = fadd float %tmp_25_149, %tmp_24_150" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4559 'fadd' 'tmp_25_150' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1150 : Operation 4560 [1/2] (1.23ns)   --->   "%la_load_152 = load float* %la_addr_153, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4560 'load' 'la_load_152' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1151 <SV = 745> <Delay = 7.01>
ST_1151 : Operation 4561 [3/4] (6.43ns)   --->   "%tmp_25_150 = fadd float %tmp_25_149, %tmp_24_150" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4561 'fadd' 'tmp_25_150' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1151 : Operation 4562 [3/3] (7.01ns)   --->   "%tmp_24_151 = fmul float %la_load_152, %ly_load_152" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4562 'fmul' 'tmp_24_151' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1152 <SV = 746> <Delay = 7.01>
ST_1152 : Operation 4563 [2/4] (6.43ns)   --->   "%tmp_25_150 = fadd float %tmp_25_149, %tmp_24_150" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4563 'fadd' 'tmp_25_150' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1152 : Operation 4564 [2/3] (7.01ns)   --->   "%tmp_24_151 = fmul float %la_load_152, %ly_load_152" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4564 'fmul' 'tmp_24_151' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1153 <SV = 747> <Delay = 7.01>
ST_1153 : Operation 4565 [1/4] (6.43ns)   --->   "%tmp_25_150 = fadd float %tmp_25_149, %tmp_24_150" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4565 'fadd' 'tmp_25_150' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1153 : Operation 4566 [1/3] (7.01ns)   --->   "%tmp_24_151 = fmul float %la_load_152, %ly_load_152" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4566 'fmul' 'tmp_24_151' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1153 : Operation 4567 [1/1] (0.00ns)   --->   "%tmp_21_152 = or i16 %tmp_16, 153" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4567 'or' 'tmp_21_152' <Predicate = true> <Delay = 0.00>
ST_1153 : Operation 4568 [1/1] (0.00ns)   --->   "%tmp_22_152 = zext i16 %tmp_21_152 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4568 'zext' 'tmp_22_152' <Predicate = true> <Delay = 0.00>
ST_1153 : Operation 4569 [1/1] (0.00ns)   --->   "%la_addr_154 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_152" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4569 'getelementptr' 'la_addr_154' <Predicate = true> <Delay = 0.00>
ST_1153 : Operation 4570 [2/2] (1.23ns)   --->   "%la_load_153 = load float* %la_addr_154, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4570 'load' 'la_load_153' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1154 <SV = 748> <Delay = 6.43>
ST_1154 : Operation 4571 [4/4] (6.43ns)   --->   "%tmp_25_151 = fadd float %tmp_25_150, %tmp_24_151" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4571 'fadd' 'tmp_25_151' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1154 : Operation 4572 [1/2] (1.23ns)   --->   "%la_load_153 = load float* %la_addr_154, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4572 'load' 'la_load_153' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1155 <SV = 749> <Delay = 7.01>
ST_1155 : Operation 4573 [3/4] (6.43ns)   --->   "%tmp_25_151 = fadd float %tmp_25_150, %tmp_24_151" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4573 'fadd' 'tmp_25_151' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1155 : Operation 4574 [3/3] (7.01ns)   --->   "%tmp_24_152 = fmul float %la_load_153, %ly_load_153" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4574 'fmul' 'tmp_24_152' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1156 <SV = 750> <Delay = 7.01>
ST_1156 : Operation 4575 [2/4] (6.43ns)   --->   "%tmp_25_151 = fadd float %tmp_25_150, %tmp_24_151" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4575 'fadd' 'tmp_25_151' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1156 : Operation 4576 [2/3] (7.01ns)   --->   "%tmp_24_152 = fmul float %la_load_153, %ly_load_153" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4576 'fmul' 'tmp_24_152' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1157 <SV = 751> <Delay = 7.01>
ST_1157 : Operation 4577 [1/4] (6.43ns)   --->   "%tmp_25_151 = fadd float %tmp_25_150, %tmp_24_151" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4577 'fadd' 'tmp_25_151' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1157 : Operation 4578 [1/3] (7.01ns)   --->   "%tmp_24_152 = fmul float %la_load_153, %ly_load_153" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4578 'fmul' 'tmp_24_152' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1157 : Operation 4579 [1/1] (0.00ns)   --->   "%tmp_21_153 = or i16 %tmp_16, 154" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4579 'or' 'tmp_21_153' <Predicate = true> <Delay = 0.00>
ST_1157 : Operation 4580 [1/1] (0.00ns)   --->   "%tmp_22_153 = zext i16 %tmp_21_153 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4580 'zext' 'tmp_22_153' <Predicate = true> <Delay = 0.00>
ST_1157 : Operation 4581 [1/1] (0.00ns)   --->   "%la_addr_155 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_153" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4581 'getelementptr' 'la_addr_155' <Predicate = true> <Delay = 0.00>
ST_1157 : Operation 4582 [2/2] (1.23ns)   --->   "%la_load_154 = load float* %la_addr_155, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4582 'load' 'la_load_154' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1158 <SV = 752> <Delay = 6.43>
ST_1158 : Operation 4583 [4/4] (6.43ns)   --->   "%tmp_25_152 = fadd float %tmp_25_151, %tmp_24_152" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4583 'fadd' 'tmp_25_152' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1158 : Operation 4584 [1/2] (1.23ns)   --->   "%la_load_154 = load float* %la_addr_155, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4584 'load' 'la_load_154' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1159 <SV = 753> <Delay = 7.01>
ST_1159 : Operation 4585 [3/4] (6.43ns)   --->   "%tmp_25_152 = fadd float %tmp_25_151, %tmp_24_152" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4585 'fadd' 'tmp_25_152' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1159 : Operation 4586 [3/3] (7.01ns)   --->   "%tmp_24_153 = fmul float %la_load_154, %ly_load_154" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4586 'fmul' 'tmp_24_153' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1160 <SV = 754> <Delay = 7.01>
ST_1160 : Operation 4587 [2/4] (6.43ns)   --->   "%tmp_25_152 = fadd float %tmp_25_151, %tmp_24_152" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4587 'fadd' 'tmp_25_152' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1160 : Operation 4588 [2/3] (7.01ns)   --->   "%tmp_24_153 = fmul float %la_load_154, %ly_load_154" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4588 'fmul' 'tmp_24_153' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1161 <SV = 755> <Delay = 7.01>
ST_1161 : Operation 4589 [1/4] (6.43ns)   --->   "%tmp_25_152 = fadd float %tmp_25_151, %tmp_24_152" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4589 'fadd' 'tmp_25_152' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1161 : Operation 4590 [1/3] (7.01ns)   --->   "%tmp_24_153 = fmul float %la_load_154, %ly_load_154" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4590 'fmul' 'tmp_24_153' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1161 : Operation 4591 [1/1] (0.00ns)   --->   "%tmp_21_154 = or i16 %tmp_16, 155" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4591 'or' 'tmp_21_154' <Predicate = true> <Delay = 0.00>
ST_1161 : Operation 4592 [1/1] (0.00ns)   --->   "%tmp_22_154 = zext i16 %tmp_21_154 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4592 'zext' 'tmp_22_154' <Predicate = true> <Delay = 0.00>
ST_1161 : Operation 4593 [1/1] (0.00ns)   --->   "%la_addr_156 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_154" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4593 'getelementptr' 'la_addr_156' <Predicate = true> <Delay = 0.00>
ST_1161 : Operation 4594 [2/2] (1.23ns)   --->   "%la_load_155 = load float* %la_addr_156, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4594 'load' 'la_load_155' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1162 <SV = 756> <Delay = 6.43>
ST_1162 : Operation 4595 [4/4] (6.43ns)   --->   "%tmp_25_153 = fadd float %tmp_25_152, %tmp_24_153" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4595 'fadd' 'tmp_25_153' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1162 : Operation 4596 [1/2] (1.23ns)   --->   "%la_load_155 = load float* %la_addr_156, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4596 'load' 'la_load_155' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1163 <SV = 757> <Delay = 7.01>
ST_1163 : Operation 4597 [3/4] (6.43ns)   --->   "%tmp_25_153 = fadd float %tmp_25_152, %tmp_24_153" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4597 'fadd' 'tmp_25_153' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1163 : Operation 4598 [3/3] (7.01ns)   --->   "%tmp_24_154 = fmul float %la_load_155, %ly_load_155" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4598 'fmul' 'tmp_24_154' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1164 <SV = 758> <Delay = 7.01>
ST_1164 : Operation 4599 [2/4] (6.43ns)   --->   "%tmp_25_153 = fadd float %tmp_25_152, %tmp_24_153" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4599 'fadd' 'tmp_25_153' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1164 : Operation 4600 [2/3] (7.01ns)   --->   "%tmp_24_154 = fmul float %la_load_155, %ly_load_155" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4600 'fmul' 'tmp_24_154' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1165 <SV = 759> <Delay = 7.01>
ST_1165 : Operation 4601 [1/4] (6.43ns)   --->   "%tmp_25_153 = fadd float %tmp_25_152, %tmp_24_153" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4601 'fadd' 'tmp_25_153' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1165 : Operation 4602 [1/3] (7.01ns)   --->   "%tmp_24_154 = fmul float %la_load_155, %ly_load_155" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4602 'fmul' 'tmp_24_154' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1165 : Operation 4603 [1/1] (0.00ns)   --->   "%tmp_21_155 = or i16 %tmp_16, 156" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4603 'or' 'tmp_21_155' <Predicate = true> <Delay = 0.00>
ST_1165 : Operation 4604 [1/1] (0.00ns)   --->   "%tmp_22_155 = zext i16 %tmp_21_155 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4604 'zext' 'tmp_22_155' <Predicate = true> <Delay = 0.00>
ST_1165 : Operation 4605 [1/1] (0.00ns)   --->   "%la_addr_157 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_155" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4605 'getelementptr' 'la_addr_157' <Predicate = true> <Delay = 0.00>
ST_1165 : Operation 4606 [2/2] (1.23ns)   --->   "%la_load_156 = load float* %la_addr_157, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4606 'load' 'la_load_156' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1166 <SV = 760> <Delay = 6.43>
ST_1166 : Operation 4607 [4/4] (6.43ns)   --->   "%tmp_25_154 = fadd float %tmp_25_153, %tmp_24_154" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4607 'fadd' 'tmp_25_154' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1166 : Operation 4608 [1/2] (1.23ns)   --->   "%la_load_156 = load float* %la_addr_157, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4608 'load' 'la_load_156' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1167 <SV = 761> <Delay = 7.01>
ST_1167 : Operation 4609 [3/4] (6.43ns)   --->   "%tmp_25_154 = fadd float %tmp_25_153, %tmp_24_154" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4609 'fadd' 'tmp_25_154' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1167 : Operation 4610 [3/3] (7.01ns)   --->   "%tmp_24_155 = fmul float %la_load_156, %ly_load_156" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4610 'fmul' 'tmp_24_155' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1168 <SV = 762> <Delay = 7.01>
ST_1168 : Operation 4611 [2/4] (6.43ns)   --->   "%tmp_25_154 = fadd float %tmp_25_153, %tmp_24_154" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4611 'fadd' 'tmp_25_154' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1168 : Operation 4612 [2/3] (7.01ns)   --->   "%tmp_24_155 = fmul float %la_load_156, %ly_load_156" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4612 'fmul' 'tmp_24_155' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1169 <SV = 763> <Delay = 7.01>
ST_1169 : Operation 4613 [1/4] (6.43ns)   --->   "%tmp_25_154 = fadd float %tmp_25_153, %tmp_24_154" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4613 'fadd' 'tmp_25_154' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1169 : Operation 4614 [1/3] (7.01ns)   --->   "%tmp_24_155 = fmul float %la_load_156, %ly_load_156" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4614 'fmul' 'tmp_24_155' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1169 : Operation 4615 [1/1] (0.00ns)   --->   "%tmp_21_156 = or i16 %tmp_16, 157" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4615 'or' 'tmp_21_156' <Predicate = true> <Delay = 0.00>
ST_1169 : Operation 4616 [1/1] (0.00ns)   --->   "%tmp_22_156 = zext i16 %tmp_21_156 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4616 'zext' 'tmp_22_156' <Predicate = true> <Delay = 0.00>
ST_1169 : Operation 4617 [1/1] (0.00ns)   --->   "%la_addr_158 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_156" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4617 'getelementptr' 'la_addr_158' <Predicate = true> <Delay = 0.00>
ST_1169 : Operation 4618 [2/2] (1.23ns)   --->   "%la_load_157 = load float* %la_addr_158, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4618 'load' 'la_load_157' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1170 <SV = 764> <Delay = 6.43>
ST_1170 : Operation 4619 [4/4] (6.43ns)   --->   "%tmp_25_155 = fadd float %tmp_25_154, %tmp_24_155" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4619 'fadd' 'tmp_25_155' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1170 : Operation 4620 [1/2] (1.23ns)   --->   "%la_load_157 = load float* %la_addr_158, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4620 'load' 'la_load_157' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1171 <SV = 765> <Delay = 7.01>
ST_1171 : Operation 4621 [3/4] (6.43ns)   --->   "%tmp_25_155 = fadd float %tmp_25_154, %tmp_24_155" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4621 'fadd' 'tmp_25_155' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1171 : Operation 4622 [3/3] (7.01ns)   --->   "%tmp_24_156 = fmul float %la_load_157, %ly_load_157" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4622 'fmul' 'tmp_24_156' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1172 <SV = 766> <Delay = 7.01>
ST_1172 : Operation 4623 [2/4] (6.43ns)   --->   "%tmp_25_155 = fadd float %tmp_25_154, %tmp_24_155" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4623 'fadd' 'tmp_25_155' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1172 : Operation 4624 [2/3] (7.01ns)   --->   "%tmp_24_156 = fmul float %la_load_157, %ly_load_157" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4624 'fmul' 'tmp_24_156' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1173 <SV = 767> <Delay = 7.01>
ST_1173 : Operation 4625 [1/4] (6.43ns)   --->   "%tmp_25_155 = fadd float %tmp_25_154, %tmp_24_155" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4625 'fadd' 'tmp_25_155' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1173 : Operation 4626 [1/3] (7.01ns)   --->   "%tmp_24_156 = fmul float %la_load_157, %ly_load_157" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4626 'fmul' 'tmp_24_156' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1173 : Operation 4627 [1/1] (0.00ns)   --->   "%tmp_21_157 = or i16 %tmp_16, 158" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4627 'or' 'tmp_21_157' <Predicate = true> <Delay = 0.00>
ST_1173 : Operation 4628 [1/1] (0.00ns)   --->   "%tmp_22_157 = zext i16 %tmp_21_157 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4628 'zext' 'tmp_22_157' <Predicate = true> <Delay = 0.00>
ST_1173 : Operation 4629 [1/1] (0.00ns)   --->   "%la_addr_159 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_157" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4629 'getelementptr' 'la_addr_159' <Predicate = true> <Delay = 0.00>
ST_1173 : Operation 4630 [2/2] (1.23ns)   --->   "%la_load_158 = load float* %la_addr_159, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4630 'load' 'la_load_158' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1174 <SV = 768> <Delay = 6.43>
ST_1174 : Operation 4631 [4/4] (6.43ns)   --->   "%tmp_25_156 = fadd float %tmp_25_155, %tmp_24_156" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4631 'fadd' 'tmp_25_156' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1174 : Operation 4632 [1/2] (1.23ns)   --->   "%la_load_158 = load float* %la_addr_159, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4632 'load' 'la_load_158' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1175 <SV = 769> <Delay = 7.01>
ST_1175 : Operation 4633 [3/4] (6.43ns)   --->   "%tmp_25_156 = fadd float %tmp_25_155, %tmp_24_156" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4633 'fadd' 'tmp_25_156' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1175 : Operation 4634 [3/3] (7.01ns)   --->   "%tmp_24_157 = fmul float %la_load_158, %ly_load_158" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4634 'fmul' 'tmp_24_157' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1176 <SV = 770> <Delay = 7.01>
ST_1176 : Operation 4635 [2/4] (6.43ns)   --->   "%tmp_25_156 = fadd float %tmp_25_155, %tmp_24_156" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4635 'fadd' 'tmp_25_156' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1176 : Operation 4636 [2/3] (7.01ns)   --->   "%tmp_24_157 = fmul float %la_load_158, %ly_load_158" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4636 'fmul' 'tmp_24_157' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1177 <SV = 771> <Delay = 7.01>
ST_1177 : Operation 4637 [1/4] (6.43ns)   --->   "%tmp_25_156 = fadd float %tmp_25_155, %tmp_24_156" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4637 'fadd' 'tmp_25_156' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1177 : Operation 4638 [1/3] (7.01ns)   --->   "%tmp_24_157 = fmul float %la_load_158, %ly_load_158" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4638 'fmul' 'tmp_24_157' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1177 : Operation 4639 [1/1] (0.00ns)   --->   "%tmp_21_158 = or i16 %tmp_16, 159" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4639 'or' 'tmp_21_158' <Predicate = true> <Delay = 0.00>
ST_1177 : Operation 4640 [1/1] (0.00ns)   --->   "%tmp_22_158 = zext i16 %tmp_21_158 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4640 'zext' 'tmp_22_158' <Predicate = true> <Delay = 0.00>
ST_1177 : Operation 4641 [1/1] (0.00ns)   --->   "%la_addr_160 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_158" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4641 'getelementptr' 'la_addr_160' <Predicate = true> <Delay = 0.00>
ST_1177 : Operation 4642 [2/2] (1.23ns)   --->   "%la_load_159 = load float* %la_addr_160, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4642 'load' 'la_load_159' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1178 <SV = 772> <Delay = 6.43>
ST_1178 : Operation 4643 [4/4] (6.43ns)   --->   "%tmp_25_157 = fadd float %tmp_25_156, %tmp_24_157" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4643 'fadd' 'tmp_25_157' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1178 : Operation 4644 [1/2] (1.23ns)   --->   "%la_load_159 = load float* %la_addr_160, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4644 'load' 'la_load_159' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1179 <SV = 773> <Delay = 7.01>
ST_1179 : Operation 4645 [3/4] (6.43ns)   --->   "%tmp_25_157 = fadd float %tmp_25_156, %tmp_24_157" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4645 'fadd' 'tmp_25_157' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1179 : Operation 4646 [3/3] (7.01ns)   --->   "%tmp_24_158 = fmul float %la_load_159, %ly_load_159" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4646 'fmul' 'tmp_24_158' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1180 <SV = 774> <Delay = 7.01>
ST_1180 : Operation 4647 [2/4] (6.43ns)   --->   "%tmp_25_157 = fadd float %tmp_25_156, %tmp_24_157" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4647 'fadd' 'tmp_25_157' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1180 : Operation 4648 [2/3] (7.01ns)   --->   "%tmp_24_158 = fmul float %la_load_159, %ly_load_159" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4648 'fmul' 'tmp_24_158' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1181 <SV = 775> <Delay = 7.01>
ST_1181 : Operation 4649 [1/4] (6.43ns)   --->   "%tmp_25_157 = fadd float %tmp_25_156, %tmp_24_157" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4649 'fadd' 'tmp_25_157' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1181 : Operation 4650 [1/3] (7.01ns)   --->   "%tmp_24_158 = fmul float %la_load_159, %ly_load_159" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4650 'fmul' 'tmp_24_158' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1181 : Operation 4651 [1/1] (0.00ns)   --->   "%tmp_21_159 = or i16 %tmp_16, 160" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4651 'or' 'tmp_21_159' <Predicate = true> <Delay = 0.00>
ST_1181 : Operation 4652 [1/1] (0.00ns)   --->   "%tmp_22_159 = zext i16 %tmp_21_159 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4652 'zext' 'tmp_22_159' <Predicate = true> <Delay = 0.00>
ST_1181 : Operation 4653 [1/1] (0.00ns)   --->   "%la_addr_161 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_159" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4653 'getelementptr' 'la_addr_161' <Predicate = true> <Delay = 0.00>
ST_1181 : Operation 4654 [2/2] (1.23ns)   --->   "%la_load_160 = load float* %la_addr_161, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4654 'load' 'la_load_160' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1182 <SV = 776> <Delay = 6.43>
ST_1182 : Operation 4655 [4/4] (6.43ns)   --->   "%tmp_25_158 = fadd float %tmp_25_157, %tmp_24_158" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4655 'fadd' 'tmp_25_158' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1182 : Operation 4656 [1/2] (1.23ns)   --->   "%la_load_160 = load float* %la_addr_161, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4656 'load' 'la_load_160' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1183 <SV = 777> <Delay = 7.01>
ST_1183 : Operation 4657 [3/4] (6.43ns)   --->   "%tmp_25_158 = fadd float %tmp_25_157, %tmp_24_158" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4657 'fadd' 'tmp_25_158' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1183 : Operation 4658 [3/3] (7.01ns)   --->   "%tmp_24_159 = fmul float %la_load_160, %ly_load_160" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4658 'fmul' 'tmp_24_159' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1184 <SV = 778> <Delay = 7.01>
ST_1184 : Operation 4659 [2/4] (6.43ns)   --->   "%tmp_25_158 = fadd float %tmp_25_157, %tmp_24_158" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4659 'fadd' 'tmp_25_158' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1184 : Operation 4660 [2/3] (7.01ns)   --->   "%tmp_24_159 = fmul float %la_load_160, %ly_load_160" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4660 'fmul' 'tmp_24_159' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1185 <SV = 779> <Delay = 7.01>
ST_1185 : Operation 4661 [1/4] (6.43ns)   --->   "%tmp_25_158 = fadd float %tmp_25_157, %tmp_24_158" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4661 'fadd' 'tmp_25_158' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1185 : Operation 4662 [1/3] (7.01ns)   --->   "%tmp_24_159 = fmul float %la_load_160, %ly_load_160" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4662 'fmul' 'tmp_24_159' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1185 : Operation 4663 [1/1] (0.00ns)   --->   "%tmp_21_160 = or i16 %tmp_16, 161" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4663 'or' 'tmp_21_160' <Predicate = true> <Delay = 0.00>
ST_1185 : Operation 4664 [1/1] (0.00ns)   --->   "%tmp_22_160 = zext i16 %tmp_21_160 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4664 'zext' 'tmp_22_160' <Predicate = true> <Delay = 0.00>
ST_1185 : Operation 4665 [1/1] (0.00ns)   --->   "%la_addr_162 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_160" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4665 'getelementptr' 'la_addr_162' <Predicate = true> <Delay = 0.00>
ST_1185 : Operation 4666 [2/2] (1.23ns)   --->   "%la_load_161 = load float* %la_addr_162, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4666 'load' 'la_load_161' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1186 <SV = 780> <Delay = 6.43>
ST_1186 : Operation 4667 [4/4] (6.43ns)   --->   "%tmp_25_159 = fadd float %tmp_25_158, %tmp_24_159" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4667 'fadd' 'tmp_25_159' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1186 : Operation 4668 [1/2] (1.23ns)   --->   "%la_load_161 = load float* %la_addr_162, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4668 'load' 'la_load_161' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1187 <SV = 781> <Delay = 7.01>
ST_1187 : Operation 4669 [3/4] (6.43ns)   --->   "%tmp_25_159 = fadd float %tmp_25_158, %tmp_24_159" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4669 'fadd' 'tmp_25_159' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1187 : Operation 4670 [3/3] (7.01ns)   --->   "%tmp_24_160 = fmul float %la_load_161, %ly_load_161" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4670 'fmul' 'tmp_24_160' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1188 <SV = 782> <Delay = 7.01>
ST_1188 : Operation 4671 [2/4] (6.43ns)   --->   "%tmp_25_159 = fadd float %tmp_25_158, %tmp_24_159" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4671 'fadd' 'tmp_25_159' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1188 : Operation 4672 [2/3] (7.01ns)   --->   "%tmp_24_160 = fmul float %la_load_161, %ly_load_161" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4672 'fmul' 'tmp_24_160' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1189 <SV = 783> <Delay = 7.01>
ST_1189 : Operation 4673 [1/4] (6.43ns)   --->   "%tmp_25_159 = fadd float %tmp_25_158, %tmp_24_159" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4673 'fadd' 'tmp_25_159' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1189 : Operation 4674 [1/3] (7.01ns)   --->   "%tmp_24_160 = fmul float %la_load_161, %ly_load_161" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4674 'fmul' 'tmp_24_160' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1189 : Operation 4675 [1/1] (0.00ns)   --->   "%tmp_21_161 = or i16 %tmp_16, 162" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4675 'or' 'tmp_21_161' <Predicate = true> <Delay = 0.00>
ST_1189 : Operation 4676 [1/1] (0.00ns)   --->   "%tmp_22_161 = zext i16 %tmp_21_161 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4676 'zext' 'tmp_22_161' <Predicate = true> <Delay = 0.00>
ST_1189 : Operation 4677 [1/1] (0.00ns)   --->   "%la_addr_163 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_161" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4677 'getelementptr' 'la_addr_163' <Predicate = true> <Delay = 0.00>
ST_1189 : Operation 4678 [2/2] (1.23ns)   --->   "%la_load_162 = load float* %la_addr_163, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4678 'load' 'la_load_162' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1190 <SV = 784> <Delay = 6.43>
ST_1190 : Operation 4679 [4/4] (6.43ns)   --->   "%tmp_25_160 = fadd float %tmp_25_159, %tmp_24_160" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4679 'fadd' 'tmp_25_160' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1190 : Operation 4680 [1/2] (1.23ns)   --->   "%la_load_162 = load float* %la_addr_163, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4680 'load' 'la_load_162' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1191 <SV = 785> <Delay = 7.01>
ST_1191 : Operation 4681 [3/4] (6.43ns)   --->   "%tmp_25_160 = fadd float %tmp_25_159, %tmp_24_160" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4681 'fadd' 'tmp_25_160' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1191 : Operation 4682 [3/3] (7.01ns)   --->   "%tmp_24_161 = fmul float %la_load_162, %ly_load_162" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4682 'fmul' 'tmp_24_161' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1192 <SV = 786> <Delay = 7.01>
ST_1192 : Operation 4683 [2/4] (6.43ns)   --->   "%tmp_25_160 = fadd float %tmp_25_159, %tmp_24_160" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4683 'fadd' 'tmp_25_160' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1192 : Operation 4684 [2/3] (7.01ns)   --->   "%tmp_24_161 = fmul float %la_load_162, %ly_load_162" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4684 'fmul' 'tmp_24_161' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1193 <SV = 787> <Delay = 7.01>
ST_1193 : Operation 4685 [1/4] (6.43ns)   --->   "%tmp_25_160 = fadd float %tmp_25_159, %tmp_24_160" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4685 'fadd' 'tmp_25_160' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1193 : Operation 4686 [1/3] (7.01ns)   --->   "%tmp_24_161 = fmul float %la_load_162, %ly_load_162" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4686 'fmul' 'tmp_24_161' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1193 : Operation 4687 [1/1] (0.00ns)   --->   "%tmp_21_162 = or i16 %tmp_16, 163" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4687 'or' 'tmp_21_162' <Predicate = true> <Delay = 0.00>
ST_1193 : Operation 4688 [1/1] (0.00ns)   --->   "%tmp_22_162 = zext i16 %tmp_21_162 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4688 'zext' 'tmp_22_162' <Predicate = true> <Delay = 0.00>
ST_1193 : Operation 4689 [1/1] (0.00ns)   --->   "%la_addr_164 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_162" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4689 'getelementptr' 'la_addr_164' <Predicate = true> <Delay = 0.00>
ST_1193 : Operation 4690 [2/2] (1.23ns)   --->   "%la_load_163 = load float* %la_addr_164, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4690 'load' 'la_load_163' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1194 <SV = 788> <Delay = 6.43>
ST_1194 : Operation 4691 [4/4] (6.43ns)   --->   "%tmp_25_161 = fadd float %tmp_25_160, %tmp_24_161" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4691 'fadd' 'tmp_25_161' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1194 : Operation 4692 [1/2] (1.23ns)   --->   "%la_load_163 = load float* %la_addr_164, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4692 'load' 'la_load_163' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1195 <SV = 789> <Delay = 7.01>
ST_1195 : Operation 4693 [3/4] (6.43ns)   --->   "%tmp_25_161 = fadd float %tmp_25_160, %tmp_24_161" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4693 'fadd' 'tmp_25_161' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1195 : Operation 4694 [3/3] (7.01ns)   --->   "%tmp_24_162 = fmul float %la_load_163, %ly_load_163" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4694 'fmul' 'tmp_24_162' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1196 <SV = 790> <Delay = 7.01>
ST_1196 : Operation 4695 [2/4] (6.43ns)   --->   "%tmp_25_161 = fadd float %tmp_25_160, %tmp_24_161" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4695 'fadd' 'tmp_25_161' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1196 : Operation 4696 [2/3] (7.01ns)   --->   "%tmp_24_162 = fmul float %la_load_163, %ly_load_163" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4696 'fmul' 'tmp_24_162' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1197 <SV = 791> <Delay = 7.01>
ST_1197 : Operation 4697 [1/4] (6.43ns)   --->   "%tmp_25_161 = fadd float %tmp_25_160, %tmp_24_161" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4697 'fadd' 'tmp_25_161' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1197 : Operation 4698 [1/3] (7.01ns)   --->   "%tmp_24_162 = fmul float %la_load_163, %ly_load_163" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4698 'fmul' 'tmp_24_162' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1197 : Operation 4699 [1/1] (0.00ns)   --->   "%tmp_21_163 = or i16 %tmp_16, 164" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4699 'or' 'tmp_21_163' <Predicate = true> <Delay = 0.00>
ST_1197 : Operation 4700 [1/1] (0.00ns)   --->   "%tmp_22_163 = zext i16 %tmp_21_163 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4700 'zext' 'tmp_22_163' <Predicate = true> <Delay = 0.00>
ST_1197 : Operation 4701 [1/1] (0.00ns)   --->   "%la_addr_165 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_163" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4701 'getelementptr' 'la_addr_165' <Predicate = true> <Delay = 0.00>
ST_1197 : Operation 4702 [2/2] (1.23ns)   --->   "%la_load_164 = load float* %la_addr_165, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4702 'load' 'la_load_164' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1198 <SV = 792> <Delay = 6.43>
ST_1198 : Operation 4703 [4/4] (6.43ns)   --->   "%tmp_25_162 = fadd float %tmp_25_161, %tmp_24_162" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4703 'fadd' 'tmp_25_162' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1198 : Operation 4704 [1/2] (1.23ns)   --->   "%la_load_164 = load float* %la_addr_165, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4704 'load' 'la_load_164' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1199 <SV = 793> <Delay = 7.01>
ST_1199 : Operation 4705 [3/4] (6.43ns)   --->   "%tmp_25_162 = fadd float %tmp_25_161, %tmp_24_162" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4705 'fadd' 'tmp_25_162' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1199 : Operation 4706 [3/3] (7.01ns)   --->   "%tmp_24_163 = fmul float %la_load_164, %ly_load_164" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4706 'fmul' 'tmp_24_163' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1200 <SV = 794> <Delay = 7.01>
ST_1200 : Operation 4707 [2/4] (6.43ns)   --->   "%tmp_25_162 = fadd float %tmp_25_161, %tmp_24_162" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4707 'fadd' 'tmp_25_162' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1200 : Operation 4708 [2/3] (7.01ns)   --->   "%tmp_24_163 = fmul float %la_load_164, %ly_load_164" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4708 'fmul' 'tmp_24_163' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1201 <SV = 795> <Delay = 7.01>
ST_1201 : Operation 4709 [1/4] (6.43ns)   --->   "%tmp_25_162 = fadd float %tmp_25_161, %tmp_24_162" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4709 'fadd' 'tmp_25_162' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1201 : Operation 4710 [1/3] (7.01ns)   --->   "%tmp_24_163 = fmul float %la_load_164, %ly_load_164" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4710 'fmul' 'tmp_24_163' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1201 : Operation 4711 [1/1] (0.00ns)   --->   "%tmp_21_164 = or i16 %tmp_16, 165" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4711 'or' 'tmp_21_164' <Predicate = true> <Delay = 0.00>
ST_1201 : Operation 4712 [1/1] (0.00ns)   --->   "%tmp_22_164 = zext i16 %tmp_21_164 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4712 'zext' 'tmp_22_164' <Predicate = true> <Delay = 0.00>
ST_1201 : Operation 4713 [1/1] (0.00ns)   --->   "%la_addr_166 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_164" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4713 'getelementptr' 'la_addr_166' <Predicate = true> <Delay = 0.00>
ST_1201 : Operation 4714 [2/2] (1.23ns)   --->   "%la_load_165 = load float* %la_addr_166, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4714 'load' 'la_load_165' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1202 <SV = 796> <Delay = 6.43>
ST_1202 : Operation 4715 [4/4] (6.43ns)   --->   "%tmp_25_163 = fadd float %tmp_25_162, %tmp_24_163" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4715 'fadd' 'tmp_25_163' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1202 : Operation 4716 [1/2] (1.23ns)   --->   "%la_load_165 = load float* %la_addr_166, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4716 'load' 'la_load_165' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1203 <SV = 797> <Delay = 7.01>
ST_1203 : Operation 4717 [3/4] (6.43ns)   --->   "%tmp_25_163 = fadd float %tmp_25_162, %tmp_24_163" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4717 'fadd' 'tmp_25_163' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1203 : Operation 4718 [3/3] (7.01ns)   --->   "%tmp_24_164 = fmul float %la_load_165, %ly_load_165" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4718 'fmul' 'tmp_24_164' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1204 <SV = 798> <Delay = 7.01>
ST_1204 : Operation 4719 [2/4] (6.43ns)   --->   "%tmp_25_163 = fadd float %tmp_25_162, %tmp_24_163" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4719 'fadd' 'tmp_25_163' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1204 : Operation 4720 [2/3] (7.01ns)   --->   "%tmp_24_164 = fmul float %la_load_165, %ly_load_165" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4720 'fmul' 'tmp_24_164' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1205 <SV = 799> <Delay = 7.01>
ST_1205 : Operation 4721 [1/4] (6.43ns)   --->   "%tmp_25_163 = fadd float %tmp_25_162, %tmp_24_163" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4721 'fadd' 'tmp_25_163' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1205 : Operation 4722 [1/3] (7.01ns)   --->   "%tmp_24_164 = fmul float %la_load_165, %ly_load_165" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4722 'fmul' 'tmp_24_164' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1205 : Operation 4723 [1/1] (0.00ns)   --->   "%tmp_21_165 = or i16 %tmp_16, 166" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4723 'or' 'tmp_21_165' <Predicate = true> <Delay = 0.00>
ST_1205 : Operation 4724 [1/1] (0.00ns)   --->   "%tmp_22_165 = zext i16 %tmp_21_165 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4724 'zext' 'tmp_22_165' <Predicate = true> <Delay = 0.00>
ST_1205 : Operation 4725 [1/1] (0.00ns)   --->   "%la_addr_167 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_165" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4725 'getelementptr' 'la_addr_167' <Predicate = true> <Delay = 0.00>
ST_1205 : Operation 4726 [2/2] (1.23ns)   --->   "%la_load_166 = load float* %la_addr_167, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4726 'load' 'la_load_166' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1206 <SV = 800> <Delay = 6.43>
ST_1206 : Operation 4727 [4/4] (6.43ns)   --->   "%tmp_25_164 = fadd float %tmp_25_163, %tmp_24_164" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4727 'fadd' 'tmp_25_164' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1206 : Operation 4728 [1/2] (1.23ns)   --->   "%la_load_166 = load float* %la_addr_167, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4728 'load' 'la_load_166' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1207 <SV = 801> <Delay = 7.01>
ST_1207 : Operation 4729 [3/4] (6.43ns)   --->   "%tmp_25_164 = fadd float %tmp_25_163, %tmp_24_164" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4729 'fadd' 'tmp_25_164' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1207 : Operation 4730 [3/3] (7.01ns)   --->   "%tmp_24_165 = fmul float %la_load_166, %ly_load_166" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4730 'fmul' 'tmp_24_165' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1208 <SV = 802> <Delay = 7.01>
ST_1208 : Operation 4731 [2/4] (6.43ns)   --->   "%tmp_25_164 = fadd float %tmp_25_163, %tmp_24_164" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4731 'fadd' 'tmp_25_164' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1208 : Operation 4732 [2/3] (7.01ns)   --->   "%tmp_24_165 = fmul float %la_load_166, %ly_load_166" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4732 'fmul' 'tmp_24_165' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1209 <SV = 803> <Delay = 7.01>
ST_1209 : Operation 4733 [1/4] (6.43ns)   --->   "%tmp_25_164 = fadd float %tmp_25_163, %tmp_24_164" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4733 'fadd' 'tmp_25_164' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1209 : Operation 4734 [1/3] (7.01ns)   --->   "%tmp_24_165 = fmul float %la_load_166, %ly_load_166" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4734 'fmul' 'tmp_24_165' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1209 : Operation 4735 [1/1] (0.00ns)   --->   "%tmp_21_166 = or i16 %tmp_16, 167" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4735 'or' 'tmp_21_166' <Predicate = true> <Delay = 0.00>
ST_1209 : Operation 4736 [1/1] (0.00ns)   --->   "%tmp_22_166 = zext i16 %tmp_21_166 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4736 'zext' 'tmp_22_166' <Predicate = true> <Delay = 0.00>
ST_1209 : Operation 4737 [1/1] (0.00ns)   --->   "%la_addr_168 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_166" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4737 'getelementptr' 'la_addr_168' <Predicate = true> <Delay = 0.00>
ST_1209 : Operation 4738 [2/2] (1.23ns)   --->   "%la_load_167 = load float* %la_addr_168, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4738 'load' 'la_load_167' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1210 <SV = 804> <Delay = 6.43>
ST_1210 : Operation 4739 [4/4] (6.43ns)   --->   "%tmp_25_165 = fadd float %tmp_25_164, %tmp_24_165" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4739 'fadd' 'tmp_25_165' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1210 : Operation 4740 [1/2] (1.23ns)   --->   "%la_load_167 = load float* %la_addr_168, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4740 'load' 'la_load_167' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1211 <SV = 805> <Delay = 7.01>
ST_1211 : Operation 4741 [3/4] (6.43ns)   --->   "%tmp_25_165 = fadd float %tmp_25_164, %tmp_24_165" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4741 'fadd' 'tmp_25_165' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1211 : Operation 4742 [3/3] (7.01ns)   --->   "%tmp_24_166 = fmul float %la_load_167, %ly_load_167" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4742 'fmul' 'tmp_24_166' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1212 <SV = 806> <Delay = 7.01>
ST_1212 : Operation 4743 [2/4] (6.43ns)   --->   "%tmp_25_165 = fadd float %tmp_25_164, %tmp_24_165" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4743 'fadd' 'tmp_25_165' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1212 : Operation 4744 [2/3] (7.01ns)   --->   "%tmp_24_166 = fmul float %la_load_167, %ly_load_167" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4744 'fmul' 'tmp_24_166' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1213 <SV = 807> <Delay = 7.01>
ST_1213 : Operation 4745 [1/4] (6.43ns)   --->   "%tmp_25_165 = fadd float %tmp_25_164, %tmp_24_165" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4745 'fadd' 'tmp_25_165' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1213 : Operation 4746 [1/3] (7.01ns)   --->   "%tmp_24_166 = fmul float %la_load_167, %ly_load_167" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4746 'fmul' 'tmp_24_166' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1213 : Operation 4747 [1/1] (0.00ns)   --->   "%tmp_21_167 = or i16 %tmp_16, 168" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4747 'or' 'tmp_21_167' <Predicate = true> <Delay = 0.00>
ST_1213 : Operation 4748 [1/1] (0.00ns)   --->   "%tmp_22_167 = zext i16 %tmp_21_167 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4748 'zext' 'tmp_22_167' <Predicate = true> <Delay = 0.00>
ST_1213 : Operation 4749 [1/1] (0.00ns)   --->   "%la_addr_169 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_167" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4749 'getelementptr' 'la_addr_169' <Predicate = true> <Delay = 0.00>
ST_1213 : Operation 4750 [2/2] (1.23ns)   --->   "%la_load_168 = load float* %la_addr_169, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4750 'load' 'la_load_168' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1214 <SV = 808> <Delay = 6.43>
ST_1214 : Operation 4751 [4/4] (6.43ns)   --->   "%tmp_25_166 = fadd float %tmp_25_165, %tmp_24_166" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4751 'fadd' 'tmp_25_166' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1214 : Operation 4752 [1/2] (1.23ns)   --->   "%la_load_168 = load float* %la_addr_169, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4752 'load' 'la_load_168' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1215 <SV = 809> <Delay = 7.01>
ST_1215 : Operation 4753 [3/4] (6.43ns)   --->   "%tmp_25_166 = fadd float %tmp_25_165, %tmp_24_166" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4753 'fadd' 'tmp_25_166' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1215 : Operation 4754 [3/3] (7.01ns)   --->   "%tmp_24_167 = fmul float %la_load_168, %ly_load_168" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4754 'fmul' 'tmp_24_167' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1216 <SV = 810> <Delay = 7.01>
ST_1216 : Operation 4755 [2/4] (6.43ns)   --->   "%tmp_25_166 = fadd float %tmp_25_165, %tmp_24_166" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4755 'fadd' 'tmp_25_166' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1216 : Operation 4756 [2/3] (7.01ns)   --->   "%tmp_24_167 = fmul float %la_load_168, %ly_load_168" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4756 'fmul' 'tmp_24_167' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1217 <SV = 811> <Delay = 7.01>
ST_1217 : Operation 4757 [1/4] (6.43ns)   --->   "%tmp_25_166 = fadd float %tmp_25_165, %tmp_24_166" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4757 'fadd' 'tmp_25_166' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1217 : Operation 4758 [1/3] (7.01ns)   --->   "%tmp_24_167 = fmul float %la_load_168, %ly_load_168" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4758 'fmul' 'tmp_24_167' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1217 : Operation 4759 [1/1] (0.00ns)   --->   "%tmp_21_168 = or i16 %tmp_16, 169" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4759 'or' 'tmp_21_168' <Predicate = true> <Delay = 0.00>
ST_1217 : Operation 4760 [1/1] (0.00ns)   --->   "%tmp_22_168 = zext i16 %tmp_21_168 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4760 'zext' 'tmp_22_168' <Predicate = true> <Delay = 0.00>
ST_1217 : Operation 4761 [1/1] (0.00ns)   --->   "%la_addr_170 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_168" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4761 'getelementptr' 'la_addr_170' <Predicate = true> <Delay = 0.00>
ST_1217 : Operation 4762 [2/2] (1.23ns)   --->   "%la_load_169 = load float* %la_addr_170, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4762 'load' 'la_load_169' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1218 <SV = 812> <Delay = 6.43>
ST_1218 : Operation 4763 [4/4] (6.43ns)   --->   "%tmp_25_167 = fadd float %tmp_25_166, %tmp_24_167" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4763 'fadd' 'tmp_25_167' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1218 : Operation 4764 [1/2] (1.23ns)   --->   "%la_load_169 = load float* %la_addr_170, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4764 'load' 'la_load_169' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1219 <SV = 813> <Delay = 7.01>
ST_1219 : Operation 4765 [3/4] (6.43ns)   --->   "%tmp_25_167 = fadd float %tmp_25_166, %tmp_24_167" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4765 'fadd' 'tmp_25_167' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1219 : Operation 4766 [3/3] (7.01ns)   --->   "%tmp_24_168 = fmul float %la_load_169, %ly_load_169" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4766 'fmul' 'tmp_24_168' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1220 <SV = 814> <Delay = 7.01>
ST_1220 : Operation 4767 [2/4] (6.43ns)   --->   "%tmp_25_167 = fadd float %tmp_25_166, %tmp_24_167" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4767 'fadd' 'tmp_25_167' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1220 : Operation 4768 [2/3] (7.01ns)   --->   "%tmp_24_168 = fmul float %la_load_169, %ly_load_169" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4768 'fmul' 'tmp_24_168' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1221 <SV = 815> <Delay = 7.01>
ST_1221 : Operation 4769 [1/4] (6.43ns)   --->   "%tmp_25_167 = fadd float %tmp_25_166, %tmp_24_167" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4769 'fadd' 'tmp_25_167' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1221 : Operation 4770 [1/3] (7.01ns)   --->   "%tmp_24_168 = fmul float %la_load_169, %ly_load_169" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4770 'fmul' 'tmp_24_168' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1221 : Operation 4771 [1/1] (0.00ns)   --->   "%tmp_21_169 = or i16 %tmp_16, 170" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4771 'or' 'tmp_21_169' <Predicate = true> <Delay = 0.00>
ST_1221 : Operation 4772 [1/1] (0.00ns)   --->   "%tmp_22_169 = zext i16 %tmp_21_169 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4772 'zext' 'tmp_22_169' <Predicate = true> <Delay = 0.00>
ST_1221 : Operation 4773 [1/1] (0.00ns)   --->   "%la_addr_171 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_169" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4773 'getelementptr' 'la_addr_171' <Predicate = true> <Delay = 0.00>
ST_1221 : Operation 4774 [2/2] (1.23ns)   --->   "%la_load_170 = load float* %la_addr_171, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4774 'load' 'la_load_170' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1222 <SV = 816> <Delay = 6.43>
ST_1222 : Operation 4775 [4/4] (6.43ns)   --->   "%tmp_25_168 = fadd float %tmp_25_167, %tmp_24_168" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4775 'fadd' 'tmp_25_168' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1222 : Operation 4776 [1/2] (1.23ns)   --->   "%la_load_170 = load float* %la_addr_171, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4776 'load' 'la_load_170' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1223 <SV = 817> <Delay = 7.01>
ST_1223 : Operation 4777 [3/4] (6.43ns)   --->   "%tmp_25_168 = fadd float %tmp_25_167, %tmp_24_168" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4777 'fadd' 'tmp_25_168' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1223 : Operation 4778 [3/3] (7.01ns)   --->   "%tmp_24_169 = fmul float %la_load_170, %ly_load_170" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4778 'fmul' 'tmp_24_169' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1224 <SV = 818> <Delay = 7.01>
ST_1224 : Operation 4779 [2/4] (6.43ns)   --->   "%tmp_25_168 = fadd float %tmp_25_167, %tmp_24_168" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4779 'fadd' 'tmp_25_168' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1224 : Operation 4780 [2/3] (7.01ns)   --->   "%tmp_24_169 = fmul float %la_load_170, %ly_load_170" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4780 'fmul' 'tmp_24_169' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1225 <SV = 819> <Delay = 7.01>
ST_1225 : Operation 4781 [1/4] (6.43ns)   --->   "%tmp_25_168 = fadd float %tmp_25_167, %tmp_24_168" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4781 'fadd' 'tmp_25_168' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1225 : Operation 4782 [1/3] (7.01ns)   --->   "%tmp_24_169 = fmul float %la_load_170, %ly_load_170" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4782 'fmul' 'tmp_24_169' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1225 : Operation 4783 [1/1] (0.00ns)   --->   "%tmp_21_170 = or i16 %tmp_16, 171" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4783 'or' 'tmp_21_170' <Predicate = true> <Delay = 0.00>
ST_1225 : Operation 4784 [1/1] (0.00ns)   --->   "%tmp_22_170 = zext i16 %tmp_21_170 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4784 'zext' 'tmp_22_170' <Predicate = true> <Delay = 0.00>
ST_1225 : Operation 4785 [1/1] (0.00ns)   --->   "%la_addr_172 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_170" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4785 'getelementptr' 'la_addr_172' <Predicate = true> <Delay = 0.00>
ST_1225 : Operation 4786 [2/2] (1.23ns)   --->   "%la_load_171 = load float* %la_addr_172, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4786 'load' 'la_load_171' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1226 <SV = 820> <Delay = 6.43>
ST_1226 : Operation 4787 [4/4] (6.43ns)   --->   "%tmp_25_169 = fadd float %tmp_25_168, %tmp_24_169" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4787 'fadd' 'tmp_25_169' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1226 : Operation 4788 [1/2] (1.23ns)   --->   "%la_load_171 = load float* %la_addr_172, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4788 'load' 'la_load_171' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1227 <SV = 821> <Delay = 7.01>
ST_1227 : Operation 4789 [3/4] (6.43ns)   --->   "%tmp_25_169 = fadd float %tmp_25_168, %tmp_24_169" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4789 'fadd' 'tmp_25_169' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1227 : Operation 4790 [3/3] (7.01ns)   --->   "%tmp_24_170 = fmul float %la_load_171, %ly_load_171" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4790 'fmul' 'tmp_24_170' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1228 <SV = 822> <Delay = 7.01>
ST_1228 : Operation 4791 [2/4] (6.43ns)   --->   "%tmp_25_169 = fadd float %tmp_25_168, %tmp_24_169" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4791 'fadd' 'tmp_25_169' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1228 : Operation 4792 [2/3] (7.01ns)   --->   "%tmp_24_170 = fmul float %la_load_171, %ly_load_171" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4792 'fmul' 'tmp_24_170' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1229 <SV = 823> <Delay = 7.01>
ST_1229 : Operation 4793 [1/4] (6.43ns)   --->   "%tmp_25_169 = fadd float %tmp_25_168, %tmp_24_169" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4793 'fadd' 'tmp_25_169' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1229 : Operation 4794 [1/3] (7.01ns)   --->   "%tmp_24_170 = fmul float %la_load_171, %ly_load_171" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4794 'fmul' 'tmp_24_170' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1229 : Operation 4795 [1/1] (0.00ns)   --->   "%tmp_21_171 = or i16 %tmp_16, 172" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4795 'or' 'tmp_21_171' <Predicate = true> <Delay = 0.00>
ST_1229 : Operation 4796 [1/1] (0.00ns)   --->   "%tmp_22_171 = zext i16 %tmp_21_171 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4796 'zext' 'tmp_22_171' <Predicate = true> <Delay = 0.00>
ST_1229 : Operation 4797 [1/1] (0.00ns)   --->   "%la_addr_173 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_171" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4797 'getelementptr' 'la_addr_173' <Predicate = true> <Delay = 0.00>
ST_1229 : Operation 4798 [2/2] (1.23ns)   --->   "%la_load_172 = load float* %la_addr_173, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4798 'load' 'la_load_172' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1230 <SV = 824> <Delay = 6.43>
ST_1230 : Operation 4799 [4/4] (6.43ns)   --->   "%tmp_25_170 = fadd float %tmp_25_169, %tmp_24_170" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4799 'fadd' 'tmp_25_170' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1230 : Operation 4800 [1/2] (1.23ns)   --->   "%la_load_172 = load float* %la_addr_173, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4800 'load' 'la_load_172' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1231 <SV = 825> <Delay = 7.01>
ST_1231 : Operation 4801 [3/4] (6.43ns)   --->   "%tmp_25_170 = fadd float %tmp_25_169, %tmp_24_170" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4801 'fadd' 'tmp_25_170' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1231 : Operation 4802 [3/3] (7.01ns)   --->   "%tmp_24_171 = fmul float %la_load_172, %ly_load_172" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4802 'fmul' 'tmp_24_171' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1232 <SV = 826> <Delay = 7.01>
ST_1232 : Operation 4803 [2/4] (6.43ns)   --->   "%tmp_25_170 = fadd float %tmp_25_169, %tmp_24_170" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4803 'fadd' 'tmp_25_170' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1232 : Operation 4804 [2/3] (7.01ns)   --->   "%tmp_24_171 = fmul float %la_load_172, %ly_load_172" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4804 'fmul' 'tmp_24_171' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1233 <SV = 827> <Delay = 7.01>
ST_1233 : Operation 4805 [1/4] (6.43ns)   --->   "%tmp_25_170 = fadd float %tmp_25_169, %tmp_24_170" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4805 'fadd' 'tmp_25_170' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1233 : Operation 4806 [1/3] (7.01ns)   --->   "%tmp_24_171 = fmul float %la_load_172, %ly_load_172" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4806 'fmul' 'tmp_24_171' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1233 : Operation 4807 [1/1] (0.00ns)   --->   "%tmp_21_172 = or i16 %tmp_16, 173" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4807 'or' 'tmp_21_172' <Predicate = true> <Delay = 0.00>
ST_1233 : Operation 4808 [1/1] (0.00ns)   --->   "%tmp_22_172 = zext i16 %tmp_21_172 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4808 'zext' 'tmp_22_172' <Predicate = true> <Delay = 0.00>
ST_1233 : Operation 4809 [1/1] (0.00ns)   --->   "%la_addr_174 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_172" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4809 'getelementptr' 'la_addr_174' <Predicate = true> <Delay = 0.00>
ST_1233 : Operation 4810 [2/2] (1.23ns)   --->   "%la_load_173 = load float* %la_addr_174, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4810 'load' 'la_load_173' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1234 <SV = 828> <Delay = 6.43>
ST_1234 : Operation 4811 [4/4] (6.43ns)   --->   "%tmp_25_171 = fadd float %tmp_25_170, %tmp_24_171" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4811 'fadd' 'tmp_25_171' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1234 : Operation 4812 [1/2] (1.23ns)   --->   "%la_load_173 = load float* %la_addr_174, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4812 'load' 'la_load_173' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1235 <SV = 829> <Delay = 7.01>
ST_1235 : Operation 4813 [3/4] (6.43ns)   --->   "%tmp_25_171 = fadd float %tmp_25_170, %tmp_24_171" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4813 'fadd' 'tmp_25_171' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1235 : Operation 4814 [3/3] (7.01ns)   --->   "%tmp_24_172 = fmul float %la_load_173, %ly_load_173" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4814 'fmul' 'tmp_24_172' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1236 <SV = 830> <Delay = 7.01>
ST_1236 : Operation 4815 [2/4] (6.43ns)   --->   "%tmp_25_171 = fadd float %tmp_25_170, %tmp_24_171" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4815 'fadd' 'tmp_25_171' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1236 : Operation 4816 [2/3] (7.01ns)   --->   "%tmp_24_172 = fmul float %la_load_173, %ly_load_173" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4816 'fmul' 'tmp_24_172' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1237 <SV = 831> <Delay = 7.01>
ST_1237 : Operation 4817 [1/4] (6.43ns)   --->   "%tmp_25_171 = fadd float %tmp_25_170, %tmp_24_171" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4817 'fadd' 'tmp_25_171' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1237 : Operation 4818 [1/3] (7.01ns)   --->   "%tmp_24_172 = fmul float %la_load_173, %ly_load_173" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4818 'fmul' 'tmp_24_172' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1237 : Operation 4819 [1/1] (0.00ns)   --->   "%tmp_21_173 = or i16 %tmp_16, 174" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4819 'or' 'tmp_21_173' <Predicate = true> <Delay = 0.00>
ST_1237 : Operation 4820 [1/1] (0.00ns)   --->   "%tmp_22_173 = zext i16 %tmp_21_173 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4820 'zext' 'tmp_22_173' <Predicate = true> <Delay = 0.00>
ST_1237 : Operation 4821 [1/1] (0.00ns)   --->   "%la_addr_175 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_173" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4821 'getelementptr' 'la_addr_175' <Predicate = true> <Delay = 0.00>
ST_1237 : Operation 4822 [2/2] (1.23ns)   --->   "%la_load_174 = load float* %la_addr_175, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4822 'load' 'la_load_174' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1238 <SV = 832> <Delay = 6.43>
ST_1238 : Operation 4823 [4/4] (6.43ns)   --->   "%tmp_25_172 = fadd float %tmp_25_171, %tmp_24_172" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4823 'fadd' 'tmp_25_172' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1238 : Operation 4824 [1/2] (1.23ns)   --->   "%la_load_174 = load float* %la_addr_175, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4824 'load' 'la_load_174' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1239 <SV = 833> <Delay = 7.01>
ST_1239 : Operation 4825 [3/4] (6.43ns)   --->   "%tmp_25_172 = fadd float %tmp_25_171, %tmp_24_172" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4825 'fadd' 'tmp_25_172' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1239 : Operation 4826 [3/3] (7.01ns)   --->   "%tmp_24_173 = fmul float %la_load_174, %ly_load_174" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4826 'fmul' 'tmp_24_173' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1240 <SV = 834> <Delay = 7.01>
ST_1240 : Operation 4827 [2/4] (6.43ns)   --->   "%tmp_25_172 = fadd float %tmp_25_171, %tmp_24_172" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4827 'fadd' 'tmp_25_172' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1240 : Operation 4828 [2/3] (7.01ns)   --->   "%tmp_24_173 = fmul float %la_load_174, %ly_load_174" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4828 'fmul' 'tmp_24_173' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1241 <SV = 835> <Delay = 7.01>
ST_1241 : Operation 4829 [1/4] (6.43ns)   --->   "%tmp_25_172 = fadd float %tmp_25_171, %tmp_24_172" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4829 'fadd' 'tmp_25_172' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1241 : Operation 4830 [1/3] (7.01ns)   --->   "%tmp_24_173 = fmul float %la_load_174, %ly_load_174" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4830 'fmul' 'tmp_24_173' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1241 : Operation 4831 [1/1] (0.00ns)   --->   "%tmp_21_174 = or i16 %tmp_16, 175" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4831 'or' 'tmp_21_174' <Predicate = true> <Delay = 0.00>
ST_1241 : Operation 4832 [1/1] (0.00ns)   --->   "%tmp_22_174 = zext i16 %tmp_21_174 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4832 'zext' 'tmp_22_174' <Predicate = true> <Delay = 0.00>
ST_1241 : Operation 4833 [1/1] (0.00ns)   --->   "%la_addr_176 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_174" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4833 'getelementptr' 'la_addr_176' <Predicate = true> <Delay = 0.00>
ST_1241 : Operation 4834 [2/2] (1.23ns)   --->   "%la_load_175 = load float* %la_addr_176, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4834 'load' 'la_load_175' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1242 <SV = 836> <Delay = 6.43>
ST_1242 : Operation 4835 [4/4] (6.43ns)   --->   "%tmp_25_173 = fadd float %tmp_25_172, %tmp_24_173" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4835 'fadd' 'tmp_25_173' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1242 : Operation 4836 [1/2] (1.23ns)   --->   "%la_load_175 = load float* %la_addr_176, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4836 'load' 'la_load_175' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1243 <SV = 837> <Delay = 7.01>
ST_1243 : Operation 4837 [3/4] (6.43ns)   --->   "%tmp_25_173 = fadd float %tmp_25_172, %tmp_24_173" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4837 'fadd' 'tmp_25_173' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1243 : Operation 4838 [3/3] (7.01ns)   --->   "%tmp_24_174 = fmul float %la_load_175, %ly_load_175" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4838 'fmul' 'tmp_24_174' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1244 <SV = 838> <Delay = 7.01>
ST_1244 : Operation 4839 [2/4] (6.43ns)   --->   "%tmp_25_173 = fadd float %tmp_25_172, %tmp_24_173" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4839 'fadd' 'tmp_25_173' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1244 : Operation 4840 [2/3] (7.01ns)   --->   "%tmp_24_174 = fmul float %la_load_175, %ly_load_175" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4840 'fmul' 'tmp_24_174' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1245 <SV = 839> <Delay = 7.01>
ST_1245 : Operation 4841 [1/4] (6.43ns)   --->   "%tmp_25_173 = fadd float %tmp_25_172, %tmp_24_173" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4841 'fadd' 'tmp_25_173' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1245 : Operation 4842 [1/3] (7.01ns)   --->   "%tmp_24_174 = fmul float %la_load_175, %ly_load_175" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4842 'fmul' 'tmp_24_174' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1245 : Operation 4843 [1/1] (0.00ns)   --->   "%tmp_21_175 = or i16 %tmp_16, 176" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4843 'or' 'tmp_21_175' <Predicate = true> <Delay = 0.00>
ST_1245 : Operation 4844 [1/1] (0.00ns)   --->   "%tmp_22_175 = zext i16 %tmp_21_175 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4844 'zext' 'tmp_22_175' <Predicate = true> <Delay = 0.00>
ST_1245 : Operation 4845 [1/1] (0.00ns)   --->   "%la_addr_177 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_175" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4845 'getelementptr' 'la_addr_177' <Predicate = true> <Delay = 0.00>
ST_1245 : Operation 4846 [2/2] (1.23ns)   --->   "%la_load_176 = load float* %la_addr_177, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4846 'load' 'la_load_176' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1246 <SV = 840> <Delay = 6.43>
ST_1246 : Operation 4847 [4/4] (6.43ns)   --->   "%tmp_25_174 = fadd float %tmp_25_173, %tmp_24_174" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4847 'fadd' 'tmp_25_174' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1246 : Operation 4848 [1/2] (1.23ns)   --->   "%la_load_176 = load float* %la_addr_177, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4848 'load' 'la_load_176' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1247 <SV = 841> <Delay = 7.01>
ST_1247 : Operation 4849 [3/4] (6.43ns)   --->   "%tmp_25_174 = fadd float %tmp_25_173, %tmp_24_174" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4849 'fadd' 'tmp_25_174' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1247 : Operation 4850 [3/3] (7.01ns)   --->   "%tmp_24_175 = fmul float %la_load_176, %ly_load_176" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4850 'fmul' 'tmp_24_175' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1248 <SV = 842> <Delay = 7.01>
ST_1248 : Operation 4851 [2/4] (6.43ns)   --->   "%tmp_25_174 = fadd float %tmp_25_173, %tmp_24_174" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4851 'fadd' 'tmp_25_174' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1248 : Operation 4852 [2/3] (7.01ns)   --->   "%tmp_24_175 = fmul float %la_load_176, %ly_load_176" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4852 'fmul' 'tmp_24_175' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1249 <SV = 843> <Delay = 7.01>
ST_1249 : Operation 4853 [1/4] (6.43ns)   --->   "%tmp_25_174 = fadd float %tmp_25_173, %tmp_24_174" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4853 'fadd' 'tmp_25_174' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1249 : Operation 4854 [1/3] (7.01ns)   --->   "%tmp_24_175 = fmul float %la_load_176, %ly_load_176" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4854 'fmul' 'tmp_24_175' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1249 : Operation 4855 [1/1] (0.00ns)   --->   "%tmp_21_176 = or i16 %tmp_16, 177" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4855 'or' 'tmp_21_176' <Predicate = true> <Delay = 0.00>
ST_1249 : Operation 4856 [1/1] (0.00ns)   --->   "%tmp_22_176 = zext i16 %tmp_21_176 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4856 'zext' 'tmp_22_176' <Predicate = true> <Delay = 0.00>
ST_1249 : Operation 4857 [1/1] (0.00ns)   --->   "%la_addr_178 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_176" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4857 'getelementptr' 'la_addr_178' <Predicate = true> <Delay = 0.00>
ST_1249 : Operation 4858 [2/2] (1.23ns)   --->   "%la_load_177 = load float* %la_addr_178, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4858 'load' 'la_load_177' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1250 <SV = 844> <Delay = 6.43>
ST_1250 : Operation 4859 [4/4] (6.43ns)   --->   "%tmp_25_175 = fadd float %tmp_25_174, %tmp_24_175" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4859 'fadd' 'tmp_25_175' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1250 : Operation 4860 [1/2] (1.23ns)   --->   "%la_load_177 = load float* %la_addr_178, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4860 'load' 'la_load_177' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1251 <SV = 845> <Delay = 7.01>
ST_1251 : Operation 4861 [3/4] (6.43ns)   --->   "%tmp_25_175 = fadd float %tmp_25_174, %tmp_24_175" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4861 'fadd' 'tmp_25_175' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1251 : Operation 4862 [3/3] (7.01ns)   --->   "%tmp_24_176 = fmul float %la_load_177, %ly_load_177" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4862 'fmul' 'tmp_24_176' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1252 <SV = 846> <Delay = 7.01>
ST_1252 : Operation 4863 [2/4] (6.43ns)   --->   "%tmp_25_175 = fadd float %tmp_25_174, %tmp_24_175" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4863 'fadd' 'tmp_25_175' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1252 : Operation 4864 [2/3] (7.01ns)   --->   "%tmp_24_176 = fmul float %la_load_177, %ly_load_177" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4864 'fmul' 'tmp_24_176' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1253 <SV = 847> <Delay = 7.01>
ST_1253 : Operation 4865 [1/4] (6.43ns)   --->   "%tmp_25_175 = fadd float %tmp_25_174, %tmp_24_175" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4865 'fadd' 'tmp_25_175' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1253 : Operation 4866 [1/3] (7.01ns)   --->   "%tmp_24_176 = fmul float %la_load_177, %ly_load_177" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4866 'fmul' 'tmp_24_176' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1253 : Operation 4867 [1/1] (0.00ns)   --->   "%tmp_21_177 = or i16 %tmp_16, 178" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4867 'or' 'tmp_21_177' <Predicate = true> <Delay = 0.00>
ST_1253 : Operation 4868 [1/1] (0.00ns)   --->   "%tmp_22_177 = zext i16 %tmp_21_177 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4868 'zext' 'tmp_22_177' <Predicate = true> <Delay = 0.00>
ST_1253 : Operation 4869 [1/1] (0.00ns)   --->   "%la_addr_179 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_177" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4869 'getelementptr' 'la_addr_179' <Predicate = true> <Delay = 0.00>
ST_1253 : Operation 4870 [2/2] (1.23ns)   --->   "%la_load_178 = load float* %la_addr_179, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4870 'load' 'la_load_178' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1254 <SV = 848> <Delay = 6.43>
ST_1254 : Operation 4871 [4/4] (6.43ns)   --->   "%tmp_25_176 = fadd float %tmp_25_175, %tmp_24_176" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4871 'fadd' 'tmp_25_176' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1254 : Operation 4872 [1/2] (1.23ns)   --->   "%la_load_178 = load float* %la_addr_179, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4872 'load' 'la_load_178' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1255 <SV = 849> <Delay = 7.01>
ST_1255 : Operation 4873 [3/4] (6.43ns)   --->   "%tmp_25_176 = fadd float %tmp_25_175, %tmp_24_176" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4873 'fadd' 'tmp_25_176' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1255 : Operation 4874 [3/3] (7.01ns)   --->   "%tmp_24_177 = fmul float %la_load_178, %ly_load_178" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4874 'fmul' 'tmp_24_177' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1256 <SV = 850> <Delay = 7.01>
ST_1256 : Operation 4875 [2/4] (6.43ns)   --->   "%tmp_25_176 = fadd float %tmp_25_175, %tmp_24_176" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4875 'fadd' 'tmp_25_176' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1256 : Operation 4876 [2/3] (7.01ns)   --->   "%tmp_24_177 = fmul float %la_load_178, %ly_load_178" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4876 'fmul' 'tmp_24_177' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1257 <SV = 851> <Delay = 7.01>
ST_1257 : Operation 4877 [1/4] (6.43ns)   --->   "%tmp_25_176 = fadd float %tmp_25_175, %tmp_24_176" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4877 'fadd' 'tmp_25_176' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1257 : Operation 4878 [1/3] (7.01ns)   --->   "%tmp_24_177 = fmul float %la_load_178, %ly_load_178" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4878 'fmul' 'tmp_24_177' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1257 : Operation 4879 [1/1] (0.00ns)   --->   "%tmp_21_178 = or i16 %tmp_16, 179" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4879 'or' 'tmp_21_178' <Predicate = true> <Delay = 0.00>
ST_1257 : Operation 4880 [1/1] (0.00ns)   --->   "%tmp_22_178 = zext i16 %tmp_21_178 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4880 'zext' 'tmp_22_178' <Predicate = true> <Delay = 0.00>
ST_1257 : Operation 4881 [1/1] (0.00ns)   --->   "%la_addr_180 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_178" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4881 'getelementptr' 'la_addr_180' <Predicate = true> <Delay = 0.00>
ST_1257 : Operation 4882 [2/2] (1.23ns)   --->   "%la_load_179 = load float* %la_addr_180, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4882 'load' 'la_load_179' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1258 <SV = 852> <Delay = 6.43>
ST_1258 : Operation 4883 [4/4] (6.43ns)   --->   "%tmp_25_177 = fadd float %tmp_25_176, %tmp_24_177" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4883 'fadd' 'tmp_25_177' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1258 : Operation 4884 [1/2] (1.23ns)   --->   "%la_load_179 = load float* %la_addr_180, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4884 'load' 'la_load_179' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1259 <SV = 853> <Delay = 7.01>
ST_1259 : Operation 4885 [3/4] (6.43ns)   --->   "%tmp_25_177 = fadd float %tmp_25_176, %tmp_24_177" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4885 'fadd' 'tmp_25_177' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1259 : Operation 4886 [3/3] (7.01ns)   --->   "%tmp_24_178 = fmul float %la_load_179, %ly_load_179" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4886 'fmul' 'tmp_24_178' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1260 <SV = 854> <Delay = 7.01>
ST_1260 : Operation 4887 [2/4] (6.43ns)   --->   "%tmp_25_177 = fadd float %tmp_25_176, %tmp_24_177" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4887 'fadd' 'tmp_25_177' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1260 : Operation 4888 [2/3] (7.01ns)   --->   "%tmp_24_178 = fmul float %la_load_179, %ly_load_179" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4888 'fmul' 'tmp_24_178' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1261 <SV = 855> <Delay = 7.01>
ST_1261 : Operation 4889 [1/4] (6.43ns)   --->   "%tmp_25_177 = fadd float %tmp_25_176, %tmp_24_177" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4889 'fadd' 'tmp_25_177' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1261 : Operation 4890 [1/3] (7.01ns)   --->   "%tmp_24_178 = fmul float %la_load_179, %ly_load_179" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4890 'fmul' 'tmp_24_178' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1261 : Operation 4891 [1/1] (0.00ns)   --->   "%tmp_21_179 = or i16 %tmp_16, 180" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4891 'or' 'tmp_21_179' <Predicate = true> <Delay = 0.00>
ST_1261 : Operation 4892 [1/1] (0.00ns)   --->   "%tmp_22_179 = zext i16 %tmp_21_179 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4892 'zext' 'tmp_22_179' <Predicate = true> <Delay = 0.00>
ST_1261 : Operation 4893 [1/1] (0.00ns)   --->   "%la_addr_181 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_179" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4893 'getelementptr' 'la_addr_181' <Predicate = true> <Delay = 0.00>
ST_1261 : Operation 4894 [2/2] (1.23ns)   --->   "%la_load_180 = load float* %la_addr_181, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4894 'load' 'la_load_180' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1262 <SV = 856> <Delay = 6.43>
ST_1262 : Operation 4895 [4/4] (6.43ns)   --->   "%tmp_25_178 = fadd float %tmp_25_177, %tmp_24_178" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4895 'fadd' 'tmp_25_178' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1262 : Operation 4896 [1/2] (1.23ns)   --->   "%la_load_180 = load float* %la_addr_181, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4896 'load' 'la_load_180' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1263 <SV = 857> <Delay = 7.01>
ST_1263 : Operation 4897 [3/4] (6.43ns)   --->   "%tmp_25_178 = fadd float %tmp_25_177, %tmp_24_178" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4897 'fadd' 'tmp_25_178' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1263 : Operation 4898 [3/3] (7.01ns)   --->   "%tmp_24_179 = fmul float %la_load_180, %ly_load_180" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4898 'fmul' 'tmp_24_179' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1264 <SV = 858> <Delay = 7.01>
ST_1264 : Operation 4899 [2/4] (6.43ns)   --->   "%tmp_25_178 = fadd float %tmp_25_177, %tmp_24_178" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4899 'fadd' 'tmp_25_178' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1264 : Operation 4900 [2/3] (7.01ns)   --->   "%tmp_24_179 = fmul float %la_load_180, %ly_load_180" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4900 'fmul' 'tmp_24_179' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1265 <SV = 859> <Delay = 7.01>
ST_1265 : Operation 4901 [1/4] (6.43ns)   --->   "%tmp_25_178 = fadd float %tmp_25_177, %tmp_24_178" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4901 'fadd' 'tmp_25_178' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1265 : Operation 4902 [1/3] (7.01ns)   --->   "%tmp_24_179 = fmul float %la_load_180, %ly_load_180" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4902 'fmul' 'tmp_24_179' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1265 : Operation 4903 [1/1] (0.00ns)   --->   "%tmp_21_180 = or i16 %tmp_16, 181" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4903 'or' 'tmp_21_180' <Predicate = true> <Delay = 0.00>
ST_1265 : Operation 4904 [1/1] (0.00ns)   --->   "%tmp_22_180 = zext i16 %tmp_21_180 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4904 'zext' 'tmp_22_180' <Predicate = true> <Delay = 0.00>
ST_1265 : Operation 4905 [1/1] (0.00ns)   --->   "%la_addr_182 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_180" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4905 'getelementptr' 'la_addr_182' <Predicate = true> <Delay = 0.00>
ST_1265 : Operation 4906 [2/2] (1.23ns)   --->   "%la_load_181 = load float* %la_addr_182, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4906 'load' 'la_load_181' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1266 <SV = 860> <Delay = 6.43>
ST_1266 : Operation 4907 [4/4] (6.43ns)   --->   "%tmp_25_179 = fadd float %tmp_25_178, %tmp_24_179" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4907 'fadd' 'tmp_25_179' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1266 : Operation 4908 [1/2] (1.23ns)   --->   "%la_load_181 = load float* %la_addr_182, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4908 'load' 'la_load_181' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1267 <SV = 861> <Delay = 7.01>
ST_1267 : Operation 4909 [3/4] (6.43ns)   --->   "%tmp_25_179 = fadd float %tmp_25_178, %tmp_24_179" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4909 'fadd' 'tmp_25_179' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1267 : Operation 4910 [3/3] (7.01ns)   --->   "%tmp_24_180 = fmul float %la_load_181, %ly_load_181" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4910 'fmul' 'tmp_24_180' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1268 <SV = 862> <Delay = 7.01>
ST_1268 : Operation 4911 [2/4] (6.43ns)   --->   "%tmp_25_179 = fadd float %tmp_25_178, %tmp_24_179" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4911 'fadd' 'tmp_25_179' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1268 : Operation 4912 [2/3] (7.01ns)   --->   "%tmp_24_180 = fmul float %la_load_181, %ly_load_181" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4912 'fmul' 'tmp_24_180' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1269 <SV = 863> <Delay = 7.01>
ST_1269 : Operation 4913 [1/4] (6.43ns)   --->   "%tmp_25_179 = fadd float %tmp_25_178, %tmp_24_179" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4913 'fadd' 'tmp_25_179' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1269 : Operation 4914 [1/3] (7.01ns)   --->   "%tmp_24_180 = fmul float %la_load_181, %ly_load_181" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4914 'fmul' 'tmp_24_180' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1269 : Operation 4915 [1/1] (0.00ns)   --->   "%tmp_21_181 = or i16 %tmp_16, 182" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4915 'or' 'tmp_21_181' <Predicate = true> <Delay = 0.00>
ST_1269 : Operation 4916 [1/1] (0.00ns)   --->   "%tmp_22_181 = zext i16 %tmp_21_181 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4916 'zext' 'tmp_22_181' <Predicate = true> <Delay = 0.00>
ST_1269 : Operation 4917 [1/1] (0.00ns)   --->   "%la_addr_183 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_181" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4917 'getelementptr' 'la_addr_183' <Predicate = true> <Delay = 0.00>
ST_1269 : Operation 4918 [2/2] (1.23ns)   --->   "%la_load_182 = load float* %la_addr_183, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4918 'load' 'la_load_182' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1270 <SV = 864> <Delay = 6.43>
ST_1270 : Operation 4919 [4/4] (6.43ns)   --->   "%tmp_25_180 = fadd float %tmp_25_179, %tmp_24_180" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4919 'fadd' 'tmp_25_180' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1270 : Operation 4920 [1/2] (1.23ns)   --->   "%la_load_182 = load float* %la_addr_183, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4920 'load' 'la_load_182' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1271 <SV = 865> <Delay = 7.01>
ST_1271 : Operation 4921 [3/4] (6.43ns)   --->   "%tmp_25_180 = fadd float %tmp_25_179, %tmp_24_180" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4921 'fadd' 'tmp_25_180' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1271 : Operation 4922 [3/3] (7.01ns)   --->   "%tmp_24_181 = fmul float %la_load_182, %ly_load_182" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4922 'fmul' 'tmp_24_181' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1272 <SV = 866> <Delay = 7.01>
ST_1272 : Operation 4923 [2/4] (6.43ns)   --->   "%tmp_25_180 = fadd float %tmp_25_179, %tmp_24_180" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4923 'fadd' 'tmp_25_180' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1272 : Operation 4924 [2/3] (7.01ns)   --->   "%tmp_24_181 = fmul float %la_load_182, %ly_load_182" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4924 'fmul' 'tmp_24_181' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1273 <SV = 867> <Delay = 7.01>
ST_1273 : Operation 4925 [1/4] (6.43ns)   --->   "%tmp_25_180 = fadd float %tmp_25_179, %tmp_24_180" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4925 'fadd' 'tmp_25_180' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1273 : Operation 4926 [1/3] (7.01ns)   --->   "%tmp_24_181 = fmul float %la_load_182, %ly_load_182" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4926 'fmul' 'tmp_24_181' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1273 : Operation 4927 [1/1] (0.00ns)   --->   "%tmp_21_182 = or i16 %tmp_16, 183" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4927 'or' 'tmp_21_182' <Predicate = true> <Delay = 0.00>
ST_1273 : Operation 4928 [1/1] (0.00ns)   --->   "%tmp_22_182 = zext i16 %tmp_21_182 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4928 'zext' 'tmp_22_182' <Predicate = true> <Delay = 0.00>
ST_1273 : Operation 4929 [1/1] (0.00ns)   --->   "%la_addr_184 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_182" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4929 'getelementptr' 'la_addr_184' <Predicate = true> <Delay = 0.00>
ST_1273 : Operation 4930 [2/2] (1.23ns)   --->   "%la_load_183 = load float* %la_addr_184, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4930 'load' 'la_load_183' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1274 <SV = 868> <Delay = 6.43>
ST_1274 : Operation 4931 [4/4] (6.43ns)   --->   "%tmp_25_181 = fadd float %tmp_25_180, %tmp_24_181" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4931 'fadd' 'tmp_25_181' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1274 : Operation 4932 [1/2] (1.23ns)   --->   "%la_load_183 = load float* %la_addr_184, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4932 'load' 'la_load_183' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1275 <SV = 869> <Delay = 7.01>
ST_1275 : Operation 4933 [3/4] (6.43ns)   --->   "%tmp_25_181 = fadd float %tmp_25_180, %tmp_24_181" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4933 'fadd' 'tmp_25_181' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1275 : Operation 4934 [3/3] (7.01ns)   --->   "%tmp_24_182 = fmul float %la_load_183, %ly_load_183" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4934 'fmul' 'tmp_24_182' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1276 <SV = 870> <Delay = 7.01>
ST_1276 : Operation 4935 [2/4] (6.43ns)   --->   "%tmp_25_181 = fadd float %tmp_25_180, %tmp_24_181" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4935 'fadd' 'tmp_25_181' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1276 : Operation 4936 [2/3] (7.01ns)   --->   "%tmp_24_182 = fmul float %la_load_183, %ly_load_183" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4936 'fmul' 'tmp_24_182' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1277 <SV = 871> <Delay = 7.01>
ST_1277 : Operation 4937 [1/4] (6.43ns)   --->   "%tmp_25_181 = fadd float %tmp_25_180, %tmp_24_181" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4937 'fadd' 'tmp_25_181' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1277 : Operation 4938 [1/3] (7.01ns)   --->   "%tmp_24_182 = fmul float %la_load_183, %ly_load_183" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4938 'fmul' 'tmp_24_182' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1277 : Operation 4939 [1/1] (0.00ns)   --->   "%tmp_21_183 = or i16 %tmp_16, 184" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4939 'or' 'tmp_21_183' <Predicate = true> <Delay = 0.00>
ST_1277 : Operation 4940 [1/1] (0.00ns)   --->   "%tmp_22_183 = zext i16 %tmp_21_183 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4940 'zext' 'tmp_22_183' <Predicate = true> <Delay = 0.00>
ST_1277 : Operation 4941 [1/1] (0.00ns)   --->   "%la_addr_185 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_183" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4941 'getelementptr' 'la_addr_185' <Predicate = true> <Delay = 0.00>
ST_1277 : Operation 4942 [2/2] (1.23ns)   --->   "%la_load_184 = load float* %la_addr_185, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4942 'load' 'la_load_184' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1278 <SV = 872> <Delay = 6.43>
ST_1278 : Operation 4943 [4/4] (6.43ns)   --->   "%tmp_25_182 = fadd float %tmp_25_181, %tmp_24_182" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4943 'fadd' 'tmp_25_182' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1278 : Operation 4944 [1/2] (1.23ns)   --->   "%la_load_184 = load float* %la_addr_185, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4944 'load' 'la_load_184' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1279 <SV = 873> <Delay = 7.01>
ST_1279 : Operation 4945 [3/4] (6.43ns)   --->   "%tmp_25_182 = fadd float %tmp_25_181, %tmp_24_182" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4945 'fadd' 'tmp_25_182' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1279 : Operation 4946 [3/3] (7.01ns)   --->   "%tmp_24_183 = fmul float %la_load_184, %ly_load_184" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4946 'fmul' 'tmp_24_183' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1280 <SV = 874> <Delay = 7.01>
ST_1280 : Operation 4947 [2/4] (6.43ns)   --->   "%tmp_25_182 = fadd float %tmp_25_181, %tmp_24_182" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4947 'fadd' 'tmp_25_182' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1280 : Operation 4948 [2/3] (7.01ns)   --->   "%tmp_24_183 = fmul float %la_load_184, %ly_load_184" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4948 'fmul' 'tmp_24_183' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1281 <SV = 875> <Delay = 7.01>
ST_1281 : Operation 4949 [1/4] (6.43ns)   --->   "%tmp_25_182 = fadd float %tmp_25_181, %tmp_24_182" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4949 'fadd' 'tmp_25_182' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1281 : Operation 4950 [1/3] (7.01ns)   --->   "%tmp_24_183 = fmul float %la_load_184, %ly_load_184" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4950 'fmul' 'tmp_24_183' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1281 : Operation 4951 [1/1] (0.00ns)   --->   "%tmp_21_184 = or i16 %tmp_16, 185" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4951 'or' 'tmp_21_184' <Predicate = true> <Delay = 0.00>
ST_1281 : Operation 4952 [1/1] (0.00ns)   --->   "%tmp_22_184 = zext i16 %tmp_21_184 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4952 'zext' 'tmp_22_184' <Predicate = true> <Delay = 0.00>
ST_1281 : Operation 4953 [1/1] (0.00ns)   --->   "%la_addr_186 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_184" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4953 'getelementptr' 'la_addr_186' <Predicate = true> <Delay = 0.00>
ST_1281 : Operation 4954 [2/2] (1.23ns)   --->   "%la_load_185 = load float* %la_addr_186, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4954 'load' 'la_load_185' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1282 <SV = 876> <Delay = 6.43>
ST_1282 : Operation 4955 [4/4] (6.43ns)   --->   "%tmp_25_183 = fadd float %tmp_25_182, %tmp_24_183" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4955 'fadd' 'tmp_25_183' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1282 : Operation 4956 [1/2] (1.23ns)   --->   "%la_load_185 = load float* %la_addr_186, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4956 'load' 'la_load_185' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1283 <SV = 877> <Delay = 7.01>
ST_1283 : Operation 4957 [3/4] (6.43ns)   --->   "%tmp_25_183 = fadd float %tmp_25_182, %tmp_24_183" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4957 'fadd' 'tmp_25_183' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1283 : Operation 4958 [3/3] (7.01ns)   --->   "%tmp_24_184 = fmul float %la_load_185, %ly_load_185" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4958 'fmul' 'tmp_24_184' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1284 <SV = 878> <Delay = 7.01>
ST_1284 : Operation 4959 [2/4] (6.43ns)   --->   "%tmp_25_183 = fadd float %tmp_25_182, %tmp_24_183" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4959 'fadd' 'tmp_25_183' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1284 : Operation 4960 [2/3] (7.01ns)   --->   "%tmp_24_184 = fmul float %la_load_185, %ly_load_185" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4960 'fmul' 'tmp_24_184' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1285 <SV = 879> <Delay = 7.01>
ST_1285 : Operation 4961 [1/4] (6.43ns)   --->   "%tmp_25_183 = fadd float %tmp_25_182, %tmp_24_183" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4961 'fadd' 'tmp_25_183' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1285 : Operation 4962 [1/3] (7.01ns)   --->   "%tmp_24_184 = fmul float %la_load_185, %ly_load_185" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4962 'fmul' 'tmp_24_184' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1285 : Operation 4963 [1/1] (0.00ns)   --->   "%tmp_21_185 = or i16 %tmp_16, 186" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4963 'or' 'tmp_21_185' <Predicate = true> <Delay = 0.00>
ST_1285 : Operation 4964 [1/1] (0.00ns)   --->   "%tmp_22_185 = zext i16 %tmp_21_185 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4964 'zext' 'tmp_22_185' <Predicate = true> <Delay = 0.00>
ST_1285 : Operation 4965 [1/1] (0.00ns)   --->   "%la_addr_187 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_185" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4965 'getelementptr' 'la_addr_187' <Predicate = true> <Delay = 0.00>
ST_1285 : Operation 4966 [2/2] (1.23ns)   --->   "%la_load_186 = load float* %la_addr_187, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4966 'load' 'la_load_186' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1286 <SV = 880> <Delay = 6.43>
ST_1286 : Operation 4967 [4/4] (6.43ns)   --->   "%tmp_25_184 = fadd float %tmp_25_183, %tmp_24_184" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4967 'fadd' 'tmp_25_184' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1286 : Operation 4968 [1/2] (1.23ns)   --->   "%la_load_186 = load float* %la_addr_187, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4968 'load' 'la_load_186' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1287 <SV = 881> <Delay = 7.01>
ST_1287 : Operation 4969 [3/4] (6.43ns)   --->   "%tmp_25_184 = fadd float %tmp_25_183, %tmp_24_184" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4969 'fadd' 'tmp_25_184' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1287 : Operation 4970 [3/3] (7.01ns)   --->   "%tmp_24_185 = fmul float %la_load_186, %ly_load_186" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4970 'fmul' 'tmp_24_185' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1288 <SV = 882> <Delay = 7.01>
ST_1288 : Operation 4971 [2/4] (6.43ns)   --->   "%tmp_25_184 = fadd float %tmp_25_183, %tmp_24_184" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4971 'fadd' 'tmp_25_184' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1288 : Operation 4972 [2/3] (7.01ns)   --->   "%tmp_24_185 = fmul float %la_load_186, %ly_load_186" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4972 'fmul' 'tmp_24_185' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1289 <SV = 883> <Delay = 7.01>
ST_1289 : Operation 4973 [1/4] (6.43ns)   --->   "%tmp_25_184 = fadd float %tmp_25_183, %tmp_24_184" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4973 'fadd' 'tmp_25_184' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1289 : Operation 4974 [1/3] (7.01ns)   --->   "%tmp_24_185 = fmul float %la_load_186, %ly_load_186" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4974 'fmul' 'tmp_24_185' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1289 : Operation 4975 [1/1] (0.00ns)   --->   "%tmp_21_186 = or i16 %tmp_16, 187" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4975 'or' 'tmp_21_186' <Predicate = true> <Delay = 0.00>
ST_1289 : Operation 4976 [1/1] (0.00ns)   --->   "%tmp_22_186 = zext i16 %tmp_21_186 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4976 'zext' 'tmp_22_186' <Predicate = true> <Delay = 0.00>
ST_1289 : Operation 4977 [1/1] (0.00ns)   --->   "%la_addr_188 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_186" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4977 'getelementptr' 'la_addr_188' <Predicate = true> <Delay = 0.00>
ST_1289 : Operation 4978 [2/2] (1.23ns)   --->   "%la_load_187 = load float* %la_addr_188, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4978 'load' 'la_load_187' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1290 <SV = 884> <Delay = 6.43>
ST_1290 : Operation 4979 [4/4] (6.43ns)   --->   "%tmp_25_185 = fadd float %tmp_25_184, %tmp_24_185" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4979 'fadd' 'tmp_25_185' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1290 : Operation 4980 [1/2] (1.23ns)   --->   "%la_load_187 = load float* %la_addr_188, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4980 'load' 'la_load_187' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1291 <SV = 885> <Delay = 7.01>
ST_1291 : Operation 4981 [3/4] (6.43ns)   --->   "%tmp_25_185 = fadd float %tmp_25_184, %tmp_24_185" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4981 'fadd' 'tmp_25_185' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1291 : Operation 4982 [3/3] (7.01ns)   --->   "%tmp_24_186 = fmul float %la_load_187, %ly_load_187" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4982 'fmul' 'tmp_24_186' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1292 <SV = 886> <Delay = 7.01>
ST_1292 : Operation 4983 [2/4] (6.43ns)   --->   "%tmp_25_185 = fadd float %tmp_25_184, %tmp_24_185" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4983 'fadd' 'tmp_25_185' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1292 : Operation 4984 [2/3] (7.01ns)   --->   "%tmp_24_186 = fmul float %la_load_187, %ly_load_187" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4984 'fmul' 'tmp_24_186' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1293 <SV = 887> <Delay = 7.01>
ST_1293 : Operation 4985 [1/4] (6.43ns)   --->   "%tmp_25_185 = fadd float %tmp_25_184, %tmp_24_185" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4985 'fadd' 'tmp_25_185' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1293 : Operation 4986 [1/3] (7.01ns)   --->   "%tmp_24_186 = fmul float %la_load_187, %ly_load_187" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4986 'fmul' 'tmp_24_186' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1293 : Operation 4987 [1/1] (0.00ns)   --->   "%tmp_21_187 = or i16 %tmp_16, 188" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4987 'or' 'tmp_21_187' <Predicate = true> <Delay = 0.00>
ST_1293 : Operation 4988 [1/1] (0.00ns)   --->   "%tmp_22_187 = zext i16 %tmp_21_187 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4988 'zext' 'tmp_22_187' <Predicate = true> <Delay = 0.00>
ST_1293 : Operation 4989 [1/1] (0.00ns)   --->   "%la_addr_189 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_187" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4989 'getelementptr' 'la_addr_189' <Predicate = true> <Delay = 0.00>
ST_1293 : Operation 4990 [2/2] (1.23ns)   --->   "%la_load_188 = load float* %la_addr_189, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4990 'load' 'la_load_188' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1294 <SV = 888> <Delay = 6.43>
ST_1294 : Operation 4991 [4/4] (6.43ns)   --->   "%tmp_25_186 = fadd float %tmp_25_185, %tmp_24_186" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4991 'fadd' 'tmp_25_186' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1294 : Operation 4992 [1/2] (1.23ns)   --->   "%la_load_188 = load float* %la_addr_189, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4992 'load' 'la_load_188' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1295 <SV = 889> <Delay = 7.01>
ST_1295 : Operation 4993 [3/4] (6.43ns)   --->   "%tmp_25_186 = fadd float %tmp_25_185, %tmp_24_186" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4993 'fadd' 'tmp_25_186' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1295 : Operation 4994 [3/3] (7.01ns)   --->   "%tmp_24_187 = fmul float %la_load_188, %ly_load_188" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4994 'fmul' 'tmp_24_187' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1296 <SV = 890> <Delay = 7.01>
ST_1296 : Operation 4995 [2/4] (6.43ns)   --->   "%tmp_25_186 = fadd float %tmp_25_185, %tmp_24_186" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4995 'fadd' 'tmp_25_186' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1296 : Operation 4996 [2/3] (7.01ns)   --->   "%tmp_24_187 = fmul float %la_load_188, %ly_load_188" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4996 'fmul' 'tmp_24_187' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1297 <SV = 891> <Delay = 7.01>
ST_1297 : Operation 4997 [1/4] (6.43ns)   --->   "%tmp_25_186 = fadd float %tmp_25_185, %tmp_24_186" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4997 'fadd' 'tmp_25_186' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1297 : Operation 4998 [1/3] (7.01ns)   --->   "%tmp_24_187 = fmul float %la_load_188, %ly_load_188" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4998 'fmul' 'tmp_24_187' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1297 : Operation 4999 [1/1] (0.00ns)   --->   "%tmp_21_188 = or i16 %tmp_16, 189" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 4999 'or' 'tmp_21_188' <Predicate = true> <Delay = 0.00>
ST_1297 : Operation 5000 [1/1] (0.00ns)   --->   "%tmp_22_188 = zext i16 %tmp_21_188 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5000 'zext' 'tmp_22_188' <Predicate = true> <Delay = 0.00>
ST_1297 : Operation 5001 [1/1] (0.00ns)   --->   "%la_addr_190 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_188" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5001 'getelementptr' 'la_addr_190' <Predicate = true> <Delay = 0.00>
ST_1297 : Operation 5002 [2/2] (1.23ns)   --->   "%la_load_189 = load float* %la_addr_190, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5002 'load' 'la_load_189' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1298 <SV = 892> <Delay = 6.43>
ST_1298 : Operation 5003 [4/4] (6.43ns)   --->   "%tmp_25_187 = fadd float %tmp_25_186, %tmp_24_187" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5003 'fadd' 'tmp_25_187' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1298 : Operation 5004 [1/2] (1.23ns)   --->   "%la_load_189 = load float* %la_addr_190, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5004 'load' 'la_load_189' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1299 <SV = 893> <Delay = 7.01>
ST_1299 : Operation 5005 [3/4] (6.43ns)   --->   "%tmp_25_187 = fadd float %tmp_25_186, %tmp_24_187" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5005 'fadd' 'tmp_25_187' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1299 : Operation 5006 [3/3] (7.01ns)   --->   "%tmp_24_188 = fmul float %la_load_189, %ly_load_189" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5006 'fmul' 'tmp_24_188' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1300 <SV = 894> <Delay = 7.01>
ST_1300 : Operation 5007 [2/4] (6.43ns)   --->   "%tmp_25_187 = fadd float %tmp_25_186, %tmp_24_187" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5007 'fadd' 'tmp_25_187' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1300 : Operation 5008 [2/3] (7.01ns)   --->   "%tmp_24_188 = fmul float %la_load_189, %ly_load_189" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5008 'fmul' 'tmp_24_188' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1301 <SV = 895> <Delay = 7.01>
ST_1301 : Operation 5009 [1/4] (6.43ns)   --->   "%tmp_25_187 = fadd float %tmp_25_186, %tmp_24_187" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5009 'fadd' 'tmp_25_187' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1301 : Operation 5010 [1/3] (7.01ns)   --->   "%tmp_24_188 = fmul float %la_load_189, %ly_load_189" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5010 'fmul' 'tmp_24_188' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1301 : Operation 5011 [1/1] (0.00ns)   --->   "%tmp_21_189 = or i16 %tmp_16, 190" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5011 'or' 'tmp_21_189' <Predicate = true> <Delay = 0.00>
ST_1301 : Operation 5012 [1/1] (0.00ns)   --->   "%tmp_22_189 = zext i16 %tmp_21_189 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5012 'zext' 'tmp_22_189' <Predicate = true> <Delay = 0.00>
ST_1301 : Operation 5013 [1/1] (0.00ns)   --->   "%la_addr_191 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_189" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5013 'getelementptr' 'la_addr_191' <Predicate = true> <Delay = 0.00>
ST_1301 : Operation 5014 [2/2] (1.23ns)   --->   "%la_load_190 = load float* %la_addr_191, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5014 'load' 'la_load_190' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1302 <SV = 896> <Delay = 6.43>
ST_1302 : Operation 5015 [4/4] (6.43ns)   --->   "%tmp_25_188 = fadd float %tmp_25_187, %tmp_24_188" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5015 'fadd' 'tmp_25_188' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1302 : Operation 5016 [1/2] (1.23ns)   --->   "%la_load_190 = load float* %la_addr_191, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5016 'load' 'la_load_190' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1303 <SV = 897> <Delay = 7.01>
ST_1303 : Operation 5017 [3/4] (6.43ns)   --->   "%tmp_25_188 = fadd float %tmp_25_187, %tmp_24_188" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5017 'fadd' 'tmp_25_188' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1303 : Operation 5018 [3/3] (7.01ns)   --->   "%tmp_24_189 = fmul float %la_load_190, %ly_load_190" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5018 'fmul' 'tmp_24_189' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1304 <SV = 898> <Delay = 7.01>
ST_1304 : Operation 5019 [2/4] (6.43ns)   --->   "%tmp_25_188 = fadd float %tmp_25_187, %tmp_24_188" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5019 'fadd' 'tmp_25_188' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1304 : Operation 5020 [2/3] (7.01ns)   --->   "%tmp_24_189 = fmul float %la_load_190, %ly_load_190" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5020 'fmul' 'tmp_24_189' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1305 <SV = 899> <Delay = 7.01>
ST_1305 : Operation 5021 [1/4] (6.43ns)   --->   "%tmp_25_188 = fadd float %tmp_25_187, %tmp_24_188" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5021 'fadd' 'tmp_25_188' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1305 : Operation 5022 [1/3] (7.01ns)   --->   "%tmp_24_189 = fmul float %la_load_190, %ly_load_190" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5022 'fmul' 'tmp_24_189' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1305 : Operation 5023 [1/1] (0.00ns)   --->   "%tmp_21_190 = or i16 %tmp_16, 191" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5023 'or' 'tmp_21_190' <Predicate = true> <Delay = 0.00>
ST_1305 : Operation 5024 [1/1] (0.00ns)   --->   "%tmp_22_190 = zext i16 %tmp_21_190 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5024 'zext' 'tmp_22_190' <Predicate = true> <Delay = 0.00>
ST_1305 : Operation 5025 [1/1] (0.00ns)   --->   "%la_addr_192 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_190" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5025 'getelementptr' 'la_addr_192' <Predicate = true> <Delay = 0.00>
ST_1305 : Operation 5026 [2/2] (1.23ns)   --->   "%la_load_191 = load float* %la_addr_192, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5026 'load' 'la_load_191' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1306 <SV = 900> <Delay = 6.43>
ST_1306 : Operation 5027 [4/4] (6.43ns)   --->   "%tmp_25_189 = fadd float %tmp_25_188, %tmp_24_189" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5027 'fadd' 'tmp_25_189' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1306 : Operation 5028 [1/2] (1.23ns)   --->   "%la_load_191 = load float* %la_addr_192, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5028 'load' 'la_load_191' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1307 <SV = 901> <Delay = 7.01>
ST_1307 : Operation 5029 [3/4] (6.43ns)   --->   "%tmp_25_189 = fadd float %tmp_25_188, %tmp_24_189" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5029 'fadd' 'tmp_25_189' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1307 : Operation 5030 [3/3] (7.01ns)   --->   "%tmp_24_190 = fmul float %la_load_191, %ly_load_191" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5030 'fmul' 'tmp_24_190' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1308 <SV = 902> <Delay = 7.01>
ST_1308 : Operation 5031 [2/4] (6.43ns)   --->   "%tmp_25_189 = fadd float %tmp_25_188, %tmp_24_189" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5031 'fadd' 'tmp_25_189' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1308 : Operation 5032 [2/3] (7.01ns)   --->   "%tmp_24_190 = fmul float %la_load_191, %ly_load_191" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5032 'fmul' 'tmp_24_190' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1309 <SV = 903> <Delay = 7.01>
ST_1309 : Operation 5033 [1/4] (6.43ns)   --->   "%tmp_25_189 = fadd float %tmp_25_188, %tmp_24_189" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5033 'fadd' 'tmp_25_189' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1309 : Operation 5034 [1/3] (7.01ns)   --->   "%tmp_24_190 = fmul float %la_load_191, %ly_load_191" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5034 'fmul' 'tmp_24_190' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1309 : Operation 5035 [1/1] (0.00ns)   --->   "%tmp_21_191 = or i16 %tmp_16, 192" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5035 'or' 'tmp_21_191' <Predicate = true> <Delay = 0.00>
ST_1309 : Operation 5036 [1/1] (0.00ns)   --->   "%tmp_22_191 = zext i16 %tmp_21_191 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5036 'zext' 'tmp_22_191' <Predicate = true> <Delay = 0.00>
ST_1309 : Operation 5037 [1/1] (0.00ns)   --->   "%la_addr_193 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_191" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5037 'getelementptr' 'la_addr_193' <Predicate = true> <Delay = 0.00>
ST_1309 : Operation 5038 [2/2] (1.23ns)   --->   "%la_load_192 = load float* %la_addr_193, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5038 'load' 'la_load_192' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1310 <SV = 904> <Delay = 6.43>
ST_1310 : Operation 5039 [4/4] (6.43ns)   --->   "%tmp_25_190 = fadd float %tmp_25_189, %tmp_24_190" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5039 'fadd' 'tmp_25_190' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1310 : Operation 5040 [1/2] (1.23ns)   --->   "%la_load_192 = load float* %la_addr_193, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5040 'load' 'la_load_192' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1311 <SV = 905> <Delay = 7.01>
ST_1311 : Operation 5041 [3/4] (6.43ns)   --->   "%tmp_25_190 = fadd float %tmp_25_189, %tmp_24_190" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5041 'fadd' 'tmp_25_190' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1311 : Operation 5042 [3/3] (7.01ns)   --->   "%tmp_24_191 = fmul float %la_load_192, %ly_load_192" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5042 'fmul' 'tmp_24_191' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1312 <SV = 906> <Delay = 7.01>
ST_1312 : Operation 5043 [2/4] (6.43ns)   --->   "%tmp_25_190 = fadd float %tmp_25_189, %tmp_24_190" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5043 'fadd' 'tmp_25_190' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1312 : Operation 5044 [2/3] (7.01ns)   --->   "%tmp_24_191 = fmul float %la_load_192, %ly_load_192" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5044 'fmul' 'tmp_24_191' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1313 <SV = 907> <Delay = 7.01>
ST_1313 : Operation 5045 [1/4] (6.43ns)   --->   "%tmp_25_190 = fadd float %tmp_25_189, %tmp_24_190" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5045 'fadd' 'tmp_25_190' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1313 : Operation 5046 [1/3] (7.01ns)   --->   "%tmp_24_191 = fmul float %la_load_192, %ly_load_192" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5046 'fmul' 'tmp_24_191' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1313 : Operation 5047 [1/1] (0.00ns)   --->   "%tmp_21_192 = or i16 %tmp_16, 193" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5047 'or' 'tmp_21_192' <Predicate = true> <Delay = 0.00>
ST_1313 : Operation 5048 [1/1] (0.00ns)   --->   "%tmp_22_192 = zext i16 %tmp_21_192 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5048 'zext' 'tmp_22_192' <Predicate = true> <Delay = 0.00>
ST_1313 : Operation 5049 [1/1] (0.00ns)   --->   "%la_addr_194 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_192" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5049 'getelementptr' 'la_addr_194' <Predicate = true> <Delay = 0.00>
ST_1313 : Operation 5050 [2/2] (1.23ns)   --->   "%la_load_193 = load float* %la_addr_194, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5050 'load' 'la_load_193' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1314 <SV = 908> <Delay = 6.43>
ST_1314 : Operation 5051 [4/4] (6.43ns)   --->   "%tmp_25_191 = fadd float %tmp_25_190, %tmp_24_191" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5051 'fadd' 'tmp_25_191' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1314 : Operation 5052 [1/2] (1.23ns)   --->   "%la_load_193 = load float* %la_addr_194, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5052 'load' 'la_load_193' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1315 <SV = 909> <Delay = 7.01>
ST_1315 : Operation 5053 [3/4] (6.43ns)   --->   "%tmp_25_191 = fadd float %tmp_25_190, %tmp_24_191" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5053 'fadd' 'tmp_25_191' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1315 : Operation 5054 [3/3] (7.01ns)   --->   "%tmp_24_192 = fmul float %la_load_193, %ly_load_193" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5054 'fmul' 'tmp_24_192' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1316 <SV = 910> <Delay = 7.01>
ST_1316 : Operation 5055 [2/4] (6.43ns)   --->   "%tmp_25_191 = fadd float %tmp_25_190, %tmp_24_191" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5055 'fadd' 'tmp_25_191' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1316 : Operation 5056 [2/3] (7.01ns)   --->   "%tmp_24_192 = fmul float %la_load_193, %ly_load_193" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5056 'fmul' 'tmp_24_192' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1317 <SV = 911> <Delay = 7.01>
ST_1317 : Operation 5057 [1/4] (6.43ns)   --->   "%tmp_25_191 = fadd float %tmp_25_190, %tmp_24_191" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5057 'fadd' 'tmp_25_191' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1317 : Operation 5058 [1/3] (7.01ns)   --->   "%tmp_24_192 = fmul float %la_load_193, %ly_load_193" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5058 'fmul' 'tmp_24_192' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1317 : Operation 5059 [1/1] (0.00ns)   --->   "%tmp_21_193 = or i16 %tmp_16, 194" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5059 'or' 'tmp_21_193' <Predicate = true> <Delay = 0.00>
ST_1317 : Operation 5060 [1/1] (0.00ns)   --->   "%tmp_22_193 = zext i16 %tmp_21_193 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5060 'zext' 'tmp_22_193' <Predicate = true> <Delay = 0.00>
ST_1317 : Operation 5061 [1/1] (0.00ns)   --->   "%la_addr_195 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_193" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5061 'getelementptr' 'la_addr_195' <Predicate = true> <Delay = 0.00>
ST_1317 : Operation 5062 [2/2] (1.23ns)   --->   "%la_load_194 = load float* %la_addr_195, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5062 'load' 'la_load_194' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1318 <SV = 912> <Delay = 6.43>
ST_1318 : Operation 5063 [4/4] (6.43ns)   --->   "%tmp_25_192 = fadd float %tmp_25_191, %tmp_24_192" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5063 'fadd' 'tmp_25_192' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1318 : Operation 5064 [1/2] (1.23ns)   --->   "%la_load_194 = load float* %la_addr_195, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5064 'load' 'la_load_194' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1319 <SV = 913> <Delay = 7.01>
ST_1319 : Operation 5065 [3/4] (6.43ns)   --->   "%tmp_25_192 = fadd float %tmp_25_191, %tmp_24_192" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5065 'fadd' 'tmp_25_192' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1319 : Operation 5066 [3/3] (7.01ns)   --->   "%tmp_24_193 = fmul float %la_load_194, %ly_load_194" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5066 'fmul' 'tmp_24_193' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1320 <SV = 914> <Delay = 7.01>
ST_1320 : Operation 5067 [2/4] (6.43ns)   --->   "%tmp_25_192 = fadd float %tmp_25_191, %tmp_24_192" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5067 'fadd' 'tmp_25_192' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1320 : Operation 5068 [2/3] (7.01ns)   --->   "%tmp_24_193 = fmul float %la_load_194, %ly_load_194" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5068 'fmul' 'tmp_24_193' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1321 <SV = 915> <Delay = 7.01>
ST_1321 : Operation 5069 [1/4] (6.43ns)   --->   "%tmp_25_192 = fadd float %tmp_25_191, %tmp_24_192" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5069 'fadd' 'tmp_25_192' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1321 : Operation 5070 [1/3] (7.01ns)   --->   "%tmp_24_193 = fmul float %la_load_194, %ly_load_194" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5070 'fmul' 'tmp_24_193' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1321 : Operation 5071 [1/1] (0.00ns)   --->   "%tmp_21_194 = or i16 %tmp_16, 195" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5071 'or' 'tmp_21_194' <Predicate = true> <Delay = 0.00>
ST_1321 : Operation 5072 [1/1] (0.00ns)   --->   "%tmp_22_194 = zext i16 %tmp_21_194 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5072 'zext' 'tmp_22_194' <Predicate = true> <Delay = 0.00>
ST_1321 : Operation 5073 [1/1] (0.00ns)   --->   "%la_addr_196 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_194" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5073 'getelementptr' 'la_addr_196' <Predicate = true> <Delay = 0.00>
ST_1321 : Operation 5074 [2/2] (1.23ns)   --->   "%la_load_195 = load float* %la_addr_196, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5074 'load' 'la_load_195' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1322 <SV = 916> <Delay = 6.43>
ST_1322 : Operation 5075 [4/4] (6.43ns)   --->   "%tmp_25_193 = fadd float %tmp_25_192, %tmp_24_193" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5075 'fadd' 'tmp_25_193' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1322 : Operation 5076 [1/2] (1.23ns)   --->   "%la_load_195 = load float* %la_addr_196, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5076 'load' 'la_load_195' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1323 <SV = 917> <Delay = 7.01>
ST_1323 : Operation 5077 [3/4] (6.43ns)   --->   "%tmp_25_193 = fadd float %tmp_25_192, %tmp_24_193" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5077 'fadd' 'tmp_25_193' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1323 : Operation 5078 [3/3] (7.01ns)   --->   "%tmp_24_194 = fmul float %la_load_195, %ly_load_195" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5078 'fmul' 'tmp_24_194' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1324 <SV = 918> <Delay = 7.01>
ST_1324 : Operation 5079 [2/4] (6.43ns)   --->   "%tmp_25_193 = fadd float %tmp_25_192, %tmp_24_193" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5079 'fadd' 'tmp_25_193' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1324 : Operation 5080 [2/3] (7.01ns)   --->   "%tmp_24_194 = fmul float %la_load_195, %ly_load_195" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5080 'fmul' 'tmp_24_194' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1325 <SV = 919> <Delay = 7.01>
ST_1325 : Operation 5081 [1/4] (6.43ns)   --->   "%tmp_25_193 = fadd float %tmp_25_192, %tmp_24_193" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5081 'fadd' 'tmp_25_193' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1325 : Operation 5082 [1/3] (7.01ns)   --->   "%tmp_24_194 = fmul float %la_load_195, %ly_load_195" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5082 'fmul' 'tmp_24_194' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1325 : Operation 5083 [1/1] (0.00ns)   --->   "%tmp_21_195 = or i16 %tmp_16, 196" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5083 'or' 'tmp_21_195' <Predicate = true> <Delay = 0.00>
ST_1325 : Operation 5084 [1/1] (0.00ns)   --->   "%tmp_22_195 = zext i16 %tmp_21_195 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5084 'zext' 'tmp_22_195' <Predicate = true> <Delay = 0.00>
ST_1325 : Operation 5085 [1/1] (0.00ns)   --->   "%la_addr_197 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_195" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5085 'getelementptr' 'la_addr_197' <Predicate = true> <Delay = 0.00>
ST_1325 : Operation 5086 [2/2] (1.23ns)   --->   "%la_load_196 = load float* %la_addr_197, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5086 'load' 'la_load_196' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1326 <SV = 920> <Delay = 6.43>
ST_1326 : Operation 5087 [4/4] (6.43ns)   --->   "%tmp_25_194 = fadd float %tmp_25_193, %tmp_24_194" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5087 'fadd' 'tmp_25_194' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1326 : Operation 5088 [1/2] (1.23ns)   --->   "%la_load_196 = load float* %la_addr_197, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5088 'load' 'la_load_196' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1327 <SV = 921> <Delay = 7.01>
ST_1327 : Operation 5089 [3/4] (6.43ns)   --->   "%tmp_25_194 = fadd float %tmp_25_193, %tmp_24_194" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5089 'fadd' 'tmp_25_194' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1327 : Operation 5090 [3/3] (7.01ns)   --->   "%tmp_24_195 = fmul float %la_load_196, %ly_load_196" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5090 'fmul' 'tmp_24_195' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1328 <SV = 922> <Delay = 7.01>
ST_1328 : Operation 5091 [2/4] (6.43ns)   --->   "%tmp_25_194 = fadd float %tmp_25_193, %tmp_24_194" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5091 'fadd' 'tmp_25_194' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1328 : Operation 5092 [2/3] (7.01ns)   --->   "%tmp_24_195 = fmul float %la_load_196, %ly_load_196" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5092 'fmul' 'tmp_24_195' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1329 <SV = 923> <Delay = 7.01>
ST_1329 : Operation 5093 [1/4] (6.43ns)   --->   "%tmp_25_194 = fadd float %tmp_25_193, %tmp_24_194" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5093 'fadd' 'tmp_25_194' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1329 : Operation 5094 [1/3] (7.01ns)   --->   "%tmp_24_195 = fmul float %la_load_196, %ly_load_196" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5094 'fmul' 'tmp_24_195' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1329 : Operation 5095 [1/1] (0.00ns)   --->   "%tmp_21_196 = or i16 %tmp_16, 197" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5095 'or' 'tmp_21_196' <Predicate = true> <Delay = 0.00>
ST_1329 : Operation 5096 [1/1] (0.00ns)   --->   "%tmp_22_196 = zext i16 %tmp_21_196 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5096 'zext' 'tmp_22_196' <Predicate = true> <Delay = 0.00>
ST_1329 : Operation 5097 [1/1] (0.00ns)   --->   "%la_addr_198 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_196" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5097 'getelementptr' 'la_addr_198' <Predicate = true> <Delay = 0.00>
ST_1329 : Operation 5098 [2/2] (1.23ns)   --->   "%la_load_197 = load float* %la_addr_198, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5098 'load' 'la_load_197' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1330 <SV = 924> <Delay = 6.43>
ST_1330 : Operation 5099 [4/4] (6.43ns)   --->   "%tmp_25_195 = fadd float %tmp_25_194, %tmp_24_195" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5099 'fadd' 'tmp_25_195' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1330 : Operation 5100 [1/2] (1.23ns)   --->   "%la_load_197 = load float* %la_addr_198, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5100 'load' 'la_load_197' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1331 <SV = 925> <Delay = 7.01>
ST_1331 : Operation 5101 [3/4] (6.43ns)   --->   "%tmp_25_195 = fadd float %tmp_25_194, %tmp_24_195" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5101 'fadd' 'tmp_25_195' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1331 : Operation 5102 [3/3] (7.01ns)   --->   "%tmp_24_196 = fmul float %la_load_197, %ly_load_197" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5102 'fmul' 'tmp_24_196' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1332 <SV = 926> <Delay = 7.01>
ST_1332 : Operation 5103 [2/4] (6.43ns)   --->   "%tmp_25_195 = fadd float %tmp_25_194, %tmp_24_195" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5103 'fadd' 'tmp_25_195' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1332 : Operation 5104 [2/3] (7.01ns)   --->   "%tmp_24_196 = fmul float %la_load_197, %ly_load_197" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5104 'fmul' 'tmp_24_196' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1333 <SV = 927> <Delay = 7.01>
ST_1333 : Operation 5105 [1/4] (6.43ns)   --->   "%tmp_25_195 = fadd float %tmp_25_194, %tmp_24_195" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5105 'fadd' 'tmp_25_195' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1333 : Operation 5106 [1/3] (7.01ns)   --->   "%tmp_24_196 = fmul float %la_load_197, %ly_load_197" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5106 'fmul' 'tmp_24_196' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1333 : Operation 5107 [1/1] (0.00ns)   --->   "%tmp_21_197 = or i16 %tmp_16, 198" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5107 'or' 'tmp_21_197' <Predicate = true> <Delay = 0.00>
ST_1333 : Operation 5108 [1/1] (0.00ns)   --->   "%tmp_22_197 = zext i16 %tmp_21_197 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5108 'zext' 'tmp_22_197' <Predicate = true> <Delay = 0.00>
ST_1333 : Operation 5109 [1/1] (0.00ns)   --->   "%la_addr_199 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_197" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5109 'getelementptr' 'la_addr_199' <Predicate = true> <Delay = 0.00>
ST_1333 : Operation 5110 [2/2] (1.23ns)   --->   "%la_load_198 = load float* %la_addr_199, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5110 'load' 'la_load_198' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1334 <SV = 928> <Delay = 6.43>
ST_1334 : Operation 5111 [4/4] (6.43ns)   --->   "%tmp_25_196 = fadd float %tmp_25_195, %tmp_24_196" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5111 'fadd' 'tmp_25_196' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1334 : Operation 5112 [1/2] (1.23ns)   --->   "%la_load_198 = load float* %la_addr_199, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5112 'load' 'la_load_198' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1335 <SV = 929> <Delay = 7.01>
ST_1335 : Operation 5113 [3/4] (6.43ns)   --->   "%tmp_25_196 = fadd float %tmp_25_195, %tmp_24_196" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5113 'fadd' 'tmp_25_196' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1335 : Operation 5114 [3/3] (7.01ns)   --->   "%tmp_24_197 = fmul float %la_load_198, %ly_load_198" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5114 'fmul' 'tmp_24_197' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1336 <SV = 930> <Delay = 7.01>
ST_1336 : Operation 5115 [2/4] (6.43ns)   --->   "%tmp_25_196 = fadd float %tmp_25_195, %tmp_24_196" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5115 'fadd' 'tmp_25_196' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1336 : Operation 5116 [2/3] (7.01ns)   --->   "%tmp_24_197 = fmul float %la_load_198, %ly_load_198" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5116 'fmul' 'tmp_24_197' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1337 <SV = 931> <Delay = 7.01>
ST_1337 : Operation 5117 [1/4] (6.43ns)   --->   "%tmp_25_196 = fadd float %tmp_25_195, %tmp_24_196" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5117 'fadd' 'tmp_25_196' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1337 : Operation 5118 [1/3] (7.01ns)   --->   "%tmp_24_197 = fmul float %la_load_198, %ly_load_198" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5118 'fmul' 'tmp_24_197' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1337 : Operation 5119 [1/1] (0.00ns)   --->   "%tmp_21_198 = or i16 %tmp_16, 199" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5119 'or' 'tmp_21_198' <Predicate = true> <Delay = 0.00>
ST_1337 : Operation 5120 [1/1] (0.00ns)   --->   "%tmp_22_198 = zext i16 %tmp_21_198 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5120 'zext' 'tmp_22_198' <Predicate = true> <Delay = 0.00>
ST_1337 : Operation 5121 [1/1] (0.00ns)   --->   "%la_addr_200 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_198" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5121 'getelementptr' 'la_addr_200' <Predicate = true> <Delay = 0.00>
ST_1337 : Operation 5122 [2/2] (1.23ns)   --->   "%la_load_199 = load float* %la_addr_200, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5122 'load' 'la_load_199' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1338 <SV = 932> <Delay = 6.43>
ST_1338 : Operation 5123 [4/4] (6.43ns)   --->   "%tmp_25_197 = fadd float %tmp_25_196, %tmp_24_197" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5123 'fadd' 'tmp_25_197' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1338 : Operation 5124 [1/2] (1.23ns)   --->   "%la_load_199 = load float* %la_addr_200, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5124 'load' 'la_load_199' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1339 <SV = 933> <Delay = 7.01>
ST_1339 : Operation 5125 [3/4] (6.43ns)   --->   "%tmp_25_197 = fadd float %tmp_25_196, %tmp_24_197" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5125 'fadd' 'tmp_25_197' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1339 : Operation 5126 [3/3] (7.01ns)   --->   "%tmp_24_198 = fmul float %la_load_199, %ly_load_199" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5126 'fmul' 'tmp_24_198' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1340 <SV = 934> <Delay = 7.01>
ST_1340 : Operation 5127 [2/4] (6.43ns)   --->   "%tmp_25_197 = fadd float %tmp_25_196, %tmp_24_197" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5127 'fadd' 'tmp_25_197' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1340 : Operation 5128 [2/3] (7.01ns)   --->   "%tmp_24_198 = fmul float %la_load_199, %ly_load_199" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5128 'fmul' 'tmp_24_198' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1341 <SV = 935> <Delay = 7.01>
ST_1341 : Operation 5129 [1/4] (6.43ns)   --->   "%tmp_25_197 = fadd float %tmp_25_196, %tmp_24_197" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5129 'fadd' 'tmp_25_197' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1341 : Operation 5130 [1/3] (7.01ns)   --->   "%tmp_24_198 = fmul float %la_load_199, %ly_load_199" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5130 'fmul' 'tmp_24_198' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1341 : Operation 5131 [1/1] (0.00ns)   --->   "%tmp_21_199 = or i16 %tmp_16, 200" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5131 'or' 'tmp_21_199' <Predicate = true> <Delay = 0.00>
ST_1341 : Operation 5132 [1/1] (0.00ns)   --->   "%tmp_22_199 = zext i16 %tmp_21_199 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5132 'zext' 'tmp_22_199' <Predicate = true> <Delay = 0.00>
ST_1341 : Operation 5133 [1/1] (0.00ns)   --->   "%la_addr_201 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_199" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5133 'getelementptr' 'la_addr_201' <Predicate = true> <Delay = 0.00>
ST_1341 : Operation 5134 [2/2] (1.23ns)   --->   "%la_load_200 = load float* %la_addr_201, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5134 'load' 'la_load_200' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1342 <SV = 936> <Delay = 6.43>
ST_1342 : Operation 5135 [4/4] (6.43ns)   --->   "%tmp_25_198 = fadd float %tmp_25_197, %tmp_24_198" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5135 'fadd' 'tmp_25_198' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1342 : Operation 5136 [1/2] (1.23ns)   --->   "%la_load_200 = load float* %la_addr_201, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5136 'load' 'la_load_200' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1343 <SV = 937> <Delay = 7.01>
ST_1343 : Operation 5137 [3/4] (6.43ns)   --->   "%tmp_25_198 = fadd float %tmp_25_197, %tmp_24_198" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5137 'fadd' 'tmp_25_198' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1343 : Operation 5138 [3/3] (7.01ns)   --->   "%tmp_24_199 = fmul float %la_load_200, %ly_load_200" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5138 'fmul' 'tmp_24_199' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1344 <SV = 938> <Delay = 7.01>
ST_1344 : Operation 5139 [2/4] (6.43ns)   --->   "%tmp_25_198 = fadd float %tmp_25_197, %tmp_24_198" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5139 'fadd' 'tmp_25_198' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1344 : Operation 5140 [2/3] (7.01ns)   --->   "%tmp_24_199 = fmul float %la_load_200, %ly_load_200" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5140 'fmul' 'tmp_24_199' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1345 <SV = 939> <Delay = 7.01>
ST_1345 : Operation 5141 [1/4] (6.43ns)   --->   "%tmp_25_198 = fadd float %tmp_25_197, %tmp_24_198" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5141 'fadd' 'tmp_25_198' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1345 : Operation 5142 [1/3] (7.01ns)   --->   "%tmp_24_199 = fmul float %la_load_200, %ly_load_200" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5142 'fmul' 'tmp_24_199' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1345 : Operation 5143 [1/1] (0.00ns)   --->   "%tmp_21_200 = or i16 %tmp_16, 201" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5143 'or' 'tmp_21_200' <Predicate = true> <Delay = 0.00>
ST_1345 : Operation 5144 [1/1] (0.00ns)   --->   "%tmp_22_200 = zext i16 %tmp_21_200 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5144 'zext' 'tmp_22_200' <Predicate = true> <Delay = 0.00>
ST_1345 : Operation 5145 [1/1] (0.00ns)   --->   "%la_addr_202 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_200" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5145 'getelementptr' 'la_addr_202' <Predicate = true> <Delay = 0.00>
ST_1345 : Operation 5146 [2/2] (1.23ns)   --->   "%la_load_201 = load float* %la_addr_202, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5146 'load' 'la_load_201' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1346 <SV = 940> <Delay = 6.43>
ST_1346 : Operation 5147 [4/4] (6.43ns)   --->   "%tmp_25_199 = fadd float %tmp_25_198, %tmp_24_199" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5147 'fadd' 'tmp_25_199' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1346 : Operation 5148 [1/2] (1.23ns)   --->   "%la_load_201 = load float* %la_addr_202, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5148 'load' 'la_load_201' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1347 <SV = 941> <Delay = 7.01>
ST_1347 : Operation 5149 [3/4] (6.43ns)   --->   "%tmp_25_199 = fadd float %tmp_25_198, %tmp_24_199" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5149 'fadd' 'tmp_25_199' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1347 : Operation 5150 [3/3] (7.01ns)   --->   "%tmp_24_200 = fmul float %la_load_201, %ly_load_201" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5150 'fmul' 'tmp_24_200' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1348 <SV = 942> <Delay = 7.01>
ST_1348 : Operation 5151 [2/4] (6.43ns)   --->   "%tmp_25_199 = fadd float %tmp_25_198, %tmp_24_199" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5151 'fadd' 'tmp_25_199' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1348 : Operation 5152 [2/3] (7.01ns)   --->   "%tmp_24_200 = fmul float %la_load_201, %ly_load_201" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5152 'fmul' 'tmp_24_200' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1349 <SV = 943> <Delay = 7.01>
ST_1349 : Operation 5153 [1/4] (6.43ns)   --->   "%tmp_25_199 = fadd float %tmp_25_198, %tmp_24_199" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5153 'fadd' 'tmp_25_199' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1349 : Operation 5154 [1/3] (7.01ns)   --->   "%tmp_24_200 = fmul float %la_load_201, %ly_load_201" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5154 'fmul' 'tmp_24_200' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1349 : Operation 5155 [1/1] (0.00ns)   --->   "%tmp_21_201 = or i16 %tmp_16, 202" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5155 'or' 'tmp_21_201' <Predicate = true> <Delay = 0.00>
ST_1349 : Operation 5156 [1/1] (0.00ns)   --->   "%tmp_22_201 = zext i16 %tmp_21_201 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5156 'zext' 'tmp_22_201' <Predicate = true> <Delay = 0.00>
ST_1349 : Operation 5157 [1/1] (0.00ns)   --->   "%la_addr_203 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_201" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5157 'getelementptr' 'la_addr_203' <Predicate = true> <Delay = 0.00>
ST_1349 : Operation 5158 [2/2] (1.23ns)   --->   "%la_load_202 = load float* %la_addr_203, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5158 'load' 'la_load_202' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1350 <SV = 944> <Delay = 6.43>
ST_1350 : Operation 5159 [4/4] (6.43ns)   --->   "%tmp_25_200 = fadd float %tmp_25_199, %tmp_24_200" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5159 'fadd' 'tmp_25_200' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1350 : Operation 5160 [1/2] (1.23ns)   --->   "%la_load_202 = load float* %la_addr_203, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5160 'load' 'la_load_202' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1351 <SV = 945> <Delay = 7.01>
ST_1351 : Operation 5161 [3/4] (6.43ns)   --->   "%tmp_25_200 = fadd float %tmp_25_199, %tmp_24_200" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5161 'fadd' 'tmp_25_200' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1351 : Operation 5162 [3/3] (7.01ns)   --->   "%tmp_24_201 = fmul float %la_load_202, %ly_load_202" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5162 'fmul' 'tmp_24_201' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1352 <SV = 946> <Delay = 7.01>
ST_1352 : Operation 5163 [2/4] (6.43ns)   --->   "%tmp_25_200 = fadd float %tmp_25_199, %tmp_24_200" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5163 'fadd' 'tmp_25_200' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1352 : Operation 5164 [2/3] (7.01ns)   --->   "%tmp_24_201 = fmul float %la_load_202, %ly_load_202" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5164 'fmul' 'tmp_24_201' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1353 <SV = 947> <Delay = 7.01>
ST_1353 : Operation 5165 [1/4] (6.43ns)   --->   "%tmp_25_200 = fadd float %tmp_25_199, %tmp_24_200" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5165 'fadd' 'tmp_25_200' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1353 : Operation 5166 [1/3] (7.01ns)   --->   "%tmp_24_201 = fmul float %la_load_202, %ly_load_202" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5166 'fmul' 'tmp_24_201' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1353 : Operation 5167 [1/1] (0.00ns)   --->   "%tmp_21_202 = or i16 %tmp_16, 203" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5167 'or' 'tmp_21_202' <Predicate = true> <Delay = 0.00>
ST_1353 : Operation 5168 [1/1] (0.00ns)   --->   "%tmp_22_202 = zext i16 %tmp_21_202 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5168 'zext' 'tmp_22_202' <Predicate = true> <Delay = 0.00>
ST_1353 : Operation 5169 [1/1] (0.00ns)   --->   "%la_addr_204 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_202" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5169 'getelementptr' 'la_addr_204' <Predicate = true> <Delay = 0.00>
ST_1353 : Operation 5170 [2/2] (1.23ns)   --->   "%la_load_203 = load float* %la_addr_204, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5170 'load' 'la_load_203' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1354 <SV = 948> <Delay = 6.43>
ST_1354 : Operation 5171 [4/4] (6.43ns)   --->   "%tmp_25_201 = fadd float %tmp_25_200, %tmp_24_201" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5171 'fadd' 'tmp_25_201' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1354 : Operation 5172 [1/2] (1.23ns)   --->   "%la_load_203 = load float* %la_addr_204, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5172 'load' 'la_load_203' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1355 <SV = 949> <Delay = 7.01>
ST_1355 : Operation 5173 [3/4] (6.43ns)   --->   "%tmp_25_201 = fadd float %tmp_25_200, %tmp_24_201" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5173 'fadd' 'tmp_25_201' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1355 : Operation 5174 [3/3] (7.01ns)   --->   "%tmp_24_202 = fmul float %la_load_203, %ly_load_203" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5174 'fmul' 'tmp_24_202' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1356 <SV = 950> <Delay = 7.01>
ST_1356 : Operation 5175 [2/4] (6.43ns)   --->   "%tmp_25_201 = fadd float %tmp_25_200, %tmp_24_201" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5175 'fadd' 'tmp_25_201' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1356 : Operation 5176 [2/3] (7.01ns)   --->   "%tmp_24_202 = fmul float %la_load_203, %ly_load_203" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5176 'fmul' 'tmp_24_202' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1357 <SV = 951> <Delay = 7.01>
ST_1357 : Operation 5177 [1/4] (6.43ns)   --->   "%tmp_25_201 = fadd float %tmp_25_200, %tmp_24_201" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5177 'fadd' 'tmp_25_201' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1357 : Operation 5178 [1/3] (7.01ns)   --->   "%tmp_24_202 = fmul float %la_load_203, %ly_load_203" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5178 'fmul' 'tmp_24_202' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1357 : Operation 5179 [1/1] (0.00ns)   --->   "%tmp_21_203 = or i16 %tmp_16, 204" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5179 'or' 'tmp_21_203' <Predicate = true> <Delay = 0.00>
ST_1357 : Operation 5180 [1/1] (0.00ns)   --->   "%tmp_22_203 = zext i16 %tmp_21_203 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5180 'zext' 'tmp_22_203' <Predicate = true> <Delay = 0.00>
ST_1357 : Operation 5181 [1/1] (0.00ns)   --->   "%la_addr_205 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_203" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5181 'getelementptr' 'la_addr_205' <Predicate = true> <Delay = 0.00>
ST_1357 : Operation 5182 [2/2] (1.23ns)   --->   "%la_load_204 = load float* %la_addr_205, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5182 'load' 'la_load_204' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1358 <SV = 952> <Delay = 6.43>
ST_1358 : Operation 5183 [4/4] (6.43ns)   --->   "%tmp_25_202 = fadd float %tmp_25_201, %tmp_24_202" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5183 'fadd' 'tmp_25_202' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1358 : Operation 5184 [1/2] (1.23ns)   --->   "%la_load_204 = load float* %la_addr_205, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5184 'load' 'la_load_204' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1359 <SV = 953> <Delay = 7.01>
ST_1359 : Operation 5185 [3/4] (6.43ns)   --->   "%tmp_25_202 = fadd float %tmp_25_201, %tmp_24_202" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5185 'fadd' 'tmp_25_202' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1359 : Operation 5186 [3/3] (7.01ns)   --->   "%tmp_24_203 = fmul float %la_load_204, %ly_load_204" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5186 'fmul' 'tmp_24_203' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1360 <SV = 954> <Delay = 7.01>
ST_1360 : Operation 5187 [2/4] (6.43ns)   --->   "%tmp_25_202 = fadd float %tmp_25_201, %tmp_24_202" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5187 'fadd' 'tmp_25_202' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1360 : Operation 5188 [2/3] (7.01ns)   --->   "%tmp_24_203 = fmul float %la_load_204, %ly_load_204" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5188 'fmul' 'tmp_24_203' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1361 <SV = 955> <Delay = 7.01>
ST_1361 : Operation 5189 [1/4] (6.43ns)   --->   "%tmp_25_202 = fadd float %tmp_25_201, %tmp_24_202" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5189 'fadd' 'tmp_25_202' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1361 : Operation 5190 [1/3] (7.01ns)   --->   "%tmp_24_203 = fmul float %la_load_204, %ly_load_204" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5190 'fmul' 'tmp_24_203' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1361 : Operation 5191 [1/1] (0.00ns)   --->   "%tmp_21_204 = or i16 %tmp_16, 205" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5191 'or' 'tmp_21_204' <Predicate = true> <Delay = 0.00>
ST_1361 : Operation 5192 [1/1] (0.00ns)   --->   "%tmp_22_204 = zext i16 %tmp_21_204 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5192 'zext' 'tmp_22_204' <Predicate = true> <Delay = 0.00>
ST_1361 : Operation 5193 [1/1] (0.00ns)   --->   "%la_addr_206 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_204" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5193 'getelementptr' 'la_addr_206' <Predicate = true> <Delay = 0.00>
ST_1361 : Operation 5194 [2/2] (1.23ns)   --->   "%la_load_205 = load float* %la_addr_206, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5194 'load' 'la_load_205' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1362 <SV = 956> <Delay = 6.43>
ST_1362 : Operation 5195 [4/4] (6.43ns)   --->   "%tmp_25_203 = fadd float %tmp_25_202, %tmp_24_203" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5195 'fadd' 'tmp_25_203' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1362 : Operation 5196 [1/2] (1.23ns)   --->   "%la_load_205 = load float* %la_addr_206, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5196 'load' 'la_load_205' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1363 <SV = 957> <Delay = 7.01>
ST_1363 : Operation 5197 [3/4] (6.43ns)   --->   "%tmp_25_203 = fadd float %tmp_25_202, %tmp_24_203" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5197 'fadd' 'tmp_25_203' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1363 : Operation 5198 [3/3] (7.01ns)   --->   "%tmp_24_204 = fmul float %la_load_205, %ly_load_205" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5198 'fmul' 'tmp_24_204' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1364 <SV = 958> <Delay = 7.01>
ST_1364 : Operation 5199 [2/4] (6.43ns)   --->   "%tmp_25_203 = fadd float %tmp_25_202, %tmp_24_203" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5199 'fadd' 'tmp_25_203' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1364 : Operation 5200 [2/3] (7.01ns)   --->   "%tmp_24_204 = fmul float %la_load_205, %ly_load_205" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5200 'fmul' 'tmp_24_204' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1365 <SV = 959> <Delay = 7.01>
ST_1365 : Operation 5201 [1/4] (6.43ns)   --->   "%tmp_25_203 = fadd float %tmp_25_202, %tmp_24_203" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5201 'fadd' 'tmp_25_203' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1365 : Operation 5202 [1/3] (7.01ns)   --->   "%tmp_24_204 = fmul float %la_load_205, %ly_load_205" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5202 'fmul' 'tmp_24_204' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1365 : Operation 5203 [1/1] (0.00ns)   --->   "%tmp_21_205 = or i16 %tmp_16, 206" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5203 'or' 'tmp_21_205' <Predicate = true> <Delay = 0.00>
ST_1365 : Operation 5204 [1/1] (0.00ns)   --->   "%tmp_22_205 = zext i16 %tmp_21_205 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5204 'zext' 'tmp_22_205' <Predicate = true> <Delay = 0.00>
ST_1365 : Operation 5205 [1/1] (0.00ns)   --->   "%la_addr_207 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_205" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5205 'getelementptr' 'la_addr_207' <Predicate = true> <Delay = 0.00>
ST_1365 : Operation 5206 [2/2] (1.23ns)   --->   "%la_load_206 = load float* %la_addr_207, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5206 'load' 'la_load_206' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1366 <SV = 960> <Delay = 6.43>
ST_1366 : Operation 5207 [4/4] (6.43ns)   --->   "%tmp_25_204 = fadd float %tmp_25_203, %tmp_24_204" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5207 'fadd' 'tmp_25_204' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1366 : Operation 5208 [1/2] (1.23ns)   --->   "%la_load_206 = load float* %la_addr_207, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5208 'load' 'la_load_206' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1367 <SV = 961> <Delay = 7.01>
ST_1367 : Operation 5209 [3/4] (6.43ns)   --->   "%tmp_25_204 = fadd float %tmp_25_203, %tmp_24_204" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5209 'fadd' 'tmp_25_204' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1367 : Operation 5210 [3/3] (7.01ns)   --->   "%tmp_24_205 = fmul float %la_load_206, %ly_load_206" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5210 'fmul' 'tmp_24_205' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1368 <SV = 962> <Delay = 7.01>
ST_1368 : Operation 5211 [2/4] (6.43ns)   --->   "%tmp_25_204 = fadd float %tmp_25_203, %tmp_24_204" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5211 'fadd' 'tmp_25_204' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1368 : Operation 5212 [2/3] (7.01ns)   --->   "%tmp_24_205 = fmul float %la_load_206, %ly_load_206" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5212 'fmul' 'tmp_24_205' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1369 <SV = 963> <Delay = 7.01>
ST_1369 : Operation 5213 [1/4] (6.43ns)   --->   "%tmp_25_204 = fadd float %tmp_25_203, %tmp_24_204" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5213 'fadd' 'tmp_25_204' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1369 : Operation 5214 [1/3] (7.01ns)   --->   "%tmp_24_205 = fmul float %la_load_206, %ly_load_206" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5214 'fmul' 'tmp_24_205' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1369 : Operation 5215 [1/1] (0.00ns)   --->   "%tmp_21_206 = or i16 %tmp_16, 207" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5215 'or' 'tmp_21_206' <Predicate = true> <Delay = 0.00>
ST_1369 : Operation 5216 [1/1] (0.00ns)   --->   "%tmp_22_206 = zext i16 %tmp_21_206 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5216 'zext' 'tmp_22_206' <Predicate = true> <Delay = 0.00>
ST_1369 : Operation 5217 [1/1] (0.00ns)   --->   "%la_addr_208 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_206" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5217 'getelementptr' 'la_addr_208' <Predicate = true> <Delay = 0.00>
ST_1369 : Operation 5218 [2/2] (1.23ns)   --->   "%la_load_207 = load float* %la_addr_208, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5218 'load' 'la_load_207' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1370 <SV = 964> <Delay = 6.43>
ST_1370 : Operation 5219 [4/4] (6.43ns)   --->   "%tmp_25_205 = fadd float %tmp_25_204, %tmp_24_205" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5219 'fadd' 'tmp_25_205' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1370 : Operation 5220 [1/2] (1.23ns)   --->   "%la_load_207 = load float* %la_addr_208, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5220 'load' 'la_load_207' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1371 <SV = 965> <Delay = 7.01>
ST_1371 : Operation 5221 [3/4] (6.43ns)   --->   "%tmp_25_205 = fadd float %tmp_25_204, %tmp_24_205" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5221 'fadd' 'tmp_25_205' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1371 : Operation 5222 [3/3] (7.01ns)   --->   "%tmp_24_206 = fmul float %la_load_207, %ly_load_207" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5222 'fmul' 'tmp_24_206' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1372 <SV = 966> <Delay = 7.01>
ST_1372 : Operation 5223 [2/4] (6.43ns)   --->   "%tmp_25_205 = fadd float %tmp_25_204, %tmp_24_205" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5223 'fadd' 'tmp_25_205' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1372 : Operation 5224 [2/3] (7.01ns)   --->   "%tmp_24_206 = fmul float %la_load_207, %ly_load_207" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5224 'fmul' 'tmp_24_206' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1373 <SV = 967> <Delay = 7.01>
ST_1373 : Operation 5225 [1/4] (6.43ns)   --->   "%tmp_25_205 = fadd float %tmp_25_204, %tmp_24_205" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5225 'fadd' 'tmp_25_205' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1373 : Operation 5226 [1/3] (7.01ns)   --->   "%tmp_24_206 = fmul float %la_load_207, %ly_load_207" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5226 'fmul' 'tmp_24_206' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1373 : Operation 5227 [1/1] (0.00ns)   --->   "%tmp_21_207 = or i16 %tmp_16, 208" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5227 'or' 'tmp_21_207' <Predicate = true> <Delay = 0.00>
ST_1373 : Operation 5228 [1/1] (0.00ns)   --->   "%tmp_22_207 = zext i16 %tmp_21_207 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5228 'zext' 'tmp_22_207' <Predicate = true> <Delay = 0.00>
ST_1373 : Operation 5229 [1/1] (0.00ns)   --->   "%la_addr_209 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_207" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5229 'getelementptr' 'la_addr_209' <Predicate = true> <Delay = 0.00>
ST_1373 : Operation 5230 [2/2] (1.23ns)   --->   "%la_load_208 = load float* %la_addr_209, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5230 'load' 'la_load_208' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1374 <SV = 968> <Delay = 6.43>
ST_1374 : Operation 5231 [4/4] (6.43ns)   --->   "%tmp_25_206 = fadd float %tmp_25_205, %tmp_24_206" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5231 'fadd' 'tmp_25_206' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1374 : Operation 5232 [1/2] (1.23ns)   --->   "%la_load_208 = load float* %la_addr_209, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5232 'load' 'la_load_208' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1375 <SV = 969> <Delay = 7.01>
ST_1375 : Operation 5233 [3/4] (6.43ns)   --->   "%tmp_25_206 = fadd float %tmp_25_205, %tmp_24_206" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5233 'fadd' 'tmp_25_206' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1375 : Operation 5234 [3/3] (7.01ns)   --->   "%tmp_24_207 = fmul float %la_load_208, %ly_load_208" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5234 'fmul' 'tmp_24_207' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1376 <SV = 970> <Delay = 7.01>
ST_1376 : Operation 5235 [2/4] (6.43ns)   --->   "%tmp_25_206 = fadd float %tmp_25_205, %tmp_24_206" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5235 'fadd' 'tmp_25_206' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1376 : Operation 5236 [2/3] (7.01ns)   --->   "%tmp_24_207 = fmul float %la_load_208, %ly_load_208" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5236 'fmul' 'tmp_24_207' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1377 <SV = 971> <Delay = 7.01>
ST_1377 : Operation 5237 [1/4] (6.43ns)   --->   "%tmp_25_206 = fadd float %tmp_25_205, %tmp_24_206" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5237 'fadd' 'tmp_25_206' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1377 : Operation 5238 [1/3] (7.01ns)   --->   "%tmp_24_207 = fmul float %la_load_208, %ly_load_208" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5238 'fmul' 'tmp_24_207' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1377 : Operation 5239 [1/1] (0.00ns)   --->   "%tmp_21_208 = or i16 %tmp_16, 209" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5239 'or' 'tmp_21_208' <Predicate = true> <Delay = 0.00>
ST_1377 : Operation 5240 [1/1] (0.00ns)   --->   "%tmp_22_208 = zext i16 %tmp_21_208 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5240 'zext' 'tmp_22_208' <Predicate = true> <Delay = 0.00>
ST_1377 : Operation 5241 [1/1] (0.00ns)   --->   "%la_addr_210 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_208" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5241 'getelementptr' 'la_addr_210' <Predicate = true> <Delay = 0.00>
ST_1377 : Operation 5242 [2/2] (1.23ns)   --->   "%la_load_209 = load float* %la_addr_210, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5242 'load' 'la_load_209' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1378 <SV = 972> <Delay = 6.43>
ST_1378 : Operation 5243 [4/4] (6.43ns)   --->   "%tmp_25_207 = fadd float %tmp_25_206, %tmp_24_207" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5243 'fadd' 'tmp_25_207' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1378 : Operation 5244 [1/2] (1.23ns)   --->   "%la_load_209 = load float* %la_addr_210, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5244 'load' 'la_load_209' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1379 <SV = 973> <Delay = 7.01>
ST_1379 : Operation 5245 [3/4] (6.43ns)   --->   "%tmp_25_207 = fadd float %tmp_25_206, %tmp_24_207" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5245 'fadd' 'tmp_25_207' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1379 : Operation 5246 [3/3] (7.01ns)   --->   "%tmp_24_208 = fmul float %la_load_209, %ly_load_209" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5246 'fmul' 'tmp_24_208' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1380 <SV = 974> <Delay = 7.01>
ST_1380 : Operation 5247 [2/4] (6.43ns)   --->   "%tmp_25_207 = fadd float %tmp_25_206, %tmp_24_207" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5247 'fadd' 'tmp_25_207' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1380 : Operation 5248 [2/3] (7.01ns)   --->   "%tmp_24_208 = fmul float %la_load_209, %ly_load_209" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5248 'fmul' 'tmp_24_208' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1381 <SV = 975> <Delay = 7.01>
ST_1381 : Operation 5249 [1/4] (6.43ns)   --->   "%tmp_25_207 = fadd float %tmp_25_206, %tmp_24_207" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5249 'fadd' 'tmp_25_207' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1381 : Operation 5250 [1/3] (7.01ns)   --->   "%tmp_24_208 = fmul float %la_load_209, %ly_load_209" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5250 'fmul' 'tmp_24_208' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1381 : Operation 5251 [1/1] (0.00ns)   --->   "%tmp_21_209 = or i16 %tmp_16, 210" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5251 'or' 'tmp_21_209' <Predicate = true> <Delay = 0.00>
ST_1381 : Operation 5252 [1/1] (0.00ns)   --->   "%tmp_22_209 = zext i16 %tmp_21_209 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5252 'zext' 'tmp_22_209' <Predicate = true> <Delay = 0.00>
ST_1381 : Operation 5253 [1/1] (0.00ns)   --->   "%la_addr_211 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_209" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5253 'getelementptr' 'la_addr_211' <Predicate = true> <Delay = 0.00>
ST_1381 : Operation 5254 [2/2] (1.23ns)   --->   "%la_load_210 = load float* %la_addr_211, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5254 'load' 'la_load_210' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1382 <SV = 976> <Delay = 6.43>
ST_1382 : Operation 5255 [4/4] (6.43ns)   --->   "%tmp_25_208 = fadd float %tmp_25_207, %tmp_24_208" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5255 'fadd' 'tmp_25_208' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1382 : Operation 5256 [1/2] (1.23ns)   --->   "%la_load_210 = load float* %la_addr_211, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5256 'load' 'la_load_210' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1383 <SV = 977> <Delay = 7.01>
ST_1383 : Operation 5257 [3/4] (6.43ns)   --->   "%tmp_25_208 = fadd float %tmp_25_207, %tmp_24_208" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5257 'fadd' 'tmp_25_208' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1383 : Operation 5258 [3/3] (7.01ns)   --->   "%tmp_24_209 = fmul float %la_load_210, %ly_load_210" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5258 'fmul' 'tmp_24_209' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1384 <SV = 978> <Delay = 7.01>
ST_1384 : Operation 5259 [2/4] (6.43ns)   --->   "%tmp_25_208 = fadd float %tmp_25_207, %tmp_24_208" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5259 'fadd' 'tmp_25_208' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1384 : Operation 5260 [2/3] (7.01ns)   --->   "%tmp_24_209 = fmul float %la_load_210, %ly_load_210" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5260 'fmul' 'tmp_24_209' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1385 <SV = 979> <Delay = 7.01>
ST_1385 : Operation 5261 [1/4] (6.43ns)   --->   "%tmp_25_208 = fadd float %tmp_25_207, %tmp_24_208" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5261 'fadd' 'tmp_25_208' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1385 : Operation 5262 [1/3] (7.01ns)   --->   "%tmp_24_209 = fmul float %la_load_210, %ly_load_210" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5262 'fmul' 'tmp_24_209' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1385 : Operation 5263 [1/1] (0.00ns)   --->   "%tmp_21_210 = or i16 %tmp_16, 211" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5263 'or' 'tmp_21_210' <Predicate = true> <Delay = 0.00>
ST_1385 : Operation 5264 [1/1] (0.00ns)   --->   "%tmp_22_210 = zext i16 %tmp_21_210 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5264 'zext' 'tmp_22_210' <Predicate = true> <Delay = 0.00>
ST_1385 : Operation 5265 [1/1] (0.00ns)   --->   "%la_addr_212 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_210" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5265 'getelementptr' 'la_addr_212' <Predicate = true> <Delay = 0.00>
ST_1385 : Operation 5266 [2/2] (1.23ns)   --->   "%la_load_211 = load float* %la_addr_212, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5266 'load' 'la_load_211' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1386 <SV = 980> <Delay = 6.43>
ST_1386 : Operation 5267 [4/4] (6.43ns)   --->   "%tmp_25_209 = fadd float %tmp_25_208, %tmp_24_209" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5267 'fadd' 'tmp_25_209' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1386 : Operation 5268 [1/2] (1.23ns)   --->   "%la_load_211 = load float* %la_addr_212, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5268 'load' 'la_load_211' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1387 <SV = 981> <Delay = 7.01>
ST_1387 : Operation 5269 [3/4] (6.43ns)   --->   "%tmp_25_209 = fadd float %tmp_25_208, %tmp_24_209" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5269 'fadd' 'tmp_25_209' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1387 : Operation 5270 [3/3] (7.01ns)   --->   "%tmp_24_210 = fmul float %la_load_211, %ly_load_211" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5270 'fmul' 'tmp_24_210' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1388 <SV = 982> <Delay = 7.01>
ST_1388 : Operation 5271 [2/4] (6.43ns)   --->   "%tmp_25_209 = fadd float %tmp_25_208, %tmp_24_209" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5271 'fadd' 'tmp_25_209' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1388 : Operation 5272 [2/3] (7.01ns)   --->   "%tmp_24_210 = fmul float %la_load_211, %ly_load_211" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5272 'fmul' 'tmp_24_210' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1389 <SV = 983> <Delay = 7.01>
ST_1389 : Operation 5273 [1/4] (6.43ns)   --->   "%tmp_25_209 = fadd float %tmp_25_208, %tmp_24_209" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5273 'fadd' 'tmp_25_209' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1389 : Operation 5274 [1/3] (7.01ns)   --->   "%tmp_24_210 = fmul float %la_load_211, %ly_load_211" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5274 'fmul' 'tmp_24_210' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1389 : Operation 5275 [1/1] (0.00ns)   --->   "%tmp_21_211 = or i16 %tmp_16, 212" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5275 'or' 'tmp_21_211' <Predicate = true> <Delay = 0.00>
ST_1389 : Operation 5276 [1/1] (0.00ns)   --->   "%tmp_22_211 = zext i16 %tmp_21_211 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5276 'zext' 'tmp_22_211' <Predicate = true> <Delay = 0.00>
ST_1389 : Operation 5277 [1/1] (0.00ns)   --->   "%la_addr_213 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_211" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5277 'getelementptr' 'la_addr_213' <Predicate = true> <Delay = 0.00>
ST_1389 : Operation 5278 [2/2] (1.23ns)   --->   "%la_load_212 = load float* %la_addr_213, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5278 'load' 'la_load_212' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1390 <SV = 984> <Delay = 6.43>
ST_1390 : Operation 5279 [4/4] (6.43ns)   --->   "%tmp_25_210 = fadd float %tmp_25_209, %tmp_24_210" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5279 'fadd' 'tmp_25_210' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1390 : Operation 5280 [1/2] (1.23ns)   --->   "%la_load_212 = load float* %la_addr_213, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5280 'load' 'la_load_212' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1391 <SV = 985> <Delay = 7.01>
ST_1391 : Operation 5281 [3/4] (6.43ns)   --->   "%tmp_25_210 = fadd float %tmp_25_209, %tmp_24_210" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5281 'fadd' 'tmp_25_210' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1391 : Operation 5282 [3/3] (7.01ns)   --->   "%tmp_24_211 = fmul float %la_load_212, %ly_load_212" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5282 'fmul' 'tmp_24_211' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1392 <SV = 986> <Delay = 7.01>
ST_1392 : Operation 5283 [2/4] (6.43ns)   --->   "%tmp_25_210 = fadd float %tmp_25_209, %tmp_24_210" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5283 'fadd' 'tmp_25_210' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1392 : Operation 5284 [2/3] (7.01ns)   --->   "%tmp_24_211 = fmul float %la_load_212, %ly_load_212" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5284 'fmul' 'tmp_24_211' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1393 <SV = 987> <Delay = 7.01>
ST_1393 : Operation 5285 [1/4] (6.43ns)   --->   "%tmp_25_210 = fadd float %tmp_25_209, %tmp_24_210" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5285 'fadd' 'tmp_25_210' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1393 : Operation 5286 [1/3] (7.01ns)   --->   "%tmp_24_211 = fmul float %la_load_212, %ly_load_212" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5286 'fmul' 'tmp_24_211' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1393 : Operation 5287 [1/1] (0.00ns)   --->   "%tmp_21_212 = or i16 %tmp_16, 213" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5287 'or' 'tmp_21_212' <Predicate = true> <Delay = 0.00>
ST_1393 : Operation 5288 [1/1] (0.00ns)   --->   "%tmp_22_212 = zext i16 %tmp_21_212 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5288 'zext' 'tmp_22_212' <Predicate = true> <Delay = 0.00>
ST_1393 : Operation 5289 [1/1] (0.00ns)   --->   "%la_addr_214 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_212" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5289 'getelementptr' 'la_addr_214' <Predicate = true> <Delay = 0.00>
ST_1393 : Operation 5290 [2/2] (1.23ns)   --->   "%la_load_213 = load float* %la_addr_214, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5290 'load' 'la_load_213' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1394 <SV = 988> <Delay = 6.43>
ST_1394 : Operation 5291 [4/4] (6.43ns)   --->   "%tmp_25_211 = fadd float %tmp_25_210, %tmp_24_211" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5291 'fadd' 'tmp_25_211' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1394 : Operation 5292 [1/2] (1.23ns)   --->   "%la_load_213 = load float* %la_addr_214, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5292 'load' 'la_load_213' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1395 <SV = 989> <Delay = 7.01>
ST_1395 : Operation 5293 [3/4] (6.43ns)   --->   "%tmp_25_211 = fadd float %tmp_25_210, %tmp_24_211" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5293 'fadd' 'tmp_25_211' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1395 : Operation 5294 [3/3] (7.01ns)   --->   "%tmp_24_212 = fmul float %la_load_213, %ly_load_213" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5294 'fmul' 'tmp_24_212' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1396 <SV = 990> <Delay = 7.01>
ST_1396 : Operation 5295 [2/4] (6.43ns)   --->   "%tmp_25_211 = fadd float %tmp_25_210, %tmp_24_211" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5295 'fadd' 'tmp_25_211' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1396 : Operation 5296 [2/3] (7.01ns)   --->   "%tmp_24_212 = fmul float %la_load_213, %ly_load_213" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5296 'fmul' 'tmp_24_212' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1397 <SV = 991> <Delay = 7.01>
ST_1397 : Operation 5297 [1/4] (6.43ns)   --->   "%tmp_25_211 = fadd float %tmp_25_210, %tmp_24_211" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5297 'fadd' 'tmp_25_211' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1397 : Operation 5298 [1/3] (7.01ns)   --->   "%tmp_24_212 = fmul float %la_load_213, %ly_load_213" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5298 'fmul' 'tmp_24_212' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1397 : Operation 5299 [1/1] (0.00ns)   --->   "%tmp_21_213 = or i16 %tmp_16, 214" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5299 'or' 'tmp_21_213' <Predicate = true> <Delay = 0.00>
ST_1397 : Operation 5300 [1/1] (0.00ns)   --->   "%tmp_22_213 = zext i16 %tmp_21_213 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5300 'zext' 'tmp_22_213' <Predicate = true> <Delay = 0.00>
ST_1397 : Operation 5301 [1/1] (0.00ns)   --->   "%la_addr_215 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_213" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5301 'getelementptr' 'la_addr_215' <Predicate = true> <Delay = 0.00>
ST_1397 : Operation 5302 [2/2] (1.23ns)   --->   "%la_load_214 = load float* %la_addr_215, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5302 'load' 'la_load_214' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1398 <SV = 992> <Delay = 6.43>
ST_1398 : Operation 5303 [4/4] (6.43ns)   --->   "%tmp_25_212 = fadd float %tmp_25_211, %tmp_24_212" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5303 'fadd' 'tmp_25_212' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1398 : Operation 5304 [1/2] (1.23ns)   --->   "%la_load_214 = load float* %la_addr_215, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5304 'load' 'la_load_214' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1399 <SV = 993> <Delay = 7.01>
ST_1399 : Operation 5305 [3/4] (6.43ns)   --->   "%tmp_25_212 = fadd float %tmp_25_211, %tmp_24_212" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5305 'fadd' 'tmp_25_212' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1399 : Operation 5306 [3/3] (7.01ns)   --->   "%tmp_24_213 = fmul float %la_load_214, %ly_load_214" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5306 'fmul' 'tmp_24_213' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1400 <SV = 994> <Delay = 7.01>
ST_1400 : Operation 5307 [2/4] (6.43ns)   --->   "%tmp_25_212 = fadd float %tmp_25_211, %tmp_24_212" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5307 'fadd' 'tmp_25_212' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1400 : Operation 5308 [2/3] (7.01ns)   --->   "%tmp_24_213 = fmul float %la_load_214, %ly_load_214" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5308 'fmul' 'tmp_24_213' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1401 <SV = 995> <Delay = 7.01>
ST_1401 : Operation 5309 [1/4] (6.43ns)   --->   "%tmp_25_212 = fadd float %tmp_25_211, %tmp_24_212" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5309 'fadd' 'tmp_25_212' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1401 : Operation 5310 [1/3] (7.01ns)   --->   "%tmp_24_213 = fmul float %la_load_214, %ly_load_214" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5310 'fmul' 'tmp_24_213' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1401 : Operation 5311 [1/1] (0.00ns)   --->   "%tmp_21_214 = or i16 %tmp_16, 215" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5311 'or' 'tmp_21_214' <Predicate = true> <Delay = 0.00>
ST_1401 : Operation 5312 [1/1] (0.00ns)   --->   "%tmp_22_214 = zext i16 %tmp_21_214 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5312 'zext' 'tmp_22_214' <Predicate = true> <Delay = 0.00>
ST_1401 : Operation 5313 [1/1] (0.00ns)   --->   "%la_addr_216 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_214" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5313 'getelementptr' 'la_addr_216' <Predicate = true> <Delay = 0.00>
ST_1401 : Operation 5314 [2/2] (1.23ns)   --->   "%la_load_215 = load float* %la_addr_216, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5314 'load' 'la_load_215' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1402 <SV = 996> <Delay = 6.43>
ST_1402 : Operation 5315 [4/4] (6.43ns)   --->   "%tmp_25_213 = fadd float %tmp_25_212, %tmp_24_213" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5315 'fadd' 'tmp_25_213' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1402 : Operation 5316 [1/2] (1.23ns)   --->   "%la_load_215 = load float* %la_addr_216, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5316 'load' 'la_load_215' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1403 <SV = 997> <Delay = 7.01>
ST_1403 : Operation 5317 [3/4] (6.43ns)   --->   "%tmp_25_213 = fadd float %tmp_25_212, %tmp_24_213" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5317 'fadd' 'tmp_25_213' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1403 : Operation 5318 [3/3] (7.01ns)   --->   "%tmp_24_214 = fmul float %la_load_215, %ly_load_215" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5318 'fmul' 'tmp_24_214' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1404 <SV = 998> <Delay = 7.01>
ST_1404 : Operation 5319 [2/4] (6.43ns)   --->   "%tmp_25_213 = fadd float %tmp_25_212, %tmp_24_213" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5319 'fadd' 'tmp_25_213' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1404 : Operation 5320 [2/3] (7.01ns)   --->   "%tmp_24_214 = fmul float %la_load_215, %ly_load_215" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5320 'fmul' 'tmp_24_214' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1405 <SV = 999> <Delay = 7.01>
ST_1405 : Operation 5321 [1/4] (6.43ns)   --->   "%tmp_25_213 = fadd float %tmp_25_212, %tmp_24_213" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5321 'fadd' 'tmp_25_213' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1405 : Operation 5322 [1/3] (7.01ns)   --->   "%tmp_24_214 = fmul float %la_load_215, %ly_load_215" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5322 'fmul' 'tmp_24_214' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1405 : Operation 5323 [1/1] (0.00ns)   --->   "%tmp_21_215 = or i16 %tmp_16, 216" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5323 'or' 'tmp_21_215' <Predicate = true> <Delay = 0.00>
ST_1405 : Operation 5324 [1/1] (0.00ns)   --->   "%tmp_22_215 = zext i16 %tmp_21_215 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5324 'zext' 'tmp_22_215' <Predicate = true> <Delay = 0.00>
ST_1405 : Operation 5325 [1/1] (0.00ns)   --->   "%la_addr_217 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_215" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5325 'getelementptr' 'la_addr_217' <Predicate = true> <Delay = 0.00>
ST_1405 : Operation 5326 [2/2] (1.23ns)   --->   "%la_load_216 = load float* %la_addr_217, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5326 'load' 'la_load_216' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1406 <SV = 1000> <Delay = 6.43>
ST_1406 : Operation 5327 [4/4] (6.43ns)   --->   "%tmp_25_214 = fadd float %tmp_25_213, %tmp_24_214" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5327 'fadd' 'tmp_25_214' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1406 : Operation 5328 [1/2] (1.23ns)   --->   "%la_load_216 = load float* %la_addr_217, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5328 'load' 'la_load_216' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1407 <SV = 1001> <Delay = 7.01>
ST_1407 : Operation 5329 [3/4] (6.43ns)   --->   "%tmp_25_214 = fadd float %tmp_25_213, %tmp_24_214" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5329 'fadd' 'tmp_25_214' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1407 : Operation 5330 [3/3] (7.01ns)   --->   "%tmp_24_215 = fmul float %la_load_216, %ly_load_216" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5330 'fmul' 'tmp_24_215' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1408 <SV = 1002> <Delay = 7.01>
ST_1408 : Operation 5331 [2/4] (6.43ns)   --->   "%tmp_25_214 = fadd float %tmp_25_213, %tmp_24_214" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5331 'fadd' 'tmp_25_214' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1408 : Operation 5332 [2/3] (7.01ns)   --->   "%tmp_24_215 = fmul float %la_load_216, %ly_load_216" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5332 'fmul' 'tmp_24_215' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1409 <SV = 1003> <Delay = 7.01>
ST_1409 : Operation 5333 [1/4] (6.43ns)   --->   "%tmp_25_214 = fadd float %tmp_25_213, %tmp_24_214" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5333 'fadd' 'tmp_25_214' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1409 : Operation 5334 [1/3] (7.01ns)   --->   "%tmp_24_215 = fmul float %la_load_216, %ly_load_216" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5334 'fmul' 'tmp_24_215' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1409 : Operation 5335 [1/1] (0.00ns)   --->   "%tmp_21_216 = or i16 %tmp_16, 217" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5335 'or' 'tmp_21_216' <Predicate = true> <Delay = 0.00>
ST_1409 : Operation 5336 [1/1] (0.00ns)   --->   "%tmp_22_216 = zext i16 %tmp_21_216 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5336 'zext' 'tmp_22_216' <Predicate = true> <Delay = 0.00>
ST_1409 : Operation 5337 [1/1] (0.00ns)   --->   "%la_addr_218 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_216" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5337 'getelementptr' 'la_addr_218' <Predicate = true> <Delay = 0.00>
ST_1409 : Operation 5338 [2/2] (1.23ns)   --->   "%la_load_217 = load float* %la_addr_218, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5338 'load' 'la_load_217' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1410 <SV = 1004> <Delay = 6.43>
ST_1410 : Operation 5339 [4/4] (6.43ns)   --->   "%tmp_25_215 = fadd float %tmp_25_214, %tmp_24_215" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5339 'fadd' 'tmp_25_215' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1410 : Operation 5340 [1/2] (1.23ns)   --->   "%la_load_217 = load float* %la_addr_218, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5340 'load' 'la_load_217' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1411 <SV = 1005> <Delay = 7.01>
ST_1411 : Operation 5341 [3/4] (6.43ns)   --->   "%tmp_25_215 = fadd float %tmp_25_214, %tmp_24_215" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5341 'fadd' 'tmp_25_215' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1411 : Operation 5342 [3/3] (7.01ns)   --->   "%tmp_24_216 = fmul float %la_load_217, %ly_load_217" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5342 'fmul' 'tmp_24_216' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1412 <SV = 1006> <Delay = 7.01>
ST_1412 : Operation 5343 [2/4] (6.43ns)   --->   "%tmp_25_215 = fadd float %tmp_25_214, %tmp_24_215" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5343 'fadd' 'tmp_25_215' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1412 : Operation 5344 [2/3] (7.01ns)   --->   "%tmp_24_216 = fmul float %la_load_217, %ly_load_217" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5344 'fmul' 'tmp_24_216' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1413 <SV = 1007> <Delay = 7.01>
ST_1413 : Operation 5345 [1/4] (6.43ns)   --->   "%tmp_25_215 = fadd float %tmp_25_214, %tmp_24_215" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5345 'fadd' 'tmp_25_215' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1413 : Operation 5346 [1/3] (7.01ns)   --->   "%tmp_24_216 = fmul float %la_load_217, %ly_load_217" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5346 'fmul' 'tmp_24_216' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1413 : Operation 5347 [1/1] (0.00ns)   --->   "%tmp_21_217 = or i16 %tmp_16, 218" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5347 'or' 'tmp_21_217' <Predicate = true> <Delay = 0.00>
ST_1413 : Operation 5348 [1/1] (0.00ns)   --->   "%tmp_22_217 = zext i16 %tmp_21_217 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5348 'zext' 'tmp_22_217' <Predicate = true> <Delay = 0.00>
ST_1413 : Operation 5349 [1/1] (0.00ns)   --->   "%la_addr_219 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_217" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5349 'getelementptr' 'la_addr_219' <Predicate = true> <Delay = 0.00>
ST_1413 : Operation 5350 [2/2] (1.23ns)   --->   "%la_load_218 = load float* %la_addr_219, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5350 'load' 'la_load_218' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1414 <SV = 1008> <Delay = 6.43>
ST_1414 : Operation 5351 [4/4] (6.43ns)   --->   "%tmp_25_216 = fadd float %tmp_25_215, %tmp_24_216" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5351 'fadd' 'tmp_25_216' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1414 : Operation 5352 [1/2] (1.23ns)   --->   "%la_load_218 = load float* %la_addr_219, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5352 'load' 'la_load_218' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1415 <SV = 1009> <Delay = 7.01>
ST_1415 : Operation 5353 [3/4] (6.43ns)   --->   "%tmp_25_216 = fadd float %tmp_25_215, %tmp_24_216" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5353 'fadd' 'tmp_25_216' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1415 : Operation 5354 [3/3] (7.01ns)   --->   "%tmp_24_217 = fmul float %la_load_218, %ly_load_218" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5354 'fmul' 'tmp_24_217' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1416 <SV = 1010> <Delay = 7.01>
ST_1416 : Operation 5355 [2/4] (6.43ns)   --->   "%tmp_25_216 = fadd float %tmp_25_215, %tmp_24_216" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5355 'fadd' 'tmp_25_216' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1416 : Operation 5356 [2/3] (7.01ns)   --->   "%tmp_24_217 = fmul float %la_load_218, %ly_load_218" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5356 'fmul' 'tmp_24_217' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1417 <SV = 1011> <Delay = 7.01>
ST_1417 : Operation 5357 [1/4] (6.43ns)   --->   "%tmp_25_216 = fadd float %tmp_25_215, %tmp_24_216" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5357 'fadd' 'tmp_25_216' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1417 : Operation 5358 [1/3] (7.01ns)   --->   "%tmp_24_217 = fmul float %la_load_218, %ly_load_218" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5358 'fmul' 'tmp_24_217' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1417 : Operation 5359 [1/1] (0.00ns)   --->   "%tmp_21_218 = or i16 %tmp_16, 219" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5359 'or' 'tmp_21_218' <Predicate = true> <Delay = 0.00>
ST_1417 : Operation 5360 [1/1] (0.00ns)   --->   "%tmp_22_218 = zext i16 %tmp_21_218 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5360 'zext' 'tmp_22_218' <Predicate = true> <Delay = 0.00>
ST_1417 : Operation 5361 [1/1] (0.00ns)   --->   "%la_addr_220 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_218" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5361 'getelementptr' 'la_addr_220' <Predicate = true> <Delay = 0.00>
ST_1417 : Operation 5362 [2/2] (1.23ns)   --->   "%la_load_219 = load float* %la_addr_220, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5362 'load' 'la_load_219' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1418 <SV = 1012> <Delay = 6.43>
ST_1418 : Operation 5363 [4/4] (6.43ns)   --->   "%tmp_25_217 = fadd float %tmp_25_216, %tmp_24_217" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5363 'fadd' 'tmp_25_217' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1418 : Operation 5364 [1/2] (1.23ns)   --->   "%la_load_219 = load float* %la_addr_220, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5364 'load' 'la_load_219' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1419 <SV = 1013> <Delay = 7.01>
ST_1419 : Operation 5365 [3/4] (6.43ns)   --->   "%tmp_25_217 = fadd float %tmp_25_216, %tmp_24_217" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5365 'fadd' 'tmp_25_217' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1419 : Operation 5366 [3/3] (7.01ns)   --->   "%tmp_24_218 = fmul float %la_load_219, %ly_load_219" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5366 'fmul' 'tmp_24_218' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1420 <SV = 1014> <Delay = 7.01>
ST_1420 : Operation 5367 [2/4] (6.43ns)   --->   "%tmp_25_217 = fadd float %tmp_25_216, %tmp_24_217" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5367 'fadd' 'tmp_25_217' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1420 : Operation 5368 [2/3] (7.01ns)   --->   "%tmp_24_218 = fmul float %la_load_219, %ly_load_219" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5368 'fmul' 'tmp_24_218' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1421 <SV = 1015> <Delay = 7.01>
ST_1421 : Operation 5369 [1/4] (6.43ns)   --->   "%tmp_25_217 = fadd float %tmp_25_216, %tmp_24_217" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5369 'fadd' 'tmp_25_217' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1421 : Operation 5370 [1/3] (7.01ns)   --->   "%tmp_24_218 = fmul float %la_load_219, %ly_load_219" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5370 'fmul' 'tmp_24_218' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1421 : Operation 5371 [1/1] (0.00ns)   --->   "%tmp_21_219 = or i16 %tmp_16, 220" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5371 'or' 'tmp_21_219' <Predicate = true> <Delay = 0.00>
ST_1421 : Operation 5372 [1/1] (0.00ns)   --->   "%tmp_22_219 = zext i16 %tmp_21_219 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5372 'zext' 'tmp_22_219' <Predicate = true> <Delay = 0.00>
ST_1421 : Operation 5373 [1/1] (0.00ns)   --->   "%la_addr_221 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_219" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5373 'getelementptr' 'la_addr_221' <Predicate = true> <Delay = 0.00>
ST_1421 : Operation 5374 [2/2] (1.23ns)   --->   "%la_load_220 = load float* %la_addr_221, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5374 'load' 'la_load_220' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1422 <SV = 1016> <Delay = 6.43>
ST_1422 : Operation 5375 [4/4] (6.43ns)   --->   "%tmp_25_218 = fadd float %tmp_25_217, %tmp_24_218" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5375 'fadd' 'tmp_25_218' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1422 : Operation 5376 [1/2] (1.23ns)   --->   "%la_load_220 = load float* %la_addr_221, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5376 'load' 'la_load_220' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1423 <SV = 1017> <Delay = 7.01>
ST_1423 : Operation 5377 [3/4] (6.43ns)   --->   "%tmp_25_218 = fadd float %tmp_25_217, %tmp_24_218" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5377 'fadd' 'tmp_25_218' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1423 : Operation 5378 [3/3] (7.01ns)   --->   "%tmp_24_219 = fmul float %la_load_220, %ly_load_220" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5378 'fmul' 'tmp_24_219' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1424 <SV = 1018> <Delay = 7.01>
ST_1424 : Operation 5379 [2/4] (6.43ns)   --->   "%tmp_25_218 = fadd float %tmp_25_217, %tmp_24_218" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5379 'fadd' 'tmp_25_218' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1424 : Operation 5380 [2/3] (7.01ns)   --->   "%tmp_24_219 = fmul float %la_load_220, %ly_load_220" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5380 'fmul' 'tmp_24_219' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1425 <SV = 1019> <Delay = 7.01>
ST_1425 : Operation 5381 [1/4] (6.43ns)   --->   "%tmp_25_218 = fadd float %tmp_25_217, %tmp_24_218" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5381 'fadd' 'tmp_25_218' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1425 : Operation 5382 [1/3] (7.01ns)   --->   "%tmp_24_219 = fmul float %la_load_220, %ly_load_220" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5382 'fmul' 'tmp_24_219' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1425 : Operation 5383 [1/1] (0.00ns)   --->   "%tmp_21_220 = or i16 %tmp_16, 221" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5383 'or' 'tmp_21_220' <Predicate = true> <Delay = 0.00>
ST_1425 : Operation 5384 [1/1] (0.00ns)   --->   "%tmp_22_220 = zext i16 %tmp_21_220 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5384 'zext' 'tmp_22_220' <Predicate = true> <Delay = 0.00>
ST_1425 : Operation 5385 [1/1] (0.00ns)   --->   "%la_addr_222 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_220" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5385 'getelementptr' 'la_addr_222' <Predicate = true> <Delay = 0.00>
ST_1425 : Operation 5386 [2/2] (1.23ns)   --->   "%la_load_221 = load float* %la_addr_222, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5386 'load' 'la_load_221' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1426 <SV = 1020> <Delay = 6.43>
ST_1426 : Operation 5387 [4/4] (6.43ns)   --->   "%tmp_25_219 = fadd float %tmp_25_218, %tmp_24_219" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5387 'fadd' 'tmp_25_219' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1426 : Operation 5388 [1/2] (1.23ns)   --->   "%la_load_221 = load float* %la_addr_222, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5388 'load' 'la_load_221' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1427 <SV = 1021> <Delay = 7.01>
ST_1427 : Operation 5389 [3/4] (6.43ns)   --->   "%tmp_25_219 = fadd float %tmp_25_218, %tmp_24_219" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5389 'fadd' 'tmp_25_219' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1427 : Operation 5390 [3/3] (7.01ns)   --->   "%tmp_24_220 = fmul float %la_load_221, %ly_load_221" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5390 'fmul' 'tmp_24_220' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1428 <SV = 1022> <Delay = 7.01>
ST_1428 : Operation 5391 [2/4] (6.43ns)   --->   "%tmp_25_219 = fadd float %tmp_25_218, %tmp_24_219" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5391 'fadd' 'tmp_25_219' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1428 : Operation 5392 [2/3] (7.01ns)   --->   "%tmp_24_220 = fmul float %la_load_221, %ly_load_221" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5392 'fmul' 'tmp_24_220' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1429 <SV = 1023> <Delay = 7.01>
ST_1429 : Operation 5393 [1/4] (6.43ns)   --->   "%tmp_25_219 = fadd float %tmp_25_218, %tmp_24_219" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5393 'fadd' 'tmp_25_219' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1429 : Operation 5394 [1/3] (7.01ns)   --->   "%tmp_24_220 = fmul float %la_load_221, %ly_load_221" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5394 'fmul' 'tmp_24_220' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1429 : Operation 5395 [1/1] (0.00ns)   --->   "%tmp_21_221 = or i16 %tmp_16, 222" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5395 'or' 'tmp_21_221' <Predicate = true> <Delay = 0.00>
ST_1429 : Operation 5396 [1/1] (0.00ns)   --->   "%tmp_22_221 = zext i16 %tmp_21_221 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5396 'zext' 'tmp_22_221' <Predicate = true> <Delay = 0.00>
ST_1429 : Operation 5397 [1/1] (0.00ns)   --->   "%la_addr_223 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_221" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5397 'getelementptr' 'la_addr_223' <Predicate = true> <Delay = 0.00>
ST_1429 : Operation 5398 [2/2] (1.23ns)   --->   "%la_load_222 = load float* %la_addr_223, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5398 'load' 'la_load_222' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1430 <SV = 1024> <Delay = 6.43>
ST_1430 : Operation 5399 [4/4] (6.43ns)   --->   "%tmp_25_220 = fadd float %tmp_25_219, %tmp_24_220" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5399 'fadd' 'tmp_25_220' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1430 : Operation 5400 [1/2] (1.23ns)   --->   "%la_load_222 = load float* %la_addr_223, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5400 'load' 'la_load_222' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1431 <SV = 1025> <Delay = 7.01>
ST_1431 : Operation 5401 [3/4] (6.43ns)   --->   "%tmp_25_220 = fadd float %tmp_25_219, %tmp_24_220" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5401 'fadd' 'tmp_25_220' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1431 : Operation 5402 [3/3] (7.01ns)   --->   "%tmp_24_221 = fmul float %la_load_222, %ly_load_222" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5402 'fmul' 'tmp_24_221' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1432 <SV = 1026> <Delay = 7.01>
ST_1432 : Operation 5403 [2/4] (6.43ns)   --->   "%tmp_25_220 = fadd float %tmp_25_219, %tmp_24_220" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5403 'fadd' 'tmp_25_220' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1432 : Operation 5404 [2/3] (7.01ns)   --->   "%tmp_24_221 = fmul float %la_load_222, %ly_load_222" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5404 'fmul' 'tmp_24_221' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1433 <SV = 1027> <Delay = 7.01>
ST_1433 : Operation 5405 [1/4] (6.43ns)   --->   "%tmp_25_220 = fadd float %tmp_25_219, %tmp_24_220" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5405 'fadd' 'tmp_25_220' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1433 : Operation 5406 [1/3] (7.01ns)   --->   "%tmp_24_221 = fmul float %la_load_222, %ly_load_222" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5406 'fmul' 'tmp_24_221' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1433 : Operation 5407 [1/1] (0.00ns)   --->   "%tmp_21_222 = or i16 %tmp_16, 223" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5407 'or' 'tmp_21_222' <Predicate = true> <Delay = 0.00>
ST_1433 : Operation 5408 [1/1] (0.00ns)   --->   "%tmp_22_222 = zext i16 %tmp_21_222 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5408 'zext' 'tmp_22_222' <Predicate = true> <Delay = 0.00>
ST_1433 : Operation 5409 [1/1] (0.00ns)   --->   "%la_addr_224 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_222" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5409 'getelementptr' 'la_addr_224' <Predicate = true> <Delay = 0.00>
ST_1433 : Operation 5410 [2/2] (1.23ns)   --->   "%la_load_223 = load float* %la_addr_224, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5410 'load' 'la_load_223' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1434 <SV = 1028> <Delay = 6.43>
ST_1434 : Operation 5411 [4/4] (6.43ns)   --->   "%tmp_25_221 = fadd float %tmp_25_220, %tmp_24_221" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5411 'fadd' 'tmp_25_221' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1434 : Operation 5412 [1/2] (1.23ns)   --->   "%la_load_223 = load float* %la_addr_224, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5412 'load' 'la_load_223' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1435 <SV = 1029> <Delay = 7.01>
ST_1435 : Operation 5413 [3/4] (6.43ns)   --->   "%tmp_25_221 = fadd float %tmp_25_220, %tmp_24_221" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5413 'fadd' 'tmp_25_221' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1435 : Operation 5414 [3/3] (7.01ns)   --->   "%tmp_24_222 = fmul float %la_load_223, %ly_load_223" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5414 'fmul' 'tmp_24_222' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1436 <SV = 1030> <Delay = 7.01>
ST_1436 : Operation 5415 [2/4] (6.43ns)   --->   "%tmp_25_221 = fadd float %tmp_25_220, %tmp_24_221" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5415 'fadd' 'tmp_25_221' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1436 : Operation 5416 [2/3] (7.01ns)   --->   "%tmp_24_222 = fmul float %la_load_223, %ly_load_223" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5416 'fmul' 'tmp_24_222' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1437 <SV = 1031> <Delay = 7.01>
ST_1437 : Operation 5417 [1/4] (6.43ns)   --->   "%tmp_25_221 = fadd float %tmp_25_220, %tmp_24_221" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5417 'fadd' 'tmp_25_221' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1437 : Operation 5418 [1/3] (7.01ns)   --->   "%tmp_24_222 = fmul float %la_load_223, %ly_load_223" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5418 'fmul' 'tmp_24_222' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1437 : Operation 5419 [1/1] (0.00ns)   --->   "%tmp_21_223 = or i16 %tmp_16, 224" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5419 'or' 'tmp_21_223' <Predicate = true> <Delay = 0.00>
ST_1437 : Operation 5420 [1/1] (0.00ns)   --->   "%tmp_22_223 = zext i16 %tmp_21_223 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5420 'zext' 'tmp_22_223' <Predicate = true> <Delay = 0.00>
ST_1437 : Operation 5421 [1/1] (0.00ns)   --->   "%la_addr_225 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_223" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5421 'getelementptr' 'la_addr_225' <Predicate = true> <Delay = 0.00>
ST_1437 : Operation 5422 [2/2] (1.23ns)   --->   "%la_load_224 = load float* %la_addr_225, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5422 'load' 'la_load_224' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1438 <SV = 1032> <Delay = 6.43>
ST_1438 : Operation 5423 [4/4] (6.43ns)   --->   "%tmp_25_222 = fadd float %tmp_25_221, %tmp_24_222" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5423 'fadd' 'tmp_25_222' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1438 : Operation 5424 [1/2] (1.23ns)   --->   "%la_load_224 = load float* %la_addr_225, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5424 'load' 'la_load_224' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1439 <SV = 1033> <Delay = 7.01>
ST_1439 : Operation 5425 [3/4] (6.43ns)   --->   "%tmp_25_222 = fadd float %tmp_25_221, %tmp_24_222" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5425 'fadd' 'tmp_25_222' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1439 : Operation 5426 [3/3] (7.01ns)   --->   "%tmp_24_223 = fmul float %la_load_224, %ly_load_224" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5426 'fmul' 'tmp_24_223' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1440 <SV = 1034> <Delay = 7.01>
ST_1440 : Operation 5427 [2/4] (6.43ns)   --->   "%tmp_25_222 = fadd float %tmp_25_221, %tmp_24_222" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5427 'fadd' 'tmp_25_222' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1440 : Operation 5428 [2/3] (7.01ns)   --->   "%tmp_24_223 = fmul float %la_load_224, %ly_load_224" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5428 'fmul' 'tmp_24_223' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1441 <SV = 1035> <Delay = 7.01>
ST_1441 : Operation 5429 [1/4] (6.43ns)   --->   "%tmp_25_222 = fadd float %tmp_25_221, %tmp_24_222" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5429 'fadd' 'tmp_25_222' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1441 : Operation 5430 [1/3] (7.01ns)   --->   "%tmp_24_223 = fmul float %la_load_224, %ly_load_224" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5430 'fmul' 'tmp_24_223' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1441 : Operation 5431 [1/1] (0.00ns)   --->   "%tmp_21_224 = or i16 %tmp_16, 225" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5431 'or' 'tmp_21_224' <Predicate = true> <Delay = 0.00>
ST_1441 : Operation 5432 [1/1] (0.00ns)   --->   "%tmp_22_224 = zext i16 %tmp_21_224 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5432 'zext' 'tmp_22_224' <Predicate = true> <Delay = 0.00>
ST_1441 : Operation 5433 [1/1] (0.00ns)   --->   "%la_addr_226 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_224" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5433 'getelementptr' 'la_addr_226' <Predicate = true> <Delay = 0.00>
ST_1441 : Operation 5434 [2/2] (1.23ns)   --->   "%la_load_225 = load float* %la_addr_226, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5434 'load' 'la_load_225' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1442 <SV = 1036> <Delay = 6.43>
ST_1442 : Operation 5435 [4/4] (6.43ns)   --->   "%tmp_25_223 = fadd float %tmp_25_222, %tmp_24_223" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5435 'fadd' 'tmp_25_223' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1442 : Operation 5436 [1/2] (1.23ns)   --->   "%la_load_225 = load float* %la_addr_226, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5436 'load' 'la_load_225' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1443 <SV = 1037> <Delay = 7.01>
ST_1443 : Operation 5437 [3/4] (6.43ns)   --->   "%tmp_25_223 = fadd float %tmp_25_222, %tmp_24_223" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5437 'fadd' 'tmp_25_223' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1443 : Operation 5438 [3/3] (7.01ns)   --->   "%tmp_24_224 = fmul float %la_load_225, %ly_load_225" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5438 'fmul' 'tmp_24_224' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1444 <SV = 1038> <Delay = 7.01>
ST_1444 : Operation 5439 [2/4] (6.43ns)   --->   "%tmp_25_223 = fadd float %tmp_25_222, %tmp_24_223" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5439 'fadd' 'tmp_25_223' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1444 : Operation 5440 [2/3] (7.01ns)   --->   "%tmp_24_224 = fmul float %la_load_225, %ly_load_225" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5440 'fmul' 'tmp_24_224' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1445 <SV = 1039> <Delay = 7.01>
ST_1445 : Operation 5441 [1/4] (6.43ns)   --->   "%tmp_25_223 = fadd float %tmp_25_222, %tmp_24_223" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5441 'fadd' 'tmp_25_223' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1445 : Operation 5442 [1/3] (7.01ns)   --->   "%tmp_24_224 = fmul float %la_load_225, %ly_load_225" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5442 'fmul' 'tmp_24_224' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1445 : Operation 5443 [1/1] (0.00ns)   --->   "%tmp_21_225 = or i16 %tmp_16, 226" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5443 'or' 'tmp_21_225' <Predicate = true> <Delay = 0.00>
ST_1445 : Operation 5444 [1/1] (0.00ns)   --->   "%tmp_22_225 = zext i16 %tmp_21_225 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5444 'zext' 'tmp_22_225' <Predicate = true> <Delay = 0.00>
ST_1445 : Operation 5445 [1/1] (0.00ns)   --->   "%la_addr_227 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_225" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5445 'getelementptr' 'la_addr_227' <Predicate = true> <Delay = 0.00>
ST_1445 : Operation 5446 [2/2] (1.23ns)   --->   "%la_load_226 = load float* %la_addr_227, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5446 'load' 'la_load_226' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1446 <SV = 1040> <Delay = 6.43>
ST_1446 : Operation 5447 [4/4] (6.43ns)   --->   "%tmp_25_224 = fadd float %tmp_25_223, %tmp_24_224" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5447 'fadd' 'tmp_25_224' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1446 : Operation 5448 [1/2] (1.23ns)   --->   "%la_load_226 = load float* %la_addr_227, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5448 'load' 'la_load_226' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1447 <SV = 1041> <Delay = 7.01>
ST_1447 : Operation 5449 [3/4] (6.43ns)   --->   "%tmp_25_224 = fadd float %tmp_25_223, %tmp_24_224" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5449 'fadd' 'tmp_25_224' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1447 : Operation 5450 [3/3] (7.01ns)   --->   "%tmp_24_225 = fmul float %la_load_226, %ly_load_226" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5450 'fmul' 'tmp_24_225' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1448 <SV = 1042> <Delay = 7.01>
ST_1448 : Operation 5451 [2/4] (6.43ns)   --->   "%tmp_25_224 = fadd float %tmp_25_223, %tmp_24_224" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5451 'fadd' 'tmp_25_224' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1448 : Operation 5452 [2/3] (7.01ns)   --->   "%tmp_24_225 = fmul float %la_load_226, %ly_load_226" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5452 'fmul' 'tmp_24_225' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1449 <SV = 1043> <Delay = 7.01>
ST_1449 : Operation 5453 [1/4] (6.43ns)   --->   "%tmp_25_224 = fadd float %tmp_25_223, %tmp_24_224" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5453 'fadd' 'tmp_25_224' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1449 : Operation 5454 [1/3] (7.01ns)   --->   "%tmp_24_225 = fmul float %la_load_226, %ly_load_226" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5454 'fmul' 'tmp_24_225' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1449 : Operation 5455 [1/1] (0.00ns)   --->   "%tmp_21_226 = or i16 %tmp_16, 227" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5455 'or' 'tmp_21_226' <Predicate = true> <Delay = 0.00>
ST_1449 : Operation 5456 [1/1] (0.00ns)   --->   "%tmp_22_226 = zext i16 %tmp_21_226 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5456 'zext' 'tmp_22_226' <Predicate = true> <Delay = 0.00>
ST_1449 : Operation 5457 [1/1] (0.00ns)   --->   "%la_addr_228 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_226" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5457 'getelementptr' 'la_addr_228' <Predicate = true> <Delay = 0.00>
ST_1449 : Operation 5458 [2/2] (1.23ns)   --->   "%la_load_227 = load float* %la_addr_228, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5458 'load' 'la_load_227' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1450 <SV = 1044> <Delay = 6.43>
ST_1450 : Operation 5459 [4/4] (6.43ns)   --->   "%tmp_25_225 = fadd float %tmp_25_224, %tmp_24_225" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5459 'fadd' 'tmp_25_225' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1450 : Operation 5460 [1/2] (1.23ns)   --->   "%la_load_227 = load float* %la_addr_228, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5460 'load' 'la_load_227' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1451 <SV = 1045> <Delay = 7.01>
ST_1451 : Operation 5461 [3/4] (6.43ns)   --->   "%tmp_25_225 = fadd float %tmp_25_224, %tmp_24_225" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5461 'fadd' 'tmp_25_225' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1451 : Operation 5462 [3/3] (7.01ns)   --->   "%tmp_24_226 = fmul float %la_load_227, %ly_load_227" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5462 'fmul' 'tmp_24_226' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1452 <SV = 1046> <Delay = 7.01>
ST_1452 : Operation 5463 [2/4] (6.43ns)   --->   "%tmp_25_225 = fadd float %tmp_25_224, %tmp_24_225" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5463 'fadd' 'tmp_25_225' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1452 : Operation 5464 [2/3] (7.01ns)   --->   "%tmp_24_226 = fmul float %la_load_227, %ly_load_227" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5464 'fmul' 'tmp_24_226' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1453 <SV = 1047> <Delay = 7.01>
ST_1453 : Operation 5465 [1/4] (6.43ns)   --->   "%tmp_25_225 = fadd float %tmp_25_224, %tmp_24_225" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5465 'fadd' 'tmp_25_225' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1453 : Operation 5466 [1/3] (7.01ns)   --->   "%tmp_24_226 = fmul float %la_load_227, %ly_load_227" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5466 'fmul' 'tmp_24_226' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1453 : Operation 5467 [1/1] (0.00ns)   --->   "%tmp_21_227 = or i16 %tmp_16, 228" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5467 'or' 'tmp_21_227' <Predicate = true> <Delay = 0.00>
ST_1453 : Operation 5468 [1/1] (0.00ns)   --->   "%tmp_22_227 = zext i16 %tmp_21_227 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5468 'zext' 'tmp_22_227' <Predicate = true> <Delay = 0.00>
ST_1453 : Operation 5469 [1/1] (0.00ns)   --->   "%la_addr_229 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_227" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5469 'getelementptr' 'la_addr_229' <Predicate = true> <Delay = 0.00>
ST_1453 : Operation 5470 [2/2] (1.23ns)   --->   "%la_load_228 = load float* %la_addr_229, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5470 'load' 'la_load_228' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1454 <SV = 1048> <Delay = 6.43>
ST_1454 : Operation 5471 [4/4] (6.43ns)   --->   "%tmp_25_226 = fadd float %tmp_25_225, %tmp_24_226" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5471 'fadd' 'tmp_25_226' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1454 : Operation 5472 [1/2] (1.23ns)   --->   "%la_load_228 = load float* %la_addr_229, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5472 'load' 'la_load_228' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1455 <SV = 1049> <Delay = 7.01>
ST_1455 : Operation 5473 [3/4] (6.43ns)   --->   "%tmp_25_226 = fadd float %tmp_25_225, %tmp_24_226" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5473 'fadd' 'tmp_25_226' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1455 : Operation 5474 [3/3] (7.01ns)   --->   "%tmp_24_227 = fmul float %la_load_228, %ly_load_228" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5474 'fmul' 'tmp_24_227' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1456 <SV = 1050> <Delay = 7.01>
ST_1456 : Operation 5475 [2/4] (6.43ns)   --->   "%tmp_25_226 = fadd float %tmp_25_225, %tmp_24_226" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5475 'fadd' 'tmp_25_226' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1456 : Operation 5476 [2/3] (7.01ns)   --->   "%tmp_24_227 = fmul float %la_load_228, %ly_load_228" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5476 'fmul' 'tmp_24_227' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1457 <SV = 1051> <Delay = 7.01>
ST_1457 : Operation 5477 [1/4] (6.43ns)   --->   "%tmp_25_226 = fadd float %tmp_25_225, %tmp_24_226" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5477 'fadd' 'tmp_25_226' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1457 : Operation 5478 [1/3] (7.01ns)   --->   "%tmp_24_227 = fmul float %la_load_228, %ly_load_228" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5478 'fmul' 'tmp_24_227' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1457 : Operation 5479 [1/1] (0.00ns)   --->   "%tmp_21_228 = or i16 %tmp_16, 229" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5479 'or' 'tmp_21_228' <Predicate = true> <Delay = 0.00>
ST_1457 : Operation 5480 [1/1] (0.00ns)   --->   "%tmp_22_228 = zext i16 %tmp_21_228 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5480 'zext' 'tmp_22_228' <Predicate = true> <Delay = 0.00>
ST_1457 : Operation 5481 [1/1] (0.00ns)   --->   "%la_addr_230 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_228" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5481 'getelementptr' 'la_addr_230' <Predicate = true> <Delay = 0.00>
ST_1457 : Operation 5482 [2/2] (1.23ns)   --->   "%la_load_229 = load float* %la_addr_230, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5482 'load' 'la_load_229' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1458 <SV = 1052> <Delay = 6.43>
ST_1458 : Operation 5483 [4/4] (6.43ns)   --->   "%tmp_25_227 = fadd float %tmp_25_226, %tmp_24_227" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5483 'fadd' 'tmp_25_227' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1458 : Operation 5484 [1/2] (1.23ns)   --->   "%la_load_229 = load float* %la_addr_230, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5484 'load' 'la_load_229' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1459 <SV = 1053> <Delay = 7.01>
ST_1459 : Operation 5485 [3/4] (6.43ns)   --->   "%tmp_25_227 = fadd float %tmp_25_226, %tmp_24_227" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5485 'fadd' 'tmp_25_227' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1459 : Operation 5486 [3/3] (7.01ns)   --->   "%tmp_24_228 = fmul float %la_load_229, %ly_load_229" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5486 'fmul' 'tmp_24_228' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1460 <SV = 1054> <Delay = 7.01>
ST_1460 : Operation 5487 [2/4] (6.43ns)   --->   "%tmp_25_227 = fadd float %tmp_25_226, %tmp_24_227" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5487 'fadd' 'tmp_25_227' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1460 : Operation 5488 [2/3] (7.01ns)   --->   "%tmp_24_228 = fmul float %la_load_229, %ly_load_229" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5488 'fmul' 'tmp_24_228' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1461 <SV = 1055> <Delay = 7.01>
ST_1461 : Operation 5489 [1/4] (6.43ns)   --->   "%tmp_25_227 = fadd float %tmp_25_226, %tmp_24_227" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5489 'fadd' 'tmp_25_227' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1461 : Operation 5490 [1/3] (7.01ns)   --->   "%tmp_24_228 = fmul float %la_load_229, %ly_load_229" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5490 'fmul' 'tmp_24_228' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1461 : Operation 5491 [1/1] (0.00ns)   --->   "%tmp_21_229 = or i16 %tmp_16, 230" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5491 'or' 'tmp_21_229' <Predicate = true> <Delay = 0.00>
ST_1461 : Operation 5492 [1/1] (0.00ns)   --->   "%tmp_22_229 = zext i16 %tmp_21_229 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5492 'zext' 'tmp_22_229' <Predicate = true> <Delay = 0.00>
ST_1461 : Operation 5493 [1/1] (0.00ns)   --->   "%la_addr_231 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_229" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5493 'getelementptr' 'la_addr_231' <Predicate = true> <Delay = 0.00>
ST_1461 : Operation 5494 [2/2] (1.23ns)   --->   "%la_load_230 = load float* %la_addr_231, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5494 'load' 'la_load_230' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1462 <SV = 1056> <Delay = 6.43>
ST_1462 : Operation 5495 [4/4] (6.43ns)   --->   "%tmp_25_228 = fadd float %tmp_25_227, %tmp_24_228" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5495 'fadd' 'tmp_25_228' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1462 : Operation 5496 [1/2] (1.23ns)   --->   "%la_load_230 = load float* %la_addr_231, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5496 'load' 'la_load_230' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1463 <SV = 1057> <Delay = 7.01>
ST_1463 : Operation 5497 [3/4] (6.43ns)   --->   "%tmp_25_228 = fadd float %tmp_25_227, %tmp_24_228" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5497 'fadd' 'tmp_25_228' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1463 : Operation 5498 [3/3] (7.01ns)   --->   "%tmp_24_229 = fmul float %la_load_230, %ly_load_230" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5498 'fmul' 'tmp_24_229' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1464 <SV = 1058> <Delay = 7.01>
ST_1464 : Operation 5499 [2/4] (6.43ns)   --->   "%tmp_25_228 = fadd float %tmp_25_227, %tmp_24_228" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5499 'fadd' 'tmp_25_228' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1464 : Operation 5500 [2/3] (7.01ns)   --->   "%tmp_24_229 = fmul float %la_load_230, %ly_load_230" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5500 'fmul' 'tmp_24_229' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1465 <SV = 1059> <Delay = 7.01>
ST_1465 : Operation 5501 [1/4] (6.43ns)   --->   "%tmp_25_228 = fadd float %tmp_25_227, %tmp_24_228" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5501 'fadd' 'tmp_25_228' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1465 : Operation 5502 [1/3] (7.01ns)   --->   "%tmp_24_229 = fmul float %la_load_230, %ly_load_230" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5502 'fmul' 'tmp_24_229' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1465 : Operation 5503 [1/1] (0.00ns)   --->   "%tmp_21_230 = or i16 %tmp_16, 231" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5503 'or' 'tmp_21_230' <Predicate = true> <Delay = 0.00>
ST_1465 : Operation 5504 [1/1] (0.00ns)   --->   "%tmp_22_230 = zext i16 %tmp_21_230 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5504 'zext' 'tmp_22_230' <Predicate = true> <Delay = 0.00>
ST_1465 : Operation 5505 [1/1] (0.00ns)   --->   "%la_addr_232 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_230" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5505 'getelementptr' 'la_addr_232' <Predicate = true> <Delay = 0.00>
ST_1465 : Operation 5506 [2/2] (1.23ns)   --->   "%la_load_231 = load float* %la_addr_232, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5506 'load' 'la_load_231' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1466 <SV = 1060> <Delay = 6.43>
ST_1466 : Operation 5507 [4/4] (6.43ns)   --->   "%tmp_25_229 = fadd float %tmp_25_228, %tmp_24_229" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5507 'fadd' 'tmp_25_229' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1466 : Operation 5508 [1/2] (1.23ns)   --->   "%la_load_231 = load float* %la_addr_232, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5508 'load' 'la_load_231' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1467 <SV = 1061> <Delay = 7.01>
ST_1467 : Operation 5509 [3/4] (6.43ns)   --->   "%tmp_25_229 = fadd float %tmp_25_228, %tmp_24_229" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5509 'fadd' 'tmp_25_229' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1467 : Operation 5510 [3/3] (7.01ns)   --->   "%tmp_24_230 = fmul float %la_load_231, %ly_load_231" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5510 'fmul' 'tmp_24_230' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1468 <SV = 1062> <Delay = 7.01>
ST_1468 : Operation 5511 [2/4] (6.43ns)   --->   "%tmp_25_229 = fadd float %tmp_25_228, %tmp_24_229" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5511 'fadd' 'tmp_25_229' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1468 : Operation 5512 [2/3] (7.01ns)   --->   "%tmp_24_230 = fmul float %la_load_231, %ly_load_231" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5512 'fmul' 'tmp_24_230' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1469 <SV = 1063> <Delay = 7.01>
ST_1469 : Operation 5513 [1/4] (6.43ns)   --->   "%tmp_25_229 = fadd float %tmp_25_228, %tmp_24_229" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5513 'fadd' 'tmp_25_229' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1469 : Operation 5514 [1/3] (7.01ns)   --->   "%tmp_24_230 = fmul float %la_load_231, %ly_load_231" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5514 'fmul' 'tmp_24_230' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1469 : Operation 5515 [1/1] (0.00ns)   --->   "%tmp_21_231 = or i16 %tmp_16, 232" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5515 'or' 'tmp_21_231' <Predicate = true> <Delay = 0.00>
ST_1469 : Operation 5516 [1/1] (0.00ns)   --->   "%tmp_22_231 = zext i16 %tmp_21_231 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5516 'zext' 'tmp_22_231' <Predicate = true> <Delay = 0.00>
ST_1469 : Operation 5517 [1/1] (0.00ns)   --->   "%la_addr_233 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_231" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5517 'getelementptr' 'la_addr_233' <Predicate = true> <Delay = 0.00>
ST_1469 : Operation 5518 [2/2] (1.23ns)   --->   "%la_load_232 = load float* %la_addr_233, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5518 'load' 'la_load_232' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1470 <SV = 1064> <Delay = 6.43>
ST_1470 : Operation 5519 [4/4] (6.43ns)   --->   "%tmp_25_230 = fadd float %tmp_25_229, %tmp_24_230" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5519 'fadd' 'tmp_25_230' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1470 : Operation 5520 [1/2] (1.23ns)   --->   "%la_load_232 = load float* %la_addr_233, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5520 'load' 'la_load_232' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1471 <SV = 1065> <Delay = 7.01>
ST_1471 : Operation 5521 [3/4] (6.43ns)   --->   "%tmp_25_230 = fadd float %tmp_25_229, %tmp_24_230" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5521 'fadd' 'tmp_25_230' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1471 : Operation 5522 [3/3] (7.01ns)   --->   "%tmp_24_231 = fmul float %la_load_232, %ly_load_232" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5522 'fmul' 'tmp_24_231' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1472 <SV = 1066> <Delay = 7.01>
ST_1472 : Operation 5523 [2/4] (6.43ns)   --->   "%tmp_25_230 = fadd float %tmp_25_229, %tmp_24_230" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5523 'fadd' 'tmp_25_230' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1472 : Operation 5524 [2/3] (7.01ns)   --->   "%tmp_24_231 = fmul float %la_load_232, %ly_load_232" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5524 'fmul' 'tmp_24_231' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1473 <SV = 1067> <Delay = 7.01>
ST_1473 : Operation 5525 [1/4] (6.43ns)   --->   "%tmp_25_230 = fadd float %tmp_25_229, %tmp_24_230" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5525 'fadd' 'tmp_25_230' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1473 : Operation 5526 [1/3] (7.01ns)   --->   "%tmp_24_231 = fmul float %la_load_232, %ly_load_232" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5526 'fmul' 'tmp_24_231' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1473 : Operation 5527 [1/1] (0.00ns)   --->   "%tmp_21_232 = or i16 %tmp_16, 233" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5527 'or' 'tmp_21_232' <Predicate = true> <Delay = 0.00>
ST_1473 : Operation 5528 [1/1] (0.00ns)   --->   "%tmp_22_232 = zext i16 %tmp_21_232 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5528 'zext' 'tmp_22_232' <Predicate = true> <Delay = 0.00>
ST_1473 : Operation 5529 [1/1] (0.00ns)   --->   "%la_addr_234 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_232" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5529 'getelementptr' 'la_addr_234' <Predicate = true> <Delay = 0.00>
ST_1473 : Operation 5530 [2/2] (1.23ns)   --->   "%la_load_233 = load float* %la_addr_234, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5530 'load' 'la_load_233' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1474 <SV = 1068> <Delay = 6.43>
ST_1474 : Operation 5531 [4/4] (6.43ns)   --->   "%tmp_25_231 = fadd float %tmp_25_230, %tmp_24_231" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5531 'fadd' 'tmp_25_231' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1474 : Operation 5532 [1/2] (1.23ns)   --->   "%la_load_233 = load float* %la_addr_234, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5532 'load' 'la_load_233' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1475 <SV = 1069> <Delay = 7.01>
ST_1475 : Operation 5533 [3/4] (6.43ns)   --->   "%tmp_25_231 = fadd float %tmp_25_230, %tmp_24_231" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5533 'fadd' 'tmp_25_231' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1475 : Operation 5534 [3/3] (7.01ns)   --->   "%tmp_24_232 = fmul float %la_load_233, %ly_load_233" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5534 'fmul' 'tmp_24_232' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1476 <SV = 1070> <Delay = 7.01>
ST_1476 : Operation 5535 [2/4] (6.43ns)   --->   "%tmp_25_231 = fadd float %tmp_25_230, %tmp_24_231" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5535 'fadd' 'tmp_25_231' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1476 : Operation 5536 [2/3] (7.01ns)   --->   "%tmp_24_232 = fmul float %la_load_233, %ly_load_233" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5536 'fmul' 'tmp_24_232' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1477 <SV = 1071> <Delay = 7.01>
ST_1477 : Operation 5537 [1/4] (6.43ns)   --->   "%tmp_25_231 = fadd float %tmp_25_230, %tmp_24_231" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5537 'fadd' 'tmp_25_231' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1477 : Operation 5538 [1/3] (7.01ns)   --->   "%tmp_24_232 = fmul float %la_load_233, %ly_load_233" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5538 'fmul' 'tmp_24_232' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1477 : Operation 5539 [1/1] (0.00ns)   --->   "%tmp_21_233 = or i16 %tmp_16, 234" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5539 'or' 'tmp_21_233' <Predicate = true> <Delay = 0.00>
ST_1477 : Operation 5540 [1/1] (0.00ns)   --->   "%tmp_22_233 = zext i16 %tmp_21_233 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5540 'zext' 'tmp_22_233' <Predicate = true> <Delay = 0.00>
ST_1477 : Operation 5541 [1/1] (0.00ns)   --->   "%la_addr_235 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_233" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5541 'getelementptr' 'la_addr_235' <Predicate = true> <Delay = 0.00>
ST_1477 : Operation 5542 [2/2] (1.23ns)   --->   "%la_load_234 = load float* %la_addr_235, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5542 'load' 'la_load_234' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1478 <SV = 1072> <Delay = 6.43>
ST_1478 : Operation 5543 [4/4] (6.43ns)   --->   "%tmp_25_232 = fadd float %tmp_25_231, %tmp_24_232" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5543 'fadd' 'tmp_25_232' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1478 : Operation 5544 [1/2] (1.23ns)   --->   "%la_load_234 = load float* %la_addr_235, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5544 'load' 'la_load_234' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1479 <SV = 1073> <Delay = 7.01>
ST_1479 : Operation 5545 [3/4] (6.43ns)   --->   "%tmp_25_232 = fadd float %tmp_25_231, %tmp_24_232" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5545 'fadd' 'tmp_25_232' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1479 : Operation 5546 [3/3] (7.01ns)   --->   "%tmp_24_233 = fmul float %la_load_234, %ly_load_234" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5546 'fmul' 'tmp_24_233' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1480 <SV = 1074> <Delay = 7.01>
ST_1480 : Operation 5547 [2/4] (6.43ns)   --->   "%tmp_25_232 = fadd float %tmp_25_231, %tmp_24_232" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5547 'fadd' 'tmp_25_232' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1480 : Operation 5548 [2/3] (7.01ns)   --->   "%tmp_24_233 = fmul float %la_load_234, %ly_load_234" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5548 'fmul' 'tmp_24_233' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1481 <SV = 1075> <Delay = 7.01>
ST_1481 : Operation 5549 [1/4] (6.43ns)   --->   "%tmp_25_232 = fadd float %tmp_25_231, %tmp_24_232" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5549 'fadd' 'tmp_25_232' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1481 : Operation 5550 [1/3] (7.01ns)   --->   "%tmp_24_233 = fmul float %la_load_234, %ly_load_234" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5550 'fmul' 'tmp_24_233' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1481 : Operation 5551 [1/1] (0.00ns)   --->   "%tmp_21_234 = or i16 %tmp_16, 235" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5551 'or' 'tmp_21_234' <Predicate = true> <Delay = 0.00>
ST_1481 : Operation 5552 [1/1] (0.00ns)   --->   "%tmp_22_234 = zext i16 %tmp_21_234 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5552 'zext' 'tmp_22_234' <Predicate = true> <Delay = 0.00>
ST_1481 : Operation 5553 [1/1] (0.00ns)   --->   "%la_addr_236 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_234" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5553 'getelementptr' 'la_addr_236' <Predicate = true> <Delay = 0.00>
ST_1481 : Operation 5554 [2/2] (1.23ns)   --->   "%la_load_235 = load float* %la_addr_236, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5554 'load' 'la_load_235' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1482 <SV = 1076> <Delay = 6.43>
ST_1482 : Operation 5555 [4/4] (6.43ns)   --->   "%tmp_25_233 = fadd float %tmp_25_232, %tmp_24_233" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5555 'fadd' 'tmp_25_233' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1482 : Operation 5556 [1/2] (1.23ns)   --->   "%la_load_235 = load float* %la_addr_236, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5556 'load' 'la_load_235' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1483 <SV = 1077> <Delay = 7.01>
ST_1483 : Operation 5557 [3/4] (6.43ns)   --->   "%tmp_25_233 = fadd float %tmp_25_232, %tmp_24_233" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5557 'fadd' 'tmp_25_233' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1483 : Operation 5558 [3/3] (7.01ns)   --->   "%tmp_24_234 = fmul float %la_load_235, %ly_load_235" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5558 'fmul' 'tmp_24_234' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1484 <SV = 1078> <Delay = 7.01>
ST_1484 : Operation 5559 [2/4] (6.43ns)   --->   "%tmp_25_233 = fadd float %tmp_25_232, %tmp_24_233" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5559 'fadd' 'tmp_25_233' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1484 : Operation 5560 [2/3] (7.01ns)   --->   "%tmp_24_234 = fmul float %la_load_235, %ly_load_235" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5560 'fmul' 'tmp_24_234' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1485 <SV = 1079> <Delay = 7.01>
ST_1485 : Operation 5561 [1/4] (6.43ns)   --->   "%tmp_25_233 = fadd float %tmp_25_232, %tmp_24_233" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5561 'fadd' 'tmp_25_233' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1485 : Operation 5562 [1/3] (7.01ns)   --->   "%tmp_24_234 = fmul float %la_load_235, %ly_load_235" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5562 'fmul' 'tmp_24_234' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1485 : Operation 5563 [1/1] (0.00ns)   --->   "%tmp_21_235 = or i16 %tmp_16, 236" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5563 'or' 'tmp_21_235' <Predicate = true> <Delay = 0.00>
ST_1485 : Operation 5564 [1/1] (0.00ns)   --->   "%tmp_22_235 = zext i16 %tmp_21_235 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5564 'zext' 'tmp_22_235' <Predicate = true> <Delay = 0.00>
ST_1485 : Operation 5565 [1/1] (0.00ns)   --->   "%la_addr_237 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_235" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5565 'getelementptr' 'la_addr_237' <Predicate = true> <Delay = 0.00>
ST_1485 : Operation 5566 [2/2] (1.23ns)   --->   "%la_load_236 = load float* %la_addr_237, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5566 'load' 'la_load_236' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1486 <SV = 1080> <Delay = 6.43>
ST_1486 : Operation 5567 [4/4] (6.43ns)   --->   "%tmp_25_234 = fadd float %tmp_25_233, %tmp_24_234" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5567 'fadd' 'tmp_25_234' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1486 : Operation 5568 [1/2] (1.23ns)   --->   "%la_load_236 = load float* %la_addr_237, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5568 'load' 'la_load_236' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1487 <SV = 1081> <Delay = 7.01>
ST_1487 : Operation 5569 [3/4] (6.43ns)   --->   "%tmp_25_234 = fadd float %tmp_25_233, %tmp_24_234" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5569 'fadd' 'tmp_25_234' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1487 : Operation 5570 [3/3] (7.01ns)   --->   "%tmp_24_235 = fmul float %la_load_236, %ly_load_236" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5570 'fmul' 'tmp_24_235' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1488 <SV = 1082> <Delay = 7.01>
ST_1488 : Operation 5571 [2/4] (6.43ns)   --->   "%tmp_25_234 = fadd float %tmp_25_233, %tmp_24_234" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5571 'fadd' 'tmp_25_234' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1488 : Operation 5572 [2/3] (7.01ns)   --->   "%tmp_24_235 = fmul float %la_load_236, %ly_load_236" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5572 'fmul' 'tmp_24_235' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1489 <SV = 1083> <Delay = 7.01>
ST_1489 : Operation 5573 [1/4] (6.43ns)   --->   "%tmp_25_234 = fadd float %tmp_25_233, %tmp_24_234" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5573 'fadd' 'tmp_25_234' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1489 : Operation 5574 [1/3] (7.01ns)   --->   "%tmp_24_235 = fmul float %la_load_236, %ly_load_236" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5574 'fmul' 'tmp_24_235' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1489 : Operation 5575 [1/1] (0.00ns)   --->   "%tmp_21_236 = or i16 %tmp_16, 237" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5575 'or' 'tmp_21_236' <Predicate = true> <Delay = 0.00>
ST_1489 : Operation 5576 [1/1] (0.00ns)   --->   "%tmp_22_236 = zext i16 %tmp_21_236 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5576 'zext' 'tmp_22_236' <Predicate = true> <Delay = 0.00>
ST_1489 : Operation 5577 [1/1] (0.00ns)   --->   "%la_addr_238 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_236" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5577 'getelementptr' 'la_addr_238' <Predicate = true> <Delay = 0.00>
ST_1489 : Operation 5578 [2/2] (1.23ns)   --->   "%la_load_237 = load float* %la_addr_238, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5578 'load' 'la_load_237' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1490 <SV = 1084> <Delay = 6.43>
ST_1490 : Operation 5579 [4/4] (6.43ns)   --->   "%tmp_25_235 = fadd float %tmp_25_234, %tmp_24_235" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5579 'fadd' 'tmp_25_235' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1490 : Operation 5580 [1/2] (1.23ns)   --->   "%la_load_237 = load float* %la_addr_238, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5580 'load' 'la_load_237' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1491 <SV = 1085> <Delay = 7.01>
ST_1491 : Operation 5581 [3/4] (6.43ns)   --->   "%tmp_25_235 = fadd float %tmp_25_234, %tmp_24_235" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5581 'fadd' 'tmp_25_235' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1491 : Operation 5582 [3/3] (7.01ns)   --->   "%tmp_24_236 = fmul float %la_load_237, %ly_load_237" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5582 'fmul' 'tmp_24_236' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1492 <SV = 1086> <Delay = 7.01>
ST_1492 : Operation 5583 [2/4] (6.43ns)   --->   "%tmp_25_235 = fadd float %tmp_25_234, %tmp_24_235" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5583 'fadd' 'tmp_25_235' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1492 : Operation 5584 [2/3] (7.01ns)   --->   "%tmp_24_236 = fmul float %la_load_237, %ly_load_237" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5584 'fmul' 'tmp_24_236' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1493 <SV = 1087> <Delay = 7.01>
ST_1493 : Operation 5585 [1/4] (6.43ns)   --->   "%tmp_25_235 = fadd float %tmp_25_234, %tmp_24_235" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5585 'fadd' 'tmp_25_235' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1493 : Operation 5586 [1/3] (7.01ns)   --->   "%tmp_24_236 = fmul float %la_load_237, %ly_load_237" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5586 'fmul' 'tmp_24_236' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1493 : Operation 5587 [1/1] (0.00ns)   --->   "%tmp_21_237 = or i16 %tmp_16, 238" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5587 'or' 'tmp_21_237' <Predicate = true> <Delay = 0.00>
ST_1493 : Operation 5588 [1/1] (0.00ns)   --->   "%tmp_22_237 = zext i16 %tmp_21_237 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5588 'zext' 'tmp_22_237' <Predicate = true> <Delay = 0.00>
ST_1493 : Operation 5589 [1/1] (0.00ns)   --->   "%la_addr_239 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_237" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5589 'getelementptr' 'la_addr_239' <Predicate = true> <Delay = 0.00>
ST_1493 : Operation 5590 [2/2] (1.23ns)   --->   "%la_load_238 = load float* %la_addr_239, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5590 'load' 'la_load_238' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1494 <SV = 1088> <Delay = 6.43>
ST_1494 : Operation 5591 [4/4] (6.43ns)   --->   "%tmp_25_236 = fadd float %tmp_25_235, %tmp_24_236" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5591 'fadd' 'tmp_25_236' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1494 : Operation 5592 [1/2] (1.23ns)   --->   "%la_load_238 = load float* %la_addr_239, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5592 'load' 'la_load_238' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1495 <SV = 1089> <Delay = 7.01>
ST_1495 : Operation 5593 [3/4] (6.43ns)   --->   "%tmp_25_236 = fadd float %tmp_25_235, %tmp_24_236" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5593 'fadd' 'tmp_25_236' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1495 : Operation 5594 [3/3] (7.01ns)   --->   "%tmp_24_237 = fmul float %la_load_238, %ly_load_238" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5594 'fmul' 'tmp_24_237' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1496 <SV = 1090> <Delay = 7.01>
ST_1496 : Operation 5595 [2/4] (6.43ns)   --->   "%tmp_25_236 = fadd float %tmp_25_235, %tmp_24_236" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5595 'fadd' 'tmp_25_236' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1496 : Operation 5596 [2/3] (7.01ns)   --->   "%tmp_24_237 = fmul float %la_load_238, %ly_load_238" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5596 'fmul' 'tmp_24_237' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1497 <SV = 1091> <Delay = 7.01>
ST_1497 : Operation 5597 [1/4] (6.43ns)   --->   "%tmp_25_236 = fadd float %tmp_25_235, %tmp_24_236" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5597 'fadd' 'tmp_25_236' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1497 : Operation 5598 [1/3] (7.01ns)   --->   "%tmp_24_237 = fmul float %la_load_238, %ly_load_238" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5598 'fmul' 'tmp_24_237' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1497 : Operation 5599 [1/1] (0.00ns)   --->   "%tmp_21_238 = or i16 %tmp_16, 239" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5599 'or' 'tmp_21_238' <Predicate = true> <Delay = 0.00>
ST_1497 : Operation 5600 [1/1] (0.00ns)   --->   "%tmp_22_238 = zext i16 %tmp_21_238 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5600 'zext' 'tmp_22_238' <Predicate = true> <Delay = 0.00>
ST_1497 : Operation 5601 [1/1] (0.00ns)   --->   "%la_addr_240 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_238" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5601 'getelementptr' 'la_addr_240' <Predicate = true> <Delay = 0.00>
ST_1497 : Operation 5602 [2/2] (1.23ns)   --->   "%la_load_239 = load float* %la_addr_240, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5602 'load' 'la_load_239' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1498 <SV = 1092> <Delay = 6.43>
ST_1498 : Operation 5603 [4/4] (6.43ns)   --->   "%tmp_25_237 = fadd float %tmp_25_236, %tmp_24_237" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5603 'fadd' 'tmp_25_237' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1498 : Operation 5604 [1/2] (1.23ns)   --->   "%la_load_239 = load float* %la_addr_240, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5604 'load' 'la_load_239' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1499 <SV = 1093> <Delay = 7.01>
ST_1499 : Operation 5605 [3/4] (6.43ns)   --->   "%tmp_25_237 = fadd float %tmp_25_236, %tmp_24_237" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5605 'fadd' 'tmp_25_237' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1499 : Operation 5606 [3/3] (7.01ns)   --->   "%tmp_24_238 = fmul float %la_load_239, %ly_load_239" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5606 'fmul' 'tmp_24_238' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1500 <SV = 1094> <Delay = 7.01>
ST_1500 : Operation 5607 [2/4] (6.43ns)   --->   "%tmp_25_237 = fadd float %tmp_25_236, %tmp_24_237" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5607 'fadd' 'tmp_25_237' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1500 : Operation 5608 [2/3] (7.01ns)   --->   "%tmp_24_238 = fmul float %la_load_239, %ly_load_239" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5608 'fmul' 'tmp_24_238' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1501 <SV = 1095> <Delay = 7.01>
ST_1501 : Operation 5609 [1/4] (6.43ns)   --->   "%tmp_25_237 = fadd float %tmp_25_236, %tmp_24_237" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5609 'fadd' 'tmp_25_237' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1501 : Operation 5610 [1/3] (7.01ns)   --->   "%tmp_24_238 = fmul float %la_load_239, %ly_load_239" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5610 'fmul' 'tmp_24_238' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1501 : Operation 5611 [1/1] (0.00ns)   --->   "%tmp_21_239 = or i16 %tmp_16, 240" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5611 'or' 'tmp_21_239' <Predicate = true> <Delay = 0.00>
ST_1501 : Operation 5612 [1/1] (0.00ns)   --->   "%tmp_22_239 = zext i16 %tmp_21_239 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5612 'zext' 'tmp_22_239' <Predicate = true> <Delay = 0.00>
ST_1501 : Operation 5613 [1/1] (0.00ns)   --->   "%la_addr_241 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_239" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5613 'getelementptr' 'la_addr_241' <Predicate = true> <Delay = 0.00>
ST_1501 : Operation 5614 [2/2] (1.23ns)   --->   "%la_load_240 = load float* %la_addr_241, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5614 'load' 'la_load_240' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1502 <SV = 1096> <Delay = 6.43>
ST_1502 : Operation 5615 [4/4] (6.43ns)   --->   "%tmp_25_238 = fadd float %tmp_25_237, %tmp_24_238" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5615 'fadd' 'tmp_25_238' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1502 : Operation 5616 [1/2] (1.23ns)   --->   "%la_load_240 = load float* %la_addr_241, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5616 'load' 'la_load_240' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1503 <SV = 1097> <Delay = 7.01>
ST_1503 : Operation 5617 [3/4] (6.43ns)   --->   "%tmp_25_238 = fadd float %tmp_25_237, %tmp_24_238" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5617 'fadd' 'tmp_25_238' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1503 : Operation 5618 [3/3] (7.01ns)   --->   "%tmp_24_239 = fmul float %la_load_240, %ly_load_240" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5618 'fmul' 'tmp_24_239' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1504 <SV = 1098> <Delay = 7.01>
ST_1504 : Operation 5619 [2/4] (6.43ns)   --->   "%tmp_25_238 = fadd float %tmp_25_237, %tmp_24_238" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5619 'fadd' 'tmp_25_238' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1504 : Operation 5620 [2/3] (7.01ns)   --->   "%tmp_24_239 = fmul float %la_load_240, %ly_load_240" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5620 'fmul' 'tmp_24_239' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1505 <SV = 1099> <Delay = 7.01>
ST_1505 : Operation 5621 [1/4] (6.43ns)   --->   "%tmp_25_238 = fadd float %tmp_25_237, %tmp_24_238" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5621 'fadd' 'tmp_25_238' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1505 : Operation 5622 [1/3] (7.01ns)   --->   "%tmp_24_239 = fmul float %la_load_240, %ly_load_240" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5622 'fmul' 'tmp_24_239' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1505 : Operation 5623 [1/1] (0.00ns)   --->   "%tmp_21_240 = or i16 %tmp_16, 241" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5623 'or' 'tmp_21_240' <Predicate = true> <Delay = 0.00>
ST_1505 : Operation 5624 [1/1] (0.00ns)   --->   "%tmp_22_240 = zext i16 %tmp_21_240 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5624 'zext' 'tmp_22_240' <Predicate = true> <Delay = 0.00>
ST_1505 : Operation 5625 [1/1] (0.00ns)   --->   "%la_addr_242 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_240" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5625 'getelementptr' 'la_addr_242' <Predicate = true> <Delay = 0.00>
ST_1505 : Operation 5626 [2/2] (1.23ns)   --->   "%la_load_241 = load float* %la_addr_242, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5626 'load' 'la_load_241' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1506 <SV = 1100> <Delay = 6.43>
ST_1506 : Operation 5627 [4/4] (6.43ns)   --->   "%tmp_25_239 = fadd float %tmp_25_238, %tmp_24_239" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5627 'fadd' 'tmp_25_239' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1506 : Operation 5628 [1/2] (1.23ns)   --->   "%la_load_241 = load float* %la_addr_242, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5628 'load' 'la_load_241' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1507 <SV = 1101> <Delay = 7.01>
ST_1507 : Operation 5629 [3/4] (6.43ns)   --->   "%tmp_25_239 = fadd float %tmp_25_238, %tmp_24_239" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5629 'fadd' 'tmp_25_239' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1507 : Operation 5630 [3/3] (7.01ns)   --->   "%tmp_24_240 = fmul float %la_load_241, %ly_load_241" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5630 'fmul' 'tmp_24_240' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1508 <SV = 1102> <Delay = 7.01>
ST_1508 : Operation 5631 [2/4] (6.43ns)   --->   "%tmp_25_239 = fadd float %tmp_25_238, %tmp_24_239" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5631 'fadd' 'tmp_25_239' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1508 : Operation 5632 [2/3] (7.01ns)   --->   "%tmp_24_240 = fmul float %la_load_241, %ly_load_241" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5632 'fmul' 'tmp_24_240' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1509 <SV = 1103> <Delay = 7.01>
ST_1509 : Operation 5633 [1/4] (6.43ns)   --->   "%tmp_25_239 = fadd float %tmp_25_238, %tmp_24_239" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5633 'fadd' 'tmp_25_239' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1509 : Operation 5634 [1/3] (7.01ns)   --->   "%tmp_24_240 = fmul float %la_load_241, %ly_load_241" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5634 'fmul' 'tmp_24_240' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1509 : Operation 5635 [1/1] (0.00ns)   --->   "%tmp_21_241 = or i16 %tmp_16, 242" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5635 'or' 'tmp_21_241' <Predicate = true> <Delay = 0.00>
ST_1509 : Operation 5636 [1/1] (0.00ns)   --->   "%tmp_22_241 = zext i16 %tmp_21_241 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5636 'zext' 'tmp_22_241' <Predicate = true> <Delay = 0.00>
ST_1509 : Operation 5637 [1/1] (0.00ns)   --->   "%la_addr_243 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_241" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5637 'getelementptr' 'la_addr_243' <Predicate = true> <Delay = 0.00>
ST_1509 : Operation 5638 [2/2] (1.23ns)   --->   "%la_load_242 = load float* %la_addr_243, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5638 'load' 'la_load_242' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1510 <SV = 1104> <Delay = 6.43>
ST_1510 : Operation 5639 [4/4] (6.43ns)   --->   "%tmp_25_240 = fadd float %tmp_25_239, %tmp_24_240" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5639 'fadd' 'tmp_25_240' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1510 : Operation 5640 [1/2] (1.23ns)   --->   "%la_load_242 = load float* %la_addr_243, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5640 'load' 'la_load_242' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1511 <SV = 1105> <Delay = 7.01>
ST_1511 : Operation 5641 [3/4] (6.43ns)   --->   "%tmp_25_240 = fadd float %tmp_25_239, %tmp_24_240" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5641 'fadd' 'tmp_25_240' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1511 : Operation 5642 [3/3] (7.01ns)   --->   "%tmp_24_241 = fmul float %la_load_242, %ly_load_242" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5642 'fmul' 'tmp_24_241' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1512 <SV = 1106> <Delay = 7.01>
ST_1512 : Operation 5643 [2/4] (6.43ns)   --->   "%tmp_25_240 = fadd float %tmp_25_239, %tmp_24_240" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5643 'fadd' 'tmp_25_240' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1512 : Operation 5644 [2/3] (7.01ns)   --->   "%tmp_24_241 = fmul float %la_load_242, %ly_load_242" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5644 'fmul' 'tmp_24_241' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1513 <SV = 1107> <Delay = 7.01>
ST_1513 : Operation 5645 [1/4] (6.43ns)   --->   "%tmp_25_240 = fadd float %tmp_25_239, %tmp_24_240" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5645 'fadd' 'tmp_25_240' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1513 : Operation 5646 [1/3] (7.01ns)   --->   "%tmp_24_241 = fmul float %la_load_242, %ly_load_242" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5646 'fmul' 'tmp_24_241' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1513 : Operation 5647 [1/1] (0.00ns)   --->   "%tmp_21_242 = or i16 %tmp_16, 243" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5647 'or' 'tmp_21_242' <Predicate = true> <Delay = 0.00>
ST_1513 : Operation 5648 [1/1] (0.00ns)   --->   "%tmp_22_242 = zext i16 %tmp_21_242 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5648 'zext' 'tmp_22_242' <Predicate = true> <Delay = 0.00>
ST_1513 : Operation 5649 [1/1] (0.00ns)   --->   "%la_addr_244 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_242" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5649 'getelementptr' 'la_addr_244' <Predicate = true> <Delay = 0.00>
ST_1513 : Operation 5650 [2/2] (1.23ns)   --->   "%la_load_243 = load float* %la_addr_244, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5650 'load' 'la_load_243' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1514 <SV = 1108> <Delay = 6.43>
ST_1514 : Operation 5651 [4/4] (6.43ns)   --->   "%tmp_25_241 = fadd float %tmp_25_240, %tmp_24_241" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5651 'fadd' 'tmp_25_241' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1514 : Operation 5652 [1/2] (1.23ns)   --->   "%la_load_243 = load float* %la_addr_244, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5652 'load' 'la_load_243' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1515 <SV = 1109> <Delay = 7.01>
ST_1515 : Operation 5653 [3/4] (6.43ns)   --->   "%tmp_25_241 = fadd float %tmp_25_240, %tmp_24_241" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5653 'fadd' 'tmp_25_241' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1515 : Operation 5654 [3/3] (7.01ns)   --->   "%tmp_24_242 = fmul float %la_load_243, %ly_load_243" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5654 'fmul' 'tmp_24_242' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1516 <SV = 1110> <Delay = 7.01>
ST_1516 : Operation 5655 [2/4] (6.43ns)   --->   "%tmp_25_241 = fadd float %tmp_25_240, %tmp_24_241" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5655 'fadd' 'tmp_25_241' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1516 : Operation 5656 [2/3] (7.01ns)   --->   "%tmp_24_242 = fmul float %la_load_243, %ly_load_243" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5656 'fmul' 'tmp_24_242' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1517 <SV = 1111> <Delay = 7.01>
ST_1517 : Operation 5657 [1/4] (6.43ns)   --->   "%tmp_25_241 = fadd float %tmp_25_240, %tmp_24_241" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5657 'fadd' 'tmp_25_241' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1517 : Operation 5658 [1/3] (7.01ns)   --->   "%tmp_24_242 = fmul float %la_load_243, %ly_load_243" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5658 'fmul' 'tmp_24_242' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1517 : Operation 5659 [1/1] (0.00ns)   --->   "%tmp_21_243 = or i16 %tmp_16, 244" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5659 'or' 'tmp_21_243' <Predicate = true> <Delay = 0.00>
ST_1517 : Operation 5660 [1/1] (0.00ns)   --->   "%tmp_22_243 = zext i16 %tmp_21_243 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5660 'zext' 'tmp_22_243' <Predicate = true> <Delay = 0.00>
ST_1517 : Operation 5661 [1/1] (0.00ns)   --->   "%la_addr_245 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_243" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5661 'getelementptr' 'la_addr_245' <Predicate = true> <Delay = 0.00>
ST_1517 : Operation 5662 [2/2] (1.23ns)   --->   "%la_load_244 = load float* %la_addr_245, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5662 'load' 'la_load_244' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1518 <SV = 1112> <Delay = 6.43>
ST_1518 : Operation 5663 [4/4] (6.43ns)   --->   "%tmp_25_242 = fadd float %tmp_25_241, %tmp_24_242" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5663 'fadd' 'tmp_25_242' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1518 : Operation 5664 [1/2] (1.23ns)   --->   "%la_load_244 = load float* %la_addr_245, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5664 'load' 'la_load_244' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1519 <SV = 1113> <Delay = 7.01>
ST_1519 : Operation 5665 [3/4] (6.43ns)   --->   "%tmp_25_242 = fadd float %tmp_25_241, %tmp_24_242" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5665 'fadd' 'tmp_25_242' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1519 : Operation 5666 [3/3] (7.01ns)   --->   "%tmp_24_243 = fmul float %la_load_244, %ly_load_244" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5666 'fmul' 'tmp_24_243' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1520 <SV = 1114> <Delay = 7.01>
ST_1520 : Operation 5667 [2/4] (6.43ns)   --->   "%tmp_25_242 = fadd float %tmp_25_241, %tmp_24_242" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5667 'fadd' 'tmp_25_242' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1520 : Operation 5668 [2/3] (7.01ns)   --->   "%tmp_24_243 = fmul float %la_load_244, %ly_load_244" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5668 'fmul' 'tmp_24_243' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1521 <SV = 1115> <Delay = 7.01>
ST_1521 : Operation 5669 [1/4] (6.43ns)   --->   "%tmp_25_242 = fadd float %tmp_25_241, %tmp_24_242" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5669 'fadd' 'tmp_25_242' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1521 : Operation 5670 [1/3] (7.01ns)   --->   "%tmp_24_243 = fmul float %la_load_244, %ly_load_244" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5670 'fmul' 'tmp_24_243' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1521 : Operation 5671 [1/1] (0.00ns)   --->   "%tmp_21_244 = or i16 %tmp_16, 245" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5671 'or' 'tmp_21_244' <Predicate = true> <Delay = 0.00>
ST_1521 : Operation 5672 [1/1] (0.00ns)   --->   "%tmp_22_244 = zext i16 %tmp_21_244 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5672 'zext' 'tmp_22_244' <Predicate = true> <Delay = 0.00>
ST_1521 : Operation 5673 [1/1] (0.00ns)   --->   "%la_addr_246 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_244" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5673 'getelementptr' 'la_addr_246' <Predicate = true> <Delay = 0.00>
ST_1521 : Operation 5674 [2/2] (1.23ns)   --->   "%la_load_245 = load float* %la_addr_246, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5674 'load' 'la_load_245' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1522 <SV = 1116> <Delay = 6.43>
ST_1522 : Operation 5675 [4/4] (6.43ns)   --->   "%tmp_25_243 = fadd float %tmp_25_242, %tmp_24_243" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5675 'fadd' 'tmp_25_243' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1522 : Operation 5676 [1/2] (1.23ns)   --->   "%la_load_245 = load float* %la_addr_246, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5676 'load' 'la_load_245' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1523 <SV = 1117> <Delay = 7.01>
ST_1523 : Operation 5677 [3/4] (6.43ns)   --->   "%tmp_25_243 = fadd float %tmp_25_242, %tmp_24_243" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5677 'fadd' 'tmp_25_243' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1523 : Operation 5678 [3/3] (7.01ns)   --->   "%tmp_24_244 = fmul float %la_load_245, %ly_load_245" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5678 'fmul' 'tmp_24_244' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1524 <SV = 1118> <Delay = 7.01>
ST_1524 : Operation 5679 [2/4] (6.43ns)   --->   "%tmp_25_243 = fadd float %tmp_25_242, %tmp_24_243" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5679 'fadd' 'tmp_25_243' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1524 : Operation 5680 [2/3] (7.01ns)   --->   "%tmp_24_244 = fmul float %la_load_245, %ly_load_245" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5680 'fmul' 'tmp_24_244' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1525 <SV = 1119> <Delay = 7.01>
ST_1525 : Operation 5681 [1/4] (6.43ns)   --->   "%tmp_25_243 = fadd float %tmp_25_242, %tmp_24_243" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5681 'fadd' 'tmp_25_243' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1525 : Operation 5682 [1/3] (7.01ns)   --->   "%tmp_24_244 = fmul float %la_load_245, %ly_load_245" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5682 'fmul' 'tmp_24_244' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1525 : Operation 5683 [1/1] (0.00ns)   --->   "%tmp_21_245 = or i16 %tmp_16, 246" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5683 'or' 'tmp_21_245' <Predicate = true> <Delay = 0.00>
ST_1525 : Operation 5684 [1/1] (0.00ns)   --->   "%tmp_22_245 = zext i16 %tmp_21_245 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5684 'zext' 'tmp_22_245' <Predicate = true> <Delay = 0.00>
ST_1525 : Operation 5685 [1/1] (0.00ns)   --->   "%la_addr_247 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_245" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5685 'getelementptr' 'la_addr_247' <Predicate = true> <Delay = 0.00>
ST_1525 : Operation 5686 [2/2] (1.23ns)   --->   "%la_load_246 = load float* %la_addr_247, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5686 'load' 'la_load_246' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1525 : Operation 5687 [1/1] (0.00ns)   --->   "%tmp_21_246 = or i16 %tmp_16, 247" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5687 'or' 'tmp_21_246' <Predicate = true> <Delay = 0.00>
ST_1525 : Operation 5688 [1/1] (0.00ns)   --->   "%tmp_22_246 = zext i16 %tmp_21_246 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5688 'zext' 'tmp_22_246' <Predicate = true> <Delay = 0.00>
ST_1525 : Operation 5689 [1/1] (0.00ns)   --->   "%la_addr_248 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_246" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5689 'getelementptr' 'la_addr_248' <Predicate = true> <Delay = 0.00>
ST_1525 : Operation 5690 [2/2] (1.23ns)   --->   "%la_load_247 = load float* %la_addr_248, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5690 'load' 'la_load_247' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1526 <SV = 1120> <Delay = 6.43>
ST_1526 : Operation 5691 [4/4] (6.43ns)   --->   "%tmp_25_244 = fadd float %tmp_25_243, %tmp_24_244" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5691 'fadd' 'tmp_25_244' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1526 : Operation 5692 [1/2] (1.23ns)   --->   "%la_load_246 = load float* %la_addr_247, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5692 'load' 'la_load_246' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1526 : Operation 5693 [1/2] (1.23ns)   --->   "%la_load_247 = load float* %la_addr_248, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5693 'load' 'la_load_247' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1526 : Operation 5694 [1/1] (0.00ns)   --->   "%tmp_21_247 = or i16 %tmp_16, 248" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5694 'or' 'tmp_21_247' <Predicate = true> <Delay = 0.00>
ST_1526 : Operation 5695 [1/1] (0.00ns)   --->   "%tmp_22_247 = zext i16 %tmp_21_247 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5695 'zext' 'tmp_22_247' <Predicate = true> <Delay = 0.00>
ST_1526 : Operation 5696 [1/1] (0.00ns)   --->   "%la_addr_249 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_247" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5696 'getelementptr' 'la_addr_249' <Predicate = true> <Delay = 0.00>
ST_1526 : Operation 5697 [2/2] (1.23ns)   --->   "%la_load_248 = load float* %la_addr_249, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5697 'load' 'la_load_248' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1526 : Operation 5698 [1/1] (0.00ns)   --->   "%tmp_21_248 = or i16 %tmp_16, 249" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5698 'or' 'tmp_21_248' <Predicate = true> <Delay = 0.00>
ST_1526 : Operation 5699 [1/1] (0.00ns)   --->   "%tmp_22_248 = zext i16 %tmp_21_248 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5699 'zext' 'tmp_22_248' <Predicate = true> <Delay = 0.00>
ST_1526 : Operation 5700 [1/1] (0.00ns)   --->   "%la_addr_250 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_248" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5700 'getelementptr' 'la_addr_250' <Predicate = true> <Delay = 0.00>
ST_1526 : Operation 5701 [2/2] (1.23ns)   --->   "%la_load_249 = load float* %la_addr_250, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5701 'load' 'la_load_249' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1527 <SV = 1121> <Delay = 7.01>
ST_1527 : Operation 5702 [3/4] (6.43ns)   --->   "%tmp_25_244 = fadd float %tmp_25_243, %tmp_24_244" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5702 'fadd' 'tmp_25_244' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1527 : Operation 5703 [3/3] (7.01ns)   --->   "%tmp_24_245 = fmul float %la_load_246, %ly_load_246" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5703 'fmul' 'tmp_24_245' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1527 : Operation 5704 [3/3] (7.01ns)   --->   "%tmp_24_246 = fmul float %la_load_247, %ly_load_247" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5704 'fmul' 'tmp_24_246' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1527 : Operation 5705 [1/2] (1.23ns)   --->   "%la_load_248 = load float* %la_addr_249, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5705 'load' 'la_load_248' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1527 : Operation 5706 [1/2] (1.23ns)   --->   "%la_load_249 = load float* %la_addr_250, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5706 'load' 'la_load_249' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1527 : Operation 5707 [1/1] (0.00ns)   --->   "%tmp_21_249 = or i16 %tmp_16, 250" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5707 'or' 'tmp_21_249' <Predicate = true> <Delay = 0.00>
ST_1527 : Operation 5708 [1/1] (0.00ns)   --->   "%tmp_22_249 = zext i16 %tmp_21_249 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5708 'zext' 'tmp_22_249' <Predicate = true> <Delay = 0.00>
ST_1527 : Operation 5709 [1/1] (0.00ns)   --->   "%la_addr_251 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_249" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5709 'getelementptr' 'la_addr_251' <Predicate = true> <Delay = 0.00>
ST_1527 : Operation 5710 [2/2] (1.23ns)   --->   "%la_load_250 = load float* %la_addr_251, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5710 'load' 'la_load_250' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1527 : Operation 5711 [1/1] (0.00ns)   --->   "%tmp_21_250 = or i16 %tmp_16, 251" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5711 'or' 'tmp_21_250' <Predicate = true> <Delay = 0.00>
ST_1527 : Operation 5712 [1/1] (0.00ns)   --->   "%tmp_22_250 = zext i16 %tmp_21_250 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5712 'zext' 'tmp_22_250' <Predicate = true> <Delay = 0.00>
ST_1527 : Operation 5713 [1/1] (0.00ns)   --->   "%la_addr_252 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_250" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5713 'getelementptr' 'la_addr_252' <Predicate = true> <Delay = 0.00>
ST_1527 : Operation 5714 [2/2] (1.23ns)   --->   "%la_load_251 = load float* %la_addr_252, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5714 'load' 'la_load_251' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1528 <SV = 1122> <Delay = 7.01>
ST_1528 : Operation 5715 [2/4] (6.43ns)   --->   "%tmp_25_244 = fadd float %tmp_25_243, %tmp_24_244" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5715 'fadd' 'tmp_25_244' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1528 : Operation 5716 [2/3] (7.01ns)   --->   "%tmp_24_245 = fmul float %la_load_246, %ly_load_246" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5716 'fmul' 'tmp_24_245' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1528 : Operation 5717 [2/3] (7.01ns)   --->   "%tmp_24_246 = fmul float %la_load_247, %ly_load_247" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5717 'fmul' 'tmp_24_246' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1528 : Operation 5718 [3/3] (7.01ns)   --->   "%tmp_24_247 = fmul float %la_load_248, %ly_load_248" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5718 'fmul' 'tmp_24_247' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1528 : Operation 5719 [3/3] (7.01ns)   --->   "%tmp_24_248 = fmul float %la_load_249, %ly_load_249" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5719 'fmul' 'tmp_24_248' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1528 : Operation 5720 [1/2] (1.23ns)   --->   "%la_load_250 = load float* %la_addr_251, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5720 'load' 'la_load_250' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1528 : Operation 5721 [1/2] (1.23ns)   --->   "%la_load_251 = load float* %la_addr_252, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5721 'load' 'la_load_251' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1528 : Operation 5722 [1/1] (0.00ns)   --->   "%tmp_21_251 = or i16 %tmp_16, 252" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5722 'or' 'tmp_21_251' <Predicate = true> <Delay = 0.00>
ST_1528 : Operation 5723 [1/1] (0.00ns)   --->   "%tmp_22_251 = zext i16 %tmp_21_251 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5723 'zext' 'tmp_22_251' <Predicate = true> <Delay = 0.00>
ST_1528 : Operation 5724 [1/1] (0.00ns)   --->   "%la_addr_253 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_251" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5724 'getelementptr' 'la_addr_253' <Predicate = true> <Delay = 0.00>
ST_1528 : Operation 5725 [2/2] (1.23ns)   --->   "%la_load_252 = load float* %la_addr_253, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5725 'load' 'la_load_252' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1528 : Operation 5726 [1/1] (0.00ns)   --->   "%tmp_21_252 = or i16 %tmp_16, 253" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5726 'or' 'tmp_21_252' <Predicate = true> <Delay = 0.00>
ST_1528 : Operation 5727 [1/1] (0.00ns)   --->   "%tmp_22_252 = zext i16 %tmp_21_252 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5727 'zext' 'tmp_22_252' <Predicate = true> <Delay = 0.00>
ST_1528 : Operation 5728 [1/1] (0.00ns)   --->   "%la_addr_254 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_252" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5728 'getelementptr' 'la_addr_254' <Predicate = true> <Delay = 0.00>
ST_1528 : Operation 5729 [2/2] (1.23ns)   --->   "%la_load_253 = load float* %la_addr_254, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5729 'load' 'la_load_253' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1529 <SV = 1123> <Delay = 7.01>
ST_1529 : Operation 5730 [1/4] (6.43ns)   --->   "%tmp_25_244 = fadd float %tmp_25_243, %tmp_24_244" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5730 'fadd' 'tmp_25_244' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1529 : Operation 5731 [1/3] (7.01ns)   --->   "%tmp_24_245 = fmul float %la_load_246, %ly_load_246" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5731 'fmul' 'tmp_24_245' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1529 : Operation 5732 [1/3] (7.01ns)   --->   "%tmp_24_246 = fmul float %la_load_247, %ly_load_247" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5732 'fmul' 'tmp_24_246' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1529 : Operation 5733 [2/3] (7.01ns)   --->   "%tmp_24_247 = fmul float %la_load_248, %ly_load_248" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5733 'fmul' 'tmp_24_247' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1529 : Operation 5734 [2/3] (7.01ns)   --->   "%tmp_24_248 = fmul float %la_load_249, %ly_load_249" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5734 'fmul' 'tmp_24_248' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1529 : Operation 5735 [3/3] (7.01ns)   --->   "%tmp_24_249 = fmul float %la_load_250, %ly_load_250" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5735 'fmul' 'tmp_24_249' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1529 : Operation 5736 [3/3] (7.01ns)   --->   "%tmp_24_250 = fmul float %la_load_251, %ly_load_251" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5736 'fmul' 'tmp_24_250' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1529 : Operation 5737 [1/2] (1.23ns)   --->   "%la_load_252 = load float* %la_addr_253, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5737 'load' 'la_load_252' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1529 : Operation 5738 [1/2] (1.23ns)   --->   "%la_load_253 = load float* %la_addr_254, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5738 'load' 'la_load_253' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1529 : Operation 5739 [1/1] (0.00ns)   --->   "%tmp_21_253 = or i16 %tmp_16, 254" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5739 'or' 'tmp_21_253' <Predicate = true> <Delay = 0.00>
ST_1529 : Operation 5740 [1/1] (0.00ns)   --->   "%tmp_22_253 = zext i16 %tmp_21_253 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5740 'zext' 'tmp_22_253' <Predicate = true> <Delay = 0.00>
ST_1529 : Operation 5741 [1/1] (0.00ns)   --->   "%la_addr_255 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_253" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5741 'getelementptr' 'la_addr_255' <Predicate = true> <Delay = 0.00>
ST_1529 : Operation 5742 [2/2] (1.23ns)   --->   "%la_load_254 = load float* %la_addr_255, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5742 'load' 'la_load_254' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1529 : Operation 5743 [1/1] (0.00ns)   --->   "%tmp_21_254 = or i16 %tmp_16, 255" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5743 'or' 'tmp_21_254' <Predicate = true> <Delay = 0.00>
ST_1529 : Operation 5744 [1/1] (0.00ns)   --->   "%tmp_22_254 = zext i16 %tmp_21_254 to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5744 'zext' 'tmp_22_254' <Predicate = true> <Delay = 0.00>
ST_1529 : Operation 5745 [1/1] (0.00ns)   --->   "%la_addr_256 = getelementptr inbounds [65536 x float]* @la, i64 0, i64 %tmp_22_254" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5745 'getelementptr' 'la_addr_256' <Predicate = true> <Delay = 0.00>
ST_1529 : Operation 5746 [2/2] (1.23ns)   --->   "%la_load_255 = load float* %la_addr_256, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5746 'load' 'la_load_255' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1530 <SV = 1124> <Delay = 7.01>
ST_1530 : Operation 5747 [4/4] (6.43ns)   --->   "%tmp_25_245 = fadd float %tmp_25_244, %tmp_24_245" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5747 'fadd' 'tmp_25_245' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1530 : Operation 5748 [1/3] (7.01ns)   --->   "%tmp_24_247 = fmul float %la_load_248, %ly_load_248" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5748 'fmul' 'tmp_24_247' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1530 : Operation 5749 [1/3] (7.01ns)   --->   "%tmp_24_248 = fmul float %la_load_249, %ly_load_249" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5749 'fmul' 'tmp_24_248' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1530 : Operation 5750 [2/3] (7.01ns)   --->   "%tmp_24_249 = fmul float %la_load_250, %ly_load_250" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5750 'fmul' 'tmp_24_249' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1530 : Operation 5751 [2/3] (7.01ns)   --->   "%tmp_24_250 = fmul float %la_load_251, %ly_load_251" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5751 'fmul' 'tmp_24_250' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1530 : Operation 5752 [3/3] (7.01ns)   --->   "%tmp_24_251 = fmul float %la_load_252, %ly_load_252" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5752 'fmul' 'tmp_24_251' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1530 : Operation 5753 [3/3] (7.01ns)   --->   "%tmp_24_252 = fmul float %la_load_253, %ly_load_253" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5753 'fmul' 'tmp_24_252' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1530 : Operation 5754 [1/2] (1.23ns)   --->   "%la_load_254 = load float* %la_addr_255, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5754 'load' 'la_load_254' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1530 : Operation 5755 [1/2] (1.23ns)   --->   "%la_load_255 = load float* %la_addr_256, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5755 'load' 'la_load_255' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 1531 <SV = 1125> <Delay = 7.01>
ST_1531 : Operation 5756 [3/4] (6.43ns)   --->   "%tmp_25_245 = fadd float %tmp_25_244, %tmp_24_245" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5756 'fadd' 'tmp_25_245' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1531 : Operation 5757 [1/3] (7.01ns)   --->   "%tmp_24_249 = fmul float %la_load_250, %ly_load_250" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5757 'fmul' 'tmp_24_249' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1531 : Operation 5758 [1/3] (7.01ns)   --->   "%tmp_24_250 = fmul float %la_load_251, %ly_load_251" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5758 'fmul' 'tmp_24_250' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1531 : Operation 5759 [2/3] (7.01ns)   --->   "%tmp_24_251 = fmul float %la_load_252, %ly_load_252" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5759 'fmul' 'tmp_24_251' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1531 : Operation 5760 [2/3] (7.01ns)   --->   "%tmp_24_252 = fmul float %la_load_253, %ly_load_253" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5760 'fmul' 'tmp_24_252' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1531 : Operation 5761 [3/3] (7.01ns)   --->   "%tmp_24_253 = fmul float %la_load_254, %ly_load_254" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5761 'fmul' 'tmp_24_253' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1531 : Operation 5762 [3/3] (7.01ns)   --->   "%tmp_24_254 = fmul float %la_load_255, %ly_load_255" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5762 'fmul' 'tmp_24_254' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1532 <SV = 1126> <Delay = 7.01>
ST_1532 : Operation 5763 [2/4] (6.43ns)   --->   "%tmp_25_245 = fadd float %tmp_25_244, %tmp_24_245" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5763 'fadd' 'tmp_25_245' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1532 : Operation 5764 [1/3] (7.01ns)   --->   "%tmp_24_251 = fmul float %la_load_252, %ly_load_252" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5764 'fmul' 'tmp_24_251' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1532 : Operation 5765 [1/3] (7.01ns)   --->   "%tmp_24_252 = fmul float %la_load_253, %ly_load_253" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5765 'fmul' 'tmp_24_252' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1532 : Operation 5766 [2/3] (7.01ns)   --->   "%tmp_24_253 = fmul float %la_load_254, %ly_load_254" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5766 'fmul' 'tmp_24_253' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1532 : Operation 5767 [2/3] (7.01ns)   --->   "%tmp_24_254 = fmul float %la_load_255, %ly_load_255" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5767 'fmul' 'tmp_24_254' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1533 <SV = 1127> <Delay = 7.01>
ST_1533 : Operation 5768 [1/4] (6.43ns)   --->   "%tmp_25_245 = fadd float %tmp_25_244, %tmp_24_245" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5768 'fadd' 'tmp_25_245' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1533 : Operation 5769 [1/3] (7.01ns)   --->   "%tmp_24_253 = fmul float %la_load_254, %ly_load_254" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5769 'fmul' 'tmp_24_253' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1533 : Operation 5770 [1/3] (7.01ns)   --->   "%tmp_24_254 = fmul float %la_load_255, %ly_load_255" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5770 'fmul' 'tmp_24_254' <Predicate = true> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1534 <SV = 1128> <Delay = 6.43>
ST_1534 : Operation 5771 [4/4] (6.43ns)   --->   "%tmp_25_246 = fadd float %tmp_25_245, %tmp_24_246" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5771 'fadd' 'tmp_25_246' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1535 <SV = 1129> <Delay = 6.43>
ST_1535 : Operation 5772 [3/4] (6.43ns)   --->   "%tmp_25_246 = fadd float %tmp_25_245, %tmp_24_246" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5772 'fadd' 'tmp_25_246' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1536 <SV = 1130> <Delay = 6.43>
ST_1536 : Operation 5773 [2/4] (6.43ns)   --->   "%tmp_25_246 = fadd float %tmp_25_245, %tmp_24_246" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5773 'fadd' 'tmp_25_246' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1537 <SV = 1131> <Delay = 6.43>
ST_1537 : Operation 5774 [1/4] (6.43ns)   --->   "%tmp_25_246 = fadd float %tmp_25_245, %tmp_24_246" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5774 'fadd' 'tmp_25_246' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1538 <SV = 1132> <Delay = 6.43>
ST_1538 : Operation 5775 [4/4] (6.43ns)   --->   "%tmp_25_247 = fadd float %tmp_25_246, %tmp_24_247" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5775 'fadd' 'tmp_25_247' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1539 <SV = 1133> <Delay = 6.43>
ST_1539 : Operation 5776 [3/4] (6.43ns)   --->   "%tmp_25_247 = fadd float %tmp_25_246, %tmp_24_247" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5776 'fadd' 'tmp_25_247' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1540 <SV = 1134> <Delay = 6.43>
ST_1540 : Operation 5777 [2/4] (6.43ns)   --->   "%tmp_25_247 = fadd float %tmp_25_246, %tmp_24_247" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5777 'fadd' 'tmp_25_247' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1541 <SV = 1135> <Delay = 6.43>
ST_1541 : Operation 5778 [1/4] (6.43ns)   --->   "%tmp_25_247 = fadd float %tmp_25_246, %tmp_24_247" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5778 'fadd' 'tmp_25_247' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1542 <SV = 1136> <Delay = 6.43>
ST_1542 : Operation 5779 [4/4] (6.43ns)   --->   "%tmp_25_248 = fadd float %tmp_25_247, %tmp_24_248" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5779 'fadd' 'tmp_25_248' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1543 <SV = 1137> <Delay = 6.43>
ST_1543 : Operation 5780 [3/4] (6.43ns)   --->   "%tmp_25_248 = fadd float %tmp_25_247, %tmp_24_248" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5780 'fadd' 'tmp_25_248' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1544 <SV = 1138> <Delay = 6.43>
ST_1544 : Operation 5781 [2/4] (6.43ns)   --->   "%tmp_25_248 = fadd float %tmp_25_247, %tmp_24_248" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5781 'fadd' 'tmp_25_248' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1545 <SV = 1139> <Delay = 6.43>
ST_1545 : Operation 5782 [1/4] (6.43ns)   --->   "%tmp_25_248 = fadd float %tmp_25_247, %tmp_24_248" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5782 'fadd' 'tmp_25_248' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1546 <SV = 1140> <Delay = 6.43>
ST_1546 : Operation 5783 [4/4] (6.43ns)   --->   "%tmp_25_249 = fadd float %tmp_25_248, %tmp_24_249" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5783 'fadd' 'tmp_25_249' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1547 <SV = 1141> <Delay = 6.43>
ST_1547 : Operation 5784 [3/4] (6.43ns)   --->   "%tmp_25_249 = fadd float %tmp_25_248, %tmp_24_249" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5784 'fadd' 'tmp_25_249' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1548 <SV = 1142> <Delay = 6.43>
ST_1548 : Operation 5785 [2/4] (6.43ns)   --->   "%tmp_25_249 = fadd float %tmp_25_248, %tmp_24_249" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5785 'fadd' 'tmp_25_249' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1549 <SV = 1143> <Delay = 6.43>
ST_1549 : Operation 5786 [1/4] (6.43ns)   --->   "%tmp_25_249 = fadd float %tmp_25_248, %tmp_24_249" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5786 'fadd' 'tmp_25_249' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1550 <SV = 1144> <Delay = 6.43>
ST_1550 : Operation 5787 [4/4] (6.43ns)   --->   "%tmp_25_250 = fadd float %tmp_25_249, %tmp_24_250" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5787 'fadd' 'tmp_25_250' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1551 <SV = 1145> <Delay = 6.43>
ST_1551 : Operation 5788 [3/4] (6.43ns)   --->   "%tmp_25_250 = fadd float %tmp_25_249, %tmp_24_250" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5788 'fadd' 'tmp_25_250' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1552 <SV = 1146> <Delay = 6.43>
ST_1552 : Operation 5789 [2/4] (6.43ns)   --->   "%tmp_25_250 = fadd float %tmp_25_249, %tmp_24_250" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5789 'fadd' 'tmp_25_250' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1553 <SV = 1147> <Delay = 6.43>
ST_1553 : Operation 5790 [1/4] (6.43ns)   --->   "%tmp_25_250 = fadd float %tmp_25_249, %tmp_24_250" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5790 'fadd' 'tmp_25_250' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1554 <SV = 1148> <Delay = 6.43>
ST_1554 : Operation 5791 [4/4] (6.43ns)   --->   "%tmp_25_251 = fadd float %tmp_25_250, %tmp_24_251" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5791 'fadd' 'tmp_25_251' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1555 <SV = 1149> <Delay = 6.43>
ST_1555 : Operation 5792 [3/4] (6.43ns)   --->   "%tmp_25_251 = fadd float %tmp_25_250, %tmp_24_251" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5792 'fadd' 'tmp_25_251' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1556 <SV = 1150> <Delay = 6.43>
ST_1556 : Operation 5793 [2/4] (6.43ns)   --->   "%tmp_25_251 = fadd float %tmp_25_250, %tmp_24_251" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5793 'fadd' 'tmp_25_251' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1557 <SV = 1151> <Delay = 6.43>
ST_1557 : Operation 5794 [1/4] (6.43ns)   --->   "%tmp_25_251 = fadd float %tmp_25_250, %tmp_24_251" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5794 'fadd' 'tmp_25_251' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1558 <SV = 1152> <Delay = 6.43>
ST_1558 : Operation 5795 [4/4] (6.43ns)   --->   "%tmp_25_252 = fadd float %tmp_25_251, %tmp_24_252" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5795 'fadd' 'tmp_25_252' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1559 <SV = 1153> <Delay = 6.43>
ST_1559 : Operation 5796 [3/4] (6.43ns)   --->   "%tmp_25_252 = fadd float %tmp_25_251, %tmp_24_252" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5796 'fadd' 'tmp_25_252' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1560 <SV = 1154> <Delay = 6.43>
ST_1560 : Operation 5797 [2/4] (6.43ns)   --->   "%tmp_25_252 = fadd float %tmp_25_251, %tmp_24_252" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5797 'fadd' 'tmp_25_252' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1561 <SV = 1155> <Delay = 6.43>
ST_1561 : Operation 5798 [1/4] (6.43ns)   --->   "%tmp_25_252 = fadd float %tmp_25_251, %tmp_24_252" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5798 'fadd' 'tmp_25_252' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1562 <SV = 1156> <Delay = 6.43>
ST_1562 : Operation 5799 [4/4] (6.43ns)   --->   "%tmp_25_253 = fadd float %tmp_25_252, %tmp_24_253" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5799 'fadd' 'tmp_25_253' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1563 <SV = 1157> <Delay = 6.43>
ST_1563 : Operation 5800 [3/4] (6.43ns)   --->   "%tmp_25_253 = fadd float %tmp_25_252, %tmp_24_253" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5800 'fadd' 'tmp_25_253' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1564 <SV = 1158> <Delay = 6.43>
ST_1564 : Operation 5801 [2/4] (6.43ns)   --->   "%tmp_25_253 = fadd float %tmp_25_252, %tmp_24_253" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5801 'fadd' 'tmp_25_253' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1565 <SV = 1159> <Delay = 6.43>
ST_1565 : Operation 5802 [1/4] (6.43ns)   --->   "%tmp_25_253 = fadd float %tmp_25_252, %tmp_24_253" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5802 'fadd' 'tmp_25_253' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1566 <SV = 1160> <Delay = 6.43>
ST_1566 : Operation 5803 [4/4] (6.43ns)   --->   "%tmp_25_254 = fadd float %tmp_25_253, %tmp_24_254" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5803 'fadd' 'tmp_25_254' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1567 <SV = 1161> <Delay = 6.43>
ST_1567 : Operation 5804 [3/4] (6.43ns)   --->   "%tmp_25_254 = fadd float %tmp_25_253, %tmp_24_254" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5804 'fadd' 'tmp_25_254' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1568 <SV = 1162> <Delay = 6.43>
ST_1568 : Operation 5805 [2/4] (6.43ns)   --->   "%tmp_25_254 = fadd float %tmp_25_253, %tmp_24_254" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5805 'fadd' 'tmp_25_254' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1569 <SV = 1163> <Delay = 6.43>
ST_1569 : Operation 5806 [1/4] (6.43ns)   --->   "%tmp_25_254 = fadd float %tmp_25_253, %tmp_24_254" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5806 'fadd' 'tmp_25_254' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1570 <SV = 1164> <Delay = 1.23>
ST_1570 : Operation 5807 [1/1] (1.23ns)   --->   "store float %tmp_25_254, float* %lx_addr_1, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26]   --->   Operation 5807 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1570 : Operation 5808 [1/1] (0.00ns)   --->   "br label %4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:23]   --->   Operation 5808 'br' <Predicate = true> <Delay = 0.00>

State 1571 <SV = 136> <Delay = 1.23>
ST_1571 : Operation 5809 [1/1] (0.00ns)   --->   "%i4_0_reg2mem38_0_i_i = phi i9 [ 0, %5 ], [ %p_reg2mem_0_i_i, %BurstBB278 ]" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:31]   --->   Operation 5809 'phi' 'i4_0_reg2mem38_0_i_i' <Predicate = true> <Delay = 0.00>
ST_1571 : Operation 5810 [1/1] (0.88ns)   --->   "%exitcond = icmp eq i9 %i4_0_reg2mem38_0_i_i, -256" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:31]   --->   Operation 5810 'icmp' 'exitcond' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1571 : Operation 5811 [1/1] (0.77ns)   --->   "%p_reg2mem_0_i_i = add i9 %i4_0_reg2mem38_0_i_i, 1" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:31]   --->   Operation 5811 'add' 'p_reg2mem_0_i_i' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1571 : Operation 5812 [1/1] (0.00ns)   --->   "%7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 5812 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_1571 : Operation 5813 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %8, label %ReqCondBB276" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:31]   --->   Operation 5813 'br' <Predicate = true> <Delay = 0.00>
ST_1571 : Operation 5814 [1/1] (0.00ns)   --->   "%tmp_19 = zext i9 %i4_0_reg2mem38_0_i_i to i64" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:32]   --->   Operation 5814 'zext' 'tmp_19' <Predicate = (!exitcond)> <Delay = 0.00>
ST_1571 : Operation 5815 [1/1] (0.00ns)   --->   "%lx_addr_2 = getelementptr inbounds [256 x float]* @lx, i64 0, i64 %tmp_19" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:32]   --->   Operation 5815 'getelementptr' 'lx_addr_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_1571 : Operation 5816 [2/2] (1.23ns)   --->   "%lx_load = load float* %lx_addr_2, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:32]   --->   Operation 5816 'load' 'lx_load' <Predicate = (!exitcond)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1571 : Operation 5817 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32 addrspace(4)* %p0, i32 13)"   --->   Operation 5817 'write' <Predicate = (exitcond)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1571 : Operation 5818 [1/1] (0.00ns)   --->   "%p0_count_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p0_count) nounwind"   --->   Operation 5818 'read' 'p0_count_read_1' <Predicate = (exitcond)> <Delay = 0.00>
ST_1571 : Operation 5819 [1/1] (0.00ns)   --->   "%tmp_26 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %p0_count_read_1, i32 4, i32 31)"   --->   Operation 5819 'partselect' 'tmp_26' <Predicate = (exitcond)> <Delay = 0.00>
ST_1571 : Operation 5820 [1/1] (1.01ns)   --->   "%icmp1 = icmp eq i28 %tmp_26, 0"   --->   Operation 5820 'icmp' 'icmp1' <Predicate = (exitcond)> <Delay = 1.01> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1571 : Operation 5821 [1/1] (0.00ns)   --->   "br i1 %icmp1, label %9, label %for.body.i.i"   --->   Operation 5821 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 1572 <SV = 137> <Delay = 7.30>
ST_1572 : Operation 5822 [1/2] (1.23ns)   --->   "%lx_load = load float* %lx_addr_2, align 4" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:32]   --->   Operation 5822 'load' 'lx_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1572 : Operation 5823 [1/1] (0.00ns)   --->   "%val_i_i = bitcast float %lx_load to i32" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:32]   --->   Operation 5823 'bitcast' 'val_i_i' <Predicate = true> <Delay = 0.00>
ST_1572 : Operation 5824 [1/1] (0.88ns)   --->   "%tmp_27 = icmp eq i9 %i4_0_reg2mem38_0_i_i, 0" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:31]   --->   Operation 5824 'icmp' 'tmp_27' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1572 : Operation 5825 [1/1] (0.00ns)   --->   "br i1 %tmp_27, label %ReqBB277, label %BurstBB275" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:31]   --->   Operation 5825 'br' <Predicate = true> <Delay = 0.00>
ST_1572 : Operation 5826 [1/1] (7.30ns)   --->   "%gmem_addr_5_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 256)" [mvt_compute_unit:52]   --->   Operation 5826 'writereq' 'gmem_addr_5_wr_req' <Predicate = (tmp_27)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1572 : Operation 5827 [1/1] (0.00ns)   --->   "br label %BurstBB275"   --->   Operation 5827 'br' <Predicate = (tmp_27)> <Delay = 0.00>

State 1573 <SV = 138> <Delay = 7.30>
ST_1573 : Operation 5828 [1/1] (7.30ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1, i32 %val_i_i, i4 -1)" [mvt_compute_unit:52]   --->   Operation 5828 'write' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1573 : Operation 5829 [1/1] (0.00ns) (grouped into LUT with out node tmp_31)   --->   "%tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_reg2mem_0_i_i, i32 8)" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:31]   --->   Operation 5829 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_1573 : Operation 5830 [1/1] (0.77ns)   --->   "%tmp_29 = add i9 %i4_0_reg2mem38_0_i_i, -255" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:31]   --->   Operation 5830 'add' 'tmp_29' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1573 : Operation 5831 [1/1] (0.00ns) (grouped into LUT with out node tmp_31)   --->   "%tmp_30 = select i1 %tmp_28, i9 %tmp_29, i9 %p_reg2mem_0_i_i" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:31]   --->   Operation 5831 'select' 'tmp_30' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1573 : Operation 5832 [1/1] (0.88ns) (out node of the LUT)   --->   "%tmp_31 = icmp eq i9 %tmp_30, 0" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:31]   --->   Operation 5832 'icmp' 'tmp_31' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1573 : Operation 5833 [1/1] (0.00ns)   --->   "br i1 %tmp_31, label %RespBB, label %BurstBB278" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:31]   --->   Operation 5833 'br' <Predicate = true> <Delay = 0.00>

State 1574 <SV = 139> <Delay = 7.30>
ST_1574 : Operation 5834 [132/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5834 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1575 <SV = 140> <Delay = 7.30>
ST_1575 : Operation 5835 [131/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5835 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1576 <SV = 141> <Delay = 7.30>
ST_1576 : Operation 5836 [130/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5836 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1577 <SV = 142> <Delay = 7.30>
ST_1577 : Operation 5837 [129/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5837 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1578 <SV = 143> <Delay = 7.30>
ST_1578 : Operation 5838 [128/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5838 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1579 <SV = 144> <Delay = 7.30>
ST_1579 : Operation 5839 [127/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5839 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1580 <SV = 145> <Delay = 7.30>
ST_1580 : Operation 5840 [126/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5840 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1581 <SV = 146> <Delay = 7.30>
ST_1581 : Operation 5841 [125/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5841 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1582 <SV = 147> <Delay = 7.30>
ST_1582 : Operation 5842 [124/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5842 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1583 <SV = 148> <Delay = 7.30>
ST_1583 : Operation 5843 [123/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5843 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1584 <SV = 149> <Delay = 7.30>
ST_1584 : Operation 5844 [122/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5844 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1585 <SV = 150> <Delay = 7.30>
ST_1585 : Operation 5845 [121/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5845 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1586 <SV = 151> <Delay = 7.30>
ST_1586 : Operation 5846 [120/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5846 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1587 <SV = 152> <Delay = 7.30>
ST_1587 : Operation 5847 [119/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5847 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1588 <SV = 153> <Delay = 7.30>
ST_1588 : Operation 5848 [118/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5848 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1589 <SV = 154> <Delay = 7.30>
ST_1589 : Operation 5849 [117/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5849 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1590 <SV = 155> <Delay = 7.30>
ST_1590 : Operation 5850 [116/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5850 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1591 <SV = 156> <Delay = 7.30>
ST_1591 : Operation 5851 [115/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5851 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1592 <SV = 157> <Delay = 7.30>
ST_1592 : Operation 5852 [114/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5852 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1593 <SV = 158> <Delay = 7.30>
ST_1593 : Operation 5853 [113/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5853 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1594 <SV = 159> <Delay = 7.30>
ST_1594 : Operation 5854 [112/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5854 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1595 <SV = 160> <Delay = 7.30>
ST_1595 : Operation 5855 [111/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5855 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1596 <SV = 161> <Delay = 7.30>
ST_1596 : Operation 5856 [110/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5856 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1597 <SV = 162> <Delay = 7.30>
ST_1597 : Operation 5857 [109/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5857 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1598 <SV = 163> <Delay = 7.30>
ST_1598 : Operation 5858 [108/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5858 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1599 <SV = 164> <Delay = 7.30>
ST_1599 : Operation 5859 [107/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5859 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1600 <SV = 165> <Delay = 7.30>
ST_1600 : Operation 5860 [106/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5860 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1601 <SV = 166> <Delay = 7.30>
ST_1601 : Operation 5861 [105/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5861 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1602 <SV = 167> <Delay = 7.30>
ST_1602 : Operation 5862 [104/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5862 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1603 <SV = 168> <Delay = 7.30>
ST_1603 : Operation 5863 [103/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5863 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1604 <SV = 169> <Delay = 7.30>
ST_1604 : Operation 5864 [102/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5864 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1605 <SV = 170> <Delay = 7.30>
ST_1605 : Operation 5865 [101/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5865 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1606 <SV = 171> <Delay = 7.30>
ST_1606 : Operation 5866 [100/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5866 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1607 <SV = 172> <Delay = 7.30>
ST_1607 : Operation 5867 [99/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5867 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1608 <SV = 173> <Delay = 7.30>
ST_1608 : Operation 5868 [98/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5868 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1609 <SV = 174> <Delay = 7.30>
ST_1609 : Operation 5869 [97/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5869 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1610 <SV = 175> <Delay = 7.30>
ST_1610 : Operation 5870 [96/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5870 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1611 <SV = 176> <Delay = 7.30>
ST_1611 : Operation 5871 [95/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5871 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1612 <SV = 177> <Delay = 7.30>
ST_1612 : Operation 5872 [94/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5872 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1613 <SV = 178> <Delay = 7.30>
ST_1613 : Operation 5873 [93/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5873 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1614 <SV = 179> <Delay = 7.30>
ST_1614 : Operation 5874 [92/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5874 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1615 <SV = 180> <Delay = 7.30>
ST_1615 : Operation 5875 [91/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5875 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1616 <SV = 181> <Delay = 7.30>
ST_1616 : Operation 5876 [90/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5876 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1617 <SV = 182> <Delay = 7.30>
ST_1617 : Operation 5877 [89/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5877 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1618 <SV = 183> <Delay = 7.30>
ST_1618 : Operation 5878 [88/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5878 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1619 <SV = 184> <Delay = 7.30>
ST_1619 : Operation 5879 [87/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5879 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1620 <SV = 185> <Delay = 7.30>
ST_1620 : Operation 5880 [86/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5880 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1621 <SV = 186> <Delay = 7.30>
ST_1621 : Operation 5881 [85/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5881 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1622 <SV = 187> <Delay = 7.30>
ST_1622 : Operation 5882 [84/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5882 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1623 <SV = 188> <Delay = 7.30>
ST_1623 : Operation 5883 [83/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5883 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1624 <SV = 189> <Delay = 7.30>
ST_1624 : Operation 5884 [82/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5884 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1625 <SV = 190> <Delay = 7.30>
ST_1625 : Operation 5885 [81/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5885 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1626 <SV = 191> <Delay = 7.30>
ST_1626 : Operation 5886 [80/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5886 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1627 <SV = 192> <Delay = 7.30>
ST_1627 : Operation 5887 [79/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5887 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1628 <SV = 193> <Delay = 7.30>
ST_1628 : Operation 5888 [78/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5888 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1629 <SV = 194> <Delay = 7.30>
ST_1629 : Operation 5889 [77/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5889 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1630 <SV = 195> <Delay = 7.30>
ST_1630 : Operation 5890 [76/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5890 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1631 <SV = 196> <Delay = 7.30>
ST_1631 : Operation 5891 [75/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5891 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1632 <SV = 197> <Delay = 7.30>
ST_1632 : Operation 5892 [74/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5892 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1633 <SV = 198> <Delay = 7.30>
ST_1633 : Operation 5893 [73/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5893 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1634 <SV = 199> <Delay = 7.30>
ST_1634 : Operation 5894 [72/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5894 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1635 <SV = 200> <Delay = 7.30>
ST_1635 : Operation 5895 [71/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5895 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1636 <SV = 201> <Delay = 7.30>
ST_1636 : Operation 5896 [70/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5896 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1637 <SV = 202> <Delay = 7.30>
ST_1637 : Operation 5897 [69/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5897 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1638 <SV = 203> <Delay = 7.30>
ST_1638 : Operation 5898 [68/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5898 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1639 <SV = 204> <Delay = 7.30>
ST_1639 : Operation 5899 [67/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5899 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1640 <SV = 205> <Delay = 7.30>
ST_1640 : Operation 5900 [66/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5900 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1641 <SV = 206> <Delay = 7.30>
ST_1641 : Operation 5901 [65/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5901 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1642 <SV = 207> <Delay = 7.30>
ST_1642 : Operation 5902 [64/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5902 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1643 <SV = 208> <Delay = 7.30>
ST_1643 : Operation 5903 [63/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5903 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1644 <SV = 209> <Delay = 7.30>
ST_1644 : Operation 5904 [62/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5904 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1645 <SV = 210> <Delay = 7.30>
ST_1645 : Operation 5905 [61/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5905 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1646 <SV = 211> <Delay = 7.30>
ST_1646 : Operation 5906 [60/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5906 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1647 <SV = 212> <Delay = 7.30>
ST_1647 : Operation 5907 [59/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5907 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1648 <SV = 213> <Delay = 7.30>
ST_1648 : Operation 5908 [58/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5908 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1649 <SV = 214> <Delay = 7.30>
ST_1649 : Operation 5909 [57/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5909 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1650 <SV = 215> <Delay = 7.30>
ST_1650 : Operation 5910 [56/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5910 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1651 <SV = 216> <Delay = 7.30>
ST_1651 : Operation 5911 [55/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5911 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1652 <SV = 217> <Delay = 7.30>
ST_1652 : Operation 5912 [54/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5912 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1653 <SV = 218> <Delay = 7.30>
ST_1653 : Operation 5913 [53/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5913 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1654 <SV = 219> <Delay = 7.30>
ST_1654 : Operation 5914 [52/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5914 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1655 <SV = 220> <Delay = 7.30>
ST_1655 : Operation 5915 [51/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5915 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1656 <SV = 221> <Delay = 7.30>
ST_1656 : Operation 5916 [50/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5916 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1657 <SV = 222> <Delay = 7.30>
ST_1657 : Operation 5917 [49/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5917 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1658 <SV = 223> <Delay = 7.30>
ST_1658 : Operation 5918 [48/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5918 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1659 <SV = 224> <Delay = 7.30>
ST_1659 : Operation 5919 [47/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5919 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1660 <SV = 225> <Delay = 7.30>
ST_1660 : Operation 5920 [46/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5920 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1661 <SV = 226> <Delay = 7.30>
ST_1661 : Operation 5921 [45/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5921 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1662 <SV = 227> <Delay = 7.30>
ST_1662 : Operation 5922 [44/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5922 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1663 <SV = 228> <Delay = 7.30>
ST_1663 : Operation 5923 [43/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5923 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1664 <SV = 229> <Delay = 7.30>
ST_1664 : Operation 5924 [42/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5924 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1665 <SV = 230> <Delay = 7.30>
ST_1665 : Operation 5925 [41/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5925 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1666 <SV = 231> <Delay = 7.30>
ST_1666 : Operation 5926 [40/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5926 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1667 <SV = 232> <Delay = 7.30>
ST_1667 : Operation 5927 [39/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5927 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1668 <SV = 233> <Delay = 7.30>
ST_1668 : Operation 5928 [38/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5928 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1669 <SV = 234> <Delay = 7.30>
ST_1669 : Operation 5929 [37/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5929 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1670 <SV = 235> <Delay = 7.30>
ST_1670 : Operation 5930 [36/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5930 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1671 <SV = 236> <Delay = 7.30>
ST_1671 : Operation 5931 [35/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5931 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1672 <SV = 237> <Delay = 7.30>
ST_1672 : Operation 5932 [34/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5932 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1673 <SV = 238> <Delay = 7.30>
ST_1673 : Operation 5933 [33/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5933 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1674 <SV = 239> <Delay = 7.30>
ST_1674 : Operation 5934 [32/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5934 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1675 <SV = 240> <Delay = 7.30>
ST_1675 : Operation 5935 [31/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5935 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1676 <SV = 241> <Delay = 7.30>
ST_1676 : Operation 5936 [30/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5936 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1677 <SV = 242> <Delay = 7.30>
ST_1677 : Operation 5937 [29/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5937 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1678 <SV = 243> <Delay = 7.30>
ST_1678 : Operation 5938 [28/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5938 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1679 <SV = 244> <Delay = 7.30>
ST_1679 : Operation 5939 [27/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5939 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1680 <SV = 245> <Delay = 7.30>
ST_1680 : Operation 5940 [26/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5940 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1681 <SV = 246> <Delay = 7.30>
ST_1681 : Operation 5941 [25/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5941 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1682 <SV = 247> <Delay = 7.30>
ST_1682 : Operation 5942 [24/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5942 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1683 <SV = 248> <Delay = 7.30>
ST_1683 : Operation 5943 [23/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5943 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1684 <SV = 249> <Delay = 7.30>
ST_1684 : Operation 5944 [22/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5944 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1685 <SV = 250> <Delay = 7.30>
ST_1685 : Operation 5945 [21/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5945 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1686 <SV = 251> <Delay = 7.30>
ST_1686 : Operation 5946 [20/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5946 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1687 <SV = 252> <Delay = 7.30>
ST_1687 : Operation 5947 [19/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5947 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1688 <SV = 253> <Delay = 7.30>
ST_1688 : Operation 5948 [18/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5948 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1689 <SV = 254> <Delay = 7.30>
ST_1689 : Operation 5949 [17/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5949 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1690 <SV = 255> <Delay = 7.30>
ST_1690 : Operation 5950 [16/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5950 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1691 <SV = 256> <Delay = 7.30>
ST_1691 : Operation 5951 [15/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5951 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1692 <SV = 257> <Delay = 7.30>
ST_1692 : Operation 5952 [14/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5952 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1693 <SV = 258> <Delay = 7.30>
ST_1693 : Operation 5953 [13/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5953 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1694 <SV = 259> <Delay = 7.30>
ST_1694 : Operation 5954 [12/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5954 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1695 <SV = 260> <Delay = 7.30>
ST_1695 : Operation 5955 [11/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5955 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1696 <SV = 261> <Delay = 7.30>
ST_1696 : Operation 5956 [10/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5956 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1697 <SV = 262> <Delay = 7.30>
ST_1697 : Operation 5957 [9/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5957 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1698 <SV = 263> <Delay = 7.30>
ST_1698 : Operation 5958 [8/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5958 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1699 <SV = 264> <Delay = 7.30>
ST_1699 : Operation 5959 [7/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5959 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1700 <SV = 265> <Delay = 7.30>
ST_1700 : Operation 5960 [6/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5960 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1701 <SV = 266> <Delay = 7.30>
ST_1701 : Operation 5961 [5/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5961 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1702 <SV = 267> <Delay = 7.30>
ST_1702 : Operation 5962 [4/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5962 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1703 <SV = 268> <Delay = 7.30>
ST_1703 : Operation 5963 [3/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5963 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1704 <SV = 269> <Delay = 7.30>
ST_1704 : Operation 5964 [2/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5964 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1705 <SV = 270> <Delay = 7.30>
ST_1705 : Operation 5965 [1/132] (7.30ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32 addrspace(1)* %gmem_addr_1)" [mvt_compute_unit:52]   --->   Operation 5965 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = (tmp_31)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1705 : Operation 5966 [1/1] (0.00ns)   --->   "br label %BurstBB278"   --->   Operation 5966 'br' <Predicate = (tmp_31)> <Delay = 0.00>
ST_1705 : Operation 5967 [1/1] (0.00ns)   --->   "br label %6" [/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:31]   --->   Operation 5967 'br' <Predicate = true> <Delay = 0.00>

State 1706 <SV = 137> <Delay = 0.00>
ST_1706 : Operation 5968 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32 addrspace(4)* %p0, i32 15)"   --->   Operation 5968 'write' <Predicate = (icmp1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1706 : Operation 5969 [1/1] (0.00ns)   --->   "br label %for.body.i.i"   --->   Operation 5969 'br' <Predicate = (icmp1)> <Delay = 0.00>
ST_1706 : Operation 5970 [1/1] (0.00ns)   --->   "br label %for.header.i.i"   --->   Operation 5970 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.53ns
The critical path consists of the following:
	s_axi read on port 'local_size_x' (/tools/xilinx/ISE_EDK/Vivado/2018.2/common/technology/autopilot/opencl/aesl_gen_cu_body.inc:73) [30]  (1 ns)
	'mul' operation ('bound', /tools/xilinx/ISE_EDK/Vivado/2018.2/common/technology/autopilot/opencl/aesl_gen_cu_body.inc:73) [47]  (4.53 ns)

 <State 2>: 5.45ns
The critical path consists of the following:
	'mul' operation ('bound4', /tools/xilinx/ISE_EDK/Vivado/2018.2/common/technology/autopilot/opencl/aesl_gen_cu_body.inc:73) [50]  (5.45 ns)

 <State 3>: 1.33ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [53]  (0 ns)
	'add' operation ('indvar_flatten_next') [56]  (1.33 ns)

 <State 4>: 0.656ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i_0_reg2mem48_0_i_i', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:14) with incoming values : ('p_reg2mem33_0_i_i', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:14) [74]  (0.656 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 28>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 29>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 30>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 31>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 32>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 33>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 34>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 35>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 36>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 37>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 38>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 39>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 40>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 41>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 42>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 43>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 44>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 45>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 46>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 47>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 48>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 49>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 50>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 51>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 52>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 53>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 54>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 55>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 56>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 57>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 58>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 59>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 60>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 61>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 62>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 63>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 64>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 65>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 66>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 67>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 68>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 69>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 70>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 71>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 72>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 73>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 74>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 75>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 76>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 77>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 78>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 79>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 80>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 81>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 82>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 83>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 84>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 85>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 86>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 87>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 88>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 89>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 90>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 91>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 92>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 93>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 94>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 95>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 96>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 97>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 98>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 99>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 100>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 101>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 102>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 103>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 104>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 105>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 106>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 107>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 108>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 109>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 110>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 111>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 112>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 113>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 114>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 115>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 116>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 117>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 118>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 119>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 120>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 121>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 122>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 123>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 124>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 125>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 126>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 127>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 128>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 129>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 130>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 131>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 132>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 133>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 134>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 135>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 136>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 137>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 138>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:51) [84]  (7.3 ns)

 <State 139>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (mvt_compute_unit:51) [87]  (7.3 ns)

 <State 140>: 1.24ns
The critical path consists of the following:
	'store' operation (/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:15) of variable 'tmp_s', mvt_compute_unit:51 on array 'la' [90]  (1.24 ns)

 <State 141>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 142>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 143>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 144>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 145>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 146>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 147>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 148>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 149>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 150>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 151>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 152>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 153>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 154>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 155>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 156>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 157>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 158>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 159>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 160>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 161>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 162>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 163>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 164>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 165>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 166>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 167>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 168>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 169>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 170>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 171>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 172>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 173>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 174>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 175>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 176>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 177>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 178>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 179>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 180>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 181>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 182>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 183>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 184>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 185>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 186>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 187>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 188>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 189>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 190>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 191>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 192>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 193>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 194>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 195>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 196>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 197>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 198>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 199>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 200>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 201>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 202>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 203>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 204>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 205>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 206>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 207>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 208>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 209>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 210>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 211>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 212>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 213>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 214>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 215>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 216>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 217>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 218>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 219>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 220>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 221>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 222>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 223>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 224>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 225>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 226>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 227>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 228>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 229>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 230>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 231>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 232>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 233>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 234>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 235>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 236>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 237>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 238>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 239>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 240>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 241>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 242>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 243>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 244>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 245>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 246>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 247>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 248>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 249>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 250>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 251>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 252>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 253>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 254>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 255>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 256>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 257>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 258>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 259>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 260>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 261>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 262>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 263>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 264>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 265>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 266>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 267>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 268>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 269>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 270>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 271>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 272>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 273>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 274>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [105]  (7.3 ns)

 <State 275>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (mvt_compute_unit:52) [108]  (7.3 ns)

 <State 276>: 1.24ns
The critical path consists of the following:
	'store' operation (/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:17) of variable 'tmp_10', mvt_compute_unit:52 on array 'lx' [111]  (1.24 ns)

 <State 277>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 278>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 279>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 280>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 281>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 282>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 283>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 284>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 285>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 286>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 287>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 288>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 289>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 290>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 291>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 292>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 293>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 294>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 295>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 296>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 297>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 298>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 299>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 300>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 301>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 302>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 303>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 304>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 305>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 306>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 307>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 308>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 309>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 310>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 311>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 312>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 313>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 314>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 315>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 316>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 317>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 318>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 319>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 320>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 321>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 322>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 323>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 324>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 325>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 326>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 327>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 328>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 329>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 330>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 331>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 332>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 333>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 334>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 335>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 336>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 337>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 338>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 339>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 340>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 341>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 342>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 343>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 344>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 345>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 346>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 347>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 348>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 349>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 350>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 351>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 352>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 353>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 354>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 355>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 356>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 357>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 358>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 359>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 360>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 361>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 362>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 363>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 364>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 365>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 366>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 367>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 368>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 369>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 370>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 371>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 372>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 373>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 374>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 375>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 376>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 377>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 378>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 379>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 380>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 381>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 382>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 383>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 384>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 385>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 386>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 387>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 388>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 389>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 390>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 391>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 392>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 393>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 394>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 395>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 396>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 397>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 398>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 399>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 400>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 401>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 402>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 403>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 404>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 405>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 406>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 407>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 408>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 409>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 410>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [126]  (7.3 ns)

 <State 411>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (mvt_compute_unit:52) [129]  (7.3 ns)

 <State 412>: 1.24ns
The critical path consists of the following:
	'store' operation (/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:19) of variable 'tmp_13', mvt_compute_unit:52 on array 'ly' [132]  (1.24 ns)

 <State 413>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [136]  (1.24 ns)

 <State 414>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_2', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [138]  (1.24 ns)

 <State 415>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_4', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [140]  (1.24 ns)

 <State 416>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_6', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [142]  (1.24 ns)

 <State 417>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_8', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [144]  (1.24 ns)

 <State 418>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_10', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [146]  (1.24 ns)

 <State 419>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_12', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [148]  (1.24 ns)

 <State 420>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_14', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [150]  (1.24 ns)

 <State 421>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_16', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [152]  (1.24 ns)

 <State 422>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_18', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [154]  (1.24 ns)

 <State 423>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_20', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [156]  (1.24 ns)

 <State 424>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_22', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [158]  (1.24 ns)

 <State 425>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_24', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [160]  (1.24 ns)

 <State 426>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_26', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [162]  (1.24 ns)

 <State 427>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_28', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [164]  (1.24 ns)

 <State 428>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_30', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [166]  (1.24 ns)

 <State 429>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_32', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [168]  (1.24 ns)

 <State 430>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_34', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [170]  (1.24 ns)

 <State 431>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_36', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [172]  (1.24 ns)

 <State 432>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_38', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [174]  (1.24 ns)

 <State 433>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_40', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [176]  (1.24 ns)

 <State 434>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_42', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [178]  (1.24 ns)

 <State 435>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_44', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [180]  (1.24 ns)

 <State 436>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_46', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [182]  (1.24 ns)

 <State 437>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_48', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [184]  (1.24 ns)

 <State 438>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_50', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [186]  (1.24 ns)

 <State 439>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_52', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [188]  (1.24 ns)

 <State 440>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_54', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [190]  (1.24 ns)

 <State 441>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_56', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [192]  (1.24 ns)

 <State 442>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_58', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [194]  (1.24 ns)

 <State 443>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_60', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [196]  (1.24 ns)

 <State 444>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_62', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [198]  (1.24 ns)

 <State 445>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_64', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [200]  (1.24 ns)

 <State 446>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_66', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [202]  (1.24 ns)

 <State 447>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_68', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [204]  (1.24 ns)

 <State 448>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_70', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [206]  (1.24 ns)

 <State 449>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_72', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [208]  (1.24 ns)

 <State 450>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_74', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [210]  (1.24 ns)

 <State 451>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_76', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [212]  (1.24 ns)

 <State 452>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_78', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [214]  (1.24 ns)

 <State 453>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_80', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [216]  (1.24 ns)

 <State 454>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_82', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [218]  (1.24 ns)

 <State 455>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_84', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [220]  (1.24 ns)

 <State 456>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_86', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [222]  (1.24 ns)

 <State 457>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_88', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [224]  (1.24 ns)

 <State 458>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_90', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [226]  (1.24 ns)

 <State 459>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_92', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [228]  (1.24 ns)

 <State 460>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_94', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [230]  (1.24 ns)

 <State 461>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_96', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [232]  (1.24 ns)

 <State 462>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_98', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [234]  (1.24 ns)

 <State 463>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_100', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [236]  (1.24 ns)

 <State 464>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_102', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [238]  (1.24 ns)

 <State 465>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_104', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [240]  (1.24 ns)

 <State 466>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_106', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [242]  (1.24 ns)

 <State 467>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_108', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [244]  (1.24 ns)

 <State 468>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_110', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [246]  (1.24 ns)

 <State 469>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_112', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [248]  (1.24 ns)

 <State 470>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_114', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [250]  (1.24 ns)

 <State 471>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_116', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [252]  (1.24 ns)

 <State 472>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_118', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [254]  (1.24 ns)

 <State 473>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_120', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [256]  (1.24 ns)

 <State 474>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_122', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [258]  (1.24 ns)

 <State 475>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_124', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [260]  (1.24 ns)

 <State 476>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_126', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [262]  (1.24 ns)

 <State 477>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_128', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [264]  (1.24 ns)

 <State 478>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_130', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [266]  (1.24 ns)

 <State 479>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_132', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [268]  (1.24 ns)

 <State 480>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_134', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [270]  (1.24 ns)

 <State 481>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_136', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [272]  (1.24 ns)

 <State 482>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_138', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [274]  (1.24 ns)

 <State 483>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_140', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [276]  (1.24 ns)

 <State 484>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_142', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [278]  (1.24 ns)

 <State 485>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_144', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [280]  (1.24 ns)

 <State 486>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_146', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [282]  (1.24 ns)

 <State 487>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_148', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [284]  (1.24 ns)

 <State 488>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_150', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [286]  (1.24 ns)

 <State 489>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_152', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [288]  (1.24 ns)

 <State 490>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_154', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [290]  (1.24 ns)

 <State 491>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_156', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [292]  (1.24 ns)

 <State 492>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_158', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [294]  (1.24 ns)

 <State 493>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_160', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [296]  (1.24 ns)

 <State 494>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_162', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [298]  (1.24 ns)

 <State 495>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_164', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [300]  (1.24 ns)

 <State 496>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_166', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [302]  (1.24 ns)

 <State 497>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_168', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [304]  (1.24 ns)

 <State 498>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_170', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [306]  (1.24 ns)

 <State 499>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_172', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [308]  (1.24 ns)

 <State 500>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_174', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [310]  (1.24 ns)

 <State 501>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_176', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [312]  (1.24 ns)

 <State 502>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_178', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [314]  (1.24 ns)

 <State 503>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_180', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [316]  (1.24 ns)

 <State 504>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_182', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [318]  (1.24 ns)

 <State 505>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_184', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [320]  (1.24 ns)

 <State 506>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_186', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [322]  (1.24 ns)

 <State 507>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_188', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [324]  (1.24 ns)

 <State 508>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_190', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [326]  (1.24 ns)

 <State 509>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_192', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [328]  (1.24 ns)

 <State 510>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_194', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [330]  (1.24 ns)

 <State 511>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_196', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [332]  (1.24 ns)

 <State 512>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_198', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [334]  (1.24 ns)

 <State 513>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_200', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [336]  (1.24 ns)

 <State 514>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_202', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [338]  (1.24 ns)

 <State 515>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_204', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [340]  (1.24 ns)

 <State 516>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_206', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [342]  (1.24 ns)

 <State 517>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_208', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [344]  (1.24 ns)

 <State 518>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_210', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [346]  (1.24 ns)

 <State 519>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_212', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [348]  (1.24 ns)

 <State 520>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_214', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [350]  (1.24 ns)

 <State 521>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_216', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [352]  (1.24 ns)

 <State 522>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_218', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [354]  (1.24 ns)

 <State 523>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_220', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [356]  (1.24 ns)

 <State 524>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_222', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [358]  (1.24 ns)

 <State 525>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_224', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [360]  (1.24 ns)

 <State 526>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_226', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [362]  (1.24 ns)

 <State 527>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_228', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [364]  (1.24 ns)

 <State 528>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_230', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [366]  (1.24 ns)

 <State 529>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_232', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [368]  (1.24 ns)

 <State 530>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_234', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [370]  (1.24 ns)

 <State 531>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_236', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [372]  (1.24 ns)

 <State 532>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_238', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [374]  (1.24 ns)

 <State 533>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_240', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [376]  (1.24 ns)

 <State 534>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_242', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [378]  (1.24 ns)

 <State 535>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_244', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [380]  (1.24 ns)

 <State 536>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_246', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [382]  (1.24 ns)

 <State 537>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_248', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [384]  (1.24 ns)

 <State 538>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_250', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [386]  (1.24 ns)

 <State 539>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_252', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [388]  (1.24 ns)

 <State 540>: 1.24ns
The critical path consists of the following:
	'load' operation ('ly_load_254', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'ly' [390]  (1.24 ns)

 <State 541>: 1.24ns
The critical path consists of the following:
	'phi' operation ('i3_0_reg2mem42_0_i_i', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:23) with incoming values : ('p_reg2mem12_0_i_i', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:23) [394]  (0 ns)
	'getelementptr' operation ('la_addr_1', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [406]  (0 ns)
	'load' operation ('la_load', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'la' [407]  (1.24 ns)

 <State 542>: 1.24ns
The critical path consists of the following:
	'load' operation ('la_load', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) on array 'la' [407]  (1.24 ns)

 <State 543>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_21', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [408]  (7.02 ns)

 <State 544>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_21', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [408]  (7.02 ns)

 <State 545>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_21', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [408]  (7.02 ns)

 <State 546>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_22', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [409]  (6.44 ns)

 <State 547>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_1', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [414]  (7.02 ns)

 <State 548>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_1', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [414]  (7.02 ns)

 <State 549>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_1', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [414]  (7.02 ns)

 <State 550>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_1', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [415]  (6.44 ns)

 <State 551>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_2', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [420]  (7.02 ns)

 <State 552>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_2', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [420]  (7.02 ns)

 <State 553>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_2', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [420]  (7.02 ns)

 <State 554>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_2', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [421]  (6.44 ns)

 <State 555>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_3', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [426]  (7.02 ns)

 <State 556>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_3', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [426]  (7.02 ns)

 <State 557>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_3', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [426]  (7.02 ns)

 <State 558>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_3', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [427]  (6.44 ns)

 <State 559>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_4', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [432]  (7.02 ns)

 <State 560>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_4', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [432]  (7.02 ns)

 <State 561>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_4', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [432]  (7.02 ns)

 <State 562>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_4', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [433]  (6.44 ns)

 <State 563>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_5', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [438]  (7.02 ns)

 <State 564>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_5', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [438]  (7.02 ns)

 <State 565>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_5', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [438]  (7.02 ns)

 <State 566>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_5', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [439]  (6.44 ns)

 <State 567>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_6', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [444]  (7.02 ns)

 <State 568>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_6', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [444]  (7.02 ns)

 <State 569>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_6', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [444]  (7.02 ns)

 <State 570>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_6', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [445]  (6.44 ns)

 <State 571>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_7', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [450]  (7.02 ns)

 <State 572>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_7', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [450]  (7.02 ns)

 <State 573>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_7', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [450]  (7.02 ns)

 <State 574>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_7', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [451]  (6.44 ns)

 <State 575>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_8', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [456]  (7.02 ns)

 <State 576>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_8', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [456]  (7.02 ns)

 <State 577>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_8', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [456]  (7.02 ns)

 <State 578>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_8', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [457]  (6.44 ns)

 <State 579>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_9', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [462]  (7.02 ns)

 <State 580>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_9', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [462]  (7.02 ns)

 <State 581>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_9', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [462]  (7.02 ns)

 <State 582>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_9', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [463]  (6.44 ns)

 <State 583>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_s', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [468]  (7.02 ns)

 <State 584>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_s', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [468]  (7.02 ns)

 <State 585>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_s', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [468]  (7.02 ns)

 <State 586>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_s', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [469]  (6.44 ns)

 <State 587>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_10', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [474]  (7.02 ns)

 <State 588>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_10', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [474]  (7.02 ns)

 <State 589>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_10', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [474]  (7.02 ns)

 <State 590>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_10', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [475]  (6.44 ns)

 <State 591>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_11', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [480]  (7.02 ns)

 <State 592>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_11', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [480]  (7.02 ns)

 <State 593>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_11', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [480]  (7.02 ns)

 <State 594>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_11', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [481]  (6.44 ns)

 <State 595>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_12', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [486]  (7.02 ns)

 <State 596>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_12', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [486]  (7.02 ns)

 <State 597>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_12', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [486]  (7.02 ns)

 <State 598>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_12', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [487]  (6.44 ns)

 <State 599>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_13', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [492]  (7.02 ns)

 <State 600>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_13', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [492]  (7.02 ns)

 <State 601>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_13', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [492]  (7.02 ns)

 <State 602>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_13', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [493]  (6.44 ns)

 <State 603>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_14', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [498]  (7.02 ns)

 <State 604>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_14', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [498]  (7.02 ns)

 <State 605>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_14', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [498]  (7.02 ns)

 <State 606>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_14', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [499]  (6.44 ns)

 <State 607>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_15', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [504]  (7.02 ns)

 <State 608>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_15', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [504]  (7.02 ns)

 <State 609>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_15', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [504]  (7.02 ns)

 <State 610>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_15', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [505]  (6.44 ns)

 <State 611>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_16', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [510]  (7.02 ns)

 <State 612>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_16', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [510]  (7.02 ns)

 <State 613>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_16', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [510]  (7.02 ns)

 <State 614>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_16', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [511]  (6.44 ns)

 <State 615>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_17', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [516]  (7.02 ns)

 <State 616>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_17', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [516]  (7.02 ns)

 <State 617>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_17', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [516]  (7.02 ns)

 <State 618>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_17', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [517]  (6.44 ns)

 <State 619>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_18', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [522]  (7.02 ns)

 <State 620>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_18', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [522]  (7.02 ns)

 <State 621>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_18', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [522]  (7.02 ns)

 <State 622>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_18', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [523]  (6.44 ns)

 <State 623>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_19', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [528]  (7.02 ns)

 <State 624>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_19', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [528]  (7.02 ns)

 <State 625>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_19', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [528]  (7.02 ns)

 <State 626>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_19', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [529]  (6.44 ns)

 <State 627>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_20', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [534]  (7.02 ns)

 <State 628>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_20', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [534]  (7.02 ns)

 <State 629>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_20', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [534]  (7.02 ns)

 <State 630>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_20', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [535]  (6.44 ns)

 <State 631>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_21', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [540]  (7.02 ns)

 <State 632>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_21', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [540]  (7.02 ns)

 <State 633>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_21', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [540]  (7.02 ns)

 <State 634>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_21', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [541]  (6.44 ns)

 <State 635>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_22', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [546]  (7.02 ns)

 <State 636>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_22', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [546]  (7.02 ns)

 <State 637>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_22', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [546]  (7.02 ns)

 <State 638>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_22', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [547]  (6.44 ns)

 <State 639>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_23', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [552]  (7.02 ns)

 <State 640>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_23', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [552]  (7.02 ns)

 <State 641>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_23', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [552]  (7.02 ns)

 <State 642>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_23', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [553]  (6.44 ns)

 <State 643>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_24', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [558]  (7.02 ns)

 <State 644>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_24', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [558]  (7.02 ns)

 <State 645>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_24', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [558]  (7.02 ns)

 <State 646>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_24', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [559]  (6.44 ns)

 <State 647>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_25', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [564]  (7.02 ns)

 <State 648>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_25', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [564]  (7.02 ns)

 <State 649>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_25', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [564]  (7.02 ns)

 <State 650>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_25', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [565]  (6.44 ns)

 <State 651>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_26', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [570]  (7.02 ns)

 <State 652>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_26', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [570]  (7.02 ns)

 <State 653>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_26', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [570]  (7.02 ns)

 <State 654>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_26', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [571]  (6.44 ns)

 <State 655>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_27', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [576]  (7.02 ns)

 <State 656>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_27', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [576]  (7.02 ns)

 <State 657>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_27', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [576]  (7.02 ns)

 <State 658>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_27', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [577]  (6.44 ns)

 <State 659>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_28', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [582]  (7.02 ns)

 <State 660>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_28', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [582]  (7.02 ns)

 <State 661>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_28', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [582]  (7.02 ns)

 <State 662>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_28', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [583]  (6.44 ns)

 <State 663>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_29', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [588]  (7.02 ns)

 <State 664>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_29', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [588]  (7.02 ns)

 <State 665>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_29', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [588]  (7.02 ns)

 <State 666>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_29', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [589]  (6.44 ns)

 <State 667>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_30', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [594]  (7.02 ns)

 <State 668>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_30', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [594]  (7.02 ns)

 <State 669>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_30', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [594]  (7.02 ns)

 <State 670>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_30', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [595]  (6.44 ns)

 <State 671>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_31', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [600]  (7.02 ns)

 <State 672>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_31', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [600]  (7.02 ns)

 <State 673>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_31', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [600]  (7.02 ns)

 <State 674>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_31', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [601]  (6.44 ns)

 <State 675>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_32', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [606]  (7.02 ns)

 <State 676>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_32', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [606]  (7.02 ns)

 <State 677>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_32', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [606]  (7.02 ns)

 <State 678>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_32', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [607]  (6.44 ns)

 <State 679>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_33', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [612]  (7.02 ns)

 <State 680>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_33', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [612]  (7.02 ns)

 <State 681>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_33', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [612]  (7.02 ns)

 <State 682>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_33', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [613]  (6.44 ns)

 <State 683>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_34', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [618]  (7.02 ns)

 <State 684>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_34', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [618]  (7.02 ns)

 <State 685>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_34', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [618]  (7.02 ns)

 <State 686>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_34', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [619]  (6.44 ns)

 <State 687>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_35', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [624]  (7.02 ns)

 <State 688>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_35', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [624]  (7.02 ns)

 <State 689>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_35', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [624]  (7.02 ns)

 <State 690>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_35', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [625]  (6.44 ns)

 <State 691>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_36', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [630]  (7.02 ns)

 <State 692>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_36', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [630]  (7.02 ns)

 <State 693>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_36', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [630]  (7.02 ns)

 <State 694>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_36', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [631]  (6.44 ns)

 <State 695>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_37', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [636]  (7.02 ns)

 <State 696>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_37', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [636]  (7.02 ns)

 <State 697>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_37', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [636]  (7.02 ns)

 <State 698>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_37', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [637]  (6.44 ns)

 <State 699>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_38', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [642]  (7.02 ns)

 <State 700>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_38', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [642]  (7.02 ns)

 <State 701>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_38', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [642]  (7.02 ns)

 <State 702>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_38', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [643]  (6.44 ns)

 <State 703>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_39', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [648]  (7.02 ns)

 <State 704>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_39', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [648]  (7.02 ns)

 <State 705>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_39', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [648]  (7.02 ns)

 <State 706>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_39', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [649]  (6.44 ns)

 <State 707>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_40', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [654]  (7.02 ns)

 <State 708>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_40', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [654]  (7.02 ns)

 <State 709>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_40', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [654]  (7.02 ns)

 <State 710>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_40', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [655]  (6.44 ns)

 <State 711>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_41', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [660]  (7.02 ns)

 <State 712>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_41', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [660]  (7.02 ns)

 <State 713>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_41', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [660]  (7.02 ns)

 <State 714>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_41', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [661]  (6.44 ns)

 <State 715>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_42', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [666]  (7.02 ns)

 <State 716>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_42', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [666]  (7.02 ns)

 <State 717>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_42', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [666]  (7.02 ns)

 <State 718>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_42', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [667]  (6.44 ns)

 <State 719>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_43', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [672]  (7.02 ns)

 <State 720>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_43', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [672]  (7.02 ns)

 <State 721>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_43', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [672]  (7.02 ns)

 <State 722>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_43', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [673]  (6.44 ns)

 <State 723>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_44', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [678]  (7.02 ns)

 <State 724>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_44', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [678]  (7.02 ns)

 <State 725>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_44', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [678]  (7.02 ns)

 <State 726>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_44', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [679]  (6.44 ns)

 <State 727>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_45', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [684]  (7.02 ns)

 <State 728>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_45', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [684]  (7.02 ns)

 <State 729>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_45', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [684]  (7.02 ns)

 <State 730>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_45', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [685]  (6.44 ns)

 <State 731>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_46', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [690]  (7.02 ns)

 <State 732>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_46', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [690]  (7.02 ns)

 <State 733>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_46', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [690]  (7.02 ns)

 <State 734>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_46', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [691]  (6.44 ns)

 <State 735>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_47', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [696]  (7.02 ns)

 <State 736>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_47', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [696]  (7.02 ns)

 <State 737>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_47', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [696]  (7.02 ns)

 <State 738>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_47', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [697]  (6.44 ns)

 <State 739>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_48', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [702]  (7.02 ns)

 <State 740>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_48', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [702]  (7.02 ns)

 <State 741>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_48', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [702]  (7.02 ns)

 <State 742>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_48', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [703]  (6.44 ns)

 <State 743>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_49', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [708]  (7.02 ns)

 <State 744>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_49', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [708]  (7.02 ns)

 <State 745>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_49', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [708]  (7.02 ns)

 <State 746>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_49', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [709]  (6.44 ns)

 <State 747>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_50', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [714]  (7.02 ns)

 <State 748>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_50', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [714]  (7.02 ns)

 <State 749>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_50', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [714]  (7.02 ns)

 <State 750>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_50', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [715]  (6.44 ns)

 <State 751>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_51', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [720]  (7.02 ns)

 <State 752>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_51', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [720]  (7.02 ns)

 <State 753>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_51', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [720]  (7.02 ns)

 <State 754>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_51', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [721]  (6.44 ns)

 <State 755>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_52', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [726]  (7.02 ns)

 <State 756>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_52', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [726]  (7.02 ns)

 <State 757>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_52', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [726]  (7.02 ns)

 <State 758>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_52', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [727]  (6.44 ns)

 <State 759>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_53', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [732]  (7.02 ns)

 <State 760>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_53', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [732]  (7.02 ns)

 <State 761>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_53', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [732]  (7.02 ns)

 <State 762>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_53', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [733]  (6.44 ns)

 <State 763>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_54', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [738]  (7.02 ns)

 <State 764>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_54', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [738]  (7.02 ns)

 <State 765>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_54', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [738]  (7.02 ns)

 <State 766>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_54', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [739]  (6.44 ns)

 <State 767>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_55', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [744]  (7.02 ns)

 <State 768>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_55', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [744]  (7.02 ns)

 <State 769>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_55', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [744]  (7.02 ns)

 <State 770>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_55', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [745]  (6.44 ns)

 <State 771>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_56', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [750]  (7.02 ns)

 <State 772>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_56', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [750]  (7.02 ns)

 <State 773>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_56', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [750]  (7.02 ns)

 <State 774>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_56', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [751]  (6.44 ns)

 <State 775>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_57', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [756]  (7.02 ns)

 <State 776>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_57', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [756]  (7.02 ns)

 <State 777>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_57', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [756]  (7.02 ns)

 <State 778>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_57', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [757]  (6.44 ns)

 <State 779>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_58', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [762]  (7.02 ns)

 <State 780>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_58', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [762]  (7.02 ns)

 <State 781>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_58', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [762]  (7.02 ns)

 <State 782>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_58', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [763]  (6.44 ns)

 <State 783>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_59', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [768]  (7.02 ns)

 <State 784>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_59', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [768]  (7.02 ns)

 <State 785>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_59', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [768]  (7.02 ns)

 <State 786>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_59', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [769]  (6.44 ns)

 <State 787>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_60', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [774]  (7.02 ns)

 <State 788>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_60', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [774]  (7.02 ns)

 <State 789>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_60', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [774]  (7.02 ns)

 <State 790>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_60', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [775]  (6.44 ns)

 <State 791>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_61', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [780]  (7.02 ns)

 <State 792>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_61', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [780]  (7.02 ns)

 <State 793>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_61', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [780]  (7.02 ns)

 <State 794>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_61', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [781]  (6.44 ns)

 <State 795>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_62', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [786]  (7.02 ns)

 <State 796>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_62', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [786]  (7.02 ns)

 <State 797>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_62', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [786]  (7.02 ns)

 <State 798>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_62', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [787]  (6.44 ns)

 <State 799>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_63', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [792]  (7.02 ns)

 <State 800>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_63', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [792]  (7.02 ns)

 <State 801>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_63', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [792]  (7.02 ns)

 <State 802>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_63', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [793]  (6.44 ns)

 <State 803>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_64', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [798]  (7.02 ns)

 <State 804>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_64', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [798]  (7.02 ns)

 <State 805>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_64', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [798]  (7.02 ns)

 <State 806>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_64', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [799]  (6.44 ns)

 <State 807>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_65', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [804]  (7.02 ns)

 <State 808>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_65', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [804]  (7.02 ns)

 <State 809>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_65', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [804]  (7.02 ns)

 <State 810>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_65', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [805]  (6.44 ns)

 <State 811>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_66', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [810]  (7.02 ns)

 <State 812>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_66', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [810]  (7.02 ns)

 <State 813>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_66', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [810]  (7.02 ns)

 <State 814>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_66', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [811]  (6.44 ns)

 <State 815>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_67', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [816]  (7.02 ns)

 <State 816>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_67', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [816]  (7.02 ns)

 <State 817>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_67', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [816]  (7.02 ns)

 <State 818>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_67', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [817]  (6.44 ns)

 <State 819>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_68', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [822]  (7.02 ns)

 <State 820>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_68', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [822]  (7.02 ns)

 <State 821>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_68', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [822]  (7.02 ns)

 <State 822>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_68', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [823]  (6.44 ns)

 <State 823>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_69', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [828]  (7.02 ns)

 <State 824>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_69', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [828]  (7.02 ns)

 <State 825>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_69', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [828]  (7.02 ns)

 <State 826>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_69', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [829]  (6.44 ns)

 <State 827>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_70', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [834]  (7.02 ns)

 <State 828>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_70', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [834]  (7.02 ns)

 <State 829>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_70', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [834]  (7.02 ns)

 <State 830>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_70', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [835]  (6.44 ns)

 <State 831>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_71', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [840]  (7.02 ns)

 <State 832>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_71', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [840]  (7.02 ns)

 <State 833>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_71', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [840]  (7.02 ns)

 <State 834>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_71', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [841]  (6.44 ns)

 <State 835>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_72', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [846]  (7.02 ns)

 <State 836>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_72', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [846]  (7.02 ns)

 <State 837>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_72', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [846]  (7.02 ns)

 <State 838>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_72', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [847]  (6.44 ns)

 <State 839>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_73', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [852]  (7.02 ns)

 <State 840>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_73', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [852]  (7.02 ns)

 <State 841>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_73', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [852]  (7.02 ns)

 <State 842>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_73', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [853]  (6.44 ns)

 <State 843>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_74', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [858]  (7.02 ns)

 <State 844>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_74', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [858]  (7.02 ns)

 <State 845>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_74', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [858]  (7.02 ns)

 <State 846>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_74', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [859]  (6.44 ns)

 <State 847>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_75', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [864]  (7.02 ns)

 <State 848>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_75', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [864]  (7.02 ns)

 <State 849>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_75', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [864]  (7.02 ns)

 <State 850>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_75', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [865]  (6.44 ns)

 <State 851>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_76', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [870]  (7.02 ns)

 <State 852>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_76', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [870]  (7.02 ns)

 <State 853>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_76', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [870]  (7.02 ns)

 <State 854>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_76', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [871]  (6.44 ns)

 <State 855>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_77', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [876]  (7.02 ns)

 <State 856>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_77', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [876]  (7.02 ns)

 <State 857>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_77', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [876]  (7.02 ns)

 <State 858>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_77', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [877]  (6.44 ns)

 <State 859>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_78', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [882]  (7.02 ns)

 <State 860>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_78', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [882]  (7.02 ns)

 <State 861>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_78', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [882]  (7.02 ns)

 <State 862>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_78', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [883]  (6.44 ns)

 <State 863>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_79', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [888]  (7.02 ns)

 <State 864>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_79', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [888]  (7.02 ns)

 <State 865>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_79', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [888]  (7.02 ns)

 <State 866>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_79', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [889]  (6.44 ns)

 <State 867>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_80', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [894]  (7.02 ns)

 <State 868>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_80', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [894]  (7.02 ns)

 <State 869>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_80', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [894]  (7.02 ns)

 <State 870>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_80', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [895]  (6.44 ns)

 <State 871>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_81', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [900]  (7.02 ns)

 <State 872>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_81', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [900]  (7.02 ns)

 <State 873>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_81', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [900]  (7.02 ns)

 <State 874>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_81', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [901]  (6.44 ns)

 <State 875>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_82', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [906]  (7.02 ns)

 <State 876>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_82', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [906]  (7.02 ns)

 <State 877>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_82', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [906]  (7.02 ns)

 <State 878>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_82', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [907]  (6.44 ns)

 <State 879>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_83', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [912]  (7.02 ns)

 <State 880>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_83', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [912]  (7.02 ns)

 <State 881>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_83', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [912]  (7.02 ns)

 <State 882>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_83', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [913]  (6.44 ns)

 <State 883>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_84', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [918]  (7.02 ns)

 <State 884>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_84', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [918]  (7.02 ns)

 <State 885>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_84', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [918]  (7.02 ns)

 <State 886>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_84', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [919]  (6.44 ns)

 <State 887>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_85', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [924]  (7.02 ns)

 <State 888>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_85', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [924]  (7.02 ns)

 <State 889>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_85', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [924]  (7.02 ns)

 <State 890>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_85', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [925]  (6.44 ns)

 <State 891>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_86', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [930]  (7.02 ns)

 <State 892>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_86', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [930]  (7.02 ns)

 <State 893>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_86', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [930]  (7.02 ns)

 <State 894>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_86', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [931]  (6.44 ns)

 <State 895>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_87', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [936]  (7.02 ns)

 <State 896>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_87', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [936]  (7.02 ns)

 <State 897>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_87', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [936]  (7.02 ns)

 <State 898>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_87', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [937]  (6.44 ns)

 <State 899>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_88', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [942]  (7.02 ns)

 <State 900>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_88', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [942]  (7.02 ns)

 <State 901>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_88', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [942]  (7.02 ns)

 <State 902>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_88', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [943]  (6.44 ns)

 <State 903>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_89', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [948]  (7.02 ns)

 <State 904>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_89', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [948]  (7.02 ns)

 <State 905>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_89', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [948]  (7.02 ns)

 <State 906>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_89', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [949]  (6.44 ns)

 <State 907>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_90', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [954]  (7.02 ns)

 <State 908>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_90', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [954]  (7.02 ns)

 <State 909>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_90', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [954]  (7.02 ns)

 <State 910>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_90', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [955]  (6.44 ns)

 <State 911>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_91', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [960]  (7.02 ns)

 <State 912>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_91', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [960]  (7.02 ns)

 <State 913>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_91', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [960]  (7.02 ns)

 <State 914>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_91', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [961]  (6.44 ns)

 <State 915>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_92', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [966]  (7.02 ns)

 <State 916>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_92', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [966]  (7.02 ns)

 <State 917>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_92', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [966]  (7.02 ns)

 <State 918>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_92', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [967]  (6.44 ns)

 <State 919>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_93', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [972]  (7.02 ns)

 <State 920>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_93', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [972]  (7.02 ns)

 <State 921>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_93', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [972]  (7.02 ns)

 <State 922>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_93', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [973]  (6.44 ns)

 <State 923>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_94', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [978]  (7.02 ns)

 <State 924>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_94', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [978]  (7.02 ns)

 <State 925>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_94', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [978]  (7.02 ns)

 <State 926>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_94', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [979]  (6.44 ns)

 <State 927>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_95', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [984]  (7.02 ns)

 <State 928>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_95', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [984]  (7.02 ns)

 <State 929>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_95', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [984]  (7.02 ns)

 <State 930>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_95', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [985]  (6.44 ns)

 <State 931>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_96', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [990]  (7.02 ns)

 <State 932>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_96', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [990]  (7.02 ns)

 <State 933>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_96', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [990]  (7.02 ns)

 <State 934>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_96', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [991]  (6.44 ns)

 <State 935>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_97', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [996]  (7.02 ns)

 <State 936>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_97', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [996]  (7.02 ns)

 <State 937>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_97', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [996]  (7.02 ns)

 <State 938>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_97', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [997]  (6.44 ns)

 <State 939>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_98', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1002]  (7.02 ns)

 <State 940>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_98', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1002]  (7.02 ns)

 <State 941>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_98', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1002]  (7.02 ns)

 <State 942>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_98', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1003]  (6.44 ns)

 <State 943>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_99', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1008]  (7.02 ns)

 <State 944>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_99', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1008]  (7.02 ns)

 <State 945>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_99', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1008]  (7.02 ns)

 <State 946>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_99', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1009]  (6.44 ns)

 <State 947>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_100', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1014]  (7.02 ns)

 <State 948>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_100', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1014]  (7.02 ns)

 <State 949>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_100', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1014]  (7.02 ns)

 <State 950>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_100', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1015]  (6.44 ns)

 <State 951>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_101', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1020]  (7.02 ns)

 <State 952>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_101', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1020]  (7.02 ns)

 <State 953>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_101', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1020]  (7.02 ns)

 <State 954>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_101', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1021]  (6.44 ns)

 <State 955>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_102', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1026]  (7.02 ns)

 <State 956>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_102', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1026]  (7.02 ns)

 <State 957>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_102', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1026]  (7.02 ns)

 <State 958>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_102', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1027]  (6.44 ns)

 <State 959>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_103', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1032]  (7.02 ns)

 <State 960>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_103', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1032]  (7.02 ns)

 <State 961>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_103', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1032]  (7.02 ns)

 <State 962>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_103', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1033]  (6.44 ns)

 <State 963>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_104', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1038]  (7.02 ns)

 <State 964>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_104', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1038]  (7.02 ns)

 <State 965>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_104', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1038]  (7.02 ns)

 <State 966>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_104', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1039]  (6.44 ns)

 <State 967>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_105', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1044]  (7.02 ns)

 <State 968>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_105', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1044]  (7.02 ns)

 <State 969>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_105', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1044]  (7.02 ns)

 <State 970>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_105', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1045]  (6.44 ns)

 <State 971>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_106', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1050]  (7.02 ns)

 <State 972>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_106', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1050]  (7.02 ns)

 <State 973>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_106', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1050]  (7.02 ns)

 <State 974>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_106', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1051]  (6.44 ns)

 <State 975>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_107', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1056]  (7.02 ns)

 <State 976>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_107', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1056]  (7.02 ns)

 <State 977>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_107', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1056]  (7.02 ns)

 <State 978>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_107', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1057]  (6.44 ns)

 <State 979>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_108', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1062]  (7.02 ns)

 <State 980>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_108', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1062]  (7.02 ns)

 <State 981>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_108', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1062]  (7.02 ns)

 <State 982>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_108', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1063]  (6.44 ns)

 <State 983>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_109', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1068]  (7.02 ns)

 <State 984>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_109', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1068]  (7.02 ns)

 <State 985>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_109', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1068]  (7.02 ns)

 <State 986>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_109', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1069]  (6.44 ns)

 <State 987>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_110', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1074]  (7.02 ns)

 <State 988>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_110', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1074]  (7.02 ns)

 <State 989>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_110', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1074]  (7.02 ns)

 <State 990>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_110', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1075]  (6.44 ns)

 <State 991>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_111', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1080]  (7.02 ns)

 <State 992>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_111', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1080]  (7.02 ns)

 <State 993>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_111', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1080]  (7.02 ns)

 <State 994>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_111', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1081]  (6.44 ns)

 <State 995>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_112', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1086]  (7.02 ns)

 <State 996>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_112', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1086]  (7.02 ns)

 <State 997>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_112', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1086]  (7.02 ns)

 <State 998>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_112', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1087]  (6.44 ns)

 <State 999>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_113', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1092]  (7.02 ns)

 <State 1000>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_113', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1092]  (7.02 ns)

 <State 1001>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_113', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1092]  (7.02 ns)

 <State 1002>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_113', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1093]  (6.44 ns)

 <State 1003>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_114', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1098]  (7.02 ns)

 <State 1004>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_114', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1098]  (7.02 ns)

 <State 1005>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_114', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1098]  (7.02 ns)

 <State 1006>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_114', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1099]  (6.44 ns)

 <State 1007>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_115', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1104]  (7.02 ns)

 <State 1008>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_115', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1104]  (7.02 ns)

 <State 1009>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_115', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1104]  (7.02 ns)

 <State 1010>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_115', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1105]  (6.44 ns)

 <State 1011>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_116', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1110]  (7.02 ns)

 <State 1012>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_116', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1110]  (7.02 ns)

 <State 1013>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_116', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1110]  (7.02 ns)

 <State 1014>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_116', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1111]  (6.44 ns)

 <State 1015>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_117', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1116]  (7.02 ns)

 <State 1016>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_117', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1116]  (7.02 ns)

 <State 1017>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_117', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1116]  (7.02 ns)

 <State 1018>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_117', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1117]  (6.44 ns)

 <State 1019>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_118', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1122]  (7.02 ns)

 <State 1020>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_118', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1122]  (7.02 ns)

 <State 1021>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_118', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1122]  (7.02 ns)

 <State 1022>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_118', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1123]  (6.44 ns)

 <State 1023>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_119', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1128]  (7.02 ns)

 <State 1024>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_119', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1128]  (7.02 ns)

 <State 1025>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_119', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1128]  (7.02 ns)

 <State 1026>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_119', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1129]  (6.44 ns)

 <State 1027>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_120', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1134]  (7.02 ns)

 <State 1028>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_120', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1134]  (7.02 ns)

 <State 1029>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_120', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1134]  (7.02 ns)

 <State 1030>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_120', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1135]  (6.44 ns)

 <State 1031>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_121', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1140]  (7.02 ns)

 <State 1032>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_121', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1140]  (7.02 ns)

 <State 1033>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_121', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1140]  (7.02 ns)

 <State 1034>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_121', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1141]  (6.44 ns)

 <State 1035>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_122', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1146]  (7.02 ns)

 <State 1036>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_122', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1146]  (7.02 ns)

 <State 1037>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_122', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1146]  (7.02 ns)

 <State 1038>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_122', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1147]  (6.44 ns)

 <State 1039>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_123', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1152]  (7.02 ns)

 <State 1040>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_123', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1152]  (7.02 ns)

 <State 1041>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_123', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1152]  (7.02 ns)

 <State 1042>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_123', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1153]  (6.44 ns)

 <State 1043>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_124', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1158]  (7.02 ns)

 <State 1044>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_124', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1158]  (7.02 ns)

 <State 1045>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_124', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1158]  (7.02 ns)

 <State 1046>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_124', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1159]  (6.44 ns)

 <State 1047>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_125', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1164]  (7.02 ns)

 <State 1048>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_125', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1164]  (7.02 ns)

 <State 1049>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_125', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1164]  (7.02 ns)

 <State 1050>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_125', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1165]  (6.44 ns)

 <State 1051>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_126', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1170]  (7.02 ns)

 <State 1052>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_126', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1170]  (7.02 ns)

 <State 1053>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_126', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1170]  (7.02 ns)

 <State 1054>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_126', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1171]  (6.44 ns)

 <State 1055>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_127', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1176]  (7.02 ns)

 <State 1056>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_127', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1176]  (7.02 ns)

 <State 1057>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_127', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1176]  (7.02 ns)

 <State 1058>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_127', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1177]  (6.44 ns)

 <State 1059>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_128', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1182]  (7.02 ns)

 <State 1060>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_128', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1182]  (7.02 ns)

 <State 1061>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_128', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1182]  (7.02 ns)

 <State 1062>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_128', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1183]  (6.44 ns)

 <State 1063>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_129', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1188]  (7.02 ns)

 <State 1064>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_129', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1188]  (7.02 ns)

 <State 1065>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_129', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1188]  (7.02 ns)

 <State 1066>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_129', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1189]  (6.44 ns)

 <State 1067>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_130', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1194]  (7.02 ns)

 <State 1068>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_130', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1194]  (7.02 ns)

 <State 1069>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_130', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1194]  (7.02 ns)

 <State 1070>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_130', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1195]  (6.44 ns)

 <State 1071>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_131', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1200]  (7.02 ns)

 <State 1072>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_131', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1200]  (7.02 ns)

 <State 1073>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_131', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1200]  (7.02 ns)

 <State 1074>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_131', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1201]  (6.44 ns)

 <State 1075>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_132', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1206]  (7.02 ns)

 <State 1076>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_132', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1206]  (7.02 ns)

 <State 1077>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_132', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1206]  (7.02 ns)

 <State 1078>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_132', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1207]  (6.44 ns)

 <State 1079>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_133', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1212]  (7.02 ns)

 <State 1080>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_133', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1212]  (7.02 ns)

 <State 1081>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_133', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1212]  (7.02 ns)

 <State 1082>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_133', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1213]  (6.44 ns)

 <State 1083>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_134', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1218]  (7.02 ns)

 <State 1084>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_134', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1218]  (7.02 ns)

 <State 1085>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_134', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1218]  (7.02 ns)

 <State 1086>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_134', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1219]  (6.44 ns)

 <State 1087>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_135', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1224]  (7.02 ns)

 <State 1088>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_135', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1224]  (7.02 ns)

 <State 1089>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_135', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1224]  (7.02 ns)

 <State 1090>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_135', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1225]  (6.44 ns)

 <State 1091>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_136', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1230]  (7.02 ns)

 <State 1092>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_136', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1230]  (7.02 ns)

 <State 1093>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_136', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1230]  (7.02 ns)

 <State 1094>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_136', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1231]  (6.44 ns)

 <State 1095>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_137', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1236]  (7.02 ns)

 <State 1096>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_137', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1236]  (7.02 ns)

 <State 1097>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_137', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1236]  (7.02 ns)

 <State 1098>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_137', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1237]  (6.44 ns)

 <State 1099>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_138', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1242]  (7.02 ns)

 <State 1100>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_138', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1242]  (7.02 ns)

 <State 1101>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_138', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1242]  (7.02 ns)

 <State 1102>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_138', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1243]  (6.44 ns)

 <State 1103>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_139', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1248]  (7.02 ns)

 <State 1104>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_139', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1248]  (7.02 ns)

 <State 1105>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_139', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1248]  (7.02 ns)

 <State 1106>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_139', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1249]  (6.44 ns)

 <State 1107>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_140', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1254]  (7.02 ns)

 <State 1108>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_140', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1254]  (7.02 ns)

 <State 1109>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_140', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1254]  (7.02 ns)

 <State 1110>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_140', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1255]  (6.44 ns)

 <State 1111>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_141', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1260]  (7.02 ns)

 <State 1112>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_141', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1260]  (7.02 ns)

 <State 1113>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_141', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1260]  (7.02 ns)

 <State 1114>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_141', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1261]  (6.44 ns)

 <State 1115>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_142', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1266]  (7.02 ns)

 <State 1116>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_142', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1266]  (7.02 ns)

 <State 1117>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_142', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1266]  (7.02 ns)

 <State 1118>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_142', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1267]  (6.44 ns)

 <State 1119>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_143', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1272]  (7.02 ns)

 <State 1120>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_143', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1272]  (7.02 ns)

 <State 1121>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_143', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1272]  (7.02 ns)

 <State 1122>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_143', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1273]  (6.44 ns)

 <State 1123>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_144', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1278]  (7.02 ns)

 <State 1124>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_144', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1278]  (7.02 ns)

 <State 1125>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_144', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1278]  (7.02 ns)

 <State 1126>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_144', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1279]  (6.44 ns)

 <State 1127>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_145', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1284]  (7.02 ns)

 <State 1128>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_145', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1284]  (7.02 ns)

 <State 1129>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_145', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1284]  (7.02 ns)

 <State 1130>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_145', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1285]  (6.44 ns)

 <State 1131>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_146', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1290]  (7.02 ns)

 <State 1132>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_146', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1290]  (7.02 ns)

 <State 1133>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_146', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1290]  (7.02 ns)

 <State 1134>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_146', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1291]  (6.44 ns)

 <State 1135>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_147', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1296]  (7.02 ns)

 <State 1136>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_147', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1296]  (7.02 ns)

 <State 1137>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_147', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1296]  (7.02 ns)

 <State 1138>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_147', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1297]  (6.44 ns)

 <State 1139>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_148', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1302]  (7.02 ns)

 <State 1140>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_148', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1302]  (7.02 ns)

 <State 1141>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_148', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1302]  (7.02 ns)

 <State 1142>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_148', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1303]  (6.44 ns)

 <State 1143>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_149', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1308]  (7.02 ns)

 <State 1144>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_149', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1308]  (7.02 ns)

 <State 1145>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_149', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1308]  (7.02 ns)

 <State 1146>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_149', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1309]  (6.44 ns)

 <State 1147>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_150', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1314]  (7.02 ns)

 <State 1148>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_150', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1314]  (7.02 ns)

 <State 1149>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_150', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1314]  (7.02 ns)

 <State 1150>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_150', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1315]  (6.44 ns)

 <State 1151>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_151', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1320]  (7.02 ns)

 <State 1152>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_151', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1320]  (7.02 ns)

 <State 1153>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_151', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1320]  (7.02 ns)

 <State 1154>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_151', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1321]  (6.44 ns)

 <State 1155>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_152', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1326]  (7.02 ns)

 <State 1156>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_152', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1326]  (7.02 ns)

 <State 1157>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_152', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1326]  (7.02 ns)

 <State 1158>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_152', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1327]  (6.44 ns)

 <State 1159>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_153', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1332]  (7.02 ns)

 <State 1160>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_153', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1332]  (7.02 ns)

 <State 1161>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_153', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1332]  (7.02 ns)

 <State 1162>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_153', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1333]  (6.44 ns)

 <State 1163>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_154', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1338]  (7.02 ns)

 <State 1164>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_154', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1338]  (7.02 ns)

 <State 1165>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_154', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1338]  (7.02 ns)

 <State 1166>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_154', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1339]  (6.44 ns)

 <State 1167>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_155', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1344]  (7.02 ns)

 <State 1168>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_155', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1344]  (7.02 ns)

 <State 1169>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_155', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1344]  (7.02 ns)

 <State 1170>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_155', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1345]  (6.44 ns)

 <State 1171>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_156', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1350]  (7.02 ns)

 <State 1172>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_156', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1350]  (7.02 ns)

 <State 1173>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_156', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1350]  (7.02 ns)

 <State 1174>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_156', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1351]  (6.44 ns)

 <State 1175>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_157', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1356]  (7.02 ns)

 <State 1176>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_157', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1356]  (7.02 ns)

 <State 1177>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_157', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1356]  (7.02 ns)

 <State 1178>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_157', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1357]  (6.44 ns)

 <State 1179>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_158', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1362]  (7.02 ns)

 <State 1180>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_158', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1362]  (7.02 ns)

 <State 1181>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_158', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1362]  (7.02 ns)

 <State 1182>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_158', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1363]  (6.44 ns)

 <State 1183>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_159', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1368]  (7.02 ns)

 <State 1184>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_159', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1368]  (7.02 ns)

 <State 1185>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_159', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1368]  (7.02 ns)

 <State 1186>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_159', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1369]  (6.44 ns)

 <State 1187>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_160', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1374]  (7.02 ns)

 <State 1188>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_160', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1374]  (7.02 ns)

 <State 1189>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_160', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1374]  (7.02 ns)

 <State 1190>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_160', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1375]  (6.44 ns)

 <State 1191>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_161', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1380]  (7.02 ns)

 <State 1192>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_161', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1380]  (7.02 ns)

 <State 1193>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_161', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1380]  (7.02 ns)

 <State 1194>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_161', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1381]  (6.44 ns)

 <State 1195>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_162', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1386]  (7.02 ns)

 <State 1196>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_162', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1386]  (7.02 ns)

 <State 1197>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_162', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1386]  (7.02 ns)

 <State 1198>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_162', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1387]  (6.44 ns)

 <State 1199>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_163', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1392]  (7.02 ns)

 <State 1200>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_163', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1392]  (7.02 ns)

 <State 1201>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_163', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1392]  (7.02 ns)

 <State 1202>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_163', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1393]  (6.44 ns)

 <State 1203>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_164', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1398]  (7.02 ns)

 <State 1204>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_164', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1398]  (7.02 ns)

 <State 1205>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_164', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1398]  (7.02 ns)

 <State 1206>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_164', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1399]  (6.44 ns)

 <State 1207>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_165', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1404]  (7.02 ns)

 <State 1208>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_165', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1404]  (7.02 ns)

 <State 1209>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_165', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1404]  (7.02 ns)

 <State 1210>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_165', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1405]  (6.44 ns)

 <State 1211>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_166', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1410]  (7.02 ns)

 <State 1212>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_166', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1410]  (7.02 ns)

 <State 1213>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_166', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1410]  (7.02 ns)

 <State 1214>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_166', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1411]  (6.44 ns)

 <State 1215>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_167', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1416]  (7.02 ns)

 <State 1216>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_167', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1416]  (7.02 ns)

 <State 1217>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_167', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1416]  (7.02 ns)

 <State 1218>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_167', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1417]  (6.44 ns)

 <State 1219>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_168', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1422]  (7.02 ns)

 <State 1220>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_168', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1422]  (7.02 ns)

 <State 1221>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_168', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1422]  (7.02 ns)

 <State 1222>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_168', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1423]  (6.44 ns)

 <State 1223>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_169', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1428]  (7.02 ns)

 <State 1224>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_169', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1428]  (7.02 ns)

 <State 1225>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_169', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1428]  (7.02 ns)

 <State 1226>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_169', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1429]  (6.44 ns)

 <State 1227>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_170', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1434]  (7.02 ns)

 <State 1228>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_170', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1434]  (7.02 ns)

 <State 1229>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_170', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1434]  (7.02 ns)

 <State 1230>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_170', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1435]  (6.44 ns)

 <State 1231>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_171', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1440]  (7.02 ns)

 <State 1232>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_171', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1440]  (7.02 ns)

 <State 1233>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_171', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1440]  (7.02 ns)

 <State 1234>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_171', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1441]  (6.44 ns)

 <State 1235>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_172', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1446]  (7.02 ns)

 <State 1236>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_172', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1446]  (7.02 ns)

 <State 1237>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_172', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1446]  (7.02 ns)

 <State 1238>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_172', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1447]  (6.44 ns)

 <State 1239>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_173', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1452]  (7.02 ns)

 <State 1240>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_173', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1452]  (7.02 ns)

 <State 1241>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_173', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1452]  (7.02 ns)

 <State 1242>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_173', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1453]  (6.44 ns)

 <State 1243>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_174', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1458]  (7.02 ns)

 <State 1244>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_174', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1458]  (7.02 ns)

 <State 1245>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_174', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1458]  (7.02 ns)

 <State 1246>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_174', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1459]  (6.44 ns)

 <State 1247>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_175', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1464]  (7.02 ns)

 <State 1248>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_175', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1464]  (7.02 ns)

 <State 1249>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_175', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1464]  (7.02 ns)

 <State 1250>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_175', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1465]  (6.44 ns)

 <State 1251>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_176', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1470]  (7.02 ns)

 <State 1252>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_176', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1470]  (7.02 ns)

 <State 1253>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_176', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1470]  (7.02 ns)

 <State 1254>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_176', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1471]  (6.44 ns)

 <State 1255>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_177', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1476]  (7.02 ns)

 <State 1256>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_177', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1476]  (7.02 ns)

 <State 1257>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_177', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1476]  (7.02 ns)

 <State 1258>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_177', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1477]  (6.44 ns)

 <State 1259>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_178', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1482]  (7.02 ns)

 <State 1260>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_178', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1482]  (7.02 ns)

 <State 1261>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_178', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1482]  (7.02 ns)

 <State 1262>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_178', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1483]  (6.44 ns)

 <State 1263>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_179', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1488]  (7.02 ns)

 <State 1264>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_179', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1488]  (7.02 ns)

 <State 1265>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_179', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1488]  (7.02 ns)

 <State 1266>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_179', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1489]  (6.44 ns)

 <State 1267>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_180', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1494]  (7.02 ns)

 <State 1268>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_180', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1494]  (7.02 ns)

 <State 1269>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_180', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1494]  (7.02 ns)

 <State 1270>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_180', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1495]  (6.44 ns)

 <State 1271>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_181', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1500]  (7.02 ns)

 <State 1272>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_181', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1500]  (7.02 ns)

 <State 1273>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_181', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1500]  (7.02 ns)

 <State 1274>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_181', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1501]  (6.44 ns)

 <State 1275>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_182', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1506]  (7.02 ns)

 <State 1276>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_182', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1506]  (7.02 ns)

 <State 1277>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_182', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1506]  (7.02 ns)

 <State 1278>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_182', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1507]  (6.44 ns)

 <State 1279>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_183', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1512]  (7.02 ns)

 <State 1280>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_183', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1512]  (7.02 ns)

 <State 1281>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_183', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1512]  (7.02 ns)

 <State 1282>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_183', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1513]  (6.44 ns)

 <State 1283>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_184', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1518]  (7.02 ns)

 <State 1284>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_184', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1518]  (7.02 ns)

 <State 1285>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_184', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1518]  (7.02 ns)

 <State 1286>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_184', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1519]  (6.44 ns)

 <State 1287>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_185', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1524]  (7.02 ns)

 <State 1288>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_185', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1524]  (7.02 ns)

 <State 1289>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_185', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1524]  (7.02 ns)

 <State 1290>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_185', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1525]  (6.44 ns)

 <State 1291>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_186', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1530]  (7.02 ns)

 <State 1292>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_186', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1530]  (7.02 ns)

 <State 1293>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_186', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1530]  (7.02 ns)

 <State 1294>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_186', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1531]  (6.44 ns)

 <State 1295>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_187', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1536]  (7.02 ns)

 <State 1296>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_187', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1536]  (7.02 ns)

 <State 1297>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_187', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1536]  (7.02 ns)

 <State 1298>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_187', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1537]  (6.44 ns)

 <State 1299>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_188', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1542]  (7.02 ns)

 <State 1300>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_188', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1542]  (7.02 ns)

 <State 1301>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_188', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1542]  (7.02 ns)

 <State 1302>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_188', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1543]  (6.44 ns)

 <State 1303>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_189', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1548]  (7.02 ns)

 <State 1304>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_189', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1548]  (7.02 ns)

 <State 1305>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_189', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1548]  (7.02 ns)

 <State 1306>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_189', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1549]  (6.44 ns)

 <State 1307>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_190', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1554]  (7.02 ns)

 <State 1308>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_190', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1554]  (7.02 ns)

 <State 1309>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_190', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1554]  (7.02 ns)

 <State 1310>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_190', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1555]  (6.44 ns)

 <State 1311>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_191', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1560]  (7.02 ns)

 <State 1312>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_191', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1560]  (7.02 ns)

 <State 1313>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_191', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1560]  (7.02 ns)

 <State 1314>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_191', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1561]  (6.44 ns)

 <State 1315>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_192', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1566]  (7.02 ns)

 <State 1316>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_192', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1566]  (7.02 ns)

 <State 1317>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_192', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1566]  (7.02 ns)

 <State 1318>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_192', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1567]  (6.44 ns)

 <State 1319>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_193', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1572]  (7.02 ns)

 <State 1320>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_193', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1572]  (7.02 ns)

 <State 1321>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_193', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1572]  (7.02 ns)

 <State 1322>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_193', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1573]  (6.44 ns)

 <State 1323>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_194', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1578]  (7.02 ns)

 <State 1324>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_194', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1578]  (7.02 ns)

 <State 1325>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_194', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1578]  (7.02 ns)

 <State 1326>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_194', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1579]  (6.44 ns)

 <State 1327>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_195', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1584]  (7.02 ns)

 <State 1328>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_195', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1584]  (7.02 ns)

 <State 1329>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_195', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1584]  (7.02 ns)

 <State 1330>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_195', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1585]  (6.44 ns)

 <State 1331>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_196', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1590]  (7.02 ns)

 <State 1332>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_196', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1590]  (7.02 ns)

 <State 1333>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_196', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1590]  (7.02 ns)

 <State 1334>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_196', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1591]  (6.44 ns)

 <State 1335>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_197', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1596]  (7.02 ns)

 <State 1336>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_197', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1596]  (7.02 ns)

 <State 1337>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_197', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1596]  (7.02 ns)

 <State 1338>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_197', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1597]  (6.44 ns)

 <State 1339>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_198', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1602]  (7.02 ns)

 <State 1340>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_198', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1602]  (7.02 ns)

 <State 1341>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_198', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1602]  (7.02 ns)

 <State 1342>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_198', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1603]  (6.44 ns)

 <State 1343>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_199', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1608]  (7.02 ns)

 <State 1344>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_199', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1608]  (7.02 ns)

 <State 1345>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_199', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1608]  (7.02 ns)

 <State 1346>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_199', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1609]  (6.44 ns)

 <State 1347>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_200', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1614]  (7.02 ns)

 <State 1348>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_200', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1614]  (7.02 ns)

 <State 1349>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_200', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1614]  (7.02 ns)

 <State 1350>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_200', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1615]  (6.44 ns)

 <State 1351>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_201', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1620]  (7.02 ns)

 <State 1352>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_201', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1620]  (7.02 ns)

 <State 1353>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_201', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1620]  (7.02 ns)

 <State 1354>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_201', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1621]  (6.44 ns)

 <State 1355>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_202', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1626]  (7.02 ns)

 <State 1356>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_202', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1626]  (7.02 ns)

 <State 1357>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_202', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1626]  (7.02 ns)

 <State 1358>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_202', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1627]  (6.44 ns)

 <State 1359>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_203', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1632]  (7.02 ns)

 <State 1360>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_203', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1632]  (7.02 ns)

 <State 1361>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_203', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1632]  (7.02 ns)

 <State 1362>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_203', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1633]  (6.44 ns)

 <State 1363>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_204', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1638]  (7.02 ns)

 <State 1364>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_204', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1638]  (7.02 ns)

 <State 1365>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_204', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1638]  (7.02 ns)

 <State 1366>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_204', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1639]  (6.44 ns)

 <State 1367>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_205', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1644]  (7.02 ns)

 <State 1368>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_205', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1644]  (7.02 ns)

 <State 1369>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_205', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1644]  (7.02 ns)

 <State 1370>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_205', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1645]  (6.44 ns)

 <State 1371>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_206', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1650]  (7.02 ns)

 <State 1372>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_206', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1650]  (7.02 ns)

 <State 1373>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_206', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1650]  (7.02 ns)

 <State 1374>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_206', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1651]  (6.44 ns)

 <State 1375>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_207', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1656]  (7.02 ns)

 <State 1376>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_207', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1656]  (7.02 ns)

 <State 1377>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_207', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1656]  (7.02 ns)

 <State 1378>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_207', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1657]  (6.44 ns)

 <State 1379>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_208', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1662]  (7.02 ns)

 <State 1380>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_208', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1662]  (7.02 ns)

 <State 1381>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_208', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1662]  (7.02 ns)

 <State 1382>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_208', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1663]  (6.44 ns)

 <State 1383>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_209', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1668]  (7.02 ns)

 <State 1384>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_209', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1668]  (7.02 ns)

 <State 1385>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_209', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1668]  (7.02 ns)

 <State 1386>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_209', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1669]  (6.44 ns)

 <State 1387>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_210', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1674]  (7.02 ns)

 <State 1388>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_210', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1674]  (7.02 ns)

 <State 1389>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_210', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1674]  (7.02 ns)

 <State 1390>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_210', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1675]  (6.44 ns)

 <State 1391>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_211', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1680]  (7.02 ns)

 <State 1392>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_211', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1680]  (7.02 ns)

 <State 1393>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_211', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1680]  (7.02 ns)

 <State 1394>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_211', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1681]  (6.44 ns)

 <State 1395>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_212', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1686]  (7.02 ns)

 <State 1396>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_212', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1686]  (7.02 ns)

 <State 1397>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_212', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1686]  (7.02 ns)

 <State 1398>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_212', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1687]  (6.44 ns)

 <State 1399>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_213', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1692]  (7.02 ns)

 <State 1400>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_213', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1692]  (7.02 ns)

 <State 1401>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_213', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1692]  (7.02 ns)

 <State 1402>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_213', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1693]  (6.44 ns)

 <State 1403>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_214', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1698]  (7.02 ns)

 <State 1404>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_214', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1698]  (7.02 ns)

 <State 1405>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_214', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1698]  (7.02 ns)

 <State 1406>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_214', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1699]  (6.44 ns)

 <State 1407>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_215', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1704]  (7.02 ns)

 <State 1408>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_215', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1704]  (7.02 ns)

 <State 1409>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_215', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1704]  (7.02 ns)

 <State 1410>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_215', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1705]  (6.44 ns)

 <State 1411>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_216', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1710]  (7.02 ns)

 <State 1412>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_216', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1710]  (7.02 ns)

 <State 1413>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_216', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1710]  (7.02 ns)

 <State 1414>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_216', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1711]  (6.44 ns)

 <State 1415>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_217', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1716]  (7.02 ns)

 <State 1416>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_217', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1716]  (7.02 ns)

 <State 1417>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_217', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1716]  (7.02 ns)

 <State 1418>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_217', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1717]  (6.44 ns)

 <State 1419>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_218', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1722]  (7.02 ns)

 <State 1420>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_218', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1722]  (7.02 ns)

 <State 1421>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_218', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1722]  (7.02 ns)

 <State 1422>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_218', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1723]  (6.44 ns)

 <State 1423>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_219', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1728]  (7.02 ns)

 <State 1424>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_219', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1728]  (7.02 ns)

 <State 1425>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_219', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1728]  (7.02 ns)

 <State 1426>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_219', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1729]  (6.44 ns)

 <State 1427>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_220', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1734]  (7.02 ns)

 <State 1428>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_220', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1734]  (7.02 ns)

 <State 1429>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_220', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1734]  (7.02 ns)

 <State 1430>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_220', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1735]  (6.44 ns)

 <State 1431>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_221', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1740]  (7.02 ns)

 <State 1432>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_221', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1740]  (7.02 ns)

 <State 1433>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_221', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1740]  (7.02 ns)

 <State 1434>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_221', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1741]  (6.44 ns)

 <State 1435>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_222', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1746]  (7.02 ns)

 <State 1436>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_222', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1746]  (7.02 ns)

 <State 1437>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_222', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1746]  (7.02 ns)

 <State 1438>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_222', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1747]  (6.44 ns)

 <State 1439>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_223', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1752]  (7.02 ns)

 <State 1440>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_223', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1752]  (7.02 ns)

 <State 1441>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_223', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1752]  (7.02 ns)

 <State 1442>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_223', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1753]  (6.44 ns)

 <State 1443>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_224', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1758]  (7.02 ns)

 <State 1444>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_224', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1758]  (7.02 ns)

 <State 1445>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_224', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1758]  (7.02 ns)

 <State 1446>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_224', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1759]  (6.44 ns)

 <State 1447>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_225', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1764]  (7.02 ns)

 <State 1448>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_225', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1764]  (7.02 ns)

 <State 1449>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_225', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1764]  (7.02 ns)

 <State 1450>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_225', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1765]  (6.44 ns)

 <State 1451>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_226', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1770]  (7.02 ns)

 <State 1452>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_226', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1770]  (7.02 ns)

 <State 1453>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_226', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1770]  (7.02 ns)

 <State 1454>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_226', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1771]  (6.44 ns)

 <State 1455>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_227', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1776]  (7.02 ns)

 <State 1456>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_227', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1776]  (7.02 ns)

 <State 1457>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_227', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1776]  (7.02 ns)

 <State 1458>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_227', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1777]  (6.44 ns)

 <State 1459>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_228', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1782]  (7.02 ns)

 <State 1460>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_228', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1782]  (7.02 ns)

 <State 1461>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_228', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1782]  (7.02 ns)

 <State 1462>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_228', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1783]  (6.44 ns)

 <State 1463>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_229', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1788]  (7.02 ns)

 <State 1464>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_229', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1788]  (7.02 ns)

 <State 1465>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_229', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1788]  (7.02 ns)

 <State 1466>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_229', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1789]  (6.44 ns)

 <State 1467>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_230', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1794]  (7.02 ns)

 <State 1468>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_230', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1794]  (7.02 ns)

 <State 1469>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_230', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1794]  (7.02 ns)

 <State 1470>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_230', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1795]  (6.44 ns)

 <State 1471>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_231', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1800]  (7.02 ns)

 <State 1472>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_231', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1800]  (7.02 ns)

 <State 1473>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_231', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1800]  (7.02 ns)

 <State 1474>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_231', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1801]  (6.44 ns)

 <State 1475>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_232', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1806]  (7.02 ns)

 <State 1476>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_232', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1806]  (7.02 ns)

 <State 1477>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_232', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1806]  (7.02 ns)

 <State 1478>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_232', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1807]  (6.44 ns)

 <State 1479>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_233', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1812]  (7.02 ns)

 <State 1480>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_233', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1812]  (7.02 ns)

 <State 1481>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_233', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1812]  (7.02 ns)

 <State 1482>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_233', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1813]  (6.44 ns)

 <State 1483>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_234', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1818]  (7.02 ns)

 <State 1484>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_234', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1818]  (7.02 ns)

 <State 1485>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_234', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1818]  (7.02 ns)

 <State 1486>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_234', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1819]  (6.44 ns)

 <State 1487>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_235', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1824]  (7.02 ns)

 <State 1488>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_235', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1824]  (7.02 ns)

 <State 1489>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_235', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1824]  (7.02 ns)

 <State 1490>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_235', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1825]  (6.44 ns)

 <State 1491>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_236', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1830]  (7.02 ns)

 <State 1492>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_236', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1830]  (7.02 ns)

 <State 1493>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_236', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1830]  (7.02 ns)

 <State 1494>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_236', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1831]  (6.44 ns)

 <State 1495>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_237', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1836]  (7.02 ns)

 <State 1496>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_237', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1836]  (7.02 ns)

 <State 1497>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_237', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1836]  (7.02 ns)

 <State 1498>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_237', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1837]  (6.44 ns)

 <State 1499>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_238', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1842]  (7.02 ns)

 <State 1500>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_238', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1842]  (7.02 ns)

 <State 1501>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_238', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1842]  (7.02 ns)

 <State 1502>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_238', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1843]  (6.44 ns)

 <State 1503>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_239', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1848]  (7.02 ns)

 <State 1504>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_239', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1848]  (7.02 ns)

 <State 1505>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_239', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1848]  (7.02 ns)

 <State 1506>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_239', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1849]  (6.44 ns)

 <State 1507>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_240', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1854]  (7.02 ns)

 <State 1508>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_240', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1854]  (7.02 ns)

 <State 1509>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_240', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1854]  (7.02 ns)

 <State 1510>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_240', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1855]  (6.44 ns)

 <State 1511>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_241', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1860]  (7.02 ns)

 <State 1512>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_241', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1860]  (7.02 ns)

 <State 1513>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_241', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1860]  (7.02 ns)

 <State 1514>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_241', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1861]  (6.44 ns)

 <State 1515>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_242', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1866]  (7.02 ns)

 <State 1516>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_242', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1866]  (7.02 ns)

 <State 1517>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_242', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1866]  (7.02 ns)

 <State 1518>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_242', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1867]  (6.44 ns)

 <State 1519>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_243', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1872]  (7.02 ns)

 <State 1520>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_243', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1872]  (7.02 ns)

 <State 1521>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_243', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1872]  (7.02 ns)

 <State 1522>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_243', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1873]  (6.44 ns)

 <State 1523>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_244', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1878]  (7.02 ns)

 <State 1524>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_244', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1878]  (7.02 ns)

 <State 1525>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_244', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1878]  (7.02 ns)

 <State 1526>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_244', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1879]  (6.44 ns)

 <State 1527>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_245', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1884]  (7.02 ns)

 <State 1528>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_245', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1884]  (7.02 ns)

 <State 1529>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_245', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1884]  (7.02 ns)

 <State 1530>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_247', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1896]  (7.02 ns)

 <State 1531>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_249', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1908]  (7.02 ns)

 <State 1532>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_251', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1920]  (7.02 ns)

 <State 1533>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_24_253', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1932]  (7.02 ns)

 <State 1534>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_246', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1891]  (6.44 ns)

 <State 1535>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_246', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1891]  (6.44 ns)

 <State 1536>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_246', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1891]  (6.44 ns)

 <State 1537>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_246', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1891]  (6.44 ns)

 <State 1538>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_247', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1897]  (6.44 ns)

 <State 1539>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_247', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1897]  (6.44 ns)

 <State 1540>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_247', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1897]  (6.44 ns)

 <State 1541>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_247', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1897]  (6.44 ns)

 <State 1542>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_248', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1903]  (6.44 ns)

 <State 1543>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_248', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1903]  (6.44 ns)

 <State 1544>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_248', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1903]  (6.44 ns)

 <State 1545>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_248', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1903]  (6.44 ns)

 <State 1546>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_249', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1909]  (6.44 ns)

 <State 1547>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_249', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1909]  (6.44 ns)

 <State 1548>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_249', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1909]  (6.44 ns)

 <State 1549>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_249', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1909]  (6.44 ns)

 <State 1550>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_250', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1915]  (6.44 ns)

 <State 1551>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_250', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1915]  (6.44 ns)

 <State 1552>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_250', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1915]  (6.44 ns)

 <State 1553>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_250', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1915]  (6.44 ns)

 <State 1554>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_251', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1921]  (6.44 ns)

 <State 1555>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_251', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1921]  (6.44 ns)

 <State 1556>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_251', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1921]  (6.44 ns)

 <State 1557>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_251', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1921]  (6.44 ns)

 <State 1558>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_252', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1927]  (6.44 ns)

 <State 1559>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_252', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1927]  (6.44 ns)

 <State 1560>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_252', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1927]  (6.44 ns)

 <State 1561>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_252', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1927]  (6.44 ns)

 <State 1562>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_253', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1933]  (6.44 ns)

 <State 1563>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_253', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1933]  (6.44 ns)

 <State 1564>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_253', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1933]  (6.44 ns)

 <State 1565>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_253', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1933]  (6.44 ns)

 <State 1566>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_254', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1939]  (6.44 ns)

 <State 1567>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_254', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1939]  (6.44 ns)

 <State 1568>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_254', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1939]  (6.44 ns)

 <State 1569>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_25_254', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) [1939]  (6.44 ns)

 <State 1570>: 1.24ns
The critical path consists of the following:
	'store' operation (/home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26) of variable 'tmp_25_254', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:26 on array 'lx' [1940]  (1.24 ns)

 <State 1571>: 1.24ns
The critical path consists of the following:
	'phi' operation ('i4_0_reg2mem38_0_i_i', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:31) with incoming values : ('p_reg2mem_0_i_i', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:31) [1946]  (0 ns)
	'getelementptr' operation ('lx_addr_2', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:32) [1953]  (0 ns)
	'load' operation ('lx_load', /home/perina/papersyns2/ecobench/profUnroll/mvt/src/mvt.cl:32) on array 'lx' [1954]  (1.24 ns)

 <State 1572>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (mvt_compute_unit:52) [1959]  (7.3 ns)

 <State 1573>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' (mvt_compute_unit:52) [1962]  (7.3 ns)

 <State 1574>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1575>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1576>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1577>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1578>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1579>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1580>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1581>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1582>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1583>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1584>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1585>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1586>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1587>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1588>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1589>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1590>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1591>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1592>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1593>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1594>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1595>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1596>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1597>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1598>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1599>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1600>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1601>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1602>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1603>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1604>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1605>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1606>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1607>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1608>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1609>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1610>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1611>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1612>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1613>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1614>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1615>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1616>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1617>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1618>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1619>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1620>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1621>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1622>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1623>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1624>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1625>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1626>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1627>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1628>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1629>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1630>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1631>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1632>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1633>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1634>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1635>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1636>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1637>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1638>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1639>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1640>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1641>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1642>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1643>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1644>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1645>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1646>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1647>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1648>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1649>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1650>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1651>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1652>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1653>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1654>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1655>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1656>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1657>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1658>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1659>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1660>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1661>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1662>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1663>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1664>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1665>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1666>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1667>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1668>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1669>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1670>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1671>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1672>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1673>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1674>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1675>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1676>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1677>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1678>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1679>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1680>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1681>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1682>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1683>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1684>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1685>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1686>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1687>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1688>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1689>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1690>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1691>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1692>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1693>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1694>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1695>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1696>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1697>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1698>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1699>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1700>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1701>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1702>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1703>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1704>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1705>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem' (mvt_compute_unit:52) [1969]  (7.3 ns)

 <State 1706>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325
	State 326
	State 327
	State 328
	State 329
	State 330
	State 331
	State 332
	State 333
	State 334
	State 335
	State 336
	State 337
	State 338
	State 339
	State 340
	State 341
	State 342
	State 343
	State 344
	State 345
	State 346
	State 347
	State 348
	State 349
	State 350
	State 351
	State 352
	State 353
	State 354
	State 355
	State 356
	State 357
	State 358
	State 359
	State 360
	State 361
	State 362
	State 363
	State 364
	State 365
	State 366
	State 367
	State 368
	State 369
	State 370
	State 371
	State 372
	State 373
	State 374
	State 375
	State 376
	State 377
	State 378
	State 379
	State 380
	State 381
	State 382
	State 383
	State 384
	State 385
	State 386
	State 387
	State 388
	State 389
	State 390
	State 391
	State 392
	State 393
	State 394
	State 395
	State 396
	State 397
	State 398
	State 399
	State 400
	State 401
	State 402
	State 403
	State 404
	State 405
	State 406
	State 407
	State 408
	State 409
	State 410
	State 411
	State 412
	State 413
	State 414
	State 415
	State 416
	State 417
	State 418
	State 419
	State 420
	State 421
	State 422
	State 423
	State 424
	State 425
	State 426
	State 427
	State 428
	State 429
	State 430
	State 431
	State 432
	State 433
	State 434
	State 435
	State 436
	State 437
	State 438
	State 439
	State 440
	State 441
	State 442
	State 443
	State 444
	State 445
	State 446
	State 447
	State 448
	State 449
	State 450
	State 451
	State 452
	State 453
	State 454
	State 455
	State 456
	State 457
	State 458
	State 459
	State 460
	State 461
	State 462
	State 463
	State 464
	State 465
	State 466
	State 467
	State 468
	State 469
	State 470
	State 471
	State 472
	State 473
	State 474
	State 475
	State 476
	State 477
	State 478
	State 479
	State 480
	State 481
	State 482
	State 483
	State 484
	State 485
	State 486
	State 487
	State 488
	State 489
	State 490
	State 491
	State 492
	State 493
	State 494
	State 495
	State 496
	State 497
	State 498
	State 499
	State 500
	State 501
	State 502
	State 503
	State 504
	State 505
	State 506
	State 507
	State 508
	State 509
	State 510
	State 511
	State 512
	State 513
	State 514
	State 515
	State 516
	State 517
	State 518
	State 519
	State 520
	State 521
	State 522
	State 523
	State 524
	State 525
	State 526
	State 527
	State 528
	State 529
	State 530
	State 531
	State 532
	State 533
	State 534
	State 535
	State 536
	State 537
	State 538
	State 539
	State 540
	State 541
	State 542
	State 543
	State 544
	State 545
	State 546
	State 547
	State 548
	State 549
	State 550
	State 551
	State 552
	State 553
	State 554
	State 555
	State 556
	State 557
	State 558
	State 559
	State 560
	State 561
	State 562
	State 563
	State 564
	State 565
	State 566
	State 567
	State 568
	State 569
	State 570
	State 571
	State 572
	State 573
	State 574
	State 575
	State 576
	State 577
	State 578
	State 579
	State 580
	State 581
	State 582
	State 583
	State 584
	State 585
	State 586
	State 587
	State 588
	State 589
	State 590
	State 591
	State 592
	State 593
	State 594
	State 595
	State 596
	State 597
	State 598
	State 599
	State 600
	State 601
	State 602
	State 603
	State 604
	State 605
	State 606
	State 607
	State 608
	State 609
	State 610
	State 611
	State 612
	State 613
	State 614
	State 615
	State 616
	State 617
	State 618
	State 619
	State 620
	State 621
	State 622
	State 623
	State 624
	State 625
	State 626
	State 627
	State 628
	State 629
	State 630
	State 631
	State 632
	State 633
	State 634
	State 635
	State 636
	State 637
	State 638
	State 639
	State 640
	State 641
	State 642
	State 643
	State 644
	State 645
	State 646
	State 647
	State 648
	State 649
	State 650
	State 651
	State 652
	State 653
	State 654
	State 655
	State 656
	State 657
	State 658
	State 659
	State 660
	State 661
	State 662
	State 663
	State 664
	State 665
	State 666
	State 667
	State 668
	State 669
	State 670
	State 671
	State 672
	State 673
	State 674
	State 675
	State 676
	State 677
	State 678
	State 679
	State 680
	State 681
	State 682
	State 683
	State 684
	State 685
	State 686
	State 687
	State 688
	State 689
	State 690
	State 691
	State 692
	State 693
	State 694
	State 695
	State 696
	State 697
	State 698
	State 699
	State 700
	State 701
	State 702
	State 703
	State 704
	State 705
	State 706
	State 707
	State 708
	State 709
	State 710
	State 711
	State 712
	State 713
	State 714
	State 715
	State 716
	State 717
	State 718
	State 719
	State 720
	State 721
	State 722
	State 723
	State 724
	State 725
	State 726
	State 727
	State 728
	State 729
	State 730
	State 731
	State 732
	State 733
	State 734
	State 735
	State 736
	State 737
	State 738
	State 739
	State 740
	State 741
	State 742
	State 743
	State 744
	State 745
	State 746
	State 747
	State 748
	State 749
	State 750
	State 751
	State 752
	State 753
	State 754
	State 755
	State 756
	State 757
	State 758
	State 759
	State 760
	State 761
	State 762
	State 763
	State 764
	State 765
	State 766
	State 767
	State 768
	State 769
	State 770
	State 771
	State 772
	State 773
	State 774
	State 775
	State 776
	State 777
	State 778
	State 779
	State 780
	State 781
	State 782
	State 783
	State 784
	State 785
	State 786
	State 787
	State 788
	State 789
	State 790
	State 791
	State 792
	State 793
	State 794
	State 795
	State 796
	State 797
	State 798
	State 799
	State 800
	State 801
	State 802
	State 803
	State 804
	State 805
	State 806
	State 807
	State 808
	State 809
	State 810
	State 811
	State 812
	State 813
	State 814
	State 815
	State 816
	State 817
	State 818
	State 819
	State 820
	State 821
	State 822
	State 823
	State 824
	State 825
	State 826
	State 827
	State 828
	State 829
	State 830
	State 831
	State 832
	State 833
	State 834
	State 835
	State 836
	State 837
	State 838
	State 839
	State 840
	State 841
	State 842
	State 843
	State 844
	State 845
	State 846
	State 847
	State 848
	State 849
	State 850
	State 851
	State 852
	State 853
	State 854
	State 855
	State 856
	State 857
	State 858
	State 859
	State 860
	State 861
	State 862
	State 863
	State 864
	State 865
	State 866
	State 867
	State 868
	State 869
	State 870
	State 871
	State 872
	State 873
	State 874
	State 875
	State 876
	State 877
	State 878
	State 879
	State 880
	State 881
	State 882
	State 883
	State 884
	State 885
	State 886
	State 887
	State 888
	State 889
	State 890
	State 891
	State 892
	State 893
	State 894
	State 895
	State 896
	State 897
	State 898
	State 899
	State 900
	State 901
	State 902
	State 903
	State 904
	State 905
	State 906
	State 907
	State 908
	State 909
	State 910
	State 911
	State 912
	State 913
	State 914
	State 915
	State 916
	State 917
	State 918
	State 919
	State 920
	State 921
	State 922
	State 923
	State 924
	State 925
	State 926
	State 927
	State 928
	State 929
	State 930
	State 931
	State 932
	State 933
	State 934
	State 935
	State 936
	State 937
	State 938
	State 939
	State 940
	State 941
	State 942
	State 943
	State 944
	State 945
	State 946
	State 947
	State 948
	State 949
	State 950
	State 951
	State 952
	State 953
	State 954
	State 955
	State 956
	State 957
	State 958
	State 959
	State 960
	State 961
	State 962
	State 963
	State 964
	State 965
	State 966
	State 967
	State 968
	State 969
	State 970
	State 971
	State 972
	State 973
	State 974
	State 975
	State 976
	State 977
	State 978
	State 979
	State 980
	State 981
	State 982
	State 983
	State 984
	State 985
	State 986
	State 987
	State 988
	State 989
	State 990
	State 991
	State 992
	State 993
	State 994
	State 995
	State 996
	State 997
	State 998
	State 999
	State 1000
	State 1001
	State 1002
	State 1003
	State 1004
	State 1005
	State 1006
	State 1007
	State 1008
	State 1009
	State 1010
	State 1011
	State 1012
	State 1013
	State 1014
	State 1015
	State 1016
	State 1017
	State 1018
	State 1019
	State 1020
	State 1021
	State 1022
	State 1023
	State 1024
	State 1025
	State 1026
	State 1027
	State 1028
	State 1029
	State 1030
	State 1031
	State 1032
	State 1033
	State 1034
	State 1035
	State 1036
	State 1037
	State 1038
	State 1039
	State 1040
	State 1041
	State 1042
	State 1043
	State 1044
	State 1045
	State 1046
	State 1047
	State 1048
	State 1049
	State 1050
	State 1051
	State 1052
	State 1053
	State 1054
	State 1055
	State 1056
	State 1057
	State 1058
	State 1059
	State 1060
	State 1061
	State 1062
	State 1063
	State 1064
	State 1065
	State 1066
	State 1067
	State 1068
	State 1069
	State 1070
	State 1071
	State 1072
	State 1073
	State 1074
	State 1075
	State 1076
	State 1077
	State 1078
	State 1079
	State 1080
	State 1081
	State 1082
	State 1083
	State 1084
	State 1085
	State 1086
	State 1087
	State 1088
	State 1089
	State 1090
	State 1091
	State 1092
	State 1093
	State 1094
	State 1095
	State 1096
	State 1097
	State 1098
	State 1099
	State 1100
	State 1101
	State 1102
	State 1103
	State 1104
	State 1105
	State 1106
	State 1107
	State 1108
	State 1109
	State 1110
	State 1111
	State 1112
	State 1113
	State 1114
	State 1115
	State 1116
	State 1117
	State 1118
	State 1119
	State 1120
	State 1121
	State 1122
	State 1123
	State 1124
	State 1125
	State 1126
	State 1127
	State 1128
	State 1129
	State 1130
	State 1131
	State 1132
	State 1133
	State 1134
	State 1135
	State 1136
	State 1137
	State 1138
	State 1139
	State 1140
	State 1141
	State 1142
	State 1143
	State 1144
	State 1145
	State 1146
	State 1147
	State 1148
	State 1149
	State 1150
	State 1151
	State 1152
	State 1153
	State 1154
	State 1155
	State 1156
	State 1157
	State 1158
	State 1159
	State 1160
	State 1161
	State 1162
	State 1163
	State 1164
	State 1165
	State 1166
	State 1167
	State 1168
	State 1169
	State 1170
	State 1171
	State 1172
	State 1173
	State 1174
	State 1175
	State 1176
	State 1177
	State 1178
	State 1179
	State 1180
	State 1181
	State 1182
	State 1183
	State 1184
	State 1185
	State 1186
	State 1187
	State 1188
	State 1189
	State 1190
	State 1191
	State 1192
	State 1193
	State 1194
	State 1195
	State 1196
	State 1197
	State 1198
	State 1199
	State 1200
	State 1201
	State 1202
	State 1203
	State 1204
	State 1205
	State 1206
	State 1207
	State 1208
	State 1209
	State 1210
	State 1211
	State 1212
	State 1213
	State 1214
	State 1215
	State 1216
	State 1217
	State 1218
	State 1219
	State 1220
	State 1221
	State 1222
	State 1223
	State 1224
	State 1225
	State 1226
	State 1227
	State 1228
	State 1229
	State 1230
	State 1231
	State 1232
	State 1233
	State 1234
	State 1235
	State 1236
	State 1237
	State 1238
	State 1239
	State 1240
	State 1241
	State 1242
	State 1243
	State 1244
	State 1245
	State 1246
	State 1247
	State 1248
	State 1249
	State 1250
	State 1251
	State 1252
	State 1253
	State 1254
	State 1255
	State 1256
	State 1257
	State 1258
	State 1259
	State 1260
	State 1261
	State 1262
	State 1263
	State 1264
	State 1265
	State 1266
	State 1267
	State 1268
	State 1269
	State 1270
	State 1271
	State 1272
	State 1273
	State 1274
	State 1275
	State 1276
	State 1277
	State 1278
	State 1279
	State 1280
	State 1281
	State 1282
	State 1283
	State 1284
	State 1285
	State 1286
	State 1287
	State 1288
	State 1289
	State 1290
	State 1291
	State 1292
	State 1293
	State 1294
	State 1295
	State 1296
	State 1297
	State 1298
	State 1299
	State 1300
	State 1301
	State 1302
	State 1303
	State 1304
	State 1305
	State 1306
	State 1307
	State 1308
	State 1309
	State 1310
	State 1311
	State 1312
	State 1313
	State 1314
	State 1315
	State 1316
	State 1317
	State 1318
	State 1319
	State 1320
	State 1321
	State 1322
	State 1323
	State 1324
	State 1325
	State 1326
	State 1327
	State 1328
	State 1329
	State 1330
	State 1331
	State 1332
	State 1333
	State 1334
	State 1335
	State 1336
	State 1337
	State 1338
	State 1339
	State 1340
	State 1341
	State 1342
	State 1343
	State 1344
	State 1345
	State 1346
	State 1347
	State 1348
	State 1349
	State 1350
	State 1351
	State 1352
	State 1353
	State 1354
	State 1355
	State 1356
	State 1357
	State 1358
	State 1359
	State 1360
	State 1361
	State 1362
	State 1363
	State 1364
	State 1365
	State 1366
	State 1367
	State 1368
	State 1369
	State 1370
	State 1371
	State 1372
	State 1373
	State 1374
	State 1375
	State 1376
	State 1377
	State 1378
	State 1379
	State 1380
	State 1381
	State 1382
	State 1383
	State 1384
	State 1385
	State 1386
	State 1387
	State 1388
	State 1389
	State 1390
	State 1391
	State 1392
	State 1393
	State 1394
	State 1395
	State 1396
	State 1397
	State 1398
	State 1399
	State 1400
	State 1401
	State 1402
	State 1403
	State 1404
	State 1405
	State 1406
	State 1407
	State 1408
	State 1409
	State 1410
	State 1411
	State 1412
	State 1413
	State 1414
	State 1415
	State 1416
	State 1417
	State 1418
	State 1419
	State 1420
	State 1421
	State 1422
	State 1423
	State 1424
	State 1425
	State 1426
	State 1427
	State 1428
	State 1429
	State 1430
	State 1431
	State 1432
	State 1433
	State 1434
	State 1435
	State 1436
	State 1437
	State 1438
	State 1439
	State 1440
	State 1441
	State 1442
	State 1443
	State 1444
	State 1445
	State 1446
	State 1447
	State 1448
	State 1449
	State 1450
	State 1451
	State 1452
	State 1453
	State 1454
	State 1455
	State 1456
	State 1457
	State 1458
	State 1459
	State 1460
	State 1461
	State 1462
	State 1463
	State 1464
	State 1465
	State 1466
	State 1467
	State 1468
	State 1469
	State 1470
	State 1471
	State 1472
	State 1473
	State 1474
	State 1475
	State 1476
	State 1477
	State 1478
	State 1479
	State 1480
	State 1481
	State 1482
	State 1483
	State 1484
	State 1485
	State 1486
	State 1487
	State 1488
	State 1489
	State 1490
	State 1491
	State 1492
	State 1493
	State 1494
	State 1495
	State 1496
	State 1497
	State 1498
	State 1499
	State 1500
	State 1501
	State 1502
	State 1503
	State 1504
	State 1505
	State 1506
	State 1507
	State 1508
	State 1509
	State 1510
	State 1511
	State 1512
	State 1513
	State 1514
	State 1515
	State 1516
	State 1517
	State 1518
	State 1519
	State 1520
	State 1521
	State 1522
	State 1523
	State 1524
	State 1525
	State 1526
	State 1527
	State 1528
	State 1529
	State 1530
	State 1531
	State 1532
	State 1533
	State 1534
	State 1535
	State 1536
	State 1537
	State 1538
	State 1539
	State 1540
	State 1541
	State 1542
	State 1543
	State 1544
	State 1545
	State 1546
	State 1547
	State 1548
	State 1549
	State 1550
	State 1551
	State 1552
	State 1553
	State 1554
	State 1555
	State 1556
	State 1557
	State 1558
	State 1559
	State 1560
	State 1561
	State 1562
	State 1563
	State 1564
	State 1565
	State 1566
	State 1567
	State 1568
	State 1569
	State 1570
	State 1571
	State 1572
	State 1573
	State 1574
	State 1575
	State 1576
	State 1577
	State 1578
	State 1579
	State 1580
	State 1581
	State 1582
	State 1583
	State 1584
	State 1585
	State 1586
	State 1587
	State 1588
	State 1589
	State 1590
	State 1591
	State 1592
	State 1593
	State 1594
	State 1595
	State 1596
	State 1597
	State 1598
	State 1599
	State 1600
	State 1601
	State 1602
	State 1603
	State 1604
	State 1605
	State 1606
	State 1607
	State 1608
	State 1609
	State 1610
	State 1611
	State 1612
	State 1613
	State 1614
	State 1615
	State 1616
	State 1617
	State 1618
	State 1619
	State 1620
	State 1621
	State 1622
	State 1623
	State 1624
	State 1625
	State 1626
	State 1627
	State 1628
	State 1629
	State 1630
	State 1631
	State 1632
	State 1633
	State 1634
	State 1635
	State 1636
	State 1637
	State 1638
	State 1639
	State 1640
	State 1641
	State 1642
	State 1643
	State 1644
	State 1645
	State 1646
	State 1647
	State 1648
	State 1649
	State 1650
	State 1651
	State 1652
	State 1653
	State 1654
	State 1655
	State 1656
	State 1657
	State 1658
	State 1659
	State 1660
	State 1661
	State 1662
	State 1663
	State 1664
	State 1665
	State 1666
	State 1667
	State 1668
	State 1669
	State 1670
	State 1671
	State 1672
	State 1673
	State 1674
	State 1675
	State 1676
	State 1677
	State 1678
	State 1679
	State 1680
	State 1681
	State 1682
	State 1683
	State 1684
	State 1685
	State 1686
	State 1687
	State 1688
	State 1689
	State 1690
	State 1691
	State 1692
	State 1693
	State 1694
	State 1695
	State 1696
	State 1697
	State 1698
	State 1699
	State 1700
	State 1701
	State 1702
	State 1703
	State 1704
	State 1705
	State 1706


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
