-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
-- Date        : Mon Nov  9 00:56:21 2020
-- Host        : DESKTOP-4IMNULQ running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ blk_mem_gen_0_sim_netlist.vhdl
-- Design      : blk_mem_gen_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35tcpg236-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 1 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec is
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addra(1),
      I1 => addra(0),
      O => ena_array(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => addra(1),
      I1 => addra(0),
      O => ena_array(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 17 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    DOPADOP : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[23]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[23]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[23]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[22]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[22]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[22]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[14]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[14]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[14]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[14]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[13]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[13]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[13]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[13]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux is
  signal sel_pipe : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\douta[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \douta[13]\(4),
      I1 => \douta[13]_0\(4),
      I2 => \douta[13]_1\(4),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[13]_2\(4),
      O => douta(4)
    );
\douta[11]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \douta[13]\(5),
      I1 => \douta[13]_0\(5),
      I2 => \douta[13]_1\(5),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[13]_2\(5),
      O => douta(5)
    );
\douta[12]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \douta[13]\(6),
      I1 => \douta[13]_0\(6),
      I2 => \douta[13]_1\(6),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[13]_2\(6),
      O => douta(6)
    );
\douta[13]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \douta[13]\(7),
      I1 => \douta[13]_0\(7),
      I2 => \douta[13]_1\(7),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[13]_2\(7),
      O => douta(7)
    );
\douta[14]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \douta[14]\(0),
      I1 => \douta[14]_0\(0),
      I2 => \douta[14]_1\(0),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[14]_2\(0),
      O => douta(8)
    );
\douta[15]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => DOADO(0),
      I1 => \douta[22]\(0),
      I2 => \douta[22]_0\(0),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[22]_1\(0),
      O => douta(9)
    );
\douta[16]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => DOADO(1),
      I1 => \douta[22]\(1),
      I2 => \douta[22]_0\(1),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[22]_1\(1),
      O => douta(10)
    );
\douta[17]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => DOADO(2),
      I1 => \douta[22]\(2),
      I2 => \douta[22]_0\(2),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[22]_1\(2),
      O => douta(11)
    );
\douta[18]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => DOADO(3),
      I1 => \douta[22]\(3),
      I2 => \douta[22]_0\(3),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[22]_1\(3),
      O => douta(12)
    );
\douta[19]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => DOADO(4),
      I1 => \douta[22]\(4),
      I2 => \douta[22]_0\(4),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[22]_1\(4),
      O => douta(13)
    );
\douta[20]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => DOADO(5),
      I1 => \douta[22]\(5),
      I2 => \douta[22]_0\(5),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[22]_1\(5),
      O => douta(14)
    );
\douta[21]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => DOADO(6),
      I1 => \douta[22]\(6),
      I2 => \douta[22]_0\(6),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[22]_1\(6),
      O => douta(15)
    );
\douta[22]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => DOADO(7),
      I1 => \douta[22]\(7),
      I2 => \douta[22]_0\(7),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[22]_1\(7),
      O => douta(16)
    );
\douta[23]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => DOPADOP(0),
      I1 => \douta[23]\(0),
      I2 => \douta[23]_0\(0),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[23]_1\(0),
      O => douta(17)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \douta[13]\(0),
      I1 => \douta[13]_0\(0),
      I2 => \douta[13]_1\(0),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[13]_2\(0),
      O => douta(0)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \douta[13]\(1),
      I1 => \douta[13]_0\(1),
      I2 => \douta[13]_1\(1),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[13]_2\(1),
      O => douta(1)
    );
\douta[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \douta[13]\(2),
      I1 => \douta[13]_0\(2),
      I2 => \douta[13]_1\(2),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[13]_2\(2),
      O => douta(2)
    );
\douta[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \douta[13]\(3),
      I1 => \douta[13]_0\(3),
      I2 => \douta[13]_1\(3),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[13]_2\(3),
      O => douta(3)
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000555555550000000000000000000000000000000",
      INIT_08 => X"000000000000000000000016C0000000003A9500000000000000000000000000",
      INIT_09 => X"0000000000000000000006C000000000000000E0000000000000000000000000",
      INIT_0A => X"000000000000000000008000000000000000000D000000000000000000000000",
      INIT_0B => X"0000000000000000001800000000000000000000800000000000000000000000",
      INIT_0C => X"000000000000000001C000000000000000000000100000000000000000000000",
      INIT_0D => X"0000000000000000080000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000700000000000000000000000080000000000000000000000",
      INIT_0F => X"0000000000000001C00000000000000000000000020000000000000000000000",
      INIT_10 => X"0000000000000003000000000000000000000000004000000000000000000000",
      INIT_11 => X"00000000000000080FEAA56ABC0000000000000000C000000000000000000000",
      INIT_12 => X"00000000000000040000000000156F0000000000001000000000000000000000",
      INIT_13 => X"00000000000000000000000000000016C0000000003000000000000000000000",
      INIT_14 => X"000000000000000000000000000000001B000000000400000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000700000000C00000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000080000000100000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000020000000300000000000000000000",
      INIT_18 => X"0000000000000000066107F80000000000008000000040000000000000000000",
      INIT_19 => X"000000000002746E54CA462F8E49000000002000000080000000000000000000",
      INIT_1A => X"0000000000AB25C03EAA5AC04EF38000000010000000D0000000000000000000",
      INIT_1B => X"000000005FE095BA2A89A9AAAAAC0A90000008000000E0000000000000000000",
      INIT_1C => X"00000001C8D3B5C212FFC7AAAAAAAB04000004000000F4000000000000000000",
      INIT_1D => X"0000000236F6BBFFFFFFFE5AAAAAAA87800003000000F8000000000000000000",
      INIT_1E => X"000000BB9B7FFFFFFFFFFF1AAAAAAABDB00002000000FC000000000000000000",
      INIT_1F => X"0000033A6FFFFFFFFFFFFF1AAAAAAA94A40001000000FD000000000000000000",
      INIT_20 => X"000003AA6FFFFFFFFFFFFFCAAAAAAACD540001000000FE000000000000000000",
      INIT_21 => X"00000CE9CFFFFFFFFFFFFF9AAAAAAAE1680001000000FE000000000000000000",
      INIT_22 => X"000018A90FFFFFFFFFFFD3AAAAAAAB85600001000000FF000000000000000000",
      INIT_23 => X"000003AA7FFFFFFFFADECDAAAAAAAFC5640001000000FF400000000000000000",
      INIT_24 => X"000012AA71FDF61C4CD25AAAAAAABD156C0001000000FF800000000000000000",
      INIT_25 => X"000022AA9ADB251E416AAAAAAAAAEC55440001000000FFC00000000000000000",
      INIT_26 => X"00001AAAA95555AAAAAAAAAAAAABA1555400020000003FC00000000000000000",
      INIT_27 => X"000031FAAAAAAAAAAAAAAAAAAAAA4555A400030000003FC00000000000000000",
      INIT_28 => X"000039C6FAAAAAAAAAAAAAAAAAA215558000000000003FD00000000000000000",
      INIT_29 => X"0000282F1AFFEAAAAAAAAAAAAB3C55550000040000003FD00001554000000000",
      INIT_2A => X"0000065094A8CDFFFAAAAAAAF98155556000080000003FD00000000D00000000",
      INIT_2B => X"00000E95501D89BEFE6FFFE6A915555640000C0000003FD00000000080000000",
      INIT_2C => X"0000025555550008ACC7F110D1555559C000000000003FE00003000030000000",
      INIT_2D => X"00000045555555554000000055555565000010000000FFE0000300000C000000",
      INIT_2E => X"00000032555555555555555555555594000030000000FFE00002000003000000",
      INIT_2F => X"00000000655555555555555555555640000040000000FFE00002000000400000",
      INIT_30 => X"00000003AE5555555555555555555700000100000000FFF00002000000C00000",
      INIT_31 => X"0000000016595555555555555555B500000300000000FFF00002000000100000",
      INIT_32 => X"0000000000876A95555555555556F000000C00000000BFF00001000FF0100000",
      INIT_33 => X"00000000000355D1A955555555AB0000007000000000BFF000010FBFFED00000",
      INIT_34 => X"00000000000001EC49DAAAAA92190000010000000000FFF40001FFFFFFE00000",
      INIT_35 => X"0000000000000000067112BD76000000080000000003FFF40000FFFFFFE00000",
      INIT_36 => X"00000000000000000000000000000000200000000003FFF40000FFFFFFE00000",
      INIT_37 => X"00000000000000000000000000000000C00000000002FFF80000BFFFFFE00000",
      INIT_38 => X"00000000000000000000000000000007000000000003FFF80000BFFFFFE00000",
      INIT_39 => X"0000000005000000000000000000006000000000000FFFF80000BFFFFFE00000",
      INIT_3A => X"0000000000254000000000000000060000000000000FFFF80000BFFFFFE00000",
      INIT_3B => X"0000000010000E95000000000001B00000000000000FFFF80000BFFFFFF00000",
      INIT_3C => X"0000000010000000395555556AB0000000000000000BFFF80000BFFFFFF00000",
      INIT_3D => X"0000000010000000000000000000000000000000000FFFF80000BFFFFFF00000",
      INIT_3E => X"0000000010000000000000000000000000000000003FFFF80000BFFFFFF00000",
      INIT_3F => X"0000000020000000000000000000000000000000003FFFF80000BFFFFFF00000",
      INIT_40 => X"0000000020000000000000000000000000000000002FFFF80000FFFFFFF00000",
      INIT_41 => X"0000000020000000000000000000000000000000003FFFF40000FFFFFFF00000",
      INIT_42 => X"000000003000000000000000000000000000000000FFFFF40000FFFFFFF00000",
      INIT_43 => X"000000003000000000000000000000000000000000FFFFF40000FFFFFFF40000",
      INIT_44 => X"000000003000000000000000000000000000000000BFFFF40001FFFFFFF40000",
      INIT_45 => X"000000003000000000000000000000000000000003FFFFF40001FFFFFFF40000",
      INIT_46 => X"000000002000000000000000000000000000000003FFFFF00001FFFFFFF40000",
      INIT_47 => X"000000003C00000000000000000000000000000003FFFFF00001FFFFFFF40000",
      INIT_48 => X"00000000380000000000000000000000000000000FFFFFF00001FFFFFFF40000",
      INIT_49 => X"000000003E0000000000000000000000000000000BFFFFF00001FFFFFFF40000",
      INIT_4A => X"000000002FC000000000000000000000000000003FFFFFF00001FFFFFFF40000",
      INIT_4B => X"000000002FF000000000000000000000000000002FFFFFF00001FFFFFFF40000",
      INIT_4C => X"000000002FFC0000000000000000000000000000FFFFFFF00002FFFFFFF40000",
      INIT_4D => X"000000002FF80000000000000000000000000003FFFFFFF00002FFFFFFF40000",
      INIT_4E => X"000000002FFF000000000000000000000000000EFFFFFFE00002FFFFFFF00000",
      INIT_4F => X"000000002FFFC00000000000000000000000000BFFFFFFE00002FFFFFFF00000",
      INIT_50 => X"000000002FFFF0000000000000000000000000EFFFFFFFE00002FFFFFFE00000",
      INIT_51 => X"000000001FFFFC000000000000000000000003FFFFFFFFE00002FFFFFFD00000",
      INIT_52 => X"000000001FFFFF00000000000000000000000FFFFFFFFFE00002FFFFFFD00000",
      INIT_53 => X"000000001FFFFFB0000000000000000000003FFFFFFFFFE00002FFFFFFC00000",
      INIT_54 => X"000000000FFFFFFC00000000000000000003FFFFFFFFFFE00002FFFFFF800000",
      INIT_55 => X"000000000BFFFFFEC00000000000000000FFFFFFFFFFFFE00002FFFFFF800000",
      INIT_56 => X"000000000BFFFFFFFFF000000000000FFBFFFFFFFFFFFFE00002FFFFFF400000",
      INIT_57 => X"0000000007FFFFFFFFFEAFFFFFFFFEBFFFFFFFFFFFFFFFE00002FFFFFF400000",
      INIT_58 => X"0000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00002FFFFFF000000",
      INIT_59 => X"0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00002FFFFFE000000",
      INIT_5A => X"0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00002FFFFFD000000",
      INIT_5B => X"0000000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00003FFFFFC000000",
      INIT_5C => X"0000000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD00003FFFFF4000000",
      INIT_5D => X"0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD00003FFFFE0000000",
      INIT_5E => X"0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD00003FFFE80000000",
      INIT_5F => X"0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD00002A95400000000",
      INIT_60 => X"0000000000BFFFF55556AAAAAFFFFFFFFFFFFFFFFFFFFFD00000000000000000",
      INIT_61 => X"0000000000BFFFE0000000000000005BFFFFFFFFFFFFFFD00000000000000000",
      INIT_62 => X"00000000007FFFF00000000000000000BFFFFFFFFFFFFFD00000000000000000",
      INIT_63 => X"00000000003FFFF800000000000000002FFFFFFFFFFFFFD00000000000000000",
      INIT_64 => X"00000000003FFFFD00000000000000000FFFFFFFFFFFFFD00000000000000000",
      INIT_65 => X"00000000002FFFFF40000000000000000BFFFFFFFFFFFFD00000000000000000",
      INIT_66 => X"00000000001FFFFFE0000000000000000BFFFFFFFFFFFFD00000000000000000",
      INIT_67 => X"00000000001FFFFFFD500000000000000BFFFFFFFFFFFFD00000000000000000",
      INIT_68 => X"00000000000FFFFFFFFF0000000000000BFFFFFFFFFFFFD00000000000000000",
      INIT_69 => X"00000000000BFFFFFFFF4000000000000BFFFFFFFFFFFFD00000000000000000",
      INIT_6A => X"000000000007FFFFFFFF40000000000007FFFFFFFFFFFFD00000000000000000",
      INIT_6B => X"000000000007FFFFFFFF80000000000007FFFFFFFFFFFFD00000000000000000",
      INIT_6C => X"000000000003FFFFFFFFC0000000000007FFFFFFFFFFFFC00000000000000000",
      INIT_6D => X"000000000002FFFFFFFFC0000000000007FFFFFFFFFFFFC00000000000000000",
      INIT_6E => X"000000000002FFFFFFFF80000000000007FFFFFFFFFFFF800000000000000000",
      INIT_6F => X"000000000001FFFFFFFF80000000000003FFFFFFFFFFFF800000000000000000",
      INIT_70 => X"000000000000FFFFFFFF40000000000003FFFFFFFFFFFF400000000000000000",
      INIT_71 => X"000000000000BFFFFFFF40000000000002FFFFFFFFFFFF000000000000000000",
      INIT_72 => X"0000000000007FFFFFFF00000000000002FFFFFFFFFFFE000000000000000000",
      INIT_73 => X"0000000000001556AA9500000000000001FFFFFFFFFFFD000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000FFFFFFFFFFFC000000000000000000",
      INIT_75 => X"00000000000000000000000000000000007FFFFFFFFFF4000000000000000000",
      INIT_76 => X"00000000000000000000000000000000001BFFFFFFFFD0000000000000000000",
      INIT_77 => X"000000000000000000000000000000000001BFFFFFFE40000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000155555000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addra(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => dina(1 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 2),
      DOADO(1 downto 0) => douta(1 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000001555555555400000000000000000000000000000",
      INIT_09 => X"0000000000000000000000155555555555555500000000000000000000000000",
      INIT_0A => X"0000000000000000000015555555555555555550000000000000000000000000",
      INIT_0B => X"0000000000000000000155555555555555555555000000000000000000000000",
      INIT_0C => X"0000000000000000001555555555555555555555400000000000000000000000",
      INIT_0D => X"0000000000000000015555555555555555555555500000000000000000000000",
      INIT_0E => X"0000000000000000055555555555555555555555500000000000000000000000",
      INIT_0F => X"0000000000000000155555555555555555555555540000000000000000000000",
      INIT_10 => X"0000000000000000555555555555555555555555550000000000000000000000",
      INIT_11 => X"0000000000000001500000000155555555555555550000000000000000000000",
      INIT_12 => X"0000000000000000000000000000005555555555554000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000015555555554000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000555555555000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000055555555000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000015555555400000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000005555555400000000000000000000",
      INIT_18 => X"00000000000000000061D7100000000000001555555500000000000000000000",
      INIT_19 => X"0000000000009537772C691B16C1000000000555555500000000000000000000",
      INIT_1A => X"0000000000BE8BC03FFFFFC00F90ED0000000555555500000000000000000000",
      INIT_1B => X"000000001D60FFF1C880A7FFFFFC0FD000000155555500000000000000000000",
      INIT_1C => X"000000028CF1D34B6FFFFAFFFFFFFF2800000155555500000000000000000000",
      INIT_1D => X"000000193F936FFFFFFFFDBFFFFFFFCB00000055555500000000000000000000",
      INIT_1E => X"0000005FF83FFFFFFFFFFF0FFFFFFFFB40000055555500000000000000000000",
      INIT_1F => X"000000BFE7FFFFFFFFFFFFDFFFFFFFE3D0000055555500000000000000000000",
      INIT_20 => X"000000FF2FFFFFFFFFFFFFCFFFFFFFDFF8000055555500000000000000000000",
      INIT_21 => X"000005FF2FFFFFFFFFFFFC7FFFFFFF9FFC000055555500000000000000000000",
      INIT_22 => X"000008FFBFFFFFFFFFFFE5FFFFFFFF0FF4000055555500000000000000000000",
      INIT_23 => X"000013FF4FFFFFFFFE3153FFFFFFFFBFF0000055555500000000000000000000",
      INIT_24 => X"00001FFFE76A54DE2D93FFFFFFFFF0FFF4000055555500000000000000000000",
      INIT_25 => X"000003FFFDD43E4FFFFFFFFFFFFFC3FFF4000055555500000000000000000000",
      INIT_26 => X"000003FFFFFFFFFFFFFFFFFFFFFF0FFFD4000055555540000000000000000000",
      INIT_27 => X"00000AFFFFFFFFFFFFFFFFFFFFFEFFFFE0000055555540000000000000000000",
      INIT_28 => X"0000107BFFFFFFFFFFFFFFFFFFF5FFFFE0000155555540000000000000000000",
      INIT_29 => X"00000BCC4BFFFFFFFFFFFFFFFFF3FFFFD0000155555540000000000000000000",
      INIT_2A => X"00000FFFD3772BFFFFFFFFFFFA8FFFFF50000155555540000001555000000000",
      INIT_2B => X"000003FFFFFC7222C6FFFFFEE0FFFFFF00000155555540000001555500000000",
      INIT_2C => X"000000BFFFFFFFFC187005783FFFFFFD80000555555540000000555540000000",
      INIT_2D => X"0000003FFFFFFFFFFFFFFFFFFFFFFFFA00000555555500000000555550000000",
      INIT_2E => X"0000001FFFFFFFFFFFFFFFFFFFFFFFD800000555555500000000555554000000",
      INIT_2F => X"0000000CFFFFFFFFFFFFFFFFFFFFFFF000001555555500000000555555000000",
      INIT_30 => X"00000000EBFFFFFFFFFFFFFFFFFFFC4000005555555500000000555555000000",
      INIT_31 => X"00000000037FFFFFFFFFFFFFFFFFE80000005555555500000000555555400000",
      INIT_32 => X"000000000049FFFFFFFFFFFFFFFF700000015555555500000000555005400000",
      INIT_33 => X"000000000001A72FFFFFFFFFFFF9000000055555555500000000500000000000",
      INIT_34 => X"00000000000000239DBFFFFFFD9C000000555555555500000000000000000000",
      INIT_35 => X"00000000000000000126C54F6100000001555555555400000000000000000000",
      INIT_36 => X"0000000000000000000000000000000005555555555400000000000000000000",
      INIT_37 => X"0000000000000000000000000000000015555555555400000000000000000000",
      INIT_38 => X"0000000000000000000000000000000055555555555400000000000000000000",
      INIT_39 => X"0000000000000000000000000000000555555555555000000000000000000000",
      INIT_3A => X"0000000005400000000000000000005555555555555000000000000000000000",
      INIT_3B => X"0000000005555000000000000000055555555555555000000000000000000000",
      INIT_3C => X"0000000005555555400000000005555555555555555000000000000000000000",
      INIT_3D => X"0000000005555555555555555555555555555555555000000000000000000000",
      INIT_3E => X"0000000005555555555555555555555555555555554000000000000000000000",
      INIT_3F => X"0000000005555555555555555555555555555555554000000000000000000000",
      INIT_40 => X"0000000005555555555555555555555555555555554000000000000000000000",
      INIT_41 => X"0000000005555555555555555555555555555555554000000000000000000000",
      INIT_42 => X"0000000005555555555555555555555555555555550000000000000000000000",
      INIT_43 => X"0000000005555555555555555555555555555555550000000000000000000000",
      INIT_44 => X"0000000005555555555555555555555555555555550000000000000000000000",
      INIT_45 => X"0000000005555555555555555555555555555555540000000000000000000000",
      INIT_46 => X"0000000005555555555555555555555555555555540000000000000000000000",
      INIT_47 => X"0000000001555555555555555555555555555555540000000000000000000000",
      INIT_48 => X"0000000001555555555555555555555555555555500000000000000000000000",
      INIT_49 => X"0000000000555555555555555555555555555555500000000000000000000000",
      INIT_4A => X"0000000000155555555555555555555555555555400000000000000000000000",
      INIT_4B => X"0000000000055555555555555555555555555555400000000000000000000000",
      INIT_4C => X"0000000000015555555555555555555555555555000000000000000000000000",
      INIT_4D => X"0000000000015555555555555555555555555554000000000000000000000000",
      INIT_4E => X"0000000000005555555555555555555555555550000000000000000000000000",
      INIT_4F => X"0000000000001555555555555555555555555550000000000000000000000000",
      INIT_50 => X"0000000000000555555555555555555555555500000000000000000000000000",
      INIT_51 => X"0000000000000155555555555555555555555400000000000000000000000000",
      INIT_52 => X"0000000000000055555555555555555555555000000000000000000000000000",
      INIT_53 => X"0000000000000005555555555555555555554000000000000000000000000000",
      INIT_54 => X"0000000000000001555555555555555555540000000000000000000000000000",
      INIT_55 => X"0000000000000000155555555555555555000000000000000000000000000000",
      INIT_56 => X"0000000000000000000555555555555000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addra(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => dina(1 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 2),
      DOADO(1 downto 0) => douta(1 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"000000000000000000000003553FCF8FB0094000000000000000000000000000",
      INIT_08 => X"00000000000000000000017C94555554313B2890000000000000000000000000",
      INIT_09 => X"00000000000000000000DCC4D555555555AC52D5000000000000000000000000",
      INIT_0A => X"00000000000000000008E0955555555555555586400000000000000000000000",
      INIT_0B => X"000000000000000000DB2555555555555555555B900000000000000000000000",
      INIT_0C => X"00000000000000000FB255555555555555555555680000000000000000000000",
      INIT_0D => X"000000000000000003D555555555555555555555980000000000000000000000",
      INIT_0E => X"0000000000000000C155555555555555555555557D0000000000000000000000",
      INIT_0F => X"0000000000000002F55555555555555555555555534000000000000000000000",
      INIT_10 => X"0000000000000005DAF01553FA5555555555555556C000000000000000000000",
      INIT_11 => X"000000000000000E63E8E0C759914E555555555556D000000000000000000000",
      INIT_12 => X"000000000000003D383DD01476E000C795555555557000000000000000000000",
      INIT_13 => X"0000000000000000000000000000764AF255555555FC00000000000000000000",
      INIT_14 => X"0000000000000000000000000000000470255555557400000000000000000000",
      INIT_15 => X"00000000000000000000000000000000011D5555557100000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000685555555C00000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000079555555CC0000000000000000000",
      INIT_18 => X"000000000000000007E5694D0000000000003555555640000000000000000000",
      INIT_19 => X"0000000000039B05AF01554E93A540000000ED555554A0000000000000000000",
      INIT_1A => X"000000000027156A9555556AA5549D0000001D55555750000000000000000000",
      INIT_1B => X"000000005E1A555ABC1539555556A450000010555557A0000000000000000000",
      INIT_1C => X"00000002965AB06AFFFFFB555555558D00000B55555768000000000000000000",
      INIT_1D => X"00000025958AFFFFFFFFFFD555555562C0000395555754000000000000000000",
      INIT_1E => X"000000E559FFFFFFFFFFFFA55555555CE0000A15555749000000000000000000",
      INIT_1F => X"000002956BFFFFFFFFFFFFA5555555583C000355555749000000000000000000",
      INIT_20 => X"000001559FFFFFFFFFFFFF6555555540040002D555574A800000000000000000",
      INIT_21 => X"00000955FFFFFFFFFFFFFFD55555556008000155555746C00000000000000000",
      INIT_22 => X"00001A55FFFFFFFFFFFFFB55555555100C000155555740C00000000000000000",
      INIT_23 => X"00001555AFFFFFFFFFE93955555554400C000355555782000000000000000000",
      INIT_24 => X"0000355566FFFFA54FA9555555555600080001D55557D1F00000000000000000",
      INIT_25 => X"0000195556BFEAA5555555555555580004000355555780600000000000000000",
      INIT_26 => X"0000295555555555555555555555600004000215555690900000000000000000",
      INIT_27 => X"0000015555555555555555555554400034000C955556E0200000000000000000",
      INIT_28 => X"000026C555555555555555555551000020000E555556E0600000000000000000",
      INIT_29 => X"00001017155555555555555555740000100000555556E080000AA07800000000",
      INIT_2A => X"000008001AF055555555555554900000100014555556E0800002546C00000000",
      INIT_2B => X"00000B0000015AF01555555539000000C0003B555556E0A40006956FD0000000",
      INIT_2C => X"000001000000000156AFFFEA4000000080003555555690B00003955518000000",
      INIT_2D => X"00000080000000000000000000000001000091555557707C0001D55545000000",
      INIT_2E => X"000000200000000000000000000000040000B9555557D0480004D55553800000",
      INIT_2F => X"000000040000000000000000000000F00003C5555557006C0002D55555B00000",
      INIT_30 => X"000000007000000000000000000003800002E55555567010000D155556000000",
      INIT_31 => X"00000000160000000000000000000A00000295555554E000000E15AFFA700000",
      INIT_32 => X"0000000000AC0000000000000000100000235555555770280005696AB3E00000",
      INIT_33 => X"0000000000046F000000000000034000017D5555555930000002FA5968740000",
      INIT_34 => X"0000000000000185BC00000000E5000007F55555555A40240003E3C003280000",
      INIT_35 => X"0000000000000000095ABFFA9640000031955555555F00280000B00000B00000",
      INIT_36 => X"00000000000000000000000000000000515555555557C0290000000000680000",
      INIT_37 => X"00000000000000000000000000000002C5555555555FC0280000D00000540000",
      INIT_38 => X"0000000004000000000000000000002AD55555555565C0150001D00000580000",
      INIT_39 => X"000000000AC4000000000000000000C655555555557A00100002900000480000",
      INIT_3A => X"000000002CAAB6C0000000000000174555555555556B001000029000006C0000",
      INIT_3B => X"0000000021B47DC01D000000588DF855555555555546001000029000002C0000",
      INIT_3C => X"0000000031555B11A509A74D612C2555555555555563001000029000002C0000",
      INIT_3D => X"0000000015555555B15555555435555555555555558C00100002900000340000",
      INIT_3E => X"000000000555555555555555555555555555555555F4001A00009000000C0000",
      INIT_3F => X"00000000A5555555555555555555555555555555557C001A00005000000C0000",
      INIT_40 => X"0000000051555555555555555555555555555555551C002A0003800000040000",
      INIT_41 => X"00000000DD555555555555555555555555555555566C00250001400000100000",
      INIT_42 => X"00000000AD555555555555555555555555555555565000200002C00000100000",
      INIT_43 => X"000000001955555555555555555555555555555557E000200002400000240000",
      INIT_44 => X"000000008D5555555555555555555555555555555870002400038000002C0000",
      INIT_45 => X"00000000495555555555555555555555555555555C40001000008000002C0000",
      INIT_46 => X"00000000625555555555555555555555555555555EC0000C00028000002C0000",
      INIT_47 => X"00000000425555555555555555555555555555556DC000340002800000200000",
      INIT_48 => X"00000000D3955555555555555555555555555555680000280003800000240000",
      INIT_49 => X"000000002EA55555555555555555555555555555BB0000100006800000210000",
      INIT_4A => X"0000000017955555555555555555555555555555B40000100007800000250000",
      INIT_4B => X"00000000A4855555555555555555555555555556FC00001000078000002C0000",
      INIT_4C => X"0000000054DE5555555555555555555555555557800000040005800000240000",
      INIT_4D => X"00000000043795555555555555555555555555584000002C000C800000180000",
      INIT_4E => X"00000000B40DE555555555555555555555555560C00000480000800000300000",
      INIT_4F => X"00000000F800D9555555555555555555555555A3000000440004800000180000",
      INIT_50 => X"0000000098008E5555555555555555555555567C0000004400048000004C0000",
      INIT_51 => X"0000000078001D955555555555555555555561F0000000440004800000840000",
      INIT_52 => X"00000000380000A555555555555555555555BEC0000000440004800000800000",
      INIT_53 => X"00000000240003BA55555555555555555559B700000000640009400000C00000",
      INIT_54 => X"00000000140000C3A55555555555555556FE7000000000740005400001200000",
      INIT_55 => X"000000000D00000D0AFA5555555555AF824BC000000000400005400001A00000",
      INIT_56 => X"000000003D0000032B5ECB1AA955327C4E7C00000000004C0001400002C00000",
      INIT_57 => X"00000000060000003B3DD4D4F9BADF7DEF000000000000580003400002800000",
      INIT_58 => X"00000000020000000003FAAF1543EFC000000000000000540003400001000000",
      INIT_59 => X"0000000003000000000000000000000000000000000000540003400006800000",
      INIT_5A => X"0000000009000000000000000000000000000000000000AC000800000B000000",
      INIT_5B => X"0000000003400000000000000000000000000000000000A80007000002000000",
      INIT_5C => X"000000000A800000000000000000000000000000000000A0000E000025000000",
      INIT_5D => X"0000000003800000000000000000000000000000000000A0000F0001CC000000",
      INIT_5E => X"0000000001800000000000000000000000000000000000A000016AA7C0000000",
      INIT_5F => X"000000000280000AAAAAAA955000000000000000000000A0000AAF2240000000",
      INIT_60 => X"000000000390002F4C60338DA8B001A400000000000000B00006B40000000000",
      INIT_61 => X"0000000003200060000183C9588CEAD940000000000000A00000000000000000",
      INIT_62 => X"0000000000200000000000000000000850000000000000B00000000000000000",
      INIT_63 => X"0000000000500026000000000000000094000000000000A00000000000000000",
      INIT_64 => X"0000000000B00001800000000000000008000000000000900000000000000000",
      INIT_65 => X"0000000000E40001500000000000000019000000000000900000000000000000",
      INIT_66 => X"0000000000080000690000000000000015000000000000900000000000000000",
      INIT_67 => X"00000000000400001B1480000000000029000000000000900000000000000000",
      INIT_68 => X"000000000038000002A28000000000003E000000000000900000000000000000",
      INIT_69 => X"00000000003D0000000280000000000012000000000000B00000000000000000",
      INIT_6A => X"00000000000A0000000290000000000002000000000000800000000000000000",
      INIT_6B => X"00000000000E000000010000000000000A000000000000900000000000000000",
      INIT_6C => X"00000000000C00000000A0000000000006000000000000200000000000000000",
      INIT_6D => X"0000000000010000000070000000000002000000000000100000000000000000",
      INIT_6E => X"0000000000028000000030000000000009000000000001600000000000000000",
      INIT_6F => X"0000000000018000000130000000000004000000000002500000000000000000",
      INIT_70 => X"0000000000008000000290000000000001000000000002000000000000000000",
      INIT_71 => X"00000000000290000002C0000000000006400000000000C00000000000000000",
      INIT_72 => X"0000000000001EAA95AE0000000000000A400000000007400000000000000000",
      INIT_73 => X"00000000000016DDD2F3C000000000000480000000000A000000000000000000",
      INIT_74 => X"00000000000000019E800000000000000210000000000C000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000F4000000002F000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000AA4000000104000000000000000000",
      INIT_77 => X"000000000000000000000000000000000006DDAAAAABE0000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000006658731E00000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addra(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => dina(1 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 2),
      DOADO(1 downto 0) => douta(1 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"000000000000A085040000000000000000000000000000000000000000000000",
      INITP_04 => X"00000000003CFFFFFE1400000000000000000000000CA0006C60000000000000",
      INITP_05 => X"00000000067FFFFFFFFF0000000000000000000001CFFFFFFFF9000000000000",
      INITP_06 => X"000000001FFFFFFFFFFFE000000000000000000005FFFFFFFFFF000000000000",
      INITP_07 => X"000000007FFFFFFFFFFFC00000000000000000009FFFFFFFFFFFE00000000000",
      INITP_08 => X"000000054EF0F43FFFFFF4000000000000000001FC01FFFFFFFFF00000000000",
      INITP_09 => X"00000000000000075FFFFC0000000000000000025001DFC9FFFFF00000000000",
      INITP_0A => X"00000000000000000BFFFF0000000000000000000000000047FFFE0000000000",
      INITP_0B => X"000000000000000002FFFE0000000000000000000000000004FFFE0000000000",
      INITP_0C => X"0000001F0060F000007FFE80000000000000000000000000017FFF8000000000",
      INITP_0D => X"000027FFFFFFFFE8000FFF20000000000000023FFFFFF860003FFF8000000000",
      INITP_0E => X"0002FFFFFFFFFFFC000FFF800000000000003FFFFFFFFFFA001FFFA000000000",
      INITP_0F => X"0007FFFFFFFFFFFFC007FF90000000000003FFFFFFFFFFFD8007FFB000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"9D1A17534FCA4411040000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000C09D3585DE2A5A7A7A6E6A5A565E5E3E0",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"3EFD7DBC7B38F46FAC6660590E11000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000268C17A3EEF7BCBD3E7E7E7E7E7E7E7E7E7E7E7E3E",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"BDBDBDBDFDFDFD3E7E7E3EFDFA2CD10400000000000000000000000000000000",
      INIT_26 => X"00000000000000001DD1E2B1F97D7E3EFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"BDBDBDBDBDBDBDBDBDBDBDBDFD3EBA6406000000000000000000000000000000",
      INIT_2A => X"00000000000026566EBB3E3EFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDFDFD2F080000000000000000000000000000",
      INIT_2E => X"00000000885E303B3EFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD7E670800000000000000000000000000",
      INIT_32 => X"000086A1F6FD3EBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDFDBB9600000000000000000000000000",
      INIT_36 => X"0093B2FDFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDFD34CB000000000000000000000000",
      INIT_3A => X"DA3A3EBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD3EAD040000000000000000000000",
      INIT_3E => X"FAFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000099",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDFDE10000000000000000000000",
      INIT_42 => X"FDBDFDFDFDFD3E3E3E7E7E7E7E7E3EFDFDFDFDFDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000009379",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDFD39D000000000000000000000",
      INIT_46 => X"BCBB7AF8363432B06E2CE9E7A7ACB033F5B7B9BBFCBD3E7E7E3EFDFDBDBDBDBD",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000CA73FD",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"FDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD7E6700000000000000000000",
      INIT_4A => X"534F4C4AC7842E150C040000000415840587CB0F53981E24EB71763A3C3E7EFD",
      INIT_4B => X"00000000000000000000000000000000000000000000000000000000004CD895",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"FAFD3EFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDFDF74A000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000419064CD5202AF3",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"8FDEEE7A3EFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDFD62000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000404",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"00000D8FE7BAFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDFD77CA0000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"000000000413333EBDBDBDBDBDBDBDBDBDBDBDBDBDBDFDE20000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"000000000000CAADFDBDBDBDBDBDBDBDBDBDBDBDBDBDFD768800000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"00000000000000C62DFDBDBDBDBDBDBDBDBDBDBDBDBDBDFD9E00000000000000",
      INIT_62 => X"0000081029475C7C9CC0C8A468370C0400000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"00000000000000008AF5FDBDBDBDBDBDBDBDBDBDBDBDBD3E6D32000000000000",
      INIT_66 => X"05294D7196B6CEE2F20206F6D6AA6935F5AD712CE8AC682A0400000000000000",
      INIT_67 => X"00000000000000000000000000000000000000000000000C4780C80C518DBDE1",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000005B3CBDBDBDBDBDBDBDBDBDBDBDBDFDB350000000000000",
      INIT_6A => X"2A2626262222221E1E1E1E2222262A2A2A2A261E0EFAD69631C5347000000000",
      INIT_6B => X"000000000000000000000000000000000000000084F4E16DB2E2021622262A2A",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"00000000000000000044B23EBDBDBDBDBDBDBDBDBDBDBDFD33DFC50000000000",
      INIT_6E => X"3E4E5E7387939797875E2E1E1E1E1E1E1E1E1E1E1E2222262A2A1ECEDD780000",
      INIT_6F => X"000000000000000000000000000000000478400DAE0A2A26221E1A1A1E222632",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"000000000000000000009FFDBDBDBDBDBDBDBDBDBDBDBDFDF3A4160000000000",
      INIT_72 => X"E7EFF7FFFFFFFFFFFFF7CB621E1E1E1E1E1E1E1E1E1E1E1E1E1E1E222AB62C04",
      INIT_73 => X"000000000000000000000000000004D421DA1E2A221E223242566F8BA3B7C7D7",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0C0000000000000000004FFAFDBDBDBDBDBDBDBDBDBDBDFDF364208400000000",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFEB5E1A1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E2ABAFC",
      INIT_77 => X"000000000000000000000000001DC5F62A221E1E3A7FBBD7EBF7FFFFFFFFFFFF",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"1819000000000000000037F23EBDBDBDBDBDBDBDBDBDBDFDF324A30B00000000",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFBB221E1E1E1E1E1E1E1E1E1E1E1E1E1E1E226D8D",
      INIT_7B => X"000000000000000000000000320D1E221E1E3A9BDFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"911C0C0000000000000000A53EBDBDBDBDBDBDBDBDBDBDFDF324A45300000000",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFD32E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E02F189",
      INIT_7F => X"00000000000000000000001911221E1E1E3AC7FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra_12_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal addra_12_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_12_sp_1 <= addra_12_sn_1;
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"000FFFFFFFFFFFFBC01FFF9000000000001FFFFFFFFFFFFBC00FFF8000000000",
      INITP_01 => X"001FFFFFFFFFFFEFE00FFF8000000000001FFFFFFFFFFFF7E01FFF9800000000",
      INITP_02 => X"007FFFFFFFFFFFBFC017FF0000000000007FFFFFFFFFFFDFC00FFF0800000000",
      INITP_03 => X"005FFFFFFFFFFEFFC02FFFC400000000007FFFFFFFFFFF7FC017FF4C00000000",
      INITP_04 => X"003E3FFFFFFFFBFF802FFFC0016C00000033FFFFFFFFFDFF800FFFC000000000",
      INITP_05 => X"001FFFE01FFF3FFF803FFFC403FFC000001FE03FFFFFE7FF802FFFC0010D8000",
      INITP_06 => X"0007FFFFFFFFFFFE001FFF0403FFF000000FFFFFF001FFFF805FFF4403FF2000",
      INITP_07 => X"0001FFFFFFFFFFFC003FFF8403FFE0000003FFFFFFFFFFFC00BFFF0203FFE800",
      INITP_08 => X"00000FFFFFFFFFC003FFFF44017FFC0000007FFFFFFFFFF0007FFFC0007FFC00",
      INITP_09 => X"0000003FFFFFFF000FFFFF4200543800000003FFFFFFFF8005FFFE46016E7800",
      INITP_0A => X"00000000007C00001FFFFE0200800400000000007FFFF8000FFFFF8201181400",
      INITP_0B => X"0000000000000001BFFFFC800180040000000000000000001FFFFE8200800400",
      INITP_0C => X"000054000000000FFFFFFE02000002000000000000000000FFFFFC0000000000",
      INITP_0D => X"00003CED800002EFFFFFFF020000000000006C8000000013FFFFFD0200000400",
      INITP_0E => X"00005FFFC00007FFFFFFFE020000060000005FF1E05C527FFFFFF90200000400",
      INITP_0F => X"00005FFFFFFFFFFFFFFFFA020080000000001FFFFFFFFFFFFFFFF80200000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"8D8D8C00000000000000009BFDBDBDBDBDBDBDBDBDBDBDFDF324A4DB0C000000",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFB7221E1E1E1E1E1E1E1E1E1E1E1E1E1E229A998D",
      INIT_03 => X"0000000000000000000000A51E1E1E1E26ABFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"8D95F8000000000000000098BDBDBDBDBDBDBDBDBDBDBDFDF324646185000000",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFE3561A1E1E1E1E1E1E1E1E1E1E1E1E1E1E0E05898D",
      INIT_07 => X"00000000000000000000CCEE221E1E1A4EEFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"8D9510000000000000000058BDBDBDBDBDBDBDBDBDBDBDFDF32424E4CD000000",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFEFBF561E1E1E1E1E1E1E1E1E1E1E1E1E1E1E22929D8D8D",
      INIT_0B => X"000000000000000000041D2A1E1E1E1A5AF7FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"8D9500000000000000000018BDBDBDBDBDBDBDBDBDBDBDFDF32424A4D8000000",
      INIT_0E => X"FFFFFBF3E3D3BFA37F522A1A1E1E1E1E1E1E1E1E1E1E1E1E1E1E22D6D1898D8D",
      INIT_0F => X"00000000000000000070D6221E1E1E1E2EBFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"8D91CC00000000000000005DFDBDBDBDBDBDBDBDBDBDBDFDF46424645F3A0000",
      INIT_12 => X"977F6A523A2E221E1A1A1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E22E6F1898D8D8D",
      INIT_13 => X"00000000000000000010161E1E1E1E1E1E3A9FD7EBF3F7F3EFEBE7DFD3BFB7A7",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"8D897C0000000000000000A47EBDBDBDBDBDBDBDBDBDBDFD36E5242462470000",
      INIT_16 => X"1A1A1A1A1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E22E2F9898D8D8D8D",
      INIT_17 => X"000000000000000000A52A1E1E1E1E1E1E1E1E324652564E464642362E26221E",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"91692A00000000000000112E3EBDBDBDBDBDBDBDBDBDBDFDF7252424A30B0000",
      INIT_1A => X"1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E22E2F5898D8D8D8D8D",
      INIT_1B => X"000000000000000000F1321E1E1E1E1E1E1E1E1E1A1A1A1A1A1A1A1E1E1E1E1E",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"913004000000000000004978FDBDBDBDBDBDBDBDBDBDBDFD37252424244D0000",
      INIT_1E => X"1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E22BEDD898D8D8D8D8D8D",
      INIT_1F => X"00000000000000000059B60622221E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"91D4000000000000000014FCBDBDBDBDBDBDBDBDBDBDBDFD37252424A4D00000",
      INIT_22 => X"1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E9AB9898D8D8D8D8D8D8D",
      INIT_23 => X"000000000000000000D0A5ED59C6062226221E1E1E1E1E1E1E1E1E1E1E1E1E1E",
      INIT_24 => X"0000000000000E28676624E0984F460000000000000000000000000000000000",
      INIT_25 => X"89780000000000000000223EBDBDBDBDBDBDBDBDBDBDBDFD37252424E4940000",
      INIT_26 => X"1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E22167DAD898D8D8D8D8D8D8D8D",
      INIT_27 => X"000000000000000000647D8989A5E9459EDE0A1E2226262222221E1E1E1E1E1E",
      INIT_28 => X"00000000000055FD7E7E7E3EBDBB35E3C6000000000000000000000000000000",
      INIT_29 => X"692E0000000000000015EF3EBDBDBDBDBDBDBDBDBDBDBDFD37252424E4D60000",
      INIT_2A => X"2222221E1E1E1E1E1E1E1E1E1E1E1E1E22220AB61D9D898D8D8D8D8D8D8D8D91",
      INIT_2B => X"00000000000000000000F0918D8D898995B5ED29517DAACAE6FE0E1A22222622",
      INIT_2C => X"000000000000D0BBFDBDBDBDBDFDFDFD30CE0000000000000000000000000000",
      INIT_2D => X"00000000000000000088F7FDBDBDBDBDBDBDBDBDBDBDBDFD37252424A4DA0400",
      INIT_2E => X"D2E6FA0A161E222222222222221E160ACE65F19D898D8D8D8D8D8D8D8D8D8D95",
      INIT_2F => X"000000000000000000001940918D8D8D8D898985898D95A1B9D5F119416D96BA",
      INIT_30 => X"0000000000008CF9FDBDBDBDBDBDBDBD3EB69200000000000000000000000000",
      INIT_31 => X"04000000000000000055FCBDBDBDBDBDBDBDBDBDBDBDBDFDF7252424A41D1900",
      INIT_32 => X"A9B9D1ED0D29394545454D51492911E9AD89898D8D8D8D8D8D8D8D8D8D8D9169",
      INIT_33 => X"00000000000000000000006875918D8D8D8D8D8D8D8D8D8D898989858989919D",
      INIT_34 => X"000000000000C8B7FDBDBDBDBDBDBDBDBDFEB794000000000000000000000000",
      INIT_35 => X"000000000000000004AA3EBDBDBDBDBDBDBDBDBDBDBDBDFD36E42424645F3600",
      INIT_36 => X"8D898989858585858589898989858589898D8D8D8D8D8D8D8D8D8D8D8D917988",
      INIT_37 => X"000000000000000000000000B0858D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_38 => X"0000000000000575FDBDBDBDBDBDBDBDBDBDFE370F0000000000000000000000",
      INIT_39 => X"00000000000000000F39FDBDBDBDBDBDBDBDBDBDBDBDBDFDF464242464A10400",
      INIT_3A => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D91698800",
      INIT_3B => X"00000000000000000000000000D089918D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_3C => X"00000000000084F3FDBDBDBDBDBDBDBDBDBDBD7E2B0800000000000000000000",
      INIT_3D => X"000000000000000CA93EBDBDBDBDBDBDBDBDBDBDBDBDBDFDB324242464618500",
      INIT_3E => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D913C440000",
      INIT_3F => X"00000000000000000000000000049C498D918D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_40 => X"0000000000002AB23EBDBDBDBDBDBDBDBDBDBDFD794C00000000000000000000",
      INIT_41 => X"000000000000009B3BFDBDBDBDBDBDBDBDBDBDBDBDBDBDFD70E3242424224700",
      INIT_42 => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D0C1D000000",
      INIT_43 => X"00000000000000000000000000000015A0308191918D8D8D8D8D8D8D8D8D8D8D",
      INIT_44 => X"0000000000000C2E3EBDBDBDFDFDFDFDFDFDFDFDBD1900000000000000000000",
      INIT_45 => X"00000000000056F9FDBDBDBDBDBDBDBDBDBDBDBDBDBDBD7DECE3242424238900",
      INIT_46 => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D9185D80800000000",
      INIT_47 => X"00000000000000000000000000000000000864F86991918D8D8D8D8D8D8D8D8D",
      INIT_48 => X"00000000000004EB7EFDFDFC3A3775B4F4B578BAFD6500000000000000000000",
      INIT_49 => X"0000000000D438FDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD7B69E3242424A30B00",
      INIT_4A => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D9171A8000000000000",
      INIT_4B => X"000000000000000000000000000000000000000032AC2C718D959591918D8D8D",
      INIT_4C => X"00000000000000673DF871ABE725A46464A465686DA304000000000000000000",
      INIT_4D => X"000000045A38FDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDFD3AA7E324242424CE00",
      INIT_4E => X"959591918D8D8D8D8D8D8D8D8D8D8D8D8D8D8D9191917D245C00000000000000",
      INIT_4F => X"00000000000000000000000000000000000000000000043B88D8103C5D798991",
      INIT_50 => X"000000000000009BAE2624E3E3242424242424E3641B08000000000000000000",
      INIT_51 => X"000033A3FBFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDFD372524242424A49100",
      INIT_52 => X"D814406D858D91959595959595959595918D856D28C805040000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000819846CA0",
      INIT_54 => X"000000000000008DE32324242424242424242424A41D15000000000000000000",
      INIT_55 => X"0088ECBDFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDFD332424242424E41600",
      INIT_56 => X"0000082E6094C4D8E8000C181808FCF4CC90642E040000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000089232424242424242424242424641F32000000000000000000",
      INIT_59 => X"8FB23EBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD6EE324242424A4DA04",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000006A1642424242424242424242464E043000000000000000000",
      INIT_5D => X"363EBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD7BA9E324242424A4DD15",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000096",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"00000000000000C4606424242424242424242424642047000000000000000000",
      INIT_61 => X"FDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDFD7926232424242464DF2E",
      INIT_62 => X"000000000000000000000000000000000000000000000000000000000084A1FA",
      INIT_63 => X"0000000000000000000000000000000000001100000000000000000000000000",
      INIT_64 => X"000000000000004B20642424242424242424242464E144000000000000000000",
      INIT_65 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDFDB5A4242424242464A03B",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000002F17B1BDFD",
      INIT_67 => X"0000000000000000000000000000000000C86BA0500504000000000000000000",
      INIT_68 => X"000000000000004B206424242424242424242424646185000000000000000000",
      INIT_69 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDFD71E3242424242464A03B",
      INIT_6A => X"00000000000000000000000000000000000000000000000011CB5D70BC3EBDBD",
      INIT_6B => X"00000000000000000000000000000000000FFB3EBB346BA1D8500A440C000000",
      INIT_6C => X"000000000000004B2064242424242424242424242462C7000000000000000000",
      INIT_6D => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD7D2DE3242424242464A03B",
      INIT_6E => X"50081D040000000000000000000000000404080D26C751616E38FD3EBDBDBDBD",
      INIT_6F => X"0000000000000000000000000000000000D77DBDFDFD7E3EBDFB38B46EE92158",
      INIT_70 => X"000000000000004B20642424242424242424242424A34A000000000000000000",
      INIT_71 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD3B29E3242424242464A03B",
      INIT_72 => X"BBB7B12BE623A161A16263A4E7E969EA2B6CEEEF72F6FB3E3EFDBDBDBDBDBDBD",
      INIT_73 => X"0000000000000000000000000000000000DE3EBDBDBDBDBDBDBDFDFD3E7E3EBD",
      INIT_74 => X"000000000000004B20642424242424242424242424E3CC000000000000000000",
      INIT_75 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDFD786524242424242464A03B",
      INIT_76 => X"FDFD3E7E7E7E7E3E7E7E7E7E7E7E7E7E7E7E3E3E3EFDBDBDBDBDBDBDBDBDBDBD",
      INIT_77 => X"0000000000000000000000000000000000247EBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_78 => X"000000000000008460642424242424242424242424244C000000000000000000",
      INIT_79 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDFD3324242424242424641F32",
      INIT_7A => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_7B => X"0000000000000000000000000000000000E87EBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_7C => X"000000000000000521642424242424242424242424248C000000000000000000",
      INIT_7D => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD6EE3242424242424A4DE1D",
      INIT_7E => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_7F => X"00000000000000000000000000000000086C7EBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => addra_12_sn_1,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      O => addra_12_sn_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra_13_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_13_sp_1 <= addra_13_sn_1;
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000FFFFFFFFFFFFFFFFF0020180020000005FFFFFFFFFFFFFFFF20200000200",
      INITP_01 => X"00003FFFFFFFFFFFFFFFF4020100020000007FFFFFFFFFFFFFFFF80000800000",
      INITP_02 => X"00007FFFFFFFFFFFFFFFE000010000000000FFFFFFFFFFFFFFFFE40000000000",
      INITP_03 => X"0000BFFFFFFFFFFFFFFFC006010000000000FFFFFFFFFFFFFFFFE80200000200",
      INITP_04 => X"00009FFFFFFFFFFFFFFFF0060100020000007FFFFFFFFFFFFFFFC00401000200",
      INITP_05 => X"000003FFFFFFFFFFFFFFA0060100020000005BFFFFFFFFFFFFFFC00601000200",
      INITP_06 => X"000044FFFFFFFFFFFFFE000000000000000049FFFFFFFFFFFFFF000400000000",
      INITP_07 => X"0000003FFFFFFFFFFFFB0006010000000000027FFFFFFFFFFFFC800601000600",
      INITP_08 => X"0000403FFFFFFFFFFFE40006010004000000401FFFFFFFFFFFF6000601000000",
      INITP_09 => X"0000001BFFFFFFFFFFC000040100080000004007FFFFFFFFFFB8000601000000",
      INITP_0A => X"00006002BFFFFFFFC1000004010000000000600BFFFFFFFFFE40000000000C00",
      INITP_0B => X"0000000032228EF4F000000401000000000000013B1FFFCC8400000001000800",
      INITP_0C => X"000010000000000000000004030018000000200001FF01F80000000403000000",
      INITP_0D => X"0000100000000000000000040200000000000000000000000000000003000000",
      INITP_0E => X"0000100000000000000000040100000000001000000000000000000001000000",
      INITP_0F => X"0000180000000000000000040017000000001000000000000000000400010000",
      INIT_00 => X"00000000000000C762242424242424242424242424244D000000000000000000",
      INIT_01 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBCEAE3242424242424A4DC0C",
      INIT_02 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_03 => X"000000000000000000000000000000001EF13EBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_04 => X"000000000000008A6324242424242424242424242464CE000000000000000000",
      INIT_05 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDFD796623242424242424A45A04",
      INIT_06 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_07 => X"0000000000000000000000000000000045B5FDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_08 => X"000000000000000CE324242424242424242424242464CF000000000000000000",
      INIT_09 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDFDF32424242424242424E4D800",
      INIT_0A => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_0B => X"0000000000000000000000000000000048F7FDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_0C => X"000000000000008F64242424242424242424242424A491000000000000000000",
      INIT_0D => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD7CECE324242424242424A49500",
      INIT_0E => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_0F => X"000000000000000000000000000000004AF8FDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_10 => X"00000000000000D2A4242424242424242424242424A411000000000000000000",
      INIT_11 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDFDFAE7E324242424242424A45200",
      INIT_12 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_13 => X"000000000000000000000000000000008A76FDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_14 => X"00000000000000D5A4242424242424242424242424A4D2000000000000000000",
      INIT_15 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDFD74642424242424242424645000",
      INIT_16 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_17 => X"00000000000000000000000000000000CB30FDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_18 => X"0000000000000057E4242424242424242424242424E454000000000000000000",
      INIT_19 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD3CACE3242424242424242424CD00",
      INIT_1A => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_1B => X"00000000000000000000000000000000CCA8BBFDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_1C => X"0000000000000058E4242424242424242424242424E4D6000000000000000000",
      INIT_1D => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDFD3826232424242424242424E3CC00",
      INIT_1E => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_1F => X"00000000000000000000000000000000CC24B3FDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_20 => X"0000000000000419A4242424242424242424242424E418000000000000000000",
      INIT_21 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDFD7124242424242424242424630A00",
      INIT_22 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_23 => X"000000000000000000000000000000004A6368F8FDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_24 => X"00000000000004DAA4242424242424242424242424A45A040000000000000000",
      INIT_25 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDFDBAE8E3242424242424242424634A00",
      INIT_26 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_27 => X"0000000000000000000000000000000008A2232A7AFDBDBDBDBDBDBDBDBDBDBD",
      INIT_28 => X"00000000000004DAA4242424242424242424242424A49A040000000000000000",
      INIT_29 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDFD726424242424242424242424634A00",
      INIT_2A => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_2B => X"00000000000000000000000000000000052164E36DFCBDBDBDBDBDBDBDBDBDBD",
      INIT_2C => X"00000000000004DAA4242424242424242424242424A498000000000000000000",
      INIT_2D => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDFD7A28E324242424242424242424634A00",
      INIT_2E => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_2F => X"000000000000000000000000000000004720642464F2BDBDBDBDBDBDBDBDBDBD",
      INIT_30 => X"000000000000089BA4242424242424242424242424E415000000000000000000",
      INIT_31 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBD7CEF24242424242424242424242423C900",
      INIT_32 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_33 => X"0000000000000000000000000000000043E06424E326B6FDBDBDBDBDBDBDBDBD",
      INIT_34 => X"0000000000000C5DA424242424242424242424242464D0000000000000000000",
      INIT_35 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDFD74E524242424242424242424242462C700",
      INIT_36 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_37 => X"000000000000000000000000000000003BE0642424E369F9FDBDBDBDBDBDBDBD",
      INIT_38 => X"000000000000195EA4242424242424242424242424E38C000000000000000000",
      INIT_39 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDFDB7A7E3242424242424242424242464E2C600",
      INIT_3A => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_3B => X"00000000000000000000000000000000251E64242424E36C3BFDBDBDBDBDBDBD",
      INIT_3C => X"000000000000195EA42424242424242424242424242287000000000000000000",
      INIT_3D => X"BDBDBDBDBDBDBDBDBDBDBDBDFDF768E324242424242424242424242464E28600",
      INIT_3E => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_3F => X"000000000000000000000000000000000C1CA424242424246EFCFDBDBDBDBDBD",
      INIT_40 => X"000000000000195EA42424242424242424242424645F29000000000000000000",
      INIT_41 => X"BDBDBDBDBDBDBDBDBDBDBDBD3627E32424242424242424242424242464E28600",
      INIT_42 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_43 => X"00000000000000000000000000000000085CA4242424242464AFBBFDBDBDBDBD",
      INIT_44 => X"000000000000195EA42424242424242424242424A41A04000000000000000000",
      INIT_45 => X"BDBDBDBDBDBDBDBDBDBD7DB466E3242424242424242424242424242464E28600",
      INIT_46 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_47 => X"0000000000000000000000000000000004DAA424242424242464ADFBFDBDBDBD",
      INIT_48 => X"000000000000195EA42424242424242424242424A49400000000000000000000",
      INIT_49 => X"BDBDBDBDBDBDBDBDFD7BF025E324242424242424242424242424242464E20600",
      INIT_4A => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_4B => X"000000000000000000000000000000000056E424242424242424242CB9FDBDBD",
      INIT_4C => X"00000000000019DEA42424242424242424242424E38D00000000000000000000",
      INIT_4D => X"BDBDBDBDBDBDFDBD37EB64232424242424242424242424242424242464614500",
      INIT_4E => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_4F => X"0000000000000000000000000000000000D0642424242424242424E3E8F43CFD",
      INIT_50 => X"0000000000002EDF642424242424242424242464E28600000000000000000000",
      INIT_51 => X"BDBDBDFDFD7CF8EF26E32424242424242424242424242424242424246460C400",
      INIT_52 => X"BDFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_53 => X"00000000000000000000000000000000008A63242424242424242424E3E52DF8",
      INIT_54 => X"00000000000043E06424242424242424242424641E2500000000000000000000",
      INIT_55 => X"FD7DBCB9B4ED26E3232424242424242424242424242424242424242464E04300",
      INIT_56 => X"F1393CFDFDFDFDFDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDFDFDFDFD",
      INIT_57 => X"000000000000000000000000000000000006A16424242424242424242424E3E7",
      INIT_58 => X"00000000000005216424242424242424242424A4190400000000000000000000",
      INIT_59 => X"B0EDE96664E323242424242424242424242424242424242424242424645F2900",
      INIT_5A => X"2426AB2FF336F87A3BBCFC3C7DBDFDFDFDFDFDBDBDBDBDBD7D7CFC3B3AF87674",
      INIT_5B => X"0000000000000000000000000000000000295E642424242424242424242424E3",
      INIT_5C => X"000000000000C6A16424242424242424242424E4550000000000000000000000",
      INIT_5D => X"E3E3E3E3242424242424242424242424242424242424242424242424A49E1900",
      INIT_5E => X"2423E3E324A4E5E728EA6B2CEC2EB0B27233B4B4F37232B12F2D2AE8E765E424",
      INIT_5F => X"00000000000000000000000000000000000059A4242424242424242424242424",
      INIT_60 => X"00000000000006A1642424242424242424242464CF0000000000000000000000",
      INIT_61 => X"24242424242424242424242424242424242424242424242424242424A49E1900",
      INIT_62 => X"24242424242424E3E3E3E3E3E3E3E3E324246464242424E3E3E3E3E3E3242424",
      INIT_63 => X"00000000000000000000000000000000000053A4242424242424242424242424",
      INIT_64 => X"00000000000006A1642424242424242424246461860000000000000000000000",
      INIT_65 => X"24242424242424242424242424242424242424242424242424242424A49E1900",
      INIT_66 => X"2424242424242424242424242424242424242424242424242424242424242424",
      INIT_67 => X"0000000000000000000000000000000000008DE3242424242424242424242424",
      INIT_68 => X"000000000000C6E264242424242424242424A497040000000000000000000000",
      INIT_69 => X"24242424242424242424242424242424242424242424242424242424A4DD1000",
      INIT_6A => X"2424242424242424242424242424242424242424242424242424242424242424",
      INIT_6B => X"0000000000000000000000000000000000004722242424242424242424242424",
      INIT_6C => X"000000000000C8A224242424242424242424E30A000000000000000000000000",
      INIT_6D => X"24242424242424242424242424242424242424242424242424242424A41B0800",
      INIT_6E => X"2424242424242424242424242424242424242424242424242424242424242424",
      INIT_6F => X"0000000000000000000000000000000000003B5F642424242424242424242424",
      INIT_70 => X"0000000000008AA3242424242424242424A49908000000000000000000000000",
      INIT_71 => X"24242424242424242424242424242424242424242424242424242424A4D90400",
      INIT_72 => X"2424242424242424242424242424242424242424242424242424242424242424",
      INIT_73 => X"000000000000000000000000000000000000081BA42424242424242424242424",
      INIT_74 => X"0000000000004CE32424242424242464E4E1C700000000000000000000000000",
      INIT_75 => X"24242424242424242424242424242424242424242424242424242424E4580000",
      INIT_76 => X"2424242424242424242424242424242424242424242424242424242424242424",
      INIT_77 => X"0000000000000000000000000000000000000096E42424242424242424242424",
      INIT_78 => X"0000000000008D64A4A4A4E4E4E464E11ACB0000000000000000000000000000",
      INIT_79 => X"24242424242424242424242424242424242424242424242424242424E4180000",
      INIT_7A => X"2424242424242424242424242424242424242424242424242424242424242424",
      INIT_7B => X"0000000000000000000000000000000000000091A42424242424242424242424",
      INIT_7C => X"0000000000000A1E1EDD1AD8D816D0C608000000000000000000000000000000",
      INIT_7D => X"24242424242424242424242424242424242424242424242424242424E4180000",
      INIT_7E => X"A4E4E4E4E4E4E4A4A4A4A4A4A4A4646464642424242424242424242424242424",
      INIT_7F => X"000000000000000000000000000000000000000BA3242424242424242424A4A4",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => addra_13_sn_1,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      O => addra_13_sn_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"000000000000043D000000000000000000000806B27C5C400000000000000000",
      INITP_01 => X"0000080000000000C00000000000000000000000000000018000000400000000",
      INITP_02 => X"0000040000000000200000040000000000000001000000006000000400000000",
      INITP_03 => X"0000040003000000000000040000000000000400000000002000000400000000",
      INITP_04 => X"0000000000800000000000000000000000000000010000000000000400000000",
      INITP_05 => X"0000000000800000200000040000000000000000008000000000000000000000",
      INITP_06 => X"0000000000800000200000000000000000000200000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000100000080000000000000180000000003000000800000000",
      INITP_09 => X"0000002A41000000100000000000000000000080018000001000000000000000",
      INITP_0A => X"0000000000000000040000200000000000000000000000000000002000000000",
      INITP_0B => X"0000000000000000032002000000000000000000000000000200004000000000",
      INITP_0C => X"000000000000000000000000000000000000000000000000003DBC0000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"000000000000041D1D1004000000000000000000000000000000000000000000",
      INIT_01 => X"24242424242424242424242424242424242424242424242424242424E4570000",
      INIT_02 => X"93D656971757D95B5D1D5E1D1D9E1EDF2061A223A3E3242424E42464A4E4A424",
      INIT_03 => X"0000000000000000000000000000000000000085616424242424242424A39811",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"64242424242424242424242424242424242424242424242424242424E4170000",
      INIT_06 => X"00000000000000040C15151410191D2E434587494A8C4C8D4C0C4D4F12181E63",
      INIT_07 => X"00000000000000000000000000000000000000105DA424242424242464208400",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"9E642424242424242424242424242424242424242424242424242424E4560000",
      INIT_0A => X"000000000000000000000000000000000000000000000000000000000000250D",
      INIT_0B => X"0000000000000000000000000000000000000000D6A424242424242424E38B00",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"449C6424242424242424242424242424242424242424242424242424E4570000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"00000000000000000000000000000000000000000F6424242424242424A4DB25",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"008C6324242424242424242424242424242424242424242424242424E4180000",
      INIT_12 => X"1D00000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"000000000000000000000000000000000000000008A224242424242424246418",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"00456164242424242424242424242424242424242424242424242424E4180000",
      INIT_16 => X"5943000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000361F64242424242424242464",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0043E064242424242424242424242424242424242424242424242424E4180000",
      INIT_1A => X"64DD4A0400000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"000000000000000000000000000000000000000000D9A4242424242424242424",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"001D1E64242424242424242424242424242424242424242424242424E4180000",
      INIT_1E => X"24A4621AD4900D4A1D0000000000000000000000000000000000000000000000",
      INIT_1F => X"000000000000000000000000000000000000000000D064242424242424242424",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"000C1CA4242424242424242424242424242424242424242424242424E4180000",
      INIT_22 => X"242424A4E4A424A34E0000000000000000000000000000000000000000000000",
      INIT_23 => X"000000000000000000000000000000000000000000C762242424242424242424",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"00045BA4242424242424242424242424242424242424242424242424E4970000",
      INIT_26 => X"24242424242424E4140000000000000000000000000000000000000000000000",
      INIT_27 => X"000000000000000000000000000000000000000000295E642424242424242424",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"000059A4242424242424242424242424242424242424242424242424E4D60000",
      INIT_2A => X"24242424242424A4DA0400000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000499A42424242424242424",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"000016E4242424242424242424242424242424242424242424242424A4930000",
      INIT_2E => X"2424242424242464A04300000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000093A42424242424242424",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000D4A4242424242424242424242424242424242424242424242424248E0000",
      INIT_32 => X"2424242424242424628700000000000000000000000000000000000000000000",
      INIT_33 => X"000000000000000000000000000000000000000000008D242424242424242424",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"000013A4242424242424242424242424242424242424242424242424E3890000",
      INIT_36 => X"242424242424242423C900000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000047226424242424242424",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000D0A4242424242424242424242424242424242424242424242464204B0000",
      INIT_3A => X"2424242424242464220600000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000019DDA424242424242424",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"00004E642424242424242424242424242424242424242424242424A49B080000",
      INIT_3E => X"24242424242424645F2900000000000000000000000000000000000000000000",
      INIT_3F => X"000000000000000000000000000000000000000000000015A424242424242424",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"00004A632424242424242424242424242424242424242424242424A453000000",
      INIT_42 => X"24242424242424A4990400000000000000000000000000000000000000000000",
      INIT_43 => X"00000000000000000000000000000000000000000000008CA324242424242424",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"000045616424242424242424242424242424242424242424242424E309000000",
      INIT_46 => X"24242424242424A4110000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000321EA4242424242424",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"00001DDEA4242424242424242424242424242424242424242424645E2E000000",
      INIT_4A => X"A4A464A4A4A4E4A34A0000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000005164E4E4E4E4A4A4",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000041AE4242424242424242424242424242424242424242424E45700000000",
      INIT_4E => X"1C9E9F1E1CD9D6CF100000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000001592D7579859199B",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000CE3642424242424242424242424242424242424242424E38D00000000",
      INIT_52 => X"0C19251D0C040000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000404",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000413E364242424242424242424242424242424242424A4981000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"00000000089261A4642424242424242424242424242424A4645A430000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"00000000000048165E62E364A4E4E4E4E4E4E4E4E4A4631E5125000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"00000000000000002E878C8F93D555D71897D756D5914A2E0000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"00000001FFFF8000000000000000000000000000000000000000000000000000",
      INITP_0D => X"00001FFFFFFFFFF80000000000000000000003FFFFFFFF800000000000000000",
      INITP_0E => X"0001FFFFFFFFFFFE00000000000000000000FFFFFFFFFFFC0000000000000000",
      INITP_0F => X"000FFFFFFFFFFFFE00000000000000000007FFFFFFFFFFFE0000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0E0D0B0907040200000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000004090B0E10121313121212121211110F",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"1E1D1D1D1C1B191715120F0C0700000000000000000000000000000000000000",
      INIT_22 => X"000000000000000000000000050B11161A1D1D1E1E1E1E1E1E1E1E1E1E1E1E1E",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"1D1D1D1D1D1D1D1E1E1E1E1D1C15080000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000810171B1D1E1E1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"1D1D1D1D1D1D1D1D1D1D1D1D1D1E1C1103000000000000000000000000000000",
      INIT_2A => X"000000000000000A161C1E1E1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D17040000000000000000000000000000",
      INIT_2E => X"00000000040E171D1E1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1E130000000000000000000000000000",
      INIT_32 => X"000003101A1D1E1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1C0A00000000000000000000000000",
      INIT_36 => X"0009181D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1905000000000000000000000000",
      INIT_3A => X"0C1C1E1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1E16020000000000000000000000",
      INIT_3E => X"1C1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D",
      INIT_3F => X"000000000000000000000000000000000000000000000000000000000000000C",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D100000000000000000000000",
      INIT_42 => X"1D1D1D1D1D1D1E1E1E1E1E1E1E1E1E1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D",
      INIT_43 => X"000000000000000000000000000000000000000000000000000000000000091B",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1C0700000000000000000000",
      INIT_46 => X"1D1C1C1B1A1918171615131213151719191A1B1C1D1D1E1E1E1E1D1D1D1D1D1D",
      INIT_47 => X"000000000000000000000000000000000000000000000000000000000004191D",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1E1300000000000000000000",
      INIT_4A => X"0907060403020000000000000000000102030507090B0E1114171A1C1D1E1E1D",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000060B0A",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"1C1D1E1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1A05000000000000000000",
      INIT_4E => X"000000000000000000000000000000000000000000000000000003060A0F1418",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"070E161C1E1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D10000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000002",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"00000007121C1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1A040000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"000000000009191E1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D100000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"00000000000004161D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1A0400000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000002161D1D1D1D1D1D1D1D1D1D1D1D1D1D1D0E00000000000000",
      INIT_62 => X"0000000000003244566A6E5A3C00000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"000000000000000005191D1D1D1D1D1D1D1D1D1D1D1D1D1E1600000000000000",
      INIT_66 => X"192D3F576775859199A1A59B8B6F53330EECC8A480603C000000000000000000",
      INIT_67 => X"00000000000000000000000000000000000000000000000000466C94B8D8F204",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1909000000000000",
      INIT_6A => X"B7B7B7B5B5B3B3B3B1B1B1B3B3B5B7B7B9B7B5B1A99D896731F4A84000000000",
      INIT_6B => X"0000000000000000000000000000000000000000028404537591A3ADB3B7B7B7",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"00000000000000000002181E1D1D1D1D1D1D1D1D1D1D1D1D1A11020000000000",
      INIT_6E => X"BDC1C7CFD5D9DBDBD5C7B7B1B1B1B1B1B1B1B1B1B1B3B3B5B7B7B18502420000",
      INIT_6F => X"000000000000000000000000000000000042AE1D73A7B7B7B3B1B1B1B1B3B5B7",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"000000000000000000000F1D1D1D1D1D1D1D1D1D1D1D1D1D19140C0000000000",
      INIT_72 => X"F7FBFDFFFFFFFFFFFFFDEDC9B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B3B777A200",
      INIT_73 => X"00000000000000000000000000000074278BB1B7B5B1B3B9BFC5CDD7DFE5EBF1",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"00000000000000000000071C1D1D1D1D1D1D1D1D1D1D1D1D1914120200000000",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFF7C7B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B77788",
      INIT_77 => X"0000000000000000000000000000F69BB7B3B1B1BBD3E5F1F7FBFFFFFFFFFFFF",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"9A00000000000000000000181E1D1D1D1D1D1D1D1D1D1D1D1914130600000000",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFE5B3B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B353D8",
      INIT_7B => X"000000000000000000000000001DB1B3B1B1BBDDF3FFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"D89C000000000000000000121E1D1D1D1D1D1D1D1D1D1D1D1914140A00000000",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFEFB7B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1A30CD4",
      INIT_7F => X"0000000000000000000000001FB3B1B1B1BBEBFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized7\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized7\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized7\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"001FFFFFFFFFFFFC0000000000000000000FFFFFFFFFFFFC0000000000000000",
      INITP_01 => X"003FFFFFFFFFFFF00000000000000000003FFFFFFFFFFFF80000000000000000",
      INITP_02 => X"003FFFFFFFFFFFE00000000000000000003FFFFFFFFFFFF00000000000000000",
      INITP_03 => X"003FFFFFFFFFFF800000000000000000007FFFFFFFFFFFC00000000000000000",
      INITP_04 => X"0003FFFFFFFFFC000000000000000000001FFFFFFFFFFE000000000000000000",
      INITP_05 => X"0000003FFFFFE000000000000000000000003FFFFFFFF8000000000000000000",
      INITP_06 => X"00000000000000000000000000000000000000001FFF00000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"D6D64E00000000000000000D1D1D1D1D1D1D1D1D1D1D1D1D1914140F00000000",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFE3B3B1B1B1B1B1B1B1B1B1B1B1B1B1B1B369DCD6",
      INIT_03 => X"0000000000000000000000E6B1B1B1B1B3DFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"D6DA8600000000000000000B1D1D1D1D1D1D1D1D1D1D1D1D1914141203000000",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFF5C5B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1A719D4D6",
      INIT_07 => X"000000000000000000007097B3B1B1B1C3F9FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"D6DA9400000000000000000B1D1D1D1D1D1D1D1D1D1D1D1D1914141307000000",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFBE9C5B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B367DED6D6",
      INIT_0B => X"0000000000000000000027B7B1B1B1AFC7FDFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"D6DA8A00000000000000000C1D1D1D1D1D1D1D1D1D1D1D1D191414140D000000",
      INIT_0E => X"FFFFFDFBF5EFE7DFD3C3B5B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B389FAD4D6D6",
      INIT_0F => X"0000000000000000004089B3B1B1B1B1B7E7FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"D6DA7000000000000000000E1D1D1D1D1D1D1D1D1D1D1D1D1A14141411000000",
      INIT_12 => X"DBD3CBC3BBB7B3B1AFAFB1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B3930CD4D6D6D6",
      INIT_13 => X"00000000000000000096ADB1B1B1B1B1B1BBDDF1F9FBFBFBF9F9F7F3EFE9E3DF",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"D6D4420000000000000000111E1D1D1D1D1D1D1D1D1D1D1D1B14141413040000",
      INIT_16 => X"B1AFAFAFB1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B38F10D4D6D6D6D6",
      INIT_17 => X"000000000000000000E4B7B1B1B1B1B1B1B1B1B7BFC3C5C1BFBFBDB9B7B3B1B1",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"D8C2000000000000000000161E1D1D1D1D1D1D1D1D1D1D1D1B14141413060000",
      INIT_1A => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B3910ED4D6D6D6D6D6",
      INIT_1B => X"0000000000000000000EBBB1B1B1B1B1B1B1B1B1B1AFAFAFB1B1B1B1B1B1B1B1",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"D8A40000000000000000041B1D1D1D1D1D1D1D1D1D1D1D1D1B14141414070000",
      INIT_1E => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B37B02D4D6D6D6D6D6D6",
      INIT_1F => X"000000000000000000BC77A5B3B3B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"D87400000000000000000A1D1D1D1D1D1D1D1D1D1D1D1D1D1B14141414090000",
      INIT_22 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B169F0D4D6D6D6D6D6D6D6",
      INIT_23 => X"00000000000000000070E40A477FA3B3B5B3B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_24 => X"00000000000007131312110F0B07030000000000000000000000000000000000",
      INIT_25 => X"D4420000000000000000101E1D1D1D1D1D1D1D1D1D1D1D1D1B141414140B0000",
      INIT_26 => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B5AB5DEAD4D6D6D6D6D6D6D6D6",
      INIT_27 => X"00000000000000000038CED4D4E4083B6B8FA7B1B3B5B5B3B3B3B1B1B1B1B1B1",
      INIT_28 => X"0000000000000A1D1E1E1E1E1D1C1A1002000000000000000000000000000000",
      INIT_29 => X"C2000000000000000000161E1D1D1D1D1D1D1D1D1D1D1D1D1B141414140C0000",
      INIT_2A => X"B3B3B3B1B1B1B1B1B1B1B1B1B1B1B1B1B3B3A57725DED4D6D6D6D6D6D6D6D6D8",
      INIT_2B => X"0000000000000000000082D8D6D6D4D4DAEE0C2B435D6F81939FA7AFB3B5B5B5",
      INIT_2C => X"000000000000071C1D1D1D1D1D1D1D1D17060000000000000000000000000000",
      INIT_2D => X"8A0000000000000000041A1D1D1D1D1D1D1D1D1D1D1D1D1D1B141414140E0000",
      INIT_2E => X"87939DA7ADB1B3B3B3B3B3B3B3B1ADA5874F0EE2D4D6D6D6D6D6D6D6D6D6D6DA",
      INIT_2F => X"0000000000000000000000ACD8D6D6D6D6D4D4D2D4D6DAE4F0FE0E2339536779",
      INIT_30 => X"000000000000051B1D1D1D1D1D1D1D1D1E1A0800000000000000000000000000",
      INIT_31 => X"0200000000000000000A1D1D1D1D1D1D1D1D1D1D1D1D1D1D1B14141414100000",
      INIT_32 => X"E6F0FA0A1D2B353B3B3B3F413D2D1F08EAD4D4D6D6D6D6D6D6D6D6D6D6D6D8C4",
      INIT_33 => X"000000000000000000000038CAD8D6D6D6D6D6D6D6D6D6D6D4D4D2D2D2D4D8DE",
      INIT_34 => X"000000000000031A1D1D1D1D1D1D1D1D1D1D1A09000000000000000000000000",
      INIT_35 => X"000000000000000000141E1D1D1D1D1D1D1D1D1D1D1D1D1D1B14141414110000",
      INIT_36 => X"D6D4D4D4D2D2D2D2D2D2D4D4D2D2D2D4D4D6D6D6D6D6D6D6D6D6D6D6D6D8CA4A",
      INIT_37 => X"00000000000000000000000062D2D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_38 => X"00000000000002191D1D1D1D1D1D1D1D1D1D1D1B070000000000000000000000",
      INIT_39 => X"0000000000000000071C1D1D1D1D1D1D1D1D1D1D1D1D1D1D1A14141414120200",
      INIT_3A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8C24A00",
      INIT_3B => X"0000000000000000000000000070D4D8D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_3C => X"00000000000001181D1D1D1D1D1D1D1D1D1D1D1E150000000000000000000000",
      INIT_3D => X"0000000000000000141E1D1D1D1D1D1D1D1D1D1D1D1D1D1D1914141414120300",
      INIT_3E => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8AC020000",
      INIT_3F => X"000000000000000000000000000054B4D6D8D6D6D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_40 => X"00000000000000181E1D1D1D1D1D1D1D1D1D1D1D1B0500000000000000000000",
      INIT_41 => X"000000000000000D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1813141414130400",
      INIT_42 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D69400000000",
      INIT_43 => X"0000000000000000000000000000000058A4D0DAD8D6D6D6D6D6D6D6D6D6D6D6",
      INIT_44 => X"00000000000000161E1D1D1D1D1D1D1D1D1D1D1D1D0C00000000000000000000",
      INIT_45 => X"0000000000000A1B1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1713141414130500",
      INIT_46 => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D2780000000000",
      INIT_47 => X"0000000000000000000000000000000000003686C2D8D8D6D6D6D6D6D6D6D6D6",
      INIT_48 => X"00000000000000141E1D1D1D1C1B1A1A1A1A1B1C1D1200000000000000000000",
      INIT_49 => X"0000000000091B1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1613141414130600",
      INIT_4A => X"D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DAC85A000000000000",
      INIT_4B => X"00000000000000000000000000000000000000000060A2C8D6DADAD8D8D6D6D6",
      INIT_4C => X"00000000000000131E1B19161514141414141415171200000000000000000000",
      INIT_4D => X"000000000C1B1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1C1513141414140700",
      INIT_4E => X"DADAD8D8D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D8D8D8CE9C3200000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000004A7496ACBECCD4D8",
      INIT_50 => X"000000000000000D181514131314141414141413140F00000000000000000000",
      INIT_51 => X"000000111C1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1B1414141414140900",
      INIT_52 => X"7896AEC4D2D6D8DADADADADADADADADADAD6D2C4A06E03000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000023C56",
      INIT_54 => X"0000000000000007131414141414141414141414141000000000000000000000",
      INIT_55 => X"0004151D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1A1414141414140C00",
      INIT_56 => X"0000000036526A78808C949A9A9288846E523600000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000005131414141414141414141414141100000000000000000000",
      INIT_59 => X"07181E1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D181314141414140E00",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000003121414141414141414141414141100000000000000000000",
      INIT_5D => X"1A1E1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D161314141414141000",
      INIT_5E => X"000000000000000000000000000000000000000000000000000000000000000A",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000002121414141414141414141414141200000000000000000000",
      INIT_61 => X"1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1C151414141414141100",
      INIT_62 => X"000000000000000000000000000000000000000000000000000000000002101C",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000121414141414141414141414141202000000000000000000",
      INIT_65 => X"1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1A141414141414141100",
      INIT_66 => X"000000000000000000000000000000000000000000000000000000000B171D1D",
      INIT_67 => X"000000000000000000000000000000000003150F080200000000000000000000",
      INIT_68 => X"0000000000000000121414141414141414141414141203000000000000000000",
      INIT_69 => X"1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D19131414141414141100",
      INIT_6A => X"00000000000000000000000000000000000000000000000000050E171D1E1D1D",
      INIT_6B => X"0000000000000000000000000000000000071C1E1C1915100B08050200000000",
      INIT_6C => X"0000000000000000121414141414141414141414141304000000000000000000",
      INIT_6D => X"1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D17131414141414141100",
      INIT_6E => X"070400000000000000000000000000000000000000030810161B1D1E1D1D1D1D",
      INIT_6F => X"00000000000000000000000000000000000B1D1D1D1D1E1E1D1C1B191613100B",
      INIT_70 => X"0000000000000000121414141414141414141414141306000000000000000000",
      INIT_71 => X"1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D16131414141414141100",
      INIT_72 => X"1C1A171512111010101011111213141415151616181A1C1E1E1D1D1D1D1D1D1D",
      INIT_73 => X"00000000000000000000000000000000000E1E1D1D1D1D1D1D1D1D1D1E1E1E1D",
      INIT_74 => X"0000000000000000121414141414141414141414141306000000000000000000",
      INIT_75 => X"1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1B14141414141414141100",
      INIT_76 => X"1D1D1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1D1D1D1D1D1D1D1D1D1D1D",
      INIT_77 => X"0000000000000000000000000000000000111E1D1D1D1D1D1D1D1D1D1D1D1D1D",
      INIT_78 => X"0000000000000002121414141414141414141414141407000000000000000000",
      INIT_79 => X"1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1A14141414141414141100",
      INIT_7A => X"1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D",
      INIT_7B => X"0000000000000000000000000000000000131E1D1D1D1D1D1D1D1D1D1D1D1D1D",
      INIT_7C => X"0000000000000003121414141414141414141414141407000000000000000000",
      INIT_7D => X"1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1813141414141414141000",
      INIT_7E => X"1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D",
      INIT_7F => X"0000000000000000000000000000000000151E1D1D1D1D1D1D1D1D1D1D1D1D1D",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized8\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized8\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized8\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000004131414141414141414141414141407000000000000000000",
      INIT_01 => X"1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1613141414141414140F00",
      INIT_02 => X"1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D",
      INIT_03 => X"0000000000000000000000000000000000171E1D1D1D1D1D1D1D1D1D1D1D1D1D",
      INIT_04 => X"0000000000000005131414141414141414141414141407000000000000000000",
      INIT_05 => X"1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1C1514141414141414140E00",
      INIT_06 => X"1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D",
      INIT_07 => X"0000000000000000000000000000000002191D1D1D1D1D1D1D1D1D1D1D1D1D1D",
      INIT_08 => X"0000000000000007131414141414141414141414141408000000000000000000",
      INIT_09 => X"1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D191414141414141414140D00",
      INIT_0A => X"1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D",
      INIT_0B => X"00000000000000000000000000000000041A1D1D1D1D1D1D1D1D1D1D1D1D1D1D",
      INIT_0C => X"0000000000000008141414141414141414141414141409000000000000000000",
      INIT_0D => X"1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D171314141414141414140B00",
      INIT_0E => X"1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D",
      INIT_0F => X"00000000000000000000000000000000051B1D1D1D1D1D1D1D1D1D1D1D1D1D1D",
      INIT_10 => X"000000000000000A14141414141414141414141414140A000000000000000000",
      INIT_11 => X"1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1C151314141414141414140A00",
      INIT_12 => X"1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D",
      INIT_13 => X"00000000000000000000000000000000051A1D1D1D1D1D1D1D1D1D1D1D1D1D1D",
      INIT_14 => X"000000000000000B14141414141414141414141414140A000000000000000000",
      INIT_15 => X"1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1A141414141414141414140900",
      INIT_16 => X"1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D",
      INIT_17 => X"0000000000000000000000000000000006181D1D1D1D1D1D1D1D1D1D1D1D1D1D",
      INIT_18 => X"000000000000000D14141414141414141414141414140B000000000000000000",
      INIT_19 => X"1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D17131414141414141414140700",
      INIT_1A => X"1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D",
      INIT_1B => X"0000000000000000000000000000000006151C1D1D1D1D1D1D1D1D1D1D1D1D1D",
      INIT_1C => X"000000000000000D14141414141414141414141414140C000000000000000000",
      INIT_1D => X"1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1C15141414141414141414130600",
      INIT_1E => X"1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D",
      INIT_1F => X"000000000000000000000000000000000614191D1D1D1D1D1D1D1D1D1D1D1D1D",
      INIT_20 => X"000000000000000E14141414141414141414141414140D000000000000000000",
      INIT_21 => X"1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1914141414141414141414130600",
      INIT_22 => X"1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D",
      INIT_23 => X"000000000000000000000000000000000613151B1D1D1D1D1D1D1D1D1D1D1D1D",
      INIT_24 => X"000000000000000E14141414141414141414141414140E000000000000000000",
      INIT_25 => X"1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1C1513141414141414141414130500",
      INIT_26 => X"1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D",
      INIT_27 => X"00000000000000000000000000000000041314161C1D1D1D1D1D1D1D1D1D1D1D",
      INIT_28 => X"000000000000000E14141414141414141414141414140E000000000000000000",
      INIT_29 => X"1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D191414141414141414141414130500",
      INIT_2A => X"1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D",
      INIT_2B => X"0000000000000000000000000000000003121413171D1D1D1D1D1D1D1D1D1D1D",
      INIT_2C => X"000000000000000E14141414141414141414141414140D000000000000000000",
      INIT_2D => X"1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1C161314141414141414141414130500",
      INIT_2E => X"1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D",
      INIT_2F => X"000000000000000000000000000000000012141414191D1D1D1D1D1D1D1D1D1D",
      INIT_30 => X"000000000000000F14141414141414141414141414140C000000000000000000",
      INIT_31 => X"1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D18141414141414141414141414130500",
      INIT_32 => X"1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D",
      INIT_33 => X"000000000000000000000000000000000011141413151B1D1D1D1D1D1D1D1D1D",
      INIT_34 => X"0000000000000010141414141414141414141414141409000000000000000000",
      INIT_35 => X"1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1A14141414141414141414141414130400",
      INIT_36 => X"1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D",
      INIT_37 => X"00000000000000000000000000000000001114141413161C1D1D1D1D1D1D1D1D",
      INIT_38 => X"0000000000000010141414141414141414141414141306000000000000000000",
      INIT_39 => X"1D1D1D1D1D1D1D1D1D1D1D1D1D1D1B1513141414141414141414141414120300",
      INIT_3A => X"1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D",
      INIT_3B => X"0000000000000000000000000000000000111414141413171D1D1D1D1D1D1D1D",
      INIT_3C => X"0000000000000010141414141414141414141414141304000000000000000000",
      INIT_3D => X"1D1D1D1D1D1D1D1D1D1D1D1D1D1B151314141414141414141414141414120300",
      INIT_3E => X"1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D",
      INIT_3F => X"000000000000000000000000000000000010141414141414181D1D1D1D1D1D1D",
      INIT_40 => X"0000000000000010141414141414141414141414141100000000000000000000",
      INIT_41 => X"1D1D1D1D1D1D1D1D1D1D1D1D1B15131414141414141414141414141414120300",
      INIT_42 => X"1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D",
      INIT_43 => X"00000000000000000000000000000000000F14141414141414181D1D1D1D1D1D",
      INIT_44 => X"0000000000000010141414141414141414141414140E00000000000000000000",
      INIT_45 => X"1D1D1D1D1D1D1D1D1D1D1D1A1513141414141414141414141414141414120300",
      INIT_46 => X"1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D",
      INIT_47 => X"00000000000000000000000000000000000E1414141414141414171C1D1D1D1D",
      INIT_48 => X"0000000000000010141414141414141414141414140B00000000000000000000",
      INIT_49 => X"1D1D1D1D1D1D1D1D1D1D18141314141414141414141414141414141414120300",
      INIT_4A => X"1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D",
      INIT_4B => X"00000000000000000000000000000000000C141414141414141414171C1D1D1D",
      INIT_4C => X"0000000000000010141414141414141414141414130700000000000000000000",
      INIT_4D => X"1D1D1D1D1D1D1D1D1B1614141414141414141414141414141414141414120300",
      INIT_4E => X"1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D",
      INIT_4F => X"00000000000000000000000000000000000914141414141414141413151A1D1D",
      INIT_50 => X"0000000000000011141414141414141414141414120300000000000000000000",
      INIT_51 => X"1D1D1D1D1D1D1B18151314141414141414141414141414141414141414120200",
      INIT_52 => X"1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D",
      INIT_53 => X"000000000000000000000000000000000005131414141414141414141314171B",
      INIT_54 => X"0000000000000011141414141414141414141414110000000000000000000000",
      INIT_55 => X"1D1D1D1C1A171513141414141414141414141414141414141414141414110000",
      INIT_56 => X"181C1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D",
      INIT_57 => X"0000000000000000000000000000000000031214141414141414141414141315",
      INIT_58 => X"00000000000003121414141414141414141414140E0000000000000000000000",
      INIT_59 => X"1817161514131414141414141414141414141414141414141414141414110000",
      INIT_5A => X"14151618191B1B1C1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1C1B1B1A",
      INIT_5B => X"0000000000000000000000000000000000001114141414141414141414141413",
      INIT_5C => X"00000000000003121414141414141414141414140C0000000000000000000000",
      INIT_5D => X"1313131314141414141414141414141414141414141414141414141414100000",
      INIT_5E => X"14141313141414151616161717181819191A1A1A191919191817161515141414",
      INIT_5F => X"0000000000000000000000000000000000000E14141414141414141414141414",
      INIT_60 => X"0000000000000312141414141414141414141414080000000000000000000000",
      INIT_61 => X"1414141414141414141414141414141414141414141414141414141414100000",
      INIT_62 => X"1414141414141413131313131313131314141414141414131313131313141414",
      INIT_63 => X"0000000000000000000000000000000000000A14141414141414141414141414",
      INIT_64 => X"0000000000000312141414141414141414141412030000000000000000000000",
      INIT_65 => X"1414141414141414141414141414141414141414141414141414141414100000",
      INIT_66 => X"1414141414141414141414141414141414141414141414141414141414141414",
      INIT_67 => X"0000000000000000000000000000000000000713141414141414141414141414",
      INIT_68 => X"000000000000031214141414141414141414140D000000000000000000000000",
      INIT_69 => X"1414141414141414141414141414141414141414141414141414141414100000",
      INIT_6A => X"1414141414141414141414141414141414141414141414141414141414141414",
      INIT_6B => X"0000000000000000000000000000000000000413141414141414141414141414",
      INIT_6C => X"0000000000000413141414141414141414141306000000000000000000000000",
      INIT_6D => X"14141414141414141414141414141414141414141414141414141414140F0000",
      INIT_6E => X"1414141414141414141414141414141414141414141414141414141414141414",
      INIT_6F => X"0000000000000000000000000000000000000011141414141414141414141414",
      INIT_70 => X"0000000000000613141414141414141414140E00000000000000000000000000",
      INIT_71 => X"14141414141414141414141414141414141414141414141414141414140E0000",
      INIT_72 => X"1414141414141414141414141414141414141414141414141414141414141414",
      INIT_73 => X"000000000000000000000000000000000000000F141414141414141414141414",
      INIT_74 => X"0000000000000713141414141414141414120400000000000000000000000000",
      INIT_75 => X"14141414141414141414141414141414141414141414141414141414140D0000",
      INIT_76 => X"1414141414141414141414141414141414141414141414141414141414141414",
      INIT_77 => X"000000000000000000000000000000000000000C141414141414141414141414",
      INIT_78 => X"000000000000071414141414141414120F060000000000000000000000000000",
      INIT_79 => X"14141414141414141414141414141414141414141414141414141414140D0000",
      INIT_7A => X"1414141414141414141414141414141414141414141414141414141414141414",
      INIT_7B => X"0000000000000000000000000000000000000009141414141414141414141414",
      INIT_7C => X"000000000000061111100F0D0D0C080300000000000000000000000000000000",
      INIT_7D => X"14141414141414141414141414141414141414141414141414141414140D0000",
      INIT_7E => X"1414141414141414141414141414141414141414141414141414141414141414",
      INIT_7F => X"0000000000000000000000000000000000000006131414141414141414141414",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => DOPADOP(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized9\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized9\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized9\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"14141414141414141414141414141414141414141414141414141414140D0000",
      INIT_02 => X"0A0C0C0C0D0D0D0F101010101010111112121313131314141413141414141414",
      INIT_03 => X"0000000000000000000000000000000000000003121414141414141414130D0A",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"14141414141414141414141414141414141414141414141414141414140D0000",
      INIT_06 => X"000000000000000000000000000000000003040506060707070707080A0D1113",
      INIT_07 => X"0000000000000000000000000000000000000000101414141414141414120200",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"10141414141414141414141414141414141414141414141414141414140C0000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000007",
      INIT_0B => X"00000000000000000000000000000000000000000C1414141414141414130600",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"020F1414141414141414141414141414141414141414141414141414140D0000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000081414141414141414140F00",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"00061314141414141414141414141414141414141414141414141414140D0000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"000000000000000000000000000000000000000005131414141414141414140D",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"00031214141414141414141414141414141414141414141414141414140D0000",
      INIT_16 => X"0E00000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000001114141414141414141414",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"00001114141414141414141414141414141414141414141414141414140D0000",
      INIT_1A => X"1410060000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000D14141414141414141414",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"00001114141414141414141414141414141414141414141414141414140D0000",
      INIT_1E => X"1414130F0B090705000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000814141414141414141414",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"00001014141414141414141414141414141414141414141414141414140D0000",
      INIT_22 => X"1414141414141413080000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000413141414141414141414",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"00000F14141414141414141414141414141414141414141414141414140D0000",
      INIT_26 => X"14141414141414140B0000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000011141414141414141414",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"00000E14141414141414141414141414141414141414141414141414140C0000",
      INIT_2A => X"14141414141414140E0000000000000000000000000000000000000000000000",
      INIT_2B => X"000000000000000000000000000000000000000000000E141414141414141414",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"00000C14141414141414141414141414141414141414141414141414140A0000",
      INIT_2E => X"1414141414141414110000000000000000000000000000000000000000000000",
      INIT_2F => X"000000000000000000000000000000000000000000000B141414141414141414",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"00000B1414141414141414141414141414141414141414141414141414080000",
      INIT_32 => X"1414141414141414130400000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000007141414141414141414",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"00000A1414141414141414141414141414141414141414141414141413050000",
      INIT_36 => X"1414141414141414130500000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000004131414141414141414",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000091414141414141414141414141414141414141414141414141412000000",
      INIT_3A => X"1414141414141414130400000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000101414141414141414",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"000008141414141414141414141414141414141414141414141414140F000000",
      INIT_3E => X"1414141414141414110000000000000000000000000000000000000000000000",
      INIT_3F => X"00000000000000000000000000000000000000000000000C1414141414141414",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"000005131414141414141414141414141414141414141414141414140A000000",
      INIT_42 => X"14141414141414140E0000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000061314141414141414",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000031214141414141414141414141414141414141414141414141305000000",
      INIT_46 => X"14141414141414140A0000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000001114141414141414",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000001014141414141414141414141414141414141414141414141100000000",
      INIT_4A => X"1414141414141413050000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000914141414141414",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000E14141414141414141414141414141414141414141414140D00000000",
      INIT_4E => X"10101111100E0C08000000000000000000000000000000000000000000000000",
      INIT_4F => X"000000000000000000000000000000000000000000000000000A0C0D0D0E0E0F",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000713141414141414141414141414141414141414141414130700000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"000000000B1314141414141414141414141414141414141414140D0000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"00000000000A121414141414141414141414141414141414140E000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"000000000000040C111313141414141414141414141413110A00000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000406080A0B0C0C0D0D0C0C0B0906000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(1 downto 0) => dina(1 downto 0),
      douta(1 downto 0) => douta(1 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(1 downto 0) => dina(1 downto 0),
      douta(1 downto 0) => douta(1 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(1 downto 0) => dina(1 downto 0),
      douta(1 downto 0) => douta(1 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      ena_array(0) => ena_array(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra_12_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ is
  signal addra_12_sn_1 : STD_LOGIC;
begin
  addra_12_sp_1 <= addra_12_sn_1;
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(13 downto 0) => addra(13 downto 0),
      addra_12_sp_1 => addra_12_sn_1,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra_13_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ is
  signal addra_13_sn_1 : STD_LOGIC;
begin
  addra_13_sp_1 <= addra_13_sn_1;
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(13 downto 0) => addra(13 downto 0),
      addra_13_sp_1 => addra_13_sn_1,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      ena_array(0) => ena_array(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      ena_array(0) => ena_array(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized7\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized8\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\,
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOPADOP(0) => DOPADOP(0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized9\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized9\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized9\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized9\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      ena_array(0) => ena_array(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 23 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    clka : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 23 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  signal ena_array : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ramloop[10].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_8\ : STD_LOGIC;
begin
\bindec_a.bindec_inst_a\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec
     port map (
      addra(1 downto 0) => addra(13 downto 12),
      ena_array(1) => ena_array(3),
      ena_array(0) => ena_array(0)
    );
\has_mux_a.A\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux
     port map (
      DOADO(7) => \ramloop[9].ram.r_n_0\,
      DOADO(6) => \ramloop[9].ram.r_n_1\,
      DOADO(5) => \ramloop[9].ram.r_n_2\,
      DOADO(4) => \ramloop[9].ram.r_n_3\,
      DOADO(3) => \ramloop[9].ram.r_n_4\,
      DOADO(2) => \ramloop[9].ram.r_n_5\,
      DOADO(1) => \ramloop[9].ram.r_n_6\,
      DOADO(0) => \ramloop[9].ram.r_n_7\,
      DOPADOP(0) => \ramloop[9].ram.r_n_8\,
      addra(1 downto 0) => addra(13 downto 12),
      clka => clka,
      douta(17 downto 0) => douta(23 downto 6),
      \douta[13]\(7) => \ramloop[5].ram.r_n_0\,
      \douta[13]\(6) => \ramloop[5].ram.r_n_1\,
      \douta[13]\(5) => \ramloop[5].ram.r_n_2\,
      \douta[13]\(4) => \ramloop[5].ram.r_n_3\,
      \douta[13]\(3) => \ramloop[5].ram.r_n_4\,
      \douta[13]\(2) => \ramloop[5].ram.r_n_5\,
      \douta[13]\(1) => \ramloop[5].ram.r_n_6\,
      \douta[13]\(0) => \ramloop[5].ram.r_n_7\,
      \douta[13]_0\(7) => \ramloop[6].ram.r_n_0\,
      \douta[13]_0\(6) => \ramloop[6].ram.r_n_1\,
      \douta[13]_0\(5) => \ramloop[6].ram.r_n_2\,
      \douta[13]_0\(4) => \ramloop[6].ram.r_n_3\,
      \douta[13]_0\(3) => \ramloop[6].ram.r_n_4\,
      \douta[13]_0\(2) => \ramloop[6].ram.r_n_5\,
      \douta[13]_0\(1) => \ramloop[6].ram.r_n_6\,
      \douta[13]_0\(0) => \ramloop[6].ram.r_n_7\,
      \douta[13]_1\(7) => \ramloop[3].ram.r_n_0\,
      \douta[13]_1\(6) => \ramloop[3].ram.r_n_1\,
      \douta[13]_1\(5) => \ramloop[3].ram.r_n_2\,
      \douta[13]_1\(4) => \ramloop[3].ram.r_n_3\,
      \douta[13]_1\(3) => \ramloop[3].ram.r_n_4\,
      \douta[13]_1\(2) => \ramloop[3].ram.r_n_5\,
      \douta[13]_1\(1) => \ramloop[3].ram.r_n_6\,
      \douta[13]_1\(0) => \ramloop[3].ram.r_n_7\,
      \douta[13]_2\(7) => \ramloop[4].ram.r_n_0\,
      \douta[13]_2\(6) => \ramloop[4].ram.r_n_1\,
      \douta[13]_2\(5) => \ramloop[4].ram.r_n_2\,
      \douta[13]_2\(4) => \ramloop[4].ram.r_n_3\,
      \douta[13]_2\(3) => \ramloop[4].ram.r_n_4\,
      \douta[13]_2\(2) => \ramloop[4].ram.r_n_5\,
      \douta[13]_2\(1) => \ramloop[4].ram.r_n_6\,
      \douta[13]_2\(0) => \ramloop[4].ram.r_n_7\,
      \douta[14]\(0) => \ramloop[5].ram.r_n_8\,
      \douta[14]_0\(0) => \ramloop[6].ram.r_n_8\,
      \douta[14]_1\(0) => \ramloop[3].ram.r_n_8\,
      \douta[14]_2\(0) => \ramloop[4].ram.r_n_8\,
      \douta[22]\(7) => \ramloop[10].ram.r_n_0\,
      \douta[22]\(6) => \ramloop[10].ram.r_n_1\,
      \douta[22]\(5) => \ramloop[10].ram.r_n_2\,
      \douta[22]\(4) => \ramloop[10].ram.r_n_3\,
      \douta[22]\(3) => \ramloop[10].ram.r_n_4\,
      \douta[22]\(2) => \ramloop[10].ram.r_n_5\,
      \douta[22]\(1) => \ramloop[10].ram.r_n_6\,
      \douta[22]\(0) => \ramloop[10].ram.r_n_7\,
      \douta[22]_0\(7) => \ramloop[7].ram.r_n_0\,
      \douta[22]_0\(6) => \ramloop[7].ram.r_n_1\,
      \douta[22]_0\(5) => \ramloop[7].ram.r_n_2\,
      \douta[22]_0\(4) => \ramloop[7].ram.r_n_3\,
      \douta[22]_0\(3) => \ramloop[7].ram.r_n_4\,
      \douta[22]_0\(2) => \ramloop[7].ram.r_n_5\,
      \douta[22]_0\(1) => \ramloop[7].ram.r_n_6\,
      \douta[22]_0\(0) => \ramloop[7].ram.r_n_7\,
      \douta[22]_1\(7) => \ramloop[8].ram.r_n_0\,
      \douta[22]_1\(6) => \ramloop[8].ram.r_n_1\,
      \douta[22]_1\(5) => \ramloop[8].ram.r_n_2\,
      \douta[22]_1\(4) => \ramloop[8].ram.r_n_3\,
      \douta[22]_1\(3) => \ramloop[8].ram.r_n_4\,
      \douta[22]_1\(2) => \ramloop[8].ram.r_n_5\,
      \douta[22]_1\(1) => \ramloop[8].ram.r_n_6\,
      \douta[22]_1\(0) => \ramloop[8].ram.r_n_7\,
      \douta[23]\(0) => \ramloop[10].ram.r_n_8\,
      \douta[23]_0\(0) => \ramloop[7].ram.r_n_8\,
      \douta[23]_1\(0) => \ramloop[8].ram.r_n_8\
    );
\ramloop[0].ram.r\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(1 downto 0) => dina(1 downto 0),
      douta(1 downto 0) => douta(1 downto 0),
      wea(0) => wea(0)
    );
\ramloop[10].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized9\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[10].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[10].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[10].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[10].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[10].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[10].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[10].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[10].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[10].ram.r_n_8\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(23 downto 15),
      ena_array(0) => ena_array(3),
      wea(0) => wea(0)
    );
\ramloop[1].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(1 downto 0) => dina(3 downto 2),
      douta(1 downto 0) => douta(3 downto 2),
      wea(0) => wea(0)
    );
\ramloop[2].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(1 downto 0) => dina(5 downto 4),
      douta(1 downto 0) => douta(5 downto 4),
      wea(0) => wea(0)
    );
\ramloop[3].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[3].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[3].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[3].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[3].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[3].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[3].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[3].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[3].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[3].ram.r_n_8\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(14 downto 6),
      ena_array(0) => ena_array(0),
      wea(0) => wea(0)
    );
\ramloop[4].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[4].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[4].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[4].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[4].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[4].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[4].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[4].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[4].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[4].ram.r_n_8\,
      addra(13 downto 0) => addra(13 downto 0),
      addra_12_sp_1 => \ramloop[4].ram.r_n_9\,
      clka => clka,
      dina(8 downto 0) => dina(14 downto 6),
      wea(0) => wea(0)
    );
\ramloop[5].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[5].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[5].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[5].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[5].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[5].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[5].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[5].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[5].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[5].ram.r_n_8\,
      addra(13 downto 0) => addra(13 downto 0),
      addra_13_sp_1 => \ramloop[5].ram.r_n_9\,
      clka => clka,
      dina(8 downto 0) => dina(14 downto 6),
      wea(0) => wea(0)
    );
\ramloop[6].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[6].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[6].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[6].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[6].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[6].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[6].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[6].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[6].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[6].ram.r_n_8\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(14 downto 6),
      ena_array(0) => ena_array(3),
      wea(0) => wea(0)
    );
\ramloop[7].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[7].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[7].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[7].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[7].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[7].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[7].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[7].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[7].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[7].ram.r_n_8\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(23 downto 15),
      ena_array(0) => ena_array(0),
      wea(0) => wea(0)
    );
\ramloop[8].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[8].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[8].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[8].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[8].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[8].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[8].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[8].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[8].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[8].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ => \ramloop[4].ram.r_n_9\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(23 downto 15),
      wea(0) => wea(0)
    );
\ramloop[9].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ => \ramloop[5].ram.r_n_9\,
      DOADO(7) => \ramloop[9].ram.r_n_0\,
      DOADO(6) => \ramloop[9].ram.r_n_1\,
      DOADO(5) => \ramloop[9].ram.r_n_2\,
      DOADO(4) => \ramloop[9].ram.r_n_3\,
      DOADO(3) => \ramloop[9].ram.r_n_4\,
      DOADO(2) => \ramloop[9].ram.r_n_5\,
      DOADO(1) => \ramloop[9].ram.r_n_6\,
      DOADO(0) => \ramloop[9].ram.r_n_7\,
      DOPADOP(0) => \ramloop[9].ram.r_n_8\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(23 downto 15),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 23 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    clka : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 23 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
begin
\valid.cstr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(23 downto 0) => dina(23 downto 0),
      douta(23 downto 0) => douta(23 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 23 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    clka : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 23 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(23 downto 0) => dina(23 downto 0),
      douta(23 downto 0) => douta(23 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 23 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 23 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 23 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "11";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "Estimated Power for IP     :     12.395549 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "blk_mem_gen_0.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "blk_mem_gen_0.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 16384;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 16384;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 24;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 24;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 16384;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 16384;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 24;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 24;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "artix7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(23) <= \<const0>\;
  doutb(22) <= \<const0>\;
  doutb(21) <= \<const0>\;
  doutb(20) <= \<const0>\;
  doutb(19) <= \<const0>\;
  doutb(18) <= \<const0>\;
  doutb(17) <= \<const0>\;
  doutb(16) <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(23 downto 0) => dina(23 downto 0),
      douta(23 downto 0) => douta(23 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    clka : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 23 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "blk_mem_gen_0,blk_mem_gen_v8_4_4,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "blk_mem_gen_v8_4_4,Vivado 2020.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "11";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     12.395549 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "blk_mem_gen_0.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "blk_mem_gen_0.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 16384;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 16384;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 24;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 24;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 16384;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 16384;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 24;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 24;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of U0 : label is "soft";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of dina : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
  attribute x_interface_info of wea : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => B"00000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(23 downto 0) => dina(23 downto 0),
      dinb(23 downto 0) => B"000000000000000000000000",
      douta(23 downto 0) => douta(23 downto 0),
      doutb(23 downto 0) => NLW_U0_doutb_UNCONNECTED(23 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(13 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(13 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(13 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(13 downto 0),
      s_axi_rdata(23 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(23 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(23 downto 0) => B"000000000000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
