## Simple Transfer
- main clk : HLCK
- first clk cycle : address is sent in the 32 bit address bus 
- second cycle : data is sent/received  on the 32 bit data bus
![[Pasted image 20240929181925.png]]
### FSM states 
- 