Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Apr 11 18:17:10 2023
| Host         : LAPTOP-0QHGE09O running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    443         
TIMING-16  Warning           Large setup violation          69          
TIMING-18  Warning           Missing input or output delay  18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (443)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (997)
5. checking no_input_delay (4)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (443)
--------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: debugger/capture_scan/TCK (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: debugger/config_scan/TCK (HIGH)

 There are 344 register/latch pins with no clock driven by root clock pin: debugger/data_scan/TCK (HIGH)

 There are 82 register/latch pins with no clock driven by root clock pin: debugger/info_scan/TCK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (997)
--------------------------------------------------
 There are 997 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.998     -179.190                    106                 4330        0.065        0.000                      0                 4330        4.020        0.000                       0                  1991  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -2.998     -179.190                    106                 4330        0.065        0.000                      0                 4330        4.020        0.000                       0                  1991  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :          106  Failing Endpoints,  Worst Slack       -2.998ns,  Total Violation     -179.190ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.998ns  (required time - arrival time)
  Source:                 man/FSM_onehot_M_phase_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_1/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.437ns  (logic 2.318ns (18.638%)  route 10.119ns (81.362%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT5=1 LUT6=10)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        1.570     5.154    man/clk_IBUF_BUFG
    SLICE_X49Y3          FDRE                                         r  man/FSM_onehot_M_phase_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y3          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  man/FSM_onehot_M_phase_q_reg[16]/Q
                         net (fo=15, routed)          0.723     6.334    man/FSM_onehot_M_phase_q_reg_n_0_[16]
    SLICE_X49Y3          LUT5 (Prop_lut5_I0_O)        0.124     6.458 r  man/mem_reg_3_i_28/O
                         net (fo=87, routed)          0.939     7.397    man/regfile/mem_reg_3_9
    SLICE_X50Y3          LUT3 (Prop_lut3_I1_O)        0.124     7.521 f  man/regfile/i__carry_i_9/O
                         net (fo=1, routed)           0.797     8.318    man/regfile/i__carry_i_9_n_0
    SLICE_X51Y4          LUT6 (Prop_lut6_I1_O)        0.124     8.442 f  man/regfile/i__carry_i_7/O
                         net (fo=1, routed)           0.642     9.084    man/regfile/i__carry_i_7_n_0
    SLICE_X50Y4          LUT6 (Prop_lut6_I2_O)        0.124     9.208 r  man/regfile/i__carry_i_2/O
                         net (fo=76, routed)          1.005    10.213    man/regfile/mem_reg_3_i_21_0[0]
    SLICE_X50Y4          LUT2 (Prop_lut2_I0_O)        0.150    10.363 r  man/regfile/M_reg_temp_q[14]_i_12/O
                         net (fo=25, routed)          1.094    11.457    man/regfile/M_reg_temp_q[14]_i_12_n_0
    SLICE_X48Y10         LUT6 (Prop_lut6_I3_O)        0.348    11.805 f  man/regfile/M_reg_temp_q[13]_i_7/O
                         net (fo=2, routed)           0.463    12.268    man/regfile/M_reg_temp_q[13]_i_7_n_0
    SLICE_X50Y11         LUT6 (Prop_lut6_I0_O)        0.124    12.392 r  man/regfile/M_reg_temp_q[12]_i_6/O
                         net (fo=1, routed)           0.648    13.040    man/regfile/M_reg_temp_q[12]_i_6_n_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I5_O)        0.124    13.164 r  man/regfile/M_reg_temp_q[12]_i_1/O
                         net (fo=17, routed)          0.623    13.787    debugger/ram/D[188]
    SLICE_X59Y11         LUT6 (Prop_lut6_I1_O)        0.124    13.911 f  debugger/ram/mem_reg_0_i_145/O
                         net (fo=1, routed)           0.430    14.341    debugger/ram/mem_reg_0_i_145_n_0
    SLICE_X58Y10         LUT6 (Prop_lut6_I2_O)        0.124    14.465 f  debugger/ram/mem_reg_0_i_45/O
                         net (fo=1, routed)           0.390    14.855    debugger/ram/mem_reg_0_i_45_n_0
    SLICE_X57Y10         LUT6 (Prop_lut6_I5_O)        0.124    14.979 f  debugger/ram/mem_reg_0_i_9/O
                         net (fo=2, routed)           0.869    15.848    debugger/ram/M_trigger_data_q_reg[621]
    SLICE_X56Y9          LUT6 (Prop_lut6_I3_O)        0.124    15.972 f  debugger/ram/mem_reg_0_i_3_comp/O
                         net (fo=6, routed)           0.891    16.862    debugger/force_sync/M_waddr_q_reg[0]_0
    SLICE_X57Y1          LUT6 (Prop_lut6_I1_O)        0.124    16.986 r  debugger/force_sync/mem_reg_1_i_1_comp_1/O
                         net (fo=8, routed)           0.606    17.592    debugger/ram/mem_reg_1_0[0]
    RAMB36_X2Y0          RAMB36E1                                     r  debugger/ram/mem_reg_1/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        1.497    14.901    debugger/ram/clk_IBUF_BUFG
    RAMB36_X2Y0          RAMB36E1                                     r  debugger/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.259    15.161    
                         clock uncertainty           -0.035    15.126    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    14.594    debugger/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                         -17.592    
  -------------------------------------------------------------------
                         slack                                 -2.998    

Slack (VIOLATED) :        -2.947ns  (required time - arrival time)
  Source:                 man/FSM_onehot_M_phase_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_1/WEBWE[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.386ns  (logic 2.318ns (18.714%)  route 10.068ns (81.286%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT5=1 LUT6=10)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        1.570     5.154    man/clk_IBUF_BUFG
    SLICE_X49Y3          FDRE                                         r  man/FSM_onehot_M_phase_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y3          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  man/FSM_onehot_M_phase_q_reg[16]/Q
                         net (fo=15, routed)          0.723     6.334    man/FSM_onehot_M_phase_q_reg_n_0_[16]
    SLICE_X49Y3          LUT5 (Prop_lut5_I0_O)        0.124     6.458 r  man/mem_reg_3_i_28/O
                         net (fo=87, routed)          0.939     7.397    man/regfile/mem_reg_3_9
    SLICE_X50Y3          LUT3 (Prop_lut3_I1_O)        0.124     7.521 f  man/regfile/i__carry_i_9/O
                         net (fo=1, routed)           0.797     8.318    man/regfile/i__carry_i_9_n_0
    SLICE_X51Y4          LUT6 (Prop_lut6_I1_O)        0.124     8.442 f  man/regfile/i__carry_i_7/O
                         net (fo=1, routed)           0.642     9.084    man/regfile/i__carry_i_7_n_0
    SLICE_X50Y4          LUT6 (Prop_lut6_I2_O)        0.124     9.208 r  man/regfile/i__carry_i_2/O
                         net (fo=76, routed)          1.005    10.213    man/regfile/mem_reg_3_i_21_0[0]
    SLICE_X50Y4          LUT2 (Prop_lut2_I0_O)        0.150    10.363 r  man/regfile/M_reg_temp_q[14]_i_12/O
                         net (fo=25, routed)          1.094    11.457    man/regfile/M_reg_temp_q[14]_i_12_n_0
    SLICE_X48Y10         LUT6 (Prop_lut6_I3_O)        0.348    11.805 f  man/regfile/M_reg_temp_q[13]_i_7/O
                         net (fo=2, routed)           0.463    12.268    man/regfile/M_reg_temp_q[13]_i_7_n_0
    SLICE_X50Y11         LUT6 (Prop_lut6_I0_O)        0.124    12.392 r  man/regfile/M_reg_temp_q[12]_i_6/O
                         net (fo=1, routed)           0.648    13.040    man/regfile/M_reg_temp_q[12]_i_6_n_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I5_O)        0.124    13.164 r  man/regfile/M_reg_temp_q[12]_i_1/O
                         net (fo=17, routed)          0.623    13.787    debugger/ram/D[188]
    SLICE_X59Y11         LUT6 (Prop_lut6_I1_O)        0.124    13.911 f  debugger/ram/mem_reg_0_i_145/O
                         net (fo=1, routed)           0.430    14.341    debugger/ram/mem_reg_0_i_145_n_0
    SLICE_X58Y10         LUT6 (Prop_lut6_I2_O)        0.124    14.465 f  debugger/ram/mem_reg_0_i_45/O
                         net (fo=1, routed)           0.390    14.855    debugger/ram/mem_reg_0_i_45_n_0
    SLICE_X57Y10         LUT6 (Prop_lut6_I5_O)        0.124    14.979 f  debugger/ram/mem_reg_0_i_9/O
                         net (fo=2, routed)           0.869    15.848    debugger/ram/M_trigger_data_q_reg[621]
    SLICE_X56Y9          LUT6 (Prop_lut6_I3_O)        0.124    15.972 f  debugger/ram/mem_reg_0_i_3_comp/O
                         net (fo=6, routed)           0.891    16.862    debugger/force_sync/M_waddr_q_reg[0]_0
    SLICE_X57Y1          LUT6 (Prop_lut6_I1_O)        0.124    16.986 r  debugger/force_sync/mem_reg_1_i_1_comp_1/O
                         net (fo=8, routed)           0.555    17.541    debugger/ram/mem_reg_1_0[0]
    RAMB36_X2Y0          RAMB36E1                                     r  debugger/ram/mem_reg_1/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        1.497    14.901    debugger/ram/clk_IBUF_BUFG
    RAMB36_X2Y0          RAMB36E1                                     r  debugger/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.259    15.161    
                         clock uncertainty           -0.035    15.126    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532    14.594    debugger/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                         -17.541    
  -------------------------------------------------------------------
                         slack                                 -2.947    

Slack (VIOLATED) :        -2.947ns  (required time - arrival time)
  Source:                 man/FSM_onehot_M_phase_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_1/WEBWE[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.386ns  (logic 2.318ns (18.714%)  route 10.068ns (81.286%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT5=1 LUT6=10)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        1.570     5.154    man/clk_IBUF_BUFG
    SLICE_X49Y3          FDRE                                         r  man/FSM_onehot_M_phase_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y3          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  man/FSM_onehot_M_phase_q_reg[16]/Q
                         net (fo=15, routed)          0.723     6.334    man/FSM_onehot_M_phase_q_reg_n_0_[16]
    SLICE_X49Y3          LUT5 (Prop_lut5_I0_O)        0.124     6.458 r  man/mem_reg_3_i_28/O
                         net (fo=87, routed)          0.939     7.397    man/regfile/mem_reg_3_9
    SLICE_X50Y3          LUT3 (Prop_lut3_I1_O)        0.124     7.521 f  man/regfile/i__carry_i_9/O
                         net (fo=1, routed)           0.797     8.318    man/regfile/i__carry_i_9_n_0
    SLICE_X51Y4          LUT6 (Prop_lut6_I1_O)        0.124     8.442 f  man/regfile/i__carry_i_7/O
                         net (fo=1, routed)           0.642     9.084    man/regfile/i__carry_i_7_n_0
    SLICE_X50Y4          LUT6 (Prop_lut6_I2_O)        0.124     9.208 r  man/regfile/i__carry_i_2/O
                         net (fo=76, routed)          1.005    10.213    man/regfile/mem_reg_3_i_21_0[0]
    SLICE_X50Y4          LUT2 (Prop_lut2_I0_O)        0.150    10.363 r  man/regfile/M_reg_temp_q[14]_i_12/O
                         net (fo=25, routed)          1.094    11.457    man/regfile/M_reg_temp_q[14]_i_12_n_0
    SLICE_X48Y10         LUT6 (Prop_lut6_I3_O)        0.348    11.805 f  man/regfile/M_reg_temp_q[13]_i_7/O
                         net (fo=2, routed)           0.463    12.268    man/regfile/M_reg_temp_q[13]_i_7_n_0
    SLICE_X50Y11         LUT6 (Prop_lut6_I0_O)        0.124    12.392 r  man/regfile/M_reg_temp_q[12]_i_6/O
                         net (fo=1, routed)           0.648    13.040    man/regfile/M_reg_temp_q[12]_i_6_n_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I5_O)        0.124    13.164 r  man/regfile/M_reg_temp_q[12]_i_1/O
                         net (fo=17, routed)          0.623    13.787    debugger/ram/D[188]
    SLICE_X59Y11         LUT6 (Prop_lut6_I1_O)        0.124    13.911 f  debugger/ram/mem_reg_0_i_145/O
                         net (fo=1, routed)           0.430    14.341    debugger/ram/mem_reg_0_i_145_n_0
    SLICE_X58Y10         LUT6 (Prop_lut6_I2_O)        0.124    14.465 f  debugger/ram/mem_reg_0_i_45/O
                         net (fo=1, routed)           0.390    14.855    debugger/ram/mem_reg_0_i_45_n_0
    SLICE_X57Y10         LUT6 (Prop_lut6_I5_O)        0.124    14.979 f  debugger/ram/mem_reg_0_i_9/O
                         net (fo=2, routed)           0.869    15.848    debugger/ram/M_trigger_data_q_reg[621]
    SLICE_X56Y9          LUT6 (Prop_lut6_I3_O)        0.124    15.972 f  debugger/ram/mem_reg_0_i_3_comp/O
                         net (fo=6, routed)           0.891    16.862    debugger/force_sync/M_waddr_q_reg[0]_0
    SLICE_X57Y1          LUT6 (Prop_lut6_I1_O)        0.124    16.986 r  debugger/force_sync/mem_reg_1_i_1_comp_1/O
                         net (fo=8, routed)           0.555    17.541    debugger/ram/mem_reg_1_0[0]
    RAMB36_X2Y0          RAMB36E1                                     r  debugger/ram/mem_reg_1/WEBWE[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        1.497    14.901    debugger/ram/clk_IBUF_BUFG
    RAMB36_X2Y0          RAMB36E1                                     r  debugger/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.259    15.161    
                         clock uncertainty           -0.035    15.126    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[4])
                                                     -0.532    14.594    debugger/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                         -17.541    
  -------------------------------------------------------------------
                         slack                                 -2.947    

Slack (VIOLATED) :        -2.947ns  (required time - arrival time)
  Source:                 man/FSM_onehot_M_phase_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_1/WEBWE[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.386ns  (logic 2.318ns (18.714%)  route 10.068ns (81.286%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT5=1 LUT6=10)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        1.570     5.154    man/clk_IBUF_BUFG
    SLICE_X49Y3          FDRE                                         r  man/FSM_onehot_M_phase_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y3          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  man/FSM_onehot_M_phase_q_reg[16]/Q
                         net (fo=15, routed)          0.723     6.334    man/FSM_onehot_M_phase_q_reg_n_0_[16]
    SLICE_X49Y3          LUT5 (Prop_lut5_I0_O)        0.124     6.458 r  man/mem_reg_3_i_28/O
                         net (fo=87, routed)          0.939     7.397    man/regfile/mem_reg_3_9
    SLICE_X50Y3          LUT3 (Prop_lut3_I1_O)        0.124     7.521 f  man/regfile/i__carry_i_9/O
                         net (fo=1, routed)           0.797     8.318    man/regfile/i__carry_i_9_n_0
    SLICE_X51Y4          LUT6 (Prop_lut6_I1_O)        0.124     8.442 f  man/regfile/i__carry_i_7/O
                         net (fo=1, routed)           0.642     9.084    man/regfile/i__carry_i_7_n_0
    SLICE_X50Y4          LUT6 (Prop_lut6_I2_O)        0.124     9.208 r  man/regfile/i__carry_i_2/O
                         net (fo=76, routed)          1.005    10.213    man/regfile/mem_reg_3_i_21_0[0]
    SLICE_X50Y4          LUT2 (Prop_lut2_I0_O)        0.150    10.363 r  man/regfile/M_reg_temp_q[14]_i_12/O
                         net (fo=25, routed)          1.094    11.457    man/regfile/M_reg_temp_q[14]_i_12_n_0
    SLICE_X48Y10         LUT6 (Prop_lut6_I3_O)        0.348    11.805 f  man/regfile/M_reg_temp_q[13]_i_7/O
                         net (fo=2, routed)           0.463    12.268    man/regfile/M_reg_temp_q[13]_i_7_n_0
    SLICE_X50Y11         LUT6 (Prop_lut6_I0_O)        0.124    12.392 r  man/regfile/M_reg_temp_q[12]_i_6/O
                         net (fo=1, routed)           0.648    13.040    man/regfile/M_reg_temp_q[12]_i_6_n_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I5_O)        0.124    13.164 r  man/regfile/M_reg_temp_q[12]_i_1/O
                         net (fo=17, routed)          0.623    13.787    debugger/ram/D[188]
    SLICE_X59Y11         LUT6 (Prop_lut6_I1_O)        0.124    13.911 f  debugger/ram/mem_reg_0_i_145/O
                         net (fo=1, routed)           0.430    14.341    debugger/ram/mem_reg_0_i_145_n_0
    SLICE_X58Y10         LUT6 (Prop_lut6_I2_O)        0.124    14.465 f  debugger/ram/mem_reg_0_i_45/O
                         net (fo=1, routed)           0.390    14.855    debugger/ram/mem_reg_0_i_45_n_0
    SLICE_X57Y10         LUT6 (Prop_lut6_I5_O)        0.124    14.979 f  debugger/ram/mem_reg_0_i_9/O
                         net (fo=2, routed)           0.869    15.848    debugger/ram/M_trigger_data_q_reg[621]
    SLICE_X56Y9          LUT6 (Prop_lut6_I3_O)        0.124    15.972 f  debugger/ram/mem_reg_0_i_3_comp/O
                         net (fo=6, routed)           0.891    16.862    debugger/force_sync/M_waddr_q_reg[0]_0
    SLICE_X57Y1          LUT6 (Prop_lut6_I1_O)        0.124    16.986 r  debugger/force_sync/mem_reg_1_i_1_comp_1/O
                         net (fo=8, routed)           0.555    17.541    debugger/ram/mem_reg_1_0[0]
    RAMB36_X2Y0          RAMB36E1                                     r  debugger/ram/mem_reg_1/WEBWE[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        1.497    14.901    debugger/ram/clk_IBUF_BUFG
    RAMB36_X2Y0          RAMB36E1                                     r  debugger/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.259    15.161    
                         clock uncertainty           -0.035    15.126    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[7])
                                                     -0.532    14.594    debugger/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                         -17.541    
  -------------------------------------------------------------------
                         slack                                 -2.947    

Slack (VIOLATED) :        -2.903ns  (required time - arrival time)
  Source:                 man/FSM_onehot_M_phase_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_3/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.344ns  (logic 3.174ns (25.713%)  route 9.170ns (74.287%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        1.567     5.151    man/clk_IBUF_BUFG
    SLICE_X45Y3          FDRE                                         r  man/FSM_onehot_M_phase_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y3          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  man/FSM_onehot_M_phase_q_reg[14]/Q
                         net (fo=14, routed)          0.869     6.476    man/FSM_onehot_M_phase_q_reg_n_0_[14]
    SLICE_X45Y2          LUT6 (Prop_lut6_I4_O)        0.124     6.600 r  man/mem_reg_3_i_194/O
                         net (fo=1, routed)           0.665     7.266    man/mem_reg_3_i_194_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I0_O)        0.124     7.390 r  man/mem_reg_3_i_59/O
                         net (fo=75, routed)          1.316     8.706    man/regfile/mem_reg_3_5
    SLICE_X51Y3          MUXF7 (Prop_muxf7_S_O)       0.276     8.982 f  man/regfile/mem_reg_3_i_90/O
                         net (fo=1, routed)           0.476     9.458    man/regfile/mem_reg_3_i_90_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I3_O)        0.299     9.757 r  man/regfile/mem_reg_3_i_8/O
                         net (fo=18, routed)          0.856    10.613    man/regfile/DI[0]
    SLICE_X50Y7          LUT2 (Prop_lut2_I0_O)        0.124    10.737 r  man/regfile/s0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.737    man/alu16/add/S[0]
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.250 r  man/alu16/add/s0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.250    man/alu16/add/s0_carry_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.469 f  man/alu16/add/s0_carry__0/O[0]
                         net (fo=2, routed)           0.816    12.285    man/alu16/add/s0[4]
    SLICE_X51Y7          LUT5 (Prop_lut5_I1_O)        0.295    12.580 f  man/alu16/add/M_reg_temp_q[0]_i_22/O
                         net (fo=1, routed)           1.005    13.585    man/alu16/add/M_reg_temp_q[0]_i_22_n_0
    SLICE_X53Y8          LUT6 (Prop_lut6_I5_O)        0.124    13.709 r  man/alu16/add/M_reg_temp_q[0]_i_12_comp/O
                         net (fo=2, routed)           0.305    14.014    man/alu16/add/FSM_onehot_M_phase_q_reg[16]
    SLICE_X53Y7          LUT6 (Prop_lut6_I5_O)        0.124    14.138 f  man/alu16/add/M_reg_temp_q[0]_i_7/O
                         net (fo=1, routed)           0.149    14.287    man/regfile/M_reg_temp_q_reg[0]_1
    SLICE_X53Y7          LUT6 (Prop_lut6_I4_O)        0.124    14.411 r  man/regfile/M_reg_temp_q[0]_i_2/O
                         net (fo=20, routed)          0.642    15.053    debugger/ram/mem_reg_0_i_14_0
    SLICE_X54Y10         LUT6 (Prop_lut6_I1_O)        0.124    15.177 f  debugger/ram/mem_reg_0_i_70/O
                         net (fo=2, routed)           0.827    16.004    debugger/ram/mem_reg_0_i_70_n_0
    SLICE_X56Y9          LUT6 (Prop_lut6_I4_O)        0.124    16.128 f  debugger/ram/mem_reg_0_i_4_comp_2/O
                         net (fo=4, routed)           0.587    16.715    debugger/force_sync/M_waddr_q_reg[0]
    SLICE_X55Y7          LUT5 (Prop_lut5_I2_O)        0.124    16.839 r  debugger/force_sync/mem_reg_3_i_65/O
                         net (fo=8, routed)           0.656    17.495    debugger/ram/mem_reg_3_0[0]
    RAMB36_X2Y1          RAMB36E1                                     r  debugger/ram/mem_reg_3/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        1.496    14.900    debugger/ram/clk_IBUF_BUFG
    RAMB36_X2Y1          RAMB36E1                                     r  debugger/ram/mem_reg_3/CLKBWRCLK
                         clock pessimism              0.259    15.160    
                         clock uncertainty           -0.035    15.125    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    14.593    debugger/ram/mem_reg_3
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -17.495    
  -------------------------------------------------------------------
                         slack                                 -2.903    

Slack (VIOLATED) :        -2.902ns  (required time - arrival time)
  Source:                 man/FSM_onehot_M_phase_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_1/WEBWE[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.341ns  (logic 2.318ns (18.783%)  route 10.023ns (81.217%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT5=1 LUT6=10)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        1.570     5.154    man/clk_IBUF_BUFG
    SLICE_X49Y3          FDRE                                         r  man/FSM_onehot_M_phase_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y3          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  man/FSM_onehot_M_phase_q_reg[16]/Q
                         net (fo=15, routed)          0.723     6.334    man/FSM_onehot_M_phase_q_reg_n_0_[16]
    SLICE_X49Y3          LUT5 (Prop_lut5_I0_O)        0.124     6.458 r  man/mem_reg_3_i_28/O
                         net (fo=87, routed)          0.939     7.397    man/regfile/mem_reg_3_9
    SLICE_X50Y3          LUT3 (Prop_lut3_I1_O)        0.124     7.521 f  man/regfile/i__carry_i_9/O
                         net (fo=1, routed)           0.797     8.318    man/regfile/i__carry_i_9_n_0
    SLICE_X51Y4          LUT6 (Prop_lut6_I1_O)        0.124     8.442 f  man/regfile/i__carry_i_7/O
                         net (fo=1, routed)           0.642     9.084    man/regfile/i__carry_i_7_n_0
    SLICE_X50Y4          LUT6 (Prop_lut6_I2_O)        0.124     9.208 r  man/regfile/i__carry_i_2/O
                         net (fo=76, routed)          1.005    10.213    man/regfile/mem_reg_3_i_21_0[0]
    SLICE_X50Y4          LUT2 (Prop_lut2_I0_O)        0.150    10.363 r  man/regfile/M_reg_temp_q[14]_i_12/O
                         net (fo=25, routed)          1.094    11.457    man/regfile/M_reg_temp_q[14]_i_12_n_0
    SLICE_X48Y10         LUT6 (Prop_lut6_I3_O)        0.348    11.805 f  man/regfile/M_reg_temp_q[13]_i_7/O
                         net (fo=2, routed)           0.463    12.268    man/regfile/M_reg_temp_q[13]_i_7_n_0
    SLICE_X50Y11         LUT6 (Prop_lut6_I0_O)        0.124    12.392 r  man/regfile/M_reg_temp_q[12]_i_6/O
                         net (fo=1, routed)           0.648    13.040    man/regfile/M_reg_temp_q[12]_i_6_n_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I5_O)        0.124    13.164 r  man/regfile/M_reg_temp_q[12]_i_1/O
                         net (fo=17, routed)          0.623    13.787    debugger/ram/D[188]
    SLICE_X59Y11         LUT6 (Prop_lut6_I1_O)        0.124    13.911 f  debugger/ram/mem_reg_0_i_145/O
                         net (fo=1, routed)           0.430    14.341    debugger/ram/mem_reg_0_i_145_n_0
    SLICE_X58Y10         LUT6 (Prop_lut6_I2_O)        0.124    14.465 f  debugger/ram/mem_reg_0_i_45/O
                         net (fo=1, routed)           0.390    14.855    debugger/ram/mem_reg_0_i_45_n_0
    SLICE_X57Y10         LUT6 (Prop_lut6_I5_O)        0.124    14.979 f  debugger/ram/mem_reg_0_i_9/O
                         net (fo=2, routed)           0.869    15.848    debugger/ram/M_trigger_data_q_reg[621]
    SLICE_X56Y9          LUT6 (Prop_lut6_I3_O)        0.124    15.972 f  debugger/ram/mem_reg_0_i_3_comp/O
                         net (fo=6, routed)           0.891    16.862    debugger/force_sync/M_waddr_q_reg[0]_0
    SLICE_X57Y1          LUT6 (Prop_lut6_I1_O)        0.124    16.986 r  debugger/force_sync/mem_reg_1_i_1_comp_1/O
                         net (fo=8, routed)           0.509    17.495    debugger/ram/mem_reg_1_0[0]
    RAMB36_X2Y0          RAMB36E1                                     r  debugger/ram/mem_reg_1/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        1.497    14.901    debugger/ram/clk_IBUF_BUFG
    RAMB36_X2Y0          RAMB36E1                                     r  debugger/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.259    15.161    
                         clock uncertainty           -0.035    15.126    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532    14.594    debugger/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                         -17.495    
  -------------------------------------------------------------------
                         slack                                 -2.902    

Slack (VIOLATED) :        -2.899ns  (required time - arrival time)
  Source:                 man/FSM_onehot_M_phase_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_3/WEBWE[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.340ns  (logic 3.174ns (25.721%)  route 9.166ns (74.279%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        1.567     5.151    man/clk_IBUF_BUFG
    SLICE_X45Y3          FDRE                                         r  man/FSM_onehot_M_phase_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y3          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  man/FSM_onehot_M_phase_q_reg[14]/Q
                         net (fo=14, routed)          0.869     6.476    man/FSM_onehot_M_phase_q_reg_n_0_[14]
    SLICE_X45Y2          LUT6 (Prop_lut6_I4_O)        0.124     6.600 r  man/mem_reg_3_i_194/O
                         net (fo=1, routed)           0.665     7.266    man/mem_reg_3_i_194_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I0_O)        0.124     7.390 r  man/mem_reg_3_i_59/O
                         net (fo=75, routed)          1.316     8.706    man/regfile/mem_reg_3_5
    SLICE_X51Y3          MUXF7 (Prop_muxf7_S_O)       0.276     8.982 f  man/regfile/mem_reg_3_i_90/O
                         net (fo=1, routed)           0.476     9.458    man/regfile/mem_reg_3_i_90_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I3_O)        0.299     9.757 r  man/regfile/mem_reg_3_i_8/O
                         net (fo=18, routed)          0.856    10.613    man/regfile/DI[0]
    SLICE_X50Y7          LUT2 (Prop_lut2_I0_O)        0.124    10.737 r  man/regfile/s0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.737    man/alu16/add/S[0]
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.250 r  man/alu16/add/s0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.250    man/alu16/add/s0_carry_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.469 f  man/alu16/add/s0_carry__0/O[0]
                         net (fo=2, routed)           0.816    12.285    man/alu16/add/s0[4]
    SLICE_X51Y7          LUT5 (Prop_lut5_I1_O)        0.295    12.580 f  man/alu16/add/M_reg_temp_q[0]_i_22/O
                         net (fo=1, routed)           1.005    13.585    man/alu16/add/M_reg_temp_q[0]_i_22_n_0
    SLICE_X53Y8          LUT6 (Prop_lut6_I5_O)        0.124    13.709 r  man/alu16/add/M_reg_temp_q[0]_i_12_comp/O
                         net (fo=2, routed)           0.305    14.014    man/alu16/add/FSM_onehot_M_phase_q_reg[16]
    SLICE_X53Y7          LUT6 (Prop_lut6_I5_O)        0.124    14.138 f  man/alu16/add/M_reg_temp_q[0]_i_7/O
                         net (fo=1, routed)           0.149    14.287    man/regfile/M_reg_temp_q_reg[0]_1
    SLICE_X53Y7          LUT6 (Prop_lut6_I4_O)        0.124    14.411 r  man/regfile/M_reg_temp_q[0]_i_2/O
                         net (fo=20, routed)          0.642    15.053    debugger/ram/mem_reg_0_i_14_0
    SLICE_X54Y10         LUT6 (Prop_lut6_I1_O)        0.124    15.177 f  debugger/ram/mem_reg_0_i_70/O
                         net (fo=2, routed)           0.827    16.004    debugger/ram/mem_reg_0_i_70_n_0
    SLICE_X56Y9          LUT6 (Prop_lut6_I4_O)        0.124    16.128 f  debugger/ram/mem_reg_0_i_4_comp_2/O
                         net (fo=4, routed)           0.587    16.715    debugger/force_sync/M_waddr_q_reg[0]
    SLICE_X55Y7          LUT5 (Prop_lut5_I2_O)        0.124    16.839 r  debugger/force_sync/mem_reg_3_i_65/O
                         net (fo=8, routed)           0.652    17.491    debugger/ram/mem_reg_3_0[0]
    RAMB36_X2Y1          RAMB36E1                                     r  debugger/ram/mem_reg_3/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        1.496    14.900    debugger/ram/clk_IBUF_BUFG
    RAMB36_X2Y1          RAMB36E1                                     r  debugger/ram/mem_reg_3/CLKBWRCLK
                         clock pessimism              0.259    15.160    
                         clock uncertainty           -0.035    15.125    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532    14.593    debugger/ram/mem_reg_3
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -17.491    
  -------------------------------------------------------------------
                         slack                                 -2.899    

Slack (VIOLATED) :        -2.899ns  (required time - arrival time)
  Source:                 man/FSM_onehot_M_phase_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_3/WEBWE[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.340ns  (logic 3.174ns (25.721%)  route 9.166ns (74.279%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        1.567     5.151    man/clk_IBUF_BUFG
    SLICE_X45Y3          FDRE                                         r  man/FSM_onehot_M_phase_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y3          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  man/FSM_onehot_M_phase_q_reg[14]/Q
                         net (fo=14, routed)          0.869     6.476    man/FSM_onehot_M_phase_q_reg_n_0_[14]
    SLICE_X45Y2          LUT6 (Prop_lut6_I4_O)        0.124     6.600 r  man/mem_reg_3_i_194/O
                         net (fo=1, routed)           0.665     7.266    man/mem_reg_3_i_194_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I0_O)        0.124     7.390 r  man/mem_reg_3_i_59/O
                         net (fo=75, routed)          1.316     8.706    man/regfile/mem_reg_3_5
    SLICE_X51Y3          MUXF7 (Prop_muxf7_S_O)       0.276     8.982 f  man/regfile/mem_reg_3_i_90/O
                         net (fo=1, routed)           0.476     9.458    man/regfile/mem_reg_3_i_90_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I3_O)        0.299     9.757 r  man/regfile/mem_reg_3_i_8/O
                         net (fo=18, routed)          0.856    10.613    man/regfile/DI[0]
    SLICE_X50Y7          LUT2 (Prop_lut2_I0_O)        0.124    10.737 r  man/regfile/s0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.737    man/alu16/add/S[0]
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.250 r  man/alu16/add/s0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.250    man/alu16/add/s0_carry_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.469 f  man/alu16/add/s0_carry__0/O[0]
                         net (fo=2, routed)           0.816    12.285    man/alu16/add/s0[4]
    SLICE_X51Y7          LUT5 (Prop_lut5_I1_O)        0.295    12.580 f  man/alu16/add/M_reg_temp_q[0]_i_22/O
                         net (fo=1, routed)           1.005    13.585    man/alu16/add/M_reg_temp_q[0]_i_22_n_0
    SLICE_X53Y8          LUT6 (Prop_lut6_I5_O)        0.124    13.709 r  man/alu16/add/M_reg_temp_q[0]_i_12_comp/O
                         net (fo=2, routed)           0.305    14.014    man/alu16/add/FSM_onehot_M_phase_q_reg[16]
    SLICE_X53Y7          LUT6 (Prop_lut6_I5_O)        0.124    14.138 f  man/alu16/add/M_reg_temp_q[0]_i_7/O
                         net (fo=1, routed)           0.149    14.287    man/regfile/M_reg_temp_q_reg[0]_1
    SLICE_X53Y7          LUT6 (Prop_lut6_I4_O)        0.124    14.411 r  man/regfile/M_reg_temp_q[0]_i_2/O
                         net (fo=20, routed)          0.642    15.053    debugger/ram/mem_reg_0_i_14_0
    SLICE_X54Y10         LUT6 (Prop_lut6_I1_O)        0.124    15.177 f  debugger/ram/mem_reg_0_i_70/O
                         net (fo=2, routed)           0.827    16.004    debugger/ram/mem_reg_0_i_70_n_0
    SLICE_X56Y9          LUT6 (Prop_lut6_I4_O)        0.124    16.128 f  debugger/ram/mem_reg_0_i_4_comp_2/O
                         net (fo=4, routed)           0.587    16.715    debugger/force_sync/M_waddr_q_reg[0]
    SLICE_X55Y7          LUT5 (Prop_lut5_I2_O)        0.124    16.839 r  debugger/force_sync/mem_reg_3_i_65/O
                         net (fo=8, routed)           0.652    17.491    debugger/ram/mem_reg_3_0[0]
    RAMB36_X2Y1          RAMB36E1                                     r  debugger/ram/mem_reg_3/WEBWE[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        1.496    14.900    debugger/ram/clk_IBUF_BUFG
    RAMB36_X2Y1          RAMB36E1                                     r  debugger/ram/mem_reg_3/CLKBWRCLK
                         clock pessimism              0.259    15.160    
                         clock uncertainty           -0.035    15.125    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[4])
                                                     -0.532    14.593    debugger/ram/mem_reg_3
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -17.491    
  -------------------------------------------------------------------
                         slack                                 -2.899    

Slack (VIOLATED) :        -2.899ns  (required time - arrival time)
  Source:                 man/FSM_onehot_M_phase_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_3/WEBWE[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.340ns  (logic 3.174ns (25.721%)  route 9.166ns (74.279%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        1.567     5.151    man/clk_IBUF_BUFG
    SLICE_X45Y3          FDRE                                         r  man/FSM_onehot_M_phase_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y3          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  man/FSM_onehot_M_phase_q_reg[14]/Q
                         net (fo=14, routed)          0.869     6.476    man/FSM_onehot_M_phase_q_reg_n_0_[14]
    SLICE_X45Y2          LUT6 (Prop_lut6_I4_O)        0.124     6.600 r  man/mem_reg_3_i_194/O
                         net (fo=1, routed)           0.665     7.266    man/mem_reg_3_i_194_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I0_O)        0.124     7.390 r  man/mem_reg_3_i_59/O
                         net (fo=75, routed)          1.316     8.706    man/regfile/mem_reg_3_5
    SLICE_X51Y3          MUXF7 (Prop_muxf7_S_O)       0.276     8.982 f  man/regfile/mem_reg_3_i_90/O
                         net (fo=1, routed)           0.476     9.458    man/regfile/mem_reg_3_i_90_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I3_O)        0.299     9.757 r  man/regfile/mem_reg_3_i_8/O
                         net (fo=18, routed)          0.856    10.613    man/regfile/DI[0]
    SLICE_X50Y7          LUT2 (Prop_lut2_I0_O)        0.124    10.737 r  man/regfile/s0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.737    man/alu16/add/S[0]
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.250 r  man/alu16/add/s0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.250    man/alu16/add/s0_carry_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.469 f  man/alu16/add/s0_carry__0/O[0]
                         net (fo=2, routed)           0.816    12.285    man/alu16/add/s0[4]
    SLICE_X51Y7          LUT5 (Prop_lut5_I1_O)        0.295    12.580 f  man/alu16/add/M_reg_temp_q[0]_i_22/O
                         net (fo=1, routed)           1.005    13.585    man/alu16/add/M_reg_temp_q[0]_i_22_n_0
    SLICE_X53Y8          LUT6 (Prop_lut6_I5_O)        0.124    13.709 r  man/alu16/add/M_reg_temp_q[0]_i_12_comp/O
                         net (fo=2, routed)           0.305    14.014    man/alu16/add/FSM_onehot_M_phase_q_reg[16]
    SLICE_X53Y7          LUT6 (Prop_lut6_I5_O)        0.124    14.138 f  man/alu16/add/M_reg_temp_q[0]_i_7/O
                         net (fo=1, routed)           0.149    14.287    man/regfile/M_reg_temp_q_reg[0]_1
    SLICE_X53Y7          LUT6 (Prop_lut6_I4_O)        0.124    14.411 r  man/regfile/M_reg_temp_q[0]_i_2/O
                         net (fo=20, routed)          0.642    15.053    debugger/ram/mem_reg_0_i_14_0
    SLICE_X54Y10         LUT6 (Prop_lut6_I1_O)        0.124    15.177 f  debugger/ram/mem_reg_0_i_70/O
                         net (fo=2, routed)           0.827    16.004    debugger/ram/mem_reg_0_i_70_n_0
    SLICE_X56Y9          LUT6 (Prop_lut6_I4_O)        0.124    16.128 f  debugger/ram/mem_reg_0_i_4_comp_2/O
                         net (fo=4, routed)           0.587    16.715    debugger/force_sync/M_waddr_q_reg[0]
    SLICE_X55Y7          LUT5 (Prop_lut5_I2_O)        0.124    16.839 r  debugger/force_sync/mem_reg_3_i_65/O
                         net (fo=8, routed)           0.652    17.491    debugger/ram/mem_reg_3_0[0]
    RAMB36_X2Y1          RAMB36E1                                     r  debugger/ram/mem_reg_3/WEBWE[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        1.496    14.900    debugger/ram/clk_IBUF_BUFG
    RAMB36_X2Y1          RAMB36E1                                     r  debugger/ram/mem_reg_3/CLKBWRCLK
                         clock pessimism              0.259    15.160    
                         clock uncertainty           -0.035    15.125    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[7])
                                                     -0.532    14.593    debugger/ram/mem_reg_3
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -17.491    
  -------------------------------------------------------------------
                         slack                                 -2.899    

Slack (VIOLATED) :        -2.854ns  (required time - arrival time)
  Source:                 man/FSM_onehot_M_phase_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_2/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.288ns  (logic 3.174ns (25.830%)  route 9.114ns (74.170%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT5=1 LUT6=9 MUXF7=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 14.893 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        1.567     5.151    man/clk_IBUF_BUFG
    SLICE_X45Y3          FDRE                                         r  man/FSM_onehot_M_phase_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y3          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  man/FSM_onehot_M_phase_q_reg[14]/Q
                         net (fo=14, routed)          0.869     6.476    man/FSM_onehot_M_phase_q_reg_n_0_[14]
    SLICE_X45Y2          LUT6 (Prop_lut6_I4_O)        0.124     6.600 r  man/mem_reg_3_i_194/O
                         net (fo=1, routed)           0.665     7.266    man/mem_reg_3_i_194_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I0_O)        0.124     7.390 r  man/mem_reg_3_i_59/O
                         net (fo=75, routed)          1.316     8.706    man/regfile/mem_reg_3_5
    SLICE_X51Y3          MUXF7 (Prop_muxf7_S_O)       0.276     8.982 f  man/regfile/mem_reg_3_i_90/O
                         net (fo=1, routed)           0.476     9.458    man/regfile/mem_reg_3_i_90_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I3_O)        0.299     9.757 r  man/regfile/mem_reg_3_i_8/O
                         net (fo=18, routed)          0.856    10.613    man/regfile/DI[0]
    SLICE_X50Y7          LUT2 (Prop_lut2_I0_O)        0.124    10.737 r  man/regfile/s0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.737    man/alu16/add/S[0]
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.250 r  man/alu16/add/s0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.250    man/alu16/add/s0_carry_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.469 f  man/alu16/add/s0_carry__0/O[0]
                         net (fo=2, routed)           0.816    12.285    man/alu16/add/s0[4]
    SLICE_X51Y7          LUT5 (Prop_lut5_I1_O)        0.295    12.580 f  man/alu16/add/M_reg_temp_q[0]_i_22/O
                         net (fo=1, routed)           1.005    13.585    man/alu16/add/M_reg_temp_q[0]_i_22_n_0
    SLICE_X53Y8          LUT6 (Prop_lut6_I5_O)        0.124    13.709 r  man/alu16/add/M_reg_temp_q[0]_i_12_comp/O
                         net (fo=2, routed)           0.305    14.014    man/alu16/add/FSM_onehot_M_phase_q_reg[16]
    SLICE_X53Y7          LUT6 (Prop_lut6_I5_O)        0.124    14.138 f  man/alu16/add/M_reg_temp_q[0]_i_7/O
                         net (fo=1, routed)           0.149    14.287    man/regfile/M_reg_temp_q_reg[0]_1
    SLICE_X53Y7          LUT6 (Prop_lut6_I4_O)        0.124    14.411 r  man/regfile/M_reg_temp_q[0]_i_2/O
                         net (fo=20, routed)          0.642    15.053    debugger/ram/mem_reg_0_i_14_0
    SLICE_X54Y10         LUT6 (Prop_lut6_I1_O)        0.124    15.177 f  debugger/ram/mem_reg_0_i_70/O
                         net (fo=2, routed)           0.653    15.830    debugger/ram/mem_reg_0_i_70_n_0
    SLICE_X57Y9          LUT6 (Prop_lut6_I1_O)        0.124    15.954 f  debugger/ram/mem_reg_0_i_14/O
                         net (fo=2, routed)           0.756    16.710    debugger/force_sync/mem_reg_0_i_14_n_0_alias
    SLICE_X56Y16         LUT6 (Prop_lut6_I4_O)        0.124    16.834 r  debugger/force_sync/mem_reg_2_i_1_comp/O
                         net (fo=8, routed)           0.606    17.439    debugger/ram/mem_reg_2_0[0]
    RAMB36_X2Y3          RAMB36E1                                     r  debugger/ram/mem_reg_2/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        1.489    14.893    debugger/ram/clk_IBUF_BUFG
    RAMB36_X2Y3          RAMB36E1                                     r  debugger/ram/mem_reg_2/CLKBWRCLK
                         clock pessimism              0.259    15.153    
                         clock uncertainty           -0.035    15.118    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    14.586    debugger/ram/mem_reg_2
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                         -17.439    
  -------------------------------------------------------------------
                         slack                                 -2.854    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 debugger/M_trigger_data_q_reg[419]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_trigger_data_q_reg[418]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.919%)  route 0.237ns (59.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        0.561     1.505    debugger/clk_IBUF_BUFG
    SLICE_X34Y8          FDRE                                         r  debugger/M_trigger_data_q_reg[419]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y8          FDRE (Prop_fdre_C_Q)         0.164     1.669 r  debugger/M_trigger_data_q_reg[419]/Q
                         net (fo=2, routed)           0.237     1.905    debugger/M_trigger_data_q_reg_n_0_[419]
    SLICE_X40Y8          FDRE                                         r  debugger/M_trigger_data_q_reg[418]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        0.832     2.022    debugger/clk_IBUF_BUFG
    SLICE_X40Y8          FDRE                                         r  debugger/M_trigger_data_q_reg[418]/C
                         clock pessimism             -0.251     1.771    
    SLICE_X40Y8          FDRE (Hold_fdre_C_D)         0.070     1.841    debugger/M_trigger_data_q_reg[418]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 man/regfile/M_reg_code_helper_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_1/DIBDI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.164ns (34.238%)  route 0.315ns (65.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        0.567     1.511    man/regfile/clk_IBUF_BUFG
    SLICE_X50Y2          FDRE                                         r  man/regfile/M_reg_code_helper_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y2          FDRE (Prop_fdre_C_Q)         0.164     1.675 r  man/regfile/M_reg_code_helper_q_reg[5]/Q
                         net (fo=6, routed)           0.315     1.990    debugger/ram/D[117]
    RAMB36_X2Y0          RAMB36E1                                     r  debugger/ram/mem_reg_1/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        0.880     2.070    debugger/ram/clk_IBUF_BUFG
    RAMB36_X2Y0          RAMB36E1                                     r  debugger/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism             -0.480     1.590    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[13])
                                                      0.296     1.886    debugger/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 man/regfile/M_reg_guess_helper_q_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_1/DIADI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.164ns (33.930%)  route 0.319ns (66.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        0.566     1.510    man/regfile/clk_IBUF_BUFG
    SLICE_X52Y4          FDSE                                         r  man/regfile/M_reg_guess_helper_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y4          FDSE (Prop_fdse_C_Q)         0.164     1.674 r  man/regfile/M_reg_guess_helper_q_reg[14]/Q
                         net (fo=6, routed)           0.319     1.993    debugger/ram/D[94]
    RAMB36_X2Y0          RAMB36E1                                     r  debugger/ram/mem_reg_1/DIADI[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        0.880     2.070    debugger/ram/clk_IBUF_BUFG
    RAMB36_X2Y0          RAMB36E1                                     r  debugger/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism             -0.480     1.590    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[22])
                                                      0.296     1.886    debugger/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 man/regfile/M_reg_guess_helper_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_1/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.164ns (33.173%)  route 0.330ns (66.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        0.566     1.510    man/regfile/clk_IBUF_BUFG
    SLICE_X52Y4          FDRE                                         r  man/regfile/M_reg_guess_helper_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y4          FDRE (Prop_fdre_C_Q)         0.164     1.674 r  man/regfile/M_reg_guess_helper_q_reg[1]/Q
                         net (fo=7, routed)           0.330     2.004    debugger/ram/D[81]
    RAMB36_X2Y0          RAMB36E1                                     r  debugger/ram/mem_reg_1/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        0.880     2.070    debugger/ram/clk_IBUF_BUFG
    RAMB36_X2Y0          RAMB36E1                                     r  debugger/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism             -0.480     1.590    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[9])
                                                      0.296     1.886    debugger/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 debugger/M_trigger_data_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_trigger_data_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        0.592     1.536    debugger/clk_IBUF_BUFG
    SLICE_X59Y11         FDRE                                         r  debugger/M_trigger_data_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  debugger/M_trigger_data_q_reg[10]/Q
                         net (fo=2, routed)           0.067     1.744    debugger/M_trigger_data_q_reg_n_0_[10]
    SLICE_X59Y11         FDRE                                         r  debugger/M_trigger_data_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        0.862     2.052    debugger/clk_IBUF_BUFG
    SLICE_X59Y11         FDRE                                         r  debugger/M_trigger_data_q_reg[9]/C
                         clock pessimism             -0.516     1.536    
    SLICE_X59Y11         FDRE (Hold_fdre_C_D)         0.075     1.611    debugger/M_trigger_data_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.141ns (29.429%)  route 0.338ns (70.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        0.559     1.503    reset_cond/clk_IBUF_BUFG
    SLICE_X28Y15         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDSE (Prop_fdse_C_Q)         0.141     1.644 r  reset_cond/M_stage_q_reg[2]/Q
                         net (fo=1, routed)           0.338     1.982    reset_cond/M_stage_d[3]
    SLICE_X40Y10         FDSE                                         r  reset_cond/M_stage_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        0.831     2.021    reset_cond/clk_IBUF_BUFG
    SLICE_X40Y10         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
                         clock pessimism             -0.251     1.770    
    SLICE_X40Y10         FDSE (Hold_fdse_C_D)         0.070     1.840    reset_cond/M_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 man/regfile/M_reg_current_colour_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_2/DIBDI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.141ns (26.950%)  route 0.382ns (73.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        0.564     1.508    man/regfile/clk_IBUF_BUFG
    SLICE_X51Y11         FDRE                                         r  man/regfile/M_reg_current_colour_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y11         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  man/regfile/M_reg_current_colour_q_reg[14]/Q
                         net (fo=6, routed)           0.382     2.031    debugger/ram/D[158]
    RAMB36_X2Y3          RAMB36E1                                     r  debugger/ram/mem_reg_2/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        0.872     2.062    debugger/ram/clk_IBUF_BUFG
    RAMB36_X2Y3          RAMB36E1                                     r  debugger/ram/mem_reg_2/CLKBWRCLK
                         clock pessimism             -0.480     1.582    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[14])
                                                      0.296     1.878    debugger/ram/mem_reg_2
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 debugger/M_trigger_data_q_reg[308]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_trigger_data_q_reg[307]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.174%)  route 0.124ns (46.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        0.553     1.497    debugger/clk_IBUF_BUFG
    SLICE_X55Y24         FDRE                                         r  debugger/M_trigger_data_q_reg[308]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  debugger/M_trigger_data_q_reg[308]/Q
                         net (fo=2, routed)           0.124     1.762    debugger/M_trigger_data_q_reg_n_0_[308]
    SLICE_X57Y23         FDRE                                         r  debugger/M_trigger_data_q_reg[307]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        0.822     2.012    debugger/clk_IBUF_BUFG
    SLICE_X57Y23         FDRE                                         r  debugger/M_trigger_data_q_reg[307]/C
                         clock pessimism             -0.480     1.532    
    SLICE_X57Y23         FDRE (Hold_fdre_C_D)         0.075     1.607    debugger/M_trigger_data_q_reg[307]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 man/regfile/M_reg_temp_counter_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_0/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.141ns (26.451%)  route 0.392ns (73.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        0.563     1.507    man/regfile/clk_IBUF_BUFG
    SLICE_X45Y9          FDRE                                         r  man/regfile/M_reg_temp_counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  man/regfile/M_reg_temp_counter_q_reg[4]/Q
                         net (fo=6, routed)           0.392     2.040    debugger/ram/D[20]
    RAMB36_X1Y1          RAMB36E1                                     r  debugger/ram/mem_reg_0/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        0.878     2.068    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y1          RAMB36E1                                     r  debugger/ram/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.480     1.588    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[20])
                                                      0.296     1.884    debugger/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 man/regfile/M_reg_hint_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_1/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.141ns (26.327%)  route 0.395ns (73.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        0.564     1.508    man/regfile/clk_IBUF_BUFG
    SLICE_X49Y11         FDRE                                         r  man/regfile/M_reg_hint_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y11         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  man/regfile/M_reg_hint_q_reg[9]/Q
                         net (fo=6, routed)           0.395     2.043    debugger/ram/D[73]
    RAMB36_X2Y0          RAMB36E1                                     r  debugger/ram/mem_reg_1/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        0.880     2.070    debugger/ram/clk_IBUF_BUFG
    RAMB36_X2Y0          RAMB36E1                                     r  debugger/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism             -0.480     1.590    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[1])
                                                      0.296     1.886    debugger/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.157    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1    debugger/ram/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y0    debugger/ram/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3    debugger/ram/mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y1    debugger/ram/mem_reg_3/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y4    debugger/ram/mem_reg_4/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y15   M_test_mode_q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y13   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y15   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y15   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y39   debugger/config_fifo/M_rsync_q_reg[3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y39   debugger/config_fifo/M_rsync_q_reg[3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y39   debugger/config_fifo/M_rsync_q_reg[4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y39   debugger/config_fifo/M_rsync_q_reg[4]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y39   debugger/config_fifo/M_rsync_q_reg[5]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y39   debugger/config_fifo/M_rsync_q_reg[5]_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y15   M_test_mode_q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y15   M_test_mode_q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y13   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y13   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y39   debugger/config_fifo/M_rsync_q_reg[3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y39   debugger/config_fifo/M_rsync_q_reg[3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y39   debugger/config_fifo/M_rsync_q_reg[4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y39   debugger/config_fifo/M_rsync_q_reg[4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y39   debugger/config_fifo/M_rsync_q_reg[5]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y39   debugger/config_fifo/M_rsync_q_reg[5]_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y15   M_test_mode_q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y15   M_test_mode_q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y13   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y13   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           994 Endpoints
Min Delay           994 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 debugger/M_offset_q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debugger/M_rdata_q_reg[89]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.111ns  (logic 0.918ns (10.076%)  route 8.193ns (89.924%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE                         0.000     0.000 r  debugger/M_offset_q_reg[3]/C
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  debugger/M_offset_q_reg[3]/Q
                         net (fo=7, routed)           0.841     1.359    debugger/M_offset_q[3]
    SLICE_X34Y45         LUT6 (Prop_lut6_I0_O)        0.124     1.483 f  debugger/M_offset_q[6]_i_2/O
                         net (fo=3, routed)           0.575     2.058    debugger/M_offset_q[6]_i_2_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I1_O)        0.124     2.182 r  debugger/M_rdata_q[321]_i_3/O
                         net (fo=323, routed)         6.776     8.959    debugger/ram/M_rdata_q_reg[0]
    SLICE_X59Y4          LUT3 (Prop_lut3_I1_O)        0.152     9.111 r  debugger/ram/M_rdata_q[89]_i_1/O
                         net (fo=1, routed)           0.000     9.111    debugger/p_1_in__0[89]
    SLICE_X59Y4          FDRE                                         r  debugger/M_rdata_q_reg[89]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debugger/M_offset_q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debugger/M_rdata_q_reg[88]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.083ns  (logic 0.890ns (9.799%)  route 8.193ns (90.201%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE                         0.000     0.000 r  debugger/M_offset_q_reg[3]/C
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  debugger/M_offset_q_reg[3]/Q
                         net (fo=7, routed)           0.841     1.359    debugger/M_offset_q[3]
    SLICE_X34Y45         LUT6 (Prop_lut6_I0_O)        0.124     1.483 f  debugger/M_offset_q[6]_i_2/O
                         net (fo=3, routed)           0.575     2.058    debugger/M_offset_q[6]_i_2_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I1_O)        0.124     2.182 r  debugger/M_rdata_q[321]_i_3/O
                         net (fo=323, routed)         6.776     8.959    debugger/ram/M_rdata_q_reg[0]
    SLICE_X59Y4          LUT3 (Prop_lut3_I1_O)        0.124     9.083 r  debugger/ram/M_rdata_q[88]_i_1/O
                         net (fo=1, routed)           0.000     9.083    debugger/p_1_in__0[88]
    SLICE_X59Y4          FDRE                                         r  debugger/M_rdata_q_reg[88]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debugger/M_offset_q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debugger/M_rdata_q_reg[77]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.940ns  (logic 0.918ns (10.268%)  route 8.022ns (89.732%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE                         0.000     0.000 r  debugger/M_offset_q_reg[3]/C
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  debugger/M_offset_q_reg[3]/Q
                         net (fo=7, routed)           0.841     1.359    debugger/M_offset_q[3]
    SLICE_X34Y45         LUT6 (Prop_lut6_I0_O)        0.124     1.483 f  debugger/M_offset_q[6]_i_2/O
                         net (fo=3, routed)           0.575     2.058    debugger/M_offset_q[6]_i_2_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I1_O)        0.124     2.182 r  debugger/M_rdata_q[321]_i_3/O
                         net (fo=323, routed)         6.606     8.788    debugger/ram/M_rdata_q_reg[0]
    SLICE_X58Y4          LUT3 (Prop_lut3_I1_O)        0.152     8.940 r  debugger/ram/M_rdata_q[77]_i_1/O
                         net (fo=1, routed)           0.000     8.940    debugger/p_1_in__0[77]
    SLICE_X58Y4          FDRE                                         r  debugger/M_rdata_q_reg[77]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debugger/M_offset_q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debugger/M_rdata_q_reg[83]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.933ns  (logic 0.918ns (10.276%)  route 8.015ns (89.724%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE                         0.000     0.000 r  debugger/M_offset_q_reg[3]/C
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  debugger/M_offset_q_reg[3]/Q
                         net (fo=7, routed)           0.841     1.359    debugger/M_offset_q[3]
    SLICE_X34Y45         LUT6 (Prop_lut6_I0_O)        0.124     1.483 f  debugger/M_offset_q[6]_i_2/O
                         net (fo=3, routed)           0.575     2.058    debugger/M_offset_q[6]_i_2_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I1_O)        0.124     2.182 r  debugger/M_rdata_q[321]_i_3/O
                         net (fo=323, routed)         6.599     8.781    debugger/ram/M_rdata_q_reg[0]
    SLICE_X58Y4          LUT3 (Prop_lut3_I1_O)        0.152     8.933 r  debugger/ram/M_rdata_q[83]_i_1/O
                         net (fo=1, routed)           0.000     8.933    debugger/p_1_in__0[83]
    SLICE_X58Y4          FDRE                                         r  debugger/M_rdata_q_reg[83]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debugger/M_offset_q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debugger/M_rdata_q_reg[76]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.912ns  (logic 0.890ns (9.986%)  route 8.022ns (90.014%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE                         0.000     0.000 r  debugger/M_offset_q_reg[3]/C
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  debugger/M_offset_q_reg[3]/Q
                         net (fo=7, routed)           0.841     1.359    debugger/M_offset_q[3]
    SLICE_X34Y45         LUT6 (Prop_lut6_I0_O)        0.124     1.483 f  debugger/M_offset_q[6]_i_2/O
                         net (fo=3, routed)           0.575     2.058    debugger/M_offset_q[6]_i_2_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I1_O)        0.124     2.182 r  debugger/M_rdata_q[321]_i_3/O
                         net (fo=323, routed)         6.606     8.788    debugger/ram/M_rdata_q_reg[0]
    SLICE_X58Y4          LUT3 (Prop_lut3_I1_O)        0.124     8.912 r  debugger/ram/M_rdata_q[76]_i_1/O
                         net (fo=1, routed)           0.000     8.912    debugger/p_1_in__0[76]
    SLICE_X58Y4          FDRE                                         r  debugger/M_rdata_q_reg[76]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debugger/M_offset_q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debugger/M_rdata_q_reg[82]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.905ns  (logic 0.890ns (9.994%)  route 8.015ns (90.006%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE                         0.000     0.000 r  debugger/M_offset_q_reg[3]/C
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  debugger/M_offset_q_reg[3]/Q
                         net (fo=7, routed)           0.841     1.359    debugger/M_offset_q[3]
    SLICE_X34Y45         LUT6 (Prop_lut6_I0_O)        0.124     1.483 f  debugger/M_offset_q[6]_i_2/O
                         net (fo=3, routed)           0.575     2.058    debugger/M_offset_q[6]_i_2_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I1_O)        0.124     2.182 r  debugger/M_rdata_q[321]_i_3/O
                         net (fo=323, routed)         6.599     8.781    debugger/ram/M_rdata_q_reg[0]
    SLICE_X58Y4          LUT3 (Prop_lut3_I1_O)        0.124     8.905 r  debugger/ram/M_rdata_q[82]_i_1/O
                         net (fo=1, routed)           0.000     8.905    debugger/p_1_in__0[82]
    SLICE_X58Y4          FDRE                                         r  debugger/M_rdata_q_reg[82]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debugger/M_offset_q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debugger/M_rdata_q_reg[142]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.832ns  (logic 0.890ns (10.077%)  route 7.942ns (89.923%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE                         0.000     0.000 r  debugger/M_offset_q_reg[3]/C
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  debugger/M_offset_q_reg[3]/Q
                         net (fo=7, routed)           0.841     1.359    debugger/M_offset_q[3]
    SLICE_X34Y45         LUT6 (Prop_lut6_I0_O)        0.124     1.483 f  debugger/M_offset_q[6]_i_2/O
                         net (fo=3, routed)           0.575     2.058    debugger/M_offset_q[6]_i_2_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I1_O)        0.124     2.182 r  debugger/M_rdata_q[321]_i_3/O
                         net (fo=323, routed)         6.525     8.708    debugger/ram/M_rdata_q_reg[0]
    SLICE_X54Y2          LUT3 (Prop_lut3_I1_O)        0.124     8.832 r  debugger/ram/M_rdata_q[142]_i_1/O
                         net (fo=1, routed)           0.000     8.832    debugger/p_1_in__0[142]
    SLICE_X54Y2          FDRE                                         r  debugger/M_rdata_q_reg[142]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debugger/M_offset_q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debugger/M_rdata_q_reg[143]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.824ns  (logic 0.882ns (9.996%)  route 7.942ns (90.004%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE                         0.000     0.000 r  debugger/M_offset_q_reg[3]/C
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  debugger/M_offset_q_reg[3]/Q
                         net (fo=7, routed)           0.841     1.359    debugger/M_offset_q[3]
    SLICE_X34Y45         LUT6 (Prop_lut6_I0_O)        0.124     1.483 f  debugger/M_offset_q[6]_i_2/O
                         net (fo=3, routed)           0.575     2.058    debugger/M_offset_q[6]_i_2_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I1_O)        0.124     2.182 r  debugger/M_rdata_q[321]_i_3/O
                         net (fo=323, routed)         6.525     8.708    debugger/ram/M_rdata_q_reg[0]
    SLICE_X54Y2          LUT3 (Prop_lut3_I1_O)        0.116     8.824 r  debugger/ram/M_rdata_q[143]_i_1/O
                         net (fo=1, routed)           0.000     8.824    debugger/p_1_in__0[143]
    SLICE_X54Y2          FDRE                                         r  debugger/M_rdata_q_reg[143]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debugger/M_offset_q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debugger/M_rdata_q_reg[93]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.758ns  (logic 0.915ns (10.447%)  route 7.843ns (89.553%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE                         0.000     0.000 r  debugger/M_offset_q_reg[3]/C
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  debugger/M_offset_q_reg[3]/Q
                         net (fo=7, routed)           0.841     1.359    debugger/M_offset_q[3]
    SLICE_X34Y45         LUT6 (Prop_lut6_I0_O)        0.124     1.483 f  debugger/M_offset_q[6]_i_2/O
                         net (fo=3, routed)           0.575     2.058    debugger/M_offset_q[6]_i_2_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I1_O)        0.124     2.182 r  debugger/M_rdata_q[321]_i_3/O
                         net (fo=323, routed)         6.427     8.609    debugger/ram/M_rdata_q_reg[0]
    SLICE_X59Y4          LUT3 (Prop_lut3_I1_O)        0.149     8.758 r  debugger/ram/M_rdata_q[93]_i_1/O
                         net (fo=1, routed)           0.000     8.758    debugger/p_1_in__0[93]
    SLICE_X59Y4          FDRE                                         r  debugger/M_rdata_q_reg[93]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debugger/M_offset_q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debugger/M_rdata_q_reg[92]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.733ns  (logic 0.890ns (10.191%)  route 7.843ns (89.809%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE                         0.000     0.000 r  debugger/M_offset_q_reg[3]/C
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  debugger/M_offset_q_reg[3]/Q
                         net (fo=7, routed)           0.841     1.359    debugger/M_offset_q[3]
    SLICE_X34Y45         LUT6 (Prop_lut6_I0_O)        0.124     1.483 f  debugger/M_offset_q[6]_i_2/O
                         net (fo=3, routed)           0.575     2.058    debugger/M_offset_q[6]_i_2_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I1_O)        0.124     2.182 r  debugger/M_rdata_q[321]_i_3/O
                         net (fo=323, routed)         6.427     8.609    debugger/ram/M_rdata_q_reg[0]
    SLICE_X59Y4          LUT3 (Prop_lut3_I1_O)        0.124     8.733 r  debugger/ram/M_rdata_q[92]_i_1/O
                         net (fo=1, routed)           0.000     8.733    debugger/p_1_in__0[92]
    SLICE_X59Y4          FDRE                                         r  debugger/M_rdata_q_reg[92]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 debugger/config_fifo/M_waddr_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debugger/config_fifo/M_gwsync_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE                         0.000     0.000 r  debugger/config_fifo/M_waddr_q_reg[2]/C
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  debugger/config_fifo/M_waddr_q_reg[2]/Q
                         net (fo=7, routed)           0.056     0.197    debugger/config_fifo/waddr[2]
    SLICE_X31Y31         FDRE                                         r  debugger/config_fifo/M_gwsync_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debugger/status_sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debugger/status_sync/M_pipe_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE                         0.000     0.000 r  debugger/status_sync/M_pipe_q_reg[0]/C
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  debugger/status_sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     0.206    debugger/status_sync/M_pipe_q_reg_n_0_[0]
    SLICE_X36Y25         FDRE                                         r  debugger/status_sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debugger/M_status_q_reg[34]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debugger/M_status_q_reg[33]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3          FDRE                         0.000     0.000 r  debugger/M_status_q_reg[34]/C
    SLICE_X38Y3          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  debugger/M_status_q_reg[34]/Q
                         net (fo=1, routed)           0.056     0.220    debugger/M_status_q_reg_n_0_[34]
    SLICE_X38Y3          FDSE                                         r  debugger/M_status_q_reg[33]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debugger/M_status_q_reg_r/C
                            (rising edge-triggered cell FDRE)
  Destination:            debugger/M_status_q_reg_r_0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.141ns (57.511%)  route 0.104ns (42.489%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y3          FDRE                         0.000     0.000 r  debugger/M_status_q_reg_r/C
    SLICE_X63Y3          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  debugger/M_status_q_reg_r/Q
                         net (fo=1, routed)           0.104     0.245    debugger/M_status_q_reg_r_n_0
    SLICE_X63Y3          FDRE                                         r  debugger/M_status_q_reg_r_0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debugger/M_status_q_reg_r_4/C
                            (rising edge-triggered cell FDRE)
  Destination:            debugger/M_status_q_reg_r_5/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y2          FDRE                         0.000     0.000 r  debugger/M_status_q_reg_r_4/C
    SLICE_X61Y2          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  debugger/M_status_q_reg_r_4/Q
                         net (fo=1, routed)           0.119     0.247    debugger/M_status_q_reg_r_4_n_0
    SLICE_X61Y2          FDRE                                         r  debugger/M_status_q_reg_r_5/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debugger/M_status_q_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debugger/M_status_q_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.128ns (50.922%)  route 0.123ns (49.078%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y3          FDRE                         0.000     0.000 r  debugger/M_status_q_reg[7]/C
    SLICE_X62Y3          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  debugger/M_status_q_reg[7]/Q
                         net (fo=1, routed)           0.123     0.251    debugger/M_status_q_reg_n_0_[7]
    SLICE_X61Y2          FDSE                                         r  debugger/M_status_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debugger/M_rdata_q_reg[148]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debugger/M_rdata_q_reg[147]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.189ns (68.807%)  route 0.086ns (31.193%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDRE                         0.000     0.000 r  debugger/M_rdata_q_reg[148]/C
    SLICE_X58Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  debugger/M_rdata_q_reg[148]/Q
                         net (fo=1, routed)           0.086     0.227    debugger/ram/M_rdata_q_reg[147]
    SLICE_X59Y14         LUT3 (Prop_lut3_I2_O)        0.048     0.275 r  debugger/ram/M_rdata_q[147]_i_1/O
                         net (fo=1, routed)           0.000     0.275    debugger/p_1_in__0[147]
    SLICE_X59Y14         FDRE                                         r  debugger/M_rdata_q_reg[147]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debugger/M_status_q_reg_r_2/C
                            (rising edge-triggered cell FDRE)
  Destination:            debugger/M_status_q_reg_r_3/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.164ns (58.784%)  route 0.115ns (41.216%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3          FDRE                         0.000     0.000 r  debugger/M_status_q_reg_r_2/C
    SLICE_X38Y3          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  debugger/M_status_q_reg_r_2/Q
                         net (fo=1, routed)           0.115     0.279    debugger/M_status_q_reg_r_2_n_0
    SLICE_X40Y3          FDRE                                         r  debugger/M_status_q_reg_r_3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debugger/M_rdata_q_reg[310]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debugger/M_rdata_q_reg[309]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.189ns (67.475%)  route 0.091ns (32.525%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y14         FDRE                         0.000     0.000 r  debugger/M_rdata_q_reg[310]/C
    SLICE_X57Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  debugger/M_rdata_q_reg[310]/Q
                         net (fo=1, routed)           0.091     0.232    debugger/ram/M_rdata_q_reg[309]
    SLICE_X56Y14         LUT3 (Prop_lut3_I2_O)        0.048     0.280 r  debugger/ram/M_rdata_q[309]_i_1/O
                         net (fo=1, routed)           0.000     0.280    debugger/p_1_in__0[309]
    SLICE_X56Y14         FDRE                                         r  debugger/M_rdata_q_reg[309]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debugger/capture_scan/SHIFT
                            (internal pin)
  Destination:            debugger/M_force_q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.045ns (15.342%)  route 0.248ns (84.658%))
  Logic Levels:           1  (LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  debugger/capture_scan/SHIFT
                         net (fo=2, routed)           0.248     0.248    debugger/M_capture_scan_SHIFT
    SLICE_X29Y33         LUT4 (Prop_lut4_I1_O)        0.045     0.293 r  debugger/M_force_q_i_1/O
                         net (fo=1, routed)           0.000     0.293    debugger/M_force_q_i_1_n_0
    SLICE_X29Y33         FDRE                                         r  debugger/M_force_q_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 man/FSM_onehot_M_phase_q_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.157ns  (logic 5.167ns (39.270%)  route 7.990ns (60.730%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        1.571     5.155    man/clk_IBUF_BUFG
    SLICE_X51Y4          FDRE                                         r  man/FSM_onehot_M_phase_q_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y4          FDRE (Prop_fdre_C_Q)         0.419     5.574 r  man/FSM_onehot_M_phase_q_reg[37]/Q
                         net (fo=9, routed)           1.721     7.296    man/FSM_onehot_M_phase_q_reg_n_0_[37]
    SLICE_X37Y5          LUT2 (Prop_lut2_I1_O)        0.299     7.595 r  man/g0_b0_i_62/O
                         net (fo=1, routed)           0.647     8.242    man/g0_b0_i_62_n_0
    SLICE_X37Y5          LUT6 (Prop_lut6_I0_O)        0.124     8.366 r  man/g0_b0_i_59/O
                         net (fo=1, routed)           1.089     9.455    man/g0_b0_i_59_n_0
    SLICE_X35Y6          LUT6 (Prop_lut6_I5_O)        0.124     9.579 f  man/g0_b0_i_44/O
                         net (fo=1, routed)           0.797    10.376    man/g0_b0_i_44_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I5_O)        0.124    10.500 f  man/g0_b0_i_18/O
                         net (fo=1, routed)           0.363    10.864    man/g0_b0_i_18_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I0_O)        0.124    10.988 r  man/g0_b0_i_4/O
                         net (fo=7, routed)           0.630    11.617    man/g0_b0_i_4_n_0
    SLICE_X30Y7          LUT5 (Prop_lut5_I3_O)        0.150    11.767 r  man/g0_b3/O
                         net (fo=1, routed)           2.742    14.510    io_seg_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         3.803    18.313 r  io_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.313    io_seg[3]
    R6                                                                r  io_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 man/FSM_onehot_M_phase_q_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.991ns  (logic 5.132ns (39.506%)  route 7.859ns (60.494%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        1.571     5.155    man/clk_IBUF_BUFG
    SLICE_X51Y4          FDRE                                         r  man/FSM_onehot_M_phase_q_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y4          FDRE (Prop_fdre_C_Q)         0.419     5.574 r  man/FSM_onehot_M_phase_q_reg[37]/Q
                         net (fo=9, routed)           1.721     7.296    man/FSM_onehot_M_phase_q_reg_n_0_[37]
    SLICE_X37Y5          LUT2 (Prop_lut2_I1_O)        0.299     7.595 r  man/g0_b0_i_62/O
                         net (fo=1, routed)           0.647     8.242    man/g0_b0_i_62_n_0
    SLICE_X37Y5          LUT6 (Prop_lut6_I0_O)        0.124     8.366 r  man/g0_b0_i_59/O
                         net (fo=1, routed)           1.089     9.455    man/g0_b0_i_59_n_0
    SLICE_X35Y6          LUT6 (Prop_lut6_I5_O)        0.124     9.579 f  man/g0_b0_i_44/O
                         net (fo=1, routed)           0.797    10.376    man/g0_b0_i_44_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I5_O)        0.124    10.500 f  man/g0_b0_i_18/O
                         net (fo=1, routed)           0.363    10.864    man/g0_b0_i_18_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I0_O)        0.124    10.988 r  man/g0_b0_i_4/O
                         net (fo=7, routed)           0.633    11.620    man/g0_b0_i_4_n_0
    SLICE_X30Y7          LUT5 (Prop_lut5_I3_O)        0.150    11.770 r  man/g0_b1/O
                         net (fo=1, routed)           2.608    14.378    io_seg_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         3.768    18.146 r  io_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.146    io_seg[1]
    R5                                                                r  io_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 man/FSM_onehot_M_phase_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.953ns  (logic 4.883ns (37.697%)  route 8.070ns (62.303%))
  Logic Levels:           6  (LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        1.570     5.154    man/clk_IBUF_BUFG
    SLICE_X49Y3          FDRE                                         r  man/FSM_onehot_M_phase_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y3          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  man/FSM_onehot_M_phase_q_reg[16]/Q
                         net (fo=15, routed)          2.332     7.942    man/FSM_onehot_M_phase_q_reg_n_0_[16]
    SLICE_X38Y6          LUT6 (Prop_lut6_I0_O)        0.124     8.066 r  man/g0_b0_i_57/O
                         net (fo=1, routed)           0.499     8.565    man/g0_b0_i_57_n_0
    SLICE_X38Y6          LUT5 (Prop_lut5_I4_O)        0.124     8.689 f  man/g0_b0_i_38/O
                         net (fo=1, routed)           0.950     9.639    man/g0_b0_i_38_n_0
    SLICE_X34Y6          LUT6 (Prop_lut6_I4_O)        0.124     9.763 f  man/g0_b0_i_16/O
                         net (fo=2, routed)           0.702    10.465    man/g0_b0_i_16_n_0
    SLICE_X34Y6          LUT6 (Prop_lut6_I3_O)        0.124    10.589 r  man/g0_b0_i_3/O
                         net (fo=7, routed)           1.177    11.766    man/g0_b0_i_3_n_0
    SLICE_X30Y7          LUT5 (Prop_lut5_I2_O)        0.153    11.919 r  man/g0_b5/O
                         net (fo=1, routed)           2.411    14.330    io_seg_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         3.778    18.107 r  io_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    18.107    io_seg[5]
    T7                                                                r  io_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 man/FSM_onehot_M_phase_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.916ns  (logic 4.655ns (36.037%)  route 8.262ns (63.963%))
  Logic Levels:           6  (LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        1.570     5.154    man/clk_IBUF_BUFG
    SLICE_X49Y3          FDRE                                         r  man/FSM_onehot_M_phase_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y3          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  man/FSM_onehot_M_phase_q_reg[16]/Q
                         net (fo=15, routed)          2.332     7.942    man/FSM_onehot_M_phase_q_reg_n_0_[16]
    SLICE_X38Y6          LUT6 (Prop_lut6_I0_O)        0.124     8.066 r  man/g0_b0_i_57/O
                         net (fo=1, routed)           0.499     8.565    man/g0_b0_i_57_n_0
    SLICE_X38Y6          LUT5 (Prop_lut5_I4_O)        0.124     8.689 f  man/g0_b0_i_38/O
                         net (fo=1, routed)           0.950     9.639    man/g0_b0_i_38_n_0
    SLICE_X34Y6          LUT6 (Prop_lut6_I4_O)        0.124     9.763 f  man/g0_b0_i_16/O
                         net (fo=2, routed)           0.702    10.465    man/g0_b0_i_16_n_0
    SLICE_X34Y6          LUT6 (Prop_lut6_I3_O)        0.124    10.589 r  man/g0_b0_i_3/O
                         net (fo=7, routed)           1.177    11.766    man/g0_b0_i_3_n_0
    SLICE_X30Y7          LUT5 (Prop_lut5_I2_O)        0.124    11.890 r  man/g0_b4/O
                         net (fo=1, routed)           2.602    14.492    io_seg_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         3.579    18.071 r  io_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    18.071    io_seg[4]
    R7                                                                r  io_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 man/FSM_onehot_M_phase_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.727ns  (logic 4.645ns (36.495%)  route 8.082ns (63.505%))
  Logic Levels:           6  (LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        1.570     5.154    man/clk_IBUF_BUFG
    SLICE_X49Y3          FDRE                                         r  man/FSM_onehot_M_phase_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y3          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  man/FSM_onehot_M_phase_q_reg[16]/Q
                         net (fo=15, routed)          2.332     7.942    man/FSM_onehot_M_phase_q_reg_n_0_[16]
    SLICE_X38Y6          LUT6 (Prop_lut6_I0_O)        0.124     8.066 r  man/g0_b0_i_57/O
                         net (fo=1, routed)           0.499     8.565    man/g0_b0_i_57_n_0
    SLICE_X38Y6          LUT5 (Prop_lut5_I4_O)        0.124     8.689 f  man/g0_b0_i_38/O
                         net (fo=1, routed)           0.950     9.639    man/g0_b0_i_38_n_0
    SLICE_X34Y6          LUT6 (Prop_lut6_I4_O)        0.124     9.763 f  man/g0_b0_i_16/O
                         net (fo=2, routed)           0.702    10.465    man/g0_b0_i_16_n_0
    SLICE_X34Y6          LUT6 (Prop_lut6_I3_O)        0.124    10.589 r  man/g0_b0_i_3/O
                         net (fo=7, routed)           1.196    11.785    man/g0_b0_i_3_n_0
    SLICE_X30Y7          LUT5 (Prop_lut5_I2_O)        0.124    11.909 r  man/g0_b6/O
                         net (fo=1, routed)           2.404    14.313    io_seg_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         3.569    17.881 r  io_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.881    io_seg[6]
    T8                                                                r  io_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 man/FSM_onehot_M_phase_q_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.619ns  (logic 4.906ns (38.876%)  route 7.713ns (61.124%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        1.571     5.155    man/clk_IBUF_BUFG
    SLICE_X51Y4          FDRE                                         r  man/FSM_onehot_M_phase_q_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y4          FDRE (Prop_fdre_C_Q)         0.419     5.574 r  man/FSM_onehot_M_phase_q_reg[37]/Q
                         net (fo=9, routed)           1.721     7.296    man/FSM_onehot_M_phase_q_reg_n_0_[37]
    SLICE_X37Y5          LUT2 (Prop_lut2_I1_O)        0.299     7.595 r  man/g0_b0_i_62/O
                         net (fo=1, routed)           0.647     8.242    man/g0_b0_i_62_n_0
    SLICE_X37Y5          LUT6 (Prop_lut6_I0_O)        0.124     8.366 r  man/g0_b0_i_59/O
                         net (fo=1, routed)           1.089     9.455    man/g0_b0_i_59_n_0
    SLICE_X35Y6          LUT6 (Prop_lut6_I5_O)        0.124     9.579 f  man/g0_b0_i_44/O
                         net (fo=1, routed)           0.797    10.376    man/g0_b0_i_44_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I5_O)        0.124    10.500 f  man/g0_b0_i_18/O
                         net (fo=1, routed)           0.363    10.864    man/g0_b0_i_18_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I0_O)        0.124    10.988 r  man/g0_b0_i_4/O
                         net (fo=7, routed)           0.633    11.620    man/g0_b0_i_4_n_0
    SLICE_X30Y7          LUT5 (Prop_lut5_I3_O)        0.124    11.744 r  man/g0_b0/O
                         net (fo=1, routed)           2.462    14.207    io_seg_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.568    17.774 r  io_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.774    io_seg[0]
    T5                                                                r  io_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 man/FSM_onehot_M_phase_q_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.563ns  (logic 4.906ns (39.050%)  route 7.657ns (60.950%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        1.571     5.155    man/clk_IBUF_BUFG
    SLICE_X51Y4          FDRE                                         r  man/FSM_onehot_M_phase_q_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y4          FDRE (Prop_fdre_C_Q)         0.419     5.574 r  man/FSM_onehot_M_phase_q_reg[37]/Q
                         net (fo=9, routed)           1.721     7.296    man/FSM_onehot_M_phase_q_reg_n_0_[37]
    SLICE_X37Y5          LUT2 (Prop_lut2_I1_O)        0.299     7.595 r  man/g0_b0_i_62/O
                         net (fo=1, routed)           0.647     8.242    man/g0_b0_i_62_n_0
    SLICE_X37Y5          LUT6 (Prop_lut6_I0_O)        0.124     8.366 r  man/g0_b0_i_59/O
                         net (fo=1, routed)           1.089     9.455    man/g0_b0_i_59_n_0
    SLICE_X35Y6          LUT6 (Prop_lut6_I5_O)        0.124     9.579 f  man/g0_b0_i_44/O
                         net (fo=1, routed)           0.797    10.376    man/g0_b0_i_44_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I5_O)        0.124    10.500 f  man/g0_b0_i_18/O
                         net (fo=1, routed)           0.363    10.864    man/g0_b0_i_18_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I0_O)        0.124    10.988 r  man/g0_b0_i_4/O
                         net (fo=7, routed)           0.630    11.617    man/g0_b0_i_4_n_0
    SLICE_X30Y7          LUT5 (Prop_lut5_I3_O)        0.124    11.741 r  man/g0_b2/O
                         net (fo=1, routed)           2.409    14.151    io_seg_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.568    17.719 r  io_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.719    io_seg[2]
    T9                                                                r  io_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/M_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_sel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.798ns  (logic 4.392ns (49.915%)  route 4.407ns (50.085%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        1.554     5.138    seg/ctr/clk_IBUF_BUFG
    SLICE_X29Y19         FDRE                                         r  seg/ctr/M_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y19         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  seg/ctr/M_ctr_q_reg[17]/Q
                         net (fo=16, routed)          1.691     7.286    seg/ctr/S[1]
    SLICE_X32Y7          LUT2 (Prop_lut2_I0_O)        0.152     7.438 r  seg/ctr/io_sel_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.715    10.153    io_sel_OBUF[0]
    P8                   OBUF (Prop_obuf_I_O)         3.784    13.937 r  io_sel_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.937    io_sel[0]
    P8                                                                r  io_sel[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/M_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_sel[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.265ns  (logic 4.376ns (52.941%)  route 3.889ns (47.059%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        1.554     5.138    seg/ctr/clk_IBUF_BUFG
    SLICE_X29Y19         FDRE                                         r  seg/ctr/M_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y19         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  seg/ctr/M_ctr_q_reg[17]/Q
                         net (fo=16, routed)          1.338     6.932    seg/ctr/S[1]
    SLICE_X32Y12         LUT2 (Prop_lut2_I0_O)        0.152     7.084 r  seg/ctr/io_sel_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.551     9.636    io_sel_OBUF[3]
    P9                   OBUF (Prop_obuf_I_O)         3.768    13.403 r  io_sel_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.403    io_sel[3]
    P9                                                                r  io_sel[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/M_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_sel[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.876ns  (logic 4.374ns (55.533%)  route 3.502ns (44.467%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        1.554     5.138    seg/ctr/clk_IBUF_BUFG
    SLICE_X29Y19         FDRE                                         r  seg/ctr/M_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y19         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  seg/ctr/M_ctr_q_reg[17]/Q
                         net (fo=16, routed)          0.966     6.560    seg/ctr/S[1]
    SLICE_X28Y12         LUT2 (Prop_lut2_I1_O)        0.150     6.710 r  seg/ctr/io_sel_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.536     9.247    io_sel_OBUF[2]
    N9                   OBUF (Prop_obuf_I_O)         3.768    13.015 r  io_sel_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.015    io_sel[2]
    N9                                                                r  io_sel[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 debugger/config_fifo/M_grsync_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/config_fifo/M_wsync_q_reg[3]_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.141ns (41.877%)  route 0.196ns (58.123%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        0.561     1.505    debugger/config_fifo/clk_IBUF_BUFG
    SLICE_X31Y39         FDRE                                         r  debugger/config_fifo/M_grsync_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  debugger/config_fifo/M_grsync_q_reg[0]/Q
                         net (fo=1, routed)           0.196     1.841    debugger/config_fifo/M_wsync_d[0]
    SLICE_X30Y32         SRL16E                                       r  debugger/config_fifo/M_wsync_q_reg[3]_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debugger/config_fifo/M_grsync_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/config_fifo/M_wsync_q_reg[5]_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.141ns (41.507%)  route 0.199ns (58.493%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        0.561     1.505    debugger/config_fifo/clk_IBUF_BUFG
    SLICE_X31Y39         FDRE                                         r  debugger/config_fifo/M_grsync_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  debugger/config_fifo/M_grsync_q_reg[2]/Q
                         net (fo=1, routed)           0.199     1.844    debugger/config_fifo/M_wsync_d[2]
    SLICE_X30Y32         SRL16E                                       r  debugger/config_fifo/M_wsync_q_reg[5]_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debugger/config_fifo/M_grsync_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/config_fifo/M_wsync_q_reg[4]_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.128ns (35.351%)  route 0.234ns (64.649%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        0.561     1.505    debugger/config_fifo/clk_IBUF_BUFG
    SLICE_X31Y39         FDRE                                         r  debugger/config_fifo/M_grsync_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.128     1.633 r  debugger/config_fifo/M_grsync_q_reg[1]/Q
                         net (fo=1, routed)           0.234     1.867    debugger/config_fifo/M_wsync_d[1]
    SLICE_X30Y32         SRL16E                                       r  debugger/config_fifo/M_wsync_q_reg[4]_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debugger/M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/status_sync/M_pipe_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.068ns  (logic 0.209ns (19.578%)  route 0.859ns (80.422%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        0.564     1.508    debugger/clk_IBUF_BUFG
    SLICE_X52Y11         FDRE                                         r  debugger/M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  debugger/M_state_q_reg[1]/Q
                         net (fo=19, routed)          0.859     2.530    debugger/status_sync/M_state_q[1]
    SLICE_X36Y25         LUT2 (Prop_lut2_I0_O)        0.045     2.575 r  debugger/status_sync/M_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.575    debugger/status_sync/M_status_sync_in
    SLICE_X36Y25         FDRE                                         r  debugger/status_sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_sel[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.601ns  (logic 1.463ns (56.233%)  route 1.138ns (43.767%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        0.555     1.499    seg/ctr/clk_IBUF_BUFG
    SLICE_X29Y19         FDRE                                         r  seg/ctr/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y19         FDRE (Prop_fdre_C_Q)         0.141     1.640 f  seg/ctr/M_ctr_q_reg[16]/Q
                         net (fo=16, routed)          0.359     1.999    seg/ctr/S[0]
    SLICE_X28Y12         LUT2 (Prop_lut2_I1_O)        0.045     2.044 r  seg/ctr/io_sel_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.779     2.823    io_sel_OBUF[1]
    R8                   OBUF (Prop_obuf_I_O)         1.277     4.100 r  io_sel_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.100    io_sel[1]
    R8                                                                r  io_sel[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_sel[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.661ns  (logic 1.511ns (56.804%)  route 1.149ns (43.196%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        0.555     1.499    seg/ctr/clk_IBUF_BUFG
    SLICE_X29Y19         FDRE                                         r  seg/ctr/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y19         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  seg/ctr/M_ctr_q_reg[16]/Q
                         net (fo=16, routed)          0.359     1.999    seg/ctr/S[0]
    SLICE_X28Y12         LUT2 (Prop_lut2_I0_O)        0.042     2.041 r  seg/ctr/io_sel_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.790     2.831    io_sel_OBUF[2]
    N9                   OBUF (Prop_obuf_I_O)         1.328     4.159 r  io_sel_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.159    io_sel[2]
    N9                                                                r  io_sel[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_sel[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.764ns  (logic 1.511ns (54.669%)  route 1.253ns (45.331%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        0.555     1.499    seg/ctr/clk_IBUF_BUFG
    SLICE_X29Y19         FDRE                                         r  seg/ctr/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y19         FDRE (Prop_fdre_C_Q)         0.141     1.640 f  seg/ctr/M_ctr_q_reg[16]/Q
                         net (fo=16, routed)          0.464     2.103    seg/ctr/S[0]
    SLICE_X32Y12         LUT2 (Prop_lut2_I1_O)        0.042     2.145 r  seg/ctr/io_sel_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.789     2.935    io_sel_OBUF[3]
    P9                   OBUF (Prop_obuf_I_O)         1.328     4.263 r  io_sel_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.263    io_sel[3]
    P9                                                                r  io_sel[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_sel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.838ns  (logic 1.527ns (53.807%)  route 1.311ns (46.193%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        0.555     1.499    seg/ctr/clk_IBUF_BUFG
    SLICE_X29Y19         FDRE                                         r  seg/ctr/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y19         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  seg/ctr/M_ctr_q_reg[16]/Q
                         net (fo=16, routed)          0.449     2.089    seg/ctr/S[0]
    SLICE_X32Y7          LUT2 (Prop_lut2_I1_O)        0.042     2.131 r  seg/ctr/io_sel_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.862     2.993    io_sel_OBUF[0]
    P8                   OBUF (Prop_obuf_I_O)         1.344     4.337 r  io_sel_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.337    io_sel[0]
    P8                                                                r  io_sel[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_test_mode_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.933ns  (logic 1.500ns (51.140%)  route 1.433ns (48.860%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        0.559     1.503    clk_IBUF_BUFG
    SLICE_X40Y15         FDRE                                         r  M_test_mode_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  M_test_mode_q_reg/Q
                         net (fo=11, routed)          0.547     2.190    man/M_test_mode_q
    SLICE_X35Y7          LUT6 (Prop_lut6_I1_O)        0.045     2.235 r  man/g0_b0_i_4/O
                         net (fo=7, routed)           0.142     2.377    man/g0_b0_i_4_n_0
    SLICE_X30Y7          LUT5 (Prop_lut5_I3_O)        0.045     2.422 r  man/g0_b6/O
                         net (fo=1, routed)           0.745     3.167    io_seg_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         1.269     4.436 r  io_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.436    io_seg[6]
    T8                                                                r  io_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_test_mode_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.953ns  (logic 1.499ns (50.772%)  route 1.454ns (49.228%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        0.559     1.503    clk_IBUF_BUFG
    SLICE_X40Y15         FDRE                                         r  M_test_mode_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  M_test_mode_q_reg/Q
                         net (fo=11, routed)          0.413     2.056    man/M_test_mode_q
    SLICE_X34Y7          LUT5 (Prop_lut5_I1_O)        0.045     2.101 r  man/g0_b0_i_1/O
                         net (fo=7, routed)           0.302     2.403    man/g0_b0_i_1_n_0
    SLICE_X30Y7          LUT5 (Prop_lut5_I0_O)        0.045     2.448 r  man/g0_b2/O
                         net (fo=1, routed)           0.739     3.188    io_seg_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.268     4.456 r  io_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.456    io_seg[2]
    T9                                                                r  io_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.671ns  (logic 1.634ns (34.982%)  route 3.037ns (65.018%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.670    reset_cond/rst_n_IBUF
    SLICE_X28Y15         LUT1 (Prop_lut1_I0_O)        0.124     3.794 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.876     4.671    reset_cond/M_reset_cond_in
    SLICE_X40Y10         FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        1.445     4.850    reset_cond/clk_IBUF_BUFG
    SLICE_X40Y10         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.640ns  (logic 1.492ns (32.157%)  route 3.148ns (67.843%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         1.492     1.492 r  io_button_IBUF[0]_inst/O
                         net (fo=1, routed)           3.148     4.640    buttoncond_gen_0[0].buttoncond/sync/D[0]
    SLICE_X62Y15         FDRE                                         r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        1.513     4.918    buttoncond_gen_0[0].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X62Y15         FDRE                                         r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.425ns  (logic 1.634ns (36.920%)  route 2.791ns (63.080%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.670    reset_cond/rst_n_IBUF
    SLICE_X28Y15         LUT1 (Prop_lut1_I0_O)        0.124     3.794 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.631     4.425    reset_cond/M_reset_cond_in
    SLICE_X28Y15         FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        1.441     4.846    reset_cond/clk_IBUF_BUFG
    SLICE_X28Y15         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.425ns  (logic 1.634ns (36.920%)  route 2.791ns (63.080%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.670    reset_cond/rst_n_IBUF
    SLICE_X28Y15         LUT1 (Prop_lut1_I0_O)        0.124     3.794 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.631     4.425    reset_cond/M_reset_cond_in
    SLICE_X28Y15         FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        1.441     4.846    reset_cond/clk_IBUF_BUFG
    SLICE_X28Y15         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.425ns  (logic 1.634ns (36.920%)  route 2.791ns (63.080%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.670    reset_cond/rst_n_IBUF
    SLICE_X28Y15         LUT1 (Prop_lut1_I0_O)        0.124     3.794 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.631     4.425    reset_cond/M_reset_cond_in
    SLICE_X28Y15         FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        1.441     4.846    reset_cond/clk_IBUF_BUFG
    SLICE_X28Y15         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.348ns  (logic 1.489ns (34.243%)  route 2.859ns (65.757%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           2.859     4.348    buttoncond_gen_0[1].buttoncond/sync/D[0]
    SLICE_X50Y44         FDRE                                         r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        1.452     4.857    buttoncond_gen_0[1].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X50Y44         FDRE                                         r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.101ns  (logic 1.501ns (36.592%)  route 2.601ns (63.408%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=1, routed)           2.601     4.101    buttoncond_gen_0[2].buttoncond/sync/D[0]
    SLICE_X65Y16         FDRE                                         r  buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        1.512     4.917    buttoncond_gen_0[2].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X65Y16         FDRE                                         r  buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 debugger/config_fifo/ram/mem_reg_0_7_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            debugger/config_fifo/ram/read_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.128ns  (logic 1.314ns (61.749%)  route 0.814ns (38.251%))
  Logic Levels:           1  (RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         RAMD32                       0.000     0.000 r  debugger/config_fifo/ram/mem_reg_0_7_0_0/DP/CLK
    SLICE_X30Y31         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     1.314 r  debugger/config_fifo/ram/mem_reg_0_7_0_0/DP/O
                         net (fo=1, routed)           0.814     2.128    debugger/config_fifo/ram/read_data0
    SLICE_X32Y40         FDRE                                         r  debugger/config_fifo/ram/read_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        1.443     4.848    debugger/config_fifo/ram/clk_IBUF_BUFG
    SLICE_X32Y40         FDRE                                         r  debugger/config_fifo/ram/read_data_reg[0]/C

Slack:                    inf
  Source:                 debugger/info_scan/RESET
                            (internal pin)
  Destination:            debugger/reset_conditioner/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.798ns  (logic 0.000ns (0.000%)  route 1.798ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  debugger/info_scan/RESET
                         net (fo=4, routed)           1.798     1.798    debugger/reset_conditioner/SS[0]
    SLICE_X50Y13         FDSE                                         r  debugger/reset_conditioner/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        1.447     4.852    debugger/reset_conditioner/clk_IBUF_BUFG
    SLICE_X50Y13         FDSE                                         r  debugger/reset_conditioner/M_stage_q_reg[3]/C

Slack:                    inf
  Source:                 debugger/M_force_q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            debugger/force_sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.524ns  (logic 0.456ns (29.925%)  route 1.068ns (70.075%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE                         0.000     0.000 r  debugger/M_force_q_reg/C
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debugger/M_force_q_reg/Q
                         net (fo=2, routed)           1.068     1.524    debugger/force_sync/D[0]
    SLICE_X38Y22         FDRE                                         r  debugger/force_sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        1.431     4.836    debugger/force_sync/clk_IBUF_BUFG
    SLICE_X38Y22         FDRE                                         r  debugger/force_sync/M_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 debugger/capture_scan/SHIFT
                            (internal pin)
  Destination:            debugger/arm_sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.045ns (14.607%)  route 0.263ns (85.393%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  debugger/capture_scan/SHIFT
                         net (fo=2, routed)           0.263     0.263    debugger/arm_sync/M_capture_scan_SHIFT
    SLICE_X28Y33         LUT3 (Prop_lut3_I2_O)        0.045     0.308 r  debugger/arm_sync/M_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.308    debugger/arm_sync/M_arm_sync_in
    SLICE_X28Y33         FDRE                                         r  debugger/arm_sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        0.826     2.016    debugger/arm_sync/clk_IBUF_BUFG
    SLICE_X28Y33         FDRE                                         r  debugger/arm_sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 debugger/config_fifo/M_gwsync_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debugger/config_fifo/M_rsync_q_reg[4]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.383ns  (logic 0.128ns (33.433%)  route 0.255ns (66.567%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE                         0.000     0.000 r  debugger/config_fifo/M_gwsync_q_reg[1]/C
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  debugger/config_fifo/M_gwsync_q_reg[1]/Q
                         net (fo=1, routed)           0.255     0.383    debugger/config_fifo/M_rsync_d[1]
    SLICE_X30Y39         SRL16E                                       r  debugger/config_fifo/M_rsync_q_reg[4]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        0.830     2.020    debugger/config_fifo/clk_IBUF_BUFG
    SLICE_X30Y39         SRL16E                                       r  debugger/config_fifo/M_rsync_q_reg[4]_srl2/CLK

Slack:                    inf
  Source:                 debugger/config_fifo/M_gwsync_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debugger/config_fifo/M_rsync_q_reg[5]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.384ns  (logic 0.128ns (33.345%)  route 0.256ns (66.655%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE                         0.000     0.000 r  debugger/config_fifo/M_gwsync_q_reg[2]/C
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  debugger/config_fifo/M_gwsync_q_reg[2]/Q
                         net (fo=1, routed)           0.256     0.384    debugger/config_fifo/M_rsync_d[2]
    SLICE_X30Y39         SRL16E                                       r  debugger/config_fifo/M_rsync_q_reg[5]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        0.830     2.020    debugger/config_fifo/clk_IBUF_BUFG
    SLICE_X30Y39         SRL16E                                       r  debugger/config_fifo/M_rsync_q_reg[5]_srl2/CLK

Slack:                    inf
  Source:                 debugger/config_fifo/M_gwsync_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debugger/config_fifo/M_rsync_q_reg[3]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.392ns  (logic 0.141ns (36.008%)  route 0.251ns (63.992%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE                         0.000     0.000 r  debugger/config_fifo/M_gwsync_q_reg[0]/C
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  debugger/config_fifo/M_gwsync_q_reg[0]/Q
                         net (fo=1, routed)           0.251     0.392    debugger/config_fifo/M_rsync_d[0]
    SLICE_X30Y39         SRL16E                                       r  debugger/config_fifo/M_rsync_q_reg[3]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        0.830     2.020    debugger/config_fifo/clk_IBUF_BUFG
    SLICE_X30Y39         SRL16E                                       r  debugger/config_fifo/M_rsync_q_reg[3]_srl2/CLK

Slack:                    inf
  Source:                 debugger/info_scan/RESET
                            (internal pin)
  Destination:            debugger/reset_conditioner/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.436ns  (logic 0.000ns (0.000%)  route 0.436ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  debugger/info_scan/RESET
                         net (fo=4, routed)           0.436     0.436    debugger/reset_conditioner/SS[0]
    SLICE_X44Y23         FDSE                                         r  debugger/reset_conditioner/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        0.819     2.009    debugger/reset_conditioner/clk_IBUF_BUFG
    SLICE_X44Y23         FDSE                                         r  debugger/reset_conditioner/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 debugger/info_scan/RESET
                            (internal pin)
  Destination:            debugger/reset_conditioner/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.436ns  (logic 0.000ns (0.000%)  route 0.436ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  debugger/info_scan/RESET
                         net (fo=4, routed)           0.436     0.436    debugger/reset_conditioner/SS[0]
    SLICE_X44Y23         FDSE                                         r  debugger/reset_conditioner/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        0.819     2.009    debugger/reset_conditioner/clk_IBUF_BUFG
    SLICE_X44Y23         FDSE                                         r  debugger/reset_conditioner/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 debugger/info_scan/RESET
                            (internal pin)
  Destination:            debugger/reset_conditioner/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.436ns  (logic 0.000ns (0.000%)  route 0.436ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  debugger/info_scan/RESET
                         net (fo=4, routed)           0.436     0.436    debugger/reset_conditioner/SS[0]
    SLICE_X44Y23         FDSE                                         r  debugger/reset_conditioner/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        0.819     2.009    debugger/reset_conditioner/clk_IBUF_BUFG
    SLICE_X44Y23         FDSE                                         r  debugger/reset_conditioner/M_stage_q_reg[2]/C

Slack:                    inf
  Source:                 debugger/M_force_q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            debugger/force_sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.560ns  (logic 0.141ns (25.187%)  route 0.419ns (74.813%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE                         0.000     0.000 r  debugger/M_force_q_reg/C
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  debugger/M_force_q_reg/Q
                         net (fo=2, routed)           0.419     0.560    debugger/force_sync/D[0]
    SLICE_X38Y22         FDRE                                         r  debugger/force_sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        0.819     2.009    debugger/force_sync/clk_IBUF_BUFG
    SLICE_X38Y22         FDRE                                         r  debugger/force_sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 debugger/config_fifo/ram/mem_reg_0_7_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            debugger/config_fifo/ram/read_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.693ns  (logic 0.386ns (55.703%)  route 0.307ns (44.297%))
  Logic Levels:           1  (RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         RAMD32                       0.000     0.000 r  debugger/config_fifo/ram/mem_reg_0_7_0_0/DP/CLK
    SLICE_X30Y31         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     0.386 r  debugger/config_fifo/ram/mem_reg_0_7_0_0/DP/O
                         net (fo=1, routed)           0.307     0.693    debugger/config_fifo/ram/read_data0
    SLICE_X32Y40         FDRE                                         r  debugger/config_fifo/ram/read_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        0.831     2.021    debugger/config_fifo/ram/clk_IBUF_BUFG
    SLICE_X32Y40         FDRE                                         r  debugger/config_fifo/ram/read_data_reg[0]/C

Slack:                    inf
  Source:                 debugger/info_scan/RESET
                            (internal pin)
  Destination:            debugger/reset_conditioner/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.738ns  (logic 0.000ns (0.000%)  route 0.738ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  debugger/info_scan/RESET
                         net (fo=4, routed)           0.738     0.738    debugger/reset_conditioner/SS[0]
    SLICE_X50Y13         FDSE                                         r  debugger/reset_conditioner/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1990, routed)        0.832     2.022    debugger/reset_conditioner/clk_IBUF_BUFG
    SLICE_X50Y13         FDSE                                         r  debugger/reset_conditioner/M_stage_q_reg[3]/C





