INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CJ-Verilog-Experiments/lab1/switch_to_led/switch_to_led.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_to_led
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CJ-Verilog-Experiments/lab1/switch_to_led/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CJ-Verilog-Experiments/lab1/switch_to_led/switch_to_led.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
