Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sat Mar 18 12:35:07 2017
| Host         : DESKTOP-2SMIO6T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/clockdivider_0/U0/divided_clock_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 17 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.068        0.000                      0                  109        0.143        0.000                      0                  109        4.500        0.000                       0                    71  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.068        0.000                      0                  109        0.143        0.000                      0                  109        4.500        0.000                       0                    71  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.068ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.068ns  (required time - arrival time)
  Source:                 design_1_i/BinToBCD16_0/U0/index_c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/BCD3_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.669ns  (logic 0.934ns (25.454%)  route 2.735ns (74.546%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.723     5.326    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X82Y84         FDRE                                         r  design_1_i/BinToBCD16_0/U0/index_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y84         FDRE (Prop_fdre_C_Q)         0.456     5.782 r  design_1_i/BinToBCD16_0/U0/index_c_reg[0]/Q
                         net (fo=7, routed)           1.191     6.972    design_1_i/BinToBCD16_0/U0/index_c[0]
    SLICE_X82Y84         LUT3 (Prop_lut3_I1_O)        0.152     7.124 r  design_1_i/BinToBCD16_0/U0/BCD4[3]_i_4/O
                         net (fo=3, routed)           0.891     8.015    design_1_i/BinToBCD16_0/U0/BCD4[3]_i_4_n_0
    SLICE_X83Y84         LUT6 (Prop_lut6_I5_O)        0.326     8.341 r  design_1_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=20, routed)          0.654     8.995    design_1_i/BinToBCD16_0/U0/get_outputs
    SLICE_X83Y84         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD3_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.604    15.027    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X83Y84         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD3_reg[0]/C
                         clock pessimism              0.277    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X83Y84         FDRE (Setup_fdre_C_CE)      -0.205    15.063    design_1_i/BinToBCD16_0/U0/BCD3_reg[0]
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                          -8.995    
  -------------------------------------------------------------------
                         slack                                  6.068    

Slack (MET) :             6.068ns  (required time - arrival time)
  Source:                 design_1_i/BinToBCD16_0/U0/index_c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/BCD4_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.669ns  (logic 0.934ns (25.454%)  route 2.735ns (74.546%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.723     5.326    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X82Y84         FDRE                                         r  design_1_i/BinToBCD16_0/U0/index_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y84         FDRE (Prop_fdre_C_Q)         0.456     5.782 r  design_1_i/BinToBCD16_0/U0/index_c_reg[0]/Q
                         net (fo=7, routed)           1.191     6.972    design_1_i/BinToBCD16_0/U0/index_c[0]
    SLICE_X82Y84         LUT3 (Prop_lut3_I1_O)        0.152     7.124 r  design_1_i/BinToBCD16_0/U0/BCD4[3]_i_4/O
                         net (fo=3, routed)           0.891     8.015    design_1_i/BinToBCD16_0/U0/BCD4[3]_i_4_n_0
    SLICE_X83Y84         LUT6 (Prop_lut6_I5_O)        0.326     8.341 r  design_1_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=20, routed)          0.654     8.995    design_1_i/BinToBCD16_0/U0/get_outputs
    SLICE_X83Y84         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD4_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.604    15.027    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X83Y84         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD4_reg[0]/C
                         clock pessimism              0.277    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X83Y84         FDRE (Setup_fdre_C_CE)      -0.205    15.063    design_1_i/BinToBCD16_0/U0/BCD4_reg[0]
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                          -8.995    
  -------------------------------------------------------------------
                         slack                                  6.068    

Slack (MET) :             6.190ns  (required time - arrival time)
  Source:                 design_1_i/BinToBCD16_0/U0/index_c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/BCD2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.547ns  (logic 0.934ns (26.335%)  route 2.613ns (73.665%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.723     5.326    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X82Y84         FDRE                                         r  design_1_i/BinToBCD16_0/U0/index_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y84         FDRE (Prop_fdre_C_Q)         0.456     5.782 r  design_1_i/BinToBCD16_0/U0/index_c_reg[0]/Q
                         net (fo=7, routed)           1.191     6.972    design_1_i/BinToBCD16_0/U0/index_c[0]
    SLICE_X82Y84         LUT3 (Prop_lut3_I1_O)        0.152     7.124 r  design_1_i/BinToBCD16_0/U0/BCD4[3]_i_4/O
                         net (fo=3, routed)           0.891     8.015    design_1_i/BinToBCD16_0/U0/BCD4[3]_i_4_n_0
    SLICE_X83Y84         LUT6 (Prop_lut6_I5_O)        0.326     8.341 r  design_1_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=20, routed)          0.531     8.872    design_1_i/BinToBCD16_0/U0/get_outputs
    SLICE_X85Y86         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.605    15.028    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X85Y86         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD2_reg[3]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X85Y86         FDRE (Setup_fdre_C_CE)      -0.205    15.062    design_1_i/BinToBCD16_0/U0/BCD2_reg[3]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                          -8.872    
  -------------------------------------------------------------------
                         slack                                  6.190    

Slack (MET) :             6.190ns  (required time - arrival time)
  Source:                 design_1_i/BinToBCD16_0/U0/index_c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/BCD3_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.547ns  (logic 0.934ns (26.335%)  route 2.613ns (73.665%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.723     5.326    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X82Y84         FDRE                                         r  design_1_i/BinToBCD16_0/U0/index_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y84         FDRE (Prop_fdre_C_Q)         0.456     5.782 r  design_1_i/BinToBCD16_0/U0/index_c_reg[0]/Q
                         net (fo=7, routed)           1.191     6.972    design_1_i/BinToBCD16_0/U0/index_c[0]
    SLICE_X82Y84         LUT3 (Prop_lut3_I1_O)        0.152     7.124 r  design_1_i/BinToBCD16_0/U0/BCD4[3]_i_4/O
                         net (fo=3, routed)           0.891     8.015    design_1_i/BinToBCD16_0/U0/BCD4[3]_i_4_n_0
    SLICE_X83Y84         LUT6 (Prop_lut6_I5_O)        0.326     8.341 r  design_1_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=20, routed)          0.531     8.872    design_1_i/BinToBCD16_0/U0/get_outputs
    SLICE_X85Y86         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD3_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.605    15.028    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X85Y86         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD3_reg[1]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X85Y86         FDRE (Setup_fdre_C_CE)      -0.205    15.062    design_1_i/BinToBCD16_0/U0/BCD3_reg[1]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                          -8.872    
  -------------------------------------------------------------------
                         slack                                  6.190    

Slack (MET) :             6.190ns  (required time - arrival time)
  Source:                 design_1_i/BinToBCD16_0/U0/index_c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/BCD0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.546ns  (logic 0.934ns (26.342%)  route 2.612ns (73.658%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.723     5.326    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X82Y84         FDRE                                         r  design_1_i/BinToBCD16_0/U0/index_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y84         FDRE (Prop_fdre_C_Q)         0.456     5.782 r  design_1_i/BinToBCD16_0/U0/index_c_reg[0]/Q
                         net (fo=7, routed)           1.191     6.972    design_1_i/BinToBCD16_0/U0/index_c[0]
    SLICE_X82Y84         LUT3 (Prop_lut3_I1_O)        0.152     7.124 r  design_1_i/BinToBCD16_0/U0/BCD4[3]_i_4/O
                         net (fo=3, routed)           0.891     8.015    design_1_i/BinToBCD16_0/U0/BCD4[3]_i_4_n_0
    SLICE_X83Y84         LUT6 (Prop_lut6_I5_O)        0.326     8.341 r  design_1_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=20, routed)          0.530     8.871    design_1_i/BinToBCD16_0/U0/get_outputs
    SLICE_X85Y84         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.604    15.027    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X85Y84         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD0_reg[0]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X85Y84         FDRE (Setup_fdre_C_CE)      -0.205    15.061    design_1_i/BinToBCD16_0/U0/BCD0_reg[0]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                          -8.871    
  -------------------------------------------------------------------
                         slack                                  6.190    

Slack (MET) :             6.190ns  (required time - arrival time)
  Source:                 design_1_i/BinToBCD16_0/U0/index_c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/BCD1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.546ns  (logic 0.934ns (26.342%)  route 2.612ns (73.658%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.723     5.326    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X82Y84         FDRE                                         r  design_1_i/BinToBCD16_0/U0/index_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y84         FDRE (Prop_fdre_C_Q)         0.456     5.782 r  design_1_i/BinToBCD16_0/U0/index_c_reg[0]/Q
                         net (fo=7, routed)           1.191     6.972    design_1_i/BinToBCD16_0/U0/index_c[0]
    SLICE_X82Y84         LUT3 (Prop_lut3_I1_O)        0.152     7.124 r  design_1_i/BinToBCD16_0/U0/BCD4[3]_i_4/O
                         net (fo=3, routed)           0.891     8.015    design_1_i/BinToBCD16_0/U0/BCD4[3]_i_4_n_0
    SLICE_X83Y84         LUT6 (Prop_lut6_I5_O)        0.326     8.341 r  design_1_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=20, routed)          0.530     8.871    design_1_i/BinToBCD16_0/U0/get_outputs
    SLICE_X85Y84         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.604    15.027    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X85Y84         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD1_reg[0]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X85Y84         FDRE (Setup_fdre_C_CE)      -0.205    15.061    design_1_i/BinToBCD16_0/U0/BCD1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                          -8.871    
  -------------------------------------------------------------------
                         slack                                  6.190    

Slack (MET) :             6.190ns  (required time - arrival time)
  Source:                 design_1_i/BinToBCD16_0/U0/index_c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/BCD2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.546ns  (logic 0.934ns (26.342%)  route 2.612ns (73.658%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.723     5.326    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X82Y84         FDRE                                         r  design_1_i/BinToBCD16_0/U0/index_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y84         FDRE (Prop_fdre_C_Q)         0.456     5.782 r  design_1_i/BinToBCD16_0/U0/index_c_reg[0]/Q
                         net (fo=7, routed)           1.191     6.972    design_1_i/BinToBCD16_0/U0/index_c[0]
    SLICE_X82Y84         LUT3 (Prop_lut3_I1_O)        0.152     7.124 r  design_1_i/BinToBCD16_0/U0/BCD4[3]_i_4/O
                         net (fo=3, routed)           0.891     8.015    design_1_i/BinToBCD16_0/U0/BCD4[3]_i_4_n_0
    SLICE_X83Y84         LUT6 (Prop_lut6_I5_O)        0.326     8.341 r  design_1_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=20, routed)          0.530     8.871    design_1_i/BinToBCD16_0/U0/get_outputs
    SLICE_X85Y84         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.604    15.027    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X85Y84         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD2_reg[0]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X85Y84         FDRE (Setup_fdre_C_CE)      -0.205    15.061    design_1_i/BinToBCD16_0/U0/BCD2_reg[0]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                          -8.871    
  -------------------------------------------------------------------
                         slack                                  6.190    

Slack (MET) :             6.190ns  (required time - arrival time)
  Source:                 design_1_i/BinToBCD16_0/U0/index_c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/BCD4_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.546ns  (logic 0.934ns (26.342%)  route 2.612ns (73.658%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.723     5.326    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X82Y84         FDRE                                         r  design_1_i/BinToBCD16_0/U0/index_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y84         FDRE (Prop_fdre_C_Q)         0.456     5.782 r  design_1_i/BinToBCD16_0/U0/index_c_reg[0]/Q
                         net (fo=7, routed)           1.191     6.972    design_1_i/BinToBCD16_0/U0/index_c[0]
    SLICE_X82Y84         LUT3 (Prop_lut3_I1_O)        0.152     7.124 r  design_1_i/BinToBCD16_0/U0/BCD4[3]_i_4/O
                         net (fo=3, routed)           0.891     8.015    design_1_i/BinToBCD16_0/U0/BCD4[3]_i_4_n_0
    SLICE_X83Y84         LUT6 (Prop_lut6_I5_O)        0.326     8.341 r  design_1_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=20, routed)          0.530     8.871    design_1_i/BinToBCD16_0/U0/get_outputs
    SLICE_X85Y84         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD4_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.604    15.027    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X85Y84         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD4_reg[3]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X85Y84         FDRE (Setup_fdre_C_CE)      -0.205    15.061    design_1_i/BinToBCD16_0/U0/BCD4_reg[3]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                          -8.871    
  -------------------------------------------------------------------
                         slack                                  6.190    

Slack (MET) :             6.202ns  (required time - arrival time)
  Source:                 design_1_i/BinToBCD16_0/U0/index_c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/BCD3_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 0.934ns (26.427%)  route 2.600ns (73.573%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.723     5.326    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X82Y84         FDRE                                         r  design_1_i/BinToBCD16_0/U0/index_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y84         FDRE (Prop_fdre_C_Q)         0.456     5.782 r  design_1_i/BinToBCD16_0/U0/index_c_reg[0]/Q
                         net (fo=7, routed)           1.191     6.972    design_1_i/BinToBCD16_0/U0/index_c[0]
    SLICE_X82Y84         LUT3 (Prop_lut3_I1_O)        0.152     7.124 r  design_1_i/BinToBCD16_0/U0/BCD4[3]_i_4/O
                         net (fo=3, routed)           0.891     8.015    design_1_i/BinToBCD16_0/U0/BCD4[3]_i_4_n_0
    SLICE_X83Y84         LUT6 (Prop_lut6_I5_O)        0.326     8.341 r  design_1_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=20, routed)          0.518     8.860    design_1_i/BinToBCD16_0/U0/get_outputs
    SLICE_X83Y86         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD3_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.605    15.028    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X83Y86         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD3_reg[3]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X83Y86         FDRE (Setup_fdre_C_CE)      -0.205    15.062    design_1_i/BinToBCD16_0/U0/BCD3_reg[3]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                          -8.860    
  -------------------------------------------------------------------
                         slack                                  6.202    

Slack (MET) :             6.246ns  (required time - arrival time)
  Source:                 design_1_i/BinToBCD16_0/U0/index_c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/BCD1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.524ns  (logic 0.934ns (26.502%)  route 2.590ns (73.498%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.723     5.326    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X82Y84         FDRE                                         r  design_1_i/BinToBCD16_0/U0/index_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y84         FDRE (Prop_fdre_C_Q)         0.456     5.782 r  design_1_i/BinToBCD16_0/U0/index_c_reg[0]/Q
                         net (fo=7, routed)           1.191     6.972    design_1_i/BinToBCD16_0/U0/index_c[0]
    SLICE_X82Y84         LUT3 (Prop_lut3_I1_O)        0.152     7.124 r  design_1_i/BinToBCD16_0/U0/BCD4[3]_i_4/O
                         net (fo=3, routed)           0.891     8.015    design_1_i/BinToBCD16_0/U0/BCD4[3]_i_4_n_0
    SLICE_X83Y84         LUT6 (Prop_lut6_I5_O)        0.326     8.341 r  design_1_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=20, routed)          0.508     8.850    design_1_i/BinToBCD16_0/U0/get_outputs
    SLICE_X84Y83         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.603    15.026    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X84Y83         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD1_reg[1]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X84Y83         FDRE (Setup_fdre_C_CE)      -0.169    15.096    design_1_i/BinToBCD16_0/U0/BCD1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                          -8.850    
  -------------------------------------------------------------------
                         slack                                  6.246    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/BinToBCD16_0/U0/int_rg_c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/int_rg_c_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.602     1.521    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X89Y83         FDRE                                         r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y83         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[0]/Q
                         net (fo=1, routed)           0.091     1.753    design_1_i/BinToBCD16_0/U0/int_rg_c_reg_n_0_[0]
    SLICE_X88Y83         LUT3 (Prop_lut3_I0_O)        0.045     1.798 r  design_1_i/BinToBCD16_0/U0/int_rg_c[1]_i_1/O
                         net (fo=1, routed)           0.000     1.798    design_1_i/BinToBCD16_0/U0/int_rg_n[1]
    SLICE_X88Y83         FDRE                                         r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.872     2.037    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X88Y83         FDRE                                         r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[1]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X88Y83         FDRE (Hold_fdre_C_D)         0.121     1.655    design_1_i/BinToBCD16_0/U0/int_rg_c_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_i/BinToBCD16_0/U0/index_c_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/c_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.703%)  route 0.136ns (42.297%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.602     1.521    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X82Y84         FDRE                                         r  design_1_i/BinToBCD16_0/U0/index_c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y84         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  design_1_i/BinToBCD16_0/U0/index_c_reg[3]/Q
                         net (fo=5, routed)           0.136     1.799    design_1_i/BinToBCD16_0/U0/index_c[3]
    SLICE_X84Y84         LUT6 (Prop_lut6_I3_O)        0.045     1.844 r  design_1_i/BinToBCD16_0/U0/c_s[1]_i_1/O
                         net (fo=1, routed)           0.000     1.844    design_1_i/BinToBCD16_0/U0/c_s[1]_i_1_n_0
    SLICE_X84Y84         FDRE                                         r  design_1_i/BinToBCD16_0/U0/c_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.872     2.037    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X84Y84         FDRE                                         r  design_1_i/BinToBCD16_0/U0/c_s_reg[1]/C
                         clock pessimism             -0.501     1.535    
    SLICE_X84Y84         FDRE (Hold_fdre_C_D)         0.121     1.656    design_1_i/BinToBCD16_0/U0/c_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/BinToBCD16_0/U0/int_rg_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/int_rg_c_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.247ns (74.675%)  route 0.084ns (25.325%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.602     1.521    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X88Y83         FDRE                                         r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.148     1.669 r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[2]/Q
                         net (fo=1, routed)           0.084     1.753    design_1_i/BinToBCD16_0/U0/int_rg_c_reg_n_0_[2]
    SLICE_X88Y83         LUT3 (Prop_lut3_I0_O)        0.099     1.852 r  design_1_i/BinToBCD16_0/U0/int_rg_c[3]_i_1/O
                         net (fo=1, routed)           0.000     1.852    design_1_i/BinToBCD16_0/U0/int_rg_n[3]
    SLICE_X88Y83         FDRE                                         r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.872     2.037    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X88Y83         FDRE                                         r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[3]/C
                         clock pessimism             -0.515     1.521    
    SLICE_X88Y83         FDRE (Hold_fdre_C_D)         0.121     1.642    design_1_i/BinToBCD16_0/U0/int_rg_c_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 design_1_i/ex1_0/U0/n_o_ones_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ex1_0/U0/Res_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.162%)  route 0.123ns (42.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.597     1.516    design_1_i/ex1_0/U0/clk
    SLICE_X88Y77         FDRE                                         r  design_1_i/ex1_0/U0/n_o_ones_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y77         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  design_1_i/ex1_0/U0/n_o_ones_reg[0]/Q
                         net (fo=6, routed)           0.123     1.803    design_1_i/ex1_0/U0/n_o_ones_reg__0[0]
    SLICE_X88Y78         FDRE                                         r  design_1_i/ex1_0/U0/Res_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.867     2.032    design_1_i/ex1_0/U0/clk
    SLICE_X88Y78         FDRE                                         r  design_1_i/ex1_0/U0/Res_reg[0]/C
                         clock pessimism             -0.501     1.530    
    SLICE_X88Y78         FDRE (Hold_fdre_C_D)         0.059     1.589    design_1_i/ex1_0/U0/Res_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 design_1_i/ex1_0/U0/n_o_ones_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ex1_0/U0/Res_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.162%)  route 0.123ns (42.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.597     1.516    design_1_i/ex1_0/U0/clk
    SLICE_X88Y77         FDRE                                         r  design_1_i/ex1_0/U0/n_o_ones_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y77         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  design_1_i/ex1_0/U0/n_o_ones_reg[2]/Q
                         net (fo=4, routed)           0.123     1.803    design_1_i/ex1_0/U0/n_o_ones_reg__0[2]
    SLICE_X88Y78         FDRE                                         r  design_1_i/ex1_0/U0/Res_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.867     2.032    design_1_i/ex1_0/U0/clk
    SLICE_X88Y78         FDRE                                         r  design_1_i/ex1_0/U0/Res_reg[2]/C
                         clock pessimism             -0.501     1.530    
    SLICE_X88Y78         FDRE (Hold_fdre_C_D)         0.052     1.582    design_1_i/ex1_0/U0/Res_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 design_1_i/ex1_0/U0/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ex1_0/U0/C_S_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.595     1.514    design_1_i/ex1_0/U0/clk
    SLICE_X88Y76         FDRE                                         r  design_1_i/ex1_0/U0/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDRE (Prop_fdre_C_Q)         0.164     1.678 r  design_1_i/ex1_0/U0/index_reg[0]/Q
                         net (fo=9, routed)           0.116     1.795    design_1_i/ex1_0/U0/index_reg__0[0]
    SLICE_X89Y76         LUT6 (Prop_lut6_I2_O)        0.045     1.840 r  design_1_i/ex1_0/U0/C_S_i_1/O
                         net (fo=1, routed)           0.000     1.840    design_1_i/ex1_0/U0/C_S_i_1_n_0
    SLICE_X89Y76         FDRE                                         r  design_1_i/ex1_0/U0/C_S_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.864     2.029    design_1_i/ex1_0/U0/clk
    SLICE_X89Y76         FDRE                                         r  design_1_i/ex1_0/U0/C_S_reg/C
                         clock pessimism             -0.501     1.527    
    SLICE_X89Y76         FDRE (Hold_fdre_C_D)         0.091     1.618    design_1_i/ex1_0/U0/C_S_reg
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 design_1_i/ex1_0/U0/n_o_ones_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ex1_0/U0/n_o_ones_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.231%)  route 0.138ns (39.769%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.597     1.516    design_1_i/ex1_0/U0/clk
    SLICE_X88Y77         FDRE                                         r  design_1_i/ex1_0/U0/n_o_ones_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y77         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  design_1_i/ex1_0/U0/n_o_ones_reg[0]/Q
                         net (fo=6, routed)           0.138     1.818    design_1_i/ex1_0/U0/n_o_ones_reg__0[0]
    SLICE_X88Y77         LUT6 (Prop_lut6_I2_O)        0.045     1.863 r  design_1_i/ex1_0/U0/n_o_ones[4]_i_1/O
                         net (fo=1, routed)           0.000     1.863    design_1_i/ex1_0/U0/p_0_in__0[4]
    SLICE_X88Y77         FDRE                                         r  design_1_i/ex1_0/U0/n_o_ones_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.866     2.031    design_1_i/ex1_0/U0/clk
    SLICE_X88Y77         FDRE                                         r  design_1_i/ex1_0/U0/n_o_ones_reg[4]/C
                         clock pessimism             -0.514     1.516    
    SLICE_X88Y77         FDRE (Hold_fdre_C_D)         0.121     1.637    design_1_i/ex1_0/U0/n_o_ones_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 design_1_i/clockdivider_0/U0/divided_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clockdivider_0/U0/divided_clock_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.603     1.522    design_1_i/clockdivider_0/U0/clk
    SLICE_X87Y85         FDRE                                         r  design_1_i/clockdivider_0/U0/divided_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y85         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  design_1_i/clockdivider_0/U0/divided_clock_reg[1]/Q
                         net (fo=2, routed)           0.156     1.819    design_1_i/clockdivider_0/U0/divided_clock[1]
    SLICE_X87Y85         LUT4 (Prop_lut4_I1_O)        0.042     1.861 r  design_1_i/clockdivider_0/U0/divided_clock[2]_i_1/O
                         net (fo=1, routed)           0.000     1.861    design_1_i/clockdivider_0/U0/divided_clock[2]_i_1_n_0
    SLICE_X87Y85         FDRE                                         r  design_1_i/clockdivider_0/U0/divided_clock_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.874     2.039    design_1_i/clockdivider_0/U0/clk
    SLICE_X87Y85         FDRE                                         r  design_1_i/clockdivider_0/U0/divided_clock_reg[2]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X87Y85         FDRE (Hold_fdre_C_D)         0.107     1.629    design_1_i/clockdivider_0/U0/divided_clock_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 design_1_i/BinToBCD16_0/U0/int_rg_c_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/int_rg_c_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.318%)  route 0.162ns (43.682%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.602     1.521    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X88Y83         FDRE                                         r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.164     1.685 r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[3]/Q
                         net (fo=1, routed)           0.162     1.847    design_1_i/BinToBCD16_0/U0/int_rg_c_reg_n_0_[3]
    SLICE_X88Y83         LUT3 (Prop_lut3_I0_O)        0.045     1.892 r  design_1_i/BinToBCD16_0/U0/int_rg_c[4]_i_2/O
                         net (fo=1, routed)           0.000     1.892    design_1_i/BinToBCD16_0/U0/int_rg_n[4]
    SLICE_X88Y83         FDRE                                         r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.872     2.037    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X88Y83         FDRE                                         r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[4]/C
                         clock pessimism             -0.515     1.521    
    SLICE_X88Y83         FDRE (Hold_fdre_C_D)         0.121     1.642    design_1_i/BinToBCD16_0/U0/int_rg_c_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_1_i/clockdivider_0/U0/divided_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clockdivider_0/U0/divided_clock_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.603     1.522    design_1_i/clockdivider_0/U0/clk
    SLICE_X87Y85         FDRE                                         r  design_1_i/clockdivider_0/U0/divided_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y85         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  design_1_i/clockdivider_0/U0/divided_clock_reg[1]/Q
                         net (fo=2, routed)           0.156     1.819    design_1_i/clockdivider_0/U0/divided_clock[1]
    SLICE_X87Y85         LUT3 (Prop_lut3_I0_O)        0.045     1.864 r  design_1_i/clockdivider_0/U0/divided_clock[1]_i_1/O
                         net (fo=1, routed)           0.000     1.864    design_1_i/clockdivider_0/U0/divided_clock[1]_i_1_n_0
    SLICE_X87Y85         FDRE                                         r  design_1_i/clockdivider_0/U0/divided_clock_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.874     2.039    design_1_i/clockdivider_0/U0/clk
    SLICE_X87Y85         FDRE                                         r  design_1_i/clockdivider_0/U0/divided_clock_reg[1]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X87Y85         FDRE (Hold_fdre_C_D)         0.091     1.613    design_1_i/clockdivider_0/U0/divided_clock_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y84    design_1_i/BinToBCD16_0/U0/BCD0_c_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y83    design_1_i/BinToBCD16_0/U0/BCD0_c_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y83    design_1_i/BinToBCD16_0/U0/BCD0_c_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y83    design_1_i/BinToBCD16_0/U0/BCD0_c_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y84    design_1_i/BinToBCD16_0/U0/BCD0_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y85    design_1_i/BinToBCD16_0/U0/BCD0_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y85    design_1_i/BinToBCD16_0/U0/BCD0_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y85    design_1_i/BinToBCD16_0/U0/BCD0_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y84    design_1_i/BinToBCD16_0/U0/BCD1_c_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y85    design_1_i/clockdivider_0/U0/divided_clock_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y85    design_1_i/clockdivider_0/U0/divided_clock_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y85    design_1_i/clockdivider_0/U0/divided_clock_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y83    design_1_i/BinToBCD16_0/U0/BCD0_c_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y83    design_1_i/BinToBCD16_0/U0/BCD0_c_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y83    design_1_i/BinToBCD16_0/U0/BCD0_c_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y85    design_1_i/BinToBCD16_0/U0/BCD0_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y85    design_1_i/BinToBCD16_0/U0/BCD0_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y85    design_1_i/BinToBCD16_0/U0/BCD0_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y83    design_1_i/BinToBCD16_0/U0/BCD1_c_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y78    design_1_i/ex1_0/U0/Res_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y78    design_1_i/ex1_0/U0/Res_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y78    design_1_i/ex1_0/U0/Res_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y78    design_1_i/ex1_0/U0/Res_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y84    design_1_i/BinToBCD16_0/U0/BCD0_c_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y84    design_1_i/BinToBCD16_0/U0/BCD0_c_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y83    design_1_i/BinToBCD16_0/U0/BCD0_c_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y83    design_1_i/BinToBCD16_0/U0/BCD0_c_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y83    design_1_i/BinToBCD16_0/U0/BCD0_c_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y83    design_1_i/BinToBCD16_0/U0/BCD0_c_reg[2]/C



