vendor_name = ModelSim
source_file = 1, D:/verilog_project/decoder/decoder.v
source_file = 1, D:/verilog_project/decoder/db/decoder.cbx.xml
design_name = decoder
instance = comp, \A[1]~I , A[1], decoder, 1
instance = comp, \A[2]~I , A[2], decoder, 1
instance = comp, \A[0]~I , A[0], decoder, 1
instance = comp, \Decoder0~0 , Decoder0~0, decoder, 1
instance = comp, \Y~I , Y, decoder, 1
