==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.4
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'mmult_accel.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:10 ; elapsed = 00:00:57 . Memory (MB): peak = 181.625 ; gain = 127.508
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:10 ; elapsed = 00:00:58 . Memory (MB): peak = 181.625 ; gain = 127.508
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:59 . Memory (MB): peak = 181.625 ; gain = 127.508
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:59 . Memory (MB): peak = 181.625 ; gain = 127.508
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L2' (./mmult.h:55) in function 'mmult_hw<float, 32>' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'L3' (./mmult.h:59) in function 'mmult_hw<float, 32>' completely.
INFO: [XFORM 203-101] Partitioning array 'B' (mmult_accel.cpp:11) in dimension 1 with a block factor 16.
INFO: [XFORM 203-101] Partitioning array 'A' (mmult_accel.cpp:11) in dimension 2 with a block factor 16.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:01:00 . Memory (MB): peak = 188.074 ; gain = 133.957
INFO: [XFORM 203-541] Flattening a loop nest 'L1' (./mmult.h:54:3) in function 'mmult_hw<float, 32>'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:01:00 . Memory (MB): peak = 190.316 ; gain = 136.199
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'standalone_mmult' ...
WARNING: [SYN 201-103] Legalizing function name 'mmult_hw<float, 32>' to 'mmult_hw_float_32_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_hw_float_32_s'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1_L2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 167.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.993 seconds; current allocated memory: 138.965 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.515 seconds; current allocated memory: 140.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'standalone_mmult'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.659 seconds; current allocated memory: 140.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 140.955 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_hw_float_32_s'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'standalone_mmult_fadd_32ns_32ns_32_5_full_dsp_1' to 'standalone_mmult_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'standalone_mmult_fmul_32ns_32ns_32_4_max_dsp_1' to 'standalone_mmult_cud' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'mmult_hw_float_32_s' is 36329 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'standalone_mmult_bkb': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'standalone_mmult_cud': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_hw_float_32_s'.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 146.677 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'standalone_mmult'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'standalone_mmult/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'standalone_mmult/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'standalone_mmult/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'standalone_mmult/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'standalone_mmult/A_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'standalone_mmult/A_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'standalone_mmult/A_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'standalone_mmult/A_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'standalone_mmult/A_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'standalone_mmult/A_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'standalone_mmult/A_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'standalone_mmult/A_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'standalone_mmult/A_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'standalone_mmult/A_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'standalone_mmult/A_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'standalone_mmult/A_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'standalone_mmult/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'standalone_mmult/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'standalone_mmult/B_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'standalone_mmult/B_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'standalone_mmult/B_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'standalone_mmult/B_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'standalone_mmult/B_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'standalone_mmult/B_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'standalone_mmult/B_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'standalone_mmult/B_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'standalone_mmult/B_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'standalone_mmult/B_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'standalone_mmult/B_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'standalone_mmult/B_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'standalone_mmult/B_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'standalone_mmult/B_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'standalone_mmult/C' to 'ap_memory'.
INFO: [RTGEN 