INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/Uni-CPU/CPURev2/CPURev2.ip_user_files/bd/Setup/ip/Setup_processing_system7_0_0/sim/Setup_processing_system7_0_0.v" into library CPU
INFO: [VRFC 10-311] analyzing module Setup_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/Uni-CPU/CPURev2/CPURev2.ip_user_files/bd/Setup/ip/Setup_blk_mem_gen_0_0/sim/Setup_blk_mem_gen_0_0.v" into library CPU
INFO: [VRFC 10-311] analyzing module Setup_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/Uni-CPU/CPURev2/CPURev2.ip_user_files/bd/Setup/ip/Setup_util_vector_logic_0_0/sim/Setup_util_vector_logic_0_0.v" into library CPU
INFO: [VRFC 10-311] analyzing module Setup_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/Uni-CPU/CPURev2/CPURev2.ip_user_files/bd/Setup/ip/Setup_sim_clk_gen_0_0/sim/Setup_sim_clk_gen_0_0.v" into library CPU
INFO: [VRFC 10-311] analyzing module Setup_sim_clk_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/Uni-CPU/CPURev2/CPURev2.ip_user_files/bd/Setup/ip/Setup_auto_pc_0/sim/Setup_auto_pc_0.v" into library CPU
INFO: [VRFC 10-311] analyzing module Setup_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/Uni-CPU/CPURev2/CPURev2.ip_user_files/bd/Setup/ip/Setup_auto_us_0/sim/Setup_auto_us_0.v" into library CPU
INFO: [VRFC 10-311] analyzing module Setup_auto_us_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Git/Uni-CPU/CPURev2/CPURev2.ip_user_files/bd/Setup/sim/Setup.vhd" into library CPU
INFO: [VRFC 10-3107] analyzing entity 's00_couplers_imp_TK11N1'
INFO: [VRFC 10-3107] analyzing entity 'Setup_axi_interconnect_0_1'
INFO: [VRFC 10-3107] analyzing entity 'Setup'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/hdl/Setup_wrapper.vhd" into library CPU
INFO: [VRFC 10-3107] analyzing entity 'Setup_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Git/Uni-CPU/CPURev2/CPURev2.srcs/sources_1/new/Testbench.vhd" into library CPU
INFO: [VRFC 10-3107] analyzing entity 'CPU_TB'
