{
    "DESIGN_NAME": "tb_mesh",
    "VERILOG_FILES":   "dir::tb_mesh.v",
    "DESIGN_IS_CORE": 0,
    "ROUTING_CORES": "16",
    "CLOCK_PERIOD": " 80",
    "CLOCK_PORT": "clk",
    "FP_SIZING": "absolute",
    "PL_TARGET_DENSITY": "0.8",
    "DIE_AREA": "0 0 3000 3000",
    "CORE_AREA": "200 200 2800 2800",
    "FP_IO_MIN_DISTANCE": "1",
    "PL_RESIZER_DESIGN_OPTIMIZATIONS": "0",
    "PL_RESIZER_TIMING_OPTIMIZATIONS": "0",

    "GRT_ALLOW_CONGESTION": "1",
    "PL_RESIZER_ALLOW_SETUP_VIOS": "1",
    "GLB_RESIZER_ALLOW_SETUP_VIOS": 1,
    "RUN_DRT": 0,
    "RUN_LVS": 0,
    "RUN_MAGIC": 0,
    "RUN_MAGIC_DRC": 0,
    "RUN_KLAYOUT_XOR": 0,
    "RUN_CVC": 0,
    "RUN_SPEF_EXTRACTION": 0

}
