# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 519 \
    name in_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V \
    op interface \
    ports { in_V_V_dout { I 16 vector } in_V_V_empty_n { I 1 bit } in_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 520 \
    name in_V_V1 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V1 \
    op interface \
    ports { in_V_V1_dout { I 16 vector } in_V_V1_empty_n { I 1 bit } in_V_V1_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 521 \
    name in_V_V2 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V2 \
    op interface \
    ports { in_V_V2_dout { I 16 vector } in_V_V2_empty_n { I 1 bit } in_V_V2_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 522 \
    name in_V_V3 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V3 \
    op interface \
    ports { in_V_V3_dout { I 16 vector } in_V_V3_empty_n { I 1 bit } in_V_V3_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 523 \
    name in_V_V4 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V4 \
    op interface \
    ports { in_V_V4_dout { I 16 vector } in_V_V4_empty_n { I 1 bit } in_V_V4_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 524 \
    name in_V_V15 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V15 \
    op interface \
    ports { in_V_V15_dout { I 16 vector } in_V_V15_empty_n { I 1 bit } in_V_V15_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 525 \
    name in_V_V16 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V16 \
    op interface \
    ports { in_V_V16_dout { I 16 vector } in_V_V16_empty_n { I 1 bit } in_V_V16_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 526 \
    name in_V_V17 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V17 \
    op interface \
    ports { in_V_V17_dout { I 16 vector } in_V_V17_empty_n { I 1 bit } in_V_V17_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 527 \
    name in_V_V18 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V18 \
    op interface \
    ports { in_V_V18_dout { I 16 vector } in_V_V18_empty_n { I 1 bit } in_V_V18_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 528 \
    name in_V_V19 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V19 \
    op interface \
    ports { in_V_V19_dout { I 16 vector } in_V_V19_empty_n { I 1 bit } in_V_V19_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 529 \
    name in_V_V210 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V210 \
    op interface \
    ports { in_V_V210_dout { I 16 vector } in_V_V210_empty_n { I 1 bit } in_V_V210_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 530 \
    name in_V_V211 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V211 \
    op interface \
    ports { in_V_V211_dout { I 16 vector } in_V_V211_empty_n { I 1 bit } in_V_V211_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 531 \
    name in_V_V212 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V212 \
    op interface \
    ports { in_V_V212_dout { I 16 vector } in_V_V212_empty_n { I 1 bit } in_V_V212_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 532 \
    name in_V_V213 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V213 \
    op interface \
    ports { in_V_V213_dout { I 16 vector } in_V_V213_empty_n { I 1 bit } in_V_V213_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 533 \
    name in_V_V214 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V214 \
    op interface \
    ports { in_V_V214_dout { I 16 vector } in_V_V214_empty_n { I 1 bit } in_V_V214_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 534 \
    name in_V_V315 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V315 \
    op interface \
    ports { in_V_V315_dout { I 16 vector } in_V_V315_empty_n { I 1 bit } in_V_V315_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 535 \
    name in_V_V316 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V316 \
    op interface \
    ports { in_V_V316_dout { I 16 vector } in_V_V316_empty_n { I 1 bit } in_V_V316_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 536 \
    name in_V_V317 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V317 \
    op interface \
    ports { in_V_V317_dout { I 16 vector } in_V_V317_empty_n { I 1 bit } in_V_V317_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 537 \
    name in_V_V318 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V318 \
    op interface \
    ports { in_V_V318_dout { I 16 vector } in_V_V318_empty_n { I 1 bit } in_V_V318_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 538 \
    name in_V_V319 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V319 \
    op interface \
    ports { in_V_V319_dout { I 16 vector } in_V_V319_empty_n { I 1 bit } in_V_V319_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 539 \
    name in_V_V420 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V420 \
    op interface \
    ports { in_V_V420_dout { I 16 vector } in_V_V420_empty_n { I 1 bit } in_V_V420_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 540 \
    name in_V_V421 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V421 \
    op interface \
    ports { in_V_V421_dout { I 16 vector } in_V_V421_empty_n { I 1 bit } in_V_V421_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 541 \
    name in_V_V422 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V422 \
    op interface \
    ports { in_V_V422_dout { I 16 vector } in_V_V422_empty_n { I 1 bit } in_V_V422_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 542 \
    name in_V_V423 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V423 \
    op interface \
    ports { in_V_V423_dout { I 16 vector } in_V_V423_empty_n { I 1 bit } in_V_V423_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 543 \
    name in_V_V424 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V424 \
    op interface \
    ports { in_V_V424_dout { I 16 vector } in_V_V424_empty_n { I 1 bit } in_V_V424_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 544 \
    name out_V_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V \
    op interface \
    ports { out_V_V_din { O 16 vector } out_V_V_full_n { I 1 bit } out_V_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 545 \
    name out_V_V1 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V1 \
    op interface \
    ports { out_V_V1_din { O 16 vector } out_V_V1_full_n { I 1 bit } out_V_V1_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 546 \
    name out_V_V2 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V2 \
    op interface \
    ports { out_V_V2_din { O 16 vector } out_V_V2_full_n { I 1 bit } out_V_V2_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 547 \
    name out_V_V3 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V3 \
    op interface \
    ports { out_V_V3_din { O 16 vector } out_V_V3_full_n { I 1 bit } out_V_V3_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 548 \
    name out_V_V4 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V4 \
    op interface \
    ports { out_V_V4_din { O 16 vector } out_V_V4_full_n { I 1 bit } out_V_V4_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 549 \
    name out_V_V25 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V25 \
    op interface \
    ports { out_V_V25_din { O 16 vector } out_V_V25_full_n { I 1 bit } out_V_V25_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 550 \
    name out_V_V255 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V255 \
    op interface \
    ports { out_V_V255_din { O 16 vector } out_V_V255_full_n { I 1 bit } out_V_V255_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 551 \
    name out_V_V256 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V256 \
    op interface \
    ports { out_V_V256_din { O 16 vector } out_V_V256_full_n { I 1 bit } out_V_V256_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 552 \
    name out_V_V257 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V257 \
    op interface \
    ports { out_V_V257_din { O 16 vector } out_V_V257_full_n { I 1 bit } out_V_V257_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 553 \
    name out_V_V258 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V258 \
    op interface \
    ports { out_V_V258_din { O 16 vector } out_V_V258_full_n { I 1 bit } out_V_V258_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 554 \
    name out_V_V26 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V26 \
    op interface \
    ports { out_V_V26_din { O 16 vector } out_V_V26_full_n { I 1 bit } out_V_V26_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 555 \
    name out_V_V269 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V269 \
    op interface \
    ports { out_V_V269_din { O 16 vector } out_V_V269_full_n { I 1 bit } out_V_V269_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 556 \
    name out_V_V2610 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V2610 \
    op interface \
    ports { out_V_V2610_din { O 16 vector } out_V_V2610_full_n { I 1 bit } out_V_V2610_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 557 \
    name out_V_V2611 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V2611 \
    op interface \
    ports { out_V_V2611_din { O 16 vector } out_V_V2611_full_n { I 1 bit } out_V_V2611_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 558 \
    name out_V_V2612 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V2612 \
    op interface \
    ports { out_V_V2612_din { O 16 vector } out_V_V2612_full_n { I 1 bit } out_V_V2612_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 559 \
    name out_V_V27 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V27 \
    op interface \
    ports { out_V_V27_din { O 16 vector } out_V_V27_full_n { I 1 bit } out_V_V27_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 560 \
    name out_V_V2713 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V2713 \
    op interface \
    ports { out_V_V2713_din { O 16 vector } out_V_V2713_full_n { I 1 bit } out_V_V2713_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 561 \
    name out_V_V2714 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V2714 \
    op interface \
    ports { out_V_V2714_din { O 16 vector } out_V_V2714_full_n { I 1 bit } out_V_V2714_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 562 \
    name out_V_V2715 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V2715 \
    op interface \
    ports { out_V_V2715_din { O 16 vector } out_V_V2715_full_n { I 1 bit } out_V_V2715_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 563 \
    name out_V_V2716 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V2716 \
    op interface \
    ports { out_V_V2716_din { O 16 vector } out_V_V2716_full_n { I 1 bit } out_V_V2716_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 564 \
    name out_V_V28 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V28 \
    op interface \
    ports { out_V_V28_din { O 16 vector } out_V_V28_full_n { I 1 bit } out_V_V28_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 565 \
    name out_V_V2817 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V2817 \
    op interface \
    ports { out_V_V2817_din { O 16 vector } out_V_V2817_full_n { I 1 bit } out_V_V2817_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 566 \
    name out_V_V2818 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V2818 \
    op interface \
    ports { out_V_V2818_din { O 16 vector } out_V_V2818_full_n { I 1 bit } out_V_V2818_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 567 \
    name out_V_V2819 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V2819 \
    op interface \
    ports { out_V_V2819_din { O 16 vector } out_V_V2819_full_n { I 1 bit } out_V_V2819_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 568 \
    name out_V_V2820 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V2820 \
    op interface \
    ports { out_V_V2820_din { O 16 vector } out_V_V2820_full_n { I 1 bit } out_V_V2820_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 569 \
    name out_V_V5 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V5 \
    op interface \
    ports { out_V_V5_din { O 16 vector } out_V_V5_full_n { I 1 bit } out_V_V5_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 570 \
    name out_V_V521 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V521 \
    op interface \
    ports { out_V_V521_din { O 16 vector } out_V_V521_full_n { I 1 bit } out_V_V521_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 571 \
    name out_V_V522 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V522 \
    op interface \
    ports { out_V_V522_din { O 16 vector } out_V_V522_full_n { I 1 bit } out_V_V522_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 572 \
    name out_V_V523 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V523 \
    op interface \
    ports { out_V_V523_din { O 16 vector } out_V_V523_full_n { I 1 bit } out_V_V523_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 573 \
    name out_V_V524 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V524 \
    op interface \
    ports { out_V_V524_din { O 16 vector } out_V_V524_full_n { I 1 bit } out_V_V524_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 574 \
    name out_V_V529 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V529 \
    op interface \
    ports { out_V_V529_din { O 16 vector } out_V_V529_full_n { I 1 bit } out_V_V529_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 575 \
    name out_V_V52925 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V52925 \
    op interface \
    ports { out_V_V52925_din { O 16 vector } out_V_V52925_full_n { I 1 bit } out_V_V52925_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 576 \
    name out_V_V52926 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V52926 \
    op interface \
    ports { out_V_V52926_din { O 16 vector } out_V_V52926_full_n { I 1 bit } out_V_V52926_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 577 \
    name out_V_V52927 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V52927 \
    op interface \
    ports { out_V_V52927_din { O 16 vector } out_V_V52927_full_n { I 1 bit } out_V_V52927_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 578 \
    name out_V_V52928 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V52928 \
    op interface \
    ports { out_V_V52928_din { O 16 vector } out_V_V52928_full_n { I 1 bit } out_V_V52928_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 579 \
    name out_V_V530 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V530 \
    op interface \
    ports { out_V_V530_din { O 16 vector } out_V_V530_full_n { I 1 bit } out_V_V530_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 580 \
    name out_V_V53029 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V53029 \
    op interface \
    ports { out_V_V53029_din { O 16 vector } out_V_V53029_full_n { I 1 bit } out_V_V53029_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 581 \
    name out_V_V53030 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V53030 \
    op interface \
    ports { out_V_V53030_din { O 16 vector } out_V_V53030_full_n { I 1 bit } out_V_V53030_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 582 \
    name out_V_V53031 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V53031 \
    op interface \
    ports { out_V_V53031_din { O 16 vector } out_V_V53031_full_n { I 1 bit } out_V_V53031_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 583 \
    name out_V_V53032 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V53032 \
    op interface \
    ports { out_V_V53032_din { O 16 vector } out_V_V53032_full_n { I 1 bit } out_V_V53032_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 584 \
    name out_V_V531 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V531 \
    op interface \
    ports { out_V_V531_din { O 16 vector } out_V_V531_full_n { I 1 bit } out_V_V531_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 585 \
    name out_V_V53133 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V53133 \
    op interface \
    ports { out_V_V53133_din { O 16 vector } out_V_V53133_full_n { I 1 bit } out_V_V53133_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 586 \
    name out_V_V53134 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V53134 \
    op interface \
    ports { out_V_V53134_din { O 16 vector } out_V_V53134_full_n { I 1 bit } out_V_V53134_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 587 \
    name out_V_V53135 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V53135 \
    op interface \
    ports { out_V_V53135_din { O 16 vector } out_V_V53135_full_n { I 1 bit } out_V_V53135_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 588 \
    name out_V_V53136 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V53136 \
    op interface \
    ports { out_V_V53136_din { O 16 vector } out_V_V53136_full_n { I 1 bit } out_V_V53136_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 589 \
    name out_V_V532 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V532 \
    op interface \
    ports { out_V_V532_din { O 16 vector } out_V_V532_full_n { I 1 bit } out_V_V532_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 590 \
    name out_V_V53237 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V53237 \
    op interface \
    ports { out_V_V53237_din { O 16 vector } out_V_V53237_full_n { I 1 bit } out_V_V53237_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 591 \
    name out_V_V53238 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V53238 \
    op interface \
    ports { out_V_V53238_din { O 16 vector } out_V_V53238_full_n { I 1 bit } out_V_V53238_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 592 \
    name out_V_V53239 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V53239 \
    op interface \
    ports { out_V_V53239_din { O 16 vector } out_V_V53239_full_n { I 1 bit } out_V_V53239_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 593 \
    name out_V_V53240 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V53240 \
    op interface \
    ports { out_V_V53240_din { O 16 vector } out_V_V53240_full_n { I 1 bit } out_V_V53240_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 594 \
    name out_V_V6 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V6 \
    op interface \
    ports { out_V_V6_din { O 16 vector } out_V_V6_full_n { I 1 bit } out_V_V6_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 595 \
    name out_V_V641 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V641 \
    op interface \
    ports { out_V_V641_din { O 16 vector } out_V_V641_full_n { I 1 bit } out_V_V641_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 596 \
    name out_V_V642 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V642 \
    op interface \
    ports { out_V_V642_din { O 16 vector } out_V_V642_full_n { I 1 bit } out_V_V642_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 597 \
    name out_V_V643 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V643 \
    op interface \
    ports { out_V_V643_din { O 16 vector } out_V_V643_full_n { I 1 bit } out_V_V643_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 598 \
    name out_V_V644 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V644 \
    op interface \
    ports { out_V_V644_din { O 16 vector } out_V_V644_full_n { I 1 bit } out_V_V644_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 599 \
    name out_V_V633 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V633 \
    op interface \
    ports { out_V_V633_din { O 16 vector } out_V_V633_full_n { I 1 bit } out_V_V633_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 600 \
    name out_V_V63345 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V63345 \
    op interface \
    ports { out_V_V63345_din { O 16 vector } out_V_V63345_full_n { I 1 bit } out_V_V63345_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 601 \
    name out_V_V63346 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V63346 \
    op interface \
    ports { out_V_V63346_din { O 16 vector } out_V_V63346_full_n { I 1 bit } out_V_V63346_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 602 \
    name out_V_V63347 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V63347 \
    op interface \
    ports { out_V_V63347_din { O 16 vector } out_V_V63347_full_n { I 1 bit } out_V_V63347_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 603 \
    name out_V_V63348 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V63348 \
    op interface \
    ports { out_V_V63348_din { O 16 vector } out_V_V63348_full_n { I 1 bit } out_V_V63348_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 604 \
    name out_V_V634 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V634 \
    op interface \
    ports { out_V_V634_din { O 16 vector } out_V_V634_full_n { I 1 bit } out_V_V634_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 605 \
    name out_V_V63449 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V63449 \
    op interface \
    ports { out_V_V63449_din { O 16 vector } out_V_V63449_full_n { I 1 bit } out_V_V63449_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 606 \
    name out_V_V63450 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V63450 \
    op interface \
    ports { out_V_V63450_din { O 16 vector } out_V_V63450_full_n { I 1 bit } out_V_V63450_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 607 \
    name out_V_V63451 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V63451 \
    op interface \
    ports { out_V_V63451_din { O 16 vector } out_V_V63451_full_n { I 1 bit } out_V_V63451_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 608 \
    name out_V_V63452 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V63452 \
    op interface \
    ports { out_V_V63452_din { O 16 vector } out_V_V63452_full_n { I 1 bit } out_V_V63452_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 609 \
    name out_V_V635 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V635 \
    op interface \
    ports { out_V_V635_din { O 16 vector } out_V_V635_full_n { I 1 bit } out_V_V635_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 610 \
    name out_V_V63553 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V63553 \
    op interface \
    ports { out_V_V63553_din { O 16 vector } out_V_V63553_full_n { I 1 bit } out_V_V63553_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 611 \
    name out_V_V63554 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V63554 \
    op interface \
    ports { out_V_V63554_din { O 16 vector } out_V_V63554_full_n { I 1 bit } out_V_V63554_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 612 \
    name out_V_V63555 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V63555 \
    op interface \
    ports { out_V_V63555_din { O 16 vector } out_V_V63555_full_n { I 1 bit } out_V_V63555_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 613 \
    name out_V_V63556 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V63556 \
    op interface \
    ports { out_V_V63556_din { O 16 vector } out_V_V63556_full_n { I 1 bit } out_V_V63556_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 614 \
    name out_V_V636 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V636 \
    op interface \
    ports { out_V_V636_din { O 16 vector } out_V_V636_full_n { I 1 bit } out_V_V636_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 615 \
    name out_V_V63657 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V63657 \
    op interface \
    ports { out_V_V63657_din { O 16 vector } out_V_V63657_full_n { I 1 bit } out_V_V63657_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 616 \
    name out_V_V63658 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V63658 \
    op interface \
    ports { out_V_V63658_din { O 16 vector } out_V_V63658_full_n { I 1 bit } out_V_V63658_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 617 \
    name out_V_V63659 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V63659 \
    op interface \
    ports { out_V_V63659_din { O 16 vector } out_V_V63659_full_n { I 1 bit } out_V_V63659_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 618 \
    name out_V_V63660 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V63660 \
    op interface \
    ports { out_V_V63660_din { O 16 vector } out_V_V63660_full_n { I 1 bit } out_V_V63660_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 619 \
    name out_V_V7 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V7 \
    op interface \
    ports { out_V_V7_din { O 16 vector } out_V_V7_full_n { I 1 bit } out_V_V7_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 620 \
    name out_V_V761 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V761 \
    op interface \
    ports { out_V_V761_din { O 16 vector } out_V_V761_full_n { I 1 bit } out_V_V761_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 621 \
    name out_V_V762 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V762 \
    op interface \
    ports { out_V_V762_din { O 16 vector } out_V_V762_full_n { I 1 bit } out_V_V762_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 622 \
    name out_V_V763 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V763 \
    op interface \
    ports { out_V_V763_din { O 16 vector } out_V_V763_full_n { I 1 bit } out_V_V763_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 623 \
    name out_V_V764 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V764 \
    op interface \
    ports { out_V_V764_din { O 16 vector } out_V_V764_full_n { I 1 bit } out_V_V764_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 624 \
    name out_V_V737 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V737 \
    op interface \
    ports { out_V_V737_din { O 16 vector } out_V_V737_full_n { I 1 bit } out_V_V737_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 625 \
    name out_V_V73765 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V73765 \
    op interface \
    ports { out_V_V73765_din { O 16 vector } out_V_V73765_full_n { I 1 bit } out_V_V73765_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 626 \
    name out_V_V73766 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V73766 \
    op interface \
    ports { out_V_V73766_din { O 16 vector } out_V_V73766_full_n { I 1 bit } out_V_V73766_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 627 \
    name out_V_V73767 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V73767 \
    op interface \
    ports { out_V_V73767_din { O 16 vector } out_V_V73767_full_n { I 1 bit } out_V_V73767_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 628 \
    name out_V_V73768 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V73768 \
    op interface \
    ports { out_V_V73768_din { O 16 vector } out_V_V73768_full_n { I 1 bit } out_V_V73768_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 629 \
    name out_V_V738 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V738 \
    op interface \
    ports { out_V_V738_din { O 16 vector } out_V_V738_full_n { I 1 bit } out_V_V738_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 630 \
    name out_V_V73869 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V73869 \
    op interface \
    ports { out_V_V73869_din { O 16 vector } out_V_V73869_full_n { I 1 bit } out_V_V73869_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 631 \
    name out_V_V73870 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V73870 \
    op interface \
    ports { out_V_V73870_din { O 16 vector } out_V_V73870_full_n { I 1 bit } out_V_V73870_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 632 \
    name out_V_V73871 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V73871 \
    op interface \
    ports { out_V_V73871_din { O 16 vector } out_V_V73871_full_n { I 1 bit } out_V_V73871_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 633 \
    name out_V_V73872 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V73872 \
    op interface \
    ports { out_V_V73872_din { O 16 vector } out_V_V73872_full_n { I 1 bit } out_V_V73872_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 634 \
    name out_V_V739 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V739 \
    op interface \
    ports { out_V_V739_din { O 16 vector } out_V_V739_full_n { I 1 bit } out_V_V739_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 635 \
    name out_V_V73973 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V73973 \
    op interface \
    ports { out_V_V73973_din { O 16 vector } out_V_V73973_full_n { I 1 bit } out_V_V73973_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 636 \
    name out_V_V73974 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V73974 \
    op interface \
    ports { out_V_V73974_din { O 16 vector } out_V_V73974_full_n { I 1 bit } out_V_V73974_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 637 \
    name out_V_V73975 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V73975 \
    op interface \
    ports { out_V_V73975_din { O 16 vector } out_V_V73975_full_n { I 1 bit } out_V_V73975_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 638 \
    name out_V_V73976 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V73976 \
    op interface \
    ports { out_V_V73976_din { O 16 vector } out_V_V73976_full_n { I 1 bit } out_V_V73976_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 639 \
    name out_V_V740 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V740 \
    op interface \
    ports { out_V_V740_din { O 16 vector } out_V_V740_full_n { I 1 bit } out_V_V740_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 640 \
    name out_V_V74077 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V74077 \
    op interface \
    ports { out_V_V74077_din { O 16 vector } out_V_V74077_full_n { I 1 bit } out_V_V74077_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 641 \
    name out_V_V74078 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V74078 \
    op interface \
    ports { out_V_V74078_din { O 16 vector } out_V_V74078_full_n { I 1 bit } out_V_V74078_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 642 \
    name out_V_V74079 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V74079 \
    op interface \
    ports { out_V_V74079_din { O 16 vector } out_V_V74079_full_n { I 1 bit } out_V_V74079_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 643 \
    name out_V_V74080 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V74080 \
    op interface \
    ports { out_V_V74080_din { O 16 vector } out_V_V74080_full_n { I 1 bit } out_V_V74080_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


