{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../EDRICO.gen/sim_EDRICO_AV_2/bd/sim_EDRICO_AV_2_tb",
      "name": "sim_EDRICO_AV_2_tb",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2021.1"
    },
    "design_tree": {
      "instruction_ram": "",
      "data_ram": "",
      "blk_mem_gen_0": "",
      "blk_mem_gen_1": "",
      "axi_mem_intercon": {
        "xbar": "",
        "s00_couplers": {},
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {}
      },
      "sim_EDRICO_AV_2_test_0": "",
      "EDRICO_0": ""
    },
    "components": {
      "instruction_ram": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "sim_EDRICO_AV_2_tb_axi_bram_ctrl_0_0",
        "xci_path": "ip/sim_EDRICO_AV_2_tb_axi_bram_ctrl_0_0/sim_EDRICO_AV_2_tb_axi_bram_ctrl_0_0.xci",
        "inst_hier_path": "instruction_ram",
        "parameters": {
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "data_ram": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "sim_EDRICO_AV_2_tb_axi_bram_ctrl_1_0",
        "xci_path": "ip/sim_EDRICO_AV_2_tb_axi_bram_ctrl_1_0/sim_EDRICO_AV_2_tb_axi_bram_ctrl_1_0.xci",
        "inst_hier_path": "data_ram",
        "parameters": {
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "sim_EDRICO_AV_2_tb_blk_mem_gen_0_0",
        "xci_path": "ip/sim_EDRICO_AV_2_tb_blk_mem_gen_0_0/sim_EDRICO_AV_2_tb_blk_mem_gen_0_0.xci",
        "inst_hier_path": "blk_mem_gen_0",
        "parameters": {
          "Coe_File": {
            "value": "../../../../../sources_1/imports/EDRICO/simulation/sim_EDRICO_AV_2/sim_EDRICO_AV_2_tb_blk_mem_gen_0_1.coe"
          },
          "EN_SAFETY_CKT": {
            "value": "false"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "Single_Port_ROM"
          },
          "Port_A_Write_Rate": {
            "value": "0"
          }
        }
      },
      "blk_mem_gen_1": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "sim_EDRICO_AV_2_tb_blk_mem_gen_1_0",
        "xci_path": "ip/sim_EDRICO_AV_2_tb_blk_mem_gen_1_0/sim_EDRICO_AV_2_tb_blk_mem_gen_1_0.xci",
        "inst_hier_path": "blk_mem_gen_1",
        "parameters": {
          "EN_SAFETY_CKT": {
            "value": "false"
          }
        }
      },
      "axi_mem_intercon": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/sim_EDRICO_AV_2_tb_axi_mem_intercon_1/sim_EDRICO_AV_2_tb_axi_mem_intercon_1.xci",
        "inst_hier_path": "axi_mem_intercon",
        "xci_name": "sim_EDRICO_AV_2_tb_axi_mem_intercon_1",
        "parameters": {
          "NUM_MI": {
            "value": "3"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "sim_EDRICO_AV_2_tb_xbar_1",
            "xci_path": "ip/sim_EDRICO_AV_2_tb_xbar_1/sim_EDRICO_AV_2_tb_xbar_1.xci",
            "inst_hier_path": "axi_mem_intercon/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "3"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_mem_intercon_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_mem_intercon": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_axi_mem_intercon": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "m02_couplers_to_axi_mem_intercon": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_mem_intercon_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK"
            ]
          },
          "axi_mem_intercon_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN"
            ]
          }
        }
      },
      "sim_EDRICO_AV_2_test_0": {
        "vlnv": "xilinx.com:module_ref:sim_EDRICO_AV_2_tester:1.0",
        "xci_name": "sim_EDRICO_AV_2_tb_sim_EDRICO_AV_2_test_0_2",
        "xci_path": "ip/sim_EDRICO_AV_2_tb_sim_EDRICO_AV_2_test_0_2/sim_EDRICO_AV_2_tb_sim_EDRICO_AV_2_test_0_2.xci",
        "inst_hier_path": "sim_EDRICO_AV_2_test_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "sim_EDRICO_AV_2_tester",
          "boundary_crc": "0x0"
        },
        "ports": {
          "x10_0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "x11_0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "x12_0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "x13_0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "x14_0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "x15_0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "x16_0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "x17_0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "x18_0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "x19_0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "x1_0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "x20_0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "x21_0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "x22_0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "x23_0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "x24_0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "x25_0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "x26_0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "x27_0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "x28_0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "x29_0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "x2_0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "x30_0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "x31_0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "x3_0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "x4_0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "x5_0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "x6_0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "x7_0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "x8_0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "x9_0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "IR_debug": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "PC_debug": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "mcause_debug_0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "mcountinhibit_debug_0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "mcycleH_debug_0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "mcycle_debug_0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "mepc_debug_0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "mie_debug_0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "minstretH_debug_0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "minstret_debug_0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "mip_debug_0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "misa_debug_0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "mscratch_debug_0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "mstatus_debug_0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "mtval_debug_0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "mtvec_debug_0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "M_AXI_ARSTN_0": {
            "direction": "O"
          },
          "system_clk": {
            "type": "clk",
            "direction": "O"
          },
          "system_reset_async": {
            "direction": "O"
          }
        }
      },
      "EDRICO_0": {
        "vlnv": "DHBWRavensburg:EDRICO_lib:EDRICO:1.0",
        "xci_name": "sim_EDRICO_AV_2_tb_EDRICO_0_0",
        "xci_path": "ip/sim_EDRICO_AV_2_tb_EDRICO_0_0/sim_EDRICO_AV_2_tb_EDRICO_0_0.xci",
        "inst_hier_path": "EDRICO_0",
        "interface_ports": {
          "M_AXI_0": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "M_AXI_0",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "S00_AXI_0": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "S00_AXI_0"
          }
        },
        "addressing": {
          "address_spaces": {
            "M_AXI_0": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      }
    },
    "interface_nets": {
      "EDRICO_0_M_AXI_0": {
        "interface_ports": [
          "EDRICO_0/M_AXI_0",
          "axi_mem_intercon/S00_AXI"
        ]
      },
      "axi_mem_intercon_M00_AXI": {
        "interface_ports": [
          "axi_mem_intercon/M00_AXI",
          "data_ram/S_AXI"
        ]
      },
      "axi_mem_intercon_M01_AXI": {
        "interface_ports": [
          "axi_mem_intercon/M01_AXI",
          "instruction_ram/S_AXI"
        ]
      },
      "axi_mem_intercon_M02_AXI": {
        "interface_ports": [
          "axi_mem_intercon/M02_AXI",
          "EDRICO_0/S00_AXI_0"
        ]
      },
      "data_ram_BRAM_PORTA": {
        "interface_ports": [
          "blk_mem_gen_1/BRAM_PORTA",
          "data_ram/BRAM_PORTA"
        ]
      },
      "instruction_ram_BRAM_PORTA": {
        "interface_ports": [
          "blk_mem_gen_0/BRAM_PORTA",
          "instruction_ram/BRAM_PORTA"
        ]
      }
    },
    "nets": {
      "EDRICO_0_IR_debug": {
        "ports": [
          "EDRICO_0/IR_debug",
          "sim_EDRICO_AV_2_test_0/IR_debug"
        ]
      },
      "EDRICO_0_PC_debug": {
        "ports": [
          "EDRICO_0/PC_debug",
          "sim_EDRICO_AV_2_test_0/PC_debug"
        ]
      },
      "EDRICO_0_mcause_debug_0": {
        "ports": [
          "EDRICO_0/mcause_debug_0",
          "sim_EDRICO_AV_2_test_0/mcause_debug_0"
        ]
      },
      "EDRICO_0_mcountinhibit_debug_0": {
        "ports": [
          "EDRICO_0/mcountinhibit_debug_0",
          "sim_EDRICO_AV_2_test_0/mcountinhibit_debug_0"
        ]
      },
      "EDRICO_0_mcycleH_debug_0": {
        "ports": [
          "EDRICO_0/mcycleH_debug_0",
          "sim_EDRICO_AV_2_test_0/mcycleH_debug_0"
        ]
      },
      "EDRICO_0_mcycle_debug_0": {
        "ports": [
          "EDRICO_0/mcycle_debug_0",
          "sim_EDRICO_AV_2_test_0/mcycle_debug_0"
        ]
      },
      "EDRICO_0_mepc_debug_0": {
        "ports": [
          "EDRICO_0/mepc_debug_0",
          "sim_EDRICO_AV_2_test_0/mepc_debug_0"
        ]
      },
      "EDRICO_0_mie_debug_0": {
        "ports": [
          "EDRICO_0/mie_debug_0",
          "sim_EDRICO_AV_2_test_0/mie_debug_0"
        ]
      },
      "EDRICO_0_minstretH_debug_0": {
        "ports": [
          "EDRICO_0/minstretH_debug_0",
          "sim_EDRICO_AV_2_test_0/minstretH_debug_0"
        ]
      },
      "EDRICO_0_minstret_debug_0": {
        "ports": [
          "EDRICO_0/minstret_debug_0",
          "sim_EDRICO_AV_2_test_0/minstret_debug_0"
        ]
      },
      "EDRICO_0_mip_debug_0": {
        "ports": [
          "EDRICO_0/mip_debug_0",
          "sim_EDRICO_AV_2_test_0/mip_debug_0"
        ]
      },
      "EDRICO_0_misa_debug_0": {
        "ports": [
          "EDRICO_0/misa_debug_0",
          "sim_EDRICO_AV_2_test_0/misa_debug_0"
        ]
      },
      "EDRICO_0_mscratch_debug_0": {
        "ports": [
          "EDRICO_0/mscratch_debug_0",
          "sim_EDRICO_AV_2_test_0/mscratch_debug_0"
        ]
      },
      "EDRICO_0_mstatus_debug_0": {
        "ports": [
          "EDRICO_0/mstatus_debug_0",
          "sim_EDRICO_AV_2_test_0/mstatus_debug_0"
        ]
      },
      "EDRICO_0_mtval_debug_0": {
        "ports": [
          "EDRICO_0/mtval_debug_0",
          "sim_EDRICO_AV_2_test_0/mtval_debug_0"
        ]
      },
      "EDRICO_0_mtvec_debug_0": {
        "ports": [
          "EDRICO_0/mtvec_debug_0",
          "sim_EDRICO_AV_2_test_0/mtvec_debug_0"
        ]
      },
      "EDRICO_0_x10_0": {
        "ports": [
          "EDRICO_0/x10_0",
          "sim_EDRICO_AV_2_test_0/x10_0"
        ]
      },
      "EDRICO_0_x11_0": {
        "ports": [
          "EDRICO_0/x11_0",
          "sim_EDRICO_AV_2_test_0/x11_0"
        ]
      },
      "EDRICO_0_x12_0": {
        "ports": [
          "EDRICO_0/x12_0",
          "sim_EDRICO_AV_2_test_0/x12_0"
        ]
      },
      "EDRICO_0_x13_0": {
        "ports": [
          "EDRICO_0/x13_0",
          "sim_EDRICO_AV_2_test_0/x13_0"
        ]
      },
      "EDRICO_0_x14_0": {
        "ports": [
          "EDRICO_0/x14_0",
          "sim_EDRICO_AV_2_test_0/x14_0"
        ]
      },
      "EDRICO_0_x15_0": {
        "ports": [
          "EDRICO_0/x15_0",
          "sim_EDRICO_AV_2_test_0/x15_0"
        ]
      },
      "EDRICO_0_x16_0": {
        "ports": [
          "EDRICO_0/x16_0",
          "sim_EDRICO_AV_2_test_0/x16_0"
        ]
      },
      "EDRICO_0_x17_0": {
        "ports": [
          "EDRICO_0/x17_0",
          "sim_EDRICO_AV_2_test_0/x17_0"
        ]
      },
      "EDRICO_0_x18_0": {
        "ports": [
          "EDRICO_0/x18_0",
          "sim_EDRICO_AV_2_test_0/x18_0"
        ]
      },
      "EDRICO_0_x19_0": {
        "ports": [
          "EDRICO_0/x19_0",
          "sim_EDRICO_AV_2_test_0/x19_0"
        ]
      },
      "EDRICO_0_x1_0": {
        "ports": [
          "EDRICO_0/x1_0",
          "sim_EDRICO_AV_2_test_0/x1_0"
        ]
      },
      "EDRICO_0_x20_0": {
        "ports": [
          "EDRICO_0/x20_0",
          "sim_EDRICO_AV_2_test_0/x20_0"
        ]
      },
      "EDRICO_0_x21_0": {
        "ports": [
          "EDRICO_0/x21_0",
          "sim_EDRICO_AV_2_test_0/x21_0"
        ]
      },
      "EDRICO_0_x22_0": {
        "ports": [
          "EDRICO_0/x22_0",
          "sim_EDRICO_AV_2_test_0/x22_0"
        ]
      },
      "EDRICO_0_x23_0": {
        "ports": [
          "EDRICO_0/x23_0",
          "sim_EDRICO_AV_2_test_0/x23_0"
        ]
      },
      "EDRICO_0_x24_0": {
        "ports": [
          "EDRICO_0/x24_0",
          "sim_EDRICO_AV_2_test_0/x24_0"
        ]
      },
      "EDRICO_0_x25_0": {
        "ports": [
          "EDRICO_0/x25_0",
          "sim_EDRICO_AV_2_test_0/x25_0"
        ]
      },
      "EDRICO_0_x26_0": {
        "ports": [
          "EDRICO_0/x26_0",
          "sim_EDRICO_AV_2_test_0/x26_0"
        ]
      },
      "EDRICO_0_x27_0": {
        "ports": [
          "EDRICO_0/x27_0",
          "sim_EDRICO_AV_2_test_0/x27_0"
        ]
      },
      "EDRICO_0_x28_0": {
        "ports": [
          "EDRICO_0/x28_0",
          "sim_EDRICO_AV_2_test_0/x28_0"
        ]
      },
      "EDRICO_0_x29_0": {
        "ports": [
          "EDRICO_0/x29_0",
          "sim_EDRICO_AV_2_test_0/x29_0"
        ]
      },
      "EDRICO_0_x2_0": {
        "ports": [
          "EDRICO_0/x2_0",
          "sim_EDRICO_AV_2_test_0/x2_0"
        ]
      },
      "EDRICO_0_x30_0": {
        "ports": [
          "EDRICO_0/x30_0",
          "sim_EDRICO_AV_2_test_0/x30_0"
        ]
      },
      "EDRICO_0_x31_0": {
        "ports": [
          "EDRICO_0/x31_0",
          "sim_EDRICO_AV_2_test_0/x31_0"
        ]
      },
      "EDRICO_0_x3_0": {
        "ports": [
          "EDRICO_0/x3_0",
          "sim_EDRICO_AV_2_test_0/x3_0"
        ]
      },
      "EDRICO_0_x4_0": {
        "ports": [
          "EDRICO_0/x4_0",
          "sim_EDRICO_AV_2_test_0/x4_0"
        ]
      },
      "EDRICO_0_x5_0": {
        "ports": [
          "EDRICO_0/x5_0",
          "sim_EDRICO_AV_2_test_0/x5_0"
        ]
      },
      "EDRICO_0_x6_0": {
        "ports": [
          "EDRICO_0/x6_0",
          "sim_EDRICO_AV_2_test_0/x6_0"
        ]
      },
      "EDRICO_0_x7_0": {
        "ports": [
          "EDRICO_0/x7_0",
          "sim_EDRICO_AV_2_test_0/x7_0"
        ]
      },
      "EDRICO_0_x8_0": {
        "ports": [
          "EDRICO_0/x8_0",
          "sim_EDRICO_AV_2_test_0/x8_0"
        ]
      },
      "EDRICO_0_x9_0": {
        "ports": [
          "EDRICO_0/x9_0",
          "sim_EDRICO_AV_2_test_0/x9_0"
        ]
      },
      "clk_wiz_clk_out1": {
        "ports": [
          "sim_EDRICO_AV_2_test_0/system_clk",
          "axi_mem_intercon/S00_ACLK",
          "data_ram/s_axi_aclk",
          "axi_mem_intercon/M00_ACLK",
          "axi_mem_intercon/ACLK",
          "instruction_ram/s_axi_aclk",
          "axi_mem_intercon/M01_ACLK",
          "axi_mem_intercon/M02_ACLK",
          "EDRICO_0/M_AXI_ACLK_0",
          "EDRICO_0/system_clk",
          "EDRICO_0/s00_axi_aclk_0"
        ]
      },
      "rst_clk_wiz_100M_peripheral_aresetn": {
        "ports": [
          "sim_EDRICO_AV_2_test_0/M_AXI_ARSTN_0",
          "axi_mem_intercon/S00_ARESETN",
          "data_ram/s_axi_aresetn",
          "axi_mem_intercon/M00_ARESETN",
          "axi_mem_intercon/ARESETN",
          "instruction_ram/s_axi_aresetn",
          "axi_mem_intercon/M01_ARESETN",
          "axi_mem_intercon/M02_ARESETN",
          "EDRICO_0/M_AXI_ARESETN_0",
          "EDRICO_0/s00_axi_aresetn_0"
        ]
      },
      "sim_EDRICO_AV_2_test_0_system_reset_async": {
        "ports": [
          "sim_EDRICO_AV_2_test_0/system_reset_async",
          "EDRICO_0/system_reset_async"
        ]
      }
    },
    "addressing": {
      "/EDRICO_0": {
        "address_spaces": {
          "M_AXI_0": {
            "segments": {
              "SEG_EDRICO_0_Reg0": {
                "address_block": "/EDRICO_0/S00_AXI_0/Reg0",
                "offset": "0x02000000",
                "range": "32K"
              },
              "SEG_data_ram_Mem0": {
                "address_block": "/data_ram/S_AXI/Mem0",
                "offset": "0xA0000000",
                "range": "8K"
              },
              "SEG_instruction_ram_Mem0": {
                "address_block": "/instruction_ram/S_AXI/Mem0",
                "offset": "0x00000000",
                "range": "8K"
              }
            }
          }
        }
      }
    }
  }
}