

================================================================
== Vivado HLS Report for 'Load_W_ALL'
================================================================
* Date:           Sun Feb 28 21:28:42 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        conv_v1.prj
* Solution:       solution2
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.950 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        7|     1805| 70.000 ns | 18.050 us |    7|  1805|   none  |
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- Load_W_Out_L_Inner  |        3|     1801|         4|          2|          1| 1 ~ 900 |    yes   |
        +----------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|     51|       0|    1871|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     281|    -|
|Register         |        -|      -|    1628|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|     51|    1628|    2152|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      2|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |bound26_fu_358_p2                 |     *    |      3|  0|  157|          96|          32|
    |bound4_fu_346_p2                  |     *    |      3|  0|   46|          64|          32|
    |bound_fu_333_p2                   |     *    |      3|  0|   20|          32|          32|
    |mul_ln78_10_fu_378_p2             |     *    |      3|  0|   20|          32|          31|
    |mul_ln78_11_fu_383_p2             |     *    |      3|  0|   20|          32|          32|
    |mul_ln78_12_fu_502_p2             |     *    |      0|  0|   62|          10|          10|
    |mul_ln78_13_fu_450_p2             |     *    |      3|  0|   20|          31|          32|
    |mul_ln78_14_fu_526_p2             |     *    |      3|  0|   20|          32|          32|
    |mul_ln78_15_fu_563_p2             |     *    |      0|  0|   62|          10|          10|
    |mul_ln78_1_fu_252_p2              |     *    |      3|  0|   20|          32|          32|
    |mul_ln78_2_fu_256_p2              |     *    |      3|  0|   20|          32|          32|
    |mul_ln78_3_fu_271_p2              |     *    |      3|  0|   20|          32|          32|
    |mul_ln78_4_fu_275_p2              |     *    |      3|  0|   20|          32|          32|
    |mul_ln78_5_fu_280_p2              |     *    |      3|  0|   20|          32|          32|
    |mul_ln78_6_fu_295_p2              |     *    |      3|  0|   20|          32|          32|
    |mul_ln78_7_fu_300_p2              |     *    |      3|  0|   20|          32|          32|
    |mul_ln78_8_fu_315_p2              |     *    |      3|  0|   20|          32|          32|
    |mul_ln78_9_fu_320_p2              |     *    |      3|  0|   20|          32|          32|
    |mul_ln78_fu_248_p2                |     *    |      3|  0|   20|          32|          32|
    |add_ln69_fu_507_p2                |     +    |      0|  0|  135|           1|         128|
    |add_ln71_1_fu_492_p2              |     +    |      0|  0|  103|           1|          96|
    |add_ln73_1_fu_486_p2              |     +    |      0|  0|   71|           1|          64|
    |add_ln78_1_fu_290_p2              |     +    |      0|  0|   39|           2|          32|
    |add_ln78_2_fu_310_p2              |     +    |      0|  0|   39|           2|          32|
    |add_ln78_3_fu_582_p2              |     +    |      0|  0|   32|          10|          10|
    |add_ln78_4_fu_587_p2              |     +    |      0|  0|   32|          10|          10|
    |add_ln78_5_fu_593_p2              |     +    |      0|  0|   17|          10|          10|
    |add_ln78_6_fu_603_p2              |     +    |      0|  0|   17|          10|          10|
    |add_ln78_7_fu_630_p2              |     +    |      0|  0|   17|          10|          10|
    |add_ln78_8_fu_639_p2              |     +    |      0|  0|   17|          10|          10|
    |add_ln78_fu_266_p2                |     +    |      0|  0|   39|           1|          32|
    |chi_fu_434_p2                     |     +    |      0|  0|   38|           1|          31|
    |kc_fu_613_p2                      |     +    |      0|  0|   39|           1|          32|
    |kr_fu_553_p2                      |     +    |      0|  0|   38|           1|          31|
    |ap_block_pp0_stage1_01001         |    and   |      0|  0|    2|           1|           1|
    |icmp_ln69_fu_392_p2               |   icmp   |      0|  0|   50|         128|         128|
    |icmp_ln71_fu_397_p2               |   icmp   |      0|  0|   50|          96|          96|
    |icmp_ln73_1_fu_422_p2             |   icmp   |      0|  0|   29|          64|          64|
    |icmp_ln73_fu_369_p2               |   icmp   |      0|  0|   29|          64|           1|
    |icmp_ln75_1_fu_410_p2             |   icmp   |      0|  0|   20|          32|          32|
    |icmp_ln75_fu_364_p2               |   icmp   |      0|  0|   20|          32|           1|
    |ap_block_state1                   |    or    |      0|  0|    2|           1|           1|
    |ap_block_state7_pp0_stage1_iter1  |    or    |      0|  0|    2|           1|           1|
    |or_ln71_fu_444_p2                 |    or    |      0|  0|    2|           1|           1|
    |or_ln73_1_fu_468_p2               |    or    |      0|  0|    2|           1|           1|
    |or_ln73_fu_462_p2                 |    or    |      0|  0|    2|           1|           1|
    |select_ln71_1_fu_513_p3           |  select  |      0|  0|   10|           1|           1|
    |select_ln71_2_fu_415_p3           |  select  |      0|  0|    2|           1|           1|
    |select_ln71_3_fu_427_p3           |  select  |      0|  0|    2|           1|           1|
    |select_ln71_4_fu_519_p3           |  select  |      0|  0|   31|           1|           1|
    |select_ln71_5_fu_534_p3           |  select  |      0|  0|   10|           1|          10|
    |select_ln71_6_fu_541_p3           |  select  |      0|  0|   10|           1|           1|
    |select_ln71_7_fu_455_p3           |  select  |      0|  0|    2|           1|           1|
    |select_ln71_8_fu_548_p3           |  select  |      0|  0|   31|           1|          31|
    |select_ln71_9_fu_624_p3           |  select  |      0|  0|   91|           1|           1|
    |select_ln71_fu_402_p3             |  select  |      0|  0|   31|           1|           1|
    |select_ln73_1_fu_568_p3           |  select  |      0|  0|   10|           1|          10|
    |select_ln73_2_fu_575_p3           |  select  |      0|  0|   31|           1|          31|
    |select_ln73_3_fu_618_p3           |  select  |      0|  0|   64|           1|           1|
    |select_ln73_fu_474_p3             |  select  |      0|  0|   32|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|    2|           2|           1|
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |Total                             |          |     51|  0| 1871|        1169|        1524|
    +----------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |W_buf_address0                             |  15|          3|    9|         27|
    |W_buf_address1                             |  15|          3|    9|         27|
    |W_next_0_0_V_blk_n                         |   9|          2|    1|          2|
    |W_next_0_1_V_blk_n                         |   9|          2|    1|          2|
    |W_next_0_2_V_blk_n                         |   9|          2|    1|          2|
    |W_next_0_3_V_blk_n                         |   9|          2|    1|          2|
    |ap_NS_fsm                                  |  38|          7|    1|          7|
    |ap_done                                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                    |  15|          3|    1|          3|
    |ap_phi_mux_chi_0_i_i_phi_fu_204_p4         |   9|          2|   31|         62|
    |ap_phi_mux_indvar_flatten21_phi_fu_193_p4  |   9|          2|   96|        192|
    |ap_phi_mux_indvar_flatten58_phi_fu_181_p4  |   9|          2|  128|        256|
    |ap_phi_mux_indvar_flatten_phi_fu_215_p4    |   9|          2|   64|        128|
    |ap_phi_mux_kc_0_i_i_phi_fu_226_p4          |   9|          2|   32|         64|
    |ap_phi_mux_kr_0_i_i_phi_fu_237_p4          |   9|          2|   31|         62|
    |chi_0_i_i_reg_200                          |   9|          2|   31|         62|
    |cho_blk_n                                  |   9|          2|    1|          2|
    |indvar_flatten21_reg_189                   |   9|          2|   96|        192|
    |indvar_flatten58_reg_177                   |   9|          2|  128|        256|
    |indvar_flatten_reg_211                     |   9|          2|   64|        128|
    |kc_0_i_i_reg_222                           |   9|          2|   32|         64|
    |kr_0_i_i_reg_233                           |   9|          2|   31|         62|
    |p_c_s_blk_n                                |   9|          2|    1|          2|
    |p_chin_s_blk_n                             |   9|          2|    1|          2|
    |p_k_s_blk_n                                |   9|          2|    1|          2|
    |real_start                                 |   9|          2|    1|          2|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 281|         60|  794|       1612|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+-----+----+-----+-----------+
    |               Name              |  FF | LUT| Bits| Const Bits|
    +---------------------------------+-----+----+-----+-----------+
    |add_ln69_reg_808                 |  128|   0|  128|          0|
    |add_ln71_1_reg_803               |   96|   0|   96|          0|
    |add_ln73_1_reg_798               |   64|   0|   64|          0|
    |add_ln78_4_reg_823               |   10|   0|   10|          0|
    |ap_CS_fsm                        |    6|   0|    6|          0|
    |ap_done_reg                      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |    1|   0|    1|          0|
    |bound26_reg_723                  |  128|   0|  128|          0|
    |bound4_reg_717                   |   96|   0|   96|          0|
    |bound_reg_711                    |   64|   0|   64|          0|
    |chi_0_i_i_reg_200                |   31|   0|   31|          0|
    |chi_reg_765                      |   31|   0|   31|          0|
    |cho_read_reg_648                 |   32|   0|   32|          0|
    |icmp_ln69_reg_744                |    1|   0|    1|          0|
    |icmp_ln69_reg_744_pp0_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln71_reg_748                |    1|   0|    1|          0|
    |icmp_ln73_reg_734                |    1|   0|    1|          0|
    |icmp_ln75_reg_728                |    1|   0|    1|          0|
    |indvar_flatten21_reg_189         |   96|   0|   96|          0|
    |indvar_flatten58_reg_177         |  128|   0|  128|          0|
    |indvar_flatten_reg_211           |   64|   0|   64|          0|
    |kc_0_i_i_reg_222                 |   32|   0|   32|          0|
    |kc_reg_839                       |   32|   0|   32|          0|
    |kr_0_i_i_reg_233                 |   31|   0|   31|          0|
    |mul_ln78_13_reg_777              |   32|   0|   32|          0|
    |or_ln71_reg_770                  |    1|   0|    1|          0|
    |p_c_read_reg_656                 |   32|   0|   32|          0|
    |p_chin_read_reg_661              |   32|   0|   32|          0|
    |p_k_read_reg_668                 |   32|   0|   32|          0|
    |select_ln71_3_reg_759            |    1|   0|    1|          0|
    |select_ln71_7_reg_782            |    1|   0|    1|          0|
    |select_ln71_8_reg_813            |   31|   0|   31|          0|
    |select_ln71_9_reg_849            |   96|   0|   96|          0|
    |select_ln71_reg_754              |   31|   0|   31|          0|
    |select_ln73_2_reg_818            |   31|   0|   31|          0|
    |select_ln73_3_reg_844            |   64|   0|   64|          0|
    |select_ln73_reg_788              |   32|   0|   32|          0|
    |start_once_reg                   |    1|   0|    1|          0|
    |tmp_73_reg_859                   |   32|   0|   32|          0|
    |tmp_reg_854                      |   32|   0|   32|          0|
    |trunc_ln78_1_reg_685             |   10|   0|   10|          0|
    |trunc_ln78_2_reg_696             |   10|   0|   10|          0|
    |trunc_ln78_3_reg_701             |   10|   0|   10|          0|
    |trunc_ln78_4_reg_706             |   10|   0|   10|          0|
    |trunc_ln78_5_reg_739             |   10|   0|   10|          0|
    |trunc_ln78_9_reg_793             |   10|   0|   10|          0|
    |trunc_ln78_reg_691               |   10|   0|   10|          0|
    +---------------------------------+-----+----+-----+-----------+
    |Total                            | 1628|   0| 1628|          0|
    +---------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |  Load_W_ALL  | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |  Load_W_ALL  | return value |
|ap_start             |  in |    1| ap_ctrl_hs |  Load_W_ALL  | return value |
|start_full_n         |  in |    1| ap_ctrl_hs |  Load_W_ALL  | return value |
|ap_done              | out |    1| ap_ctrl_hs |  Load_W_ALL  | return value |
|ap_continue          |  in |    1| ap_ctrl_hs |  Load_W_ALL  | return value |
|ap_idle              | out |    1| ap_ctrl_hs |  Load_W_ALL  | return value |
|ap_ready             | out |    1| ap_ctrl_hs |  Load_W_ALL  | return value |
|start_out            | out |    1| ap_ctrl_hs |  Load_W_ALL  | return value |
|start_write          | out |    1| ap_ctrl_hs |  Load_W_ALL  | return value |
|cho_dout             |  in |   32|   ap_fifo  |      cho     |    pointer   |
|cho_empty_n          |  in |    1|   ap_fifo  |      cho     |    pointer   |
|cho_read             | out |    1|   ap_fifo  |      cho     |    pointer   |
|W_buf_address0       | out |    9|  ap_memory |     W_buf    |     array    |
|W_buf_ce0            | out |    1|  ap_memory |     W_buf    |     array    |
|W_buf_q0             |  in |   32|  ap_memory |     W_buf    |     array    |
|W_buf_address1       | out |    9|  ap_memory |     W_buf    |     array    |
|W_buf_ce1            | out |    1|  ap_memory |     W_buf    |     array    |
|W_buf_q1             |  in |   32|  ap_memory |     W_buf    |     array    |
|W_next_0_0_V_din     | out |   32|   ap_fifo  | W_next_0_0_V |    pointer   |
|W_next_0_0_V_full_n  |  in |    1|   ap_fifo  | W_next_0_0_V |    pointer   |
|W_next_0_0_V_write   | out |    1|   ap_fifo  | W_next_0_0_V |    pointer   |
|W_next_0_1_V_din     | out |   32|   ap_fifo  | W_next_0_1_V |    pointer   |
|W_next_0_1_V_full_n  |  in |    1|   ap_fifo  | W_next_0_1_V |    pointer   |
|W_next_0_1_V_write   | out |    1|   ap_fifo  | W_next_0_1_V |    pointer   |
|W_next_0_2_V_din     | out |   32|   ap_fifo  | W_next_0_2_V |    pointer   |
|W_next_0_2_V_full_n  |  in |    1|   ap_fifo  | W_next_0_2_V |    pointer   |
|W_next_0_2_V_write   | out |    1|   ap_fifo  | W_next_0_2_V |    pointer   |
|W_next_0_3_V_din     | out |   32|   ap_fifo  | W_next_0_3_V |    pointer   |
|W_next_0_3_V_full_n  |  in |    1|   ap_fifo  | W_next_0_3_V |    pointer   |
|W_next_0_3_V_write   | out |    1|   ap_fifo  | W_next_0_3_V |    pointer   |
|p_c_s_dout           |  in |   32|   ap_fifo  |     p_c_s    |    pointer   |
|p_c_s_empty_n        |  in |    1|   ap_fifo  |     p_c_s    |    pointer   |
|p_c_s_read           | out |    1|   ap_fifo  |     p_c_s    |    pointer   |
|p_chin_s_dout        |  in |   32|   ap_fifo  |   p_chin_s   |    pointer   |
|p_chin_s_empty_n     |  in |    1|   ap_fifo  |   p_chin_s   |    pointer   |
|p_chin_s_read        | out |    1|   ap_fifo  |   p_chin_s   |    pointer   |
|p_k_s_dout           |  in |   32|   ap_fifo  |     p_k_s    |    pointer   |
|p_k_s_empty_n        |  in |    1|   ap_fifo  |     p_k_s    |    pointer   |
|p_k_s_read           | out |    1|   ap_fifo  |     p_k_s    |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

