#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* ble_bless_isr */
ble_bless_isr__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ble_bless_isr__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ble_bless_isr__INTC_MASK EQU 0x1000
ble_bless_isr__INTC_NUMBER EQU 12
ble_bless_isr__INTC_PRIOR_MASK EQU 0xC0
ble_bless_isr__INTC_PRIOR_NUM EQU 3
ble_bless_isr__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
ble_bless_isr__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ble_bless_isr__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* ble_cy_m0s8_ble */
ble_cy_m0s8_ble__ADC_BUMP1 EQU CYREG_BLE_BLERD_ADC_BUMP1
ble_cy_m0s8_ble__ADC_BUMP2 EQU CYREG_BLE_BLERD_ADC_BUMP2
ble_cy_m0s8_ble__ADV_CH_TX_POWER EQU CYREG_BLE_BLELL_ADV_CH_TX_POWER
ble_cy_m0s8_ble__ADV_CONFIG EQU CYREG_BLE_BLELL_ADV_CONFIG
ble_cy_m0s8_ble__ADV_INTERVAL_TIMEOUT EQU CYREG_BLE_BLELL_ADV_INTERVAL_TIMEOUT
ble_cy_m0s8_ble__ADV_INTR EQU CYREG_BLE_BLELL_ADV_INTR
ble_cy_m0s8_ble__ADV_NEXT_INSTANT EQU CYREG_BLE_BLELL_ADV_NEXT_INSTANT
ble_cy_m0s8_ble__ADV_PARAMS EQU CYREG_BLE_BLELL_ADV_PARAMS
ble_cy_m0s8_ble__ADV_SCN_RSP_TX_FIFO EQU CYREG_BLE_BLELL_ADV_SCN_RSP_TX_FIFO
ble_cy_m0s8_ble__ADV_TX_DATA_FIFO EQU CYREG_BLE_BLELL_ADV_TX_DATA_FIFO
ble_cy_m0s8_ble__AGC EQU CYREG_BLE_BLERD_AGC
ble_cy_m0s8_ble__AGC_GAIN_COMP_1 EQU CYREG_BLE_BLERD_AGC_GAIN_COMP_1
ble_cy_m0s8_ble__AGC_GAIN_COMP_2 EQU CYREG_BLE_BLERD_AGC_GAIN_COMP_2
ble_cy_m0s8_ble__BALUN EQU CYREG_BLE_BLERD_BALUN
ble_cy_m0s8_ble__BB_BUMP1 EQU CYREG_BLE_BLERD_BB_BUMP1
ble_cy_m0s8_ble__BB_BUMP2 EQU CYREG_BLE_BLERD_BB_BUMP2
ble_cy_m0s8_ble__BB_XO EQU CYREG_BLE_BLERD_BB_XO
ble_cy_m0s8_ble__BB_XO_CAPTRIM EQU CYREG_BLE_BLERD_BB_XO_CAPTRIM
ble_cy_m0s8_ble__CE_CNFG_STS_REGISTER EQU CYREG_BLE_BLELL_CE_CNFG_STS_REGISTER
ble_cy_m0s8_ble__CE_LENGTH EQU CYREG_BLE_BLELL_CE_LENGTH
ble_cy_m0s8_ble__CFG_1_FCAL EQU CYREG_BLE_BLERD_CFG_1_FCAL
ble_cy_m0s8_ble__CFG_2_FCAL EQU CYREG_BLE_BLERD_CFG_2_FCAL
ble_cy_m0s8_ble__CFG_3_FCAL EQU CYREG_BLE_BLERD_CFG_3_FCAL
ble_cy_m0s8_ble__CFG_4_FCAL EQU CYREG_BLE_BLERD_CFG_4_FCAL
ble_cy_m0s8_ble__CFG_5_FCAL EQU CYREG_BLE_BLERD_CFG_5_FCAL
ble_cy_m0s8_ble__CFG_6_FCAL EQU CYREG_BLE_BLERD_CFG_6_FCAL
ble_cy_m0s8_ble__CFG1 EQU CYREG_BLE_BLERD_CFG1
ble_cy_m0s8_ble__CFG2 EQU CYREG_BLE_BLERD_CFG2
ble_cy_m0s8_ble__CFGCTRL EQU CYREG_BLE_BLERD_CFGCTRL
ble_cy_m0s8_ble__CLOCK_CONFIG EQU CYREG_BLE_BLELL_CLOCK_CONFIG
ble_cy_m0s8_ble__COMMAND_REGISTER EQU CYREG_BLE_BLELL_COMMAND_REGISTER
ble_cy_m0s8_ble__CONN_CE_COUNTER EQU CYREG_BLE_BLELL_CONN_CE_COUNTER
ble_cy_m0s8_ble__CONN_CE_INSTANT EQU CYREG_BLE_BLELL_CONN_CE_INSTANT
ble_cy_m0s8_ble__CONN_CH_TX_POWER EQU CYREG_BLE_BLELL_CONN_CH_TX_POWER
ble_cy_m0s8_ble__CONN_CONFIG EQU CYREG_BLE_BLELL_CONN_CONFIG
ble_cy_m0s8_ble__CONN_INDEX EQU CYREG_BLE_BLELL_CONN_INDEX
ble_cy_m0s8_ble__CONN_INTERVAL EQU CYREG_BLE_BLELL_CONN_INTERVAL
ble_cy_m0s8_ble__CONN_INTR EQU CYREG_BLE_BLELL_CONN_INTR
ble_cy_m0s8_ble__CONN_INTR_MASK EQU CYREG_BLE_BLELL_CONN_INTR_MASK
ble_cy_m0s8_ble__CONN_PARAM1 EQU CYREG_BLE_BLELL_CONN_PARAM1
ble_cy_m0s8_ble__CONN_PARAM2 EQU CYREG_BLE_BLELL_CONN_PARAM2
ble_cy_m0s8_ble__CONN_REQ_WORD0 EQU CYREG_BLE_BLELL_CONN_REQ_WORD0
ble_cy_m0s8_ble__CONN_REQ_WORD1 EQU CYREG_BLE_BLELL_CONN_REQ_WORD1
ble_cy_m0s8_ble__CONN_REQ_WORD10 EQU CYREG_BLE_BLELL_CONN_REQ_WORD10
ble_cy_m0s8_ble__CONN_REQ_WORD11 EQU CYREG_BLE_BLELL_CONN_REQ_WORD11
ble_cy_m0s8_ble__CONN_REQ_WORD2 EQU CYREG_BLE_BLELL_CONN_REQ_WORD2
ble_cy_m0s8_ble__CONN_REQ_WORD3 EQU CYREG_BLE_BLELL_CONN_REQ_WORD3
ble_cy_m0s8_ble__CONN_REQ_WORD4 EQU CYREG_BLE_BLELL_CONN_REQ_WORD4
ble_cy_m0s8_ble__CONN_REQ_WORD5 EQU CYREG_BLE_BLELL_CONN_REQ_WORD5
ble_cy_m0s8_ble__CONN_REQ_WORD6 EQU CYREG_BLE_BLELL_CONN_REQ_WORD6
ble_cy_m0s8_ble__CONN_REQ_WORD7 EQU CYREG_BLE_BLELL_CONN_REQ_WORD7
ble_cy_m0s8_ble__CONN_REQ_WORD8 EQU CYREG_BLE_BLELL_CONN_REQ_WORD8
ble_cy_m0s8_ble__CONN_REQ_WORD9 EQU CYREG_BLE_BLELL_CONN_REQ_WORD9
ble_cy_m0s8_ble__CONN_RXMEM_BASE_ADDR EQU CYREG_BLE_BLELL_CONN_RXMEM_BASE_ADDR
ble_cy_m0s8_ble__CONN_RXMEM_BASE_ADDR_DLE EQU CYREG_BLE_BLELL_CONN_RXMEM_BASE_ADDR_DLE
ble_cy_m0s8_ble__CONN_STATUS EQU CYREG_BLE_BLELL_CONN_STATUS
ble_cy_m0s8_ble__CONN_TXMEM_BASE_ADDR EQU CYREG_BLE_BLELL_CONN_TXMEM_BASE_ADDR
ble_cy_m0s8_ble__CONN_TXMEM_BASE_ADDR_DLE EQU CYREG_BLE_BLELL_CONN_TXMEM_BASE_ADDR_DLE
ble_cy_m0s8_ble__CONN_UPDATE_NEW_INTERVAL EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_INTERVAL
ble_cy_m0s8_ble__CONN_UPDATE_NEW_LATENCY EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_LATENCY
ble_cy_m0s8_ble__CONN_UPDATE_NEW_SL_INTERVAL EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_SL_INTERVAL
ble_cy_m0s8_ble__CONN_UPDATE_NEW_SUP_TO EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_SUP_TO
ble_cy_m0s8_ble__CTR1 EQU CYREG_BLE_BLERD_CTR1
ble_cy_m0s8_ble__DATA_CHANNELS_H0 EQU CYREG_BLE_BLELL_DATA_CHANNELS_H0
ble_cy_m0s8_ble__DATA_CHANNELS_H1 EQU CYREG_BLE_BLELL_DATA_CHANNELS_H1
ble_cy_m0s8_ble__DATA_CHANNELS_L0 EQU CYREG_BLE_BLELL_DATA_CHANNELS_L0
ble_cy_m0s8_ble__DATA_CHANNELS_L1 EQU CYREG_BLE_BLELL_DATA_CHANNELS_L1
ble_cy_m0s8_ble__DATA_CHANNELS_M0 EQU CYREG_BLE_BLELL_DATA_CHANNELS_M0
ble_cy_m0s8_ble__DATA_CHANNELS_M1 EQU CYREG_BLE_BLELL_DATA_CHANNELS_M1
ble_cy_m0s8_ble__DATA_LIST_ACK_UPDATE__STATUS EQU CYREG_BLE_BLELL_DATA_LIST_ACK_UPDATE__STATUS
ble_cy_m0s8_ble__DATA_LIST_SENT_UPDATE__STATUS EQU CYREG_BLE_BLELL_DATA_LIST_SENT_UPDATE__STATUS
ble_cy_m0s8_ble__DATA_MEM_DESCRIPTOR0 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR0
ble_cy_m0s8_ble__DATA_MEM_DESCRIPTOR1 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR1
ble_cy_m0s8_ble__DATA_MEM_DESCRIPTOR2 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR2
ble_cy_m0s8_ble__DATA_MEM_DESCRIPTOR3 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR3
ble_cy_m0s8_ble__DATA_MEM_DESCRIPTOR4 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR4
ble_cy_m0s8_ble__DATA0 EQU CYREG_BLE_BLELL_DATA0
ble_cy_m0s8_ble__DATA1 EQU CYREG_BLE_BLELL_DATA1
ble_cy_m0s8_ble__DATA10 EQU CYREG_BLE_BLELL_DATA10
ble_cy_m0s8_ble__DATA11 EQU CYREG_BLE_BLELL_DATA11
ble_cy_m0s8_ble__DATA12 EQU CYREG_BLE_BLELL_DATA12
ble_cy_m0s8_ble__DATA13 EQU CYREG_BLE_BLELL_DATA13
ble_cy_m0s8_ble__DATA2 EQU CYREG_BLE_BLELL_DATA2
ble_cy_m0s8_ble__DATA3 EQU CYREG_BLE_BLELL_DATA3
ble_cy_m0s8_ble__DATA4 EQU CYREG_BLE_BLELL_DATA4
ble_cy_m0s8_ble__DATA5 EQU CYREG_BLE_BLELL_DATA5
ble_cy_m0s8_ble__DATA6 EQU CYREG_BLE_BLELL_DATA6
ble_cy_m0s8_ble__DATA7 EQU CYREG_BLE_BLELL_DATA7
ble_cy_m0s8_ble__DATA8 EQU CYREG_BLE_BLELL_DATA8
ble_cy_m0s8_ble__DATA9 EQU CYREG_BLE_BLELL_DATA9
ble_cy_m0s8_ble__DBG_1 EQU CYREG_BLE_BLERD_DBG_1
ble_cy_m0s8_ble__DBG_2 EQU CYREG_BLE_BLERD_DBG_2
ble_cy_m0s8_ble__DBG_3 EQU CYREG_BLE_BLERD_DBG_3
ble_cy_m0s8_ble__DBG_BB EQU CYREG_BLE_BLERD_DBG_BB
ble_cy_m0s8_ble__DBUS EQU CYREG_BLE_BLERD_DBUS
ble_cy_m0s8_ble__DC EQU CYREG_BLE_BLERD_DC
ble_cy_m0s8_ble__DCCAL EQU CYREG_BLE_BLERD_DCCAL
ble_cy_m0s8_ble__DEV_PA_ADDR_H EQU CYREG_BLE_BLELL_DEV_PA_ADDR_H
ble_cy_m0s8_ble__DEV_PA_ADDR_L EQU CYREG_BLE_BLELL_DEV_PA_ADDR_L
ble_cy_m0s8_ble__DEV_PA_ADDR_M EQU CYREG_BLE_BLELL_DEV_PA_ADDR_M
ble_cy_m0s8_ble__DEV_PUB_ADDR_H EQU CYREG_BLE_BLELL_DEV_PUB_ADDR_H
ble_cy_m0s8_ble__DEV_PUB_ADDR_L EQU CYREG_BLE_BLELL_DEV_PUB_ADDR_L
ble_cy_m0s8_ble__DEV_PUB_ADDR_M EQU CYREG_BLE_BLELL_DEV_PUB_ADDR_M
ble_cy_m0s8_ble__DEVICE_RAND_ADDR_H EQU CYREG_BLE_BLELL_DEVICE_RAND_ADDR_H
ble_cy_m0s8_ble__DEVICE_RAND_ADDR_L EQU CYREG_BLE_BLELL_DEVICE_RAND_ADDR_L
ble_cy_m0s8_ble__DEVICE_RAND_ADDR_M EQU CYREG_BLE_BLELL_DEVICE_RAND_ADDR_M
ble_cy_m0s8_ble__DIAG1 EQU CYREG_BLE_BLERD_DIAG1
ble_cy_m0s8_ble__DPLL_CONFIG EQU CYREG_BLE_BLELL_DPLL_CONFIG
ble_cy_m0s8_ble__DSM1 EQU CYREG_BLE_BLERD_DSM1
ble_cy_m0s8_ble__DSM2 EQU CYREG_BLE_BLERD_DSM2
ble_cy_m0s8_ble__DSM3 EQU CYREG_BLE_BLERD_DSM3
ble_cy_m0s8_ble__DSM4 EQU CYREG_BLE_BLERD_DSM4
ble_cy_m0s8_ble__DSM5 EQU CYREG_BLE_BLERD_DSM5
ble_cy_m0s8_ble__DSM6 EQU CYREG_BLE_BLERD_DSM6
ble_cy_m0s8_ble__DTM_RX_PKT_COUNT EQU CYREG_BLE_BLELL_DTM_RX_PKT_COUNT
ble_cy_m0s8_ble__ENC_CONFIG EQU CYREG_BLE_BLELL_ENC_CONFIG
ble_cy_m0s8_ble__ENC_INTR EQU CYREG_BLE_BLELL_ENC_INTR
ble_cy_m0s8_ble__ENC_INTR_EN EQU CYREG_BLE_BLELL_ENC_INTR_EN
ble_cy_m0s8_ble__ENC_KEY0 EQU CYREG_BLE_BLELL_ENC_KEY0
ble_cy_m0s8_ble__ENC_KEY1 EQU CYREG_BLE_BLELL_ENC_KEY1
ble_cy_m0s8_ble__ENC_KEY2 EQU CYREG_BLE_BLELL_ENC_KEY2
ble_cy_m0s8_ble__ENC_KEY3 EQU CYREG_BLE_BLELL_ENC_KEY3
ble_cy_m0s8_ble__ENC_KEY4 EQU CYREG_BLE_BLELL_ENC_KEY4
ble_cy_m0s8_ble__ENC_KEY5 EQU CYREG_BLE_BLELL_ENC_KEY5
ble_cy_m0s8_ble__ENC_KEY6 EQU CYREG_BLE_BLELL_ENC_KEY6
ble_cy_m0s8_ble__ENC_KEY7 EQU CYREG_BLE_BLELL_ENC_KEY7
ble_cy_m0s8_ble__ENC_MEM_BASE_ADDR EQU CYREG_BLE_BLELL_ENC_MEM_BASE_ADDR
ble_cy_m0s8_ble__ENC_PARAMS EQU CYREG_BLE_BLELL_ENC_PARAMS
ble_cy_m0s8_ble__EVENT_ENABLE EQU CYREG_BLE_BLELL_EVENT_ENABLE
ble_cy_m0s8_ble__EVENT_INTR EQU CYREG_BLE_BLELL_EVENT_INTR
ble_cy_m0s8_ble__FCAL_TEST EQU CYREG_BLE_BLERD_FCAL_TEST
ble_cy_m0s8_ble__FPD_TEST EQU CYREG_BLE_BLERD_FPD_TEST
ble_cy_m0s8_ble__FSM EQU CYREG_BLE_BLERD_FSM
ble_cy_m0s8_ble__IM EQU CYREG_BLE_BLERD_IM
ble_cy_m0s8_ble__INIT_CONFIG EQU CYREG_BLE_BLELL_INIT_CONFIG
ble_cy_m0s8_ble__INIT_INTERVAL EQU CYREG_BLE_BLELL_INIT_INTERVAL
ble_cy_m0s8_ble__INIT_INTR EQU CYREG_BLE_BLELL_INIT_INTR
ble_cy_m0s8_ble__INIT_NEXT_INSTANT EQU CYREG_BLE_BLELL_INIT_NEXT_INSTANT
ble_cy_m0s8_ble__INIT_PARAM EQU CYREG_BLE_BLELL_INIT_PARAM
ble_cy_m0s8_ble__INIT_SCN_ADV_RX_FIFO EQU CYREG_BLE_BLELL_INIT_SCN_ADV_RX_FIFO
ble_cy_m0s8_ble__INIT_WINDOW EQU CYREG_BLE_BLELL_INIT_WINDOW
ble_cy_m0s8_ble__IQMIS EQU CYREG_BLE_BLERD_IQMIS
ble_cy_m0s8_ble__IV_MASTER0 EQU CYREG_BLE_BLELL_IV_MASTER0
ble_cy_m0s8_ble__IV_MASTER1 EQU CYREG_BLE_BLELL_IV_MASTER1
ble_cy_m0s8_ble__IV_SLAVE0 EQU CYREG_BLE_BLELL_IV_SLAVE0
ble_cy_m0s8_ble__IV_SLAVE1 EQU CYREG_BLE_BLELL_IV_SLAVE1
ble_cy_m0s8_ble__KVCAL EQU CYREG_BLE_BLERD_KVCAL
ble_cy_m0s8_ble__LDO EQU CYREG_BLE_BLERD_LDO
ble_cy_m0s8_ble__LDO_BYPASS EQU CYREG_BLE_BLERD_LDO_BYPASS
ble_cy_m0s8_ble__LE_PING_TIMER_ADDR EQU CYREG_BLE_BLELL_LE_PING_TIMER_ADDR
ble_cy_m0s8_ble__LE_PING_TIMER_NEXT_EXP EQU CYREG_BLE_BLELL_LE_PING_TIMER_NEXT_EXP
ble_cy_m0s8_ble__LE_PING_TIMER_OFFSET EQU CYREG_BLE_BLELL_LE_PING_TIMER_OFFSET
ble_cy_m0s8_ble__LE_PING_TIMER_WRAP_COUNT EQU CYREG_BLE_BLELL_LE_PING_TIMER_WRAP_COUNT
ble_cy_m0s8_ble__LE_RF_TEST_MODE EQU CYREG_BLE_BLELL_LE_RF_TEST_MODE
ble_cy_m0s8_ble__LE_RF_TEST_MODE_EXT EQU CYREG_BLE_BLELL_LE_RF_TEST_MODE_EXT
ble_cy_m0s8_ble__LF_CLK_CTRL EQU CYREG_BLE_BLESS_LF_CLK_CTRL
ble_cy_m0s8_ble__LL_CLK_EN EQU CYREG_BLE_BLESS_LL_CLK_EN
ble_cy_m0s8_ble__LL_CONTROL EQU CYREG_BLE_BLELL_LL_CONTROL
ble_cy_m0s8_ble__LL_DSM_CTRL EQU CYREG_BLE_BLESS_LL_DSM_CTRL
ble_cy_m0s8_ble__LL_DSM_INTR_STAT EQU CYREG_BLE_BLESS_LL_DSM_INTR_STAT
ble_cy_m0s8_ble__LLH_FEATURE_CONFIG EQU CYREG_BLE_BLELL_LLH_FEATURE_CONFIG
ble_cy_m0s8_ble__MIC_IN0 EQU CYREG_BLE_BLELL_MIC_IN0
ble_cy_m0s8_ble__MIC_IN1 EQU CYREG_BLE_BLELL_MIC_IN1
ble_cy_m0s8_ble__MIC_OUT0 EQU CYREG_BLE_BLELL_MIC_OUT0
ble_cy_m0s8_ble__MIC_OUT1 EQU CYREG_BLE_BLELL_MIC_OUT1
ble_cy_m0s8_ble__MODEM EQU CYREG_BLE_BLERD_MODEM
ble_cy_m0s8_ble__MONI EQU CYREG_BLE_BLERD_MONI
ble_cy_m0s8_ble__NEXT_CE_INSTANT EQU CYREG_BLE_BLELL_NEXT_CE_INSTANT
ble_cy_m0s8_ble__NEXT_RESP_TIMER_EXP EQU CYREG_BLE_BLELL_NEXT_RESP_TIMER_EXP
ble_cy_m0s8_ble__NEXT_SUP_TO EQU CYREG_BLE_BLELL_NEXT_SUP_TO
ble_cy_m0s8_ble__OFFSET_TO_FIRST_INSTANT EQU CYREG_BLE_BLELL_OFFSET_TO_FIRST_INSTANT
ble_cy_m0s8_ble__PA_RSSI_NEW EQU CYREG_BLE_BLERD_PA_RSSI_NEW
ble_cy_m0s8_ble__PACKET_COUNTER0 EQU CYREG_BLE_BLELL_PACKET_COUNTER0
ble_cy_m0s8_ble__PACKET_COUNTER1 EQU CYREG_BLE_BLELL_PACKET_COUNTER1
ble_cy_m0s8_ble__PACKET_COUNTER2 EQU CYREG_BLE_BLELL_PACKET_COUNTER2
ble_cy_m0s8_ble__PDU_ACCESS_ADDR_H_REGISTER EQU CYREG_BLE_BLELL_PDU_ACCESS_ADDR_H_REGISTER
ble_cy_m0s8_ble__PDU_ACCESS_ADDR_L_REGISTER EQU CYREG_BLE_BLELL_PDU_ACCESS_ADDR_L_REGISTER
ble_cy_m0s8_ble__PDU_RESP_TIMER EQU CYREG_BLE_BLELL_PDU_RESP_TIMER
ble_cy_m0s8_ble__PEER_ADDR_H EQU CYREG_BLE_BLELL_PEER_ADDR_H
ble_cy_m0s8_ble__PEER_ADDR_L EQU CYREG_BLE_BLELL_PEER_ADDR_L
ble_cy_m0s8_ble__PEER_ADDR_M EQU CYREG_BLE_BLELL_PEER_ADDR_M
ble_cy_m0s8_ble__POC_REG__TIM_CONTROL EQU CYREG_BLE_BLELL_POC_REG__TIM_CONTROL
ble_cy_m0s8_ble__RCCAL EQU CYREG_BLE_BLERD_RCCAL
ble_cy_m0s8_ble__READ_IQ_1 EQU CYREG_BLE_BLERD_READ_IQ_1
ble_cy_m0s8_ble__READ_IQ_2 EQU CYREG_BLE_BLERD_READ_IQ_2
ble_cy_m0s8_ble__READ_IQ_3 EQU CYREG_BLE_BLERD_READ_IQ_3
ble_cy_m0s8_ble__READ_IQ_4 EQU CYREG_BLE_BLERD_READ_IQ_4
ble_cy_m0s8_ble__RECEIVE_TRIG_CTRL EQU CYREG_BLE_BLELL_RECEIVE_TRIG_CTRL
ble_cy_m0s8_ble__RF_CONFIG EQU CYREG_BLE_BLESS_RF_CONFIG
ble_cy_m0s8_ble__RMAP EQU CYREG_BLE_BLERD_RMAP
ble_cy_m0s8_ble__RSLV_LIST_ENABLE0 EQU CYREG_BLE_BLELL_RSLV_LIST_ENABLE0
ble_cy_m0s8_ble__RSLV_LIST_ENABLE1 EQU CYREG_BLE_BLELL_RSLV_LIST_ENABLE1
ble_cy_m0s8_ble__RSLV_LIST_ENABLE2 EQU CYREG_BLE_BLELL_RSLV_LIST_ENABLE2
ble_cy_m0s8_ble__RSLV_LIST_ENABLE3 EQU CYREG_BLE_BLELL_RSLV_LIST_ENABLE3
ble_cy_m0s8_ble__RSLV_LIST_ENABLE4 EQU CYREG_BLE_BLELL_RSLV_LIST_ENABLE4
ble_cy_m0s8_ble__RSLV_LIST_ENABLE5 EQU CYREG_BLE_BLELL_RSLV_LIST_ENABLE5
ble_cy_m0s8_ble__RSLV_LIST_ENABLE6 EQU CYREG_BLE_BLELL_RSLV_LIST_ENABLE6
ble_cy_m0s8_ble__RSLV_LIST_ENABLE7 EQU CYREG_BLE_BLELL_RSLV_LIST_ENABLE7
ble_cy_m0s8_ble__RSLV_LIST_PEER_IDNTT_BASE_ADDR EQU CYREG_BLE_BLELL_RSLV_LIST_PEER_IDNTT_BASE_ADDR
ble_cy_m0s8_ble__RSLV_LIST_PEER_RPA_BASE_ADDR EQU CYREG_BLE_BLELL_RSLV_LIST_PEER_RPA_BASE_ADDR
ble_cy_m0s8_ble__RSLV_LIST_RCVD_INIT_RPA_BASE_ADDR EQU CYREG_BLE_BLELL_RSLV_LIST_RCVD_INIT_RPA_BASE_ADDR
ble_cy_m0s8_ble__RSLV_LIST_TX_INIT_RPA_BASE_ADDR EQU CYREG_BLE_BLELL_RSLV_LIST_TX_INIT_RPA_BASE_ADDR
ble_cy_m0s8_ble__RSSI EQU CYREG_BLE_BLERD_RSSI
ble_cy_m0s8_ble__RX EQU CYREG_BLE_BLERD_RX
ble_cy_m0s8_ble__RX_BUMP1 EQU CYREG_BLE_BLERD_RX_BUMP1
ble_cy_m0s8_ble__RX_BUMP2 EQU CYREG_BLE_BLERD_RX_BUMP2
ble_cy_m0s8_ble__SCAN_CONFIG EQU CYREG_BLE_BLELL_SCAN_CONFIG
ble_cy_m0s8_ble__SCAN_INTERVAL EQU CYREG_BLE_BLELL_SCAN_INTERVAL
ble_cy_m0s8_ble__SCAN_INTR EQU CYREG_BLE_BLELL_SCAN_INTR
ble_cy_m0s8_ble__SCAN_NEXT_INSTANT EQU CYREG_BLE_BLELL_SCAN_NEXT_INSTANT
ble_cy_m0s8_ble__SCAN_PARAM EQU CYREG_BLE_BLELL_SCAN_PARAM
ble_cy_m0s8_ble__SCAN_WINDOW EQU CYREG_BLE_BLELL_SCAN_WINDOW
ble_cy_m0s8_ble__SL_CONN_INTERVAL EQU CYREG_BLE_BLELL_SL_CONN_INTERVAL
ble_cy_m0s8_ble__SLAVE_LATENCY EQU CYREG_BLE_BLELL_SLAVE_LATENCY
ble_cy_m0s8_ble__SLAVE_TIMING_CONTROL EQU CYREG_BLE_BLELL_SLAVE_TIMING_CONTROL
ble_cy_m0s8_ble__SLV_WIN_ADJ EQU CYREG_BLE_BLELL_SLV_WIN_ADJ
ble_cy_m0s8_ble__SUP_TIMEOUT EQU CYREG_BLE_BLELL_SUP_TIMEOUT
ble_cy_m0s8_ble__SY EQU CYREG_BLE_BLERD_SY
ble_cy_m0s8_ble__SY_BUMP1 EQU CYREG_BLE_BLERD_SY_BUMP1
ble_cy_m0s8_ble__SY_BUMP2 EQU CYREG_BLE_BLERD_SY_BUMP2
ble_cy_m0s8_ble__TEST EQU CYREG_BLE_BLERD_TEST
ble_cy_m0s8_ble__TEST2_SY EQU CYREG_BLE_BLERD_TEST2_SY
ble_cy_m0s8_ble__THRSHD1 EQU CYREG_BLE_BLERD_THRSHD1
ble_cy_m0s8_ble__THRSHD2 EQU CYREG_BLE_BLERD_THRSHD2
ble_cy_m0s8_ble__THRSHD3 EQU CYREG_BLE_BLERD_THRSHD3
ble_cy_m0s8_ble__THRSHD4 EQU CYREG_BLE_BLERD_THRSHD4
ble_cy_m0s8_ble__THRSHD5 EQU CYREG_BLE_BLERD_THRSHD5
ble_cy_m0s8_ble__TIM_COUNTER_L EQU CYREG_BLE_BLELL_TIM_COUNTER_L
ble_cy_m0s8_ble__TRANSMIT_WINDOW_OFFSET EQU CYREG_BLE_BLELL_TRANSMIT_WINDOW_OFFSET
ble_cy_m0s8_ble__TRANSMIT_WINDOW_SIZE EQU CYREG_BLE_BLELL_TRANSMIT_WINDOW_SIZE
ble_cy_m0s8_ble__TX EQU CYREG_BLE_BLERD_TX
ble_cy_m0s8_ble__TX_BUMP1 EQU CYREG_BLE_BLERD_TX_BUMP1
ble_cy_m0s8_ble__TX_BUMP2 EQU CYREG_BLE_BLERD_TX_BUMP2
ble_cy_m0s8_ble__TX_EN_EXT_DELAY EQU CYREG_BLE_BLELL_TX_EN_EXT_DELAY
ble_cy_m0s8_ble__TX_RX_ON_DELAY EQU CYREG_BLE_BLELL_TX_RX_ON_DELAY
ble_cy_m0s8_ble__TX_RX_SYNTH_DELAY EQU CYREG_BLE_BLELL_TX_RX_SYNTH_DELAY
ble_cy_m0s8_ble__TXRX_HOP EQU CYREG_BLE_BLELL_TXRX_HOP
ble_cy_m0s8_ble__WAKEUP_CONFIG EQU CYREG_BLE_BLELL_WAKEUP_CONFIG
ble_cy_m0s8_ble__WAKEUP_CONTROL EQU CYREG_BLE_BLELL_WAKEUP_CONTROL
ble_cy_m0s8_ble__WCO_CONFIG EQU CYREG_BLE_BLESS_WCO_CONFIG
ble_cy_m0s8_ble__WCO_STATUS EQU CYREG_BLE_BLESS_WCO_STATUS
ble_cy_m0s8_ble__WCO_TRIM EQU CYREG_BLE_BLESS_WCO_TRIM
ble_cy_m0s8_ble__WHITELIST_BASE_ADDR EQU CYREG_BLE_BLELL_WHITELIST_BASE_ADDR
ble_cy_m0s8_ble__WIN_MIN_STEP_SIZE EQU CYREG_BLE_BLELL_WIN_MIN_STEP_SIZE
ble_cy_m0s8_ble__WINDOW_WIDEN_INTVL EQU CYREG_BLE_BLELL_WINDOW_WIDEN_INTVL
ble_cy_m0s8_ble__WINDOW_WIDEN_WINOFF EQU CYREG_BLE_BLELL_WINDOW_WIDEN_WINOFF
ble_cy_m0s8_ble__WL_ADDR_TYPE EQU CYREG_BLE_BLELL_WL_ADDR_TYPE
ble_cy_m0s8_ble__WL_ENABLE EQU CYREG_BLE_BLELL_WL_ENABLE
ble_cy_m0s8_ble__XTAL_CLK_DIV_CONFIG EQU CYREG_BLE_BLESS_XTAL_CLK_DIV_CONFIG

/* pwm_PWMUDB */
pwm_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
pwm_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
pwm_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
pwm_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL3
pwm_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST3
pwm_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL3
pwm_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST3
pwm_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
pwm_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
pwm_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
pwm_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK3
pwm_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
pwm_PWMUDB_genblk8_stsreg__0__POS EQU 0
pwm_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
pwm_PWMUDB_genblk8_stsreg__2__POS EQU 2
pwm_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
pwm_PWMUDB_genblk8_stsreg__3__POS EQU 3
pwm_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
pwm_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK3
pwm_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
pwm_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
pwm_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
pwm_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST3
pwm_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST3
pwm_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST3
pwm_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A02
pwm_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A12
pwm_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D02
pwm_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D12
pwm_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
pwm_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F02
pwm_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F12
pwm_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A2
pwm_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_UDB_W8_A02
pwm_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_UDB_W8_A12
pwm_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D2
pwm_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_UDB_W8_D02
pwm_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_UDB_W8_D12
pwm_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
pwm_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F2
pwm_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_UDB_W8_F02
pwm_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_UDB_W8_F12
pwm_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
pwm_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
pwm_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_UDB_CAT16_A3
pwm_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_UDB_W8_A03
pwm_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_UDB_W8_A13
pwm_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_UDB_CAT16_D3
pwm_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_UDB_W8_D03
pwm_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_UDB_W8_D13
pwm_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
pwm_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_UDB_CAT16_F3
pwm_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_UDB_W8_F03
pwm_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_UDB_W8_F13
pwm_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
pwm_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3

/* red */
red__0__DR EQU CYREG_GPIO_PRT2_DR
red__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
red__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
red__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
red__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
red__0__HSIOM_MASK EQU 0x0F000000
red__0__HSIOM_SHIFT EQU 24
red__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
red__0__INTR EQU CYREG_GPIO_PRT2_INTR
red__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
red__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
red__0__MASK EQU 0x40
red__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
red__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
red__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
red__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
red__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
red__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
red__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
red__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
red__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
red__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
red__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
red__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
red__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
red__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
red__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
red__0__PC EQU CYREG_GPIO_PRT2_PC
red__0__PC2 EQU CYREG_GPIO_PRT2_PC2
red__0__PORT EQU 2
red__0__PS EQU CYREG_GPIO_PRT2_PS
red__0__SHIFT EQU 6
red__DR EQU CYREG_GPIO_PRT2_DR
red__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
red__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
red__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
red__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
red__INTR EQU CYREG_GPIO_PRT2_INTR
red__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
red__INTSTAT EQU CYREG_GPIO_PRT2_INTR
red__MASK EQU 0x40
red__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
red__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
red__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
red__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
red__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
red__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
red__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
red__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
red__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
red__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
red__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
red__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
red__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
red__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
red__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
red__PC EQU CYREG_GPIO_PRT2_PC
red__PC2 EQU CYREG_GPIO_PRT2_PC2
red__PORT EQU 2
red__PS EQU CYREG_GPIO_PRT2_PS
red__SHIFT EQU 6

/* blue */
blue__0__DR EQU CYREG_GPIO_PRT3_DR
blue__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
blue__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
blue__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
blue__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
blue__0__HSIOM_MASK EQU 0xF0000000
blue__0__HSIOM_SHIFT EQU 28
blue__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
blue__0__INTR EQU CYREG_GPIO_PRT3_INTR
blue__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
blue__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
blue__0__MASK EQU 0x80
blue__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
blue__0__OUT_SEL_SHIFT EQU 14
blue__0__OUT_SEL_VAL EQU 1
blue__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
blue__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
blue__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
blue__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
blue__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
blue__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
blue__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
blue__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
blue__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
blue__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
blue__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
blue__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
blue__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
blue__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
blue__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
blue__0__PC EQU CYREG_GPIO_PRT3_PC
blue__0__PC2 EQU CYREG_GPIO_PRT3_PC2
blue__0__PORT EQU 3
blue__0__PS EQU CYREG_GPIO_PRT3_PS
blue__0__SHIFT EQU 7
blue__DR EQU CYREG_GPIO_PRT3_DR
blue__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
blue__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
blue__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
blue__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
blue__INTR EQU CYREG_GPIO_PRT3_INTR
blue__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
blue__INTSTAT EQU CYREG_GPIO_PRT3_INTR
blue__MASK EQU 0x80
blue__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
blue__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
blue__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
blue__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
blue__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
blue__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
blue__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
blue__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
blue__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
blue__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
blue__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
blue__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
blue__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
blue__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
blue__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
blue__PC EQU CYREG_GPIO_PRT3_PC
blue__PC2 EQU CYREG_GPIO_PRT3_PC2
blue__PORT EQU 3
blue__PS EQU CYREG_GPIO_PRT3_PS
blue__SHIFT EQU 7

/* green */
green__0__DR EQU CYREG_GPIO_PRT3_DR
green__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
green__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
green__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
green__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
green__0__HSIOM_MASK EQU 0x0F000000
green__0__HSIOM_SHIFT EQU 24
green__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
green__0__INTR EQU CYREG_GPIO_PRT3_INTR
green__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
green__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
green__0__MASK EQU 0x40
green__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
green__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
green__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
green__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
green__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
green__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
green__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
green__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
green__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
green__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
green__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
green__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
green__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
green__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
green__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
green__0__PC EQU CYREG_GPIO_PRT3_PC
green__0__PC2 EQU CYREG_GPIO_PRT3_PC2
green__0__PORT EQU 3
green__0__PS EQU CYREG_GPIO_PRT3_PS
green__0__SHIFT EQU 6
green__DR EQU CYREG_GPIO_PRT3_DR
green__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
green__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
green__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
green__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
green__INTR EQU CYREG_GPIO_PRT3_INTR
green__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
green__INTSTAT EQU CYREG_GPIO_PRT3_INTR
green__MASK EQU 0x40
green__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
green__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
green__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
green__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
green__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
green__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
green__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
green__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
green__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
green__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
green__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
green__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
green__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
green__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
green__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
green__PC EQU CYREG_GPIO_PRT3_PC
green__PC2 EQU CYREG_GPIO_PRT3_PC2
green__PORT EQU 3
green__PS EQU CYREG_GPIO_PRT3_PS
green__SHIFT EQU 6

/* isr_1 */
isr_1__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_1__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_1__INTC_MASK EQU 0x40000
isr_1__INTC_NUMBER EQU 18
isr_1__INTC_PRIOR_MASK EQU 0xC00000
isr_1__INTC_PRIOR_NUM EQU 3
isr_1__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
isr_1__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_1__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* isr_2 */
isr_2__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_2__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_2__INTC_MASK EQU 0x02
isr_2__INTC_NUMBER EQU 1
isr_2__INTC_PRIOR_MASK EQU 0xC000
isr_2__INTC_PRIOR_NUM EQU 3
isr_2__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
isr_2__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_2__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* IR_ADC_cy_psoc4_sar */
IR_ADC_cy_psoc4_sar__SAR_ANA_TRIM EQU CYREG_SAR_ANA_TRIM
IR_ADC_cy_psoc4_sar__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG0
IR_ADC_cy_psoc4_sar__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG1
IR_ADC_cy_psoc4_sar__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG2
IR_ADC_cy_psoc4_sar__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG3
IR_ADC_cy_psoc4_sar__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG4
IR_ADC_cy_psoc4_sar__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG5
IR_ADC_cy_psoc4_sar__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG6
IR_ADC_cy_psoc4_sar__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG7
IR_ADC_cy_psoc4_sar__SAR_CHAN_CONFIG08 EQU CYREG_SAR_CHAN_CONFIG8
IR_ADC_cy_psoc4_sar__SAR_CHAN_CONFIG09 EQU CYREG_SAR_CHAN_CONFIG9
IR_ADC_cy_psoc4_sar__SAR_CHAN_CONFIG10 EQU CYREG_SAR_CHAN_CONFIG10
IR_ADC_cy_psoc4_sar__SAR_CHAN_CONFIG11 EQU CYREG_SAR_CHAN_CONFIG11
IR_ADC_cy_psoc4_sar__SAR_CHAN_CONFIG12 EQU CYREG_SAR_CHAN_CONFIG12
IR_ADC_cy_psoc4_sar__SAR_CHAN_CONFIG13 EQU CYREG_SAR_CHAN_CONFIG13
IR_ADC_cy_psoc4_sar__SAR_CHAN_CONFIG14 EQU CYREG_SAR_CHAN_CONFIG14
IR_ADC_cy_psoc4_sar__SAR_CHAN_CONFIG15 EQU CYREG_SAR_CHAN_CONFIG15
IR_ADC_cy_psoc4_sar__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
IR_ADC_cy_psoc4_sar__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
IR_ADC_cy_psoc4_sar__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT0
IR_ADC_cy_psoc4_sar__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT1
IR_ADC_cy_psoc4_sar__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT2
IR_ADC_cy_psoc4_sar__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT3
IR_ADC_cy_psoc4_sar__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT4
IR_ADC_cy_psoc4_sar__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT5
IR_ADC_cy_psoc4_sar__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT6
IR_ADC_cy_psoc4_sar__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT7
IR_ADC_cy_psoc4_sar__SAR_CHAN_RESULT08 EQU CYREG_SAR_CHAN_RESULT8
IR_ADC_cy_psoc4_sar__SAR_CHAN_RESULT09 EQU CYREG_SAR_CHAN_RESULT9
IR_ADC_cy_psoc4_sar__SAR_CHAN_RESULT10 EQU CYREG_SAR_CHAN_RESULT10
IR_ADC_cy_psoc4_sar__SAR_CHAN_RESULT11 EQU CYREG_SAR_CHAN_RESULT11
IR_ADC_cy_psoc4_sar__SAR_CHAN_RESULT12 EQU CYREG_SAR_CHAN_RESULT12
IR_ADC_cy_psoc4_sar__SAR_CHAN_RESULT13 EQU CYREG_SAR_CHAN_RESULT13
IR_ADC_cy_psoc4_sar__SAR_CHAN_RESULT14 EQU CYREG_SAR_CHAN_RESULT14
IR_ADC_cy_psoc4_sar__SAR_CHAN_RESULT15 EQU CYREG_SAR_CHAN_RESULT15
IR_ADC_cy_psoc4_sar__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
IR_ADC_cy_psoc4_sar__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK0
IR_ADC_cy_psoc4_sar__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK1
IR_ADC_cy_psoc4_sar__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK2
IR_ADC_cy_psoc4_sar__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK3
IR_ADC_cy_psoc4_sar__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK4
IR_ADC_cy_psoc4_sar__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK5
IR_ADC_cy_psoc4_sar__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK6
IR_ADC_cy_psoc4_sar__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK7
IR_ADC_cy_psoc4_sar__SAR_CHAN_WORK08 EQU CYREG_SAR_CHAN_WORK8
IR_ADC_cy_psoc4_sar__SAR_CHAN_WORK09 EQU CYREG_SAR_CHAN_WORK9
IR_ADC_cy_psoc4_sar__SAR_CHAN_WORK10 EQU CYREG_SAR_CHAN_WORK10
IR_ADC_cy_psoc4_sar__SAR_CHAN_WORK11 EQU CYREG_SAR_CHAN_WORK11
IR_ADC_cy_psoc4_sar__SAR_CHAN_WORK12 EQU CYREG_SAR_CHAN_WORK12
IR_ADC_cy_psoc4_sar__SAR_CHAN_WORK13 EQU CYREG_SAR_CHAN_WORK13
IR_ADC_cy_psoc4_sar__SAR_CHAN_WORK14 EQU CYREG_SAR_CHAN_WORK14
IR_ADC_cy_psoc4_sar__SAR_CHAN_WORK15 EQU CYREG_SAR_CHAN_WORK15
IR_ADC_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
IR_ADC_cy_psoc4_sar__SAR_DFT_CTRL EQU CYREG_SAR_DFT_CTRL
IR_ADC_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
IR_ADC_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
IR_ADC_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
IR_ADC_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
IR_ADC_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
IR_ADC_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
IR_ADC_cy_psoc4_sar__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
IR_ADC_cy_psoc4_sar__SAR_NUMBER EQU 0
IR_ADC_cy_psoc4_sar__SAR_PUMP_CTRL EQU CYREG_SAR_PUMP_CTRL
IR_ADC_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
IR_ADC_cy_psoc4_sar__SAR_RANGE_INTR EQU CYREG_SAR_RANGE_INTR
IR_ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
IR_ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
IR_ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
IR_ADC_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
IR_ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
IR_ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
IR_ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
IR_ADC_cy_psoc4_sar__SAR_SATURATE_INTR EQU CYREG_SAR_SATURATE_INTR
IR_ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
IR_ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
IR_ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
IR_ADC_cy_psoc4_sar__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
IR_ADC_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS
IR_ADC_cy_psoc4_sar__SAR_WOUNDING EQU CYREG_SAR_WOUNDING

/* IR_ADC_cy_psoc4_sarmux_8 */
IR_ADC_cy_psoc4_sarmux_8__CH_0_PIN EQU 5
IR_ADC_cy_psoc4_sarmux_8__CH_0_PORT EQU 0
IR_ADC_cy_psoc4_sarmux_8__CH_1_PIN EQU 1
IR_ADC_cy_psoc4_sarmux_8__CH_1_PORT EQU 0
IR_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG0
IR_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG1
IR_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG2
IR_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG3
IR_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG4
IR_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG5
IR_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG6
IR_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG7
IR_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG08 EQU CYREG_SAR_CHAN_CONFIG8
IR_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG09 EQU CYREG_SAR_CHAN_CONFIG9
IR_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG10 EQU CYREG_SAR_CHAN_CONFIG10
IR_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG11 EQU CYREG_SAR_CHAN_CONFIG11
IR_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG12 EQU CYREG_SAR_CHAN_CONFIG12
IR_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG13 EQU CYREG_SAR_CHAN_CONFIG13
IR_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG14 EQU CYREG_SAR_CHAN_CONFIG14
IR_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG15 EQU CYREG_SAR_CHAN_CONFIG15
IR_ADC_cy_psoc4_sarmux_8__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
IR_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
IR_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT0
IR_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT1
IR_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT2
IR_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT3
IR_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT4
IR_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT5
IR_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT6
IR_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT7
IR_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT08 EQU CYREG_SAR_CHAN_RESULT8
IR_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT09 EQU CYREG_SAR_CHAN_RESULT9
IR_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT10 EQU CYREG_SAR_CHAN_RESULT10
IR_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT11 EQU CYREG_SAR_CHAN_RESULT11
IR_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT12 EQU CYREG_SAR_CHAN_RESULT12
IR_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT13 EQU CYREG_SAR_CHAN_RESULT13
IR_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT14 EQU CYREG_SAR_CHAN_RESULT14
IR_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT15 EQU CYREG_SAR_CHAN_RESULT15
IR_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
IR_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK0
IR_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK1
IR_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK2
IR_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK3
IR_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK4
IR_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK5
IR_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK6
IR_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK7
IR_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK08 EQU CYREG_SAR_CHAN_WORK8
IR_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK09 EQU CYREG_SAR_CHAN_WORK9
IR_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK10 EQU CYREG_SAR_CHAN_WORK10
IR_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK11 EQU CYREG_SAR_CHAN_WORK11
IR_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK12 EQU CYREG_SAR_CHAN_WORK12
IR_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK13 EQU CYREG_SAR_CHAN_WORK13
IR_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK14 EQU CYREG_SAR_CHAN_WORK14
IR_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK15 EQU CYREG_SAR_CHAN_WORK15
IR_ADC_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG EQU CYREG_SAR_INJ_CHAN_CONFIG
IR_ADC_cy_psoc4_sarmux_8__SAR_INJ_RESULT EQU CYREG_SAR_INJ_RESULT
IR_ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
IR_ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
IR_ADC_cy_psoc4_sarmux_8__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
IR_ADC_cy_psoc4_sarmux_8__VNEG EQU 0

/* IR_ADC_intClock */
IR_ADC_intClock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL6
IR_ADC_intClock__DIV_ID EQU 0x00000040
IR_ADC_intClock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
IR_ADC_intClock__PA_DIV_ID EQU 0x000000FF

/* IR_ADC_IRQ */
IR_ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
IR_ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
IR_ADC_IRQ__INTC_MASK EQU 0x8000
IR_ADC_IRQ__INTC_NUMBER EQU 15
IR_ADC_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
IR_ADC_IRQ__INTC_PRIOR_NUM EQU 3
IR_ADC_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
IR_ADC_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
IR_ADC_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Clock_1 */
Clock_1__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL12
Clock_1__DIV_ID EQU 0x00000041
Clock_1__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
Clock_1__PA_DIV_ID EQU 0x000000FF

/* Clock_2 */
Clock_2__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL9
Clock_2__DIV_ID EQU 0x00000042
Clock_2__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
Clock_2__PA_DIV_ID EQU 0x000000FF

/* Clock_3 */
Clock_3__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL14
Clock_3__DIV_ID EQU 0x00000043
Clock_3__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL3
Clock_3__PA_DIV_ID EQU 0x000000FF

/* IR_pin1 */
IR_pin1__0__DR EQU CYREG_GPIO_PRT3_DR
IR_pin1__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
IR_pin1__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
IR_pin1__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
IR_pin1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
IR_pin1__0__HSIOM_MASK EQU 0x00F00000
IR_pin1__0__HSIOM_SHIFT EQU 20
IR_pin1__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
IR_pin1__0__INTR EQU CYREG_GPIO_PRT3_INTR
IR_pin1__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
IR_pin1__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
IR_pin1__0__MASK EQU 0x20
IR_pin1__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
IR_pin1__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
IR_pin1__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
IR_pin1__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
IR_pin1__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
IR_pin1__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
IR_pin1__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
IR_pin1__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
IR_pin1__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
IR_pin1__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
IR_pin1__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
IR_pin1__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
IR_pin1__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
IR_pin1__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
IR_pin1__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
IR_pin1__0__PC EQU CYREG_GPIO_PRT3_PC
IR_pin1__0__PC2 EQU CYREG_GPIO_PRT3_PC2
IR_pin1__0__PORT EQU 3
IR_pin1__0__PS EQU CYREG_GPIO_PRT3_PS
IR_pin1__0__SHIFT EQU 5
IR_pin1__DR EQU CYREG_GPIO_PRT3_DR
IR_pin1__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
IR_pin1__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
IR_pin1__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
IR_pin1__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
IR_pin1__INTR EQU CYREG_GPIO_PRT3_INTR
IR_pin1__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
IR_pin1__INTSTAT EQU CYREG_GPIO_PRT3_INTR
IR_pin1__MASK EQU 0x20
IR_pin1__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
IR_pin1__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
IR_pin1__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
IR_pin1__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
IR_pin1__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
IR_pin1__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
IR_pin1__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
IR_pin1__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
IR_pin1__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
IR_pin1__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
IR_pin1__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
IR_pin1__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
IR_pin1__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
IR_pin1__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
IR_pin1__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
IR_pin1__PC EQU CYREG_GPIO_PRT3_PC
IR_pin1__PC2 EQU CYREG_GPIO_PRT3_PC2
IR_pin1__PORT EQU 3
IR_pin1__PS EQU CYREG_GPIO_PRT3_PS
IR_pin1__SHIFT EQU 5

/* IR_pin2 */
IR_pin2__0__DR EQU CYREG_GPIO_PRT3_DR
IR_pin2__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
IR_pin2__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
IR_pin2__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
IR_pin2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
IR_pin2__0__HSIOM_MASK EQU 0x000000F0
IR_pin2__0__HSIOM_SHIFT EQU 4
IR_pin2__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
IR_pin2__0__INTR EQU CYREG_GPIO_PRT3_INTR
IR_pin2__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
IR_pin2__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
IR_pin2__0__MASK EQU 0x02
IR_pin2__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
IR_pin2__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
IR_pin2__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
IR_pin2__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
IR_pin2__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
IR_pin2__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
IR_pin2__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
IR_pin2__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
IR_pin2__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
IR_pin2__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
IR_pin2__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
IR_pin2__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
IR_pin2__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
IR_pin2__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
IR_pin2__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
IR_pin2__0__PC EQU CYREG_GPIO_PRT3_PC
IR_pin2__0__PC2 EQU CYREG_GPIO_PRT3_PC2
IR_pin2__0__PORT EQU 3
IR_pin2__0__PS EQU CYREG_GPIO_PRT3_PS
IR_pin2__0__SHIFT EQU 1
IR_pin2__DR EQU CYREG_GPIO_PRT3_DR
IR_pin2__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
IR_pin2__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
IR_pin2__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
IR_pin2__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
IR_pin2__INTR EQU CYREG_GPIO_PRT3_INTR
IR_pin2__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
IR_pin2__INTSTAT EQU CYREG_GPIO_PRT3_INTR
IR_pin2__MASK EQU 0x02
IR_pin2__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
IR_pin2__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
IR_pin2__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
IR_pin2__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
IR_pin2__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
IR_pin2__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
IR_pin2__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
IR_pin2__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
IR_pin2__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
IR_pin2__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
IR_pin2__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
IR_pin2__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
IR_pin2__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
IR_pin2__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
IR_pin2__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
IR_pin2__PC EQU CYREG_GPIO_PRT3_PC
IR_pin2__PC2 EQU CYREG_GPIO_PRT3_PC2
IR_pin2__PORT EQU 3
IR_pin2__PS EQU CYREG_GPIO_PRT3_PS
IR_pin2__SHIFT EQU 1

/* Timer_1_cy_m0s8_tcpwm_1 */
Timer_1_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
Timer_1_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
Timer_1_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
Timer_1_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
Timer_1_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
Timer_1_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
Timer_1_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
Timer_1_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
Timer_1_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
Timer_1_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
Timer_1_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
Timer_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
Timer_1_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
Timer_1_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
Timer_1_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

/* Timer_2_TimerUDB */
Timer_2_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_2_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_2_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL1
Timer_2_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST1
Timer_2_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_2_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_2_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_2_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_2_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timer_2_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK1
Timer_2_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
Timer_2_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
Timer_2_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL1
Timer_2_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST1
Timer_2_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST1
Timer_2_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST1
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL0
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL0
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL0
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL0
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL0
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK0
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK0
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK0
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK0
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_CONTROL_REG EQU CYREG_UDB_W32_CTL
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_COUNT_REG EQU CYREG_UDB_W32_CTL
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_PERIOD_REG EQU CYREG_UDB_W32_MSK
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL0
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL0
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST0
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL0
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST0
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK0
Timer_2_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A00
Timer_2_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A10
Timer_2_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D00
Timer_2_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D10
Timer_2_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL0
Timer_2_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F00
Timer_2_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F10
Timer_2_TimerUDB_sT16_timerdp_u0__32BIT_A0_REG EQU CYREG_UDB_W32_A0
Timer_2_TimerUDB_sT16_timerdp_u0__32BIT_A1_REG EQU CYREG_UDB_W32_A1
Timer_2_TimerUDB_sT16_timerdp_u0__32BIT_D0_REG EQU CYREG_UDB_W32_D0
Timer_2_TimerUDB_sT16_timerdp_u0__32BIT_D1_REG EQU CYREG_UDB_W32_D1
Timer_2_TimerUDB_sT16_timerdp_u0__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL
Timer_2_TimerUDB_sT16_timerdp_u0__32BIT_F0_REG EQU CYREG_UDB_W32_F0
Timer_2_TimerUDB_sT16_timerdp_u0__32BIT_F1_REG EQU CYREG_UDB_W32_F1
Timer_2_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A0
Timer_2_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_UDB_W8_A00
Timer_2_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_UDB_W8_A10
Timer_2_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D0
Timer_2_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_UDB_W8_D00
Timer_2_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_UDB_W8_D10
Timer_2_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL0
Timer_2_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F0
Timer_2_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_UDB_W8_F00
Timer_2_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_UDB_W8_F10
Timer_2_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
Timer_2_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
Timer_2_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_UDB_W16_A01
Timer_2_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_UDB_W16_A11
Timer_2_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_UDB_W16_D01
Timer_2_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_UDB_W16_D11
Timer_2_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL1
Timer_2_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_UDB_W16_F01
Timer_2_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_UDB_W16_F11
Timer_2_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_UDB_CAT16_A1
Timer_2_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_UDB_W8_A01
Timer_2_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_UDB_W8_A11
Timer_2_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_UDB_CAT16_D1
Timer_2_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_UDB_W8_D01
Timer_2_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_UDB_W8_D11
Timer_2_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL1
Timer_2_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_UDB_CAT16_F1
Timer_2_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_UDB_W8_F01
Timer_2_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_UDB_W8_F11
Timer_2_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
Timer_2_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1

/* ECHO_pin */
ECHO_pin__0__DR EQU CYREG_GPIO_PRT3_DR
ECHO_pin__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
ECHO_pin__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
ECHO_pin__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
ECHO_pin__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
ECHO_pin__0__HSIOM_MASK EQU 0x00000F00
ECHO_pin__0__HSIOM_SHIFT EQU 8
ECHO_pin__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
ECHO_pin__0__INTR EQU CYREG_GPIO_PRT3_INTR
ECHO_pin__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
ECHO_pin__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
ECHO_pin__0__MASK EQU 0x04
ECHO_pin__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
ECHO_pin__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
ECHO_pin__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
ECHO_pin__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
ECHO_pin__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
ECHO_pin__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
ECHO_pin__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
ECHO_pin__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
ECHO_pin__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
ECHO_pin__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
ECHO_pin__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
ECHO_pin__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
ECHO_pin__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
ECHO_pin__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
ECHO_pin__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
ECHO_pin__0__PC EQU CYREG_GPIO_PRT3_PC
ECHO_pin__0__PC2 EQU CYREG_GPIO_PRT3_PC2
ECHO_pin__0__PORT EQU 3
ECHO_pin__0__PS EQU CYREG_GPIO_PRT3_PS
ECHO_pin__0__SHIFT EQU 2
ECHO_pin__DR EQU CYREG_GPIO_PRT3_DR
ECHO_pin__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
ECHO_pin__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
ECHO_pin__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
ECHO_pin__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
ECHO_pin__INTR EQU CYREG_GPIO_PRT3_INTR
ECHO_pin__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
ECHO_pin__INTSTAT EQU CYREG_GPIO_PRT3_INTR
ECHO_pin__MASK EQU 0x04
ECHO_pin__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
ECHO_pin__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
ECHO_pin__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
ECHO_pin__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
ECHO_pin__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
ECHO_pin__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
ECHO_pin__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
ECHO_pin__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
ECHO_pin__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
ECHO_pin__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
ECHO_pin__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
ECHO_pin__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
ECHO_pin__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
ECHO_pin__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
ECHO_pin__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
ECHO_pin__PC EQU CYREG_GPIO_PRT3_PC
ECHO_pin__PC2 EQU CYREG_GPIO_PRT3_PC2
ECHO_pin__PORT EQU 3
ECHO_pin__PS EQU CYREG_GPIO_PRT3_PS
ECHO_pin__SHIFT EQU 2

/* LCD_display_LCDPort */
LCD_display_LCDPort__0__DR EQU CYREG_GPIO_PRT1_DR
LCD_display_LCDPort__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LCD_display_LCDPort__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LCD_display_LCDPort__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LCD_display_LCDPort__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LCD_display_LCDPort__0__HSIOM_MASK EQU 0x0000000F
LCD_display_LCDPort__0__HSIOM_SHIFT EQU 0
LCD_display_LCDPort__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LCD_display_LCDPort__0__INTR EQU CYREG_GPIO_PRT1_INTR
LCD_display_LCDPort__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LCD_display_LCDPort__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LCD_display_LCDPort__0__MASK EQU 0x01
LCD_display_LCDPort__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LCD_display_LCDPort__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LCD_display_LCDPort__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LCD_display_LCDPort__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LCD_display_LCDPort__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LCD_display_LCDPort__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LCD_display_LCDPort__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LCD_display_LCDPort__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LCD_display_LCDPort__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LCD_display_LCDPort__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LCD_display_LCDPort__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LCD_display_LCDPort__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LCD_display_LCDPort__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LCD_display_LCDPort__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LCD_display_LCDPort__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LCD_display_LCDPort__0__PC EQU CYREG_GPIO_PRT1_PC
LCD_display_LCDPort__0__PC2 EQU CYREG_GPIO_PRT1_PC2
LCD_display_LCDPort__0__PORT EQU 1
LCD_display_LCDPort__0__PS EQU CYREG_GPIO_PRT1_PS
LCD_display_LCDPort__0__SHIFT EQU 0
LCD_display_LCDPort__1__DR EQU CYREG_GPIO_PRT1_DR
LCD_display_LCDPort__1__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LCD_display_LCDPort__1__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LCD_display_LCDPort__1__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LCD_display_LCDPort__1__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LCD_display_LCDPort__1__HSIOM_MASK EQU 0x000000F0
LCD_display_LCDPort__1__HSIOM_SHIFT EQU 4
LCD_display_LCDPort__1__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LCD_display_LCDPort__1__INTR EQU CYREG_GPIO_PRT1_INTR
LCD_display_LCDPort__1__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LCD_display_LCDPort__1__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LCD_display_LCDPort__1__MASK EQU 0x02
LCD_display_LCDPort__1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LCD_display_LCDPort__1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LCD_display_LCDPort__1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LCD_display_LCDPort__1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LCD_display_LCDPort__1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LCD_display_LCDPort__1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LCD_display_LCDPort__1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LCD_display_LCDPort__1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LCD_display_LCDPort__1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LCD_display_LCDPort__1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LCD_display_LCDPort__1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LCD_display_LCDPort__1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LCD_display_LCDPort__1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LCD_display_LCDPort__1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LCD_display_LCDPort__1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LCD_display_LCDPort__1__PC EQU CYREG_GPIO_PRT1_PC
LCD_display_LCDPort__1__PC2 EQU CYREG_GPIO_PRT1_PC2
LCD_display_LCDPort__1__PORT EQU 1
LCD_display_LCDPort__1__PS EQU CYREG_GPIO_PRT1_PS
LCD_display_LCDPort__1__SHIFT EQU 1
LCD_display_LCDPort__2__DR EQU CYREG_GPIO_PRT1_DR
LCD_display_LCDPort__2__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LCD_display_LCDPort__2__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LCD_display_LCDPort__2__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LCD_display_LCDPort__2__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LCD_display_LCDPort__2__HSIOM_MASK EQU 0x00000F00
LCD_display_LCDPort__2__HSIOM_SHIFT EQU 8
LCD_display_LCDPort__2__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LCD_display_LCDPort__2__INTR EQU CYREG_GPIO_PRT1_INTR
LCD_display_LCDPort__2__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LCD_display_LCDPort__2__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LCD_display_LCDPort__2__MASK EQU 0x04
LCD_display_LCDPort__2__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LCD_display_LCDPort__2__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LCD_display_LCDPort__2__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LCD_display_LCDPort__2__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LCD_display_LCDPort__2__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LCD_display_LCDPort__2__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LCD_display_LCDPort__2__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LCD_display_LCDPort__2__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LCD_display_LCDPort__2__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LCD_display_LCDPort__2__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LCD_display_LCDPort__2__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LCD_display_LCDPort__2__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LCD_display_LCDPort__2__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LCD_display_LCDPort__2__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LCD_display_LCDPort__2__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LCD_display_LCDPort__2__PC EQU CYREG_GPIO_PRT1_PC
LCD_display_LCDPort__2__PC2 EQU CYREG_GPIO_PRT1_PC2
LCD_display_LCDPort__2__PORT EQU 1
LCD_display_LCDPort__2__PS EQU CYREG_GPIO_PRT1_PS
LCD_display_LCDPort__2__SHIFT EQU 2
LCD_display_LCDPort__3__DR EQU CYREG_GPIO_PRT1_DR
LCD_display_LCDPort__3__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LCD_display_LCDPort__3__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LCD_display_LCDPort__3__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LCD_display_LCDPort__3__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LCD_display_LCDPort__3__HSIOM_MASK EQU 0x0000F000
LCD_display_LCDPort__3__HSIOM_SHIFT EQU 12
LCD_display_LCDPort__3__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LCD_display_LCDPort__3__INTR EQU CYREG_GPIO_PRT1_INTR
LCD_display_LCDPort__3__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LCD_display_LCDPort__3__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LCD_display_LCDPort__3__MASK EQU 0x08
LCD_display_LCDPort__3__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LCD_display_LCDPort__3__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LCD_display_LCDPort__3__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LCD_display_LCDPort__3__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LCD_display_LCDPort__3__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LCD_display_LCDPort__3__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LCD_display_LCDPort__3__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LCD_display_LCDPort__3__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LCD_display_LCDPort__3__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LCD_display_LCDPort__3__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LCD_display_LCDPort__3__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LCD_display_LCDPort__3__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LCD_display_LCDPort__3__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LCD_display_LCDPort__3__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LCD_display_LCDPort__3__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LCD_display_LCDPort__3__PC EQU CYREG_GPIO_PRT1_PC
LCD_display_LCDPort__3__PC2 EQU CYREG_GPIO_PRT1_PC2
LCD_display_LCDPort__3__PORT EQU 1
LCD_display_LCDPort__3__PS EQU CYREG_GPIO_PRT1_PS
LCD_display_LCDPort__3__SHIFT EQU 3
LCD_display_LCDPort__4__DR EQU CYREG_GPIO_PRT1_DR
LCD_display_LCDPort__4__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LCD_display_LCDPort__4__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LCD_display_LCDPort__4__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LCD_display_LCDPort__4__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LCD_display_LCDPort__4__HSIOM_MASK EQU 0x000F0000
LCD_display_LCDPort__4__HSIOM_SHIFT EQU 16
LCD_display_LCDPort__4__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LCD_display_LCDPort__4__INTR EQU CYREG_GPIO_PRT1_INTR
LCD_display_LCDPort__4__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LCD_display_LCDPort__4__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LCD_display_LCDPort__4__MASK EQU 0x10
LCD_display_LCDPort__4__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LCD_display_LCDPort__4__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LCD_display_LCDPort__4__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LCD_display_LCDPort__4__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LCD_display_LCDPort__4__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LCD_display_LCDPort__4__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LCD_display_LCDPort__4__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LCD_display_LCDPort__4__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LCD_display_LCDPort__4__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LCD_display_LCDPort__4__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LCD_display_LCDPort__4__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LCD_display_LCDPort__4__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LCD_display_LCDPort__4__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LCD_display_LCDPort__4__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LCD_display_LCDPort__4__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LCD_display_LCDPort__4__PC EQU CYREG_GPIO_PRT1_PC
LCD_display_LCDPort__4__PC2 EQU CYREG_GPIO_PRT1_PC2
LCD_display_LCDPort__4__PORT EQU 1
LCD_display_LCDPort__4__PS EQU CYREG_GPIO_PRT1_PS
LCD_display_LCDPort__4__SHIFT EQU 4
LCD_display_LCDPort__5__DR EQU CYREG_GPIO_PRT1_DR
LCD_display_LCDPort__5__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LCD_display_LCDPort__5__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LCD_display_LCDPort__5__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LCD_display_LCDPort__5__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LCD_display_LCDPort__5__HSIOM_MASK EQU 0x00F00000
LCD_display_LCDPort__5__HSIOM_SHIFT EQU 20
LCD_display_LCDPort__5__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LCD_display_LCDPort__5__INTR EQU CYREG_GPIO_PRT1_INTR
LCD_display_LCDPort__5__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LCD_display_LCDPort__5__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LCD_display_LCDPort__5__MASK EQU 0x20
LCD_display_LCDPort__5__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LCD_display_LCDPort__5__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LCD_display_LCDPort__5__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LCD_display_LCDPort__5__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LCD_display_LCDPort__5__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LCD_display_LCDPort__5__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LCD_display_LCDPort__5__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LCD_display_LCDPort__5__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LCD_display_LCDPort__5__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LCD_display_LCDPort__5__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LCD_display_LCDPort__5__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LCD_display_LCDPort__5__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LCD_display_LCDPort__5__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LCD_display_LCDPort__5__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LCD_display_LCDPort__5__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LCD_display_LCDPort__5__PC EQU CYREG_GPIO_PRT1_PC
LCD_display_LCDPort__5__PC2 EQU CYREG_GPIO_PRT1_PC2
LCD_display_LCDPort__5__PORT EQU 1
LCD_display_LCDPort__5__PS EQU CYREG_GPIO_PRT1_PS
LCD_display_LCDPort__5__SHIFT EQU 5
LCD_display_LCDPort__6__DR EQU CYREG_GPIO_PRT1_DR
LCD_display_LCDPort__6__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LCD_display_LCDPort__6__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LCD_display_LCDPort__6__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LCD_display_LCDPort__6__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LCD_display_LCDPort__6__HSIOM_MASK EQU 0x0F000000
LCD_display_LCDPort__6__HSIOM_SHIFT EQU 24
LCD_display_LCDPort__6__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LCD_display_LCDPort__6__INTR EQU CYREG_GPIO_PRT1_INTR
LCD_display_LCDPort__6__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LCD_display_LCDPort__6__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LCD_display_LCDPort__6__MASK EQU 0x40
LCD_display_LCDPort__6__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LCD_display_LCDPort__6__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LCD_display_LCDPort__6__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LCD_display_LCDPort__6__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LCD_display_LCDPort__6__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LCD_display_LCDPort__6__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LCD_display_LCDPort__6__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LCD_display_LCDPort__6__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LCD_display_LCDPort__6__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LCD_display_LCDPort__6__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LCD_display_LCDPort__6__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LCD_display_LCDPort__6__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LCD_display_LCDPort__6__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LCD_display_LCDPort__6__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LCD_display_LCDPort__6__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LCD_display_LCDPort__6__PC EQU CYREG_GPIO_PRT1_PC
LCD_display_LCDPort__6__PC2 EQU CYREG_GPIO_PRT1_PC2
LCD_display_LCDPort__6__PORT EQU 1
LCD_display_LCDPort__6__PS EQU CYREG_GPIO_PRT1_PS
LCD_display_LCDPort__6__SHIFT EQU 6
LCD_display_LCDPort__DR EQU CYREG_GPIO_PRT1_DR
LCD_display_LCDPort__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LCD_display_LCDPort__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LCD_display_LCDPort__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LCD_display_LCDPort__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LCD_display_LCDPort__INTR EQU CYREG_GPIO_PRT1_INTR
LCD_display_LCDPort__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LCD_display_LCDPort__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LCD_display_LCDPort__MASK EQU 0x7F
LCD_display_LCDPort__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LCD_display_LCDPort__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LCD_display_LCDPort__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LCD_display_LCDPort__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LCD_display_LCDPort__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LCD_display_LCDPort__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LCD_display_LCDPort__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LCD_display_LCDPort__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LCD_display_LCDPort__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LCD_display_LCDPort__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LCD_display_LCDPort__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LCD_display_LCDPort__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LCD_display_LCDPort__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LCD_display_LCDPort__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LCD_display_LCDPort__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LCD_display_LCDPort__PC EQU CYREG_GPIO_PRT1_PC
LCD_display_LCDPort__PC2 EQU CYREG_GPIO_PRT1_PC2
LCD_display_LCDPort__PORT EQU 1
LCD_display_LCDPort__PS EQU CYREG_GPIO_PRT1_PS
LCD_display_LCDPort__SHIFT EQU 0

/* TRIGGER_pin */
TRIGGER_pin__0__DR EQU CYREG_GPIO_PRT3_DR
TRIGGER_pin__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
TRIGGER_pin__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
TRIGGER_pin__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
TRIGGER_pin__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
TRIGGER_pin__0__HSIOM_MASK EQU 0x0000F000
TRIGGER_pin__0__HSIOM_SHIFT EQU 12
TRIGGER_pin__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
TRIGGER_pin__0__INTR EQU CYREG_GPIO_PRT3_INTR
TRIGGER_pin__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
TRIGGER_pin__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
TRIGGER_pin__0__MASK EQU 0x08
TRIGGER_pin__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
TRIGGER_pin__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
TRIGGER_pin__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
TRIGGER_pin__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
TRIGGER_pin__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
TRIGGER_pin__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
TRIGGER_pin__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
TRIGGER_pin__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
TRIGGER_pin__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
TRIGGER_pin__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
TRIGGER_pin__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
TRIGGER_pin__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
TRIGGER_pin__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
TRIGGER_pin__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
TRIGGER_pin__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
TRIGGER_pin__0__PC EQU CYREG_GPIO_PRT3_PC
TRIGGER_pin__0__PC2 EQU CYREG_GPIO_PRT3_PC2
TRIGGER_pin__0__PORT EQU 3
TRIGGER_pin__0__PS EQU CYREG_GPIO_PRT3_PS
TRIGGER_pin__0__SHIFT EQU 3
TRIGGER_pin__DR EQU CYREG_GPIO_PRT3_DR
TRIGGER_pin__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
TRIGGER_pin__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
TRIGGER_pin__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
TRIGGER_pin__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
TRIGGER_pin__INTR EQU CYREG_GPIO_PRT3_INTR
TRIGGER_pin__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
TRIGGER_pin__INTSTAT EQU CYREG_GPIO_PRT3_INTR
TRIGGER_pin__MASK EQU 0x08
TRIGGER_pin__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
TRIGGER_pin__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
TRIGGER_pin__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
TRIGGER_pin__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
TRIGGER_pin__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
TRIGGER_pin__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
TRIGGER_pin__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
TRIGGER_pin__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
TRIGGER_pin__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
TRIGGER_pin__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
TRIGGER_pin__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
TRIGGER_pin__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
TRIGGER_pin__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
TRIGGER_pin__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
TRIGGER_pin__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
TRIGGER_pin__PC EQU CYREG_GPIO_PRT3_PC
TRIGGER_pin__PC2 EQU CYREG_GPIO_PRT3_PC2
TRIGGER_pin__PORT EQU 3
TRIGGER_pin__PS EQU CYREG_GPIO_PRT3_PS
TRIGGER_pin__SHIFT EQU 3

/* left_control */
left_control_Sync_ctrl_reg__0__MASK EQU 0x01
left_control_Sync_ctrl_reg__0__POS EQU 0
left_control_Sync_ctrl_reg__1__MASK EQU 0x02
left_control_Sync_ctrl_reg__1__POS EQU 1
left_control_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL1
left_control_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL1
left_control_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL1
left_control_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL1
left_control_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL1
left_control_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK1
left_control_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK1
left_control_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK1
left_control_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK1
left_control_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL1
left_control_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL1
left_control_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST1
left_control_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL1
left_control_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST1
left_control_Sync_ctrl_reg__MASK EQU 0x03
left_control_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
left_control_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
left_control_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK1

/* left_forward */
left_forward__0__DR EQU CYREG_GPIO_PRT0_DR
left_forward__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
left_forward__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
left_forward__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
left_forward__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
left_forward__0__HSIOM_MASK EQU 0x00000F00
left_forward__0__HSIOM_SHIFT EQU 8
left_forward__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
left_forward__0__INTR EQU CYREG_GPIO_PRT0_INTR
left_forward__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
left_forward__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
left_forward__0__MASK EQU 0x04
left_forward__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
left_forward__0__OUT_SEL_SHIFT EQU 4
left_forward__0__OUT_SEL_VAL EQU 2
left_forward__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
left_forward__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
left_forward__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
left_forward__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
left_forward__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
left_forward__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
left_forward__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
left_forward__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
left_forward__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
left_forward__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
left_forward__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
left_forward__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
left_forward__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
left_forward__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
left_forward__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
left_forward__0__PC EQU CYREG_GPIO_PRT0_PC
left_forward__0__PC2 EQU CYREG_GPIO_PRT0_PC2
left_forward__0__PORT EQU 0
left_forward__0__PS EQU CYREG_GPIO_PRT0_PS
left_forward__0__SHIFT EQU 2
left_forward__DR EQU CYREG_GPIO_PRT0_DR
left_forward__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
left_forward__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
left_forward__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
left_forward__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
left_forward__INTR EQU CYREG_GPIO_PRT0_INTR
left_forward__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
left_forward__INTSTAT EQU CYREG_GPIO_PRT0_INTR
left_forward__MASK EQU 0x04
left_forward__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
left_forward__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
left_forward__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
left_forward__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
left_forward__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
left_forward__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
left_forward__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
left_forward__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
left_forward__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
left_forward__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
left_forward__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
left_forward__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
left_forward__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
left_forward__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
left_forward__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
left_forward__PC EQU CYREG_GPIO_PRT0_PC
left_forward__PC2 EQU CYREG_GPIO_PRT0_PC2
left_forward__PORT EQU 0
left_forward__PS EQU CYREG_GPIO_PRT0_PS
left_forward__SHIFT EQU 2

/* left_backward */
left_backward__0__DR EQU CYREG_GPIO_PRT0_DR
left_backward__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
left_backward__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
left_backward__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
left_backward__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
left_backward__0__HSIOM_MASK EQU 0x000000F0
left_backward__0__HSIOM_SHIFT EQU 4
left_backward__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
left_backward__0__INTR EQU CYREG_GPIO_PRT0_INTR
left_backward__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
left_backward__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
left_backward__0__MASK EQU 0x02
left_backward__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
left_backward__0__OUT_SEL_SHIFT EQU 2
left_backward__0__OUT_SEL_VAL EQU 3
left_backward__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
left_backward__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
left_backward__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
left_backward__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
left_backward__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
left_backward__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
left_backward__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
left_backward__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
left_backward__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
left_backward__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
left_backward__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
left_backward__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
left_backward__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
left_backward__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
left_backward__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
left_backward__0__PC EQU CYREG_GPIO_PRT0_PC
left_backward__0__PC2 EQU CYREG_GPIO_PRT0_PC2
left_backward__0__PORT EQU 0
left_backward__0__PS EQU CYREG_GPIO_PRT0_PS
left_backward__0__SHIFT EQU 1
left_backward__DR EQU CYREG_GPIO_PRT0_DR
left_backward__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
left_backward__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
left_backward__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
left_backward__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
left_backward__INTR EQU CYREG_GPIO_PRT0_INTR
left_backward__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
left_backward__INTSTAT EQU CYREG_GPIO_PRT0_INTR
left_backward__MASK EQU 0x02
left_backward__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
left_backward__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
left_backward__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
left_backward__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
left_backward__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
left_backward__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
left_backward__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
left_backward__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
left_backward__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
left_backward__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
left_backward__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
left_backward__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
left_backward__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
left_backward__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
left_backward__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
left_backward__PC EQU CYREG_GPIO_PRT0_PC
left_backward__PC2 EQU CYREG_GPIO_PRT0_PC2
left_backward__PORT EQU 0
left_backward__PS EQU CYREG_GPIO_PRT0_PS
left_backward__SHIFT EQU 1

/* right_control */
right_control_Sync_ctrl_reg__0__MASK EQU 0x01
right_control_Sync_ctrl_reg__0__POS EQU 0
right_control_Sync_ctrl_reg__1__MASK EQU 0x02
right_control_Sync_ctrl_reg__1__POS EQU 1
right_control_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
right_control_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL2
right_control_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL2
right_control_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL2
right_control_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL2
right_control_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK2
right_control_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK2
right_control_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK2
right_control_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK2
right_control_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
right_control_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL2
right_control_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST2
right_control_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL2
right_control_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST2
right_control_Sync_ctrl_reg__MASK EQU 0x03
right_control_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
right_control_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
right_control_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK2

/* right_forward */
right_forward__0__DR EQU CYREG_GPIO_PRT0_DR
right_forward__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
right_forward__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
right_forward__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
right_forward__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
right_forward__0__HSIOM_MASK EQU 0x0000F000
right_forward__0__HSIOM_SHIFT EQU 12
right_forward__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
right_forward__0__INTR EQU CYREG_GPIO_PRT0_INTR
right_forward__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
right_forward__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
right_forward__0__MASK EQU 0x08
right_forward__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
right_forward__0__OUT_SEL_SHIFT EQU 6
right_forward__0__OUT_SEL_VAL EQU 0
right_forward__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
right_forward__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
right_forward__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
right_forward__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
right_forward__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
right_forward__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
right_forward__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
right_forward__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
right_forward__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
right_forward__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
right_forward__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
right_forward__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
right_forward__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
right_forward__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
right_forward__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
right_forward__0__PC EQU CYREG_GPIO_PRT0_PC
right_forward__0__PC2 EQU CYREG_GPIO_PRT0_PC2
right_forward__0__PORT EQU 0
right_forward__0__PS EQU CYREG_GPIO_PRT0_PS
right_forward__0__SHIFT EQU 3
right_forward__DR EQU CYREG_GPIO_PRT0_DR
right_forward__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
right_forward__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
right_forward__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
right_forward__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
right_forward__INTR EQU CYREG_GPIO_PRT0_INTR
right_forward__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
right_forward__INTSTAT EQU CYREG_GPIO_PRT0_INTR
right_forward__MASK EQU 0x08
right_forward__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
right_forward__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
right_forward__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
right_forward__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
right_forward__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
right_forward__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
right_forward__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
right_forward__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
right_forward__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
right_forward__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
right_forward__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
right_forward__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
right_forward__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
right_forward__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
right_forward__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
right_forward__PC EQU CYREG_GPIO_PRT0_PC
right_forward__PC2 EQU CYREG_GPIO_PRT0_PC2
right_forward__PORT EQU 0
right_forward__PS EQU CYREG_GPIO_PRT0_PS
right_forward__SHIFT EQU 3

/* right_backward */
right_backward__0__DR EQU CYREG_GPIO_PRT0_DR
right_backward__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
right_backward__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
right_backward__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
right_backward__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
right_backward__0__HSIOM_MASK EQU 0x000F0000
right_backward__0__HSIOM_SHIFT EQU 16
right_backward__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
right_backward__0__INTR EQU CYREG_GPIO_PRT0_INTR
right_backward__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
right_backward__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
right_backward__0__MASK EQU 0x10
right_backward__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
right_backward__0__OUT_SEL_SHIFT EQU 8
right_backward__0__OUT_SEL_VAL EQU 0
right_backward__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
right_backward__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
right_backward__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
right_backward__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
right_backward__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
right_backward__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
right_backward__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
right_backward__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
right_backward__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
right_backward__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
right_backward__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
right_backward__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
right_backward__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
right_backward__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
right_backward__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
right_backward__0__PC EQU CYREG_GPIO_PRT0_PC
right_backward__0__PC2 EQU CYREG_GPIO_PRT0_PC2
right_backward__0__PORT EQU 0
right_backward__0__PS EQU CYREG_GPIO_PRT0_PS
right_backward__0__SHIFT EQU 4
right_backward__DR EQU CYREG_GPIO_PRT0_DR
right_backward__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
right_backward__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
right_backward__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
right_backward__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
right_backward__INTR EQU CYREG_GPIO_PRT0_INTR
right_backward__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
right_backward__INTSTAT EQU CYREG_GPIO_PRT0_INTR
right_backward__MASK EQU 0x10
right_backward__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
right_backward__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
right_backward__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
right_backward__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
right_backward__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
right_backward__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
right_backward__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
right_backward__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
right_backward__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
right_backward__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
right_backward__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
right_backward__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
right_backward__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
right_backward__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
right_backward__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
right_backward__PC EQU CYREG_GPIO_PRT0_PC
right_backward__PC2 EQU CYREG_GPIO_PRT0_PC2
right_backward__PORT EQU 0
right_backward__PS EQU CYREG_GPIO_PRT0_PS
right_backward__SHIFT EQU 4

/* left_speedcontroller_cy_m0s8_tcpwm_1 */
left_speedcontroller_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT2_CC
left_speedcontroller_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT2_CC_BUFF
left_speedcontroller_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT2_COUNTER
left_speedcontroller_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT2_CTRL
left_speedcontroller_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT2_INTR
left_speedcontroller_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT2_INTR_MASK
left_speedcontroller_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT2_INTR_MASKED
left_speedcontroller_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT2_INTR_SET
left_speedcontroller_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT2_PERIOD
left_speedcontroller_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT2_PERIOD_BUFF
left_speedcontroller_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT2_STATUS
left_speedcontroller_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
left_speedcontroller_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x04
left_speedcontroller_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 2
left_speedcontroller_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x400
left_speedcontroller_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 10
left_speedcontroller_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x4000000
left_speedcontroller_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 26
left_speedcontroller_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x40000
left_speedcontroller_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 18
left_speedcontroller_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
left_speedcontroller_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x04
left_speedcontroller_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 2
left_speedcontroller_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
left_speedcontroller_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x04
left_speedcontroller_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 2
left_speedcontroller_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 2
left_speedcontroller_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT2_TR_CTRL0
left_speedcontroller_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT2_TR_CTRL1
left_speedcontroller_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT2_TR_CTRL2

/* right_speedcontroller_cy_m0s8_tcpwm_1 */
right_speedcontroller_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
right_speedcontroller_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
right_speedcontroller_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
right_speedcontroller_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
right_speedcontroller_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
right_speedcontroller_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
right_speedcontroller_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
right_speedcontroller_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
right_speedcontroller_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
right_speedcontroller_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
right_speedcontroller_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
right_speedcontroller_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
right_speedcontroller_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
right_speedcontroller_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
right_speedcontroller_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
right_speedcontroller_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
right_speedcontroller_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
right_speedcontroller_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
right_speedcontroller_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
right_speedcontroller_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
right_speedcontroller_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
right_speedcontroller_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
right_speedcontroller_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
right_speedcontroller_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
right_speedcontroller_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
right_speedcontroller_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
right_speedcontroller_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
right_speedcontroller_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
right_speedcontroller_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
right_speedcontroller_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 19
CYDEV_CHIP_DIE_PSOC4A EQU 11
CYDEV_CHIP_DIE_PSOC5LP EQU 18
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x1A1711AA
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 11
CYDEV_CHIP_MEMBER_4C EQU 16
CYDEV_CHIP_MEMBER_4D EQU 7
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 12
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 10
CYDEV_CHIP_MEMBER_4I EQU 15
CYDEV_CHIP_MEMBER_4J EQU 8
CYDEV_CHIP_MEMBER_4K EQU 9
CYDEV_CHIP_MEMBER_4L EQU 14
CYDEV_CHIP_MEMBER_4M EQU 13
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 18
CYDEV_CHIP_MEMBER_5B EQU 17
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4F
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_DMA_CHANNELS_AVAILABLE EQU 8
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 21
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDR_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8bless_VERSION EQU 2
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
