{"Source Block": ["miaow/src/verilog/rtl/lsu/lsu.v@87:114@HdlStmProcess", "   end\n   assign issue_ready = ~freez;\n\n\n   // Keep single cycle delay on exec signals\n   always @ ( posedge clk or posedge rst ) begin\n      if(rst) begin\n\t exec_rd_m0_value_i <= 0;\n\t //sgpr_source2_data_i <= 0;\n\t exec_exec_value_i <= 0;\n\t //sgpr_source1_data_i <= 0;\n\t //vgpr_source2_data_i <= 0;\n\t //vgpr_source1_data_i <= 0;\n      end\n      else begin\n\t exec_rd_m0_value_i <= exec_rd_m0_value;\n\t //sgpr_source2_data_i <= sgpr_source2_data;\n\t exec_exec_value_i <= exec_exec_value;\n\t //sgpr_source1_data_i <= sgpr_source1_data;\n\t //vgpr_source2_data_i <= vgpr_source2_data;\n\t //vgpr_source1_data_i <= vgpr_source1_data;\n      end\n   end\n   assign sgpr_source2_data_i = sgpr_source2_data;\n   assign sgpr_source1_data_i = sgpr_source1_data;\n   assign vgpr_source2_data_i = vgpr_source2_data;\n   assign vgpr_source1_data_i = vgpr_source1_data;\n   \n"], "Clone Blocks": [], "Diff Content": {"Delete": [[92, "   always @ ( posedge clk or posedge rst ) begin\n"], [93, "      if(rst) begin\n"], [94, "\t exec_rd_m0_value_i <= 0;\n"], [96, "\t exec_exec_value_i <= 0;\n"], [100, "      end\n"], [101, "      else begin\n"], [102, "\t exec_rd_m0_value_i <= exec_rd_m0_value;\n"], [104, "\t exec_exec_value_i <= exec_exec_value;\n"], [108, "      end\n"], [109, "   end\n"]], "Add": []}}