// Seed: 4096952761
module module_0 (
    output tri1 id_0,
    input wor id_1,
    output supply0 id_2,
    input tri1 id_3,
    input tri1 id_4
);
  wor id_6;
  supply1 id_7, id_8 = id_6;
  assign id_8 = 1'd0;
  assign id_2 = 1'b0;
endmodule
module module_1 (
    input tri id_0,
    input tri1 id_1,
    output wor id_2,
    input supply1 id_3,
    input wand id_4,
    inout wire id_5,
    output wand id_6,
    output tri id_7,
    input wand id_8,
    input tri id_9,
    output supply1 id_10,
    input supply0 id_11,
    input supply1 id_12,
    input wand id_13,
    input supply1 id_14,
    input supply0 id_15,
    input wor id_16,
    output wire id_17
);
  wire id_19;
  module_0(
      id_2, id_13, id_6, id_5, id_1
  );
endmodule
