Info: Start Nativelink Simulation process
executing command line: ip-make-simscript --nativelink-mode --output-directory=soc_system_iputf_input --spd=/home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/Mult.spd --spd=/home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/AddSub.spd --spd=/home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/InvSqrt.spd 

========= EDA Simulation Settings =====================

Sim Mode              :  RTL
Family                :  cyclonev
Quartus root          :  /home/user/intelFPGA_lite/21.1/quartus/linux64/
Quartus sim root      :  /home/user/intelFPGA_lite/21.1/quartus/eda/sim_lib
Simulation Tool       :  questa intel fpga
Simulation Language   :  systemverilog
Simulation Mode       :  GUI
Sim Output File       :  
Sim SDF file          :  
Sim dir               :  simulation/modelsim

=======================================================

Info: Starting NativeLink simulation with Questa Intel FPGA software
Sourced NativeLink script /home/user/intelFPGA_lite/21.1/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File soc_system_run_msim_rtl_systemverilog.do already exists - backing up current file as soc_system_run_msim_rtl_systemverilog.do.bak
Info: Spawning Questa Intel FPGA Simulation software 
Info: NativeLink simulation flow was successful
