// Seed: 2946059910
module module_0 (
    input tri id_0,
    input supply0 id_1,
    input uwire id_2,
    output supply1 id_3,
    input wire id_4,
    output wire id_5,
    output tri1 id_6,
    output supply1 id_7,
    input tri id_8,
    output uwire id_9,
    output uwire id_10,
    output wor id_11
);
  wire id_13;
endmodule
module module_1 (
    input  tri   id_0,
    input  uwire id_1,
    output wand  id_2,
    input  wire  id_3
);
  wor  id_5 = (id_3 == 1);
  wire id_6;
  module_0(
      id_3, id_0, id_0, id_2, id_0, id_2, id_2, id_2, id_3, id_2, id_2, id_2
  );
  assign id_5 = 1;
endmodule
