ModuleName FourbitXor
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: b0
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 128 ,Y1: 128 ,X2: 168 ,Y2: 128
Edge X1: 168 ,Y1: 128 ,X2: 168 ,Y2: 256
End
Branches
Branch Left: 168 ,Top: 136
BranchStrList
0
End
Branch Left: 168 ,Top: 160
BranchStrList
1
End
Branch Left: 168 ,Top: 184
BranchStrList
2
End
Branch Left: 168 ,Top: 208
BranchStrList
3
End
End
Wire Name: b1
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 128 ,Y1: 296 ,X2: 168 ,Y2: 296
Edge X1: 168 ,Y1: 296 ,X2: 168 ,Y2: 416
End
Branches
Branch Left: 168 ,Top: 312
BranchStrList
0
End
Branch Left: 168 ,Top: 336
BranchStrList
1
End
Branch Left: 168 ,Top: 360
BranchStrList
2
End
Branch Left: 168 ,Top: 384
BranchStrList
3
End
End
Wire Name: w2
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 168 ,Y1: 136 ,X2: 240 ,Y2: 136
End
Branches
End
Wire Name: w3
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 168 ,Y1: 312 ,X2: 216 ,Y2: 312
Edge X1: 216 ,Y1: 152 ,X2: 216 ,Y2: 312
Edge X1: 216 ,Y1: 152 ,X2: 240 ,Y2: 152
End
Branches
End
Wire Name: w4
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 168 ,Y1: 160 ,X2: 232 ,Y2: 160
Edge X1: 232 ,Y1: 160 ,X2: 232 ,Y2: 192
Edge X1: 232 ,Y1: 192 ,X2: 240 ,Y2: 192
End
Branches
End
Wire Name: w5
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 168 ,Y1: 184 ,X2: 224 ,Y2: 184
Edge X1: 224 ,Y1: 184 ,X2: 224 ,Y2: 248
Edge X1: 224 ,Y1: 248 ,X2: 240 ,Y2: 248
End
Branches
End
Wire Name: w6
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 168 ,Y1: 208 ,X2: 200 ,Y2: 208
Edge X1: 200 ,Y1: 208 ,X2: 200 ,Y2: 304
Edge X1: 200 ,Y1: 304 ,X2: 240 ,Y2: 304
End
Branches
End
Wire Name: w7
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 168 ,Y1: 384 ,X2: 240 ,Y2: 384
Edge X1: 240 ,Y1: 320 ,X2: 240 ,Y2: 384
End
Branches
End
Wire Name: w8
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 168 ,Y1: 360 ,X2: 232 ,Y2: 360
Edge X1: 232 ,Y1: 264 ,X2: 232 ,Y2: 360
Edge X1: 232 ,Y1: 264 ,X2: 240 ,Y2: 264
End
Branches
End
Wire Name: w9
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 168 ,Y1: 336 ,X2: 208 ,Y2: 336
Edge X1: 208 ,Y1: 208 ,X2: 208 ,Y2: 336
Edge X1: 208 ,Y1: 208 ,X2: 240 ,Y2: 208
End
Branches
End
Wire Name: b10
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 320 ,Y1: 112 ,X2: 344 ,Y2: 112
Edge X1: 320 ,Y1: 112 ,X2: 320 ,Y2: 336
End
Branches
Branch Left: 320 ,Top: 144
BranchStrList
0
End
Branch Left: 320 ,Top: 200
BranchStrList
1
End
Branch Left: 320 ,Top: 256
BranchStrList
2
End
Branch Left: 320 ,Top: 312
BranchStrList
3
End
End
Wire Name: w11
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 304 ,Y1: 312 ,X2: 320 ,Y2: 312
End
Branches
End
Wire Name: w12
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 304 ,Y1: 256 ,X2: 320 ,Y2: 256
End
Branches
End
Wire Name: w13
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 304 ,Y1: 200 ,X2: 320 ,Y2: 200
End
Branches
End
Wire Name: w14
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 304 ,Y1: 144 ,X2: 320 ,Y2: 144
End
Branches
End
End
Ports
Port Left: 128 Top: 128 ,Orientation: 0
Portname: Word ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
3
,Width:
4
,RV:
0
Port Left: 128 Top: 296 ,Orientation: 0
Portname: Key ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
3
,Width:
4
,RV:
0
Port Left: 344 Top: 112 ,Orientation: 0
Portname: Out ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
3
,Width:
4
,RV:
0
End
Symbols
Symbol Left: 240 Top: 128
Name: s0
LibraryName: PNULib
IpName: PNU_XOR2
SymbolParameters
End
Symbol Left: 240 Top: 184
Name: s1
LibraryName: PNULib
IpName: PNU_XOR2
SymbolParameters
End
Symbol Left: 240 Top: 240
Name: s2
LibraryName: PNULib
IpName: PNU_XOR2
SymbolParameters
End
Symbol Left: 240 Top: 296
Name: s3
LibraryName: PNULib
IpName: PNU_XOR2
SymbolParameters
End
End
Texts
End
Links
End
