Job <80639584> is submitted to queue <comp>.
<<Waiting for dispatch ...>>
<<Starting on zebutrain-4761-004.static.us01-p08.synopsys.com>>


                                    ZeBu (R)
                                      zFe

           Version S-2021.09-2-T-20240508 for linux64 - May 08, 2024 

                    Copyright (c) 2002 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)



#   info : #----------------------------------------------------------------
#   info : Setup
#   info : #----------------------------------------------------------------
# command line is /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/bin/zFe compile_hdr.tcl script/Bundle_16_synp.tcl -log Bundle_16.log -zlog 1 
# start time is Tue May 13 18:29:50 EEST 2025
#   step Setup : CVS $Revision: #4 $
#   step Setup : CVS $Date: 2024/02/21 $
#   step Setup :         NEXT CALL to cmn::option fe_hcsrc /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ ...
#   step Setup :         NEXT CALL to cmn::option fe_hcsrc /remote/sdgedt/tools/reem/ZebuS5_oiginal/zebu_ifx ...
#   step Setup :         NEXT CALL to cmn::option fe_hcsrc /remote/sdgedt/tools/reem/ZebuS5_oiginal/zebu_ifx ...
#   step Setup :         NEXT CALL to cmn::option fe_hcsrc /remote/sdgedt/tools/reem/ZebuS5_oiginal/zebu_ifx ...
#   step Setup :         NEXT CALL to cmn::option fe_hcsrc hcsrc.iba
#   step Setup :         NEXT CALL to cmn::option phase synthesis
#   info : #----------------------------------------------------------------
#   info : Synth
#   info : #----------------------------------------------------------------
#   step Synth :         NEXT CALL to fs::simple_compile -technology vtx8 -mode block_based -version NewMixe ...
#   step REPORT : Synthesizing module : ZebuClockDetectFront_40
#   step REPORT : Synthesizing module : ZebuClockDetectFront_4
#   step REPORT : Synthesizing module : ZebuClockDetectFront_39
#   step REPORT : Synthesizing module : ZebuClockDetectFront_12
#   step REPORT : Synthesizing module : ZebuClockDetectFront_65
#   step REPORT : Synthesizing module : ZebuClockDetectFront_37
#   step REPORT : Synthesizing module : ZebuClockDetectFront_10
#   step REPORT : Synthesizing module : ZebuClockDetectFront_63
#   step REPORT : Synthesizing module : dm_clock_gate
#   step REPORT : Synthesizing module : ZebuClockDetectFront_35
#   step REPORT : Synthesizing module : ZebuClockDetectFront_53
#   step REPORT : Synthesizing module : rl_parity_chk_0000
#   step REPORT : Synthesizing module : ZebuClockDetectFront_51
#   step REPORT : Synthesizing module : alb_mss_mem_clkgate
#   step REPORT : Synthesizing module : ZebuClockDetectFront_13
#   step REPORT : Synthesizing module : ZebuClockDetectFront_38
#   step REPORT : Synthesizing module : ZebuClockDetectFront_28
#   step REPORT : Synthesizing module : ZebuClockDetectFront_11
#   step REPORT : Synthesizing module : ZebuClockDetectFront_64
#   step REPORT : Synthesizing module : ZebuClockDetectFront_36
#   step REPORT : Synthesizing module : ZebuClockDetectFront_62
#   step REPORT : Synthesizing module : ZebuClockDetectFront_52
#   step REPORT : Synthesizing module : ZebuClockDetectFront_50
### warning in ZFAST : Out of 71 pin types only 69 have names
#   step REPORT : [39.349] Optimizing module : ZebuClockDetectFront_40
#   step REPORT : [39.350] Instance count of module ZebuClockDetectFront_40 is 1
### warning in ZFAST : (INTERNAL) no module information for net in_p_0
#   step REPORT : [6.1691] Total net count: 8
#   step REPORT : [6.1690] There are 2 levels of combinational cells
#   step REPORT : [6.1689] There are 1 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1697] State    : 1
#   step REPORT : [6.1697]   (FF)   : 1
#   step REPORT : [6.1697] +CSA LUTs: 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'ZebuClockDetectFront_40' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   1 |                   2 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   3 |                   1 |                   0 |                   0 |                   0 || ZebuClockDetectFront_40
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'ZebuClockDetectFront_40' to 'edif/ZebuClockDetectFront_40/ZebuClockDetectFront_40.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/ZebuClockDetectFront_40/ZebuClockDetectFront_40.edf.gz'
#   step SERIALIZE : #bytes in: 530, #bytes out: 370, compression ratio: 1.432432
#   step REPORT : [87.28] Resource usage for ZebuClockDetectFront_40: 0.127s 112.2M
#   step REPORT : [39.349] Optimizing module : ZebuClockDetectFront_4
#   step REPORT : [39.350] Instance count of module ZebuClockDetectFront_4 is 2
### warning in ZFAST : (INTERNAL) no module information for net in_p_0
#   step REPORT : [6.1691] Total net count: 8
#   step REPORT : [6.1690] There are 2 levels of combinational cells
#   step REPORT : [6.1689] There are 1 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1697] State    : 1
#   step REPORT : [6.1697]   (FF)   : 1
#   step REPORT : [6.1697] +CSA LUTs: 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'ZebuClockDetectFront_4' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   1 |                   2 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   3 |                   1 |                   0 |                   0 |                   0 || ZebuClockDetectFront_4
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'ZebuClockDetectFront_4' to 'edif/ZebuClockDetectFront_4/ZebuClockDetectFront_4.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/ZebuClockDetectFront_4/ZebuClockDetectFront_4.edf.gz'
#   step SERIALIZE : #bytes in: 527, #bytes out: 369, compression ratio: 1.428184
#   step REPORT : [87.28] Resource usage for ZebuClockDetectFront_4: 0.042s 0.0M
#   step REPORT : [39.349] Optimizing module : ZebuClockDetectFront_39
#   step REPORT : [39.350] Instance count of module ZebuClockDetectFront_39 is 2
### warning in ZFAST : (INTERNAL) no module information for net in_p_0
#   step REPORT : [6.1691] Total net count: 8
#   step REPORT : [6.1690] There are 2 levels of combinational cells
#   step REPORT : [6.1689] There are 1 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1697] State    : 1
#   step REPORT : [6.1697]   (FF)   : 1
#   step REPORT : [6.1697] +CSA LUTs: 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'ZebuClockDetectFront_39' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   1 |                   2 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   3 |                   1 |                   0 |                   0 |                   0 || ZebuClockDetectFront_39
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'ZebuClockDetectFront_39' to 'edif/ZebuClockDetectFront_39/ZebuClockDetectFront_39.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/ZebuClockDetectFront_39/ZebuClockDetectFront_39.edf.gz'
#   step SERIALIZE : #bytes in: 530, #bytes out: 370, compression ratio: 1.432432
#   step REPORT : [87.28] Resource usage for ZebuClockDetectFront_39: 0.039s 0.0M
#   step REPORT : [39.349] Optimizing module : ZebuClockDetectFront_12
#   step REPORT : [39.350] Instance count of module ZebuClockDetectFront_12 is 1
### warning in ZFAST : (INTERNAL) no module information for net in_p_0
#   step REPORT : [6.1691] Total net count: 8
#   step REPORT : [6.1690] There are 2 levels of combinational cells
#   step REPORT : [6.1689] There are 1 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1697] State    : 1
#   step REPORT : [6.1697]   (FF)   : 1
#   step REPORT : [6.1697] +CSA LUTs: 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'ZebuClockDetectFront_12' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   1 |                   2 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   3 |                   1 |                   0 |                   0 |                   0 || ZebuClockDetectFront_12
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'ZebuClockDetectFront_12' to 'edif/ZebuClockDetectFront_12/ZebuClockDetectFront_12.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/ZebuClockDetectFront_12/ZebuClockDetectFront_12.edf.gz'
#   step SERIALIZE : #bytes in: 530, #bytes out: 372, compression ratio: 1.424731
#   step REPORT : [87.28] Resource usage for ZebuClockDetectFront_12: 0.040s 0.0M
#   step REPORT : [39.349] Optimizing module : ZebuClockDetectFront_65
#   step REPORT : [39.350] Instance count of module ZebuClockDetectFront_65 is 1
### warning in ZFAST : (INTERNAL) no module information for net in_p_0
#   step REPORT : [6.1691] Total net count: 8
#   step REPORT : [6.1690] There are 2 levels of combinational cells
#   step REPORT : [6.1689] There are 1 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1697] State    : 1
#   step REPORT : [6.1697]   (FF)   : 1
#   step REPORT : [6.1697] +CSA LUTs: 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'ZebuClockDetectFront_65' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   1 |                   2 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   3 |                   1 |                   0 |                   0 |                   0 || ZebuClockDetectFront_65
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'ZebuClockDetectFront_65' to 'edif/ZebuClockDetectFront_65/ZebuClockDetectFront_65.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/ZebuClockDetectFront_65/ZebuClockDetectFront_65.edf.gz'
#   step SERIALIZE : #bytes in: 530, #bytes out: 368, compression ratio: 1.440217
#   step REPORT : [87.28] Resource usage for ZebuClockDetectFront_65: 0.039s 0.0M
#   step REPORT : [39.349] Optimizing module : ZebuClockDetectFront_37
#   step REPORT : [39.350] Instance count of module ZebuClockDetectFront_37 is 2
### warning in ZFAST : (INTERNAL) no module information for net in_p_0
#   step REPORT : [6.1691] Total net count: 8
#   step REPORT : [6.1690] There are 2 levels of combinational cells
#   step REPORT : [6.1689] There are 1 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1697] State    : 1
#   step REPORT : [6.1697]   (FF)   : 1
#   step REPORT : [6.1697] +CSA LUTs: 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'ZebuClockDetectFront_37' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   1 |                   2 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   3 |                   1 |                   0 |                   0 |                   0 || ZebuClockDetectFront_37
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'ZebuClockDetectFront_37' to 'edif/ZebuClockDetectFront_37/ZebuClockDetectFront_37.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/ZebuClockDetectFront_37/ZebuClockDetectFront_37.edf.gz'
#   step SERIALIZE : #bytes in: 530, #bytes out: 372, compression ratio: 1.424731
#   step REPORT : [87.28] Resource usage for ZebuClockDetectFront_37: 0.042s 0.0M
#   step REPORT : [39.349] Optimizing module : ZebuClockDetectFront_10
#   step REPORT : [39.350] Instance count of module ZebuClockDetectFront_10 is 1
### warning in ZFAST : (INTERNAL) no module information for net in_n_0
#   step REPORT : [6.1691] Total net count: 8
#   step REPORT : [6.1690] There are 2 levels of combinational cells
#   step REPORT : [6.1689] There are 1 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1697] State    : 1
#   step REPORT : [6.1697]   (FF)   : 1
#   step REPORT : [6.1697] +CSA LUTs: 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'ZebuClockDetectFront_10' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   1 |                   2 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   3 |                   1 |                   0 |                   0 |                   0 || ZebuClockDetectFront_10
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'ZebuClockDetectFront_10' to 'edif/ZebuClockDetectFront_10/ZebuClockDetectFront_10.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/ZebuClockDetectFront_10/ZebuClockDetectFront_10.edf.gz'
#   step SERIALIZE : #bytes in: 530, #bytes out: 372, compression ratio: 1.424731
#   step REPORT : [87.28] Resource usage for ZebuClockDetectFront_10: 0.043s 0.0M
#   step REPORT : [39.349] Optimizing module : ZebuClockDetectFront_63
#   step REPORT : [39.350] Instance count of module ZebuClockDetectFront_63 is 1
### warning in ZFAST : (INTERNAL) no module information for net in_p_0
#   step REPORT : [6.1691] Total net count: 8
#   step REPORT : [6.1690] There are 2 levels of combinational cells
#   step REPORT : [6.1689] There are 1 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1697] State    : 1
#   step REPORT : [6.1697]   (FF)   : 1
#   step REPORT : [6.1697] +CSA LUTs: 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'ZebuClockDetectFront_63' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   1 |                   2 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   3 |                   1 |                   0 |                   0 |                   0 || ZebuClockDetectFront_63
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'ZebuClockDetectFront_63' to 'edif/ZebuClockDetectFront_63/ZebuClockDetectFront_63.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/ZebuClockDetectFront_63/ZebuClockDetectFront_63.edf.gz'
#   step SERIALIZE : #bytes in: 530, #bytes out: 374, compression ratio: 1.417112
#   step REPORT : [87.28] Resource usage for ZebuClockDetectFront_63: 0.041s 0.0M
#   step REPORT : [39.349] Optimizing module : dm_clock_gate
#   step REPORT : [39.350] Instance count of module dm_clock_gate is 1
#   step REPORT : [6.1691] Total net count: 5
#   step REPORT : [6.1690] There are 1 levels of combinational cells
#   step REPORT : [6.1689] There are 1 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1697] State    : 1
#   step REPORT : [6.1697]   (Latch): 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'dm_clock_gate' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   1 |                   1 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   3 |                   0 |                   0 |                   0 |                   0 || dm_clock_gate
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'dm_clock_gate' to 'edif/dm_clock_gate/dm_clock_gate.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/dm_clock_gate/dm_clock_gate.edf.gz'
#   step SERIALIZE : #bytes in: 309, #bytes out: 274, compression ratio: 1.127737
#   step REPORT : [87.28] Resource usage for dm_clock_gate: 0.039s 0.0M
#   step REPORT : [39.349] Optimizing module : ZebuClockDetectFront_35
#   step REPORT : [39.350] Instance count of module ZebuClockDetectFront_35 is 2
### warning in ZFAST : (INTERNAL) no module information for net in_p_0
#   step REPORT : [6.1691] Total net count: 8
#   step REPORT : [6.1690] There are 2 levels of combinational cells
#   step REPORT : [6.1689] There are 1 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1697] State    : 1
#   step REPORT : [6.1697]   (FF)   : 1
#   step REPORT : [6.1697] +CSA LUTs: 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'ZebuClockDetectFront_35' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   1 |                   2 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   3 |                   1 |                   0 |                   0 |                   0 || ZebuClockDetectFront_35
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'ZebuClockDetectFront_35' to 'edif/ZebuClockDetectFront_35/ZebuClockDetectFront_35.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/ZebuClockDetectFront_35/ZebuClockDetectFront_35.edf.gz'
#   step SERIALIZE : #bytes in: 530, #bytes out: 372, compression ratio: 1.424731
#   step REPORT : [87.28] Resource usage for ZebuClockDetectFront_35: 0.040s 0.0M
#   step REPORT : [39.349] Optimizing module : ZebuClockDetectFront_53
#   step REPORT : [39.350] Instance count of module ZebuClockDetectFront_53 is 1
### warning in ZFAST : (INTERNAL) no module information for net in_p_0
#   step REPORT : [6.1691] Total net count: 8
#   step REPORT : [6.1690] There are 2 levels of combinational cells
#   step REPORT : [6.1689] There are 1 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1697] State    : 1
#   step REPORT : [6.1697]   (FF)   : 1
#   step REPORT : [6.1697] +CSA LUTs: 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'ZebuClockDetectFront_53' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   1 |                   2 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   3 |                   1 |                   0 |                   0 |                   0 || ZebuClockDetectFront_53
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'ZebuClockDetectFront_53' to 'edif/ZebuClockDetectFront_53/ZebuClockDetectFront_53.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/ZebuClockDetectFront_53/ZebuClockDetectFront_53.edf.gz'
#   step SERIALIZE : #bytes in: 530, #bytes out: 370, compression ratio: 1.432432
#   step REPORT : [87.28] Resource usage for ZebuClockDetectFront_53: 0.042s 0.0M
#   step REPORT : [39.349] Optimizing module : rl_parity_chk_0000
#   step REPORT : [39.350] Instance count of module rl_parity_chk_0000 is 16
#   step REPORT : [6.1691] Total net count: 7
#   step REPORT : [6.1690] There are 1 levels of combinational cells
#   step REPORT : [6.1689] There are 0 distinct nets driving control pins
#   step REPORT : [6.1695] 3-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1697] +CSA LUTs: 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'rl_parity_chk_0000' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   0 |                   2 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   4 |                   0 |                   0 |                   0 |                   0 || rl_parity_chk_0000
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'rl_parity_chk_0000' to 'edif/rl_parity_chk_0000/rl_parity_chk_0000.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/rl_parity_chk_0000/rl_parity_chk_0000.edf.gz'
#   step SERIALIZE : #bytes in: 409, #bytes out: 336, compression ratio: 1.217262
#   step REPORT : [87.28] Resource usage for rl_parity_chk_0000: 0.042s 0.0M
#   step REPORT : [39.349] Optimizing module : ZebuClockDetectFront_51
#   step REPORT : [39.350] Instance count of module ZebuClockDetectFront_51 is 1
### warning in ZFAST : (INTERNAL) no module information for net in_p_0
#   step REPORT : [6.1691] Total net count: 8
#   step REPORT : [6.1690] There are 2 levels of combinational cells
#   step REPORT : [6.1689] There are 1 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1697] State    : 1
#   step REPORT : [6.1697]   (FF)   : 1
#   step REPORT : [6.1697] +CSA LUTs: 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'ZebuClockDetectFront_51' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   1 |                   2 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   3 |                   1 |                   0 |                   0 |                   0 || ZebuClockDetectFront_51
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'ZebuClockDetectFront_51' to 'edif/ZebuClockDetectFront_51/ZebuClockDetectFront_51.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/ZebuClockDetectFront_51/ZebuClockDetectFront_51.edf.gz'
#   step SERIALIZE : #bytes in: 530, #bytes out: 371, compression ratio: 1.428571
#   step REPORT : [87.28] Resource usage for ZebuClockDetectFront_51: 0.036s 0.0M
#   step REPORT : [39.349] Optimizing module : alb_mss_mem_clkgate
#   step REPORT : [39.350] Instance count of module alb_mss_mem_clkgate is 1
#   step REPORT : [6.1691] Total net count: 6
#   step REPORT : [6.1690] There are 1 levels of combinational cells
#   step REPORT : [6.1689] There are 1 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1697] State    : 1
#   step REPORT : [6.1697]   (Latch): 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'alb_mss_mem_clkgate' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   1 |                   1 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   4 |                   0 |                   0 |                   0 |                   0 || alb_mss_mem_clkgate
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'alb_mss_mem_clkgate' to 'edif/alb_mss_mem_clkgate/alb_mss_mem_clkgate.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/alb_mss_mem_clkgate/alb_mss_mem_clkgate.edf.gz'
#   step SERIALIZE : #bytes in: 339, #bytes out: 296, compression ratio: 1.145270
#   step REPORT : [87.28] Resource usage for alb_mss_mem_clkgate: 0.042s 0.0M
#   step REPORT : [39.349] Optimizing module : ZebuClockDetectFront_13
#   step REPORT : [39.350] Instance count of module ZebuClockDetectFront_13 is 1
### warning in ZFAST : (INTERNAL) no module information for net in_p_0
#   step REPORT : [6.1691] Total net count: 8
#   step REPORT : [6.1690] There are 2 levels of combinational cells
#   step REPORT : [6.1689] There are 1 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1697] State    : 1
#   step REPORT : [6.1697]   (FF)   : 1
#   step REPORT : [6.1697] +CSA LUTs: 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'ZebuClockDetectFront_13' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   1 |                   2 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   3 |                   1 |                   0 |                   0 |                   0 || ZebuClockDetectFront_13
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'ZebuClockDetectFront_13' to 'edif/ZebuClockDetectFront_13/ZebuClockDetectFront_13.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/ZebuClockDetectFront_13/ZebuClockDetectFront_13.edf.gz'
#   step SERIALIZE : #bytes in: 530, #bytes out: 372, compression ratio: 1.424731
#   step REPORT : [87.28] Resource usage for ZebuClockDetectFront_13: 0.043s 0.0M
#   step REPORT : [39.349] Optimizing module : ZebuClockDetectFront_38
#   step REPORT : [39.350] Instance count of module ZebuClockDetectFront_38 is 2
### warning in ZFAST : (INTERNAL) no module information for net in_p_0
#   step REPORT : [6.1691] Total net count: 8
#   step REPORT : [6.1690] There are 2 levels of combinational cells
#   step REPORT : [6.1689] There are 1 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1697] State    : 1
#   step REPORT : [6.1697]   (FF)   : 1
#   step REPORT : [6.1697] +CSA LUTs: 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'ZebuClockDetectFront_38' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   1 |                   2 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   3 |                   1 |                   0 |                   0 |                   0 || ZebuClockDetectFront_38
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'ZebuClockDetectFront_38' to 'edif/ZebuClockDetectFront_38/ZebuClockDetectFront_38.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/ZebuClockDetectFront_38/ZebuClockDetectFront_38.edf.gz'
#   step SERIALIZE : #bytes in: 530, #bytes out: 371, compression ratio: 1.428571
#   step REPORT : [87.28] Resource usage for ZebuClockDetectFront_38: 0.040s 0.0M
#   step REPORT : [39.349] Optimizing module : ZebuClockDetectFront_28
#   step REPORT : [39.350] Instance count of module ZebuClockDetectFront_28 is 1
### warning in ZFAST : (INTERNAL) no module information for net in_p_0
#   step REPORT : [6.1691] Total net count: 8
#   step REPORT : [6.1690] There are 2 levels of combinational cells
#   step REPORT : [6.1689] There are 1 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1697] State    : 1
#   step REPORT : [6.1697]   (FF)   : 1
#   step REPORT : [6.1697] +CSA LUTs: 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'ZebuClockDetectFront_28' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   1 |                   2 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   3 |                   1 |                   0 |                   0 |                   0 || ZebuClockDetectFront_28
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'ZebuClockDetectFront_28' to 'edif/ZebuClockDetectFront_28/ZebuClockDetectFront_28.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/ZebuClockDetectFront_28/ZebuClockDetectFront_28.edf.gz'
#   step SERIALIZE : #bytes in: 530, #bytes out: 370, compression ratio: 1.432432
#   step REPORT : [87.28] Resource usage for ZebuClockDetectFront_28: 0.040s 0.0M
#   step REPORT : [39.349] Optimizing module : ZebuClockDetectFront_11
#   step REPORT : [39.350] Instance count of module ZebuClockDetectFront_11 is 1
### warning in ZFAST : (INTERNAL) no module information for net in_p_0
#   step REPORT : [6.1691] Total net count: 8
#   step REPORT : [6.1690] There are 2 levels of combinational cells
#   step REPORT : [6.1689] There are 1 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1697] State    : 1
#   step REPORT : [6.1697]   (FF)   : 1
#   step REPORT : [6.1697] +CSA LUTs: 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'ZebuClockDetectFront_11' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   1 |                   2 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   3 |                   1 |                   0 |                   0 |                   0 || ZebuClockDetectFront_11
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'ZebuClockDetectFront_11' to 'edif/ZebuClockDetectFront_11/ZebuClockDetectFront_11.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/ZebuClockDetectFront_11/ZebuClockDetectFront_11.edf.gz'
#   step SERIALIZE : #bytes in: 530, #bytes out: 371, compression ratio: 1.428571
#   step REPORT : [87.28] Resource usage for ZebuClockDetectFront_11: 0.040s 0.0M
#   step REPORT : [39.349] Optimizing module : ZebuClockDetectFront_64
#   step REPORT : [39.350] Instance count of module ZebuClockDetectFront_64 is 1
### warning in ZFAST : (INTERNAL) no module information for net in_p_0
#   step REPORT : [6.1691] Total net count: 8
#   step REPORT : [6.1690] There are 2 levels of combinational cells
#   step REPORT : [6.1689] There are 1 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1697] State    : 1
#   step REPORT : [6.1697]   (FF)   : 1
#   step REPORT : [6.1697] +CSA LUTs: 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'ZebuClockDetectFront_64' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   1 |                   2 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   3 |                   1 |                   0 |                   0 |                   0 || ZebuClockDetectFront_64
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'ZebuClockDetectFront_64' to 'edif/ZebuClockDetectFront_64/ZebuClockDetectFront_64.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/ZebuClockDetectFront_64/ZebuClockDetectFront_64.edf.gz'
#   step SERIALIZE : #bytes in: 530, #bytes out: 374, compression ratio: 1.417112
#   step REPORT : [87.28] Resource usage for ZebuClockDetectFront_64: 0.040s 0.0M
#   step REPORT : [39.349] Optimizing module : ZebuClockDetectFront_36
#   step REPORT : [39.350] Instance count of module ZebuClockDetectFront_36 is 2
### warning in ZFAST : (INTERNAL) no module information for net in_p_0
#   step REPORT : [6.1691] Total net count: 8
#   step REPORT : [6.1690] There are 2 levels of combinational cells
#   step REPORT : [6.1689] There are 1 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1697] State    : 1
#   step REPORT : [6.1697]   (FF)   : 1
#   step REPORT : [6.1697] +CSA LUTs: 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'ZebuClockDetectFront_36' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   1 |                   2 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   3 |                   1 |                   0 |                   0 |                   0 || ZebuClockDetectFront_36
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'ZebuClockDetectFront_36' to 'edif/ZebuClockDetectFront_36/ZebuClockDetectFront_36.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/ZebuClockDetectFront_36/ZebuClockDetectFront_36.edf.gz'
#   step SERIALIZE : #bytes in: 530, #bytes out: 369, compression ratio: 1.436314
#   step REPORT : [87.28] Resource usage for ZebuClockDetectFront_36: 0.041s 0.0M
#   step REPORT : [39.349] Optimizing module : ZebuClockDetectFront_62
#   step REPORT : [39.350] Instance count of module ZebuClockDetectFront_62 is 1
### warning in ZFAST : (INTERNAL) no module information for net in_p_0
#   step REPORT : [6.1691] Total net count: 8
#   step REPORT : [6.1690] There are 2 levels of combinational cells
#   step REPORT : [6.1689] There are 1 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1697] State    : 1
#   step REPORT : [6.1697]   (FF)   : 1
#   step REPORT : [6.1697] +CSA LUTs: 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'ZebuClockDetectFront_62' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   1 |                   2 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   3 |                   1 |                   0 |                   0 |                   0 || ZebuClockDetectFront_62
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'ZebuClockDetectFront_62' to 'edif/ZebuClockDetectFront_62/ZebuClockDetectFront_62.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/ZebuClockDetectFront_62/ZebuClockDetectFront_62.edf.gz'
#   step SERIALIZE : #bytes in: 530, #bytes out: 373, compression ratio: 1.420912
#   step REPORT : [87.28] Resource usage for ZebuClockDetectFront_62: 0.042s 0.0M
#   step REPORT : [39.349] Optimizing module : ZebuClockDetectFront_52
#   step REPORT : [39.350] Instance count of module ZebuClockDetectFront_52 is 1
### warning in ZFAST : (INTERNAL) no module information for net in_p_0
#   step REPORT : [6.1691] Total net count: 8
#   step REPORT : [6.1690] There are 2 levels of combinational cells
#   step REPORT : [6.1689] There are 1 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1697] State    : 1
#   step REPORT : [6.1697]   (FF)   : 1
#   step REPORT : [6.1697] +CSA LUTs: 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'ZebuClockDetectFront_52' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   1 |                   2 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   3 |                   1 |                   0 |                   0 |                   0 || ZebuClockDetectFront_52
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'ZebuClockDetectFront_52' to 'edif/ZebuClockDetectFront_52/ZebuClockDetectFront_52.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/ZebuClockDetectFront_52/ZebuClockDetectFront_52.edf.gz'
#   step SERIALIZE : #bytes in: 530, #bytes out: 369, compression ratio: 1.436314
#   step REPORT : [87.28] Resource usage for ZebuClockDetectFront_52: 0.039s 0.0M
#   step REPORT : [39.349] Optimizing module : ZebuClockDetectFront_50
#   step REPORT : [39.350] Instance count of module ZebuClockDetectFront_50 is 1
### warning in ZFAST : (INTERNAL) no module information for net in_p_0
#   step REPORT : [6.1691] Total net count: 8
#   step REPORT : [6.1690] There are 2 levels of combinational cells
#   step REPORT : [6.1689] There are 1 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 1
#   step REPORT : [6.1697] State    : 1
#   step REPORT : [6.1697]   (FF)   : 1
#   step REPORT : [6.1697] +CSA LUTs: 1
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'ZebuClockDetectFront_50' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   1 |                   2 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   3 |                   1 |                   0 |                   0 |                   0 || ZebuClockDetectFront_50
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'ZebuClockDetectFront_50' to 'edif/ZebuClockDetectFront_50/ZebuClockDetectFront_50.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/ZebuClockDetectFront_50/ZebuClockDetectFront_50.edf.gz'
#   step SERIALIZE : #bytes in: 530, #bytes out: 372, compression ratio: 1.424731
#   step REPORT : [87.28] Resource usage for ZebuClockDetectFront_50: 0.042s 0.0M
#   step Synth : RhinoDB status is set by default value: rhino_default_status:1.
#   step Synth : Using zCreateNameDB from /slowfs/us01dwslow023/fpga/lianghao/zebu_install/VCS/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/VCS/vcs/S-2021.09-2-TZ-20240507_Full64/bin/zCreateNameDB for RhinoDB population.
#   step Synth : Running RhinoDB gate population on 23 modules. To skip this step please set SNPS_RHINODB_INTERNAL_3STEP_DISABLE env var.
Running in 3step flow - bundle population mode, for bundle,modules = Bundle_16,ZebuClockDetectFront_50,ZebuClockDetectFront_52,ZebuClockDetectFront_62,ZebuClockDetectFront_36,ZebuClockDetectFront_64,ZebuClockDetectFront_11,ZebuClockDetectFront_28,ZebuClockDetectFront_38,ZebuClockDetectFront_13,alb_mss_mem_clkgate,ZebuClockDetectFront_51,rl_parity_chk_0000,ZebuClockDetectFront_53,ZebuClockDetectFront_35,dm_clock_gate,ZebuClockDetectFront_63,ZebuClockDetectFront_10,ZebuClockDetectFront_37,ZebuClockDetectFront_65,ZebuClockDetectFront_12,ZebuClockDetectFront_39,ZebuClockDetectFront_4,ZebuClockDetectFront_40,
Got following -X option = show_times
#     Tue May 13 18:29:54 2025 : zCreateNameDB Started
#      : Reading the Serializing VCS Version
[2025-05-13 18:29:54.195727] [0x000015555540d300] [info]    #      : Reading the Serializing VCS Version

#      : Deserializing names dictionary
[2025-05-13 18:29:54.198584] [0x000015555540d300] [info]    #      : Deserializing names dictionary

#      : Deserializing libraries
[2025-05-13 18:29:54.208719] [0x000015555540d300] [info]    #      : Deserializing libraries

#      : Deserializing RTL
[2025-05-13 18:29:54.212202] [0x000015555540d300] [info]    #      : Deserializing RTL

#      : Deserializing Gate
[2025-05-13 18:29:54.215672] [0x000015555540d300] [info]    #      : Deserializing Gate

#      : Deserializing design object
[2025-05-13 18:29:54.219143] [0x000015555540d300] [info]    #      : Deserializing design object

#      : Populating Dfs Table
[2025-05-13 18:29:54.221698] [0x000015555540d300] [info]    #      : Populating Dfs Table

### Tue May 13 18:29:54 2025 : RTL Deserialized
### Tue May 13 18:29:54 2025 : Starting CHUNK Population
#     Tue May 13 18:29:54 2025 : Populating CHUNK ZebuClockDetectFront_50
#     Tue May 13 18:29:54 2025 : Gate Building light signal container for module ZebuClockDetectFront_50
#     Tue May 13 18:29:54 2025 : End of Gate Building light signal container for module ZebuClockDetectFront_50
#     Tue May 13 18:29:54 2025 : Populating CHUNK ZebuClockDetectFront_52
#     Tue May 13 18:29:54 2025 : Gate Building light signal container for module ZebuClockDetectFront_52
#     Tue May 13 18:29:54 2025 : End of Gate Building light signal container for module ZebuClockDetectFront_52
#     Tue May 13 18:29:54 2025 : Populating CHUNK ZebuClockDetectFront_62
#     Tue May 13 18:29:54 2025 : Gate Building light signal container for module ZebuClockDetectFront_62
#     Tue May 13 18:29:54 2025 : End of Gate Building light signal container for module ZebuClockDetectFront_62
#     Tue May 13 18:29:54 2025 : Populating CHUNK ZebuClockDetectFront_36
#     Tue May 13 18:29:54 2025 : Gate Building light signal container for module ZebuClockDetectFront_36
#     Tue May 13 18:29:54 2025 : End of Gate Building light signal container for module ZebuClockDetectFront_36
#     Tue May 13 18:29:54 2025 : Populating CHUNK ZebuClockDetectFront_64
#     Tue May 13 18:29:54 2025 : Gate Building light signal container for module ZebuClockDetectFront_64
#     Tue May 13 18:29:54 2025 : End of Gate Building light signal container for module ZebuClockDetectFront_64
#     Tue May 13 18:29:54 2025 : Populating CHUNK ZebuClockDetectFront_11
#     Tue May 13 18:29:54 2025 : Gate Building light signal container for module ZebuClockDetectFront_11
#     Tue May 13 18:29:54 2025 : End of Gate Building light signal container for module ZebuClockDetectFront_11
#     Tue May 13 18:29:54 2025 : Populating CHUNK ZebuClockDetectFront_28
#     Tue May 13 18:29:54 2025 : Gate Building light signal container for module ZebuClockDetectFront_28
#     Tue May 13 18:29:54 2025 : End of Gate Building light signal container for module ZebuClockDetectFront_28
#     Tue May 13 18:29:54 2025 : Populating CHUNK ZebuClockDetectFront_38
#     Tue May 13 18:29:54 2025 : Gate Building light signal container for module ZebuClockDetectFront_38
#     Tue May 13 18:29:54 2025 : End of Gate Building light signal container for module ZebuClockDetectFront_38
#     Tue May 13 18:29:54 2025 : Populating CHUNK ZebuClockDetectFront_13
#     Tue May 13 18:29:54 2025 : Gate Building light signal container for module ZebuClockDetectFront_13
#     Tue May 13 18:29:54 2025 : End of Gate Building light signal container for module ZebuClockDetectFront_13
#     Tue May 13 18:29:54 2025 : Populating CHUNK alb_mss_mem_clkgate
#     Tue May 13 18:29:54 2025 : Gate Building light signal container for module alb_mss_mem_clkgate
#     Tue May 13 18:29:54 2025 : End of Gate Building light signal container for module alb_mss_mem_clkgate
#     Tue May 13 18:29:54 2025 : Populating CHUNK ZebuClockDetectFront_51
#     Tue May 13 18:29:54 2025 : Gate Building light signal container for module ZebuClockDetectFront_51
#     Tue May 13 18:29:54 2025 : End of Gate Building light signal container for module ZebuClockDetectFront_51
#     Tue May 13 18:29:54 2025 : Populating CHUNK rl_parity_chk_0000
#     Tue May 13 18:29:54 2025 : Gate Building light signal container for module rl_parity_chk_0000
#     Tue May 13 18:29:54 2025 : End of Gate Building light signal container for module rl_parity_chk_0000
#     Tue May 13 18:29:54 2025 : Populating CHUNK ZebuClockDetectFront_53
#     Tue May 13 18:29:54 2025 : Gate Building light signal container for module ZebuClockDetectFront_53
#     Tue May 13 18:29:54 2025 : End of Gate Building light signal container for module ZebuClockDetectFront_53
#     Tue May 13 18:29:54 2025 : Populating CHUNK ZebuClockDetectFront_35
#     Tue May 13 18:29:54 2025 : Gate Building light signal container for module ZebuClockDetectFront_35
#     Tue May 13 18:29:54 2025 : End of Gate Building light signal container for module ZebuClockDetectFront_35
#     Tue May 13 18:29:54 2025 : Populating CHUNK dm_clock_gate
#     Tue May 13 18:29:54 2025 : Gate Building light signal container for module dm_clock_gate
#     Tue May 13 18:29:54 2025 : End of Gate Building light signal container for module dm_clock_gate
#     Tue May 13 18:29:54 2025 : Populating CHUNK ZebuClockDetectFront_63
#     Tue May 13 18:29:54 2025 : Gate Building light signal container for module ZebuClockDetectFront_63
#     Tue May 13 18:29:54 2025 : End of Gate Building light signal container for module ZebuClockDetectFront_63
#     Tue May 13 18:29:54 2025 : Populating CHUNK ZebuClockDetectFront_10
#     Tue May 13 18:29:54 2025 : Gate Building light signal container for module ZebuClockDetectFront_10
#     Tue May 13 18:29:54 2025 : End of Gate Building light signal container for module ZebuClockDetectFront_10
#     Tue May 13 18:29:54 2025 : Populating CHUNK ZebuClockDetectFront_37
#     Tue May 13 18:29:54 2025 : Gate Building light signal container for module ZebuClockDetectFront_37
#     Tue May 13 18:29:54 2025 : End of Gate Building light signal container for module ZebuClockDetectFront_37
#     Tue May 13 18:29:54 2025 : Populating CHUNK ZebuClockDetectFront_65
#     Tue May 13 18:29:54 2025 : Gate Building light signal container for module ZebuClockDetectFront_65
#     Tue May 13 18:29:54 2025 : End of Gate Building light signal container for module ZebuClockDetectFront_65
#     Tue May 13 18:29:54 2025 : Populating CHUNK ZebuClockDetectFront_12
#     Tue May 13 18:29:54 2025 : Gate Building light signal container for module ZebuClockDetectFront_12
#     Tue May 13 18:29:54 2025 : End of Gate Building light signal container for module ZebuClockDetectFront_12
#     Tue May 13 18:29:54 2025 : Populating CHUNK ZebuClockDetectFront_39
#     Tue May 13 18:29:54 2025 : Gate Building light signal container for module ZebuClockDetectFront_39
#     Tue May 13 18:29:54 2025 : End of Gate Building light signal container for module ZebuClockDetectFront_39
#     Tue May 13 18:29:54 2025 : Populating CHUNK ZebuClockDetectFront_4
#     Tue May 13 18:29:54 2025 : Gate Building light signal container for module ZebuClockDetectFront_4
#     Tue May 13 18:29:54 2025 : End of Gate Building light signal container for module ZebuClockDetectFront_4
#     Tue May 13 18:29:54 2025 : Populating CHUNK ZebuClockDetectFront_40
#     Tue May 13 18:29:54 2025 : Gate Building light signal container for module ZebuClockDetectFront_40
#     Tue May 13 18:29:54 2025 : End of Gate Building light signal container for module ZebuClockDetectFront_40
### Tue May 13 18:29:54 2025(+0s) : CHUNK Population done
zCreateNameDB finished without errors or warnings.
#     Tue May 13 18:29:54 2025 : zCreateNameDB Ended
#   step Synth : Synthesis called the following command: '/slowfs/us01dwslow023/fpga/lianghao/zebu_install/VCS/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/VCS/vcs/S-2021.09-2-TZ-20240507_Full64/bin/zCreateNameDB -bundle Bundle_16,ZebuClockDetectFront_50,ZebuClockDetectFront_52,ZebuClockDetectFront_62,ZebuClockDetectFront_36,ZebuClockDetectFront_64,ZebuClockDetectFront_11,ZebuClockDetectFront_28,ZebuClockDetectFront_38,ZebuClockDetectFront_13,alb_mss_mem_clkgate,ZebuClockDetectFront_51,rl_parity_chk_0000,ZebuClockDetectFront_53,ZebuClockDetectFront_35,dm_clock_gate,ZebuClockDetectFront_63,ZebuClockDetectFront_10,ZebuClockDetectFront_37,ZebuClockDetectFront_65,ZebuClockDetectFront_12,ZebuClockDetectFront_39,ZebuClockDetectFront_4,ZebuClockDetectFront_40,  -v -X show_times -z /remote/sdgedt/tools/reem/ZebuS5_oiginal/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/design/synth_Default_RTL_Group'

#   step exec summary : time 0m4.371s
#   exec summary : Total memory: 147000 kB minimum 
#   exec summary : Successful execution

# end time is Tue May 13 18:29:54 EEST 2025
zFe exit status: 0
command exit code is '0'
