// Generated by CIRCT unknown git version
module SIMDshifter(	// file.cleaned.mlir:2:3
  input  [15:0] shiftinput,	// file.cleaned.mlir:2:29
  input         H,	// file.cleaned.mlir:2:51
                O,	// file.cleaned.mlir:2:63
                Q,	// file.cleaned.mlir:2:75
                left,	// file.cleaned.mlir:2:87
  output [15:0] shiftoutput	// file.cleaned.mlir:2:103
);

  wire        _GEN;	// file.cleaned.mlir:46:11
  wire [1:0]  _shiftoutput_tmp_14to13;	// file.cleaned.mlir:44:11
  wire        _GEN_0;	// file.cleaned.mlir:43:11
  wire        _GEN_1;	// file.cleaned.mlir:41:11
  wire [1:0]  _shiftoutput_tmp_10to9;	// file.cleaned.mlir:39:11
  wire        _GEN_2;	// file.cleaned.mlir:38:11
  wire        _GEN_3;	// file.cleaned.mlir:36:11
  wire [1:0]  _shiftoutput_tmp_6to5;	// file.cleaned.mlir:31:11
  wire        _GEN_4;	// file.cleaned.mlir:30:11
  wire [2:0]  _shiftoutput_tmp_2to0;	// file.cleaned.mlir:28:11
  wire        _GEN_5;	// file.cleaned.mlir:27:11
  wire [15:0] shiftoutput_tmp =
    left ? {shiftinput[14:0], 1'h0} : {1'h0, shiftinput[15:1]};	// file.cleaned.mlir:8:14, :19:10, :20:11, :21:11, :22:11, :23:11
  wire        _GEN_6 = left | H;	// file.cleaned.mlir:24:11
  wire        _GEN_7 = _GEN_6 | O;	// file.cleaned.mlir:24:11, :25:11
  assign _GEN_5 = _GEN_7 & shiftoutput_tmp[3];	// file.cleaned.mlir:23:11, :25:11, :26:11, :27:11
  assign _shiftoutput_tmp_2to0 = shiftoutput_tmp[2:0];	// file.cleaned.mlir:23:11, :28:11
  assign _GEN_4 = _GEN_6 & shiftoutput_tmp[7];	// file.cleaned.mlir:23:11, :24:11, :29:11, :30:11
  assign _shiftoutput_tmp_6to5 = shiftoutput_tmp[6:5];	// file.cleaned.mlir:23:11, :31:11
  wire        _GEN_8 = ~left | H;	// file.cleaned.mlir:32:11, :33:11
  wire        _GEN_9 = _GEN_8 | O;	// file.cleaned.mlir:33:11, :34:11
  assign _GEN_3 = _GEN_9 & shiftoutput_tmp[4];	// file.cleaned.mlir:23:11, :34:11, :35:11, :36:11
  assign _GEN_2 = _GEN_7 & shiftoutput_tmp[11];	// file.cleaned.mlir:23:11, :25:11, :37:11, :38:11
  assign _shiftoutput_tmp_10to9 = shiftoutput_tmp[10:9];	// file.cleaned.mlir:23:11, :39:11
  assign _GEN_1 = _GEN_8 & shiftoutput_tmp[8];	// file.cleaned.mlir:23:11, :33:11, :40:11, :41:11
  assign _GEN_0 = _GEN_6 & shiftoutput_tmp[15];	// file.cleaned.mlir:23:11, :24:11, :42:11, :43:11
  assign _shiftoutput_tmp_14to13 = shiftoutput_tmp[14:13];	// file.cleaned.mlir:23:11, :44:11
  assign _GEN = _GEN_9 & shiftoutput_tmp[12];	// file.cleaned.mlir:23:11, :34:11, :45:11, :46:11
  assign shiftoutput =
    {_GEN_0, _shiftoutput_tmp_14to13, _GEN, 12'h0}
    | ({4'h0, _GEN_2, _shiftoutput_tmp_10to9, _GEN_1, 8'h0}
       | ({8'h0, _GEN_4, _shiftoutput_tmp_6to5, _GEN_3, 4'h0}
          | {12'h0, _GEN_5, _shiftoutput_tmp_2to0}) & 16'hF0FF) & 16'hFFF;	// file.cleaned.mlir:3:14, :4:14, :6:18, :7:19, :9:15, :10:10, :11:10, :12:10, :13:10, :14:10, :15:10, :16:10, :17:10, :18:10, :27:11, :28:11, :30:11, :31:11, :36:11, :38:11, :39:11, :41:11, :43:11, :44:11, :46:11, :47:5
endmodule

