<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head>


<TITLE>Satellite Broadband Internet Consulting & Related Modem IP Cores Design </TITLE>
<META content="text/html; charset=utf-8" http-equiv=Content-Type>

<!- English Meta //-->
<meta name="abstract" content="Satellite Broadband Internet Modem IP Cores">
<meta content="author" name="markchen@xmail.net">
<meta name="keywords" content="Satellite, Broadband, Internet, Modem,Modulation, Demodulation, IC, IP core">
<meta name="description" content="Angelia designs satellite broadband Internet modem IP cores and provides technical and business consulting">


<link rel="stylesheet" href="../yyy_scripts/myscript/myscript_en.css" type="text/css">

<script src="https://www.google.com/recaptcha/api.js" async defer></script>  




<link href="../yyy_scripts/dropdownmenu_lwis/css/helper.css" media="screen" rel="stylesheet" type="text/css" />

<!-- Beginning of compulsory code below -->

<link href="../yyy_scripts/dropdownmenu_lwis/css/dropdown.linear.columnar.css" media="screen" rel="stylesheet" type="text/css" />
<link href="../yyy_scripts/dropdownmenu_lwis/css/default.advanced.css" media="screen" rel="stylesheet" type="text/css" />

<style type="text/css">
.lwis-celebrity table tr td {
	font-size: 14px;
}
.lwis-celebrity table tr td strong {
	color: #408080;
}
body,td,th {
	font-size: 16px;
	color: #697696;
}
#headtitle {
	color: #3474CB;
	font-size: 24px;
}
</style>

<!-- / END -->



</head>
<body>
<table width="100%" border="0">
  <tr>
    <td><div align="center" style="color: #990000; font-weight: bold">
      <h1>Our  Modulator, Demodulator, Modem IP Cores</h1>
    </div></td>
  </tr>
  <tr>
    <td align="center"><img src="modemipcores.png" width="225" height="225" alt="modemipcores" /></td>
  </tr>
  <tr>
    <td align="center">&nbsp;</td>
  </tr>
  <tr>
    <td><div align="center" style="color: #990000; font-weight: bold">
      <h2>Modulator, Demodulator, Modem IP Cores for Satellite Downlink Communications</h2>
    </div></td>
  </tr>
  <tr>
    <td align="center"><h3>Our  Modulator, Demodulator,  Modem IP Cores</h3></td>
  </tr>
  <tr>
    <td><p>Integrated Circuits for PC and Mobile Broadband Satellite Internet (SatNet) Access System with or without satellite bases, for portable uses for single person and home, movable on any point of the earth or fixed use.</p>
      <p>Circuits have been designed and simulated using Xilinx Vivado, Altera Quartus, Mentor Graphics, Cadence Virtuoso,
        MATLAB/SIMULINK and other popular EDA tools.</p>
      <p> TSMC 0.18um MMRF CMOS process technology is applied at a power supply of +/-
        0.9v.</p>
      <p>Our modulator, demodulator and  modem IC cores will be applicable to DVB standards series (DVB-S2/S2X) as well as other popular satellite Internet standards. </p></td>
  </tr>
  <tr>
    <td>&nbsp;</td>
  </tr>
  <tr>
    <td><p align="left">The technologies involve <span style="font-weight: bold">SDR</span> (Software Defined Radio), <span style="font-weight: bold">FPGA</span> (Field Programmable Gate Arrays) , <span style="font-weight: bold">DSP</span> (Digital Signal Processors), <span><strong>GPU</strong> (Graphical Processing Unit), <strong>SoC</strong></span> (System on Chip), <strong>CPU</strong> (Central Processing Unit) and other IC technologies. Some topics may relate to chip design and manufacturing, and configurable circuits applicable to the design of satellite based broadband Internet modulator, demodulator and  modem IP cores. </p></td>
  </tr>
  <tr>
    <td>&nbsp;</td>
  </tr>
  <tr>
    <td><p align="left">We have implemented waveforms with BPSK, QPSK, DQPSK, OQPSK,  8PSK, 16APSK, 32APSK, 64APSK      (128APSK and 256APSK Optional), 8QAM, Adaptive Coding and Modulation (ACM), Variable Coding and Modulation (VCM), Constant Coding and Modulation (CCM) and with Reed-Solomon/LDPC/Turbo Product Code FEC that are readily portable to LEO/MEO/GEO  satelite downlinks. Our signal processing techniques are among the most advanced  in the communication industry.</p></td>
  </tr>
  <tr>
    <td>&nbsp;</td>
  </tr>
  <tr>
    <td align="left"><strong>Deliverables</strong></td>
  </tr>
  <tr>
    <td align="center"><div align="left">
      <ul>
        <li> VHDL /Verilog FPGA / DSP / GPU / CPU Source Code and netlist binary file</li>
        <li> Test environment for the hardware of the IP core consisting of VHDL /Verilog   testbench and test data as well as post-synthesis simulation model or  pre-compiled simulation model</li>
        <li> Test script</li>
        <li> Design Flow Documentation</li>
      </ul>
    </div></td>
  </tr>
  <tr>
    <td align="center">&nbsp;</td>
  </tr>
  <tr>
    <td align="center">&nbsp;</td>
  </tr>
  <tr>
    <td align="center">&nbsp;</td>
  </tr>
  <tr>
    <td align="left">&nbsp;</td>
  </tr>
  <tr bgcolor="#FFFFFF">
    <td bgcolor="#FFFFFF">&nbsp;</td>
  </tr>
  <tr>
    <td>&nbsp;</td>
  </tr>
</table>
</body>
</html>