# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab1.ip_user_files/bd/swerv_soc/ip/swerv_soc_axi_gpio_0_0/sim/swerv_soc_axi_gpio_0_0.vhd" \

# Do not sort compile order
nosort
