Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Sun May  7 17:40:22 2023
| Host             : Linplusir-windows running 64-bit major release  (build 9200)
| Command          : report_power -file top_display_power_routed.rpt -pb top_display_power_summary_routed.pb -rpx top_display_power_routed.rpx
| Design           : top_display
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 38.284 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 37.486                           |
| Device Static (W)        | 0.798                            |
| Effective TJA (C/W)      | 4.6                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     8.860 |     5942 |       --- |             --- |
|   LUT as Logic           |     7.352 |     1476 |     63400 |            2.33 |
|   LUT as Distributed RAM |     0.760 |       72 |     19000 |            0.38 |
|   F7/F8 Muxes            |     0.318 |      592 |     63400 |            0.93 |
|   Register               |     0.297 |     3594 |    126800 |            2.83 |
|   CARRY4                 |     0.123 |       33 |     15850 |            0.21 |
|   BUFG                   |     0.011 |       12 |        32 |           37.50 |
|   Others                 |     0.000 |       34 |       --- |             --- |
| Signals                  |    12.607 |     4582 |       --- |             --- |
| Block RAM                |     0.135 |      1.5 |       135 |            1.11 |
| I/O                      |    15.884 |       28 |       210 |           13.33 |
| Static Power             |     0.798 |          |           |                 |
| Total                    |    38.284 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    22.203 |      21.640 |      0.563 |
| Vccaux    |       1.800 |     0.673 |       0.580 |      0.093 |
| Vcco33    |       3.300 |     4.486 |       4.482 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.029 |       0.010 |      0.018 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------+-----------+
| Name                   | Power (W) |
+------------------------+-----------+
| top_display            |    37.486 |
|   b4                   |     4.640 |
|     U4                 |     0.263 |
|   data_ram1            |     0.686 |
|     U0                 |     0.686 |
|       inst_blk_mem_gen |     0.686 |
|   inst_ram1            |     0.307 |
|     U0                 |     0.307 |
|       inst_blk_mem_gen |     0.307 |
|   mips1                |    12.697 |
|     con                |     0.923 |
|       aludec0          |     0.013 |
|       regE             |     0.879 |
|       regM             |     0.010 |
|       regW             |     0.021 |
|     dp                 |    11.774 |
|       alu              |     0.223 |
|       de1              |     0.166 |
|       de2              |     0.135 |
|       de3              |     0.254 |
|       de4              |     1.172 |
|       de5              |     0.981 |
|       em1              |     1.140 |
|       em2              |     0.210 |
|       em3              |     0.072 |
|       fd1              |     0.135 |
|       fd2              |     4.254 |
|       mw1              |     0.927 |
|       mw2              |     0.145 |
|       mw3              |     0.397 |
|       pc0              |     0.073 |
|       pcadd            |     0.033 |
|       pcadd2           |     0.069 |
|       rf               |     1.390 |
+------------------------+-----------+


