 Begin reading netlist ( ./mylib.v )...
 End parsing Verilog file ./mylib.v with 0 errors.
 End reading netlist: #modules=46, top=udp_rslat, #lines=1689, CPU_time=0.00 sec, Memory=0MB
 Begin reading netlist ( ./circuit_sff.v )...
 Error: Line of length 63843 exceeds current limit of 50000. (M18)
 End parsing Verilog file ./circuit_sff.v with 0 errors.
 End reading netlist: #modules=1, top=CUT, #lines=0, CPU_time=0.01 sec, Memory=4MB
 ------------------------------------------------------------------------------
 Begin build model for topcut = CUT ...
 ------------------------------------------------------------------------------
 There were 4382 primitives and 534 faultable pins removed during model optimizations
 Warning: Rule B8 (unconnected module input pin) was violated 2 times.
 Warning: Rule B9 (undriven module internal net) was violated 1 times.
 Warning: Rule N23 (inconsistent UDP) was violated 1 times.
 End build model: #primitives=12523, CPU_time=0.01 sec, Memory=5MB
 ------------------------------------------------------------------------------
 Begin learning analyses...
 End learning analyses, total learning CPU time=0.02 sec.
 ------------------------------------------------------------------------------
 ------------------------------------------------------------------------------
 Begin scan design rules checking...
 ------------------------------------------------------------------------------
 Begin simulating test protocol procedures...
 Test protocol simulation completed, CPU time=0.00 sec.
 ------------------------------------------------------------------------------
 Begin scan chain operation checking...
 Chain chain1 successfully traced with 534 scan_cells.
 Scan chain operation checking completed, CPU time=0.00 sec.
 ------------------------------------------------------------------------------
 Begin clock rules checking...
 Clock rules checking completed, CPU time=0.00 sec.
 Performing clock grouping analysis for 1 clock.
 Clock grouping results: #pairs=0, #groups=0, #serial_pairs=0, #disturbed_pairs=0, CPU time=0.00 sec.
 ------------------------------------------------------------------------------
 Begin nonscan rules checking...
 Nonscan cell summary: #DFF=0  #DLAT=0  #RAM_outs=0  tla_usage_type=none
 Nonscan rules checking completed, CPU time=0.00 sec.
 ------------------------------------------------------------------------------
 Begin DRC dependent learning...
 Fast-sequential depth results: control=0(0), observe=0(0), detect=0(0), CPU time=0.00 sec
 DRC dependent learning completed, CPU time=0.00 sec.
 ------------------------------------------------------------------------------
 DRC Summary Report
 ------------------------------------------------------------------------------
 No violations occurred during DRC process.
 Design rules checking was successful, total CPU time=0.01 sec.
 ------------------------------------------------------------------------------
 0 faults were removed from the fault list.
 End parsing STIL file ./random_pattern_50.pattern with 0 errors.
 End reading 286 patterns, CPU_time = 0.02 sec, Memory = 0MB
 Begin PROOFS simulation of 286 external patterns
 Simulation completed: #patterns = 286/1001, #fail_pats = 0(0), #failing_meas = 0(0), CPU time = 0.15
 Patterns written reference 1143 V statements, generating 153581 test cycles
 End writing file 'ATPG_pattern_fs_50.pattern' with 286 patterns, File_size = 432561, CPU_time = 0.0 sec.
