6024
ixFIXED_PATTERN_PERF_COUNTER_1 2 0x10c 1 0 4294967295
	PERF_COUNTER 0 16
ixFIXED_PATTERN_PERF_COUNTER_10 2 0x115 1 0 4294967295
	PERF_COUNTER 0 16
ixFIXED_PATTERN_PERF_COUNTER_2 2 0x10d 1 0 4294967295
	PERF_COUNTER 0 16
ixFIXED_PATTERN_PERF_COUNTER_3 2 0x10e 1 0 4294967295
	PERF_COUNTER 0 16
ixFIXED_PATTERN_PERF_COUNTER_4 2 0x10f 1 0 4294967295
	PERF_COUNTER 0 16
ixFIXED_PATTERN_PERF_COUNTER_5 2 0x110 1 0 4294967295
	PERF_COUNTER 0 16
ixFIXED_PATTERN_PERF_COUNTER_6 2 0x111 1 0 4294967295
	PERF_COUNTER 0 16
ixFIXED_PATTERN_PERF_COUNTER_7 2 0x112 1 0 4294967295
	PERF_COUNTER 0 16
ixFIXED_PATTERN_PERF_COUNTER_8 2 0x113 1 0 4294967295
	PERF_COUNTER 0 16
ixFIXED_PATTERN_PERF_COUNTER_9 2 0x114 1 0 4294967295
	PERF_COUNTER 0 16
ixGC_CAC_ACC_CHC0 2 0x61 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_CHC1 2 0x62 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_CHC2 2 0x63 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_CP0 2 0x10 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_CP1 2 0x11 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_CP2 2 0x12 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_EA0 2 0x13 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_EA1 2 0x14 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_EA2 2 0x15 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_EA3 2 0x16 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_EA4 2 0x17 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_EA5 2 0x18 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_GDS0 2 0x2d 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_GDS1 2 0x2e 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_GDS2 2 0x2f 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_GDS3 2 0x30 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_GDS4 2 0x31 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_GE0 2 0x32 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_GE1 2 0x33 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_GE10 2 0x3c 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_GE11 2 0x3d 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_GE12 2 0x3e 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_GE13 2 0x3f 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_GE14 2 0x40 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_GE15 2 0x41 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_GE16 2 0x42 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_GE17 2 0x43 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_GE18 2 0x44 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_GE19 2 0x45 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_GE2 2 0x34 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_GE20 2 0x46 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_GE3 2 0x35 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_GE4 2 0x36 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_GE5 2 0x37 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_GE6 2 0x38 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_GE7 2 0x39 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_GE8 2 0x3a 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_GE9 2 0x3b 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_GL2C0 2 0x48 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_GL2C1 2 0x49 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_GL2C2 2 0x4a 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_GL2C3 2 0x4b 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_GL2C4 2 0x4c 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_GUS0 2 0x64 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_GUS1 2 0x65 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_GUS2 2 0x66 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_PH0 2 0x4d 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_PH1 2 0x4e 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_PH2 2 0x4f 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_PH3 2 0x50 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_PH4 2 0x51 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_PH5 2 0x52 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_PH6 2 0x53 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_PH7 2 0x54 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_PMM0 2 0x47 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_RLC0 2 0x67 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_SDMA0 2 0x55 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_SDMA1 2 0x56 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_SDMA10 2 0x5f 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_SDMA11 2 0x60 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_SDMA2 2 0x57 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_SDMA3 2 0x58 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_SDMA4 2 0x59 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_SDMA5 2 0x5a 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_SDMA6 2 0x5b 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_SDMA7 2 0x5c 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_SDMA8 2 0x5d 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_SDMA9 2 0x5e 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_UTCL2_ATCL20 2 0x68 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_UTCL2_ATCL21 2 0x69 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_UTCL2_ATCL22 2 0x6a 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_UTCL2_ATCL23 2 0x6b 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_UTCL2_ATCL24 2 0x6c 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_UTCL2_ROUTER0 2 0x19 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_UTCL2_ROUTER1 2 0x1a 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_UTCL2_ROUTER2 2 0x1b 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_UTCL2_ROUTER3 2 0x1c 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_UTCL2_ROUTER4 2 0x1d 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_UTCL2_ROUTER5 2 0x1e 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_UTCL2_ROUTER6 2 0x1f 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_UTCL2_ROUTER7 2 0x20 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_UTCL2_ROUTER8 2 0x21 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_UTCL2_ROUTER9 2 0x22 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_UTCL2_VML20 2 0x23 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_UTCL2_VML21 2 0x24 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_UTCL2_VML22 2 0x25 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_UTCL2_VML23 2 0x26 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_UTCL2_VML24 2 0x27 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_UTCL2_WALKER0 2 0x28 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_UTCL2_WALKER1 2 0x29 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_UTCL2_WALKER2 2 0x2a 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_UTCL2_WALKER3 2 0x2b 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_ACC_UTCL2_WALKER4 2 0x2c 1 0 4294967295
	ACCUMULATOR_31_0 0 31
ixGC_CAC_CNTL 2 0x1 1 0 4294967295
	CAC_THRESHOLD 0 15
ixGC_CAC_ID 2 0x0 2 0 4294967295
	CAC_BLOCK_ID 0 5
	CAC_SIGNAL_ID 6 13
ixHW_LUT_UPDATE_STATUS 2 0x116 15 0 4294967295
	UPDATE_TABLE_1_DONE 0 0
	UPDATE_TABLE_1_ERROR 1 1
	UPDATE_TABLE_1_ERROR_STEP 2 4
	UPDATE_TABLE_2_DONE 5 5
	UPDATE_TABLE_2_ERROR 6 6
	UPDATE_TABLE_2_ERROR_STEP 7 9
	UPDATE_TABLE_3_DONE 10 10
	UPDATE_TABLE_3_ERROR 11 11
	UPDATE_TABLE_3_ERROR_STEP 12 16
	UPDATE_TABLE_4_DONE 17 17
	UPDATE_TABLE_4_ERROR 18 18
	UPDATE_TABLE_4_ERROR_STEP 19 21
	UPDATE_TABLE_5_DONE 22 22
	UPDATE_TABLE_5_ERROR 23 23
	UPDATE_TABLE_5_ERROR_STEP 24 28
ixPWRBRK_RELEASE_TO_STALL_LUT_17_20 2 0x10b 4 0 4294967295
	FIRST_PATTERN_17 0 2
	FIRST_PATTERN_18 4 6
	FIRST_PATTERN_19 8 10
	FIRST_PATTERN_20 12 14
ixPWRBRK_RELEASE_TO_STALL_LUT_1_8 2 0x109 8 0 4294967295
	FIRST_PATTERN_1 0 2
	FIRST_PATTERN_2 4 6
	FIRST_PATTERN_3 8 10
	FIRST_PATTERN_4 12 14
	FIRST_PATTERN_5 16 18
	FIRST_PATTERN_6 20 22
	FIRST_PATTERN_7 24 26
	FIRST_PATTERN_8 28 30
ixPWRBRK_RELEASE_TO_STALL_LUT_9_16 2 0x10a 8 0 4294967295
	FIRST_PATTERN_9 0 2
	FIRST_PATTERN_10 4 6
	FIRST_PATTERN_11 8 10
	FIRST_PATTERN_12 12 14
	FIRST_PATTERN_13 16 18
	FIRST_PATTERN_14 20 22
	FIRST_PATTERN_15 24 26
	FIRST_PATTERN_16 28 30
ixPWRBRK_STALL_TO_RELEASE_LUT_1_4 2 0x107 4 0 4294967295
	FIRST_PATTERN_1 0 4
	FIRST_PATTERN_2 8 12
	FIRST_PATTERN_3 16 20
	FIRST_PATTERN_4 24 28
ixPWRBRK_STALL_TO_RELEASE_LUT_5_7 2 0x108 3 0 4294967295
	FIRST_PATTERN_5 0 4
	FIRST_PATTERN_6 8 12
	FIRST_PATTERN_7 16 20
ixRELEASE_TO_STALL_LUT_17_20 2 0x102 4 0 4294967295
	FIRST_PATTERN_17 0 2
	FIRST_PATTERN_18 4 6
	FIRST_PATTERN_19 8 10
	FIRST_PATTERN_20 12 14
ixRELEASE_TO_STALL_LUT_1_8 2 0x100 8 0 4294967295
	FIRST_PATTERN_1 0 2
	FIRST_PATTERN_2 4 6
	FIRST_PATTERN_3 8 10
	FIRST_PATTERN_4 12 14
	FIRST_PATTERN_5 16 18
	FIRST_PATTERN_6 20 22
	FIRST_PATTERN_7 24 26
	FIRST_PATTERN_8 28 30
ixRELEASE_TO_STALL_LUT_9_16 2 0x101 8 0 4294967295
	FIRST_PATTERN_9 0 2
	FIRST_PATTERN_10 4 6
	FIRST_PATTERN_11 8 10
	FIRST_PATTERN_12 12 14
	FIRST_PATTERN_13 16 18
	FIRST_PATTERN_14 20 22
	FIRST_PATTERN_15 24 26
	FIRST_PATTERN_16 28 30
ixRTAVFS_REG0 2 0x0 2 0 4294967295
	RTAVFSZONE0STARTCNT 0 15
	RTAVFSZONE0STOPCNT 16 31
ixRTAVFS_REG1 2 0x1 2 0 4294967295
	RTAVFSZONE1STARTCNT 0 15
	RTAVFSZONE1STOPCNT 16 31
ixRTAVFS_REG10 2 0xa 1 0 4294967295
	RTAVFSZONE2EN1 0 31
ixRTAVFS_REG100 2 0x64 2 0 4294967295
	RTAVFSCPO46_STARTCNT 0 15
	RTAVFSCPO46_STOPCNT 16 31
ixRTAVFS_REG101 2 0x65 2 0 4294967295
	RTAVFSCPO47_STARTCNT 0 15
	RTAVFSCPO47_STOPCNT 16 31
ixRTAVFS_REG102 2 0x66 2 0 4294967295
	RTAVFSCPO48_STARTCNT 0 15
	RTAVFSCPO48_STOPCNT 16 31
ixRTAVFS_REG103 2 0x67 2 0 4294967295
	RTAVFSCPO49_STARTCNT 0 15
	RTAVFSCPO49_STOPCNT 16 31
ixRTAVFS_REG104 2 0x68 2 0 4294967295
	RTAVFSCPO50_STARTCNT 0 15
	RTAVFSCPO50_STOPCNT 16 31
ixRTAVFS_REG105 2 0x69 2 0 4294967295
	RTAVFSCPO51_STARTCNT 0 15
	RTAVFSCPO51_STOPCNT 16 31
ixRTAVFS_REG106 2 0x6a 2 0 4294967295
	RTAVFSCPO52_STARTCNT 0 15
	RTAVFSCPO52_STOPCNT 16 31
ixRTAVFS_REG107 2 0x6b 2 0 4294967295
	RTAVFSCPO53_STARTCNT 0 15
	RTAVFSCPO53_STOPCNT 16 31
ixRTAVFS_REG108 2 0x6c 2 0 4294967295
	RTAVFSCPO54_STARTCNT 0 15
	RTAVFSCPO54_STOPCNT 16 31
ixRTAVFS_REG109 2 0x6d 2 0 4294967295
	RTAVFSCPO55_STARTCNT 0 15
	RTAVFSCPO55_STOPCNT 16 31
ixRTAVFS_REG11 2 0xb 1 0 4294967295
	RTAVFSZONE3EN0 0 31
ixRTAVFS_REG110 2 0x6e 2 0 4294967295
	RTAVFSCPO56_STARTCNT 0 15
	RTAVFSCPO56_STOPCNT 16 31
ixRTAVFS_REG111 2 0x6f 2 0 4294967295
	RTAVFSCPO57_STARTCNT 0 15
	RTAVFSCPO57_STOPCNT 16 31
ixRTAVFS_REG112 2 0x70 2 0 4294967295
	RTAVFSCPO58_STARTCNT 0 15
	RTAVFSCPO58_STOPCNT 16 31
ixRTAVFS_REG113 2 0x71 2 0 4294967295
	RTAVFSCPO59_STARTCNT 0 15
	RTAVFSCPO59_STOPCNT 16 31
ixRTAVFS_REG114 2 0x72 2 0 4294967295
	RTAVFSCPO60_STARTCNT 0 15
	RTAVFSCPO60_STOPCNT 16 31
ixRTAVFS_REG115 2 0x73 2 0 4294967295
	RTAVFSCPO61_STARTCNT 0 15
	RTAVFSCPO61_STOPCNT 16 31
ixRTAVFS_REG116 2 0x74 2 0 4294967295
	RTAVFSCPO62_STARTCNT 0 15
	RTAVFSCPO62_STOPCNT 16 31
ixRTAVFS_REG117 2 0x75 2 0 4294967295
	RTAVFSCPO63_STARTCNT 0 15
	RTAVFSCPO63_STOPCNT 16 31
ixRTAVFS_REG118 2 0x76 1 0 4294967295
	RTAVFSCPOEN0 0 31
ixRTAVFS_REG119 2 0x77 1 0 4294967295
	RTAVFSCPOEN1 0 31
ixRTAVFS_REG12 2 0xc 1 0 4294967295
	RTAVFSZONE3EN1 0 31
ixRTAVFS_REG120 2 0x78 10 0 4294967295
	RTAVFSCPOAVGDIV0 0 1
	RTAVFSCPOAVGDIV1 2 3
	RTAVFSCPOAVGDIV2 4 5
	RTAVFSCPOAVGDIV3 6 7
	RTAVFSCPOAVGDIV4 8 9
	RTAVFSCPOAVGDIV5 10 11
	RTAVFSCPOAVGDIV6 12 13
	RTAVFSCPOAVGDIV7 14 15
	RTAVFSCPOAVGDIVFINAL 16 17
	RESERVED 18 31
ixRTAVFS_REG121 2 0x79 7 0 4294967295
	RTAVFSZONE0INUSE 0 0
	RTAVFSZONE1INUSE 1 1
	RTAVFSZONE2INUSE 2 2
	RTAVFSZONE3INUSE 3 3
	RTAVFSZONE4INUSE 4 4
	RTAVFSRESERVED 5 27
	RTAVFSERRORCODE 28 31
ixRTAVFS_REG122 2 0x7a 2 0 4294967295
	RTAVFSCPO0_RIPPLECNT 0 15
	RESERVED 16 31
ixRTAVFS_REG123 2 0x7b 2 0 4294967295
	RTAVFSCPO1_RIPPLECNT 0 15
	RESERVED 16 31
ixRTAVFS_REG124 2 0x7c 2 0 4294967295
	RTAVFSCPO2_RIPPLECNT 0 15
	RESERVED 16 31
ixRTAVFS_REG125 2 0x7d 2 0 4294967295
	RTAVFSCPO3_RIPPLECNT 0 15
	RESERVED 16 31
ixRTAVFS_REG126 2 0x7e 2 0 4294967295
	RTAVFSCPO4_RIPPLECNT 0 15
	RESERVED 16 31
ixRTAVFS_REG127 2 0x7f 2 0 4294967295
	RTAVFSCPO5_RIPPLECNT 0 15
	RESERVED 16 31
ixRTAVFS_REG128 2 0x80 2 0 4294967295
	RTAVFSCPO6_RIPPLECNT 0 15
	RESERVED 16 31
ixRTAVFS_REG129 2 0x81 2 0 4294967295
	RTAVFSCPO7_RIPPLECNT 0 15
	RESERVED 16 31
ixRTAVFS_REG13 2 0xd 1 0 4294967295
	RTAVFSZONE4EN0 0 31
ixRTAVFS_REG130 2 0x82 2 0 4294967295
	RTAVFSCPO8_RIPPLECNT 0 15
	RESERVED 16 31
ixRTAVFS_REG131 2 0x83 2 0 4294967295
	RTAVFSCPO9_RIPPLECNT 0 15
	RESERVED 16 31
ixRTAVFS_REG132 2 0x84 2 0 4294967295
	RTAVFSCPO10_RIPPLECNT 0 15
	RESERVED 16 31
ixRTAVFS_REG133 2 0x85 2 0 4294967295
	RTAVFSCPO11_RIPPLECNT 0 15
	RESERVED 16 31
ixRTAVFS_REG134 2 0x86 2 0 4294967295
	RTAVFSCPO12_RIPPLECNT 0 15
	RESERVED 16 31
ixRTAVFS_REG135 2 0x87 2 0 4294967295
	RTAVFSCPO13_RIPPLECNT 0 15
	RESERVED 16 31
ixRTAVFS_REG136 2 0x88 2 0 4294967295
	RTAVFSCPO14_RIPPLECNT 0 15
	RESERVED 16 31
ixRTAVFS_REG137 2 0x89 2 0 4294967295
	RTAVFSCPO15_RIPPLECNT 0 15
	RESERVED 16 31
ixRTAVFS_REG138 2 0x8a 2 0 4294967295
	RTAVFSCPO16_RIPPLECNT 0 15
	RESERVED 16 31
ixRTAVFS_REG139 2 0x8b 2 0 4294967295
	RTAVFSCPO17_RIPPLECNT 0 15
	RESERVED 16 31
ixRTAVFS_REG14 2 0xe 1 0 4294967295
	RTAVFSZONE4EN1 0 31
ixRTAVFS_REG140 2 0x8c 2 0 4294967295
	RTAVFSCPO18_RIPPLECNT 0 15
	RESERVED 16 31
ixRTAVFS_REG141 2 0x8d 2 0 4294967295
	RTAVFSCPO19_RIPPLECNT 0 15
	RESERVED 16 31
ixRTAVFS_REG142 2 0x8e 2 0 4294967295
	RTAVFSCPO20_RIPPLECNT 0 15
	RESERVED 16 31
ixRTAVFS_REG143 2 0x8f 2 0 4294967295
	RTAVFSCPO21_RIPPLECNT 0 15
	RESERVED 16 31
ixRTAVFS_REG144 2 0x90 2 0 4294967295
	RTAVFSCPO22_RIPPLECNT 0 15
	RESERVED 16 31
ixRTAVFS_REG145 2 0x91 2 0 4294967295
	RTAVFSCPO23_RIPPLECNT 0 15
	RESERVED 16 31
ixRTAVFS_REG146 2 0x92 2 0 4294967295
	RTAVFSCPO24_RIPPLECNT 0 15
	RESERVED 16 31
ixRTAVFS_REG147 2 0x93 2 0 4294967295
	RTAVFSCPO25_RIPPLECNT 0 15
	RESERVED 16 31
ixRTAVFS_REG148 2 0x94 2 0 4294967295
	RTAVFSCPO26_RIPPLECNT 0 15
	RESERVED 16 31
ixRTAVFS_REG149 2 0x95 2 0 4294967295
	RTAVFSCPO27_RIPPLECNT 0 15
	RESERVED 16 31
ixRTAVFS_REG15 2 0xf 2 0 4294967295
	RTAVFSVF0FREQCOUNT 0 15
	RTAVFSVF0VOLTCODE 16 31
ixRTAVFS_REG150 2 0x96 2 0 4294967295
	RTAVFSCPO28_RIPPLECNT 0 15
	RESERVED 16 31
ixRTAVFS_REG151 2 0x97 2 0 4294967295
	RTAVFSCPO29_RIPPLECNT 0 15
	RESERVED 16 31
ixRTAVFS_REG152 2 0x98 2 0 4294967295
	RTAVFSCPO30_RIPPLECNT 0 15
	RESERVED 16 31
ixRTAVFS_REG153 2 0x99 2 0 4294967295
	RTAVFSCPO31_RIPPLECNT 0 15
	RESERVED 16 31
ixRTAVFS_REG154 2 0x9a 2 0 4294967295
	RTAVFSCPO32_RIPPLECNT 0 15
	RESERVED 16 31
ixRTAVFS_REG155 2 0x9b 2 0 4294967295
	RTAVFSCPO33_RIPPLECNT 0 15
	RESERVED 16 31
ixRTAVFS_REG156 2 0x9c 2 0 4294967295
	RTAVFSCPO34_RIPPLECNT 0 15
	RESERVED 16 31
ixRTAVFS_REG157 2 0x9d 2 0 4294967295
	RTAVFSCPO35_RIPPLECNT 0 15
	RESERVED 16 31
ixRTAVFS_REG158 2 0x9e 2 0 4294967295
	RTAVFSCPO36_RIPPLECNT 0 15
	RESERVED 16 31
ixRTAVFS_REG159 2 0x9f 2 0 4294967295
	RTAVFSCPO37_RIPPLECNT 0 15
	RESERVED 16 31
ixRTAVFS_REG16 2 0x10 2 0 4294967295
	RTAVFSVF1FREQCOUNT 0 15
	RTAVFSVF1VOLTCODE 16 31
ixRTAVFS_REG160 2 0xa0 2 0 4294967295
	RTAVFSCPO38_RIPPLECNT 0 15
	RESERVED 16 31
ixRTAVFS_REG161 2 0xa1 2 0 4294967295
	RTAVFSCPO39_RIPPLECNT 0 15
	RESERVED 16 31
ixRTAVFS_REG162 2 0xa2 2 0 4294967295
	RTAVFSCPO40_RIPPLECNT 0 15
	RESERVED 16 31
ixRTAVFS_REG163 2 0xa3 2 0 4294967295
	RTAVFSCPO41_RIPPLECNT 0 15
	RESERVED 16 31
ixRTAVFS_REG164 2 0xa4 2 0 4294967295
	RTAVFSCPO42_RIPPLECNT 0 15
	RESERVED 16 31
ixRTAVFS_REG165 2 0xa5 2 0 4294967295
	RTAVFSCPO43_RIPPLECNT 0 15
	RESERVED 16 31
ixRTAVFS_REG166 2 0xa6 2 0 4294967295
	RTAVFSCPO44_RIPPLECNT 0 15
	RESERVED 16 31
ixRTAVFS_REG167 2 0xa7 2 0 4294967295
	RTAVFSCPO45_RIPPLECNT 0 15
	RESERVED 16 31
ixRTAVFS_REG168 2 0xa8 2 0 4294967295
	RTAVFSCPO46_RIPPLECNT 0 15
	RESERVED 16 31
ixRTAVFS_REG169 2 0xa9 2 0 4294967295
	RTAVFSCPO47_RIPPLECNT 0 15
	RESERVED 16 31
ixRTAVFS_REG17 2 0x11 2 0 4294967295
	RTAVFSVF2FREQCOUNT 0 15
	RTAVFSVF2VOLTCODE 16 31
ixRTAVFS_REG170 2 0xaa 2 0 4294967295
	RTAVFSCPO48_RIPPLECNT 0 15
	RESERVED 16 31
ixRTAVFS_REG171 2 0xab 2 0 4294967295
	RTAVFSCPO49_RIPPLECNT 0 15
	RESERVED 16 31
ixRTAVFS_REG172 2 0xac 2 0 4294967295
	RTAVFSCPO50_RIPPLECNT 0 15
	RESERVED 16 31
ixRTAVFS_REG173 2 0xad 2 0 4294967295
	RTAVFSCPO51_RIPPLECNT 0 15
	RESERVED 16 31
ixRTAVFS_REG174 2 0xae 2 0 4294967295
	RTAVFSCPO52_RIPPLECNT 0 15
	RESERVED 16 31
ixRTAVFS_REG175 2 0xaf 2 0 4294967295
	RTAVFSCPO53_RIPPLECNT 0 15
	RESERVED 16 31
ixRTAVFS_REG176 2 0xb0 2 0 4294967295
	RTAVFSCPO54_RIPPLECNT 0 15
	RESERVED 16 31
ixRTAVFS_REG177 2 0xb1 2 0 4294967295
	RTAVFSCPO55_RIPPLECNT 0 15
	RESERVED 16 31
ixRTAVFS_REG178 2 0xb2 2 0 4294967295
	RTAVFSCPO56_RIPPLECNT 0 15
	RESERVED 16 31
ixRTAVFS_REG179 2 0xb3 2 0 4294967295
	RTAVFSCPO57_RIPPLECNT 0 15
	RESERVED 16 31
ixRTAVFS_REG18 2 0x12 2 0 4294967295
	RTAVFSVF3FREQCOUNT 0 15
	RTAVFSVF3VOLTCODE 16 31
ixRTAVFS_REG180 2 0xb4 2 0 4294967295
	RTAVFSCPO58_RIPPLECNT 0 15
	RESERVED 16 31
ixRTAVFS_REG181 2 0xb5 2 0 4294967295
	RTAVFSCPO59_RIPPLECNT 0 15
	RESERVED 16 31
ixRTAVFS_REG182 2 0xb6 2 0 4294967295
	RTAVFSCPO60_RIPPLECNT 0 15
	RESERVED 16 31
ixRTAVFS_REG183 2 0xb7 2 0 4294967295
	RTAVFSCPO61_RIPPLECNT 0 15
	RESERVED 16 31
ixRTAVFS_REG184 2 0xb8 2 0 4294967295
	RTAVFSCPO62_RIPPLECNT 0 15
	RESERVED 16 31
ixRTAVFS_REG185 2 0xb9 2 0 4294967295
	RTAVFSCPO63_RIPPLECNT 0 15
	RESERVED 16 31
ixRTAVFS_REG186 2 0xba 3 0 4294967295
	RTAVFSTARGETFREQCNTOVERRIDE 0 15
	RTAVFSTARGETFREQCNTOVERRIDESEL 16 16
	RESERVED 17 31
ixRTAVFS_REG187 2 0xbb 3 0 4294967295
	RTAVFSCURRENTFREQCNTOVERRIDE 0 15
	RTAVFSCURRENTFREQCNTOVERRIDESEL 16 16
	RESERVED 17 31
ixRTAVFS_REG189 2 0xbd 5 0 4294967295
	RTAVFSVOLTCODEFROMPI 0 9
	RTAVFSVOLTCODEFROMBINARYSEARCH 10 19
	RTAVFSVDDREGON 20 20
	RTAVFSVDDABOVEVDDRET 21 21
	RESERVED 22 31
ixRTAVFS_REG19 2 0x13 5 0 4294967295
	RTAVFSGB_ZONE0 0 5
	RTAVFSGB_ZONE1 6 11
	RTAVFSGB_ZONE2 12 17
	RTAVFSGB_ZONE3 18 24
	RTAVFSGB_ZONE4 25 31
ixRTAVFS_REG190 2 0xbe 7 0 4294967295
	RTAVFSIGNORERLCREQ 0 0
	RTAVFSRIPPLECOUNTEROUTSEL 1 5
	RTAVFSRUNLOOP 6 6
	RTAVFSSAVECPOWEIGHTS 7 7
	RTAVFSRESTORECPOWEIGHTS 8 8
	RTAVFSRESETRETENTIONREGS 9 9
	RESERVED 10 31
ixRTAVFS_REG191 2 0xbf 12 0 4294967295
	RTAVFSSTOPATSTARTUP 0 0
	RTAVFSSTOPATIDLE 1 1
	RTAVFSSTOPATRESETCPORIPPLECOUNTERS 2 2
	RTAVFSSTOPATSTARTCPOS 3 3
	RTAVFSSTOPATSTARTRIPPLECOUNTERS 4 4
	RTAVFSSTOPATRIPPLECOUNTERSDONE 5 5
	RTAVFSSTOPATCPOFINALRESULTREADY 6 6
	RTAVFSSTOPATVOLTCODEREADY 7 7
	RTAVFSSTOPATTARGETVOLATGEREADY 8 8
	RTAVFSSTOPATSTOPCPOS 9 9
	RTAVFSSTOPATWAITFORACK 10 10
	RESERVED 11 31
ixRTAVFS_REG192 2 0xc0 2 0 4294967295
	RTAVFSAVFSSCALEDCPOCOUNT 0 15
	RTAVFSAVFSFINALMINCPOCOUNT 16 31
ixRTAVFS_REG193 2 0xc1 2 0 4294967295
	RTAVFSFSMSTATE 0 15
	RESERVED 16 31
ixRTAVFS_REG194 2 0xc2 1 0 4294967295
	RTAVFSRIPPLECNTREAD 0 31
ixRTAVFS_REG2 2 0x2 2 0 4294967295
	RTAVFSZONE2STARTCNT 0 15
	RTAVFSZONE2STOPCNT 16 31
ixRTAVFS_REG20 2 0x14 10 0 4294967295
	RTAVFSZONE0CPOAVGDIV0 0 1
	RTAVFSZONE0CPOAVGDIV1 2 3
	RTAVFSZONE0CPOAVGDIV2 4 5
	RTAVFSZONE0CPOAVGDIV3 6 7
	RTAVFSZONE0CPOAVGDIV4 8 9
	RTAVFSZONE0CPOAVGDIV5 10 11
	RTAVFSZONE0CPOAVGDIV6 12 13
	RTAVFSZONE0CPOAVGDIV7 14 15
	RTAVFSZONE0CPOAVGDIVFINAL 16 17
	RTAVFSZONE0RESERVED 18 31
ixRTAVFS_REG21 2 0x15 10 0 4294967295
	RTAVFSZONE1CPOAVGDIV0 0 1
	RTAVFSZONE1CPOAVGDIV1 2 3
	RTAVFSZONE1CPOAVGDIV2 4 5
	RTAVFSZONE1CPOAVGDIV3 6 7
	RTAVFSZONE1CPOAVGDIV4 8 9
	RTAVFSZONE1CPOAVGDIV5 10 11
	RTAVFSZONE1CPOAVGDIV6 12 13
	RTAVFSZONE1CPOAVGDIV7 14 15
	RTAVFSZONE1CPOAVGDIVFINAL 16 17
	RTAVFSZONE1RESERVED 18 31
ixRTAVFS_REG22 2 0x16 10 0 4294967295
	RTAVFSZONE2CPOAVGDIV0 0 1
	RTAVFSZONE2CPOAVGDIV1 2 3
	RTAVFSZONE2CPOAVGDIV2 4 5
	RTAVFSZONE2CPOAVGDIV3 6 7
	RTAVFSZONE2CPOAVGDIV4 8 9
	RTAVFSZONE2CPOAVGDIV5 10 11
	RTAVFSZONE2CPOAVGDIV6 12 13
	RTAVFSZONE2CPOAVGDIV7 14 15
	RTAVFSZONE2CPOAVGDIVFINAL 16 17
	RTAVFSZONE2RESERVED 18 31
ixRTAVFS_REG23 2 0x17 10 0 4294967295
	RTAVFSZONE3CPOAVGDIV0 0 1
	RTAVFSZONE3CPOAVGDIV1 2 3
	RTAVFSZONE3CPOAVGDIV2 4 5
	RTAVFSZONE3CPOAVGDIV3 6 7
	RTAVFSZONE3CPOAVGDIV4 8 9
	RTAVFSZONE3CPOAVGDIV5 10 11
	RTAVFSZONE3CPOAVGDIV6 12 13
	RTAVFSZONE3CPOAVGDIV7 14 15
	RTAVFSZONE3CPOAVGDIVFINAL 16 17
	RTAVFSZONE3RESERVED 18 31
ixRTAVFS_REG24 2 0x18 10 0 4294967295
	RTAVFSZONE4CPOAVGDIV0 0 1
	RTAVFSZONE4CPOAVGDIV1 2 3
	RTAVFSZONE4CPOAVGDIV2 4 5
	RTAVFSZONE4CPOAVGDIV3 6 7
	RTAVFSZONE4CPOAVGDIV4 8 9
	RTAVFSZONE4CPOAVGDIV5 10 11
	RTAVFSZONE4CPOAVGDIV6 12 13
	RTAVFSZONE4CPOAVGDIV7 14 15
	RTAVFSZONE4CPOAVGDIVFINAL 16 17
	RTAVFSZONE4RESERVED 18 31
ixRTAVFS_REG25 2 0x19 1 0 4294967295
	RTAVFSRESERVED0 0 31
ixRTAVFS_REG26 2 0x1a 1 0 4294967295
	RTAVFSRESERVED1 0 31
ixRTAVFS_REG27 2 0x1b 1 0 4294967295
	RTAVFSRESERVED2 0 31
ixRTAVFS_REG28 2 0x1c 2 0 4294967295
	RTAVFSZONE0INTERCEPT 0 15
	RTAVFSZONE1INTERCEPT 16 31
ixRTAVFS_REG29 2 0x1d 2 0 4294967295
	RTAVFSZONE2INTERCEPT 0 15
	RTAVFSZONE3INTERCEPT 16 31
ixRTAVFS_REG3 2 0x3 2 0 4294967295
	RTAVFSZONE3STARTCNT 0 15
	RTAVFSZONE3STOPCNT 16 31
ixRTAVFS_REG30 2 0x1e 2 0 4294967295
	RTAVFSZONE4INTERCEPT 0 15
	RTAVFSRESERVEDINTERCEPT 16 31
ixRTAVFS_REG31 2 0x1f 9 0 4294967295
	RTAVFSCPOCLKDIV0 0 1
	RTAVFSCPOCLKDIV1 2 3
	RTAVFSCPOCLKDIV2 4 5
	RTAVFSCPOCLKDIV3 6 7
	RTAVFSCPOCLKDIV4 8 9
	RTAVFSCPOCLKDIV5 10 11
	RTAVFSCPOCLKDIV6 12 13
	RTAVFSCPOCLKDIV7 14 15
	RESERVED 16 31
ixRTAVFS_REG32 2 0x20 2 0 4294967295
	RTAVFSFSMSTARTUPCNT 0 15
	RESERVED 16 31
ixRTAVFS_REG33 2 0x21 2 0 4294967295
	RTAVFSFSMIDLECNT 0 15
	RESERVED 16 31
ixRTAVFS_REG34 2 0x22 2 0 4294967295
	RTAVFSFSMRESETCPORIPPLECOUNTERSCNT 0 15
	RESERVED 16 31
ixRTAVFS_REG35 2 0x23 2 0 4294967295
	RTAVFSFSMSTARTCPOSCNT 0 15
	RESERVED 16 31
ixRTAVFS_REG36 2 0x24 2 0 4294967295
	RTAVFSFSMSTARTRIPPLECOUNTERSCNT 0 15
	RESERVED 16 31
ixRTAVFS_REG37 2 0x25 2 0 4294967295
	RTAVFSFSMRIPPLECOUNTERSDONECNT 0 15
	RESERVED 16 31
ixRTAVFS_REG38 2 0x26 2 0 4294967295
	RTAVFSFSMCPOFINALRESULTREADYCNT 0 15
	RESERVED 16 31
ixRTAVFS_REG39 2 0x27 2 0 4294967295
	RTAVFSFSMVOLTCODEREADYCNT 0 15
	RESERVED 16 31
ixRTAVFS_REG4 2 0x4 2 0 4294967295
	RTAVFSZONE4STARTCNT 0 15
	RTAVFSZONE4STOPCNT 16 31
ixRTAVFS_REG40 2 0x28 2 0 4294967295
	RTAVFSFSMTARGETVOLTAGEREADYCNT 0 15
	RESERVED 16 31
ixRTAVFS_REG41 2 0x29 2 0 4294967295
	RTAVFSFSMSTOPCPOSCNT 0 15
	RESERVED 16 31
ixRTAVFS_REG42 2 0x2a 2 0 4294967295
	RTAVFSFSMWAITFORACKCNT 0 15
	RESERVED 16 31
ixRTAVFS_REG43 2 0x2b 8 0 4294967295
	RTAVFSKP0 0 3
	RTAVFSKP1 4 7
	RTAVFSKP2 8 11
	RTAVFSKP3 12 15
	RTAVFSKI0 16 19
	RTAVFSKI1 20 23
	RTAVFSKI2 24 27
	RTAVFSKI3 28 31
ixRTAVFS_REG44 2 0x2c 5 0 4294967295
	RTAVFSV1 0 9
	RTAVFSV2 10 19
	RTAVFSV3 20 29
	RTAVFSUSEBINARYSEARCH 30 30
	RTAVFSVOLTCODEHWCAL 31 31
ixRTAVFS_REG45 2 0x2d 9 0 4294967295
	RTAVFSVRBLEEDCNTRL 0 0
	RTAVFSVRENABLE 1 1
	RTAVFSVOLTCODEOVERRIDE 2 11
	RTAVFSVOLTCODEOVERRIDESEL 12 12
	RTAVFSLOWPWREN 13 13
	RTAVFSUREGENABLE 14 14
	RTAVFSBGENABLE 15 15
	RTAVFSENABLEVDDRETSENSING 16 16
	RESERVED 17 31
ixRTAVFS_REG46 2 0x2e 8 0 4294967295
	RTAVFSKP 0 3
	RTAVFSKI 4 7
	RTAVFSPIENABLEANTIWINDUP 8 8
	RTAVFSPISHIFT 9 12
	RTAVFSPIERREN 13 13
	RTAVFSPISHIFTOUT 14 17
	RTAVFSUSELUTKPKI 18 18
	RESERVED 19 31
ixRTAVFS_REG47 2 0x2f 5 0 4294967295
	RTAVFSVOLTCODEPIMIN 0 9
	RTAVFSVOLTCODEPIMAX 10 19
	RTAVFSPIERRMASK 20 26
	RTAVFSFORCEDISABLEPI 27 27
	RESERVED 28 31
ixRTAVFS_REG48 2 0x30 2 0 4294967295
	RTAVFSPILOOPNITERATIONS 0 15
	RTAVFSPIERRTHRESHOLD 16 31
ixRTAVFS_REG49 2 0x31 8 0 4294967295
	RTAVFSPSMRSTAVGVDD 0 0
	RTAVFSPSMMEASMAXVDD 1 1
	RTAVFSPSMCLKDIVVDD 2 3
	RTAVFSPSMAVGDIVVDD 4 9
	RTAVFSPSMOSCENVDD 10 10
	RTAVFSPSMAVGENVDD 11 11
	RTAVFSPSMRSTMINMAXVDD 12 12
	RESERVED 13 31
ixRTAVFS_REG5 2 0x5 1 0 4294967295
	RTAVFSZONE0EN0 0 31
ixRTAVFS_REG50 2 0x32 8 0 4294967295
	RTAVFSPSMRSTAVGVREG 0 0
	RTAVFSPSMMEASMAXVREG 1 1
	RTAVFSPSMCLKDIVVREG 2 3
	RTAVFSPSMAVGDIVVREG 4 9
	RTAVFSPSMOSCENVREG 10 10
	RTAVFSPSMAVGENVREG 11 11
	RTAVFSPSMRSTMINMAXVREG 12 12
	RESERVED 13 31
ixRTAVFS_REG51 2 0x33 9 0 4294967295
	RTAVFSAVFSENABLE 0 0
	RTAVFSCPOTURNONDELAY 1 4
	RTAVFSSELECTMINMAX 5 5
	RTAVFSSELECTPERPATHSCALING 6 6
	RTAVFSADDVOLTCODEGUARDBAND 7 7
	RTAVFSSENDAVGPSMTOPSMOUT 8 8
	RTAVFSUPDATEANCHORVOLTAGES 9 9
	RTAVFSSENDVDDTOPSMOUT 10 10
	RESERVED 11 31
ixRTAVFS_REG52 2 0x34 3 0 4294967295
	RTAVFSMINMAXPSMVDD 0 13
	RTAVFSAVGPSMVDD 14 27
	RESERVED 28 31
ixRTAVFS_REG53 2 0x35 3 0 4294967295
	RTAVFSMINMAXPSMVREG 0 13
	RTAVFSAVGPSMVREG 14 27
	RESERVED 28 31
ixRTAVFS_REG54 2 0x36 2 0 4294967295
	RTAVFSCPO0_STARTCNT 0 15
	RTAVFSCPO0_STOPCNT 16 31
ixRTAVFS_REG55 2 0x37 2 0 4294967295
	RTAVFSCPO1_STARTCNT 0 15
	RTAVFSCPO1_STOPCNT 16 31
ixRTAVFS_REG56 2 0x38 2 0 4294967295
	RTAVFSCPO2_STARTCNT 0 15
	RTAVFSCPO2_STOPCNT 16 31
ixRTAVFS_REG57 2 0x39 2 0 4294967295
	RTAVFSCPO3_STARTCNT 0 15
	RTAVFSCPO3_STOPCNT 16 31
ixRTAVFS_REG58 2 0x3a 2 0 4294967295
	RTAVFSCPO4_STARTCNT 0 15
	RTAVFSCPO4_STOPCNT 16 31
ixRTAVFS_REG59 2 0x3b 2 0 4294967295
	RTAVFSCPO5_STARTCNT 0 15
	RTAVFSCPO5_STOPCNT 16 31
ixRTAVFS_REG6 2 0x6 1 0 4294967295
	RTAVFSZONE0EN1 0 31
ixRTAVFS_REG60 2 0x3c 2 0 4294967295
	RTAVFSCPO6_STARTCNT 0 15
	RTAVFSCPO6_STOPCNT 16 31
ixRTAVFS_REG61 2 0x3d 2 0 4294967295
	RTAVFSCPO7_STARTCNT 0 15
	RTAVFSCPO7_STOPCNT 16 31
ixRTAVFS_REG62 2 0x3e 2 0 4294967295
	RTAVFSCPO8_STARTCNT 0 15
	RTAVFSCPO8_STOPCNT 16 31
ixRTAVFS_REG63 2 0x3f 2 0 4294967295
	RTAVFSCPO9_STARTCNT 0 15
	RTAVFSCPO9_STOPCNT 16 31
ixRTAVFS_REG64 2 0x40 2 0 4294967295
	RTAVFSCPO10_STARTCNT 0 15
	RTAVFSCPO10_STOPCNT 16 31
ixRTAVFS_REG65 2 0x41 2 0 4294967295
	RTAVFSCPO11_STARTCNT 0 15
	RTAVFSCPO11_STOPCNT 16 31
ixRTAVFS_REG66 2 0x42 2 0 4294967295
	RTAVFSCPO12_STARTCNT 0 15
	RTAVFSCPO12_STOPCNT 16 31
ixRTAVFS_REG67 2 0x43 2 0 4294967295
	RTAVFSCPO13_STARTCNT 0 15
	RTAVFSCPO13_STOPCNT 16 31
ixRTAVFS_REG68 2 0x44 2 0 4294967295
	RTAVFSCPO14_STARTCNT 0 15
	RTAVFSCPO14_STOPCNT 16 31
ixRTAVFS_REG69 2 0x45 2 0 4294967295
	RTAVFSCPO15_STARTCNT 0 15
	RTAVFSCPO15_STOPCNT 16 31
ixRTAVFS_REG7 2 0x7 1 0 4294967295
	RTAVFSZONE1EN0 0 31
ixRTAVFS_REG70 2 0x46 2 0 4294967295
	RTAVFSCPO16_STARTCNT 0 15
	RTAVFSCPO16_STOPCNT 16 31
ixRTAVFS_REG71 2 0x47 2 0 4294967295
	RTAVFSCPO17_STARTCNT 0 15
	RTAVFSCPO17_STOPCNT 16 31
ixRTAVFS_REG72 2 0x48 2 0 4294967295
	RTAVFSCPO18_STARTCNT 0 15
	RTAVFSCPO18_STOPCNT 16 31
ixRTAVFS_REG73 2 0x49 2 0 4294967295
	RTAVFSCPO19_STARTCNT 0 15
	RTAVFSCPO19_STOPCNT 16 31
ixRTAVFS_REG74 2 0x4a 2 0 4294967295
	RTAVFSCPO20_STARTCNT 0 15
	RTAVFSCPO20_STOPCNT 16 31
ixRTAVFS_REG75 2 0x4b 2 0 4294967295
	RTAVFSCPO21_STARTCNT 0 15
	RTAVFSCPO21_STOPCNT 16 31
ixRTAVFS_REG76 2 0x4c 2 0 4294967295
	RTAVFSCPO22_STARTCNT 0 15
	RTAVFSCPO22_STOPCNT 16 31
ixRTAVFS_REG77 2 0x4d 2 0 4294967295
	RTAVFSCPO23_STARTCNT 0 15
	RTAVFSCPO23_STOPCNT 16 31
ixRTAVFS_REG78 2 0x4e 2 0 4294967295
	RTAVFSCPO24_STARTCNT 0 15
	RTAVFSCPO24_STOPCNT 16 31
ixRTAVFS_REG79 2 0x4f 2 0 4294967295
	RTAVFSCPO25_STARTCNT 0 15
	RTAVFSCPO25_STOPCNT 16 31
ixRTAVFS_REG8 2 0x8 1 0 4294967295
	RTAVFSZONE1EN1 0 31
ixRTAVFS_REG80 2 0x50 2 0 4294967295
	RTAVFSCPO26_STARTCNT 0 15
	RTAVFSCPO26_STOPCNT 16 31
ixRTAVFS_REG81 2 0x51 2 0 4294967295
	RTAVFSCPO27_STARTCNT 0 15
	RTAVFSCPO27_STOPCNT 16 31
ixRTAVFS_REG82 2 0x52 2 0 4294967295
	RTAVFSCPO28_STARTCNT 0 15
	RTAVFSCPO28_STOPCNT 16 31
ixRTAVFS_REG83 2 0x53 2 0 4294967295
	RTAVFSCPO29_STARTCNT 0 15
	RTAVFSCPO29_STOPCNT 16 31
ixRTAVFS_REG84 2 0x54 2 0 4294967295
	RTAVFSCPO30_STARTCNT 0 15
	RTAVFSCPO30_STOPCNT 16 31
ixRTAVFS_REG85 2 0x55 2 0 4294967295
	RTAVFSCPO31_STARTCNT 0 15
	RTAVFSCPO31_STOPCNT 16 31
ixRTAVFS_REG86 2 0x56 2 0 4294967295
	RTAVFSCPO32_STARTCNT 0 15
	RTAVFSCPO32_STOPCNT 16 31
ixRTAVFS_REG87 2 0x57 2 0 4294967295
	RTAVFSCPO33_STARTCNT 0 15
	RTAVFSCPO33_STOPCNT 16 31
ixRTAVFS_REG88 2 0x58 2 0 4294967295
	RTAVFSCPO34_STARTCNT 0 15
	RTAVFSCPO34_STOPCNT 16 31
ixRTAVFS_REG89 2 0x59 2 0 4294967295
	RTAVFSCPO35_STARTCNT 0 15
	RTAVFSCPO35_STOPCNT 16 31
ixRTAVFS_REG9 2 0x9 1 0 4294967295
	RTAVFSZONE2EN0 0 31
ixRTAVFS_REG90 2 0x5a 2 0 4294967295
	RTAVFSCPO36_STARTCNT 0 15
	RTAVFSCPO36_STOPCNT 16 31
ixRTAVFS_REG91 2 0x5b 2 0 4294967295
	RTAVFSCPO37_STARTCNT 0 15
	RTAVFSCPO37_STOPCNT 16 31
ixRTAVFS_REG92 2 0x5c 2 0 4294967295
	RTAVFSCPO38_STARTCNT 0 15
	RTAVFSCPO38_STOPCNT 16 31
ixRTAVFS_REG93 2 0x5d 2 0 4294967295
	RTAVFSCPO39_STARTCNT 0 15
	RTAVFSCPO39_STOPCNT 16 31
ixRTAVFS_REG94 2 0x5e 2 0 4294967295
	RTAVFSCPO40_STARTCNT 0 15
	RTAVFSCPO40_STOPCNT 16 31
ixRTAVFS_REG95 2 0x5f 2 0 4294967295
	RTAVFSCPO41_STARTCNT 0 15
	RTAVFSCPO41_STOPCNT 16 31
ixRTAVFS_REG96 2 0x60 2 0 4294967295
	RTAVFSCPO42_STARTCNT 0 15
	RTAVFSCPO42_STOPCNT 16 31
ixRTAVFS_REG97 2 0x61 2 0 4294967295
	RTAVFSCPO43_STARTCNT 0 15
	RTAVFSCPO43_STOPCNT 16 31
ixRTAVFS_REG98 2 0x62 2 0 4294967295
	RTAVFSCPO44_STARTCNT 0 15
	RTAVFSCPO44_STOPCNT 16 31
ixRTAVFS_REG99 2 0x63 2 0 4294967295
	RTAVFSCPO45_STARTCNT 0 15
	RTAVFSCPO45_STOPCNT 16 31
ixSE_CAC_CNTL 2 0x1 1 0 4294967295
	CAC_THRESHOLD 0 15
ixSE_CAC_ID 2 0x0 2 0 4294967295
	CAC_BLOCK_ID 0 5
	CAC_SIGNAL_ID 6 13
ixSQ_DEBUG_CTRL_LOCAL 2 0x9 1 0 4294967295
	UNUSED 0 7
ixSQ_DEBUG_STS_LOCAL 2 0x8 9 0 4294967295
	BUSY 0 0
	WAVE_LEVEL 4 9
	SQ_BUSY 12 12
	IS_BUSY 13 13
	IB_BUSY 14 14
	ARB_BUSY 15 15
	EXP_BUSY 16 16
	BRMSG_BUSY 17 17
	VM_BUSY 18 18
ixSQ_WAVE_ACTIVE 2 0xa 1 0 4294967295
	WAVE_SLOT 0 19
ixSQ_WAVE_EXEC_HI 2 0x27f 1 0 4294967295
	EXEC_HI 0 31
ixSQ_WAVE_EXEC_LO 2 0x27e 1 0 4294967295
	EXEC_LO 0 31
ixSQ_WAVE_FLAT_SCRATCH_HI 2 0x115 1 0 4294967295
	DATA 0 31
ixSQ_WAVE_FLAT_SCRATCH_LO 2 0x114 1 0 4294967295
	DATA 0 31
ixSQ_WAVE_FLUSH_IB 2 0x10e 1 0 4294967295
	UNUSED 0 31
ixSQ_WAVE_GPR_ALLOC 2 0x105 2 0 4294967295
	VGPR_BASE 0 8
	VGPR_SIZE 12 19
ixSQ_WAVE_HW_ID1 2 0x117 6 0 4294967295
	WAVE_ID 0 4
	SIMD_ID 8 9
	WGP_ID 10 13
	SA_ID 16 16
	SE_ID 18 20
	DP_RATE 29 31
ixSQ_WAVE_HW_ID2 2 0x118 6 0 4294967295
	QUEUE_ID 0 3
	PIPE_ID 4 5
	ME_ID 8 9
	STATE_ID 12 14
	WG_ID 16 20
	VM_ID 24 27
ixSQ_WAVE_IB_DBG1 2 0x10d 2 0 4294967295
	WAVE_IDLE 24 24
	MISC_CNT 25 31
ixSQ_WAVE_IB_STS 2 0x107 4 0 4294967295
	EXP_CNT 0 2
	LGKM_CNT 4 9
	VM_CNT 10 15
	VS_CNT 26 31
ixSQ_WAVE_IB_STS2 2 0x11c 4 0 4294967295
	INST_PREFETCH 0 1
	MEM_ORDER 8 9
	FWD_PROGRESS 10 10
	WAVE64 11 11
ixSQ_WAVE_LDS_ALLOC 2 0x106 3 0 4294967295
	LDS_BASE 0 8
	LDS_SIZE 12 20
	VGPR_SHARED_SIZE 24 27
ixSQ_WAVE_M0 2 0x27d 1 0 4294967295
	M0 0 31
ixSQ_WAVE_MODE 2 0x101 10 0 4294967295
	FP_ROUND 0 3
	FP_DENORM 4 7
	DX10_CLAMP 8 8
	IEEE 9 9
	LOD_CLAMPED 10 10
	TRAP_AFTER_INST_EN 11 11
	EXCP_EN 12 20
	WAVE_END 21 21
	FP16_OVFL 23 23
	DISABLE_PERF 27 27
ixSQ_WAVE_PC_HI 2 0x109 1 0 4294967295
	PC_HI 0 15
ixSQ_WAVE_PC_LO 2 0x108 1 0 4294967295
	PC_LO 0 31
ixSQ_WAVE_POPS_PACKER 2 0x119 2 0 4294967295
	POPS_EN 0 0
	POPS_PACKER_ID 1 2
ixSQ_WAVE_SCHED_MODE 2 0x11a 1 0 4294967295
	DEP_MODE 0 1
ixSQ_WAVE_SHADER_CYCLES 2 0x11d 1 0 4294967295
	CYCLES 0 19
ixSQ_WAVE_STATUS 2 0x102 28 0 4294967295
	SCC 0 0
	SPI_PRIO 1 2
	USER_PRIO 3 4
	PRIV 5 5
	TRAP_EN 6 6
	TTRACE_EN 7 7
	EXPORT_RDY 8 8
	EXECZ 9 9
	VCCZ 10 10
	IN_TG 11 11
	IN_BARRIER 12 12
	HALT 13 13
	TRAP 14 14
	TTRACE_SIMD_EN 15 15
	VALID 16 16
	ECC_ERR 17 17
	SKIP_EXPORT 18 18
	PERF_EN 19 19
	COND_DBG_USER 20 20
	COND_DBG_SYS 21 21
	OREO_CONFLICT 22 22
	FATAL_HALT 23 23
	NO_VGPRS 24 24
	LDS_PARAM_READY 25 25
	MUST_GS_ALLOC 26 26
	MUST_EXPORT 27 27
	IDLE 28 28
	SCRATCH_EN 29 29
ixSQ_WAVE_TRAPSTS 2 0x103 11 0 4294967295
	EXCP 0 8
	SAVECTX 10 10
	ILLEGAL_INST 11 11
	EXCP_HI 12 14
	BUFFER_OOB 15 15
	HOST_TRAP 16 16
	WAVESTART 17 17
	WAVE_END 18 18
	PERF_SNAPSHOT 19 19
	TRAP_AFTER_INST 20 20
	UTC_ERROR 28 28
ixSQ_WAVE_TTMP0 2 0x26c 1 0 4294967295
	DATA 0 31
ixSQ_WAVE_TTMP1 2 0x26d 1 0 4294967295
	DATA 0 31
ixSQ_WAVE_TTMP10 2 0x276 1 0 4294967295
	DATA 0 31
ixSQ_WAVE_TTMP11 2 0x277 1 0 4294967295
	DATA 0 31
ixSQ_WAVE_TTMP12 2 0x278 1 0 4294967295
	DATA 0 31
ixSQ_WAVE_TTMP13 2 0x279 1 0 4294967295
	DATA 0 31
ixSQ_WAVE_TTMP14 2 0x27a 1 0 4294967295
	DATA 0 31
ixSQ_WAVE_TTMP15 2 0x27b 1 0 4294967295
	DATA 0 31
ixSQ_WAVE_TTMP2 2 0x26e 1 0 4294967295
	DATA 0 31
ixSQ_WAVE_TTMP3 2 0x26f 1 0 4294967295
	DATA 0 31
ixSQ_WAVE_TTMP4 2 0x270 1 0 4294967295
	DATA 0 31
ixSQ_WAVE_TTMP5 2 0x271 1 0 4294967295
	DATA 0 31
ixSQ_WAVE_TTMP6 2 0x272 1 0 4294967295
	DATA 0 31
ixSQ_WAVE_TTMP7 2 0x273 1 0 4294967295
	DATA 0 31
ixSQ_WAVE_TTMP8 2 0x274 1 0 4294967295
	DATA 0 31
ixSQ_WAVE_TTMP9 2 0x275 1 0 4294967295
	DATA 0 31
ixSQ_WAVE_VALID_AND_IDLE 2 0xb 1 0 4294967295
	WAVE_SLOT 0 19
ixSTALL_TO_PWRBRK_LUT_1_4 2 0x105 4 0 4294967295
	FIRST_PATTERN_1 0 2
	FIRST_PATTERN_2 8 10
	FIRST_PATTERN_3 16 18
	FIRST_PATTERN_4 24 26
ixSTALL_TO_PWRBRK_LUT_5_7 2 0x106 3 0 4294967295
	FIRST_PATTERN_5 0 2
	FIRST_PATTERN_6 8 10
	FIRST_PATTERN_7 16 18
ixSTALL_TO_RELEASE_LUT_1_4 2 0x103 4 0 4294967295
	FIRST_PATTERN_1 0 4
	FIRST_PATTERN_2 8 12
	FIRST_PATTERN_3 16 20
	FIRST_PATTERN_4 24 28
ixSTALL_TO_RELEASE_LUT_5_7 2 0x104 3 0 4294967295
	FIRST_PATTERN_5 0 4
	FIRST_PATTERN_6 8 12
	FIRST_PATTERN_7 16 20
regBCI_DEBUG_READ 0 0x128b 1 0 0
	DATA 0 23
regCB_BLEND0_CONTROL 0 0x1e0 9 0 1
	COLOR_SRCBLEND 0 4
	COLOR_COMB_FCN 5 7
	COLOR_DESTBLEND 8 12
	ALPHA_SRCBLEND 16 20
	ALPHA_COMB_FCN 21 23
	ALPHA_DESTBLEND 24 28
	SEPARATE_ALPHA_BLEND 29 29
	ENABLE 30 30
	DISABLE_ROP3 31 31
regCB_BLEND1_CONTROL 0 0x1e1 9 0 1
	COLOR_SRCBLEND 0 4
	COLOR_COMB_FCN 5 7
	COLOR_DESTBLEND 8 12
	ALPHA_SRCBLEND 16 20
	ALPHA_COMB_FCN 21 23
	ALPHA_DESTBLEND 24 28
	SEPARATE_ALPHA_BLEND 29 29
	ENABLE 30 30
	DISABLE_ROP3 31 31
regCB_BLEND2_CONTROL 0 0x1e2 9 0 1
	COLOR_SRCBLEND 0 4
	COLOR_COMB_FCN 5 7
	COLOR_DESTBLEND 8 12
	ALPHA_SRCBLEND 16 20
	ALPHA_COMB_FCN 21 23
	ALPHA_DESTBLEND 24 28
	SEPARATE_ALPHA_BLEND 29 29
	ENABLE 30 30
	DISABLE_ROP3 31 31
regCB_BLEND3_CONTROL 0 0x1e3 9 0 1
	COLOR_SRCBLEND 0 4
	COLOR_COMB_FCN 5 7
	COLOR_DESTBLEND 8 12
	ALPHA_SRCBLEND 16 20
	ALPHA_COMB_FCN 21 23
	ALPHA_DESTBLEND 24 28
	SEPARATE_ALPHA_BLEND 29 29
	ENABLE 30 30
	DISABLE_ROP3 31 31
regCB_BLEND4_CONTROL 0 0x1e4 9 0 1
	COLOR_SRCBLEND 0 4
	COLOR_COMB_FCN 5 7
	COLOR_DESTBLEND 8 12
	ALPHA_SRCBLEND 16 20
	ALPHA_COMB_FCN 21 23
	ALPHA_DESTBLEND 24 28
	SEPARATE_ALPHA_BLEND 29 29
	ENABLE 30 30
	DISABLE_ROP3 31 31
regCB_BLEND5_CONTROL 0 0x1e5 9 0 1
	COLOR_SRCBLEND 0 4
	COLOR_COMB_FCN 5 7
	COLOR_DESTBLEND 8 12
	ALPHA_SRCBLEND 16 20
	ALPHA_COMB_FCN 21 23
	ALPHA_DESTBLEND 24 28
	SEPARATE_ALPHA_BLEND 29 29
	ENABLE 30 30
	DISABLE_ROP3 31 31
regCB_BLEND6_CONTROL 0 0x1e6 9 0 1
	COLOR_SRCBLEND 0 4
	COLOR_COMB_FCN 5 7
	COLOR_DESTBLEND 8 12
	ALPHA_SRCBLEND 16 20
	ALPHA_COMB_FCN 21 23
	ALPHA_DESTBLEND 24 28
	SEPARATE_ALPHA_BLEND 29 29
	ENABLE 30 30
	DISABLE_ROP3 31 31
regCB_BLEND7_CONTROL 0 0x1e7 9 0 1
	COLOR_SRCBLEND 0 4
	COLOR_COMB_FCN 5 7
	COLOR_DESTBLEND 8 12
	ALPHA_SRCBLEND 16 20
	ALPHA_COMB_FCN 21 23
	ALPHA_DESTBLEND 24 28
	SEPARATE_ALPHA_BLEND 29 29
	ENABLE 30 30
	DISABLE_ROP3 31 31
regCB_BLEND_ALPHA 0 0x108 1 0 1
	BLEND_ALPHA 0 31
regCB_BLEND_BLUE 0 0x107 1 0 1
	BLEND_BLUE 0 31
regCB_BLEND_GREEN 0 0x106 1 0 1
	BLEND_GREEN 0 31
regCB_BLEND_RED 0 0x105 1 0 1
	BLEND_RED 0 31
regCB_CACHE_EVICT_POINTS 0 0x142e 4 0 0
	CC_COLOR_EVICT_POINT 0 7
	CC_FMASK_EVICT_POINT 8 15
	DCC_CACHE_EVICT_POINT 16 23
	CC_CACHE_EVICT_POINT 24 31
regCB_CGTT_SCLK_CTRL 0 0x50a8 18 0 1
	ON_DELAY 0 3
	OFF_HYSTERESIS 4 11
	SOFT_STALL_OVERRIDE7 16 16
	SOFT_STALL_OVERRIDE6 17 17
	SOFT_STALL_OVERRIDE5 18 18
	SOFT_STALL_OVERRIDE4 19 19
	SOFT_STALL_OVERRIDE3 20 20
	SOFT_STALL_OVERRIDE2 21 21
	SOFT_STALL_OVERRIDE1 22 22
	SOFT_STALL_OVERRIDE0 23 23
	SOFT_OVERRIDE7 24 24
	SOFT_OVERRIDE6 25 25
	SOFT_OVERRIDE5 26 26
	SOFT_OVERRIDE4 27 27
	SOFT_OVERRIDE3 28 28
	SOFT_OVERRIDE2 29 29
	SOFT_OVERRIDE1 30 30
	SOFT_OVERRIDE0 31 31
regCB_COLOR0_ATTRIB 0 0x31d 5 0 1
	NUM_FRAGMENTS 0 1
	FORCE_DST_ALPHA_1 2 2
	DISABLE_FMASK_NOALLOC_OPT 3 3
	LIMIT_COLOR_FETCH_TO_256B_MAX 4 4
	FORCE_LIMIT_COLOR_SECTOR_TO_256B_MAX 5 5
regCB_COLOR0_ATTRIB2 0 0x3b0 3 0 1
	MIP0_HEIGHT 0 13
	MIP0_WIDTH 14 27
	MAX_MIP 28 31
regCB_COLOR0_ATTRIB3 0 0x3b8 5 0 1
	MIP0_DEPTH 0 12
	META_LINEAR 13 13
	COLOR_SW_MODE 14 18
	RESOURCE_TYPE 24 25
	DCC_PIPE_ALIGNED 30 30
regCB_COLOR0_BASE 0 0x318 1 0 1
	BASE_256B 0 31
regCB_COLOR0_BASE_EXT 0 0x390 1 0 1
	BASE_256B 0 7
regCB_COLOR0_DCC_BASE 0 0x325 1 0 1
	BASE_256B 0 31
regCB_COLOR0_DCC_BASE_EXT 0 0x3a8 1 0 1
	BASE_256B 0 7
regCB_COLOR0_FDCC_CONTROL 0 0x31e 14 0 1
	SAMPLE_MASK_TRACKER_DISABLE 0 0
	SAMPLE_MASK_TRACKER_FEA_FORCE 1 1
	MAX_UNCOMPRESSED_BLOCK_SIZE 2 3
	MIN_COMPRESSED_BLOCK_SIZE 4 4
	MAX_COMPRESSED_BLOCK_SIZE 5 6
	COLOR_TRANSFORM 7 8
	INDEPENDENT_64B_BLOCKS 9 9
	INDEPENDENT_128B_BLOCKS 10 10
	DISABLE_CONSTANT_ENCODE_REG 18 18
	ENABLE_CONSTANT_ENCODE_REG_WRITE 19 19
	SKIP_LOW_COMP_RATIO 21 21
	FDCC_ENABLE 22 22
	DCC_COMPRESS_DISABLE 23 23
	FRAGMENT_COMPRESS_DISABLE 24 24
regCB_COLOR0_INFO 0 0x31c 10 0 1
	FORMAT 0 4
	LINEAR_GENERAL 7 7
	NUMBER_TYPE 8 10
	COMP_SWAP 11 12
	BLEND_CLAMP 15 15
	BLEND_BYPASS 16 16
	SIMPLE_FLOAT 17 17
	ROUND_MODE 18 18
	BLEND_OPT_DONT_RD_DST 20 22
	BLEND_OPT_DISCARD_PIXEL 23 25
regCB_COLOR0_VIEW 0 0x31b 3 0 1
	SLICE_START 0 12
	SLICE_MAX 13 25
	MIP_LEVEL 26 29
regCB_COLOR1_ATTRIB 0 0x32c 5 0 1
	NUM_FRAGMENTS 0 1
	FORCE_DST_ALPHA_1 2 2
	DISABLE_FMASK_NOALLOC_OPT 3 3
	LIMIT_COLOR_FETCH_TO_256B_MAX 4 4
	FORCE_LIMIT_COLOR_SECTOR_TO_256B_MAX 5 5
regCB_COLOR1_ATTRIB2 0 0x3b1 3 0 1
	MIP0_HEIGHT 0 13
	MIP0_WIDTH 14 27
	MAX_MIP 28 31
regCB_COLOR1_ATTRIB3 0 0x3b9 5 0 1
	MIP0_DEPTH 0 12
	META_LINEAR 13 13
	COLOR_SW_MODE 14 18
	RESOURCE_TYPE 24 25
	DCC_PIPE_ALIGNED 30 30
regCB_COLOR1_BASE 0 0x327 1 0 1
	BASE_256B 0 31
regCB_COLOR1_BASE_EXT 0 0x391 1 0 1
	BASE_256B 0 7
regCB_COLOR1_DCC_BASE 0 0x334 1 0 1
	BASE_256B 0 31
regCB_COLOR1_DCC_BASE_EXT 0 0x3a9 1 0 1
	BASE_256B 0 7
regCB_COLOR1_FDCC_CONTROL 0 0x32d 14 0 1
	SAMPLE_MASK_TRACKER_DISABLE 0 0
	SAMPLE_MASK_TRACKER_FEA_FORCE 1 1
	MAX_UNCOMPRESSED_BLOCK_SIZE 2 3
	MIN_COMPRESSED_BLOCK_SIZE 4 4
	MAX_COMPRESSED_BLOCK_SIZE 5 6
	COLOR_TRANSFORM 7 8
	INDEPENDENT_64B_BLOCKS 9 9
	INDEPENDENT_128B_BLOCKS 10 10
	DISABLE_CONSTANT_ENCODE_REG 18 18
	ENABLE_CONSTANT_ENCODE_REG_WRITE 19 19
	SKIP_LOW_COMP_RATIO 21 21
	FDCC_ENABLE 22 22
	DCC_COMPRESS_DISABLE 23 23
	FRAGMENT_COMPRESS_DISABLE 24 24
regCB_COLOR1_INFO 0 0x32b 10 0 1
	FORMAT 0 4
	LINEAR_GENERAL 7 7
	NUMBER_TYPE 8 10
	COMP_SWAP 11 12
	BLEND_CLAMP 15 15
	BLEND_BYPASS 16 16
	SIMPLE_FLOAT 17 17
	ROUND_MODE 18 18
	BLEND_OPT_DONT_RD_DST 20 22
	BLEND_OPT_DISCARD_PIXEL 23 25
regCB_COLOR1_VIEW 0 0x32a 3 0 1
	SLICE_START 0 12
	SLICE_MAX 13 25
	MIP_LEVEL 26 29
regCB_COLOR2_ATTRIB 0 0x33b 5 0 1
	NUM_FRAGMENTS 0 1
	FORCE_DST_ALPHA_1 2 2
	DISABLE_FMASK_NOALLOC_OPT 3 3
	LIMIT_COLOR_FETCH_TO_256B_MAX 4 4
	FORCE_LIMIT_COLOR_SECTOR_TO_256B_MAX 5 5
regCB_COLOR2_ATTRIB2 0 0x3b2 3 0 1
	MIP0_HEIGHT 0 13
	MIP0_WIDTH 14 27
	MAX_MIP 28 31
regCB_COLOR2_ATTRIB3 0 0x3ba 5 0 1
	MIP0_DEPTH 0 12
	META_LINEAR 13 13
	COLOR_SW_MODE 14 18
	RESOURCE_TYPE 24 25
	DCC_PIPE_ALIGNED 30 30
regCB_COLOR2_BASE 0 0x336 1 0 1
	BASE_256B 0 31
regCB_COLOR2_BASE_EXT 0 0x392 1 0 1
	BASE_256B 0 7
regCB_COLOR2_DCC_BASE 0 0x343 1 0 1
	BASE_256B 0 31
regCB_COLOR2_DCC_BASE_EXT 0 0x3aa 1 0 1
	BASE_256B 0 7
regCB_COLOR2_FDCC_CONTROL 0 0x33c 14 0 1
	SAMPLE_MASK_TRACKER_DISABLE 0 0
	SAMPLE_MASK_TRACKER_FEA_FORCE 1 1
	MAX_UNCOMPRESSED_BLOCK_SIZE 2 3
	MIN_COMPRESSED_BLOCK_SIZE 4 4
	MAX_COMPRESSED_BLOCK_SIZE 5 6
	COLOR_TRANSFORM 7 8
	INDEPENDENT_64B_BLOCKS 9 9
	INDEPENDENT_128B_BLOCKS 10 10
	DISABLE_CONSTANT_ENCODE_REG 18 18
	ENABLE_CONSTANT_ENCODE_REG_WRITE 19 19
	SKIP_LOW_COMP_RATIO 21 21
	FDCC_ENABLE 22 22
	DCC_COMPRESS_DISABLE 23 23
	FRAGMENT_COMPRESS_DISABLE 24 24
regCB_COLOR2_INFO 0 0x33a 10 0 1
	FORMAT 0 4
	LINEAR_GENERAL 7 7
	NUMBER_TYPE 8 10
	COMP_SWAP 11 12
	BLEND_CLAMP 15 15
	BLEND_BYPASS 16 16
	SIMPLE_FLOAT 17 17
	ROUND_MODE 18 18
	BLEND_OPT_DONT_RD_DST 20 22
	BLEND_OPT_DISCARD_PIXEL 23 25
regCB_COLOR2_VIEW 0 0x339 3 0 1
	SLICE_START 0 12
	SLICE_MAX 13 25
	MIP_LEVEL 26 29
regCB_COLOR3_ATTRIB 0 0x34a 5 0 1
	NUM_FRAGMENTS 0 1
	FORCE_DST_ALPHA_1 2 2
	DISABLE_FMASK_NOALLOC_OPT 3 3
	LIMIT_COLOR_FETCH_TO_256B_MAX 4 4
	FORCE_LIMIT_COLOR_SECTOR_TO_256B_MAX 5 5
regCB_COLOR3_ATTRIB2 0 0x3b3 3 0 1
	MIP0_HEIGHT 0 13
	MIP0_WIDTH 14 27
	MAX_MIP 28 31
regCB_COLOR3_ATTRIB3 0 0x3bb 5 0 1
	MIP0_DEPTH 0 12
	META_LINEAR 13 13
	COLOR_SW_MODE 14 18
	RESOURCE_TYPE 24 25
	DCC_PIPE_ALIGNED 30 30
regCB_COLOR3_BASE 0 0x345 1 0 1
	BASE_256B 0 31
regCB_COLOR3_BASE_EXT 0 0x393 1 0 1
	BASE_256B 0 7
regCB_COLOR3_DCC_BASE 0 0x352 1 0 1
	BASE_256B 0 31
regCB_COLOR3_DCC_BASE_EXT 0 0x3ab 1 0 1
	BASE_256B 0 7
regCB_COLOR3_FDCC_CONTROL 0 0x34b 14 0 1
	SAMPLE_MASK_TRACKER_DISABLE 0 0
	SAMPLE_MASK_TRACKER_FEA_FORCE 1 1
	MAX_UNCOMPRESSED_BLOCK_SIZE 2 3
	MIN_COMPRESSED_BLOCK_SIZE 4 4
	MAX_COMPRESSED_BLOCK_SIZE 5 6
	COLOR_TRANSFORM 7 8
	INDEPENDENT_64B_BLOCKS 9 9
	INDEPENDENT_128B_BLOCKS 10 10
	DISABLE_CONSTANT_ENCODE_REG 18 18
	ENABLE_CONSTANT_ENCODE_REG_WRITE 19 19
	SKIP_LOW_COMP_RATIO 21 21
	FDCC_ENABLE 22 22
	DCC_COMPRESS_DISABLE 23 23
	FRAGMENT_COMPRESS_DISABLE 24 24
regCB_COLOR3_INFO 0 0x349 10 0 1
	FORMAT 0 4
	LINEAR_GENERAL 7 7
	NUMBER_TYPE 8 10
	COMP_SWAP 11 12
	BLEND_CLAMP 15 15
	BLEND_BYPASS 16 16
	SIMPLE_FLOAT 17 17
	ROUND_MODE 18 18
	BLEND_OPT_DONT_RD_DST 20 22
	BLEND_OPT_DISCARD_PIXEL 23 25
regCB_COLOR3_VIEW 0 0x348 3 0 1
	SLICE_START 0 12
	SLICE_MAX 13 25
	MIP_LEVEL 26 29
regCB_COLOR4_ATTRIB 0 0x359 5 0 1
	NUM_FRAGMENTS 0 1
	FORCE_DST_ALPHA_1 2 2
	DISABLE_FMASK_NOALLOC_OPT 3 3
	LIMIT_COLOR_FETCH_TO_256B_MAX 4 4
	FORCE_LIMIT_COLOR_SECTOR_TO_256B_MAX 5 5
regCB_COLOR4_ATTRIB2 0 0x3b4 3 0 1
	MIP0_HEIGHT 0 13
	MIP0_WIDTH 14 27
	MAX_MIP 28 31
regCB_COLOR4_ATTRIB3 0 0x3bc 5 0 1
	MIP0_DEPTH 0 12
	META_LINEAR 13 13
	COLOR_SW_MODE 14 18
	RESOURCE_TYPE 24 25
	DCC_PIPE_ALIGNED 30 30
regCB_COLOR4_BASE 0 0x354 1 0 1
	BASE_256B 0 31
regCB_COLOR4_BASE_EXT 0 0x394 1 0 1
	BASE_256B 0 7
regCB_COLOR4_DCC_BASE 0 0x361 1 0 1
	BASE_256B 0 31
regCB_COLOR4_DCC_BASE_EXT 0 0x3ac 1 0 1
	BASE_256B 0 7
regCB_COLOR4_FDCC_CONTROL 0 0x35a 14 0 1
	SAMPLE_MASK_TRACKER_DISABLE 0 0
	SAMPLE_MASK_TRACKER_FEA_FORCE 1 1
	MAX_UNCOMPRESSED_BLOCK_SIZE 2 3
	MIN_COMPRESSED_BLOCK_SIZE 4 4
	MAX_COMPRESSED_BLOCK_SIZE 5 6
	COLOR_TRANSFORM 7 8
	INDEPENDENT_64B_BLOCKS 9 9
	INDEPENDENT_128B_BLOCKS 10 10
	DISABLE_CONSTANT_ENCODE_REG 18 18
	ENABLE_CONSTANT_ENCODE_REG_WRITE 19 19
	SKIP_LOW_COMP_RATIO 21 21
	FDCC_ENABLE 22 22
	DCC_COMPRESS_DISABLE 23 23
	FRAGMENT_COMPRESS_DISABLE 24 24
regCB_COLOR4_INFO 0 0x358 10 0 1
	FORMAT 0 4
	LINEAR_GENERAL 7 7
	NUMBER_TYPE 8 10
	COMP_SWAP 11 12
	BLEND_CLAMP 15 15
	BLEND_BYPASS 16 16
	SIMPLE_FLOAT 17 17
	ROUND_MODE 18 18
	BLEND_OPT_DONT_RD_DST 20 22
	BLEND_OPT_DISCARD_PIXEL 23 25
regCB_COLOR4_VIEW 0 0x357 3 0 1
	SLICE_START 0 12
	SLICE_MAX 13 25
	MIP_LEVEL 26 29
regCB_COLOR5_ATTRIB 0 0x368 5 0 1
	NUM_FRAGMENTS 0 1
	FORCE_DST_ALPHA_1 2 2
	DISABLE_FMASK_NOALLOC_OPT 3 3
	LIMIT_COLOR_FETCH_TO_256B_MAX 4 4
	FORCE_LIMIT_COLOR_SECTOR_TO_256B_MAX 5 5
regCB_COLOR5_ATTRIB2 0 0x3b5 3 0 1
	MIP0_HEIGHT 0 13
	MIP0_WIDTH 14 27
	MAX_MIP 28 31
regCB_COLOR5_ATTRIB3 0 0x3bd 5 0 1
	MIP0_DEPTH 0 12
	META_LINEAR 13 13
	COLOR_SW_MODE 14 18
	RESOURCE_TYPE 24 25
	DCC_PIPE_ALIGNED 30 30
regCB_COLOR5_BASE 0 0x363 1 0 1
	BASE_256B 0 31
regCB_COLOR5_BASE_EXT 0 0x395 1 0 1
	BASE_256B 0 7
regCB_COLOR5_DCC_BASE 0 0x370 1 0 1
	BASE_256B 0 31
regCB_COLOR5_DCC_BASE_EXT 0 0x3ad 1 0 1
	BASE_256B 0 7
regCB_COLOR5_FDCC_CONTROL 0 0x369 14 0 1
	SAMPLE_MASK_TRACKER_DISABLE 0 0
	SAMPLE_MASK_TRACKER_FEA_FORCE 1 1
	MAX_UNCOMPRESSED_BLOCK_SIZE 2 3
	MIN_COMPRESSED_BLOCK_SIZE 4 4
	MAX_COMPRESSED_BLOCK_SIZE 5 6
	COLOR_TRANSFORM 7 8
	INDEPENDENT_64B_BLOCKS 9 9
	INDEPENDENT_128B_BLOCKS 10 10
	DISABLE_CONSTANT_ENCODE_REG 18 18
	ENABLE_CONSTANT_ENCODE_REG_WRITE 19 19
	SKIP_LOW_COMP_RATIO 21 21
	FDCC_ENABLE 22 22
	DCC_COMPRESS_DISABLE 23 23
	FRAGMENT_COMPRESS_DISABLE 24 24
regCB_COLOR5_INFO 0 0x367 10 0 1
	FORMAT 0 4
	LINEAR_GENERAL 7 7
	NUMBER_TYPE 8 10
	COMP_SWAP 11 12
	BLEND_CLAMP 15 15
	BLEND_BYPASS 16 16
	SIMPLE_FLOAT 17 17
	ROUND_MODE 18 18
	BLEND_OPT_DONT_RD_DST 20 22
	BLEND_OPT_DISCARD_PIXEL 23 25
regCB_COLOR5_VIEW 0 0x366 3 0 1
	SLICE_START 0 12
	SLICE_MAX 13 25
	MIP_LEVEL 26 29
regCB_COLOR6_ATTRIB 0 0x377 5 0 1
	NUM_FRAGMENTS 0 1
	FORCE_DST_ALPHA_1 2 2
	DISABLE_FMASK_NOALLOC_OPT 3 3
	LIMIT_COLOR_FETCH_TO_256B_MAX 4 4
	FORCE_LIMIT_COLOR_SECTOR_TO_256B_MAX 5 5
regCB_COLOR6_ATTRIB2 0 0x3b6 3 0 1
	MIP0_HEIGHT 0 13
	MIP0_WIDTH 14 27
	MAX_MIP 28 31
regCB_COLOR6_ATTRIB3 0 0x3be 5 0 1
	MIP0_DEPTH 0 12
	META_LINEAR 13 13
	COLOR_SW_MODE 14 18
	RESOURCE_TYPE 24 25
	DCC_PIPE_ALIGNED 30 30
regCB_COLOR6_BASE 0 0x372 1 0 1
	BASE_256B 0 31
regCB_COLOR6_BASE_EXT 0 0x396 1 0 1
	BASE_256B 0 7
regCB_COLOR6_DCC_BASE 0 0x37f 1 0 1
	BASE_256B 0 31
regCB_COLOR6_DCC_BASE_EXT 0 0x3ae 1 0 1
	BASE_256B 0 7
regCB_COLOR6_FDCC_CONTROL 0 0x378 14 0 1
	SAMPLE_MASK_TRACKER_DISABLE 0 0
	SAMPLE_MASK_TRACKER_FEA_FORCE 1 1
	MAX_UNCOMPRESSED_BLOCK_SIZE 2 3
	MIN_COMPRESSED_BLOCK_SIZE 4 4
	MAX_COMPRESSED_BLOCK_SIZE 5 6
	COLOR_TRANSFORM 7 8
	INDEPENDENT_64B_BLOCKS 9 9
	INDEPENDENT_128B_BLOCKS 10 10
	DISABLE_CONSTANT_ENCODE_REG 18 18
	ENABLE_CONSTANT_ENCODE_REG_WRITE 19 19
	SKIP_LOW_COMP_RATIO 21 21
	FDCC_ENABLE 22 22
	DCC_COMPRESS_DISABLE 23 23
	FRAGMENT_COMPRESS_DISABLE 24 24
regCB_COLOR6_INFO 0 0x376 10 0 1
	FORMAT 0 4
	LINEAR_GENERAL 7 7
	NUMBER_TYPE 8 10
	COMP_SWAP 11 12
	BLEND_CLAMP 15 15
	BLEND_BYPASS 16 16
	SIMPLE_FLOAT 17 17
	ROUND_MODE 18 18
	BLEND_OPT_DONT_RD_DST 20 22
	BLEND_OPT_DISCARD_PIXEL 23 25
regCB_COLOR6_VIEW 0 0x375 3 0 1
	SLICE_START 0 12
	SLICE_MAX 13 25
	MIP_LEVEL 26 29
regCB_COLOR7_ATTRIB 0 0x386 5 0 1
	NUM_FRAGMENTS 0 1
	FORCE_DST_ALPHA_1 2 2
	DISABLE_FMASK_NOALLOC_OPT 3 3
	LIMIT_COLOR_FETCH_TO_256B_MAX 4 4
	FORCE_LIMIT_COLOR_SECTOR_TO_256B_MAX 5 5
regCB_COLOR7_ATTRIB2 0 0x3b7 3 0 1
	MIP0_HEIGHT 0 13
	MIP0_WIDTH 14 27
	MAX_MIP 28 31
regCB_COLOR7_ATTRIB3 0 0x3bf 5 0 1
	MIP0_DEPTH 0 12
	META_LINEAR 13 13
	COLOR_SW_MODE 14 18
	RESOURCE_TYPE 24 25
	DCC_PIPE_ALIGNED 30 30
regCB_COLOR7_BASE 0 0x381 1 0 1
	BASE_256B 0 31
regCB_COLOR7_BASE_EXT 0 0x397 1 0 1
	BASE_256B 0 7
regCB_COLOR7_DCC_BASE 0 0x38e 1 0 1
	BASE_256B 0 31
regCB_COLOR7_DCC_BASE_EXT 0 0x3af 1 0 1
	BASE_256B 0 7
regCB_COLOR7_FDCC_CONTROL 0 0x387 14 0 1
	SAMPLE_MASK_TRACKER_DISABLE 0 0
	SAMPLE_MASK_TRACKER_FEA_FORCE 1 1
	MAX_UNCOMPRESSED_BLOCK_SIZE 2 3
	MIN_COMPRESSED_BLOCK_SIZE 4 4
	MAX_COMPRESSED_BLOCK_SIZE 5 6
	COLOR_TRANSFORM 7 8
	INDEPENDENT_64B_BLOCKS 9 9
	INDEPENDENT_128B_BLOCKS 10 10
	DISABLE_CONSTANT_ENCODE_REG 18 18
	ENABLE_CONSTANT_ENCODE_REG_WRITE 19 19
	SKIP_LOW_COMP_RATIO 21 21
	FDCC_ENABLE 22 22
	DCC_COMPRESS_DISABLE 23 23
	FRAGMENT_COMPRESS_DISABLE 24 24
regCB_COLOR7_INFO 0 0x385 10 0 1
	FORMAT 0 4
	LINEAR_GENERAL 7 7
	NUMBER_TYPE 8 10
	COMP_SWAP 11 12
	BLEND_CLAMP 15 15
	BLEND_BYPASS 16 16
	SIMPLE_FLOAT 17 17
	ROUND_MODE 18 18
	BLEND_OPT_DONT_RD_DST 20 22
	BLEND_OPT_DISCARD_PIXEL 23 25
regCB_COLOR7_VIEW 0 0x384 3 0 1
	SLICE_START 0 12
	SLICE_MAX 13 25
	MIP_LEVEL 26 29
regCB_COLOR_CONTROL 0 0x202 5 0 1
	DISABLE_DUAL_QUAD 0 0
	ENABLE_1FRAG_PS_INVOKE 1 1
	DEGAMMA_ENABLE 3 3
	MODE 4 6
	ROP3 16 23
regCB_COVERAGE_OUT_CONTROL 0 0x10a 4 0 1
	COVERAGE_OUT_ENABLE 0 0
	COVERAGE_OUT_MRT 1 3
	COVERAGE_OUT_CHANNEL 4 5
	COVERAGE_OUT_SAMPLES 8 11
regCB_DCC_CONFIG 0 0x1427 7 0 0
	SAMPLE_MASK_TRACKER_DEPTH 0 4
	SAMPLE_MASK_TRACKER_DISABLE 5 5
	SPARE_13 6 6
	DISABLE_CONSTANT_ENCODE 7 7
	SPARE_14 8 15
	READ_RETURN_SKID_FIFO_DEPTH 16 24
	DCC_CACHE_NUM_TAGS 25 31
regCB_DCC_CONFIG2 0 0x142b 3 0 0
	INVALID_KEY_ERROR_CODE 0 7
	CLEAR_FRAG2DCC_KEY_ERROR_CODE 8 8
	ENABLE_COMP_KEY_ERROR_DETECTION 9 9
regCB_FDCC_CONTROL 0 0x109 8 0 1
	SAMPLE_MASK_TRACKER_DISABLE 0 0
	SAMPLE_MASK_TRACKER_WATERMARK 2 6
	DISABLE_CONSTANT_ENCODE_AC01 8 8
	DISABLE_CONSTANT_ENCODE_SINGLE 9 9
	DISABLE_CONSTANT_ENCODE_REG 10 10
	DISABLE_ELIMFC_SKIP_OF_AC01 12 12
	DISABLE_ELIMFC_SKIP_OF_SINGLE 13 13
	ENABLE_ELIMFC_SKIP_OF_REG 14 14
regCB_FGCG_SRAM_OVERRIDE 0 0x142a 1 0 0
	DISABLE_FGCG 0 19
regCB_HW_CONTROL 0 0x1424 19 0 0
	ALLOW_MRT_WITH_DUAL_SOURCE 0 0
	DISABLE_VRS_FILLRATE_OPTIMIZATION 1 1
	DISABLE_SMT_WHEN_NO_FDCC_FIX 2 2
	RMI_CREDITS 6 11
	NUM_CCC_SKID_FIFO_ENTRIES 12 14
	FORCE_FEA_HIGH 15 15
	FORCE_EVICT_ALL_VALID 16 16
	DISABLE_DCC_CACHE_BYTEMASKING 17 17
	FORCE_NEEDS_DST 19 19
	DISABLE_USE_OF_SET_HASH 20 20
	DISABLE_BLEND_OPT_RESULT_EQ_DEST 21 21
	SPARE_2 22 22
	DISABLE_BLEND_OPT_DONT_RD_DST 24 24
	DISABLE_BLEND_OPT_BYPASS 25 25
	DISABLE_BLEND_OPT_DISCARD_PIXEL 26 26
	DISABLE_BLEND_OPT_WHEN_DISABLED_SRCALPHA_IS_USED 27 27
	SPARE_3 29 29
	DISABLE_CC_IB_SERIALIZER_STATE_OPT 30 30
	DISABLE_PIXEL_IN_QUAD_FIX_FOR_LINEAR_SURFACE 31 31
regCB_HW_CONTROL_1 0 0x1425 1 0 0
	CC_CACHE_NUM_TAGS 0 5
regCB_HW_CONTROL_2 0 0x1426 3 0 0
	SPARE_4 0 7
	DRR_ASSUMED_FIFO_DEPTH_DIV8 8 13
	SPARE 14 31
regCB_HW_CONTROL_3 0 0x1423 18 0 0
	SPARE_5 0 0
	RAM_ADDRESS_CONFLICTS_DISALLOWED 1 1
	SPARE_6 2 2
	SPARE_7 3 3
	DISABLE_CC_CACHE_OVWR_STATUS_ACCUM 4 4
	DISABLE_CC_CACHE_PANIC_GATING 5 5
	SPLIT_ALL_FAST_MODE_TRANSFERS 6 6
	DISABLE_SHADER_BLEND_OPTS 7 7
	FORCE_RMI_LAST_HIGH 11 11
	FORCE_RMI_CLKEN_HIGH 12 12
	DISABLE_EARLY_WRACKS_CC 13 13
	DISABLE_EARLY_WRACKS_DC 14 14
	DISABLE_NACK_PROCESSING_CC 15 15
	DISABLE_NACK_PROCESSING_DC 16 16
	SPARE_8 17 17
	SPARE_9 18 18
	DISABLE_DCC_VRS_OPT 20 20
	DISABLE_FMASK_NOALLOC_OPT 21 21
regCB_HW_CONTROL_4 0 0x1422 12 0 0
	COLOR_CACHE_FETCH_NUM_QB_LOG2 0 2
	COLOR_CACHE_FETCH_ALGORITHM 3 4
	DISABLE_USE_OF_SMT_SCORE 5 5
	SPARE_10 6 6
	SPARE_11 7 7
	SPARE_12 8 8
	DISABLE_MA_WAIT_FOR_LAST 9 9
	SMT_TIMEOUT_THRESHOLD 10 12
	SMT_QPFIFO_THRESHOLD 13 15
	ENABLE_FRAGOP_STALLING_ON_RAW_HAZARD 16 16
	ENABLE_FRAGOP_STALLING_ON_COARSE_RAW_HAZARD 17 17
	ENABLE_FRAGOP_STALLING_ON_DS_RAW_HAZARD 18 18
regCB_HW_MEM_ARBITER_RD 0 0x1428 11 0 0
	MODE 0 1
	IGNORE_URGENT_AGE 2 5
	BREAK_GROUP_AGE 6 9
	WEIGHT_CC 10 11
	WEIGHT_DC 12 13
	WEIGHT_DECAY_REQS 14 15
	WEIGHT_DECAY_NOREQS 16 17
	WEIGHT_IGNORE_NUM_TIDS 18 18
	SCALE_AGE 19 21
	SCALE_WEIGHT 22 24
	SEND_LASTS_WITHIN_GROUPS 25 25
regCB_HW_MEM_ARBITER_WR 0 0x1429 11 0 0
	MODE 0 1
	IGNORE_URGENT_AGE 2 5
	BREAK_GROUP_AGE 6 9
	WEIGHT_CC 10 11
	WEIGHT_DC 12 13
	WEIGHT_DECAY_REQS 14 15
	WEIGHT_DECAY_NOREQS 16 17
	WEIGHT_IGNORE_BYTE_MASK 18 18
	SCALE_AGE 19 21
	SCALE_WEIGHT 22 24
	SEND_LASTS_WITHIN_GROUPS 25 25
regCB_PERFCOUNTER0_HI 0 0x3407 1 0 1
	PERFCOUNTER_HI 0 31
regCB_PERFCOUNTER0_LO 0 0x3406 1 0 1
	PERFCOUNTER_LO 0 31
regCB_PERFCOUNTER0_SELECT 0 0x3c01 5 0 1
	PERF_SEL 0 9
	PERF_SEL1 10 19
	CNTR_MODE 20 23
	PERF_MODE1 24 27
	PERF_MODE 28 31
regCB_PERFCOUNTER0_SELECT1 0 0x3c02 4 0 1
	PERF_SEL2 0 9
	PERF_SEL3 10 19
	PERF_MODE3 24 27
	PERF_MODE2 28 31
regCB_PERFCOUNTER1_HI 0 0x3409 1 0 1
	PERFCOUNTER_HI 0 31
regCB_PERFCOUNTER1_LO 0 0x3408 1 0 1
	PERFCOUNTER_LO 0 31
regCB_PERFCOUNTER1_SELECT 0 0x3c03 2 0 1
	PERF_SEL 0 9
	PERF_MODE 28 31
regCB_PERFCOUNTER2_HI 0 0x340b 1 0 1
	PERFCOUNTER_HI 0 31
regCB_PERFCOUNTER2_LO 0 0x340a 1 0 1
	PERFCOUNTER_LO 0 31
regCB_PERFCOUNTER2_SELECT 0 0x3c04 2 0 1
	PERF_SEL 0 9
	PERF_MODE 28 31
regCB_PERFCOUNTER3_HI 0 0x340d 1 0 1
	PERFCOUNTER_HI 0 31
regCB_PERFCOUNTER3_LO 0 0x340c 1 0 1
	PERFCOUNTER_LO 0 31
regCB_PERFCOUNTER3_SELECT 0 0x3c05 2 0 1
	PERF_SEL 0 9
	PERF_MODE 28 31
regCB_PERFCOUNTER_FILTER 0 0x3c00 12 0 1
	OP_FILTER_ENABLE 0 0
	OP_FILTER_SEL 1 3
	FORMAT_FILTER_ENABLE 4 4
	FORMAT_FILTER_SEL 5 9
	CLEAR_FILTER_ENABLE 10 10
	CLEAR_FILTER_SEL 11 11
	MRT_FILTER_ENABLE 12 12
	MRT_FILTER_SEL 13 15
	NUM_SAMPLES_FILTER_ENABLE 17 17
	NUM_SAMPLES_FILTER_SEL 18 20
	NUM_FRAGMENTS_FILTER_ENABLE 21 21
	NUM_FRAGMENTS_FILTER_SEL 22 23
regCB_RMI_GL2_CACHE_CONTROL 0 0x104 7 0 1
	DCC_WR_POLICY 0 1
	COLOR_WR_POLICY 2 3
	DCC_RD_POLICY 20 21
	COLOR_RD_POLICY 22 23
	DCC_L3_BYPASS 26 26
	COLOR_L3_BYPASS 27 27
	COLOR_BIG_PAGE 31 31
regCB_SHADER_MASK 0 0x8f 8 0 1
	OUTPUT0_ENABLE 0 3
	OUTPUT1_ENABLE 4 7
	OUTPUT2_ENABLE 8 11
	OUTPUT3_ENABLE 12 15
	OUTPUT4_ENABLE 16 19
	OUTPUT5_ENABLE 20 23
	OUTPUT6_ENABLE 24 27
	OUTPUT7_ENABLE 28 31
regCB_TARGET_MASK 0 0x8e 8 0 1
	TARGET0_ENABLE 0 3
	TARGET1_ENABLE 4 7
	TARGET2_ENABLE 8 11
	TARGET3_ENABLE 12 15
	TARGET4_ENABLE 16 19
	TARGET5_ENABLE 20 23
	TARGET6_ENABLE 24 27
	TARGET7_ENABLE 28 31
regCC_GC_EDC_CONFIG 0 0x1e38 2 0 0
	WRITE_DIS 0 0
	DIS_EDC 1 1
regCC_GC_PRIM_CONFIG 0 0xfe0 2 0 0
	WRITE_DIS 0 0
	INACTIVE_PA 4 19
regCC_GC_SA_UNIT_DISABLE 0 0xfe9 2 0 0
	WRITE_DIS 0 0
	SA_DISABLE 8 23
regCC_GC_SHADER_ARRAY_CONFIG 0 0x100f 2 0 0
	WRITE_DIS 0 0
	INACTIVE_WGPS 16 31
regCC_GC_SHADER_RATE_CONFIG 0 0x10bc 2 0 0
	WRITE_DIS 0 0
	DPFP_RATE 1 2
regCC_RB_BACKEND_DISABLE 0 0x13dd 3 0 0
	WRITE_DIS 0 0
	RESERVED 2 3
	BACKEND_DISABLE 4 31
regCC_RB_DAISY_CHAIN 0 0x13e1 8 0 0
	RB_0 0 3
	RB_1 4 7
	RB_2 8 11
	RB_3 12 15
	RB_4 16 19
	RB_5 20 23
	RB_6 24 27
	RB_7 28 31
regCC_RB_REDUNDANCY 0 0x13dc 5 0 0
	WRITE_DIS 0 0
	FAILED_RB0 8 11
	EN_REDUNDANCY0 12 12
	FAILED_RB1 16 19
	EN_REDUNDANCY1 20 20
regCC_RMI_REDUNDANCY 0 0x18a2 5 0 1
	WRITE_DIS 0 0
	REPAIR_EN_IN_0 1 1
	REPAIR_EN_IN_1 2 2
	REPAIR_RMI_OVERRIDE 3 3
	REPAIR_ID_SWAP 4 4
regCGTS_TCC_DISABLE 0 0x5006 3 0 1
	WRITE_DIS 0 0
	HI_TCC_DISABLE 8 15
	TCC_DISABLE 16 31
regCGTS_USER_TCC_DISABLE 0 0x5b96 2 0 1
	HI_TCC_DISABLE 8 15
	TCC_DISABLE 16 31
regCGTT_CPC_CLK_CTRL 0 0x50b2 13 0 1
	OFF_HYSTERESIS 4 11
	MGLS_OVERRIDE 15 15
	SOFT_STALL_OVERRIDE7 16 16
	SOFT_STALL_OVERRIDE6 17 17
	SOFT_STALL_OVERRIDE5 18 18
	SOFT_STALL_OVERRIDE4 19 19
	SOFT_STALL_OVERRIDE3 20 20
	SOFT_STALL_OVERRIDE2 21 21
	SOFT_STALL_OVERRIDE1 22 22
	SOFT_STALL_OVERRIDE0 23 23
	SOFT_OVERRIDE_PERFMON 29 29
	SOFT_OVERRIDE_DYN 30 30
	SOFT_OVERRIDE_REG 31 31
regCGTT_CPF_CLK_CTRL 0 0x50b1 16 0 1
	OFF_HYSTERESIS 4 11
	MGLS_OVERRIDE 15 15
	SOFT_STALL_OVERRIDE7 16 16
	SOFT_STALL_OVERRIDE6 17 17
	SOFT_STALL_OVERRIDE5 18 18
	SOFT_STALL_OVERRIDE4 19 19
	SOFT_STALL_OVERRIDE3 20 20
	SOFT_STALL_OVERRIDE2 21 21
	SOFT_STALL_OVERRIDE1 22 22
	SOFT_STALL_OVERRIDE0 23 23
	SOFT_OVERRIDE_PERFMON 26 26
	SOFT_OVERRIDE_PRT 27 27
	SOFT_OVERRIDE_CMP 28 28
	SOFT_OVERRIDE_GFX 29 29
	SOFT_OVERRIDE_DYN 30 30
	SOFT_OVERRIDE_REG 31 31
regCGTT_CP_CLK_CTRL 0 0x50b0 13 0 1
	OFF_HYSTERESIS 4 11
	MGLS_OVERRIDE 15 15
	SOFT_STALL_OVERRIDE7 16 16
	SOFT_STALL_OVERRIDE6 17 17
	SOFT_STALL_OVERRIDE5 18 18
	SOFT_STALL_OVERRIDE4 19 19
	SOFT_STALL_OVERRIDE3 20 20
	SOFT_STALL_OVERRIDE2 21 21
	SOFT_STALL_OVERRIDE1 22 22
	SOFT_STALL_OVERRIDE0 23 23
	SOFT_OVERRIDE_PERFMON 29 29
	SOFT_OVERRIDE_DYN 30 30
	SOFT_OVERRIDE_REG 31 31
regCGTT_GS_NGG_CLK_CTRL 0 0x5087 17 0 1
	ON_DELAY 0 3
	OFF_HYSTERESIS 4 11
	PERF_ENABLE 15 15
	DBG_ENABLE 16 16
	SOFT_STALL_OVERRIDE6 17 17
	SOFT_STALL_OVERRIDE5 18 18
	SOFT_STALL_OVERRIDE4 19 19
	SOFT_STALL_OVERRIDE3 20 20
	SOFT_STALL_OVERRIDE2 21 21
	SOFT_STALL_OVERRIDE1 22 22
	SOFT_STALL_OVERRIDE0 23 23
	SOFT_OVERRIDE7 24 24
	SOFT_OVERRIDE6 25 25
	SOFT_OVERRIDE5 26 26
	PERF_OVERRIDE 27 27
	PRIMGEN_OVERRIDE 28 28
	REG_OVERRIDE 31 31
regCGTT_IA_CLK_CTRL 0 0x5085 19 0 1
	ON_DELAY 0 3
	OFF_HYSTERESIS 4 11
	PERF_ENABLE 15 15
	DBG_ENABLE 16 16
	SOFT_STALL_OVERRIDE6 17 17
	SOFT_STALL_OVERRIDE5 18 18
	SOFT_STALL_OVERRIDE4 19 19
	SOFT_STALL_OVERRIDE3 20 20
	SOFT_STALL_OVERRIDE2 21 21
	SOFT_STALL_OVERRIDE1 22 22
	SOFT_STALL_OVERRIDE0 23 23
	SOFT_OVERRIDE7 24 24
	SOFT_OVERRIDE6 25 25
	DIST_OVERRIDE 26 26
	PERF_OVERRIDE 27 27
	PCM_OVERRIDE 28 28
	TESS_DIST_OVERRIDE 29 29
	CORE_OVERRIDE 30 30
	REG_OVERRIDE 31 31
regCGTT_PA_CLK_CTRL 0 0x5088 20 0 1
	CLIP_SU_PRIM_FIFO_CLK_OVERRIDE 12 12
	SXIFCCG_CLK_OVERRIDE 13 13
	AG_CLK_OVERRIDE 14 14
	VE_VTE_REC_CLK_OVERRIDE 15 15
	ENGG_CLK_OVERRIDE 16 16
	CL_VTE_CLK_OVERRIDE 17 17
	SOFT_STALL_OVERRIDE5 18 18
	SOFT_STALL_OVERRIDE4 19 19
	AG_REG_CLK_OVERRIDE 20 20
	CL_VTE_REG_CLK_OVERRIDE 21 21
	SOFT_STALL_OVERRIDE1 22 22
	DEBUG_BUS_EN 23 23
	VTE_REG_CLK_OVERRIDE 24 24
	PERFMON_CLK_OVERRIDE 25 25
	SOFT_OVERRIDE5 26 26
	NGG_INDEX_CLK_OVERRIDE 27 27
	NGG_CSB_CLK_OVERRIDE 28 28
	SU_CLK_OVERRIDE 29 29
	CL_CLK_OVERRIDE 30 30
	SU_CL_REG_CLK_OVERRIDE 31 31
regCGTT_PH_CLK_CTRL0 0 0x50f8 11 0 1
	ON_DELAY 0 3
	OFF_HYSTERESIS 4 11
	DEBUG_BUS_EN 23 23
	DISABLE_DEBUG_BUS_FLOP_EN_ON_PERFMON 24 24
	SOFT_OVERRIDE6 25 25
	SOFT_OVERRIDE5 26 26
	SOFT_OVERRIDE4 27 27
	SOFT_OVERRIDE3 28 28
	SOFT_OVERRIDE2 29 29
	PERFMON_CLK_OVERRIDE 30 30
	REG_CLK_OVERRIDE 31 31
regCGTT_PH_CLK_CTRL1 0 0x50f9 9 0 1
	ON_DELAY 0 3
	OFF_HYSTERESIS 4 11
	SOFT_OVERRIDE7 24 24
	SOFT_OVERRIDE6 25 25
	SOFT_OVERRIDE5 26 26
	SOFT_OVERRIDE4 27 27
	SOFT_OVERRIDE3 28 28
	SOFT_OVERRIDE2 29 29
	SOFT_OVERRIDE1 30 30
regCGTT_PH_CLK_CTRL2 0 0x50fa 9 0 1
	ON_DELAY 0 3
	OFF_HYSTERESIS 4 11
	SOFT_OVERRIDE7 24 24
	SOFT_OVERRIDE6 25 25
	SOFT_OVERRIDE5 26 26
	SOFT_OVERRIDE4 27 27
	SOFT_OVERRIDE3 28 28
	SOFT_OVERRIDE2 29 29
	SOFT_OVERRIDE1 30 30
regCGTT_PH_CLK_CTRL3 0 0x50fb 9 0 1
	ON_DELAY 0 3
	OFF_HYSTERESIS 4 11
	SOFT_OVERRIDE7 24 24
	SOFT_OVERRIDE6 25 25
	SOFT_OVERRIDE5 26 26
	SOFT_OVERRIDE4 27 27
	SOFT_OVERRIDE3 28 28
	SOFT_OVERRIDE2 29 29
	SOFT_OVERRIDE1 30 30
regCGTT_RLC_CLK_CTRL 0 0x50b5 1 0 1
	RESERVED 0 31
regCGTT_SC_CLK_CTRL0 0 0x5089 18 0 1
	ON_DELAY 0 3
	OFF_HYSTERESIS 4 11
	PFF_ZFF_MEM_CLK_STALL_OVERRIDE 16 16
	SOFT_STALL_OVERRIDE5 17 17
	SOFT_STALL_OVERRIDE4 18 18
	SOFT_STALL_OVERRIDE3 19 19
	SOFT_STALL_OVERRIDE2 20 20
	SOFT_STALL_OVERRIDE1 21 21
	SOFT_STALL_OVERRIDE0 22 22
	REG_CLK_STALL_OVERRIDE 23 23
	PFF_ZFF_MEM_CLK_OVERRIDE 24 24
	SOFT_OVERRIDE5 25 25
	SOFT_OVERRIDE4 26 26
	SOFT_OVERRIDE3 27 27
	SOFT_OVERRIDE2 28 28
	SOFT_OVERRIDE1 29 29
	SOFT_OVERRIDE0 30 30
	REG_CLK_OVERRIDE 31 31
regCGTT_SC_CLK_CTRL1 0 0x508a 18 0 1
	ON_DELAY 0 3
	OFF_HYSTERESIS 4 11
	PBB_BINNING_CLK_STALL_OVERRIDE0 16 16
	PBB_BINNING_CLK_STALL_OVERRIDE 17 17
	PBB_SCISSOR_CLK_STALL_OVERRIDE 18 18
	OTHER_SPECIAL_SC_REG_CLK_STALL_OVERRIDE 19 19
	SCREEN_EXT_REG_CLK_STALL_OVERRIDE 20 20
	VPORT_REG_MEM_CLK_STALL_OVERRIDE 21 21
	PBB_CLK_STALL_OVERRIDE 22 22
	PBB_WARP_CLK_STALL_OVERRIDE 23 23
	PBB_BINNING_CLK_OVERRIDE0 24 24
	PBB_BINNING_CLK_OVERRIDE 25 25
	PBB_SCISSOR_CLK_OVERRIDE 26 26
	OTHER_SPECIAL_SC_REG_CLK_OVERRIDE 27 27
	SCREEN_EXT_REG_CLK_OVERRIDE 28 28
	VPORT_REG_MEM_CLK_OVERRIDE 29 29
	PBB_CLK_OVERRIDE 30 30
	PBB_WARP_CLK_OVERRIDE 31 31
regCGTT_SC_CLK_CTRL2 0 0x508b 18 0 1
	ON_DELAY 0 3
	OFF_HYSTERESIS 4 11
	DISABLE_DEBUG_BUS_FLOP_EN_ON_PERFMON 15 15
	SCF_SCB_VRS_INTF_CLK_OVERRIDE 16 16
	SC_DB_COURSE_MGCG_BUSY_ENABLE 17 17
	SC_DB_STAGE_IN_TP_PFFB_WR_OVERRIDE 18 18
	SC_DB_QUADMASK_OVERRIDE 19 19
	SC_DB_QUADMASK_Z_OVERRIDE 20 20
	SC_DB_QUAD_PROC_OVERRIDE 21 21
	SC_DB_QUAD_ACCUM_OVERRIDE 22 22
	SC_DB_PFFB_RP_OVERRIDE 23 23
	SC_DB_PKR_OVERRIDE 24 24
	SC_DB_SC_FREE_WAVE_CLK_OVERRIDE 25 25
	SC_DB_SC_WAVE_2_SC_SPI_WAVE_CLK_OVERRIDE 26 26
	SCF_SCB_INTF_CLK_OVERRIDE 27 27
	SC_PKR_INTF_CLK_OVERRIDE 28 28
	SC_DB_INTF_CLK_OVERRIDE 29 29
	PA_SC_INTF_CLK_OVERRIDE 30 30
regCGTT_SC_CLK_CTRL3 0 0x50bc 28 0 1
	PBB_WARPBINROWWARP_CLK_STALL_OVERRIDE 0 0
	PBB_WARPBINWARP_CLK_STALL_OVERRIDE 1 1
	PBB_WARPFBWBINWARP_CLK_STALL_OVERRIDE 2 2
	PBB_WARPHSPANUNWARP_CLK_STALL_OVERRIDE 3 3
	PBB_WARPSCISSORUNWARP_CLK_STALL_OVERRIDE 4 4
	PBB_FBWBACK_CLK_STALL_OVERRIDE 5 5
	PBB_FBWBACKREPEATER_CLK_STALL_OVERRIDE 6 6
	PBB_FBWFRONT_CLK_STALL_OVERRIDE 7 7
	PBB_FBWFRONTREPEATER_CLK_STALL_OVERRIDE 8 8
	PBB_FBWSCALER_CLK_STALL_OVERRIDE 9 9
	PBB_FRONT_CLK_STALL_OVERRIDE 10 10
	PBB_BATCHIN_CLK_STALL_OVERRIDE 11 11
	PBB_VRASTER_CLK_STALL_OVERRIDE 12 12
	PBB_VGATHER_CLK_STALL_OVERRIDE 13 13
	PBB_WARPBINROWWARP_CLK_OVERRIDE 18 18
	PBB_WARPBINWARP_CLK_OVERRIDE 19 19
	PBB_WARPFBWBINWARP_CLK_OVERRIDE 20 20
	PBB_WARPHSPANUNWARP_CLK_OVERRIDE 21 21
	PBB_WARPSCISSORUNWARP_CLK_OVERRIDE 22 22
	PBB_FBWBACK_CLK_OVERRIDE 23 23
	PBB_FBWBACKREPEATER_CLK_OVERRIDE 24 24
	PBB_FBWFRONT_CLK_OVERRIDE 25 25
	PBB_FBWFRONTREPEATER_CLK_OVERRIDE 26 26
	PBB_FBWSCALER_CLK_OVERRIDE 27 27
	PBB_FRONT_CLK_OVERRIDE 28 28
	PBB_BATCHIN_CLK_OVERRIDE 29 29
	PBB_VRASTER_CLK_OVERRIDE 30 30
	PBB_VGATHER_CLK_OVERRIDE 31 31
regCGTT_SC_CLK_CTRL4 0 0x50bd 26 0 1
	PBB_VCOARSE_CLK_STALL_OVERRIDE 0 0
	PBB_VDETAIL_CLK_STALL_OVERRIDE 1 1
	PBB_HRASTER_CLK_STALL_OVERRIDE 2 2
	PBB_HCONFIG_CLK_STALL_OVERRIDE 3 3
	PBB_HGATHER_CLK_STALL_OVERRIDE 4 4
	PBB_HCOARSE_CLK_STALL_OVERRIDE 5 5
	PBB_HDETAIL_CLK_STALL_OVERRIDE 6 6
	PBB_HREPEAT_CLK_STALL_OVERRIDE 7 7
	PBB_BATCHOUT_CLK_STALL_OVERRIDE 8 8
	PBB_OUTPUT_CLK_STALL_OVERRIDE 9 9
	PBB_OUTMUX_CLK_STALL_OVERRIDE 10 10
	PBB_BATCHINFO_CLK_STALL_OVERRIDE 11 11
	PBB_EVENTINFO_CLK_STALL_OVERRIDE 12 12
	PBB_VCOARSE_CLK_OVERRIDE 19 19
	PBB_VDETAIL_CLK_OVERRIDE 20 20
	PBB_HRASTER_CLK_OVERRIDE 21 21
	PBB_HCONFIG_CLK_OVERRIDE 22 22
	PBB_HGATHER_CLK_OVERRIDE 23 23
	PBB_HCOARSE_CLK_OVERRIDE 24 24
	PBB_HDETAIL_CLK_OVERRIDE 25 25
	PBB_HREPEAT_CLK_OVERRIDE 26 26
	PBB_BATCHOUT_CLK_OVERRIDE 27 27
	PBB_OUTPUT_CLK_OVERRIDE 28 28
	PBB_OUTMUX_CLK_OVERRIDE 29 29
	PBB_BATCHINFO_CLK_OVERRIDE 30 30
	PBB_EVENTINFO_CLK_OVERRIDE 31 31
regCGTT_SQG_CLK_CTRL 0 0x508d 18 0 1
	ON_DELAY 0 3
	OFF_HYSTERESIS 4 11
	SOFT_STALL_OVERRIDE7 16 16
	SOFT_STALL_OVERRIDE6 17 17
	SOFT_STALL_OVERRIDE5 18 18
	SOFT_STALL_OVERRIDE4 19 19
	SOFT_STALL_OVERRIDE3 20 20
	SOFT_STALL_OVERRIDE2 21 21
	SOFT_STALL_OVERRIDE1 22 22
	FORCE_GL1H_CLKEN 23 23
	FORCE_EXPALLOC_FGCG 24 24
	FORCE_EXPGRANT_FGCG 25 25
	FORCE_EXPREQ_FGCG 26 26
	FORCE_CMD_FGCG 27 27
	TTRACE_OVERRIDE 28 28
	PERFMON_OVERRIDE 29 29
	CORE_OVERRIDE 30 30
	REG_OVERRIDE 31 31
regCGTT_VGT_CLK_CTRL 0 0x5084 17 0 1
	ON_DELAY 0 3
	OFF_HYSTERESIS 4 11
	PERF_ENABLE 15 15
	DBG_ENABLE 16 16
	SOFT_STALL_OVERRIDE6 17 17
	SOFT_STALL_OVERRIDE5 18 18
	SOFT_STALL_OVERRIDE4 19 19
	SOFT_STALL_OVERRIDE3 20 20
	SOFT_STALL_OVERRIDE2 21 21
	SOFT_STALL_OVERRIDE1 22 22
	PI1_OVERRIDE 23 23
	PI0_OVERRIDE 24 24
	HS_OVERRIDE 25 25
	TESS_OVERRIDE 28 28
	CORE_OVERRIDE 29 29
	RBIU_INPUT_OVERRIDE 30 30
	REG_OVERRIDE 31 31
regCGTT_WD_CLK_CTRL 0 0x5086 19 0 1
	ON_DELAY 0 3
	OFF_HYSTERESIS 4 11
	PERF_ENABLE 15 15
	DBG_ENABLE 16 16
	SOFT_STALL_OVERRIDE6 17 17
	SOFT_STALL_OVERRIDE5 18 18
	SOFT_STALL_OVERRIDE4 19 19
	SOFT_STALL_OVERRIDE3 20 20
	SOFT_STALL_OVERRIDE2 21 21
	SOFT_STALL_OVERRIDE1 22 22
	FE_OUT_OVERRIDE 23 23
	ASSEMBLER_OVERRIDE 24 24
	DMA_PROC0_OVERRIDE 25 25
	DMA_PROC1_OVERRIDE 26 26
	PERF_OVERRIDE 27 27
	DMA_OVERRIDE 28 28
	CORE_OVERRIDE 29 29
	RBIU_INPUT_OVERRIDE 30 30
	REG_OVERRIDE 31 31
regCGTX_SPI_DEBUG_CLK_CTRL 0 0x507f 5 0 1
	GRP5_CG_OFF_HYST 0 5
	GRP5_CG_OVERRIDE 6 6
	ALL_CLK_ON_OVERRIDE 7 7
	SPI_SH_CLK_CONTROL 8 8
	SPI_REPEATER_FGCG_OVERRIDE 9 9
regCHA_CHC_CREDITS 0 0x2d88 2 0 1
	CHC_REQ_CREDITS 0 7
	CHCG_REQ_CREDITS 8 15
regCHA_CLIENT_FREE_DELAY 0 0x2d89 5 0 1
	CLIENT_TYPE_0_FREE_DELAY 0 2
	CLIENT_TYPE_1_FREE_DELAY 3 5
	CLIENT_TYPE_2_FREE_DELAY 6 8
	CLIENT_TYPE_3_FREE_DELAY 9 11
	CLIENT_TYPE_4_FREE_DELAY 12 14
regCHA_PERFCOUNTER0_HI 0 0x3601 1 0 1
	PERFCOUNTER_HI 0 31
regCHA_PERFCOUNTER0_LO 0 0x3600 1 0 1
	PERFCOUNTER_LO 0 31
regCHA_PERFCOUNTER0_SELECT 0 0x3de0 5 0 1
	PERF_SEL 0 9
	PERF_SEL1 10 19
	CNTR_MODE 20 23
	PERF_MODE1 24 27
	PERF_MODE 28 31
regCHA_PERFCOUNTER0_SELECT1 0 0x3de1 4 0 1
	PERF_SEL2 0 9
	PERF_SEL3 10 19
	PERF_MODE2 24 27
	PERF_MODE3 28 31
regCHA_PERFCOUNTER1_HI 0 0x3603 1 0 1
	PERFCOUNTER_HI 0 31
regCHA_PERFCOUNTER1_LO 0 0x3602 1 0 1
	PERFCOUNTER_LO 0 31
regCHA_PERFCOUNTER1_SELECT 0 0x3de2 3 0 1
	PERF_SEL 0 9
	CNTR_MODE 20 23
	PERF_MODE 28 31
regCHA_PERFCOUNTER2_HI 0 0x3605 1 0 1
	PERFCOUNTER_HI 0 31
regCHA_PERFCOUNTER2_LO 0 0x3604 1 0 1
	PERFCOUNTER_LO 0 31
regCHA_PERFCOUNTER2_SELECT 0 0x3de3 3 0 1
	PERF_SEL 0 9
	CNTR_MODE 20 23
	PERF_MODE 28 31
regCHA_PERFCOUNTER3_HI 0 0x3607 1 0 1
	PERFCOUNTER_HI 0 31
regCHA_PERFCOUNTER3_LO 0 0x3606 1 0 1
	PERFCOUNTER_LO 0 31
regCHA_PERFCOUNTER3_SELECT 0 0x3de4 3 0 1
	PERF_SEL 0 9
	CNTR_MODE 20 23
	PERF_MODE 28 31
regCHCG_CTRL 0 0x2dc2 6 0 1
	BUFFER_DEPTH_MAX 0 3
	VC0_BUFFER_DEPTH_MAX 4 7
	GL2_REQ_CREDITS 8 14
	GL2_DATA_CREDITS 15 21
	TO_L1_REPEATER_FGCG_DISABLE 22 22
	TO_L2_REPEATER_FGCG_DISABLE 23 23
regCHCG_PERFCOUNTER0_HI 0 0x33c9 1 0 1
	PERFCOUNTER_HI 0 31
regCHCG_PERFCOUNTER0_LO 0 0x33c8 1 0 1
	PERFCOUNTER_LO 0 31
regCHCG_PERFCOUNTER0_SELECT 0 0x3bc6 5 0 1
	PERF_SEL 0 9
	PERF_SEL1 10 19
	CNTR_MODE 20 23
	PERF_MODE1 24 27
	PERF_MODE 28 31
regCHCG_PERFCOUNTER0_SELECT1 0 0x3bc7 4 0 1
	PERF_SEL2 0 9
	PERF_SEL3 10 19
	PERF_MODE2 24 27
	PERF_MODE3 28 31
regCHCG_PERFCOUNTER1_HI 0 0x33cb 1 0 1
	PERFCOUNTER_HI 0 31
regCHCG_PERFCOUNTER1_LO 0 0x33ca 1 0 1
	PERFCOUNTER_LO 0 31
regCHCG_PERFCOUNTER1_SELECT 0 0x3bc8 3 0 1
	PERF_SEL 0 9
	CNTR_MODE 20 23
	PERF_MODE 28 31
regCHCG_PERFCOUNTER2_HI 0 0x33cd 1 0 1
	PERFCOUNTER_HI 0 31
regCHCG_PERFCOUNTER2_LO 0 0x33cc 1 0 1
	PERFCOUNTER_LO 0 31
regCHCG_PERFCOUNTER2_SELECT 0 0x3bc9 3 0 1
	PERF_SEL 0 9
	CNTR_MODE 20 23
	PERF_MODE 28 31
regCHCG_PERFCOUNTER3_HI 0 0x33cf 1 0 1
	PERFCOUNTER_HI 0 31
regCHCG_PERFCOUNTER3_LO 0 0x33ce 1 0 1
	PERFCOUNTER_LO 0 31
regCHCG_PERFCOUNTER3_SELECT 0 0x3bca 3 0 1
	PERF_SEL 0 9
	CNTR_MODE 20 23
	PERF_MODE 28 31
regCHCG_STATUS 0 0x2dc3 19 0 1
	INPUT_BUFFER_VC0_FIFO_FULL 0 0
	OUTPUT_FIFOS_BUSY 1 1
	SRC_DATA_FIFO_VC0_FULL 2 2
	GL2_REQ_VC0_STALL 3 3
	GL2_DATA_VC0_STALL 4 4
	GL2_REQ_VC1_STALL 5 5
	GL2_DATA_VC1_STALL 6 6
	INPUT_BUFFER_VC0_BUSY 7 7
	SRC_DATA_FIFO_VC0_BUSY 8 8
	GL2_RH_BUSY 9 9
	NUM_REQ_PENDING_FROM_L2 10 19
	VIRTUAL_FIFO_FULL_STALL 20 20
	REQUEST_TRACKER_BUFFER_STALL 21 21
	REQUEST_TRACKER_BUSY 22 22
	BUFFER_FULL 23 23
	INPUT_BUFFER_VC1_BUSY 24 24
	SRC_DATA_FIFO_VC1_BUSY 25 25
	INPUT_BUFFER_VC1_FIFO_FULL 26 26
	SRC_DATA_FIFO_VC1_FULL 27 27
regCHC_CTRL 0 0x2dc0 6 0 1
	BUFFER_DEPTH_MAX 0 3
	GL2_REQ_CREDITS 4 10
	GL2_DATA_CREDITS 11 17
	TO_L1_REPEATER_FGCG_DISABLE 18 18
	TO_L2_REPEATER_FGCG_DISABLE 19 19
	DISABLE_PERF_WR_DATA_ALLOC_COUNT 29 29
regCHC_PERFCOUNTER0_HI 0 0x33c1 1 0 1
	PERFCOUNTER_HI 0 31
regCHC_PERFCOUNTER0_LO 0 0x33c0 1 0 1
	PERFCOUNTER_LO 0 31
regCHC_PERFCOUNTER0_SELECT 0 0x3bc0 5 0 1
	PERF_SEL 0 9
	PERF_SEL1 10 19
	CNTR_MODE 20 23
	PERF_MODE1 24 27
	PERF_MODE 28 31
regCHC_PERFCOUNTER0_SELECT1 0 0x3bc1 4 0 1
	PERF_SEL2 0 9
	PERF_SEL3 10 19
	PERF_MODE2 24 27
	PERF_MODE3 28 31
regCHC_PERFCOUNTER1_HI 0 0x33c3 1 0 1
	PERFCOUNTER_HI 0 31
regCHC_PERFCOUNTER1_LO 0 0x33c2 1 0 1
	PERFCOUNTER_LO 0 31
regCHC_PERFCOUNTER1_SELECT 0 0x3bc2 3 0 1
	PERF_SEL 0 9
	CNTR_MODE 20 23
	PERF_MODE 28 31
regCHC_PERFCOUNTER2_HI 0 0x33c5 1 0 1
	PERFCOUNTER_HI 0 31
regCHC_PERFCOUNTER2_LO 0 0x33c4 1 0 1
	PERFCOUNTER_LO 0 31
regCHC_PERFCOUNTER2_SELECT 0 0x3bc3 3 0 1
	PERF_SEL 0 9
	CNTR_MODE 20 23
	PERF_MODE 28 31
regCHC_PERFCOUNTER3_HI 0 0x33c7 1 0 1
	PERFCOUNTER_HI 0 31
regCHC_PERFCOUNTER3_LO 0 0x33c6 1 0 1
	PERFCOUNTER_LO 0 31
regCHC_PERFCOUNTER3_SELECT 0 0x3bc4 3 0 1
	PERF_SEL 0 9
	CNTR_MODE 20 23
	PERF_MODE 28 31
regCHC_STATUS 0 0x2dc1 15 0 1
	INPUT_BUFFER_VC0_FIFO_FULL 0 0
	OUTPUT_FIFOS_BUSY 1 1
	SRC_DATA_FIFO_VC0_FULL 2 2
	GL2_REQ_VC0_STALL 3 3
	GL2_DATA_VC0_STALL 4 4
	GL2_REQ_VC1_STALL 5 5
	GL2_DATA_VC1_STALL 6 6
	INPUT_BUFFER_VC0_BUSY 7 7
	SRC_DATA_FIFO_VC0_BUSY 8 8
	GL2_RH_BUSY 9 9
	NUM_REQ_PENDING_FROM_L2 10 19
	VIRTUAL_FIFO_FULL_STALL 20 20
	REQUEST_TRACKER_BUFFER_STALL 21 21
	REQUEST_TRACKER_BUSY 22 22
	BUFFER_FULL 23 23
regCHICKEN_BITS 0 0x142d 1 0 0
	SPARE 0 31
regCHI_CHR_MGCG_OVERRIDE 0 0x50e9 7 0 1
	CHA_CHIR_MGCG_SCLK_OVERRIDE 0 0
	CHA_CHIR_MGCG_RET_DCLK_OVERRIDE 1 1
	CHA_CHIW_MGCG_SCLK_OVERRIDE 2 2
	CHA_CHIW_MGCG_RET_DCLK_OVERRIDE 3 3
	CHA_CHIW_MGCG_SRC_DCLK_OVERRIDE 4 4
	CHA_CHR_RET_MGCG_SCLK_OVERRIDE 5 5
	CHA_CHR_SRC_MGCG_SCLK_OVERRIDE 6 6
regCHI_CHR_REP_FGCG_OVERRIDE 0 0x2d8c 4 0 1
	CHA_CHIW_REP_FGCG_OVERRIDE 0 0
	CHA_CHIR_REP_FGCG_OVERRIDE 1 1
	CHA_CHR_SRC_REP_FGCG_OVERRIDE 2 2
	CHA_CHR_RET_REP_FGCG_OVERRIDE 3 3
regCH_ARB_CTRL 0 0x2d80 5 0 1
	NUM_MEM_PIPES 0 1
	UC_IO_WR_PATH 2 2
	FGCG_DISABLE 3 3
	PERF_CNTR_EN_OVERRIDE 4 4
	CHICKEN_BITS 5 12
regCH_ARB_STATUS 0 0x2d83 2 0 1
	REQ_ARB_BUSY 0 0
	RET_ARB_BUSY 1 1
regCH_DRAM_BURST_CTRL 0 0x2d84 7 0 1
	MAX_DRAM_BURST 0 2
	BURST_DISABLE 3 3
	GATHER_64B_MEMORY_BURST_DISABLE 4 4
	GATHER_64B_IO_BURST_DISABLE 5 5
	GATHER_32B_MEMORY_BURST_DISABLE 6 6
	GATHER_32B_IO_BURST_DISABLE 7 7
	WRITE_BURSTABLE_STALL_DISABLE 8 8
regCH_DRAM_BURST_MASK 0 0x2d82 1 0 1
	DRAM_BURST_ADDR_MASK 0 7
regCH_PIPE_STEER 0 0x5b88 4 0 1
	PIPE0 0 1
	PIPE1 2 3
	PIPE2 4 5
	PIPE3 6 7
regCH_VC5_ENABLE 0 0x2d94 1 0 1
	UTCL2_VC5_ENABLE 1 1
regCOHER_DEST_BASE_0 0 0x92 1 0 1
	DEST_BASE_256B 0 31
regCOHER_DEST_BASE_1 0 0x93 1 0 1
	DEST_BASE_256B 0 31
regCOHER_DEST_BASE_2 0 0x7e 1 0 1
	DEST_BASE_256B 0 31
regCOHER_DEST_BASE_3 0 0x7f 1 0 1
	DEST_BASE_256B 0 31
regCOHER_DEST_BASE_HI_0 0 0x7a 1 0 1
	DEST_BASE_HI_256B 0 7
regCOHER_DEST_BASE_HI_1 0 0x7b 1 0 1
	DEST_BASE_HI_256B 0 7
regCOHER_DEST_BASE_HI_2 0 0x7c 1 0 1
	DEST_BASE_HI_256B 0 7
regCOHER_DEST_BASE_HI_3 0 0x7d 1 0 1
	DEST_BASE_HI_256B 0 7
regCOMPUTE_DDID_INDEX 0 0x1bc9 1 0 0
	INDEX 0 10
regCOMPUTE_DESTINATION_EN_SE0 0 0x1bb6 1 0 0
	CU_EN 0 31
regCOMPUTE_DESTINATION_EN_SE1 0 0x1bb7 1 0 0
	CU_EN 0 31
regCOMPUTE_DESTINATION_EN_SE2 0 0x1bb9 1 0 0
	CU_EN 0 31
regCOMPUTE_DESTINATION_EN_SE3 0 0x1bba 1 0 0
	CU_EN 0 31
regCOMPUTE_DIM_X 0 0x1ba1 1 0 0
	SIZE 0 31
regCOMPUTE_DIM_Y 0 0x1ba2 1 0 0
	SIZE 0 31
regCOMPUTE_DIM_Z 0 0x1ba3 1 0 0
	SIZE 0 31
regCOMPUTE_DISPATCH_END 0 0x1c1e 1 0 0
	DATA 0 31
regCOMPUTE_DISPATCH_ID 0 0x1bc0 1 0 0
	DISPATCH_ID 0 31
regCOMPUTE_DISPATCH_INITIATOR 0 0x1ba0 15 0 0
	COMPUTE_SHADER_EN 0 0
	PARTIAL_TG_EN 1 1
	FORCE_START_AT_000 2 2
	ORDERED_APPEND_ENBL 3 3
	ORDERED_APPEND_MODE 4 4
	USE_THREAD_DIMENSIONS 5 5
	ORDER_MODE 6 6
	SCALAR_L1_INV_VOL 10 10
	VECTOR_L1_INV_VOL 11 11
	RESERVED 12 12
	TUNNEL_ENABLE 13 13
	RESTORE 14 14
	CS_W32_EN 15 15
	AMP_SHADER_EN 16 16
	DISABLE_DISP_PREMPT_EN 17 17
regCOMPUTE_DISPATCH_INTERLEAVE 0 0x1bcf 1 0 0
	INTERLEAVE 0 9
regCOMPUTE_DISPATCH_PKT_ADDR_HI 0 0x1baf 1 0 0
	DATA 0 7
regCOMPUTE_DISPATCH_PKT_ADDR_LO 0 0x1bae 1 0 0
	DATA 0 31
regCOMPUTE_DISPATCH_SCRATCH_BASE_HI 0 0x1bb1 1 0 0
	DATA 0 7
regCOMPUTE_DISPATCH_SCRATCH_BASE_LO 0 0x1bb0 1 0 0
	DATA 0 31
regCOMPUTE_DISPATCH_TUNNEL 0 0x1c1d 2 0 0
	OFF_DELAY 0 9
	IMMEDIATE 10 10
regCOMPUTE_MISC_RESERVED 0 0x1bbf 4 0 0
	SEND_SEID 0 2
	RESERVED3 3 3
	RESERVED4 4 4
	WAVE_ID_BASE 5 16
regCOMPUTE_NOWHERE 0 0x1c1f 1 0 0
	DATA 0 31
regCOMPUTE_NUM_THREAD_X 0 0x1ba7 2 0 0
	NUM_THREAD_FULL 0 15
	NUM_THREAD_PARTIAL 16 31
regCOMPUTE_NUM_THREAD_Y 0 0x1ba8 2 0 0
	NUM_THREAD_FULL 0 15
	NUM_THREAD_PARTIAL 16 31
regCOMPUTE_NUM_THREAD_Z 0 0x1ba9 2 0 0
	NUM_THREAD_FULL 0 15
	NUM_THREAD_PARTIAL 16 31
regCOMPUTE_PERFCOUNT_ENABLE 0 0x1bab 1 0 0
	PERFCOUNT_ENABLE 0 0
regCOMPUTE_PGM_HI 0 0x1bad 1 0 0
	DATA 0 7
regCOMPUTE_PGM_LO 0 0x1bac 1 0 0
	DATA 0 31
regCOMPUTE_PGM_RSRC1 0 0x1bb2 14 0 0
	VGPRS 0 5
	SGPRS 6 9
	PRIORITY 10 11
	FLOAT_MODE 12 19
	PRIV 20 20
	DX10_CLAMP 21 21
	DEBUG_MODE 22 22
	IEEE_MODE 23 23
	BULKY 24 24
	CDBG_USER 25 25
	FP16_OVFL 26 26
	WGP_MODE 29 29
	MEM_ORDERED 30 30
	FWD_PROGRESS 31 31
regCOMPUTE_PGM_RSRC2 0 0x1bb3 11 0 0
	SCRATCH_EN 0 0
	USER_SGPR 1 5
	TRAP_PRESENT 6 6
	TGID_X_EN 7 7
	TGID_Y_EN 8 8
	TGID_Z_EN 9 9
	TG_SIZE_EN 10 10
	TIDIG_COMP_CNT 11 12
	EXCP_EN_MSB 13 14
	LDS_SIZE 15 23
	EXCP_EN 24 30
regCOMPUTE_PGM_RSRC3 0 0x1bc8 5 0 0
	SHARED_VGPR_CNT 0 3
	INST_PREF_SIZE 4 9
	TRAP_ON_START 10 10
	TRAP_ON_END 11 11
	IMAGE_OP 31 31
regCOMPUTE_PIPELINESTAT_ENABLE 0 0x1baa 1 0 0
	PIPELINESTAT_ENABLE 0 0
regCOMPUTE_RELAUNCH 0 0x1bd0 3 0 0
	PAYLOAD 0 29
	IS_EVENT 30 30
	IS_STATE 31 31
regCOMPUTE_RELAUNCH2 0 0x1bd3 3 0 0
	PAYLOAD 0 29
	IS_EVENT 30 30
	IS_STATE 31 31
regCOMPUTE_REQ_CTRL 0 0x1bc2 9 0 0
	SOFT_GROUPING_EN 0 0
	NUMBER_OF_REQUESTS_PER_CU 1 4
	SOFT_GROUPING_ALLOCATION_TIMEOUT 5 8
	HARD_LOCK_HYSTERESIS 9 9
	HARD_LOCK_LOW_THRESHOLD 10 14
	PRODUCER_REQUEST_LOCKOUT 15 15
	GLOBAL_SCANNING_EN 16 16
	ALLOCATION_RATE_THROTTLING_THRESHOLD 17 19
	DEDICATED_PREALLOCATION_BUFFER_LIMIT 20 26
regCOMPUTE_RESOURCE_LIMITS 0 0x1bb5 6 0 0
	WAVES_PER_SH 0 9
	TG_PER_CU 12 15
	LOCK_THRESHOLD 16 21
	SIMD_DEST_CNTL 22 22
	FORCE_SIMD_DIST 23 23
	CU_GROUP_COUNT 24 26
regCOMPUTE_RESTART_X 0 0x1bbb 1 0 0
	RESTART 0 31
regCOMPUTE_RESTART_Y 0 0x1bbc 1 0 0
	RESTART 0 31
regCOMPUTE_RESTART_Z 0 0x1bbd 1 0 0
	RESTART 0 31
regCOMPUTE_SHADER_CHKSUM 0 0x1bca 1 0 0
	CHECKSUM 0 31
regCOMPUTE_START_X 0 0x1ba4 1 0 0
	START 0 31
regCOMPUTE_START_Y 0 0x1ba5 1 0 0
	START 0 31
regCOMPUTE_START_Z 0 0x1ba6 1 0 0
	START 0 31
regCOMPUTE_STATIC_THREAD_MGMT_SE0 0 0x1bb6 2 0 0
	SA0_CU_EN 0 15
	SA1_CU_EN 16 31
regCOMPUTE_STATIC_THREAD_MGMT_SE1 0 0x1bb7 2 0 0
	SA0_CU_EN 0 15
	SA1_CU_EN 16 31
regCOMPUTE_STATIC_THREAD_MGMT_SE2 0 0x1bb9 2 0 0
	SA0_CU_EN 0 15
	SA1_CU_EN 16 31
regCOMPUTE_STATIC_THREAD_MGMT_SE3 0 0x1bba 2 0 0
	SA0_CU_EN 0 15
	SA1_CU_EN 16 31
regCOMPUTE_STATIC_THREAD_MGMT_SE4 0 0x1bcb 2 0 0
	SA0_CU_EN 0 15
	SA1_CU_EN 16 31
regCOMPUTE_STATIC_THREAD_MGMT_SE5 0 0x1bcc 2 0 0
	SA0_CU_EN 0 15
	SA1_CU_EN 16 31
regCOMPUTE_STATIC_THREAD_MGMT_SE6 0 0x1bcd 2 0 0
	SA0_CU_EN 0 15
	SA1_CU_EN 16 31
regCOMPUTE_STATIC_THREAD_MGMT_SE7 0 0x1bce 2 0 0
	SA0_CU_EN 0 15
	SA1_CU_EN 16 31
regCOMPUTE_THREADGROUP_ID 0 0x1bc1 1 0 0
	THREADGROUP_ID 0 31
regCOMPUTE_THREAD_TRACE_ENABLE 0 0x1bbe 1 0 0
	THREAD_TRACE_ENABLE 0 0
regCOMPUTE_TMPRING_SIZE 0 0x1bb8 2 0 0
	WAVES 0 11
	WAVESIZE 12 26
regCOMPUTE_USER_ACCUM_0 0 0x1bc4 1 0 0
	CONTRIBUTION 0 6
regCOMPUTE_USER_ACCUM_1 0 0x1bc5 1 0 0
	CONTRIBUTION 0 6
regCOMPUTE_USER_ACCUM_2 0 0x1bc6 1 0 0
	CONTRIBUTION 0 6
regCOMPUTE_USER_ACCUM_3 0 0x1bc7 1 0 0
	CONTRIBUTION 0 6
regCOMPUTE_USER_DATA_0 0 0x1be0 1 0 0
	DATA 0 31
regCOMPUTE_USER_DATA_1 0 0x1be1 1 0 0
	DATA 0 31
regCOMPUTE_USER_DATA_10 0 0x1bea 1 0 0
	DATA 0 31
regCOMPUTE_USER_DATA_11 0 0x1beb 1 0 0
	DATA 0 31
regCOMPUTE_USER_DATA_12 0 0x1bec 1 0 0
	DATA 0 31
regCOMPUTE_USER_DATA_13 0 0x1bed 1 0 0
	DATA 0 31
regCOMPUTE_USER_DATA_14 0 0x1bee 1 0 0
	DATA 0 31
regCOMPUTE_USER_DATA_15 0 0x1bef 1 0 0
	DATA 0 31
regCOMPUTE_USER_DATA_2 0 0x1be2 1 0 0
	DATA 0 31
regCOMPUTE_USER_DATA_3 0 0x1be3 1 0 0
	DATA 0 31
regCOMPUTE_USER_DATA_4 0 0x1be4 1 0 0
	DATA 0 31
regCOMPUTE_USER_DATA_5 0 0x1be5 1 0 0
	DATA 0 31
regCOMPUTE_USER_DATA_6 0 0x1be6 1 0 0
	DATA 0 31
regCOMPUTE_USER_DATA_7 0 0x1be7 1 0 0
	DATA 0 31
regCOMPUTE_USER_DATA_8 0 0x1be8 1 0 0
	DATA 0 31
regCOMPUTE_USER_DATA_9 0 0x1be9 1 0 0
	DATA 0 31
regCOMPUTE_VMID 0 0x1bb4 1 0 0
	DATA 0 3
regCOMPUTE_WAVE_RESTORE_ADDR_HI 0 0x1bd2 1 0 0
	ADDR 0 15
regCOMPUTE_WAVE_RESTORE_ADDR_LO 0 0x1bd1 1 0 0
	ADDR 0 31
regCONFIG_RESERVED_REG0 0 0x800 1 0 1
	DATA 0 31
regCONFIG_RESERVED_REG1 0 0x801 1 0 1
	DATA 0 31
regCONTEXT_RESERVED_REG0 0 0xdb 1 0 1
	DATA 0 31
regCONTEXT_RESERVED_REG1 0 0xdc 1 0 1
	DATA 0 31
regCPC_DDID_BASE_ADDR_HI 0 0x1e6c 1 0 0
	BASE_ADDR_HI 0 15
regCPC_DDID_BASE_ADDR_LO 0 0x1e6b 1 0 0
	BASE_ADDR_LO 6 31
regCPC_DDID_CNTL 0 0x1e6d 6 0 0
	THRESHOLD 0 7
	SIZE 16 16
	NO_RING_MEMORY 19 19
	POLICY 28 29
	MODE 30 30
	ENABLE 31 31
regCPC_INT_ADDR 0 0x1dd9 1 0 0
	ADDR 0 31
regCPC_INT_CNTL 0 0x1e54 13 0 0
	CMP_QUERY_STATUS_INT_ENABLE 12 12
	DEQUEUE_REQUEST_INT_ENABLE 13 13
	CP_ECC_ERROR_INT_ENABLE 14 14
	SUA_VIOLATION_INT_ENABLE 15 15
	GPF_INT_ENABLE 16 16
	WRM_POLL_TIMEOUT_INT_ENABLE 17 17
	PRIV_REG_INT_ENABLE 23 23
	OPCODE_ERROR_INT_ENABLE 24 24
	TIME_STAMP_INT_ENABLE 26 26
	RESERVED_BIT_ERROR_INT_ENABLE 27 27
	GENERIC2_INT_ENABLE 29 29
	GENERIC1_INT_ENABLE 30 30
	GENERIC0_INT_ENABLE 31 31
regCPC_INT_CNTX_ID 0 0x1e57 1 0 0
	CNTX_ID 0 31
regCPC_INT_INFO 0 0x1dd7 4 0 0
	ADDR_HI 0 15
	TYPE 16 16
	VMID 20 23
	QUEUE_ID 28 30
regCPC_INT_PASID 0 0x1dda 2 0 0
	PASID 0 15
	BYPASS_PASID 16 16
regCPC_INT_STATUS 0 0x1e55 13 0 0
	CMP_QUERY_STATUS_INT_STATUS 12 12
	DEQUEUE_REQUEST_INT_STATUS 13 13
	CP_ECC_ERROR_INT_STATUS 14 14
	SUA_VIOLATION_INT_STATUS 15 15
	GPF_INT_STATUS 16 16
	WRM_POLL_TIMEOUT_INT_STATUS 17 17
	PRIV_REG_INT_STATUS 23 23
	OPCODE_ERROR_INT_STATUS 24 24
	TIME_STAMP_INT_STATUS 26 26
	RESERVED_BIT_ERROR_INT_STATUS 27 27
	GENERIC2_INT_STATUS 29 29
	GENERIC1_INT_STATUS 30 30
	GENERIC0_INT_STATUS 31 31
regCPC_LATENCY_STATS_DATA 0 0x300e 1 0 1
	DATA 0 31
regCPC_LATENCY_STATS_SELECT 0 0x380e 3 0 1
	INDEX 0 4
	CLEAR 30 30
	ENABLE 31 31
regCPC_OS_PIPES 0 0x1e67 1 0 0
	OS_PIPES 0 7
regCPC_PERFCOUNTER0_HI 0 0x3007 1 0 1
	PERFCOUNTER_HI 0 31
regCPC_PERFCOUNTER0_LO 0 0x3006 1 0 1
	PERFCOUNTER_LO 0 31
regCPC_PERFCOUNTER0_SELECT 0 0x3809 5 0 1
	PERF_SEL 0 9
	PERF_SEL1 10 19
	SPM_MODE 20 23
	CNTR_MODE1 24 27
	CNTR_MODE0 28 31
regCPC_PERFCOUNTER0_SELECT1 0 0x3804 4 0 1
	PERF_SEL2 0 9
	PERF_SEL3 10 19
	CNTR_MODE3 24 27
	CNTR_MODE2 28 31
regCPC_PERFCOUNTER1_HI 0 0x3005 1 0 1
	PERFCOUNTER_HI 0 31
regCPC_PERFCOUNTER1_LO 0 0x3004 1 0 1
	PERFCOUNTER_LO 0 31
regCPC_PERFCOUNTER1_SELECT 0 0x3803 3 0 1
	PERF_SEL 0 9
	SPM_MODE 20 23
	CNTR_MODE 28 31
regCPC_PSP_DEBUG 0 0x5c11 5 0 1
	PRIV_VIOLATION_CNTL 0 1
	GPA_OVERRIDE 3 3
	UCODE_VF_OVERRIDE 4 4
	MTYPE_TMZ_OVERRIDE 5 5
	SECURE_REG_OVERRIDE 6 6
regCPC_SUSPEND_CNTL_STACK_OFFSET 0 0x1e63 1 0 0
	OFFSET 2 15
regCPC_SUSPEND_CNTL_STACK_SIZE 0 0x1e64 1 0 0
	SIZE 12 15
regCPC_SUSPEND_CTX_SAVE_BASE_ADDR_HI 0 0x1e61 1 0 0
	ADDR_HI 0 15
regCPC_SUSPEND_CTX_SAVE_BASE_ADDR_LO 0 0x1e60 1 0 0
	ADDR 12 31
regCPC_SUSPEND_CTX_SAVE_CONTROL 0 0x1e62 2 0 0
	POLICY 3 4
	EXE_DISABLE 23 23
regCPC_SUSPEND_CTX_SAVE_SIZE 0 0x1e66 1 0 0
	SIZE 12 25
regCPC_SUSPEND_WG_STATE_OFFSET 0 0x1e65 1 0 0
	OFFSET 2 25
regCPC_TC_PERF_COUNTER_WINDOW_SELECT 0 0x380f 3 0 1
	INDEX 0 4
	ALWAYS 30 30
	ENABLE 31 31
regCPC_UTCL1_CNTL 0 0x1ddd 7 0 0
	XNACK_REDO_TIMER_CNT 0 19
	DROP_MODE 24 24
	INVALIDATE 26 26
	FRAG_LIMIT_MODE 27 27
	FORCE_SNOOP 28 28
	IGNORE_PTE_PERMISSION 29 29
	MTYPE_NO_PTE_MODE 30 30
regCPC_UTCL1_ERROR 0 0x1dff 1 0 0
	ERROR_DETECTED_HALT 0 0
regCPC_UTCL1_STATUS 0 0x1f55 6 0 0
	FAULT_DETECTED 0 0
	RETRY_DETECTED 1 1
	PRT_DETECTED 2 2
	FAULT_UTCL1ID 8 13
	RETRY_UTCL1ID 16 21
	PRT_UTCL1ID 24 29
regCPF_GCR_CNTL 0 0x1f53 1 0 0
	GCR_GL_CMD 0 18
regCPF_LATENCY_STATS_DATA 0 0x300c 1 0 1
	DATA 0 31
regCPF_LATENCY_STATS_SELECT 0 0x380c 3 0 1
	INDEX 0 3
	CLEAR 30 30
	ENABLE 31 31
regCPF_PERFCOUNTER0_HI 0 0x300b 1 0 1
	PERFCOUNTER_HI 0 31
regCPF_PERFCOUNTER0_LO 0 0x300a 1 0 1
	PERFCOUNTER_LO 0 31
regCPF_PERFCOUNTER0_SELECT 0 0x3807 5 0 1
	PERF_SEL 0 9
	PERF_SEL1 10 19
	SPM_MODE 20 23
	CNTR_MODE1 24 27
	CNTR_MODE0 28 31
regCPF_PERFCOUNTER0_SELECT1 0 0x3806 4 0 1
	PERF_SEL2 0 9
	PERF_SEL3 10 19
	CNTR_MODE3 24 27
	CNTR_MODE2 28 31
regCPF_PERFCOUNTER1_HI 0 0x3009 1 0 1
	PERFCOUNTER_HI 0 31
regCPF_PERFCOUNTER1_LO 0 0x3008 1 0 1
	PERFCOUNTER_LO 0 31
regCPF_PERFCOUNTER1_SELECT 0 0x3805 3 0 1
	PERF_SEL 0 9
	SPM_MODE 20 23
	CNTR_MODE 28 31
regCPF_TC_PERF_COUNTER_WINDOW_SELECT 0 0x380a 3 0 1
	INDEX 0 2
	ALWAYS 30 30
	ENABLE 31 31
regCPF_UTCL1_CNTL 0 0x1dde 9 0 0
	XNACK_REDO_TIMER_CNT 0 19
	VMID_RESET_MODE 23 23
	DROP_MODE 24 24
	INVALIDATE 26 26
	FRAG_LIMIT_MODE 27 27
	FORCE_SNOOP 28 28
	IGNORE_PTE_PERMISSION 29 29
	MTYPE_NO_PTE_MODE 30 30
	FORCE_NO_EXE 31 31
regCPF_UTCL1_STATUS 0 0x1f56 6 0 0
	FAULT_DETECTED 0 0
	RETRY_DETECTED 1 1
	PRT_DETECTED 2 2
	FAULT_UTCL1ID 8 13
	RETRY_UTCL1ID 16 21
	PRT_UTCL1ID 24 29
regCPG_LATENCY_STATS_DATA 0 0x300d 1 0 1
	DATA 0 31
regCPG_LATENCY_STATS_SELECT 0 0x380d 3 0 1
	INDEX 0 4
	CLEAR 30 30
	ENABLE 31 31
regCPG_PERFCOUNTER0_HI 0 0x3003 1 0 1
	PERFCOUNTER_HI 0 31
regCPG_PERFCOUNTER0_LO 0 0x3002 1 0 1
	PERFCOUNTER_LO 0 31
regCPG_PERFCOUNTER0_SELECT 0 0x3802 5 0 1
	PERF_SEL 0 9
	PERF_SEL1 10 19
	SPM_MODE 20 23
	CNTR_MODE1 24 27
	CNTR_MODE0 28 31
regCPG_PERFCOUNTER0_SELECT1 0 0x3801 4 0 1
	PERF_SEL2 0 9
	PERF_SEL3 10 19
	CNTR_MODE3 24 27
	CNTR_MODE2 28 31
regCPG_PERFCOUNTER1_HI 0 0x3001 1 0 1
	PERFCOUNTER_HI 0 31
regCPG_PERFCOUNTER1_LO 0 0x3000 1 0 1
	PERFCOUNTER_LO 0 31
regCPG_PERFCOUNTER1_SELECT 0 0x3800 3 0 1
	PERF_SEL 0 9
	SPM_MODE 20 23
	CNTR_MODE 28 31
regCPG_PSP_DEBUG 0 0x5c10 6 0 1
	PRIV_VIOLATION_CNTL 0 1
	VMID_VIOLATION_CNTL 2 2
	GPA_OVERRIDE 3 3
	UCODE_VF_OVERRIDE 4 4
	MTYPE_TMZ_OVERRIDE 5 5
	SECURE_REG_OVERRIDE 6 6
regCPG_RCIU_CAM_DATA 0 0x1f45 1 0 0
	DATA 0 31
regCPG_RCIU_CAM_DATA_PHASE0 0 0x1f45 4 0 0
	ADDR 0 17
	PIPE0_EN 24 24
	PIPE1_EN 25 25
	SKIP_WR 31 31
regCPG_RCIU_CAM_DATA_PHASE1 0 0x1f45 1 0 0
	MASK 0 31
regCPG_RCIU_CAM_DATA_PHASE2 0 0x1f45 1 0 0
	VALUE 0 31
regCPG_RCIU_CAM_INDEX 0 0x1f44 1 0 0
	INDEX 0 4
regCPG_TC_PERF_COUNTER_WINDOW_SELECT 0 0x380b 3 0 1
	INDEX 0 4
	ALWAYS 30 30
	ENABLE 31 31
regCPG_UTCL1_CNTL 0 0x1ddc 8 0 0
	XNACK_REDO_TIMER_CNT 0 19
	VMID_RESET_MODE 23 23
	DROP_MODE 24 24
	INVALIDATE 26 26
	FRAG_LIMIT_MODE 27 27
	FORCE_SNOOP 28 28
	IGNORE_PTE_PERMISSION 29 29
	MTYPE_NO_PTE_MODE 30 30
regCPG_UTCL1_ERROR 0 0x1dfe 1 0 0
	ERROR_DETECTED_HALT 0 0
regCPG_UTCL1_STATUS 0 0x1f54 6 0 0
	FAULT_DETECTED 0 0
	RETRY_DETECTED 1 1
	PRT_DETECTED 2 2
	FAULT_UTCL1ID 8 13
	RETRY_UTCL1ID 16 21
	PRT_UTCL1ID 24 29
regCP_APPEND_ADDR_HI 0 0x2059 6 0 1
	MEM_ADDR_HI 0 15
	CS_PS_SEL 16 17
	FENCE_SIZE 18 18
	PWS_ENABLE 19 19
	CACHE_POLICY 25 26
	COMMAND 29 31
regCP_APPEND_ADDR_LO 0 0x2058 1 0 1
	MEM_ADDR_LO 2 31
regCP_APPEND_CMD_ADDR_HI 0 0x20a1 2 0 1
	ADDR_HI 0 15
	RSVD 16 31
regCP_APPEND_CMD_ADDR_LO 0 0x20a0 2 0 1
	RSVD 0 1
	ADDR_LO 2 31
regCP_APPEND_DATA 0 0x205a 1 0 1
	DATA 0 31
regCP_APPEND_DATA_HI 0 0x204c 1 0 1
	DATA 0 31
regCP_APPEND_DATA_LO 0 0x205a 1 0 1
	DATA 0 31
regCP_APPEND_DDID_CNT 0 0x204b 1 0 1
	DATA 0 7
regCP_APPEND_LAST_CS_FENCE 0 0x205b 1 0 1
	LAST_FENCE 0 31
regCP_APPEND_LAST_CS_FENCE_HI 0 0x204d 1 0 1
	LAST_FENCE 0 31
regCP_APPEND_LAST_CS_FENCE_LO 0 0x205b 1 0 1
	LAST_FENCE 0 31
regCP_APPEND_LAST_PS_FENCE 0 0x205c 1 0 1
	LAST_FENCE 0 31
regCP_APPEND_LAST_PS_FENCE_HI 0 0x204e 1 0 1
	LAST_FENCE 0 31
regCP_APPEND_LAST_PS_FENCE_LO 0 0x205c 1 0 1
	LAST_FENCE 0 31
regCP_AQL_SMM_STATUS 0 0x1ddf 1 0 0
	AQL_QUEUE_SMM 0 31
regCP_ATOMIC_PREOP_HI 0 0x205e 1 0 1
	ATOMIC_PREOP_HI 0 31
regCP_ATOMIC_PREOP_LO 0 0x205d 1 0 1
	ATOMIC_PREOP_LO 0 31
regCP_BUSY_STAT 0 0xf3f 16 0 0
	REG_BUS_FIFO_BUSY 0 0
	COHER_CNT_NEQ_ZERO 6 6
	PFP_PARSING_PACKETS 7 7
	ME_PARSING_PACKETS 8 8
	RCIU_PFP_BUSY 9 9
	RCIU_ME_BUSY 10 10
	SEM_CMDFIFO_NOT_EMPTY 12 12
	SEM_FAILED_AND_HOLDING 13 13
	SEM_POLLING_FOR_PASS 14 14
	GFX_CONTEXT_BUSY 15 15
	ME_PARSER_BUSY 17 17
	EOP_DONE_BUSY 18 18
	STRM_OUT_BUSY 19 19
	PIPE_STATS_BUSY 20 20
	RCIU_CE_BUSY 21 21
	CE_PARSING_PACKETS 22 22
regCP_CMD_DATA 0 0xf7f 1 0 0
	CMD_DATA 0 31
regCP_CMD_INDEX 0 0xf7e 3 0 0
	CMD_INDEX 0 10
	CMD_ME_SEL 12 13
	CMD_QUEUE_SEL 16 18
regCP_CNTX_STAT 0 0xf58 4 0 0
	ACTIVE_HP3D_CONTEXTS 0 7
	CURRENT_HP3D_CONTEXT 8 10
	ACTIVE_GFX_CONTEXTS 20 27
	CURRENT_GFX_CONTEXT 28 30
regCP_CONTEXT_CNTL 0 0x1e4d 4 0 0
	ME0PIPE0_MAX_GE_CNTX 0 2
	ME0PIPE0_MAX_PIPE_CNTX 4 6
	ME0PIPE1_MAX_GE_CNTX 16 18
	ME0PIPE1_MAX_PIPE_CNTX 20 22
regCP_CPC_BUSY_HYSTERESIS 0 0x1edb 2 0 0
	CAC_ACTIVE 0 7
	CPC_BUSY 8 15
regCP_CPC_BUSY_STAT 0 0xe25 28 0 0
	MEC1_LOAD_BUSY 0 0
	MEC1_SEMAPHORE_BUSY 1 1
	MEC1_MUTEX_BUSY 2 2
	MEC1_MESSAGE_BUSY 3 3
	MEC1_EOP_QUEUE_BUSY 4 4
	MEC1_IQ_QUEUE_BUSY 5 5
	MEC1_IB_QUEUE_BUSY 6 6
	MEC1_TC_BUSY 7 7
	MEC1_DMA_BUSY 8 8
	MEC1_PARTIAL_FLUSH_BUSY 9 9
	MEC1_PIPE0_BUSY 10 10
	MEC1_PIPE1_BUSY 11 11
	MEC1_PIPE2_BUSY 12 12
	MEC1_PIPE3_BUSY 13 13
	MEC2_LOAD_BUSY 16 16
	MEC2_SEMAPHORE_BUSY 17 17
	MEC2_MUTEX_BUSY 18 18
	MEC2_MESSAGE_BUSY 19 19
	MEC2_EOP_QUEUE_BUSY 20 20
	MEC2_IQ_QUEUE_BUSY 21 21
	MEC2_IB_QUEUE_BUSY 22 22
	MEC2_TC_BUSY 23 23
	MEC2_DMA_BUSY 24 24
	MEC2_PARTIAL_FLUSH_BUSY 25 25
	MEC2_PIPE0_BUSY 26 26
	MEC2_PIPE1_BUSY 27 27
	MEC2_PIPE2_BUSY 28 28
	MEC2_PIPE3_BUSY 29 29
regCP_CPC_BUSY_STAT2 0 0xe2a 9 0 0
	MES_LOAD_BUSY 0 0
	MES_MUTEX_BUSY 2 2
	MES_MESSAGE_BUSY 3 3
	MES_TC_BUSY 7 7
	MES_DMA_BUSY 8 8
	MES_PIPE0_BUSY 10 10
	MES_PIPE1_BUSY 11 11
	MES_PIPE2_BUSY 12 12
	MES_PIPE3_BUSY 13 13
regCP_CPC_DEBUG 0 0x1e21 21 0 0
	PIPE_SELECT 0 1
	ME_SELECT 2 2
	ADC_INTERLEAVE_DISABLE 4 4
	DEBUG_BUS_FLOP_EN 14 14
	CPC_REPEATER_FGCG_OVERRIDE 15 15
	CPC_CHIU_NOALLOC_OVERRIDE 16 16
	CPC_GCR_CNTL_BYPASS 17 17
	CPC_RAM_CLK_GATING_DISABLE 18 18
	CPC_DATA_POISONING_INT_DISABLE 19 19
	PRIV_VIOLATION_WRITE_DISABLE 20 20
	UCODE_ECC_ERROR_DISABLE 21 21
	INTERRUPT_DISABLE 22 22
	CPC_CHIU_RO_DISABLE 23 23
	UNDERFLOW_BUSY_DISABLE 24 24
	OVERFLOW_BUSY_DISABLE 25 25
	EVENT_FILT_DISABLE 26 26
	CPC_CHIU_GUS_DISABLE 27 27
	CPC_TC_ONE_CYCLE_WRITE_DISABLE 28 28
	CS_STATE_FILT_DISABLE 29 29
	CPC_CHIU_MTYPE_OVERRIDE 30 30
	ME2_UCODE_RAM_ENABLE 31 31
regCP_CPC_DEBUG_CNTL 0 0xe20 1 0 0
	DEBUG_INDX 0 6
regCP_CPC_GFX_CNTL 0 0x1f5a 4 0 0
	QUEUEID 0 2
	PIPEID 3 4
	MEID 5 6
	VALID 7 7
regCP_CPC_GRBM_FREE_COUNT 0 0xe2b 1 0 0
	FREE_COUNT 0 5
regCP_CPC_HALT_HYST_COUNT 0 0xe47 1 0 0
	COUNT 0 3
regCP_CPC_IC_BASE_CNTL 0 0x584e 4 0 1
	VMID 0 3
	ADDRESS_CLAMP 4 4
	EXE_DISABLE 23 23
	CACHE_POLICY 24 25
regCP_CPC_IC_BASE_HI 0 0x584d 1 0 1
	IC_BASE_HI 0 15
regCP_CPC_IC_BASE_LO 0 0x584c 1 0 1
	IC_BASE_LO 12 31
regCP_CPC_IC_OP_CNTL 0 0x297a 4 0 1
	INVALIDATE_CACHE 0 0
	INVALIDATE_CACHE_COMPLETE 1 1
	PRIME_ICACHE 4 4
	ICACHE_PRIMED 5 5
regCP_CPC_MGCG_SYNC_CNTL 0 0x1dd6 2 0 0
	COOLDOWN_PERIOD 0 7
	WARMUP_PERIOD 8 15
regCP_CPC_PRIV_VIOLATION_ADDR 0 0xe2c 1 0 0
	PRIV_VIOLATION_ADDR 0 17
regCP_CPC_SCRATCH_DATA 0 0xe31 1 0 0
	SCRATCH_DATA 0 31
regCP_CPC_SCRATCH_INDEX 0 0xe30 2 0 0
	SCRATCH_INDEX 0 8
	SCRATCH_INDEX_64BIT_MODE 31 31
regCP_CPC_STALLED_STAT1 0 0xe26 16 0 0
	RCIU_TX_FREE_STALL 3 3
	RCIU_PRIV_VIOLATION 4 4
	TCIU_TX_FREE_STALL 6 6
	TCIU_WAITING_ON_TAGS 7 7
	MEC1_DECODING_PACKET 8 8
	MEC1_WAIT_ON_RCIU 9 9
	MEC1_WAIT_ON_RCIU_READ 10 10
	MEC1_WAIT_ON_ROQ_DATA 13 13
	MEC2_DECODING_PACKET 16 16
	MEC2_WAIT_ON_RCIU 17 17
	MEC2_WAIT_ON_RCIU_READ 18 18
	MEC2_WAIT_ON_ROQ_DATA 21 21
	UTCL2IU_WAITING_ON_FREE 22 22
	UTCL2IU_WAITING_ON_TAGS 23 23
	UTCL1_WAITING_ON_TRANS 24 24
	GCRIU_WAITING_ON_FREE 25 25
regCP_CPC_STATUS 0 0xe24 23 0 0
	MEC1_BUSY 0 0
	MEC2_BUSY 1 1
	DC0_BUSY 2 2
	DC1_BUSY 3 3
	RCIU1_BUSY 4 4
	RCIU2_BUSY 5 5
	ROQ1_BUSY 6 6
	ROQ2_BUSY 7 7
	TCIU_BUSY 10 10
	SCRATCH_RAM_BUSY 11 11
	QU_BUSY 12 12
	UTCL2IU_BUSY 13 13
	SAVE_RESTORE_BUSY 14 14
	GCRIU_BUSY 15 15
	MES_BUSY 16 16
	MES_SCRATCH_RAM_BUSY 17 17
	RCIU3_BUSY 18 18
	MES_INSTRUCTION_CACHE_BUSY 19 19
	MES_DATA_CACHE_BUSY 20 20
	MEC_DATA_CACHE_BUSY 21 21
	CPG_CPC_BUSY 29 29
	CPF_CPC_BUSY 30 30
	CPC_BUSY 31 31
regCP_CPF_BUSY_HYSTERESIS1 0 0x1edc 4 0 0
	CAC_ACTIVE 0 7
	CPF_BUSY 8 15
	CORE_BUSY 16 23
	GFX_BUSY 24 31
regCP_CPF_BUSY_HYSTERESIS2 0 0x1edd 1 0 0
	CMP_BUSY 0 7
regCP_CPF_BUSY_STAT 0 0xe28 32 0 0
	REG_BUS_FIFO_BUSY 0 0
	CSF_RING_BUSY 1 1
	CSF_INDIRECT1_BUSY 2 2
	CSF_INDIRECT2_BUSY 3 3
	CSF_STATE_BUSY 4 4
	CSF_CE_INDR1_BUSY 5 5
	CSF_CE_INDR2_BUSY 6 6
	CSF_ARBITER_BUSY 7 7
	CSF_INPUT_BUSY 8 8
	CSF_DATA_BUSY 9 9
	CSF_CE_DATA_BUSY 10 10
	HPD_PROCESSING_EOP_BUSY 11 11
	HQD_DISPATCH_BUSY 12 12
	HQD_IQ_TIMER_BUSY 13 13
	HQD_DMA_OFFLOAD_BUSY 14 14
	HQD_WAIT_SEMAPHORE_BUSY 15 15
	HQD_SIGNAL_SEMAPHORE_BUSY 16 16
	HQD_MESSAGE_BUSY 17 17
	HQD_PQ_FETCHER_BUSY 18 18
	HQD_IB_FETCHER_BUSY 19 19
	HQD_IQ_FETCHER_BUSY 20 20
	HQD_EOP_FETCHER_BUSY 21 21
	HQD_CONSUMED_RPTR_BUSY 22 22
	HQD_FETCHER_ARB_BUSY 23 23
	HQD_ROQ_ALIGN_BUSY 24 24
	HQD_ROQ_EOP_BUSY 25 25
	HQD_ROQ_IQ_BUSY 26 26
	HQD_ROQ_PQ_BUSY 27 27
	HQD_ROQ_IB_BUSY 28 28
	HQD_WPTR_POLL_BUSY 29 29
	HQD_PQ_BUSY 30 30
	HQD_IB_BUSY 31 31
regCP_CPF_BUSY_STAT2 0 0xe33 11 0 0
	CP_SDMA_CPG_BUSY 0 0
	CP_SDMA_CPC_BUSY 1 1
	MES_HQD_DISPATCH_BUSY 12 12
	MES_HQD_DMA_OFFLOAD_BUSY 14 14
	MES_HQD_MESSAGE_BUSY 17 17
	MES_HQD_PQ_FETCHER_BUSY 18 18
	MES_HQD_CONSUMED_RPTR_BUSY 22 22
	MES_HQD_FETCHER_ARB_BUSY 23 23
	MES_HQD_ROQ_ALIGN_BUSY 24 24
	MES_HQD_ROQ_PQ_BUSY 27 27
	MES_HQD_PQ_BUSY 30 30
regCP_CPF_DEBUG 0 0x1e20 15 0 0
	DEBUG_BUS_FLOP_EN 14 14
	CPF_REPEATER_FGCG_OVERRIDE 16 16
	CPF_GCR_CNTL_BYPASS 17 17
	CPF_RAM_CLK_GATING_DISABLE 18 18
	CPF_DATA_POISONING_INT_DISABLE 19 19
	CLOCK_ACTIVE_DELAY_OVERRIDE 22 22
	CLOCK_ACTIVE_OVERRIDE 23 23
	UNDERFLOW_BUSY_DISABLE 24 24
	OVERFLOW_BUSY_DISABLE 25 25
	CPF_CHIU_NOALLOC_OVERRIDE 26 26
	CE_FETCHER_DISABLE 27 27
	CPF_CHIU_GUS_DISABLE 28 28
	CPF_PRIORITY_YIELD_ACTIVE_DIS 29 29
	CPF_CHIU_MTYPE_OVERRIDE 30 30
	DBGU_TRIGGER 31 31
regCP_CPF_DEBUG_CNTL 0 0xe22 1 0 0
	DEBUG_INDX 0 6
regCP_CPF_GRBM_FREE_COUNT 0 0xe32 1 0 0
	FREE_COUNT 0 2
regCP_CPF_STALLED_STAT1 0 0xe29 13 0 0
	RING_FETCHING_DATA 0 0
	INDR1_FETCHING_DATA 1 1
	INDR2_FETCHING_DATA 2 2
	STATE_FETCHING_DATA 3 3
	TCIU_WAITING_ON_FREE 5 5
	TCIU_WAITING_ON_TAGS 6 6
	UTCL2IU_WAITING_ON_FREE 7 7
	UTCL2IU_WAITING_ON_TAGS 8 8
	GFX_UTCL1_WAITING_ON_TRANS 9 9
	CMP_UTCL1_WAITING_ON_TRANS 10 10
	RCIU_WAITING_ON_FREE 11 11
	DATA_FETCHING_DATA 12 12
	GCRIU_WAIT_ON_FREE 13 13
regCP_CPF_STATUS 0 0xe27 28 0 0
	POST_WPTR_GFX_BUSY 0 0
	CSF_BUSY 1 1
	ROQ_ALIGN_BUSY 4 4
	ROQ_RING_BUSY 5 5
	ROQ_INDIRECT1_BUSY 6 6
	ROQ_INDIRECT2_BUSY 7 7
	ROQ_STATE_BUSY 8 8
	ROQ_CE_RING_BUSY 9 9
	ROQ_CE_INDIRECT1_BUSY 10 10
	ROQ_CE_INDIRECT2_BUSY 11 11
	SEMAPHORE_BUSY 12 12
	INTERRUPT_BUSY 13 13
	TCIU_BUSY 14 14
	HQD_BUSY 15 15
	PRT_BUSY 16 16
	UTCL2IU_BUSY 17 17
	RCIU_BUSY 18 18
	RCIU_GFX_BUSY 19 19
	RCIU_CMP_BUSY 20 20
	ROQ_DATA_BUSY 21 21
	ROQ_CE_DATA_BUSY 22 22
	GCRIU_BUSY 23 23
	MES_HQD_BUSY 24 24
	CPF_GFX_BUSY 26 26
	CPF_CMP_BUSY 27 27
	GRBM_CPF_STAT_BUSY 28 29
	CPC_CPF_BUSY 30 30
	CPF_BUSY 31 31
regCP_CPG_BUSY_HYSTERESIS1 0 0x1ede 4 0 0
	CAC_ACTIVE 0 7
	CP_BUSY 8 15
	DMA_BUSY 16 23
	GFX_BUSY 24 31
regCP_CPG_BUSY_HYSTERESIS2 0 0x1edf 3 0 0
	CMP_BUSY 0 7
	SPI_CLOCK_0 8 15
	SPI_CLOCK_1 16 23
regCP_CSF_STAT 0 0xf54 1 0 0
	BUFFER_REQUEST_COUNT 8 16
regCP_CU_MASK_ADDR_HI 0 0x1dd3 1 0 0
	ADDR_HI 0 31
regCP_CU_MASK_ADDR_LO 0 0x1dd2 1 0 0
	ADDR_LO 2 31
regCP_CU_MASK_CNTL 0 0x1dd4 1 0 0
	POLICY 0 0
regCP_DB_BASE_HI 0 0x20d9 1 0 1
	DB_BASE_HI 0 15
regCP_DB_BASE_LO 0 0x20d8 1 0 1
	DB_BASE_LO 2 31
regCP_DB_BUFSZ 0 0x20da 1 0 1
	DB_BUFSZ 0 19
regCP_DB_CMD_BUFSZ 0 0x20db 1 0 1
	DB_CMD_REQSZ 0 19
regCP_DDID_BASE_ADDR_HI 0 0x1e6c 1 0 0
	BASE_ADDR_HI 0 15
regCP_DDID_BASE_ADDR_LO 0 0x1e6b 1 0 0
	BASE_ADDR_LO 6 31
regCP_DDID_CNTL 0 0x1e6d 8 0 0
	THRESHOLD 0 7
	SIZE 16 16
	NO_RING_MEMORY 19 19
	VMID 20 23
	VMID_SEL 24 24
	POLICY 28 29
	MODE 30 30
	ENABLE 31 31
regCP_DEBUG 0 0x1e1f 24 0 0
	PERFMON_RING_SEL 0 1
	DEBUG_BUS_SELECT_BITS 2 7
	DEBUG_BUS_FLOP_EN 8 8
	CPG_REPEATER_FGCG_OVERRIDE 9 9
	PACKET_FILTER_DISABLE 10 10
	NOT_EOP_PREEMPT_DISABLE 11 11
	CPG_CHIU_RO_DISABLE 12 12
	CPG_GCR_CNTL_BYPASS 13 13
	CPG_RAM_CLK_GATING_DISABLE 14 14
	CPG_UTCL1_ERROR_HALT_DISABLE 15 15
	SURFSYNC_CNTX_RDADDR 16 18
	CPG_DATA_POISONING_INT_DISABLE 19 19
	PRIV_VIOLATION_WRITE_DISABLE 20 20
	CPG_CHIU_GUS_DISABLE 21 21
	INTERRUPT_DISABLE 22 22
	PREDICATE_DISABLE 23 23
	UNDERFLOW_BUSY_DISABLE 24 24
	OVERFLOW_BUSY_DISABLE 25 25
	EVENT_FILT_DISABLE 26 26
	CPG_CHIU_MTYPE_OVERRIDE 27 27
	CPG_TC_ONE_CYCLE_WRITE_DISABLE 28 28
	CS_STATE_FILT_DISABLE 29 29
	CS_PIPELINE_RESET_DISABLE 30 30
	IB_PACKET_INJECTOR_DISABLE 31 31
regCP_DEBUG_2 0 0x1800 11 0 1
	CHIU_NOALLOC_OVERRIDE 12 12
	RCIU_SECURE_CHECK_DISABLE 13 13
	RB_PACKET_INJECTOR_DISABLE 14 14
	CNTX_DONE_COPY_STATE_DISABLE 15 15
	NOP_DISCARD_DISABLE 16 16
	DC_INTERLEAVE_DISABLE 17 17
	BC_LOOKUP_CB_DB_FLUSH_DISABLE 27 27
	DC_FORCE_CLK_EN 28 28
	DC_DISABLE_BROADCAST 29 29
	NOT_EOP_HW_DETECT_DISABLE 30 30
	PFP_DDID_HW_DETECT_DISABLE 31 31
regCP_DEBUG_CNTL 0 0xf98 1 0 0
	DEBUG_INDX 0 6
regCP_DEVICE_ID 0 0x1deb 1 0 0
	DEVICE_ID 0 7
regCP_DFY_ADDR_HI 0 0x1806 1 0 1
	ADDR_HI 0 15
regCP_DFY_ADDR_LO 0 0x1807 1 0 1
	ADDR_LO 5 31
regCP_DFY_CMD 0 0x1818 1 0 1
	SIZE 16 31
regCP_DFY_CNTL 0 0x1804 9 0 1
	POLICY 8 9
	VOL 10 10
	MTYPE 12 14
	REPEATER_FGCG_DISABLE 25 25
	TPI_SDP_SEL 26 26
	WRITE_DIS 27 27
	LFSR_RESET 28 28
	MODE 29 30
	ENABLE 31 31
regCP_DFY_DATA_0 0 0x1808 1 0 1
	DATA 0 31
regCP_DFY_DATA_1 0 0x1809 1 0 1
	DATA 0 31
regCP_DFY_DATA_10 0 0x1812 1 0 1
	DATA 0 31
regCP_DFY_DATA_11 0 0x1813 1 0 1
	DATA 0 31
regCP_DFY_DATA_12 0 0x1814 1 0 1
	DATA 0 31
regCP_DFY_DATA_13 0 0x1815 1 0 1
	DATA 0 31
regCP_DFY_DATA_14 0 0x1816 1 0 1
	DATA 0 31
regCP_DFY_DATA_15 0 0x1817 1 0 1
	DATA 0 31
regCP_DFY_DATA_2 0 0x180a 1 0 1
	DATA 0 31
regCP_DFY_DATA_3 0 0x180b 1 0 1
	DATA 0 31
regCP_DFY_DATA_4 0 0x180c 1 0 1
	DATA 0 31
regCP_DFY_DATA_5 0 0x180d 1 0 1
	DATA 0 31
regCP_DFY_DATA_6 0 0x180e 1 0 1
	DATA 0 31
regCP_DFY_DATA_7 0 0x180f 1 0 1
	DATA 0 31
regCP_DFY_DATA_8 0 0x1810 1 0 1
	DATA 0 31
regCP_DFY_DATA_9 0 0x1811 1 0 1
	DATA 0 31
regCP_DFY_STAT 0 0x1805 3 0 1
	BURST_COUNT 0 15
	TAGS_PENDING 16 26
	BUSY 31 31
regCP_DISPATCH_INDR_ADDR 0 0x20f6 1 0 1
	ADDR_LO 0 31
regCP_DISPATCH_INDR_ADDR_HI 0 0x20f7 1 0 1
	ADDR_HI 0 15
regCP_DMA_CNTL 0 0x208a 7 0 1
	UTCL1_FAULT_CONTROL 0 0
	WATCH_CONTROL 1 1
	MIN_AVAILSZ 4 5
	BUFFER_DEPTH 16 24
	PIO_FIFO_EMPTY 28 28
	PIO_FIFO_FULL 29 29
	PIO_COUNT 30 31
regCP_DMA_ME_CMD_ADDR_HI 0 0x209d 2 0 1
	ADDR_HI 0 15
	RSVD 16 31
regCP_DMA_ME_CMD_ADDR_LO 0 0x209c 2 0 1
	RSVD 0 1
	ADDR_LO 2 31
regCP_DMA_ME_COMMAND 0 0x2084 7 0 1
	BYTE_COUNT 0 25
	SAS 26 26
	DAS 27 27
	SAIC 28 28
	DAIC 29 29
	RAW_WAIT 30 30
	DIS_WC 31 31
regCP_DMA_ME_CONTROL 0 0x2078 9 0 1
	VMID 0 3
	TMZ 4 4
	MEMLOG_CLEAR 10 10
	SRC_CACHE_POLICY 13 14
	SRC_VOLATLE 15 15
	DST_SELECT 20 21
	DST_CACHE_POLICY 25 26
	DST_VOLATLE 27 27
	SRC_SELECT 29 30
regCP_DMA_ME_DST_ADDR 0 0x2082 1 0 1
	DST_ADDR 0 31
regCP_DMA_ME_DST_ADDR_HI 0 0x2083 1 0 1
	DST_ADDR_HI 0 15
regCP_DMA_ME_SRC_ADDR 0 0x2080 1 0 1
	SRC_ADDR 0 31
regCP_DMA_ME_SRC_ADDR_HI 0 0x2081 1 0 1
	SRC_ADDR_HI 0 15
regCP_DMA_PFP_CMD_ADDR_HI 0 0x209f 2 0 1
	ADDR_HI 0 15
	RSVD 16 31
regCP_DMA_PFP_CMD_ADDR_LO 0 0x209e 2 0 1
	RSVD 0 1
	ADDR_LO 2 31
regCP_DMA_PFP_COMMAND 0 0x2089 7 0 1
	BYTE_COUNT 0 25
	SAS 26 26
	DAS 27 27
	SAIC 28 28
	DAIC 29 29
	RAW_WAIT 30 30
	DIS_WC 31 31
regCP_DMA_PFP_CONTROL 0 0x2077 9 0 1
	VMID 0 3
	TMZ 4 4
	MEMLOG_CLEAR 10 10
	SRC_CACHE_POLICY 13 14
	SRC_VOLATLE 15 15
	DST_SELECT 20 21
	DST_CACHE_POLICY 25 26
	DST_VOLATLE 27 27
	SRC_SELECT 29 30
regCP_DMA_PFP_DST_ADDR 0 0x2087 1 0 1
	DST_ADDR 0 31
regCP_DMA_PFP_DST_ADDR_HI 0 0x2088 1 0 1
	DST_ADDR_HI 0 15
regCP_DMA_PFP_SRC_ADDR 0 0x2085 1 0 1
	SRC_ADDR 0 31
regCP_DMA_PFP_SRC_ADDR_HI 0 0x2086 1 0 1
	SRC_ADDR_HI 0 15
regCP_DMA_READ_TAGS 0 0x208b 2 0 1
	DMA_READ_TAG 0 25
	DMA_READ_TAG_VALID 28 28
regCP_DMA_WATCH0_ADDR_HI 0 0x1ec1 2 0 0
	ADDR_HI 0 15
	RSVD 16 31
regCP_DMA_WATCH0_ADDR_LO 0 0x1ec0 2 0 0
	RSVD 0 6
	ADDR_LO 7 31
regCP_DMA_WATCH0_CNTL 0 0x1ec3 6 0 0
	VMID 0 3
	RSVD1 4 7
	WATCH_READS 8 8
	WATCH_WRITES 9 9
	ANY_VMID 10 10
	RSVD2 11 31
regCP_DMA_WATCH0_MASK 0 0x1ec2 2 0 0
	RSVD 0 6
	MASK 7 31
regCP_DMA_WATCH1_ADDR_HI 0 0x1ec5 2 0 0
	ADDR_HI 0 15
	RSVD 16 31
regCP_DMA_WATCH1_ADDR_LO 0 0x1ec4 2 0 0
	RSVD 0 6
	ADDR_LO 7 31
regCP_DMA_WATCH1_CNTL 0 0x1ec7 6 0 0
	VMID 0 3
	RSVD1 4 7
	WATCH_READS 8 8
	WATCH_WRITES 9 9
	ANY_VMID 10 10
	RSVD2 11 31
regCP_DMA_WATCH1_MASK 0 0x1ec6 2 0 0
	RSVD 0 6
	MASK 7 31
regCP_DMA_WATCH2_ADDR_HI 0 0x1ec9 2 0 0
	ADDR_HI 0 15
	RSVD 16 31
regCP_DMA_WATCH2_ADDR_LO 0 0x1ec8 2 0 0
	RSVD 0 6
	ADDR_LO 7 31
regCP_DMA_WATCH2_CNTL 0 0x1ecb 6 0 0
	VMID 0 3
	RSVD1 4 7
	WATCH_READS 8 8
	WATCH_WRITES 9 9
	ANY_VMID 10 10
	RSVD2 11 31
regCP_DMA_WATCH2_MASK 0 0x1eca 2 0 0
	RSVD 0 6
	MASK 7 31
regCP_DMA_WATCH3_ADDR_HI 0 0x1ecd 2 0 0
	ADDR_HI 0 15
	RSVD 16 31
regCP_DMA_WATCH3_ADDR_LO 0 0x1ecc 2 0 0
	RSVD 0 6
	ADDR_LO 7 31
regCP_DMA_WATCH3_CNTL 0 0x1ecf 6 0 0
	VMID 0 3
	RSVD1 4 7
	WATCH_READS 8 8
	WATCH_WRITES 9 9
	ANY_VMID 10 10
	RSVD2 11 31
regCP_DMA_WATCH3_MASK 0 0x1ece 2 0 0
	RSVD 0 6
	MASK 7 31
regCP_DMA_WATCH_STAT 0 0x1ed2 7 0 0
	VMID 0 3
	QUEUE_ID 4 6
	CLIENT_ID 8 10
	PIPE 12 13
	WATCH_ID 16 17
	RD_WR 20 20
	TRAP_FLAG 31 31
regCP_DMA_WATCH_STAT_ADDR_HI 0 0x1ed1 1 0 0
	ADDR_HI 0 15
regCP_DMA_WATCH_STAT_ADDR_LO 0 0x1ed0 1 0 0
	ADDR_LO 2 31
regCP_DRAW_INDX_INDR_ADDR 0 0x20f4 1 0 1
	ADDR_LO 0 31
regCP_DRAW_INDX_INDR_ADDR_HI 0 0x20f5 1 0 1
	ADDR_HI 0 15
regCP_DRAW_OBJECT 0 0x3810 1 0 1
	OBJECT 0 31
regCP_DRAW_OBJECT_COUNTER 0 0x3811 1 0 1
	COUNT 0 15
regCP_DRAW_WINDOW_CNTL 0 0x3815 4 0 1
	DISABLE_DRAW_WINDOW_LO_MAX 0 0
	DISABLE_DRAW_WINDOW_LO_MIN 1 1
	DISABLE_DRAW_WINDOW_HI 2 2
	MODE 8 8
regCP_DRAW_WINDOW_HI 0 0x3813 1 0 1
	WINDOW_HI 0 31
regCP_DRAW_WINDOW_LO 0 0x3814 2 0 1
	MIN 0 15
	MAX 16 31
regCP_DRAW_WINDOW_MASK_HI 0 0x3812 1 0 1
	WINDOW_MASK_HI 0 31
regCP_ECC_FIRSTOCCURRENCE 0 0x1e1a 5 0 0
	INTERFACE 0 1
	CLIENT 4 7
	ME 8 9
	PIPE 10 11
	VMID 16 19
regCP_ECC_FIRSTOCCURRENCE_RING0 0 0x1e1b 1 0 0
	OBSOLETE 0 31
regCP_ECC_FIRSTOCCURRENCE_RING1 0 0x1e1c 1 0 0
	OBSOLETE 0 31
regCP_EOPQ_WAIT_TIME 0 0x1dd5 2 0 0
	WAIT_TIME 0 9
	SCALE_COUNT 10 17
regCP_EOP_DONE_ADDR_HI 0 0x2001 1 0 1
	ADDR_HI 0 15
regCP_EOP_DONE_ADDR_LO 0 0x2000 1 0 1
	ADDR_LO 2 31
regCP_EOP_DONE_CNTX_ID 0 0x20d7 1 0 1
	CNTX_ID 0 31
regCP_EOP_DONE_DATA_CNTL 0 0x20d6 6 0 1
	DST_SEL 16 17
	SEMAPHORE_SIGNAL_TYPE 19 19
	ACTION_PIPE_ID 20 21
	ACTION_ID 22 23
	INT_SEL 24 26
	DATA_SEL 29 31
regCP_EOP_DONE_DATA_HI 0 0x2003 1 0 1
	DATA_HI 0 31
regCP_EOP_DONE_DATA_LO 0 0x2002 1 0 1
	DATA_LO 0 31
regCP_EOP_DONE_EVENT_CNTL 0 0x20d5 6 0 1
	GCR_CNTL 12 24
	CACHE_POLICY 25 26
	EOP_VOLATILE 27 27
	EXECUTE 28 28
	GLK_INV 30 30
	PWS_ENABLE 31 31
regCP_EOP_LAST_FENCE_HI 0 0x2005 1 0 1
	LAST_FENCE_HI 0 31
regCP_EOP_LAST_FENCE_LO 0 0x2004 1 0 1
	LAST_FENCE_LO 0 31
regCP_FATAL_ERROR 0 0x1df0 5 0 0
	CPF_FATAL_ERROR 0 0
	CPG_FATAL_ERROR 1 1
	GFX_HALT_PROC 2 2
	DIS_CPG_FATAL_ERROR 3 3
	CPG_TAG_FATAL_ERROR_EN 4 4
regCP_FETCHER_SOURCE 0 0x1801 1 0 1
	ME_SRC 0 0
regCP_GDS_ATOMIC0_PREOP_HI 0 0x2060 1 0 1
	GDS_ATOMIC0_PREOP_HI 0 31
regCP_GDS_ATOMIC0_PREOP_LO 0 0x205f 1 0 1
	GDS_ATOMIC0_PREOP_LO 0 31
regCP_GDS_ATOMIC1_PREOP_HI 0 0x2062 1 0 1
	GDS_ATOMIC1_PREOP_HI 0 31
regCP_GDS_ATOMIC1_PREOP_LO 0 0x2061 1 0 1
	GDS_ATOMIC1_PREOP_LO 0 31
regCP_GDS_BKUP_ADDR 0 0x20fb 1 0 1
	ADDR_LO 0 31
regCP_GDS_BKUP_ADDR_HI 0 0x20fc 1 0 1
	ADDR_HI 0 15
regCP_GE_MSINVOC_COUNT_HI 0 0x20a7 1 0 1
	MSINVOC_COUNT_HI 0 31
regCP_GE_MSINVOC_COUNT_LO 0 0x20a6 1 0 1
	MSINVOC_COUNT_LO 0 31
regCP_GFX_CNTL 0 0x2a00 2 0 1
	ENGINE_SEL 0 0
	CONFIG 1 2
regCP_GFX_DDID_DELTA_RPT_COUNT 0 0x1e71 1 0 0
	COUNT 0 7
regCP_GFX_DDID_INFLIGHT_COUNT 0 0x1e6e 1 0 0
	COUNT 0 15
regCP_GFX_DDID_RPTR 0 0x1e70 1 0 0
	COUNT 0 15
regCP_GFX_DDID_WPTR 0 0x1e6f 1 0 0
	COUNT 0 15
regCP_GFX_ERROR 0 0x1ddb 25 0 0
	ME_INSTR_CACHE_UTCL1_ERROR 0 0
	PFP_INSTR_CACHE_UTCL1_ERROR 1 1
	DDID_DRAW_UTCL1_ERROR 2 2
	DDID_DISPATCH_UTCL1_ERROR 3 3
	SUA_ERROR 4 4
	DATA_FETCHER_UTCL1_ERROR 6 6
	SEM_UTCL1_ERROR 7 7
	QU_EOP_UTCL1_ERROR 9 9
	QU_PIPE_UTCL1_ERROR 10 10
	QU_READ_UTCL1_ERROR 11 11
	SYNC_MEMRD_UTCL1_ERROR 12 12
	SYNC_MEMWR_UTCL1_ERROR 13 13
	SHADOW_UTCL1_ERROR 14 14
	APPEND_UTCL1_ERROR 15 15
	DMA_SRC_UTCL1_ERROR 18 18
	DMA_DST_UTCL1_ERROR 19 19
	PFP_TC_UTCL1_ERROR 20 20
	ME_TC_UTCL1_ERROR 21 21
	PRT_LOD_UTCL1_ERROR 23 23
	RDPTR_RPT_UTCL1_ERROR 24 24
	RB_FETCHER_UTCL1_ERROR 25 25
	I1_FETCHER_UTCL1_ERROR 26 26
	I2_FETCHER_UTCL1_ERROR 27 27
	ST_FETCHER_UTCL1_ERROR 30 30
	RESERVED 31 31
regCP_GFX_HPD_CONTROL0 0 0x1e73 3 0 0
	SUSPEND_ENABLE 0 0
	PIPE_HOLDING 4 4
	RB_CE_ROQ_CNTL 8 8
regCP_GFX_HPD_OSPRE_FENCE_ADDR_HI 0 0x1e75 2 0 0
	ADDR_HI 0 15
	RSVD 16 31
regCP_GFX_HPD_OSPRE_FENCE_ADDR_LO 0 0x1e74 1 0 0
	ADDR_LO 2 31
regCP_GFX_HPD_OSPRE_FENCE_DATA_HI 0 0x1e77 1 0 0
	DATA_HI 0 31
regCP_GFX_HPD_OSPRE_FENCE_DATA_LO 0 0x1e76 1 0 0
	DATA_LO 0 31
regCP_GFX_HPD_STATUS0 0 0x1e72 9 0 0
	QUEUE_STATE 0 4
	MAPPED_QUEUE 5 7
	QUEUE_AVAILABLE 8 15
	FORCE_MAPPED_QUEUE 16 18
	FORCE_QUEUE_STATE 20 24
	SUSPEND_REQ 28 28
	ENABLE_OVERIDE_QUEUEID 29 29
	OVERIDE_QUEUEID 30 30
	FORCE_QUEUE 31 31
regCP_GFX_HQD_ACTIVE 0 0x1e80 1 0 0
	ACTIVE 0 0
regCP_GFX_HQD_BASE 0 0x1e86 1 0 0
	RB_BASE 0 31
regCP_GFX_HQD_BASE_HI 0 0x1e87 1 0 0
	RB_BASE_HI 0 7
regCP_GFX_HQD_CNTL 0 0x1e8f 14 0 0
	RB_BUFSZ 0 5
	TMZ_STATE 6 6
	TMZ_MATCH 7 7
	RB_BLKSZ 8 13
	RB_NON_PRIV 15 15
	BUF_SWAP 16 17
	MIN_AVAILSZ 20 21
	MIN_IB_AVAILSZ 22 23
	CACHE_POLICY 24 25
	RB_VOLATILE 26 26
	RB_NO_UPDATE 27 27
	RB_EXE 28 28
	KMD_QUEUE 29 29
	RB_RPTR_WR_ENA 31 31
regCP_GFX_HQD_CSMD_RPTR 0 0x1e90 1 0 0
	RB_RPTR 0 19
regCP_GFX_HQD_DEQUEUE_REQUEST 0 0x1e93 4 0 0
	DEQUEUE_REQ 0 0
	IQ_REQ_PEND 4 4
	IQ_REQ_PEND_EN 9 9
	DEQUEUE_REQ_EN 10 10
regCP_GFX_HQD_HQ_CONTROL0 0 0x1e99 2 0 0
	COMMAND 0 3
	SPARES 4 7
regCP_GFX_HQD_HQ_STATUS0 0 0x1e98 4 0 0
	DEQUEUE_STATUS 0 0
	OS_PREEMPT_STATUS 4 5
	PREEMPT_ACK 6 6
	QUEUE_IDLE 30 30
regCP_GFX_HQD_IQ_TIMER 0 0x1e96 9 0 0
	WAIT_TIME 0 7
	RETRY_TYPE 8 10
	IMMEDIATE_EXPIRE 11 11
	INTERRUPT_TYPE 12 13
	CLOCK_COUNT 14 15
	QUANTUM_TIMER 22 22
	QUEUE_TYPE 27 27
	REARM_TIMER 28 28
	ACTIVE 31 31
regCP_GFX_HQD_MAPPED 0 0x1e94 1 0 0
	MAPPED 0 0
regCP_GFX_HQD_OFFSET 0 0x1e8e 2 0 0
	RB_OFFSET 0 19
	DISABLE_RB_OFFSET 31 31
regCP_GFX_HQD_QUANTUM 0 0x1e85 4 0 0
	QUANTUM_EN 0 0
	QUANTUM_SCALE 3 4
	QUANTUM_DURATION 8 15
	QUANTUM_ACTIVE 31 31
regCP_GFX_HQD_QUEUE_PRIORITY 0 0x1e84 1 0 0
	PRIORITY_LEVEL 0 3
regCP_GFX_HQD_QUE_MGR_CONTROL 0 0x1e95 13 0 0
	DISABLE_IDLE_QUEUE_DISCONNECT 0 0
	DISABLE_CONNECT_HANDSHAKE 4 4
	DISABLE_FETCHER_DISCONNECT 5 5
	FORCE_QUEUE_ACTIVE_EN 6 6
	FORCE_ALLOW_DB_UPDATE_EN 7 7
	FORCE_QUEUE 8 10
	DISABLE_OFFSET_UPDATE 11 11
	PRIORITY_PREEMPT_DISABLE 13 13
	DISABLE_QUEUE_MGR 15 15
	ENABLE_IDLE_MESSAGE 16 16
	DISABLE_SWITCH_MESSAGE_IDLE 17 17
	ENABLE_SWITCH_MSG_PREEMPT 18 18
	DISABLE_MAPPED_QUEUE_IDLE_MSG 23 23
regCP_GFX_HQD_RPTR 0 0x1e88 1 0 0
	RB_RPTR 0 19
regCP_GFX_HQD_RPTR_ADDR 0 0x1e89 1 0 0
	RB_RPTR_ADDR 2 31
regCP_GFX_HQD_RPTR_ADDR_HI 0 0x1e8a 1 0 0
	RB_RPTR_ADDR_HI 0 15
regCP_GFX_HQD_VMID 0 0x1e81 1 0 0
	VMID 0 3
regCP_GFX_HQD_WPTR 0 0x1e91 1 0 0
	RB_WPTR 0 31
regCP_GFX_HQD_WPTR_HI 0 0x1e92 1 0 0
	RB_WPTR 0 31
regCP_GFX_INDEX_MUTEX 0 0x1e78 2 0 0
	REQUEST 0 0
	CLIENTID 1 3
regCP_GFX_MQD_BASE_ADDR 0 0x1e7e 1 0 0
	BASE_ADDR 2 31
regCP_GFX_MQD_BASE_ADDR_HI 0 0x1e7f 2 0 0
	BASE_ADDR_HI 0 15
	APP_VMID 28 31
regCP_GFX_MQD_CONTROL 0 0x1e9a 6 0 0
	VMID 0 3
	PRIV_STATE 8 8
	PROCESSING_MQD 12 12
	PROCESSING_MQD_EN 13 13
	EXE_DISABLE 23 23
	CACHE_POLICY 24 25
regCP_GFX_QUEUE_INDEX 0 0x1e37 3 0 0
	QUEUE_ACCESS 0 0
	PIPE_ID 4 5
	QUEUE_ID 8 10
regCP_GFX_RS64_DC_APERTURE0_BASE0 0 0x2a49 1 0 1
	BASE 0 31
regCP_GFX_RS64_DC_APERTURE0_BASE1 0 0x2a79 1 0 1
	BASE 0 31
regCP_GFX_RS64_DC_APERTURE0_CNTL0 0 0x2a4b 2 0 1
	VMID 0 3
	BYPASS_MODE 4 4
regCP_GFX_RS64_DC_APERTURE0_CNTL1 0 0x2a7b 2 0 1
	VMID 0 3
	BYPASS_MODE 4 4
regCP_GFX_RS64_DC_APERTURE0_MASK0 0 0x2a4a 1 0 1
	MASK 0 31
regCP_GFX_RS64_DC_APERTURE0_MASK1 0 0x2a7a 1 0 1
	MASK 0 31
regCP_GFX_RS64_DC_APERTURE10_BASE0 0 0x2a67 1 0 1
	BASE 0 31
regCP_GFX_RS64_DC_APERTURE10_BASE1 0 0x2a97 1 0 1
	BASE 0 31
regCP_GFX_RS64_DC_APERTURE10_CNTL0 0 0x2a69 2 0 1
	VMID 0 3
	BYPASS_MODE 4 4
regCP_GFX_RS64_DC_APERTURE10_CNTL1 0 0x2a99 2 0 1
	VMID 0 3
	BYPASS_MODE 4 4
regCP_GFX_RS64_DC_APERTURE10_MASK0 0 0x2a68 1 0 1
	MASK 0 31
regCP_GFX_RS64_DC_APERTURE10_MASK1 0 0x2a98 1 0 1
	MASK 0 31
regCP_GFX_RS64_DC_APERTURE11_BASE0 0 0x2a6a 1 0 1
	BASE 0 31
regCP_GFX_RS64_DC_APERTURE11_BASE1 0 0x2a9a 1 0 1
	BASE 0 31
regCP_GFX_RS64_DC_APERTURE11_CNTL0 0 0x2a6c 2 0 1
	VMID 0 3
	BYPASS_MODE 4 4
regCP_GFX_RS64_DC_APERTURE11_CNTL1 0 0x2a9c 2 0 1
	VMID 0 3
	BYPASS_MODE 4 4
regCP_GFX_RS64_DC_APERTURE11_MASK0 0 0x2a6b 1 0 1
	MASK 0 31
regCP_GFX_RS64_DC_APERTURE11_MASK1 0 0x2a9b 1 0 1
	MASK 0 31
regCP_GFX_RS64_DC_APERTURE12_BASE0 0 0x2a6d 1 0 1
	BASE 0 31
regCP_GFX_RS64_DC_APERTURE12_BASE1 0 0x2a9d 1 0 1
	BASE 0 31
regCP_GFX_RS64_DC_APERTURE12_CNTL0 0 0x2a6f 2 0 1
	VMID 0 3
	BYPASS_MODE 4 4
regCP_GFX_RS64_DC_APERTURE12_CNTL1 0 0x2a9f 2 0 1
	VMID 0 3
	BYPASS_MODE 4 4
regCP_GFX_RS64_DC_APERTURE12_MASK0 0 0x2a6e 1 0 1
	MASK 0 31
regCP_GFX_RS64_DC_APERTURE12_MASK1 0 0x2a9e 1 0 1
	MASK 0 31
regCP_GFX_RS64_DC_APERTURE13_BASE0 0 0x2a70 1 0 1
	BASE 0 31
regCP_GFX_RS64_DC_APERTURE13_BASE1 0 0x2aa0 1 0 1
	BASE 0 31
regCP_GFX_RS64_DC_APERTURE13_CNTL0 0 0x2a72 2 0 1
	VMID 0 3
	BYPASS_MODE 4 4
regCP_GFX_RS64_DC_APERTURE13_CNTL1 0 0x2aa2 2 0 1
	VMID 0 3
	BYPASS_MODE 4 4
regCP_GFX_RS64_DC_APERTURE13_MASK0 0 0x2a71 1 0 1
	MASK 0 31
regCP_GFX_RS64_DC_APERTURE13_MASK1 0 0x2aa1 1 0 1
	MASK 0 31
regCP_GFX_RS64_DC_APERTURE14_BASE0 0 0x2a73 1 0 1
	BASE 0 31
regCP_GFX_RS64_DC_APERTURE14_BASE1 0 0x2aa3 1 0 1
	BASE 0 31
regCP_GFX_RS64_DC_APERTURE14_CNTL0 0 0x2a75 2 0 1
	VMID 0 3
	BYPASS_MODE 4 4
regCP_GFX_RS64_DC_APERTURE14_CNTL1 0 0x2aa5 2 0 1
	VMID 0 3
	BYPASS_MODE 4 4
regCP_GFX_RS64_DC_APERTURE14_MASK0 0 0x2a74 1 0 1
	MASK 0 31
regCP_GFX_RS64_DC_APERTURE14_MASK1 0 0x2aa4 1 0 1
	MASK 0 31
regCP_GFX_RS64_DC_APERTURE15_BASE0 0 0x2a76 1 0 1
	BASE 0 31
regCP_GFX_RS64_DC_APERTURE15_BASE1 0 0x2aa6 1 0 1
	BASE 0 31
regCP_GFX_RS64_DC_APERTURE15_CNTL0 0 0x2a78 2 0 1
	VMID 0 3
	BYPASS_MODE 4 4
regCP_GFX_RS64_DC_APERTURE15_CNTL1 0 0x2aa8 2 0 1
	VMID 0 3
	BYPASS_MODE 4 4
regCP_GFX_RS64_DC_APERTURE15_MASK0 0 0x2a77 1 0 1
	MASK 0 31
regCP_GFX_RS64_DC_APERTURE15_MASK1 0 0x2aa7 1 0 1
	MASK 0 31
regCP_GFX_RS64_DC_APERTURE1_BASE0 0 0x2a4c 1 0 1
	BASE 0 31
regCP_GFX_RS64_DC_APERTURE1_BASE1 0 0x2a7c 1 0 1
	BASE 0 31
regCP_GFX_RS64_DC_APERTURE1_CNTL0 0 0x2a4e 2 0 1
	VMID 0 3
	BYPASS_MODE 4 4
regCP_GFX_RS64_DC_APERTURE1_CNTL1 0 0x2a7e 2 0 1
	VMID 0 3
	BYPASS_MODE 4 4
regCP_GFX_RS64_DC_APERTURE1_MASK0 0 0x2a4d 1 0 1
	MASK 0 31
regCP_GFX_RS64_DC_APERTURE1_MASK1 0 0x2a7d 1 0 1
	MASK 0 31
regCP_GFX_RS64_DC_APERTURE2_BASE0 0 0x2a4f 1 0 1
	BASE 0 31
regCP_GFX_RS64_DC_APERTURE2_BASE1 0 0x2a7f 1 0 1
	BASE 0 31
regCP_GFX_RS64_DC_APERTURE2_CNTL0 0 0x2a51 2 0 1
	VMID 0 3
	BYPASS_MODE 4 4
regCP_GFX_RS64_DC_APERTURE2_CNTL1 0 0x2a81 2 0 1
	VMID 0 3
	BYPASS_MODE 4 4
regCP_GFX_RS64_DC_APERTURE2_MASK0 0 0x2a50 1 0 1
	MASK 0 31
regCP_GFX_RS64_DC_APERTURE2_MASK1 0 0x2a80 1 0 1
	MASK 0 31
regCP_GFX_RS64_DC_APERTURE3_BASE0 0 0x2a52 1 0 1
	BASE 0 31
regCP_GFX_RS64_DC_APERTURE3_BASE1 0 0x2a82 1 0 1
	BASE 0 31
regCP_GFX_RS64_DC_APERTURE3_CNTL0 0 0x2a54 2 0 1
	VMID 0 3
	BYPASS_MODE 4 4
regCP_GFX_RS64_DC_APERTURE3_CNTL1 0 0x2a84 2 0 1
	VMID 0 3
	BYPASS_MODE 4 4
regCP_GFX_RS64_DC_APERTURE3_MASK0 0 0x2a53 1 0 1
	MASK 0 31
regCP_GFX_RS64_DC_APERTURE3_MASK1 0 0x2a83 1 0 1
	MASK 0 31
regCP_GFX_RS64_DC_APERTURE4_BASE0 0 0x2a55 1 0 1
	BASE 0 31
regCP_GFX_RS64_DC_APERTURE4_BASE1 0 0x2a85 1 0 1
	BASE 0 31
regCP_GFX_RS64_DC_APERTURE4_CNTL0 0 0x2a57 2 0 1
	VMID 0 3
	BYPASS_MODE 4 4
regCP_GFX_RS64_DC_APERTURE4_CNTL1 0 0x2a87 2 0 1
	VMID 0 3
	BYPASS_MODE 4 4
regCP_GFX_RS64_DC_APERTURE4_MASK0 0 0x2a56 1 0 1
	MASK 0 31
regCP_GFX_RS64_DC_APERTURE4_MASK1 0 0x2a86 1 0 1
	MASK 0 31
regCP_GFX_RS64_DC_APERTURE5_BASE0 0 0x2a58 1 0 1
	BASE 0 31
regCP_GFX_RS64_DC_APERTURE5_BASE1 0 0x2a88 1 0 1
	BASE 0 31
regCP_GFX_RS64_DC_APERTURE5_CNTL0 0 0x2a5a 2 0 1
	VMID 0 3
	BYPASS_MODE 4 4
regCP_GFX_RS64_DC_APERTURE5_CNTL1 0 0x2a8a 2 0 1
	VMID 0 3
	BYPASS_MODE 4 4
regCP_GFX_RS64_DC_APERTURE5_MASK0 0 0x2a59 1 0 1
	MASK 0 31
regCP_GFX_RS64_DC_APERTURE5_MASK1 0 0x2a89 1 0 1
	MASK 0 31
regCP_GFX_RS64_DC_APERTURE6_BASE0 0 0x2a5b 1 0 1
	BASE 0 31
regCP_GFX_RS64_DC_APERTURE6_BASE1 0 0x2a8b 1 0 1
	BASE 0 31
regCP_GFX_RS64_DC_APERTURE6_CNTL0 0 0x2a5d 2 0 1
	VMID 0 3
	BYPASS_MODE 4 4
regCP_GFX_RS64_DC_APERTURE6_CNTL1 0 0x2a8d 2 0 1
	VMID 0 3
	BYPASS_MODE 4 4
regCP_GFX_RS64_DC_APERTURE6_MASK0 0 0x2a5c 1 0 1
	MASK 0 31
regCP_GFX_RS64_DC_APERTURE6_MASK1 0 0x2a8c 1 0 1
	MASK 0 31
regCP_GFX_RS64_DC_APERTURE7_BASE0 0 0x2a5e 1 0 1
	BASE 0 31
regCP_GFX_RS64_DC_APERTURE7_BASE1 0 0x2a8e 1 0 1
	BASE 0 31
regCP_GFX_RS64_DC_APERTURE7_CNTL0 0 0x2a60 2 0 1
	VMID 0 3
	BYPASS_MODE 4 4
regCP_GFX_RS64_DC_APERTURE7_CNTL1 0 0x2a90 2 0 1
	VMID 0 3
	BYPASS_MODE 4 4
regCP_GFX_RS64_DC_APERTURE7_MASK0 0 0x2a5f 1 0 1
	MASK 0 31
regCP_GFX_RS64_DC_APERTURE7_MASK1 0 0x2a8f 1 0 1
	MASK 0 31
regCP_GFX_RS64_DC_APERTURE8_BASE0 0 0x2a61 1 0 1
	BASE 0 31
regCP_GFX_RS64_DC_APERTURE8_BASE1 0 0x2a91 1 0 1
	BASE 0 31
regCP_GFX_RS64_DC_APERTURE8_CNTL0 0 0x2a63 2 0 1
	VMID 0 3
	BYPASS_MODE 4 4
regCP_GFX_RS64_DC_APERTURE8_CNTL1 0 0x2a93 2 0 1
	VMID 0 3
	BYPASS_MODE 4 4
regCP_GFX_RS64_DC_APERTURE8_MASK0 0 0x2a62 1 0 1
	MASK 0 31
regCP_GFX_RS64_DC_APERTURE8_MASK1 0 0x2a92 1 0 1
	MASK 0 31
regCP_GFX_RS64_DC_APERTURE9_BASE0 0 0x2a64 1 0 1
	BASE 0 31
regCP_GFX_RS64_DC_APERTURE9_BASE1 0 0x2a94 1 0 1
	BASE 0 31
regCP_GFX_RS64_DC_APERTURE9_CNTL0 0 0x2a66 2 0 1
	VMID 0 3
	BYPASS_MODE 4 4
regCP_GFX_RS64_DC_APERTURE9_CNTL1 0 0x2a96 2 0 1
	VMID 0 3
	BYPASS_MODE 4 4
regCP_GFX_RS64_DC_APERTURE9_MASK0 0 0x2a65 1 0 1
	MASK 0 31
regCP_GFX_RS64_DC_APERTURE9_MASK1 0 0x2a95 1 0 1
	MASK 0 31
regCP_GFX_RS64_DC_BASE0_HI 0 0x5865 1 0 1
	DC_BASE_HI 0 15
regCP_GFX_RS64_DC_BASE0_LO 0 0x5863 1 0 1
	DC_BASE_LO 16 31
regCP_GFX_RS64_DC_BASE1_HI 0 0x5866 1 0 1
	DC_BASE_HI 0 15
regCP_GFX_RS64_DC_BASE1_LO 0 0x5864 1 0 1
	DC_BASE_LO 16 31
regCP_GFX_RS64_DC_BASE_CNTL 0 0x2a08 2 0 1
	VMID 0 3
	CACHE_POLICY 24 25
regCP_GFX_RS64_DC_OP_CNTL 0 0x2a09 6 0 1
	INVALIDATE_DCACHE 0 0
	INVALIDATE_DCACHE_COMPLETE 1 1
	BYPASS_ALL 2 2
	RESERVED 3 3
	PRIME_DCACHE 4 4
	DCACHE_PRIMED 5 5
regCP_GFX_RS64_DM_INDEX_ADDR 0 0x5c04 1 0 1
	ADDR 0 31
regCP_GFX_RS64_DM_INDEX_DATA 0 0x5c05 1 0 1
	DATA 0 31
regCP_GFX_RS64_GP0_HI0 0 0x2a26 1 0 1
	M_RET_ADDR 0 31
regCP_GFX_RS64_GP0_HI1 0 0x2a27 1 0 1
	M_RET_ADDR 0 31
regCP_GFX_RS64_GP0_LO0 0 0x2a24 2 0 1
	PG_VIRT_HALTED 0 0
	DATA 1 31
regCP_GFX_RS64_GP0_LO1 0 0x2a25 2 0 1
	PG_VIRT_HALTED 0 0
	DATA 1 31
regCP_GFX_RS64_GP1_HI0 0 0x2a2a 1 0 1
	RD_WR_SELECT_HI 0 31
regCP_GFX_RS64_GP1_HI1 0 0x2a2b 1 0 1
	RD_WR_SELECT_HI 0 31
regCP_GFX_RS64_GP1_LO0 0 0x2a28 1 0 1
	RD_WR_SELECT_LO 0 31
regCP_GFX_RS64_GP1_LO1 0 0x2a29 1 0 1
	RD_WR_SELECT_LO 0 31
regCP_GFX_RS64_GP2_HI0 0 0x2a2e 1 0 1
	STACK_PNTR_HI 0 31
regCP_GFX_RS64_GP2_HI1 0 0x2a2f 1 0 1
	STACK_PNTR_HI 0 31
regCP_GFX_RS64_GP2_LO0 0 0x2a2c 1 0 1
	STACK_PNTR_LO 0 31
regCP_GFX_RS64_GP2_LO1 0 0x2a2d 1 0 1
	STACK_PNTR_LO 0 31
regCP_GFX_RS64_GP3_HI0 0 0x2a32 1 0 1
	DATA 0 31
regCP_GFX_RS64_GP3_HI1 0 0x2a33 1 0 1
	DATA 0 31
regCP_GFX_RS64_GP3_LO0 0 0x2a30 1 0 1
	DATA 0 31
regCP_GFX_RS64_GP3_LO1 0 0x2a31 1 0 1
	DATA 0 31
regCP_GFX_RS64_GP4_HI0 0 0x2a36 1 0 1
	DATA 0 31
regCP_GFX_RS64_GP4_HI1 0 0x2a37 1 0 1
	DATA 0 31
regCP_GFX_RS64_GP4_LO0 0 0x2a34 1 0 1
	DATA 0 31
regCP_GFX_RS64_GP4_LO1 0 0x2a35 1 0 1
	DATA 0 31
regCP_GFX_RS64_GP5_HI0 0 0x2a3a 1 0 1
	M_RET_ADDR 0 31
regCP_GFX_RS64_GP5_HI1 0 0x2a3b 1 0 1
	M_RET_ADDR 0 31
regCP_GFX_RS64_GP5_LO0 0 0x2a38 2 0 1
	PG_VIRT_HALTED 0 0
	DATA 1 31
regCP_GFX_RS64_GP5_LO1 0 0x2a39 2 0 1
	PG_VIRT_HALTED 0 0
	DATA 1 31
regCP_GFX_RS64_GP6_HI 0 0x2a3d 1 0 1
	RD_WR_SELECT_HI 0 31
regCP_GFX_RS64_GP6_LO 0 0x2a3c 1 0 1
	RD_WR_SELECT_LO 0 31
regCP_GFX_RS64_GP7_HI 0 0x2a3f 1 0 1
	STACK_PNTR_HI 0 31
regCP_GFX_RS64_GP7_LO 0 0x2a3e 1 0 1
	STACK_PNTR_LO 0 31
regCP_GFX_RS64_GP8_HI 0 0x2a41 1 0 1
	DATA 0 31
regCP_GFX_RS64_GP8_LO 0 0x2a40 1 0 1
	DATA 0 31
regCP_GFX_RS64_GP9_HI 0 0x2a43 1 0 1
	DATA 0 31
regCP_GFX_RS64_GP9_LO 0 0x2a42 1 0 1
	DATA 0 31
regCP_GFX_RS64_INSTR_PNTR0 0 0x2a44 1 0 1
	INSTR_PNTR 0 19
regCP_GFX_RS64_INSTR_PNTR1 0 0x2a45 1 0 1
	INSTR_PNTR 0 19
regCP_GFX_RS64_INTERRUPT0 0 0x2a01 1 0 1
	ME_INT 0 31
regCP_GFX_RS64_INTERRUPT1 0 0x2aac 1 0 1
	ME_INT 0 31
regCP_GFX_RS64_INTR_EN0 0 0x2a02 1 0 1
	ME_INT 0 31
regCP_GFX_RS64_INTR_EN1 0 0x2a03 1 0 1
	ME_INT 0 31
regCP_GFX_RS64_LOCAL_APERTURE 0 0x2a0e 1 0 1
	APERTURE 0 2
regCP_GFX_RS64_LOCAL_BASE0_HI 0 0x2a0b 1 0 1
	BASE0_HI 0 15
regCP_GFX_RS64_LOCAL_BASE0_LO 0 0x2a0a 1 0 1
	BASE0_LO 16 31
regCP_GFX_RS64_LOCAL_INSTR_APERTURE 0 0x2a13 1 0 1
	APERTURE 0 2
regCP_GFX_RS64_LOCAL_INSTR_BASE_HI 0 0x2a10 1 0 1
	BASE_HI 0 15
regCP_GFX_RS64_LOCAL_INSTR_BASE_LO 0 0x2a0f 1 0 1
	BASE_LO 16 31
regCP_GFX_RS64_LOCAL_INSTR_MASK_HI 0 0x2a12 1 0 1
	MASK_HI 0 15
regCP_GFX_RS64_LOCAL_INSTR_MASK_LO 0 0x2a11 1 0 1
	MASK_LO 16 31
regCP_GFX_RS64_LOCAL_MASK0_HI 0 0x2a0d 1 0 1
	MASK0_HI 0 15
regCP_GFX_RS64_LOCAL_MASK0_LO 0 0x2a0c 1 0 1
	MASK0_LO 16 31
regCP_GFX_RS64_LOCAL_SCRATCH_APERTURE 0 0x2a14 1 0 1
	APERTURE 0 2
regCP_GFX_RS64_LOCAL_SCRATCH_BASE_HI 0 0x2a16 1 0 1
	BASE_HI 0 15
regCP_GFX_RS64_LOCAL_SCRATCH_BASE_LO 0 0x2a15 1 0 1
	BASE_LO 16 31
regCP_GFX_RS64_MIBOUND_HI 0 0x586d 1 0 1
	BOUND 0 31
regCP_GFX_RS64_MIBOUND_LO 0 0x586c 1 0 1
	BOUND 0 31
regCP_GFX_RS64_MIP_HI0 0 0x2a1e 1 0 1
	MIP_HI 0 31
regCP_GFX_RS64_MIP_HI1 0 0x2a1f 1 0 1
	MIP_HI 0 31
regCP_GFX_RS64_MIP_LO0 0 0x2a1c 1 0 1
	MIP_LO 0 31
regCP_GFX_RS64_MIP_LO1 0 0x2a1d 1 0 1
	MIP_LO 0 31
regCP_GFX_RS64_MTIMECMP_HI0 0 0x2a22 1 0 1
	TIME_HI 0 31
regCP_GFX_RS64_MTIMECMP_HI1 0 0x2a23 1 0 1
	TIME_HI 0 31
regCP_GFX_RS64_MTIMECMP_LO0 0 0x2a20 1 0 1
	TIME_LO 0 31
regCP_GFX_RS64_MTIMECMP_LO1 0 0x2a21 1 0 1
	TIME_LO 0 31
regCP_GFX_RS64_PENDING_INTERRUPT0 0 0x2a46 1 0 1
	PENDING_INTERRUPT 0 31
regCP_GFX_RS64_PENDING_INTERRUPT1 0 0x2a47 1 0 1
	PENDING_INTERRUPT 0 31
regCP_GFX_RS64_PERFCOUNT_CNTL0 0 0x2a1a 1 0 1
	EVENT_SEL 0 4
regCP_GFX_RS64_PERFCOUNT_CNTL1 0 0x2a1b 1 0 1
	EVENT_SEL 0 4
regCP_GPU_TIMESTAMP_OFFSET_HI 0 0x1f4d 1 0 0
	OFFSET_HI 0 31
regCP_GPU_TIMESTAMP_OFFSET_LO 0 0x1f4c 1 0 0
	OFFSET_LO 0 31
regCP_GRBM_FREE_COUNT 0 0xf43 3 0 0
	FREE_COUNT 0 5
	FREE_COUNT_GDS 8 13
	FREE_COUNT_PFP 16 21
regCP_HPD_MES_ROQ_OFFSETS 0 0x1821 3 0 1
	IQ_OFFSET 0 2
	PQ_OFFSET 8 13
	IB_OFFSET 16 22
regCP_HPD_ROQ_OFFSETS 0 0x1821 3 0 1
	IQ_OFFSET 0 2
	PQ_OFFSET 8 13
	IB_OFFSET 16 22
regCP_HPD_STATUS0 0 0x1822 11 0 1
	QUEUE_STATE 0 4
	MAPPED_QUEUE 5 7
	QUEUE_AVAILABLE 8 15
	FETCHING_MQD 16 16
	PEND_TXFER_SIZE_PQIB 17 17
	PEND_TXFER_SIZE_IQ 18 18
	FORCE_QUEUE_STATE 20 24
	MASTER_QUEUE_IDLE_DIS 27 27
	ENABLE_OFFLOAD_CHECK 28 29
	FREEZE_QUEUE_STATE 30 30
	FORCE_QUEUE 31 31
regCP_HPD_UTCL1_CNTL 0 0x1fa3 2 0 0
	SELECT 0 3
	DISABLE_ERROR_REPORT 10 10
regCP_HPD_UTCL1_ERROR 0 0x1fa7 3 0 0
	ADDR_HI 0 15
	TYPE 16 16
	VMID 20 23
regCP_HPD_UTCL1_ERROR_ADDR 0 0x1fa8 1 0 0
	ADDR 12 31
regCP_HQD_ACTIVE 0 0x1fab 2 0 0
	ACTIVE 0 0
	BUSY_GATE 1 1
regCP_HQD_AQL_CONTROL 0 0x1fde 4 0 0
	CONTROL0 0 14
	CONTROL0_EN 15 15
	CONTROL1 16 30
	CONTROL1_EN 31 31
regCP_HQD_ATOMIC0_PREOP_HI 0 0x1fc6 1 0 0
	ATOMIC0_PREOP_HI 0 31
regCP_HQD_ATOMIC0_PREOP_LO 0 0x1fc5 1 0 0
	ATOMIC0_PREOP_LO 0 31
regCP_HQD_ATOMIC1_PREOP_HI 0 0x1fc8 1 0 0
	ATOMIC1_PREOP_HI 0 31
regCP_HQD_ATOMIC1_PREOP_LO 0 0x1fc7 1 0 0
	ATOMIC1_PREOP_LO 0 31
regCP_HQD_CNTL_STACK_OFFSET 0 0x1fd7 1 0 0
	OFFSET 2 15
regCP_HQD_CNTL_STACK_SIZE 0 0x1fd8 1 0 0
	SIZE 12 15
regCP_HQD_CTX_SAVE_BASE_ADDR_HI 0 0x1fd5 1 0 0
	ADDR_HI 0 15
regCP_HQD_CTX_SAVE_BASE_ADDR_LO 0 0x1fd4 1 0 0
	ADDR 12 31
regCP_HQD_CTX_SAVE_CONTROL 0 0x1fd6 2 0 0
	POLICY 3 4
	EXE_DISABLE 23 23
regCP_HQD_CTX_SAVE_SIZE 0 0x1fda 1 0 0
	SIZE 12 25
regCP_HQD_DDID_DELTA_RPT_COUNT 0 0x1fe7 1 0 0
	COUNT 0 7
regCP_HQD_DDID_INFLIGHT_COUNT 0 0x1fe6 1 0 0
	COUNT 0 15
regCP_HQD_DDID_RPTR 0 0x1fe4 1 0 0
	RPTR 0 10
regCP_HQD_DDID_WPTR 0 0x1fe5 1 0 0
	WPTR 0 10
regCP_HQD_DEQUEUE_REQUEST 0 0x1fc1 5 0 0
	DEQUEUE_REQ 0 3
	IQ_REQ_PEND 4 4
	DEQUEUE_INT 8 8
	IQ_REQ_PEND_EN 9 9
	DEQUEUE_REQ_EN 10 10
regCP_HQD_DEQUEUE_STATUS 0 0x1fe8 4 0 0
	DEQUEUE_STAT 0 3
	SUSPEND_REQ_PEND 4 4
	SUSPEND_REQ_PEND_EN 9 9
	DEQUEUE_STAT_EN 10 10
regCP_HQD_DMA_OFFLOAD 0 0x1fc2 6 0 0
	DMA_OFFLOAD 0 0
	DMA_OFFLOAD_EN 1 1
	AQL_OFFLOAD 2 2
	AQL_OFFLOAD_EN 3 3
	EOP_OFFLOAD 4 4
	EOP_OFFLOAD_EN 5 5
regCP_HQD_EOP_BASE_ADDR 0 0x1fce 1 0 0
	BASE_ADDR 0 31
regCP_HQD_EOP_BASE_ADDR_HI 0 0x1fcf 1 0 0
	BASE_ADDR_HI 0 7
regCP_HQD_EOP_CONTROL 0 0x1fd0 12 0 0
	EOP_SIZE 0 5
	PROCESSING_EOP 8 8
	PROCESS_EOP_EN 12 12
	PROCESSING_EOPIB 13 13
	PROCESS_EOPIB_EN 14 14
	HALT_FETCHER 21 21
	HALT_FETCHER_EN 22 22
	EXE_DISABLE 23 23
	CACHE_POLICY 24 25
	EOP_VOLATILE 26 26
	SIG_SEM_RESULT 29 30
	PEND_SIG_SEM 31 31
regCP_HQD_EOP_EVENTS 0 0x1fd3 2 0 0
	EVENT_COUNT 0 11
	CS_PARTIAL_FLUSH_PEND 16 16
regCP_HQD_EOP_RPTR 0 0x1fd1 5 0 0
	RPTR 0 12
	RESET_FETCHER 28 28
	DEQUEUE_PEND 29 29
	RPTR_EQ_CSMD_WPTR 30 30
	INIT_FETCHER 31 31
regCP_HQD_EOP_WPTR 0 0x1fd2 3 0 0
	WPTR 0 12
	EOP_EMPTY 15 15
	EOP_AVAIL 16 28
regCP_HQD_EOP_WPTR_MEM 0 0x1fdd 1 0 0
	WPTR 0 12
regCP_HQD_ERROR 0 0x1fdc 15 0 0
	EDC_ERROR_ID 0 3
	SUA_ERROR 4 4
	AQL_ERROR 5 5
	PQ_UTCL1_ERROR 8 8
	IB_UTCL1_ERROR 9 9
	EOP_UTCL1_ERROR 10 10
	IQ_UTCL1_ERROR 11 11
	RRPT_UTCL1_ERROR 12 12
	WPP_UTCL1_ERROR 13 13
	SEM_UTCL1_ERROR 14 14
	DMA_SRC_UTCL1_ERROR 15 15
	DMA_DST_UTCL1_ERROR 16 16
	SR_UTCL1_ERROR 17 17
	QU_UTCL1_ERROR 18 18
	TC_UTCL1_ERROR 19 19
regCP_HQD_GDS_RESOURCE_STATE 0 0x1fdb 4 0 0
	OA_REQUIRED 0 0
	OA_ACQUIRED 1 1
	GWS_SIZE 4 9
	GWS_PNTR 12 17
regCP_HQD_GFX_CONTROL 0 0x1e9f 3 0 0
	MESSAGE 0 3
	MISC 4 14
	DB_UPDATED_MSG_EN 15 15
regCP_HQD_GFX_STATUS 0 0x1ea0 1 0 0
	STATUS 0 15
regCP_HQD_HQ_CONTROL0 0 0x1fca 1 0 0
	CONTROL 0 31
regCP_HQD_HQ_CONTROL1 0 0x1fcd 1 0 0
	CONTROL 0 31
regCP_HQD_HQ_SCHEDULER0 0 0x1fc9 17 0 0
	CWSR 0 0
	SAVE_STATUS 1 1
	RSRV 2 2
	STATIC_QUEUE 3 5
	QUEUE_RUN_ONCE 6 6
	SCRATCH_RAM_INIT 7 7
	TCL2_DIRTY 8 8
	C_INHERIT_VMID 9 9
	QUEUE_SCHEDULER_TYPE 10 12
	C_QUEUE_USE_GWS 13 13
	C_QUEUE_DEBUG_EN 14 14
	QUEUE_SLOT_CONNECTED 15 15
	MES_INTERRUPT_ENABLED 20 20
	MES_INTERRUPT_PIPE 21 22
	CONCURRENT_PROCESS_COUNT 24 27
	QUEUE_IDLE 30 30
	DB_UPDATED_MSG_EN 31 31
regCP_HQD_HQ_SCHEDULER1 0 0x1fca 1 0 0
	SCHEDULER 0 31
regCP_HQD_HQ_STATUS0 0 0x1fc9 17 0 0
	CWSR 0 0
	SAVE_STATUS 1 1
	RSRV 2 2
	STATIC_QUEUE 3 5
	QUEUE_RUN_ONCE 6 6
	SCRATCH_RAM_INIT 7 7
	TCL2_DIRTY 8 8
	C_INHERIT_VMID 9 9
	QUEUE_SCHEDULER_TYPE 10 12
	C_QUEUE_USE_GWS 13 13
	C_QUEUE_DEBUG_EN 14 14
	QUEUE_SLOT_CONNECTED 15 15
	MES_INTERRUPT_ENABLED 20 20
	MES_INTERRUPT_PIPE 21 22
	CONCURRENT_PROCESS_COUNT 24 27
	QUEUE_IDLE 30 30
	DB_UPDATED_MSG_EN 31 31
regCP_HQD_HQ_STATUS1 0 0x1fcc 1 0 0
	STATUS 0 31
regCP_HQD_IB_BASE_ADDR 0 0x1fbb 1 0 0
	IB_BASE_ADDR 2 31
regCP_HQD_IB_BASE_ADDR_HI 0 0x1fbc 1 0 0
	IB_BASE_ADDR_HI 0 15
regCP_HQD_IB_CONTROL 0 0x1fbe 7 0 0
	IB_SIZE 0 19
	MIN_IB_AVAIL_SIZE 20 21
	IB_EXE_DISABLE 23 23
	IB_CACHE_POLICY 24 25
	IB_VOLATILE 26 26
	IB_PRIV_STATE 30 30
	PROCESSING_IB 31 31
regCP_HQD_IB_RPTR 0 0x1fbd 1 0 0
	CONSUMED_OFFSET 0 19
regCP_HQD_IQ_RPTR 0 0x1fc0 1 0 0
	OFFSET 0 5
regCP_HQD_IQ_TIMER 0 0x1fbf 15 0 0
	WAIT_TIME 0 7
	RETRY_TYPE 8 10
	IMMEDIATE_EXPIRE 11 11
	INTERRUPT_TYPE 12 13
	CLOCK_COUNT 14 15
	INTERRUPT_SIZE 16 21
	QUANTUM_TIMER 22 22
	EXE_DISABLE 23 23
	CACHE_POLICY 24 25
	IQ_VOLATILE 26 26
	QUEUE_TYPE 27 27
	REARM_TIMER 28 28
	PROCESS_IQ_EN 29 29
	PROCESSING_IQ 30 30
	ACTIVE 31 31
regCP_HQD_MSG_TYPE 0 0x1fc4 2 0 0
	ACTION 0 2
	SAVE_STATE 4 6
regCP_HQD_OFFLOAD 0 0x1fc2 6 0 0
	DMA_OFFLOAD 0 0
	DMA_OFFLOAD_EN 1 1
	AQL_OFFLOAD 2 2
	AQL_OFFLOAD_EN 3 3
	EOP_OFFLOAD 4 4
	EOP_OFFLOAD_EN 5 5
regCP_HQD_PERSISTENT_STATE 0 0x1fad 18 0 0
	PRELOAD_REQ 0 0
	TMZ_CONNECT_OVERRIDE 1 1
	SUSPEND_STATUS 7 7
	PRELOAD_SIZE 8 17
	TMZ_SWITCH_EXEMPT 18 18
	TMZ_MATCH_DIS 19 19
	WPP_CLAMP_EN 20 20
	WPP_SWITCH_QOS_EN 21 21
	IQ_SWITCH_QOS_EN 22 22
	IB_SWITCH_QOS_EN 23 23
	EOP_SWITCH_QOS_EN 24 24
	PQ_SWITCH_QOS_EN 25 25
	TC_OFFLOAD_QOS_EN 26 26
	CACHE_FULL_PACKET_EN 27 27
	RESTORE_ACTIVE 28 28
	RELAUNCH_WAVES 29 29
	QSWITCH_MODE 30 30
	DISP_ACTIVE 31 31
regCP_HQD_PIPE_PRIORITY 0 0x1fae 1 0 0
	PIPE_PRIORITY 0 1
regCP_HQD_PQ_BASE 0 0x1fb1 1 0 0
	ADDR 0 31
regCP_HQD_PQ_BASE_HI 0 0x1fb2 1 0 0
	ADDR_HI 0 7
regCP_HQD_PQ_CONTROL 0 0x1fba 17 0 0
	QUEUE_SIZE 0 5
	WPTR_CARRY 6 6
	RPTR_CARRY 7 7
	RPTR_BLOCK_SIZE 8 13
	QUEUE_FULL_EN 14 14
	PQ_EMPTY 15 15
	SLOT_BASED_WPTR 18 19
	MIN_AVAIL_SIZE 20 21
	TMZ 22 22
	EXE_DISABLE 23 23
	CACHE_POLICY 24 25
	PQ_VOLATILE 26 26
	NO_UPDATE_RPTR 27 27
	UNORD_DISPATCH 28 28
	TUNNEL_DISPATCH 29 29
	PRIV_STATE 30 30
	KMD_QUEUE 31 31
regCP_HQD_PQ_DOORBELL_CONTROL 0 0x1fb8 7 0 0
	DOORBELL_MODE 0 0
	DOORBELL_BIF_DROP 1 1
	DOORBELL_OFFSET 2 27
	DOORBELL_SOURCE 28 28
	DOORBELL_SCHD_HIT 29 29
	DOORBELL_EN 30 30
	DOORBELL_HIT 31 31
regCP_HQD_PQ_RPTR 0 0x1fb3 1 0 0
	CONSUMED_OFFSET 0 31
regCP_HQD_PQ_RPTR_REPORT_ADDR 0 0x1fb4 1 0 0
	RPTR_REPORT_ADDR 2 31
regCP_HQD_PQ_RPTR_REPORT_ADDR_HI 0 0x1fb5 1 0 0
	RPTR_REPORT_ADDR_HI 0 15
regCP_HQD_PQ_WPTR_HI 0 0x1fe0 1 0 0
	DATA 0 31
regCP_HQD_PQ_WPTR_LO 0 0x1fdf 1 0 0
	OFFSET 0 31
regCP_HQD_PQ_WPTR_POLL_ADDR 0 0x1fb6 1 0 0
	WPTR_ADDR 3 31
regCP_HQD_PQ_WPTR_POLL_ADDR_HI 0 0x1fb7 1 0 0
	WPTR_ADDR_HI 0 15
regCP_HQD_QUANTUM 0 0x1fb0 4 0 0
	QUANTUM_EN 0 0
	QUANTUM_SCALE 4 4
	QUANTUM_DURATION 8 13
	QUANTUM_ACTIVE 31 31
regCP_HQD_QUEUE_PRIORITY 0 0x1faf 1 0 0
	PRIORITY_LEVEL 0 3
regCP_HQD_SEMA_CMD 0 0x1fc3 4 0 0
	RETRY 0 0
	RESULT 1 2
	POLLING_DIS 8 8
	MESSAGE_EN 9 9
regCP_HQD_SUSPEND_CNTL_STACK_DW_CNT 0 0x1fe2 1 0 0
	CNT 0 13
regCP_HQD_SUSPEND_CNTL_STACK_OFFSET 0 0x1fe1 1 0 0
	OFFSET 2 15
regCP_HQD_SUSPEND_WG_STATE_OFFSET 0 0x1fe3 1 0 0
	OFFSET 2 25
regCP_HQD_VMID 0 0x1fac 3 0 0
	VMID 0 3
	IB_VMID 8 11
	VQID 16 25
regCP_HQD_WG_STATE_OFFSET 0 0x1fd9 1 0 0
	OFFSET 2 25
regCP_HYP_MEC1_UCODE_ADDR 0 0x581a 1 0 1
	UCODE_ADDR 0 19
regCP_HYP_MEC1_UCODE_DATA 0 0x581b 1 0 1
	UCODE_DATA 0 31
regCP_HYP_MEC2_UCODE_ADDR 0 0x581c 1 0 1
	UCODE_ADDR 0 19
regCP_HYP_MEC2_UCODE_DATA 0 0x581d 1 0 1
	UCODE_DATA 0 31
regCP_HYP_MEC_ME1_UCODE_CHKSUM 0 0x5821 1 0 1
	UCODE_CHKSUM 0 31
regCP_HYP_MEC_ME2_UCODE_CHKSUM 0 0x5822 1 0 1
	UCODE_CHKSUM 0 31
regCP_HYP_ME_UCODE_ADDR 0 0x5816 1 0 1
	UCODE_ADDR 0 19
regCP_HYP_ME_UCODE_CHKSUM 0 0x5820 1 0 1
	UCODE_CHKSUM 0 31
regCP_HYP_ME_UCODE_DATA 0 0x5817 1 0 1
	UCODE_DATA 0 31
regCP_HYP_PFP_UCODE_ADDR 0 0x5814 1 0 1
	UCODE_ADDR 0 19
regCP_HYP_PFP_UCODE_CHKSUM 0 0x581e 1 0 1
	UCODE_CHKSUM 0 31
regCP_HYP_PFP_UCODE_DATA 0 0x5815 1 0 1
	UCODE_DATA 0 31
regCP_IB1_BASE_HI 0 0x20cd 1 0 1
	IB1_BASE_HI 0 15
regCP_IB1_BASE_LO 0 0x20cc 1 0 1
	IB1_BASE_LO 2 31
regCP_IB1_BUFSZ 0 0x20ce 1 0 1
	IB1_BUFSZ 0 19
regCP_IB1_CMD_BUFSZ 0 0x20c0 1 0 1
	IB1_CMD_REQSZ 0 19
regCP_IB1_OFFSET 0 0x2092 1 0 1
	IB1_OFFSET 0 19
regCP_IB1_PREAMBLE_BEGIN 0 0x2094 1 0 1
	IB1_PREAMBLE_BEGIN 0 19
regCP_IB1_PREAMBLE_END 0 0x2095 1 0 1
	IB1_PREAMBLE_END 0 19
regCP_IB2_BASE_HI 0 0x20d0 1 0 1
	IB2_BASE_HI 0 15
regCP_IB2_BASE_LO 0 0x20cf 1 0 1
	IB2_BASE_LO 2 31
regCP_IB2_BUFSZ 0 0x20d1 1 0 1
	IB2_BUFSZ 0 19
regCP_IB2_CMD_BUFSZ 0 0x20c1 1 0 1
	IB2_CMD_REQSZ 0 19
regCP_IB2_OFFSET 0 0x2093 1 0 1
	IB2_OFFSET 0 19
regCP_IB2_PREAMBLE_BEGIN 0 0x2096 1 0 1
	IB2_PREAMBLE_BEGIN 0 19
regCP_IB2_PREAMBLE_END 0 0x2097 1 0 1
	IB2_PREAMBLE_END 0 19
regCP_INDEX_BASE_ADDR 0 0x20f8 1 0 1
	ADDR_LO 0 31
regCP_INDEX_BASE_ADDR_HI 0 0x20f9 1 0 1
	ADDR_HI 0 15
regCP_INDEX_TYPE 0 0x20fa 1 0 1
	INDEX_TYPE 0 1
regCP_INT_CNTL 0 0x1de9 19 0 0
	RESUME_INT_ENABLE 8 8
	SUSPEND_INT_ENABLE 9 9
	DMA_WATCH_INT_ENABLE 10 10
	CP_VM_DOORBELL_WR_INT_ENABLE 11 11
	CP_ECC_ERROR_INT_ENABLE 14 14
	GPF_INT_ENABLE 16 16
	WRM_POLL_TIMEOUT_INT_ENABLE 17 17
	CMP_BUSY_INT_ENABLE 18 18
	CNTX_BUSY_INT_ENABLE 19 19
	CNTX_EMPTY_INT_ENABLE 20 20
	GFX_IDLE_INT_ENABLE 21 21
	PRIV_INSTR_INT_ENABLE 22 22
	PRIV_REG_INT_ENABLE 23 23
	OPCODE_ERROR_INT_ENABLE 24 24
	TIME_STAMP_INT_ENABLE 26 26
	RESERVED_BIT_ERROR_INT_ENABLE 27 27
	GENERIC2_INT_ENABLE 29 29
	GENERIC1_INT_ENABLE 30 30
	GENERIC0_INT_ENABLE 31 31
regCP_INT_CNTL_RING0 0 0x1e0a 19 0 0
	RESUME_INT_ENABLE 8 8
	SUSPEND_INT_ENABLE 9 9
	DMA_WATCH_INT_ENABLE 10 10
	CP_VM_DOORBELL_WR_INT_ENABLE 11 11
	CP_ECC_ERROR_INT_ENABLE 14 14
	GPF_INT_ENABLE 16 16
	WRM_POLL_TIMEOUT_INT_ENABLE 17 17
	CMP_BUSY_INT_ENABLE 18 18
	CNTX_BUSY_INT_ENABLE 19 19
	CNTX_EMPTY_INT_ENABLE 20 20
	GFX_IDLE_INT_ENABLE 21 21
	PRIV_INSTR_INT_ENABLE 22 22
	PRIV_REG_INT_ENABLE 23 23
	OPCODE_ERROR_INT_ENABLE 24 24
	TIME_STAMP_INT_ENABLE 26 26
	RESERVED_BIT_ERROR_INT_ENABLE 27 27
	GENERIC2_INT_ENABLE 29 29
	GENERIC1_INT_ENABLE 30 30
	GENERIC0_INT_ENABLE 31 31
regCP_INT_CNTL_RING1 0 0x1e0b 11 0 0
	CP_ECC_ERROR_INT_ENABLE 14 14
	GPF_INT_ENABLE 16 16
	WRM_POLL_TIMEOUT_INT_ENABLE 17 17
	PRIV_INSTR_INT_ENABLE 22 22
	PRIV_REG_INT_ENABLE 23 23
	OPCODE_ERROR_INT_ENABLE 24 24
	TIME_STAMP_INT_ENABLE 26 26
	RESERVED_BIT_ERROR_INT_ENABLE 27 27
	GENERIC2_INT_ENABLE 29 29
	GENERIC1_INT_ENABLE 30 30
	GENERIC0_INT_ENABLE 31 31
regCP_INT_STATUS 0 0x1dea 19 0 0
	RESUME_INT_STAT 8 8
	SUSPEND_INT_STAT 9 9
	DMA_WATCH_INT_STAT 10 10
	CP_VM_DOORBELL_WR_INT_STAT 11 11
	CP_ECC_ERROR_INT_STAT 14 14
	GPF_INT_STAT 16 16
	WRM_POLL_TIMEOUT_INT_STAT 17 17
	CMP_BUSY_INT_STAT 18 18
	CNTX_BUSY_INT_STAT 19 19
	CNTX_EMPTY_INT_STAT 20 20
	GFX_IDLE_INT_STAT 21 21
	PRIV_INSTR_INT_STAT 22 22
	PRIV_REG_INT_STAT 23 23
	OPCODE_ERROR_INT_STAT 24 24
	TIME_STAMP_INT_STAT 26 26
	RESERVED_BIT_ERROR_INT_STAT 27 27
	GENERIC2_INT_STAT 29 29
	GENERIC1_INT_STAT 30 30
	GENERIC0_INT_STAT 31 31
regCP_INT_STATUS_RING0 0 0x1e0d 19 0 0
	RESUME_INT_STAT 8 8
	SUSPEND_INT_STAT 9 9
	DMA_WATCH_INT_STAT 10 10
	CP_VM_DOORBELL_WR_INT_STAT 11 11
	CP_ECC_ERROR_INT_STAT 14 14
	GPF_INT_STAT 16 16
	WRM_POLL_TIMEOUT_INT_STAT 17 17
	CMP_BUSY_INT_STAT 18 18
	GCNTX_BUSY_INT_STAT 19 19
	CNTX_EMPTY_INT_STAT 20 20
	GFX_IDLE_INT_STAT 21 21
	PRIV_INSTR_INT_STAT 22 22
	PRIV_REG_INT_STAT 23 23
	OPCODE_ERROR_INT_STAT 24 24
	TIME_STAMP_INT_STAT 26 26
	RESERVED_BIT_ERROR_INT_STAT 27 27
	GENERIC2_INT_STAT 29 29
	GENERIC1_INT_STAT 30 30
	GENERIC0_INT_STAT 31 31
regCP_INT_STATUS_RING1 0 0x1e0e 11 0 0
	CP_ECC_ERROR_INT_STAT 14 14
	GPF_INT_STAT 16 16
	WRM_POLL_TIMEOUT_INT_STAT 17 17
	PRIV_INSTR_INT_STAT 22 22
	PRIV_REG_INT_STAT 23 23
	OPCODE_ERROR_INT_STAT 24 24
	TIME_STAMP_INT_STAT 26 26
	RESERVED_BIT_ERROR_INT_STAT 27 27
	GENERIC2_INT_STAT 29 29
	GENERIC1_INT_STAT 30 30
	GENERIC0_INT_STAT 31 31
regCP_INT_STAT_DEBUG 0 0xf97 20 0 0
	RESUME_INT_ASSERTED 8 8
	SUSPEND_INT_ASSERTED 9 9
	DMA_WATCH_INT_ASSERTED 10 10
	CP_VM_DOORBELL_WR_INT_ASSERTED 11 11
	CP_ECC_ERROR_INT_ASSERTED 14 14
	FUE_INT_STATUS_DEBUG 15 15
	GPF_INT_ASSERTED 16 16
	WRM_POLL_TIMEOUT_INT_ASSERTED 17 17
	CMP_BUSY_INT_ASSERTED 18 18
	CNTX_BUSY_INT_ASSERTED 19 19
	CNTX_EMPTY_INT_ASSERTED 20 20
	GFX_IDLE_INT_ASSERTED 21 21
	PRIV_INSTR_INT_ASSERTED 22 22
	PRIV_REG_INT_ASSERTED 23 23
	OPCODE_ERROR_INT_ASSERTED 24 24
	TIME_STAMP_INT_ASSERTED 26 26
	RESERVED_BIT_ERROR_INT_ASSERTED 27 27
	GENERIC2_INT_ASSERTED 29 29
	GENERIC1_INT_ASSERTED 30 30
	GENERIC0_INT_ASSERTED 31 31
regCP_IQ_WAIT_TIME1 0 0x1e4f 4 0 0
	IB_OFFLOAD 0 7
	ATOMIC_OFFLOAD 8 15
	WRM_OFFLOAD 16 23
	GWS 24 31
regCP_IQ_WAIT_TIME2 0 0x1e50 4 0 0
	QUE_SLEEP 0 7
	SCH_WAVE 8 15
	SEM_REARM 16 23
	DEQ_RETRY 24 31
regCP_IQ_WAIT_TIME3 0 0x1e6a 1 0 0
	SUSPEND_QUE 0 7
regCP_MAX_CONTEXT 0 0x1e4e 1 0 0
	MAX_CONTEXT 0 2
regCP_MAX_DRAW_COUNT 0 0x1e5c 1 0 0
	MAX_DRAW_COUNT 0 31
regCP_ME0_PIPE0_PRIORITY 0 0x1ded 1 0 0
	PRIORITY 0 1
regCP_ME0_PIPE0_VMID 0 0x1df2 1 0 0
	VMID 0 3
regCP_ME0_PIPE1_PRIORITY 0 0x1dee 1 0 0
	PRIORITY 0 1
regCP_ME0_PIPE1_VMID 0 0x1df3 1 0 0
	VMID 0 3
regCP_ME0_PIPE_PRIORITY_CNTS 0 0x1dec 4 0 0
	PRIORITY1_CNT 0 7
	PRIORITY2A_CNT 8 15
	PRIORITY2B_CNT 16 23
	PRIORITY3_CNT 24 31
regCP_ME1_INT_STAT_DEBUG 0 0x1e35 13 0 0
	CMP_QUERY_STATUS_INT_ASSERTED 12 12
	DEQUEUE_REQUEST_INT_ASSERTED 13 13
	CP_ECC_ERROR_INT_ASSERTED 14 14
	SUA_VIOLATION_INT_STATUS 15 15
	GPF_INT_ASSERTED 16 16
	WRM_POLL_TIMEOUT_INT_ASSERTED 17 17
	PRIV_REG_INT_ASSERTED 23 23
	OPCODE_ERROR_INT_ASSERTED 24 24
	TIME_STAMP_INT_ASSERTED 26 26
	RESERVED_BIT_ERROR_INT_ASSERTED 27 27
	GENERIC2_INT_ASSERTED 29 29
	GENERIC1_INT_ASSERTED 30 30
	GENERIC0_INT_ASSERTED 31 31
regCP_ME1_PIPE0_INT_CNTL 0 0x1e25 13 0 0
	CMP_QUERY_STATUS_INT_ENABLE 12 12
	DEQUEUE_REQUEST_INT_ENABLE 13 13
	CP_ECC_ERROR_INT_ENABLE 14 14
	SUA_VIOLATION_INT_ENABLE 15 15
	GPF_INT_ENABLE 16 16
	WRM_POLL_TIMEOUT_INT_ENABLE 17 17
	PRIV_REG_INT_ENABLE 23 23
	OPCODE_ERROR_INT_ENABLE 24 24
	TIME_STAMP_INT_ENABLE 26 26
	RESERVED_BIT_ERROR_INT_ENABLE 27 27
	GENERIC2_INT_ENABLE 29 29
	GENERIC1_INT_ENABLE 30 30
	GENERIC0_INT_ENABLE 31 31
regCP_ME1_PIPE0_INT_STATUS 0 0x1e2d 13 0 0
	CMP_QUERY_STATUS_INT_STATUS 12 12
	DEQUEUE_REQUEST_INT_STATUS 13 13
	CP_ECC_ERROR_INT_STATUS 14 14
	SUA_VIOLATION_INT_STATUS 15 15
	GPF_INT_STATUS 16 16
	WRM_POLL_TIMEOUT_INT_STATUS 17 17
	PRIV_REG_INT_STATUS 23 23
	OPCODE_ERROR_INT_STATUS 24 24
	TIME_STAMP_INT_STATUS 26 26
	RESERVED_BIT_ERROR_INT_STATUS 27 27
	GENERIC2_INT_STATUS 29 29
	GENERIC1_INT_STATUS 30 30
	GENERIC0_INT_STATUS 31 31
regCP_ME1_PIPE0_PRIORITY 0 0x1e3a 1 0 0
	PRIORITY 0 1
regCP_ME1_PIPE1_INT_CNTL 0 0x1e26 13 0 0
	CMP_QUERY_STATUS_INT_ENABLE 12 12
	DEQUEUE_REQUEST_INT_ENABLE 13 13
	CP_ECC_ERROR_INT_ENABLE 14 14
	SUA_VIOLATION_INT_ENABLE 15 15
	GPF_INT_ENABLE 16 16
	WRM_POLL_TIMEOUT_INT_ENABLE 17 17
	PRIV_REG_INT_ENABLE 23 23
	OPCODE_ERROR_INT_ENABLE 24 24
	TIME_STAMP_INT_ENABLE 26 26
	RESERVED_BIT_ERROR_INT_ENABLE 27 27
	GENERIC2_INT_ENABLE 29 29
	GENERIC1_INT_ENABLE 30 30
	GENERIC0_INT_ENABLE 31 31
regCP_ME1_PIPE1_INT_STATUS 0 0x1e2e 13 0 0
	CMP_QUERY_STATUS_INT_STATUS 12 12
	DEQUEUE_REQUEST_INT_STATUS 13 13
	CP_ECC_ERROR_INT_STATUS 14 14
	SUA_VIOLATION_INT_STATUS 15 15
	GPF_INT_STATUS 16 16
	WRM_POLL_TIMEOUT_INT_STATUS 17 17
	PRIV_REG_INT_STATUS 23 23
	OPCODE_ERROR_INT_STATUS 24 24
	TIME_STAMP_INT_STATUS 26 26
	RESERVED_BIT_ERROR_INT_STATUS 27 27
	GENERIC2_INT_STATUS 29 29
	GENERIC1_INT_STATUS 30 30
	GENERIC0_INT_STATUS 31 31
regCP_ME1_PIPE1_PRIORITY 0 0x1e3b 1 0 0
	PRIORITY 0 1
regCP_ME1_PIPE2_INT_CNTL 0 0x1e27 13 0 0
	CMP_QUERY_STATUS_INT_ENABLE 12 12
	DEQUEUE_REQUEST_INT_ENABLE 13 13
	CP_ECC_ERROR_INT_ENABLE 14 14
	SUA_VIOLATION_INT_ENABLE 15 15
	GPF_INT_ENABLE 16 16
	WRM_POLL_TIMEOUT_INT_ENABLE 17 17
	PRIV_REG_INT_ENABLE 23 23
	OPCODE_ERROR_INT_ENABLE 24 24
	TIME_STAMP_INT_ENABLE 26 26
	RESERVED_BIT_ERROR_INT_ENABLE 27 27
	GENERIC2_INT_ENABLE 29 29
	GENERIC1_INT_ENABLE 30 30
	GENERIC0_INT_ENABLE 31 31
regCP_ME1_PIPE2_INT_STATUS 0 0x1e2f 13 0 0
	CMP_QUERY_STATUS_INT_STATUS 12 12
	DEQUEUE_REQUEST_INT_STATUS 13 13
	CP_ECC_ERROR_INT_STATUS 14 14
	SUA_VIOLATION_INT_STATUS 15 15
	GPF_INT_STATUS 16 16
	WRM_POLL_TIMEOUT_INT_STATUS 17 17
	PRIV_REG_INT_STATUS 23 23
	OPCODE_ERROR_INT_STATUS 24 24
	TIME_STAMP_INT_STATUS 26 26
	RESERVED_BIT_ERROR_INT_STATUS 27 27
	GENERIC2_INT_STATUS 29 29
	GENERIC1_INT_STATUS 30 30
	GENERIC0_INT_STATUS 31 31
regCP_ME1_PIPE2_PRIORITY 0 0x1e3c 1 0 0
	PRIORITY 0 1
regCP_ME1_PIPE3_INT_CNTL 0 0x1e28 13 0 0
	CMP_QUERY_STATUS_INT_ENABLE 12 12
	DEQUEUE_REQUEST_INT_ENABLE 13 13
	CP_ECC_ERROR_INT_ENABLE 14 14
	SUA_VIOLATION_INT_ENABLE 15 15
	GPF_INT_ENABLE 16 16
	WRM_POLL_TIMEOUT_INT_ENABLE 17 17
	PRIV_REG_INT_ENABLE 23 23
	OPCODE_ERROR_INT_ENABLE 24 24
	TIME_STAMP_INT_ENABLE 26 26
	RESERVED_BIT_ERROR_INT_ENABLE 27 27
	GENERIC2_INT_ENABLE 29 29
	GENERIC1_INT_ENABLE 30 30
	GENERIC0_INT_ENABLE 31 31
regCP_ME1_PIPE3_INT_STATUS 0 0x1e30 13 0 0
	CMP_QUERY_STATUS_INT_STATUS 12 12
	DEQUEUE_REQUEST_INT_STATUS 13 13
	CP_ECC_ERROR_INT_STATUS 14 14
	SUA_VIOLATION_INT_STATUS 15 15
	GPF_INT_STATUS 16 16
	WRM_POLL_TIMEOUT_INT_STATUS 17 17
	PRIV_REG_INT_STATUS 23 23
	OPCODE_ERROR_INT_STATUS 24 24
	TIME_STAMP_INT_STATUS 26 26
	RESERVED_BIT_ERROR_INT_STATUS 27 27
	GENERIC2_INT_STATUS 29 29
	GENERIC1_INT_STATUS 30 30
	GENERIC0_INT_STATUS 31 31
regCP_ME1_PIPE3_PRIORITY 0 0x1e3d 1 0 0
	PRIORITY 0 1
regCP_ME1_PIPE_PRIORITY_CNTS 0 0x1e39 4 0 0
	PRIORITY1_CNT 0 7
	PRIORITY2A_CNT 8 15
	PRIORITY2B_CNT 16 23
	PRIORITY3_CNT 24 31
regCP_ME2_INT_STAT_DEBUG 0 0x1e36 13 0 0
	CMP_QUERY_STATUS_INT_ASSERTED 12 12
	DEQUEUE_REQUEST_INT_ASSERTED 13 13
	CP_ECC_ERROR_INT_ASSERTED 14 14
	SUA_VIOLATION_INT_STATUS 15 15
	GPF_INT_ASSERTED 16 16
	WRM_POLL_TIMEOUT_INT_ASSERTED 17 17
	PRIV_REG_INT_ASSERTED 23 23
	OPCODE_ERROR_INT_ASSERTED 24 24
	TIME_STAMP_INT_ASSERTED 26 26
	RESERVED_BIT_ERROR_INT_ASSERTED 27 27
	GENERIC2_INT_ASSERTED 29 29
	GENERIC1_INT_ASSERTED 30 30
	GENERIC0_INT_ASSERTED 31 31
regCP_ME2_PIPE0_INT_CNTL 0 0x1e29 13 0 0
	CMP_QUERY_STATUS_INT_ENABLE 12 12
	DEQUEUE_REQUEST_INT_ENABLE 13 13
	CP_ECC_ERROR_INT_ENABLE 14 14
	SUA_VIOLATION_INT_ENABLE 15 15
	GPF_INT_ENABLE 16 16
	WRM_POLL_TIMEOUT_INT_ENABLE 17 17
	PRIV_REG_INT_ENABLE 23 23
	OPCODE_ERROR_INT_ENABLE 24 24
	TIME_STAMP_INT_ENABLE 26 26
	RESERVED_BIT_ERROR_INT_ENABLE 27 27
	GENERIC2_INT_ENABLE 29 29
	GENERIC1_INT_ENABLE 30 30
	GENERIC0_INT_ENABLE 31 31
regCP_ME2_PIPE0_INT_STATUS 0 0x1e31 13 0 0
	CMP_QUERY_STATUS_INT_STATUS 12 12
	DEQUEUE_REQUEST_INT_STATUS 13 13
	CP_ECC_ERROR_INT_STATUS 14 14
	SUA_VIOLATION_INT_STATUS 15 15
	GPF_INT_STATUS 16 16
	WRM_POLL_TIMEOUT_INT_STATUS 17 17
	PRIV_REG_INT_STATUS 23 23
	OPCODE_ERROR_INT_STATUS 24 24
	TIME_STAMP_INT_STATUS 26 26
	RESERVED_BIT_ERROR_INT_STATUS 27 27
	GENERIC2_INT_STATUS 29 29
	GENERIC1_INT_STATUS 30 30
	GENERIC0_INT_STATUS 31 31
regCP_ME2_PIPE0_PRIORITY 0 0x1e3f 1 0 0
	PRIORITY 0 1
regCP_ME2_PIPE1_INT_CNTL 0 0x1e2a 13 0 0
	CMP_QUERY_STATUS_INT_ENABLE 12 12
	DEQUEUE_REQUEST_INT_ENABLE 13 13
	CP_ECC_ERROR_INT_ENABLE 14 14
	SUA_VIOLATION_INT_ENABLE 15 15
	GPF_INT_ENABLE 16 16
	WRM_POLL_TIMEOUT_INT_ENABLE 17 17
	PRIV_REG_INT_ENABLE 23 23
	OPCODE_ERROR_INT_ENABLE 24 24
	TIME_STAMP_INT_ENABLE 26 26
	RESERVED_BIT_ERROR_INT_ENABLE 27 27
	GENERIC2_INT_ENABLE 29 29
	GENERIC1_INT_ENABLE 30 30
	GENERIC0_INT_ENABLE 31 31
regCP_ME2_PIPE1_INT_STATUS 0 0x1e32 13 0 0
	CMP_QUERY_STATUS_INT_STATUS 12 12
	DEQUEUE_REQUEST_INT_STATUS 13 13
	CP_ECC_ERROR_INT_STATUS 14 14
	SUA_VIOLATION_INT_STATUS 15 15
	GPF_INT_STATUS 16 16
	WRM_POLL_TIMEOUT_INT_STATUS 17 17
	PRIV_REG_INT_STATUS 23 23
	OPCODE_ERROR_INT_STATUS 24 24
	TIME_STAMP_INT_STATUS 26 26
	RESERVED_BIT_ERROR_INT_STATUS 27 27
	GENERIC2_INT_STATUS 29 29
	GENERIC1_INT_STATUS 30 30
	GENERIC0_INT_STATUS 31 31
regCP_ME2_PIPE1_PRIORITY 0 0x1e40 1 0 0
	PRIORITY 0 1
regCP_ME2_PIPE2_INT_CNTL 0 0x1e2b 13 0 0
	CMP_QUERY_STATUS_INT_ENABLE 12 12
	DEQUEUE_REQUEST_INT_ENABLE 13 13
	CP_ECC_ERROR_INT_ENABLE 14 14
	SUA_VIOLATION_INT_ENABLE 15 15
	GPF_INT_ENABLE 16 16
	WRM_POLL_TIMEOUT_INT_ENABLE 17 17
	PRIV_REG_INT_ENABLE 23 23
	OPCODE_ERROR_INT_ENABLE 24 24
	TIME_STAMP_INT_ENABLE 26 26
	RESERVED_BIT_ERROR_INT_ENABLE 27 27
	GENERIC2_INT_ENABLE 29 29
	GENERIC1_INT_ENABLE 30 30
	GENERIC0_INT_ENABLE 31 31
regCP_ME2_PIPE2_INT_STATUS 0 0x1e33 13 0 0
	CMP_QUERY_STATUS_INT_STATUS 12 12
	DEQUEUE_REQUEST_INT_STATUS 13 13
	CP_ECC_ERROR_INT_STATUS 14 14
	SUA_VIOLATION_INT_STATUS 15 15
	GPF_INT_STATUS 16 16
	WRM_POLL_TIMEOUT_INT_STATUS 17 17
	PRIV_REG_INT_STATUS 23 23
	OPCODE_ERROR_INT_STATUS 24 24
	TIME_STAMP_INT_STATUS 26 26
	RESERVED_BIT_ERROR_INT_STATUS 27 27
	GENERIC2_INT_STATUS 29 29
	GENERIC1_INT_STATUS 30 30
	GENERIC0_INT_STATUS 31 31
regCP_ME2_PIPE2_PRIORITY 0 0x1e41 1 0 0
	PRIORITY 0 1
regCP_ME2_PIPE3_INT_CNTL 0 0x1e2c 13 0 0
	CMP_QUERY_STATUS_INT_ENABLE 12 12
	DEQUEUE_REQUEST_INT_ENABLE 13 13
	CP_ECC_ERROR_INT_ENABLE 14 14
	SUA_VIOLATION_INT_ENABLE 15 15
	GPF_INT_ENABLE 16 16
	WRM_POLL_TIMEOUT_INT_ENABLE 17 17
	PRIV_REG_INT_ENABLE 23 23
	OPCODE_ERROR_INT_ENABLE 24 24
	TIME_STAMP_INT_ENABLE 26 26
	RESERVED_BIT_ERROR_INT_ENABLE 27 27
	GENERIC2_INT_ENABLE 29 29
	GENERIC1_INT_ENABLE 30 30
	GENERIC0_INT_ENABLE 31 31
regCP_ME2_PIPE3_INT_STATUS 0 0x1e34 13 0 0
	CMP_QUERY_STATUS_INT_STATUS 12 12
	DEQUEUE_REQUEST_INT_STATUS 13 13
	CP_ECC_ERROR_INT_STATUS 14 14
	SUA_VIOLATION_INT_STATUS 15 15
	GPF_INT_STATUS 16 16
	WRM_POLL_TIMEOUT_INT_STATUS 17 17
	PRIV_REG_INT_STATUS 23 23
	OPCODE_ERROR_INT_STATUS 24 24
	TIME_STAMP_INT_STATUS 26 26
	RESERVED_BIT_ERROR_INT_STATUS 27 27
	GENERIC2_INT_STATUS 29 29
	GENERIC1_INT_STATUS 30 30
	GENERIC0_INT_STATUS 31 31
regCP_ME2_PIPE3_PRIORITY 0 0x1e42 1 0 0
	PRIORITY 0 1
regCP_ME2_PIPE_PRIORITY_CNTS 0 0x1e3e 4 0 0
	PRIORITY1_CNT 0 7
	PRIORITY2A_CNT 8 15
	PRIORITY2B_CNT 16 23
	PRIORITY3_CNT 24 31
regCP_MEC1_F32_INTERRUPT 0 0x1e16 16 0 0
	EDC_ROQ_FED_INT 0 0
	PRIV_REG_INT 1 1
	RESERVED_BIT_ERR_INT 2 2
	EDC_TC_FED_INT 3 3
	EDC_GDS_FED_INT 4 4
	EDC_SCRATCH_FED_INT 5 5
	WAVE_RESTORE_INT 6 6
	SUA_VIOLATION_INT 7 7
	EDC_DMA_FED_INT 8 8
	IQ_TIMER_INT 9 9
	GPF_INT_CPF 10 10
	GPF_INT_DMA 11 11
	GPF_INT_CPC 12 12
	EDC_SR_MEM_FED_INT 13 13
	QUEUE_MESSAGE_INT 14 14
	FATAL_EDC_ERROR_INT 15 15
regCP_MEC1_F32_INT_DIS 0 0x1e5d 16 0 0
	EDC_ROQ_FED_INT 0 0
	PRIV_REG_INT 1 1
	RESERVED_BIT_ERR_INT 2 2
	EDC_TC_FED_INT 3 3
	EDC_GDS_FED_INT 4 4
	EDC_SCRATCH_FED_INT 5 5
	WAVE_RESTORE_INT 6 6
	SUA_VIOLATION_INT 7 7
	EDC_DMA_FED_INT 8 8
	IQ_TIMER_INT 9 9
	GPF_INT_CPF 10 10
	GPF_INT_DMA 11 11
	GPF_INT_CPC 12 12
	EDC_SR_MEM_FED_INT 13 13
	QUEUE_MESSAGE_INT 14 14
	FATAL_EDC_ERROR_INT 15 15
regCP_MEC1_INSTR_PNTR 0 0xf48 1 0 0
	INSTR_PNTR 0 15
regCP_MEC1_INTR_ROUTINE_START 0 0x1e4b 1 0 0
	IR_START 0 19
regCP_MEC1_PRGRM_CNTR_START 0 0x1e46 1 0 0
	IP_START 0 19
regCP_MEC2_F32_INTERRUPT 0 0x1e17 16 0 0
	EDC_ROQ_FED_INT 0 0
	PRIV_REG_INT 1 1
	RESERVED_BIT_ERR_INT 2 2
	EDC_TC_FED_INT 3 3
	EDC_GDS_FED_INT 4 4
	EDC_SCRATCH_FED_INT 5 5
	WAVE_RESTORE_INT 6 6
	SUA_VIOLATION_INT 7 7
	EDC_DMA_FED_INT 8 8
	IQ_TIMER_INT 9 9
	GPF_INT_CPF 10 10
	GPF_INT_DMA 11 11
	GPF_INT_CPC 12 12
	EDC_SR_MEM_FED_INT 13 13
	QUEUE_MESSAGE_INT 14 14
	FATAL_EDC_ERROR_INT 15 15
regCP_MEC2_F32_INT_DIS 0 0x1e5e 16 0 0
	EDC_ROQ_FED_INT 0 0
	PRIV_REG_INT 1 1
	RESERVED_BIT_ERR_INT 2 2
	EDC_TC_FED_INT 3 3
	EDC_GDS_FED_INT 4 4
	EDC_SCRATCH_FED_INT 5 5
	WAVE_RESTORE_INT 6 6
	SUA_VIOLATION_INT 7 7
	EDC_DMA_FED_INT 8 8
	IQ_TIMER_INT 9 9
	GPF_INT_CPF 10 10
	GPF_INT_DMA 11 11
	GPF_INT_CPC 12 12
	EDC_SR_MEM_FED_INT 13 13
	QUEUE_MESSAGE_INT 14 14
	FATAL_EDC_ERROR_INT 15 15
regCP_MEC2_INSTR_PNTR 0 0xf49 1 0 0
	INSTR_PNTR 0 15
regCP_MEC2_INTR_ROUTINE_START 0 0x1e4c 1 0 0
	IR_START 0 19
regCP_MEC2_PRGRM_CNTR_START 0 0x1e47 1 0 0
	IP_START 0 19
regCP_MEC_CNTL 0 0x802 13 0 1
	MEC_ME1_PIPE0_RESET 16 16
	MEC_ME1_PIPE1_RESET 17 17
	MEC_ME1_PIPE2_RESET 18 18
	MEC_ME1_PIPE3_RESET 19 19
	MEC_ME2_PIPE0_RESET 20 20
	MEC_ME2_PIPE1_RESET 21 21
	MEC_ME2_PIPE2_RESET 22 22
	MEC_ME2_PIPE3_RESET 23 23
	MEC_INVALIDATE_ICACHE 27 27
	MEC_ME2_HALT 28 28
	MEC_ME2_STEP 29 29
	MEC_ME1_HALT 30 30
	MEC_ME1_STEP 31 31
regCP_MEC_DC_APERTURE0_BASE 0 0x294a 1 0 1
	BASE 0 31
regCP_MEC_DC_APERTURE0_CNTL 0 0x294c 2 0 1
	VMID 0 3
	BYPASS_MODE 4 4
regCP_MEC_DC_APERTURE0_MASK 0 0x294b 1 0 1
	MASK 0 31
regCP_MEC_DC_APERTURE10_BASE 0 0x2968 1 0 1
	BASE 0 31
regCP_MEC_DC_APERTURE10_CNTL 0 0x296a 2 0 1
	VMID 0 3
	BYPASS_MODE 4 4
regCP_MEC_DC_APERTURE10_MASK 0 0x2969 1 0 1
	MASK 0 31
regCP_MEC_DC_APERTURE11_BASE 0 0x296b 1 0 1
	BASE 0 31
regCP_MEC_DC_APERTURE11_CNTL 0 0x296d 2 0 1
	VMID 0 3
	BYPASS_MODE 4 4
regCP_MEC_DC_APERTURE11_MASK 0 0x296c 1 0 1
	MASK 0 31
regCP_MEC_DC_APERTURE12_BASE 0 0x296e 1 0 1
	BASE 0 31
regCP_MEC_DC_APERTURE12_CNTL 0 0x2970 2 0 1
	VMID 0 3
	BYPASS_MODE 4 4
regCP_MEC_DC_APERTURE12_MASK 0 0x296f 1 0 1
	MASK 0 31
regCP_MEC_DC_APERTURE13_BASE 0 0x2971 1 0 1
	BASE 0 31
regCP_MEC_DC_APERTURE13_CNTL 0 0x2973 2 0 1
	VMID 0 3
	BYPASS_MODE 4 4
regCP_MEC_DC_APERTURE13_MASK 0 0x2972 1 0 1
	MASK 0 31
regCP_MEC_DC_APERTURE14_BASE 0 0x2974 1 0 1
	BASE 0 31
regCP_MEC_DC_APERTURE14_CNTL 0 0x2976 2 0 1
	VMID 0 3
	BYPASS_MODE 4 4
regCP_MEC_DC_APERTURE14_MASK 0 0x2975 1 0 1
	MASK 0 31
regCP_MEC_DC_APERTURE15_BASE 0 0x2977 1 0 1
	BASE 0 31
regCP_MEC_DC_APERTURE15_CNTL 0 0x2979 2 0 1
	VMID 0 3
	BYPASS_MODE 4 4
regCP_MEC_DC_APERTURE15_MASK 0 0x2978 1 0 1
	MASK 0 31
regCP_MEC_DC_APERTURE1_BASE 0 0x294d 1 0 1
	BASE 0 31
regCP_MEC_DC_APERTURE1_CNTL 0 0x294f 2 0 1
	VMID 0 3
	BYPASS_MODE 4 4
regCP_MEC_DC_APERTURE1_MASK 0 0x294e 1 0 1
	MASK 0 31
regCP_MEC_DC_APERTURE2_BASE 0 0x2950 1 0 1
	BASE 0 31
regCP_MEC_DC_APERTURE2_CNTL 0 0x2952 2 0 1
	VMID 0 3
	BYPASS_MODE 4 4
regCP_MEC_DC_APERTURE2_MASK 0 0x2951 1 0 1
	MASK 0 31
regCP_MEC_DC_APERTURE3_BASE 0 0x2953 1 0 1
	BASE 0 31
regCP_MEC_DC_APERTURE3_CNTL 0 0x2955 2 0 1
	VMID 0 3
	BYPASS_MODE 4 4
regCP_MEC_DC_APERTURE3_MASK 0 0x2954 1 0 1
	MASK 0 31
regCP_MEC_DC_APERTURE4_BASE 0 0x2956 1 0 1
	BASE 0 31
regCP_MEC_DC_APERTURE4_CNTL 0 0x2958 2 0 1
	VMID 0 3
	BYPASS_MODE 4 4
regCP_MEC_DC_APERTURE4_MASK 0 0x2957 1 0 1
	MASK 0 31
regCP_MEC_DC_APERTURE5_BASE 0 0x2959 1 0 1
	BASE 0 31
regCP_MEC_DC_APERTURE5_CNTL 0 0x295b 2 0 1
	VMID 0 3
	BYPASS_MODE 4 4
regCP_MEC_DC_APERTURE5_MASK 0 0x295a 1 0 1
	MASK 0 31
regCP_MEC_DC_APERTURE6_BASE 0 0x295c 1 0 1
	BASE 0 31
regCP_MEC_DC_APERTURE6_CNTL 0 0x295e 2 0 1
	VMID 0 3
	BYPASS_MODE 4 4
regCP_MEC_DC_APERTURE6_MASK 0 0x295d 1 0 1
	MASK 0 31
regCP_MEC_DC_APERTURE7_BASE 0 0x295f 1 0 1
	BASE 0 31
regCP_MEC_DC_APERTURE7_CNTL 0 0x2961 2 0 1
	VMID 0 3
	BYPASS_MODE 4 4
regCP_MEC_DC_APERTURE7_MASK 0 0x2960 1 0 1
	MASK 0 31
regCP_MEC_DC_APERTURE8_BASE 0 0x2962 1 0 1
	BASE 0 31
regCP_MEC_DC_APERTURE8_CNTL 0 0x2964 2 0 1
	VMID 0 3
	BYPASS_MODE 4 4
regCP_MEC_DC_APERTURE8_MASK 0 0x2963 1 0 1
	MASK 0 31
regCP_MEC_DC_APERTURE9_BASE 0 0x2965 1 0 1
	BASE 0 31
regCP_MEC_DC_APERTURE9_CNTL 0 0x2967 2 0 1
	VMID 0 3
	BYPASS_MODE 4 4
regCP_MEC_DC_APERTURE9_MASK 0 0x2966 1 0 1
	MASK 0 31
regCP_MEC_DC_BASE_CNTL 0 0x290b 2 0 1
	VMID 0 3
	CACHE_POLICY 24 25
regCP_MEC_DC_BASE_HI 0 0x5871 1 0 1
	DC_BASE_HI 0 15
regCP_MEC_DC_BASE_LO 0 0x5870 1 0 1
	DC_BASE_LO 16 31
regCP_MEC_DC_OP_CNTL 0 0x290c 3 0 1
	INVALIDATE_DCACHE 0 0
	INVALIDATE_DCACHE_COMPLETE 1 1
	BYPASS_ALL 2 2
regCP_MEC_DM_INDEX_ADDR 0 0x5c02 1 0 1
	ADDR 0 31
regCP_MEC_DM_INDEX_DATA 0 0x5c03 1 0 1
	DATA 0 31
regCP_MEC_DOORBELL_RANGE_LOWER 0 0x1dfc 1 0 0
	DOORBELL_RANGE_LOWER 2 11
regCP_MEC_DOORBELL_RANGE_UPPER 0 0x1dfd 1 0 0
	DOORBELL_RANGE_UPPER 2 11
regCP_MEC_GP0_HI 0 0x2911 1 0 1
	M_RET_ADDR 0 31
regCP_MEC_GP0_LO 0 0x2910 2 0 1
	PG_VIRT_HALTED 0 0
	DATA 1 31
regCP_MEC_GP1_HI 0 0x2913 1 0 1
	RD_WR_SELECT_HI 0 31
regCP_MEC_GP1_LO 0 0x2912 1 0 1
	RD_WR_SELECT_LO 0 31
regCP_MEC_GP2_HI 0 0x2915 1 0 1
	STACK_PNTR_HI 0 31
regCP_MEC_GP2_LO 0 0x2914 1 0 1
	STACK_PNTR_LO 0 31
regCP_MEC_GP3_HI 0 0x2917 1 0 1
	DATA 0 31
regCP_MEC_GP3_LO 0 0x2916 1 0 1
	DATA 0 31
regCP_MEC_GP4_HI 0 0x2919 1 0 1
	DATA 0 31
regCP_MEC_GP4_LO 0 0x2918 1 0 1
	DATA 0 31
regCP_MEC_GP5_HI 0 0x291b 1 0 1
	M_RET_ADDR 0 31
regCP_MEC_GP5_LO 0 0x291a 2 0 1
	PG_VIRT_HALTED 0 0
	DATA 1 31
regCP_MEC_GP6_HI 0 0x291d 1 0 1
	RD_WR_SELECT_HI 0 31
regCP_MEC_GP6_LO 0 0x291c 1 0 1
	RD_WR_SELECT_LO 0 31
regCP_MEC_GP7_HI 0 0x291f 1 0 1
	STACK_PNTR_HI 0 31
regCP_MEC_GP7_LO 0 0x291e 1 0 1
	STACK_PNTR_LO 0 31
regCP_MEC_GP8_HI 0 0x2921 1 0 1
	DATA 0 31
regCP_MEC_GP8_LO 0 0x2920 1 0 1
	DATA 0 31
regCP_MEC_GP9_HI 0 0x2923 1 0 1
	DATA 0 31
regCP_MEC_GP9_LO 0 0x2922 1 0 1
	DATA 0 31
regCP_MEC_ISA_CNTL 0 0x2903 1 0 1
	ISA_MODE 0 0
regCP_MEC_JT_STAT 0 0x1ed5 2 0 0
	JT_LOADED 0 7
	WR_MASK 16 23
regCP_MEC_LOCAL_APERTURE 0 0x292b 1 0 1
	APERTURE 0 2
regCP_MEC_LOCAL_BASE0_HI 0 0x2928 1 0 1
	BASE0_HI 0 15
regCP_MEC_LOCAL_BASE0_LO 0 0x2927 1 0 1
	BASE0_LO 16 31
regCP_MEC_LOCAL_INSTR_APERTURE 0 0x2930 1 0 1
	APERTURE 0 2
regCP_MEC_LOCAL_INSTR_BASE_HI 0 0x292d 1 0 1
	BASE_HI 0 15
regCP_MEC_LOCAL_INSTR_BASE_LO 0 0x292c 1 0 1
	BASE_LO 16 31
regCP_MEC_LOCAL_INSTR_MASK_HI 0 0x292f 1 0 1
	MASK_HI 0 15
regCP_MEC_LOCAL_INSTR_MASK_LO 0 0x292e 1 0 1
	MASK_LO 16 31
regCP_MEC_LOCAL_MASK0_HI 0 0x292a 1 0 1
	MASK0_HI 0 15
regCP_MEC_LOCAL_MASK0_LO 0 0x2929 1 0 1
	MASK0_LO 16 31
regCP_MEC_LOCAL_SCRATCH_APERTURE 0 0x2931 1 0 1
	APERTURE 0 2
regCP_MEC_LOCAL_SCRATCH_BASE_HI 0 0x2933 1 0 1
	BASE_HI 0 15
regCP_MEC_LOCAL_SCRATCH_BASE_LO 0 0x2932 1 0 1
	BASE_LO 16 31
regCP_MEC_MDBASE_HI 0 0x5871 1 0 1
	BASE_HI 0 15
regCP_MEC_MDBASE_LO 0 0x5870 1 0 1
	BASE_LO 16 31
regCP_MEC_MDBOUND_HI 0 0x5875 1 0 1
	BOUND_HI 0 31
regCP_MEC_MDBOUND_LO 0 0x5874 1 0 1
	BOUND_LO 0 31
regCP_MEC_ME1_HEADER_DUMP 0 0xe2e 1 0 0
	HEADER_DUMP 0 31
regCP_MEC_ME1_UCODE_ADDR 0 0x581a 1 0 1
	UCODE_ADDR 0 19
regCP_MEC_ME1_UCODE_DATA 0 0x581b 1 0 1
	UCODE_DATA 0 31
regCP_MEC_ME2_HEADER_DUMP 0 0xe2f 1 0 0
	HEADER_DUMP 0 31
regCP_MEC_ME2_UCODE_ADDR 0 0x581c 1 0 1
	UCODE_ADDR 0 19
regCP_MEC_ME2_UCODE_DATA 0 0x581d 1 0 1
	UCODE_DATA 0 31
regCP_MEC_MIBOUND_HI 0 0x5873 1 0 1
	BOUND_HI 0 31
regCP_MEC_MIBOUND_LO 0 0x5872 1 0 1
	BOUND_LO 0 31
regCP_MEC_MIE_HI 0 0x2906 1 0 1
	MEC_INT 0 31
regCP_MEC_MIE_LO 0 0x2905 1 0 1
	MEC_INT 0 31
regCP_MEC_MIP_HI 0 0x290a 1 0 1
	MIP_HI 0 31
regCP_MEC_MIP_LO 0 0x2909 1 0 1
	MIP_LO 0 31
regCP_MEC_MTIMECMP_HI 0 0x290e 1 0 1
	TIME_HI 0 31
regCP_MEC_MTIMECMP_LO 0 0x290d 1 0 1
	TIME_LO 0 31
regCP_MEC_MTVEC_HI 0 0x2902 1 0 1
	ADDR_LO 0 31
regCP_MEC_MTVEC_LO 0 0x2901 1 0 1
	ADDR_LO 0 31
regCP_MEC_RS64_CNTL 0 0x2904 11 0 1
	MEC_INVALIDATE_ICACHE 4 4
	MEC_PIPE0_RESET 16 16
	MEC_PIPE1_RESET 17 17
	MEC_PIPE2_RESET 18 18
	MEC_PIPE3_RESET 19 19
	MEC_PIPE0_ACTIVE 26 26
	MEC_PIPE1_ACTIVE 27 27
	MEC_PIPE2_ACTIVE 28 28
	MEC_PIPE3_ACTIVE 29 29
	MEC_HALT 30 30
	MEC_STEP 31 31
regCP_MEC_RS64_INSTR_PNTR 0 0x2908 1 0 1
	INSTR_PNTR 0 19
regCP_MEC_RS64_INTERRUPT 0 0x2907 1 0 1
	MEC_INT 0 31
regCP_MEC_RS64_INTERRUPT_DATA_16 0 0x293a 1 0 1
	DATA 0 31
regCP_MEC_RS64_INTERRUPT_DATA_17 0 0x293b 1 0 1
	DATA 0 31
regCP_MEC_RS64_INTERRUPT_DATA_18 0 0x293c 1 0 1
	DATA 0 31
regCP_MEC_RS64_INTERRUPT_DATA_19 0 0x293d 1 0 1
	DATA 0 31
regCP_MEC_RS64_INTERRUPT_DATA_20 0 0x293e 1 0 1
	DATA 0 31
regCP_MEC_RS64_INTERRUPT_DATA_21 0 0x293f 1 0 1
	DATA 0 31
regCP_MEC_RS64_INTERRUPT_DATA_22 0 0x2940 1 0 1
	DATA 0 31
regCP_MEC_RS64_INTERRUPT_DATA_23 0 0x2941 1 0 1
	DATA 0 31
regCP_MEC_RS64_INTERRUPT_DATA_24 0 0x2942 1 0 1
	DATA 0 31
regCP_MEC_RS64_INTERRUPT_DATA_25 0 0x2943 1 0 1
	DATA 0 31
regCP_MEC_RS64_INTERRUPT_DATA_26 0 0x2944 1 0 1
	DATA 0 31
regCP_MEC_RS64_INTERRUPT_DATA_27 0 0x2945 1 0 1
	DATA 0 31
regCP_MEC_RS64_INTERRUPT_DATA_28 0 0x2946 1 0 1
	DATA 0 31
regCP_MEC_RS64_INTERRUPT_DATA_29 0 0x2947 1 0 1
	DATA 0 31
regCP_MEC_RS64_INTERRUPT_DATA_30 0 0x2948 1 0 1
	DATA 0 31
regCP_MEC_RS64_INTERRUPT_DATA_31 0 0x2949 1 0 1
	DATA 0 31
regCP_MEC_RS64_PENDING_INTERRUPT 0 0x2935 1 0 1
	PENDING_INTERRUPT 0 31
regCP_MEC_RS64_PERFCOUNT_CNTL 0 0x2934 1 0 1
	EVENT_SEL 0 4
regCP_MEC_RS64_PRGRM_CNTR_START 0 0x2900 1 0 1
	IP_START 0 31
regCP_MEC_RS64_PRGRM_CNTR_START_HI 0 0x2938 1 0 1
	IP_START 0 29
regCP_MEQ_AVAIL 0 0xf7d 1 0 0
	MEQ_CNT 0 9
regCP_MEQ_STAT 0 0xf85 2 0 0
	MEQ_RPTR 0 9
	MEQ_WPTR 16 25
regCP_MEQ_THRESHOLDS 0 0xf79 2 0 0
	MEQ1_START 0 7
	MEQ2_START 8 15
regCP_MES_CNTL 0 0x2807 11 0 1
	MES_INVALIDATE_ICACHE 4 4
	MES_PIPE0_RESET 16 16
	MES_PIPE1_RESET 17 17
	MES_PIPE2_RESET 18 18
	MES_PIPE3_RESET 19 19
	MES_PIPE0_ACTIVE 26 26
	MES_PIPE1_ACTIVE 27 27
	MES_PIPE2_ACTIVE 28 28
	MES_PIPE3_ACTIVE 29 29
	MES_HALT 30 30
	MES_STEP 31 31
regCP_MES_DC_APERTURE0_BASE 0 0x28af 1 0 1
	BASE 0 31
regCP_MES_DC_APERTURE0_CNTL 0 0x28b1 2 0 1
	VMID 0 3
	BYPASS_MODE 4 4
regCP_MES_DC_APERTURE0_MASK 0 0x28b0 1 0 1
	MASK 0 31
regCP_MES_DC_APERTURE10_BASE 0 0x28cd 1 0 1
	BASE 0 31
regCP_MES_DC_APERTURE10_CNTL 0 0x28cf 2 0 1
	VMID 0 3
	BYPASS_MODE 4 4
regCP_MES_DC_APERTURE10_MASK 0 0x28ce 1 0 1
	MASK 0 31
regCP_MES_DC_APERTURE11_BASE 0 0x28d0 1 0 1
	BASE 0 31
regCP_MES_DC_APERTURE11_CNTL 0 0x28d2 2 0 1
	VMID 0 3
	BYPASS_MODE 4 4
regCP_MES_DC_APERTURE11_MASK 0 0x28d1 1 0 1
	MASK 0 31
regCP_MES_DC_APERTURE12_BASE 0 0x28d3 1 0 1
	BASE 0 31
regCP_MES_DC_APERTURE12_CNTL 0 0x28d5 2 0 1
	VMID 0 3
	BYPASS_MODE 4 4
regCP_MES_DC_APERTURE12_MASK 0 0x28d4 1 0 1
	MASK 0 31
regCP_MES_DC_APERTURE13_BASE 0 0x28d6 1 0 1
	BASE 0 31
regCP_MES_DC_APERTURE13_CNTL 0 0x28d8 2 0 1
	VMID 0 3
	BYPASS_MODE 4 4
regCP_MES_DC_APERTURE13_MASK 0 0x28d7 1 0 1
	MASK 0 31
regCP_MES_DC_APERTURE14_BASE 0 0x28d9 1 0 1
	BASE 0 31
regCP_MES_DC_APERTURE14_CNTL 0 0x28db 2 0 1
	VMID 0 3
	BYPASS_MODE 4 4
regCP_MES_DC_APERTURE14_MASK 0 0x28da 1 0 1
	MASK 0 31
regCP_MES_DC_APERTURE15_BASE 0 0x28dc 1 0 1
	BASE 0 31
regCP_MES_DC_APERTURE15_CNTL 0 0x28de 2 0 1
	VMID 0 3
	BYPASS_MODE 4 4
regCP_MES_DC_APERTURE15_MASK 0 0x28dd 1 0 1
	MASK 0 31
regCP_MES_DC_APERTURE1_BASE 0 0x28b2 1 0 1
	BASE 0 31
regCP_MES_DC_APERTURE1_CNTL 0 0x28b4 2 0 1
	VMID 0 3
	BYPASS_MODE 4 4
regCP_MES_DC_APERTURE1_MASK 0 0x28b3 1 0 1
	MASK 0 31
regCP_MES_DC_APERTURE2_BASE 0 0x28b5 1 0 1
	BASE 0 31
regCP_MES_DC_APERTURE2_CNTL 0 0x28b7 2 0 1
	VMID 0 3
	BYPASS_MODE 4 4
regCP_MES_DC_APERTURE2_MASK 0 0x28b6 1 0 1
	MASK 0 31
regCP_MES_DC_APERTURE3_BASE 0 0x28b8 1 0 1
	BASE 0 31
regCP_MES_DC_APERTURE3_CNTL 0 0x28ba 2 0 1
	VMID 0 3
	BYPASS_MODE 4 4
regCP_MES_DC_APERTURE3_MASK 0 0x28b9 1 0 1
	MASK 0 31
regCP_MES_DC_APERTURE4_BASE 0 0x28bb 1 0 1
	BASE 0 31
regCP_MES_DC_APERTURE4_CNTL 0 0x28bd 2 0 1
	VMID 0 3
	BYPASS_MODE 4 4
regCP_MES_DC_APERTURE4_MASK 0 0x28bc 1 0 1
	MASK 0 31
regCP_MES_DC_APERTURE5_BASE 0 0x28be 1 0 1
	BASE 0 31
regCP_MES_DC_APERTURE5_CNTL 0 0x28c0 2 0 1
	VMID 0 3
	BYPASS_MODE 4 4
regCP_MES_DC_APERTURE5_MASK 0 0x28bf 1 0 1
	MASK 0 31
regCP_MES_DC_APERTURE6_BASE 0 0x28c1 1 0 1
	BASE 0 31
regCP_MES_DC_APERTURE6_CNTL 0 0x28c3 2 0 1
	VMID 0 3
	BYPASS_MODE 4 4
regCP_MES_DC_APERTURE6_MASK 0 0x28c2 1 0 1
	MASK 0 31
regCP_MES_DC_APERTURE7_BASE 0 0x28c4 1 0 1
	BASE 0 31
regCP_MES_DC_APERTURE7_CNTL 0 0x28c6 2 0 1
	VMID 0 3
	BYPASS_MODE 4 4
regCP_MES_DC_APERTURE7_MASK 0 0x28c5 1 0 1
	MASK 0 31
regCP_MES_DC_APERTURE8_BASE 0 0x28c7 1 0 1
	BASE 0 31
regCP_MES_DC_APERTURE8_CNTL 0 0x28c9 2 0 1
	VMID 0 3
	BYPASS_MODE 4 4
regCP_MES_DC_APERTURE8_MASK 0 0x28c8 1 0 1
	MASK 0 31
regCP_MES_DC_APERTURE9_BASE 0 0x28ca 1 0 1
	BASE 0 31
regCP_MES_DC_APERTURE9_CNTL 0 0x28cc 2 0 1
	VMID 0 3
	BYPASS_MODE 4 4
regCP_MES_DC_APERTURE9_MASK 0 0x28cb 1 0 1
	MASK 0 31
regCP_MES_DC_BASE_CNTL 0 0x2836 2 0 1
	VMID 0 3
	CACHE_POLICY 24 25
regCP_MES_DC_BASE_HI 0 0x5855 1 0 1
	DC_BASE_HI 0 15
regCP_MES_DC_BASE_LO 0 0x5854 1 0 1
	DC_BASE_LO 16 31
regCP_MES_DC_OP_CNTL 0 0x2837 3 0 1
	INVALIDATE_DCACHE 0 0
	INVALIDATE_DCACHE_COMPLETE 1 1
	BYPASS_ALL 2 2
regCP_MES_DM_INDEX_ADDR 0 0x5c00 1 0 1
	ADDR 0 31
regCP_MES_DM_INDEX_DATA 0 0x5c01 1 0 1
	DATA 0 31
regCP_MES_DOORBELL_CONTROL1 0 0x283c 3 0 1
	DOORBELL_OFFSET 2 27
	DOORBELL_EN 30 30
	DOORBELL_HIT 31 31
regCP_MES_DOORBELL_CONTROL2 0 0x283d 3 0 1
	DOORBELL_OFFSET 2 27
	DOORBELL_EN 30 30
	DOORBELL_HIT 31 31
regCP_MES_DOORBELL_CONTROL3 0 0x283e 3 0 1
	DOORBELL_OFFSET 2 27
	DOORBELL_EN 30 30
	DOORBELL_HIT 31 31
regCP_MES_DOORBELL_CONTROL4 0 0x283f 3 0 1
	DOORBELL_OFFSET 2 27
	DOORBELL_EN 30 30
	DOORBELL_HIT 31 31
regCP_MES_DOORBELL_CONTROL5 0 0x2840 3 0 1
	DOORBELL_OFFSET 2 27
	DOORBELL_EN 30 30
	DOORBELL_HIT 31 31
regCP_MES_DOORBELL_CONTROL6 0 0x2841 3 0 1
	DOORBELL_OFFSET 2 27
	DOORBELL_EN 30 30
	DOORBELL_HIT 31 31
regCP_MES_GP0_HI 0 0x2844 1 0 1
	M_RET_ADDR 0 31
regCP_MES_GP0_LO 0 0x2843 2 0 1
	PG_VIRT_HALTED 0 0
	DATA 1 31
regCP_MES_GP1_HI 0 0x2846 1 0 1
	RD_WR_SELECT_HI 0 31
regCP_MES_GP1_LO 0 0x2845 1 0 1
	RD_WR_SELECT_LO 0 31
regCP_MES_GP2_HI 0 0x2848 1 0 1
	STACK_PNTR_HI 0 31
regCP_MES_GP2_LO 0 0x2847 1 0 1
	STACK_PNTR_LO 0 31
regCP_MES_GP3_HI 0 0x284a 1 0 1
	DATA 0 31
regCP_MES_GP3_LO 0 0x2849 1 0 1
	DATA 0 31
regCP_MES_GP4_HI 0 0x284c 1 0 1
	DATA 0 31
regCP_MES_GP4_LO 0 0x284b 1 0 1
	DATA 0 31
regCP_MES_GP5_HI 0 0x284e 1 0 1
	M_RET_ADDR 0 31
regCP_MES_GP5_LO 0 0x284d 2 0 1
	PG_VIRT_HALTED 0 0
	DATA 1 31
regCP_MES_GP6_HI 0 0x2850 1 0 1
	RD_WR_SELECT_HI 0 31
regCP_MES_GP6_LO 0 0x284f 1 0 1
	RD_WR_SELECT_LO 0 31
regCP_MES_GP7_HI 0 0x2852 1 0 1
	STACK_PNTR_HI 0 31
regCP_MES_GP7_LO 0 0x2851 1 0 1
	STACK_PNTR_LO 0 31
regCP_MES_GP8_HI 0 0x2854 1 0 1
	DATA 0 31
regCP_MES_GP8_LO 0 0x2853 1 0 1
	DATA 0 31
regCP_MES_GP9_HI 0 0x2856 1 0 1
	DATA 0 31
regCP_MES_GP9_LO 0 0x2855 1 0 1
	DATA 0 31
regCP_MES_HEADER_DUMP 0 0x280d 1 0 1
	HEADER_DUMP 0 31
regCP_MES_IC_BASE_CNTL 0 0x5852 3 0 1
	VMID 0 3
	EXE_DISABLE 23 23
	CACHE_POLICY 24 25
regCP_MES_IC_BASE_HI 0 0x5851 1 0 1
	IC_BASE_HI 0 15
regCP_MES_IC_BASE_LO 0 0x5850 1 0 1
	IC_BASE_LO 12 31
regCP_MES_IC_OP_CNTL 0 0x2820 3 0 1
	INVALIDATE_CACHE 0 0
	PRIME_ICACHE 4 4
	ICACHE_PRIMED 5 5
regCP_MES_INSTR_PNTR 0 0x2813 1 0 1
	INSTR_PNTR 0 19
regCP_MES_INTERRUPT 0 0x2810 1 0 1
	MES_INT 0 31
regCP_MES_INTERRUPT_DATA_16 0 0x289f 1 0 1
	DATA 0 31
regCP_MES_INTERRUPT_DATA_17 0 0x28a0 1 0 1
	DATA 0 31
regCP_MES_INTERRUPT_DATA_18 0 0x28a1 1 0 1
	DATA 0 31
regCP_MES_INTERRUPT_DATA_19 0 0x28a2 1 0 1
	DATA 0 31
regCP_MES_INTERRUPT_DATA_20 0 0x28a3 1 0 1
	DATA 0 31
regCP_MES_INTERRUPT_DATA_21 0 0x28a4 1 0 1
	DATA 0 31
regCP_MES_INTERRUPT_DATA_22 0 0x28a5 1 0 1
	DATA 0 31
regCP_MES_INTERRUPT_DATA_23 0 0x28a6 1 0 1
	DATA 0 31
regCP_MES_INTERRUPT_DATA_24 0 0x28a7 1 0 1
	DATA 0 31
regCP_MES_INTERRUPT_DATA_25 0 0x28a8 1 0 1
	DATA 0 31
regCP_MES_INTERRUPT_DATA_26 0 0x28a9 1 0 1
	DATA 0 31
regCP_MES_INTERRUPT_DATA_27 0 0x28aa 1 0 1
	DATA 0 31
regCP_MES_INTERRUPT_DATA_28 0 0x28ab 1 0 1
	DATA 0 31
regCP_MES_INTERRUPT_DATA_29 0 0x28ac 1 0 1
	DATA 0 31
regCP_MES_INTERRUPT_DATA_30 0 0x28ad 1 0 1
	DATA 0 31
regCP_MES_INTERRUPT_DATA_31 0 0x28ae 1 0 1
	DATA 0 31
regCP_MES_INTR_ROUTINE_START 0 0x2801 1 0 1
	IR_START 0 31
regCP_MES_INTR_ROUTINE_START_HI 0 0x2802 1 0 1
	IR_START 0 31
regCP_MES_LOCAL_APERTURE 0 0x2887 1 0 1
	APERTURE 0 2
regCP_MES_LOCAL_BASE0_HI 0 0x2884 1 0 1
	BASE0_HI 0 15
regCP_MES_LOCAL_BASE0_LO 0 0x2883 1 0 1
	BASE0_LO 16 31
regCP_MES_LOCAL_INSTR_APERTURE 0 0x288c 1 0 1
	APERTURE 0 2
regCP_MES_LOCAL_INSTR_BASE_HI 0 0x2889 1 0 1
	BASE_HI 0 15
regCP_MES_LOCAL_INSTR_BASE_LO 0 0x2888 1 0 1
	BASE_LO 16 31
regCP_MES_LOCAL_INSTR_MASK_HI 0 0x288b 1 0 1
	MASK_HI 0 15
regCP_MES_LOCAL_INSTR_MASK_LO 0 0x288a 1 0 1
	MASK_LO 16 31
regCP_MES_LOCAL_MASK0_HI 0 0x2886 1 0 1
	MASK0_HI 0 15
regCP_MES_LOCAL_MASK0_LO 0 0x2885 1 0 1
	MASK0_LO 16 31
regCP_MES_LOCAL_SCRATCH_APERTURE 0 0x288d 1 0 1
	APERTURE 0 2
regCP_MES_LOCAL_SCRATCH_BASE_HI 0 0x288f 1 0 1
	BASE_HI 0 15
regCP_MES_LOCAL_SCRATCH_BASE_LO 0 0x288e 1 0 1
	BASE_LO 16 31
regCP_MES_MARCHID_HI 0 0x2831 1 0 1
	MARCHID_HI 0 31
regCP_MES_MARCHID_LO 0 0x2830 1 0 1
	MARCHID_LO 0 31
regCP_MES_MBADADDR_HI 0 0x281d 1 0 1
	ADDR_HI 0 31
regCP_MES_MBADADDR_LO 0 0x281c 1 0 1
	ADDR_LO 0 31
regCP_MES_MCAUSE_HI 0 0x281b 1 0 1
	CAUSE_HI 0 31
regCP_MES_MCAUSE_LO 0 0x281a 1 0 1
	CAUSE_LO 0 31
regCP_MES_MCYCLE_HI 0 0x2827 1 0 1
	CYCLE_HI 0 31
regCP_MES_MCYCLE_LO 0 0x2826 1 0 1
	CYCLE_LO 0 31
regCP_MES_MDBASE_HI 0 0x5855 1 0 1
	BASE_HI 0 15
regCP_MES_MDBASE_LO 0 0x5854 1 0 1
	BASE_LO 16 31
regCP_MES_MDBOUND_HI 0 0x585e 1 0 1
	BOUND_HI 0 31
regCP_MES_MDBOUND_LO 0 0x585d 1 0 1
	BOUND_LO 0 31
regCP_MES_MEPC_HI 0 0x2819 1 0 1
	MEPC_HI 0 31
regCP_MES_MEPC_LO 0 0x2818 1 0 1
	MEPC_LO 0 31
regCP_MES_MHARTID_HI 0 0x2835 1 0 1
	MHARTID_HI 0 31
regCP_MES_MHARTID_LO 0 0x2834 1 0 1
	MHARTID_LO 0 31
regCP_MES_MIBASE_HI 0 0x5851 1 0 1
	IC_BASE_HI 0 15
regCP_MES_MIBASE_LO 0 0x5850 1 0 1
	IC_BASE_LO 12 31
regCP_MES_MIBOUND_HI 0 0x585c 1 0 1
	BOUND_HI 0 31
regCP_MES_MIBOUND_LO 0 0x585b 1 0 1
	BOUND_LO 0 31
regCP_MES_MIE_HI 0 0x280f 1 0 1
	MES_INT 0 31
regCP_MES_MIE_LO 0 0x280e 1 0 1
	MES_INT 0 31
regCP_MES_MIMPID_HI 0 0x2833 1 0 1
	MIMPID_HI 0 31
regCP_MES_MIMPID_LO 0 0x2832 1 0 1
	MIMPID_LO 0 31
regCP_MES_MINSTRET_HI 0 0x282b 1 0 1
	INSTRET_HI 0 31
regCP_MES_MINSTRET_LO 0 0x282a 1 0 1
	INSTRET_LO 0 31
regCP_MES_MIP_HI 0 0x281f 1 0 1
	MIP_HI 0 31
regCP_MES_MIP_LO 0 0x281e 1 0 1
	MIP_LO 0 31
regCP_MES_MISA_HI 0 0x282d 1 0 1
	MISA_HI 0 31
regCP_MES_MISA_LO 0 0x282c 1 0 1
	MISA_LO 0 31
regCP_MES_MSCRATCH_HI 0 0x2814 1 0 1
	DATA 0 31
regCP_MES_MSCRATCH_LO 0 0x2815 1 0 1
	DATA 0 31
regCP_MES_MSTATUS_HI 0 0x2817 1 0 1
	STATUS_HI 0 31
regCP_MES_MSTATUS_LO 0 0x2816 1 0 1
	STATUS_LO 0 31
regCP_MES_MTIMECMP_HI 0 0x2839 1 0 1
	TIME_HI 0 31
regCP_MES_MTIMECMP_LO 0 0x2838 1 0 1
	TIME_LO 0 31
regCP_MES_MTIME_HI 0 0x2829 1 0 1
	TIME_HI 0 31
regCP_MES_MTIME_LO 0 0x2828 1 0 1
	TIME_LO 0 31
regCP_MES_MTVEC_HI 0 0x2802 1 0 1
	ADDR_LO 0 31
regCP_MES_MTVEC_LO 0 0x2801 1 0 1
	ADDR_LO 0 31
regCP_MES_MVENDORID_HI 0 0x282f 1 0 1
	MVENDORID_HI 0 31
regCP_MES_MVENDORID_LO 0 0x282e 1 0 1
	MVENDORID_LO 0 31
regCP_MES_PENDING_INTERRUPT 0 0x289a 1 0 1
	PENDING_INTERRUPT 0 31
regCP_MES_PERFCOUNT_CNTL 0 0x2899 1 0 1
	EVENT_SEL 0 4
regCP_MES_PIPE0_PRIORITY 0 0x2809 1 0 1
	PRIORITY 0 1
regCP_MES_PIPE1_PRIORITY 0 0x280a 1 0 1
	PRIORITY 0 1
regCP_MES_PIPE2_PRIORITY 0 0x280b 1 0 1
	PRIORITY 0 1
regCP_MES_PIPE3_PRIORITY 0 0x280c 1 0 1
	PRIORITY 0 1
regCP_MES_PIPE_PRIORITY_CNTS 0 0x2808 4 0 1
	PRIORITY1_CNT 0 7
	PRIORITY2A_CNT 8 15
	PRIORITY2B_CNT 16 23
	PRIORITY3_CNT 24 31
regCP_MES_PRGRM_CNTR_START 0 0x2800 1 0 1
	IP_START 0 31
regCP_MES_PRGRM_CNTR_START_HI 0 0x289d 1 0 1
	IP_START 0 29
regCP_MES_PROCESS_QUANTUM_PIPE0 0 0x283a 4 0 1
	QUANTUM_DURATION 0 27
	TIMER_EXPIRED 28 28
	QUANTUM_SCALE 29 30
	QUANTUM_EN 31 31
regCP_MES_PROCESS_QUANTUM_PIPE1 0 0x283b 4 0 1
	QUANTUM_DURATION 0 27
	TIMER_EXPIRED 28 28
	QUANTUM_SCALE 29 30
	QUANTUM_EN 31 31
regCP_MES_SCRATCH_DATA 0 0x2812 1 0 1
	SCRATCH_DATA 0 31
regCP_MES_SCRATCH_INDEX 0 0x2811 2 0 1
	SCRATCH_INDEX 0 8
	SCRATCH_INDEX_64BIT_MODE 31 31
regCP_ME_ATOMIC_PREOP_HI 0 0x205e 1 0 1
	ATOMIC_PREOP_HI 0 31
regCP_ME_ATOMIC_PREOP_LO 0 0x205d 1 0 1
	ATOMIC_PREOP_LO 0 31
regCP_ME_CNTL 0 0x803 19 0 1
	CE_INVALIDATE_ICACHE 4 4
	PFP_INVALIDATE_ICACHE 6 6
	ME_INVALIDATE_ICACHE 8 8
	PFP_PIPE0_DISABLE 12 12
	PFP_PIPE1_DISABLE 13 13
	ME_PIPE0_DISABLE 14 14
	ME_PIPE1_DISABLE 15 15
	CE_PIPE0_RESET 16 16
	CE_PIPE1_RESET 17 17
	PFP_PIPE0_RESET 18 18
	PFP_PIPE1_RESET 19 19
	ME_PIPE0_RESET 20 20
	ME_PIPE1_RESET 21 21
	CE_HALT 24 24
	CE_STEP 25 25
	PFP_HALT 26 26
	PFP_STEP 27 27
	ME_HALT 28 28
	ME_STEP 29 29
regCP_ME_COHER_BASE 0 0x2101 1 0 1
	COHER_BASE_256B 0 31
regCP_ME_COHER_BASE_HI 0 0x2102 1 0 1
	COHER_BASE_HI_256B 0 7
regCP_ME_COHER_CNTL 0 0x20fe 13 0 1
	DEST_BASE_0_ENA 0 0
	DEST_BASE_1_ENA 1 1
	CB0_DEST_BASE_ENA 6 6
	CB1_DEST_BASE_ENA 7 7
	CB2_DEST_BASE_ENA 8 8
	CB3_DEST_BASE_ENA 9 9
	CB4_DEST_BASE_ENA 10 10
	CB5_DEST_BASE_ENA 11 11
	CB6_DEST_BASE_ENA 12 12
	CB7_DEST_BASE_ENA 13 13
	DB_DEST_BASE_ENA 14 14
	DEST_BASE_2_ENA 19 19
	DEST_BASE_3_ENA 21 21
regCP_ME_COHER_SIZE 0 0x20ff 1 0 1
	COHER_SIZE_256B 0 31
regCP_ME_COHER_SIZE_HI 0 0x2100 1 0 1
	COHER_SIZE_HI_256B 0 7
regCP_ME_COHER_STATUS 0 0x2103 2 0 1
	MATCHING_GFX_CNTX 0 7
	STATUS 31 31
regCP_ME_F32_INTERRUPT 0 0x1e13 4 0 0
	ECC_ERROR_INT 0 0
	TIME_STAMP_INT 1 1
	ME_F32_INT_2 2 2
	ME_F32_INT_3 3 3
regCP_ME_GDS_ATOMIC0_PREOP_HI 0 0x2060 1 0 1
	GDS_ATOMIC0_PREOP_HI 0 31
regCP_ME_GDS_ATOMIC0_PREOP_LO 0 0x205f 1 0 1
	GDS_ATOMIC0_PREOP_LO 0 31
regCP_ME_GDS_ATOMIC1_PREOP_HI 0 0x2062 1 0 1
	GDS_ATOMIC1_PREOP_HI 0 31
regCP_ME_GDS_ATOMIC1_PREOP_LO 0 0x2061 1 0 1
	GDS_ATOMIC1_PREOP_LO 0 31
regCP_ME_HEADER_DUMP 0 0xf41 1 0 0
	ME_HEADER_DUMP 0 31
regCP_ME_IC_BASE_CNTL 0 0x5846 4 0 1
	VMID 0 3
	ADDRESS_CLAMP 4 4
	EXE_DISABLE 23 23
	CACHE_POLICY 24 25
regCP_ME_IC_BASE_HI 0 0x5845 1 0 1
	IC_BASE_HI 0 15
regCP_ME_IC_BASE_LO 0 0x5844 1 0 1
	IC_BASE_LO 12 31
regCP_ME_IC_OP_CNTL 0 0x5847 4 0 1
	INVALIDATE_CACHE 0 0
	INVALIDATE_CACHE_COMPLETE 1 1
	PRIME_ICACHE 4 4
	ICACHE_PRIMED 5 5
regCP_ME_INSTR_PNTR 0 0xf46 1 0 0
	INSTR_PNTR 0 15
regCP_ME_INTR_ROUTINE_START 0 0x1e4a 1 0 0
	IR_START 0 31
regCP_ME_INTR_ROUTINE_START_HI 0 0x1e7b 1 0 0
	IR_START 0 29
regCP_ME_MC_RADDR_HI 0 0x206e 5 0 1
	ME_MC_RADDR_HI 0 15
	SIZE 16 19
	CACHE_POLICY 22 23
	VMID 24 27
	PRIVILEGE 31 31
regCP_ME_MC_RADDR_LO 0 0x206d 1 0 1
	ME_MC_RADDR_LO 2 31
regCP_ME_MC_WADDR_HI 0 0x206a 7 0 1
	ME_MC_WADDR_HI 0 15
	WRITE_CONFIRM 17 17
	WRITE64 18 18
	CACHE_POLICY 22 23
	VMID 24 27
	RINGID 28 29
	PRIVILEGE 31 31
regCP_ME_MC_WADDR_LO 0 0x2069 1 0 1
	ME_MC_WADDR_LO 2 31
regCP_ME_MC_WDATA_HI 0 0x206c 1 0 1
	ME_MC_WDATA_HI 0 31
regCP_ME_MC_WDATA_LO 0 0x206b 1 0 1
	ME_MC_WDATA_LO 0 31
regCP_ME_PREEMPTION 0 0xf59 1 0 0
	OBSOLETE 0 0
regCP_ME_PRGRM_CNTR_START 0 0x1e45 1 0 0
	IP_START 0 31
regCP_ME_PRGRM_CNTR_START_HI 0 0x1e79 1 0 0
	IP_START 0 29
regCP_ME_RAM_DATA 0 0x5817 1 0 1
	ME_RAM_DATA 0 31
regCP_ME_RAM_RADDR 0 0x5816 1 0 1
	ME_RAM_RADDR 0 19
regCP_ME_RAM_WADDR 0 0x5816 1 0 1
	ME_RAM_WADDR 0 20
regCP_ME_SDMA_CS 0 0x1f50 4 0 0
	REQUEST_GRANT 0 0
	SDMA_ID 4 7
	REQUEST_POSITION 8 11
	SDMA_COUNT 12 13
regCP_MQD_BASE_ADDR 0 0x1fa9 1 0 0
	BASE_ADDR 2 31
regCP_MQD_BASE_ADDR_HI 0 0x1faa 1 0 0
	BASE_ADDR_HI 0 15
regCP_MQD_CONTROL 0 0x1fcb 7 0 0
	VMID 0 3
	PRIV_STATE 8 8
	PROCESSING_MQD 12 12
	PROCESSING_MQD_EN 13 13
	EXE_DISABLE 23 23
	CACHE_POLICY 24 25
	MQD_VOLATILE 26 26
regCP_PA_CINVOC_COUNT_HI 0 0x2029 1 0 1
	CINVOC_COUNT_HI 0 31
regCP_PA_CINVOC_COUNT_LO 0 0x2028 1 0 1
	CINVOC_COUNT_LO 0 31
regCP_PA_CPRIM_COUNT_HI 0 0x202b 1 0 1
	CPRIM_COUNT_HI 0 31
regCP_PA_CPRIM_COUNT_LO 0 0x202a 1 0 1
	CPRIM_COUNT_LO 0 31
regCP_PA_MSPRIM_COUNT_HI 0 0x20a5 1 0 1
	MSPRIM_COUNT_HI 0 31
regCP_PA_MSPRIM_COUNT_LO 0 0x20a4 1 0 1
	MSPRIM_COUNT_LO 0 31
regCP_PERFMON_CNTL 0 0x3808 4 0 1
	PERFMON_STATE 0 3
	SPM_PERFMON_STATE 4 7
	PERFMON_ENABLE_MODE 8 9
	PERFMON_SAMPLE_ENABLE 10 10
regCP_PERFMON_CNTX_CNTL 0 0xd8 1 0 1
	PERFMON_ENABLE 31 31
regCP_PFP_ATOMIC_PREOP_HI 0 0x2053 1 0 1
	ATOMIC_PREOP_HI 0 31
regCP_PFP_ATOMIC_PREOP_LO 0 0x2052 1 0 1
	ATOMIC_PREOP_LO 0 31
regCP_PFP_COMPLETION_STATUS 0 0x20ec 1 0 1
	STATUS 0 1
regCP_PFP_F32_INTERRUPT 0 0x1e14 4 0 0
	ECC_ERROR_INT 0 0
	PRIV_REG_INT 1 1
	RESERVED_BIT_ERR_INT 2 2
	PFP_F32_INT_3 3 3
regCP_PFP_GDS_ATOMIC0_PREOP_HI 0 0x2055 1 0 1
	GDS_ATOMIC0_PREOP_HI 0 31
regCP_PFP_GDS_ATOMIC0_PREOP_LO 0 0x2054 1 0 1
	GDS_ATOMIC0_PREOP_LO 0 31
regCP_PFP_GDS_ATOMIC1_PREOP_HI 0 0x2057 1 0 1
	GDS_ATOMIC1_PREOP_HI 0 31
regCP_PFP_GDS_ATOMIC1_PREOP_LO 0 0x2056 1 0 1
	GDS_ATOMIC1_PREOP_LO 0 31
regCP_PFP_HEADER_DUMP 0 0xf42 1 0 0
	PFP_HEADER_DUMP 0 31
regCP_PFP_IB_CONTROL 0 0x208d 1 0 1
	IB_EN 0 7
regCP_PFP_IC_BASE_CNTL 0 0x5842 4 0 1
	VMID 0 3
	ADDRESS_CLAMP 4 4
	EXE_DISABLE 23 23
	CACHE_POLICY 24 25
regCP_PFP_IC_BASE_HI 0 0x5841 1 0 1
	IC_BASE_HI 0 15
regCP_PFP_IC_BASE_LO 0 0x5840 1 0 1
	IC_BASE_LO 12 31
regCP_PFP_IC_OP_CNTL 0 0x5843 4 0 1
	INVALIDATE_CACHE 0 0
	INVALIDATE_CACHE_COMPLETE 1 1
	PRIME_ICACHE 4 4
	ICACHE_PRIMED 5 5
regCP_PFP_INSTR_PNTR 0 0xf45 1 0 0
	INSTR_PNTR 0 15
regCP_PFP_INTR_ROUTINE_START 0 0x1e49 1 0 0
	IR_START 0 31
regCP_PFP_INTR_ROUTINE_START_HI 0 0x1e7a 1 0 0
	IR_START 0 29
regCP_PFP_JT_STAT 0 0x1ed3 2 0 0
	JT_LOADED 0 1
	WR_MASK 16 17
regCP_PFP_LOAD_CONTROL 0 0x208e 6 0 1
	CONFIG_REG_EN 0 0
	CNTX_REG_EN 1 1
	UCONFIG_REG_EN 15 15
	SH_GFX_REG_EN 16 16
	SH_CS_REG_EN 24 24
	LOAD_ORDINAL 31 31
regCP_PFP_METADATA_BASE_ADDR 0 0x20f0 1 0 1
	ADDR_LO 0 31
regCP_PFP_METADATA_BASE_ADDR_HI 0 0x20f1 1 0 1
	ADDR_HI 0 15
regCP_PFP_PRGRM_CNTR_START 0 0x1e44 1 0 0
	IP_START 0 31
regCP_PFP_PRGRM_CNTR_START_HI 0 0x1e59 1 0 0
	IP_START 0 29
regCP_PFP_SDMA_CS 0 0x1f4f 4 0 0
	REQUEST_GRANT 0 0
	SDMA_ID 4 7
	REQUEST_POSITION 8 11
	SDMA_COUNT 12 13
regCP_PFP_UCODE_ADDR 0 0x5814 1 0 1
	UCODE_ADDR 0 19
regCP_PFP_UCODE_DATA 0 0x5815 1 0 1
	UCODE_DATA 0 31
regCP_PIPEID 0 0xd9 1 0 1
	PIPE_ID 0 1
regCP_PIPE_STATS_ADDR_HI 0 0x2019 1 0 1
	PIPE_STATS_ADDR_HI 0 15
regCP_PIPE_STATS_ADDR_LO 0 0x2018 1 0 1
	PIPE_STATS_ADDR_LO 2 31
regCP_PIPE_STATS_CONTROL 0 0x203d 1 0 1
	CACHE_POLICY 25 26
regCP_PQ_STATUS 0 0x1e58 4 0 0
	DOORBELL_UPDATED 0 0
	DOORBELL_ENABLE 1 1
	DOORBELL_UPDATED_EN 2 2
	DOORBELL_UPDATED_MODE 3 3
regCP_PQ_WPTR_POLL_CNTL 0 0x1e23 4 0 0
	PERIOD 0 7
	DISABLE_PEND_REQ_ONE_SHOT 29 29
	POLL_ACTIVE 30 30
	EN 31 31
regCP_PQ_WPTR_POLL_CNTL1 0 0x1e24 1 0 0
	QUEUE_MASK 0 31
regCP_PRED_NOT_VISIBLE 0 0x20ee 1 0 1
	NOT_VISIBLE 0 0
regCP_PRIV_VIOLATION_ADDR 0 0xf9a 1 0 0
	PRIV_VIOLATION_ADDR 0 17
regCP_PROCESS_QUANTUM 0 0x1df9 4 0 0
	QUANTUM_DURATION 0 27
	TIMER_EXPIRED 28 28
	QUANTUM_SCALE 29 30
	QUANTUM_EN 31 31
regCP_PWR_CNTL 0 0x1e18 14 0 0
	GFX_CLK_HALT_ME0_PIPE0 0 0
	GFX_CLK_HALT_ME0_PIPE1 1 1
	CMP_CLK_HALT_ME1_PIPE0 8 8
	CMP_CLK_HALT_ME1_PIPE1 9 9
	CMP_CLK_HALT_ME1_PIPE2 10 10
	CMP_CLK_HALT_ME1_PIPE3 11 11
	CMP_CLK_HALT_ME2_PIPE0 16 16
	CMP_CLK_HALT_ME2_PIPE1 17 17
	CMP_CLK_HALT_ME2_PIPE2 18 18
	CMP_CLK_HALT_ME2_PIPE3 19 19
	CMP_CLK_HALT_ME3_PIPE0 20 20
	CMP_CLK_HALT_ME3_PIPE1 21 21
	CMP_CLK_HALT_ME3_PIPE2 22 22
	CMP_CLK_HALT_ME3_PIPE3 23 23
regCP_RB0_ACTIVE 0 0x1f40 1 0 0
	ACTIVE 0 0
regCP_RB0_BASE 0 0x1de0 1 0 0
	RB_BASE 0 31
regCP_RB0_BASE_HI 0 0x1e51 1 0 0
	RB_BASE_HI 0 7
regCP_RB0_BUFSZ_MASK 0 0x1de5 1 0 0
	DATA 0 19
regCP_RB0_CNTL 0 0x1de1 13 0 0
	RB_BUFSZ 0 5
	TMZ_STATE 6 6
	TMZ_MATCH 7 7
	RB_BLKSZ 8 13
	RB_NON_PRIV 15 15
	MIN_AVAILSZ 20 21
	MIN_IB_AVAILSZ 22 23
	CACHE_POLICY 24 25
	RB_VOLATILE 26 26
	RB_NO_UPDATE 27 27
	RB_EXE 28 28
	KMD_QUEUE 29 29
	RB_RPTR_WR_ENA 31 31
regCP_RB0_RPTR 0 0xf60 1 0 0
	RB_RPTR 0 19
regCP_RB0_RPTR_ADDR 0 0x1de3 1 0 0
	RB_RPTR_ADDR 2 31
regCP_RB0_RPTR_ADDR_HI 0 0x1de4 1 0 0
	RB_RPTR_ADDR_HI 0 15
regCP_RB0_WPTR 0 0x1df4 1 0 0
	RB_WPTR 0 31
regCP_RB0_WPTR_HI 0 0x1df5 1 0 0
	RB_WPTR 0 31
regCP_RB1_ACTIVE 0 0x1f41 1 0 0
	ACTIVE 0 0
regCP_RB1_BASE 0 0x1e00 1 0 0
	RB_BASE 0 31
regCP_RB1_BASE_HI 0 0x1e52 1 0 0
	RB_BASE_HI 0 7
regCP_RB1_BUFSZ_MASK 0 0x1e04 1 0 0
	DATA 0 19
regCP_RB1_CNTL 0 0x1e01 13 0 0
	RB_BUFSZ 0 5
	TMZ_STATE 6 6
	TMZ_MATCH 7 7
	RB_BLKSZ 8 13
	RB_NON_PRIV 15 15
	MIN_AVAILSZ 20 21
	MIN_IB_AVAILSZ 22 23
	CACHE_POLICY 24 25
	RB_VOLATILE 26 26
	RB_NO_UPDATE 27 27
	RB_EXE 28 28
	KMD_QUEUE 29 29
	RB_RPTR_WR_ENA 31 31
regCP_RB1_RPTR 0 0xf5f 1 0 0
	RB_RPTR 0 19
regCP_RB1_RPTR_ADDR 0 0x1e02 1 0 0
	RB_RPTR_ADDR 2 31
regCP_RB1_RPTR_ADDR_HI 0 0x1e03 1 0 0
	RB_RPTR_ADDR_HI 0 15
regCP_RB1_WPTR 0 0x1df6 1 0 0
	RB_WPTR 0 31
regCP_RB1_WPTR_HI 0 0x1df7 1 0 0
	RB_WPTR 0 31
regCP_RB_ACTIVE 0 0x1f40 1 0 0
	ACTIVE 0 0
regCP_RB_BASE 0 0x1de0 1 0 0
	RB_BASE 0 31
regCP_RB_BUFSZ_MASK 0 0x1de5 1 0 0
	DATA 0 19
regCP_RB_CNTL 0 0x1de1 13 0 0
	RB_BUFSZ 0 5
	TMZ_STATE 6 6
	TMZ_MATCH 7 7
	RB_BLKSZ 8 13
	RB_NON_PRIV 15 15
	MIN_AVAILSZ 20 21
	MIN_IB_AVAILSZ 22 23
	CACHE_POLICY 24 25
	RB_VOLATILE 26 26
	RB_NO_UPDATE 27 27
	RB_EXE 28 28
	KMD_QUEUE 29 29
	RB_RPTR_WR_ENA 31 31
regCP_RB_DOORBELL_CLEAR 0 0x1f28 7 0 0
	MAPPED_QUEUE 0 2
	MAPPED_QUE_DOORBELL_EN_CLEAR 8 8
	MAPPED_QUE_DOORBELL_HIT_CLEAR 9 9
	MASTER_DOORBELL_EN_CLEAR 10 10
	MASTER_DOORBELL_HIT_CLEAR 11 11
	QUEUES_DOORBELL_EN_CLEAR 12 12
	QUEUES_DOORBELL_HIT_CLEAR 13 13
regCP_RB_DOORBELL_CONTROL 0 0x1e8d 4 0 0
	DOORBELL_BIF_DROP 1 1
	DOORBELL_OFFSET 2 27
	DOORBELL_EN 30 30
	DOORBELL_HIT 31 31
regCP_RB_DOORBELL_RANGE_LOWER 0 0x1dfa 1 0 0
	DOORBELL_RANGE_LOWER 2 11
regCP_RB_DOORBELL_RANGE_UPPER 0 0x1dfb 1 0 0
	DOORBELL_RANGE_UPPER 2 11
regCP_RB_OFFSET 0 0x2091 1 0 1
	RB_OFFSET 0 19
regCP_RB_RPTR 0 0xf60 1 0 0
	RB_RPTR 0 19
regCP_RB_RPTR_ADDR 0 0x1de3 1 0 0
	RB_RPTR_ADDR 2 31
regCP_RB_RPTR_ADDR_HI 0 0x1de4 1 0 0
	RB_RPTR_ADDR_HI 0 15
regCP_RB_RPTR_WR 0 0x1de2 1 0 0
	RB_RPTR_WR 0 19
regCP_RB_STATUS 0 0x1f43 2 0 0
	DOORBELL_UPDATED 0 0
	DOORBELL_ENABLE 1 1
regCP_RB_VMID 0 0x1df1 3 0 0
	RB0_VMID 0 3
	RB1_VMID 8 11
	RB2_VMID 16 19
regCP_RB_WPTR 0 0x1df4 1 0 0
	RB_WPTR 0 31
regCP_RB_WPTR_DELAY 0 0xf61 2 0 0
	PRE_WRITE_TIMER 0 27
	PRE_WRITE_LIMIT 28 31
regCP_RB_WPTR_HI 0 0x1df5 1 0 0
	RB_WPTR 0 31
regCP_RB_WPTR_POLL_ADDR_HI 0 0x1e8c 1 0 0
	RB_WPTR_POLL_ADDR_HI 0 15
regCP_RB_WPTR_POLL_ADDR_LO 0 0x1e8b 1 0 0
	RB_WPTR_POLL_ADDR_LO 2 31
regCP_RB_WPTR_POLL_CNTL 0 0xf62 2 0 0
	POLL_FREQUENCY 0 15
	IDLE_POLL_COUNT 16 31
regCP_RING0_PRIORITY 0 0x1ded 1 0 0
	PRIORITY 0 1
regCP_RING1_PRIORITY 0 0x1dee 1 0 0
	PRIORITY 0 1
regCP_RINGID 0 0xd9 1 0 1
	RINGID 0 1
regCP_RING_PRIORITY_CNTS 0 0x1dec 4 0 0
	PRIORITY1_CNT 0 7
	PRIORITY2A_CNT 8 15
	PRIORITY2B_CNT 16 23
	PRIORITY3_CNT 24 31
regCP_ROQ1_THRESHOLDS 0 0xf75 3 0 0
	RB1_START 0 9
	R0_IB1_START 10 19
	R1_IB1_START 20 29
regCP_ROQ2_AVAIL 0 0xf7c 2 0 0
	ROQ_CNT_IB2 0 11
	ROQ_CNT_DB 16 27
regCP_ROQ2_THRESHOLDS 0 0xf76 2 0 0
	R0_IB2_START 0 9
	R1_IB2_START 10 19
regCP_ROQ3_THRESHOLDS 0 0xf8c 2 0 0
	R0_DB_START 0 9
	R1_DB_START 10 19
regCP_ROQ_AVAIL 0 0xf7a 2 0 0
	ROQ_CNT_RING 0 11
	ROQ_CNT_IB1 16 27
regCP_ROQ_DB_STAT 0 0xf8d 2 0 0
	ROQ_RPTR_DB 0 11
	ROQ_WPTR_DB 16 27
regCP_ROQ_IB1_STAT 0 0xf81 2 0 0
	ROQ_RPTR_INDIRECT1 0 11
	ROQ_WPTR_INDIRECT1 16 27
regCP_ROQ_IB2_STAT 0 0xf82 2 0 0
	ROQ_RPTR_INDIRECT2 0 11
	ROQ_WPTR_INDIRECT2 16 27
regCP_ROQ_RB_STAT 0 0xf80 2 0 0
	ROQ_RPTR_PRIMARY 0 11
	ROQ_WPTR_PRIMARY 16 27
regCP_SAMPLE_STATUS 0 0x20fd 8 0 1
	Z_PASS_ACITVE 0 0
	STREAMOUT_ACTIVE 1 1
	PIPELINE_ACTIVE 2 2
	STIPPLE_ACTIVE 3 3
	VGT_BUFFERS_ACTIVE 4 4
	SCREEN_EXT_ACTIVE 5 5
	DRAW_INDIRECT_ACTIVE 6 6
	DISP_INDIRECT_ACTIVE 7 7
regCP_SCRATCH_DATA 0 0x2090 1 0 1
	SCRATCH_DATA 0 31
regCP_SCRATCH_INDEX 0 0x208f 2 0 1
	SCRATCH_INDEX 0 8
	SCRATCH_INDEX_64BIT_MODE 31 31
regCP_SC_PSINVOC_COUNT0_HI 0 0x202d 1 0 1
	PSINVOC_COUNT0_HI 0 31
regCP_SC_PSINVOC_COUNT0_LO 0 0x202c 1 0 1
	PSINVOC_COUNT0_LO 0 31
regCP_SC_PSINVOC_COUNT1_HI 0 0x202f 1 0 1
	OBSOLETE 0 31
regCP_SC_PSINVOC_COUNT1_LO 0 0x202e 1 0 1
	OBSOLETE 0 31
regCP_SDMA_DMA_DONE 0 0x1f4e 1 0 0
	SDMA_ID 0 3
regCP_SD_CNTL 0 0x1f57 9 0 0
	CPF_EN 0 0
	CPG_EN 1 1
	CPC_EN 2 2
	RLC_EN 3 3
	GE_EN 5 5
	UTCL1_EN 6 6
	EA_EN 9 9
	SDMA_EN 10 10
	SD_VMIDVEC_OVERRIDE 31 31
regCP_SEM_WAIT_TIMER 0 0x206f 1 0 1
	SEM_WAIT_TIMER 0 31
regCP_SIG_SEM_ADDR_HI 0 0x2071 5 0 1
	SEM_ADDR_HI 0 15
	SEM_USE_MAILBOX 16 16
	SEM_SIGNAL_TYPE 20 20
	SEM_CLIENT_CODE 24 25
	SEM_SELECT 29 31
regCP_SIG_SEM_ADDR_LO 0 0x2070 2 0 1
	SEM_PRIV 0 0
	SEM_ADDR_LO 3 31
regCP_SOFT_RESET_CNTL 0 0x1f59 8 0 0
	CMP_ONLY_SOFT_RESET 0 0
	GFX_ONLY_SOFT_RESET 1 1
	CMP_HQD_REG_RESET 2 2
	CMP_INTR_REG_RESET 3 3
	CMP_HQD_QUEUE_DOORBELL_RESET 4 4
	GFX_RB_DOORBELL_RESET 5 5
	GFX_INTR_REG_RESET 6 6
	GFX_HQD_REG_RESET 7 7
regCP_STALLED_STAT1 0 0xf3d 18 0 0
	RBIU_TO_DMA_NOT_RDY_TO_RCV 0 0
	RBIU_TO_SEM_NOT_RDY_TO_RCV_R0 2 2
	RBIU_TO_SEM_NOT_RDY_TO_RCV_R1 3 3
	RBIU_TO_MEMWR_NOT_RDY_TO_RCV_R0 4 4
	RBIU_TO_MEMWR_NOT_RDY_TO_RCV_R1 5 5
	ME_HAS_ACTIVE_CE_BUFFER_FLAG 10 10
	ME_HAS_ACTIVE_DE_BUFFER_FLAG 11 11
	ME_STALLED_ON_TC_WR_CONFIRM 12 12
	ME_STALLED_ON_ATOMIC_RTN_DATA 13 13
	ME_WAITING_ON_TC_READ_DATA 14 14
	ME_WAITING_ON_REG_READ_DATA 15 15
	RCIU_WAITING_ON_GDS_FREE 23 23
	RCIU_WAITING_ON_GRBM_FREE 24 24
	RCIU_WAITING_ON_VGT_FREE 25 25
	RCIU_STALLED_ON_ME_READ 26 26
	RCIU_STALLED_ON_DMA_READ 27 27
	RCIU_STALLED_ON_APPEND_READ 28 28
	RCIU_HALTED_BY_REG_VIOLATION 29 29
regCP_STALLED_STAT2 0 0xf3e 30 0 0
	PFP_TO_CSF_NOT_RDY_TO_RCV 0 0
	PFP_TO_MEQ_NOT_RDY_TO_RCV 1 1
	PFP_TO_RCIU_NOT_RDY_TO_RCV 2 2
	PFP_TO_VGT_WRITES_PENDING 4 4
	PFP_RCIU_READ_PENDING 5 5
	PFP_TO_MEQ_DDID_NOT_RDY_TO_RCV 6 6
	PFP_WAITING_ON_BUFFER_DATA 8 8
	ME_WAIT_ON_CE_COUNTER 9 9
	ME_WAIT_ON_AVAIL_BUFFER 10 10
	GFX_CNTX_NOT_AVAIL_TO_ME 11 11
	ME_RCIU_NOT_RDY_TO_RCV 12 12
	ME_TO_CONST_NOT_RDY_TO_RCV 13 13
	ME_WAITING_DATA_FROM_PFP 14 14
	ME_WAITING_ON_PARTIAL_FLUSH 15 15
	MEQ_TO_ME_NOT_RDY_TO_RCV 16 16
	STQ_TO_ME_NOT_RDY_TO_RCV 17 17
	ME_WAITING_DATA_FROM_STQ 18 18
	PFP_STALLED_ON_TC_WR_CONFIRM 19 19
	PFP_STALLED_ON_ATOMIC_RTN_DATA 20 20
	QU_STALLED_ON_EOP_DONE_PULSE 21 21
	QU_STALLED_ON_EOP_DONE_WR_CONFIRM 22 22
	STRMO_WR_OF_PRIM_DATA_PENDING 23 23
	PIPE_STATS_WR_DATA_PENDING 24 24
	APPEND_RDY_WAIT_ON_CS_DONE 25 25
	APPEND_RDY_WAIT_ON_PS_DONE 26 26
	APPEND_WAIT_ON_WR_CONFIRM 27 27
	APPEND_ACTIVE_PARTITION 28 28
	APPEND_WAITING_TO_SEND_MEMWRITE 29 29
	SURF_SYNC_NEEDS_IDLE_CNTXS 30 30
	SURF_SYNC_NEEDS_ALL_CLEAN 31 31
regCP_STALLED_STAT3 0 0xf3c 20 0 0
	CE_TO_CSF_NOT_RDY_TO_RCV 0 0
	CE_TO_RAM_INIT_FETCHER_NOT_RDY_TO_RCV 1 1
	CE_WAITING_ON_DATA_FROM_RAM_INIT_FETCHER 2 2
	CE_TO_RAM_INIT_NOT_RDY 3 3
	CE_TO_RAM_DUMP_NOT_RDY 4 4
	CE_TO_RAM_WRITE_NOT_RDY 5 5
	CE_TO_INC_FIFO_NOT_RDY_TO_RCV 6 6
	CE_TO_WR_FIFO_NOT_RDY_TO_RCV 7 7
	CE_WAITING_ON_BUFFER_DATA 10 10
	CE_WAITING_ON_CE_BUFFER_FLAG 11 11
	CE_WAITING_ON_DE_COUNTER 12 12
	CE_WAITING_ON_DE_COUNTER_UNDERFLOW 13 13
	TCIU_WAITING_ON_FREE 14 14
	TCIU_WAITING_ON_TAGS 15 15
	CE_STALLED_ON_TC_WR_CONFIRM 16 16
	CE_STALLED_ON_ATOMIC_RTN_DATA 17 17
	UTCL2IU_WAITING_ON_FREE 18 18
	UTCL2IU_WAITING_ON_TAGS 19 19
	UTCL1_WAITING_ON_TRANS 20 20
	GCRIU_WAITING_ON_FREE 21 21
regCP_STAT 0 0xf40 25 0 0
	ROQ_DB_BUSY 5 5
	ROQ_CE_DB_BUSY 6 6
	ROQ_RING_BUSY 9 9
	ROQ_INDIRECT1_BUSY 10 10
	ROQ_INDIRECT2_BUSY 11 11
	ROQ_STATE_BUSY 12 12
	DC_BUSY 13 13
	UTCL2IU_BUSY 14 14
	PFP_BUSY 15 15
	MEQ_BUSY 16 16
	ME_BUSY 17 17
	QUERY_BUSY 18 18
	SEMAPHORE_BUSY 19 19
	INTERRUPT_BUSY 20 20
	SURFACE_SYNC_BUSY 21 21
	DMA_BUSY 22 22
	RCIU_BUSY 23 23
	SCRATCH_RAM_BUSY 24 24
	GCRIU_BUSY 25 25
	CE_BUSY 26 26
	TCIU_BUSY 27 27
	ROQ_CE_RING_BUSY 28 28
	ROQ_CE_INDIRECT1_BUSY 29 29
	ROQ_CE_INDIRECT2_BUSY 30 30
	CP_BUSY 31 31
regCP_STQ_AVAIL 0 0xf7b 1 0 0
	STQ_CNT 0 8
regCP_STQ_STAT 0 0xf83 1 0 0
	STQ_RPTR 0 9
regCP_STQ_THRESHOLDS 0 0xf77 3 0 0
	STQ0_START 0 7
	STQ1_START 8 15
	STQ2_START 16 23
regCP_STQ_WR_STAT 0 0xf84 1 0 0
	STQ_WPTR 0 9
regCP_ST_BASE_HI 0 0x20d3 1 0 1
	ST_BASE_HI 0 15
regCP_ST_BASE_LO 0 0x20d2 1 0 1
	ST_BASE_LO 2 31
regCP_ST_BUFSZ 0 0x20d4 1 0 1
	ST_BUFSZ 0 19
regCP_ST_CMD_BUFSZ 0 0x20c2 1 0 1
	ST_CMD_REQSZ 0 19
regCP_SUSPEND_CNTL 0 0x1e69 4 0 0
	SUSPEND_MODE 0 0
	SUSPEND_ENABLE 1 1
	RESUME_LOCK 2 2
	ACE_SUSPEND_ACTIVE 3 3
regCP_SUSPEND_RESUME_REQ 0 0x1e68 2 0 0
	SUSPEND_REQ 0 0
	RESUME_REQ 1 1
regCP_VGT_ASINVOC_COUNT_HI 0 0x2033 1 0 1
	ASINVOC_COUNT_HI 0 31
regCP_VGT_ASINVOC_COUNT_LO 0 0x2032 1 0 1
	ASINVOC_COUNT_LO 0 31
regCP_VGT_CSINVOC_COUNT_HI 0 0x2031 1 0 1
	CSINVOC_COUNT_HI 0 31
regCP_VGT_CSINVOC_COUNT_LO 0 0x2030 1 0 1
	CSINVOC_COUNT_LO 0 31
regCP_VGT_DSINVOC_COUNT_HI 0 0x2027 1 0 1
	DSINVOC_COUNT_HI 0 31
regCP_VGT_DSINVOC_COUNT_LO 0 0x2026 1 0 1
	DSINVOC_COUNT_LO 0 31
regCP_VGT_GSINVOC_COUNT_HI 0 0x2023 1 0 1
	GSINVOC_COUNT_HI 0 31
regCP_VGT_GSINVOC_COUNT_LO 0 0x2022 1 0 1
	GSINVOC_COUNT_LO 0 31
regCP_VGT_GSPRIM_COUNT_HI 0 0x201f 1 0 1
	GSPRIM_COUNT_HI 0 31
regCP_VGT_GSPRIM_COUNT_LO 0 0x201e 1 0 1
	GSPRIM_COUNT_LO 0 31
regCP_VGT_HSINVOC_COUNT_HI 0 0x2025 1 0 1
	HSINVOC_COUNT_HI 0 31
regCP_VGT_HSINVOC_COUNT_LO 0 0x2024 1 0 1
	HSINVOC_COUNT_LO 0 31
regCP_VGT_IAPRIM_COUNT_HI 0 0x201d 1 0 1
	IAPRIM_COUNT_HI 0 31
regCP_VGT_IAPRIM_COUNT_LO 0 0x201c 1 0 1
	IAPRIM_COUNT_LO 0 31
regCP_VGT_IAVERT_COUNT_HI 0 0x201b 1 0 1
	IAVERT_COUNT_HI 0 31
regCP_VGT_IAVERT_COUNT_LO 0 0x201a 1 0 1
	IAVERT_COUNT_LO 0 31
regCP_VGT_VSINVOC_COUNT_HI 0 0x2021 1 0 1
	VSINVOC_COUNT_HI 0 31
regCP_VGT_VSINVOC_COUNT_LO 0 0x2020 1 0 1
	VSINVOC_COUNT_LO 0 31
regCP_VIRT_STATUS 0 0x1dd8 1 0 0
	VIRT_STATUS 0 31
regCP_VMID 0 0xda 1 0 1
	VMID 0 3
regCP_VMID_PREEMPT 0 0x1e56 2 0 0
	PREEMPT_REQUEST 0 15
	VIRT_COMMAND 16 19
regCP_VMID_RESET 0 0x1e53 3 0 0
	RESET_REQUEST 0 15
	PIPE0_QUEUES 16 23
	PIPE1_QUEUES 24 31
regCP_VMID_STATUS 0 0x1e5f 2 0 0
	PREEMPT_DE_STATUS 0 15
	PREEMPT_CE_STATUS 16 31
regCP_WAIT_REG_MEM_TIMEOUT 0 0x2074 1 0 1
	WAIT_REG_MEM_TIMEOUT 0 31
regCP_WAIT_SEM_ADDR_HI 0 0x2076 5 0 1
	SEM_ADDR_HI 0 15
	SEM_USE_MAILBOX 16 16
	SEM_SIGNAL_TYPE 20 20
	SEM_CLIENT_CODE 24 25
	SEM_SELECT 29 31
regCP_WAIT_SEM_ADDR_LO 0 0x2075 2 0 1
	SEM_PRIV 0 0
	SEM_ADDR_LO 3 31
regDB_ALPHA_TO_MASK 0 0x2dc 6 0 1
	ALPHA_TO_MASK_ENABLE 0 0
	ALPHA_TO_MASK_OFFSET0 8 9
	ALPHA_TO_MASK_OFFSET1 10 11
	ALPHA_TO_MASK_OFFSET2 12 13
	ALPHA_TO_MASK_OFFSET3 14 15
	OFFSET_ROUND 16 16
regDB_CGTT_CLK_CTRL_0 0 0x50a4 10 0 1
	SOFT_OVERRIDE0 0 0
	SOFT_OVERRIDE1 1 1
	SOFT_OVERRIDE2 2 2
	SOFT_OVERRIDE3 3 3
	SOFT_OVERRIDE4 4 4
	SOFT_OVERRIDE5 5 5
	SOFT_OVERRIDE6 6 6
	SOFT_OVERRIDE7 7 7
	SOFT_OVERRIDE8 8 8
	RESERVED 9 31
regDB_COUNT_CONTROL 0 0x1 10 0 1
	PERFECT_ZPASS_COUNTS 1 1
	DISABLE_CONSERVATIVE_ZPASS_COUNTS 2 2
	ENHANCED_CONSERVATIVE_ZPASS_COUNTS 3 3
	SAMPLE_RATE 4 6
	ZPASS_ENABLE 8 11
	ZFAIL_ENABLE 12 15
	SFAIL_ENABLE 16 19
	DBFAIL_ENABLE 20 23
	SLICE_EVEN_ENABLE 24 27
	SLICE_ODD_ENABLE 28 31
regDB_CREDIT_LIMIT 0 0x13b4 5 0 0
	DB_SC_TILE_CREDITS 0 4
	DB_SC_QUAD_CREDITS 5 9
	DB_CB_LQUAD_CREDITS 10 12
	DB_SC_WAVE_CREDITS 13 17
	DB_SC_FREE_WAVE_CREDITS 18 22
regDB_DEBUG 0 0x13ac 24 0 0
	DEBUG_STENCIL_COMPRESS_DISABLE 0 0
	DEBUG_DEPTH_COMPRESS_DISABLE 1 1
	FETCH_FULL_Z_TILE 2 2
	FETCH_FULL_STENCIL_TILE 3 3
	FORCE_Z_MODE 4 5
	DEBUG_FORCE_DEPTH_READ 6 6
	DEBUG_FORCE_STENCIL_READ 7 7
	DEBUG_FORCE_HIZ_ENABLE 8 9
	DEBUG_FORCE_HIS_ENABLE0 10 11
	DEBUG_FORCE_HIS_ENABLE1 12 13
	DEBUG_FAST_Z_DISABLE 14 14
	DEBUG_FAST_STENCIL_DISABLE 15 15
	DEBUG_NOOP_CULL_DISABLE 16 16
	DISABLE_SUMM_SQUADS 17 17
	DEPTH_CACHE_FORCE_MISS 18 18
	DEBUG_FORCE_FULL_Z_RANGE 19 20
	NEVER_FREE_Z_ONLY 21 21
	ZPASS_COUNTS_LOOK_AT_PIPE_STAT_EVENTS 22 22
	DISABLE_VPORT_ZPLANE_OPTIMIZATION 23 23
	DECOMPRESS_AFTER_N_ZPLANES 24 27
	ONE_FREE_IN_FLIGHT 28 28
	FORCE_MISS_IF_NOT_INFLIGHT 29 29
	DISABLE_DEPTH_SURFACE_SYNC 30 30
	DISABLE_HTILE_SURFACE_SYNC 31 31
regDB_DEBUG2 0 0x13ad 25 0 0
	ALLOW_COMPZ_BYTE_MASKING 0 0
	DISABLE_TC_ZRANGE_L0_CACHE 1 1
	DISABLE_TC_MASK_L0_CACHE 2 2
	DTR_ROUND_ROBIN_ARB 3 3
	DTR_PREZ_STALLS_FOR_ETF_ROOM 4 4
	DISABLE_PREZL_FIFO_STALL 5 5
	DISABLE_PREZL_FIFO_STALL_REZ 6 6
	ENABLE_VIEWPORT_STALL_ON_ALL 7 7
	OPTIMIZE_HIZ_MATCHES_FB_DISABLE 8 8
	CLK_OFF_DELAY 9 13
	FORCE_PERF_COUNTERS_ON 14 14
	FULL_TILE_CACHE_EVICT_ON_HALF_FULL 15 15
	DISABLE_HTILE_PAIRED_PIPES 16 16
	DISABLE_NULL_EOT_FORWARDING 17 17
	DISABLE_DTT_DATA_FORWARDING 18 18
	DISABLE_QUAD_COHERENCY_STALL 19 19
	DISABLE_FULL_TILE_WAVE_BREAK 20 20
	ENABLE_FULL_TILE_WAVE_BREAK_FOR_ALL_TILES 21 21
	FORCE_ITERATE_256 24 25
	RESERVED1 26 26
	DEBUG_BUS_FLOP_EN 27 27
	ENABLE_PREZ_OF_REZ_SUMM 28 28
	DISABLE_PREZL_VIEWPORT_STALL 29 29
	DISABLE_SINGLE_STENCIL_QUAD_SUMM 30 30
	DISABLE_WRITE_STALL_ON_RDWR_CONFLICT 31 31
regDB_DEBUG3 0 0x13ae 28 0 0
	DISABLE_CLEAR_ZRANGE_CORRECTION 0 0
	DISABLE_RELOAD_CONTEXT_DRAW_DATA 1 1
	FORCE_DB_IS_GOOD 2 2
	DISABLE_TL_SSO_NULL_SUPPRESSION 3 3
	DISABLE_HIZ_ON_VPORT_CLAMP 4 4
	EQAA_INTERPOLATE_COMP_Z 5 5
	EQAA_INTERPOLATE_SRC_Z 6 6
	DISABLE_ZCMP_DIRTY_SUPPRESSION 8 8
	DISABLE_RECOMP_TO_1ZPLANE_WITHOUT_FASTOP 10 10
	ENABLE_INCOHERENT_EQAA_READS 11 11
	DISABLE_OP_DF_BYPASS 13 13
	DISABLE_OP_DF_WRITE_COMBINE 14 14
	DISABLE_OP_DF_DIRECT_FEEDBACK 15 15
	DISABLE_SLOCS_PER_CTXT_MATCH 16 16
	SLOW_PREZ_TO_A2M_OMASK_RATE 17 17
	DISABLE_TC_UPDATE_WRITE_COMBINE 19 19
	DISABLE_HZ_TC_WRITE_COMBINE 20 20
	ENABLE_RECOMP_ZDIRTY_SUPPRESSION_OPT 21 21
	ENABLE_TC_MA_ROUND_ROBIN_ARB 22 22
	DISABLE_RAM_READ_SUPPRESION_ON_FWD 23 23
	DISABLE_EQAA_A2M_PERF_OPT 24 24
	DISABLE_DI_DT_STALL 25 25
	ENABLE_DB_PROCESS_RESET 26 26
	DISABLE_OVERRASTERIZATION_FIX 27 27
	DONT_INSERT_CONTEXT_SUSPEND 28 28
	DELETE_CONTEXT_SUSPEND 29 29
	DISABLE_TS_WRITE_L0 30 30
	DISABLE_MULTIDTAG_FL_PANIC_REQUIREMENT 31 31
regDB_DEBUG4 0 0x13af 26 0 0
	DISABLE_QC_Z_MASK_SUMMATION 0 0
	DISABLE_QC_STENCIL_MASK_SUMMATION 1 1
	DISABLE_RESUMM_TO_SINGLE_STENCIL 2 2
	DISABLE_PREZ_POSTZ_DTILE_CONFLICT_STALL 3 3
	DISABLE_SEPARATE_OP_PIPE_CLK 4 4
	DISABLE_SEPARATE_SX_CLK 5 5
	ALWAYS_ON_RMI_CLK_EN 6 6
	ENABLE_DBCB_SLOW_FORMAT_COLLAPSE 7 7
	DISABLE_SEPARATE_DBG_CLK 8 8
	DISABLE_UNMAPPED_Z_INDICATOR 9 9
	DISABLE_UNMAPPED_S_INDICATOR 10 10
	DISABLE_UNMAPPED_H_INDICATOR 11 11
	ENABLE_A2M_DQUAD_OPTIMIZATION 12 12
	DISABLE_DTT_FAST_HTILENACK_LOOKUP 13 13
	DISABLE_RESCHECK_MEMCOHER_OPTIMIZATION 14 14
	DISABLE_DYNAMIC_RAM_LIGHT_SLEEP_MODE 15 15
	DISABLE_HIZ_TS_COLLISION_DETECT 16 16
	DISABLE_LAST_OF_BURST_ON_FLUSH_CHUNK0_ALL_DONE 18 18
	ENABLE_CZ_OVERFLOW_TESTMODE 19 19
	DISABLE_MCC_BURST_FIFO 21 21
	DISABLE_MCC_BURST_FIFO_CONFLICT 22 22
	WR_MEM_BURST_CTL 24 26
	DISABLE_WR_MEM_BURST_POOLING 27 27
	DISABLE_RD_MEM_BURST 28 28
	LATE_ACK_SCOREBOARD_MULTIPLE_SLOT 30 30
	LATE_ACK_PSD_EOP_OLD_METHOD 31 31
regDB_DEBUG5 0 0x13d1 25 0 0
	DISABLE_TILE_CACHE_PRELOAD 0 0
	ENABLE_SECONDARY_MIPS_TAILS_COMPRESSION 1 1
	DISABLE_CLEAR_VALUE_UPDATE_ON_TILE_CACHE_HIT 2 2
	DISABLE_2SRC_VRS_HARD_CONFLICT 3 3
	DISABLE_FLQ_MCC_DTILEID_CHECK 4 4
	DISABLE_NOZ_POWER_SAVINGS 5 5
	DISABLE_TILE_INFLIGHT_DEC_POSTZ_FIX 6 6
	DISABLE_MGCG_GATING_ON_SHADER_WAIT 7 7
	DISABLE_VRS_1X2_2XAA 8 8
	ENABLE_FULL_TILE_WAVE_BREAK_ON_COARSE 9 9
	DISABLE_HTILE_HARVESTING 10 10
	DISABLE_SEPARATE_TILE_CLK 11 11
	DISABLE_TILE_CACHE_PREFETCH 12 12
	DISABLE_PSL_AUTO_MODE_FIX 13 13
	DISABLE_FORCE_ZMASK_EXPANDED 14 14
	DISABLE_SEPARATE_LQO_CLK 15 15
	DISABLE_Z_WITHOUT_PLANES_FLQ 16 16
	PRESERVE_QMASK_FOR_POSTZ_OP_PIPE 17 17
	Z_NACK_BEHAVIOR_ONLY_WHEN_Z_IS_PRT 18 18
	S_NACK_BEHAVIOR_ONLY_WHEN_S_IS_PRT 19 19
	DISABLE_RESIDENCY_CHECK_Z 20 20
	DISABLE_RESIDENCY_CHECK_STENCIL 21 21
	DISABLE_LQO_FTCQ_DUAL_QUAD_REGION_CHECK 22 22
	DISABLE_EVENT_INSERTION_AFTER_ZPC_BEFORE_CONTEXT_DONE 23 23
	SPARE_BITS 24 31
regDB_DEBUG6 0 0x13be 14 0 0
	FORCE_DB_SC_WAVE_CONFLICT 0 0
	FORCE_DB_SC_WAVE_HARD_CONFLICT 1 1
	FORCE_DB_SC_QUAD_CONFLICT 2 2
	OREO_TRANSITION_EVENT_ALL 3 3
	OREO_TRANSITION_EVENT_ID 4 9
	OREO_TRANSITION_EVENT_EN 10 10
	DISABLE_PWS_PLUS_TCP_CM_LIVENESS_STALL 11 11
	DISABLE_PWS_PLUS_DTT_TAG_LIVENESS_STALL 12 12
	SET_DB_PERFMON_PWS_PIPE_ID 13 14
	FTWB_MAX_TIMEOUT_VAL 16 23
	DISABLE_LQO_SMT_RAM_OPT 24 24
	FORCE_MAX_TILES_IN_WAVE_CHECK 25 25
	DISABLE_OSB_DEADLOCK_FIX 26 26
	DISABLE_OSB_DEADLOCK_WAIT_PANIC 27 27
regDB_DEBUG7 0 0x13d0 1 0 0
	SPARE_BITS 0 31
regDB_DEPTH_BOUNDS_MAX 0 0x9 1 0 1
	MAX 0 31
regDB_DEPTH_BOUNDS_MIN 0 0x8 1 0 1
	MIN 0 31
regDB_DEPTH_CLEAR 0 0xb 1 0 1
	DEPTH_CLEAR 0 31
regDB_DEPTH_CONTROL 0 0x200 10 0 1
	STENCIL_ENABLE 0 0
	Z_ENABLE 1 1
	Z_WRITE_ENABLE 2 2
	DEPTH_BOUNDS_ENABLE 3 3
	ZFUNC 4 6
	BACKFACE_ENABLE 7 7
	STENCILFUNC 8 10
	STENCILFUNC_BF 20 22
	ENABLE_COLOR_WRITES_ON_DEPTH_FAIL 30 30
	DISABLE_COLOR_WRITES_ON_DEPTH_PASS 31 31
regDB_DEPTH_SIZE_XY 0 0x7 2 0 1
	X_MAX 0 13
	Y_MAX 16 29
regDB_DEPTH_VIEW 0 0x2 7 0 1
	SLICE_START 0 10
	SLICE_START_HI 11 12
	SLICE_MAX 13 23
	Z_READ_ONLY 24 24
	STENCIL_READ_ONLY 25 25
	MIPID 26 29
	SLICE_MAX_HI 30 31
regDB_EQAA 0 0x201 12 0 1
	MAX_ANCHOR_SAMPLES 0 2
	PS_ITER_SAMPLES 4 6
	MASK_EXPORT_NUM_SAMPLES 8 10
	ALPHA_TO_MASK_NUM_SAMPLES 12 14
	HIGH_QUALITY_INTERSECTIONS 16 16
	INCOHERENT_EQAA_READS 17 17
	INTERPOLATE_COMP_Z 18 18
	INTERPOLATE_SRC_Z 19 19
	STATIC_ANCHOR_ASSOCIATIONS 20 20
	ALPHA_TO_MASK_EQAA_DISABLE 21 21
	OVERRASTERIZATION_AMOUNT 24 26
	ENABLE_POSTZ_OVERRASTERIZATION 27 27
regDB_EQUAD_STUTTER_CONTROL 0 0x13b2 2 0 0
	THRESHOLD 0 7
	TIMEOUT 16 23
regDB_ETILE_STUTTER_CONTROL 0 0x13b0 2 0 0
	THRESHOLD 0 7
	TIMEOUT 16 23
regDB_EXCEPTION_CONTROL 0 0x13bf 7 0 0
	EARLY_Z_PANIC_DISABLE 0 0
	LATE_Z_PANIC_DISABLE 1 1
	RE_Z_PANIC_DISABLE 2 2
	AUTO_FLUSH_HTILE 3 3
	AUTO_FLUSH_QUAD 4 4
	FORCE_SUMMARIZE 8 11
	DTAG_WATERMARK 24 30
regDB_FGCG_INTERFACES_CLK_CTRL 0 0x13d8 8 0 0
	DB_SC_QUAD_OVERRIDE 0 0
	DB_CB_EXPORT_OVERRIDE 2 2
	DB_RMI_RDREQ_OVERRIDE 3 3
	DB_RMI_WRREQ_OVERRIDE 4 4
	DB_SC_TILE_OVERRIDE 5 5
	DB_CB_RMIRET_OVERRIDE 6 6
	DB_SC_WAVE_OVERRIDE 7 7
	DB_SC_FREE_WAVE_OVERRIDE 8 8
regDB_FGCG_SRAMS_CLK_CTRL 0 0x13d7 32 0 0
	OVERRIDE0 0 0
	OVERRIDE1 1 1
	OVERRIDE2 2 2
	OVERRIDE3 3 3
	OVERRIDE4 4 4
	OVERRIDE5 5 5
	OVERRIDE6 6 6
	OVERRIDE7 7 7
	OVERRIDE8 8 8
	OVERRIDE9 9 9
	OVERRIDE10 10 10
	OVERRIDE11 11 11
	OVERRIDE12 12 12
	OVERRIDE13 13 13
	OVERRIDE14 14 14
	OVERRIDE15 15 15
	OVERRIDE16 16 16
	OVERRIDE17 17 17
	OVERRIDE18 18 18
	OVERRIDE19 19 19
	OVERRIDE20 20 20
	OVERRIDE21 21 21
	OVERRIDE22 22 22
	OVERRIDE23 23 23
	OVERRIDE24 24 24
	OVERRIDE25 25 25
	OVERRIDE26 26 26
	OVERRIDE27 27 27
	OVERRIDE28 28 28
	OVERRIDE29 29 29
	OVERRIDE30 30 30
	OVERRIDE31 31 31
regDB_FIFO_DEPTH1 0 0x13b8 4 0 0
	MI_RDREQ_FIFO_DEPTH 0 7
	MI_WRREQ_FIFO_DEPTH 8 15
	MCC_DEPTH 16 23
	QC_DEPTH 24 31
regDB_FIFO_DEPTH2 0 0x13b9 4 0 0
	EQUAD_FIFO_DEPTH 0 7
	ETILE_OP_FIFO_DEPTH 8 15
	LQUAD_FIFO_DEPTH 16 24
	LTILE_OP_FIFO_DEPTH 25 31
regDB_FIFO_DEPTH3 0 0x13bd 4 0 0
	LTILE_PROBE_FIFO_DEPTH 0 7
	OSB_WAVE_TABLE_DEPTH 8 15
	OREO_WAVE_HIDE_DEPTH 16 23
	QUAD_READ_REQS 24 31
regDB_FIFO_DEPTH4 0 0x13d9 4 0 0
	OSB_SQUAD_TABLE_DEPTH 0 7
	OSB_TILE_TABLE_DEPTH 8 15
	OSB_SCORE_BOARD_DEPTH 16 23
	OSB_EVENT_FIFO_DEPTH 24 31
regDB_FREE_CACHELINES 0 0x13b7 4 0 0
	FREE_DTILE_DEPTH 0 7
	FREE_PLANE_DEPTH 8 15
	FREE_Z_DEPTH 16 23
	FREE_HTILE_DEPTH 24 31
regDB_HTILE_DATA_BASE 0 0x5 1 0 1
	BASE_256B 0 31
regDB_HTILE_DATA_BASE_HI 0 0x1e 1 0 1
	BASE_HI 0 7
regDB_HTILE_SURFACE 0 0x2af 9 0 1
	RESERVED_FIELD_1 0 0
	FULL_CACHE 1 1
	RESERVED_FIELD_2 2 2
	RESERVED_FIELD_3 3 3
	RESERVED_FIELD_4 4 9
	RESERVED_FIELD_5 10 15
	DST_OUTSIDE_ZERO_TO_ONE 16 16
	RESERVED_FIELD_6 17 17
	PIPE_ALIGNED 18 18
regDB_LAST_OF_BURST_CONFIG 0 0x13ba 16 0 0
	MAXBURST 0 7
	TIMEOUT 8 10
	DBCB_LOB_SWITCH_TIMEOUT 11 15
	ENABLE_FG_DEFAULT_TIMEOUT 17 17
	DISABLE_MCC_BURST_COUNT_RESET_ON_LOB 18 18
	DISABLE_FLQ_LOB_EVERY_256B 19 19
	DISABLE_ZCACHE_FL_OP_EVEN_ARB 20 20
	DISABLE_MCC_BURST_FORCE_FLUSH_BEFORE_FIFO 21 21
	ENABLE_TIMEOUT_DKG_LOB_GEN 22 22
	ENABLE_TIMEOUT_LPF_LOB_GEN 23 23
	ENABLE_TIMEOUT_FL_BURST 25 25
	ENABLE_TIMEOUT_FG_LOB_FWDR 26 26
	BYPASS_SORT_RD_BA 28 28
	DISABLE_256B_COALESCE 29 29
	DISABLE_RD_BURST 30 30
	LEGACY_LOB_INSERT_EN 31 31
regDB_LQUAD_STUTTER_CONTROL 0 0x13b3 2 0 0
	THRESHOLD 0 7
	TIMEOUT 16 23
regDB_LTILE_STUTTER_CONTROL 0 0x13b1 2 0 0
	THRESHOLD 0 7
	TIMEOUT 16 23
regDB_MEM_ARB_WATERMARKS 0 0x13bc 4 0 0
	CLIENT0_WATERMARK 0 2
	CLIENT1_WATERMARK 8 10
	CLIENT2_WATERMARK 16 18
	CLIENT3_WATERMARK 24 26
regDB_OCCLUSION_COUNT0_HI 0 0x23c1 1 0 1
	COUNT_HI 0 30
regDB_OCCLUSION_COUNT0_LOW 0 0x23c0 1 0 1
	COUNT_LOW 0 31
regDB_OCCLUSION_COUNT1_HI 0 0x23c3 1 0 1
	COUNT_HI 0 30
regDB_OCCLUSION_COUNT1_LOW 0 0x23c2 1 0 1
	COUNT_LOW 0 31
regDB_OCCLUSION_COUNT2_HI 0 0x23c5 1 0 1
	COUNT_HI 0 30
regDB_OCCLUSION_COUNT2_LOW 0 0x23c4 1 0 1
	COUNT_LOW 0 31
regDB_OCCLUSION_COUNT3_HI 0 0x23c7 1 0 1
	COUNT_HI 0 30
regDB_OCCLUSION_COUNT3_LOW 0 0x23c6 1 0 1
	COUNT_LOW 0 31
regDB_PERFCOUNTER0_HI 0 0x3441 1 0 1
	PERFCOUNTER_HI 0 31
regDB_PERFCOUNTER0_LO 0 0x3440 1 0 1
	PERFCOUNTER_LO 0 31
regDB_PERFCOUNTER0_SELECT 0 0x3c40 5 0 1
	PERF_SEL 0 9
	PERF_SEL1 10 19
	CNTR_MODE 20 23
	PERF_MODE1 24 27
	PERF_MODE 28 31
regDB_PERFCOUNTER0_SELECT1 0 0x3c41 4 0 1
	PERF_SEL2 0 9
	PERF_SEL3 10 19
	PERF_MODE3 24 27
	PERF_MODE2 28 31
regDB_PERFCOUNTER1_HI 0 0x3443 1 0 1
	PERFCOUNTER_HI 0 31
regDB_PERFCOUNTER1_LO 0 0x3442 1 0 1
	PERFCOUNTER_LO 0 31
regDB_PERFCOUNTER1_SELECT 0 0x3c42 5 0 1
	PERF_SEL 0 9
	PERF_SEL1 10 19
	CNTR_MODE 20 23
	PERF_MODE1 24 27
	PERF_MODE 28 31
regDB_PERFCOUNTER1_SELECT1 0 0x3c43 4 0 1
	PERF_SEL2 0 9
	PERF_SEL3 10 19
	PERF_MODE3 24 27
	PERF_MODE2 28 31
regDB_PERFCOUNTER2_HI 0 0x3445 1 0 1
	PERFCOUNTER_HI 0 31
regDB_PERFCOUNTER2_LO 0 0x3444 1 0 1
	PERFCOUNTER_LO 0 31
regDB_PERFCOUNTER2_SELECT 0 0x3c44 5 0 1
	PERF_SEL 0 9
	PERF_SEL1 10 19
	CNTR_MODE 20 23
	PERF_MODE1 24 27
	PERF_MODE 28 31
regDB_PERFCOUNTER3_HI 0 0x3447 1 0 1
	PERFCOUNTER_HI 0 31
regDB_PERFCOUNTER3_LO 0 0x3446 1 0 1
	PERFCOUNTER_LO 0 31
regDB_PERFCOUNTER3_SELECT 0 0x3c46 5 0 1
	PERF_SEL 0 9
	PERF_SEL1 10 19
	CNTR_MODE 20 23
	PERF_MODE1 24 27
	PERF_MODE 28 31
regDB_PRELOAD_CONTROL 0 0x2b2 4 0 1
	START_X 0 7
	START_Y 8 15
	MAX_X 16 23
	MAX_Y 24 31
regDB_RENDER_CONTROL 0 0x0 15 0 1
	DEPTH_CLEAR_ENABLE 0 0
	STENCIL_CLEAR_ENABLE 1 1
	DEPTH_COPY 2 2
	STENCIL_COPY 3 3
	RESUMMARIZE_ENABLE 4 4
	STENCIL_COMPRESS_DISABLE 5 5
	DEPTH_COMPRESS_DISABLE 6 6
	COPY_CENTROID 7 7
	COPY_SAMPLE 8 11
	DECOMPRESS_ENABLE 12 12
	PS_INVOKE_DISABLE 14 14
	OREO_MODE 16 17
	FORCE_OREO_MODE 18 18
	FORCE_EXPORT_ORDER 19 19
	MAX_ALLOWED_TILES_IN_WAVE 20 23
regDB_RENDER_OVERRIDE 0 0x3 22 0 1
	FORCE_HIZ_ENABLE 0 1
	FORCE_HIS_ENABLE0 2 3
	FORCE_HIS_ENABLE1 4 5
	FORCE_SHADER_Z_ORDER 6 6
	FAST_Z_DISABLE 7 7
	FAST_STENCIL_DISABLE 8 8
	NOOP_CULL_DISABLE 9 9
	FORCE_COLOR_KILL 10 10
	FORCE_Z_READ 11 11
	FORCE_STENCIL_READ 12 12
	FORCE_FULL_Z_RANGE 13 14
	DISABLE_VIEWPORT_CLAMP 16 16
	IGNORE_SC_ZRANGE 17 17
	DISABLE_FULLY_COVERED 18 18
	FORCE_Z_LIMIT_SUMM 19 20
	MAX_TILES_IN_DTT 21 25
	DISABLE_TILE_RATE_TILES 26 26
	FORCE_Z_DIRTY 27 27
	FORCE_STENCIL_DIRTY 28 28
	FORCE_Z_VALID 29 29
	FORCE_STENCIL_VALID 30 30
	PRESERVE_COMPRESSION 31 31
regDB_RENDER_OVERRIDE2 0 0x4 18 0 1
	PARTIAL_SQUAD_LAUNCH_CONTROL 0 1
	PARTIAL_SQUAD_LAUNCH_COUNTDOWN 2 4
	DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION 5 5
	DISABLE_SMEM_EXPCLEAR_OPTIMIZATION 6 6
	DISABLE_COLOR_ON_VALIDATION 7 7
	DECOMPRESS_Z_ON_FLUSH 8 8
	DISABLE_REG_SNOOP 9 9
	DEPTH_BOUNDS_HIER_DEPTH_DISABLE 10 10
	SEPARATE_HIZS_FUNC_ENABLE 11 11
	HIZ_ZFUNC 12 14
	HIS_SFUNC_FF 15 17
	HIS_SFUNC_BF 18 20
	PRESERVE_ZRANGE 21 21
	PRESERVE_SRESULTS 22 22
	DISABLE_FAST_PASS 23 23
	ALLOW_PARTIAL_RES_HIER_KILL 25 25
	CENTROID_COMPUTATION_MODE 27 28
	DISABLE_NOZ 29 29
regDB_RESERVED_REG_1 0 0x16 2 0 1
	FIELD_1 0 10
	FIELD_2 11 21
regDB_RESERVED_REG_2 0 0xf 8 0 1
	FIELD_1 0 3
	FIELD_2 4 7
	FIELD_3 8 12
	FIELD_4 13 14
	FIELD_5 15 16
	FIELD_6 17 18
	FIELD_7 19 20
	FIELD_8 28 31
regDB_RESERVED_REG_3 0 0x17 1 0 1
	FIELD_1 0 21
regDB_RING_CONTROL 0 0x13bb 1 0 0
	COUNTER_CONTROL 0 1
regDB_RMI_L2_CACHE_CONTROL 0 0x1f 13 0 1
	Z_WR_POLICY 0 1
	S_WR_POLICY 2 3
	HTILE_WR_POLICY 4 5
	ZPCPSD_WR_POLICY 6 7
	Z_RD_POLICY 16 17
	S_RD_POLICY 18 19
	HTILE_RD_POLICY 20 21
	Z_BIG_PAGE 24 24
	S_BIG_PAGE 25 25
	Z_NOALLOC 26 26
	S_NOALLOC 27 27
	HTILE_NOALLOC 28 28
	ZPCPSD_NOALLOC 29 29
regDB_SHADER_CONTROL 0 0x203 18 0 1
	Z_EXPORT_ENABLE 0 0
	STENCIL_TEST_VAL_EXPORT_ENABLE 1 1
	STENCIL_OP_VAL_EXPORT_ENABLE 2 2
	Z_ORDER 4 5
	KILL_ENABLE 6 6
	COVERAGE_TO_MASK_ENABLE 7 7
	MASK_EXPORT_ENABLE 8 8
	EXEC_ON_HIER_FAIL 9 9
	EXEC_ON_NOOP 10 10
	ALPHA_TO_MASK_DISABLE 11 11
	DEPTH_BEFORE_SHADER 12 12
	CONSERVATIVE_Z_EXPORT 13 14
	DUAL_QUAD_DISABLE 15 15
	PRIMITIVE_ORDERED_PIXEL_SHADER 16 16
	PRE_SHADER_DEPTH_COVERAGE_ENABLE 23 23
	OREO_BLEND_ENABLE 24 24
	OVERRIDE_INTRINSIC_RATE_ENABLE 25 25
	OVERRIDE_INTRINSIC_RATE 26 28
regDB_SRESULTS_COMPARE_STATE0 0 0x2b0 4 0 1
	COMPAREFUNC0 0 2
	COMPAREVALUE0 4 11
	COMPAREMASK0 12 19
	ENABLE0 24 24
regDB_SRESULTS_COMPARE_STATE1 0 0x2b1 4 0 1
	COMPAREFUNC1 0 2
	COMPAREVALUE1 4 11
	COMPAREMASK1 12 19
	ENABLE1 24 24
regDB_STENCILREFMASK 0 0x10c 4 0 1
	STENCILTESTVAL 0 7
	STENCILMASK 8 15
	STENCILWRITEMASK 16 23
	STENCILOPVAL 24 31
regDB_STENCILREFMASK_BF 0 0x10d 4 0 1
	STENCILTESTVAL_BF 0 7
	STENCILMASK_BF 8 15
	STENCILWRITEMASK_BF 16 23
	STENCILOPVAL_BF 24 31
regDB_STENCIL_CLEAR 0 0xa 1 0 1
	CLEAR 0 7
regDB_STENCIL_CONTROL 0 0x10b 6 0 1
	STENCILFAIL 0 3
	STENCILZPASS 4 7
	STENCILZFAIL 8 11
	STENCILFAIL_BF 12 15
	STENCILZPASS_BF 16 19
	STENCILZFAIL_BF 20 23
regDB_STENCIL_INFO 0 0x11 9 0 1
	FORMAT 0 0
	SW_MODE 4 8
	FAULT_BEHAVIOR 9 10
	ITERATE_FLUSH 11 11
	PARTIALLY_RESIDENT 12 12
	RESERVED_FIELD_1 13 15
	ITERATE_256 20 20
	ALLOW_EXPCLEAR 27 27
	TILE_STENCIL_DISABLE 29 29
regDB_STENCIL_READ_BASE 0 0x13 1 0 1
	BASE_256B 0 31
regDB_STENCIL_READ_BASE_HI 0 0x1b 1 0 1
	BASE_HI 0 7
regDB_STENCIL_WRITE_BASE 0 0x15 1 0 1
	BASE_256B 0 31
regDB_STENCIL_WRITE_BASE_HI 0 0x1d 1 0 1
	BASE_HI 0 7
regDB_SUBTILE_CONTROL 0 0x13b6 10 0 0
	MSAA1_X 0 1
	MSAA1_Y 2 3
	MSAA2_X 4 5
	MSAA2_Y 6 7
	MSAA4_X 8 9
	MSAA4_Y 10 11
	MSAA8_X 12 13
	MSAA8_Y 14 15
	MSAA16_X 16 17
	MSAA16_Y 18 19
regDB_WATERMARKS 0 0x13b5 4 0 0
	DEPTH_FREE 0 7
	DEPTH_FLUSH 8 15
	DEPTH_PENDING_FREE 16 23
	DEPTH_CACHELINE_FREE 24 31
regDB_Z_INFO 0 0x10 14 0 1
	FORMAT 0 1
	NUM_SAMPLES 2 3
	SW_MODE 4 8
	FAULT_BEHAVIOR 9 10
	ITERATE_FLUSH 11 11
	PARTIALLY_RESIDENT 12 12
	RESERVED_FIELD_1 13 15
	MAXMIP 16 19
	ITERATE_256 20 20
	DECOMPRESS_ON_N_ZPLANES 23 26
	ALLOW_EXPCLEAR 27 27
	READ_SIZE 28 28
	TILE_SURFACE_ENABLE 29 29
	ZRANGE_PRECISION 31 31
regDB_Z_READ_BASE 0 0x12 1 0 1
	BASE_256B 0 31
regDB_Z_READ_BASE_HI 0 0x1a 1 0 1
	BASE_HI 0 7
regDB_Z_WRITE_BASE 0 0x14 1 0 1
	BASE_256B 0 31
regDB_Z_WRITE_BASE_HI 0 0x1c 1 0 1
	BASE_HI 0 7
regDIDT_EDC_CTRL 0 0x1901 13 0 1
	EDC_EN 0 0
	EDC_SW_RST 1 1
	EDC_CLK_EN_OVERRIDE 2 2
	EDC_FORCE_STALL 3 3
	EDC_TRIGGER_THROTTLE_LOWBIT 4 9
	EDC_STALL_PATTERN_BIT_NUMS 10 13
	EDC_ALLOW_WRITE_PWRDELTA 14 14
	EDC_ALGORITHM_MODE 15 15
	EDC_AVGDIV 16 19
	EDC_THRESHOLD_RSHIFT_SEL 20 20
	EDC_THRESHOLD_RSHIFT_BIT_NUMS 21 23
	RLC_FORCE_STALL_EN 24 24
	RLC_STALL_LEVEL_SEL 25 25
regDIDT_EDC_DYNAMIC_THRESHOLD_RO 0 0x1909 1 0 1
	EDC_DYNAMIC_THRESHOLD_RO 0 0
regDIDT_EDC_OVERFLOW 0 0x190a 2 0 1
	EDC_ROLLING_POWER_DELTA_OVERFLOW 0 0
	EDC_THROTTLE_LEVEL_OVERFLOW_COUNTER 1 16
regDIDT_EDC_ROLLING_POWER_DELTA 0 0x190b 1 0 1
	EDC_ROLLING_POWER_DELTA 0 31
regDIDT_EDC_STALL_PATTERN_1_2 0 0x1904 2 0 1
	EDC_STALL_PATTERN_1 0 14
	EDC_STALL_PATTERN_2 16 30
regDIDT_EDC_STALL_PATTERN_3_4 0 0x1905 2 0 1
	EDC_STALL_PATTERN_3 0 14
	EDC_STALL_PATTERN_4 16 30
regDIDT_EDC_STALL_PATTERN_5_6 0 0x1906 2 0 1
	EDC_STALL_PATTERN_5 0 14
	EDC_STALL_PATTERN_6 16 30
regDIDT_EDC_STALL_PATTERN_7 0 0x1907 1 0 1
	EDC_STALL_PATTERN_7 0 14
regDIDT_EDC_STATUS 0 0x1908 2 0 1
	EDC_FSM_STATE 0 0
	EDC_THROTTLE_LEVEL 1 3
regDIDT_EDC_THRESHOLD 0 0x1903 1 0 1
	EDC_THRESHOLD 0 31
regDIDT_EDC_THROTTLE_CTRL 0 0x1902 6 0 1
	SQ_STALL_EN 0 0
	DB_STALL_EN 1 1
	TCP_STALL_EN 2 2
	TD_STALL_EN 3 3
	PATTERN_EXTEND_EN 4 4
	PATTERN_EXTEND_MODE 5 7
regDIDT_INDEX_AUTO_INCR_EN 0 0x1900 1 0 1
	DIDT_INDEX_AUTO_INCR_EN 0 0
regDIDT_IND_DATA 0 0x190d 1 0 1
	DIDT_IND_DATA 0 31
regDIDT_IND_INDEX 0 0x190c 1 0 1
	DIDT_IND_INDEX 0 31
regDIDT_STALL_PATTERN_1_2 0 0x1aff 2 0 1
	DIDT_STALL_PATTERN_1 0 14
	DIDT_STALL_PATTERN_2 16 30
regDIDT_STALL_PATTERN_3_4 0 0x1b00 2 0 1
	DIDT_STALL_PATTERN_3 0 14
	DIDT_STALL_PATTERN_4 16 30
regDIDT_STALL_PATTERN_5_6 0 0x1b01 2 0 1
	DIDT_STALL_PATTERN_5 0 14
	DIDT_STALL_PATTERN_6 16 30
regDIDT_STALL_PATTERN_7 0 0x1b02 1 0 1
	DIDT_STALL_PATTERN_7 0 14
regDIDT_STALL_PATTERN_CTRL 0 0x1afe 6 0 1
	DIDT_DROOP_CTRL_EN 0 0
	DIDT_DROOP_SW_RST 1 1
	DIDT_DROOP_CLK_EN_OVERRIDE 2 2
	DIDT_STALL_PATTERN_BIT_NUMS 3 6
	DIDT_PATTERN_EXTEND_EN 7 7
	DIDT_PATTERN_EXTEND_MODE 8 10
regEDC_HYSTERESIS_CNTL 0 0x1af1 5 0 1
	MAX_HYSTERESIS 0 7
	EDC_AGGR_TIMER 8 15
	PATTERN_EXTEND_EN 16 16
	PATTERN_EXTEND_MODE 17 19
	EDC_AGGR_MODE 20 20
regEDC_HYSTERESIS_STAT 0 0x1b0e 4 0 1
	HYSTERESIS_CNT 0 7
	EDC_STATUS 8 8
	EDC_CREDIT_INCR_OVERFLOW 9 9
	EDC_THRESHOLD_SEL 10 10
regEDC_PERF_COUNTER 0 0x1b0b 1 0 1
	EDC_PERF_COUNTER 0 31
regEDC_STRETCH_NUM_PERF_COUNTER 0 0x1b06 1 0 1
	STRETCH_NUM_PERF_COUNTER 0 31
regEDC_STRETCH_PERF_COUNTER 0 0x1b04 1 0 1
	STRETCH_PERF_COUNTER 0 31
regEDC_UNSTRETCH_PERF_COUNTER 0 0x1b05 1 0 1
	UNSTRETCH_PERF_COUNTER 0 31
regGB_ADDR_CONFIG 0 0x13de 6 0 0
	NUM_PIPES 0 2
	PIPE_INTERLEAVE_SIZE 3 5
	MAX_COMPRESSED_FRAGS 6 7
	NUM_PKRS 8 10
	NUM_SHADER_ENGINES 19 20
	NUM_RB_PER_SE 26 27
regGB_ADDR_CONFIG_READ 0 0x13e2 6 0 0
	NUM_PIPES 0 2
	PIPE_INTERLEAVE_SIZE 3 5
	MAX_COMPRESSED_FRAGS 6 7
	NUM_PKRS 8 10
	NUM_SHADER_ENGINES 19 20
	NUM_RB_PER_SE 26 27
regGB_BACKEND_MAP 0 0x13df 1 0 0
	BACKEND_MAP 0 31
regGB_EDC_MODE 0 0x1e1e 6 0 0
	FORCE_SEC_ON_DED 15 15
	COUNT_FED_OUT 16 16
	GATE_FUE 17 17
	DED_MODE 20 21
	PROP_FED 29 29
	BYPASS 31 31
regGB_GPU_ID 0 0x13e0 1 0 0
	GPU_ID 0 3
regGCEA_DRAM_PAGE_BURST 0 0x17aa 4 0 0
	RD_LIMIT_LO 0 7
	RD_LIMIT_HI 8 15
	WR_LIMIT_LO 16 23
	WR_LIMIT_HI 24 31
regGCEA_DRAM_RD_CAM_CNTL 0 0x17a8 9 0 0
	DEPTH_GROUP0 0 3
	DEPTH_GROUP1 4 7
	DEPTH_GROUP2 8 11
	DEPTH_GROUP3 12 15
	REORDER_LIMIT_GROUP0 16 18
	REORDER_LIMIT_GROUP1 19 21
	REORDER_LIMIT_GROUP2 22 24
	REORDER_LIMIT_GROUP3 25 27
	REFILL_CHAIN 28 28
regGCEA_DRAM_RD_CLI2GRP_MAP0 0 0x17a0 16 0 0
	CID0_GROUP 0 1
	CID1_GROUP 2 3
	CID2_GROUP 4 5
	CID3_GROUP 6 7
	CID4_GROUP 8 9
	CID5_GROUP 10 11
	CID6_GROUP 12 13
	CID7_GROUP 14 15
	CID8_GROUP 16 17
	CID9_GROUP 18 19
	CID10_GROUP 20 21
	CID11_GROUP 22 23
	CID12_GROUP 24 25
	CID13_GROUP 26 27
	CID14_GROUP 28 29
	CID15_GROUP 30 31
regGCEA_DRAM_RD_CLI2GRP_MAP1 0 0x17a1 16 0 0
	CID16_GROUP 0 1
	CID17_GROUP 2 3
	CID18_GROUP 4 5
	CID19_GROUP 6 7
	CID20_GROUP 8 9
	CID21_GROUP 10 11
	CID22_GROUP 12 13
	CID23_GROUP 14 15
	CID24_GROUP 16 17
	CID25_GROUP 18 19
	CID26_GROUP 20 21
	CID27_GROUP 22 23
	CID28_GROUP 24 25
	CID29_GROUP 26 27
	CID30_GROUP 28 29
	CID31_GROUP 30 31
regGCEA_DRAM_RD_GRP2VC_MAP 0 0x17a4 4 0 0
	GROUP0_VC 0 2
	GROUP1_VC 3 5
	GROUP2_VC 6 8
	GROUP3_VC 9 11
regGCEA_DRAM_RD_LAZY 0 0x17a6 7 0 0
	GROUP0_DELAY 0 2
	GROUP1_DELAY 3 5
	GROUP2_DELAY 6 8
	GROUP3_DELAY 9 11
	REQ_ACCUM_THRESH 12 17
	REQ_ACCUM_TIMEOUT 20 26
	REQ_ACCUM_IDLEMAX 27 30
regGCEA_DRAM_RD_PRI_AGE 0 0x17ab 8 0 0
	GROUP0_AGING_RATE 0 2
	GROUP1_AGING_RATE 3 5
	GROUP2_AGING_RATE 6 8
	GROUP3_AGING_RATE 9 11
	GROUP0_AGE_COEFFICIENT 12 14
	GROUP1_AGE_COEFFICIENT 15 17
	GROUP2_AGE_COEFFICIENT 18 20
	GROUP3_AGE_COEFFICIENT 21 23
regGCEA_DRAM_RD_PRI_FIXED 0 0x17af 4 0 0
	GROUP0_FIXED_COEFFICIENT 0 2
	GROUP1_FIXED_COEFFICIENT 3 5
	GROUP2_FIXED_COEFFICIENT 6 8
	GROUP3_FIXED_COEFFICIENT 9 11
regGCEA_DRAM_RD_PRI_QUANT_PRI1 0 0x17b3 4 0 0
	GROUP0_THRESHOLD 0 7
	GROUP1_THRESHOLD 8 15
	GROUP2_THRESHOLD 16 23
	GROUP3_THRESHOLD 24 31
regGCEA_DRAM_RD_PRI_QUANT_PRI2 0 0x17b4 4 0 0
	GROUP0_THRESHOLD 0 7
	GROUP1_THRESHOLD 8 15
	GROUP2_THRESHOLD 16 23
	GROUP3_THRESHOLD 24 31
regGCEA_DRAM_RD_PRI_QUANT_PRI3 0 0x17b5 4 0 0
	GROUP0_THRESHOLD 0 7
	GROUP1_THRESHOLD 8 15
	GROUP2_THRESHOLD 16 23
	GROUP3_THRESHOLD 24 31
regGCEA_DRAM_RD_PRI_QUEUING 0 0x17ad 4 0 0
	GROUP0_QUEUING_COEFFICIENT 0 2
	GROUP1_QUEUING_COEFFICIENT 3 5
	GROUP2_QUEUING_COEFFICIENT 6 8
	GROUP3_QUEUING_COEFFICIENT 9 11
regGCEA_DRAM_RD_PRI_URGENCY 0 0x17b1 8 0 0
	GROUP0_URGENCY_COEFFICIENT 0 2
	GROUP1_URGENCY_COEFFICIENT 3 5
	GROUP2_URGENCY_COEFFICIENT 6 8
	GROUP3_URGENCY_COEFFICIENT 9 11
	GROUP0_URGENCY_MODE 12 12
	GROUP1_URGENCY_MODE 13 13
	GROUP2_URGENCY_MODE 14 14
	GROUP3_URGENCY_MODE 15 15
regGCEA_DRAM_WR_CAM_CNTL 0 0x17a9 9 0 0
	DEPTH_GROUP0 0 3
	DEPTH_GROUP1 4 7
	DEPTH_GROUP2 8 11
	DEPTH_GROUP3 12 15
	REORDER_LIMIT_GROUP0 16 18
	REORDER_LIMIT_GROUP1 19 21
	REORDER_LIMIT_GROUP2 22 24
	REORDER_LIMIT_GROUP3 25 27
	REFILL_CHAIN 28 28
regGCEA_DRAM_WR_CLI2GRP_MAP0 0 0x17a2 16 0 0
	CID0_GROUP 0 1
	CID1_GROUP 2 3
	CID2_GROUP 4 5
	CID3_GROUP 6 7
	CID4_GROUP 8 9
	CID5_GROUP 10 11
	CID6_GROUP 12 13
	CID7_GROUP 14 15
	CID8_GROUP 16 17
	CID9_GROUP 18 19
	CID10_GROUP 20 21
	CID11_GROUP 22 23
	CID12_GROUP 24 25
	CID13_GROUP 26 27
	CID14_GROUP 28 29
	CID15_GROUP 30 31
regGCEA_DRAM_WR_CLI2GRP_MAP1 0 0x17a3 16 0 0
	CID16_GROUP 0 1
	CID17_GROUP 2 3
	CID18_GROUP 4 5
	CID19_GROUP 6 7
	CID20_GROUP 8 9
	CID21_GROUP 10 11
	CID22_GROUP 12 13
	CID23_GROUP 14 15
	CID24_GROUP 16 17
	CID25_GROUP 18 19
	CID26_GROUP 20 21
	CID27_GROUP 22 23
	CID28_GROUP 24 25
	CID29_GROUP 26 27
	CID30_GROUP 28 29
	CID31_GROUP 30 31
regGCEA_DRAM_WR_GRP2VC_MAP 0 0x17a5 4 0 0
	GROUP0_VC 0 2
	GROUP1_VC 3 5
	GROUP2_VC 6 8
	GROUP3_VC 9 11
regGCEA_DRAM_WR_LAZY 0 0x17a7 7 0 0
	GROUP0_DELAY 0 2
	GROUP1_DELAY 3 5
	GROUP2_DELAY 6 8
	GROUP3_DELAY 9 11
	REQ_ACCUM_THRESH 12 17
	REQ_ACCUM_TIMEOUT 20 26
	REQ_ACCUM_IDLEMAX 27 30
regGCEA_DRAM_WR_PRI_AGE 0 0x17ac 8 0 0
	GROUP0_AGING_RATE 0 2
	GROUP1_AGING_RATE 3 5
	GROUP2_AGING_RATE 6 8
	GROUP3_AGING_RATE 9 11
	GROUP0_AGE_COEFFICIENT 12 14
	GROUP1_AGE_COEFFICIENT 15 17
	GROUP2_AGE_COEFFICIENT 18 20
	GROUP3_AGE_COEFFICIENT 21 23
regGCEA_DRAM_WR_PRI_FIXED 0 0x17b0 4 0 0
	GROUP0_FIXED_COEFFICIENT 0 2
	GROUP1_FIXED_COEFFICIENT 3 5
	GROUP2_FIXED_COEFFICIENT 6 8
	GROUP3_FIXED_COEFFICIENT 9 11
regGCEA_DRAM_WR_PRI_QUANT_PRI1 0 0x17b6 4 0 0
	GROUP0_THRESHOLD 0 7
	GROUP1_THRESHOLD 8 15
	GROUP2_THRESHOLD 16 23
	GROUP3_THRESHOLD 24 31
regGCEA_DRAM_WR_PRI_QUANT_PRI2 0 0x17b7 4 0 0
	GROUP0_THRESHOLD 0 7
	GROUP1_THRESHOLD 8 15
	GROUP2_THRESHOLD 16 23
	GROUP3_THRESHOLD 24 31
regGCEA_DRAM_WR_PRI_QUANT_PRI3 0 0x17b8 4 0 0
	GROUP0_THRESHOLD 0 7
	GROUP1_THRESHOLD 8 15
	GROUP2_THRESHOLD 16 23
	GROUP3_THRESHOLD 24 31
regGCEA_DRAM_WR_PRI_QUEUING 0 0x17ae 4 0 0
	GROUP0_QUEUING_COEFFICIENT 0 2
	GROUP1_QUEUING_COEFFICIENT 3 5
	GROUP2_QUEUING_COEFFICIENT 6 8
	GROUP3_QUEUING_COEFFICIENT 9 11
regGCEA_DRAM_WR_PRI_URGENCY 0 0x17b2 8 0 0
	GROUP0_URGENCY_COEFFICIENT 0 2
	GROUP1_URGENCY_COEFFICIENT 3 5
	GROUP2_URGENCY_COEFFICIENT 6 8
	GROUP3_URGENCY_COEFFICIENT 9 11
	GROUP0_URGENCY_MODE 12 12
	GROUP1_URGENCY_MODE 13 13
	GROUP2_URGENCY_MODE 14 14
	GROUP3_URGENCY_MODE 15 15
regGCEA_DSM_CNTL 0 0x14b4 16 0 0
	DRAMRD_CMDMEM_DSM_IRRITATOR_DATA 0 1
	DRAMRD_CMDMEM_ENABLE_SINGLE_WRITE 2 2
	DRAMWR_CMDMEM_DSM_IRRITATOR_DATA 3 4
	DRAMWR_CMDMEM_ENABLE_SINGLE_WRITE 5 5
	DRAMWR_DATAMEM_DSM_IRRITATOR_DATA 6 7
	DRAMWR_DATAMEM_ENABLE_SINGLE_WRITE 8 8
	RRET_TAGMEM_DSM_IRRITATOR_DATA 9 10
	RRET_TAGMEM_ENABLE_SINGLE_WRITE 11 11
	WRET_TAGMEM_DSM_IRRITATOR_DATA 12 13
	WRET_TAGMEM_ENABLE_SINGLE_WRITE 14 14
	GMIRD_CMDMEM_DSM_IRRITATOR_DATA 15 16
	GMIRD_CMDMEM_ENABLE_SINGLE_WRITE 17 17
	GMIWR_CMDMEM_DSM_IRRITATOR_DATA 18 19
	GMIWR_CMDMEM_ENABLE_SINGLE_WRITE 20 20
	GMIWR_DATAMEM_DSM_IRRITATOR_DATA 21 22
	GMIWR_DATAMEM_ENABLE_SINGLE_WRITE 23 23
regGCEA_DSM_CNTL2 0 0x14b7 17 0 0
	DRAMRD_CMDMEM_ENABLE_ERROR_INJECT 0 1
	DRAMRD_CMDMEM_SELECT_INJECT_DELAY 2 2
	DRAMWR_CMDMEM_ENABLE_ERROR_INJECT 3 4
	DRAMWR_CMDMEM_SELECT_INJECT_DELAY 5 5
	DRAMWR_DATAMEM_ENABLE_ERROR_INJECT 6 7
	DRAMWR_DATAMEM_SELECT_INJECT_DELAY 8 8
	RRET_TAGMEM_ENABLE_ERROR_INJECT 9 10
	RRET_TAGMEM_SELECT_INJECT_DELAY 11 11
	WRET_TAGMEM_ENABLE_ERROR_INJECT 12 13
	WRET_TAGMEM_SELECT_INJECT_DELAY 14 14
	GMIRD_CMDMEM_ENABLE_ERROR_INJECT 15 16
	GMIRD_CMDMEM_SELECT_INJECT_DELAY 17 17
	GMIWR_CMDMEM_ENABLE_ERROR_INJECT 18 19
	GMIWR_CMDMEM_SELECT_INJECT_DELAY 20 20
	GMIWR_DATAMEM_ENABLE_ERROR_INJECT 21 22
	GMIWR_DATAMEM_SELECT_INJECT_DELAY 23 23
	INJECT_DELAY 26 31
regGCEA_DSM_CNTL2A 0 0x14b8 14 0 0
	DRAMRD_PAGEMEM_ENABLE_ERROR_INJECT 0 1
	DRAMRD_PAGEMEM_SELECT_INJECT_DELAY 2 2
	DRAMWR_PAGEMEM_ENABLE_ERROR_INJECT 3 4
	DRAMWR_PAGEMEM_SELECT_INJECT_DELAY 5 5
	IORD_CMDMEM_ENABLE_ERROR_INJECT 6 7
	IORD_CMDMEM_SELECT_INJECT_DELAY 8 8
	IOWR_CMDMEM_ENABLE_ERROR_INJECT 9 10
	IOWR_CMDMEM_SELECT_INJECT_DELAY 11 11
	IOWR_DATAMEM_ENABLE_ERROR_INJECT 12 13
	IOWR_DATAMEM_SELECT_INJECT_DELAY 14 14
	GMIRD_PAGEMEM_ENABLE_ERROR_INJECT 15 16
	GMIRD_PAGEMEM_SELECT_INJECT_DELAY 17 17
	GMIWR_PAGEMEM_ENABLE_ERROR_INJECT 18 19
	GMIWR_PAGEMEM_SELECT_INJECT_DELAY 20 20
regGCEA_DSM_CNTL2B 0 0x14b9 18 0 0
	MAM_D0MEM_ENABLE_ERROR_INJECT 0 1
	MAM_D0MEM_SELECT_INJECT_DELAY 2 2
	MAM_D1MEM_ENABLE_ERROR_INJECT 3 4
	MAM_D1MEM_SELECT_INJECT_DELAY 5 5
	MAM_D2MEM_ENABLE_ERROR_INJECT 6 7
	MAM_D2MEM_SELECT_INJECT_DELAY 8 8
	MAM_D3MEM_ENABLE_ERROR_INJECT 9 10
	MAM_D3MEM_SELECT_INJECT_DELAY 11 11
	MAM_A0MEM_ENABLE_ERROR_INJECT 12 13
	MAM_A0MEM_SELECT_INJECT_DELAY 14 14
	MAM_A1MEM_ENABLE_ERROR_INJECT 15 16
	MAM_A1MEM_SELECT_INJECT_DELAY 17 17
	MAM_A2MEM_ENABLE_ERROR_INJECT 18 19
	MAM_A2MEM_SELECT_INJECT_DELAY 20 20
	MAM_A3MEM_ENABLE_ERROR_INJECT 21 22
	MAM_A3MEM_SELECT_INJECT_DELAY 23 23
	MAM_AFMEM_ENABLE_ERROR_INJECT 24 25
	MAM_AFMEM_SELECT_INJECT_DELAY 26 26
regGCEA_DSM_CNTLA 0 0x14b5 14 0 0
	DRAMRD_PAGEMEM_DSM_IRRITATOR_DATA 0 1
	DRAMRD_PAGEMEM_ENABLE_SINGLE_WRITE 2 2
	DRAMWR_PAGEMEM_DSM_IRRITATOR_DATA 3 4
	DRAMWR_PAGEMEM_ENABLE_SINGLE_WRITE 5 5
	IORD_CMDMEM_DSM_IRRITATOR_DATA 6 7
	IORD_CMDMEM_ENABLE_SINGLE_WRITE 8 8
	IOWR_CMDMEM_DSM_IRRITATOR_DATA 9 10
	IOWR_CMDMEM_ENABLE_SINGLE_WRITE 11 11
	IOWR_DATAMEM_DSM_IRRITATOR_DATA 12 13
	IOWR_DATAMEM_ENABLE_SINGLE_WRITE 14 14
	GMIRD_PAGEMEM_DSM_IRRITATOR_DATA 15 16
	GMIRD_PAGEMEM_ENABLE_SINGLE_WRITE 17 17
	GMIWR_PAGEMEM_DSM_IRRITATOR_DATA 18 19
	GMIWR_PAGEMEM_ENABLE_SINGLE_WRITE 20 20
regGCEA_DSM_CNTLB 0 0x14b6 18 0 0
	MAM_D0MEM_DSM_IRRITATOR_DATA 0 1
	MAM_D0MEM_ENABLE_SINGLE_WRITE 2 2
	MAM_D1MEM_DSM_IRRITATOR_DATA 3 4
	MAM_D1MEM_ENABLE_SINGLE_WRITE 5 5
	MAM_D2MEM_DSM_IRRITATOR_DATA 6 7
	MAM_D2MEM_ENABLE_SINGLE_WRITE 8 8
	MAM_D3MEM_DSM_IRRITATOR_DATA 9 10
	MAM_D3MEM_ENABLE_SINGLE_WRITE 11 11
	MAM_A0MEM_DSM_IRRITATOR_DATA 12 13
	MAM_A0MEM_ENABLE_SINGLE_WRITE 14 14
	MAM_A1MEM_DSM_IRRITATOR_DATA 15 16
	MAM_A1MEM_ENABLE_SINGLE_WRITE 17 17
	MAM_A2MEM_DSM_IRRITATOR_DATA 18 19
	MAM_A2MEM_ENABLE_SINGLE_WRITE 20 20
	MAM_A3MEM_DSM_IRRITATOR_DATA 21 22
	MAM_A3MEM_ENABLE_SINGLE_WRITE 23 23
	MAM_AFMEM_DSM_IRRITATOR_DATA 24 25
	MAM_AFMEM_ENABLE_SINGLE_WRITE 26 26
regGCEA_EDC_CNT 0 0x14b2 16 0 0
	DRAMRD_CMDMEM_SEC_COUNT 0 1
	DRAMRD_CMDMEM_DED_COUNT 2 3
	DRAMWR_CMDMEM_SEC_COUNT 4 5
	DRAMWR_CMDMEM_DED_COUNT 6 7
	DRAMWR_DATAMEM_SEC_COUNT 8 9
	DRAMWR_DATAMEM_DED_COUNT 10 11
	RRET_TAGMEM_SEC_COUNT 12 13
	RRET_TAGMEM_DED_COUNT 14 15
	WRET_TAGMEM_SEC_COUNT 16 17
	WRET_TAGMEM_DED_COUNT 18 19
	IOWR_DATAMEM_SEC_COUNT 20 21
	IOWR_DATAMEM_DED_COUNT 22 23
	DRAMRD_PAGEMEM_SED_COUNT 24 25
	DRAMWR_PAGEMEM_SED_COUNT 26 27
	IORD_CMDMEM_SED_COUNT 28 29
	IOWR_CMDMEM_SED_COUNT 30 31
regGCEA_EDC_CNT2 0 0x14b3 16 0 0
	GMIRD_CMDMEM_SEC_COUNT 0 1
	GMIRD_CMDMEM_DED_COUNT 2 3
	GMIWR_CMDMEM_SEC_COUNT 4 5
	GMIWR_CMDMEM_DED_COUNT 6 7
	GMIWR_DATAMEM_SEC_COUNT 8 9
	GMIWR_DATAMEM_DED_COUNT 10 11
	GMIRD_PAGEMEM_SED_COUNT 12 13
	GMIWR_PAGEMEM_SED_COUNT 14 15
	MAM_D0MEM_SED_COUNT 16 17
	MAM_D1MEM_SED_COUNT 18 19
	MAM_D2MEM_SED_COUNT 20 21
	MAM_D3MEM_SED_COUNT 22 23
	MAM_D0MEM_DED_COUNT 24 25
	MAM_D1MEM_DED_COUNT 26 27
	MAM_D2MEM_DED_COUNT 28 29
	MAM_D3MEM_DED_COUNT 30 31
regGCEA_EDC_CNT3 0 0x151a 16 0 0
	DRAMRD_PAGEMEM_DED_COUNT 0 1
	DRAMWR_PAGEMEM_DED_COUNT 2 3
	IORD_CMDMEM_DED_COUNT 4 5
	IOWR_CMDMEM_DED_COUNT 6 7
	GMIRD_PAGEMEM_DED_COUNT 8 9
	GMIWR_PAGEMEM_DED_COUNT 10 11
	MAM_A0MEM_SEC_COUNT 12 13
	MAM_A0MEM_DED_COUNT 14 15
	MAM_A1MEM_SEC_COUNT 16 17
	MAM_A1MEM_DED_COUNT 18 19
	MAM_A2MEM_SEC_COUNT 20 21
	MAM_A2MEM_DED_COUNT 22 23
	MAM_A3MEM_SEC_COUNT 24 25
	MAM_A3MEM_DED_COUNT 26 27
	MAM_AFMEM_SEC_COUNT 28 29
	MAM_AFMEM_DED_COUNT 30 31
regGCEA_ERR_STATUS 0 0x14be 11 0 0
	SDP_RDRSP_STATUS 0 3
	SDP_WRRSP_STATUS 4 7
	SDP_RDRSP_DATASTATUS 8 9
	SDP_RDRSP_DATAPARITY_ERROR 10 10
	CLEAR_ERROR_STATUS 11 11
	BUSY_ON_ERROR 12 12
	FUE_FLAG 13 13
	IGNORE_RDRSP_FED 14 14
	INTERRUPT_ON_FATAL 15 15
	INTERRUPT_IGNORE_CLI_FATAL 16 16
	LEVEL_INTERRUPT 17 17
regGCEA_GL2C_XBR_CREDITS 0 0x14ba 8 0 0
	DRAM_RD_LIMIT 0 5
	DRAM_RD_RESERVE 6 7
	IO_RD_LIMIT 8 13
	IO_RD_RESERVE 14 15
	DRAM_WR_LIMIT 16 21
	DRAM_WR_RESERVE 22 23
	IO_WR_LIMIT 24 29
	IO_WR_RESERVE 30 31
regGCEA_GL2C_XBR_MAXBURST 0 0x14bb 8 0 0
	DRAM_RD 0 3
	IO_RD 4 7
	DRAM_WR 8 11
	IO_WR 12 15
	DRAM_RD_COMB_FLUSH_TIMER 16 18
	DRAM_RD_COMB_SAME64B_ONLY 19 19
	DRAM_WR_COMB_FLUSH_TIMER 20 22
	DRAM_WR_COMB_SAME64B_ONLY 23 23
regGCEA_ICG_CTRL 0 0x50c4 6 0 1
	SOFT_OVERRIDE_RETURN 0 0
	SOFT_OVERRIDE_READ 1 1
	SOFT_OVERRIDE_WRITE 2 2
	SOFT_OVERRIDE_REGISTER 3 3
	SOFT_OVERRIDE_PERFMON 4 4
	SOFT_OVERRIDE_MAM 5 5
regGCEA_IO_GROUP_BURST 0 0x1883 4 0 0
	RD_LIMIT_LO 0 7
	RD_LIMIT_HI 8 15
	WR_LIMIT_LO 16 23
	WR_LIMIT_HI 24 31
regGCEA_IO_RD_CLI2GRP_MAP0 0 0x187d 16 0 0
	CID0_GROUP 0 1
	CID1_GROUP 2 3
	CID2_GROUP 4 5
	CID3_GROUP 6 7
	CID4_GROUP 8 9
	CID5_GROUP 10 11
	CID6_GROUP 12 13
	CID7_GROUP 14 15
	CID8_GROUP 16 17
	CID9_GROUP 18 19
	CID10_GROUP 20 21
	CID11_GROUP 22 23
	CID12_GROUP 24 25
	CID13_GROUP 26 27
	CID14_GROUP 28 29
	CID15_GROUP 30 31
regGCEA_IO_RD_CLI2GRP_MAP1 0 0x187e 16 0 0
	CID16_GROUP 0 1
	CID17_GROUP 2 3
	CID18_GROUP 4 5
	CID19_GROUP 6 7
	CID20_GROUP 8 9
	CID21_GROUP 10 11
	CID22_GROUP 12 13
	CID23_GROUP 14 15
	CID24_GROUP 16 17
	CID25_GROUP 18 19
	CID26_GROUP 20 21
	CID27_GROUP 22 23
	CID28_GROUP 24 25
	CID29_GROUP 26 27
	CID30_GROUP 28 29
	CID31_GROUP 30 31
regGCEA_IO_RD_COMBINE_FLUSH 0 0x1881 5 0 0
	GROUP0_TIMER 0 3
	GROUP1_TIMER 4 7
	GROUP2_TIMER 8 11
	GROUP3_TIMER 12 15
	COMB_MODE 16 17
regGCEA_IO_RD_PRI_AGE 0 0x1884 8 0 0
	GROUP0_AGING_RATE 0 2
	GROUP1_AGING_RATE 3 5
	GROUP2_AGING_RATE 6 8
	GROUP3_AGING_RATE 9 11
	GROUP0_AGE_COEFFICIENT 12 14
	GROUP1_AGE_COEFFICIENT 15 17
	GROUP2_AGE_COEFFICIENT 18 20
	GROUP3_AGE_COEFFICIENT 21 23
regGCEA_IO_RD_PRI_FIXED 0 0x1888 4 0 0
	GROUP0_FIXED_COEFFICIENT 0 2
	GROUP1_FIXED_COEFFICIENT 3 5
	GROUP2_FIXED_COEFFICIENT 6 8
	GROUP3_FIXED_COEFFICIENT 9 11
regGCEA_IO_RD_PRI_QUANT_PRI1 0 0x188e 4 0 0
	GROUP0_THRESHOLD 0 7
	GROUP1_THRESHOLD 8 15
	GROUP2_THRESHOLD 16 23
	GROUP3_THRESHOLD 24 31
regGCEA_IO_RD_PRI_QUANT_PRI2 0 0x188f 4 0 0
	GROUP0_THRESHOLD 0 7
	GROUP1_THRESHOLD 8 15
	GROUP2_THRESHOLD 16 23
	GROUP3_THRESHOLD 24 31
regGCEA_IO_RD_PRI_QUANT_PRI3 0 0x1890 4 0 0
	GROUP0_THRESHOLD 0 7
	GROUP1_THRESHOLD 8 15
	GROUP2_THRESHOLD 16 23
	GROUP3_THRESHOLD 24 31
regGCEA_IO_RD_PRI_QUEUING 0 0x1886 4 0 0
	GROUP0_QUEUING_COEFFICIENT 0 2
	GROUP1_QUEUING_COEFFICIENT 3 5
	GROUP2_QUEUING_COEFFICIENT 6 8
	GROUP3_QUEUING_COEFFICIENT 9 11
regGCEA_IO_RD_PRI_URGENCY 0 0x188a 8 0 0
	GROUP0_URGENCY_COEFFICIENT 0 2
	GROUP1_URGENCY_COEFFICIENT 3 5
	GROUP2_URGENCY_COEFFICIENT 6 8
	GROUP3_URGENCY_COEFFICIENT 9 11
	GROUP0_URGENCY_MODE 12 12
	GROUP1_URGENCY_MODE 13 13
	GROUP2_URGENCY_MODE 14 14
	GROUP3_URGENCY_MODE 15 15
regGCEA_IO_RD_PRI_URGENCY_MASKING 0 0x188c 32 0 0
	CID0_MASK 0 0
	CID1_MASK 1 1
	CID2_MASK 2 2
	CID3_MASK 3 3
	CID4_MASK 4 4
	CID5_MASK 5 5
	CID6_MASK 6 6
	CID7_MASK 7 7
	CID8_MASK 8 8
	CID9_MASK 9 9
	CID10_MASK 10 10
	CID11_MASK 11 11
	CID12_MASK 12 12
	CID13_MASK 13 13
	CID14_MASK 14 14
	CID15_MASK 15 15
	CID16_MASK 16 16
	CID17_MASK 17 17
	CID18_MASK 18 18
	CID19_MASK 19 19
	CID20_MASK 20 20
	CID21_MASK 21 21
	CID22_MASK 22 22
	CID23_MASK 23 23
	CID24_MASK 24 24
	CID25_MASK 25 25
	CID26_MASK 26 26
	CID27_MASK 27 27
	CID28_MASK 28 28
	CID29_MASK 29 29
	CID30_MASK 30 30
	CID31_MASK 31 31
regGCEA_IO_WR_CLI2GRP_MAP0 0 0x187f 16 0 0
	CID0_GROUP 0 1
	CID1_GROUP 2 3
	CID2_GROUP 4 5
	CID3_GROUP 6 7
	CID4_GROUP 8 9
	CID5_GROUP 10 11
	CID6_GROUP 12 13
	CID7_GROUP 14 15
	CID8_GROUP 16 17
	CID9_GROUP 18 19
	CID10_GROUP 20 21
	CID11_GROUP 22 23
	CID12_GROUP 24 25
	CID13_GROUP 26 27
	CID14_GROUP 28 29
	CID15_GROUP 30 31
regGCEA_IO_WR_CLI2GRP_MAP1 0 0x1880 16 0 0
	CID16_GROUP 0 1
	CID17_GROUP 2 3
	CID18_GROUP 4 5
	CID19_GROUP 6 7
	CID20_GROUP 8 9
	CID21_GROUP 10 11
	CID22_GROUP 12 13
	CID23_GROUP 14 15
	CID24_GROUP 16 17
	CID25_GROUP 18 19
	CID26_GROUP 20 21
	CID27_GROUP 22 23
	CID28_GROUP 24 25
	CID29_GROUP 26 27
	CID30_GROUP 28 29
	CID31_GROUP 30 31
regGCEA_IO_WR_COMBINE_FLUSH 0 0x1882 6 0 0
	GROUP0_TIMER 0 3
	GROUP1_TIMER 4 7
	GROUP2_TIMER 8 11
	GROUP3_TIMER 12 15
	COMB_MODE 16 17
	DISABLE_MAM_CHAINING 18 18
regGCEA_IO_WR_PRI_AGE 0 0x1885 8 0 0
	GROUP0_AGING_RATE 0 2
	GROUP1_AGING_RATE 3 5
	GROUP2_AGING_RATE 6 8
	GROUP3_AGING_RATE 9 11
	GROUP0_AGE_COEFFICIENT 12 14
	GROUP1_AGE_COEFFICIENT 15 17
	GROUP2_AGE_COEFFICIENT 18 20
	GROUP3_AGE_COEFFICIENT 21 23
regGCEA_IO_WR_PRI_FIXED 0 0x1889 4 0 0
	GROUP0_FIXED_COEFFICIENT 0 2
	GROUP1_FIXED_COEFFICIENT 3 5
	GROUP2_FIXED_COEFFICIENT 6 8
	GROUP3_FIXED_COEFFICIENT 9 11
regGCEA_IO_WR_PRI_QUANT_PRI1 0 0x1891 4 0 0
	GROUP0_THRESHOLD 0 7
	GROUP1_THRESHOLD 8 15
	GROUP2_THRESHOLD 16 23
	GROUP3_THRESHOLD 24 31
regGCEA_IO_WR_PRI_QUANT_PRI2 0 0x1892 4 0 0
	GROUP0_THRESHOLD 0 7
	GROUP1_THRESHOLD 8 15
	GROUP2_THRESHOLD 16 23
	GROUP3_THRESHOLD 24 31
regGCEA_IO_WR_PRI_QUANT_PRI3 0 0x1893 4 0 0
	GROUP0_THRESHOLD 0 7
	GROUP1_THRESHOLD 8 15
	GROUP2_THRESHOLD 16 23
	GROUP3_THRESHOLD 24 31
regGCEA_IO_WR_PRI_QUEUING 0 0x1887 4 0 0
	GROUP0_QUEUING_COEFFICIENT 0 2
	GROUP1_QUEUING_COEFFICIENT 3 5
	GROUP2_QUEUING_COEFFICIENT 6 8
	GROUP3_QUEUING_COEFFICIENT 9 11
regGCEA_IO_WR_PRI_URGENCY 0 0x188b 8 0 0
	GROUP0_URGENCY_COEFFICIENT 0 2
	GROUP1_URGENCY_COEFFICIENT 3 5
	GROUP2_URGENCY_COEFFICIENT 6 8
	GROUP3_URGENCY_COEFFICIENT 9 11
	GROUP0_URGENCY_MODE 12 12
	GROUP1_URGENCY_MODE 13 13
	GROUP2_URGENCY_MODE 14 14
	GROUP3_URGENCY_MODE 15 15
regGCEA_IO_WR_PRI_URGENCY_MASKING 0 0x188d 32 0 0
	CID0_MASK 0 0
	CID1_MASK 1 1
	CID2_MASK 2 2
	CID3_MASK 3 3
	CID4_MASK 4 4
	CID5_MASK 5 5
	CID6_MASK 6 6
	CID7_MASK 7 7
	CID8_MASK 8 8
	CID9_MASK 9 9
	CID10_MASK 10 10
	CID11_MASK 11 11
	CID12_MASK 12 12
	CID13_MASK 13 13
	CID14_MASK 14 14
	CID15_MASK 15 15
	CID16_MASK 16 16
	CID17_MASK 17 17
	CID18_MASK 18 18
	CID19_MASK 19 19
	CID20_MASK 20 20
	CID21_MASK 21 21
	CID22_MASK 22 22
	CID23_MASK 23 23
	CID24_MASK 24 24
	CID25_MASK 25 25
	CID26_MASK 26 26
	CID27_MASK 27 27
	CID28_MASK 28 28
	CID29_MASK 29 29
	CID30_MASK 30 30
	CID31_MASK 31 31
regGCEA_LATENCY_SAMPLING 0 0x14a3 16 0 0
	SAMPLER0_DRAM 0 0
	SAMPLER1_DRAM 1 1
	SAMPLER0_GMI 2 2
	SAMPLER1_GMI 3 3
	SAMPLER0_IO 4 4
	SAMPLER1_IO 5 5
	SAMPLER0_READ 6 6
	SAMPLER1_READ 7 7
	SAMPLER0_WRITE 8 8
	SAMPLER1_WRITE 9 9
	SAMPLER0_ATOMIC_RET 10 10
	SAMPLER1_ATOMIC_RET 11 11
	SAMPLER0_ATOMIC_NORET 12 12
	SAMPLER1_ATOMIC_NORET 13 13
	SAMPLER0_VC 14 21
	SAMPLER1_VC 22 29
regGCEA_MAM_CTRL 0 0x14ab 16 0 0
	MAM_DISABLE 0 0
	DBIT_COALESCE_DISABLE 1 1
	ARAM_COALESCE_DISABLE 2 2
	ARAM_FLUSH_SNOOP_EN 3 3
	SDMA_UPDT_ARAM 4 4
	ARAM_FLUSH_NOALLOC 5 5
	FLUSH_TRACKER 6 6
	CLEAR_TRACKER 7 7
	SDP_PRIORITY 8 11
	FORCE_FLUSH_UPDT_TRACKER 12 12
	FORCE_FLUSH_GEN_INTERRUPT 13 13
	TIMER_FLUSH_UPDT_TRACKER 14 14
	TIMER_FLUSH_GEN_INTERRUPT 15 15
	RESERVED_FIELD 16 22
	ARAM_NUM_RB_ENTRIES 23 27
	ARAM_RB_ADDR_HI 28 31
regGCEA_MAM_CTRL2 0 0x14a9 14 0 0
	ARAM_FLUSH_DISABLE 0 0
	DBIT_PF_CLR_ONLY 1 1
	DBIT_PF_RD_ONLY 2 2
	DBIT_TRACK_SEGMENT 3 5
	ARAM_TRACK_SEGMENT 6 8
	ARAM_FB_TRACK_SIZE 9 14
	ARAM_RB_ENTRY_SIZE 15 17
	ARAM_OVERRIDE_EA_STRAP 18 18
	ABIT_FLUSH_SPACE_OVERRIDE_ENABLE 19 19
	ABIT_FLUSH_SPACE_OVERRIDE_VALUE 20 20
	ARAM_REMOVE_TRACKER 21 21
	FORCE_DBIT_QUERY_DIRTY_ENABLE 22 22
	FORCE_DBIT_QUERY_DIRTY_VALUE 23 23
	RESERVED_FIELD 24 31
regGCEA_MISC 0 0x14a2 25 0 0
	RELATIVE_PRI_IN_DRAM_RD_ARB 0 0
	RELATIVE_PRI_IN_DRAM_WR_ARB 1 1
	RELATIVE_PRI_IN_GMI_RD_ARB 2 2
	RELATIVE_PRI_IN_GMI_WR_ARB 3 3
	RELATIVE_PRI_IN_IO_RD_ARB 4 4
	RELATIVE_PRI_IN_IO_WR_ARB 5 5
	EARLYWRRET_ENABLE_VC0 6 6
	EARLYWRRET_ENABLE_VC1 7 7
	EARLYWRRET_ENABLE_VC2 8 8
	EARLYWRRET_ENABLE_VC3 9 9
	EARLYWRRET_ENABLE_VC4 10 10
	EARLYWRRET_ENABLE_VC5 11 11
	EARLYWRRET_ENABLE_VC6 12 12
	EARLYWRRET_ENABLE_VC7 13 13
	EARLY_SDP_ORIGDATA 14 14
	LINKMGR_DYNAMIC_MODE 15 16
	LINKMGR_HALT_THRESHOLD 17 18
	LINKMGR_RECONNECT_DELAY 19 20
	LINKMGR_IDLE_THRESHOLD 21 25
	FAVOUR_MIDCHAIN_CS_IN_DRAM_ARB 26 26
	FAVOUR_MIDCHAIN_CS_IN_GMI_ARB 27 27
	FAVOUR_LAST_CS_IN_DRAM_ARB 28 28
	FAVOUR_LAST_CS_IN_GMI_ARB 29 29
	SWITCH_CS_ON_W2R_IN_DRAM_ARB 30 30
	SWITCH_CS_ON_W2R_IN_GMI_ARB 31 31
regGCEA_MISC2 0 0x14bf 10 0 0
	CSGROUP_SWAP_IN_DRAM_ARB 0 0
	CSGROUP_SWAP_IN_GMI_ARB 1 1
	CSGRP_BURST_LIMIT_DATA_DRAM 2 6
	CSGRP_BURST_LIMIT_DATA_GMI 7 11
	IO_RDWR_PRIORITY_ENABLE 12 12
	BLOCK_REQUESTS 13 13
	REQUESTS_BLOCKED 14 14
	FGCLKEN_OVERRIDE 15 15
	LINKMGR_CRBUSY_MASK 16 16
	RDRET_FED_MASK 17 17
regGCEA_PERFCOUNTER0_CFG 0 0x3a03 5 0 1
	PERF_SEL 0 7
	PERF_SEL_END 8 15
	PERF_MODE 24 27
	ENABLE 28 28
	CLEAR 29 29
regGCEA_PERFCOUNTER1_CFG 0 0x3a04 5 0 1
	PERF_SEL 0 7
	PERF_SEL_END 8 15
	PERF_MODE 24 27
	ENABLE 28 28
	CLEAR 29 29
regGCEA_PERFCOUNTER2_HI 0 0x3261 1 0 1
	PERFCOUNTER_HI 0 31
regGCEA_PERFCOUNTER2_LO 0 0x3260 1 0 1
	PERFCOUNTER_LO 0 31
regGCEA_PERFCOUNTER2_MODE 0 0x3a02 8 0 1
	COMPARE_MODE0 0 1
	COMPARE_MODE1 2 3
	COMPARE_MODE2 4 5
	COMPARE_MODE3 6 7
	COMPARE_VALUE0 8 11
	COMPARE_VALUE1 12 15
	COMPARE_VALUE2 16 19
	COMPARE_VALUE3 20 23
regGCEA_PERFCOUNTER2_SELECT 0 0x3a00 5 0 1
	PERF_SEL 0 9
	PERF_SEL1 10 19
	CNTR_MODE 20 23
	PERF_MODE1 24 27
	PERF_MODE 28 31
regGCEA_PERFCOUNTER2_SELECT1 0 0x3a01 4 0 1
	PERF_SEL2 0 9
	PERF_SEL3 10 19
	PERF_MODE3 24 27
	PERF_MODE2 28 31
regGCEA_PERFCOUNTER_HI 0 0x3263 2 0 1
	COUNTER_HI 0 15
	COMPARE_VALUE 16 31
regGCEA_PERFCOUNTER_LO 0 0x3262 1 0 1
	COUNTER_LO 0 31
regGCEA_PERFCOUNTER_RSLT_CNTL 0 0x3a05 6 0 1
	PERF_COUNTER_SELECT 0 3
	START_TRIGGER 8 15
	STOP_TRIGGER 16 23
	ENABLE_ANY 24 24
	CLEAR_ALL 25 25
	STOP_ALL_ON_SATURATE 26 26
regGCEA_PROBE_CNTL 0 0x14bc 2 0 0
	REQ2RSP_DELAY 0 4
	PRB_FILTER_DISABLE 5 5
regGCEA_PROBE_MAP 0 0x14bd 17 0 0
	CHADDR0_TO_RIGHTGL2C 0 0
	CHADDR1_TO_RIGHTGL2C 1 1
	CHADDR2_TO_RIGHTGL2C 2 2
	CHADDR3_TO_RIGHTGL2C 3 3
	CHADDR4_TO_RIGHTGL2C 4 4
	CHADDR5_TO_RIGHTGL2C 5 5
	CHADDR6_TO_RIGHTGL2C 6 6
	CHADDR7_TO_RIGHTGL2C 7 7
	CHADDR8_TO_RIGHTGL2C 8 8
	CHADDR9_TO_RIGHTGL2C 9 9
	CHADDR10_TO_RIGHTGL2C 10 10
	CHADDR11_TO_RIGHTGL2C 11 11
	CHADDR12_TO_RIGHTGL2C 12 12
	CHADDR13_TO_RIGHTGL2C 13 13
	CHADDR14_TO_RIGHTGL2C 14 14
	CHADDR15_TO_RIGHTGL2C 15 15
	INTLV_SIZE 16 17
regGCEA_RRET_MEM_RESERVE 0 0x1518 8 0 0
	VC0 0 3
	VC1 4 7
	VC2 8 11
	VC3 12 15
	VC4 16 19
	VC5 20 23
	VC6 24 27
	VC7 28 31
regGCEA_SDP_ARB_DRAM 0 0x1894 9 0 0
	RDWR_BURST_LIMIT_CYCL 0 6
	RDWR_BURST_LIMIT_DATA 8 14
	EARLY_SW2RD_ON_PRI 16 16
	EARLY_SW2WR_ON_PRI 17 17
	EARLY_SW2RD_ON_RES 18 18
	EARLY_SW2WR_ON_RES 19 19
	EOB_ON_EXPIRE 20 20
	DECOUPLE_RDWR_BNKSTATE 21 21
	ALLOW_CHAIN_BREAKING 22 22
regGCEA_SDP_ARB_FINAL 0 0x1896 19 0 0
	DRAM_BURST_LIMIT 0 4
	GMI_BURST_LIMIT 5 9
	IO_BURST_LIMIT 10 14
	BURST_LIMIT_MULTIPLIER 15 16
	RDONLY_VC0 17 17
	RDONLY_VC1 18 18
	RDONLY_VC2 19 19
	RDONLY_VC3 20 20
	RDONLY_VC4 21 21
	RDONLY_VC5 22 22
	RDONLY_VC6 23 23
	RDONLY_VC7 24 24
	ERREVENT_ON_ERROR 25 25
	HALTREQ_ON_ERROR 26 26
	GMI_BURST_STRETCH 27 27
	DRAM_RD_THROTTLE 28 28
	DRAM_WR_THROTTLE 29 29
	GMI_RD_THROTTLE 30 30
	GMI_WR_THROTTLE 31 31
regGCEA_SDP_BACKDOOR_CMDCREDITS0 0 0x1512 5 0 0
	VC0_CREDITS_RECEIVED 0 6
	VC1_CREDITS_RECEIVED 7 13
	VC2_CREDITS_RECEIVED 14 20
	VC3_CREDITS_RECEIVED 21 27
	VC4_CREDITS_RECEIVED 28 31
regGCEA_SDP_BACKDOOR_CMDCREDITS1 0 0x1513 5 0 0
	VC4_CREDITS_RECEIVED 0 2
	VC5_CREDITS_RECEIVED 3 9
	VC6_CREDITS_RECEIVED 10 16
	VC7_CREDITS_RECEIVED 17 23
	POOL_CREDITS_RECEIVED 24 30
regGCEA_SDP_BACKDOOR_DATACREDITS0 0 0x1514 5 0 0
	VC0_CREDITS_RECEIVED 0 6
	VC1_CREDITS_RECEIVED 7 13
	VC2_CREDITS_RECEIVED 14 20
	VC3_CREDITS_RECEIVED 21 27
	VC4_CREDITS_RECEIVED 28 31
regGCEA_SDP_BACKDOOR_DATACREDITS1 0 0x1515 5 0 0
	VC4_CREDITS_RECEIVED 0 2
	VC5_CREDITS_RECEIVED 3 9
	VC6_CREDITS_RECEIVED 10 16
	VC7_CREDITS_RECEIVED 17 23
	POOL_CREDITS_RECEIVED 24 30
regGCEA_SDP_BACKDOOR_MISCCREDITS 0 0x1516 1 0 0
	PRB_RSP_CREDITS_RECEIVED 0 6
regGCEA_SDP_CREDITS 0 0x189a 4 0 0
	TAG_LIMIT 0 7
	WR_RESP_CREDITS 8 14
	RD_RESP_CREDITS 16 22
	PRB_REQ_CREDITS 24 29
regGCEA_SDP_DRAM_PRIORITY 0 0x1897 8 0 0
	RD_GROUP0_PRIORITY 0 3
	RD_GROUP1_PRIORITY 4 7
	RD_GROUP2_PRIORITY 8 11
	RD_GROUP3_PRIORITY 12 15
	WR_GROUP0_PRIORITY 16 19
	WR_GROUP1_PRIORITY 20 23
	WR_GROUP2_PRIORITY 24 27
	WR_GROUP3_PRIORITY 28 31
regGCEA_SDP_ENABLE 0 0x151e 2 0 0
	ENABLE 0 0
	EARLY_CREDIT_REQUEST 1 1
regGCEA_SDP_IO_PRIORITY 0 0x1899 8 0 0
	RD_GROUP0_PRIORITY 0 3
	RD_GROUP1_PRIORITY 4 7
	RD_GROUP2_PRIORITY 8 11
	RD_GROUP3_PRIORITY 12 15
	WR_GROUP0_PRIORITY 16 19
	WR_GROUP1_PRIORITY 20 23
	WR_GROUP2_PRIORITY 24 27
	WR_GROUP3_PRIORITY 28 31
regGCEA_SDP_REQ_CNTL 0 0x14a1 9 0 0
	REQ_PASS_PW_OVERRIDE_READ 0 0
	REQ_PASS_PW_OVERRIDE_WRITE 1 1
	REQ_PASS_PW_OVERRIDE_ATOMIC 2 2
	REQ_CHAIN_OVERRIDE_DRAM 3 3
	REQ_CHAIN_OVERRIDE_GMI 4 4
	INNER_DOMAIN_MODE 5 5
	REQ_BLOCK_LEVEL_READ 6 7
	REQ_BLOCK_LEVEL_WRITE 8 9
	REQ_BLOCK_LEVEL_ATOMIC 10 11
regGCEA_SDP_TAG_RESERVE0 0 0x189b 4 0 0
	VC0 0 7
	VC1 8 15
	VC2 16 23
	VC3 24 31
regGCEA_SDP_TAG_RESERVE1 0 0x189c 4 0 0
	VC4 0 7
	VC5 8 15
	VC6 16 23
	VC7 24 31
regGCEA_SDP_VCC_RESERVE0 0 0x189d 5 0 0
	VC0_CREDITS 0 5
	VC1_CREDITS 6 11
	VC2_CREDITS 12 17
	VC3_CREDITS 18 23
	VC4_CREDITS 24 29
regGCEA_SDP_VCC_RESERVE1 0 0x189e 4 0 0
	VC5_CREDITS 0 5
	VC6_CREDITS 6 11
	VC7_CREDITS 12 17
	DISTRIBUTE_POOL 31 31
regGCEA_SDP_VCD_RESERVE0 0 0x189f 5 0 0
	VC0_CREDITS 0 5
	VC1_CREDITS 6 11
	VC2_CREDITS 12 17
	VC3_CREDITS 18 23
	VC4_CREDITS 24 29
regGCEA_SDP_VCD_RESERVE1 0 0x14a0 4 0 0
	VC5_CREDITS 0 5
	VC6_CREDITS 6 11
	VC7_CREDITS 12 17
	DISTRIBUTE_POOL 31 31
regGCL2TLB_PERFCOUNTER0_CFG 0 0x3d4a 5 0 1
	PERF_SEL 0 7
	PERF_SEL_END 8 15
	PERF_MODE 24 27
	ENABLE 28 28
	CLEAR 29 29
regGCL2TLB_PERFCOUNTER1_CFG 0 0x3d4b 5 0 1
	PERF_SEL 0 7
	PERF_SEL_END 8 15
	PERF_MODE 24 27
	ENABLE 28 28
	CLEAR 29 29
regGCL2TLB_PERFCOUNTER2_CFG 0 0x3d4c 5 0 1
	PERF_SEL 0 7
	PERF_SEL_END 8 15
	PERF_MODE 24 27
	ENABLE 28 28
	CLEAR 29 29
regGCL2TLB_PERFCOUNTER3_CFG 0 0x3d4d 5 0 1
	PERF_SEL 0 7
	PERF_SEL_END 8 15
	PERF_MODE 24 27
	ENABLE 28 28
	CLEAR 29 29
regGCL2TLB_PERFCOUNTER_HI 0 0x34fb 2 0 1
	COUNTER_HI 0 15
	COMPARE_VALUE 16 31
regGCL2TLB_PERFCOUNTER_LO 0 0x34fa 1 0 1
	COUNTER_LO 0 31
regGCL2TLB_PERFCOUNTER_RSLT_CNTL 0 0x3d4e 6 0 1
	PERF_COUNTER_SELECT 0 3
	START_TRIGGER 8 15
	STOP_TRIGGER 16 23
	ENABLE_ANY 24 24
	CLEAR_ALL 25 25
	STOP_ALL_ON_SATURATE 26 26
regGCL2TLB_TLB0_STATUS 0 0x1681 3 0 0
	BUSY 0 0
	FOUND_PARITY_ERRORS 1 1
	FOUND_APERTURE_FAULTS 2 2
regGCMC_MEM_POWER_LS 0 0x15ac 2 0 0
	LS_SETUP 0 5
	LS_HOLD 6 11
regGCMC_SHARED_ACTIVE_FCN_ID 0 0x15b6 2 0 0
	VFID 0 3
	VF 30 30
regGCMC_SHARED_VIRT_RESET_REQ 0 0x15ab 2 0 0
	VF 0 15
	PF 31 31
regGCMC_VM_AGP_BASE 0 0x168c 1 0 0
	AGP_BASE 0 23
regGCMC_VM_AGP_BOT 0 0x168b 1 0 0
	AGP_BOT 0 23
regGCMC_VM_AGP_TOP 0 0x168a 1 0 0
	AGP_TOP 0 23
regGCMC_VM_APT_CNTL 0 0x15b1 6 0 0
	FORCE_MTYPE_UC 0 0
	DIRECT_SYSTEM_EN 1 1
	FRAG_APT_INTXN_MODE 2 3
	CHECK_IS_LOCAL 4 4
	CAP_FRAG_SIZE_2M 5 5
	LOCAL_SYSMEM_APERTURE_CNTL 6 7
regGCMC_VM_CACHEABLE_DRAM_ADDRESS_END 0 0x15ae 1 0 0
	ADDRESS 0 19
regGCMC_VM_CACHEABLE_DRAM_ADDRESS_START 0 0x15ad 1 0 0
	ADDRESS 0 19
regGCMC_VM_FB_LOCATION_BASE 0 0x1688 1 0 0
	FB_BASE 0 23
regGCMC_VM_FB_LOCATION_TOP 0 0x1689 1 0 0
	FB_TOP 0 23
regGCMC_VM_FB_NOALLOC_CNTL 0 0x15b8 6 0 0
	LOCAL_FB_NOALLOC_NOPTE 0 0
	REMOTE_FB_NOALLOC_NOPTE 1 1
	FB_NOALLOC_WALKER_FETCH 2 2
	ROUTER_ATCL2_NOALLOC 3 3
	ROUTER_GPA_MODE2_NOALLOC 4 4
	ROUTER_GPA_MODE3_NOALLOC 5 5
regGCMC_VM_FB_OFFSET 0 0x15a7 1 0 0
	FB_OFFSET 0 23
regGCMC_VM_FB_SIZE_OFFSET_VF0 0 0x5a80 2 0 1
	VF_FB_SIZE 0 15
	VF_FB_OFFSET 16 31
regGCMC_VM_FB_SIZE_OFFSET_VF1 0 0x5a81 2 0 1
	VF_FB_SIZE 0 15
	VF_FB_OFFSET 16 31
regGCMC_VM_FB_SIZE_OFFSET_VF10 0 0x5a8a 2 0 1
	VF_FB_SIZE 0 15
	VF_FB_OFFSET 16 31
regGCMC_VM_FB_SIZE_OFFSET_VF11 0 0x5a8b 2 0 1
	VF_FB_SIZE 0 15
	VF_FB_OFFSET 16 31
regGCMC_VM_FB_SIZE_OFFSET_VF12 0 0x5a8c 2 0 1
	VF_FB_SIZE 0 15
	VF_FB_OFFSET 16 31
regGCMC_VM_FB_SIZE_OFFSET_VF13 0 0x5a8d 2 0 1
	VF_FB_SIZE 0 15
	VF_FB_OFFSET 16 31
regGCMC_VM_FB_SIZE_OFFSET_VF14 0 0x5a8e 2 0 1
	VF_FB_SIZE 0 15
	VF_FB_OFFSET 16 31
regGCMC_VM_FB_SIZE_OFFSET_VF15 0 0x5a8f 2 0 1
	VF_FB_SIZE 0 15
	VF_FB_OFFSET 16 31
regGCMC_VM_FB_SIZE_OFFSET_VF2 0 0x5a82 2 0 1
	VF_FB_SIZE 0 15
	VF_FB_OFFSET 16 31
regGCMC_VM_FB_SIZE_OFFSET_VF3 0 0x5a83 2 0 1
	VF_FB_SIZE 0 15
	VF_FB_OFFSET 16 31
regGCMC_VM_FB_SIZE_OFFSET_VF4 0 0x5a84 2 0 1
	VF_FB_SIZE 0 15
	VF_FB_OFFSET 16 31
regGCMC_VM_FB_SIZE_OFFSET_VF5 0 0x5a85 2 0 1
	VF_FB_SIZE 0 15
	VF_FB_OFFSET 16 31
regGCMC_VM_FB_SIZE_OFFSET_VF6 0 0x5a86 2 0 1
	VF_FB_SIZE 0 15
	VF_FB_OFFSET 16 31
regGCMC_VM_FB_SIZE_OFFSET_VF7 0 0x5a87 2 0 1
	VF_FB_SIZE 0 15
	VF_FB_OFFSET 16 31
regGCMC_VM_FB_SIZE_OFFSET_VF8 0 0x5a88 2 0 1
	VF_FB_SIZE 0 15
	VF_FB_OFFSET 16 31
regGCMC_VM_FB_SIZE_OFFSET_VF9 0 0x5a89 2 0 1
	VF_FB_SIZE 0 15
	VF_FB_OFFSET 16 31
regGCMC_VM_L2_PERFCOUNTER0_CFG 0 0x3d30 5 0 1
	PERF_SEL 0 7
	PERF_SEL_END 8 15
	PERF_MODE 24 27
	ENABLE 28 28
	CLEAR 29 29
regGCMC_VM_L2_PERFCOUNTER1_CFG 0 0x3d31 5 0 1
	PERF_SEL 0 7
	PERF_SEL_END 8 15
	PERF_MODE 24 27
	ENABLE 28 28
	CLEAR 29 29
regGCMC_VM_L2_PERFCOUNTER2_CFG 0 0x3d32 5 0 1
	PERF_SEL 0 7
	PERF_SEL_END 8 15
	PERF_MODE 24 27
	ENABLE 28 28
	CLEAR 29 29
regGCMC_VM_L2_PERFCOUNTER3_CFG 0 0x3d33 5 0 1
	PERF_SEL 0 7
	PERF_SEL_END 8 15
	PERF_MODE 24 27
	ENABLE 28 28
	CLEAR 29 29
regGCMC_VM_L2_PERFCOUNTER4_CFG 0 0x3d34 5 0 1
	PERF_SEL 0 7
	PERF_SEL_END 8 15
	PERF_MODE 24 27
	ENABLE 28 28
	CLEAR 29 29
regGCMC_VM_L2_PERFCOUNTER5_CFG 0 0x3d35 5 0 1
	PERF_SEL 0 7
	PERF_SEL_END 8 15
	PERF_MODE 24 27
	ENABLE 28 28
	CLEAR 29 29
regGCMC_VM_L2_PERFCOUNTER6_CFG 0 0x3d36 5 0 1
	PERF_SEL 0 7
	PERF_SEL_END 8 15
	PERF_MODE 24 27
	ENABLE 28 28
	CLEAR 29 29
regGCMC_VM_L2_PERFCOUNTER7_CFG 0 0x3d37 5 0 1
	PERF_SEL 0 7
	PERF_SEL_END 8 15
	PERF_MODE 24 27
	ENABLE 28 28
	CLEAR 29 29
regGCMC_VM_L2_PERFCOUNTER_HI 0 0x34e5 2 0 1
	COUNTER_HI 0 15
	COMPARE_VALUE 16 31
regGCMC_VM_L2_PERFCOUNTER_LO 0 0x34e4 1 0 1
	COUNTER_LO 0 31
regGCMC_VM_L2_PERFCOUNTER_RSLT_CNTL 0 0x3d38 6 0 1
	PERF_COUNTER_SELECT 0 3
	START_TRIGGER 8 15
	STOP_TRIGGER 16 23
	ENABLE_ANY 24 24
	CLEAR_ALL 25 25
	STOP_ALL_ON_SATURATE 26 26
regGCMC_VM_LOCAL_FB_ADDRESS_END 0 0x15b3 1 0 0
	ADDRESS 0 19
regGCMC_VM_LOCAL_FB_ADDRESS_LOCK_CNTL 0 0x15b4 1 0 0
	LOCK 0 0
regGCMC_VM_LOCAL_FB_ADDRESS_START 0 0x15b2 1 0 0
	ADDRESS 0 19
regGCMC_VM_LOCAL_SYSMEM_ADDRESS_END 0 0x15b0 1 0 0
	ADDRESS 0 19
regGCMC_VM_LOCAL_SYSMEM_ADDRESS_START 0 0x15af 1 0 0
	ADDRESS 0 19
regGCMC_VM_MARC_BASE_HI_0 0 0x5e57 1 0 1
	MARC_BASE_HI_0 0 19
regGCMC_VM_MARC_BASE_HI_1 0 0x5e58 1 0 1
	MARC_BASE_HI_1 0 19
regGCMC_VM_MARC_BASE_HI_10 0 0x5e61 1 0 1
	MARC_BASE_HI_10 0 19
regGCMC_VM_MARC_BASE_HI_11 0 0x5e62 1 0 1
	MARC_BASE_HI_11 0 19
regGCMC_VM_MARC_BASE_HI_12 0 0x5e63 1 0 1
	MARC_BASE_HI_12 0 19
regGCMC_VM_MARC_BASE_HI_13 0 0x5e64 1 0 1
	MARC_BASE_HI_13 0 19
regGCMC_VM_MARC_BASE_HI_14 0 0x5e65 1 0 1
	MARC_BASE_HI_14 0 19
regGCMC_VM_MARC_BASE_HI_15 0 0x5e66 1 0 1
	MARC_BASE_HI_15 0 19
regGCMC_VM_MARC_BASE_HI_2 0 0x5e59 1 0 1
	MARC_BASE_HI_2 0 19
regGCMC_VM_MARC_BASE_HI_3 0 0x5e5a 1 0 1
	MARC_BASE_HI_3 0 19
regGCMC_VM_MARC_BASE_HI_4 0 0x5e5b 1 0 1
	MARC_BASE_HI_4 0 19
regGCMC_VM_MARC_BASE_HI_5 0 0x5e5c 1 0 1
	MARC_BASE_HI_5 0 19
regGCMC_VM_MARC_BASE_HI_6 0 0x5e5d 1 0 1
	MARC_BASE_HI_6 0 19
regGCMC_VM_MARC_BASE_HI_7 0 0x5e5e 1 0 1
	MARC_BASE_HI_7 0 19
regGCMC_VM_MARC_BASE_HI_8 0 0x5e5f 1 0 1
	MARC_BASE_HI_8 0 19
regGCMC_VM_MARC_BASE_HI_9 0 0x5e60 1 0 1
	MARC_BASE_HI_9 0 19
regGCMC_VM_MARC_BASE_LO_0 0 0x5e47 1 0 1
	MARC_BASE_LO_0 12 31
regGCMC_VM_MARC_BASE_LO_1 0 0x5e48 1 0 1
	MARC_BASE_LO_1 12 31
regGCMC_VM_MARC_BASE_LO_10 0 0x5e51 1 0 1
	MARC_BASE_LO_10 12 31
regGCMC_VM_MARC_BASE_LO_11 0 0x5e52 1 0 1
	MARC_BASE_LO_11 12 31
regGCMC_VM_MARC_BASE_LO_12 0 0x5e53 1 0 1
	MARC_BASE_LO_12 12 31
regGCMC_VM_MARC_BASE_LO_13 0 0x5e54 1 0 1
	MARC_BASE_LO_13 12 31
regGCMC_VM_MARC_BASE_LO_14 0 0x5e55 1 0 1
	MARC_BASE_LO_14 12 31
regGCMC_VM_MARC_BASE_LO_15 0 0x5e56 1 0 1
	MARC_BASE_LO_15 12 31
regGCMC_VM_MARC_BASE_LO_2 0 0x5e49 1 0 1
	MARC_BASE_LO_2 12 31
regGCMC_VM_MARC_BASE_LO_3 0 0x5e4a 1 0 1
	MARC_BASE_LO_3 12 31
regGCMC_VM_MARC_BASE_LO_4 0 0x5e4b 1 0 1
	MARC_BASE_LO_4 12 31
regGCMC_VM_MARC_BASE_LO_5 0 0x5e4c 1 0 1
	MARC_BASE_LO_5 12 31
regGCMC_VM_MARC_BASE_LO_6 0 0x5e4d 1 0 1
	MARC_BASE_LO_6 12 31
regGCMC_VM_MARC_BASE_LO_7 0 0x5e4e 1 0 1
	MARC_BASE_LO_7 12 31
regGCMC_VM_MARC_BASE_LO_8 0 0x5e4f 1 0 1
	MARC_BASE_LO_8 12 31
regGCMC_VM_MARC_BASE_LO_9 0 0x5e50 1 0 1
	MARC_BASE_LO_9 12 31
regGCMC_VM_MARC_LEN_HI_0 0 0x5e97 1 0 1
	MARC_LEN_HI_0 0 19
regGCMC_VM_MARC_LEN_HI_1 0 0x5e98 1 0 1
	MARC_LEN_HI_1 0 19
regGCMC_VM_MARC_LEN_HI_10 0 0x5ea1 1 0 1
	MARC_LEN_HI_10 0 19
regGCMC_VM_MARC_LEN_HI_11 0 0x5ea2 1 0 1
	MARC_LEN_HI_11 0 19
regGCMC_VM_MARC_LEN_HI_12 0 0x5ea3 1 0 1
	MARC_LEN_HI_12 0 19
regGCMC_VM_MARC_LEN_HI_13 0 0x5ea4 1 0 1
	MARC_LEN_HI_13 0 19
regGCMC_VM_MARC_LEN_HI_14 0 0x5ea5 1 0 1
	MARC_LEN_HI_14 0 19
regGCMC_VM_MARC_LEN_HI_15 0 0x5ea6 1 0 1
	MARC_LEN_HI_15 0 19
regGCMC_VM_MARC_LEN_HI_2 0 0x5e99 1 0 1
	MARC_LEN_HI_2 0 19
regGCMC_VM_MARC_LEN_HI_3 0 0x5e9a 1 0 1
	MARC_LEN_HI_3 0 19
regGCMC_VM_MARC_LEN_HI_4 0 0x5e9b 1 0 1
	MARC_LEN_HI_4 0 19
regGCMC_VM_MARC_LEN_HI_5 0 0x5e9c 1 0 1
	MARC_LEN_HI_5 0 19
regGCMC_VM_MARC_LEN_HI_6 0 0x5e9d 1 0 1
	MARC_LEN_HI_6 0 19
regGCMC_VM_MARC_LEN_HI_7 0 0x5e9e 1 0 1
	MARC_LEN_HI_7 0 19
regGCMC_VM_MARC_LEN_HI_8 0 0x5e9f 1 0 1
	MARC_LEN_HI_8 0 19
regGCMC_VM_MARC_LEN_HI_9 0 0x5ea0 1 0 1
	MARC_LEN_HI_9 0 19
regGCMC_VM_MARC_LEN_LO_0 0 0x5e87 1 0 1
	MARC_LEN_LO_0 12 31
regGCMC_VM_MARC_LEN_LO_1 0 0x5e88 1 0 1
	MARC_LEN_LO_1 12 31
regGCMC_VM_MARC_LEN_LO_10 0 0x5e91 1 0 1
	MARC_LEN_LO_10 12 31
regGCMC_VM_MARC_LEN_LO_11 0 0x5e92 1 0 1
	MARC_LEN_LO_11 12 31
regGCMC_VM_MARC_LEN_LO_12 0 0x5e93 1 0 1
	MARC_LEN_LO_12 12 31
regGCMC_VM_MARC_LEN_LO_13 0 0x5e94 1 0 1
	MARC_LEN_LO_13 12 31
regGCMC_VM_MARC_LEN_LO_14 0 0x5e95 1 0 1
	MARC_LEN_LO_14 12 31
regGCMC_VM_MARC_LEN_LO_15 0 0x5e96 1 0 1
	MARC_LEN_LO_15 12 31
regGCMC_VM_MARC_LEN_LO_2 0 0x5e89 1 0 1
	MARC_LEN_LO_2 12 31
regGCMC_VM_MARC_LEN_LO_3 0 0x5e8a 1 0 1
	MARC_LEN_LO_3 12 31
regGCMC_VM_MARC_LEN_LO_4 0 0x5e8b 1 0 1
	MARC_LEN_LO_4 12 31
regGCMC_VM_MARC_LEN_LO_5 0 0x5e8c 1 0 1
	MARC_LEN_LO_5 12 31
regGCMC_VM_MARC_LEN_LO_6 0 0x5e8d 1 0 1
	MARC_LEN_LO_6 12 31
regGCMC_VM_MARC_LEN_LO_7 0 0x5e8e 1 0 1
	MARC_LEN_LO_7 12 31
regGCMC_VM_MARC_LEN_LO_8 0 0x5e8f 1 0 1
	MARC_LEN_LO_8 12 31
regGCMC_VM_MARC_LEN_LO_9 0 0x5e90 1 0 1
	MARC_LEN_LO_9 12 31
regGCMC_VM_MARC_PFVF_MAPPING_0 0 0x5ea7 2 0 1
	ENABLE_VFS 0 15
	ENABLE_PF 16 16
regGCMC_VM_MARC_PFVF_MAPPING_1 0 0x5ea8 2 0 1
	ENABLE_VFS 0 15
	ENABLE_PF 16 16
regGCMC_VM_MARC_PFVF_MAPPING_10 0 0x5eb1 2 0 1
	ENABLE_VFS 0 15
	ENABLE_PF 16 16
regGCMC_VM_MARC_PFVF_MAPPING_11 0 0x5eb2 2 0 1
	ENABLE_VFS 0 15
	ENABLE_PF 16 16
regGCMC_VM_MARC_PFVF_MAPPING_12 0 0x5eb3 2 0 1
	ENABLE_VFS 0 15
	ENABLE_PF 16 16
regGCMC_VM_MARC_PFVF_MAPPING_13 0 0x5eb4 2 0 1
	ENABLE_VFS 0 15
	ENABLE_PF 16 16
regGCMC_VM_MARC_PFVF_MAPPING_14 0 0x5eb5 2 0 1
	ENABLE_VFS 0 15
	ENABLE_PF 16 16
regGCMC_VM_MARC_PFVF_MAPPING_15 0 0x5eb6 2 0 1
	ENABLE_VFS 0 15
	ENABLE_PF 16 16
regGCMC_VM_MARC_PFVF_MAPPING_2 0 0x5ea9 2 0 1
	ENABLE_VFS 0 15
	ENABLE_PF 16 16
regGCMC_VM_MARC_PFVF_MAPPING_3 0 0x5eaa 2 0 1
	ENABLE_VFS 0 15
	ENABLE_PF 16 16
regGCMC_VM_MARC_PFVF_MAPPING_4 0 0x5eab 2 0 1
	ENABLE_VFS 0 15
	ENABLE_PF 16 16
regGCMC_VM_MARC_PFVF_MAPPING_5 0 0x5eac 2 0 1
	ENABLE_VFS 0 15
	ENABLE_PF 16 16
regGCMC_VM_MARC_PFVF_MAPPING_6 0 0x5ead 2 0 1
	ENABLE_VFS 0 15
	ENABLE_PF 16 16
regGCMC_VM_MARC_PFVF_MAPPING_7 0 0x5eae 2 0 1
	ENABLE_VFS 0 15
	ENABLE_PF 16 16
regGCMC_VM_MARC_PFVF_MAPPING_8 0 0x5eaf 2 0 1
	ENABLE_VFS 0 15
	ENABLE_PF 16 16
regGCMC_VM_MARC_PFVF_MAPPING_9 0 0x5eb0 2 0 1
	ENABLE_VFS 0 15
	ENABLE_PF 16 16
regGCMC_VM_MARC_RELOC_HI_0 0 0x5e77 1 0 1
	MARC_RELOC_HI_0 0 19
regGCMC_VM_MARC_RELOC_HI_1 0 0x5e78 1 0 1
	MARC_RELOC_HI_1 0 19
regGCMC_VM_MARC_RELOC_HI_10 0 0x5e81 1 0 1
	MARC_RELOC_HI_10 0 19
regGCMC_VM_MARC_RELOC_HI_11 0 0x5e82 1 0 1
	MARC_RELOC_HI_11 0 19
regGCMC_VM_MARC_RELOC_HI_12 0 0x5e83 1 0 1
	MARC_RELOC_HI_12 0 19
regGCMC_VM_MARC_RELOC_HI_13 0 0x5e84 1 0 1
	MARC_RELOC_HI_13 0 19
regGCMC_VM_MARC_RELOC_HI_14 0 0x5e85 1 0 1
	MARC_RELOC_HI_14 0 19
regGCMC_VM_MARC_RELOC_HI_15 0 0x5e86 1 0 1
	MARC_RELOC_HI_15 0 19
regGCMC_VM_MARC_RELOC_HI_2 0 0x5e79 1 0 1
	MARC_RELOC_HI_2 0 19
regGCMC_VM_MARC_RELOC_HI_3 0 0x5e7a 1 0 1
	MARC_RELOC_HI_3 0 19
regGCMC_VM_MARC_RELOC_HI_4 0 0x5e7b 1 0 1
	MARC_RELOC_HI_4 0 19
regGCMC_VM_MARC_RELOC_HI_5 0 0x5e7c 1 0 1
	MARC_RELOC_HI_5 0 19
regGCMC_VM_MARC_RELOC_HI_6 0 0x5e7d 1 0 1
	MARC_RELOC_HI_6 0 19
regGCMC_VM_MARC_RELOC_HI_7 0 0x5e7e 1 0 1
	MARC_RELOC_HI_7 0 19
regGCMC_VM_MARC_RELOC_HI_8 0 0x5e7f 1 0 1
	MARC_RELOC_HI_8 0 19
regGCMC_VM_MARC_RELOC_HI_9 0 0x5e80 1 0 1
	MARC_RELOC_HI_9 0 19
regGCMC_VM_MARC_RELOC_LO_0 0 0x5e67 3 0 1
	MARC_ENABLE_0 0 0
	MARC_READONLY_0 1 1
	MARC_RELOC_LO_0 12 31
regGCMC_VM_MARC_RELOC_LO_1 0 0x5e68 3 0 1
	MARC_ENABLE_1 0 0
	MARC_READONLY_1 1 1
	MARC_RELOC_LO_1 12 31
regGCMC_VM_MARC_RELOC_LO_10 0 0x5e71 3 0 1
	MARC_ENABLE_10 0 0
	MARC_READONLY_10 1 1
	MARC_RELOC_LO_10 12 31
regGCMC_VM_MARC_RELOC_LO_11 0 0x5e72 3 0 1
	MARC_ENABLE_11 0 0
	MARC_READONLY_11 1 1
	MARC_RELOC_LO_11 12 31
regGCMC_VM_MARC_RELOC_LO_12 0 0x5e73 3 0 1
	MARC_ENABLE_12 0 0
	MARC_READONLY_12 1 1
	MARC_RELOC_LO_12 12 31
regGCMC_VM_MARC_RELOC_LO_13 0 0x5e74 3 0 1
	MARC_ENABLE_13 0 0
	MARC_READONLY_13 1 1
	MARC_RELOC_LO_13 12 31
regGCMC_VM_MARC_RELOC_LO_14 0 0x5e75 3 0 1
	MARC_ENABLE_14 0 0
	MARC_READONLY_14 1 1
	MARC_RELOC_LO_14 12 31
regGCMC_VM_MARC_RELOC_LO_15 0 0x5e76 3 0 1
	MARC_ENABLE_15 0 0
	MARC_READONLY_15 1 1
	MARC_RELOC_LO_15 12 31
regGCMC_VM_MARC_RELOC_LO_2 0 0x5e69 3 0 1
	MARC_ENABLE_2 0 0
	MARC_READONLY_2 1 1
	MARC_RELOC_LO_2 12 31
regGCMC_VM_MARC_RELOC_LO_3 0 0x5e6a 3 0 1
	MARC_ENABLE_3 0 0
	MARC_READONLY_3 1 1
	MARC_RELOC_LO_3 12 31
regGCMC_VM_MARC_RELOC_LO_4 0 0x5e6b 3 0 1
	MARC_ENABLE_4 0 0
	MARC_READONLY_4 1 1
	MARC_RELOC_LO_4 12 31
regGCMC_VM_MARC_RELOC_LO_5 0 0x5e6c 3 0 1
	MARC_ENABLE_5 0 0
	MARC_READONLY_5 1 1
	MARC_RELOC_LO_5 12 31
regGCMC_VM_MARC_RELOC_LO_6 0 0x5e6d 3 0 1
	MARC_ENABLE_6 0 0
	MARC_READONLY_6 1 1
	MARC_RELOC_LO_6 12 31
regGCMC_VM_MARC_RELOC_LO_7 0 0x5e6e 3 0 1
	MARC_ENABLE_7 0 0
	MARC_READONLY_7 1 1
	MARC_RELOC_LO_7 12 31
regGCMC_VM_MARC_RELOC_LO_8 0 0x5e6f 3 0 1
	MARC_ENABLE_8 0 0
	MARC_READONLY_8 1 1
	MARC_RELOC_LO_8 12 31
regGCMC_VM_MARC_RELOC_LO_9 0 0x5e70 3 0 1
	MARC_ENABLE_9 0 0
	MARC_READONLY_9 1 1
	MARC_RELOC_LO_9 12 31
regGCMC_VM_MX_L1_TLB_CNTL 0 0x168f 6 0 0
	ENABLE_L1_TLB 0 0
	SYSTEM_ACCESS_MODE 3 4
	SYSTEM_APERTURE_UNMAPPED_ACCESS 5 5
	ENABLE_ADVANCED_DRIVER_MODEL 6 6
	ECO_BITS 7 10
	MTYPE 11 13
regGCMC_VM_NB_LOWER_TOP_OF_DRAM2 0 0x15a5 2 0 0
	ENABLE 0 0
	LOWER_TOM2 23 31
regGCMC_VM_NB_MMIOBASE 0 0x15a0 1 0 0
	MMIOBASE 0 31
regGCMC_VM_NB_MMIOLIMIT 0 0x15a1 1 0 0
	MMIOLIMIT 0 31
regGCMC_VM_NB_PCI_ARB 0 0x15a3 1 0 0
	VGA_HOLE 3 3
regGCMC_VM_NB_PCI_CTRL 0 0x15a2 1 0 0
	MMIOENABLE 23 23
regGCMC_VM_NB_TOP_OF_DRAM_SLOT1 0 0x15a4 1 0 0
	TOP_OF_DRAM 23 31
regGCMC_VM_NB_UPPER_TOP_OF_DRAM2 0 0x15a6 1 0 0
	UPPER_TOM2 0 11
regGCMC_VM_STEERING 0 0x15aa 1 0 0
	DEFAULT_STEERING 0 1
regGCMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB 0 0x15a8 1 0 0
	PHYSICAL_PAGE_NUMBER_LSB 0 31
regGCMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB 0 0x15a9 1 0 0
	PHYSICAL_PAGE_NUMBER_MSB 0 3
regGCMC_VM_SYSTEM_APERTURE_HIGH_ADDR 0 0x168e 1 0 0
	LOGICAL_ADDR 0 29
regGCMC_VM_SYSTEM_APERTURE_LOW_ADDR 0 0x168d 1 0 0
	LOGICAL_ADDR 0 29
regGCRD_CREDIT_SAFE 0 0x198a 2 0 1
	GCRD_CHAIN_CREDIT_SAFE_REG 0 2
	GCRD_TARGET_CREDIT_SAFE_REG 4 6
regGCRD_SA0_TARGETS_DISABLE 0 0x1987 1 0 1
	GCRD_SA0_TARGETS_DISABLE 0 18
regGCRD_SA1_TARGETS_DISABLE 0 0x1989 1 0 1
	GCRD_SA1_TARGETS_DISABLE 0 18
regGCR_CMD_STATUS 0 0x1992 7 0 1
	GCR_CONTROL 0 18
	GCR_SRC 19 21
	GCR_TLB_SHOOTDOWN 23 23
	GCR_TLB_SHOOTDOWN_VMID 24 27
	UTCL2_NACK_STATUS 28 29
	GCR_SEQ_OP_ERROR 30 30
	UTCL2_NACK_ERROR 31 31
regGCR_GENERAL_CNTL 0 0x1990 15 0 1
	FORCE_4K_L2_RESP 0 0
	REDUCE_HALF_MAIN_WQ 1 1
	REDUCE_HALF_PHY_WQ 2 2
	FORCE_INV_ALL 3 3
	HI_PRIORITY_CNTL 4 5
	HI_PRIORITY_DISABLE 6 6
	BIG_PAGE_FILTER_DISABLE 7 7
	PERF_CNTR_ENABLE 8 8
	FORCE_SINGLE_WQ 9 9
	UTCL2_REQ_PERM 10 12
	TARGET_MGCG_CLKEN_DIS 13 13
	MIXED_RANGE_MODE_DIS 14 14
	ENABLE_16K_UTCL2_REQ 15 15
	DISABLE_FGCG 16 16
	CLIENT_ID 20 28
regGCR_PERFCOUNTER0_HI 0 0x3521 1 0 1
	PERFCOUNTER_HI 0 31
regGCR_PERFCOUNTER0_LO 0 0x3520 1 0 1
	PERFCOUNTER_LO 0 31
regGCR_PERFCOUNTER0_SELECT 0 0x3d60 5 0 1
	PERF_SEL 0 9
	PERF_SEL1 10 19
	CNTR_MODE 20 23
	PERF_MODE1 24 27
	PERF_MODE 28 31
regGCR_PERFCOUNTER0_SELECT1 0 0x3d61 4 0 1
	PERF_SEL2 0 9
	PERF_SEL3 10 19
	PERF_MODE3 24 27
	PERF_MODE2 28 31
regGCR_PERFCOUNTER1_HI 0 0x3523 1 0 1
	PERFCOUNTER_HI 0 31
regGCR_PERFCOUNTER1_LO 0 0x3522 1 0 1
	PERFCOUNTER_LO 0 31
regGCR_PERFCOUNTER1_SELECT 0 0x3d62 3 0 1
	PERF_SEL 0 9
	CNTR_MODE 20 23
	PERF_MODE 28 31
regGCR_PIO_CNTL 0 0x1580 6 0 0
	GCR_DATA_INDEX 0 1
	GCR_REG_DONE 2 2
	GCR_REG_RESET 3 3
	GCR_PIO_RSP_TAG 16 23
	GCR_PIO_RSP_DONE 30 30
	GCR_READY 31 31
regGCR_PIO_DATA 0 0x1581 1 0 0
	GCR_DATA 0 31
regGCR_SPARE 0 0x1993 11 0 1
	SPARE_BIT_1 1 1
	SPARE_BIT_2 2 2
	SPARE_BIT_3 3 3
	SPARE_BIT_4 4 4
	SPARE_BIT_5 5 5
	SPARE_BIT_6 6 6
	SPARE_BIT_7 7 7
	UTCL2_REQ_CREDIT 8 15
	GCRD_GL2A_REQ_CREDIT 16 19
	GCRD_SE_REQ_CREDIT 20 23
	SPARE_BIT_31_24 24 31
regGCR_TARGET_DISABLE 0 0x1991 22 0 1
	DISABLE_SE0_PHY 0 0
	DISABLE_SE0_VIRT 1 1
	DISABLE_SE1_PHY 2 2
	DISABLE_SE1_VIRT 3 3
	DISABLE_SE2_PHY 4 4
	DISABLE_SE2_VIRT 5 5
	DISABLE_GL2A0_PHY 6 6
	DISABLE_GL2A1_PHY 7 7
	DISABLE_GL2A2_PHY 8 8
	DISABLE_GL2A3_PHY 9 9
	DISABLE_SE3_PHY 10 10
	DISABLE_SE3_VIRT 11 11
	DISABLE_SE4_PHY 12 12
	DISABLE_SE4_VIRT 13 13
	DISABLE_SE5_PHY 14 14
	DISABLE_SE5_VIRT 15 15
	SE0_INACTIVE_STATUS 16 16
	SE1_INACTIVE_STATUS 17 17
	SE2_INACTIVE_STATUS 18 18
	SE3_INACTIVE_STATUS 19 19
	SE4_INACTIVE_STATUS 20 20
	SE5_INACTIVE_STATUS 21 21
regGCUTCL2_CGTT_BUSY_CTRL 0 0x15b7 2 0 0
	READ_DELAY 0 4
	ALWAYS_BUSY 5 5
regGCUTCL2_CREDIT_SAFETY_GROUP_CLIENTS_INVREQ_CDC 0 0x15eb 2 0 0
	CREDITS 0 9
	UPDATE 10 10
regGCUTCL2_CREDIT_SAFETY_GROUP_CLIENTS_INVREQ_NOCDC 0 0x15ec 2 0 0
	CREDITS 0 9
	UPDATE 10 10
regGCUTCL2_CREDIT_SAFETY_GROUP_RET_CDC 0 0x15ea 2 0 0
	CREDITS 0 9
	UPDATE 10 10
regGCUTCL2_GROUP_RET_FAULT_STATUS 0 0x15bb 1 0 0
	FAULT_GROUPS 0 31
regGCUTCL2_HARVEST_BYPASS_GROUPS 0 0x15b9 1 0 0
	BYPASS_GROUPS 0 31
regGCUTCL2_ICG_CTRL 0 0x15b5 5 0 0
	OFF_HYSTERESIS 0 3
	DYNAMIC_CLOCK_OVERRIDE 4 4
	STATIC_CLOCK_OVERRIDE 5 5
	AON_CLOCK_OVERRIDE 6 6
	PERFMON_CLOCK_OVERRIDE 7 7
regGCUTCL2_PERFCOUNTER0_CFG 0 0x3d39 5 0 1
	PERF_SEL 0 7
	PERF_SEL_END 8 15
	PERF_MODE 24 27
	ENABLE 28 28
	CLEAR 29 29
regGCUTCL2_PERFCOUNTER1_CFG 0 0x3d3a 5 0 1
	PERF_SEL 0 7
	PERF_SEL_END 8 15
	PERF_MODE 24 27
	ENABLE 28 28
	CLEAR 29 29
regGCUTCL2_PERFCOUNTER2_CFG 0 0x3d3b 5 0 1
	PERF_SEL 0 7
	PERF_SEL_END 8 15
	PERF_MODE 24 27
	ENABLE 28 28
	CLEAR 29 29
regGCUTCL2_PERFCOUNTER3_CFG 0 0x3d3c 5 0 1
	PERF_SEL 0 7
	PERF_SEL_END 8 15
	PERF_MODE 24 27
	ENABLE 28 28
	CLEAR 29 29
regGCUTCL2_PERFCOUNTER_HI 0 0x34e7 2 0 1
	COUNTER_HI 0 15
	COMPARE_VALUE 16 31
regGCUTCL2_PERFCOUNTER_LO 0 0x34e6 1 0 1
	COUNTER_LO 0 31
regGCUTCL2_PERFCOUNTER_RSLT_CNTL 0 0x3d3d 6 0 1
	PERF_COUNTER_SELECT 0 3
	START_TRIGGER 8 15
	STOP_TRIGGER 16 23
	ENABLE_ANY 24 24
	CLEAR_ALL 25 25
	STOP_ALL_ON_SATURATE 26 26
regGCUTCL2_TRANSLATION_BYPASS_BY_VMID 0 0x5e41 2 0 1
	TRANS_BYPASS_VMIDS 0 15
	GPA_MODE_VMIDS 16 31
regGCUTC_GPUVA_VMID_TRANSLATION_ASSIST_CNTL 0 0x5ec4 1 0 1
	ENABLE 0 0
regGCUTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_HI 0 0x1684 10 0 0
	ADDR 0 3
	VMID 4 7
	VFID 8 11
	VF 12 12
	GPA 13 14
	RD_PERM 15 15
	WR_PERM 16 16
	EX_PERM 17 17
	CLIENT_ID 18 26
	REQ 30 30
regGCUTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_LO 0 0x1683 1 0 0
	ADDR 0 31
regGCUTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI 0 0x1686 13 0 0
	ADDR 0 3
	PERMS 4 6
	FRAGMENT_SIZE 7 12
	SNOOP 13 13
	SPA 14 14
	IO 15 15
	PTE_TMZ 16 16
	NO_PTE 17 17
	MTYPE 18 20
	MEMLOG 21 21
	NACK 22 23
	LLC_NOALLOC 24 24
	ACK 31 31
regGCUTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_LO 0 0x1685 1 0 0
	ADDR 0 31
regGCUTC_TRANSLATION_FAULT_CNTL0 0 0x5eb7 1 0 1
	DEFAULT_PHYSICAL_PAGE_ADDRESS_LSB 0 31
regGCUTC_TRANSLATION_FAULT_CNTL1 0 0x5eb8 4 0 1
	DEFAULT_PHYSICAL_PAGE_ADDRESS_MSB 0 3
	DEFAULT_IO 4 4
	DEFAULT_SPA 5 5
	DEFAULT_SNOOP 6 6
regGCVML2_CREDIT_SAFETY_IH_FAULT_INTERRUPT 0 0x15ed 2 0 0
	CREDITS 0 9
	UPDATE 10 10
regGCVML2_PERFCOUNTER2_0_HI 0 0x34e2 1 0 1
	PERFCOUNTER_HI 0 31
regGCVML2_PERFCOUNTER2_0_LO 0 0x34e0 1 0 1
	PERFCOUNTER_LO 0 31
regGCVML2_PERFCOUNTER2_0_MODE 0 0x3d24 8 0 1
	COMPARE_MODE0 0 1
	COMPARE_MODE1 2 3
	COMPARE_MODE2 4 5
	COMPARE_MODE3 6 7
	COMPARE_VALUE0 8 11
	COMPARE_VALUE1 12 15
	COMPARE_VALUE2 16 19
	COMPARE_VALUE3 20 23
regGCVML2_PERFCOUNTER2_0_SELECT 0 0x3d20 5 0 1
	PERF_SEL 0 9
	PERF_SEL1 10 19
	CNTR_MODE 20 23
	PERF_MODE1 24 27
	PERF_MODE 28 31
regGCVML2_PERFCOUNTER2_0_SELECT1 0 0x3d22 4 0 1
	PERF_SEL2 0 9
	PERF_SEL3 10 19
	PERF_MODE3 24 27
	PERF_MODE2 28 31
regGCVML2_PERFCOUNTER2_1_HI 0 0x34e3 1 0 1
	PERFCOUNTER_HI 0 31
regGCVML2_PERFCOUNTER2_1_LO 0 0x34e1 1 0 1
	PERFCOUNTER_LO 0 31
regGCVML2_PERFCOUNTER2_1_MODE 0 0x3d25 8 0 1
	COMPARE_MODE0 0 1
	COMPARE_MODE1 2 3
	COMPARE_MODE2 4 5
	COMPARE_MODE3 6 7
	COMPARE_VALUE0 8 11
	COMPARE_VALUE1 12 15
	COMPARE_VALUE2 16 19
	COMPARE_VALUE3 20 23
regGCVML2_PERFCOUNTER2_1_SELECT 0 0x3d21 5 0 1
	PERF_SEL 0 9
	PERF_SEL1 10 19
	CNTR_MODE 20 23
	PERF_MODE1 24 27
	PERF_MODE 28 31
regGCVML2_PERFCOUNTER2_1_SELECT1 0 0x3d23 4 0 1
	PERF_SEL2 0 9
	PERF_SEL3 10 19
	PERF_MODE3 24 27
	PERF_MODE2 28 31
regGCVML2_WALKER_CREDIT_SAFETY_FETCH_RDREQ 0 0x15ee 2 0 0
	CREDITS 0 9
	UPDATE 10 10
regGCVML2_WALKER_MACRO_THROTTLE_FETCH_LIMIT 0 0x15e1 1 0 0
	LIMIT 1 15
regGCVML2_WALKER_MACRO_THROTTLE_TIME 0 0x15e0 1 0 0
	TIME 0 23
regGCVML2_WALKER_MICRO_THROTTLE_FETCH_LIMIT 0 0x15e3 1 0 0
	LIMIT 1 15
regGCVML2_WALKER_MICRO_THROTTLE_TIME 0 0x15e2 1 0 0
	TIME 0 23
regGCVM_CONTEXT0_CNTL 0 0x1698 21 0 0
	ENABLE_CONTEXT 0 0
	PAGE_TABLE_DEPTH 1 2
	PAGE_TABLE_BLOCK_SIZE 3 6
	RETRY_PERMISSION_OR_INVALID_PAGE_FAULT 7 7
	RETRY_OTHER_FAULT 8 8
	RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT 9 9
	RANGE_PROTECTION_FAULT_ENABLE_DEFAULT 10 10
	DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT 11 11
	DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT 12 12
	PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT 13 13
	PDE0_PROTECTION_FAULT_ENABLE_DEFAULT 14 14
	VALID_PROTECTION_FAULT_ENABLE_INTERRUPT 15 15
	VALID_PROTECTION_FAULT_ENABLE_DEFAULT 16 16
	READ_PROTECTION_FAULT_ENABLE_INTERRUPT 17 17
	READ_PROTECTION_FAULT_ENABLE_DEFAULT 18 18
	WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT 19 19
	WRITE_PROTECTION_FAULT_ENABLE_DEFAULT 20 20
	EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT 21 21
	EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT 22 22
	SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT 23 23
	SECURE_PROTECTION_FAULT_ENABLE_DEFAULT 24 24
regGCVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32 0 0x1704 1 0 0
	PAGE_DIRECTORY_ENTRY_HI32 0 31
regGCVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32 0 0x1703 1 0 0
	PAGE_DIRECTORY_ENTRY_LO32 0 31
regGCVM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32 0 0x1744 1 0 0
	LOGICAL_PAGE_NUMBER_HI4 0 3
regGCVM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32 0 0x1743 1 0 0
	LOGICAL_PAGE_NUMBER_LO32 0 31
regGCVM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32 0 0x1724 1 0 0
	LOGICAL_PAGE_NUMBER_HI4 0 3
regGCVM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32 0 0x1723 1 0 0
	LOGICAL_PAGE_NUMBER_LO32 0 31
regGCVM_CONTEXT10_CNTL 0 0x16a2 21 0 0
	ENABLE_CONTEXT 0 0
	PAGE_TABLE_DEPTH 1 2
	PAGE_TABLE_BLOCK_SIZE 3 6
	RETRY_PERMISSION_OR_INVALID_PAGE_FAULT 7 7
	RETRY_OTHER_FAULT 8 8
	RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT 9 9
	RANGE_PROTECTION_FAULT_ENABLE_DEFAULT 10 10
	DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT 11 11
	DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT 12 12
	PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT 13 13
	PDE0_PROTECTION_FAULT_ENABLE_DEFAULT 14 14
	VALID_PROTECTION_FAULT_ENABLE_INTERRUPT 15 15
	VALID_PROTECTION_FAULT_ENABLE_DEFAULT 16 16
	READ_PROTECTION_FAULT_ENABLE_INTERRUPT 17 17
	READ_PROTECTION_FAULT_ENABLE_DEFAULT 18 18
	WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT 19 19
	WRITE_PROTECTION_FAULT_ENABLE_DEFAULT 20 20
	EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT 21 21
	EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT 22 22
	SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT 23 23
	SECURE_PROTECTION_FAULT_ENABLE_DEFAULT 24 24
regGCVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_HI32 0 0x1718 1 0 0
	PAGE_DIRECTORY_ENTRY_HI32 0 31
regGCVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_LO32 0 0x1717 1 0 0
	PAGE_DIRECTORY_ENTRY_LO32 0 31
regGCVM_CONTEXT10_PAGE_TABLE_END_ADDR_HI32 0 0x1758 1 0 0
	LOGICAL_PAGE_NUMBER_HI4 0 3
regGCVM_CONTEXT10_PAGE_TABLE_END_ADDR_LO32 0 0x1757 1 0 0
	LOGICAL_PAGE_NUMBER_LO32 0 31
regGCVM_CONTEXT10_PAGE_TABLE_START_ADDR_HI32 0 0x1738 1 0 0
	LOGICAL_PAGE_NUMBER_HI4 0 3
regGCVM_CONTEXT10_PAGE_TABLE_START_ADDR_LO32 0 0x1737 1 0 0
	LOGICAL_PAGE_NUMBER_LO32 0 31
regGCVM_CONTEXT11_CNTL 0 0x16a3 21 0 0
	ENABLE_CONTEXT 0 0
	PAGE_TABLE_DEPTH 1 2
	PAGE_TABLE_BLOCK_SIZE 3 6
	RETRY_PERMISSION_OR_INVALID_PAGE_FAULT 7 7
	RETRY_OTHER_FAULT 8 8
	RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT 9 9
	RANGE_PROTECTION_FAULT_ENABLE_DEFAULT 10 10
	DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT 11 11
	DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT 12 12
	PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT 13 13
	PDE0_PROTECTION_FAULT_ENABLE_DEFAULT 14 14
	VALID_PROTECTION_FAULT_ENABLE_INTERRUPT 15 15
	VALID_PROTECTION_FAULT_ENABLE_DEFAULT 16 16
	READ_PROTECTION_FAULT_ENABLE_INTERRUPT 17 17
	READ_PROTECTION_FAULT_ENABLE_DEFAULT 18 18
	WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT 19 19
	WRITE_PROTECTION_FAULT_ENABLE_DEFAULT 20 20
	EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT 21 21
	EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT 22 22
	SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT 23 23
	SECURE_PROTECTION_FAULT_ENABLE_DEFAULT 24 24
regGCVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_HI32 0 0x171a 1 0 0
	PAGE_DIRECTORY_ENTRY_HI32 0 31
regGCVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_LO32 0 0x1719 1 0 0
	PAGE_DIRECTORY_ENTRY_LO32 0 31
regGCVM_CONTEXT11_PAGE_TABLE_END_ADDR_HI32 0 0x175a 1 0 0
	LOGICAL_PAGE_NUMBER_HI4 0 3
regGCVM_CONTEXT11_PAGE_TABLE_END_ADDR_LO32 0 0x1759 1 0 0
	LOGICAL_PAGE_NUMBER_LO32 0 31
regGCVM_CONTEXT11_PAGE_TABLE_START_ADDR_HI32 0 0x173a 1 0 0
	LOGICAL_PAGE_NUMBER_HI4 0 3
regGCVM_CONTEXT11_PAGE_TABLE_START_ADDR_LO32 0 0x1739 1 0 0
	LOGICAL_PAGE_NUMBER_LO32 0 31
regGCVM_CONTEXT12_CNTL 0 0x16a4 21 0 0
	ENABLE_CONTEXT 0 0
	PAGE_TABLE_DEPTH 1 2
	PAGE_TABLE_BLOCK_SIZE 3 6
	RETRY_PERMISSION_OR_INVALID_PAGE_FAULT 7 7
	RETRY_OTHER_FAULT 8 8
	RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT 9 9
	RANGE_PROTECTION_FAULT_ENABLE_DEFAULT 10 10
	DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT 11 11
	DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT 12 12
	PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT 13 13
	PDE0_PROTECTION_FAULT_ENABLE_DEFAULT 14 14
	VALID_PROTECTION_FAULT_ENABLE_INTERRUPT 15 15
	VALID_PROTECTION_FAULT_ENABLE_DEFAULT 16 16
	READ_PROTECTION_FAULT_ENABLE_INTERRUPT 17 17
	READ_PROTECTION_FAULT_ENABLE_DEFAULT 18 18
	WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT 19 19
	WRITE_PROTECTION_FAULT_ENABLE_DEFAULT 20 20
	EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT 21 21
	EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT 22 22
	SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT 23 23
	SECURE_PROTECTION_FAULT_ENABLE_DEFAULT 24 24
regGCVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_HI32 0 0x171c 1 0 0
	PAGE_DIRECTORY_ENTRY_HI32 0 31
regGCVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_LO32 0 0x171b 1 0 0
	PAGE_DIRECTORY_ENTRY_LO32 0 31
regGCVM_CONTEXT12_PAGE_TABLE_END_ADDR_HI32 0 0x175c 1 0 0
	LOGICAL_PAGE_NUMBER_HI4 0 3
regGCVM_CONTEXT12_PAGE_TABLE_END_ADDR_LO32 0 0x175b 1 0 0
	LOGICAL_PAGE_NUMBER_LO32 0 31
regGCVM_CONTEXT12_PAGE_TABLE_START_ADDR_HI32 0 0x173c 1 0 0
	LOGICAL_PAGE_NUMBER_HI4 0 3
regGCVM_CONTEXT12_PAGE_TABLE_START_ADDR_LO32 0 0x173b 1 0 0
	LOGICAL_PAGE_NUMBER_LO32 0 31
regGCVM_CONTEXT13_CNTL 0 0x16a5 21 0 0
	ENABLE_CONTEXT 0 0
	PAGE_TABLE_DEPTH 1 2
	PAGE_TABLE_BLOCK_SIZE 3 6
	RETRY_PERMISSION_OR_INVALID_PAGE_FAULT 7 7
	RETRY_OTHER_FAULT 8 8
	RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT 9 9
	RANGE_PROTECTION_FAULT_ENABLE_DEFAULT 10 10
	DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT 11 11
	DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT 12 12
	PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT 13 13
	PDE0_PROTECTION_FAULT_ENABLE_DEFAULT 14 14
	VALID_PROTECTION_FAULT_ENABLE_INTERRUPT 15 15
	VALID_PROTECTION_FAULT_ENABLE_DEFAULT 16 16
	READ_PROTECTION_FAULT_ENABLE_INTERRUPT 17 17
	READ_PROTECTION_FAULT_ENABLE_DEFAULT 18 18
	WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT 19 19
	WRITE_PROTECTION_FAULT_ENABLE_DEFAULT 20 20
	EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT 21 21
	EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT 22 22
	SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT 23 23
	SECURE_PROTECTION_FAULT_ENABLE_DEFAULT 24 24
regGCVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_HI32 0 0x171e 1 0 0
	PAGE_DIRECTORY_ENTRY_HI32 0 31
regGCVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_LO32 0 0x171d 1 0 0
	PAGE_DIRECTORY_ENTRY_LO32 0 31
regGCVM_CONTEXT13_PAGE_TABLE_END_ADDR_HI32 0 0x175e 1 0 0
	LOGICAL_PAGE_NUMBER_HI4 0 3
regGCVM_CONTEXT13_PAGE_TABLE_END_ADDR_LO32 0 0x175d 1 0 0
	LOGICAL_PAGE_NUMBER_LO32 0 31
regGCVM_CONTEXT13_PAGE_TABLE_START_ADDR_HI32 0 0x173e 1 0 0
	LOGICAL_PAGE_NUMBER_HI4 0 3
regGCVM_CONTEXT13_PAGE_TABLE_START_ADDR_LO32 0 0x173d 1 0 0
	LOGICAL_PAGE_NUMBER_LO32 0 31
regGCVM_CONTEXT14_CNTL 0 0x16a6 21 0 0
	ENABLE_CONTEXT 0 0
	PAGE_TABLE_DEPTH 1 2
	PAGE_TABLE_BLOCK_SIZE 3 6
	RETRY_PERMISSION_OR_INVALID_PAGE_FAULT 7 7
	RETRY_OTHER_FAULT 8 8
	RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT 9 9
	RANGE_PROTECTION_FAULT_ENABLE_DEFAULT 10 10
	DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT 11 11
	DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT 12 12
	PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT 13 13
	PDE0_PROTECTION_FAULT_ENABLE_DEFAULT 14 14
	VALID_PROTECTION_FAULT_ENABLE_INTERRUPT 15 15
	VALID_PROTECTION_FAULT_ENABLE_DEFAULT 16 16
	READ_PROTECTION_FAULT_ENABLE_INTERRUPT 17 17
	READ_PROTECTION_FAULT_ENABLE_DEFAULT 18 18
	WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT 19 19
	WRITE_PROTECTION_FAULT_ENABLE_DEFAULT 20 20
	EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT 21 21
	EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT 22 22
	SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT 23 23
	SECURE_PROTECTION_FAULT_ENABLE_DEFAULT 24 24
regGCVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_HI32 0 0x1720 1 0 0
	PAGE_DIRECTORY_ENTRY_HI32 0 31
regGCVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_LO32 0 0x171f 1 0 0
	PAGE_DIRECTORY_ENTRY_LO32 0 31
regGCVM_CONTEXT14_PAGE_TABLE_END_ADDR_HI32 0 0x1760 1 0 0
	LOGICAL_PAGE_NUMBER_HI4 0 3
regGCVM_CONTEXT14_PAGE_TABLE_END_ADDR_LO32 0 0x175f 1 0 0
	LOGICAL_PAGE_NUMBER_LO32 0 31
regGCVM_CONTEXT14_PAGE_TABLE_START_ADDR_HI32 0 0x1740 1 0 0
	LOGICAL_PAGE_NUMBER_HI4 0 3
regGCVM_CONTEXT14_PAGE_TABLE_START_ADDR_LO32 0 0x173f 1 0 0
	LOGICAL_PAGE_NUMBER_LO32 0 31
regGCVM_CONTEXT15_CNTL 0 0x16a7 21 0 0
	ENABLE_CONTEXT 0 0
	PAGE_TABLE_DEPTH 1 2
	PAGE_TABLE_BLOCK_SIZE 3 6
	RETRY_PERMISSION_OR_INVALID_PAGE_FAULT 7 7
	RETRY_OTHER_FAULT 8 8
	RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT 9 9
	RANGE_PROTECTION_FAULT_ENABLE_DEFAULT 10 10
	DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT 11 11
	DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT 12 12
	PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT 13 13
	PDE0_PROTECTION_FAULT_ENABLE_DEFAULT 14 14
	VALID_PROTECTION_FAULT_ENABLE_INTERRUPT 15 15
	VALID_PROTECTION_FAULT_ENABLE_DEFAULT 16 16
	READ_PROTECTION_FAULT_ENABLE_INTERRUPT 17 17
	READ_PROTECTION_FAULT_ENABLE_DEFAULT 18 18
	WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT 19 19
	WRITE_PROTECTION_FAULT_ENABLE_DEFAULT 20 20
	EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT 21 21
	EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT 22 22
	SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT 23 23
	SECURE_PROTECTION_FAULT_ENABLE_DEFAULT 24 24
regGCVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_HI32 0 0x1722 1 0 0
	PAGE_DIRECTORY_ENTRY_HI32 0 31
regGCVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_LO32 0 0x1721 1 0 0
	PAGE_DIRECTORY_ENTRY_LO32 0 31
regGCVM_CONTEXT15_PAGE_TABLE_END_ADDR_HI32 0 0x1762 1 0 0
	LOGICAL_PAGE_NUMBER_HI4 0 3
regGCVM_CONTEXT15_PAGE_TABLE_END_ADDR_LO32 0 0x1761 1 0 0
	LOGICAL_PAGE_NUMBER_LO32 0 31
regGCVM_CONTEXT15_PAGE_TABLE_START_ADDR_HI32 0 0x1742 1 0 0
	LOGICAL_PAGE_NUMBER_HI4 0 3
regGCVM_CONTEXT15_PAGE_TABLE_START_ADDR_LO32 0 0x1741 1 0 0
	LOGICAL_PAGE_NUMBER_LO32 0 31
regGCVM_CONTEXT1_CNTL 0 0x1699 21 0 0
	ENABLE_CONTEXT 0 0
	PAGE_TABLE_DEPTH 1 2
	PAGE_TABLE_BLOCK_SIZE 3 6
	RETRY_PERMISSION_OR_INVALID_PAGE_FAULT 7 7
	RETRY_OTHER_FAULT 8 8
	RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT 9 9
	RANGE_PROTECTION_FAULT_ENABLE_DEFAULT 10 10
	DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT 11 11
	DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT 12 12
	PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT 13 13
	PDE0_PROTECTION_FAULT_ENABLE_DEFAULT 14 14
	VALID_PROTECTION_FAULT_ENABLE_INTERRUPT 15 15
	VALID_PROTECTION_FAULT_ENABLE_DEFAULT 16 16
	READ_PROTECTION_FAULT_ENABLE_INTERRUPT 17 17
	READ_PROTECTION_FAULT_ENABLE_DEFAULT 18 18
	WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT 19 19
	WRITE_PROTECTION_FAULT_ENABLE_DEFAULT 20 20
	EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT 21 21
	EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT 22 22
	SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT 23 23
	SECURE_PROTECTION_FAULT_ENABLE_DEFAULT 24 24
regGCVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_HI32 0 0x1706 1 0 0
	PAGE_DIRECTORY_ENTRY_HI32 0 31
regGCVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_LO32 0 0x1705 1 0 0
	PAGE_DIRECTORY_ENTRY_LO32 0 31
regGCVM_CONTEXT1_PAGE_TABLE_END_ADDR_HI32 0 0x1746 1 0 0
	LOGICAL_PAGE_NUMBER_HI4 0 3
regGCVM_CONTEXT1_PAGE_TABLE_END_ADDR_LO32 0 0x1745 1 0 0
	LOGICAL_PAGE_NUMBER_LO32 0 31
regGCVM_CONTEXT1_PAGE_TABLE_START_ADDR_HI32 0 0x1726 1 0 0
	LOGICAL_PAGE_NUMBER_HI4 0 3
regGCVM_CONTEXT1_PAGE_TABLE_START_ADDR_LO32 0 0x1725 1 0 0
	LOGICAL_PAGE_NUMBER_LO32 0 31
regGCVM_CONTEXT2_CNTL 0 0x169a 21 0 0
	ENABLE_CONTEXT 0 0
	PAGE_TABLE_DEPTH 1 2
	PAGE_TABLE_BLOCK_SIZE 3 6
	RETRY_PERMISSION_OR_INVALID_PAGE_FAULT 7 7
	RETRY_OTHER_FAULT 8 8
	RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT 9 9
	RANGE_PROTECTION_FAULT_ENABLE_DEFAULT 10 10
	DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT 11 11
	DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT 12 12
	PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT 13 13
	PDE0_PROTECTION_FAULT_ENABLE_DEFAULT 14 14
	VALID_PROTECTION_FAULT_ENABLE_INTERRUPT 15 15
	VALID_PROTECTION_FAULT_ENABLE_DEFAULT 16 16
	READ_PROTECTION_FAULT_ENABLE_INTERRUPT 17 17
	READ_PROTECTION_FAULT_ENABLE_DEFAULT 18 18
	WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT 19 19
	WRITE_PROTECTION_FAULT_ENABLE_DEFAULT 20 20
	EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT 21 21
	EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT 22 22
	SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT 23 23
	SECURE_PROTECTION_FAULT_ENABLE_DEFAULT 24 24
regGCVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_HI32 0 0x1708 1 0 0
	PAGE_DIRECTORY_ENTRY_HI32 0 31
regGCVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_LO32 0 0x1707 1 0 0
	PAGE_DIRECTORY_ENTRY_LO32 0 31
regGCVM_CONTEXT2_PAGE_TABLE_END_ADDR_HI32 0 0x1748 1 0 0
	LOGICAL_PAGE_NUMBER_HI4 0 3
regGCVM_CONTEXT2_PAGE_TABLE_END_ADDR_LO32 0 0x1747 1 0 0
	LOGICAL_PAGE_NUMBER_LO32 0 31
regGCVM_CONTEXT2_PAGE_TABLE_START_ADDR_HI32 0 0x1728 1 0 0
	LOGICAL_PAGE_NUMBER_HI4 0 3
regGCVM_CONTEXT2_PAGE_TABLE_START_ADDR_LO32 0 0x1727 1 0 0
	LOGICAL_PAGE_NUMBER_LO32 0 31
regGCVM_CONTEXT3_CNTL 0 0x169b 21 0 0
	ENABLE_CONTEXT 0 0
	PAGE_TABLE_DEPTH 1 2
	PAGE_TABLE_BLOCK_SIZE 3 6
	RETRY_PERMISSION_OR_INVALID_PAGE_FAULT 7 7
	RETRY_OTHER_FAULT 8 8
	RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT 9 9
	RANGE_PROTECTION_FAULT_ENABLE_DEFAULT 10 10
	DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT 11 11
	DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT 12 12
	PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT 13 13
	PDE0_PROTECTION_FAULT_ENABLE_DEFAULT 14 14
	VALID_PROTECTION_FAULT_ENABLE_INTERRUPT 15 15
	VALID_PROTECTION_FAULT_ENABLE_DEFAULT 16 16
	READ_PROTECTION_FAULT_ENABLE_INTERRUPT 17 17
	READ_PROTECTION_FAULT_ENABLE_DEFAULT 18 18
	WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT 19 19
	WRITE_PROTECTION_FAULT_ENABLE_DEFAULT 20 20
	EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT 21 21
	EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT 22 22
	SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT 23 23
	SECURE_PROTECTION_FAULT_ENABLE_DEFAULT 24 24
regGCVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_HI32 0 0x170a 1 0 0
	PAGE_DIRECTORY_ENTRY_HI32 0 31
regGCVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_LO32 0 0x1709 1 0 0
	PAGE_DIRECTORY_ENTRY_LO32 0 31
regGCVM_CONTEXT3_PAGE_TABLE_END_ADDR_HI32 0 0x174a 1 0 0
	LOGICAL_PAGE_NUMBER_HI4 0 3
regGCVM_CONTEXT3_PAGE_TABLE_END_ADDR_LO32 0 0x1749 1 0 0
	LOGICAL_PAGE_NUMBER_LO32 0 31
regGCVM_CONTEXT3_PAGE_TABLE_START_ADDR_HI32 0 0x172a 1 0 0
	LOGICAL_PAGE_NUMBER_HI4 0 3
regGCVM_CONTEXT3_PAGE_TABLE_START_ADDR_LO32 0 0x1729 1 0 0
	LOGICAL_PAGE_NUMBER_LO32 0 31
regGCVM_CONTEXT4_CNTL 0 0x169c 21 0 0
	ENABLE_CONTEXT 0 0
	PAGE_TABLE_DEPTH 1 2
	PAGE_TABLE_BLOCK_SIZE 3 6
	RETRY_PERMISSION_OR_INVALID_PAGE_FAULT 7 7
	RETRY_OTHER_FAULT 8 8
	RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT 9 9
	RANGE_PROTECTION_FAULT_ENABLE_DEFAULT 10 10
	DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT 11 11
	DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT 12 12
	PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT 13 13
	PDE0_PROTECTION_FAULT_ENABLE_DEFAULT 14 14
	VALID_PROTECTION_FAULT_ENABLE_INTERRUPT 15 15
	VALID_PROTECTION_FAULT_ENABLE_DEFAULT 16 16
	READ_PROTECTION_FAULT_ENABLE_INTERRUPT 17 17
	READ_PROTECTION_FAULT_ENABLE_DEFAULT 18 18
	WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT 19 19
	WRITE_PROTECTION_FAULT_ENABLE_DEFAULT 20 20
	EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT 21 21
	EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT 22 22
	SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT 23 23
	SECURE_PROTECTION_FAULT_ENABLE_DEFAULT 24 24
regGCVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_HI32 0 0x170c 1 0 0
	PAGE_DIRECTORY_ENTRY_HI32 0 31
regGCVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_LO32 0 0x170b 1 0 0
	PAGE_DIRECTORY_ENTRY_LO32 0 31
regGCVM_CONTEXT4_PAGE_TABLE_END_ADDR_HI32 0 0x174c 1 0 0
	LOGICAL_PAGE_NUMBER_HI4 0 3
regGCVM_CONTEXT4_PAGE_TABLE_END_ADDR_LO32 0 0x174b 1 0 0
	LOGICAL_PAGE_NUMBER_LO32 0 31
regGCVM_CONTEXT4_PAGE_TABLE_START_ADDR_HI32 0 0x172c 1 0 0
	LOGICAL_PAGE_NUMBER_HI4 0 3
regGCVM_CONTEXT4_PAGE_TABLE_START_ADDR_LO32 0 0x172b 1 0 0
	LOGICAL_PAGE_NUMBER_LO32 0 31
regGCVM_CONTEXT5_CNTL 0 0x169d 21 0 0
	ENABLE_CONTEXT 0 0
	PAGE_TABLE_DEPTH 1 2
	PAGE_TABLE_BLOCK_SIZE 3 6
	RETRY_PERMISSION_OR_INVALID_PAGE_FAULT 7 7
	RETRY_OTHER_FAULT 8 8
	RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT 9 9
	RANGE_PROTECTION_FAULT_ENABLE_DEFAULT 10 10
	DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT 11 11
	DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT 12 12
	PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT 13 13
	PDE0_PROTECTION_FAULT_ENABLE_DEFAULT 14 14
	VALID_PROTECTION_FAULT_ENABLE_INTERRUPT 15 15
	VALID_PROTECTION_FAULT_ENABLE_DEFAULT 16 16
	READ_PROTECTION_FAULT_ENABLE_INTERRUPT 17 17
	READ_PROTECTION_FAULT_ENABLE_DEFAULT 18 18
	WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT 19 19
	WRITE_PROTECTION_FAULT_ENABLE_DEFAULT 20 20
	EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT 21 21
	EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT 22 22
	SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT 23 23
	SECURE_PROTECTION_FAULT_ENABLE_DEFAULT 24 24
regGCVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_HI32 0 0x170e 1 0 0
	PAGE_DIRECTORY_ENTRY_HI32 0 31
regGCVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_LO32 0 0x170d 1 0 0
	PAGE_DIRECTORY_ENTRY_LO32 0 31
regGCVM_CONTEXT5_PAGE_TABLE_END_ADDR_HI32 0 0x174e 1 0 0
	LOGICAL_PAGE_NUMBER_HI4 0 3
regGCVM_CONTEXT5_PAGE_TABLE_END_ADDR_LO32 0 0x174d 1 0 0
	LOGICAL_PAGE_NUMBER_LO32 0 31
regGCVM_CONTEXT5_PAGE_TABLE_START_ADDR_HI32 0 0x172e 1 0 0
	LOGICAL_PAGE_NUMBER_HI4 0 3
regGCVM_CONTEXT5_PAGE_TABLE_START_ADDR_LO32 0 0x172d 1 0 0
	LOGICAL_PAGE_NUMBER_LO32 0 31
regGCVM_CONTEXT6_CNTL 0 0x169e 21 0 0
	ENABLE_CONTEXT 0 0
	PAGE_TABLE_DEPTH 1 2
	PAGE_TABLE_BLOCK_SIZE 3 6
	RETRY_PERMISSION_OR_INVALID_PAGE_FAULT 7 7
	RETRY_OTHER_FAULT 8 8
	RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT 9 9
	RANGE_PROTECTION_FAULT_ENABLE_DEFAULT 10 10
	DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT 11 11
	DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT 12 12
	PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT 13 13
	PDE0_PROTECTION_FAULT_ENABLE_DEFAULT 14 14
	VALID_PROTECTION_FAULT_ENABLE_INTERRUPT 15 15
	VALID_PROTECTION_FAULT_ENABLE_DEFAULT 16 16
	READ_PROTECTION_FAULT_ENABLE_INTERRUPT 17 17
	READ_PROTECTION_FAULT_ENABLE_DEFAULT 18 18
	WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT 19 19
	WRITE_PROTECTION_FAULT_ENABLE_DEFAULT 20 20
	EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT 21 21
	EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT 22 22
	SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT 23 23
	SECURE_PROTECTION_FAULT_ENABLE_DEFAULT 24 24
regGCVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_HI32 0 0x1710 1 0 0
	PAGE_DIRECTORY_ENTRY_HI32 0 31
regGCVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_LO32 0 0x170f 1 0 0
	PAGE_DIRECTORY_ENTRY_LO32 0 31
regGCVM_CONTEXT6_PAGE_TABLE_END_ADDR_HI32 0 0x1750 1 0 0
	LOGICAL_PAGE_NUMBER_HI4 0 3
regGCVM_CONTEXT6_PAGE_TABLE_END_ADDR_LO32 0 0x174f 1 0 0
	LOGICAL_PAGE_NUMBER_LO32 0 31
regGCVM_CONTEXT6_PAGE_TABLE_START_ADDR_HI32 0 0x1730 1 0 0
	LOGICAL_PAGE_NUMBER_HI4 0 3
regGCVM_CONTEXT6_PAGE_TABLE_START_ADDR_LO32 0 0x172f 1 0 0
	LOGICAL_PAGE_NUMBER_LO32 0 31
regGCVM_CONTEXT7_CNTL 0 0x169f 21 0 0
	ENABLE_CONTEXT 0 0
	PAGE_TABLE_DEPTH 1 2
	PAGE_TABLE_BLOCK_SIZE 3 6
	RETRY_PERMISSION_OR_INVALID_PAGE_FAULT 7 7
	RETRY_OTHER_FAULT 8 8
	RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT 9 9
	RANGE_PROTECTION_FAULT_ENABLE_DEFAULT 10 10
	DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT 11 11
	DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT 12 12
	PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT 13 13
	PDE0_PROTECTION_FAULT_ENABLE_DEFAULT 14 14
	VALID_PROTECTION_FAULT_ENABLE_INTERRUPT 15 15
	VALID_PROTECTION_FAULT_ENABLE_DEFAULT 16 16
	READ_PROTECTION_FAULT_ENABLE_INTERRUPT 17 17
	READ_PROTECTION_FAULT_ENABLE_DEFAULT 18 18
	WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT 19 19
	WRITE_PROTECTION_FAULT_ENABLE_DEFAULT 20 20
	EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT 21 21
	EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT 22 22
	SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT 23 23
	SECURE_PROTECTION_FAULT_ENABLE_DEFAULT 24 24
regGCVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_HI32 0 0x1712 1 0 0
	PAGE_DIRECTORY_ENTRY_HI32 0 31
regGCVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_LO32 0 0x1711 1 0 0
	PAGE_DIRECTORY_ENTRY_LO32 0 31
regGCVM_CONTEXT7_PAGE_TABLE_END_ADDR_HI32 0 0x1752 1 0 0
	LOGICAL_PAGE_NUMBER_HI4 0 3
regGCVM_CONTEXT7_PAGE_TABLE_END_ADDR_LO32 0 0x1751 1 0 0
	LOGICAL_PAGE_NUMBER_LO32 0 31
regGCVM_CONTEXT7_PAGE_TABLE_START_ADDR_HI32 0 0x1732 1 0 0
	LOGICAL_PAGE_NUMBER_HI4 0 3
regGCVM_CONTEXT7_PAGE_TABLE_START_ADDR_LO32 0 0x1731 1 0 0
	LOGICAL_PAGE_NUMBER_LO32 0 31
regGCVM_CONTEXT8_CNTL 0 0x16a0 21 0 0
	ENABLE_CONTEXT 0 0
	PAGE_TABLE_DEPTH 1 2
	PAGE_TABLE_BLOCK_SIZE 3 6
	RETRY_PERMISSION_OR_INVALID_PAGE_FAULT 7 7
	RETRY_OTHER_FAULT 8 8
	RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT 9 9
	RANGE_PROTECTION_FAULT_ENABLE_DEFAULT 10 10
	DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT 11 11
	DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT 12 12
	PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT 13 13
	PDE0_PROTECTION_FAULT_ENABLE_DEFAULT 14 14
	VALID_PROTECTION_FAULT_ENABLE_INTERRUPT 15 15
	VALID_PROTECTION_FAULT_ENABLE_DEFAULT 16 16
	READ_PROTECTION_FAULT_ENABLE_INTERRUPT 17 17
	READ_PROTECTION_FAULT_ENABLE_DEFAULT 18 18
	WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT 19 19
	WRITE_PROTECTION_FAULT_ENABLE_DEFAULT 20 20
	EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT 21 21
	EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT 22 22
	SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT 23 23
	SECURE_PROTECTION_FAULT_ENABLE_DEFAULT 24 24
regGCVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_HI32 0 0x1714 1 0 0
	PAGE_DIRECTORY_ENTRY_HI32 0 31
regGCVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_LO32 0 0x1713 1 0 0
	PAGE_DIRECTORY_ENTRY_LO32 0 31
regGCVM_CONTEXT8_PAGE_TABLE_END_ADDR_HI32 0 0x1754 1 0 0
	LOGICAL_PAGE_NUMBER_HI4 0 3
regGCVM_CONTEXT8_PAGE_TABLE_END_ADDR_LO32 0 0x1753 1 0 0
	LOGICAL_PAGE_NUMBER_LO32 0 31
regGCVM_CONTEXT8_PAGE_TABLE_START_ADDR_HI32 0 0x1734 1 0 0
	LOGICAL_PAGE_NUMBER_HI4 0 3
regGCVM_CONTEXT8_PAGE_TABLE_START_ADDR_LO32 0 0x1733 1 0 0
	LOGICAL_PAGE_NUMBER_LO32 0 31
regGCVM_CONTEXT9_CNTL 0 0x16a1 21 0 0
	ENABLE_CONTEXT 0 0
	PAGE_TABLE_DEPTH 1 2
	PAGE_TABLE_BLOCK_SIZE 3 6
	RETRY_PERMISSION_OR_INVALID_PAGE_FAULT 7 7
	RETRY_OTHER_FAULT 8 8
	RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT 9 9
	RANGE_PROTECTION_FAULT_ENABLE_DEFAULT 10 10
	DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT 11 11
	DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT 12 12
	PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT 13 13
	PDE0_PROTECTION_FAULT_ENABLE_DEFAULT 14 14
	VALID_PROTECTION_FAULT_ENABLE_INTERRUPT 15 15
	VALID_PROTECTION_FAULT_ENABLE_DEFAULT 16 16
	READ_PROTECTION_FAULT_ENABLE_INTERRUPT 17 17
	READ_PROTECTION_FAULT_ENABLE_DEFAULT 18 18
	WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT 19 19
	WRITE_PROTECTION_FAULT_ENABLE_DEFAULT 20 20
	EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT 21 21
	EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT 22 22
	SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT 23 23
	SECURE_PROTECTION_FAULT_ENABLE_DEFAULT 24 24
regGCVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_HI32 0 0x1716 1 0 0
	PAGE_DIRECTORY_ENTRY_HI32 0 31
regGCVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_LO32 0 0x1715 1 0 0
	PAGE_DIRECTORY_ENTRY_LO32 0 31
regGCVM_CONTEXT9_PAGE_TABLE_END_ADDR_HI32 0 0x1756 1 0 0
	LOGICAL_PAGE_NUMBER_HI4 0 3
regGCVM_CONTEXT9_PAGE_TABLE_END_ADDR_LO32 0 0x1755 1 0 0
	LOGICAL_PAGE_NUMBER_LO32 0 31
regGCVM_CONTEXT9_PAGE_TABLE_START_ADDR_HI32 0 0x1736 1 0 0
	LOGICAL_PAGE_NUMBER_HI4 0 3
regGCVM_CONTEXT9_PAGE_TABLE_START_ADDR_LO32 0 0x1735 1 0 0
	LOGICAL_PAGE_NUMBER_LO32 0 31
regGCVM_CONTEXTS_DISABLE 0 0x16a8 16 0 0
	DISABLE_CONTEXT_0 0 0
	DISABLE_CONTEXT_1 1 1
	DISABLE_CONTEXT_2 2 2
	DISABLE_CONTEXT_3 3 3
	DISABLE_CONTEXT_4 4 4
	DISABLE_CONTEXT_5 5 5
	DISABLE_CONTEXT_6 6 6
	DISABLE_CONTEXT_7 7 7
	DISABLE_CONTEXT_8 8 8
	DISABLE_CONTEXT_9 9 9
	DISABLE_CONTEXT_10 10 10
	DISABLE_CONTEXT_11 11 11
	DISABLE_CONTEXT_12 12 12
	DISABLE_CONTEXT_13 13 13
	DISABLE_CONTEXT_14 14 14
	DISABLE_CONTEXT_15 15 15
regGCVM_DUMMY_PAGE_FAULT_ADDR_HI32 0 0x15c6 1 0 0
	DUMMY_PAGE_ADDR_HI4 0 3
regGCVM_DUMMY_PAGE_FAULT_ADDR_LO32 0 0x15c5 1 0 0
	DUMMY_PAGE_ADDR_LO32 0 31
regGCVM_DUMMY_PAGE_FAULT_CNTL 0 0x15c4 3 0 0
	DUMMY_PAGE_FAULT_ENABLE 0 0
	DUMMY_PAGE_ADDRESS_LOGICAL 1 1
	DUMMY_PAGE_COMPARE_MSBS 2 7
regGCVM_INVALIDATE_CNTL 0 0x15c7 2 0 0
	PRI_REG_ALTERNATING 0 7
	MAX_REG_OUTSTANDING 8 15
regGCVM_INVALIDATE_ENG0_ACK 0 0x16cd 2 0 0
	PER_VMID_INVALIDATE_ACK 0 15
	SEMAPHORE 16 16
regGCVM_INVALIDATE_ENG0_ADDR_RANGE_HI32 0 0x16e0 1 0 0
	LOGI_PAGE_ADDR_RANGE_HI5 0 4
regGCVM_INVALIDATE_ENG0_ADDR_RANGE_LO32 0 0x16df 2 0 0
	S_BIT 0 0
	LOGI_PAGE_ADDR_RANGE_LO31 1 31
regGCVM_INVALIDATE_ENG0_REQ 0 0x16bb 10 0 0
	PER_VMID_INVALIDATE_REQ 0 15
	FLUSH_TYPE 16 18
	INVALIDATE_L2_PTES 19 19
	INVALIDATE_L2_PDE0 20 20
	INVALIDATE_L2_PDE1 21 21
	INVALIDATE_L2_PDE2 22 22
	INVALIDATE_L1_PTES 23 23
	CLEAR_PROTECTION_FAULT_STATUS_ADDR 24 24
	LOG_REQUEST 25 25
	INVALIDATE_4K_PAGES_ONLY 26 26
regGCVM_INVALIDATE_ENG0_SEM 0 0x16a9 1 0 0
	SEMAPHORE 0 0
regGCVM_INVALIDATE_ENG10_ACK 0 0x16d7 2 0 0
	PER_VMID_INVALIDATE_ACK 0 15
	SEMAPHORE 16 16
regGCVM_INVALIDATE_ENG10_ADDR_RANGE_HI32 0 0x16f4 1 0 0
	LOGI_PAGE_ADDR_RANGE_HI5 0 4
regGCVM_INVALIDATE_ENG10_ADDR_RANGE_LO32 0 0x16f3 2 0 0
	S_BIT 0 0
	LOGI_PAGE_ADDR_RANGE_LO31 1 31
regGCVM_INVALIDATE_ENG10_REQ 0 0x16c5 10 0 0
	PER_VMID_INVALIDATE_REQ 0 15
	FLUSH_TYPE 16 18
	INVALIDATE_L2_PTES 19 19
	INVALIDATE_L2_PDE0 20 20
	INVALIDATE_L2_PDE1 21 21
	INVALIDATE_L2_PDE2 22 22
	INVALIDATE_L1_PTES 23 23
	CLEAR_PROTECTION_FAULT_STATUS_ADDR 24 24
	LOG_REQUEST 25 25
	INVALIDATE_4K_PAGES_ONLY 26 26
regGCVM_INVALIDATE_ENG10_SEM 0 0x16b3 1 0 0
	SEMAPHORE 0 0
regGCVM_INVALIDATE_ENG11_ACK 0 0x16d8 2 0 0
	PER_VMID_INVALIDATE_ACK 0 15
	SEMAPHORE 16 16
regGCVM_INVALIDATE_ENG11_ADDR_RANGE_HI32 0 0x16f6 1 0 0
	LOGI_PAGE_ADDR_RANGE_HI5 0 4
regGCVM_INVALIDATE_ENG11_ADDR_RANGE_LO32 0 0x16f5 2 0 0
	S_BIT 0 0
	LOGI_PAGE_ADDR_RANGE_LO31 1 31
regGCVM_INVALIDATE_ENG11_REQ 0 0x16c6 10 0 0
	PER_VMID_INVALIDATE_REQ 0 15
	FLUSH_TYPE 16 18
	INVALIDATE_L2_PTES 19 19
	INVALIDATE_L2_PDE0 20 20
	INVALIDATE_L2_PDE1 21 21
	INVALIDATE_L2_PDE2 22 22
	INVALIDATE_L1_PTES 23 23
	CLEAR_PROTECTION_FAULT_STATUS_ADDR 24 24
	LOG_REQUEST 25 25
	INVALIDATE_4K_PAGES_ONLY 26 26
regGCVM_INVALIDATE_ENG11_SEM 0 0x16b4 1 0 0
	SEMAPHORE 0 0
regGCVM_INVALIDATE_ENG12_ACK 0 0x16d9 2 0 0
	PER_VMID_INVALIDATE_ACK 0 15
	SEMAPHORE 16 16
regGCVM_INVALIDATE_ENG12_ADDR_RANGE_HI32 0 0x16f8 1 0 0
	LOGI_PAGE_ADDR_RANGE_HI5 0 4
regGCVM_INVALIDATE_ENG12_ADDR_RANGE_LO32 0 0x16f7 2 0 0
	S_BIT 0 0
	LOGI_PAGE_ADDR_RANGE_LO31 1 31
regGCVM_INVALIDATE_ENG12_REQ 0 0x16c7 10 0 0
	PER_VMID_INVALIDATE_REQ 0 15
	FLUSH_TYPE 16 18
	INVALIDATE_L2_PTES 19 19
	INVALIDATE_L2_PDE0 20 20
	INVALIDATE_L2_PDE1 21 21
	INVALIDATE_L2_PDE2 22 22
	INVALIDATE_L1_PTES 23 23
	CLEAR_PROTECTION_FAULT_STATUS_ADDR 24 24
	LOG_REQUEST 25 25
	INVALIDATE_4K_PAGES_ONLY 26 26
regGCVM_INVALIDATE_ENG12_SEM 0 0x16b5 1 0 0
	SEMAPHORE 0 0
regGCVM_INVALIDATE_ENG13_ACK 0 0x16da 2 0 0
	PER_VMID_INVALIDATE_ACK 0 15
	SEMAPHORE 16 16
regGCVM_INVALIDATE_ENG13_ADDR_RANGE_HI32 0 0x16fa 1 0 0
	LOGI_PAGE_ADDR_RANGE_HI5 0 4
regGCVM_INVALIDATE_ENG13_ADDR_RANGE_LO32 0 0x16f9 2 0 0
	S_BIT 0 0
	LOGI_PAGE_ADDR_RANGE_LO31 1 31
regGCVM_INVALIDATE_ENG13_REQ 0 0x16c8 10 0 0
	PER_VMID_INVALIDATE_REQ 0 15
	FLUSH_TYPE 16 18
	INVALIDATE_L2_PTES 19 19
	INVALIDATE_L2_PDE0 20 20
	INVALIDATE_L2_PDE1 21 21
	INVALIDATE_L2_PDE2 22 22
	INVALIDATE_L1_PTES 23 23
	CLEAR_PROTECTION_FAULT_STATUS_ADDR 24 24
	LOG_REQUEST 25 25
	INVALIDATE_4K_PAGES_ONLY 26 26
regGCVM_INVALIDATE_ENG13_SEM 0 0x16b6 1 0 0
	SEMAPHORE 0 0
regGCVM_INVALIDATE_ENG14_ACK 0 0x16db 2 0 0
	PER_VMID_INVALIDATE_ACK 0 15
	SEMAPHORE 16 16
regGCVM_INVALIDATE_ENG14_ADDR_RANGE_HI32 0 0x16fc 1 0 0
	LOGI_PAGE_ADDR_RANGE_HI5 0 4
regGCVM_INVALIDATE_ENG14_ADDR_RANGE_LO32 0 0x16fb 2 0 0
	S_BIT 0 0
	LOGI_PAGE_ADDR_RANGE_LO31 1 31
regGCVM_INVALIDATE_ENG14_REQ 0 0x16c9 10 0 0
	PER_VMID_INVALIDATE_REQ 0 15
	FLUSH_TYPE 16 18
	INVALIDATE_L2_PTES 19 19
	INVALIDATE_L2_PDE0 20 20
	INVALIDATE_L2_PDE1 21 21
	INVALIDATE_L2_PDE2 22 22
	INVALIDATE_L1_PTES 23 23
	CLEAR_PROTECTION_FAULT_STATUS_ADDR 24 24
	LOG_REQUEST 25 25
	INVALIDATE_4K_PAGES_ONLY 26 26
regGCVM_INVALIDATE_ENG14_SEM 0 0x16b7 1 0 0
	SEMAPHORE 0 0
regGCVM_INVALIDATE_ENG15_ACK 0 0x16dc 2 0 0
	PER_VMID_INVALIDATE_ACK 0 15
	SEMAPHORE 16 16
regGCVM_INVALIDATE_ENG15_ADDR_RANGE_HI32 0 0x16fe 1 0 0
	LOGI_PAGE_ADDR_RANGE_HI5 0 4
regGCVM_INVALIDATE_ENG15_ADDR_RANGE_LO32 0 0x16fd 2 0 0
	S_BIT 0 0
	LOGI_PAGE_ADDR_RANGE_LO31 1 31
regGCVM_INVALIDATE_ENG15_REQ 0 0x16ca 10 0 0
	PER_VMID_INVALIDATE_REQ 0 15
	FLUSH_TYPE 16 18
	INVALIDATE_L2_PTES 19 19
	INVALIDATE_L2_PDE0 20 20
	INVALIDATE_L2_PDE1 21 21
	INVALIDATE_L2_PDE2 22 22
	INVALIDATE_L1_PTES 23 23
	CLEAR_PROTECTION_FAULT_STATUS_ADDR 24 24
	LOG_REQUEST 25 25
	INVALIDATE_4K_PAGES_ONLY 26 26
regGCVM_INVALIDATE_ENG15_SEM 0 0x16b8 1 0 0
	SEMAPHORE 0 0
regGCVM_INVALIDATE_ENG16_ACK 0 0x16dd 2 0 0
	PER_VMID_INVALIDATE_ACK 0 15
	SEMAPHORE 16 16
regGCVM_INVALIDATE_ENG16_ADDR_RANGE_HI32 0 0x1700 1 0 0
	LOGI_PAGE_ADDR_RANGE_HI5 0 4
regGCVM_INVALIDATE_ENG16_ADDR_RANGE_LO32 0 0x16ff 2 0 0
	S_BIT 0 0
	LOGI_PAGE_ADDR_RANGE_LO31 1 31
regGCVM_INVALIDATE_ENG16_REQ 0 0x16cb 10 0 0
	PER_VMID_INVALIDATE_REQ 0 15
	FLUSH_TYPE 16 18
	INVALIDATE_L2_PTES 19 19
	INVALIDATE_L2_PDE0 20 20
	INVALIDATE_L2_PDE1 21 21
	INVALIDATE_L2_PDE2 22 22
	INVALIDATE_L1_PTES 23 23
	CLEAR_PROTECTION_FAULT_STATUS_ADDR 24 24
	LOG_REQUEST 25 25
	INVALIDATE_4K_PAGES_ONLY 26 26
regGCVM_INVALIDATE_ENG16_SEM 0 0x16b9 1 0 0
	SEMAPHORE 0 0
regGCVM_INVALIDATE_ENG17_ACK 0 0x16de 2 0 0
	PER_VMID_INVALIDATE_ACK 0 15
	SEMAPHORE 16 16
regGCVM_INVALIDATE_ENG17_ADDR_RANGE_HI32 0 0x1702 1 0 0
	LOGI_PAGE_ADDR_RANGE_HI5 0 4
regGCVM_INVALIDATE_ENG17_ADDR_RANGE_LO32 0 0x1701 2 0 0
	S_BIT 0 0
	LOGI_PAGE_ADDR_RANGE_LO31 1 31
regGCVM_INVALIDATE_ENG17_REQ 0 0x16cc 10 0 0
	PER_VMID_INVALIDATE_REQ 0 15
	FLUSH_TYPE 16 18
	INVALIDATE_L2_PTES 19 19
	INVALIDATE_L2_PDE0 20 20
	INVALIDATE_L2_PDE1 21 21
	INVALIDATE_L2_PDE2 22 22
	INVALIDATE_L1_PTES 23 23
	CLEAR_PROTECTION_FAULT_STATUS_ADDR 24 24
	LOG_REQUEST 25 25
	INVALIDATE_4K_PAGES_ONLY 26 26
regGCVM_INVALIDATE_ENG17_SEM 0 0x16ba 1 0 0
	SEMAPHORE 0 0
regGCVM_INVALIDATE_ENG1_ACK 0 0x16ce 2 0 0
	PER_VMID_INVALIDATE_ACK 0 15
	SEMAPHORE 16 16
regGCVM_INVALIDATE_ENG1_ADDR_RANGE_HI32 0 0x16e2 1 0 0
	LOGI_PAGE_ADDR_RANGE_HI5 0 4
regGCVM_INVALIDATE_ENG1_ADDR_RANGE_LO32 0 0x16e1 2 0 0
	S_BIT 0 0
	LOGI_PAGE_ADDR_RANGE_LO31 1 31
regGCVM_INVALIDATE_ENG1_REQ 0 0x16bc 10 0 0
	PER_VMID_INVALIDATE_REQ 0 15
	FLUSH_TYPE 16 18
	INVALIDATE_L2_PTES 19 19
	INVALIDATE_L2_PDE0 20 20
	INVALIDATE_L2_PDE1 21 21
	INVALIDATE_L2_PDE2 22 22
	INVALIDATE_L1_PTES 23 23
	CLEAR_PROTECTION_FAULT_STATUS_ADDR 24 24
	LOG_REQUEST 25 25
	INVALIDATE_4K_PAGES_ONLY 26 26
regGCVM_INVALIDATE_ENG1_SEM 0 0x16aa 1 0 0
	SEMAPHORE 0 0
regGCVM_INVALIDATE_ENG2_ACK 0 0x16cf 2 0 0
	PER_VMID_INVALIDATE_ACK 0 15
	SEMAPHORE 16 16
regGCVM_INVALIDATE_ENG2_ADDR_RANGE_HI32 0 0x16e4 1 0 0
	LOGI_PAGE_ADDR_RANGE_HI5 0 4
regGCVM_INVALIDATE_ENG2_ADDR_RANGE_LO32 0 0x16e3 2 0 0
	S_BIT 0 0
	LOGI_PAGE_ADDR_RANGE_LO31 1 31
regGCVM_INVALIDATE_ENG2_REQ 0 0x16bd 10 0 0
	PER_VMID_INVALIDATE_REQ 0 15
	FLUSH_TYPE 16 18
	INVALIDATE_L2_PTES 19 19
	INVALIDATE_L2_PDE0 20 20
	INVALIDATE_L2_PDE1 21 21
	INVALIDATE_L2_PDE2 22 22
	INVALIDATE_L1_PTES 23 23
	CLEAR_PROTECTION_FAULT_STATUS_ADDR 24 24
	LOG_REQUEST 25 25
	INVALIDATE_4K_PAGES_ONLY 26 26
regGCVM_INVALIDATE_ENG2_SEM 0 0x16ab 1 0 0
	SEMAPHORE 0 0
regGCVM_INVALIDATE_ENG3_ACK 0 0x16d0 2 0 0
	PER_VMID_INVALIDATE_ACK 0 15
	SEMAPHORE 16 16
regGCVM_INVALIDATE_ENG3_ADDR_RANGE_HI32 0 0x16e6 1 0 0
	LOGI_PAGE_ADDR_RANGE_HI5 0 4
regGCVM_INVALIDATE_ENG3_ADDR_RANGE_LO32 0 0x16e5 2 0 0
	S_BIT 0 0
	LOGI_PAGE_ADDR_RANGE_LO31 1 31
regGCVM_INVALIDATE_ENG3_REQ 0 0x16be 10 0 0
	PER_VMID_INVALIDATE_REQ 0 15
	FLUSH_TYPE 16 18
	INVALIDATE_L2_PTES 19 19
	INVALIDATE_L2_PDE0 20 20
	INVALIDATE_L2_PDE1 21 21
	INVALIDATE_L2_PDE2 22 22
	INVALIDATE_L1_PTES 23 23
	CLEAR_PROTECTION_FAULT_STATUS_ADDR 24 24
	LOG_REQUEST 25 25
	INVALIDATE_4K_PAGES_ONLY 26 26
regGCVM_INVALIDATE_ENG3_SEM 0 0x16ac 1 0 0
	SEMAPHORE 0 0
regGCVM_INVALIDATE_ENG4_ACK 0 0x16d1 2 0 0
	PER_VMID_INVALIDATE_ACK 0 15
	SEMAPHORE 16 16
regGCVM_INVALIDATE_ENG4_ADDR_RANGE_HI32 0 0x16e8 1 0 0
	LOGI_PAGE_ADDR_RANGE_HI5 0 4
regGCVM_INVALIDATE_ENG4_ADDR_RANGE_LO32 0 0x16e7 2 0 0
	S_BIT 0 0
	LOGI_PAGE_ADDR_RANGE_LO31 1 31
regGCVM_INVALIDATE_ENG4_REQ 0 0x16bf 10 0 0
	PER_VMID_INVALIDATE_REQ 0 15
	FLUSH_TYPE 16 18
	INVALIDATE_L2_PTES 19 19
	INVALIDATE_L2_PDE0 20 20
	INVALIDATE_L2_PDE1 21 21
	INVALIDATE_L2_PDE2 22 22
	INVALIDATE_L1_PTES 23 23
	CLEAR_PROTECTION_FAULT_STATUS_ADDR 24 24
	LOG_REQUEST 25 25
	INVALIDATE_4K_PAGES_ONLY 26 26
regGCVM_INVALIDATE_ENG4_SEM 0 0x16ad 1 0 0
	SEMAPHORE 0 0
regGCVM_INVALIDATE_ENG5_ACK 0 0x16d2 2 0 0
	PER_VMID_INVALIDATE_ACK 0 15
	SEMAPHORE 16 16
regGCVM_INVALIDATE_ENG5_ADDR_RANGE_HI32 0 0x16ea 1 0 0
	LOGI_PAGE_ADDR_RANGE_HI5 0 4
regGCVM_INVALIDATE_ENG5_ADDR_RANGE_LO32 0 0x16e9 2 0 0
	S_BIT 0 0
	LOGI_PAGE_ADDR_RANGE_LO31 1 31
regGCVM_INVALIDATE_ENG5_REQ 0 0x16c0 10 0 0
	PER_VMID_INVALIDATE_REQ 0 15
	FLUSH_TYPE 16 18
	INVALIDATE_L2_PTES 19 19
	INVALIDATE_L2_PDE0 20 20
	INVALIDATE_L2_PDE1 21 21
	INVALIDATE_L2_PDE2 22 22
	INVALIDATE_L1_PTES 23 23
	CLEAR_PROTECTION_FAULT_STATUS_ADDR 24 24
	LOG_REQUEST 25 25
	INVALIDATE_4K_PAGES_ONLY 26 26
regGCVM_INVALIDATE_ENG5_SEM 0 0x16ae 1 0 0
	SEMAPHORE 0 0
regGCVM_INVALIDATE_ENG6_ACK 0 0x16d3 2 0 0
	PER_VMID_INVALIDATE_ACK 0 15
	SEMAPHORE 16 16
regGCVM_INVALIDATE_ENG6_ADDR_RANGE_HI32 0 0x16ec 1 0 0
	LOGI_PAGE_ADDR_RANGE_HI5 0 4
regGCVM_INVALIDATE_ENG6_ADDR_RANGE_LO32 0 0x16eb 2 0 0
	S_BIT 0 0
	LOGI_PAGE_ADDR_RANGE_LO31 1 31
regGCVM_INVALIDATE_ENG6_REQ 0 0x16c1 10 0 0
	PER_VMID_INVALIDATE_REQ 0 15
	FLUSH_TYPE 16 18
	INVALIDATE_L2_PTES 19 19
	INVALIDATE_L2_PDE0 20 20
	INVALIDATE_L2_PDE1 21 21
	INVALIDATE_L2_PDE2 22 22
	INVALIDATE_L1_PTES 23 23
	CLEAR_PROTECTION_FAULT_STATUS_ADDR 24 24
	LOG_REQUEST 25 25
	INVALIDATE_4K_PAGES_ONLY 26 26
regGCVM_INVALIDATE_ENG6_SEM 0 0x16af 1 0 0
	SEMAPHORE 0 0
regGCVM_INVALIDATE_ENG7_ACK 0 0x16d4 2 0 0
	PER_VMID_INVALIDATE_ACK 0 15
	SEMAPHORE 16 16
regGCVM_INVALIDATE_ENG7_ADDR_RANGE_HI32 0 0x16ee 1 0 0
	LOGI_PAGE_ADDR_RANGE_HI5 0 4
regGCVM_INVALIDATE_ENG7_ADDR_RANGE_LO32 0 0x16ed 2 0 0
	S_BIT 0 0
	LOGI_PAGE_ADDR_RANGE_LO31 1 31
regGCVM_INVALIDATE_ENG7_REQ 0 0x16c2 10 0 0
	PER_VMID_INVALIDATE_REQ 0 15
	FLUSH_TYPE 16 18
	INVALIDATE_L2_PTES 19 19
	INVALIDATE_L2_PDE0 20 20
	INVALIDATE_L2_PDE1 21 21
	INVALIDATE_L2_PDE2 22 22
	INVALIDATE_L1_PTES 23 23
	CLEAR_PROTECTION_FAULT_STATUS_ADDR 24 24
	LOG_REQUEST 25 25
	INVALIDATE_4K_PAGES_ONLY 26 26
regGCVM_INVALIDATE_ENG7_SEM 0 0x16b0 1 0 0
	SEMAPHORE 0 0
regGCVM_INVALIDATE_ENG8_ACK 0 0x16d5 2 0 0
	PER_VMID_INVALIDATE_ACK 0 15
	SEMAPHORE 16 16
regGCVM_INVALIDATE_ENG8_ADDR_RANGE_HI32 0 0x16f0 1 0 0
	LOGI_PAGE_ADDR_RANGE_HI5 0 4
regGCVM_INVALIDATE_ENG8_ADDR_RANGE_LO32 0 0x16ef 2 0 0
	S_BIT 0 0
	LOGI_PAGE_ADDR_RANGE_LO31 1 31
regGCVM_INVALIDATE_ENG8_REQ 0 0x16c3 10 0 0
	PER_VMID_INVALIDATE_REQ 0 15
	FLUSH_TYPE 16 18
	INVALIDATE_L2_PTES 19 19
	INVALIDATE_L2_PDE0 20 20
	INVALIDATE_L2_PDE1 21 21
	INVALIDATE_L2_PDE2 22 22
	INVALIDATE_L1_PTES 23 23
	CLEAR_PROTECTION_FAULT_STATUS_ADDR 24 24
	LOG_REQUEST 25 25
	INVALIDATE_4K_PAGES_ONLY 26 26
regGCVM_INVALIDATE_ENG8_SEM 0 0x16b1 1 0 0
	SEMAPHORE 0 0
regGCVM_INVALIDATE_ENG9_ACK 0 0x16d6 2 0 0
	PER_VMID_INVALIDATE_ACK 0 15
	SEMAPHORE 16 16
regGCVM_INVALIDATE_ENG9_ADDR_RANGE_HI32 0 0x16f2 1 0 0
	LOGI_PAGE_ADDR_RANGE_HI5 0 4
regGCVM_INVALIDATE_ENG9_ADDR_RANGE_LO32 0 0x16f1 2 0 0
	S_BIT 0 0
	LOGI_PAGE_ADDR_RANGE_LO31 1 31
regGCVM_INVALIDATE_ENG9_REQ 0 0x16c4 10 0 0
	PER_VMID_INVALIDATE_REQ 0 15
	FLUSH_TYPE 16 18
	INVALIDATE_L2_PTES 19 19
	INVALIDATE_L2_PDE0 20 20
	INVALIDATE_L2_PDE1 21 21
	INVALIDATE_L2_PDE2 22 22
	INVALIDATE_L1_PTES 23 23
	CLEAR_PROTECTION_FAULT_STATUS_ADDR 24 24
	LOG_REQUEST 25 25
	INVALIDATE_4K_PAGES_ONLY 26 26
regGCVM_INVALIDATE_ENG9_SEM 0 0x16b2 1 0 0
	SEMAPHORE 0 0
regGCVM_IOMMU_CONTROL_REGISTER 0 0x5e44 1 0 1
	IOMMUEN 0 0
regGCVM_IOMMU_GPU_HOST_TRANSLATION_ENABLE 0 0x5e43 1 0 1
	GPU_HOST_TRANSLATION_ENABLE 0 0
regGCVM_IOMMU_MMIO_CNTRL_1 0 0x5e46 1 0 1
	MARC_EN 8 8
regGCVM_IOMMU_PERFORMANCE_OPTIMIZATION_CONTROL_REGISTER 0 0x5e45 1 0 1
	PERFOPTEN 13 13
regGCVM_L2_BANK_SELECT_MASKS 0 0x15e9 4 0 0
	MASK0 0 3
	MASK1 4 7
	MASK2 8 11
	MASK3 12 15
regGCVM_L2_BANK_SELECT_RESERVED_CID 0 0x15da 6 0 0
	RESERVED_READ_CLIENT_ID 0 8
	RESERVED_WRITE_CLIENT_ID 10 18
	ENABLE 20 20
	RESERVED_CACHE_INVALIDATION_MODE 24 24
	RESERVED_CACHE_PRIVATE_INVALIDATION 25 25
	RESERVED_CACHE_FRAGMENT_SIZE 26 30
regGCVM_L2_BANK_SELECT_RESERVED_CID2 0 0x15db 6 0 0
	RESERVED_READ_CLIENT_ID 0 8
	RESERVED_WRITE_CLIENT_ID 10 18
	ENABLE 20 20
	RESERVED_CACHE_INVALIDATION_MODE 24 24
	RESERVED_CACHE_PRIVATE_INVALIDATION 25 25
	RESERVED_CACHE_FRAGMENT_SIZE 26 30
regGCVM_L2_CACHE_PARITY_CNTL 0 0x15dc 9 0 0
	ENABLE_PARITY_CHECKS_IN_4K_PTE_CACHES 0 0
	ENABLE_PARITY_CHECKS_IN_BIGK_PTE_CACHES 1 1
	ENABLE_PARITY_CHECKS_IN_PDE_CACHES 2 2
	FORCE_PARITY_MISMATCH_IN_4K_PTE_CACHE 3 3
	FORCE_PARITY_MISMATCH_IN_BIGK_PTE_CACHE 4 4
	FORCE_PARITY_MISMATCH_IN_PDE_CACHE 5 5
	FORCE_CACHE_BANK 6 8
	FORCE_CACHE_NUMBER 9 11
	FORCE_CACHE_ASSOC 12 15
regGCVM_L2_CGTT_BUSY_CTRL 0 0x15e4 2 0 0
	READ_DELAY 0 4
	ALWAYS_BUSY 5 5
regGCVM_L2_CNTL 0 0x15c0 14 0 0
	ENABLE_L2_CACHE 0 0
	ENABLE_L2_FRAGMENT_PROCESSING 1 1
	L2_CACHE_PTE_ENDIAN_SWAP_MODE 2 3
	L2_CACHE_PDE_ENDIAN_SWAP_MODE 4 5
	L2_PDE0_CACHE_TAG_GENERATION_MODE 8 8
	ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE 9 9
	ENABLE_L2_PDE0_CACHE_LRU_UPDATE_BY_WRITE 10 10
	ENABLE_DEFAULT_PAGE_OUT_TO_SYSTEM_MEMORY 11 11
	L2_PDE0_CACHE_SPLIT_MODE 12 14
	EFFECTIVE_L2_QUEUE_SIZE 15 17
	PDE_FAULT_CLASSIFICATION 18 18
	CONTEXT1_IDENTITY_ACCESS_MODE 19 20
	IDENTITY_MODE_FRAGMENT_SIZE 21 25
	L2_PTE_CACHE_ADDR_MODE 26 27
regGCVM_L2_CNTL2 0 0x15c1 7 0 0
	INVALIDATE_ALL_L1_TLBS 0 0
	INVALIDATE_L2_CACHE 1 1
	DISABLE_INVALIDATE_PER_DOMAIN 21 21
	DISABLE_BIGK_CACHE_OPTIMIZATION 22 22
	L2_PTE_CACHE_VMID_MODE 23 25
	INVALIDATE_CACHE_MODE 26 27
	PDE_CACHE_EFFECTIVE_SIZE 28 30
regGCVM_L2_CNTL3 0 0x15c2 11 0 0
	BANK_SELECT 0 5
	L2_CACHE_UPDATE_MODE 6 7
	L2_CACHE_UPDATE_WILDCARD_REFERENCE_VALUE 8 12
	L2_CACHE_BIGK_FRAGMENT_SIZE 15 19
	L2_CACHE_BIGK_ASSOCIATIVITY 20 20
	L2_CACHE_4K_EFFECTIVE_SIZE 21 23
	L2_CACHE_BIGK_EFFECTIVE_SIZE 24 27
	L2_CACHE_4K_FORCE_MISS 28 28
	L2_CACHE_BIGK_FORCE_MISS 29 29
	PDE_CACHE_FORCE_MISS 30 30
	L2_CACHE_4K_ASSOCIATIVITY 31 31
regGCVM_L2_CNTL4 0 0x15d8 9 0 0
	L2_CACHE_4K_PARTITION_COUNT 0 5
	VMC_TAP_PDE_REQUEST_PHYSICAL 6 6
	VMC_TAP_PTE_REQUEST_PHYSICAL 7 7
	MM_NONRT_IFIFO_ACTIVE_TRANSACTION_LIMIT 8 17
	MM_SOFTRT_IFIFO_ACTIVE_TRANSACTION_LIMIT 18 27
	BPM_CGCGLS_OVERRIDE 28 28
	GC_CH_FGCG_OFF 29 29
	VFIFO_HEAD_OF_QUEUE 30 30
	VFIFO_VISIBLE_BANK_SILOS 31 31
regGCVM_L2_CNTL5 0 0x15de 5 0 0
	L2_CACHE_SMALLK_FRAGMENT_SIZE 0 4
	WALKER_PRIORITY_CLIENT_ID 5 13
	WALKER_FETCH_PDE_NOALLOC_ENABLE 14 14
	WALKER_FETCH_PDE_MTYPE_ENABLE 15 15
	UTCL2_ATC_REQ_FGCG_OFF 16 16
regGCVM_L2_CONTEXT0_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES 0 0x1764 3 0 0
	L2_CACHE_SMALLK_FRAGMENT_SIZE 0 4
	L2_CACHE_BIGK_FRAGMENT_SIZE 5 9
	BANK_SELECT 10 15
regGCVM_L2_CONTEXT10_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES 0 0x176e 3 0 0
	L2_CACHE_SMALLK_FRAGMENT_SIZE 0 4
	L2_CACHE_BIGK_FRAGMENT_SIZE 5 9
	BANK_SELECT 10 15
regGCVM_L2_CONTEXT11_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES 0 0x176f 3 0 0
	L2_CACHE_SMALLK_FRAGMENT_SIZE 0 4
	L2_CACHE_BIGK_FRAGMENT_SIZE 5 9
	BANK_SELECT 10 15
regGCVM_L2_CONTEXT12_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES 0 0x1770 3 0 0
	L2_CACHE_SMALLK_FRAGMENT_SIZE 0 4
	L2_CACHE_BIGK_FRAGMENT_SIZE 5 9
	BANK_SELECT 10 15
regGCVM_L2_CONTEXT13_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES 0 0x1771 3 0 0
	L2_CACHE_SMALLK_FRAGMENT_SIZE 0 4
	L2_CACHE_BIGK_FRAGMENT_SIZE 5 9
	BANK_SELECT 10 15
regGCVM_L2_CONTEXT14_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES 0 0x1772 3 0 0
	L2_CACHE_SMALLK_FRAGMENT_SIZE 0 4
	L2_CACHE_BIGK_FRAGMENT_SIZE 5 9
	BANK_SELECT 10 15
regGCVM_L2_CONTEXT15_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES 0 0x1773 3 0 0
	L2_CACHE_SMALLK_FRAGMENT_SIZE 0 4
	L2_CACHE_BIGK_FRAGMENT_SIZE 5 9
	BANK_SELECT 10 15
regGCVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_HI32 0 0x15d5 1 0 0
	LOGICAL_PAGE_NUMBER_HI4 0 3
regGCVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_LO32 0 0x15d4 1 0 0
	LOGICAL_PAGE_NUMBER_LO32 0 31
regGCVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_HI32 0 0x15d3 1 0 0
	LOGICAL_PAGE_NUMBER_HI4 0 3
regGCVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_LO32 0 0x15d2 1 0 0
	LOGICAL_PAGE_NUMBER_LO32 0 31
regGCVM_L2_CONTEXT1_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES 0 0x1765 3 0 0
	L2_CACHE_SMALLK_FRAGMENT_SIZE 0 4
	L2_CACHE_BIGK_FRAGMENT_SIZE 5 9
	BANK_SELECT 10 15
regGCVM_L2_CONTEXT2_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES 0 0x1766 3 0 0
	L2_CACHE_SMALLK_FRAGMENT_SIZE 0 4
	L2_CACHE_BIGK_FRAGMENT_SIZE 5 9
	BANK_SELECT 10 15
regGCVM_L2_CONTEXT3_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES 0 0x1767 3 0 0
	L2_CACHE_SMALLK_FRAGMENT_SIZE 0 4
	L2_CACHE_BIGK_FRAGMENT_SIZE 5 9
	BANK_SELECT 10 15
regGCVM_L2_CONTEXT4_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES 0 0x1768 3 0 0
	L2_CACHE_SMALLK_FRAGMENT_SIZE 0 4
	L2_CACHE_BIGK_FRAGMENT_SIZE 5 9
	BANK_SELECT 10 15
regGCVM_L2_CONTEXT5_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES 0 0x1769 3 0 0
	L2_CACHE_SMALLK_FRAGMENT_SIZE 0 4
	L2_CACHE_BIGK_FRAGMENT_SIZE 5 9
	BANK_SELECT 10 15
regGCVM_L2_CONTEXT6_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES 0 0x176a 3 0 0
	L2_CACHE_SMALLK_FRAGMENT_SIZE 0 4
	L2_CACHE_BIGK_FRAGMENT_SIZE 5 9
	BANK_SELECT 10 15
regGCVM_L2_CONTEXT7_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES 0 0x176b 3 0 0
	L2_CACHE_SMALLK_FRAGMENT_SIZE 0 4
	L2_CACHE_BIGK_FRAGMENT_SIZE 5 9
	BANK_SELECT 10 15
regGCVM_L2_CONTEXT8_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES 0 0x176c 3 0 0
	L2_CACHE_SMALLK_FRAGMENT_SIZE 0 4
	L2_CACHE_BIGK_FRAGMENT_SIZE 5 9
	BANK_SELECT 10 15
regGCVM_L2_CONTEXT9_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES 0 0x176d 3 0 0
	L2_CACHE_SMALLK_FRAGMENT_SIZE 0 4
	L2_CACHE_BIGK_FRAGMENT_SIZE 5 9
	BANK_SELECT 10 15
regGCVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_HI32 0 0x15d7 1 0 0
	PHYSICAL_PAGE_OFFSET_HI4 0 3
regGCVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_LO32 0 0x15d6 1 0 0
	PHYSICAL_PAGE_OFFSET_LO32 0 31
regGCVM_L2_GCR_CNTL 0 0x15df 2 0 0
	GCR_ENABLE 0 0
	GCR_CLIENT_ID 1 9
regGCVM_L2_ICG_CTRL 0 0x15dd 5 0 0
	OFF_HYSTERESIS 0 3
	DYNAMIC_CLOCK_OVERRIDE 4 4
	STATIC_CLOCK_OVERRIDE 5 5
	AON_CLOCK_OVERRIDE 6 6
	PERFMON_CLOCK_OVERRIDE 7 7
regGCVM_L2_MM_GROUP_RT_CLASSES 0 0x15d9 32 0 0
	GROUP_0_RT_CLASS 0 0
	GROUP_1_RT_CLASS 1 1
	GROUP_2_RT_CLASS 2 2
	GROUP_3_RT_CLASS 3 3
	GROUP_4_RT_CLASS 4 4
	GROUP_5_RT_CLASS 5 5
	GROUP_6_RT_CLASS 6 6
	GROUP_7_RT_CLASS 7 7
	GROUP_8_RT_CLASS 8 8
	GROUP_9_RT_CLASS 9 9
	GROUP_10_RT_CLASS 10 10
	GROUP_11_RT_CLASS 11 11
	GROUP_12_RT_CLASS 12 12
	GROUP_13_RT_CLASS 13 13
	GROUP_14_RT_CLASS 14 14
	GROUP_15_RT_CLASS 15 15
	GROUP_16_RT_CLASS 16 16
	GROUP_17_RT_CLASS 17 17
	GROUP_18_RT_CLASS 18 18
	GROUP_19_RT_CLASS 19 19
	GROUP_20_RT_CLASS 20 20
	GROUP_21_RT_CLASS 21 21
	GROUP_22_RT_CLASS 22 22
	GROUP_23_RT_CLASS 23 23
	GROUP_24_RT_CLASS 24 24
	GROUP_25_RT_CLASS 25 25
	GROUP_26_RT_CLASS 26 26
	GROUP_27_RT_CLASS 27 27
	GROUP_28_RT_CLASS 28 28
	GROUP_29_RT_CLASS 29 29
	GROUP_30_RT_CLASS 30 30
	GROUP_31_RT_CLASS 31 31
regGCVM_L2_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES 0 0x1763 3 0 0
	L2_CACHE_SMALLK_FRAGMENT_SIZE 0 4
	L2_CACHE_BIGK_FRAGMENT_SIZE 5 9
	BANK_SELECT 10 15
regGCVM_L2_PROTECTION_FAULT_ADDR_HI32 0 0x15ce 1 0 0
	LOGICAL_PAGE_ADDR_HI4 0 3
regGCVM_L2_PROTECTION_FAULT_ADDR_LO32 0 0x15cd 1 0 0
	LOGICAL_PAGE_ADDR_LO32 0 31
regGCVM_L2_PROTECTION_FAULT_CNTL 0 0x15c8 17 0 0
	CLEAR_PROTECTION_FAULT_STATUS_ADDR 0 0
	ALLOW_SUBSEQUENT_PROTECTION_FAULT_STATUS_ADDR_UPDATES 1 1
	RANGE_PROTECTION_FAULT_ENABLE_DEFAULT 2 2
	PDE0_PROTECTION_FAULT_ENABLE_DEFAULT 3 3
	PDE1_PROTECTION_FAULT_ENABLE_DEFAULT 4 4
	PDE2_PROTECTION_FAULT_ENABLE_DEFAULT 5 5
	TRANSLATE_FURTHER_PROTECTION_FAULT_ENABLE_DEFAULT 6 6
	NACK_PROTECTION_FAULT_ENABLE_DEFAULT 7 7
	DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT 8 8
	VALID_PROTECTION_FAULT_ENABLE_DEFAULT 9 9
	READ_PROTECTION_FAULT_ENABLE_DEFAULT 10 10
	WRITE_PROTECTION_FAULT_ENABLE_DEFAULT 11 11
	EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT 12 12
	CLIENT_ID_NO_RETRY_FAULT_INTERRUPT 13 28
	OTHER_CLIENT_ID_NO_RETRY_FAULT_INTERRUPT 29 29
	CRASH_ON_NO_RETRY_FAULT 30 30
	CRASH_ON_RETRY_FAULT 31 31
regGCVM_L2_PROTECTION_FAULT_CNTL2 0 0x15c9 5 0 0
	CLIENT_ID_PRT_FAULT_INTERRUPT 0 15
	OTHER_CLIENT_ID_PRT_FAULT_INTERRUPT 16 16
	ACTIVE_PAGE_MIGRATION_PTE 17 17
	ACTIVE_PAGE_MIGRATION_PTE_READ_RETRY 18 18
	ENABLE_RETRY_FAULT_INTERRUPT 19 19
regGCVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32 0 0x15d0 1 0 0
	PHYSICAL_PAGE_ADDR_HI4 0 3
regGCVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_LO32 0 0x15cf 1 0 0
	PHYSICAL_PAGE_ADDR_LO32 0 31
regGCVM_L2_PROTECTION_FAULT_MM_CNTL3 0 0x15ca 1 0 0
	VML1_READ_CLIENT_ID_NO_RETRY_FAULT_INTERRUPT 0 31
regGCVM_L2_PROTECTION_FAULT_MM_CNTL4 0 0x15cb 1 0 0
	VML1_WRITE_CLIENT_ID_NO_RETRY_FAULT_INTERRUPT 0 31
regGCVM_L2_PROTECTION_FAULT_STATUS 0 0x15cc 12 0 0
	MORE_FAULTS 0 0
	WALKER_ERROR 1 3
	PERMISSION_FAULTS 4 7
	MAPPING_ERROR 8 8
	CID 9 17
	RW 18 18
	ATOMIC 19 19
	VMID 20 23
	VF 24 24
	VFID 25 28
	PRT 29 29
	FED 30 30
regGCVM_L2_PTE_CACHE_DUMP_CNTL 0 0x15e5 6 0 0
	ENABLE 0 0
	READY 1 1
	BANK 4 7
	CACHE 8 11
	ASSOC 12 15
	INDEX 16 31
regGCVM_L2_PTE_CACHE_DUMP_READ 0 0x15e6 1 0 0
	DATA 0 31
regGCVM_L2_STATUS 0 0x15c3 7 0 0
	L2_BUSY 0 0
	CONTEXT_DOMAIN_BUSY 1 16
	FOUND_4K_PTE_CACHE_PARITY_ERRORS 17 17
	FOUND_BIGK_PTE_CACHE_PARITY_ERRORS 18 18
	FOUND_PDE0_CACHE_PARITY_ERRORS 19 19
	FOUND_PDE1_CACHE_PARITY_ERRORS 20 20
	FOUND_PDE2_CACHE_PARITY_ERRORS 21 21
regGC_ATC_L2_CACHE_DATA0 0 0x1664 4 0 0
	DATA_REGISTER_VALID 0 0
	CACHE_ENTRY_VALID 1 1
	CACHED_ATTRIBUTES 2 23
	VIRTUAL_PAGE_ADDRESS_HIGH 24 27
regGC_ATC_L2_CACHE_DATA1 0 0x1665 1 0 0
	VIRTUAL_PAGE_ADDRESS_LOW 0 31
regGC_ATC_L2_CACHE_DATA2 0 0x1666 1 0 0
	PHYSICAL_PAGE_ADDRESS 0 31
regGC_ATC_L2_CNTL 0 0x1660 12 0 0
	NUMBER_OF_TRANSLATION_READ_REQUESTS 0 1
	NUMBER_OF_TRANSLATION_WRITE_REQUESTS 3 4
	NUMBER_OF_TRANSLATION_READS_DEPENDS_ON_ADDR_MOD 6 6
	NUMBER_OF_TRANSLATION_WRITES_DEPENDS_ON_ADDR_MOD 7 7
	NUMBER_OF_HOST_TRANSLATION_READ_REQUESTS 8 9
	NUMBER_OF_HOST_TRANSLATION_WRITE_REQUESTS 11 12
	NUMBER_OF_HOST_TRANSLATION_READS_DEPENDS_ON_ADDR_MOD 14 14
	NUMBER_OF_HOST_TRANSLATION_WRITES_DEPENDS_ON_ADDR_MOD 15 15
	CACHE_INVALIDATE_MODE 16 18
	ENABLE_DEFAULT_PAGE_OUT_TO_SYSTEM_MEMORY 19 19
	FRAG_APT_INTXN_MODE 20 21
	CLI_GPA_REQ_FRAG_SIZE 22 27
regGC_ATC_L2_CNTL2 0 0x1661 7 0 0
	BANK_SELECT 0 5
	NUM_BANKS_LOG2 6 8
	L2_CACHE_UPDATE_MODE 9 10
	ENABLE_L2_CACHE_LRU_UPDATE_BY_WRITE 11 11
	L2_CACHE_SWAP_TAG_INDEX_LSBS 12 14
	L2_CACHE_VMID_MODE 15 17
	L2_CACHE_UPDATE_WILDCARD_REFERENCE_VALUE 18 23
regGC_ATC_L2_CNTL3 0 0x1667 7 0 0
	L2_SMALLK_CACHE_FRAGMENT_SIZE 0 5
	L2_MIDK_CACHE_FRAGMENT_SIZE 6 11
	L2_BIGK_CACHE_FRAGMENT_SIZE 12 17
	DELAY_SEND_INVALIDATION_REQUEST 18 20
	ATS_REQUEST_CREDIT_MINUS1 21 26
	COMPCLKREQ_OFF_HYSTERESIS 27 29
	REPEATER_FGCG_OFF 30 30
regGC_ATC_L2_MEM_POWER_LS 0 0x166b 2 0 0
	LS_SETUP 0 5
	LS_HOLD 6 11
regGC_ATC_L2_MISC_CG 0 0x166a 3 0 0
	OFFDLY 6 11
	ENABLE 18 18
	MEM_LS_ENABLE 19 19
regGC_ATC_L2_PERFCOUNTER0_CFG 0 0x3d44 5 0 1
	PERF_SEL 0 7
	PERF_SEL_END 8 15
	PERF_MODE 24 27
	ENABLE 28 28
	CLEAR 29 29
regGC_ATC_L2_PERFCOUNTER1_CFG 0 0x3d45 5 0 1
	PERF_SEL 0 7
	PERF_SEL_END 8 15
	PERF_MODE 24 27
	ENABLE 28 28
	CLEAR 29 29
regGC_ATC_L2_PERFCOUNTER2_HI 0 0x34f5 1 0 1
	PERFCOUNTER_HI 0 31
regGC_ATC_L2_PERFCOUNTER2_LO 0 0x34f4 1 0 1
	PERFCOUNTER_LO 0 31
regGC_ATC_L2_PERFCOUNTER2_MODE 0 0x3d42 8 0 1
	COMPARE_MODE0 0 1
	COMPARE_MODE1 2 3
	COMPARE_MODE2 4 5
	COMPARE_MODE3 6 7
	COMPARE_VALUE0 8 11
	COMPARE_VALUE1 12 15
	COMPARE_VALUE2 16 19
	COMPARE_VALUE3 20 23
regGC_ATC_L2_PERFCOUNTER2_SELECT 0 0x3d40 5 0 1
	PERF_SEL0 0 9
	PERF_SEL1 10 19
	CNTR_MODE 20 23
	PERF_MODE1 24 27
	PERF_MODE0 28 31
regGC_ATC_L2_PERFCOUNTER2_SELECT1 0 0x3d41 4 0 1
	PERF_SEL2 0 9
	PERF_SEL3 10 19
	PERF_MODE3 24 27
	PERF_MODE2 28 31
regGC_ATC_L2_PERFCOUNTER_HI 0 0x34f9 2 0 1
	COUNTER_HI 0 15
	COMPARE_VALUE 16 31
regGC_ATC_L2_PERFCOUNTER_LO 0 0x34f8 1 0 1
	COUNTER_LO 0 31
regGC_ATC_L2_PERFCOUNTER_RSLT_CNTL 0 0x3d46 6 0 1
	PERF_COUNTER_SELECT 0 3
	START_TRIGGER 8 15
	STOP_TRIGGER 16 23
	ENABLE_ANY 24 24
	CLEAR_ALL 25 25
	STOP_ALL_ON_SATURATE 26 26
regGC_ATC_L2_SDPPORT_CTRL 0 0x166f 10 0 0
	SDPVDCI_RDRSPCKEN 0 0
	SDPVDCI_RDRSPCKENRCV 1 1
	SDPVDCI_RDRSPDATACKEN 2 2
	SDPVDCI_RDRSPDATACKENRCV 3 3
	SDPVDCI_WRRSPCKEN 4 4
	SDPVDCI_WRRSPCKENRCV 5 5
	SDPVDCI_REQCKEN 6 6
	SDPVDCI_REQCKENRCV 7 7
	SDPVDCI_ORIGDATACKEN 8 8
	SDPVDCI_ORIGDATACKENRCV 9 9
regGC_ATC_L2_STATUS 0 0x1668 2 0 0
	BUSY 0 0
	NO_OUTSTANDING_AT_REQUESTS 1 1
regGC_ATC_L2_STATUS2 0 0x1669 2 0 0
	IFIFO_NON_FATAL_PARITY_ERROR_INFO 0 7
	IFIFO_FATAL_PARITY_ERROR_INFO 8 15
regGC_CAC_AGGR_GFXCLK_CYCLE 0 0x1ae4 1 0 1
	GC_AGGR_GFXCLK_CYCLE 0 31
regGC_CAC_AGGR_LOWER 0 0x1ad2 1 0 1
	GC_AGGR_31_0 0 31
regGC_CAC_AGGR_UPPER 0 0x1ad3 1 0 1
	GC_AGGR_63_32 0 31
regGC_CAC_CTRL_1 0 0x1ad0 2 0 1
	CAC_WINDOW 0 7
	TDP_WINDOW 8 31
regGC_CAC_CTRL_2 0 0x1ad1 8 0 1
	CAC_ENABLE 0 0
	GC_LCAC_ENABLE 1 1
	GC_CAC_INDEX_AUTO_INCR_EN 2 2
	TOGGLE_EN 3 3
	INTR_EN 4 4
	CAC_COUNTER_SNAP_SEL 5 5
	SE_AGGR_ACC_EN 6 13
	GC_AGGR_ACC_EN 14 14
regGC_CAC_IND_DATA 0 0x1b59 1 0 1
	GC_CAC_IND_DATA 0 31
regGC_CAC_IND_INDEX 0 0x1b58 1 0 1
	GC_CAC_IND_ADDR 0 31
regGC_CAC_WEIGHT_CHC_0 0 0x1b3c 2 0 1
	WEIGHT_CHC_SIG0 0 15
	WEIGHT_CHC_SIG1 16 31
regGC_CAC_WEIGHT_CHC_1 0 0x1b3d 1 0 1
	WEIGHT_CHC_SIG2 0 15
regGC_CAC_WEIGHT_CP_0 0 0x1b10 2 0 1
	WEIGHT_CP_SIG0 0 15
	WEIGHT_CP_SIG1 16 31
regGC_CAC_WEIGHT_CP_1 0 0x1b11 1 0 1
	WEIGHT_CP_SIG2 0 15
regGC_CAC_WEIGHT_EA_0 0 0x1b12 2 0 1
	WEIGHT_EA_SIG0 0 15
	WEIGHT_EA_SIG1 16 31
regGC_CAC_WEIGHT_EA_1 0 0x1b13 2 0 1
	WEIGHT_EA_SIG2 0 15
	WEIGHT_EA_SIG3 16 31
regGC_CAC_WEIGHT_EA_2 0 0x1b14 2 0 1
	WEIGHT_EA_SIG4 0 15
	WEIGHT_EA_SIG5 16 31
regGC_CAC_WEIGHT_GDS_0 0 0x1b20 2 0 1
	WEIGHT_GDS_SIG0 0 15
	WEIGHT_GDS_SIG1 16 31
regGC_CAC_WEIGHT_GDS_1 0 0x1b21 2 0 1
	WEIGHT_GDS_SIG2 0 15
	WEIGHT_GDS_SIG3 16 31
regGC_CAC_WEIGHT_GDS_2 0 0x1b22 1 0 1
	WEIGHT_GDS_SIG4 0 15
regGC_CAC_WEIGHT_GE_0 0 0x1b23 2 0 1
	WEIGHT_GE_SIG0 0 15
	WEIGHT_GE_SIG1 16 31
regGC_CAC_WEIGHT_GE_1 0 0x1b24 2 0 1
	WEIGHT_GE_SIG2 0 15
	WEIGHT_GE_SIG3 16 31
regGC_CAC_WEIGHT_GE_2 0 0x1b25 2 0 1
	WEIGHT_GE_SIG4 0 15
	WEIGHT_GE_SIG5 16 31
regGC_CAC_WEIGHT_GE_3 0 0x1b26 1 0 1
	WEIGHT_GE_SIG6 0 15
regGC_CAC_WEIGHT_GL2C_0 0 0x1b2f 2 0 1
	WEIGHT_GL2C_SIG0 0 15
	WEIGHT_GL2C_SIG1 16 31
regGC_CAC_WEIGHT_GL2C_1 0 0x1b30 2 0 1
	WEIGHT_GL2C_SIG2 0 15
	WEIGHT_GL2C_SIG3 16 31
regGC_CAC_WEIGHT_GL2C_2 0 0x1b31 1 0 1
	WEIGHT_GL2C_SIG4 0 15
regGC_CAC_WEIGHT_GRBM_0 0 0x1b44 2 0 1
	WEIGHT_GRBM_SIG0 0 15
	WEIGHT_GRBM_SIG1 16 31
regGC_CAC_WEIGHT_GUS_0 0 0x1b3e 2 0 1
	WEIGHT_GUS_SIG0 0 15
	WEIGHT_GUS_SIG1 16 31
regGC_CAC_WEIGHT_GUS_1 0 0x1b3f 1 0 1
	WEIGHT_GUS_SIG2 0 15
regGC_CAC_WEIGHT_PH_0 0 0x1b32 2 0 1
	WEIGHT_PH_SIG0 0 15
	WEIGHT_PH_SIG1 16 31
regGC_CAC_WEIGHT_PH_1 0 0x1b33 2 0 1
	WEIGHT_PH_SIG2 0 15
	WEIGHT_PH_SIG3 16 31
regGC_CAC_WEIGHT_PH_2 0 0x1b34 2 0 1
	WEIGHT_PH_SIG4 0 15
	WEIGHT_PH_SIG5 16 31
regGC_CAC_WEIGHT_PH_3 0 0x1b35 2 0 1
	WEIGHT_PH_SIG6 0 15
	WEIGHT_PH_SIG7 16 31
regGC_CAC_WEIGHT_PMM_0 0 0x1b2e 1 0 1
	WEIGHT_PMM_SIG0 0 15
regGC_CAC_WEIGHT_RLC_0 0 0x1b40 1 0 1
	WEIGHT_RLC_SIG0 0 15
regGC_CAC_WEIGHT_SDMA_0 0 0x1b36 2 0 1
	WEIGHT_SDMA_SIG0 0 15
	WEIGHT_SDMA_SIG1 16 31
regGC_CAC_WEIGHT_SDMA_1 0 0x1b37 2 0 1
	WEIGHT_SDMA_SIG2 0 15
	WEIGHT_SDMA_SIG3 16 31
regGC_CAC_WEIGHT_SDMA_2 0 0x1b38 2 0 1
	WEIGHT_SDMA_SIG4 0 15
	WEIGHT_SDMA_SIG5 16 31
regGC_CAC_WEIGHT_SDMA_3 0 0x1b39 2 0 1
	WEIGHT_SDMA_SIG6 0 15
	WEIGHT_SDMA_SIG7 16 31
regGC_CAC_WEIGHT_SDMA_4 0 0x1b3a 2 0 1
	WEIGHT_SDMA_SIG8 0 15
	WEIGHT_SDMA_SIG9 16 31
regGC_CAC_WEIGHT_SDMA_5 0 0x1b3b 2 0 1
	WEIGHT_SDMA_SIG10 0 15
	WEIGHT_SDMA_SIG11 16 31
regGC_CAC_WEIGHT_UTCL2_ROUTER_0 0 0x1b15 2 0 1
	WEIGHT_UTCL2_ROUTER_SIG0 0 15
	WEIGHT_UTCL2_ROUTER_SIG1 16 31
regGC_CAC_WEIGHT_UTCL2_ROUTER_1 0 0x1b16 2 0 1
	WEIGHT_UTCL2_ROUTER_SIG2 0 15
	WEIGHT_UTCL2_ROUTER_SIG3 16 31
regGC_CAC_WEIGHT_UTCL2_ROUTER_2 0 0x1b17 2 0 1
	WEIGHT_UTCL2_ROUTER_SIG4 0 15
	WEIGHT_UTCL2_ROUTER_SIG5 16 31
regGC_CAC_WEIGHT_UTCL2_ROUTER_3 0 0x1b18 2 0 1
	WEIGHT_UTCL2_ROUTER_SIG6 0 15
	WEIGHT_UTCL2_ROUTER_SIG7 16 31
regGC_CAC_WEIGHT_UTCL2_ROUTER_4 0 0x1b19 2 0 1
	WEIGHT_UTCL2_ROUTER_SIG8 0 15
	WEIGHT_UTCL2_ROUTER_SIG9 16 31
regGC_CAC_WEIGHT_UTCL2_VML2_0 0 0x1b1a 2 0 1
	WEIGHT_UTCL2_VML2_SIG0 0 15
	WEIGHT_UTCL2_VML2_SIG1 16 31
regGC_CAC_WEIGHT_UTCL2_VML2_1 0 0x1b1b 2 0 1
	WEIGHT_UTCL2_VML2_SIG2 0 15
	WEIGHT_UTCL2_VML2_SIG3 16 31
regGC_CAC_WEIGHT_UTCL2_VML2_2 0 0x1b1c 1 0 1
	WEIGHT_UTCL2_VML2_SIG4 0 15
regGC_CAC_WEIGHT_UTCL2_WALKER_0 0 0x1b1d 2 0 1
	WEIGHT_UTCL2_WALKER_SIG0 0 15
	WEIGHT_UTCL2_WALKER_SIG1 16 31
regGC_CAC_WEIGHT_UTCL2_WALKER_1 0 0x1b1e 2 0 1
	WEIGHT_UTCL2_WALKER_SIG2 0 15
	WEIGHT_UTCL2_WALKER_SIG3 16 31
regGC_CAC_WEIGHT_UTCL2_WALKER_2 0 0x1b1f 1 0 1
	WEIGHT_UTCL2_WALKER_SIG4 0 15
regGC_EDC_CLK_MONITOR_CTRL 0 0x1b56 3 0 1
	EDC_CLK_MONITOR_EN 0 0
	EDC_CLK_MONITOR_INTERVAL 1 4
	EDC_CLK_MONITOR_THRESHOLD 5 16
regGC_EDC_CTRL 0 0x1aed 16 0 1
	EDC_EN 0 0
	EDC_SW_RST 1 1
	EDC_CLK_EN_OVERRIDE 2 2
	EDC_FORCE_STALL 3 3
	EDC_TRIGGER_THROTTLE_LOWBIT 4 9
	EDC_ALLOW_WRITE_PWRDELTA 10 10
	EDC_THROTTLE_PATTERN_BIT_NUMS 11 14
	EDC_LEVEL_SEL 15 15
	EDC_ALGORITHM_MODE 16 16
	EDC_AVGDIV 17 20
	PSM_THROTTLE_SRC_SEL 21 23
	THROTTLE_SRC0_MASK 24 24
	THROTTLE_SRC1_MASK 25 25
	THROTTLE_SRC2_MASK 26 26
	THROTTLE_SRC3_MASK 27 27
	EDC_CREDIT_SHIFT_BIT_NUMS 28 31
regGC_EDC_OVERFLOW 0 0x1b08 2 0 1
	EDC_ROLLING_POWER_DELTA_OVERFLOW 0 0
	EDC_THROTTLE_LEVEL_OVERFLOW_COUNTER 1 16
regGC_EDC_ROLLING_POWER_DELTA 0 0x1b09 1 0 1
	EDC_ROLLING_POWER_DELTA 0 31
regGC_EDC_STATUS 0 0x1b07 3 0 1
	EDC_THROTTLE_LEVEL 0 2
	GPIO_IN_0 3 3
	GPIO_IN_1 4 4
regGC_EDC_STRETCH_CTRL 0 0x1aef 3 0 1
	EDC_STRETCH_EN 0 0
	EDC_STRETCH_DELAY 1 9
	EDC_UNSTRETCH_DELAY 10 18
regGC_EDC_STRETCH_THRESHOLD 0 0x1af0 1 0 1
	EDC_STRETCH_THRESHOLD 0 31
regGC_EDC_THRESHOLD 0 0x1aee 1 0 1
	EDC_THRESHOLD 0 31
regGC_IH_COOKIE_0_PTR 0 0x5a07 1 0 1
	ADDR 0 19
regGC_PRIV_MODE 0 0x1de8 1 0 0
	MC_PRIV_MODE 0 0
regGC_THROTTLE_CTRL 0 0x1af2 19 0 1
	THROTTLE_CTRL_SW_RST 0 0
	GC_EDC_STALL_EN 1 1
	PWRBRK_STALL_EN 2 2
	PWRBRK_POLARITY_CNTL 3 3
	PCC_STALL_EN 4 4
	PATTERN_MODE 5 5
	GC_EDC_ONLY_MODE 6 6
	GC_EDC_OVERRIDE 7 7
	PCC_OVERRIDE 8 8
	PWRBRK_OVERRIDE 9 9
	GC_EDC_PERF_COUNTER_EN 10 10
	PCC_PERF_COUNTER_EN 11 11
	PWRBRK_PERF_COUNTER_EN 12 12
	RELEASE_STEP_INTERVAL 13 22
	FIXED_PATTERN_PERF_COUNTER_EN 23 23
	FIXED_PATTERN_LOG_INDEX 24 28
	LUT_HW_UPDATE 29 29
	THROTTLE_CTRL_CLK_EN_OVERRIDE 30 30
	PCC_POLARITY_CNTL 31 31
regGC_THROTTLE_CTRL1 0 0x1af3 11 0 1
	PCC_FP_PROGRAM_STEP_EN 0 0
	PCC_PROGRAM_MIN_STEP 1 4
	PCC_PROGRAM_MAX_STEP 5 9
	PCC_PROGRAM_UPWARDS_STEP_SIZE 10 12
	PWRBRK_FP_PROGRAM_STEP_EN 13 13
	PWRBRK_PROGRAM_MIN_STEP 14 17
	PWRBRK_PROGRAM_MAX_STEP 18 22
	PWRBRK_PROGRAM_UPWARDS_STEP_SIZE 23 25
	FIXED_PATTERN_SELECT 26 27
	GC_EDC_STRETCH_PERF_COUNTER_EN 30 30
	GC_EDC_UNSTRETCH_PERF_COUNTER_EN 31 31
regGC_THROTTLE_STATUS 0 0x1b0a 2 0 1
	FSM_STATE 0 3
	PATTERN_INDEX 4 8
regGC_USER_PRIM_CONFIG 0 0x5b91 1 0 1
	INACTIVE_PA 4 19
regGC_USER_RB_BACKEND_DISABLE 0 0x5b94 1 0 1
	BACKEND_DISABLE 4 31
regGC_USER_RB_REDUNDANCY 0 0x5b93 4 0 1
	FAILED_RB0 8 11
	EN_REDUNDANCY0 12 12
	FAILED_RB1 16 19
	EN_REDUNDANCY1 20 20
regGC_USER_RMI_REDUNDANCY 0 0x5b95 4 0 1
	REPAIR_EN_IN_0 1 1
	REPAIR_EN_IN_1 2 2
	REPAIR_RMI_OVERRIDE 3 3
	REPAIR_ID_SWAP 4 4
regGC_USER_SA_UNIT_DISABLE 0 0x5b92 1 0 1
	SA_DISABLE 8 23
regGC_USER_SHADER_ARRAY_CONFIG 0 0x5b90 1 0 1
	INACTIVE_WGPS 16 31
regGC_USER_SHADER_RATE_CONFIG 0 0x5b97 1 0 1
	DPFP_RATE 1 2
regGDFLL_EDC_HYSTERESIS_CNTL 0 0x4828 1 0 1
	MAX_HYSTERESIS 0 7
regGDFLL_EDC_HYSTERESIS_STAT 0 0x4829 2 0 1
	HYSTERESIS_CNT 0 7
	EDC 8 8
regGDFLL_SE_EDC_HYSTERESIS_CNTL 0 0x48e8 1 0 1
	MAX_HYSTERESIS 0 7
regGDFLL_SE_EDC_HYSTERESIS_STAT 0 0x48e9 2 0 1
	HYSTERESIS_CNT 0 7
	EDC 8 8
regGDS_ATOM_BASE 0 0x240c 2 0 1
	BASE 0 11
	UNUSED 12 31
regGDS_ATOM_CNTL 0 0x240a 4 0 1
	AINC 0 5
	UNUSED1 6 7
	DMODE 8 9
	UNUSED2 10 31
regGDS_ATOM_COMPLETE 0 0x240b 2 0 1
	COMPLETE 0 0
	UNUSED 1 31
regGDS_ATOM_DST 0 0x2410 1 0 1
	DST 0 31
regGDS_ATOM_OFFSET0 0 0x240e 2 0 1
	OFFSET0 0 7
	UNUSED 8 31
regGDS_ATOM_OFFSET1 0 0x240f 2 0 1
	OFFSET1 0 7
	UNUSED 8 31
regGDS_ATOM_OP 0 0x2411 2 0 1
	OP 0 7
	UNUSED 8 31
regGDS_ATOM_READ0 0 0x2416 1 0 1
	DATA 0 31
regGDS_ATOM_READ0_U 0 0x2417 1 0 1
	DATA 0 31
regGDS_ATOM_READ1 0 0x2418 1 0 1
	DATA 0 31
regGDS_ATOM_READ1_U 0 0x2419 1 0 1
	DATA 0 31
regGDS_ATOM_SIZE 0 0x240d 2 0 1
	SIZE 0 12
	UNUSED 13 31
regGDS_ATOM_SRC0 0 0x2412 1 0 1
	DATA 0 31
regGDS_ATOM_SRC0_U 0 0x2413 1 0 1
	DATA 0 31
regGDS_ATOM_SRC1 0 0x2414 1 0 1
	DATA 0 31
regGDS_ATOM_SRC1_U 0 0x2415 1 0 1
	DATA 0 31
regGDS_CNTL_STATUS 0 0x1361 18 0 0
	GDS_BUSY 0 0
	GRBM_WBUF_BUSY 1 1
	ORD_APP_BUSY 2 2
	DS_WR_CLAMP 3 3
	DS_RD_CLAMP 4 4
	GRBM_RBUF_BUSY 5 5
	DS_BUSY 6 6
	GWS_BUSY 7 7
	ORD_FIFO_BUSY 8 8
	CREDIT_BUSY0 9 9
	CREDIT_BUSY1 10 10
	CREDIT_BUSY2 11 11
	CREDIT_BUSY3 12 12
	CREDIT_BUSY4 13 13
	CREDIT_BUSY5 14 14
	CREDIT_BUSY6 15 15
	CREDIT_BUSY7 16 16
	UNUSED 17 31
regGDS_COMPUTE_MAX_WAVE_ID 0 0x20e8 2 0 0
	MAX_WAVE_ID 0 11
	UNUSED 12 31
regGDS_CONFIG 0 0x1360 2 0 0
	WRITE_DIS 0 0
	UNUSED 1 31
regGDS_CS_CTXSW_CNT0 0 0x20ee 2 0 0
	UPDN 0 15
	PTR 16 31
regGDS_CS_CTXSW_CNT1 0 0x20ef 2 0 0
	UPDN 0 15
	PTR 16 31
regGDS_CS_CTXSW_CNT2 0 0x20f0 2 0 0
	UPDN 0 15
	PTR 16 31
regGDS_CS_CTXSW_CNT3 0 0x20f1 2 0 0
	UPDN 0 15
	PTR 16 31
regGDS_CS_CTXSW_STATUS 0 0x20ed 3 0 0
	R 0 0
	W 1 1
	UNUSED 2 31
regGDS_DSM_CNTL 0 0x136a 16 0 0
	SEL_DSM_GDS_MEM_IRRITATOR_DATA_0 0 0
	SEL_DSM_GDS_MEM_IRRITATOR_DATA_1 1 1
	GDS_MEM_ENABLE_SINGLE_WRITE 2 2
	SEL_DSM_GDS_INPUT_QUEUE_IRRITATOR_DATA_0 3 3
	SEL_DSM_GDS_INPUT_QUEUE_IRRITATOR_DATA_1 4 4
	GDS_INPUT_QUEUE_ENABLE_SINGLE_WRITE 5 5
	SEL_DSM_GDS_PHY_CMD_RAM_IRRITATOR_DATA_0 6 6
	SEL_DSM_GDS_PHY_CMD_RAM_IRRITATOR_DATA_1 7 7
	GDS_PHY_CMD_RAM_ENABLE_SINGLE_WRITE 8 8
	SEL_DSM_GDS_PHY_DATA_RAM_IRRITATOR_DATA_0 9 9
	SEL_DSM_GDS_PHY_DATA_RAM_IRRITATOR_DATA_1 10 10
	GDS_PHY_DATA_RAM_ENABLE_SINGLE_WRITE 11 11
	SEL_DSM_GDS_PIPE_MEM_IRRITATOR_DATA_0 12 12
	SEL_DSM_GDS_PIPE_MEM_IRRITATOR_DATA_1 13 13
	GDS_PIPE_MEM_ENABLE_SINGLE_WRITE 14 14
	UNUSED 15 31
regGDS_DSM_CNTL2 0 0x136d 12 0 0
	GDS_MEM_ENABLE_ERROR_INJECT 0 1
	GDS_MEM_SELECT_INJECT_DELAY 2 2
	GDS_INPUT_QUEUE_ENABLE_ERROR_INJECT 3 4
	GDS_INPUT_QUEUE_SELECT_INJECT_DELAY 5 5
	GDS_PHY_CMD_RAM_ENABLE_ERROR_INJECT 6 7
	GDS_PHY_CMD_RAM_SELECT_INJECT_DELAY 8 8
	GDS_PHY_DATA_RAM_ENABLE_ERROR_INJECT 9 10
	GDS_PHY_DATA_RAM_SELECT_INJECT_DELAY 11 11
	GDS_PIPE_MEM_ENABLE_ERROR_INJECT 12 13
	GDS_PIPE_MEM_SELECT_INJECT_DELAY 14 14
	UNUSED 15 25
	GDS_INJECT_DELAY 26 31
regGDS_EDC_CNT 0 0x1365 4 0 0
	GDS_MEM_DED 0 1
	GDS_INPUT_QUEUE_SED 2 3
	GDS_MEM_SEC 4 5
	UNUSED 6 31
regGDS_EDC_GRBM_CNT 0 0x1366 3 0 0
	DED 0 1
	SEC 2 3
	UNUSED 4 31
regGDS_EDC_OA_DED 0 0x1367 14 0 0
	ME0_GFXHP3D_PIX_DED 0 0
	ME0_GFXHP3D_VTX_DED 1 1
	ME0_CS_DED 2 2
	ME0_GFXHP3D_GS_DED 3 3
	ME1_PIPE0_DED 4 4
	ME1_PIPE1_DED 5 5
	ME1_PIPE2_DED 6 6
	ME1_PIPE3_DED 7 7
	ME2_PIPE0_DED 8 8
	ME2_PIPE1_DED 9 9
	ME2_PIPE2_DED 10 10
	ME2_PIPE3_DED 11 11
	ME0_PIPE1_CS_DED 12 12
	UNUSED1 13 31
regGDS_EDC_OA_PHY_CNT 0 0x136b 6 0 0
	ME0_CS_PIPE_MEM_SEC 0 1
	ME0_CS_PIPE_MEM_DED 2 3
	PHY_CMD_RAM_MEM_SEC 4 5
	PHY_CMD_RAM_MEM_DED 6 7
	PHY_DATA_RAM_MEM_SED 8 9
	UNUSED1 10 31
regGDS_EDC_OA_PIPE_CNT 0 0x136c 9 0 0
	ME1_PIPE0_PIPE_MEM_SEC 0 1
	ME1_PIPE0_PIPE_MEM_DED 2 3
	ME1_PIPE1_PIPE_MEM_SEC 4 5
	ME1_PIPE1_PIPE_MEM_DED 6 7
	ME1_PIPE2_PIPE_MEM_SEC 8 9
	ME1_PIPE2_PIPE_MEM_DED 10 11
	ME1_PIPE3_PIPE_MEM_SEC 12 13
	ME1_PIPE3_PIPE_MEM_DED 14 15
	UNUSED 16 31
regGDS_ENHANCE 0 0x1362 4 0 0
	MISC 0 15
	AUTO_INC_INDEX 16 16
	CGPG_RESTORE 17 17
	UNUSED 18 31
regGDS_ENHANCE2 0 0x19b0 4 0 1
	DISABLE_MEMORY_VIOLATION_REPORT 0 0
	GDS_INTERFACES_FGCG_OVERRIDE 1 1
	DISABLE_PIPE_MEMORY_RD_OPT 2 2
	UNUSED 3 31
regGDS_GFX_CTXSW_STATUS 0 0x20f2 3 0 0
	R 0 0
	W 1 1
	UNUSED 2 31
regGDS_GS_0 0 0x2426 1 0 1
	DATA 0 31
regGDS_GS_1 0 0x2427 1 0 1
	DATA 0 31
regGDS_GS_2 0 0x2428 1 0 1
	DATA 0 31
regGDS_GS_3 0 0x2429 1 0 1
	DATA 0 31
regGDS_GS_CTXSW_CNT0 0 0x2117 2 0 0
	UPDN 0 15
	PTR 16 31
regGDS_GS_CTXSW_CNT1 0 0x2118 2 0 0
	UPDN 0 15
	PTR 16 31
regGDS_GS_CTXSW_CNT2 0 0x2119 2 0 0
	UPDN 0 15
	PTR 16 31
regGDS_GS_CTXSW_CNT3 0 0x211a 2 0 0
	UPDN 0 15
	PTR 16 31
regGDS_GWS_RESET0 0 0x20e4 32 0 0
	RESOURCE0_RESET 0 0
	RESOURCE1_RESET 1 1
	RESOURCE2_RESET 2 2
	RESOURCE3_RESET 3 3
	RESOURCE4_RESET 4 4
	RESOURCE5_RESET 5 5
	RESOURCE6_RESET 6 6
	RESOURCE7_RESET 7 7
	RESOURCE8_RESET 8 8
	RESOURCE9_RESET 9 9
	RESOURCE10_RESET 10 10
	RESOURCE11_RESET 11 11
	RESOURCE12_RESET 12 12
	RESOURCE13_RESET 13 13
	RESOURCE14_RESET 14 14
	RESOURCE15_RESET 15 15
	RESOURCE16_RESET 16 16
	RESOURCE17_RESET 17 17
	RESOURCE18_RESET 18 18
	RESOURCE19_RESET 19 19
	RESOURCE20_RESET 20 20
	RESOURCE21_RESET 21 21
	RESOURCE22_RESET 22 22
	RESOURCE23_RESET 23 23
	RESOURCE24_RESET 24 24
	RESOURCE25_RESET 25 25
	RESOURCE26_RESET 26 26
	RESOURCE27_RESET 27 27
	RESOURCE28_RESET 28 28
	RESOURCE29_RESET 29 29
	RESOURCE30_RESET 30 30
	RESOURCE31_RESET 31 31
regGDS_GWS_RESET1 0 0x20e5 32 0 0
	RESOURCE32_RESET 0 0
	RESOURCE33_RESET 1 1
	RESOURCE34_RESET 2 2
	RESOURCE35_RESET 3 3
	RESOURCE36_RESET 4 4
	RESOURCE37_RESET 5 5
	RESOURCE38_RESET 6 6
	RESOURCE39_RESET 7 7
	RESOURCE40_RESET 8 8
	RESOURCE41_RESET 9 9
	RESOURCE42_RESET 10 10
	RESOURCE43_RESET 11 11
	RESOURCE44_RESET 12 12
	RESOURCE45_RESET 13 13
	RESOURCE46_RESET 14 14
	RESOURCE47_RESET 15 15
	RESOURCE48_RESET 16 16
	RESOURCE49_RESET 17 17
	RESOURCE50_RESET 18 18
	RESOURCE51_RESET 19 19
	RESOURCE52_RESET 20 20
	RESOURCE53_RESET 21 21
	RESOURCE54_RESET 22 22
	RESOURCE55_RESET 23 23
	RESOURCE56_RESET 24 24
	RESOURCE57_RESET 25 25
	RESOURCE58_RESET 26 26
	RESOURCE59_RESET 27 27
	RESOURCE60_RESET 28 28
	RESOURCE61_RESET 29 29
	RESOURCE62_RESET 30 30
	RESOURCE63_RESET 31 31
regGDS_GWS_RESOURCE 0 0x241b 9 0 1
	FLAG 0 0
	COUNTER 1 12
	TYPE 13 13
	DED 14 14
	RELEASE_ALL 15 15
	HEAD_QUEUE 16 28
	HEAD_VALID 29 29
	HEAD_FLAG 30 30
	HALTED 31 31
regGDS_GWS_RESOURCE_CNT 0 0x241c 2 0 1
	RESOURCE_CNT 0 15
	UNUSED 16 31
regGDS_GWS_RESOURCE_CNTL 0 0x241a 2 0 1
	INDEX 0 5
	UNUSED 6 31
regGDS_GWS_RESOURCE_RESET 0 0x20e6 3 0 0
	RESET 0 0
	RESOURCE_ID 8 15
	UNUSED 16 31
regGDS_GWS_VMID0 0 0x20c0 4 0 0
	BASE 0 5
	UNUSED1 6 15
	SIZE 16 22
	UNUSED2 23 31
regGDS_GWS_VMID1 0 0x20c1 4 0 0
	BASE 0 5
	UNUSED1 6 15
	SIZE 16 22
	UNUSED2 23 31
regGDS_GWS_VMID10 0 0x20ca 4 0 0
	BASE 0 5
	UNUSED1 6 15
	SIZE 16 22
	UNUSED2 23 31
regGDS_GWS_VMID11 0 0x20cb 4 0 0
	BASE 0 5
	UNUSED1 6 15
	SIZE 16 22
	UNUSED2 23 31
regGDS_GWS_VMID12 0 0x20cc 4 0 0
	BASE 0 5
	UNUSED1 6 15
	SIZE 16 22
	UNUSED2 23 31
regGDS_GWS_VMID13 0 0x20cd 4 0 0
	BASE 0 5
	UNUSED1 6 15
	SIZE 16 22
	UNUSED2 23 31
regGDS_GWS_VMID14 0 0x20ce 4 0 0
	BASE 0 5
	UNUSED1 6 15
	SIZE 16 22
	UNUSED2 23 31
regGDS_GWS_VMID15 0 0x20cf 4 0 0
	BASE 0 5
	UNUSED1 6 15
	SIZE 16 22
	UNUSED2 23 31
regGDS_GWS_VMID2 0 0x20c2 4 0 0
	BASE 0 5
	UNUSED1 6 15
	SIZE 16 22
	UNUSED2 23 31
regGDS_GWS_VMID3 0 0x20c3 4 0 0
	BASE 0 5
	UNUSED1 6 15
	SIZE 16 22
	UNUSED2 23 31
regGDS_GWS_VMID4 0 0x20c4 4 0 0
	BASE 0 5
	UNUSED1 6 15
	SIZE 16 22
	UNUSED2 23 31
regGDS_GWS_VMID5 0 0x20c5 4 0 0
	BASE 0 5
	UNUSED1 6 15
	SIZE 16 22
	UNUSED2 23 31
regGDS_GWS_VMID6 0 0x20c6 4 0 0
	BASE 0 5
	UNUSED1 6 15
	SIZE 16 22
	UNUSED2 23 31
regGDS_GWS_VMID7 0 0x20c7 4 0 0
	BASE 0 5
	UNUSED1 6 15
	SIZE 16 22
	UNUSED2 23 31
regGDS_GWS_VMID8 0 0x20c8 4 0 0
	BASE 0 5
	UNUSED1 6 15
	SIZE 16 22
	UNUSED2 23 31
regGDS_GWS_VMID9 0 0x20c9 4 0 0
	BASE 0 5
	UNUSED1 6 15
	SIZE 16 22
	UNUSED2 23 31
regGDS_MEMORY_CLEAN 0 0x211f 3 0 0
	START 0 0
	FINISH 1 1
	UNUSED 2 31
regGDS_OA_ADDRESS 0 0x241f 6 0 1
	DS_ADDRESS 0 15
	CRAWLER_TYPE 16 19
	CRAWLER 20 23
	UNUSED 24 29
	NO_ALLOC 30 30
	ENABLE 31 31
regGDS_OA_CGPG_RESTORE 0 0x19b1 5 0 1
	VMID 0 7
	MEID 8 11
	PIPEID 12 15
	QUEUEID 16 19
	UNUSED 20 31
regGDS_OA_CNTL 0 0x241d 2 0 1
	INDEX 0 3
	UNUSED 4 31
regGDS_OA_COUNTER 0 0x241e 1 0 1
	SPACE_AVAILABLE 0 31
regGDS_OA_INCDEC 0 0x2420 2 0 1
	VALUE 0 30
	INCDEC 31 31
regGDS_OA_RESET 0 0x20ea 3 0 0
	RESET 0 0
	PIPE_ID 8 15
	UNUSED 16 31
regGDS_OA_RESET_MASK 0 0x20e9 14 0 0
	ME0_GFXHP3D_PIX_RESET 0 0
	ME0_GFXHP3D_VTX_RESET 1 1
	ME0_CS_RESET 2 2
	ME0_GFXHP3D_GS_RESET 3 3
	ME1_PIPE0_RESET 4 4
	ME1_PIPE1_RESET 5 5
	ME1_PIPE2_RESET 6 6
	ME1_PIPE3_RESET 7 7
	ME2_PIPE0_RESET 8 8
	ME2_PIPE1_RESET 9 9
	ME2_PIPE2_RESET 10 10
	ME2_PIPE3_RESET 11 11
	ME0_PIPE1_CS_RESET 12 12
	UNUSED1 13 31
regGDS_OA_RING_SIZE 0 0x2421 1 0 1
	RING_SIZE 0 31
regGDS_OA_VMID0 0 0x20d0 2 0 0
	MASK 0 15
	UNUSED 16 31
regGDS_OA_VMID1 0 0x20d1 2 0 0
	MASK 0 15
	UNUSED 16 31
regGDS_OA_VMID10 0 0x20da 2 0 0
	MASK 0 15
	UNUSED 16 31
regGDS_OA_VMID11 0 0x20db 2 0 0
	MASK 0 15
	UNUSED 16 31
regGDS_OA_VMID12 0 0x20dc 2 0 0
	MASK 0 15
	UNUSED 16 31
regGDS_OA_VMID13 0 0x20dd 2 0 0
	MASK 0 15
	UNUSED 16 31
regGDS_OA_VMID14 0 0x20de 2 0 0
	MASK 0 15
	UNUSED 16 31
regGDS_OA_VMID15 0 0x20df 2 0 0
	MASK 0 15
	UNUSED 16 31
regGDS_OA_VMID2 0 0x20d2 2 0 0
	MASK 0 15
	UNUSED 16 31
regGDS_OA_VMID3 0 0x20d3 2 0 0
	MASK 0 15
	UNUSED 16 31
regGDS_OA_VMID4 0 0x20d4 2 0 0
	MASK 0 15
	UNUSED 16 31
regGDS_OA_VMID5 0 0x20d5 2 0 0
	MASK 0 15
	UNUSED 16 31
regGDS_OA_VMID6 0 0x20d6 2 0 0
	MASK 0 15
	UNUSED 16 31
regGDS_OA_VMID7 0 0x20d7 2 0 0
	MASK 0 15
	UNUSED 16 31
regGDS_OA_VMID8 0 0x20d8 2 0 0
	MASK 0 15
	UNUSED 16 31
regGDS_OA_VMID9 0 0x20d9 2 0 0
	MASK 0 15
	UNUSED 16 31
regGDS_PERFCOUNTER0_HI 0 0x3281 1 0 1
	PERFCOUNTER_HI 0 31
regGDS_PERFCOUNTER0_LO 0 0x3280 1 0 1
	PERFCOUNTER_LO 0 31
regGDS_PERFCOUNTER0_SELECT 0 0x3a80 5 0 1
	PERF_SEL 0 9
	PERF_SEL1 10 19
	CNTR_MODE 20 23
	PERF_MODE1 24 27
	PERF_MODE 28 31
regGDS_PERFCOUNTER0_SELECT1 0 0x3a84 4 0 1
	PERF_SEL2 0 9
	PERF_SEL3 10 19
	PERF_MODE3 24 27
	PERF_MODE2 28 31
regGDS_PERFCOUNTER1_HI 0 0x3283 1 0 1
	PERFCOUNTER_HI 0 31
regGDS_PERFCOUNTER1_LO 0 0x3282 1 0 1
	PERFCOUNTER_LO 0 31
regGDS_PERFCOUNTER1_SELECT 0 0x3a81 5 0 1
	PERF_SEL 0 9
	PERF_SEL1 10 19
	CNTR_MODE 20 23
	PERF_MODE1 24 27
	PERF_MODE 28 31
regGDS_PERFCOUNTER1_SELECT1 0 0x3a85 4 0 1
	PERF_SEL2 0 9
	PERF_SEL3 10 19
	PERF_MODE3 24 27
	PERF_MODE2 28 31
regGDS_PERFCOUNTER2_HI 0 0x3285 1 0 1
	PERFCOUNTER_HI 0 31
regGDS_PERFCOUNTER2_LO 0 0x3284 1 0 1
	PERFCOUNTER_LO 0 31
regGDS_PERFCOUNTER2_SELECT 0 0x3a82 5 0 1
	PERF_SEL 0 9
	PERF_SEL1 10 19
	CNTR_MODE 20 23
	PERF_MODE1 24 27
	PERF_MODE 28 31
regGDS_PERFCOUNTER2_SELECT1 0 0x3a86 4 0 1
	PERF_SEL2 0 9
	PERF_SEL3 10 19
	PERF_MODE3 24 27
	PERF_MODE2 28 31
regGDS_PERFCOUNTER3_HI 0 0x3287 1 0 1
	PERFCOUNTER_HI 0 31
regGDS_PERFCOUNTER3_LO 0 0x3286 1 0 1
	PERFCOUNTER_LO 0 31
regGDS_PERFCOUNTER3_SELECT 0 0x3a83 5 0 1
	PERF_SEL 0 9
	PERF_SEL1 10 19
	CNTR_MODE 20 23
	PERF_MODE1 24 27
	PERF_MODE 28 31
regGDS_PERFCOUNTER3_SELECT1 0 0x3a87 4 0 1
	PERF_SEL2 0 9
	PERF_SEL3 10 19
	PERF_MODE3 24 27
	PERF_MODE2 28 31
regGDS_PROTECTION_FAULT 0 0x1363 9 0 0
	WRITE_DIS 0 0
	FAULT_DETECTED 1 1
	GRBM 2 2
	SE_ID 3 5
	SA_ID 6 6
	WGP_ID 7 10
	SIMD_ID 11 12
	WAVE_ID 13 17
	ADDRESS 18 31
regGDS_PS_CTXSW_CNT0 0 0x20f7 2 0 0
	UPDN 0 15
	PTR 16 31
regGDS_PS_CTXSW_CNT1 0 0x20f8 2 0 0
	UPDN 0 15
	PTR 16 31
regGDS_PS_CTXSW_CNT2 0 0x20f9 2 0 0
	UPDN 0 15
	PTR 16 31
regGDS_PS_CTXSW_CNT3 0 0x20fa 2 0 0
	UPDN 0 15
	PTR 16 31
regGDS_PS_CTXSW_IDX 0 0x20fb 2 0 0
	PACKER_ID 0 5
	UNUSED 6 31
regGDS_RD_ADDR 0 0x2400 1 0 1
	READ_ADDR 0 31
regGDS_RD_BURST_ADDR 0 0x2402 1 0 1
	BURST_ADDR 0 31
regGDS_RD_BURST_COUNT 0 0x2403 1 0 1
	BURST_COUNT 0 31
regGDS_RD_BURST_DATA 0 0x2404 1 0 1
	BURST_DATA 0 31
regGDS_RD_DATA 0 0x2401 1 0 1
	READ_DATA 0 31
regGDS_STRMOUT_DWORDS_WRITTEN_0 0 0x2422 1 0 1
	DATA 0 31
regGDS_STRMOUT_DWORDS_WRITTEN_1 0 0x2423 1 0 1
	DATA 0 31
regGDS_STRMOUT_DWORDS_WRITTEN_2 0 0x2424 1 0 1
	DATA 0 31
regGDS_STRMOUT_DWORDS_WRITTEN_3 0 0x2425 1 0 1
	DATA 0 31
regGDS_STRMOUT_PRIMS_NEEDED_0_HI 0 0x242b 1 0 1
	DATA 0 31
regGDS_STRMOUT_PRIMS_NEEDED_0_LO 0 0x242a 1 0 1
	DATA 0 31
regGDS_STRMOUT_PRIMS_NEEDED_1_HI 0 0x242f 1 0 1
	DATA 0 31
regGDS_STRMOUT_PRIMS_NEEDED_1_LO 0 0x242e 1 0 1
	DATA 0 31
regGDS_STRMOUT_PRIMS_NEEDED_2_HI 0 0x2433 1 0 1
	DATA 0 31
regGDS_STRMOUT_PRIMS_NEEDED_2_LO 0 0x2432 1 0 1
	DATA 0 31
regGDS_STRMOUT_PRIMS_NEEDED_3_HI 0 0x2437 1 0 1
	DATA 0 31
regGDS_STRMOUT_PRIMS_NEEDED_3_LO 0 0x2436 1 0 1
	DATA 0 31
regGDS_STRMOUT_PRIMS_WRITTEN_0_HI 0 0x242d 1 0 1
	DATA 0 31
regGDS_STRMOUT_PRIMS_WRITTEN_0_LO 0 0x242c 1 0 1
	DATA 0 31
regGDS_STRMOUT_PRIMS_WRITTEN_1_HI 0 0x2431 1 0 1
	DATA 0 31
regGDS_STRMOUT_PRIMS_WRITTEN_1_LO 0 0x2430 1 0 1
	DATA 0 31
regGDS_STRMOUT_PRIMS_WRITTEN_2_HI 0 0x2435 1 0 1
	DATA 0 31
regGDS_STRMOUT_PRIMS_WRITTEN_2_LO 0 0x2434 1 0 1
	DATA 0 31
regGDS_STRMOUT_PRIMS_WRITTEN_3_HI 0 0x2439 1 0 1
	DATA 0 31
regGDS_STRMOUT_PRIMS_WRITTEN_3_LO 0 0x2438 1 0 1
	DATA 0 31
regGDS_VMID0_BASE 0 0x20a0 2 0 0
	BASE 0 15
	UNUSED 16 31
regGDS_VMID0_SIZE 0 0x20a1 2 0 0
	SIZE 0 16
	UNUSED 17 31
regGDS_VMID10_BASE 0 0x20b4 2 0 0
	BASE 0 15
	UNUSED 16 31
regGDS_VMID10_SIZE 0 0x20b5 2 0 0
	SIZE 0 16
	UNUSED 17 31
regGDS_VMID11_BASE 0 0x20b6 2 0 0
	BASE 0 15
	UNUSED 16 31
regGDS_VMID11_SIZE 0 0x20b7 2 0 0
	SIZE 0 16
	UNUSED 17 31
regGDS_VMID12_BASE 0 0x20b8 2 0 0
	BASE 0 15
	UNUSED 16 31
regGDS_VMID12_SIZE 0 0x20b9 2 0 0
	SIZE 0 16
	UNUSED 17 31
regGDS_VMID13_BASE 0 0x20ba 2 0 0
	BASE 0 15
	UNUSED 16 31
regGDS_VMID13_SIZE 0 0x20bb 2 0 0
	SIZE 0 16
	UNUSED 17 31
regGDS_VMID14_BASE 0 0x20bc 2 0 0
	BASE 0 15
	UNUSED 16 31
regGDS_VMID14_SIZE 0 0x20bd 2 0 0
	SIZE 0 16
	UNUSED 17 31
regGDS_VMID15_BASE 0 0x20be 2 0 0
	BASE 0 15
	UNUSED 16 31
regGDS_VMID15_SIZE 0 0x20bf 2 0 0
	SIZE 0 16
	UNUSED 17 31
regGDS_VMID1_BASE 0 0x20a2 2 0 0
	BASE 0 15
	UNUSED 16 31
regGDS_VMID1_SIZE 0 0x20a3 2 0 0
	SIZE 0 16
	UNUSED 17 31
regGDS_VMID2_BASE 0 0x20a4 2 0 0
	BASE 0 15
	UNUSED 16 31
regGDS_VMID2_SIZE 0 0x20a5 2 0 0
	SIZE 0 16
	UNUSED 17 31
regGDS_VMID3_BASE 0 0x20a6 2 0 0
	BASE 0 15
	UNUSED 16 31
regGDS_VMID3_SIZE 0 0x20a7 2 0 0
	SIZE 0 16
	UNUSED 17 31
regGDS_VMID4_BASE 0 0x20a8 2 0 0
	BASE 0 15
	UNUSED 16 31
regGDS_VMID4_SIZE 0 0x20a9 2 0 0
	SIZE 0 16
	UNUSED 17 31
regGDS_VMID5_BASE 0 0x20aa 2 0 0
	BASE 0 15
	UNUSED 16 31
regGDS_VMID5_SIZE 0 0x20ab 2 0 0
	SIZE 0 16
	UNUSED 17 31
regGDS_VMID6_BASE 0 0x20ac 2 0 0
	BASE 0 15
	UNUSED 16 31
regGDS_VMID6_SIZE 0 0x20ad 2 0 0
	SIZE 0 16
	UNUSED 17 31
regGDS_VMID7_BASE 0 0x20ae 2 0 0
	BASE 0 15
	UNUSED 16 31
regGDS_VMID7_SIZE 0 0x20af 2 0 0
	SIZE 0 16
	UNUSED 17 31
regGDS_VMID8_BASE 0 0x20b0 2 0 0
	BASE 0 15
	UNUSED 16 31
regGDS_VMID8_SIZE 0 0x20b1 2 0 0
	SIZE 0 16
	UNUSED 17 31
regGDS_VMID9_BASE 0 0x20b2 2 0 0
	BASE 0 15
	UNUSED 16 31
regGDS_VMID9_SIZE 0 0x20b3 2 0 0
	SIZE 0 16
	UNUSED 17 31
regGDS_VM_PROTECTION_FAULT 0 0x1364 10 0 0
	WRITE_DIS 0 0
	FAULT_DETECTED 1 1
	GWS 2 2
	OA 3 3
	GRBM 4 4
	TMZ 5 5
	UNUSED1 6 7
	VMID 8 11
	UNUSED2 12 15
	ADDRESS 16 31
regGDS_WRITE_COMPLETE 0 0x2409 1 0 1
	WRITE_COMPLETE 0 31
regGDS_WR_ADDR 0 0x2405 1 0 1
	WRITE_ADDR 0 31
regGDS_WR_BURST_ADDR 0 0x2407 1 0 1
	WRITE_ADDR 0 31
regGDS_WR_BURST_DATA 0 0x2408 1 0 1
	WRITE_DATA 0 31
regGDS_WR_DATA 0 0x2406 1 0 1
	WRITE_DATA 0 31
regGE1_PERFCOUNTER0_HI 0 0x30a5 1 0 1
	PERFCOUNTER_HI 0 31
regGE1_PERFCOUNTER0_LO 0 0x30a4 1 0 1
	PERFCOUNTER_LO 0 31
regGE1_PERFCOUNTER0_SELECT 0 0x38a4 5 0 1
	PERF_SEL0 0 9
	PERF_SEL1 10 19
	CNTR_MODE 20 23
	PERF_MODE1 24 27
	PERF_MODE0 28 31
regGE1_PERFCOUNTER0_SELECT1 0 0x38a5 4 0 1
	PERF_SEL2 0 9
	PERF_SEL3 10 19
	PERF_MODE3 24 27
	PERF_MODE2 28 31
regGE1_PERFCOUNTER1_HI 0 0x30a7 1 0 1
	PERFCOUNTER_HI 0 31
regGE1_PERFCOUNTER1_LO 0 0x30a6 1 0 1
	PERFCOUNTER_LO 0 31
regGE1_PERFCOUNTER1_SELECT 0 0x38a6 5 0 1
	PERF_SEL0 0 9
	PERF_SEL1 10 19
	CNTR_MODE 20 23
	PERF_MODE1 24 27
	PERF_MODE0 28 31
regGE1_PERFCOUNTER1_SELECT1 0 0x38a7 4 0 1
	PERF_SEL2 0 9
	PERF_SEL3 10 19
	PERF_MODE3 24 27
	PERF_MODE2 28 31
regGE1_PERFCOUNTER2_HI 0 0x30a9 1 0 1
	PERFCOUNTER_HI 0 31
regGE1_PERFCOUNTER2_LO 0 0x30a8 1 0 1
	PERFCOUNTER_LO 0 31
regGE1_PERFCOUNTER2_SELECT 0 0x38a8 5 0 1
	PERF_SEL0 0 9
	PERF_SEL1 10 19
	CNTR_MODE 20 23
	PERF_MODE1 24 27
	PERF_MODE0 28 31
regGE1_PERFCOUNTER2_SELECT1 0 0x38a9 4 0 1
	PERF_SEL2 0 9
	PERF_SEL3 10 19
	PERF_MODE3 24 27
	PERF_MODE2 28 31
regGE1_PERFCOUNTER3_HI 0 0x30ab 1 0 1
	PERFCOUNTER_HI 0 31
regGE1_PERFCOUNTER3_LO 0 0x30aa 1 0 1
	PERFCOUNTER_LO 0 31
regGE1_PERFCOUNTER3_SELECT 0 0x38aa 5 0 1
	PERF_SEL0 0 9
	PERF_SEL1 10 19
	CNTR_MODE 20 23
	PERF_MODE1 24 27
	PERF_MODE0 28 31
regGE1_PERFCOUNTER3_SELECT1 0 0x38ab 4 0 1
	PERF_SEL2 0 9
	PERF_SEL3 10 19
	PERF_MODE3 24 27
	PERF_MODE2 28 31
regGE2_DIST_PERFCOUNTER0_HI 0 0x30ad 1 0 1
	PERFCOUNTER_HI 0 31
regGE2_DIST_PERFCOUNTER0_LO 0 0x30ac 1 0 1
	PERFCOUNTER_LO 0 31
regGE2_DIST_PERFCOUNTER0_SELECT 0 0x38ac 5 0 1
	PERF_SEL0 0 9
	PERF_SEL1 10 19
	CNTR_MODE 20 23
	PERF_MODE1 24 27
	PERF_MODE0 28 31
regGE2_DIST_PERFCOUNTER0_SELECT1 0 0x38ad 4 0 1
	PERF_SEL2 0 9
	PERF_SEL3 10 19
	PERF_MODE3 24 27
	PERF_MODE2 28 31
regGE2_DIST_PERFCOUNTER1_HI 0 0x30af 1 0 1
	PERFCOUNTER_HI 0 31
regGE2_DIST_PERFCOUNTER1_LO 0 0x30ae 1 0 1
	PERFCOUNTER_LO 0 31
regGE2_DIST_PERFCOUNTER1_SELECT 0 0x38ae 5 0 1
	PERF_SEL0 0 9
	PERF_SEL1 10 19
	CNTR_MODE 20 23
	PERF_MODE1 24 27
	PERF_MODE0 28 31
regGE2_DIST_PERFCOUNTER1_SELECT1 0 0x38af 4 0 1
	PERF_SEL2 0 9
	PERF_SEL3 10 19
	PERF_MODE3 24 27
	PERF_MODE2 28 31
regGE2_DIST_PERFCOUNTER2_HI 0 0x30b1 1 0 1
	PERFCOUNTER_HI 0 31
regGE2_DIST_PERFCOUNTER2_LO 0 0x30b0 1 0 1
	PERFCOUNTER_LO 0 31
regGE2_DIST_PERFCOUNTER2_SELECT 0 0x38b0 5 0 1
	PERF_SEL0 0 9
	PERF_SEL1 10 19
	CNTR_MODE 20 23
	PERF_MODE1 24 27
	PERF_MODE0 28 31
regGE2_DIST_PERFCOUNTER2_SELECT1 0 0x38b1 4 0 1
	PERF_SEL2 0 9
	PERF_SEL3 10 19
	PERF_MODE3 24 27
	PERF_MODE2 28 31
regGE2_DIST_PERFCOUNTER3_HI 0 0x30b3 1 0 1
	PERFCOUNTER_HI 0 31
regGE2_DIST_PERFCOUNTER3_LO 0 0x30b2 1 0 1
	PERFCOUNTER_LO 0 31
regGE2_DIST_PERFCOUNTER3_SELECT 0 0x38b2 5 0 1
	PERF_SEL0 0 9
	PERF_SEL1 10 19
	CNTR_MODE 20 23
	PERF_MODE1 24 27
	PERF_MODE0 28 31
regGE2_DIST_PERFCOUNTER3_SELECT1 0 0x38b3 4 0 1
	PERF_SEL2 0 9
	PERF_SEL3 10 19
	PERF_MODE3 24 27
	PERF_MODE2 28 31
regGE2_SE_CNTL_STATUS 0 0x1011 3 0 0
	TE_BUSY 0 0
	NGG_BUSY 1 1
	HS_BUSY 2 2
regGE2_SE_PERFCOUNTER0_HI 0 0x30b5 1 0 1
	PERFCOUNTER_HI 0 31
regGE2_SE_PERFCOUNTER0_LO 0 0x30b4 1 0 1
	PERFCOUNTER_LO 0 31
regGE2_SE_PERFCOUNTER0_SELECT 0 0x38b4 5 0 1
	PERF_SEL0 0 9
	PERF_SEL1 10 19
	CNTR_MODE 20 23
	PERF_MODE1 24 27
	PERF_MODE0 28 31
regGE2_SE_PERFCOUNTER0_SELECT1 0 0x38b5 4 0 1
	PERF_SEL2 0 9
	PERF_SEL3 10 19
	PERF_MODE3 24 27
	PERF_MODE2 28 31
regGE2_SE_PERFCOUNTER1_HI 0 0x30b7 1 0 1
	PERFCOUNTER_HI 0 31
regGE2_SE_PERFCOUNTER1_LO 0 0x30b6 1 0 1
	PERFCOUNTER_LO 0 31
regGE2_SE_PERFCOUNTER1_SELECT 0 0x38b6 5 0 1
	PERF_SEL0 0 9
	PERF_SEL1 10 19
	CNTR_MODE 20 23
	PERF_MODE1 24 27
	PERF_MODE0 28 31
regGE2_SE_PERFCOUNTER1_SELECT1 0 0x38b7 4 0 1
	PERF_SEL2 0 9
	PERF_SEL3 10 19
	PERF_MODE3 24 27
	PERF_MODE2 28 31
regGE2_SE_PERFCOUNTER2_HI 0 0x30b9 1 0 1
	PERFCOUNTER_HI 0 31
regGE2_SE_PERFCOUNTER2_LO 0 0x30b8 1 0 1
	PERFCOUNTER_LO 0 31
regGE2_SE_PERFCOUNTER2_SELECT 0 0x38b8 5 0 1
	PERF_SEL0 0 9
	PERF_SEL1 10 19
	CNTR_MODE 20 23
	PERF_MODE1 24 27
	PERF_MODE0 28 31
regGE2_SE_PERFCOUNTER2_SELECT1 0 0x38b9 4 0 1
	PERF_SEL2 0 9
	PERF_SEL3 10 19
	PERF_MODE3 24 27
	PERF_MODE2 28 31
regGE2_SE_PERFCOUNTER3_HI 0 0x30bb 1 0 1
	PERFCOUNTER_HI 0 31
regGE2_SE_PERFCOUNTER3_LO 0 0x30ba 1 0 1
	PERFCOUNTER_LO 0 31
regGE2_SE_PERFCOUNTER3_SELECT 0 0x38ba 5 0 1
	PERF_SEL0 0 9
	PERF_SEL1 10 19
	CNTR_MODE 20 23
	PERF_MODE1 24 27
	PERF_MODE0 28 31
regGE2_SE_PERFCOUNTER3_SELECT1 0 0x38bb 4 0 1
	PERF_SEL2 0 9
	PERF_SEL3 10 19
	PERF_MODE3 24 27
	PERF_MODE2 28 31
regGE_CNTL 0 0x225b 8 0 1
	PRIMS_PER_SUBGRP 0 8
	VERTS_PER_SUBGRP 9 17
	BREAK_SUBGRP_AT_EOI 18 18
	PACKET_TO_ONE_PA 19 19
	BREAK_PRIMGRP_AT_EOI 20 20
	PRIM_GRP_SIZE 21 29
	GCR_DISABLE 30 30
	DIS_PG_SIZE_ADJUST_FOR_STRIP 31 31
regGE_GS_FAST_LAUNCH_WG_DIM 0 0x2264 2 0 1
	GS_FL_DIM_X 0 15
	GS_FL_DIM_Y 16 31
regGE_GS_FAST_LAUNCH_WG_DIM_1 0 0x2265 1 0 1
	GS_FL_DIM_Z 0 15
regGE_INDX_OFFSET 0 0x224a 1 0 1
	INDX_OFFSET 0 31
regGE_MAX_OUTPUT_PER_SUBGROUP 0 0x1ff 1 0 1
	MAX_VERTS_PER_SUBGROUP 0 9
regGE_MAX_VTX_INDX 0 0x2259 1 0 1
	MAX_INDX 0 31
regGE_MIN_VTX_INDX 0 0x2249 1 0 1
	MIN_INDX 0 31
regGE_MULTI_PRIM_IB_RESET_EN 0 0x224b 3 0 1
	RESET_EN 0 0
	MATCH_ALL_BITS 1 1
	DISABLE_FOR_AUTO_INDEX 2 2
regGE_NGG_SUBGRP_CNTL 0 0x2d3 2 0 1
	PRIM_AMP_FACTOR 0 8
	THDS_PER_SUBGRP 9 17
regGE_PA_IF_SAFE_REG 0 0x1019 2 0 0
	GE_PA_CSB 0 9
	GE_PA_PAYLOAD 10 19
regGE_PC_ALLOC 0 0x2260 2 0 1
	OVERSUB_EN 0 0
	NUM_PC_LINES 1 10
regGE_PRIV_CONTROL 0 0x1004 6 0 0
	RESERVED 0 0
	CLAMP_PRIMGRP_SIZE 1 9
	RESET_ON_PIPELINE_CHANGE 10 10
	FGCG_OVERRIDE 15 15
	CLAMP_HS_OFFCHIP_PER_SE_OVERRIDE 16 16
	DISABLE_ACCUM_AGM 17 17
regGE_RATE_CNTL_1 0 0xff4 8 0 0
	ADD_X_CLKS_LS_VERT 0 3
	AFTER_Y_TRANS_LS_VERT 4 7
	ADD_X_CLKS_HS_VERT 8 11
	AFTER_Y_TRANS_HS_VERT 12 15
	ADD_X_CLKS_ES_VERT 16 19
	AFTER_Y_TRANS_ES_VERT 20 23
	ADD_X_CLKS_GS_PRIM 24 27
	AFTER_Y_TRANS_GS_PRIM 28 31
regGE_RATE_CNTL_2 0 0xff5 10 0 0
	ADD_X_CLKS_VS_VERT 0 3
	AFTER_Y_TRANS_VS_VERT 4 7
	ADD_X_CLKS_PA_PRIM 8 11
	AFTER_Y_TRANS_PA_PRIM 12 15
	ADD_X_CLKS_MERGED_HS_GS 16 19
	ADD_X_CLKS_MERGED_LS_ES 20 23
	MERGED_HS_GS_MODE 24 24
	MERGED_LS_ES_MODE 25 25
	ENABLE_RATE_CNTL 26 26
	SWAP_PRIORITY 27 27
regGE_SPI_IF_SAFE_REG 0 0x1018 3 0 0
	GE_SPI_LS_ES_DATA 0 5
	GE_SPI_HS_GS_DATA 6 11
	GE_SPI_GRP 12 17
regGE_STATUS 0 0x1005 2 0 0
	PERFCOUNTER_STATUS 0 0
	THREAD_TRACE_STATUS 1 1
regGE_STEREO_CNTL 0 0x225f 4 0 1
	RT_SLICE 0 2
	VIEWPORT 3 6
	FSR_SELECT 7 7
	EN_STEREO 8 8
regGE_USER_VGPR1 0 0x225c 1 0 1
	DATA 0 31
regGE_USER_VGPR2 0 0x225d 1 0 1
	DATA 0 31
regGE_USER_VGPR3 0 0x225e 1 0 1
	DATA 0 31
regGE_USER_VGPR_EN 0 0x2262 3 0 1
	EN_USER_VGPR1 0 0
	EN_USER_VGPR2 1 1
	EN_USER_VGPR3 2 2
regGFX_COPY_STATE 0 0x1f4 1 0 1
	SRC_STATE_ID 0 2
regGFX_ICG_GL2A_CTRL 0 0x50ac 21 0 1
	REG_OVERRIDE 0 0
	PERFMON_OVERRIDE 1 1
	CROSSBAR_OVERRIDE 2 2
	RTN_ARB_OVERRIDE 3 3
	GCRD_OVERRIDE 4 4
	CLIENT0_OVERRIDE 8 8
	CLIENT1_OVERRIDE 9 9
	CLIENT2_OVERRIDE 10 10
	CLIENT3_OVERRIDE 11 11
	CLIENT4_OVERRIDE 12 12
	CLIENT5_OVERRIDE 13 13
	CLIENT6_OVERRIDE 14 14
	CLIENT7_OVERRIDE 15 15
	CLIENT8_OVERRIDE 16 16
	CLIENT9_OVERRIDE 17 17
	CLIENT10_OVERRIDE 18 18
	CLIENT11_OVERRIDE 19 19
	CLIENT12_OVERRIDE 20 20
	CLIENT13_OVERRIDE 21 21
	CLIENT14_OVERRIDE 22 22
	CLIENT15_OVERRIDE 23 23
regGFX_ICG_GL2C_CTRL 0 0x50fc 31 0 1
	REG_OVERRIDE 0 0
	PERFMON_OVERRIDE 1 1
	IB_OVERRIDE 2 2
	TAG_OVERRIDE 3 3
	CM_CORE_OVERRIDE 4 4
	CORE_OVERRIDE 5 5
	CACHE_RAM_OVERRIDE 6 6
	GCR_OVERRIDE 7 7
	EXECUTE_OVERRIDE 8 8
	RETURN_BUFFER_OVERRIDE 9 9
	LATENCY_FIFO_OVERRIDE 10 10
	OUTPUT_FIFOS_OVERRIDE 11 11
	MC_WRITE_OVERRIDE 12 12
	EXECUTE_DECOMP_OVERRIDE 13 13
	EXECUTE_WRITE_OVERRIDE 14 14
	TAG_FLOPSET_GROUP0_OVERRIDE 15 15
	TAG_FLOPSET_GROUP1_OVERRIDE 16 16
	TAG_FLOPSET_GROUP2_OVERRIDE 17 17
	TAG_FLOPSET_GROUP3_OVERRIDE 18 18
	CM_RVF_OVERRIDE 20 20
	CM_SDR_OVERRIDE 21 21
	CM_RPF_OVERRIDE 22 22
	CM_STS_OVERRIDE 23 23
	CM_READ_OVERRIDE 24 24
	CM_MERGE_OVERRIDE 25 25
	CM_COMP_OVERRIDE 26 26
	CM_DCC_OVERRIDE 27 27
	CM_WRITE_OVERRIDE 28 28
	CM_NOOP_OVERRIDE 29 29
	MDC_TAG_OVERRIDE 30 30
	MDC_DATA_OVERRIDE 31 31
regGFX_ICG_GL2C_CTRL1 0 0x50fd 23 0 1
	OUTPUT_FIFOS_INTERNAL_CLIENT0_OVERRIDE 0 0
	OUTPUT_FIFOS_INTERNAL_CLIENT1_OVERRIDE 1 1
	OUTPUT_FIFOS_INTERNAL_CLIENT2_OVERRIDE 2 2
	OUTPUT_FIFOS_INTERNAL_CLIENT3_OVERRIDE 3 3
	OUTPUT_FIFOS_INTERNAL_CLIENT4_OVERRIDE 4 4
	OUTPUT_FIFOS_INTERNAL_CLIENT5_OVERRIDE 5 5
	OUTPUT_FIFOS_INTERNAL_CLIENT6_OVERRIDE 6 6
	OUTPUT_FIFOS_INTERNAL_CLIENT7_OVERRIDE 7 7
	OUTPUT_FIFOS_INTERNAL_CLIENT8_OVERRIDE 8 8
	OUTPUT_FIFOS_INTERNAL_CLIENT9_OVERRIDE 9 9
	OUTPUT_FIFOS_INTERNAL_CLIENT10_OVERRIDE 10 10
	OUTPUT_FIFOS_INTERNAL_CLIENT11_OVERRIDE 11 11
	OUTPUT_FIFOS_INTERNAL_CLIENT12_OVERRIDE 12 12
	OUTPUT_FIFOS_INTERNAL_CLIENT13_OVERRIDE 13 13
	OUTPUT_FIFOS_INTERNAL_CLIENT14_OVERRIDE 14 14
	OUTPUT_FIFOS_INTERNAL_CLIENT15_OVERRIDE 15 15
	OUTPUT_FIFOS_INTERNAL_CLIENT16_OVERRIDE 16 16
	OUTPUT_FIFOS_INTERNAL_CLIENT17_OVERRIDE 17 17
	TAG_PROBE_OVERRIDE 24 24
	DCC_UPPER_OVERRIDE 25 25
	DCC_LOWER_OVERRIDE 26 26
	ZD_UPPER_OVERRIDE 27 27
	ZD_LOWER_OVERRIDE 28 28
regGFX_ICG_UTCL1_CTRL 0 0x511c 16 0 1
	SOFT_OVERRIDE0 0 0
	SOFT_OVERRIDE1 1 1
	SOFT_OVERRIDE2 2 2
	SOFT_OVERRIDE3 3 3
	SOFT_OVERRIDE4 4 4
	SOFT_OVERRIDE5 5 5
	SOFT_OVERRIDE6 6 6
	SOFT_OVERRIDE7 7 7
	SOFT_OVERRIDE8 8 8
	SOFT_OVERRIDE9 9 9
	SOFT_OVERRIDE10 10 10
	SOFT_OVERRIDE11 11 11
	SOFT_OVERRIDE12 12 12
	SOFT_OVERRIDE13 13 13
	SOFT_OVERRIDE14 14 14
	SOFT_OVERRIDE15_31 15 31
regGFX_IMU_AEB_OVERRIDE 0 0x40bd 3 0 1
	AEB_OVERRIDE_CTRL 0 0
	AEB_RESET_VALUE 1 1
	AEB_VALID_VALUE 2 2
regGFX_IMU_C2PMSG_0 0 0x4000 1 0 1
	DATA 0 31
regGFX_IMU_C2PMSG_1 0 0x4001 1 0 1
	DATA 0 31
regGFX_IMU_C2PMSG_10 0 0x400a 1 0 1
	DATA 0 31
regGFX_IMU_C2PMSG_11 0 0x400b 1 0 1
	DATA 0 31
regGFX_IMU_C2PMSG_12 0 0x400c 1 0 1
	DATA 0 31
regGFX_IMU_C2PMSG_13 0 0x400d 1 0 1
	DATA 0 31
regGFX_IMU_C2PMSG_14 0 0x400e 1 0 1
	DATA 0 31
regGFX_IMU_C2PMSG_15 0 0x400f 1 0 1
	DATA 0 31
regGFX_IMU_C2PMSG_16 0 0x4010 1 0 1
	DATA 0 31
regGFX_IMU_C2PMSG_17 0 0x4011 1 0 1
	DATA 0 31
regGFX_IMU_C2PMSG_18 0 0x4012 1 0 1
	DATA 0 31
regGFX_IMU_C2PMSG_19 0 0x4013 1 0 1
	DATA 0 31
regGFX_IMU_C2PMSG_2 0 0x4002 1 0 1
	DATA 0 31
regGFX_IMU_C2PMSG_20 0 0x4014 1 0 1
	DATA 0 31
regGFX_IMU_C2PMSG_21 0 0x4015 1 0 1
	DATA 0 31
regGFX_IMU_C2PMSG_22 0 0x4016 1 0 1
	DATA 0 31
regGFX_IMU_C2PMSG_23 0 0x4017 1 0 1
	DATA 0 31
regGFX_IMU_C2PMSG_24 0 0x4018 1 0 1
	DATA 0 31
regGFX_IMU_C2PMSG_25 0 0x4019 1 0 1
	DATA 0 31
regGFX_IMU_C2PMSG_26 0 0x401a 1 0 1
	DATA 0 31
regGFX_IMU_C2PMSG_27 0 0x401b 1 0 1
	DATA 0 31
regGFX_IMU_C2PMSG_28 0 0x401c 1 0 1
	DATA 0 31
regGFX_IMU_C2PMSG_29 0 0x401d 1 0 1
	DATA 0 31
regGFX_IMU_C2PMSG_3 0 0x4003 1 0 1
	DATA 0 31
regGFX_IMU_C2PMSG_30 0 0x401e 1 0 1
	DATA 0 31
regGFX_IMU_C2PMSG_31 0 0x401f 1 0 1
	DATA 0 31
regGFX_IMU_C2PMSG_32 0 0x4020 1 0 1
	DATA 0 31
regGFX_IMU_C2PMSG_33 0 0x4021 1 0 1
	DATA 0 31
regGFX_IMU_C2PMSG_34 0 0x4022 1 0 1
	DATA 0 31
regGFX_IMU_C2PMSG_35 0 0x4023 1 0 1
	DATA 0 31
regGFX_IMU_C2PMSG_36 0 0x4024 1 0 1
	DATA 0 31
regGFX_IMU_C2PMSG_37 0 0x4025 1 0 1
	DATA 0 31
regGFX_IMU_C2PMSG_38 0 0x4026 1 0 1
	DATA 0 31
regGFX_IMU_C2PMSG_39 0 0x4027 1 0 1
	DATA 0 31
regGFX_IMU_C2PMSG_4 0 0x4004 1 0 1
	DATA 0 31
regGFX_IMU_C2PMSG_40 0 0x4028 1 0 1
	DATA 0 31
regGFX_IMU_C2PMSG_41 0 0x4029 1 0 1
	DATA 0 31
regGFX_IMU_C2PMSG_42 0 0x402a 1 0 1
	DATA 0 31
regGFX_IMU_C2PMSG_43 0 0x402b 1 0 1
	DATA 0 31
regGFX_IMU_C2PMSG_44 0 0x402c 1 0 1
	DATA 0 31
regGFX_IMU_C2PMSG_45 0 0x402d 1 0 1
	DATA 0 31
regGFX_IMU_C2PMSG_46 0 0x402e 1 0 1
	DATA 0 31
regGFX_IMU_C2PMSG_47 0 0x402f 1 0 1
	DATA 0 31
regGFX_IMU_C2PMSG_5 0 0x4005 1 0 1
	DATA 0 31
regGFX_IMU_C2PMSG_6 0 0x4006 1 0 1
	DATA 0 31
regGFX_IMU_C2PMSG_7 0 0x4007 1 0 1
	DATA 0 31
regGFX_IMU_C2PMSG_8 0 0x4008 1 0 1
	DATA 0 31
regGFX_IMU_C2PMSG_9 0 0x4009 1 0 1
	DATA 0 31
regGFX_IMU_C2PMSG_ACCESS_CTRL0 0 0x4040 8 0 1
	ACC0 0 2
	ACC1 3 5
	ACC2 6 8
	ACC3 9 11
	ACC4 12 14
	ACC5 15 17
	ACC6 18 20
	ACC7 21 23
regGFX_IMU_C2PMSG_ACCESS_CTRL1 0 0x4041 5 0 1
	ACC8_15 0 2
	ACC16_23 3 5
	ACC24_31 6 8
	ACC32_39 9 11
	ACC40_47 12 14
regGFX_IMU_CLK_CTRL 0 0x409d 7 0 1
	CG_OVR 0 0
	CG_OVR_CORE 1 1
	CLKDIV 4 4
	GFXBYPASSCLK_CHGTOG 8 8
	GFXBYPASSCLK_DONETOG 9 9
	GFXBYPASSCLK_DIV 16 22
	COOLDOWN_PERIOD 28 31
regGFX_IMU_CORE_CTRL 0 0x40b6 7 0 1
	CRESET 0 0
	CSTALL 1 1
	CDBGENABLE 2 2
	DRESET 3 3
	HALT_ON_RESET 4 4
	BREAK_IN 8 8
	BREAK_OUT_ACK 9 9
regGFX_IMU_CORE_INT_STATUS 0 0x407f 3 0 1
	INTERRUPT_24 24 24
	INTERRUPT_25 25 25
	INTERRUPT_29 29 29
regGFX_IMU_CORE_STATUS 0 0x40b7 10 0 1
	CBUSY 0 0
	PWAIT_MODE 1 1
	PSP_ACC_ERR 2 2
	CINTLEVEL 4 7
	BREAK_IN_ACK 8 8
	BREAK_OUT 9 9
	DEBUG_MODE 10 10
	P_FATAL_ERROR 11 11
	FAULT_SEVERITY_LEVEL 24 27
	FAULT_TYPE 28 31
regGFX_IMU_DOORBELL_CONTROL 0 0x409e 4 0 1
	OVR_EN 0 0
	FENCE_EN_OVR 1 1
	CP_DB_RESP_PEND_COUNT 24 30
	FENCE_EN_STATUS 31 31
regGFX_IMU_DPM_ACC 0 0x40a9 1 0 1
	COUNT 0 23
regGFX_IMU_DPM_CONTROL 0 0x40a8 3 0 1
	ACC_RESET 0 0
	ACC_START 1 1
	BUSY_MASK 2 17
regGFX_IMU_DPM_REF_COUNTER 0 0x40aa 1 0 1
	COUNT 0 23
regGFX_IMU_D_RAM_ADDR 0 0x40fc 1 0 1
	ADDR 2 15
regGFX_IMU_D_RAM_DATA 0 0x40fd 1 0 1
	DATA 0 31
regGFX_IMU_FENCE_CTRL 0 0x40b0 6 0 1
	ENABLED 0 0
	ARM_LOG 1 1
	GRBM_RSMU_FENCE_ENABLE 2 2
	FLUSH_ARBITER_CREDITS 3 3
	GFX_REG_FENCE_OVR_EN 8 8
	GFX_REG_FENCE_OVR 9 9
regGFX_IMU_FENCE_LOG_ADDR 0 0x40b2 1 0 1
	ADDR 2 19
regGFX_IMU_FENCE_LOG_INIT 0 0x40b1 2 0 1
	UNIT_ID 0 6
	INITIATOR_ID 7 16
regGFX_IMU_FUSESTRAP 0 0x4094 1 0 1
	BOOT_VID 0 8
regGFX_IMU_FUSE_CTRL 0 0x40e0 3 0 1
	DIV_OVR 0 4
	DIV_OVR_EN 5 5
	FORCE_DONE 6 6
regGFX_IMU_FW_GTS_HI 0 0x4079 1 0 1
	TSTAMP_HI 0 23
regGFX_IMU_FW_GTS_LO 0 0x4078 1 0 1
	TSTAMP_LO 0 31
regGFX_IMU_GAP_PWROK 0 0x40ba 1 0 1
	GAP_PWROK 0 0
regGFX_IMU_GFXCLK_BYPASS_CTRL 0 0x409c 1 0 1
	BYPASS_SEL 0 0
regGFX_IMU_GFX_IH_GASKET_CTRL 0 0x40ff 3 0 1
	SRSTB 0 0
	BUFFER_LEVEL 16 19
	BUFFER_OVERFLOW 20 20
regGFX_IMU_GFX_ISO_CTRL 0 0x40bf 5 0 1
	GFX2IMU_ISOn 0 0
	SOC_EA_SDF_VDCI_ISOn_EN 1 1
	SOC_UTCL2_ATHUB_VDCI_ISOn_EN 2 2
	GFX2SOC_ISOn 3 3
	GFX2SOC_CLK_ISOn 4 4
regGFX_IMU_GFX_RESET_CTRL 0 0x40bc 5 0 1
	HARD_RESETB 0 0
	EA_RESETB 1 1
	UTCL2_RESETB 2 2
	SDMA_RESETB 3 3
	GRBM_RESETB 4 4
regGFX_IMU_GTS_OFFSET_HI 0 0x407b 1 0 1
	GTS_OFFSET_HI 0 23
regGFX_IMU_GTS_OFFSET_LO 0 0x407a 1 0 1
	GTS_OFFSET_LO 0 31
regGFX_IMU_IH_CTRL_1 0 0x4090 1 0 1
	CONTEXT_ID 0 31
regGFX_IMU_IH_CTRL_2 0 0x4091 4 0 1
	CONTEXT_ID 0 7
	RING_ID 8 15
	VM_ID 16 19
	SRSTB 31 31
regGFX_IMU_IH_CTRL_3 0 0x4092 3 0 1
	SOURCE_ID 0 7
	VF_ID 8 12
	VF 13 13
regGFX_IMU_IH_STATUS 0 0x4093 1 0 1
	IH_BUSY 0 0
regGFX_IMU_I_RAM_ADDR 0 0x5f90 1 0 1
	ADDR 2 15
regGFX_IMU_I_RAM_DATA 0 0x5f91 1 0 1
	DATA 0 31
regGFX_IMU_MP1_MUTEX 0 0x4043 1 0 1
	MUTEX 0 1
regGFX_IMU_MSG_FLAGS 0 0x403f 1 0 1
	STATUS 0 31
regGFX_IMU_PIC_INTR 0 0x408c 1 0 1
	INTR_n 0 0
regGFX_IMU_PIC_INTR_ID 0 0x408d 1 0 1
	INTR_n 0 7
regGFX_IMU_PIC_INT_EDGE 0 0x4082 32 0 1
	EDGE_0 0 0
	EDGE_1 1 1
	EDGE_2 2 2
	EDGE_3 3 3
	EDGE_4 4 4
	EDGE_5 5 5
	EDGE_6 6 6
	EDGE_7 7 7
	EDGE_8 8 8
	EDGE_9 9 9
	EDGE_10 10 10
	EDGE_11 11 11
	EDGE_12 12 12
	EDGE_13 13 13
	EDGE_14 14 14
	EDGE_15 15 15
	EDGE_16 16 16
	EDGE_17 17 17
	EDGE_18 18 18
	EDGE_19 19 19
	EDGE_20 20 20
	EDGE_21 21 21
	EDGE_22 22 22
	EDGE_23 23 23
	EDGE_24 24 24
	EDGE_25 25 25
	EDGE_26 26 26
	EDGE_27 27 27
	EDGE_28 28 28
	EDGE_29 29 29
	EDGE_30 30 30
	EDGE_31 31 31
regGFX_IMU_PIC_INT_LVL 0 0x4081 32 0 1
	LVL_0 0 0
	LVL_1 1 1
	LVL_2 2 2
	LVL_3 3 3
	LVL_4 4 4
	LVL_5 5 5
	LVL_6 6 6
	LVL_7 7 7
	LVL_8 8 8
	LVL_9 9 9
	LVL_10 10 10
	LVL_11 11 11
	LVL_12 12 12
	LVL_13 13 13
	LVL_14 14 14
	LVL_15 15 15
	LVL_16 16 16
	LVL_17 17 17
	LVL_18 18 18
	LVL_19 19 19
	LVL_20 20 20
	LVL_21 21 21
	LVL_22 22 22
	LVL_23 23 23
	LVL_24 24 24
	LVL_25 25 25
	LVL_26 26 26
	LVL_27 27 27
	LVL_28 28 28
	LVL_29 29 29
	LVL_30 30 30
	LVL_31 31 31
regGFX_IMU_PIC_INT_MASK 0 0x4080 32 0 1
	MASK_0 0 0
	MASK_1 1 1
	MASK_2 2 2
	MASK_3 3 3
	MASK_4 4 4
	MASK_5 5 5
	MASK_6 6 6
	MASK_7 7 7
	MASK_8 8 8
	MASK_9 9 9
	MASK_10 10 10
	MASK_11 11 11
	MASK_12 12 12
	MASK_13 13 13
	MASK_14 14 14
	MASK_15 15 15
	MASK_16 16 16
	MASK_17 17 17
	MASK_18 18 18
	MASK_19 19 19
	MASK_20 20 20
	MASK_21 21 21
	MASK_22 22 22
	MASK_23 23 23
	MASK_24 24 24
	MASK_25 25 25
	MASK_26 26 26
	MASK_27 27 27
	MASK_28 28 28
	MASK_29 29 29
	MASK_30 30 30
	MASK_31 31 31
regGFX_IMU_PIC_INT_PRI_0 0 0x4083 4 0 1
	PRI_0 0 7
	PRI_1 8 15
	PRI_2 16 23
	PRI_3 24 31
regGFX_IMU_PIC_INT_PRI_1 0 0x4084 4 0 1
	PRI_4 0 7
	PRI_5 8 15
	PRI_6 16 23
	PRI_7 24 31
regGFX_IMU_PIC_INT_PRI_2 0 0x4085 4 0 1
	PRI_8 0 7
	PRI_9 8 15
	PRI_10 16 23
	PRI_11 24 31
regGFX_IMU_PIC_INT_PRI_3 0 0x4086 4 0 1
	PRI_12 0 7
	PRI_13 8 15
	PRI_14 16 23
	PRI_15 24 31
regGFX_IMU_PIC_INT_PRI_4 0 0x4087 4 0 1
	PRI_16 0 7
	PRI_17 8 15
	PRI_18 16 23
	PRI_19 24 31
regGFX_IMU_PIC_INT_PRI_5 0 0x4088 4 0 1
	PRI_20 0 7
	PRI_21 8 15
	PRI_22 16 23
	PRI_23 24 31
regGFX_IMU_PIC_INT_PRI_6 0 0x4089 4 0 1
	PRI_24 0 7
	PRI_25 8 15
	PRI_26 16 23
	PRI_27 24 31
regGFX_IMU_PIC_INT_PRI_7 0 0x408a 4 0 1
	PRI_28 0 7
	PRI_29 8 15
	PRI_30 16 23
	PRI_31 24 31
regGFX_IMU_PIC_INT_STATUS 0 0x408b 32 0 1
	INT_STATUS0 0 0
	INT_STATUS1 1 1
	INT_STATUS2 2 2
	INT_STATUS3 3 3
	INT_STATUS4 4 4
	INT_STATUS5 5 5
	INT_STATUS6 6 6
	INT_STATUS7 7 7
	INT_STATUS8 8 8
	INT_STATUS9 9 9
	INT_STATUS10 10 10
	INT_STATUS11 11 11
	INT_STATUS12 12 12
	INT_STATUS13 13 13
	INT_STATUS14 14 14
	INT_STATUS15 15 15
	INT_STATUS16 16 16
	INT_STATUS17 17 17
	INT_STATUS18 18 18
	INT_STATUS19 19 19
	INT_STATUS20 20 20
	INT_STATUS21 21 21
	INT_STATUS22 22 22
	INT_STATUS23 23 23
	INT_STATUS24 24 24
	INT_STATUS25 25 25
	INT_STATUS26 26 26
	INT_STATUS27 27 27
	INT_STATUS28 28 28
	INT_STATUS29 29 29
	INT_STATUS30 30 30
	INT_STATUS31 31 31
regGFX_IMU_PROGRAM_CTR 0 0x40b5 1 0 1
	PC 0 31
regGFX_IMU_PWRMGT_IRQ_CTRL 0 0x4042 1 0 1
	REQ 0 0
regGFX_IMU_PWROK 0 0x40b9 1 0 1
	PWROK 0 0
regGFX_IMU_PWROKRAW 0 0x40b8 1 0 1
	PWROKRAW 0 0
regGFX_IMU_RESETn 0 0x40bb 1 0 1
	Cpl_RESETn 0 0
regGFX_IMU_RLC_BOOTLOADER_ADDR_HI 0 0x5f81 1 0 1
	ADDR_HI 0 31
regGFX_IMU_RLC_BOOTLOADER_ADDR_LO 0 0x5f82 1 0 1
	ADDR_LO 0 31
regGFX_IMU_RLC_BOOTLOADER_SIZE 0 0x5f83 1 0 1
	SIZE 0 25
regGFX_IMU_RLC_CG_CTRL 0 0x40a0 2 0 1
	FORCE_CGCG 0 0
	MGCG_EARLY_EN 1 1
regGFX_IMU_RLC_CMD 0 0x404b 1 0 1
	CMD 0 31
regGFX_IMU_RLC_DATA_0 0 0x404a 1 0 1
	DATA 0 31
regGFX_IMU_RLC_DATA_1 0 0x4049 1 0 1
	DATA 0 31
regGFX_IMU_RLC_DATA_2 0 0x4048 1 0 1
	DATA 0 31
regGFX_IMU_RLC_DATA_3 0 0x4047 1 0 1
	DATA 0 31
regGFX_IMU_RLC_DATA_4 0 0x4046 1 0 1
	DATA 0 31
regGFX_IMU_RLC_GTS_OFFSET_HI 0 0x407d 1 0 1
	GTS_OFFSET_HI 0 23
regGFX_IMU_RLC_GTS_OFFSET_LO 0 0x407c 1 0 1
	GTS_OFFSET_LO 0 31
regGFX_IMU_RLC_MSG_STATUS 0 0x404f 5 0 1
	IMU2RLC_BUSY 0 0
	IMU2RLC_MSG_ERROR 1 1
	RLC2IMU_MSGDONE 16 16
	RLC2IMU_CHGTOG 30 30
	RLC2IMU_DONETOG 31 31
regGFX_IMU_RLC_MUTEX 0 0x404c 1 0 1
	MUTEX 0 1
regGFX_IMU_RLC_OVERRIDE 0 0x40a3 1 0 1
	DS_ALLOW 0 0
regGFX_IMU_RLC_RAM_ADDR_HIGH 0 0x40ad 1 0 1
	ADDR_MSB 0 15
regGFX_IMU_RLC_RAM_ADDR_LOW 0 0x40ae 1 0 1
	ADDR_LSB 0 31
regGFX_IMU_RLC_RAM_DATA 0 0x40af 1 0 1
	DATA 0 31
regGFX_IMU_RLC_RAM_INDEX 0 0x40ac 3 0 1
	INDEX 0 7
	RLC_INDEX 16 23
	RAM_VALID 31 31
regGFX_IMU_RLC_RESET_VECTOR 0 0x40a2 4 0 1
	COLD_VS_GFXOFF 0 0
	WARM_RESET_EXIT 2 2
	VF_FLR_EXIT 3 3
	VECTOR 4 7
regGFX_IMU_RLC_STATUS 0 0x4054 4 0 1
	PD_ACTIVE 0 0
	RLC_ALIVE 1 1
	TBD2 2 2
	TBD3 3 3
regGFX_IMU_RLC_THROTTLE_GFX 0 0x40a1 1 0 1
	THROTTLE_EN 0 0
regGFX_IMU_SCRATCH_0 0 0x4068 1 0 1
	DATA 0 31
regGFX_IMU_SCRATCH_1 0 0x4069 1 0 1
	DATA 0 31
regGFX_IMU_SCRATCH_10 0 0x4072 1 0 1
	DATA 0 31
regGFX_IMU_SCRATCH_11 0 0x4073 1 0 1
	DATA 0 31
regGFX_IMU_SCRATCH_12 0 0x4074 1 0 1
	DATA 0 31
regGFX_IMU_SCRATCH_13 0 0x4075 1 0 1
	DATA 0 31
regGFX_IMU_SCRATCH_14 0 0x4076 1 0 1
	DATA 0 31
regGFX_IMU_SCRATCH_15 0 0x4077 1 0 1
	DATA 0 31
regGFX_IMU_SCRATCH_2 0 0x406a 1 0 1
	DATA 0 31
regGFX_IMU_SCRATCH_3 0 0x406b 1 0 1
	DATA 0 31
regGFX_IMU_SCRATCH_4 0 0x406c 1 0 1
	DATA 0 31
regGFX_IMU_SCRATCH_5 0 0x406d 1 0 1
	DATA 0 31
regGFX_IMU_SCRATCH_6 0 0x406e 1 0 1
	DATA 0 31
regGFX_IMU_SCRATCH_7 0 0x406f 1 0 1
	DATA 0 31
regGFX_IMU_SCRATCH_8 0 0x4070 1 0 1
	DATA 0 31
regGFX_IMU_SCRATCH_9 0 0x4071 1 0 1
	DATA 0 31
regGFX_IMU_SMUIO_VIDCHG_CTRL 0 0x4098 5 0 1
	REQ 0 0
	DATA 1 9
	PSIEN 10 10
	ACK 11 11
	SRC_SEL 31 31
regGFX_IMU_SOC_ADDR 0 0x405a 1 0 1
	ADDR 0 31
regGFX_IMU_SOC_DATA 0 0x4059 1 0 1
	DATA 0 31
regGFX_IMU_SOC_REQ 0 0x405b 3 0 1
	REQ_BUSY 0 0
	R_W 1 1
	ERR 31 31
regGFX_IMU_STATUS 0 0x4055 16 0 1
	ALLOW_GFXOFF 0 0
	ALLOW_FA_DCS 1 1
	TBD2 2 2
	TBD3 3 3
	TBD4 4 4
	TBD5 5 5
	TBD6 6 6
	TBD7 7 7
	TBD8 8 8
	TBD9 9 9
	TBD10 10 10
	TBD11 11 11
	TBD12 12 12
	TBD13 13 13
	TBD14 14 14
	DISABLE_GFXCLK_DS 15 15
regGFX_IMU_TELEMETRY 0 0x4060 8 0 1
	TELEMETRY_ENTRIES 0 4
	TELEMETRY_DATA_SAMPLE_SIZE 5 5
	FIFO_OVERFLOW 6 6
	FIFO_UNDERFLOW 7 7
	FSM_STATE 8 10
	SVI_TYPE 12 13
	ENABLE_FIFO 30 30
	ENABLE_IMU_RLC_TELEMETRY 31 31
regGFX_IMU_TELEMETRY_DATA 0 0x4061 2 0 1
	CURRENT 0 15
	VOLTAGE 16 31
regGFX_IMU_TELEMETRY_TEMPERATURE 0 0x4062 1 0 1
	TEMPERATURE 0 15
regGFX_IMU_TIMER0_CMP0 0 0x40c4 1 0 1
	VALUE 0 31
regGFX_IMU_TIMER0_CMP1 0 0x40c5 1 0 1
	VALUE 0 31
regGFX_IMU_TIMER0_CMP3 0 0x40c7 1 0 1
	VALUE 0 31
regGFX_IMU_TIMER0_CMP_AUTOINC 0 0x40c2 4 0 1
	AUTOINC_EN0 0 0
	AUTOINC_EN1 1 1
	AUTOINC_EN2 2 2
	AUTOINC_EN3 3 3
regGFX_IMU_TIMER0_CMP_INTEN 0 0x40c3 4 0 1
	INT_EN0 0 0
	INT_EN1 1 1
	INT_EN2 2 2
	INT_EN3 3 3
regGFX_IMU_TIMER0_CTRL0 0 0x40c0 4 0 1
	START_STOP 0 0
	CLEAR 8 8
	UP_DOWN 16 16
	PULSE_EN 24 24
regGFX_IMU_TIMER0_CTRL1 0 0x40c1 3 0 1
	PWM_EN 0 0
	TS_MODE 8 8
	SAT_EN 16 16
regGFX_IMU_TIMER0_VALUE 0 0x40c8 1 0 1
	VALUE 0 31
regGFX_IMU_TIMER1_CMP0 0 0x40cd 1 0 1
	VALUE 0 31
regGFX_IMU_TIMER1_CMP1 0 0x40ce 1 0 1
	VALUE 0 31
regGFX_IMU_TIMER1_CMP3 0 0x40d0 1 0 1
	VALUE 0 31
regGFX_IMU_TIMER1_CMP_AUTOINC 0 0x40cb 4 0 1
	AUTOINC_EN0 0 0
	AUTOINC_EN1 1 1
	AUTOINC_EN2 2 2
	AUTOINC_EN3 3 3
regGFX_IMU_TIMER1_CMP_INTEN 0 0x40cc 4 0 1
	INT_EN0 0 0
	INT_EN1 1 1
	INT_EN2 2 2
	INT_EN3 3 3
regGFX_IMU_TIMER1_CTRL0 0 0x40c9 4 0 1
	START_STOP 0 0
	CLEAR 8 8
	UP_DOWN 16 16
	PULSE_EN 24 24
regGFX_IMU_TIMER1_CTRL1 0 0x40ca 3 0 1
	PWM_EN 0 0
	TS_MODE 8 8
	SAT_EN 16 16
regGFX_IMU_TIMER1_VALUE 0 0x40d1 1 0 1
	VALUE 0 31
regGFX_IMU_TIMER2_CMP0 0 0x40d6 1 0 1
	VALUE 0 31
regGFX_IMU_TIMER2_CMP1 0 0x40d7 1 0 1
	VALUE 0 31
regGFX_IMU_TIMER2_CMP3 0 0x40d9 1 0 1
	VALUE 0 31
regGFX_IMU_TIMER2_CMP_AUTOINC 0 0x40d4 4 0 1
	AUTOINC_EN0 0 0
	AUTOINC_EN1 1 1
	AUTOINC_EN2 2 2
	AUTOINC_EN3 3 3
regGFX_IMU_TIMER2_CMP_INTEN 0 0x40d5 4 0 1
	INT_EN0 0 0
	INT_EN1 1 1
	INT_EN2 2 2
	INT_EN3 3 3
regGFX_IMU_TIMER2_CTRL0 0 0x40d2 4 0 1
	START_STOP 0 0
	CLEAR 8 8
	UP_DOWN 16 16
	PULSE_EN 24 24
regGFX_IMU_TIMER2_CTRL1 0 0x40d3 3 0 1
	PWM_EN 0 0
	TS_MODE 8 8
	SAT_EN 16 16
regGFX_IMU_TIMER2_VALUE 0 0x40da 1 0 1
	VALUE 0 31
regGFX_IMU_VDCI_RESET_CTRL 0 0x40be 5 0 1
	SOC2GFX_VDCI_RESETn 0 0
	SOC_EA_SDF_VDCI_RESET 1 1
	SOC_UTCL2_ATHUB_VDCI_RESET 2 2
	SOC_IMUAXI_SYSHUB_VDCI_RESET 3 3
	IMU2GFX_VDCI_RESETn 4 4
regGFX_IMU_VF_CTRL 0 0x405c 3 0 1
	VF 0 0
	VFID 1 6
	QOS 7 10
regGFX_PIPE_CONTROL 0 0x100d 4 0 0
	HYSTERESIS_CNT 0 12
	RESERVED 13 15
	CONTEXT_SUSPEND_EN 16 16
	CONTEXT_SUSPEND_STALL_EN 17 17
regGFX_PIPE_PRIORITY 0 0x587f 1 0 1
	HP_PIPE_SELECT 0 0
regGL1A_PERFCOUNTER0_HI 0 0x35c1 1 0 1
	PERFCOUNTER_HI 0 31
regGL1A_PERFCOUNTER0_LO 0 0x35c0 1 0 1
	PERFCOUNTER_LO 0 31
regGL1A_PERFCOUNTER0_SELECT 0 0x3dc0 5 0 1
	PERF_SEL 0 9
	PERF_SEL1 10 19
	CNTR_MODE 20 23
	PERF_MODE1 24 27
	PERF_MODE 28 31
regGL1A_PERFCOUNTER0_SELECT1 0 0x3dc1 4 0 1
	PERF_SEL2 0 9
	PERF_SEL3 10 19
	PERF_MODE2 24 27
	PERF_MODE3 28 31
regGL1A_PERFCOUNTER1_HI 0 0x35c3 1 0 1
	PERFCOUNTER_HI 0 31
regGL1A_PERFCOUNTER1_LO 0 0x35c2 1 0 1
	PERFCOUNTER_LO 0 31
regGL1A_PERFCOUNTER1_SELECT 0 0x3dc2 3 0 1
	PERF_SEL 0 9
	CNTR_MODE 20 23
	PERF_MODE 28 31
regGL1A_PERFCOUNTER2_HI 0 0x35c5 1 0 1
	PERFCOUNTER_HI 0 31
regGL1A_PERFCOUNTER2_LO 0 0x35c4 1 0 1
	PERFCOUNTER_LO 0 31
regGL1A_PERFCOUNTER2_SELECT 0 0x3dc3 3 0 1
	PERF_SEL 0 9
	CNTR_MODE 20 23
	PERF_MODE 28 31
regGL1A_PERFCOUNTER3_HI 0 0x35c7 1 0 1
	PERFCOUNTER_HI 0 31
regGL1A_PERFCOUNTER3_LO 0 0x35c6 1 0 1
	PERFCOUNTER_LO 0 31
regGL1A_PERFCOUNTER3_SELECT 0 0x3dc4 3 0 1
	PERF_SEL 0 9
	CNTR_MODE 20 23
	PERF_MODE 28 31
regGL1C_CTRL 0 0x2d40 16 0 1
	FORCE_MISS 0 0
	FORCE_HIT 1 1
	NOFILL_32B 2 2
	NOFILL_64B 3 3
	LATENCY_FIFO_SIZE 4 7
	ACK_QUEUE_DISABLE 8 8
	RMI_META_READ_MISS_QUEUE_DISABLE 9 9
	HIT_QUEUE_DISABLE 10 10
	GL2_REQ_CREDITS 11 17
	GL2_DATA_CREDITS 18 24
	TO_L1_REPEATER_FGCG_DISABLE 25 25
	TO_L2_REPEATER_FGCG_DISABLE 26 26
	GCR_RSP_FGCG_DISABLE 27 27
	DISABLE_HASH_TO_UPPER_16_SETS 28 28
	DISABLE_PERF_WR_DATA_ALLOC_COUNT 29 29
	DISABLE_PERF_SPLIT_EVICT_WRITE 30 30
regGL1C_CTRL2 0 0x2d46 3 0 1
	UTCL0_INFLIGHT_MAX 0 7
	UTCL0_SD_SIDEBAND_IF_DISABLE 8 8
	REDUCE_REQ_PROTECTION_LINE_LEVEL 9 13
regGL1C_PERFCOUNTER0_HI 0 0x33a1 1 0 1
	PERFCOUNTER_HI 0 31
regGL1C_PERFCOUNTER0_LO 0 0x33a0 1 0 1
	PERFCOUNTER_LO 0 31
regGL1C_PERFCOUNTER0_SELECT 0 0x3ba0 5 0 1
	PERF_SEL 0 9
	PERF_SEL1 10 19
	CNTR_MODE 20 23
	PERF_MODE1 24 27
	PERF_MODE 28 31
regGL1C_PERFCOUNTER0_SELECT1 0 0x3ba1 4 0 1
	PERF_SEL2 0 9
	PERF_SEL3 10 19
	PERF_MODE2 24 27
	PERF_MODE3 28 31
regGL1C_PERFCOUNTER1_HI 0 0x33a3 1 0 1
	PERFCOUNTER_HI 0 31
regGL1C_PERFCOUNTER1_LO 0 0x33a2 1 0 1
	PERFCOUNTER_LO 0 31
regGL1C_PERFCOUNTER1_SELECT 0 0x3ba2 3 0 1
	PERF_SEL 0 9
	CNTR_MODE 20 23
	PERF_MODE 28 31
regGL1C_PERFCOUNTER2_HI 0 0x33a5 1 0 1
	PERFCOUNTER_HI 0 31
regGL1C_PERFCOUNTER2_LO 0 0x33a4 1 0 1
	PERFCOUNTER_LO 0 31
regGL1C_PERFCOUNTER2_SELECT 0 0x3ba3 3 0 1
	PERF_SEL 0 9
	CNTR_MODE 20 23
	PERF_MODE 28 31
regGL1C_PERFCOUNTER3_HI 0 0x33a7 1 0 1
	PERFCOUNTER_HI 0 31
regGL1C_PERFCOUNTER3_LO 0 0x33a6 1 0 1
	PERFCOUNTER_LO 0 31
regGL1C_PERFCOUNTER3_SELECT 0 0x3ba4 3 0 1
	PERF_SEL 0 9
	CNTR_MODE 20 23
	PERF_MODE 28 31
regGL1C_STATUS 0 0x2d41 20 0 1
	INPUT_BUFFER_VC0_FIFO_FULL 0 0
	OUTPUT_FIFOS_BUSY 1 1
	SRC_DATA_FIFO_VC0_FULL 2 2
	GL2_REQ_VC0_STALL 3 3
	GL2_DATA_VC0_STALL 4 4
	GL2_REQ_VC1_STALL 5 5
	GL2_DATA_VC1_STALL 6 6
	INPUT_BUFFER_VC0_BUSY 7 7
	SRC_DATA_FIFO_VC0_BUSY 8 8
	GL2_RH_BUSY 9 9
	NUM_REQ_PENDING_FROM_L2 10 19
	LATENCY_FIFO_FULL_STALL 20 20
	TAG_STALL 21 21
	TAG_BUSY 22 22
	TAG_ACK_STALL 23 23
	TAG_GCR_INV_STALL 24 24
	TAG_NO_AVAILABLE_LINE_TO_EVICT_STALL 25 25
	TAG_EVICT 26 26
	TAG_REQUEST_STATE_OPERATION 27 30
	TRACKER_LAST_SET_MATCHES_CURRENT_SET 31 31
regGL1C_UTCL0_CNTL2 0 0x2d43 9 0 1
	SPARE 0 7
	COMP_SYNC_DISABLE 8 8
	MTYPE_OVRD_DIS 9 9
	ANY_LINE_VALID 10 10
	FORCE_SNOOP 14 14
	DISABLE_BURST 17 17
	FORCE_FRAG_2M_TO_64K 26 26
	FGCG_DISABLE 30 30
	BIG_PAGE_DISABLE 31 31
regGL1C_UTCL0_RETRY 0 0x2d45 2 0 1
	INCR 0 7
	COUNT 8 11
regGL1C_UTCL0_STATUS 0 0x2d44 3 0 1
	FAULT_DETECTED 0 0
	RETRY_DETECTED 1 1
	PRT_DETECTED 2 2
regGL1H_ARB_CTRL 0 0x2e40 5 0 1
	REQ_FGCG_DISABLE 0 0
	SRC_FGCG_DISABLE 1 1
	RET_FGCG_DISABLE 2 2
	CHICKEN_BITS 3 10
	PERF_CNTR_EN_OVERRIDE 11 11
regGL1H_ARB_STATUS 0 0x2e44 2 0 1
	REQ_ARB_BUSY 0 0
	CLIENT1_ILLEGAL_REQ 1 1
regGL1H_BURST_CTRL 0 0x2e43 3 0 1
	MAX_BURST_SIZE 0 2
	BURST_DISABLE 3 3
	SPARE_BURST_CTRL_BITS 4 5
regGL1H_BURST_MASK 0 0x2e42 1 0 1
	BURST_ADDR_MASK 0 7
regGL1H_GL1_CREDITS 0 0x2e41 1 0 1
	GL1_REQ_CREDITS 0 7
regGL1H_ICG_CTRL 0 0x50e8 9 0 1
	REG_DCLK_OVERRIDE 0 0
	REQ_ARB_DCLK_OVERRIDE 1 1
	PERFMON_DCLK_OVERRIDE 2 2
	REQ_ARB_CLI0_DCLK_OVERRIDE 3 3
	REQ_ARB_CLI1_DCLK_OVERRIDE 4 4
	REQ_ARB_CLI2_DCLK_OVERRIDE 5 5
	REQ_ARB_CLI3_DCLK_OVERRIDE 6 6
	SRC_DCLK_OVERRIDE 7 7
	RET_DCLK_OVERRIDE 8 8
regGL1H_PERFCOUNTER0_HI 0 0x35d1 1 0 1
	PERFCOUNTER_HI 0 31
regGL1H_PERFCOUNTER0_LO 0 0x35d0 1 0 1
	PERFCOUNTER_LO 0 31
regGL1H_PERFCOUNTER0_SELECT 0 0x3dd0 5 0 1
	PERF_SEL 0 9
	PERF_SEL1 10 19
	CNTR_MODE 20 23
	PERF_MODE1 24 27
	PERF_MODE 28 31
regGL1H_PERFCOUNTER0_SELECT1 0 0x3dd1 4 0 1
	PERF_SEL2 0 9
	PERF_SEL3 10 19
	PERF_MODE2 24 27
	PERF_MODE3 28 31
regGL1H_PERFCOUNTER1_HI 0 0x35d3 1 0 1
	PERFCOUNTER_HI 0 31
regGL1H_PERFCOUNTER1_LO 0 0x35d2 1 0 1
	PERFCOUNTER_LO 0 31
regGL1H_PERFCOUNTER1_SELECT 0 0x3dd2 3 0 1
	PERF_SEL 0 9
	CNTR_MODE 20 23
	PERF_MODE 28 31
regGL1H_PERFCOUNTER2_HI 0 0x35d5 1 0 1
	PERFCOUNTER_HI 0 31
regGL1H_PERFCOUNTER2_LO 0 0x35d4 1 0 1
	PERFCOUNTER_LO 0 31
regGL1H_PERFCOUNTER2_SELECT 0 0x3dd3 3 0 1
	PERF_SEL 0 9
	CNTR_MODE 20 23
	PERF_MODE 28 31
regGL1H_PERFCOUNTER3_HI 0 0x35d7 1 0 1
	PERFCOUNTER_HI 0 31
regGL1H_PERFCOUNTER3_LO 0 0x35d6 1 0 1
	PERFCOUNTER_LO 0 31
regGL1H_PERFCOUNTER3_SELECT 0 0x3dd4 3 0 1
	PERF_SEL 0 9
	CNTR_MODE 20 23
	PERF_MODE 28 31
regGL1I_GL1R_MGCG_OVERRIDE 0 0x50e4 7 0 1
	GL1A_GL1IR_MGCG_SCLK_OVERRIDE 0 0
	GL1A_GL1IR_MGCG_RET_DCLK_OVERRIDE 1 1
	GL1A_GL1IW_MGCG_SCLK_OVERRIDE 2 2
	GL1A_GL1IW_MGCG_RET_DCLK_OVERRIDE 3 3
	GL1A_GL1IW_MGCG_SRC_DCLK_OVERRIDE 4 4
	GL1A_GL1R_SRC_MGCG_SCLK_OVERRIDE 5 5
	GL1A_GL1R_RET_MGCG_SCLK_OVERRIDE 6 6
regGL1I_GL1R_REP_FGCG_OVERRIDE 0 0x2d05 4 0 1
	GL1A_GL1IR_REP_FGCG_OVERRIDE 0 0
	GL1A_GL1IW_REP_FGCG_OVERRIDE 1 1
	GL1A_GL1R_SRC_REP_FGCG_OVERRIDE 2 2
	GL1A_GL1R_RET_REP_FGCG_OVERRIDE 3 3
regGL1_ARB_CTRL 0 0x2d00 4 0 1
	NUM_MEM_PIPES 0 1
	FGCG_DISABLE 2 2
	PERF_CNTR_EN_OVERRIDE 3 3
	CHICKEN_BITS 4 11
regGL1_ARB_STATUS 0 0x2d03 2 0 1
	REQ_ARB_BUSY 0 0
	RET_ARB_BUSY 1 1
regGL1_DRAM_BURST_CTRL 0 0x2d04 5 0 1
	MAX_DRAM_BURST 0 2
	BURST_DISABLE 3 3
	GATHER_64B_BURST_DISABLE 4 4
	GATHER_32B_BURST_DISABLE 5 5
	WRITE_BURSTABLE_STALL_DISABLE 8 8
regGL1_DRAM_BURST_MASK 0 0x2d02 1 0 1
	DRAM_BURST_ADDR_MASK 0 7
regGL1_PIPE_STEER 0 0x5b84 4 0 1
	PIPE0 0 1
	PIPE1 2 3
	PIPE2 4 5
	PIPE3 6 7
regGL2A_ADDR_MATCH_CTRL 0 0x2e20 1 0 1
	DISABLE 0 31
regGL2A_ADDR_MATCH_MASK 0 0x2e21 1 0 1
	ADDR_MASK 0 31
regGL2A_ADDR_MATCH_SIZE 0 0x2e22 1 0 1
	MAX_COUNT 0 2
regGL2A_CTRL 0 0x2e24 9 0 1
	RTN_ARB_TIMER_RESET_VALUE 0 0
	STAY_ON_BURST 1 1
	FGCG_OVERRIDE 2 2
	CLIENT_ARB_PRIO_STAY 3 3
	GCRD_CREDIT_SAFE_REG 4 7
	REQ_CREDIT_SAFE_REG 8 11
	WRITE_COMBINE_TIMEOUT_COUNT 12 16
	INTERNAL_RETURN_BYPASS_ENABLE 17 17
	ADDR_REMOVE_COLBITS 18 18
regGL2A_PERFCOUNTER0_HI 0 0x3391 1 0 1
	PERFCOUNTER_HI 0 31
regGL2A_PERFCOUNTER0_LO 0 0x3390 1 0 1
	PERFCOUNTER_LO 0 31
regGL2A_PERFCOUNTER0_SELECT 0 0x3b90 5 0 1
	PERF_SEL 0 9
	PERF_SEL1 10 19
	CNTR_MODE 20 23
	PERF_MODE1 24 27
	PERF_MODE 28 31
regGL2A_PERFCOUNTER0_SELECT1 0 0x3b91 4 0 1
	PERF_SEL2 0 9
	PERF_SEL3 10 19
	PERF_MODE2 24 27
	PERF_MODE3 28 31
regGL2A_PERFCOUNTER1_HI 0 0x3393 1 0 1
	PERFCOUNTER_HI 0 31
regGL2A_PERFCOUNTER1_LO 0 0x3392 1 0 1
	PERFCOUNTER_LO 0 31
regGL2A_PERFCOUNTER1_SELECT 0 0x3b92 5 0 1
	PERF_SEL 0 9
	PERF_SEL1 10 19
	CNTR_MODE 20 23
	PERF_MODE1 24 27
	PERF_MODE 28 31
regGL2A_PERFCOUNTER1_SELECT1 0 0x3b93 4 0 1
	PERF_SEL2 0 9
	PERF_SEL3 10 19
	PERF_MODE2 24 27
	PERF_MODE3 28 31
regGL2A_PERFCOUNTER2_HI 0 0x3395 1 0 1
	PERFCOUNTER_HI 0 31
regGL2A_PERFCOUNTER2_LO 0 0x3394 1 0 1
	PERFCOUNTER_LO 0 31
regGL2A_PERFCOUNTER2_SELECT 0 0x3b94 3 0 1
	PERF_SEL 0 9
	CNTR_MODE 20 23
	PERF_MODE 28 31
regGL2A_PERFCOUNTER3_HI 0 0x3397 1 0 1
	PERFCOUNTER_HI 0 31
regGL2A_PERFCOUNTER3_LO 0 0x3396 1 0 1
	PERFCOUNTER_LO 0 31
regGL2A_PERFCOUNTER3_SELECT 0 0x3b95 3 0 1
	PERF_SEL 0 9
	CNTR_MODE 20 23
	PERF_MODE 28 31
regGL2A_PRIORITY_CTRL 0 0x2e23 1 0 1
	DISABLE 0 31
regGL2A_RESP_THROTTLE_CTRL 0 0x2e2a 3 0 1
	DISABLE 0 15
	CREDIT_GL1 16 23
	CREDIT_CH 24 31
regGL2C_ADDR_MATCH_MASK 0 0x2e03 1 0 1
	ADDR_MASK 0 31
regGL2C_ADDR_MATCH_SIZE 0 0x2e04 1 0 1
	MAX_COUNT 0 2
regGL2C_CM_CTRL0 0 0x2e07 1 0 1
	HASH_MASK 0 31
regGL2C_CM_CTRL1 0 0x2e08 11 0 1
	HASH_MASK 0 3
	BURST_TIMER 8 15
	RVF_SIZE 16 19
	WRITE_COH_MODE 23 24
	MDC_ARB_MODE 25 25
	READ_REQ_ONLY 26 26
	COMP_TO_CONSTANT_EN 27 27
	COMP_TO_SINGLE_EN 28 28
	BURST_MODE 29 29
	UNCOMP_READBACK_FILTER 30 30
	WAIT_ATOMIC_RECOMP_WRITE 31 31
regGL2C_CM_CTRL2 0 0x2e0b 11 0 1
	READ_BURST_TIMER 0 7
	VRS_DISABLE 8 8
	SKIP_LOW_COMP_RATIO 9 9
	CM_NBC_IND64_DISABLE 10 10
	PARTIAL_WR_OPT_MODE 11 11
	PARTIAL_WR_OPT_METADATA_WR_MODE 12 12
	PARTIAL_WR_OPT_MAX_UNCOMP_BLK_SZ_MODE 13 14
	PARTIAL_WR_OPT_SECTOR_READBACK_MODE 15 15
	RECOMP_DISABLE 16 16
	DCC_COMP_KEY_ERROR_DETECTION_EN 17 17
	DCC_CLEAR_FRAG2DCC_KEY_ERROR_CODE 18 18
regGL2C_CM_STALL 0 0x2e09 1 0 1
	QUEUE 0 31
regGL2C_CTRL 0 0x2e00 13 0 1
	CACHE_SIZE 0 1
	RATE 2 3
	WRITEBACK_MARGIN 4 7
	METADATA_LATENCY_FIFO_SIZE 8 11
	SRC_FIFO_SIZE 12 15
	LATENCY_FIFO_SIZE 16 19
	METADATA_TO_HI_PRIORITY 20 20
	LINEAR_SET_HASH 21 21
	FORCE_HIT_QUEUE_POP 22 23
	MDC_SIZE 24 25
	METADATA_TO_HIT_QUEUE 26 26
	IGNORE_FULLY_WRITTEN 27 27
	MDC_SIDEBAND_FIFO_SIZE 28 31
regGL2C_CTRL2 0 0x2e01 17 0 1
	PROBE_FIFO_SIZE 0 3
	ADDR_MATCH_DISABLE 4 4
	FILL_SIZE_32 5 5
	RB_TO_HI_PRIORITY 6 6
	HIT_UNDER_MISS_DISABLE 7 7
	RO_DISABLE 8 8
	FORCE_MDC_INV 9 9
	GCR_ARB_CTRL 10 12
	GCR_ALL_SET 13 13
	FILL_SIZE_64 17 17
	USE_EA_EARLYWRRET_ON_WRITEBACK 18 18
	WRITEBACK_ALL_WAIT_FOR_ALL_EA_WRITE_COMPLETE 19 19
	METADATA_VOLATILE_EN 20 20
	RB_VOLATILE_EN 21 21
	PROBE_UNSHARED_EN 22 22
	MAX_MIN_CTRL 23 24
	MDC_UC_TO_C_RO_EN 26 26
regGL2C_CTRL3 0 0x2e0c 26 0 1
	METADATA_MTYPE_COHERENCY 0 1
	METADATA_NOFILL 3 3
	METADATA_NEXT_CL_PREFETCH 4 4
	BANK_LINEAR_HASH_MODE 5 5
	HTILE_TO_HI_PRIORITY 6 6
	UNCACHED_WRITE_ATOMIC_TO_UC_WRITE 7 7
	IO_CHANNEL_ENABLE 8 8
	FMASK_TO_HI_PRIORITY 9 9
	DCC_CMASK_TO_HI_PRIORITY 10 10
	BANK_LINEAR_HASH_ENABLE 11 11
	HASH_256B_ENABLE 12 12
	DECOMP_NBC_IND64_DISABLE 13 13
	FORCE_READ_ON_WRITE_OP 14 14
	FGCG_OVERRIDE 15 15
	FORCE_MTYPE_UC 16 16
	DGPU_SHARED_MODE 17 17
	WRITE_SET_SECTOR_FULLY_WRITTEN 18 18
	EA_READ_SIZE_LIMIT 19 19
	READ_BYPASS_AS_UC 20 20
	WB_OPT_ENABLE 21 21
	WB_OPT_BURST_MAX_COUNT 22 23
	SET_GROUP_LINEAR_HASH_ENABLE 24 24
	EA_GMI_DISABLE 25 25
	SQC_TO_HI_PRIORITY 26 26
	INF_NAN_CLAMP 27 27
	SCRATCH 28 31
regGL2C_CTRL4 0 0x2e17 13 0 1
	METADATA_WR_OP_CID 0 0
	SPA_CHANNEL_ENABLE 1 1
	SRC_FIFO_MDC_LOW_PRIORITY 2 2
	WRITEBACK_FIFO_STALL_ENABLE 3 3
	CM_MGCG_MODE 4 4
	MDC_MGCG_MODE 5 5
	TAG_MGCG_MODE 6 6
	CORE_MGCG_MODE 7 7
	EXECUTE_MGCG_MODE 8 8
	EA_NACK_DISABLE 9 9
	FED_SAFE_MODE 10 10
	FLUSH_SET_COUNTER_MASK_DISABLE 11 11
	NO_WRITE_ACK_TO_HIT_QUEUE 26 26
regGL2C_DISCARD_STALL_CTRL 0 0x2e18 4 0 1
	LIMIT 0 14
	WINDOW 15 29
	DROP_NEXT 30 30
	ENABLE 31 31
regGL2C_LB_CTR_CTRL 0 0x2e0d 4 0 1
	START 0 0
	LOAD 1 1
	CLEAR 2 2
	PERF_CNTR_EN_OVERRIDE 31 31
regGL2C_LB_CTR_SEL0 0 0x2e12 4 0 1
	SEL0 0 7
	DIV0 15 15
	SEL1 16 23
	DIV1 31 31
regGL2C_LB_CTR_SEL1 0 0x2e13 4 0 1
	SEL2 0 7
	DIV2 15 15
	SEL3 16 23
	DIV3 31 31
regGL2C_LB_DATA0 0 0x2e0e 1 0 1
	DATA 0 31
regGL2C_LB_DATA1 0 0x2e0f 1 0 1
	DATA 0 31
regGL2C_LB_DATA2 0 0x2e10 1 0 1
	DATA 0 31
regGL2C_LB_DATA3 0 0x2e11 1 0 1
	DATA 0 31
regGL2C_PERFCOUNTER0_HI 0 0x3381 1 0 1
	PERFCOUNTER_HI 0 31
regGL2C_PERFCOUNTER0_LO 0 0x3380 1 0 1
	PERFCOUNTER_LO 0 31
regGL2C_PERFCOUNTER0_SELECT 0 0x3b80 5 0 1
	PERF_SEL 0 9
	PERF_SEL1 10 19
	CNTR_MODE 20 23
	PERF_MODE1 24 27
	PERF_MODE 28 31
regGL2C_PERFCOUNTER0_SELECT1 0 0x3b81 4 0 1
	PERF_SEL2 0 9
	PERF_SEL3 10 19
	PERF_MODE2 24 27
	PERF_MODE3 28 31
regGL2C_PERFCOUNTER1_HI 0 0x3383 1 0 1
	PERFCOUNTER_HI 0 31
regGL2C_PERFCOUNTER1_LO 0 0x3382 1 0 1
	PERFCOUNTER_LO 0 31
regGL2C_PERFCOUNTER1_SELECT 0 0x3b82 5 0 1
	PERF_SEL 0 9
	PERF_SEL1 10 19
	CNTR_MODE 20 23
	PERF_MODE1 24 27
	PERF_MODE 28 31
regGL2C_PERFCOUNTER1_SELECT1 0 0x3b83 4 0 1
	PERF_SEL2 0 9
	PERF_SEL3 10 19
	PERF_MODE2 24 27
	PERF_MODE3 28 31
regGL2C_PERFCOUNTER2_HI 0 0x3385 1 0 1
	PERFCOUNTER_HI 0 31
regGL2C_PERFCOUNTER2_LO 0 0x3384 1 0 1
	PERFCOUNTER_LO 0 31
regGL2C_PERFCOUNTER2_SELECT 0 0x3b84 3 0 1
	PERF_SEL 0 9
	CNTR_MODE 20 23
	PERF_MODE 28 31
regGL2C_PERFCOUNTER3_HI 0 0x3387 1 0 1
	PERFCOUNTER_HI 0 31
regGL2C_PERFCOUNTER3_LO 0 0x3386 1 0 1
	PERFCOUNTER_LO 0 31
regGL2C_PERFCOUNTER3_SELECT 0 0x3b85 3 0 1
	PERF_SEL 0 9
	CNTR_MODE 20 23
	PERF_MODE 28 31
regGL2C_SOFT_RESET 0 0x2e06 1 0 1
	HALT_FOR_RESET 0 0
regGL2C_STATUS 0 0x2e02 9 0 1
	NONCACHEABLE_FLOAT_ATOMIC 0 0
	NONCACHEABLE_U8_ATOMIC 4 4
	NONCACHEABLE_CLAMP_SUB_ATOMIC 5 5
	WRRET_NACK_FAULT 6 6
	RDRET_NACK_FAULT 7 7
	METADATA_FED 8 8
	FED_FSM_STATE 9 10
	SAFE_MODE_FED 11 11
	DCC_OUT_INVALID_KEY_ERROR_CODE 18 22
regGL2C_WBINVL2 0 0x2e05 1 0 1
	DONE 4 4
regGL2_PIPE_STEER_0 0 0x5b80 8 0 1
	PIPE_0_TO_CHAN_IN_Q0 0 2
	PIPE_1_TO_CHAN_IN_Q0 4 6
	PIPE_2_TO_CHAN_IN_Q0 8 10
	PIPE_3_TO_CHAN_IN_Q0 12 14
	PIPE_0_TO_CHAN_IN_Q1 16 18
	PIPE_1_TO_CHAN_IN_Q1 20 22
	PIPE_2_TO_CHAN_IN_Q1 24 26
	PIPE_3_TO_CHAN_IN_Q1 28 30
regGL2_PIPE_STEER_1 0 0x5b81 8 0 1
	PIPE_0_TO_CHAN_IN_Q2 0 2
	PIPE_1_TO_CHAN_IN_Q2 4 6
	PIPE_2_TO_CHAN_IN_Q2 8 10
	PIPE_3_TO_CHAN_IN_Q2 12 14
	PIPE_0_TO_CHAN_IN_Q3 16 18
	PIPE_1_TO_CHAN_IN_Q3 20 22
	PIPE_2_TO_CHAN_IN_Q3 24 26
	PIPE_3_TO_CHAN_IN_Q3 28 30
regGL2_PIPE_STEER_2 0 0x5b82 8 0 1
	PIPE_4_TO_CHAN_IN_Q0 0 2
	PIPE_5_TO_CHAN_IN_Q0 4 6
	PIPE_6_TO_CHAN_IN_Q0 8 10
	PIPE_7_TO_CHAN_IN_Q0 12 14
	PIPE_4_TO_CHAN_IN_Q1 16 18
	PIPE_5_TO_CHAN_IN_Q1 20 22
	PIPE_6_TO_CHAN_IN_Q1 24 26
	PIPE_7_TO_CHAN_IN_Q1 28 30
regGL2_PIPE_STEER_3 0 0x5b83 8 0 1
	PIPE_4_TO_CHAN_IN_Q2 0 2
	PIPE_5_TO_CHAN_IN_Q2 4 6
	PIPE_6_TO_CHAN_IN_Q2 8 10
	PIPE_7_TO_CHAN_IN_Q2 12 14
	PIPE_4_TO_CHAN_IN_Q3 16 18
	PIPE_5_TO_CHAN_IN_Q3 20 22
	PIPE_6_TO_CHAN_IN_Q3 24 26
	PIPE_7_TO_CHAN_IN_Q3 28 30
regGRBM_CAM_DATA 0 0x5e11 2 0 1
	CAM_ADDR 0 15
	CAM_REMAPADDR 16 31
regGRBM_CAM_DATA_UPPER 0 0x5e12 2 0 1
	CAM_ADDR 0 1
	CAM_REMAPADDR 16 17
regGRBM_CAM_INDEX 0 0x5e10 1 0 1
	CAM_INDEX 0 3
regGRBM_CHIP_REVISION 0 0xdc1 1 0 0
	CHIP_REVISION 0 7
regGRBM_CNTL 0 0xda0 2 0 0
	READ_TIMEOUT 0 7
	REPORT_LAST_RDERR 31 31
regGRBM_DSM_BYPASS 0 0xdbe 2 0 0
	BYPASS_BITS 0 1
	BYPASS_EN 2 2
regGRBM_FENCE_RANGE0 0 0xdca 2 0 0
	START 0 15
	END 16 31
regGRBM_FENCE_RANGE1 0 0xdcb 2 0 0
	START 0 15
	END 16 31
regGRBM_GFX_CLKEN_CNTL 0 0xdac 2 0 0
	PREFIX_DELAY_CNT 0 3
	POST_DELAY_CNT 8 12
regGRBM_GFX_CNTL 0 0x900 5 0 1
	PIPEID 0 1
	MEID 2 3
	VMID 4 7
	QUEUEID 8 10
	CTXID 11 13
regGRBM_GFX_CNTL_SR_DATA 0 0x5a03 4 0 1
	PIPEID 0 1
	MEID 2 3
	VMID 4 7
	QUEUEID 8 10
regGRBM_GFX_CNTL_SR_SELECT 0 0x5a02 2 0 1
	INDEX 0 2
	VF_PF 31 31
regGRBM_GFX_INDEX 0 0x2200 6 0 1
	INSTANCE_INDEX 0 7
	SA_INDEX 8 15
	SE_INDEX 16 23
	SA_BROADCAST_WRITES 29 29
	INSTANCE_BROADCAST_WRITES 30 30
	SE_BROADCAST_WRITES 31 31
regGRBM_GFX_INDEX_SR_DATA 0 0x5a01 6 0 1
	INSTANCE_INDEX 0 7
	SA_INDEX 8 15
	SE_INDEX 16 23
	SA_BROADCAST_WRITES 29 29
	INSTANCE_BROADCAST_WRITES 30 30
	SE_BROADCAST_WRITES 31 31
regGRBM_GFX_INDEX_SR_SELECT 0 0x5a00 2 0 1
	INDEX 0 2
	VF_PF 31 31
regGRBM_HYP_CAM_DATA 0 0x5e11 2 0 1
	CAM_ADDR 0 15
	CAM_REMAPADDR 16 31
regGRBM_HYP_CAM_DATA_UPPER 0 0x5e12 2 0 1
	CAM_ADDR 0 1
	CAM_REMAPADDR 16 17
regGRBM_HYP_CAM_INDEX 0 0x5e10 1 0 1
	CAM_INDEX 0 3
regGRBM_IH_CREDIT 0 0xdc4 2 0 0
	CREDIT_VALUE 0 1
	IH_CLIENT_ID 16 23
regGRBM_INT_CNTL 0 0xdb8 2 0 0
	RDERR_INT_ENABLE 0 0
	GUI_IDLE_INT_ENABLE 19 19
regGRBM_INVALID_PIPE 0 0xdc9 6 0 0
	ADDR 2 19
	PIPEID 20 21
	MEID 22 23
	QUEUEID 24 26
	SSRCID 27 30
	INVALID_PIPE 31 31
regGRBM_IOV_ERROR_FIFO 0 0x5e07 7 0 1
	IOV_ADDR 0 17
	IOV_VFID 18 23
	IOV_SSRCID 24 27
	IOV_OP 28 28
	IOV_VF 29 29
	FIFO_OVERFLOW 30 30
	READ_VALID 31 31
regGRBM_NOWHERE 0 0x901 1 0 1
	DATA 0 31
regGRBM_PERFCOUNTER0_HI 0 0x3041 1 0 1
	PERFCOUNTER_HI 0 31
regGRBM_PERFCOUNTER0_LO 0 0x3040 1 0 1
	PERFCOUNTER_LO 0 31
regGRBM_PERFCOUNTER0_SELECT 0 0x3840 20 0 1
	PERF_SEL 0 5
	DB_CLEAN_USER_DEFINED_MASK 10 10
	CB_CLEAN_USER_DEFINED_MASK 11 11
	TA_BUSY_USER_DEFINED_MASK 13 13
	SX_BUSY_USER_DEFINED_MASK 14 14
	SPI_BUSY_USER_DEFINED_MASK 16 16
	SC_BUSY_USER_DEFINED_MASK 17 17
	PA_BUSY_USER_DEFINED_MASK 18 18
	GRBM_BUSY_USER_DEFINED_MASK 19 19
	DB_BUSY_USER_DEFINED_MASK 20 20
	CB_BUSY_USER_DEFINED_MASK 21 21
	CP_BUSY_USER_DEFINED_MASK 22 22
	GDS_BUSY_USER_DEFINED_MASK 24 24
	BCI_BUSY_USER_DEFINED_MASK 25 25
	RLC_BUSY_USER_DEFINED_MASK 26 26
	TCP_BUSY_USER_DEFINED_MASK 27 27
	GE_BUSY_USER_DEFINED_MASK 28 28
	UTCL2_BUSY_USER_DEFINED_MASK 29 29
	EA_BUSY_USER_DEFINED_MASK 30 30
	RMI_BUSY_USER_DEFINED_MASK 31 31
regGRBM_PERFCOUNTER0_SELECT_HI 0 0x384d 9 0 1
	UTCL1_BUSY_USER_DEFINED_MASK 1 1
	GL2CC_BUSY_USER_DEFINED_MASK 2 2
	SDMA_BUSY_USER_DEFINED_MASK 3 3
	CH_BUSY_USER_DEFINED_MASK 4 4
	PH_BUSY_USER_DEFINED_MASK 5 5
	PMM_BUSY_USER_DEFINED_MASK 6 6
	GUS_BUSY_USER_DEFINED_MASK 7 7
	GL1CC_BUSY_USER_DEFINED_MASK 8 8
	GL1H_BUSY_USER_DEFINED_MASK 9 9
regGRBM_PERFCOUNTER1_HI 0 0x3044 1 0 1
	PERFCOUNTER_HI 0 31
regGRBM_PERFCOUNTER1_LO 0 0x3043 1 0 1
	PERFCOUNTER_LO 0 31
regGRBM_PERFCOUNTER1_SELECT 0 0x3841 20 0 1
	PERF_SEL 0 5
	DB_CLEAN_USER_DEFINED_MASK 10 10
	CB_CLEAN_USER_DEFINED_MASK 11 11
	TA_BUSY_USER_DEFINED_MASK 13 13
	SX_BUSY_USER_DEFINED_MASK 14 14
	SPI_BUSY_USER_DEFINED_MASK 16 16
	SC_BUSY_USER_DEFINED_MASK 17 17
	PA_BUSY_USER_DEFINED_MASK 18 18
	GRBM_BUSY_USER_DEFINED_MASK 19 19
	DB_BUSY_USER_DEFINED_MASK 20 20
	CB_BUSY_USER_DEFINED_MASK 21 21
	CP_BUSY_USER_DEFINED_MASK 22 22
	GDS_BUSY_USER_DEFINED_MASK 24 24
	BCI_BUSY_USER_DEFINED_MASK 25 25
	RLC_BUSY_USER_DEFINED_MASK 26 26
	TCP_BUSY_USER_DEFINED_MASK 27 27
	GE_BUSY_USER_DEFINED_MASK 28 28
	UTCL2_BUSY_USER_DEFINED_MASK 29 29
	EA_BUSY_USER_DEFINED_MASK 30 30
	RMI_BUSY_USER_DEFINED_MASK 31 31
regGRBM_PERFCOUNTER1_SELECT_HI 0 0x384e 9 0 1
	UTCL1_BUSY_USER_DEFINED_MASK 1 1
	GL2CC_BUSY_USER_DEFINED_MASK 2 2
	SDMA_BUSY_USER_DEFINED_MASK 3 3
	CH_BUSY_USER_DEFINED_MASK 4 4
	PH_BUSY_USER_DEFINED_MASK 5 5
	PMM_BUSY_USER_DEFINED_MASK 6 6
	GUS_BUSY_USER_DEFINED_MASK 7 7
	GL1CC_BUSY_USER_DEFINED_MASK 8 8
	GL1H_BUSY_USER_DEFINED_MASK 9 9
regGRBM_PWR_CNTL 0 0xda3 6 0 0
	ALL_REQ_TYPE 0 1
	GFX_REQ_TYPE 2 3
	ALL_RSP_TYPE 4 5
	GFX_RSP_TYPE 6 7
	GFX_REQ_EN 14 14
	ALL_REQ_EN 15 15
regGRBM_PWR_CNTL2 0 0xdc5 2 0 0
	PWR_REQUEST_HALT 16 16
	PWR_GFX3D_REQUEST_HALT 20 20
regGRBM_READ_ERROR 0 0xdb6 4 0 0
	READ_ADDRESS 2 19
	READ_PIPEID 20 21
	READ_MEID 22 23
	READ_ERROR 31 31
regGRBM_READ_ERROR2 0 0xdb7 21 0 0
	READ_REQUESTER_MESPIPE0 9 9
	READ_REQUESTER_MESPIPE1 10 10
	READ_REQUESTER_MESPIPE2 11 11
	READ_REQUESTER_MESPIPE3 12 12
	READ_REQUESTER_SDMA0 13 13
	READ_REQUESTER_SDMA1 14 14
	READ_REQUESTER_RSMU 17 17
	READ_REQUESTER_RLC 18 18
	READ_REQUESTER_GDS_DMA 19 19
	READ_REQUESTER_ME0PIPE0_CF 20 20
	READ_REQUESTER_ME0PIPE0_PF 21 21
	READ_REQUESTER_ME0PIPE1_CF 22 22
	READ_REQUESTER_ME0PIPE1_PF 23 23
	READ_REQUESTER_ME1PIPE0 24 24
	READ_REQUESTER_ME1PIPE1 25 25
	READ_REQUESTER_ME1PIPE2 26 26
	READ_REQUESTER_ME1PIPE3 27 27
	READ_REQUESTER_ME2PIPE0 28 28
	READ_REQUESTER_ME2PIPE1 29 29
	READ_REQUESTER_ME2PIPE2 30 30
	READ_REQUESTER_ME2PIPE3 31 31
regGRBM_RSMU_CFG 0 0xdc3 4 0 0
	APERTURE_ID 0 11
	QOS 12 15
	POSTED_WR 16 16
	DEBUG_MASK 17 17
regGRBM_RSMU_READ_ERROR 0 0xdc8 5 0 0
	RSMU_READ_ADDRESS 2 19
	RSMU_READ_VF 20 20
	RSMU_READ_VFID 21 26
	RSMU_READ_ERROR_TYPE 27 27
	RSMU_READ_ERROR 31 31
regGRBM_SCRATCH_REG0 0 0xde0 1 0 0
	SCRATCH_REG0 0 31
regGRBM_SCRATCH_REG1 0 0xde1 1 0 0
	SCRATCH_REG1 0 31
regGRBM_SCRATCH_REG2 0 0xde2 1 0 0
	SCRATCH_REG2 0 31
regGRBM_SCRATCH_REG3 0 0xde3 1 0 0
	SCRATCH_REG3 0 31
regGRBM_SCRATCH_REG4 0 0xde4 1 0 0
	SCRATCH_REG4 0 31
regGRBM_SCRATCH_REG5 0 0xde5 1 0 0
	SCRATCH_REG5 0 31
regGRBM_SCRATCH_REG6 0 0xde6 1 0 0
	SCRATCH_REG6 0 31
regGRBM_SCRATCH_REG7 0 0xde7 1 0 0
	SCRATCH_REG7 0 31
regGRBM_SE0_PERFCOUNTER_HI 0 0x3046 1 0 1
	PERFCOUNTER_HI 0 31
regGRBM_SE0_PERFCOUNTER_LO 0 0x3045 1 0 1
	PERFCOUNTER_LO 0 31
regGRBM_SE0_PERFCOUNTER_SELECT 0 0x3842 18 0 1
	PERF_SEL 0 5
	DB_CLEAN_USER_DEFINED_MASK 10 10
	CB_CLEAN_USER_DEFINED_MASK 11 11
	TA_BUSY_USER_DEFINED_MASK 12 12
	SX_BUSY_USER_DEFINED_MASK 13 13
	SPI_BUSY_USER_DEFINED_MASK 15 15
	SC_BUSY_USER_DEFINED_MASK 16 16
	DB_BUSY_USER_DEFINED_MASK 17 17
	CB_BUSY_USER_DEFINED_MASK 18 18
	PA_BUSY_USER_DEFINED_MASK 20 20
	BCI_BUSY_USER_DEFINED_MASK 21 21
	RMI_BUSY_USER_DEFINED_MASK 22 22
	UTCL1_BUSY_USER_DEFINED_MASK 23 23
	TCP_BUSY_USER_DEFINED_MASK 24 24
	GL1CC_BUSY_USER_DEFINED_MASK 25 25
	GL1H_BUSY_USER_DEFINED_MASK 26 26
	PC_BUSY_USER_DEFINED_MASK 27 27
	SEDC_BUSY_USER_DEFINED_MASK 28 28
regGRBM_SE1_PERFCOUNTER_HI 0 0x3048 1 0 1
	PERFCOUNTER_HI 0 31
regGRBM_SE1_PERFCOUNTER_LO 0 0x3047 1 0 1
	PERFCOUNTER_LO 0 31
regGRBM_SE1_PERFCOUNTER_SELECT 0 0x3843 18 0 1
	PERF_SEL 0 5
	DB_CLEAN_USER_DEFINED_MASK 10 10
	CB_CLEAN_USER_DEFINED_MASK 11 11
	TA_BUSY_USER_DEFINED_MASK 12 12
	SX_BUSY_USER_DEFINED_MASK 13 13
	SPI_BUSY_USER_DEFINED_MASK 15 15
	SC_BUSY_USER_DEFINED_MASK 16 16
	DB_BUSY_USER_DEFINED_MASK 17 17
	CB_BUSY_USER_DEFINED_MASK 18 18
	PA_BUSY_USER_DEFINED_MASK 20 20
	BCI_BUSY_USER_DEFINED_MASK 21 21
	RMI_BUSY_USER_DEFINED_MASK 22 22
	UTCL1_BUSY_USER_DEFINED_MASK 23 23
	TCP_BUSY_USER_DEFINED_MASK 24 24
	GL1CC_BUSY_USER_DEFINED_MASK 25 25
	GL1H_BUSY_USER_DEFINED_MASK 26 26
	PC_BUSY_USER_DEFINED_MASK 27 27
	SEDC_BUSY_USER_DEFINED_MASK 28 28
regGRBM_SE2_PERFCOUNTER_HI 0 0x304a 1 0 1
	PERFCOUNTER_HI 0 31
regGRBM_SE2_PERFCOUNTER_LO 0 0x3049 1 0 1
	PERFCOUNTER_LO 0 31
regGRBM_SE2_PERFCOUNTER_SELECT 0 0x3844 18 0 1
	PERF_SEL 0 5
	DB_CLEAN_USER_DEFINED_MASK 10 10
	CB_CLEAN_USER_DEFINED_MASK 11 11
	TA_BUSY_USER_DEFINED_MASK 12 12
	SX_BUSY_USER_DEFINED_MASK 13 13
	SPI_BUSY_USER_DEFINED_MASK 15 15
	SC_BUSY_USER_DEFINED_MASK 16 16
	DB_BUSY_USER_DEFINED_MASK 17 17
	CB_BUSY_USER_DEFINED_MASK 18 18
	PA_BUSY_USER_DEFINED_MASK 20 20
	BCI_BUSY_USER_DEFINED_MASK 21 21
	RMI_BUSY_USER_DEFINED_MASK 22 22
	UTCL1_BUSY_USER_DEFINED_MASK 23 23
	TCP_BUSY_USER_DEFINED_MASK 24 24
	GL1CC_BUSY_USER_DEFINED_MASK 25 25
	GL1H_BUSY_USER_DEFINED_MASK 26 26
	PC_BUSY_USER_DEFINED_MASK 27 27
	SEDC_BUSY_USER_DEFINED_MASK 28 28
regGRBM_SE3_PERFCOUNTER_HI 0 0x304c 1 0 1
	PERFCOUNTER_HI 0 31
regGRBM_SE3_PERFCOUNTER_LO 0 0x304b 1 0 1
	PERFCOUNTER_LO 0 31
regGRBM_SE3_PERFCOUNTER_SELECT 0 0x3845 18 0 1
	PERF_SEL 0 5
	DB_CLEAN_USER_DEFINED_MASK 10 10
	CB_CLEAN_USER_DEFINED_MASK 11 11
	TA_BUSY_USER_DEFINED_MASK 12 12
	SX_BUSY_USER_DEFINED_MASK 13 13
	SPI_BUSY_USER_DEFINED_MASK 15 15
	SC_BUSY_USER_DEFINED_MASK 16 16
	DB_BUSY_USER_DEFINED_MASK 17 17
	CB_BUSY_USER_DEFINED_MASK 18 18
	PA_BUSY_USER_DEFINED_MASK 20 20
	BCI_BUSY_USER_DEFINED_MASK 21 21
	RMI_BUSY_USER_DEFINED_MASK 22 22
	UTCL1_BUSY_USER_DEFINED_MASK 23 23
	TCP_BUSY_USER_DEFINED_MASK 24 24
	GL1CC_BUSY_USER_DEFINED_MASK 25 25
	GL1H_BUSY_USER_DEFINED_MASK 26 26
	PC_BUSY_USER_DEFINED_MASK 27 27
	SEDC_BUSY_USER_DEFINED_MASK 28 28
regGRBM_SEC_CNTL 0 0x5e0d 1 0 1
	DEBUG_ENABLE 0 0
regGRBM_SE_REMAP_CNTL 0 0x5a08 16 0 1
	SE0_REMAP_EN 0 0
	SE0_REMAP 1 3
	SE1_REMAP_EN 4 4
	SE1_REMAP 5 7
	SE2_REMAP_EN 8 8
	SE2_REMAP 9 11
	SE3_REMAP_EN 12 12
	SE3_REMAP 13 15
	SE4_REMAP_EN 16 16
	SE4_REMAP 17 19
	SE5_REMAP_EN 20 20
	SE5_REMAP 21 23
	SE6_REMAP_EN 24 24
	SE6_REMAP 25 27
	SE7_REMAP_EN 28 28
	SE7_REMAP 29 31
regGRBM_SKEW_CNTL 0 0xda1 2 0 0
	SKEW_TOP_THRESHOLD 0 5
	SKEW_COUNT 6 11
regGRBM_SOFT_RESET 0 0xda8 12 0 0
	SOFT_RESET_CP 0 0
	SOFT_RESET_RLC 2 2
	SOFT_RESET_UTCL2 15 15
	SOFT_RESET_GFX 16 16
	SOFT_RESET_CPF 17 17
	SOFT_RESET_CPC 18 18
	SOFT_RESET_CPG 19 19
	SOFT_RESET_CAC 20 20
	SOFT_RESET_CPAXI 21 21
	SOFT_RESET_EA 22 22
	SOFT_RESET_SDMA0 23 23
	SOFT_RESET_SDMA1 24 24
regGRBM_STATUS 0 0xda4 23 0 0
	ME0PIPE0_CMDFIFO_AVAIL 0 3
	RSMU_RQ_PENDING 5 5
	SDMA_RQ_PENDING 6 6
	ME0PIPE0_CF_RQ_PENDING 7 7
	ME0PIPE0_PF_RQ_PENDING 8 8
	GDS_DMA_RQ_PENDING 9 9
	DB_CLEAN 12 12
	CB_CLEAN 13 13
	TA_BUSY 14 14
	GDS_BUSY 15 15
	GE_BUSY_NO_DMA 16 16
	SX_BUSY 20 20
	GE_BUSY 21 21
	SPI_BUSY 22 22
	BCI_BUSY 23 23
	SC_BUSY 24 24
	PA_BUSY 25 25
	DB_BUSY 26 26
	ANY_ACTIVE 27 27
	CP_COHERENCY_BUSY 28 28
	CP_BUSY 29 29
	CB_BUSY 30 30
	GUI_ACTIVE 31 31
regGRBM_STATUS2 0 0xda2 23 0 0
	ME0PIPE1_CMDFIFO_AVAIL 0 3
	ME0PIPE1_CF_RQ_PENDING 4 4
	ME0PIPE1_PF_RQ_PENDING 5 5
	ME1PIPE0_RQ_PENDING 6 6
	ME1PIPE1_RQ_PENDING 7 7
	ME1PIPE2_RQ_PENDING 8 8
	ME1PIPE3_RQ_PENDING 9 9
	RLC_RQ_PENDING 14 14
	UTCL2_BUSY 15 15
	EA_BUSY 16 16
	RMI_BUSY 17 17
	UTCL2_RQ_PENDING 18 18
	SDMA_SCH_RQ_PENDING 19 19
	EA_LINK_BUSY 20 20
	SDMA_BUSY 21 21
	SDMA0_RQ_PENDING 22 22
	SDMA1_RQ_PENDING 23 23
	RLC_BUSY 26 26
	TCP_BUSY 27 27
	CPF_BUSY 28 28
	CPC_BUSY 29 29
	CPG_BUSY 30 30
	CPAXI_BUSY 31 31
regGRBM_STATUS3 0 0xda7 15 0 0
	GRBM_RLC_INTR_CREDIT_PENDING 5 5
	GRBM_CPF_INTR_CREDIT_PENDING 7 7
	MESPIPE0_RQ_PENDING 8 8
	MESPIPE1_RQ_PENDING 9 9
	PH_BUSY 13 13
	CH_BUSY 14 14
	GL2CC_BUSY 15 15
	GL1CC_BUSY 16 16
	SEDC_BUSY 25 25
	PC_BUSY 26 26
	GL1H_BUSY 27 27
	GUS_LINK_BUSY 28 28
	GUS_BUSY 29 29
	UTCL1_BUSY 30 30
	PMM_BUSY 31 31
regGRBM_STATUS_SE0 0 0xda5 17 0 0
	DB_CLEAN 1 1
	CB_CLEAN 2 2
	UTCL1_BUSY 3 3
	TCP_BUSY 4 4
	GL1CC_BUSY 5 5
	GL1H_BUSY 6 6
	PC_BUSY 7 7
	SEDC_BUSY 8 8
	RMI_BUSY 21 21
	BCI_BUSY 22 22
	PA_BUSY 24 24
	TA_BUSY 25 25
	SX_BUSY 26 26
	SPI_BUSY 27 27
	SC_BUSY 29 29
	DB_BUSY 30 30
	CB_BUSY 31 31
regGRBM_STATUS_SE1 0 0xda6 17 0 0
	DB_CLEAN 1 1
	CB_CLEAN 2 2
	UTCL1_BUSY 3 3
	TCP_BUSY 4 4
	GL1CC_BUSY 5 5
	GL1H_BUSY 6 6
	PC_BUSY 7 7
	SEDC_BUSY 8 8
	RMI_BUSY 21 21
	BCI_BUSY 22 22
	PA_BUSY 24 24
	TA_BUSY 25 25
	SX_BUSY 26 26
	SPI_BUSY 27 27
	SC_BUSY 29 29
	DB_BUSY 30 30
	CB_BUSY 31 31
regGRBM_STATUS_SE2 0 0xdae 17 0 0
	DB_CLEAN 1 1
	CB_CLEAN 2 2
	UTCL1_BUSY 3 3
	TCP_BUSY 4 4
	GL1CC_BUSY 5 5
	GL1H_BUSY 6 6
	PC_BUSY 7 7
	SEDC_BUSY 8 8
	RMI_BUSY 21 21
	BCI_BUSY 22 22
	PA_BUSY 24 24
	TA_BUSY 25 25
	SX_BUSY 26 26
	SPI_BUSY 27 27
	SC_BUSY 29 29
	DB_BUSY 30 30
	CB_BUSY 31 31
regGRBM_TRAP_ADDR 0 0xdba 1 0 0
	DATA 0 17
regGRBM_TRAP_ADDR_MSK 0 0xdbb 1 0 0
	DATA 0 17
regGRBM_TRAP_OP 0 0xdb9 1 0 0
	RW 0 0
regGRBM_TRAP_WD 0 0xdbc 1 0 0
	DATA 0 31
regGRBM_TRAP_WD_MSK 0 0xdbd 1 0 0
	DATA 0 31
regGRBM_UTCL2_INVAL_RANGE_END 0 0xdc7 1 0 0
	DATA 0 17
regGRBM_UTCL2_INVAL_RANGE_START 0 0xdc6 1 0 0
	DATA 0 17
regGRBM_WAIT_IDLE_CLOCKS 0 0xdad 1 0 0
	WAIT_IDLE_CLOCKS 0 7
regGRBM_WRITE_ERROR 0 0xdbf 11 0 0
	WRITE_REQUESTER_RLC 0 0
	WRITE_REQUESTER_RSMU 1 1
	WRITE_SSRCID 2 5
	WRITE_VFID 8 11
	WRITE_VF 12 12
	WRITE_VMID 13 16
	TMZ 17 17
	CP_SECURE_WR_ILLEGAL 18 18
	WRITE_PIPEID 20 21
	WRITE_MEID 22 23
	WRITE_ERROR 31 31
regGRTAVFS_CLK_CNTL 0 0x4b0e 3 0 1
	GRTAVFS_MUX_CLK_SEL 0 0
	FORCE_GRTAVFS_CLK_SEL 1 1
	RESERVED 2 31
regGRTAVFS_GENERAL_0 0 0x4b02 1 0 1
	DATA 0 31
regGRTAVFS_PSM_CNTL 0 0x4b0d 3 0 1
	PSM_COUNT 0 13
	PSM_SAMPLE_EN 14 14
	RESERVED 15 31
regGRTAVFS_RTAVFS_RD_DATA 0 0x4b03 1 0 1
	RTAVFSDATA 0 31
regGRTAVFS_RTAVFS_REG_ADDR 0 0x4b00 1 0 1
	RTAVFSADDR 0 9
regGRTAVFS_RTAVFS_REG_CTRL 0 0x4b04 2 0 1
	SET_WR_EN 0 0
	SET_RD_EN 1 1
regGRTAVFS_RTAVFS_REG_STATUS 0 0x4b05 2 0 1
	RTAVFS_WR_ACK 0 0
	RTAVFS_RD_DATA_VALID 1 1
regGRTAVFS_RTAVFS_WR_DATA 0 0x4b01 1 0 1
	RTAVFSDATA 0 31
regGRTAVFS_SE_CLK_CNTL 0 0x4b4e 3 0 1
	GRTAVFS_MUX_CLK_SEL 0 0
	FORCE_GRTAVFS_CLK_SEL 1 1
	RESERVED 2 31
regGRTAVFS_SE_GENERAL_0 0 0x4b42 1 0 1
	DATA 0 31
regGRTAVFS_SE_PSM_CNTL 0 0x4b4d 3 0 1
	PSM_COUNT 0 13
	PSM_SAMPLE_EN 14 14
	RESERVED 15 31
regGRTAVFS_SE_RTAVFS_RD_DATA 0 0x4b43 1 0 1
	RTAVFSDATA 0 31
regGRTAVFS_SE_RTAVFS_REG_ADDR 0 0x4b40 1 0 1
	RTAVFSADDR 0 9
regGRTAVFS_SE_RTAVFS_REG_CTRL 0 0x4b44 2 0 1
	SET_WR_EN 0 0
	SET_RD_EN 1 1
regGRTAVFS_SE_RTAVFS_REG_STATUS 0 0x4b45 2 0 1
	RTAVFS_WR_ACK 0 0
	RTAVFS_RD_DATA_VALID 1 1
regGRTAVFS_SE_RTAVFS_WR_DATA 0 0x4b41 1 0 1
	RTAVFSDATA 0 31
regGRTAVFS_SE_SOFT_RESET 0 0x4b4c 2 0 1
	RESETN_OVERRIDE 0 0
	RESERVED 1 31
regGRTAVFS_SE_TARG_FREQ 0 0x4b46 3 0 1
	TARGET_FREQUENCY 0 15
	REQUEST 16 16
	RESERVED 17 31
regGRTAVFS_SE_TARG_VOLT 0 0x4b47 3 0 1
	TARGET_VOLTAGE 0 9
	VALID 10 10
	RESERVED 11 31
regGRTAVFS_SOFT_RESET 0 0x4b0c 2 0 1
	RESETN_OVERRIDE 0 0
	RESERVED 1 31
regGRTAVFS_TARG_FREQ 0 0x4b06 3 0 1
	TARGET_FREQUENCY 0 15
	REQUEST 16 16
	RESERVED 17 31
regGRTAVFS_TARG_VOLT 0 0x4b07 3 0 1
	TARGET_VOLTAGE 0 9
	VALID 10 10
	RESERVED 11 31
regGUS_DRAM_COMBINE_FLUSH 0 0x2c1e 6 0 1
	GROUP0_TIMER 0 3
	GROUP1_TIMER 4 7
	GROUP2_TIMER 8 11
	GROUP3_TIMER 12 15
	GROUP4_TIMER 16 19
	GROUP5_TIMER 20 23
regGUS_DRAM_COMBINE_RD_WR_EN 0 0x2c1f 6 0 1
	GROUP0_TIMER 0 1
	GROUP1_TIMER 2 3
	GROUP2_TIMER 4 5
	GROUP3_TIMER 6 7
	GROUP4_TIMER 8 9
	GROUP5_TIMER 10 11
regGUS_DRAM_GROUP_BURST 0 0x2c31 2 0 1
	DRAM_LIMIT_LO 0 7
	DRAM_LIMIT_HI 8 15
regGUS_DRAM_PRI_AGE_COEFF 0 0x2c21 6 0 1
	GROUP0_AGE_COEFFICIENT 0 2
	GROUP1_AGE_COEFFICIENT 3 5
	GROUP2_AGE_COEFFICIENT 6 8
	GROUP3_AGE_COEFFICIENT 9 11
	GROUP4_AGE_COEFFICIENT 12 14
	GROUP5_AGE_COEFFICIENT 15 17
regGUS_DRAM_PRI_AGE_RATE 0 0x2c20 6 0 1
	GROUP0_AGING_RATE 0 2
	GROUP1_AGING_RATE 3 5
	GROUP2_AGING_RATE 6 8
	GROUP3_AGING_RATE 9 11
	GROUP4_AGING_RATE 12 14
	GROUP5_AGING_RATE 15 17
regGUS_DRAM_PRI_FIXED 0 0x2c23 6 0 1
	GROUP0_FIXED_COEFFICIENT 0 2
	GROUP1_FIXED_COEFFICIENT 3 5
	GROUP2_FIXED_COEFFICIENT 6 8
	GROUP3_FIXED_COEFFICIENT 9 11
	GROUP4_FIXED_COEFFICIENT 12 14
	GROUP5_FIXED_COEFFICIENT 15 17
regGUS_DRAM_PRI_QUANT1_PRI1 0 0x2c2b 2 0 1
	GROUP4_THRESHOLD 0 7
	GROUP5_THRESHOLD 8 15
regGUS_DRAM_PRI_QUANT1_PRI2 0 0x2c2c 2 0 1
	GROUP4_THRESHOLD 0 7
	GROUP5_THRESHOLD 8 15
regGUS_DRAM_PRI_QUANT1_PRI3 0 0x2c2d 2 0 1
	GROUP4_THRESHOLD 0 7
	GROUP5_THRESHOLD 8 15
regGUS_DRAM_PRI_QUANT1_PRI4 0 0x2c2e 2 0 1
	GROUP4_THRESHOLD 0 7
	GROUP5_THRESHOLD 8 15
regGUS_DRAM_PRI_QUANT1_PRI5 0 0x2c2f 2 0 1
	GROUP4_THRESHOLD 0 7
	GROUP5_THRESHOLD 8 15
regGUS_DRAM_PRI_QUANT_PRI1 0 0x2c26 4 0 1
	GROUP0_THRESHOLD 0 7
	GROUP1_THRESHOLD 8 15
	GROUP2_THRESHOLD 16 23
	GROUP3_THRESHOLD 24 31
regGUS_DRAM_PRI_QUANT_PRI2 0 0x2c27 4 0 1
	GROUP0_THRESHOLD 0 7
	GROUP1_THRESHOLD 8 15
	GROUP2_THRESHOLD 16 23
	GROUP3_THRESHOLD 24 31
regGUS_DRAM_PRI_QUANT_PRI3 0 0x2c28 4 0 1
	GROUP0_THRESHOLD 0 7
	GROUP1_THRESHOLD 8 15
	GROUP2_THRESHOLD 16 23
	GROUP3_THRESHOLD 24 31
regGUS_DRAM_PRI_QUANT_PRI4 0 0x2c29 4 0 1
	GROUP0_THRESHOLD 0 7
	GROUP1_THRESHOLD 8 15
	GROUP2_THRESHOLD 16 23
	GROUP3_THRESHOLD 24 31
regGUS_DRAM_PRI_QUANT_PRI5 0 0x2c2a 4 0 1
	GROUP0_THRESHOLD 0 7
	GROUP1_THRESHOLD 8 15
	GROUP2_THRESHOLD 16 23
	GROUP3_THRESHOLD 24 31
regGUS_DRAM_PRI_QUEUING 0 0x2c22 6 0 1
	GROUP0_QUEUING_COEFFICIENT 0 2
	GROUP1_QUEUING_COEFFICIENT 3 5
	GROUP2_QUEUING_COEFFICIENT 6 8
	GROUP3_QUEUING_COEFFICIENT 9 11
	GROUP4_QUEUING_COEFFICIENT 12 14
	GROUP5_QUEUING_COEFFICIENT 15 17
regGUS_DRAM_PRI_URGENCY_COEFF 0 0x2c24 6 0 1
	GROUP0_URGENCY_COEFFICIENT 0 2
	GROUP1_URGENCY_COEFFICIENT 3 5
	GROUP2_URGENCY_COEFFICIENT 6 8
	GROUP3_URGENCY_COEFFICIENT 9 11
	GROUP4_URGENCY_COEFFICIENT 12 14
	GROUP5_URGENCY_COEFFICIENT 15 17
regGUS_DRAM_PRI_URGENCY_MODE 0 0x2c25 6 0 1
	GROUP0_URGENCY_MODE 0 0
	GROUP1_URGENCY_MODE 1 1
	GROUP2_URGENCY_MODE 2 2
	GROUP3_URGENCY_MODE 3 3
	GROUP4_URGENCY_MODE 4 4
	GROUP5_URGENCY_MODE 5 5
regGUS_ERR_STATUS 0 0x2c3e 7 0 1
	SDP_RDRSP_STATUS 0 3
	SDP_WRRSP_STATUS 4 7
	SDP_RDRSP_DATASTATUS 8 9
	SDP_RDRSP_DATAPARITY_ERROR 10 10
	CLEAR_ERROR_STATUS 11 11
	BUSY_ON_ERROR 12 12
	FUE_FLAG 13 13
regGUS_ICG_CTRL 0 0x50f4 10 0 1
	SOFT_OVERRIDE_DRAM 0 0
	SOFT_OVERRIDE_WRITE 1 1
	SOFT_OVERRIDE_READ 2 2
	SOFT_OVERRIDE_RETURN_DEMUX 3 3
	SOFT_OVERRIDE_RETURN_WRITE 4 4
	SOFT_OVERRIDE_RETURN_READ 5 5
	SOFT_OVERRIDE_REGISTER 6 6
	SOFT_OVERRIDE_PERFMON 7 7
	SOFT_OVERRIDE_STATIC 8 8
	SPARE1 9 17
regGUS_IO_GROUP_BURST 0 0x2c30 4 0 1
	RD_LIMIT_LO 0 7
	RD_LIMIT_HI 8 15
	WR_LIMIT_LO 16 23
	WR_LIMIT_HI 24 31
regGUS_IO_RD_COMBINE_FLUSH 0 0x2c00 7 0 1
	GROUP0_TIMER 0 3
	GROUP1_TIMER 4 7
	GROUP2_TIMER 8 11
	GROUP3_TIMER 12 15
	GROUP4_TIMER 16 19
	GROUP5_TIMER 20 23
	COMB_MODE 24 25
regGUS_IO_RD_PRI_AGE_COEFF 0 0x2c04 6 0 1
	GROUP0_AGE_COEFFICIENT 0 2
	GROUP1_AGE_COEFFICIENT 3 5
	GROUP2_AGE_COEFFICIENT 6 8
	GROUP3_AGE_COEFFICIENT 9 11
	GROUP4_AGE_COEFFICIENT 12 14
	GROUP5_AGE_COEFFICIENT 15 17
regGUS_IO_RD_PRI_AGE_RATE 0 0x2c02 6 0 1
	GROUP0_AGING_RATE 0 2
	GROUP1_AGING_RATE 3 5
	GROUP2_AGING_RATE 6 8
	GROUP3_AGING_RATE 9 11
	GROUP4_AGING_RATE 12 14
	GROUP5_AGING_RATE 15 17
regGUS_IO_RD_PRI_FIXED 0 0x2c08 6 0 1
	GROUP0_FIXED_COEFFICIENT 0 2
	GROUP1_FIXED_COEFFICIENT 3 5
	GROUP2_FIXED_COEFFICIENT 6 8
	GROUP3_FIXED_COEFFICIENT 9 11
	GROUP4_FIXED_COEFFICIENT 12 14
	GROUP5_FIXED_COEFFICIENT 15 17
regGUS_IO_RD_PRI_QUANT1_PRI1 0 0x2c16 2 0 1
	GROUP4_THRESHOLD 0 7
	GROUP5_THRESHOLD 8 15
regGUS_IO_RD_PRI_QUANT1_PRI2 0 0x2c17 2 0 1
	GROUP4_THRESHOLD 0 7
	GROUP5_THRESHOLD 8 15
regGUS_IO_RD_PRI_QUANT1_PRI3 0 0x2c18 2 0 1
	GROUP4_THRESHOLD 0 7
	GROUP5_THRESHOLD 8 15
regGUS_IO_RD_PRI_QUANT1_PRI4 0 0x2c19 2 0 1
	GROUP4_THRESHOLD 0 7
	GROUP5_THRESHOLD 8 15
regGUS_IO_RD_PRI_QUANT_PRI1 0 0x2c0e 4 0 1
	GROUP0_THRESHOLD 0 7
	GROUP1_THRESHOLD 8 15
	GROUP2_THRESHOLD 16 23
	GROUP3_THRESHOLD 24 31
regGUS_IO_RD_PRI_QUANT_PRI2 0 0x2c0f 4 0 1
	GROUP0_THRESHOLD 0 7
	GROUP1_THRESHOLD 8 15
	GROUP2_THRESHOLD 16 23
	GROUP3_THRESHOLD 24 31
regGUS_IO_RD_PRI_QUANT_PRI3 0 0x2c10 4 0 1
	GROUP0_THRESHOLD 0 7
	GROUP1_THRESHOLD 8 15
	GROUP2_THRESHOLD 16 23
	GROUP3_THRESHOLD 24 31
regGUS_IO_RD_PRI_QUANT_PRI4 0 0x2c11 4 0 1
	GROUP0_THRESHOLD 0 7
	GROUP1_THRESHOLD 8 15
	GROUP2_THRESHOLD 16 23
	GROUP3_THRESHOLD 24 31
regGUS_IO_RD_PRI_QUEUING 0 0x2c06 6 0 1
	GROUP0_QUEUING_COEFFICIENT 0 2
	GROUP1_QUEUING_COEFFICIENT 3 5
	GROUP2_QUEUING_COEFFICIENT 6 8
	GROUP3_QUEUING_COEFFICIENT 9 11
	GROUP4_QUEUING_COEFFICIENT 12 14
	GROUP5_QUEUING_COEFFICIENT 15 17
regGUS_IO_RD_PRI_URGENCY_COEFF 0 0x2c0a 6 0 1
	GROUP0_URGENCY_COEFFICIENT 0 2
	GROUP1_URGENCY_COEFFICIENT 3 5
	GROUP2_URGENCY_COEFFICIENT 6 8
	GROUP3_URGENCY_COEFFICIENT 9 11
	GROUP4_URGENCY_COEFFICIENT 12 14
	GROUP5_URGENCY_COEFFICIENT 15 17
regGUS_IO_RD_PRI_URGENCY_MODE 0 0x2c0c 6 0 1
	GROUP0_URGENCY_MODE 0 0
	GROUP1_URGENCY_MODE 1 1
	GROUP2_URGENCY_MODE 2 2
	GROUP3_URGENCY_MODE 3 3
	GROUP4_URGENCY_MODE 4 4
	GROUP5_URGENCY_MODE 5 5
regGUS_IO_WR_COMBINE_FLUSH 0 0x2c01 7 0 1
	GROUP0_TIMER 0 3
	GROUP1_TIMER 4 7
	GROUP2_TIMER 8 11
	GROUP3_TIMER 12 15
	GROUP4_TIMER 16 19
	GROUP5_TIMER 20 23
	COMB_MODE 24 25
regGUS_IO_WR_PRI_AGE_COEFF 0 0x2c05 6 0 1
	GROUP0_AGE_COEFFICIENT 0 2
	GROUP1_AGE_COEFFICIENT 3 5
	GROUP2_AGE_COEFFICIENT 6 8
	GROUP3_AGE_COEFFICIENT 9 11
	GROUP4_AGE_COEFFICIENT 12 14
	GROUP5_AGE_COEFFICIENT 15 17
regGUS_IO_WR_PRI_AGE_RATE 0 0x2c03 6 0 1
	GROUP0_AGING_RATE 0 2
	GROUP1_AGING_RATE 3 5
	GROUP2_AGING_RATE 6 8
	GROUP3_AGING_RATE 9 11
	GROUP4_AGING_RATE 12 14
	GROUP5_AGING_RATE 15 17
regGUS_IO_WR_PRI_FIXED 0 0x2c09 6 0 1
	GROUP0_FIXED_COEFFICIENT 0 2
	GROUP1_FIXED_COEFFICIENT 3 5
	GROUP2_FIXED_COEFFICIENT 6 8
	GROUP3_FIXED_COEFFICIENT 9 11
	GROUP4_FIXED_COEFFICIENT 12 14
	GROUP5_FIXED_COEFFICIENT 15 17
regGUS_IO_WR_PRI_QUANT1_PRI1 0 0x2c1a 2 0 1
	GROUP4_THRESHOLD 0 7
	GROUP5_THRESHOLD 8 15
regGUS_IO_WR_PRI_QUANT1_PRI2 0 0x2c1b 2 0 1
	GROUP4_THRESHOLD 0 7
	GROUP5_THRESHOLD 8 15
regGUS_IO_WR_PRI_QUANT1_PRI3 0 0x2c1c 2 0 1
	GROUP4_THRESHOLD 0 7
	GROUP5_THRESHOLD 8 15
regGUS_IO_WR_PRI_QUANT1_PRI4 0 0x2c1d 2 0 1
	GROUP4_THRESHOLD 0 7
	GROUP5_THRESHOLD 8 15
regGUS_IO_WR_PRI_QUANT_PRI1 0 0x2c12 4 0 1
	GROUP0_THRESHOLD 0 7
	GROUP1_THRESHOLD 8 15
	GROUP2_THRESHOLD 16 23
	GROUP3_THRESHOLD 24 31
regGUS_IO_WR_PRI_QUANT_PRI2 0 0x2c13 4 0 1
	GROUP0_THRESHOLD 0 7
	GROUP1_THRESHOLD 8 15
	GROUP2_THRESHOLD 16 23
	GROUP3_THRESHOLD 24 31
regGUS_IO_WR_PRI_QUANT_PRI3 0 0x2c14 4 0 1
	GROUP0_THRESHOLD 0 7
	GROUP1_THRESHOLD 8 15
	GROUP2_THRESHOLD 16 23
	GROUP3_THRESHOLD 24 31
regGUS_IO_WR_PRI_QUANT_PRI4 0 0x2c15 4 0 1
	GROUP0_THRESHOLD 0 7
	GROUP1_THRESHOLD 8 15
	GROUP2_THRESHOLD 16 23
	GROUP3_THRESHOLD 24 31
regGUS_IO_WR_PRI_QUEUING 0 0x2c07 6 0 1
	GROUP0_QUEUING_COEFFICIENT 0 2
	GROUP1_QUEUING_COEFFICIENT 3 5
	GROUP2_QUEUING_COEFFICIENT 6 8
	GROUP3_QUEUING_COEFFICIENT 9 11
	GROUP4_QUEUING_COEFFICIENT 12 14
	GROUP5_QUEUING_COEFFICIENT 15 17
regGUS_IO_WR_PRI_URGENCY_COEFF 0 0x2c0b 6 0 1
	GROUP0_URGENCY_COEFFICIENT 0 2
	GROUP1_URGENCY_COEFFICIENT 3 5
	GROUP2_URGENCY_COEFFICIENT 6 8
	GROUP3_URGENCY_COEFFICIENT 9 11
	GROUP4_URGENCY_COEFFICIENT 12 14
	GROUP5_URGENCY_COEFFICIENT 15 17
regGUS_IO_WR_PRI_URGENCY_MODE 0 0x2c0d 6 0 1
	GROUP0_URGENCY_MODE 0 0
	GROUP1_URGENCY_MODE 1 1
	GROUP2_URGENCY_MODE 2 2
	GROUP3_URGENCY_MODE 3 3
	GROUP4_URGENCY_MODE 4 4
	GROUP5_URGENCY_MODE 5 5
regGUS_L1_CH0_CMD_IN 0 0x2c46 1 0 1
	COUNT 0 31
regGUS_L1_CH0_CMD_OUT 0 0x2c47 1 0 1
	COUNT 0 31
regGUS_L1_CH0_DATA_IN 0 0x2c48 1 0 1
	COUNT 0 31
regGUS_L1_CH0_DATA_OUT 0 0x2c49 1 0 1
	COUNT 0 31
regGUS_L1_CH0_DATA_U_IN 0 0x2c4a 1 0 1
	COUNT 0 31
regGUS_L1_CH0_DATA_U_OUT 0 0x2c4b 1 0 1
	COUNT 0 31
regGUS_L1_CH1_CMD_IN 0 0x2c4c 1 0 1
	COUNT 0 31
regGUS_L1_CH1_CMD_OUT 0 0x2c4d 1 0 1
	COUNT 0 31
regGUS_L1_CH1_DATA_IN 0 0x2c4e 1 0 1
	COUNT 0 31
regGUS_L1_CH1_DATA_OUT 0 0x2c4f 1 0 1
	COUNT 0 31
regGUS_L1_CH1_DATA_U_IN 0 0x2c50 1 0 1
	COUNT 0 31
regGUS_L1_CH1_DATA_U_OUT 0 0x2c51 1 0 1
	COUNT 0 31
regGUS_L1_SA0_CMD_IN 0 0x2c52 1 0 1
	COUNT 0 31
regGUS_L1_SA0_CMD_OUT 0 0x2c53 1 0 1
	COUNT 0 31
regGUS_L1_SA0_DATA_IN 0 0x2c54 1 0 1
	COUNT 0 31
regGUS_L1_SA0_DATA_OUT 0 0x2c55 1 0 1
	COUNT 0 31
regGUS_L1_SA0_DATA_U_IN 0 0x2c56 1 0 1
	COUNT 0 31
regGUS_L1_SA0_DATA_U_OUT 0 0x2c57 1 0 1
	COUNT 0 31
regGUS_L1_SA1_CMD_IN 0 0x2c58 1 0 1
	COUNT 0 31
regGUS_L1_SA1_CMD_OUT 0 0x2c59 1 0 1
	COUNT 0 31
regGUS_L1_SA1_DATA_IN 0 0x2c5a 1 0 1
	COUNT 0 31
regGUS_L1_SA1_DATA_OUT 0 0x2c5b 1 0 1
	COUNT 0 31
regGUS_L1_SA1_DATA_U_IN 0 0x2c5c 1 0 1
	COUNT 0 31
regGUS_L1_SA1_DATA_U_OUT 0 0x2c5d 1 0 1
	COUNT 0 31
regGUS_L1_SA2_CMD_IN 0 0x2c5e 1 0 1
	COUNT 0 31
regGUS_L1_SA2_CMD_OUT 0 0x2c5f 1 0 1
	COUNT 0 31
regGUS_L1_SA2_DATA_IN 0 0x2c60 1 0 1
	COUNT 0 31
regGUS_L1_SA2_DATA_OUT 0 0x2c61 1 0 1
	COUNT 0 31
regGUS_L1_SA2_DATA_U_IN 0 0x2c62 1 0 1
	COUNT 0 31
regGUS_L1_SA2_DATA_U_OUT 0 0x2c63 1 0 1
	COUNT 0 31
regGUS_L1_SA3_CMD_IN 0 0x2c64 1 0 1
	COUNT 0 31
regGUS_L1_SA3_CMD_OUT 0 0x2c65 1 0 1
	COUNT 0 31
regGUS_L1_SA3_DATA_IN 0 0x2c66 1 0 1
	COUNT 0 31
regGUS_L1_SA3_DATA_OUT 0 0x2c67 1 0 1
	COUNT 0 31
regGUS_L1_SA3_DATA_U_IN 0 0x2c68 1 0 1
	COUNT 0 31
regGUS_L1_SA3_DATA_U_OUT 0 0x2c69 1 0 1
	COUNT 0 31
regGUS_LATENCY_SAMPLING 0 0x2c3d 14 0 1
	SAMPLER0_DRAM 0 0
	SAMPLER1_DRAM 1 1
	SAMPLER0_IO 2 2
	SAMPLER1_IO 3 3
	SAMPLER0_READ 4 4
	SAMPLER1_READ 5 5
	SAMPLER0_WRITE 6 6
	SAMPLER1_WRITE 7 7
	SAMPLER0_ATOMIC_RET 8 8
	SAMPLER1_ATOMIC_RET 9 9
	SAMPLER0_ATOMIC_NORET 10 10
	SAMPLER1_ATOMIC_NORET 11 11
	SAMPLER0_VC 12 19
	SAMPLER1_VC 20 27
regGUS_MISC 0 0x2c3c 9 0 1
	RELATIVE_PRI_IN_DRAM_ARB 0 0
	RELATIVE_PRI_IN_IO_RD_ARB 1 1
	RELATIVE_PRI_IN_IO_WR_ARB 2 2
	EARLY_SDP_ORIGDATA 3 3
	LINKMGR_DYNAMIC_MODE 4 5
	LINKMGR_HALT_THRESHOLD 6 7
	LINKMGR_RECONNECT_DELAY 8 9
	LINKMGR_IDLE_THRESHOLD 10 14
	SEND0_IOWR_ONLY 15 15
regGUS_MISC2 0 0x2c3f 20 0 1
	IO_RDWR_PRIORITY_ENABLE 0 0
	CH_L1_RO_MASK 1 1
	SA0_L1_RO_MASK 2 2
	SA1_L1_RO_MASK 3 3
	SA2_L1_RO_MASK 4 4
	SA3_L1_RO_MASK 5 5
	CH_L1_PERF_MASK 6 6
	SA0_L1_PERF_MASK 7 7
	SA1_L1_PERF_MASK 8 8
	SA2_L1_PERF_MASK 9 9
	SA3_L1_PERF_MASK 10 10
	FP_ATOMICS_ENABLE 11 11
	L1_RET_CLKEN 12 12
	FGCLKEN_HIGH 13 13
	BLOCK_REQUESTS 14 14
	REQUESTS_BLOCKED 15 15
	RIO_ICG_L1_ROUTER_BUSY_MASK 16 16
	WIO_ICG_L1_ROUTER_BUSY_MASK 17 17
	DRAM_ICG_L1_ROUTER_BUSY_MASK 18 18
	RDRET_FED_MASK 19 19
regGUS_MISC3 0 0x2c6a 2 0 1
	FP_ATOMICS_LOG 0 0
	CLEAR_LOG 1 1
regGUS_PERFCOUNTER0_CFG 0 0x3e03 5 0 1
	PERF_SEL 0 7
	PERF_SEL_END 8 15
	PERF_MODE 24 27
	ENABLE 28 28
	CLEAR 29 29
regGUS_PERFCOUNTER1_CFG 0 0x3e04 5 0 1
	PERF_SEL 0 7
	PERF_SEL_END 8 15
	PERF_MODE 24 27
	ENABLE 28 28
	CLEAR 29 29
regGUS_PERFCOUNTER2_HI 0 0x3641 1 0 1
	PERFCOUNTER_HI 0 31
regGUS_PERFCOUNTER2_LO 0 0x3640 1 0 1
	PERFCOUNTER_LO 0 31
regGUS_PERFCOUNTER2_MODE 0 0x3e02 8 0 1
	COMPARE_MODE0 0 1
	COMPARE_MODE1 2 3
	COMPARE_MODE2 4 5
	COMPARE_MODE3 6 7
	COMPARE_VALUE0 8 11
	COMPARE_VALUE1 12 15
	COMPARE_VALUE2 16 19
	COMPARE_VALUE3 20 23
regGUS_PERFCOUNTER2_SELECT 0 0x3e00 5 0 1
	PERF_SEL 0 9
	PERF_SEL1 10 19
	CNTR_MODE 20 23
	PERF_MODE1 24 27
	PERF_MODE 28 31
regGUS_PERFCOUNTER2_SELECT1 0 0x3e01 4 0 1
	PERF_SEL2 0 9
	PERF_SEL3 10 19
	PERF_MODE3 24 27
	PERF_MODE2 28 31
regGUS_PERFCOUNTER_HI 0 0x3643 2 0 1
	COUNTER_HI 0 15
	COMPARE_VALUE 16 31
regGUS_PERFCOUNTER_LO 0 0x3642 1 0 1
	COUNTER_LO 0 31
regGUS_PERFCOUNTER_RSLT_CNTL 0 0x3e05 6 0 1
	PERF_COUNTER_SELECT 0 3
	START_TRIGGER 8 15
	STOP_TRIGGER 16 23
	ENABLE_ANY 24 24
	CLEAR_ALL 25 25
	STOP_ALL_ON_SATURATE 26 26
regGUS_SDP_ARB_FINAL 0 0x2c32 6 0 1
	HI_DRAM_BURST_LIMIT 0 4
	DRAM_BURST_LIMIT 5 9
	IO_BURST_LIMIT 10 14
	BURST_LIMIT_MULTIPLIER 15 16
	ERREVENT_ON_ERROR 17 17
	HALTREQ_ON_ERROR 18 18
regGUS_SDP_BACKDOOR_CMDCREDITS0 0 0x2c40 1 0 1
	CREDITS_RECEIVED 0 31
regGUS_SDP_BACKDOOR_CMDCREDITS1 0 0x2c41 1 0 1
	CREDITS_RECEIVED 0 30
regGUS_SDP_BACKDOOR_DATACREDITS0 0 0x2c42 1 0 1
	CREDITS_RECEIVED 0 31
regGUS_SDP_BACKDOOR_DATACREDITS1 0 0x2c43 1 0 1
	CREDITS_RECEIVED 0 30
regGUS_SDP_BACKDOOR_MISCCREDITS 0 0x2c44 2 0 1
	RDRSP_CREDITS_RELEASED 0 7
	WRRSP_CREDITS_RELEASED 8 15
regGUS_SDP_CREDITS 0 0x2c34 3 0 1
	TAG_LIMIT 0 7
	WR_RESP_CREDITS 8 14
	RD_RESP_CREDITS 16 22
regGUS_SDP_ENABLE 0 0x2c45 1 0 1
	ENABLE 0 0
regGUS_SDP_QOS_VC_PRIORITY 0 0x2c33 4 0 1
	VC2_IORD 0 3
	VC3_IOWR 4 7
	VC4_DRAM 8 11
	VC4_HI_DRAM 12 15
regGUS_SDP_REQ_CNTL 0 0x2c3b 5 0 1
	REQ_PASS_PW_OVERRIDE_READ 0 0
	REQ_PASS_PW_OVERRIDE_WRITE 1 1
	REQ_PASS_PW_OVERRIDE_ATOMIC 2 2
	REQ_CHAIN_OVERRIDE_DRAM 3 3
	INNER_DOMAIN_MODE 4 4
regGUS_SDP_TAG_RESERVE0 0 0x2c35 4 0 1
	VC0 0 7
	VC1 8 15
	VC2 16 23
	VC3 24 31
regGUS_SDP_TAG_RESERVE1 0 0x2c36 4 0 1
	VC4 0 7
	VC5 8 15
	VC6 16 23
	VC7 24 31
regGUS_SDP_VCC_RESERVE0 0 0x2c37 5 0 1
	VC0_CREDITS 0 5
	VC1_CREDITS 6 11
	VC2_CREDITS 12 17
	VC3_CREDITS 18 23
	VC4_CREDITS 24 29
regGUS_SDP_VCC_RESERVE1 0 0x2c38 4 0 1
	VC5_CREDITS 0 5
	VC6_CREDITS 6 11
	VC7_CREDITS 12 17
	DISTRIBUTE_POOL 31 31
regGUS_SDP_VCD_RESERVE0 0 0x2c39 5 0 1
	VC0_CREDITS 0 5
	VC1_CREDITS 6 11
	VC2_CREDITS 12 17
	VC3_CREDITS 18 23
	VC4_CREDITS 24 29
regGUS_SDP_VCD_RESERVE1 0 0x2c3a 4 0 1
	VC5_CREDITS 0 5
	VC6_CREDITS 6 11
	VC7_CREDITS 12 17
	DISTRIBUTE_POOL 31 31
regGUS_WRRSP_FIFO_CNTL 0 0x2c6b 1 0 1
	THRESHOLD 0 5
regIA_ENHANCE 0 0x29c 1 0 1
	MISC 0 31
regIA_UTCL1_CNTL 0 0xfe6 9 0 0
	XNACK_REDO_TIMER_CNT 0 19
	VMID_RESET_MODE 23 23
	DROP_MODE 24 24
	BYPASS 25 25
	INVALIDATE 26 26
	FRAG_LIMIT_MODE 27 27
	FORCE_SNOOP 28 28
	MTYPE_OVERRIDE 29 29
	LLC_NOALLOC_OVERRIDE 30 30
regIA_UTCL1_STATUS 0 0xfe7 6 0 0
	FAULT_DETECTED 0 0
	RETRY_DETECTED 1 1
	PRT_DETECTED 2 2
	FAULT_UTCL1ID 8 13
	RETRY_UTCL1ID 16 21
	PRT_UTCL1ID 24 29
regIA_UTCL1_STATUS_2 0 0xfd7 11 0 0
	IA_BUSY 0 0
	IA_DMA_BUSY 1 1
	IA_DMA_REQ_BUSY 2 2
	IA_GRP_BUSY 3 3
	IA_ADC_BUSY 4 4
	FAULT_DETECTED 5 5
	RETRY_DETECTED 6 6
	PRT_DETECTED 7 7
	FAULT_UTCL1ID 8 13
	RETRY_UTCL1ID 16 21
	PRT_UTCL1ID 24 29
regICG_CHA_CTRL 0 0x50f1 6 0 1
	REG_CLK_OVERRIDE 0 0
	REQ_CLI_CLK_OVERRIDE 1 1
	REQ_ARB_CLK_OVERRIDE 2 2
	RET_CLK_OVERRIDE 3 3
	REQ_CREDIT_CLK_OVERRIDE 4 4
	PERFMON_CLK_OVERRIDE 5 5
regICG_CHCG_CLK_CTRL 0 0x5144 7 0 1
	GLOBAL_CLK_OVERRIDE 0 0
	GLOBAL_NONHARVESTABLE_CLK_OVERRIDE 1 1
	REQUEST_CLK_OVERRIDE 2 2
	SRC_DATA_CLK_OVERRIDE 3 3
	RETURN_CLK_OVERRIDE 4 4
	GRBM_CLK_OVERRIDE 5 5
	PERF_CLK_OVERRIDE 6 6
regICG_CHC_CLK_CTRL 0 0x5140 7 0 1
	GLOBAL_CLK_OVERRIDE 0 0
	GLOBAL_NONHARVESTABLE_CLK_OVERRIDE 1 1
	REQUEST_CLK_OVERRIDE 2 2
	SRC_DATA_CLK_OVERRIDE 3 3
	RETURN_CLK_OVERRIDE 4 4
	GRBM_CLK_OVERRIDE 5 5
	PERF_CLK_OVERRIDE 6 6
regICG_GL1A_CTRL 0 0x50f0 6 0 1
	REG_CLK_OVERRIDE 0 0
	REQ_CLI_CLK_OVERRIDE 1 1
	REQ_ARB_CLK_OVERRIDE 2 2
	RET_CLK_OVERRIDE 3 3
	REQ_CREDIT_CLK_OVERRIDE 4 4
	PERFMON_CLK_OVERRIDE 5 5
regICG_GL1C_CLK_CTRL 0 0x50ec 11 0 1
	GLOBAL_CLK_OVERRIDE 0 0
	GLOBAL_NONHARVESTABLE_CLK_OVERRIDE 1 1
	REQUEST_CLK_OVERRIDE 2 2
	VM_CLK_OVERRIDE 3 3
	TAG_CLK_OVERRIDE 4 4
	GCR_CLK_OVERRIDE 5 5
	SRC_DATA_CLK_OVERRIDE 6 6
	RETURN_CLK_OVERRIDE 7 7
	GRBM_CLK_OVERRIDE 8 8
	PERF_CLK_OVERRIDE 9 9
	LATENCY_FIFO_CLK_OVERRIDE 10 10
regICG_LDS_CLK_CTRL 0 0x5114 27 0 1
	LDS_DLOAD0_OVERRIDE 0 0
	LDS_DLOAD1_OVERRIDE 1 1
	LDS_WGP_ARB_OVERRIDE 2 2
	LDS_TD_OVERRIDE 3 3
	LDS_ATTR_WR_OVERRIDE 4 4
	LDS_CONFIG_REG_OVERRIDE 5 5
	LDS_IDX_PIPE_OVERRIDE 6 6
	LDS_IDX_DIR_OVERRIDE 7 7
	LDS_IDX_WR_OVERRIDE 8 8
	LDS_IDX_INPUT_QUEUE_OVERRIDE 9 9
	LDS_MEM_OVERRIDE 10 10
	LDS_IDX_OUTPUT_ALIGNER_OVERRIDE 11 11
	LDS_DIR_OUTPUT_ALIGNER_OVERRIDE 12 12
	LDS_IDX_BANK_CONFLICT_OVERRIDE 13 13
	LDS_IDX_SCHED_INPUT_OVERRIDE 14 14
	LDS_IDX_SCHED_OUTPUT_OVERRIDE 15 15
	LDS_IDX_SCHED_PIPE_OVERRIDE 16 16
	LDS_IDX_SCHEDULER_OVERRIDE 17 17
	LDS_IDX_RDRTN_OVERRIDE 18 18
	LDS_SP_DONE_OVERRIDE 19 19
	LDS_SQC_PERF_OVERRIDE 20 20
	LDS_SP_READ_OVERRIDE 21 21
	SQ_LDS_VMEMCMD_OVERRIDE 22 22
	SP_LDS_VMEMREQ_OVERRIDE 23 23
	SPI_LDS_STALL_OVERRIDE 24 24
	MEM_WR_OVERRIDE 25 25
	LDS_CLK_OVERRIDE_UNUSED 26 31
regICG_SP_CLK_CTRL 0 0x5093 1 0 1
	CLK_OVERRIDE 0 31
regLDS_CONFIG 0 0x10a2 9 0 0
	ADDR_OUT_OF_RANGE_REPORTING 0 0
	CONF_BIT_1 1 1
	WAVE32_INTERP_DUAL_ISSUE_DISABLE 2 2
	SP_TDDATA_FGCG_OVERRIDE 3 3
	SQC_PERF_FGCG_OVERRIDE 4 4
	CONF_BIT_5 5 5
	CONF_BIT_6 6 6
	CONF_BIT_7 7 7
	CONF_BIT_8 8 8
regPA_CL_CLIP_CNTL 0 0x204 20 0 1
	UCP_ENA_0 0 0
	UCP_ENA_1 1 1
	UCP_ENA_2 2 2
	UCP_ENA_3 3 3
	UCP_ENA_4 4 4
	UCP_ENA_5 5 5
	PS_UCP_Y_SCALE_NEG 13 13
	PS_UCP_MODE 14 15
	CLIP_DISABLE 16 16
	UCP_CULL_ONLY_ENA 17 17
	BOUNDARY_EDGE_FLAG_ENA 18 18
	DX_CLIP_SPACE_DEF 19 19
	DIS_CLIP_ERR_DETECT 20 20
	VTX_KILL_OR 21 21
	DX_RASTERIZATION_KILL 22 22
	DX_LINEAR_ATTR_CLIP_ENA 24 24
	VTE_VPORT_PROVOKE_DISABLE 25 25
	ZCLIP_NEAR_DISABLE 26 26
	ZCLIP_FAR_DISABLE 27 27
	ZCLIP_PROG_NEAR_ENA 28 28
regPA_CL_CNTL_STATUS 0 0x1024 1 0 0
	CL_BUSY 31 31
regPA_CL_ENHANCE 0 0x1025 23 0 0
	CLIP_VTX_REORDER_ENA 0 0
	NUM_CLIP_SEQ 1 2
	CLIPPED_PRIM_SEQ_STALL 3 3
	VE_NAN_PROC_DISABLE 4 4
	XTRA_DEBUG_REG_SEL 5 5
	IGNORE_PIPELINE_RESET 6 6
	KILL_INNER_EDGE_FLAGS 7 7
	NGG_PA_TO_ALL_SC 8 8
	TC_LATENCY_TIME_STAMP_RESOLUTION 9 10
	NGG_BYPASS_PRIM_FILTER 11 11
	NGG_SIDEBAND_MEMORY_DEPTH 12 13
	NGG_PRIM_INDICES_FIFO_DEPTH 14 16
	PROG_NEAR_CLIP_PLANE_ENABLE 17 17
	POLY_INNER_EDGE_FLAG_DISABLE 18 18
	TC_REQUEST_PERF_CNTR_ENABLE 19 19
	DISABLE_PA_PH_INTF_FINE_CLOCK_GATE 20 20
	DISABLE_PA_SX_REQ_INTF_FINE_CLOCK_GATE 21 21
	ENABLE_PA_RATE_CNTL 22 22
	CLAMP_NEGATIVE_BB_TO_ZERO 23 23
	ECO_SPARE3 28 28
	ECO_SPARE2 29 29
	ECO_SPARE1 30 30
	ECO_SPARE0 31 31
regPA_CL_GB_HORZ_CLIP_ADJ 0 0x2fc 1 0 1
	DATA_REGISTER 0 31
regPA_CL_GB_HORZ_DISC_ADJ 0 0x2fd 1 0 1
	DATA_REGISTER 0 31
regPA_CL_GB_VERT_CLIP_ADJ 0 0x2fa 1 0 1
	DATA_REGISTER 0 31
regPA_CL_GB_VERT_DISC_ADJ 0 0x2fb 1 0 1
	DATA_REGISTER 0 31
regPA_CL_NANINF_CNTL 0 0x208 16 0 1
	VTE_XY_INF_DISCARD 0 0
	VTE_Z_INF_DISCARD 1 1
	VTE_W_INF_DISCARD 2 2
	VTE_0XNANINF_IS_0 3 3
	VTE_XY_NAN_RETAIN 4 4
	VTE_Z_NAN_RETAIN 5 5
	VTE_W_NAN_RETAIN 6 6
	VTE_W_RECIP_NAN_IS_0 7 7
	VS_XY_NAN_TO_INF 8 8
	VS_XY_INF_RETAIN 9 9
	VS_Z_NAN_TO_INF 10 10
	VS_Z_INF_RETAIN 11 11
	VS_W_NAN_TO_INF 12 12
	VS_W_INF_RETAIN 13 13
	VS_CLIP_DIST_INF_DISCARD 14 14
	VTE_NO_OUTPUT_NEG_0 20 20
regPA_CL_NGG_CNTL 0 0x20e 3 0 1
	VERTEX_REUSE_OFF 0 0
	INDEX_BUF_EDGE_FLAG_ENA 1 1
	VERTEX_REUSE_DEPTH 2 9
regPA_CL_POINT_CULL_RAD 0 0x1f8 1 0 1
	DATA_REGISTER 0 31
regPA_CL_POINT_SIZE 0 0x1f7 1 0 1
	DATA_REGISTER 0 31
regPA_CL_POINT_X_RAD 0 0x1f5 1 0 1
	DATA_REGISTER 0 31
regPA_CL_POINT_Y_RAD 0 0x1f6 1 0 1
	DATA_REGISTER 0 31
regPA_CL_PROG_NEAR_CLIP_Z 0 0x187 1 0 1
	DATA_REGISTER 0 31
regPA_CL_RESET_DEBUG 0 0x1026 1 0 0
	CL_TRIV_DISC_DISABLE 0 0
regPA_CL_UCP_0_W 0 0x172 1 0 1
	DATA_REGISTER 0 31
regPA_CL_UCP_0_X 0 0x16f 1 0 1
	DATA_REGISTER 0 31
regPA_CL_UCP_0_Y 0 0x170 1 0 1
	DATA_REGISTER 0 31
regPA_CL_UCP_0_Z 0 0x171 1 0 1
	DATA_REGISTER 0 31
regPA_CL_UCP_1_W 0 0x176 1 0 1
	DATA_REGISTER 0 31
regPA_CL_UCP_1_X 0 0x173 1 0 1
	DATA_REGISTER 0 31
regPA_CL_UCP_1_Y 0 0x174 1 0 1
	DATA_REGISTER 0 31
regPA_CL_UCP_1_Z 0 0x175 1 0 1
	DATA_REGISTER 0 31
regPA_CL_UCP_2_W 0 0x17a 1 0 1
	DATA_REGISTER 0 31
regPA_CL_UCP_2_X 0 0x177 1 0 1
	DATA_REGISTER 0 31
regPA_CL_UCP_2_Y 0 0x178 1 0 1
	DATA_REGISTER 0 31
regPA_CL_UCP_2_Z 0 0x179 1 0 1
	DATA_REGISTER 0 31
regPA_CL_UCP_3_W 0 0x17e 1 0 1
	DATA_REGISTER 0 31
regPA_CL_UCP_3_X 0 0x17b 1 0 1
	DATA_REGISTER 0 31
regPA_CL_UCP_3_Y 0 0x17c 1 0 1
	DATA_REGISTER 0 31
regPA_CL_UCP_3_Z 0 0x17d 1 0 1
	DATA_REGISTER 0 31
regPA_CL_UCP_4_W 0 0x182 1 0 1
	DATA_REGISTER 0 31
regPA_CL_UCP_4_X 0 0x17f 1 0 1
	DATA_REGISTER 0 31
regPA_CL_UCP_4_Y 0 0x180 1 0 1
	DATA_REGISTER 0 31
regPA_CL_UCP_4_Z 0 0x181 1 0 1
	DATA_REGISTER 0 31
regPA_CL_UCP_5_W 0 0x186 1 0 1
	DATA_REGISTER 0 31
regPA_CL_UCP_5_X 0 0x183 1 0 1
	DATA_REGISTER 0 31
regPA_CL_UCP_5_Y 0 0x184 1 0 1
	DATA_REGISTER 0 31
regPA_CL_UCP_5_Z 0 0x185 1 0 1
	DATA_REGISTER 0 31
regPA_CL_VPORT_XOFFSET 0 0x110 1 0 1
	VPORT_XOFFSET 0 31
regPA_CL_VPORT_XOFFSET_1 0 0x116 1 0 1
	VPORT_XOFFSET 0 31
regPA_CL_VPORT_XOFFSET_10 0 0x14c 1 0 1
	VPORT_XOFFSET 0 31
regPA_CL_VPORT_XOFFSET_11 0 0x152 1 0 1
	VPORT_XOFFSET 0 31
regPA_CL_VPORT_XOFFSET_12 0 0x158 1 0 1
	VPORT_XOFFSET 0 31
regPA_CL_VPORT_XOFFSET_13 0 0x15e 1 0 1
	VPORT_XOFFSET 0 31
regPA_CL_VPORT_XOFFSET_14 0 0x164 1 0 1
	VPORT_XOFFSET 0 31
regPA_CL_VPORT_XOFFSET_15 0 0x16a 1 0 1
	VPORT_XOFFSET 0 31
regPA_CL_VPORT_XOFFSET_2 0 0x11c 1 0 1
	VPORT_XOFFSET 0 31
regPA_CL_VPORT_XOFFSET_3 0 0x122 1 0 1
	VPORT_XOFFSET 0 31
regPA_CL_VPORT_XOFFSET_4 0 0x128 1 0 1
	VPORT_XOFFSET 0 31
regPA_CL_VPORT_XOFFSET_5 0 0x12e 1 0 1
	VPORT_XOFFSET 0 31
regPA_CL_VPORT_XOFFSET_6 0 0x134 1 0 1
	VPORT_XOFFSET 0 31
regPA_CL_VPORT_XOFFSET_7 0 0x13a 1 0 1
	VPORT_XOFFSET 0 31
regPA_CL_VPORT_XOFFSET_8 0 0x140 1 0 1
	VPORT_XOFFSET 0 31
regPA_CL_VPORT_XOFFSET_9 0 0x146 1 0 1
	VPORT_XOFFSET 0 31
regPA_CL_VPORT_XSCALE 0 0x10f 1 0 1
	VPORT_XSCALE 0 31
regPA_CL_VPORT_XSCALE_1 0 0x115 1 0 1
	VPORT_XSCALE 0 31
regPA_CL_VPORT_XSCALE_10 0 0x14b 1 0 1
	VPORT_XSCALE 0 31
regPA_CL_VPORT_XSCALE_11 0 0x151 1 0 1
	VPORT_XSCALE 0 31
regPA_CL_VPORT_XSCALE_12 0 0x157 1 0 1
	VPORT_XSCALE 0 31
regPA_CL_VPORT_XSCALE_13 0 0x15d 1 0 1
	VPORT_XSCALE 0 31
regPA_CL_VPORT_XSCALE_14 0 0x163 1 0 1
	VPORT_XSCALE 0 31
regPA_CL_VPORT_XSCALE_15 0 0x169 1 0 1
	VPORT_XSCALE 0 31
regPA_CL_VPORT_XSCALE_2 0 0x11b 1 0 1
	VPORT_XSCALE 0 31
regPA_CL_VPORT_XSCALE_3 0 0x121 1 0 1
	VPORT_XSCALE 0 31
regPA_CL_VPORT_XSCALE_4 0 0x127 1 0 1
	VPORT_XSCALE 0 31
regPA_CL_VPORT_XSCALE_5 0 0x12d 1 0 1
	VPORT_XSCALE 0 31
regPA_CL_VPORT_XSCALE_6 0 0x133 1 0 1
	VPORT_XSCALE 0 31
regPA_CL_VPORT_XSCALE_7 0 0x139 1 0 1
	VPORT_XSCALE 0 31
regPA_CL_VPORT_XSCALE_8 0 0x13f 1 0 1
	VPORT_XSCALE 0 31
regPA_CL_VPORT_XSCALE_9 0 0x145 1 0 1
	VPORT_XSCALE 0 31
regPA_CL_VPORT_YOFFSET 0 0x112 1 0 1
	VPORT_YOFFSET 0 31
regPA_CL_VPORT_YOFFSET_1 0 0x118 1 0 1
	VPORT_YOFFSET 0 31
regPA_CL_VPORT_YOFFSET_10 0 0x14e 1 0 1
	VPORT_YOFFSET 0 31
regPA_CL_VPORT_YOFFSET_11 0 0x154 1 0 1
	VPORT_YOFFSET 0 31
regPA_CL_VPORT_YOFFSET_12 0 0x15a 1 0 1
	VPORT_YOFFSET 0 31
regPA_CL_VPORT_YOFFSET_13 0 0x160 1 0 1
	VPORT_YOFFSET 0 31
regPA_CL_VPORT_YOFFSET_14 0 0x166 1 0 1
	VPORT_YOFFSET 0 31
regPA_CL_VPORT_YOFFSET_15 0 0x16c 1 0 1
	VPORT_YOFFSET 0 31
regPA_CL_VPORT_YOFFSET_2 0 0x11e 1 0 1
	VPORT_YOFFSET 0 31
regPA_CL_VPORT_YOFFSET_3 0 0x124 1 0 1
	VPORT_YOFFSET 0 31
regPA_CL_VPORT_YOFFSET_4 0 0x12a 1 0 1
	VPORT_YOFFSET 0 31
regPA_CL_VPORT_YOFFSET_5 0 0x130 1 0 1
	VPORT_YOFFSET 0 31
regPA_CL_VPORT_YOFFSET_6 0 0x136 1 0 1
	VPORT_YOFFSET 0 31
regPA_CL_VPORT_YOFFSET_7 0 0x13c 1 0 1
	VPORT_YOFFSET 0 31
regPA_CL_VPORT_YOFFSET_8 0 0x142 1 0 1
	VPORT_YOFFSET 0 31
regPA_CL_VPORT_YOFFSET_9 0 0x148 1 0 1
	VPORT_YOFFSET 0 31
regPA_CL_VPORT_YSCALE 0 0x111 1 0 1
	VPORT_YSCALE 0 31
regPA_CL_VPORT_YSCALE_1 0 0x117 1 0 1
	VPORT_YSCALE 0 31
regPA_CL_VPORT_YSCALE_10 0 0x14d 1 0 1
	VPORT_YSCALE 0 31
regPA_CL_VPORT_YSCALE_11 0 0x153 1 0 1
	VPORT_YSCALE 0 31
regPA_CL_VPORT_YSCALE_12 0 0x159 1 0 1
	VPORT_YSCALE 0 31
regPA_CL_VPORT_YSCALE_13 0 0x15f 1 0 1
	VPORT_YSCALE 0 31
regPA_CL_VPORT_YSCALE_14 0 0x165 1 0 1
	VPORT_YSCALE 0 31
regPA_CL_VPORT_YSCALE_15 0 0x16b 1 0 1
	VPORT_YSCALE 0 31
regPA_CL_VPORT_YSCALE_2 0 0x11d 1 0 1
	VPORT_YSCALE 0 31
regPA_CL_VPORT_YSCALE_3 0 0x123 1 0 1
	VPORT_YSCALE 0 31
regPA_CL_VPORT_YSCALE_4 0 0x129 1 0 1
	VPORT_YSCALE 0 31
regPA_CL_VPORT_YSCALE_5 0 0x12f 1 0 1
	VPORT_YSCALE 0 31
regPA_CL_VPORT_YSCALE_6 0 0x135 1 0 1
	VPORT_YSCALE 0 31
regPA_CL_VPORT_YSCALE_7 0 0x13b 1 0 1
	VPORT_YSCALE 0 31
regPA_CL_VPORT_YSCALE_8 0 0x141 1 0 1
	VPORT_YSCALE 0 31
regPA_CL_VPORT_YSCALE_9 0 0x147 1 0 1
	VPORT_YSCALE 0 31
regPA_CL_VPORT_ZOFFSET 0 0x114 1 0 1
	VPORT_ZOFFSET 0 31
regPA_CL_VPORT_ZOFFSET_1 0 0x11a 1 0 1
	VPORT_ZOFFSET 0 31
regPA_CL_VPORT_ZOFFSET_10 0 0x150 1 0 1
	VPORT_ZOFFSET 0 31
regPA_CL_VPORT_ZOFFSET_11 0 0x156 1 0 1
	VPORT_ZOFFSET 0 31
regPA_CL_VPORT_ZOFFSET_12 0 0x15c 1 0 1
	VPORT_ZOFFSET 0 31
regPA_CL_VPORT_ZOFFSET_13 0 0x162 1 0 1
	VPORT_ZOFFSET 0 31
regPA_CL_VPORT_ZOFFSET_14 0 0x168 1 0 1
	VPORT_ZOFFSET 0 31
regPA_CL_VPORT_ZOFFSET_15 0 0x16e 1 0 1
	VPORT_ZOFFSET 0 31
regPA_CL_VPORT_ZOFFSET_2 0 0x120 1 0 1
	VPORT_ZOFFSET 0 31
regPA_CL_VPORT_ZOFFSET_3 0 0x126 1 0 1
	VPORT_ZOFFSET 0 31
regPA_CL_VPORT_ZOFFSET_4 0 0x12c 1 0 1
	VPORT_ZOFFSET 0 31
regPA_CL_VPORT_ZOFFSET_5 0 0x132 1 0 1
	VPORT_ZOFFSET 0 31
regPA_CL_VPORT_ZOFFSET_6 0 0x138 1 0 1
	VPORT_ZOFFSET 0 31
regPA_CL_VPORT_ZOFFSET_7 0 0x13e 1 0 1
	VPORT_ZOFFSET 0 31
regPA_CL_VPORT_ZOFFSET_8 0 0x144 1 0 1
	VPORT_ZOFFSET 0 31
regPA_CL_VPORT_ZOFFSET_9 0 0x14a 1 0 1
	VPORT_ZOFFSET 0 31
regPA_CL_VPORT_ZSCALE 0 0x113 1 0 1
	VPORT_ZSCALE 0 31
regPA_CL_VPORT_ZSCALE_1 0 0x119 1 0 1
	VPORT_ZSCALE 0 31
regPA_CL_VPORT_ZSCALE_10 0 0x14f 1 0 1
	VPORT_ZSCALE 0 31
regPA_CL_VPORT_ZSCALE_11 0 0x155 1 0 1
	VPORT_ZSCALE 0 31
regPA_CL_VPORT_ZSCALE_12 0 0x15b 1 0 1
	VPORT_ZSCALE 0 31
regPA_CL_VPORT_ZSCALE_13 0 0x161 1 0 1
	VPORT_ZSCALE 0 31
regPA_CL_VPORT_ZSCALE_14 0 0x167 1 0 1
	VPORT_ZSCALE 0 31
regPA_CL_VPORT_ZSCALE_15 0 0x16d 1 0 1
	VPORT_ZSCALE 0 31
regPA_CL_VPORT_ZSCALE_2 0 0x11f 1 0 1
	VPORT_ZSCALE 0 31
regPA_CL_VPORT_ZSCALE_3 0 0x125 1 0 1
	VPORT_ZSCALE 0 31
regPA_CL_VPORT_ZSCALE_4 0 0x12b 1 0 1
	VPORT_ZSCALE 0 31
regPA_CL_VPORT_ZSCALE_5 0 0x131 1 0 1
	VPORT_ZSCALE 0 31
regPA_CL_VPORT_ZSCALE_6 0 0x137 1 0 1
	VPORT_ZSCALE 0 31
regPA_CL_VPORT_ZSCALE_7 0 0x13d 1 0 1
	VPORT_ZSCALE 0 31
regPA_CL_VPORT_ZSCALE_8 0 0x143 1 0 1
	VPORT_ZSCALE 0 31
regPA_CL_VPORT_ZSCALE_9 0 0x149 1 0 1
	VPORT_ZSCALE 0 31
regPA_CL_VRS_CNTL 0 0x212 6 0 1
	VERTEX_RATE_COMBINER_MODE 0 2
	PRIMITIVE_RATE_COMBINER_MODE 3 5
	HTILE_RATE_COMBINER_MODE 6 8
	SAMPLE_ITER_COMBINER_MODE 9 11
	EXPOSE_VRS_PIXELS_MASK 13 13
	CMASK_RATE_HINT_FORCE_ZERO 14 14
regPA_CL_VS_OUT_CNTL 0 0x207 30 0 1
	CLIP_DIST_ENA_0 0 0
	CLIP_DIST_ENA_1 1 1
	CLIP_DIST_ENA_2 2 2
	CLIP_DIST_ENA_3 3 3
	CLIP_DIST_ENA_4 4 4
	CLIP_DIST_ENA_5 5 5
	CLIP_DIST_ENA_6 6 6
	CLIP_DIST_ENA_7 7 7
	CULL_DIST_ENA_0 8 8
	CULL_DIST_ENA_1 9 9
	CULL_DIST_ENA_2 10 10
	CULL_DIST_ENA_3 11 11
	CULL_DIST_ENA_4 12 12
	CULL_DIST_ENA_5 13 13
	CULL_DIST_ENA_6 14 14
	CULL_DIST_ENA_7 15 15
	USE_VTX_POINT_SIZE 16 16
	USE_VTX_EDGE_FLAG 17 17
	USE_VTX_RENDER_TARGET_INDX 18 18
	USE_VTX_VIEWPORT_INDX 19 19
	USE_VTX_KILL_FLAG 20 20
	VS_OUT_MISC_VEC_ENA 21 21
	VS_OUT_CCDIST0_VEC_ENA 22 22
	VS_OUT_CCDIST1_VEC_ENA 23 23
	VS_OUT_MISC_SIDE_BUS_ENA 24 24
	USE_VTX_LINE_WIDTH 27 27
	USE_VTX_VRS_RATE 28 28
	BYPASS_VTX_RATE_COMBINER 29 29
	BYPASS_PRIM_RATE_COMBINER 30 30
	USE_VTX_FSR_SELECT 31 31
regPA_CL_VTE_CNTL 0 0x206 10 0 1
	VPORT_X_SCALE_ENA 0 0
	VPORT_X_OFFSET_ENA 1 1
	VPORT_Y_SCALE_ENA 2 2
	VPORT_Y_OFFSET_ENA 3 3
	VPORT_Z_SCALE_ENA 4 4
	VPORT_Z_OFFSET_ENA 5 5
	VTX_XY_FMT 8 8
	VTX_Z_FMT 9 9
	VTX_W0_FMT 10 10
	PERFCOUNTER_REF 11 11
regPA_PH_ENHANCE 0 0x95f 17 0 1
	ECO_SPARE0 0 0
	ECO_SPARE1 1 1
	ECO_SPARE2 2 2
	ECO_SPARE3 3 3
	DISABLE_PH_SC_INTF_FINE_CLOCK_GATE 4 4
	DISABLE_FOPKT 5 5
	DISABLE_FOPKT_SCAN_POST_RESET 6 6
	DISABLE_PH_SC_INTF_CLKEN_CLOCK_GATE 7 7
	DISABLE_PH_DEBUG_REG_FGCG 8 8
	DISABLE_PH_PERF_REG_FGCG 9 9
	ENABLE_PH_INTF_CLKEN_STRETCH 10 12
	DISABLE_USE_LAST_PH_ARBITER_PERFCOUNTER_SAMPLE_EVENT 13 13
	USE_PERFCOUNTER_START_STOP_EVENTS 14 14
	FORCE_PH_PERFCOUNTER_SAMPLE_ENABLE_ON 15 15
	PH_SPI_GE_THROTTLE_MODE 16 16
	PH_SPI_GE_THROTTLE_MODE_DISABLE 17 17
	PH_SPI_GE_THROTTLE_PERFCOUNTER_COUNT_MODE 18 18
regPA_PH_INTERFACE_FIFO_SIZE 0 0x95e 2 0 1
	PA_PH_IF_FIFO_SIZE 0 9
	PH_SC_IF_FIFO_SIZE 16 21
regPA_PH_PERFCOUNTER0_HI 0 0x3581 1 0 1
	PERFCOUNTER_HI 0 31
regPA_PH_PERFCOUNTER0_LO 0 0x3580 1 0 1
	PERFCOUNTER_LO 0 31
regPA_PH_PERFCOUNTER0_SELECT 0 0x3d80 5 0 1
	PERF_SEL 0 9
	PERF_SEL1 10 19
	CNTR_MODE 20 23
	PERF_MODE1 24 27
	PERF_MODE 28 31
regPA_PH_PERFCOUNTER0_SELECT1 0 0x3d81 4 0 1
	PERF_SEL2 0 9
	PERF_SEL3 10 19
	PERF_MODE3 24 27
	PERF_MODE2 28 31
regPA_PH_PERFCOUNTER1_HI 0 0x3583 1 0 1
	PERFCOUNTER_HI 0 31
regPA_PH_PERFCOUNTER1_LO 0 0x3582 1 0 1
	PERFCOUNTER_LO 0 31
regPA_PH_PERFCOUNTER1_SELECT 0 0x3d82 5 0 1
	PERF_SEL 0 9
	PERF_SEL1 10 19
	CNTR_MODE 20 23
	PERF_MODE1 24 27
	PERF_MODE 28 31
regPA_PH_PERFCOUNTER1_SELECT1 0 0x3d90 4 0 1
	PERF_SEL2 0 9
	PERF_SEL3 10 19
	PERF_MODE3 24 27
	PERF_MODE2 28 31
regPA_PH_PERFCOUNTER2_HI 0 0x3585 1 0 1
	PERFCOUNTER_HI 0 31
regPA_PH_PERFCOUNTER2_LO 0 0x3584 1 0 1
	PERFCOUNTER_LO 0 31
regPA_PH_PERFCOUNTER2_SELECT 0 0x3d83 5 0 1
	PERF_SEL 0 9
	PERF_SEL1 10 19
	CNTR_MODE 20 23
	PERF_MODE1 24 27
	PERF_MODE 28 31
regPA_PH_PERFCOUNTER2_SELECT1 0 0x3d91 4 0 1
	PERF_SEL2 0 9
	PERF_SEL3 10 19
	PERF_MODE3 24 27
	PERF_MODE2 28 31
regPA_PH_PERFCOUNTER3_HI 0 0x3587 1 0 1
	PERFCOUNTER_HI 0 31
regPA_PH_PERFCOUNTER3_LO 0 0x3586 1 0 1
	PERFCOUNTER_LO 0 31
regPA_PH_PERFCOUNTER3_SELECT 0 0x3d84 5 0 1
	PERF_SEL 0 9
	PERF_SEL1 10 19
	CNTR_MODE 20 23
	PERF_MODE1 24 27
	PERF_MODE 28 31
regPA_PH_PERFCOUNTER3_SELECT1 0 0x3d92 4 0 1
	PERF_SEL2 0 9
	PERF_SEL3 10 19
	PERF_MODE3 24 27
	PERF_MODE2 28 31
regPA_PH_PERFCOUNTER4_HI 0 0x3589 1 0 1
	PERFCOUNTER_HI 0 31
regPA_PH_PERFCOUNTER4_LO 0 0x3588 1 0 1
	PERFCOUNTER_LO 0 31
regPA_PH_PERFCOUNTER4_SELECT 0 0x3d85 1 0 1
	PERF_SEL 0 9
regPA_PH_PERFCOUNTER5_HI 0 0x358b 1 0 1
	PERFCOUNTER_HI 0 31
regPA_PH_PERFCOUNTER5_LO 0 0x358a 1 0 1
	PERFCOUNTER_LO 0 31
regPA_PH_PERFCOUNTER5_SELECT 0 0x3d86 1 0 1
	PERF_SEL 0 9
regPA_PH_PERFCOUNTER6_HI 0 0x358d 1 0 1
	PERFCOUNTER_HI 0 31
regPA_PH_PERFCOUNTER6_LO 0 0x358c 1 0 1
	PERFCOUNTER_LO 0 31
regPA_PH_PERFCOUNTER6_SELECT 0 0x3d87 1 0 1
	PERF_SEL 0 9
regPA_PH_PERFCOUNTER7_HI 0 0x358f 1 0 1
	PERFCOUNTER_HI 0 31
regPA_PH_PERFCOUNTER7_LO 0 0x358e 1 0 1
	PERFCOUNTER_LO 0 31
regPA_PH_PERFCOUNTER7_SELECT 0 0x3d88 1 0 1
	PERF_SEL 0 9
regPA_RATE_CNTL 0 0x188 2 0 1
	VERTEX_RATE 0 3
	PRIM_RATE 4 7
regPA_SC_AA_CONFIG 0 0x2f8 8 0 1
	MSAA_NUM_SAMPLES 0 2
	AA_MASK_CENTROID_DTMN 4 4
	MAX_SAMPLE_DIST 13 16
	MSAA_EXPOSED_SAMPLES 20 22
	DETAIL_TO_EXPOSED_MODE 24 25
	COVERAGE_TO_SHADER_SELECT 26 27
	SAMPLE_COVERAGE_ENCODING 28 28
	COVERED_CENTROID_IS_CENTER 29 29
regPA_SC_AA_MASK_X0Y0_X1Y0 0 0x30e 2 0 1
	AA_MASK_X0Y0 0 15
	AA_MASK_X1Y0 16 31
regPA_SC_AA_MASK_X0Y1_X1Y1 0 0x30f 2 0 1
	AA_MASK_X0Y1 0 15
	AA_MASK_X1Y1 16 31
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0 0 0x2fe 8 0 1
	S0_X 0 3
	S0_Y 4 7
	S1_X 8 11
	S1_Y 12 15
	S2_X 16 19
	S2_Y 20 23
	S3_X 24 27
	S3_Y 28 31
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1 0 0x2ff 8 0 1
	S4_X 0 3
	S4_Y 4 7
	S5_X 8 11
	S5_Y 12 15
	S6_X 16 19
	S6_Y 20 23
	S7_X 24 27
	S7_Y 28 31
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2 0 0x300 8 0 1
	S8_X 0 3
	S8_Y 4 7
	S9_X 8 11
	S9_Y 12 15
	S10_X 16 19
	S10_Y 20 23
	S11_X 24 27
	S11_Y 28 31
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3 0 0x301 8 0 1
	S12_X 0 3
	S12_Y 4 7
	S13_X 8 11
	S13_Y 12 15
	S14_X 16 19
	S14_Y 20 23
	S15_X 24 27
	S15_Y 28 31
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0 0 0x306 8 0 1
	S0_X 0 3
	S0_Y 4 7
	S1_X 8 11
	S1_Y 12 15
	S2_X 16 19
	S2_Y 20 23
	S3_X 24 27
	S3_Y 28 31
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1 0 0x307 8 0 1
	S4_X 0 3
	S4_Y 4 7
	S5_X 8 11
	S5_Y 12 15
	S6_X 16 19
	S6_Y 20 23
	S7_X 24 27
	S7_Y 28 31
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2 0 0x308 8 0 1
	S8_X 0 3
	S8_Y 4 7
	S9_X 8 11
	S9_Y 12 15
	S10_X 16 19
	S10_Y 20 23
	S11_X 24 27
	S11_Y 28 31
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3 0 0x309 8 0 1
	S12_X 0 3
	S12_Y 4 7
	S13_X 8 11
	S13_Y 12 15
	S14_X 16 19
	S14_Y 20 23
	S15_X 24 27
	S15_Y 28 31
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0 0 0x302 8 0 1
	S0_X 0 3
	S0_Y 4 7
	S1_X 8 11
	S1_Y 12 15
	S2_X 16 19
	S2_Y 20 23
	S3_X 24 27
	S3_Y 28 31
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1 0 0x303 8 0 1
	S4_X 0 3
	S4_Y 4 7
	S5_X 8 11
	S5_Y 12 15
	S6_X 16 19
	S6_Y 20 23
	S7_X 24 27
	S7_Y 28 31
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2 0 0x304 8 0 1
	S8_X 0 3
	S8_Y 4 7
	S9_X 8 11
	S9_Y 12 15
	S10_X 16 19
	S10_Y 20 23
	S11_X 24 27
	S11_Y 28 31
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3 0 0x305 8 0 1
	S12_X 0 3
	S12_Y 4 7
	S13_X 8 11
	S13_Y 12 15
	S14_X 16 19
	S14_Y 20 23
	S15_X 24 27
	S15_Y 28 31
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0 0 0x30a 8 0 1
	S0_X 0 3
	S0_Y 4 7
	S1_X 8 11
	S1_Y 12 15
	S2_X 16 19
	S2_Y 20 23
	S3_X 24 27
	S3_Y 28 31
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1 0 0x30b 8 0 1
	S4_X 0 3
	S4_Y 4 7
	S5_X 8 11
	S5_Y 12 15
	S6_X 16 19
	S6_Y 20 23
	S7_X 24 27
	S7_Y 28 31
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2 0 0x30c 8 0 1
	S8_X 0 3
	S8_Y 4 7
	S9_X 8 11
	S9_Y 12 15
	S10_X 16 19
	S10_Y 20 23
	S11_X 24 27
	S11_Y 28 31
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3 0 0x30d 8 0 1
	S12_X 0 3
	S12_Y 4 7
	S13_X 8 11
	S13_Y 12 15
	S14_X 16 19
	S14_Y 20 23
	S15_X 24 27
	S15_Y 28 31
regPA_SC_ATM_CNTL 0 0x94d 5 0 1
	SC_PC_IF_SIZE 0 5
	DISABLE_SC_PC_IF_FGCG_EN 7 7
	MAX_ATTRIBUTES_IN_WAVE 8 15
	DISABLE_MAX_ATTRIBUTES 16 16
	SELECT_MAX_ATTRIBUTES 17 17
regPA_SC_BINNER_CNTL_0 0 0x311 13 0 1
	BINNING_MODE 0 1
	BIN_SIZE_X 2 2
	BIN_SIZE_Y 3 3
	BIN_SIZE_X_EXTEND 4 6
	BIN_SIZE_Y_EXTEND 7 9
	CONTEXT_STATES_PER_BIN 10 12
	PERSISTENT_STATES_PER_BIN 13 17
	DISABLE_START_OF_PRIM 18 18
	FPOVS_PER_BATCH 19 26
	OPTIMAL_BIN_SELECTION 27 27
	FLUSH_ON_BINNING_TRANSITION 28 28
	BIN_MAPPING_MODE 29 30
	FSR_EXPANSION_ENABLE 31 31
regPA_SC_BINNER_CNTL_1 0 0x312 2 0 1
	MAX_ALLOC_COUNT 0 15
	MAX_PRIM_PER_BATCH 16 31
regPA_SC_BINNER_CNTL_2 0 0x315 10 0 1
	BIN_SIZE_X_MULT_BY_1P5X 0 0
	BIN_SIZE_Y_MULT_BY_1P5X 1 1
	ENABLE_LIGHT_VOLUME_RENDERING_OPTIMIZATION 2 2
	DUAL_LIGHT_SHAFT_IN_DRAW 3 3
	LIGHT_SHAFT_DRAW_CALL_LIMIT 4 6
	CONTEXT_DONE_EVENTS_PER_BIN 7 10
	ZPP_ENABLED 11 11
	ZPP_OPTIMIZATION_ENABLED 12 12
	ZPP_AREA_THRESHOLD 13 20
	DISABLE_NOPCEXPORT_BREAKBATCH_CONDITION 21 21
regPA_SC_BINNER_CNTL_OVERRIDE 0 0x946 6 0 1
	BINNING_MODE 0 1
	CONTEXT_STATES_PER_BIN 10 12
	PERSISTENT_STATES_PER_BIN 13 17
	FPOVS_PER_BATCH 19 26
	DIRECT_OVERRIDE_MODE 27 27
	OVERRIDE 28 31
regPA_SC_BINNER_EVENT_CNTL_0 0 0x950 16 0 1
	RESERVED_0 0 1
	SAMPLE_STREAMOUTSTATS1 2 3
	SAMPLE_STREAMOUTSTATS2 4 5
	SAMPLE_STREAMOUTSTATS3 6 7
	CACHE_FLUSH_TS 8 9
	CONTEXT_DONE 10 11
	CACHE_FLUSH 12 13
	CS_PARTIAL_FLUSH 14 15
	VGT_STREAMOUT_SYNC 16 17
	RESERVED_9 18 19
	VGT_STREAMOUT_RESET 20 21
	END_OF_PIPE_INCR_DE 22 23
	END_OF_PIPE_IB_END 24 25
	RST_PIX_CNT 26 27
	BREAK_BATCH 28 29
	VS_PARTIAL_FLUSH 30 31
regPA_SC_BINNER_EVENT_CNTL_1 0 0x951 16 0 1
	PS_PARTIAL_FLUSH 0 1
	FLUSH_HS_OUTPUT 2 3
	FLUSH_DFSM 4 5
	RESET_TO_LOWEST_VGT 6 7
	CACHE_FLUSH_AND_INV_TS_EVENT 8 9
	WAIT_SYNC 10 11
	CACHE_FLUSH_AND_INV_EVENT 12 13
	PERFCOUNTER_START 14 15
	PERFCOUNTER_STOP 16 17
	PIPELINESTAT_START 18 19
	PIPELINESTAT_STOP 20 21
	PERFCOUNTER_SAMPLE 22 23
	FLUSH_ES_OUTPUT 24 25
	BIN_CONF_OVERRIDE_CHECK 26 27
	SAMPLE_PIPELINESTAT 28 29
	SO_VGTSTREAMOUT_FLUSH 30 31
regPA_SC_BINNER_EVENT_CNTL_2 0 0x952 16 0 1
	SAMPLE_STREAMOUTSTATS 0 1
	RESET_VTX_CNT 2 3
	BLOCK_CONTEXT_DONE 4 5
	RESERVED_35 6 7
	VGT_FLUSH 8 9
	TGID_ROLLOVER 10 11
	SQ_NON_EVENT 12 13
	SC_SEND_DB_VPZ 14 15
	BOTTOM_OF_PIPE_TS 16 17
	RESERVED_41 18 19
	DB_CACHE_FLUSH_AND_INV 20 21
	FLUSH_AND_INV_DB_DATA_TS 22 23
	FLUSH_AND_INV_DB_META 24 25
	FLUSH_AND_INV_CB_DATA_TS 26 27
	FLUSH_AND_INV_CB_META 28 29
	CS_DONE 30 31
regPA_SC_BINNER_EVENT_CNTL_3 0 0x953 16 0 1
	PS_DONE 0 1
	FLUSH_AND_INV_CB_PIXEL_DATA 2 3
	RESERVED_50 4 5
	THREAD_TRACE_START 6 7
	THREAD_TRACE_STOP 8 9
	THREAD_TRACE_MARKER 10 11
	THREAD_TRACE_DRAW 12 13
	THREAD_TRACE_FINISH 14 15
	PIXEL_PIPE_STAT_CONTROL 16 17
	PIXEL_PIPE_STAT_DUMP 18 19
	PIXEL_PIPE_STAT_RESET 20 21
	CONTEXT_SUSPEND 22 23
	OFFCHIP_HS_DEALLOC 24 25
	ENABLE_NGG_PIPELINE 26 27
	ENABLE_PIPELINE_NOT_USED 28 29
	DRAW_DONE 30 31
regPA_SC_BINNER_PERF_CNTL_0 0 0x955 4 0 1
	BIN_HIST_NUM_PRIMS_THRESHOLD 0 9
	BATCH_HIST_NUM_PRIMS_THRESHOLD 10 19
	BIN_HIST_NUM_CONTEXT_THRESHOLD 20 22
	BATCH_HIST_NUM_CONTEXT_THRESHOLD 23 25
regPA_SC_BINNER_PERF_CNTL_1 0 0x956 3 0 1
	BIN_HIST_NUM_PERSISTENT_STATE_THRESHOLD 0 4
	BATCH_HIST_NUM_PERSISTENT_STATE_THRESHOLD 5 9
	BATCH_HIST_NUM_TRIV_REJECTED_PRIMS_THRESHOLD 10 25
regPA_SC_BINNER_PERF_CNTL_2 0 0x957 2 0 1
	BATCH_HIST_NUM_ROWS_PER_PRIM_THRESHOLD 0 10
	BATCH_HIST_NUM_COLUMNS_PER_ROW_THRESHOLD 11 21
regPA_SC_BINNER_PERF_CNTL_3 0 0x958 1 0 1
	BATCH_HIST_NUM_PS_WAVE_BREAKS_THRESHOLD 0 31
regPA_SC_BINNER_TIMEOUT_COUNTER 0 0x954 1 0 1
	THRESHOLD 0 31
regPA_SC_CENTROID_PRIORITY_0 0 0x2f5 8 0 1
	DISTANCE_0 0 3
	DISTANCE_1 4 7
	DISTANCE_2 8 11
	DISTANCE_3 12 15
	DISTANCE_4 16 19
	DISTANCE_5 20 23
	DISTANCE_6 24 27
	DISTANCE_7 28 31
regPA_SC_CENTROID_PRIORITY_1 0 0x2f6 8 0 1
	DISTANCE_8 0 3
	DISTANCE_9 4 7
	DISTANCE_10 8 11
	DISTANCE_11 12 15
	DISTANCE_12 16 19
	DISTANCE_13 20 23
	DISTANCE_14 24 27
	DISTANCE_15 28 31
regPA_SC_CLIPRECT_0_BR 0 0x85 2 0 1
	BR_X 0 14
	BR_Y 16 30
regPA_SC_CLIPRECT_0_TL 0 0x84 2 0 1
	TL_X 0 14
	TL_Y 16 30
regPA_SC_CLIPRECT_1_BR 0 0x87 2 0 1
	BR_X 0 14
	BR_Y 16 30
regPA_SC_CLIPRECT_1_TL 0 0x86 2 0 1
	TL_X 0 14
	TL_Y 16 30
regPA_SC_CLIPRECT_2_BR 0 0x89 2 0 1
	BR_X 0 14
	BR_Y 16 30
regPA_SC_CLIPRECT_2_TL 0 0x88 2 0 1
	TL_X 0 14
	TL_Y 16 30
regPA_SC_CLIPRECT_3_BR 0 0x8b 2 0 1
	BR_X 0 14
	BR_Y 16 30
regPA_SC_CLIPRECT_3_TL 0 0x8a 2 0 1
	TL_X 0 14
	TL_Y 16 30
regPA_SC_CLIPRECT_RULE 0 0x83 1 0 1
	CLIP_RULE 0 15
regPA_SC_CONSERVATIVE_RASTERIZATION_CNTL 0 0x313 20 0 1
	OVER_RAST_ENABLE 0 0
	OVER_RAST_SAMPLE_SELECT 1 4
	UNDER_RAST_ENABLE 5 5
	UNDER_RAST_SAMPLE_SELECT 6 9
	PBB_UNCERTAINTY_REGION_ENABLE 10 10
	ZMM_TRI_EXTENT 11 11
	ZMM_TRI_OFFSET 12 12
	OVERRIDE_OVER_RAST_INNER_TO_NORMAL 13 13
	OVERRIDE_UNDER_RAST_INNER_TO_NORMAL 14 14
	DEGENERATE_OVERRIDE_INNER_TO_NORMAL_DISABLE 15 15
	UNCERTAINTY_REGION_MODE 16 17
	OUTER_UNCERTAINTY_EDGERULE_OVERRIDE 18 18
	INNER_UNCERTAINTY_EDGERULE_OVERRIDE 19 19
	NULL_SQUAD_AA_MASK_ENABLE 20 20
	COVERAGE_AA_MASK_ENABLE 21 21
	PREZ_AA_MASK_ENABLE 22 22
	POSTZ_AA_MASK_ENABLE 23 23
	CENTROID_SAMPLE_OVERRIDE 24 24
	UNCERTAINTY_REGION_MULT 25 26
	UNCERTAINTY_REGION_PBB_MULT 27 28
regPA_SC_DSM_CNTL 0 0x948 2 0 1
	FORCE_EOV_REZ_0 0 0
	FORCE_EOV_REZ_1 1 1
regPA_SC_EDGERULE 0 0x8c 7 0 1
	ER_TRI 0 3
	ER_POINT 4 7
	ER_RECT 8 11
	ER_LINE_LR 12 17
	ER_LINE_RL 18 23
	ER_LINE_TB 24 27
	ER_LINE_BT 28 31
regPA_SC_ENHANCE 0 0x941 30 0 1
	ENABLE_PA_SC_OUT_OF_ORDER 0 0
	DISABLE_SC_DB_TILE_FIX 1 1
	DISABLE_AA_MASK_FULL_FIX 2 2
	ENABLE_1XMSAA_SAMPLE_LOCATIONS 3 3
	ENABLE_1XMSAA_SAMPLE_LOC_CENTROID 4 4
	DISABLE_SCISSOR_FIX 5 5
	SEND_UNLIT_STILES_TO_PACKER 6 6
	DISABLE_DUALGRAD_PERF_OPTIMIZATION 7 7
	DISABLE_SC_PROCESS_RESET_PRIM 8 8
	DISABLE_SC_PROCESS_RESET_SUPERTILE 9 9
	DISABLE_SC_PROCESS_RESET_TILE 10 10
	DISABLE_PA_SC_GUIDANCE 11 11
	DISABLE_EOV_ALL_CTRL_ONLY_COMBINATIONS 12 12
	ENABLE_MULTICYCLE_BUBBLE_FREEZE 13 13
	DISABLE_OUT_OF_ORDER_PA_SC_GUIDANCE 14 14
	ENABLE_OUT_OF_ORDER_POLY_MODE 15 15
	DISABLE_OUT_OF_ORDER_EOP_SYNC_NULL_PRIMS_LAST 16 16
	DISABLE_OUT_OF_ORDER_THRESHOLD_SWITCHING 17 17
	ENABLE_OUT_OF_ORDER_THRESHOLD_SWITCH_AT_EOPG_ONLY 18 18
	DISABLE_OUT_OF_ORDER_DESIRED_FIFO_EMPTY_SWITCHING 19 19
	DISABLE_OUT_OF_ORDER_SELECTED_FIFO_EMPTY_SWITCHING 20 20
	DISABLE_OUT_OF_ORDER_EMPTY_SWITCHING_HYSTERYSIS 21 21
	ENABLE_OUT_OF_ORDER_DESIRED_FIFO_IS_NEXT_FEID 22 22
	DISABLE_OOO_NO_EOPG_SKEW_DESIRED_FIFO_IS_CURRENT_FIFO 23 23
	OOO_DISABLE_EOP_ON_FIRST_LIVE_PRIM_HIT 24 24
	OOO_DISABLE_EOPG_SKEW_THRESHOLD_SWITCHING 25 25
	DISABLE_EOP_LINE_STIPPLE_RESET 26 26
	DISABLE_VPZ_EOP_LINE_STIPPLE_RESET 27 27
	IOO_DISABLE_SCAN_UNSELECTED_FIFOS_FOR_DUAL_GFX_RING_CHANGE 28 28
	OOO_USE_ABSOLUTE_FIFO_COUNT_IN_THRESHOLD_SWITCHING 29 29
regPA_SC_ENHANCE_1 0 0x942 28 0 1
	REALIGN_DQUADS_OVERRIDE_ENABLE 0 0
	REALIGN_DQUADS_OVERRIDE 1 2
	DISABLE_SC_BINNING 3 3
	BYPASS_PBB 4 4
	DISABLE_NONBINNED_LIVE_PRIM_DG1_LS0_CL0_EOPKT_POKE 5 5
	ECO_SPARE1 6 6
	ECO_SPARE2 7 7
	ECO_SPARE3 8 8
	DISABLE_SC_PROCESS_RESET_PBB 9 9
	DISABLE_PBB_SCISSOR_OPT 10 10
	ENABLE_DFSM_FLUSH_EVENT_TO_FLUSH_POPS_CAM 11 11
	DEBUG_PIXEL_PICKER_COUNT_PIXELS 13 13
	DISABLE_SC_DB_TILE_INTF_FINE_CLOCK_GATE 14 14
	DISABLE_PACKER_ODC_ENHANCE 16 16
	OPTIMAL_BIN_SELECTION 18 18
	DISABLE_FORCE_SOP_ALL_EVENTS 19 19
	DISABLE_PBB_CLK_OPTIMIZATION 20 20
	DISABLE_PBB_SCISSOR_CLK_OPTIMIZATION 21 21
	DISABLE_PBB_BINNING_CLK_OPTIMIZATION 22 22
	DISABLE_INTF_CG 23 23
	IOO_DISABLE_EOP_ON_FIRST_LIVE_PRIM_HIT 24 24
	DISABLE_SHADER_PROFILING_FOR_POWER 25 25
	FLUSH_ON_BINNING_TRANSITION 26 26
	DISABLE_QUAD_PROC_FDCE_ENHANCE 27 27
	DISABLE_SC_PS_PA_ARBITER_FIX 28 28
	DISABLE_SC_PS_PA_ARBITER_FIX_1 29 29
	PASS_VPZ_EVENT_TO_SPI 30 30
	DISABLE_FSR_NEAR_AXIS_LINE_VERT_ORDER_SORT_FIX 31 31
regPA_SC_ENHANCE_2 0 0x943 25 0 1
	DISABLE_SC_MEM_MACRO_FINE_CLOCK_GATE 0 0
	DISABLE_SC_DB_QUAD_INTF_FINE_CLOCK_GATE 1 1
	DISABLE_SC_BCI_QUAD_INTF_FINE_CLOCK_GATE 2 2
	DISABLE_SC_BCI_PRIM_INTF_FINE_CLOCK_GATE 3 3
	ENABLE_LPOV_WAVE_BREAK 4 4
	ENABLE_FPOV_WAVE_BREAK 5 5
	ENABLE_SC_SEND_DB_VPZ_FOR_EN_PRIM_PAYLOAD 7 7
	DISABLE_BREAK_BATCH_ON_GFX_PIPE_SWITCH 8 8
	DISABLE_FULL_TILE_WAVE_BREAK 9 9
	ENABLE_VPZ_INJECTION_BEFORE_NULL_PRIMS 10 10
	PBB_TIMEOUT_THRESHOLD_MODE 11 11
	DISABLE_PACKER_GRAD_FDCE_ENHANCE 12 12
	DISABLE_SC_SPI_INTF_EARLY_WAKEUP 13 13
	DISABLE_SC_BCI_INTF_EARLY_WAKEUP 14 14
	DISABLE_EXPOSED_GT_DETAIL_RATE_TILE_COV_ADJ 15 15
	PBB_WARP_CLK_MAIN_CLK_WAKEUP 16 16
	PBB_MAIN_CLK_REG_BUSY_WAKEUP 17 17
	DISABLE_BREAK_BATCH_ON_GFX_PIPELINE_RESET 18 18
	DISABLE_SC_DBR_DATAPATH_FGCG 21 21
	FSR_BB_OPTIMIZATION_DISABLE_OVERRIDE 22 22
	PROCESS_RESET_FORCE_STILE_MASK_TO_ZERO 23 23
	BREAK_WHEN_ONE_NULL_PRIM_BATCH 26 26
	NULL_PRIM_BREAK_BATCH_LIMIT 27 29
	DISABLE_MAX_DEALLOC_FORCE_EOV_RESET_N_WAVES_COUNT 30 30
	RSVD 31 31
regPA_SC_ENHANCE_3 0 0x944 31 0 1
	FORCE_USE_OF_SC_CENTROID_DATA 0 0
	DISABLE_RB_MASK_COPY_FOR_NONP2_SA_PAIR_HARVEST 2 2
	FORCE_PBB_WORKLOAD_MODE_TO_ZERO 3 3
	DISABLE_PKR_BCI_QUAD_NEW_PRIM_DATA_LOAD_OPTIMIZATION 4 4
	DISABLE_CP_CONTEXT_DONE_PERFCOUNT_SAMPLE_EN 5 5
	ENABLE_SINGLE_PA_EOPKT_FIRST_PHASE_FILTER 6 6
	ENABLE_SINGLE_PA_EOPKT_LAST_PHASE_FILTER 7 7
	ENABLE_SINGLE_PA_EOPKT_LAST_PHASE_FILTER_FOR_PBB_BINNED_PRIMS 8 8
	DISABLE_SET_VPZ_DIRTY_EOPKT_LAST_PHASE_ONLY 9 9
	DISABLE_PBB_EOP_OPTIMIZATION_WITH_SAME_CONTEXT_BATCHES 10 10
	DISABLE_FAST_NULL_PRIM_OPTIMIZATION 11 11
	USE_PBB_PRIM_STORAGE_WHEN_STALLED 12 12
	DISABLE_LIGHT_VOLUME_RENDERING_OPTIMIZATION 13 13
	DISABLE_ZPRE_PASS_OPTIMIZATION 14 14
	DISABLE_EVENT_INCLUSION_IN_CONTEXT_STATES_PER_BIN 15 15
	DISABLE_PIXEL_WAIT_SYNC_COUNTERS 16 16
	DISABLE_SC_CPG_PSINVOC_SEDC_ISOLATION_ACCUM 17 17
	DISABLE_SC_QP_VRS_RATE_FB_FINE_CLOCK_GATE 18 18
	DISABLE_SC_QP_VRS_RATE_CACHE_RD_FINE_CLOCK_GATE 19 19
	DISABLE_PKR_FORCE_EOV_MAX_REZ_CNT_FOR_SPI_BACKPRESSURE_ONLY 20 20
	DISABLE_PKR_FORCE_EOV_MAX_CLK_CNT_FOR_SPI_BACKPRESSURE_ONLY 21 21
	DO_NOT_INCLUDE_OREO_WAVEID_IN_FORCE_EOV_MAX_CNT_DISABLE 22 22
	DISABLE_PWS_PRE_DEPTH_WAIT_SYNC_VPZ_INSERTION 23 23
	PKR_CNT_FORCE_EOV_AT_QS_EMPTY_ONLY 24 24
	PKR_S0_FORCE_EOV_STALL 25 25
	PKR_S1_FORCE_EOV_STALL 26 26
	PKR_S2_FORCE_EOV_STALL 27 27
	ECO_SPARE0 28 28
	ECO_SPARE1 29 29
	ECO_SPARE2 30 30
	ECO_SPARE3 31 31
regPA_SC_FIFO_DEPTH_CNTL 0 0x1035 1 0 0
	DEPTH 0 9
regPA_SC_FIFO_SIZE 0 0x94a 4 0 1
	SC_FRONTEND_PRIM_FIFO_SIZE 0 5
	SC_BACKEND_PRIM_FIFO_SIZE 6 14
	SC_HIZ_TILE_FIFO_SIZE 15 20
	SC_EARLYZ_TILE_FIFO_SIZE 21 31
regPA_SC_FORCE_EOV_MAX_CNTS 0 0x94f 2 0 1
	FORCE_EOV_MAX_CLK_CNT 0 15
	FORCE_EOV_MAX_REZ_CNT 16 31
regPA_SC_GENERIC_SCISSOR_BR 0 0x91 2 0 1
	BR_X 0 14
	BR_Y 16 30
regPA_SC_GENERIC_SCISSOR_TL 0 0x90 3 0 1
	TL_X 0 14
	TL_Y 16 30
	WINDOW_OFFSET_DISABLE 31 31
regPA_SC_HP3D_TRAP_SCREEN_COUNT 0 0x22ac 1 0 1
	COUNT 0 15
regPA_SC_HP3D_TRAP_SCREEN_H 0 0x22a9 1 0 1
	X_COORD 0 13
regPA_SC_HP3D_TRAP_SCREEN_HV_EN 0 0x22a8 2 0 1
	ENABLE_HV_PRE_SHADER 0 0
	FORCE_PRE_SHADER_ALL_PIXELS 1 1
regPA_SC_HP3D_TRAP_SCREEN_HV_LOCK 0 0x95c 1 0 1
	DISABLE_NON_PRIV_WRITES 0 0
regPA_SC_HP3D_TRAP_SCREEN_OCCURRENCE 0 0x22ab 1 0 1
	COUNT 0 15
regPA_SC_HP3D_TRAP_SCREEN_V 0 0x22aa 1 0 1
	Y_COORD 0 13
regPA_SC_IF_FIFO_SIZE 0 0x94b 4 0 1
	SC_DB_TILE_IF_FIFO_SIZE 0 5
	SC_DB_QUAD_IF_FIFO_SIZE 6 11
	SC_SPI_IF_FIFO_SIZE 12 17
	SC_BCI_IF_FIFO_SIZE 18 23
regPA_SC_LINE_CNTL 0 0x2f7 5 0 1
	EXPAND_LINE_WIDTH 9 9
	LAST_PIXEL 10 10
	PERPENDICULAR_ENDCAP_ENA 11 11
	DX10_DIAMOND_TEST_ENA 12 12
	EXTRA_DX_DY_PRECISION 13 13
regPA_SC_LINE_STIPPLE 0 0x283 4 0 1
	LINE_PATTERN 0 15
	REPEAT_COUNT 16 23
	PATTERN_BIT_ORDER 28 28
	AUTO_RESET_CNTL 29 30
regPA_SC_LINE_STIPPLE_STATE 0 0x2281 2 0 1
	CURRENT_PTR 0 3
	CURRENT_COUNT 8 15
regPA_SC_MODE_CNTL_0 0 0x292 6 0 1
	MSAA_ENABLE 0 0
	VPORT_SCISSOR_ENABLE 1 1
	LINE_STIPPLE_ENABLE 2 2
	SEND_UNLIT_STILES_TO_PKR 3 3
	ALTERNATE_RBS_PER_TILE 5 5
	COARSE_TILE_STARTS_ON_EVEN_RB 6 6
regPA_SC_MODE_CNTL_1 0 0x293 24 0 1
	WALK_SIZE 0 0
	WALK_ALIGNMENT 1 1
	WALK_ALIGN8_PRIM_FITS_ST 2 2
	WALK_FENCE_ENABLE 3 3
	WALK_FENCE_SIZE 4 6
	SUPERTILE_WALK_ORDER_ENABLE 7 7
	TILE_WALK_ORDER_ENABLE 8 8
	TILE_COVER_DISABLE 9 9
	TILE_COVER_NO_SCISSOR 10 10
	ZMM_LINE_EXTENT 11 11
	ZMM_LINE_OFFSET 12 12
	ZMM_RECT_EXTENT 13 13
	KILL_PIX_POST_HI_Z 14 14
	KILL_PIX_POST_DETAIL_MASK 15 15
	PS_ITER_SAMPLE 16 16
	MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE 17 17
	MULTI_GPU_SUPERTILE_ENABLE 18 18
	GPU_ID_OVERRIDE_ENABLE 19 19
	GPU_ID_OVERRIDE 20 23
	MULTI_GPU_PRIM_DISCARD_ENABLE 24 24
	FORCE_EOV_CNTDWN_ENABLE 25 25
	FORCE_EOV_REZ_ENABLE 26 26
	OUT_OF_ORDER_PRIMITIVE_ENABLE 27 27
	OUT_OF_ORDER_WATER_MARK 28 30
regPA_SC_NGG_MODE_CNTL 0 0x314 6 0 1
	MAX_DEALLOCS_IN_WAVE 0 10
	DISABLE_FPOG_AND_DEALLOC_CONFLICT 12 12
	DISABLE_MAX_DEALLOC 13 13
	DISABLE_MAX_ATTRIBUTES 14 14
	MAX_FPOVS_IN_WAVE 16 23
	MAX_ATTRIBUTES_IN_WAVE 24 31
regPA_SC_P3D_TRAP_SCREEN_COUNT 0 0x22a4 1 0 1
	COUNT 0 15
regPA_SC_P3D_TRAP_SCREEN_H 0 0x22a1 1 0 1
	X_COORD 0 13
regPA_SC_P3D_TRAP_SCREEN_HV_EN 0 0x22a0 2 0 1
	ENABLE_HV_PRE_SHADER 0 0
	FORCE_PRE_SHADER_ALL_PIXELS 1 1
regPA_SC_P3D_TRAP_SCREEN_HV_LOCK 0 0x95b 1 0 1
	DISABLE_NON_PRIV_WRITES 0 0
regPA_SC_P3D_TRAP_SCREEN_OCCURRENCE 0 0x22a3 1 0 1
	COUNT 0 15
regPA_SC_P3D_TRAP_SCREEN_V 0 0x22a2 1 0 1
	Y_COORD 0 13
regPA_SC_PACKER_WAVE_ID_CNTL 0 0x94c 7 0 1
	WAVE_TABLE_SIZE 0 9
	SC_DB_WAVE_IF_FIFO_SIZE 10 15
	DISABLE_SC_DB_WAVE_IF_FGCG_EN 16 16
	SC_SPI_WAVE_IF_FIFO_SIZE 17 22
	DISABLE_SC_SPI_WAVE_IF_FGCG_EN 23 23
	DEBUG_CONFLICT_QUAD 24 27
	DISABLE_OREO_CONFLICT_QUAD 31 31
regPA_SC_PBB_OVERRIDE_FLAG 0 0x947 2 0 1
	OVERRIDE 0 0
	PIPE_ID 1 1
regPA_SC_PERFCOUNTER0_HI 0 0x3141 1 0 1
	PERFCOUNTER_HI 0 31
regPA_SC_PERFCOUNTER0_LO 0 0x3140 1 0 1
	PERFCOUNTER_LO 0 31
regPA_SC_PERFCOUNTER0_SELECT 0 0x3940 5 0 1
	PERF_SEL 0 9
	PERF_SEL1 10 19
	CNTR_MODE 20 23
	PERF_MODE1 24 27
	PERF_MODE 28 31
regPA_SC_PERFCOUNTER0_SELECT1 0 0x3941 4 0 1
	PERF_SEL2 0 9
	PERF_SEL3 10 19
	PERF_MODE3 24 27
	PERF_MODE2 28 31
regPA_SC_PERFCOUNTER1_HI 0 0x3143 1 0 1
	PERFCOUNTER_HI 0 31
regPA_SC_PERFCOUNTER1_LO 0 0x3142 1 0 1
	PERFCOUNTER_LO 0 31
regPA_SC_PERFCOUNTER1_SELECT 0 0x3942 1 0 1
	PERF_SEL 0 9
regPA_SC_PERFCOUNTER2_HI 0 0x3145 1 0 1
	PERFCOUNTER_HI 0 31
regPA_SC_PERFCOUNTER2_LO 0 0x3144 1 0 1
	PERFCOUNTER_LO 0 31
regPA_SC_PERFCOUNTER2_SELECT 0 0x3943 1 0 1
	PERF_SEL 0 9
regPA_SC_PERFCOUNTER3_HI 0 0x3147 1 0 1
	PERFCOUNTER_HI 0 31
regPA_SC_PERFCOUNTER3_LO 0 0x3146 1 0 1
	PERFCOUNTER_LO 0 31
regPA_SC_PERFCOUNTER3_SELECT 0 0x3944 1 0 1
	PERF_SEL 0 9
regPA_SC_PERFCOUNTER4_HI 0 0x3149 1 0 1
	PERFCOUNTER_HI 0 31
regPA_SC_PERFCOUNTER4_LO 0 0x3148 1 0 1
	PERFCOUNTER_LO 0 31
regPA_SC_PERFCOUNTER4_SELECT 0 0x3945 1 0 1
	PERF_SEL 0 9
regPA_SC_PERFCOUNTER5_HI 0 0x314b 1 0 1
	PERFCOUNTER_HI 0 31
regPA_SC_PERFCOUNTER5_LO 0 0x314a 1 0 1
	PERFCOUNTER_LO 0 31
regPA_SC_PERFCOUNTER5_SELECT 0 0x3946 1 0 1
	PERF_SEL 0 9
regPA_SC_PERFCOUNTER6_HI 0 0x314d 1 0 1
	PERFCOUNTER_HI 0 31
regPA_SC_PERFCOUNTER6_LO 0 0x314c 1 0 1
	PERFCOUNTER_LO 0 31
regPA_SC_PERFCOUNTER6_SELECT 0 0x3947 1 0 1
	PERF_SEL 0 9
regPA_SC_PERFCOUNTER7_HI 0 0x314f 1 0 1
	PERFCOUNTER_HI 0 31
regPA_SC_PERFCOUNTER7_LO 0 0x314e 1 0 1
	PERFCOUNTER_LO 0 31
regPA_SC_PERFCOUNTER7_SELECT 0 0x3948 1 0 1
	PERF_SEL 0 9
regPA_SC_PKR_WAVE_TABLE_CNTL 0 0x94e 1 0 1
	SIZE 0 5
regPA_SC_RASTER_CONFIG 0 0xd4 15 0 1
	RB_MAP_PKR0 0 1
	RB_MAP_PKR1 2 3
	RB_XSEL2 4 5
	RB_XSEL 6 6
	RB_YSEL 7 7
	PKR_MAP 8 9
	PKR_XSEL 10 11
	PKR_YSEL 12 13
	PKR_XSEL2 14 15
	SC_MAP 16 17
	SC_XSEL 18 19
	SC_YSEL 20 21
	SE_MAP 24 25
	SE_XSEL 26 27
	SE_YSEL 28 29
regPA_SC_RASTER_CONFIG_1 0 0xd5 3 0 1
	SE_PAIR_MAP 0 1
	SE_PAIR_XSEL 2 3
	SE_PAIR_YSEL 4 5
regPA_SC_SCREEN_EXTENT_CONTROL 0 0xd6 2 0 1
	SLICE_EVEN_ENABLE 0 1
	SLICE_ODD_ENABLE 2 3
regPA_SC_SCREEN_EXTENT_MAX_0 0 0x2285 2 0 1
	X 0 15
	Y 16 31
regPA_SC_SCREEN_EXTENT_MAX_1 0 0x228b 2 0 1
	X 0 15
	Y 16 31
regPA_SC_SCREEN_EXTENT_MIN_0 0 0x2284 2 0 1
	X 0 15
	Y 16 31
regPA_SC_SCREEN_EXTENT_MIN_1 0 0x2286 2 0 1
	X 0 15
	Y 16 31
regPA_SC_SCREEN_SCISSOR_BR 0 0xd 2 0 1
	BR_X 0 15
	BR_Y 16 31
regPA_SC_SCREEN_SCISSOR_TL 0 0xc 2 0 1
	TL_X 0 15
	TL_Y 16 31
regPA_SC_SHADER_CONTROL 0 0x310 5 0 1
	REALIGN_DQUADS_AFTER_N_WAVES 0 1
	LOAD_COLLISION_WAVEID 2 2
	LOAD_INTRAWAVE_COLLISION 3 3
	WAVE_BREAK_REGION_SIZE 5 6
	DISABLE_OREO_CONFLICT_QUAD 7 7
regPA_SC_TILE_STEERING_CREST_OVERRIDE 0 0x949 5 0 1
	ONE_RB_MODE_ENABLE 0 0
	SE_SELECT 1 2
	RB_SELECT 5 6
	SA_SELECT 8 10
	FORCE_TILE_STEERING_OVERRIDE_USE 31 31
regPA_SC_TILE_STEERING_OVERRIDE 0 0xd7 4 0 1
	ENABLE 0 0
	NUM_SC 12 13
	NUM_RB_PER_SC 16 17
	NUM_PACKER_PER_SC 20 21
regPA_SC_TRAP_SCREEN_COUNT 0 0x22b4 1 0 1
	COUNT 0 15
regPA_SC_TRAP_SCREEN_H 0 0x22b1 1 0 1
	X_COORD 0 13
regPA_SC_TRAP_SCREEN_HV_EN 0 0x22b0 2 0 1
	ENABLE_HV_PRE_SHADER 0 0
	FORCE_PRE_SHADER_ALL_PIXELS 1 1
regPA_SC_TRAP_SCREEN_HV_LOCK 0 0x95d 1 0 1
	DISABLE_NON_PRIV_WRITES 0 0
regPA_SC_TRAP_SCREEN_OCCURRENCE 0 0x22b3 1 0 1
	COUNT 0 15
regPA_SC_TRAP_SCREEN_V 0 0x22b2 1 0 1
	Y_COORD 0 13
regPA_SC_VPORT_SCISSOR_0_BR 0 0x95 2 0 1
	BR_X 0 14
	BR_Y 16 30
regPA_SC_VPORT_SCISSOR_0_TL 0 0x94 3 0 1
	TL_X 0 14
	TL_Y 16 30
	WINDOW_OFFSET_DISABLE 31 31
regPA_SC_VPORT_SCISSOR_10_BR 0 0xa9 2 0 1
	BR_X 0 14
	BR_Y 16 30
regPA_SC_VPORT_SCISSOR_10_TL 0 0xa8 3 0 1
	TL_X 0 14
	TL_Y 16 30
	WINDOW_OFFSET_DISABLE 31 31
regPA_SC_VPORT_SCISSOR_11_BR 0 0xab 2 0 1
	BR_X 0 14
	BR_Y 16 30
regPA_SC_VPORT_SCISSOR_11_TL 0 0xaa 3 0 1
	TL_X 0 14
	TL_Y 16 30
	WINDOW_OFFSET_DISABLE 31 31
regPA_SC_VPORT_SCISSOR_12_BR 0 0xad 2 0 1
	BR_X 0 14
	BR_Y 16 30
regPA_SC_VPORT_SCISSOR_12_TL 0 0xac 3 0 1
	TL_X 0 14
	TL_Y 16 30
	WINDOW_OFFSET_DISABLE 31 31
regPA_SC_VPORT_SCISSOR_13_BR 0 0xaf 2 0 1
	BR_X 0 14
	BR_Y 16 30
regPA_SC_VPORT_SCISSOR_13_TL 0 0xae 3 0 1
	TL_X 0 14
	TL_Y 16 30
	WINDOW_OFFSET_DISABLE 31 31
regPA_SC_VPORT_SCISSOR_14_BR 0 0xb1 2 0 1
	BR_X 0 14
	BR_Y 16 30
regPA_SC_VPORT_SCISSOR_14_TL 0 0xb0 3 0 1
	TL_X 0 14
	TL_Y 16 30
	WINDOW_OFFSET_DISABLE 31 31
regPA_SC_VPORT_SCISSOR_15_BR 0 0xb3 2 0 1
	BR_X 0 14
	BR_Y 16 30
regPA_SC_VPORT_SCISSOR_15_TL 0 0xb2 3 0 1
	TL_X 0 14
	TL_Y 16 30
	WINDOW_OFFSET_DISABLE 31 31
regPA_SC_VPORT_SCISSOR_1_BR 0 0x97 2 0 1
	BR_X 0 14
	BR_Y 16 30
regPA_SC_VPORT_SCISSOR_1_TL 0 0x96 3 0 1
	TL_X 0 14
	TL_Y 16 30
	WINDOW_OFFSET_DISABLE 31 31
regPA_SC_VPORT_SCISSOR_2_BR 0 0x99 2 0 1
	BR_X 0 14
	BR_Y 16 30
regPA_SC_VPORT_SCISSOR_2_TL 0 0x98 3 0 1
	TL_X 0 14
	TL_Y 16 30
	WINDOW_OFFSET_DISABLE 31 31
regPA_SC_VPORT_SCISSOR_3_BR 0 0x9b 2 0 1
	BR_X 0 14
	BR_Y 16 30
regPA_SC_VPORT_SCISSOR_3_TL 0 0x9a 3 0 1
	TL_X 0 14
	TL_Y 16 30
	WINDOW_OFFSET_DISABLE 31 31
regPA_SC_VPORT_SCISSOR_4_BR 0 0x9d 2 0 1
	BR_X 0 14
	BR_Y 16 30
regPA_SC_VPORT_SCISSOR_4_TL 0 0x9c 3 0 1
	TL_X 0 14
	TL_Y 16 30
	WINDOW_OFFSET_DISABLE 31 31
regPA_SC_VPORT_SCISSOR_5_BR 0 0x9f 2 0 1
	BR_X 0 14
	BR_Y 16 30
regPA_SC_VPORT_SCISSOR_5_TL 0 0x9e 3 0 1
	TL_X 0 14
	TL_Y 16 30
	WINDOW_OFFSET_DISABLE 31 31
regPA_SC_VPORT_SCISSOR_6_BR 0 0xa1 2 0 1
	BR_X 0 14
	BR_Y 16 30
regPA_SC_VPORT_SCISSOR_6_TL 0 0xa0 3 0 1
	TL_X 0 14
	TL_Y 16 30
	WINDOW_OFFSET_DISABLE 31 31
regPA_SC_VPORT_SCISSOR_7_BR 0 0xa3 2 0 1
	BR_X 0 14
	BR_Y 16 30
regPA_SC_VPORT_SCISSOR_7_TL 0 0xa2 3 0 1
	TL_X 0 14
	TL_Y 16 30
	WINDOW_OFFSET_DISABLE 31 31
regPA_SC_VPORT_SCISSOR_8_BR 0 0xa5 2 0 1
	BR_X 0 14
	BR_Y 16 30
regPA_SC_VPORT_SCISSOR_8_TL 0 0xa4 3 0 1
	TL_X 0 14
	TL_Y 16 30
	WINDOW_OFFSET_DISABLE 31 31
regPA_SC_VPORT_SCISSOR_9_BR 0 0xa7 2 0 1
	BR_X 0 14
	BR_Y 16 30
regPA_SC_VPORT_SCISSOR_9_TL 0 0xa6 3 0 1
	TL_X 0 14
	TL_Y 16 30
	WINDOW_OFFSET_DISABLE 31 31
regPA_SC_VPORT_ZMAX_0 0 0xb5 1 0 1
	VPORT_ZMAX 0 31
regPA_SC_VPORT_ZMAX_1 0 0xb7 1 0 1
	VPORT_ZMAX 0 31
regPA_SC_VPORT_ZMAX_10 0 0xc9 1 0 1
	VPORT_ZMAX 0 31
regPA_SC_VPORT_ZMAX_11 0 0xcb 1 0 1
	VPORT_ZMAX 0 31
regPA_SC_VPORT_ZMAX_12 0 0xcd 1 0 1
	VPORT_ZMAX 0 31
regPA_SC_VPORT_ZMAX_13 0 0xcf 1 0 1
	VPORT_ZMAX 0 31
regPA_SC_VPORT_ZMAX_14 0 0xd1 1 0 1
	VPORT_ZMAX 0 31
regPA_SC_VPORT_ZMAX_15 0 0xd3 1 0 1
	VPORT_ZMAX 0 31
regPA_SC_VPORT_ZMAX_2 0 0xb9 1 0 1
	VPORT_ZMAX 0 31
regPA_SC_VPORT_ZMAX_3 0 0xbb 1 0 1
	VPORT_ZMAX 0 31
regPA_SC_VPORT_ZMAX_4 0 0xbd 1 0 1
	VPORT_ZMAX 0 31
regPA_SC_VPORT_ZMAX_5 0 0xbf 1 0 1
	VPORT_ZMAX 0 31
regPA_SC_VPORT_ZMAX_6 0 0xc1 1 0 1
	VPORT_ZMAX 0 31
regPA_SC_VPORT_ZMAX_7 0 0xc3 1 0 1
	VPORT_ZMAX 0 31
regPA_SC_VPORT_ZMAX_8 0 0xc5 1 0 1
	VPORT_ZMAX 0 31
regPA_SC_VPORT_ZMAX_9 0 0xc7 1 0 1
	VPORT_ZMAX 0 31
regPA_SC_VPORT_ZMIN_0 0 0xb4 1 0 1
	VPORT_ZMIN 0 31
regPA_SC_VPORT_ZMIN_1 0 0xb6 1 0 1
	VPORT_ZMIN 0 31
regPA_SC_VPORT_ZMIN_10 0 0xc8 1 0 1
	VPORT_ZMIN 0 31
regPA_SC_VPORT_ZMIN_11 0 0xca 1 0 1
	VPORT_ZMIN 0 31
regPA_SC_VPORT_ZMIN_12 0 0xcc 1 0 1
	VPORT_ZMIN 0 31
regPA_SC_VPORT_ZMIN_13 0 0xce 1 0 1
	VPORT_ZMIN 0 31
regPA_SC_VPORT_ZMIN_14 0 0xd0 1 0 1
	VPORT_ZMIN 0 31
regPA_SC_VPORT_ZMIN_15 0 0xd2 1 0 1
	VPORT_ZMIN 0 31
regPA_SC_VPORT_ZMIN_2 0 0xb8 1 0 1
	VPORT_ZMIN 0 31
regPA_SC_VPORT_ZMIN_3 0 0xba 1 0 1
	VPORT_ZMIN 0 31
regPA_SC_VPORT_ZMIN_4 0 0xbc 1 0 1
	VPORT_ZMIN 0 31
regPA_SC_VPORT_ZMIN_5 0 0xbe 1 0 1
	VPORT_ZMIN 0 31
regPA_SC_VPORT_ZMIN_6 0 0xc0 1 0 1
	VPORT_ZMIN 0 31
regPA_SC_VPORT_ZMIN_7 0 0xc2 1 0 1
	VPORT_ZMIN 0 31
regPA_SC_VPORT_ZMIN_8 0 0xc4 1 0 1
	VPORT_ZMIN 0 31
regPA_SC_VPORT_ZMIN_9 0 0xc6 1 0 1
	VPORT_ZMIN 0 31
regPA_SC_VRS_OVERRIDE_CNTL 0 0xf4 5 0 1
	VRS_OVERRIDE_RATE_COMBINER_MODE 0 2
	VRS_RATE 4 7
	VRS_SURFACE_ENABLE 12 12
	RATE_HINT_WRITE_BACK_ENABLE 13 13
	VRS_FEEDBACK_RATE_OVERRIDE 14 14
regPA_SC_VRS_RATE_BASE 0 0xfc 1 0 1
	BASE_256B 0 31
regPA_SC_VRS_RATE_BASE_EXT 0 0xfd 2 0 1
	BASE_256B 0 7
	TB_SYNC_SIM_ID 28 31
regPA_SC_VRS_RATE_CACHE_CNTL 0 0xf9 11 0 1
	BIG_PAGE_RD 0 0
	BIG_PAGE_WR 1 1
	L1_RD_POLICY 2 3
	L2_RD_POLICY 4 5
	L2_WR_POLICY 6 7
	LLC_RD_NOALLOC 8 8
	LLC_WR_NOALLOC 9 9
	NOFILL_RD 10 10
	NOFILL_WR 11 11
	PERF_CNTR_EN_RD 12 12
	PERF_CNTR_EN_WR 13 13
regPA_SC_VRS_RATE_FEEDBACK_BASE 0 0xf5 1 0 1
	BASE_256B 0 31
regPA_SC_VRS_RATE_FEEDBACK_BASE_EXT 0 0xf6 1 0 1
	BASE_256B 0 7
regPA_SC_VRS_RATE_FEEDBACK_SIZE_XY 0 0xf7 2 0 1
	X_MAX 0 10
	Y_MAX 16 26
regPA_SC_VRS_RATE_SIZE_XY 0 0xfe 2 0 1
	X_MAX 0 10
	Y_MAX 16 26
regPA_SC_VRS_SURFACE_CNTL 0 0x940 11 0 1
	VRC_CONTEXT_DONE_SYNC_DISABLE 6 6
	VRS_FEEDBACK_RATE_OVERRIDE 7 7
	VRC_FLUSH_EVENT_MASK_DISABLE 8 12
	VRC_PREFETCH_DISABLE 13 13
	VRC_FLUSH_NO_INV_DISABLE 14 14
	VRC_NONSTALLING_FLUSH_DISABLE 15 15
	VRC_PARTIAL_FLUSH_DISABLE 16 16
	VRC_AUTO_FLUSH 17 17
	VRC_EOP_SYNC_DISABLE 18 18
	VRC_MAX_TAGS 19 25
	VRC_EVICT_POINT 26 31
regPA_SC_VRS_SURFACE_CNTL_1 0 0x960 24 0 1
	FORCE_SC_VRS_RATE_FINE 0 0
	FORCE_SC_VRS_RATE_FINE_SHADER_KILL_ENABLE 1 1
	FORCE_SC_VRS_RATE_FINE_MASK_OPS_ENABLE 2 2
	FORCE_SC_VRS_RATE_FINE_RATE_16XAA 3 3
	FORCE_SC_VRS_RATE_FINE_Z_OR_STENCIL 4 4
	FORCE_SC_VRS_RATE_FINE_PRE_SHADER_DEPTH_COVERAGE_ENABLED 5 5
	FORCE_SC_VRS_RATE_FINE_POST_DEPTH_IMPORT 6 6
	FORCE_SC_VRS_RATE_FINE_POPS 7 7
	USE_ONLY_VRS_RATE_FINE_CFG 8 8
	DISABLE_SSAA_VRS_RATE_NORMALIZATION 12 12
	DISABLE_PS_ITER_RATE_COMBINER_PASSTHRU_OVERRIDE 15 15
	DISABLE_CMASK_RATE_HINT_FORCE_ZERO_OVERRIDE 19 19
	DISABLE_SSAA_DETAIL_TO_EXPOSED_RATE_CLAMPING 20 20
	VRS_ECO_SPARE_0 21 21
	VRS_ECO_SPARE_1 22 22
	VRS_ECO_SPARE_2 23 23
	VRS_ECO_SPARE_3 24 24
	VRS_ECO_SPARE_4 25 25
	VRS_ECO_SPARE_5 26 26
	VRS_ECO_SPARE_6 27 27
	VRS_ECO_SPARE_7 28 28
	VRS_ECO_SPARE_8 29 29
	VRS_ECO_SPARE_9 30 30
	VRS_ECO_SPARE_10 31 31
regPA_SC_WINDOW_OFFSET 0 0x80 2 0 1
	WINDOW_X_OFFSET 0 15
	WINDOW_Y_OFFSET 16 31
regPA_SC_WINDOW_SCISSOR_BR 0 0x82 2 0 1
	BR_X 0 14
	BR_Y 16 30
regPA_SC_WINDOW_SCISSOR_TL 0 0x81 3 0 1
	TL_X 0 14
	TL_Y 16 30
	WINDOW_OFFSET_DISABLE 31 31
regPA_STATE_STEREO_X 0 0x211 1 0 1
	STEREO_X_OFFSET 0 31
regPA_STEREO_CNTL 0 0x210 7 0 1
	STEREO_MODE 1 4
	RT_SLICE_MODE 5 7
	RT_SLICE_OFFSET 8 11
	VP_ID_MODE 16 18
	VP_ID_OFFSET 19 22
	FSR_MODE 24 25
	FSR_OFFSET 26 27
regPA_SU_CNTL_STATUS 0 0x1034 1 0 0
	SU_BUSY 31 31
regPA_SU_HARDWARE_SCREEN_OFFSET 0 0x8d 2 0 1
	HW_SCREEN_OFFSET_X 0 8
	HW_SCREEN_OFFSET_Y 16 24
regPA_SU_LINE_CNTL 0 0x282 1 0 1
	WIDTH 0 15
regPA_SU_LINE_STIPPLE_CNTL 0 0x209 3 0 1
	LINE_STIPPLE_RESET 0 1
	EXPAND_FULL_LENGTH 2 2
	FRACTIONAL_ACCUM 3 3
regPA_SU_LINE_STIPPLE_SCALE 0 0x20a 1 0 1
	LINE_STIPPLE_SCALE 0 31
regPA_SU_LINE_STIPPLE_VALUE 0 0x2280 1 0 1
	LINE_STIPPLE_VALUE 0 23
regPA_SU_OVER_RASTERIZATION_CNTL 0 0x20f 5 0 1
	DISCARD_0_AREA_TRIANGLES 0 0
	DISCARD_0_AREA_LINES 1 1
	DISCARD_0_AREA_POINTS 2 2
	DISCARD_0_AREA_RECTANGLES 3 3
	USE_PROVOKING_ZW 4 4
regPA_SU_PERFCOUNTER0_HI 0 0x3101 1 0 1
	PERFCOUNTER_HI 0 31
regPA_SU_PERFCOUNTER0_LO 0 0x3100 1 0 1
	PERFCOUNTER_LO 0 31
regPA_SU_PERFCOUNTER0_SELECT 0 0x3900 5 0 1
	PERF_SEL 0 9
	PERF_SEL1 10 19
	CNTR_MODE 20 23
	PERF_MODE1 24 27
	PERF_MODE 28 31
regPA_SU_PERFCOUNTER0_SELECT1 0 0x3901 4 0 1
	PERF_SEL2 0 9
	PERF_SEL3 10 19
	PERF_MODE3 24 27
	PERF_MODE2 28 31
regPA_SU_PERFCOUNTER1_HI 0 0x3103 1 0 1
	PERFCOUNTER_HI 0 31
regPA_SU_PERFCOUNTER1_LO 0 0x3102 1 0 1
	PERFCOUNTER_LO 0 31
regPA_SU_PERFCOUNTER1_SELECT 0 0x3902 5 0 1
	PERF_SEL 0 9
	PERF_SEL1 10 19
	CNTR_MODE 20 23
	PERF_MODE1 24 27
	PERF_MODE 28 31
regPA_SU_PERFCOUNTER1_SELECT1 0 0x3903 4 0 1
	PERF_SEL2 0 9
	PERF_SEL3 10 19
	PERF_MODE3 24 27
	PERF_MODE2 28 31
regPA_SU_PERFCOUNTER2_HI 0 0x3105 1 0 1
	PERFCOUNTER_HI 0 31
regPA_SU_PERFCOUNTER2_LO 0 0x3104 1 0 1
	PERFCOUNTER_LO 0 31
regPA_SU_PERFCOUNTER2_SELECT 0 0x3904 5 0 1
	PERF_SEL 0 9
	PERF_SEL1 10 19
	CNTR_MODE 20 23
	PERF_MODE1 24 27
	PERF_MODE 28 31
regPA_SU_PERFCOUNTER2_SELECT1 0 0x3905 4 0 1
	PERF_SEL2 0 9
	PERF_SEL3 10 19
	PERF_MODE3 24 27
	PERF_MODE2 28 31
regPA_SU_PERFCOUNTER3_HI 0 0x3107 1 0 1
	PERFCOUNTER_HI 0 31
regPA_SU_PERFCOUNTER3_LO 0 0x3106 1 0 1
	PERFCOUNTER_LO 0 31
regPA_SU_PERFCOUNTER3_SELECT 0 0x3906 5 0 1
	PERF_SEL 0 9
	PERF_SEL1 10 19
	CNTR_MODE 20 23
	PERF_MODE1 24 27
	PERF_MODE 28 31
regPA_SU_PERFCOUNTER3_SELECT1 0 0x3907 4 0 1
	PERF_SEL2 0 9
	PERF_SEL3 10 19
	PERF_MODE3 24 27
	PERF_MODE2 28 31
regPA_SU_POINT_MINMAX 0 0x281 2 0 1
	MIN_SIZE 0 15
	MAX_SIZE 16 31
regPA_SU_POINT_SIZE 0 0x280 2 0 1
	HEIGHT 0 15
	WIDTH 16 31
regPA_SU_POLY_OFFSET_BACK_OFFSET 0 0x2e3 1 0 1
	OFFSET 0 31
regPA_SU_POLY_OFFSET_BACK_SCALE 0 0x2e2 1 0 1
	SCALE 0 31
regPA_SU_POLY_OFFSET_CLAMP 0 0x2df 1 0 1
	CLAMP 0 31
regPA_SU_POLY_OFFSET_DB_FMT_CNTL 0 0x2de 2 0 1
	POLY_OFFSET_NEG_NUM_DB_BITS 0 7
	POLY_OFFSET_DB_IS_FLOAT_FMT 8 8
regPA_SU_POLY_OFFSET_FRONT_OFFSET 0 0x2e1 1 0 1
	OFFSET 0 31
regPA_SU_POLY_OFFSET_FRONT_SCALE 0 0x2e0 1 0 1
	SCALE 0 31
regPA_SU_PRIM_FILTER_CNTL 0 0x20b 11 0 1
	TRIANGLE_FILTER_DISABLE 0 0
	LINE_FILTER_DISABLE 1 1
	POINT_FILTER_DISABLE 2 2
	RECTANGLE_FILTER_DISABLE 3 3
	TRIANGLE_EXPAND_ENA 4 4
	LINE_EXPAND_ENA 5 5
	POINT_EXPAND_ENA 6 6
	RECTANGLE_EXPAND_ENA 7 7
	PRIM_EXPAND_CONSTANT 8 15
	XMAX_RIGHT_EXCLUSION 30 30
	YMAX_BOTTOM_EXCLUSION 31 31
regPA_SU_SC_MODE_CNTL 0 0x205 16 0 1
	CULL_FRONT 0 0
	CULL_BACK 1 1
	FACE 2 2
	POLY_MODE 3 4
	POLYMODE_FRONT_PTYPE 5 7
	POLYMODE_BACK_PTYPE 8 10
	POLY_OFFSET_FRONT_ENABLE 11 11
	POLY_OFFSET_BACK_ENABLE 12 12
	POLY_OFFSET_PARA_ENABLE 13 13
	VTX_WINDOW_OFFSET_ENABLE 16 16
	PROVOKING_VTX_LAST 19 19
	PERSP_CORR_DIS 20 20
	MULTI_PRIM_IB_ENA 21 21
	RIGHT_TRIANGLE_ALTERNATE_GRADIENT_REF 22 22
	NEW_QUAD_DECOMPOSITION 23 23
	KEEP_TOGETHER_ENABLE 24 24
regPA_SU_SMALL_PRIM_FILTER_CNTL 0 0x20c 6 0 1
	SMALL_PRIM_FILTER_ENABLE 0 0
	TRIANGLE_FILTER_DISABLE 1 1
	LINE_FILTER_DISABLE 2 2
	POINT_FILTER_DISABLE 3 3
	RECTANGLE_FILTER_DISABLE 4 4
	SC_1XMSAA_COMPATIBLE_DISABLE 6 6
regPA_SU_VTX_CNTL 0 0x2f9 3 0 1
	PIX_CENTER 0 0
	ROUND_MODE 1 2
	QUANT_MODE 3 5
regPCC_PERF_COUNTER 0 0x1b0c 1 0 1
	PCC_PERF_COUNTER 0 31
regPCC_PWRBRK_HYSTERESIS_CTRL 0 0x1b03 2 0 1
	PCC_MAX_HYSTERESIS 0 7
	PWRBRK_MAX_HYSTERESIS 8 15
regPCC_STALL_PATTERN_1_2 0 0x1af6 2 0 1
	PCC_STALL_PATTERN_1 0 14
	PCC_STALL_PATTERN_2 16 30
regPCC_STALL_PATTERN_3_4 0 0x1af7 2 0 1
	PCC_STALL_PATTERN_3 0 14
	PCC_STALL_PATTERN_4 16 30
regPCC_STALL_PATTERN_5_6 0 0x1af8 2 0 1
	PCC_STALL_PATTERN_5 0 14
	PCC_STALL_PATTERN_6 16 30
regPCC_STALL_PATTERN_7 0 0x1af9 1 0 1
	PCC_STALL_PATTERN_7 0 14
regPCC_STALL_PATTERN_CTRL 0 0x1af4 7 0 1
	PCC_STEP_INTERVAL 0 9
	PCC_BEGIN_STEP 10 14
	PCC_END_STEP 15 19
	PCC_THROTTLE_PATTERN_BIT_NUMS 20 23
	PCC_INST_THROT_INCR 24 24
	PCC_INST_THROT_DECR 25 25
	PCC_DITHER_MODE 26 26
regPC_PERFCOUNTER0_HI 0 0x318c 1 0 1
	PERFCOUNTER_HI 0 31
regPC_PERFCOUNTER0_LO 0 0x318d 1 0 1
	PERFCOUNTER_LO 0 31
regPC_PERFCOUNTER0_SELECT 0 0x398c 5 0 1
	PERF_SEL 0 9
	PERF_SEL1 10 19
	CNTR_MODE 20 23
	PERF_MODE1 24 27
	PERF_MODE 28 31
regPC_PERFCOUNTER0_SELECT1 0 0x3990 4 0 1
	PERF_SEL2 0 9
	PERF_SEL3 10 19
	PERF_MODE3 24 27
	PERF_MODE2 28 31
regPC_PERFCOUNTER1_HI 0 0x318e 1 0 1
	PERFCOUNTER_HI 0 31
regPC_PERFCOUNTER1_LO 0 0x318f 1 0 1
	PERFCOUNTER_LO 0 31
regPC_PERFCOUNTER1_SELECT 0 0x398d 5 0 1
	PERF_SEL 0 9
	PERF_SEL1 10 19
	CNTR_MODE 20 23
	PERF_MODE1 24 27
	PERF_MODE 28 31
regPC_PERFCOUNTER1_SELECT1 0 0x3991 4 0 1
	PERF_SEL2 0 9
	PERF_SEL3 10 19
	PERF_MODE3 24 27
	PERF_MODE2 28 31
regPC_PERFCOUNTER2_HI 0 0x3190 1 0 1
	PERFCOUNTER_HI 0 31
regPC_PERFCOUNTER2_LO 0 0x3191 1 0 1
	PERFCOUNTER_LO 0 31
regPC_PERFCOUNTER2_SELECT 0 0x398e 5 0 1
	PERF_SEL 0 9
	PERF_SEL1 10 19
	CNTR_MODE 20 23
	PERF_MODE1 24 27
	PERF_MODE 28 31
regPC_PERFCOUNTER2_SELECT1 0 0x3992 4 0 1
	PERF_SEL2 0 9
	PERF_SEL3 10 19
	PERF_MODE3 24 27
	PERF_MODE2 28 31
regPC_PERFCOUNTER3_HI 0 0x3192 1 0 1
	PERFCOUNTER_HI 0 31
regPC_PERFCOUNTER3_LO 0 0x3193 1 0 1
	PERFCOUNTER_LO 0 31
regPC_PERFCOUNTER3_SELECT 0 0x398f 5 0 1
	PERF_SEL 0 9
	PERF_SEL1 10 19
	CNTR_MODE 20 23
	PERF_MODE1 24 27
	PERF_MODE 28 31
regPC_PERFCOUNTER3_SELECT1 0 0x3993 4 0 1
	PERF_SEL2 0 9
	PERF_SEL3 10 19
	PERF_MODE3 24 27
	PERF_MODE2 28 31
regPMM_CNTL 0 0x1582 8 0 0
	PMM_DISABLE 0 0
	ABIT_FORCE_FLUSH 1 1
	ABIT_TIMER_THRESHOLD 2 5
	ABIT_TIMER_DISABLE 6 6
	ABIT_TIMER_RESET 7 7
	INTERRUPT_PRIORITY 8 9
	PMM_INTERRUPTS_DISABLE 10 10
	RESERVED 11 31
regPMM_CNTL2 0 0x1999 6 0 1
	GCEA_MAM_DISABLE 0 23
	ABIT_FORCE_FLUSH_OVERRIDE 24 24
	ABIT_TIMER_FLUSH_OVERRIDE 25 25
	PMM_IH_INTERRUPT_CREDITS_OVERRIDE 26 29
	ABIT_INTR_ON_FLUSH_DONE 30 30
	RESERVED 31 31
regPMM_STATUS 0 0x1583 12 0 0
	PMM_IDLE 0 0
	ABIT_FORCE_FLUSH_IN_PROGRESS 1 1
	ABIT_FORCE_FLUSH_DONE 2 2
	ABIT_TIMER_FLUSH_IN_PROGRESS 3 3
	ABIT_TIMER_FLUSH_DONE 4 4
	ABIT_TIMER_RUNNING 5 5
	PMM_INTERRUPTS_PENDING 6 6
	ABIT_FLUSH_ERROR 7 7
	ABIT_TIMER_RESET_CDC_IN_PROGRESS 8 8
	ABIT_TIMER_ENABLE_CDC_IN_PROGRESS 9 9
	ABIT_TIMER_THRESHOLD_CDC_IN_PROGRESS 10 10
	RESERVED 11 31
regPWRBRK_PERF_COUNTER 0 0x1b0d 1 0 1
	PWRBRK_PERF_COUNTER 0 31
regPWRBRK_STALL_PATTERN_1_2 0 0x1afa 2 0 1
	PWRBRK_STALL_PATTERN_1 0 14
	PWRBRK_STALL_PATTERN_2 16 30
regPWRBRK_STALL_PATTERN_3_4 0 0x1afb 2 0 1
	PWRBRK_STALL_PATTERN_3 0 14
	PWRBRK_STALL_PATTERN_4 16 30
regPWRBRK_STALL_PATTERN_5_6 0 0x1afc 2 0 1
	PWRBRK_STALL_PATTERN_5 0 14
	PWRBRK_STALL_PATTERN_6 16 30
regPWRBRK_STALL_PATTERN_7 0 0x1afd 1 0 1
	PWRBRK_STALL_PATTERN_7 0 14
regPWRBRK_STALL_PATTERN_CTRL 0 0x1af5 4 0 1
	PWRBRK_STEP_INTERVAL 0 9
	PWRBRK_BEGIN_STEP 10 14
	PWRBRK_END_STEP 15 19
	PWRBRK_THROTTLE_PATTERN_BIT_NUMS 20 23
regRAS_BCI_SIGNATURE0 0 0x213e 1 0 0
	SIGNATURE 0 31
regRAS_BCI_SIGNATURE1 0 0x213f 1 0 0
	SIGNATURE 0 31
regRAS_CB_SIGNATURE0 0 0x213d 1 0 0
	SIGNATURE 0 31
regRAS_DB_SIGNATURE0 0 0x212b 1 0 0
	SIGNATURE 0 31
regRAS_PA_SIGNATURE0 0 0x212c 1 0 0
	SIGNATURE 0 31
regRAS_SC_SIGNATURE0 0 0x212f 1 0 0
	SIGNATURE 0 31
regRAS_SC_SIGNATURE1 0 0x2130 1 0 0
	SIGNATURE 0 31
regRAS_SC_SIGNATURE2 0 0x2131 1 0 0
	SIGNATURE 0 31
regRAS_SC_SIGNATURE3 0 0x2132 1 0 0
	SIGNATURE 0 31
regRAS_SC_SIGNATURE4 0 0x2133 1 0 0
	SIGNATURE 0 31
regRAS_SC_SIGNATURE5 0 0x2134 1 0 0
	SIGNATURE 0 31
regRAS_SC_SIGNATURE6 0 0x2135 1 0 0
	SIGNATURE 0 31
regRAS_SC_SIGNATURE7 0 0x2136 1 0 0
	SIGNATURE 0 31
regRAS_SIGNATURE_CONTROL 0 0x2120 1 0 0
	ENABLE 0 0
regRAS_SIGNATURE_MASK 0 0x2121 1 0 0
	INPUT_BUS_MASK 0 31
regRAS_SPI_SIGNATURE0 0 0x2139 1 0 0
	SIGNATURE 0 31
regRAS_SPI_SIGNATURE1 0 0x213a 1 0 0
	SIGNATURE 0 31
regRAS_SX_SIGNATURE0 0 0x2122 1 0 0
	SIGNATURE 0 31
regRAS_SX_SIGNATURE1 0 0x2123 1 0 0
	SIGNATURE 0 31
regRAS_SX_SIGNATURE2 0 0x2124 1 0 0
	SIGNATURE 0 31
regRAS_SX_SIGNATURE3 0 0x2125 1 0 0
	SIGNATURE 0 31
regRLC_AUTO_PG_CTRL 0 0x4c55 5 0 1
	AUTO_PG_EN 0 0
	AUTO_GRBM_REG_SAVE_ON_IDLE_EN 1 1
	AUTO_WAKE_UP_EN 2 2
	GRBM_REG_SAVE_GFX_IDLE_THRESHOLD 3 18
	PG_AFTER_GRBM_REG_SAVE_THRESHOLD 19 31
regRLC_BUSY_CLK_CNTL 0 0x5b30 2 0 1
	BUSY_OFF_LATENCY 0 5
	GRBM_BUSY_OFF_LATENCY 8 13
regRLC_CAC_MASK_CNTL 0 0x4d45 1 0 1
	RLC_CAC_MASK 0 31
regRLC_CAPTURE_GPU_CLOCK_COUNT 0 0x4c26 2 0 1
	CAPTURE 0 0
	RESERVED 1 31
regRLC_CAPTURE_GPU_CLOCK_COUNT_1 0 0x4cea 2 0 1
	CAPTURE 0 0
	RESERVED 1 31
regRLC_CAPTURE_GPU_CLOCK_COUNT_2 0 0x4cef 2 0 1
	CAPTURE 0 0
	RESERVED 1 31
regRLC_CGCG_CGLS_CTRL 0 0x4c49 8 0 1
	CGCG_EN 0 0
	CGLS_EN 1 1
	CGLS_REP_COMPANSAT_DELAY 2 7
	CGCG_GFX_IDLE_THRESHOLD 8 26
	CGCG_CONTROLLER 27 27
	CGCG_REG_CTRL 28 28
	SLEEP_MODE 29 30
	SIM_SILICON_EN 31 31
regRLC_CGCG_CGLS_CTRL_3D 0 0x4cc5 8 0 1
	CGCG_EN 0 0
	CGLS_EN 1 1
	CGLS_REP_COMPANSAT_DELAY 2 7
	CGCG_GFX_IDLE_THRESHOLD 8 26
	CGCG_CONTROLLER 27 27
	CGCG_REG_CTRL 28 28
	SLEEP_MODE 29 30
	SIM_SILICON_EN 31 31
regRLC_CGCG_RAMP_CTRL 0 0x4c4a 6 0 1
	DOWN_DIV_START_UNIT 0 3
	DOWN_DIV_STEP_UNIT 4 7
	UP_DIV_START_UNIT 8 11
	UP_DIV_STEP_UNIT 12 15
	STEP_DELAY_CNT 16 27
	STEP_DELAY_UNIT 28 31
regRLC_CGCG_RAMP_CTRL_3D 0 0x4cc6 6 0 1
	DOWN_DIV_START_UNIT 0 3
	DOWN_DIV_STEP_UNIT 4 7
	UP_DIV_START_UNIT 8 11
	UP_DIV_STEP_UNIT 12 15
	STEP_DELAY_CNT 16 27
	STEP_DELAY_UNIT 28 31
regRLC_CGTT_MGCG_OVERRIDE 0 0x4c48 15 0 1
	RLC_REPEATER_FGCG_OVERRIDE 0 0
	RLC_CGTT_SCLK_OVERRIDE 1 1
	GFXIP_MGCG_OVERRIDE 2 2
	GFXIP_CGCG_OVERRIDE 3 3
	GFXIP_CGLS_OVERRIDE 4 4
	GRBM_CGTT_SCLK_OVERRIDE 5 5
	GFXIP_MGLS_OVERRIDE 6 6
	GFXIP_GFX3D_CG_OVERRIDE 7 7
	GFXIP_FGCG_OVERRIDE 8 8
	GFXIP_REPEATER_FGCG_OVERRIDE 9 9
	PERFMON_CLOCK_STATE 10 10
	RESERVED_16_11 11 16
	GC_CAC_MGCG_CLK_CNTL 17 17
	SE_CAC_MGCG_CLK_CNTL 18 18
	RESERVED_31_19 19 31
regRLC_CLK_CNTL 0 0x5b31 20 0 1
	RLC_SRM_ICG_OVERRIDE 0 0
	RLC_IMU_ICG_OVERRIDE 1 1
	RLC_SPM_ICG_OVERRIDE 2 2
	RLC_SPM_RSPM_ICG_OVERRIDE 3 3
	RLC_GPM_ICG_OVERRIDE 4 4
	RLC_CMN_ICG_OVERRIDE 5 5
	RLC_TC_ICG_OVERRIDE 6 6
	RLC_REG_ICG_OVERRIDE 7 7
	RLC_SRAM_CLK_GATER_OVERRIDE 8 8
	RESERVED_9 9 9
	RLC_SPP_ICG_OVERRIDE 10 10
	RESERVED_11 11 11
	RLC_TC_FGCG_REP_OVERRIDE 12 12
	RLC_DFLL_ICG_OVERRIDE 13 13
	RESERVED_15 15 15
	RLC_LX6_CORE_ICG_OVERRIDE 16 16
	RLC_LX6_ICG_OVERRIDE 17 17
	RLC_UTCL2_FGCG_OVERRIDE 18 18
	RLC_IH_GASKET_ICG_OVERRIDE 19 19
	RESERVED 20 31
regRLC_CLK_COUNT_CTRL 0 0x4c34 6 0 1
	GFXCLK_RUN 0 0
	GFXCLK_RESET 1 1
	GFXCLK_SAMPLE 2 2
	REFCLK_RUN 3 3
	REFCLK_RESET 4 4
	REFCLK_SAMPLE 5 5
regRLC_CLK_COUNT_GFXCLK_LSB 0 0x4c30 1 0 1
	COUNTER 0 31
regRLC_CLK_COUNT_GFXCLK_MSB 0 0x4c31 1 0 1
	COUNTER 0 31
regRLC_CLK_COUNT_REFCLK_LSB 0 0x4c32 1 0 1
	COUNTER 0 31
regRLC_CLK_COUNT_REFCLK_MSB 0 0x4c33 1 0 1
	COUNTER 0 31
regRLC_CLK_COUNT_STAT 0 0x4c35 6 0 1
	GFXCLK_VALID 0 0
	REFCLK_VALID 1 1
	REFCLK_RUN_RESYNC 2 2
	REFCLK_RESET_RESYNC 3 3
	REFCLK_SAMPLE_RESYNC 4 4
	RESERVED 5 31
regRLC_CLK_RESIDENCY_CNTR_CTRL 0 0x4d49 6 0 1
	RESET 0 0
	ENABLE 1 1
	RESET_ACK 2 2
	ENABLE_ACK 3 3
	COUNTER_OVERFLOW 4 4
	RESERVED 5 31
regRLC_CLK_RESIDENCY_EVENT_CNTR 0 0x4d51 1 0 1
	DATA 0 31
regRLC_CLK_RESIDENCY_REF_CNTR 0 0x4d59 1 0 1
	DATA 0 31
regRLC_CNTL 0 0x4c00 5 0 1
	RLC_ENABLE_F32 0 0
	FORCE_RETRY 1 1
	READ_CACHE_DISABLE 2 2
	RLC_STEP_F32 3 3
	RESERVED 4 31
regRLC_CPAXI_DOORBELL_MON_CTRL 0 0x4df1 2 0 1
	EN 0 0
	ID 1 5
regRLC_CPAXI_DOORBELL_MON_DATA_LSB 0 0x4df3 1 0 1
	DATA 0 31
regRLC_CPAXI_DOORBELL_MON_DATA_MSB 0 0x4df4 1 0 1
	DATA 0 31
regRLC_CPAXI_DOORBELL_MON_STAT 0 0x4df2 3 0 1
	ID_MATCH 0 0
	MATCH_CLEAR 1 1
	ADDR 2 27
regRLC_CP_EOF_INT 0 0x98b 2 0 1
	INTERRUPT 0 0
	RESERVED 1 31
regRLC_CP_EOF_INT_CNT 0 0x98c 1 0 1
	CNT 0 31
regRLC_CP_SCHEDULERS 0 0x98a 2 0 1
	scheduler0 0 7
	scheduler1 8 15
regRLC_CP_STAT_INVAL_CTRL 0 0x4d0a 3 0 1
	CPG_STAT_INVAL_PEND_EN 0 0
	CPC_STAT_INVAL_PEND_EN 1 1
	CPF_STAT_INVAL_PEND_EN 2 2
regRLC_CP_STAT_INVAL_STAT 0 0x4d09 6 0 1
	CPG_STAT_INVAL_PEND 0 0
	CPC_STAT_INVAL_PEND 1 1
	CPF_STAT_INVAL_PEND 2 2
	CPG_STAT_INVAL_PEND_CHANGED 3 3
	CPC_STAT_INVAL_PEND_CHANGED 4 4
	CPF_STAT_INVAL_PEND_CHANGED 5 5
regRLC_CSIB_ADDR_HI 0 0x988 1 0 1
	ADDRESS 0 15
regRLC_CSIB_ADDR_LO 0 0x987 1 0 1
	ADDRESS 0 31
regRLC_CSIB_LENGTH 0 0x989 1 0 1
	LENGTH 0 31
regRLC_DS_RESIDENCY_CNTR_CTRL 0 0x4d4a 6 0 1
	RESET 0 0
	ENABLE 1 1
	RESET_ACK 2 2
	ENABLE_ACK 3 3
	COUNTER_OVERFLOW 4 4
	RESERVED 5 31
regRLC_DS_RESIDENCY_EVENT_CNTR 0 0x4d52 1 0 1
	DATA 0 31
regRLC_DS_RESIDENCY_REF_CNTR 0 0x4d5a 1 0 1
	DATA 0 31
regRLC_DYN_PG_REQUEST 0 0x4c4c 1 0 1
	PG_REQUEST_WGP_MASK 0 31
regRLC_DYN_PG_STATUS 0 0x4c4b 1 0 1
	PG_STATUS_WGP_MASK 0 31
regRLC_F32_UCODE_VERSION 0 0x4c03 3 0 1
	THREAD0_VERSION 0 9
	THREAD1_VERSION 10 19
	THREAD2_VERSION 20 29
regRLC_FIREWALL_VIOLATION 0 0x4d02 1 0 1
	ADDR 0 31
regRLC_FWL_FIRST_VIOL_ADDR 0 0x5f26 4 0 1
	VIOL_ADDR 0 17
	VIOL_APERTURE_ID 18 29
	VIOL_OP 30 30
	RESERVED 31 31
regRLC_GENERAL_RESIDENCY_CNTR_CTRL 0 0x4d4d 6 0 1
	RESET 0 0
	ENABLE 1 1
	RESET_ACK 2 2
	ENABLE_ACK 3 3
	COUNTER_OVERFLOW 4 4
	RESERVED 5 31
regRLC_GENERAL_RESIDENCY_EVENT_CNTR 0 0x4d55 1 0 1
	DATA 0 31
regRLC_GENERAL_RESIDENCY_REF_CNTR 0 0x4d5d 1 0 1
	DATA 0 31
regRLC_GFX_IH_ARBITER_STAT 0 0x4d5f 3 0 1
	CLIENT_GRANTED 0 15
	RESERVED 16 27
	LAST_CLIENT_GRANTED 28 31
regRLC_GFX_IH_CLIENT_CTRL 0 0x4d5e 12 0 1
	SE_INTERRUPT_MASK 0 7
	SDMA_INTERRUPT_MASK 8 11
	UTCL2_INTERRUPT_MASK 12 12
	PMM_INTERRUPT_MASK 13 13
	FED_INTERRUPT_MASK 14 14
	RESERVED_15 15 15
	SE_INTERRUPT_ERROR_CLEAR 16 23
	SDMA_INTERRUPT_ERROR_CLEAR 24 27
	UTCL2_INTERRUPT_ERROR_CLEAR 28 28
	PMM_INTERRUPT_ERROR_CLEAR 29 29
	FED_INTERRUPT_ERROR_CLEAR 30 30
	RESERVED_31 31 31
regRLC_GFX_IH_CLIENT_OTHER_STAT 0 0x4d63 16 0 1
	UTCL2_BUFFER_LEVEL 0 3
	UTCL2_BUFFER_LOADING 4 4
	UTCL2_BUFFER_OVERFLOW 5 5
	UTCL2_PROTOCOL_ERROR 6 6
	UTCL2_RESERVED 7 7
	PMM_BUFFER_LEVEL 8 11
	PMM_BUFFER_LOADING 12 12
	PMM_BUFFER_OVERFLOW 13 13
	PMM_PROTOCOL_ERROR 14 14
	PMM_RESERVED 15 15
	FED_BUFFER_LEVEL 16 19
	FED_BUFFER_LOADING 20 20
	FED_BUFFER_OVERFLOW 21 21
	FED_PROTOCOL_ERROR 22 22
	FED_RESERVED 23 23
	RESERVED_31_24 24 31
regRLC_GFX_IH_CLIENT_SDMA_STAT 0 0x4d62 20 0 1
	SDMA0_BUFFER_LEVEL 0 3
	SDMA0_BUFFER_LOADING 4 4
	SDMA0_BUFFER_OVERFLOW 5 5
	SDMA0_PROTOCOL_ERROR 6 6
	SDMA0_RESERVED 7 7
	SDMA1_BUFFER_LEVEL 8 11
	SDMA1_BUFFER_LOADING 12 12
	SDMA1_BUFFER_OVERFLOW 13 13
	SDMA1_PROTOCOL_ERROR 14 14
	SDMA1_RESERVED 15 15
	SDMA2_BUFFER_LEVEL 16 19
	SDMA2_BUFFER_LOADING 20 20
	SDMA2_BUFFER_OVERFLOW 21 21
	SDMA2_PROTOCOL_ERROR 22 22
	SDMA2_RESERVED 23 23
	SDMA3_BUFFER_LEVEL 24 27
	SDMA3_BUFFER_LOADING 28 28
	SDMA3_BUFFER_OVERFLOW 29 29
	SDMA3_PROTOCOL_ERROR 30 30
	SDMA3_RESERVED 31 31
regRLC_GFX_IH_CLIENT_SE_STAT_H 0 0x4d61 20 0 1
	SE4_BUFFER_LEVEL 0 3
	SE4_BUFFER_LOADING 4 4
	SE4_BUFFER_OVERFLOW 5 5
	SE4_PROTOCOL_ERROR 6 6
	SE4_RESERVED 7 7
	SE5_BUFFER_LEVEL 8 11
	SE5_BUFFER_LOADING 12 12
	SE5_BUFFER_OVERFLOW 13 13
	SE5_PROTOCOL_ERROR 14 14
	SE5_RESERVED 15 15
	SE6_BUFFER_LEVEL 16 19
	SE6_BUFFER_LOADING 20 20
	SE6_BUFFER_OVERFLOW 21 21
	SE6_PROTOCOL_ERROR 22 22
	SE6_RESERVED 23 23
	SE7_BUFFER_LEVEL 24 27
	SE7_BUFFER_LOADING 28 28
	SE7_BUFFER_OVERFLOW 29 29
	SE7_PROTOCOL_ERROR 30 30
	SE7_RESERVED 31 31
regRLC_GFX_IH_CLIENT_SE_STAT_L 0 0x4d60 20 0 1
	SE0_BUFFER_LEVEL 0 3
	SE0_BUFFER_LOADING 4 4
	SE0_BUFFER_OVERFLOW 5 5
	SE0_PROTOCOL_ERROR 6 6
	SE0_RESERVED 7 7
	SE1_BUFFER_LEVEL 8 11
	SE1_BUFFER_LOADING 12 12
	SE1_BUFFER_OVERFLOW 13 13
	SE1_PROTOCOL_ERROR 14 14
	SE1_RESERVED 15 15
	SE2_BUFFER_LEVEL 16 19
	SE2_BUFFER_LOADING 20 20
	SE2_BUFFER_OVERFLOW 21 21
	SE2_PROTOCOL_ERROR 22 22
	SE2_RESERVED 23 23
	SE3_BUFFER_LEVEL 24 27
	SE3_BUFFER_LOADING 28 28
	SE3_BUFFER_OVERFLOW 29 29
	SE3_PROTOCOL_ERROR 30 30
	SE3_RESERVED 31 31
regRLC_GFX_IMU_CMD 0 0x4053 1 0 1
	CMD 0 31
regRLC_GFX_IMU_DATA_0 0 0x4052 1 0 1
	DATA 0 31
regRLC_GPM_CP_DMA_COMPLETE_T0 0 0x4c29 2 0 1
	DATA 0 0
	RESERVED 1 31
regRLC_GPM_CP_DMA_COMPLETE_T1 0 0x4c2a 2 0 1
	DATA 0 0
	RESERVED 1 31
regRLC_GPM_GENERAL_0 0 0x4c63 1 0 1
	DATA 0 31
regRLC_GPM_GENERAL_1 0 0x4c64 1 0 1
	DATA 0 31
regRLC_GPM_GENERAL_10 0 0x4caf 1 0 1
	DATA 0 31
regRLC_GPM_GENERAL_11 0 0x4cb0 1 0 1
	DATA 0 31
regRLC_GPM_GENERAL_12 0 0x4cb1 1 0 1
	DATA 0 31
regRLC_GPM_GENERAL_13 0 0x4cdd 1 0 1
	DATA 0 31
regRLC_GPM_GENERAL_14 0 0x4cde 1 0 1
	DATA 0 31
regRLC_GPM_GENERAL_15 0 0x4cdf 1 0 1
	DATA 0 31
regRLC_GPM_GENERAL_16 0 0x4c76 1 0 1
	DATA 0 31
regRLC_GPM_GENERAL_2 0 0x4c65 1 0 1
	DATA 0 31
regRLC_GPM_GENERAL_3 0 0x4c66 1 0 1
	DATA 0 31
regRLC_GPM_GENERAL_4 0 0x4c67 1 0 1
	DATA 0 31
regRLC_GPM_GENERAL_5 0 0x4c68 1 0 1
	DATA 0 31
regRLC_GPM_GENERAL_6 0 0x4c69 1 0 1
	DATA 0 31
regRLC_GPM_GENERAL_7 0 0x4c6a 1 0 1
	DATA 0 31
regRLC_GPM_GENERAL_8 0 0x4cad 1 0 1
	DATA 0 31
regRLC_GPM_GENERAL_9 0 0x4cae 1 0 1
	DATA 0 31
regRLC_GPM_INT_DISABLE_TH0 0 0x4c7c 1 0 1
	DISABLE_INT 0 31
regRLC_GPM_INT_FORCE_TH0 0 0x4c7e 1 0 1
	FORCE_INT 0 31
regRLC_GPM_INT_STAT_TH0 0 0x4cdc 1 0 1
	STATUS 0 31
regRLC_GPM_IRAM_ADDR 0 0x5b62 1 0 1
	ADDR 0 31
regRLC_GPM_IRAM_DATA 0 0x5b63 1 0 1
	DATA 0 31
regRLC_GPM_LEGACY_INT_CLEAR 0 0x4c17 5 0 1
	SPP_PVT_INT_CHANGED 0 0
	CP_RLC_STAT_INVAL_PEND_CHANGED 1 1
	RLC_EOF_INT_CHANGED 2 2
	RLC_PG_CNTL_CHANGED 3 3
	RESERVED_4 4 4
regRLC_GPM_LEGACY_INT_DISABLE 0 0x4c7d 5 0 1
	SPP_PVT_INT_CHANGED 0 0
	CP_RLC_STAT_INVAL_PEND_CHANGED 1 1
	RLC_EOF_INT_CHANGED 2 2
	RLC_PG_CNTL_CHANGED 3 3
	STORE_LOAD_TIMER3_EXPIRED_T0 4 4
regRLC_GPM_LEGACY_INT_STAT 0 0x4c16 5 0 1
	SPP_PVT_INT_CHANGED 0 0
	CP_RLC_STAT_INVAL_PEND_CHANGED 1 1
	RLC_EOF_INT_CHANGED 2 2
	RLC_PG_CNTL_CHANGED 3 3
	STORE_LOAD_TIMER3_EXPIRED_T0 4 4
regRLC_GPM_PERF_COUNT_0 0 0x2140 8 0 1
	FEATURE_SEL 0 3
	SE_INDEX 4 7
	SA_INDEX 8 11
	WGP_INDEX 12 15
	EVENT_SEL 16 17
	UNUSED 18 19
	ENABLE 20 20
	RESERVED 21 31
regRLC_GPM_PERF_COUNT_1 0 0x2141 8 0 1
	FEATURE_SEL 0 3
	SE_INDEX 4 7
	SA_INDEX 8 11
	WGP_INDEX 12 15
	EVENT_SEL 16 17
	UNUSED 18 19
	ENABLE 20 20
	RESERVED 21 31
regRLC_GPM_SCRATCH_ADDR 0 0x5b6e 1 0 1
	ADDR 0 15
regRLC_GPM_SCRATCH_DATA 0 0x5b6f 1 0 1
	DATA 0 31
regRLC_GPM_STAT 0 0x4e6b 25 0 1
	RLC_BUSY 0 0
	GFX_POWER_STATUS 1 1
	GFX_CLOCK_STATUS 2 2
	GFX_LS_STATUS 3 3
	GFX_PIPELINE_POWER_STATUS 4 4
	CNTX_IDLE_BEING_PROCESSED 5 5
	CNTX_BUSY_BEING_PROCESSED 6 6
	GFX_IDLE_BEING_PROCESSED 7 7
	CMP_BUSY_BEING_PROCESSED 8 8
	SAVING_REGISTERS 9 9
	RESTORING_REGISTERS 10 10
	GFX3D_BLOCKS_CHANGING_POWER_STATE 11 11
	CMP_BLOCKS_CHANGING_POWER_STATE 12 12
	STATIC_WGP_POWERING_UP 13 13
	STATIC_WGP_POWERING_DOWN 14 14
	DYN_WGP_POWERING_UP 15 15
	DYN_WGP_POWERING_DOWN 16 16
	ABORTED_PD_SEQUENCE 17 17
	CMP_power_status 18 18
	GFX_LS_STATUS_3D 19 19
	GFX_CLOCK_STATUS_3D 20 20
	MGCG_OVERRIDE_STATUS 21 21
	RLC_EXEC_ROM_CODE 22 22
	FGCG_OVERRIDE_STATUS 23 23
	PG_ERROR_STATUS 24 31
regRLC_GPM_THREAD_ENABLE 0 0x4c45 5 0 1
	THREAD0_ENABLE 0 0
	THREAD1_ENABLE 1 1
	THREAD2_ENABLE 2 2
	THREAD3_ENABLE 3 3
	RESERVED 4 31
regRLC_GPM_THREAD_INVALIDATE_CACHE 0 0x4c2b 5 0 1
	THREAD0_INVALIDATE_CACHE 0 0
	THREAD1_INVALIDATE_CACHE 1 1
	THREAD2_INVALIDATE_CACHE 2 2
	THREAD3_INVALIDATE_CACHE 3 3
	RESERVED 4 31
regRLC_GPM_THREAD_PRIORITY 0 0x4c44 4 0 1
	THREAD0_PRIORITY 0 7
	THREAD1_PRIORITY 8 15
	THREAD2_PRIORITY 16 23
	THREAD3_PRIORITY 24 31
regRLC_GPM_THREAD_RESET 0 0x4c28 5 0 1
	THREAD0_RESET 0 0
	THREAD1_RESET 1 1
	THREAD2_RESET 2 2
	THREAD3_RESET 3 3
	RESERVED 4 31
regRLC_GPM_TIMER_CTRL 0 0x4c13 18 0 1
	TIMER_0_EN 0 0
	TIMER_1_EN 1 1
	TIMER_2_EN 2 2
	TIMER_3_EN 3 3
	TIMER_4_EN 4 4
	RESERVED_1 5 7
	TIMER_0_AUTO_REARM 8 8
	TIMER_1_AUTO_REARM 9 9
	TIMER_2_AUTO_REARM 10 10
	TIMER_3_AUTO_REARM 11 11
	TIMER_4_AUTO_REARM 12 12
	RESERVED_2 13 15
	TIMER_0_INT_CLEAR 16 16
	TIMER_1_INT_CLEAR 17 17
	TIMER_2_INT_CLEAR 18 18
	TIMER_3_INT_CLEAR 19 19
	TIMER_4_INT_CLEAR 20 20
	RESERVED 21 31
regRLC_GPM_TIMER_INT_0 0 0x4c0e 1 0 1
	TIMER 0 31
regRLC_GPM_TIMER_INT_1 0 0x4c0f 1 0 1
	TIMER 0 31
regRLC_GPM_TIMER_INT_2 0 0x4c10 1 0 1
	TIMER 0 31
regRLC_GPM_TIMER_INT_3 0 0x4c11 1 0 1
	TIMER 0 31
regRLC_GPM_TIMER_INT_4 0 0x4c12 1 0 1
	TIMER 0 31
regRLC_GPM_TIMER_STAT 0 0x4c14 18 0 1
	TIMER_0_STAT 0 0
	TIMER_1_STAT 1 1
	TIMER_2_STAT 2 2
	TIMER_3_STAT 3 3
	TIMER_4_STAT 4 4
	RESERVED_1 5 7
	TIMER_0_ENABLE_SYNC 8 8
	TIMER_1_ENABLE_SYNC 9 9
	TIMER_2_ENABLE_SYNC 10 10
	TIMER_3_ENABLE_SYNC 11 11
	TIMER_4_ENABLE_SYNC 12 12
	RESERVED_2 13 15
	TIMER_0_AUTO_REARM_SYNC 16 16
	TIMER_1_AUTO_REARM_SYNC 17 17
	TIMER_2_AUTO_REARM_SYNC 18 18
	TIMER_3_AUTO_REARM_SYNC 19 19
	TIMER_4_AUTO_REARM_SYNC 20 20
	RESERVED 21 31
regRLC_GPM_UCODE_ADDR 0 0x5b60 2 0 1
	UCODE_ADDR 0 13
	RESERVED 14 31
regRLC_GPM_UCODE_DATA 0 0x5b61 1 0 1
	UCODE_DATA 0 31
regRLC_GPM_UTCL1_CNTL_0 0 0x4cb2 7 0 1
	XNACK_REDO_TIMER_CNT 0 19
	DROP_MODE 24 24
	BYPASS 25 25
	INVALIDATE 26 26
	FRAG_LIMIT_MODE 27 27
	FORCE_SNOOP 28 28
	RESERVED 30 31
regRLC_GPM_UTCL1_CNTL_1 0 0x4cb3 7 0 1
	XNACK_REDO_TIMER_CNT 0 19
	DROP_MODE 24 24
	BYPASS 25 25
	INVALIDATE 26 26
	FRAG_LIMIT_MODE 27 27
	FORCE_SNOOP 28 28
	RESERVED 30 31
regRLC_GPM_UTCL1_CNTL_2 0 0x4cb4 7 0 1
	XNACK_REDO_TIMER_CNT 0 19
	DROP_MODE 24 24
	BYPASS 25 25
	INVALIDATE 26 26
	FRAG_LIMIT_MODE 27 27
	FORCE_SNOOP 28 28
	RESERVED 30 31
regRLC_GPM_UTCL1_TH0_ERROR_1 0 0x4cbe 3 0 1
	Translated_ReqError 0 1
	Translated_ReqErrorVmid 2 5
	Translated_ReqErrorAddr_MSB 6 9
regRLC_GPM_UTCL1_TH0_ERROR_2 0 0x4cc0 1 0 1
	Translated_ReqErrorAddr_LSB 0 31
regRLC_GPM_UTCL1_TH1_ERROR_1 0 0x4cc1 3 0 1
	Translated_ReqError 0 1
	Translated_ReqErrorVmid 2 5
	Translated_ReqErrorAddr_MSB 6 9
regRLC_GPM_UTCL1_TH1_ERROR_2 0 0x4cc2 1 0 1
	Translated_ReqErrorAddr_LSB 0 31
regRLC_GPM_UTCL1_TH2_ERROR_1 0 0x4cc3 3 0 1
	Translated_ReqError 0 1
	Translated_ReqErrorVmid 2 5
	Translated_ReqErrorAddr_MSB 6 9
regRLC_GPM_UTCL1_TH2_ERROR_2 0 0x4cc4 1 0 1
	Translated_ReqErrorAddr_LSB 0 31
regRLC_GPR_REG1 0 0x4c79 1 0 1
	DATA 0 31
regRLC_GPR_REG2 0 0x4c7a 1 0 1
	DATA 0 31
regRLC_GPU_CLOCK_32 0 0x4c42 1 0 1
	GPU_CLOCK_32 0 31
regRLC_GPU_CLOCK_32_RES_SEL 0 0x4c41 2 0 1
	RES_SEL 0 5
	RESERVED 6 31
regRLC_GPU_CLOCK_COUNT_LSB 0 0x4c24 1 0 1
	GPU_CLOCKS_LSB 0 31
regRLC_GPU_CLOCK_COUNT_LSB_1 0 0x4cfb 1 0 1
	GPU_CLOCKS_LSB 0 31
regRLC_GPU_CLOCK_COUNT_LSB_2 0 0x4ceb 1 0 1
	GPU_CLOCKS_LSB 0 31
regRLC_GPU_CLOCK_COUNT_MSB 0 0x4c25 1 0 1
	GPU_CLOCKS_MSB 0 31
regRLC_GPU_CLOCK_COUNT_MSB_1 0 0x4cfc 1 0 1
	GPU_CLOCKS_MSB 0 31
regRLC_GPU_CLOCK_COUNT_MSB_2 0 0x4cec 1 0 1
	GPU_CLOCKS_MSB 0 31
regRLC_GPU_CLOCK_COUNT_SPM_LSB 0 0x4de4 1 0 1
	GPU_CLOCKS_LSB 0 31
regRLC_GPU_CLOCK_COUNT_SPM_MSB 0 0x4de5 1 0 1
	GPU_CLOCKS_MSB 0 31
regRLC_GPU_IOV_ACTIVE_FCN_ID 0 0x5b39 5 0 1
	VF_ID 0 3
	RESERVED_7_4 4 7
	ACTIVE_FCN_ID_STATUS 8 11
	RESERVED_30_12 12 30
	PF_VF 31 31
regRLC_GPU_IOV_CFG_REG1 0 0x5b35 7 0 1
	CMD_TYPE 0 3
	CMD_EXECUTE 4 4
	CMD_EXECUTE_INTR_EN 5 5
	RESERVED 6 7
	FCN_ID 8 15
	NEXT_FCN_ID 16 23
	RESERVED1 24 31
regRLC_GPU_IOV_CFG_REG2 0 0x5b36 2 0 1
	CMD_STATUS 0 3
	RESERVED 4 31
regRLC_GPU_IOV_CFG_REG6 0 0x5b06 4 0 1
	CNTXT_SIZE 0 6
	CNTXT_LOCATION 7 7
	RESERVED 8 9
	CNTXT_OFFSET 10 31
regRLC_GPU_IOV_CFG_REG8 0 0x5b20 1 0 1
	VM_BUSY_STATUS 0 31
regRLC_GPU_IOV_F32_CNTL 0 0x5b46 1 0 1
	ENABLE 0 0
regRLC_GPU_IOV_F32_INVALIDATE_CACHE 0 0x5b4b 1 0 1
	INVALIDATE_CACHE 0 0
regRLC_GPU_IOV_F32_RESET 0 0x5b47 1 0 1
	RESET 0 0
regRLC_GPU_IOV_INT_DISABLE 0 0x5b4e 1 0 1
	DISABLE_INT 0 31
regRLC_GPU_IOV_INT_FORCE 0 0x5b4f 1 0 1
	FORCE_INT 0 31
regRLC_GPU_IOV_INT_STAT 0 0x5b3f 1 0 1
	STATUS 0 31
regRLC_GPU_IOV_PERF_CNT_CNTL 0 0x3cc3 4 0 1
	ENABLE 0 0
	MODE_SELECT 1 1
	RESET 2 2
	RESERVED 3 31
regRLC_GPU_IOV_PERF_CNT_RD_ADDR 0 0x3cc6 3 0 1
	VFID 0 3
	CNT_ID 4 5
	RESERVED 6 31
regRLC_GPU_IOV_PERF_CNT_RD_DATA 0 0x3cc7 1 0 1
	DATA 0 31
regRLC_GPU_IOV_PERF_CNT_WR_ADDR 0 0x3cc4 3 0 1
	VFID 0 3
	CNT_ID 4 5
	RESERVED 6 31
regRLC_GPU_IOV_PERF_CNT_WR_DATA 0 0x3cc5 1 0 1
	DATA 0 31
regRLC_GPU_IOV_RLC_RESPONSE 0 0x5b4d 1 0 1
	RESP 0 31
regRLC_GPU_IOV_SCH_0 0 0x5b38 1 0 1
	ACTIVE_FUNCTIONS 0 31
regRLC_GPU_IOV_SCH_1 0 0x5b3b 1 0 1
	DATA 0 31
regRLC_GPU_IOV_SCH_2 0 0x5b3c 1 0 1
	DATA 0 31
regRLC_GPU_IOV_SCH_3 0 0x5b3a 1 0 1
	Time_Quanta_Def 0 31
regRLC_GPU_IOV_SCH_BLOCK 0 0x5b34 4 0 1
	Sch_Block_ID 0 3
	Sch_Block_Ver 4 7
	Sch_Block_Size 8 15
	RESERVED 16 31
regRLC_GPU_IOV_SCRATCH_ADDR 0 0x5b50 1 0 1
	ADDR 0 15
regRLC_GPU_IOV_SCRATCH_DATA 0 0x5b51 1 0 1
	DATA 0 31
regRLC_GPU_IOV_SDMA0_BUSY_STATUS 0 0x5bc8 1 0 1
	VM_BUSY_STATUS 0 31
regRLC_GPU_IOV_SDMA0_STATUS 0 0x5bc0 1 0 1
	STATUS 0 31
regRLC_GPU_IOV_SDMA1_BUSY_STATUS 0 0x5bc9 1 0 1
	VM_BUSY_STATUS 0 31
regRLC_GPU_IOV_SDMA1_STATUS 0 0x5bc1 1 0 1
	STATUS 0 31
regRLC_GPU_IOV_SDMA2_BUSY_STATUS 0 0x5bca 1 0 1
	VM_BUSY_STATUS 0 31
regRLC_GPU_IOV_SDMA2_STATUS 0 0x5bc2 1 0 1
	STATUS 0 31
regRLC_GPU_IOV_SDMA3_BUSY_STATUS 0 0x5bcb 1 0 1
	VM_BUSY_STATUS 0 31
regRLC_GPU_IOV_SDMA3_STATUS 0 0x5bc3 1 0 1
	STATUS 0 31
regRLC_GPU_IOV_SDMA4_BUSY_STATUS 0 0x5bcc 1 0 1
	VM_BUSY_STATUS 0 31
regRLC_GPU_IOV_SDMA4_STATUS 0 0x5bc4 1 0 1
	STATUS 0 31
regRLC_GPU_IOV_SDMA5_BUSY_STATUS 0 0x5bcd 1 0 1
	VM_BUSY_STATUS 0 31
regRLC_GPU_IOV_SDMA5_STATUS 0 0x5bc5 1 0 1
	STATUS 0 31
regRLC_GPU_IOV_SDMA6_BUSY_STATUS 0 0x5bce 1 0 1
	VM_BUSY_STATUS 0 31
regRLC_GPU_IOV_SDMA6_STATUS 0 0x5bc6 1 0 1
	STATUS 0 31
regRLC_GPU_IOV_SDMA7_BUSY_STATUS 0 0x5bcf 1 0 1
	VM_BUSY_STATUS 0 31
regRLC_GPU_IOV_SDMA7_STATUS 0 0x5bc7 1 0 1
	STATUS 0 31
regRLC_GPU_IOV_SMU_RESPONSE 0 0x5b4a 1 0 1
	RESP 0 31
regRLC_GPU_IOV_UCODE_ADDR 0 0x5b48 2 0 1
	UCODE_ADDR 0 11
	RESERVED 12 31
regRLC_GPU_IOV_UCODE_DATA 0 0x5b49 1 0 1
	UCODE_DATA 0 31
regRLC_GPU_IOV_VF_DOORBELL_STATUS 0 0x5b2a 2 0 1
	VF_DOORBELL_STATUS 0 30
	PF_DOORBELL_STATUS 31 31
regRLC_GPU_IOV_VF_DOORBELL_STATUS_CLR 0 0x5b2c 2 0 1
	VF_DOORBELL_STATUS_CLR 0 30
	PF_DOORBELL_STATUS_CLR 31 31
regRLC_GPU_IOV_VF_DOORBELL_STATUS_SET 0 0x5b2b 2 0 1
	VF_DOORBELL_STATUS_SET 0 30
	PF_DOORBELL_STATUS_SET 31 31
regRLC_GPU_IOV_VF_ENABLE 0 0x5b00 3 0 1
	VF_ENABLE 0 0
	RESERVED 1 15
	VF_NUM 16 31
regRLC_GPU_IOV_VF_MASK 0 0x5b2d 1 0 1
	VF_MASK 0 30
regRLC_GPU_IOV_VIRT_RESET_REQ 0 0x5b4c 2 0 1
	VF_FLR 0 30
	SOFT_PF_FLR 31 31
regRLC_GPU_IOV_VM_BUSY_STATUS 0 0x5b37 1 0 1
	VM_BUSY_STATUS 0 31
regRLC_GTS_OFFSET_LSB 0 0x5b79 1 0 1
	DATA 0 31
regRLC_GTS_OFFSET_MSB 0 0x5b7a 1 0 1
	DATA 0 31
regRLC_HYP_RLCG_UCODE_CHKSUM 0 0x5b43 1 0 1
	UCODE_CHKSUM 0 31
regRLC_HYP_RLCP_UCODE_CHKSUM 0 0x5b44 1 0 1
	UCODE_CHKSUM 0 31
regRLC_HYP_RLCV_UCODE_CHKSUM 0 0x5b45 1 0 1
	UCODE_CHKSUM 0 31
regRLC_HYP_SEMAPHORE_0 0 0x5b2e 2 0 1
	CLIENT_ID 0 4
	RESERVED 5 31
regRLC_HYP_SEMAPHORE_1 0 0x5b2f 2 0 1
	CLIENT_ID 0 4
	RESERVED 5 31
regRLC_HYP_SEMAPHORE_2 0 0x5b52 2 0 1
	CLIENT_ID 0 4
	RESERVED 5 31
regRLC_HYP_SEMAPHORE_3 0 0x5b53 2 0 1
	CLIENT_ID 0 4
	RESERVED 5 31
regRLC_IH_COOKIE 0 0x5b41 1 0 1
	DATA 0 31
regRLC_IH_COOKIE_CNTL 0 0x5b42 2 0 1
	CREDIT 0 1
	RESET_COUNTER 2 2
regRLC_IMU_BOOTLOAD_ADDR_HI 0 0x4e10 1 0 1
	ADDR_HI 0 31
regRLC_IMU_BOOTLOAD_ADDR_LO 0 0x4e11 1 0 1
	ADDR_LO 0 31
regRLC_IMU_BOOTLOAD_SIZE 0 0x4e12 2 0 1
	SIZE 0 25
	RESERVED 26 31
regRLC_IMU_MISC 0 0x4e16 3 0 1
	THROTTLE_GFX 0 0
	EARLY_MGCG 1 1
	RESERVED 2 31
regRLC_IMU_RESET_VECTOR 0 0x4e17 4 0 1
	COLD_BOOT_EXIT 0 0
	VDDGFX_EXIT 1 1
	VECTOR 2 7
	RESERVED 8 31
regRLC_INT_STAT 0 0x4c18 3 0 1
	LAST_CP_RLC_INT_ID 0 7
	CP_RLC_INT_PENDING 8 8
	RESERVED 9 31
regRLC_JUMP_TABLE_RESTORE 0 0x4c1e 1 0 1
	ADDR 0 31
regRLC_LX6_CNTL 0 0x4d80 4 0 1
	BRESET 0 0
	RUNSTALL 1 1
	PDEBUG_ENABLE 2 2
	STAT_VECTOR_SEL 3 3
regRLC_LX6_CORE1_SCRATCH_ADDR 0 0x5b5b 1 0 1
	ADDR 0 7
regRLC_LX6_DRAM_ADDR 0 0x5b68 1 0 1
	ADDR 0 10
regRLC_LX6_DRAM_DATA 0 0x5b69 1 0 1
	DATA 0 31
regRLC_LX6_IRAM_ADDR 0 0x5b6a 1 0 1
	ADDR 0 11
regRLC_LX6_IRAM_DATA 0 0x5b6b 1 0 1
	DATA 0 31
regRLC_LX6_SCRATCH_ADDR 0 0x5b59 1 0 1
	ADDR 0 7
regRLC_MAX_PG_WGP 0 0x4c54 2 0 1
	MAX_POWERED_UP_WGP 0 7
	SPARE 8 31
regRLC_MEM_SLP_CNTL 0 0x4e00 13 0 1
	RLC_MEM_LS_EN 0 0
	RLC_MEM_DS_EN 1 1
	RLC_SRM_MEM_LS_OVERRIDE 2 2
	RLC_SRM_MEM_DS_OVERRIDE 3 3
	RLC_SPM_MEM_LS_OVERRIDE 4 4
	RLC_SPM_MEM_DS_OVERRIDE 5 5
	RESERVED 6 6
	RLC_LS_DS_BUSY_OVERRIDE 7 7
	RLC_MEM_LS_ON_DELAY 8 15
	RLC_MEM_LS_OFF_DELAY 16 23
	RLC_SPP_MEM_LS_OVERRIDE 24 24
	RLC_SPP_MEM_DS_OVERRIDE 25 25
	RESERVED1 26 31
regRLC_MGCG_CTRL 0 0x4c1a 6 0 1
	MGCG_EN 0 0
	SILICON_EN 1 1
	SIMULATION_EN 2 2
	ON_DELAY 3 6
	OFF_HYSTERESIS 7 14
	SPARE 15 31
regRLC_PACE_INT_CLEAR 0 0x5b3e 2 0 1
	SMU_STRETCH_PCC_CLEAR 0 0
	SMU_PCC_CLEAR 1 1
regRLC_PACE_INT_DISABLE 0 0x4ced 1 0 1
	DISABLE_INT 0 31
regRLC_PACE_INT_FORCE 0 0x5b3d 1 0 1
	FORCE_INT 0 31
regRLC_PACE_INT_STAT 0 0x4ccc 1 0 1
	STATUS 0 31
regRLC_PACE_SCRATCH_ADDR 0 0x5b77 1 0 1
	ADDR 0 15
regRLC_PACE_SCRATCH_DATA 0 0x5b78 1 0 1
	DATA 0 31
regRLC_PACE_SPARE_INT 0 0x990 2 0 1
	INTERRUPT 0 0
	RESERVED 1 31
regRLC_PACE_SPARE_INT_1 0 0x991 2 0 1
	INTERRUPT 0 0
	RESERVED 1 31
regRLC_PACE_TIMER_CTRL 0 0x4d06 7 0 1
	TIMER_0_EN 0 0
	TIMER_1_EN 1 1
	TIMER_0_AUTO_REARM 2 2
	TIMER_1_AUTO_REARM 3 3
	TIMER_0_INT_CLEAR 4 4
	TIMER_1_INT_CLEAR 5 5
	RESERVED 6 31
regRLC_PACE_TIMER_INT_0 0 0x4d04 1 0 1
	TIMER 0 31
regRLC_PACE_TIMER_INT_1 0 0x4d05 1 0 1
	TIMER 0 31
regRLC_PACE_TIMER_STAT 0 0x5b33 7 0 1
	TIMER_0_STAT 0 0
	TIMER_1_STAT 1 1
	RESERVED 2 7
	TIMER_0_ENABLE_SYNC 8 8
	TIMER_1_ENABLE_SYNC 9 9
	TIMER_0_AUTO_REARM_SYNC 10 10
	TIMER_1_AUTO_REARM_SYNC 11 11
regRLC_PACE_UCODE_ADDR 0 0x5b6c 2 0 1
	UCODE_ADDR 0 11
	RESERVED 12 31
regRLC_PACE_UCODE_DATA 0 0x5b6d 1 0 1
	UCODE_DATA 0 31
regRLC_PCC_RESIDENCY_CNTR_CTRL 0 0x4d4c 7 0 1
	RESET 0 0
	ENABLE 1 1
	RESET_ACK 2 2
	ENABLE_ACK 3 3
	COUNTER_OVERFLOW 4 4
	EVENT_SEL 5 8
	RESERVED 9 31
regRLC_PCC_RESIDENCY_EVENT_CNTR 0 0x4d54 1 0 1
	DATA 0 31
regRLC_PCC_RESIDENCY_REF_CNTR 0 0x4d5c 1 0 1
	DATA 0 31
regRLC_PERFCOUNTER0_HI 0 0x3481 1 0 1
	PERFCOUNTER_HI 0 31
regRLC_PERFCOUNTER0_LO 0 0x3480 1 0 1
	PERFCOUNTER_LO 0 31
regRLC_PERFCOUNTER0_SELECT 0 0x3cc1 1 0 1
	PERFCOUNTER_SELECT 0 7
regRLC_PERFCOUNTER1_HI 0 0x3483 1 0 1
	PERFCOUNTER_HI 0 31
regRLC_PERFCOUNTER1_LO 0 0x3482 1 0 1
	PERFCOUNTER_LO 0 31
regRLC_PERFCOUNTER1_SELECT 0 0x3cc2 1 0 1
	PERFCOUNTER_SELECT 0 7
regRLC_PERFMON_CNTL 0 0x3cc0 2 0 1
	PERFMON_STATE 0 2
	PERFMON_SAMPLE_ENABLE 10 10
regRLC_PG_ALWAYS_ON_WGP_MASK 0 0x4c53 1 0 1
	AON_WGP_MASK 0 31
regRLC_PG_CNTL 0 0x4c43 16 0 1
	GFX_POWER_GATING_ENABLE 0 0
	GFX_POWER_GATING_SRC 1 1
	DYN_PER_WGP_PG_ENABLE 2 2
	STATIC_PER_WGP_PG_ENABLE 3 3
	GFX_PIPELINE_PG_ENABLE 4 4
	RESERVED 5 12
	MEM_DS_DISABLE 13 13
	PG_OVERRIDE 14 14
	CP_PG_DISABLE 15 15
	CHUB_HANDSHAKE_ENABLE 16 16
	SMU_CLK_SLOWDOWN_ON_PU_ENABLE 17 17
	SMU_CLK_SLOWDOWN_ON_PD_ENABLE 18 18
	RESERVED1 19 20
	Ultra_Low_Voltage_Enable 21 21
	RESERVED2 22 22
	SMU_HANDSHAKE_DISABLE 23 23
regRLC_PG_DELAY 0 0x4c4d 4 0 1
	POWER_UP_DELAY 0 7
	POWER_DOWN_DELAY 8 15
	CMD_PROPAGATE_DELAY 16 23
	MEM_SLEEP_DELAY 24 31
regRLC_PG_DELAY_2 0 0x4c1f 3 0 1
	SERDES_TIMEOUT_VALUE 0 7
	SERDES_CMD_DELAY 8 15
	PERWGP_TIMEOUT_VALUE 16 31
regRLC_PG_DELAY_3 0 0x4c78 2 0 1
	CGCG_ACTIVE_BEFORE_CGPG 0 7
	RESERVED 8 31
regRLC_POWER_RESIDENCY_CNTR_CTRL 0 0x4d48 6 0 1
	RESET 0 0
	ENABLE 1 1
	RESET_ACK 2 2
	ENABLE_ACK 3 3
	COUNTER_OVERFLOW 4 4
	RESERVED 5 31
regRLC_POWER_RESIDENCY_EVENT_CNTR 0 0x4d50 1 0 1
	DATA 0 31
regRLC_POWER_RESIDENCY_REF_CNTR 0 0x4d58 1 0 1
	DATA 0 31
regRLC_R2I_CNTL_0 0 0x4cd5 1 0 1
	Data 0 31
regRLC_R2I_CNTL_1 0 0x4cd6 1 0 1
	Data 0 31
regRLC_R2I_CNTL_2 0 0x4cd7 1 0 1
	Data 0 31
regRLC_R2I_CNTL_3 0 0x4cd8 1 0 1
	Data 0 31
regRLC_REFCLOCK_TIMESTAMP_LSB 0 0x4c0c 1 0 1
	TIMESTAMP_LSB 0 31
regRLC_REFCLOCK_TIMESTAMP_MSB 0 0x4c0d 1 0 1
	TIMESTAMP_MSB 0 31
regRLC_RLCG_DOORBELL_0_DATA_HI 0 0x4c39 1 0 1
	DATA 0 31
regRLC_RLCG_DOORBELL_0_DATA_LO 0 0x4c38 1 0 1
	DATA 0 31
regRLC_RLCG_DOORBELL_1_DATA_HI 0 0x4c3b 1 0 1
	DATA 0 31
regRLC_RLCG_DOORBELL_1_DATA_LO 0 0x4c3a 1 0 1
	DATA 0 31
regRLC_RLCG_DOORBELL_2_DATA_HI 0 0x4c3d 1 0 1
	DATA 0 31
regRLC_RLCG_DOORBELL_2_DATA_LO 0 0x4c3c 1 0 1
	DATA 0 31
regRLC_RLCG_DOORBELL_3_DATA_HI 0 0x4c3f 1 0 1
	DATA 0 31
regRLC_RLCG_DOORBELL_3_DATA_LO 0 0x4c3e 1 0 1
	DATA 0 31
regRLC_RLCG_DOORBELL_CNTL 0 0x4c36 7 0 1
	DOORBELL_0_MODE 0 1
	DOORBELL_1_MODE 2 3
	DOORBELL_2_MODE 4 5
	DOORBELL_3_MODE 6 7
	DOORBELL_ID 16 20
	DOORBELL_ID_EN 21 21
	RESERVED 22 31
regRLC_RLCG_DOORBELL_RANGE 0 0x4c47 4 0 1
	LOWER_ADDR_RESERVED 0 1
	LOWER_ADDR 2 11
	UPPER_ADDR_RESERVED 16 17
	UPPER_ADDR 18 27
regRLC_RLCG_DOORBELL_STAT 0 0x4c37 4 0 1
	DOORBELL_0_VALID 0 0
	DOORBELL_1_VALID 1 1
	DOORBELL_2_VALID 2 2
	DOORBELL_3_VALID 3 3
regRLC_RLCP_DOORBELL_0_DATA_HI 0 0x4d2a 1 0 1
	DATA 0 31
regRLC_RLCP_DOORBELL_0_DATA_LO 0 0x4d29 1 0 1
	DATA 0 31
regRLC_RLCP_DOORBELL_1_DATA_HI 0 0x4d2c 1 0 1
	DATA 0 31
regRLC_RLCP_DOORBELL_1_DATA_LO 0 0x4d2b 1 0 1
	DATA 0 31
regRLC_RLCP_DOORBELL_2_DATA_HI 0 0x4d2e 1 0 1
	DATA 0 31
regRLC_RLCP_DOORBELL_2_DATA_LO 0 0x4d2d 1 0 1
	DATA 0 31
regRLC_RLCP_DOORBELL_3_DATA_HI 0 0x4d30 1 0 1
	DATA 0 31
regRLC_RLCP_DOORBELL_3_DATA_LO 0 0x4d2f 1 0 1
	DATA 0 31
regRLC_RLCP_DOORBELL_CNTL 0 0x4d27 6 0 1
	DOORBELL_0_MODE 0 1
	DOORBELL_1_MODE 2 3
	DOORBELL_2_MODE 4 5
	DOORBELL_3_MODE 6 7
	DOORBELL_ID 16 20
	DOORBELL_ID_EN 21 21
regRLC_RLCP_DOORBELL_RANGE 0 0x4d26 4 0 1
	LOWER_ADDR_RESERVED 0 1
	LOWER_ADDR 2 11
	UPPER_ADDR_RESERVED 16 17
	UPPER_ADDR 18 27
regRLC_RLCP_DOORBELL_STAT 0 0x4d28 4 0 1
	DOORBELL_0_VALID 0 0
	DOORBELL_1_VALID 1 1
	DOORBELL_2_VALID 2 2
	DOORBELL_3_VALID 3 3
regRLC_RLCP_IRAM_ADDR 0 0x5b64 1 0 1
	ADDR 0 31
regRLC_RLCP_IRAM_DATA 0 0x5b65 1 0 1
	DATA 0 31
regRLC_RLCS_ABORTED_PD_SEQUENCE 0 0x4e6c 2 0 1
	APS 0 15
	RESERVED 16 31
regRLC_RLCS_AUXILIARY_REG_1 0 0x4ec5 2 0 1
	ADDR 0 17
	RESERVED 18 31
regRLC_RLCS_AUXILIARY_REG_2 0 0x4ec6 2 0 1
	ADDR 0 17
	RESERVED 18 31
regRLC_RLCS_AUXILIARY_REG_3 0 0x4ec7 2 0 1
	ADDR 0 17
	RESERVED 18 31
regRLC_RLCS_AUXILIARY_REG_4 0 0x4ec8 2 0 1
	ADDR 0 17
	RESERVED 18 31
regRLC_RLCS_BOOTLOAD_ID_STATUS1 0 0x4ecb 32 0 1
	ID_0_LOADED 0 0
	ID_1_LOADED 1 1
	ID_2_LOADED 2 2
	ID_3_LOADED 3 3
	ID_4_LOADED 4 4
	ID_5_LOADED 5 5
	ID_6_LOADED 6 6
	ID_7_LOADED 7 7
	ID_8_LOADED 8 8
	ID_9_LOADED 9 9
	ID_10_LOADED 10 10
	ID_11_LOADED 11 11
	ID_12_LOADED 12 12
	ID_13_LOADED 13 13
	ID_14_LOADED 14 14
	ID_15_LOADED 15 15
	ID_16_LOADED 16 16
	ID_17_LOADED 17 17
	ID_18_LOADED 18 18
	ID_19_LOADED 19 19
	ID_20_LOADED 20 20
	ID_21_LOADED 21 21
	ID_22_LOADED 22 22
	ID_23_LOADED 23 23
	ID_24_LOADED 24 24
	ID_25_LOADED 25 25
	ID_26_LOADED 26 26
	ID_27_LOADED 27 27
	ID_28_LOADED 28 28
	ID_29_LOADED 29 29
	ID_30_LOADED 30 30
	ID_31_LOADED 31 31
regRLC_RLCS_BOOTLOAD_ID_STATUS2 0 0x4ecc 32 0 1
	ID_32_LOADED 0 0
	ID_33_LOADED 1 1
	ID_34_LOADED 2 2
	ID_35_LOADED 3 3
	ID_36_LOADED 4 4
	ID_37_LOADED 5 5
	ID_38_LOADED 6 6
	ID_39_LOADED 7 7
	ID_40_LOADED 8 8
	ID_41_LOADED 9 9
	ID_42_LOADED 10 10
	ID_43_LOADED 11 11
	ID_44_LOADED 12 12
	ID_45_LOADED 13 13
	ID_46_LOADED 14 14
	ID_47_LOADED 15 15
	ID_48_LOADED 16 16
	ID_49_LOADED 17 17
	ID_50_LOADED 18 18
	ID_51_LOADED 19 19
	ID_52_LOADED 20 20
	ID_53_LOADED 21 21
	ID_54_LOADED 22 22
	ID_55_LOADED 23 23
	ID_56_LOADED 24 24
	ID_57_LOADED 25 25
	ID_58_LOADED 26 26
	ID_59_LOADED 27 27
	ID_60_LOADED 28 28
	ID_61_LOADED 29 29
	ID_62_LOADED 30 30
	ID_63_LOADED 31 31
regRLC_RLCS_BOOTLOAD_STATUS 0 0x4e82 7 0 1
	GFX_INIT_DONE 0 0
	GFX_SECURITY_POLICY_LOADED 1 1
	GFX_SECURITY_POLICY_DONE 2 2
	RLC_GPM_IRAM_LOADED 3 3
	RLC_GPM_IRAM_DONE 4 4
	RESERVED 5 30
	BOOTLOAD_COMPLETE 31 31
regRLC_RLCS_CGCG_REQUEST 0 0x4e66 3 0 1
	CGCG_REQUEST 0 0
	CGCG_REQUEST_3D 1 1
	RESERVED 2 31
regRLC_RLCS_CGCG_STATUS 0 0x4e67 5 0 1
	CGCG_RAMP_STATUS 0 1
	GFX_CLK_STATUS 2 2
	CGCG_RAMP_STATUS_3D 3 4
	GFX_CLK_STATUS_3D 5 5
	RESERVED 6 31
regRLC_RLCS_CMP_IDLE_CNTL 0 0x4e87 6 0 1
	INT_CLEAR 0 0
	CMP_IDLE_HYST 1 1
	CMP_IDLE 2 2
	MAX_HYSTERESIS 3 10
	HYSTERESIS_CNT 11 18
	RESERVED 19 31
regRLC_RLCS_CP_DMA_SRCID_OVER 0 0x4eca 1 0 1
	SRCID_OVERRIDE 0 0
regRLC_RLCS_CP_INT_CTRL_1 0 0x4e7a 2 0 1
	INTERRUPT_ACK 0 0
	RESERVED 1 31
regRLC_RLCS_CP_INT_CTRL_2 0 0x4e7b 6 0 1
	IDLE_AUTO_ACK_EN 0 0
	BUSY_AUTO_ACK_EN 1 1
	IDLE_AUTO_ACK_ACTIVE 2 2
	BUSY_AUTO_ACK_ACTIVE 3 3
	INTERRUPT_PENDING 4 4
	RESERVED 5 31
regRLC_RLCS_CP_INT_INFO_1 0 0x4e7c 1 0 1
	INTERRUPT_INFO_1 0 31
regRLC_RLCS_CP_INT_INFO_2 0 0x4e7d 3 0 1
	INTERRUPT_INFO_2 0 15
	INTERRUPT_ID 16 24
	RESERVED 25 31
regRLC_RLCS_DEC_DUMP_ADDR 0 0x4e61 0 0 1
regRLC_RLCS_DEC_END 0 0x4fff 0 0 1
regRLC_RLCS_DEC_START 0 0x4e60 0 0 1
regRLC_RLCS_DIDT_FORCE_STALL 0 0x4e6d 3 0 1
	DFS 0 2
	VALID 3 3
	RESERVED 4 31
regRLC_RLCS_DSM_TRIG 0 0x4e81 2 0 1
	START 0 0
	RESERVED 1 31
regRLC_RLCS_EDC_INT_CNTL 0 0x4ece 1 0 1
	EDC_EVENT_INT_CLEAR 0 0
regRLC_RLCS_EXCEPTION_REG_1 0 0x4e62 2 0 1
	ADDR 0 17
	RESERVED 18 31
regRLC_RLCS_EXCEPTION_REG_2 0 0x4e63 2 0 1
	ADDR 0 17
	RESERVED 18 31
regRLC_RLCS_EXCEPTION_REG_3 0 0x4e64 2 0 1
	ADDR 0 17
	RESERVED 18 31
regRLC_RLCS_EXCEPTION_REG_4 0 0x4e65 2 0 1
	ADDR 0 17
	RESERVED 18 31
regRLC_RLCS_FED_STATUS_0 0 0x4eff 8 0 1
	RLC_FED_ERR 0 0
	UTCL2_FED_ERR 1 1
	GE_FED_ERR 2 2
	CPC_FED_ERR 3 3
	CPF_FED_ERR 4 4
	CPG_FED_ERR 5 5
	SDMA0_FED_ERR 6 6
	SDMA1_FED_ERR 7 7
regRLC_RLCS_FED_STATUS_1 0 0x4f00 16 0 1
	GL2C0_FED_ERR 0 0
	GL2C1_FED_ERR 1 1
	GL2C2_FED_ERR 2 2
	GL2C3_FED_ERR 3 3
	GL2C4_FED_ERR 4 4
	GL2C5_FED_ERR 5 5
	GL2C6_FED_ERR 6 6
	GL2C7_FED_ERR 7 7
	GL2C8_FED_ERR 8 8
	GL2C9_FED_ERR 9 9
	GL2C10_FED_ERR 10 10
	GL2C11_FED_ERR 11 11
	GL2C12_FED_ERR 12 12
	GL2C13_FED_ERR 13 13
	GL2C14_FED_ERR 14 14
	GL2C15_FED_ERR 15 15
regRLC_RLCS_GCR_DATA_0 0 0x4ed4 2 0 1
	PHASE_0 0 15
	PHASE_1 16 31
regRLC_RLCS_GCR_DATA_1 0 0x4ed5 2 0 1
	PHASE_2 0 15
	PHASE_3 16 31
regRLC_RLCS_GCR_DATA_2 0 0x4ed6 2 0 1
	PHASE_4 0 15
	PHASE_5 16 31
regRLC_RLCS_GCR_DATA_3 0 0x4ed7 2 0 1
	PHASE_6 0 15
	PHASE_7 16 31
regRLC_RLCS_GCR_STATUS 0 0x4ed8 5 0 1
	GCR_BUSY 0 0
	GCR_OUT_COUNT 1 4
	RESERVED_2 5 7
	GCRIU_CLI_RSP_TAG 8 15
	RESERVED 16 31
regRLC_RLCS_GENERAL_0 0 0x4e88 1 0 1
	DATA 0 31
regRLC_RLCS_GENERAL_1 0 0x4e89 1 0 1
	DATA 0 31
regRLC_RLCS_GENERAL_10 0 0x4e92 1 0 1
	DATA 0 31
regRLC_RLCS_GENERAL_11 0 0x4e93 1 0 1
	DATA 0 31
regRLC_RLCS_GENERAL_12 0 0x4e94 1 0 1
	DATA 0 31
regRLC_RLCS_GENERAL_13 0 0x4e95 1 0 1
	DATA 0 31
regRLC_RLCS_GENERAL_14 0 0x4e96 1 0 1
	DATA 0 31
regRLC_RLCS_GENERAL_15 0 0x4e97 1 0 1
	DATA 0 31
regRLC_RLCS_GENERAL_16 0 0x4e98 1 0 1
	DATA 0 31
regRLC_RLCS_GENERAL_2 0 0x4e8a 1 0 1
	DATA 0 31
regRLC_RLCS_GENERAL_3 0 0x4e8b 1 0 1
	DATA 0 31
regRLC_RLCS_GENERAL_4 0 0x4e8c 1 0 1
	DATA 0 31
regRLC_RLCS_GENERAL_5 0 0x4e8d 1 0 1
	DATA 0 31
regRLC_RLCS_GENERAL_6 0 0x4e8e 1 0 1
	DATA 0 31
regRLC_RLCS_GENERAL_7 0 0x4e8f 1 0 1
	DATA 0 31
regRLC_RLCS_GENERAL_8 0 0x4e90 1 0 1
	DATA 0 31
regRLC_RLCS_GENERAL_9 0 0x4e91 1 0 1
	DATA 0 31
regRLC_RLCS_GFX_DS_ALLOW_MASK_CNTL 0 0x4e6a 4 0 1
	GFX_CLK_DS_ALLOW_MASK_GDFLL 0 0
	GFX_CLK_DS_ALLOW_MASK_GDFLL_SE0 1 1
	GFX_CLK_DS_ALLOW_MASK_GDFLL_SE1 2 2
	GFX_CLK_DS_ALLOW_MASK_GDFLL_SE2 3 3
regRLC_RLCS_GFX_DS_CNTL 0 0x4e69 14 0 1
	GFX_CLK_DS_ALLOW 0 0
	GFX_CLK_DS_RLC_BUSY_MASK 1 1
	GFX_CLK_DS_CP_BUSY_MASK 2 2
	GFX_CLK_DS_GFX_PWR_STALLED_MASK 6 6
	GFX_CLK_DS_NON3D_PWR_STALLED_MASK 7 7
	GFX_CLK_DS_IMU_DISABLE_MASK 8 8
	GFX_CLK_DS_SDMA_0_BUSY_MASK 16 16
	GFX_CLK_DS_SDMA_1_BUSY_MASK 17 17
	GFX_CLK_DS_SDMA_2_BUSY_MASK 18 18
	GFX_CLK_DS_SDMA_3_BUSY_MASK 19 19
	GFX_CLK_DS_SDMA_4_BUSY_MASK 20 20
	GFX_CLK_DS_SDMA_5_BUSY_MASK 21 21
	GFX_CLK_DS_SDMA_6_BUSY_MASK 22 22
	GFX_CLK_DS_SDMA_7_BUSY_MASK 23 23
regRLC_RLCS_GFX_MEM_POWER_CTRL_LO 0 0x4ef8 1 0 1
	DATA 0 31
regRLC_RLCS_GFX_RM_CNTL 0 0x4efa 2 0 1
	RLC_GFX_RM_VALID 0 0
	RESERVED 1 31
regRLC_RLCS_GPM_LEGACY_INT_DISABLE 0 0x4ed2 2 0 1
	GC_CAC_EDC_EVENT_CHANGED 0 0
	GFX_POWER_BRAKE_CHANGED 1 1
regRLC_RLCS_GPM_LEGACY_INT_STAT 0 0x4ed1 2 0 1
	GC_CAC_EDC_EVENT_CHANGED 0 0
	GFX_POWER_BRAKE_CHANGED 1 1
regRLC_RLCS_GPM_STAT 0 0x4e6b 25 0 1
	RLC_BUSY 0 0
	GFX_POWER_STATUS 1 1
	GFX_CLOCK_STATUS 2 2
	GFX_LS_STATUS 3 3
	GFX_PIPELINE_POWER_STATUS 4 4
	CNTX_IDLE_BEING_PROCESSED 5 5
	CNTX_BUSY_BEING_PROCESSED 6 6
	GFX_IDLE_BEING_PROCESSED 7 7
	CMP_BUSY_BEING_PROCESSED 8 8
	SAVING_REGISTERS 9 9
	RESTORING_REGISTERS 10 10
	GFX3D_BLOCKS_CHANGING_POWER_STATE 11 11
	CMP_BLOCKS_CHANGING_POWER_STATE 12 12
	STATIC_WGP_POWERING_UP 13 13
	STATIC_WGP_POWERING_DOWN 14 14
	DYN_WGP_POWERING_UP 15 15
	DYN_WGP_POWERING_DOWN 16 16
	ABORTED_PD_SEQUENCE 17 17
	CMP_POWER_STATUS 18 18
	GFX_LS_STATUS_3D 19 19
	GFX_CLOCK_STATUS_3D 20 20
	MGCG_OVERRIDE_STATUS 21 21
	RLC_EXEC_ROM_CODE 22 22
	FGCG_OVERRIDE_STATUS 23 23
	PG_ERROR_STATUS 24 31
regRLC_RLCS_GPM_STAT_2 0 0x4e72 6 0 1
	TC_TRANS_ERROR 0 0
	RLC_PWR_NON3D_STALLED 1 1
	GFX_PWR_STALLED_STATUS 2 2
	GFX_ULV_STATUS 3 3
	GFX_GENERAL_STATUS 4 4
	RESERVED 5 31
regRLC_RLCS_GRBM_IDLE_BUSY_INT_CNTL 0 0x4e86 8 0 1
	SDMA0_BUSY_INT_CLEAR 0 0
	SDMA1_BUSY_INT_CLEAR 1 1
	SDMA2_BUSY_INT_CLEAR 2 2
	SDMA3_BUSY_INT_CLEAR 3 3
	SDMA4_BUSY_INT_CLEAR 4 4
	SDMA5_BUSY_INT_CLEAR 5 5
	SDMA6_BUSY_INT_CLEAR 6 6
	SDMA7_BUSY_INT_CLEAR 7 7
regRLC_RLCS_GRBM_IDLE_BUSY_STAT 0 0x4e85 17 0 1
	GRBM_RLC_GC_STAT_IDLE 0 1
	SDMA_0_BUSY 16 16
	SDMA_1_BUSY 17 17
	SDMA_2_BUSY 18 18
	SDMA_3_BUSY 19 19
	SDMA_4_BUSY 20 20
	SDMA_5_BUSY 21 21
	SDMA_6_BUSY 22 22
	SDMA_7_BUSY 23 23
	SDMA_0_BUSY_CHANGED 24 24
	SDMA_1_BUSY_CHANGED 25 25
	SDMA_2_BUSY_CHANGED 26 26
	SDMA_3_BUSY_CHANGED 27 27
	SDMA_4_BUSY_CHANGED 28 28
	SDMA_5_BUSY_CHANGED 29 29
	SDMA_6_BUSY_CHANGED 30 30
	SDMA_7_BUSY_CHANGED 31 31
regRLC_RLCS_GRBM_SOFT_RESET 0 0x4e73 2 0 1
	RESET 0 0
	RESERVED 1 31
regRLC_RLCS_IH_COOKIE_SEMAPHORE 0 0x4e77 2 0 1
	CLIENT_ID 0 4
	RESERVED 5 31
regRLC_RLCS_IH_CTRL_1 0 0x4efb 1 0 1
	IH_CONTEXT_ID_1 0 31
regRLC_RLCS_IH_CTRL_2 0 0x4efc 4 0 1
	IH_CONTEXT_ID_2 0 7
	IH_RING_ID 8 15
	IH_VM_ID 16 19
	RESERVED 20 31
regRLC_RLCS_IH_CTRL_3 0 0x4efd 4 0 1
	IH_SOURCE_ID 0 7
	IH_VF_ID 8 12
	IH_VF 13 13
	RESERVED 14 31
regRLC_RLCS_IH_SEMAPHORE 0 0x4e76 2 0 1
	CLIENT_ID 0 4
	RESERVED 5 31
regRLC_RLCS_IH_STATUS 0 0x4efe 4 0 1
	IH_CREDIT_COUNT 0 5
	IH_BUSY 6 6
	IH_WRITE_DONE 7 7
	RESERVED 8 31
regRLC_RLCS_IMU_GFX_DOORBELL_FENCE 0 0x4ef1 3 0 1
	ENABLE 0 0
	ACK 1 1
	RESERVED 2 31
regRLC_RLCS_IMU_RAM_ADDR_0_LSB 0 0x4eee 1 0 1
	DATA 0 31
regRLC_RLCS_IMU_RAM_ADDR_0_MSB 0 0x4eef 2 0 1
	DATA 0 15
	RESERVED 16 31
regRLC_RLCS_IMU_RAM_ADDR_1_LSB 0 0x4eeb 1 0 1
	DATA 0 31
regRLC_RLCS_IMU_RAM_ADDR_1_MSB 0 0x4eec 2 0 1
	DATA 0 15
	RESERVED 16 31
regRLC_RLCS_IMU_RAM_CNTL 0 0x4ef0 3 0 1
	REQTOG 0 0
	ACKTOG 1 1
	RESERVED 2 31
regRLC_RLCS_IMU_RAM_DATA_0 0 0x4eed 1 0 1
	DATA 0 31
regRLC_RLCS_IMU_RAM_DATA_1 0 0x4eea 1 0 1
	DATA 0 31
regRLC_RLCS_IMU_RLC_MSG_CNTL 0 0x4ee1 3 0 1
	DONETOG 0 0
	CHGTOG 1 1
	RESERVED 2 31
regRLC_RLCS_IMU_RLC_MSG_CONTROL 0 0x4ee0 1 0 1
	DATA 0 31
regRLC_RLCS_IMU_RLC_MSG_DATA0 0 0x4edb 1 0 1
	DATA 0 31
regRLC_RLCS_IMU_RLC_MSG_DATA1 0 0x4edc 1 0 1
	DATA 0 31
regRLC_RLCS_IMU_RLC_MSG_DATA2 0 0x4edd 1 0 1
	DATA 0 31
regRLC_RLCS_IMU_RLC_MSG_DATA3 0 0x4ede 1 0 1
	DATA 0 31
regRLC_RLCS_IMU_RLC_MSG_DATA4 0 0x4edf 1 0 1
	DATA 0 31
regRLC_RLCS_IMU_RLC_MUTEX_CNTL 0 0x4ee7 3 0 1
	REQ 0 0
	ACQUIRE 1 1
	RESERVED 2 31
regRLC_RLCS_IMU_RLC_STATUS 0 0x4ee8 5 0 1
	ALLOW_GFXOFF 0 0
	ALLOW_FA_DCS 1 1
	RESERVED_14_2 2 14
	DISABLE_GFXCLK_DS 15 15
	RESERVED 16 31
regRLC_RLCS_IMU_RLC_TELEMETRY_DATA_0 0 0x4ee5 2 0 1
	CURRENT 0 15
	VOLTAGE 16 31
regRLC_RLCS_IMU_RLC_TELEMETRY_DATA_1 0 0x4ee6 2 0 1
	TEMPERATURE1 0 15
	RESERVED 16 31
regRLC_RLCS_IMU_VIDCHG_CNTL 0 0x4ecd 5 0 1
	REQ 0 0
	DATA 1 9
	PSIEN 10 10
	ACK 11 11
	RESERVED 12 31
regRLC_RLCS_IOV_CMD_STATUS 0 0x4e6e 1 0 1
	DATA 0 31
regRLC_RLCS_IOV_CNTX_LOC_SIZE 0 0x4e6f 2 0 1
	DATA 0 7
	RESERVED 8 31
regRLC_RLCS_IOV_SCH_BLOCK 0 0x4e70 1 0 1
	DATA 0 31
regRLC_RLCS_IOV_VM_BUSY_STATUS 0 0x4e71 1 0 1
	DATA 0 31
regRLC_RLCS_KMD_LOG_CNTL1 0 0x4ecf 1 0 1
	DATA 0 31
regRLC_RLCS_KMD_LOG_CNTL2 0 0x4ed0 1 0 1
	DATA 0 31
regRLC_RLCS_PERFMON_CLK_CNTL_UCODE 0 0x4ed9 1 0 1
	PERFMON_CLOCK_STATE 0 0
regRLC_RLCS_PG_CHANGE_READ 0 0x4e75 4 0 1
	RESERVED 0 0
	PG_REG_CHANGED 1 1
	DYN_PG_STATUS_CHANGED 2 2
	DYN_PG_REQ_CHANGED 3 3
regRLC_RLCS_PG_CHANGE_STATUS 0 0x4e74 5 0 1
	PG_CNTL_CHANGED 0 0
	PG_REG_CHANGED 1 1
	DYN_PG_STATUS_CHANGED 2 2
	DYN_PG_REQ_CHANGED 3 3
	RESERVED 4 31
regRLC_RLCS_PMM_CGCG_CNTL 0 0x4ef7 3 0 1
	VALID 0 0
	CLEAN 1 1
	RESERVED 2 31
regRLC_RLCS_POWER_BRAKE_CNTL 0 0x4e83 5 0 1
	POWER_BRAKE 0 0
	INT_CLEAR 1 1
	MAX_HYSTERESIS 2 9
	HYSTERESIS_CNT 10 17
	RESERVED 18 31
regRLC_RLCS_POWER_BRAKE_CNTL_TH1 0 0x4e84 5 0 1
	POWER_BRAKE 0 0
	INT_CLEAR 1 1
	MAX_HYSTERESIS 2 9
	HYSTERESIS_CNT 10 17
	RESERVED 18 31
regRLC_RLCS_RLC_IMU_MSG_CNTL 0 0x4ee4 3 0 1
	CHGTOG 0 0
	DONETOG 1 1
	RESERVED 2 31
regRLC_RLCS_RLC_IMU_MSG_CONTROL 0 0x4ee3 1 0 1
	DATA 0 31
regRLC_RLCS_RLC_IMU_MSG_DATA0 0 0x4ee2 1 0 1
	DATA 0 31
regRLC_RLCS_RLC_IMU_STATUS 0 0x4ee9 4 0 1
	PWR_DOWN_ACTIVE 0 0
	RLC_ALIVE 1 1
	RESERVED_3_2 2 3
	RESERVED 4 31
regRLC_RLCS_SDMA_INT_CNTL_1 0 0x4ef3 3 0 1
	INTERRUPT_ACK 0 0
	RESP_ID 1 1
	RESERVED 2 31
regRLC_RLCS_SDMA_INT_CNTL_2 0 0x4ef4 3 0 1
	AUTO_ACK_EN 0 0
	AUTO_ACK_ACTIVE 1 1
	RESERVED 2 31
regRLC_RLCS_SDMA_INT_INFO 0 0x4ef6 4 0 1
	REQ_IDLE_TO_FW 0 7
	REQ_BUSY_TO_FW 8 15
	INTERRUPT_ID 16 16
	RESERVED 17 31
regRLC_RLCS_SDMA_INT_STAT 0 0x4ef5 5 0 1
	REQ_IDLE_HIST 0 7
	REQ_BUSY_HIST 8 15
	LAST_SDMA_RLC_INT_ID 16 16
	SDMA_RLC_INT_PENDING 17 17
	RESERVED 18 31
regRLC_RLCS_SOC_DS_CNTL 0 0x4e68 13 0 1
	SOC_CLK_DS_ALLOW 0 0
	SOC_CLK_DS_RLC_BUSY_MASK 1 1
	SOC_CLK_DS_CP_BUSY_MASK 2 2
	SOC_CLK_DS_GFX_PWR_STALLED_MASK 6 6
	SOC_CLK_DS_NON3D_PWR_STALLED_MASK 7 7
	SOC_CLK_DS_SDMA_0_BUSY_MASK 16 16
	SOC_CLK_DS_SDMA_1_BUSY_MASK 17 17
	SOC_CLK_DS_SDMA_2_BUSY_MASK 18 18
	SOC_CLK_DS_SDMA_3_BUSY_MASK 19 19
	SOC_CLK_DS_SDMA_4_BUSY_MASK 20 20
	SOC_CLK_DS_SDMA_5_BUSY_MASK 21 21
	SOC_CLK_DS_SDMA_6_BUSY_MASK 22 22
	SOC_CLK_DS_SDMA_7_BUSY_MASK 23 23
regRLC_RLCS_SPM_INT_CTRL 0 0x4e7e 2 0 1
	INTERRUPT_ACK 0 0
	RESERVED 1 31
regRLC_RLCS_SPM_INT_INFO_1 0 0x4e7f 1 0 1
	INTERRUPT_INFO_1 0 31
regRLC_RLCS_SPM_INT_INFO_2 0 0x4e80 3 0 1
	INTERRUPT_INFO_2 0 15
	INTERRUPT_ID 16 24
	RESERVED 25 31
regRLC_RLCS_SPM_SQTT_MODE 0 0x4ec9 1 0 1
	MODE 0 0
regRLC_RLCS_SRM_SRCID_CNTL 0 0x4ed3 1 0 1
	SRCID 0 2
regRLC_RLCS_UTCL2_CNTL 0 0x4eda 7 0 1
	MTYPE_NO_PTE_MODE 0 0
	GPA_OVERRIDE 1 1
	VF_OVERRIDE 2 2
	GPA_OVERRIDE_VALUE 3 4
	VF_OVERRIDE_VALUE 5 5
	IGNORE_PTE_PERMISSION 6 6
	RESERVED 7 31
regRLC_RLCS_WGP_READ 0 0x4e79 4 0 1
	CS_WORK_ACTIVE 0 0
	STATIC_WGP_STATUS_CHANGED 1 1
	DYMANIC_WGP_STATUS_CHANGED 2 2
	RESERVED 3 31
regRLC_RLCS_WGP_STATUS 0 0x4e78 5 0 1
	CS_WORK_ACTIVE 0 0
	STATIC_WGP_STATUS_CHANGED 1 1
	DYMANIC_WGP_STATUS_CHANGED 2 2
	STATIC_PERWGP_PD_INCOMPLETE 3 3
	RESERVED 4 31
regRLC_RLCV_COMMAND 0 0x4e04 2 0 1
	CMD 0 3
	RESERVED 4 31
regRLC_RLCV_DOORBELL_0_DATA_HI 0 0x4cf4 1 0 1
	DATA 0 31
regRLC_RLCV_DOORBELL_0_DATA_LO 0 0x4cf3 1 0 1
	DATA 0 31
regRLC_RLCV_DOORBELL_1_DATA_HI 0 0x4cf6 1 0 1
	DATA 0 31
regRLC_RLCV_DOORBELL_1_DATA_LO 0 0x4cf5 1 0 1
	DATA 0 31
regRLC_RLCV_DOORBELL_2_DATA_HI 0 0x4cf8 1 0 1
	DATA 0 31
regRLC_RLCV_DOORBELL_2_DATA_LO 0 0x4cf7 1 0 1
	DATA 0 31
regRLC_RLCV_DOORBELL_3_DATA_HI 0 0x4cfa 1 0 1
	DATA 0 31
regRLC_RLCV_DOORBELL_3_DATA_LO 0 0x4cf9 1 0 1
	DATA 0 31
regRLC_RLCV_DOORBELL_CNTL 0 0x4cf1 6 0 1
	DOORBELL_0_MODE 0 1
	DOORBELL_1_MODE 2 3
	DOORBELL_2_MODE 4 5
	DOORBELL_3_MODE 6 7
	DOORBELL_ID 16 20
	DOORBELL_ID_EN 21 21
regRLC_RLCV_DOORBELL_RANGE 0 0x4cf0 4 0 1
	LOWER_ADDR_RESERVED 0 1
	LOWER_ADDR 2 11
	UPPER_ADDR_RESERVED 16 17
	UPPER_ADDR 18 27
regRLC_RLCV_DOORBELL_STAT 0 0x4cf2 4 0 1
	DOORBELL_0_VALID 0 0
	DOORBELL_1_VALID 1 1
	DOORBELL_2_VALID 2 2
	DOORBELL_3_VALID 3 3
regRLC_RLCV_IRAM_ADDR 0 0x5b66 1 0 1
	ADDR 0 31
regRLC_RLCV_IRAM_DATA 0 0x5b67 1 0 1
	DATA 0 31
regRLC_RLCV_SAFE_MODE 0 0x4e02 5 0 1
	CMD 0 0
	MESSAGE 1 4
	RESERVED1 5 7
	RESPONSE 8 11
	RESERVED 12 31
regRLC_RLCV_SPARE_INT 0 0x4d00 2 0 1
	INTERRUPT 0 0
	RESERVED 1 31
regRLC_RLCV_SPARE_INT_1 0 0x992 2 0 1
	INTERRUPT 0 0
	RESERVED 1 31
regRLC_RLCV_TIMER_CTRL 0 0x5b27 7 0 1
	TIMER_0_EN 0 0
	TIMER_1_EN 1 1
	TIMER_0_AUTO_REARM 2 2
	TIMER_1_AUTO_REARM 3 3
	TIMER_0_INT_CLEAR 4 4
	TIMER_1_INT_CLEAR 5 5
	RESERVED 6 31
regRLC_RLCV_TIMER_INT_0 0 0x5b25 1 0 1
	TIMER 0 31
regRLC_RLCV_TIMER_INT_1 0 0x5b26 1 0 1
	TIMER 0 31
regRLC_RLCV_TIMER_STAT 0 0x5b28 7 0 1
	TIMER_0_STAT 0 0
	TIMER_1_STAT 1 1
	RESERVED 2 7
	TIMER_0_ENABLE_SYNC 8 8
	TIMER_1_ENABLE_SYNC 9 9
	TIMER_0_AUTO_REARM_SYNC 10 10
	TIMER_1_AUTO_REARM_SYNC 11 11
regRLC_SAFE_MODE 0 0x980 5 0 1
	CMD 0 0
	MESSAGE 1 4
	RESERVED1 5 7
	RESPONSE 8 11
	RESERVED 12 31
regRLC_SDMA0_BUSY_STATUS 0 0x5b1c 1 0 1
	BUSY_STATUS 0 31
regRLC_SDMA0_STATUS 0 0x5b18 1 0 1
	STATUS 0 31
regRLC_SDMA1_BUSY_STATUS 0 0x5b1d 1 0 1
	BUSY_STATUS 0 31
regRLC_SDMA1_STATUS 0 0x5b19 1 0 1
	STATUS 0 31
regRLC_SDMA2_BUSY_STATUS 0 0x5b1e 1 0 1
	BUSY_STATUS 0 31
regRLC_SDMA2_STATUS 0 0x5b1a 1 0 1
	STATUS 0 31
regRLC_SDMA3_BUSY_STATUS 0 0x5b1f 1 0 1
	BUSY_STATUS 0 31
regRLC_SDMA3_STATUS 0 0x5b1b 1 0 1
	STATUS 0 31
regRLC_SEMAPHORE_0 0 0x4cc7 2 0 1
	CLIENT_ID 0 4
	RESERVED 5 31
regRLC_SEMAPHORE_1 0 0x4cc8 2 0 1
	CLIENT_ID 0 4
	RESERVED 5 31
regRLC_SEMAPHORE_2 0 0x4cc9 2 0 1
	CLIENT_ID 0 4
	RESERVED 5 31
regRLC_SEMAPHORE_3 0 0x4cca 2 0 1
	CLIENT_ID 0 4
	RESERVED 5 31
regRLC_SERDES_BUSY 0 0x4c61 14 0 1
	GC_CENTER_HUB_0 0 0
	GC_CENTER_HUB_1 1 1
	RESERVED 2 15
	GC_SE_0 16 16
	GC_SE_1 17 17
	GC_SE_2 18 18
	GC_SE_3 19 19
	GC_SE_4 20 20
	GC_SE_5 21 21
	GC_SE_6 22 22
	GC_SE_7 23 23
	RESERVED_29_24 24 29
	RD_FIFO_NOT_EMPTY 30 30
	RD_PENDING 31 31
regRLC_SERDES_CTRL 0 0x4c5f 5 0 1
	BPM_BROADCAST 0 0
	BPM_REG_WRITE 1 1
	BPM_LONG_CMD 2 2
	BPM_ADDR 3 15
	REG_ADDR 16 23
regRLC_SERDES_DATA 0 0x4c60 1 0 1
	DATA 0 31
regRLC_SERDES_MASK 0 0x4c5e 12 0 1
	GC_CENTER_HUB_0 0 0
	GC_CENTER_HUB_1 1 1
	RESERVED 2 15
	GC_SE_0 16 16
	GC_SE_1 17 17
	GC_SE_2 18 18
	GC_SE_3 19 19
	GC_SE_4 20 20
	GC_SE_5 21 21
	GC_SE_6 22 22
	GC_SE_7 23 23
	RESERVED_31_24 24 31
regRLC_SERDES_RD_DATA_0 0 0x4c5a 1 0 1
	DATA 0 31
regRLC_SERDES_RD_DATA_1 0 0x4c5b 1 0 1
	DATA 0 31
regRLC_SERDES_RD_DATA_2 0 0x4c5c 1 0 1
	DATA 0 31
regRLC_SERDES_RD_DATA_3 0 0x4c5d 1 0 1
	DATA 0 31
regRLC_SERDES_RD_INDEX 0 0x4c59 2 0 1
	DATA_REG_ID 0 1
	SPARE 2 31
regRLC_SMU_ARGUMENT_1 0 0x4e0b 1 0 1
	ARG 0 31
regRLC_SMU_ARGUMENT_2 0 0x4e0c 1 0 1
	ARG 0 31
regRLC_SMU_ARGUMENT_3 0 0x4e0d 1 0 1
	ARG 0 31
regRLC_SMU_ARGUMENT_4 0 0x4e0e 1 0 1
	ARG 0 31
regRLC_SMU_ARGUMENT_5 0 0x4e0f 1 0 1
	ARG 0 31
regRLC_SMU_CLK_REQ 0 0x4d08 1 0 1
	VALID 0 0
regRLC_SMU_COMMAND 0 0x4e0a 1 0 1
	CMD 0 31
regRLC_SMU_MESSAGE 0 0x4e05 1 0 1
	CMD 0 31
regRLC_SMU_MESSAGE_1 0 0x4e06 1 0 1
	CMD 0 31
regRLC_SMU_MESSAGE_2 0 0x4e07 1 0 1
	CMD 0 31
regRLC_SMU_SAFE_MODE 0 0x4e03 5 0 1
	CMD 0 0
	MESSAGE 1 4
	RESERVED1 5 7
	RESPONSE 8 11
	RESERVED 12 31
regRLC_SPARE 0 0x4d0b 1 0 1
	SPARE 0 31
regRLC_SPARE_INT_0 0 0x98d 3 0 1
	DATA 0 29
	PROCESSING 30 30
	COMPLETE 31 31
regRLC_SPARE_INT_1 0 0x98e 3 0 1
	DATA 0 29
	PROCESSING 30 30
	COMPLETE 31 31
regRLC_SPARE_INT_2 0 0x98f 3 0 1
	DATA 0 29
	PROCESSING 30 30
	COMPLETE 31 31
regRLC_SPM_ACCUM_CTRL 0 0x3c9a 9 0 1
	StrobeResetPerfMonitors 0 0
	StrobeStartAccumulation 1 1
	StrobeRearmAccum 2 2
	StrobeResetSpmBlock 3 3
	StrobeStartSpm 4 7
	StrobeRearmSwaAccum 8 8
	StrobeStartSwa 9 9
	StrobePerfmonSampleWires 10 10
	RESERVED 11 31
regRLC_SPM_ACCUM_CTRLRAM_ADDR 0 0x3c96 2 0 1
	addr 0 10
	RESERVED 11 31
regRLC_SPM_ACCUM_CTRLRAM_ADDR_OFFSET 0 0x3c98 4 0 1
	global_offset 0 7
	spmwithaccum_se_offset 8 15
	spmwithaccum_global_offset 16 23
	RESERVED 24 31
regRLC_SPM_ACCUM_CTRLRAM_DATA 0 0x3c97 2 0 1
	data 0 7
	RESERVED 8 31
regRLC_SPM_ACCUM_DATARAM_32BITCNTRS_REGIONS 0 0x3c9f 3 0 1
	spp_addr_region 0 7
	swa_addr_region 8 15
	RESERVED 16 31
regRLC_SPM_ACCUM_DATARAM_ADDR 0 0x3c92 2 0 1
	addr 0 6
	RESERVED 7 31
regRLC_SPM_ACCUM_DATARAM_DATA 0 0x3c93 1 0 1
	data 0 31
regRLC_SPM_ACCUM_DATARAM_WRCOUNT 0 0x3c9e 2 0 1
	DataRamWrCount 0 18
	RESERVED 19 31
regRLC_SPM_ACCUM_MODE 0 0x3c9b 16 0 1
	EnableAccum 0 0
	EnableSpmWithAccumMode 1 1
	EnableSPPMode 2 2
	AutoResetPerfmonDisable 3 3
	AutoAccumEn 5 5
	SwaAutoAccumEn 6 6
	AutoSpmEn 7 7
	SwaAutoSpmEn 8 8
	Globals_LoadOverride 9 9
	Globals_SwaLoadOverride 10 10
	SE0_LoadOverride 11 11
	SE0_SwaLoadOverride 12 12
	SE1_LoadOverride 13 13
	SE1_SwaLoadOverride 14 14
	SE2_LoadOverride 15 15
	SE2_SwaLoadOverride 16 16
regRLC_SPM_ACCUM_SAMPLES_REQUESTED 0 0x3c9d 1 0 1
	SamplesRequested 0 7
regRLC_SPM_ACCUM_STATUS 0 0x3c99 18 0 1
	NumbSamplesCompleted 0 7
	AccumDone 8 8
	SpmDone 9 9
	AccumOverflow 10 10
	AccumArmed 11 11
	SequenceInProgress 12 12
	FinalSequenceInProgress 13 13
	AllFifosEmpty 14 14
	FSMIsIdle 15 15
	SwaAccumDone 16 16
	SwaSpmDone 17 17
	SwaAccumOverflow 18 18
	SwaAccumArmed 19 19
	AllSegsDone 20 20
	RearmSwaPending 21 21
	RearmSppPending 22 22
	MultiSampleAborted 23 23
	RESERVED 24 31
regRLC_SPM_ACCUM_SWA_DATARAM_ADDR 0 0x3c94 2 0 1
	addr 0 6
	RESERVED 7 31
regRLC_SPM_ACCUM_SWA_DATARAM_DATA 0 0x3c95 1 0 1
	data 0 31
regRLC_SPM_ACCUM_THRESHOLD 0 0x3c9c 1 0 1
	Threshold 0 15
regRLC_SPM_GFXCLOCK_HIGHCOUNT 0 0x3ca5 1 0 1
	GFXCLOCK_HIGHCOUNT 0 31
regRLC_SPM_GFXCLOCK_LOWCOUNT 0 0x3ca4 1 0 1
	GFXCLOCK_LOWCOUNT 0 31
regRLC_SPM_GLOBAL_DELAY_IND_ADDR 0 0x4d64 1 0 1
	ADDR 0 11
regRLC_SPM_GLOBAL_DELAY_IND_DATA 0 0x4d65 1 0 1
	DATA 0 5
regRLC_SPM_GLOBAL_MUXSEL_ADDR 0 0x3c88 1 0 1
	ADDR 0 11
regRLC_SPM_GLOBAL_MUXSEL_DATA 0 0x3c89 2 0 1
	SEL0 0 15
	SEL1 16 31
regRLC_SPM_INT_CNTL 0 0x983 2 0 1
	RLC_SPM_INT_CNTL 0 0
	RESERVED 1 31
regRLC_SPM_INT_INFO_1 0 0x985 1 0 1
	INTERRUPT_INFO_1 0 31
regRLC_SPM_INT_INFO_2 0 0x986 3 0 1
	INTERRUPT_INFO_2 0 15
	INTERRUPT_ID 16 23
	RESERVED 24 31
regRLC_SPM_INT_STATUS 0 0x984 2 0 1
	RLC_SPM_INT_STATUS 0 0
	RESERVED 1 31
regRLC_SPM_MC_CNTL 0 0x982 14 0 1
	RLC_SPM_VMID 0 3
	RLC_SPM_POLICY 4 5
	RLC_SPM_PERF_CNTR 6 6
	RLC_SPM_FED 7 7
	RLC_SPM_MTYPE_OVER 8 8
	RLC_SPM_MTYPE 9 11
	RLC_SPM_BC 12 12
	RLC_SPM_RO 13 13
	RLC_SPM_VOL 14 14
	RLC_SPM_NOFILL 15 15
	RESERVED_3 16 17
	RLC_SPM_LLC_NOALLOC 18 18
	RLC_SPM_LLC_NOALLOC_OVER 19 19
	RESERVED 20 31
regRLC_SPM_MODE 0 0x3cad 1 0 1
	MODE 0 0
regRLC_SPM_PAUSE 0 0x3ca2 2 0 1
	PAUSE 0 0
	PAUSED 1 1
regRLC_SPM_PERFMON_CNTL 0 0x3c80 5 0 1
	RESERVED1 0 11
	PERFMON_RING_MODE 12 13
	DISABLE_GFXCLOCK_COUNT 14 14
	RESERVED 15 15
	PERFMON_SAMPLE_INTERVAL 16 31
regRLC_SPM_PERFMON_RING_BASE_HI 0 0x3c82 2 0 1
	RING_BASE_HI 0 15
	RESERVED 16 31
regRLC_SPM_PERFMON_RING_BASE_LO 0 0x3c81 1 0 1
	RING_BASE_LO 0 31
regRLC_SPM_PERFMON_RING_SIZE 0 0x3c83 1 0 1
	RING_BASE_SIZE 0 31
regRLC_SPM_PERFMON_SEGMENT_SIZE 0 0x3c87 3 0 1
	TOTAL_NUM_SEGMENT 0 15
	GLOBAL_NUM_SEGMENT 16 23
	SE_NUM_SEGMENT 24 31
regRLC_SPM_RING_RDPTR 0 0x3c85 1 0 1
	PERFMON_RING_RDPTR 0 31
regRLC_SPM_RING_WRPTR 0 0x3c84 2 0 1
	RESERVED 0 4
	PERFMON_RING_WRPTR 5 31
regRLC_SPM_RSPM_CMD 0 0x3cb8 1 0 1
	CMD 0 3
regRLC_SPM_RSPM_CMD_ACK 0 0x3cb9 9 0 1
	SE0_ACK 0 0
	SE1_ACK 1 1
	SE2_ACK 2 2
	SE3_ACK 3 3
	SE4_ACK 4 4
	SE5_ACK 5 5
	SE6_ACK 6 6
	SE7_ACK 7 7
	SPM_ACK 8 8
regRLC_SPM_RSPM_REQ_DATA_HI 0 0x3caf 1 0 1
	DATA 0 11
regRLC_SPM_RSPM_REQ_DATA_LO 0 0x3cae 1 0 1
	DATA 0 31
regRLC_SPM_RSPM_REQ_OP 0 0x3cb0 1 0 1
	OP 0 3
regRLC_SPM_RSPM_RET_DATA 0 0x3cb1 1 0 1
	DATA 0 31
regRLC_SPM_RSPM_RET_OP 0 0x3cb2 2 0 1
	OP 0 3
	VALID 8 8
regRLC_SPM_SAMPLE_CNT 0 0x981 1 0 1
	COUNT 0 31
regRLC_SPM_SEGMENT_THRESHOLD 0 0x3c86 2 0 1
	NUM_SEGMENT_THRESHOLD 0 7
	RESERVED 8 31
regRLC_SPM_SE_DELAY_IND_ADDR 0 0x4d66 1 0 1
	ADDR 0 11
regRLC_SPM_SE_DELAY_IND_DATA 0 0x4d67 1 0 1
	DATA 0 5
regRLC_SPM_SE_MUXSEL_ADDR 0 0x3c8a 1 0 1
	ADDR 0 11
regRLC_SPM_SE_MUXSEL_DATA 0 0x3c8b 2 0 1
	SEL0 0 15
	SEL1 16 31
regRLC_SPM_SE_RSPM_REQ_DATA_HI 0 0x3cb4 1 0 1
	DATA 0 11
regRLC_SPM_SE_RSPM_REQ_DATA_LO 0 0x3cb3 1 0 1
	DATA 0 31
regRLC_SPM_SE_RSPM_REQ_OP 0 0x3cb5 1 0 1
	OP 0 3
regRLC_SPM_SE_RSPM_RET_DATA 0 0x3cb6 1 0 1
	DATA 0 31
regRLC_SPM_SE_RSPM_RET_OP 0 0x3cb7 2 0 1
	OP 0 3
	VALID 8 8
regRLC_SPM_SPARE 0 0x3cbf 1 0 1
	SPARE 0 31
regRLC_SPM_STATUS 0 0x3ca3 10 0 1
	CTL_BUSY 0 0
	RSPM_REG_BUSY 1 1
	SPM_RSPM_BUSY 2 2
	SPM_RSPM_IO_BUSY 3 3
	SE_RSPM_IO_BUSY 4 11
	ACCUM_BUSY 15 15
	FSM_MASTER_STATE 16 19
	FSM_MEMORY_STATE 20 23
	CTL_REQ_STATE 24 25
	CTL_RET_STATE 26 26
regRLC_SPM_THREAD_TRACE_CTRL 0 0x4de6 1 0 1
	THREAD_TRACE_INT_EN 0 0
regRLC_SPM_UTCL1_CNTL 0 0x4cb5 7 0 1
	XNACK_REDO_TIMER_CNT 0 19
	DROP_MODE 24 24
	BYPASS 25 25
	INVALIDATE 26 26
	FRAG_LIMIT_MODE 27 27
	FORCE_SNOOP 28 28
	RESERVED 30 31
regRLC_SPM_UTCL1_ERROR_1 0 0x4cbc 3 0 1
	Translated_ReqError 0 1
	Translated_ReqErrorVmid 2 5
	Translated_ReqErrorAddr_MSB 6 9
regRLC_SPM_UTCL1_ERROR_2 0 0x4cbd 1 0 1
	Translated_ReqErrorAddr_LSB 0 31
regRLC_SPP_CAM_ADDR 0 0x4de8 1 0 1
	ADDR 0 7
regRLC_SPP_CAM_DATA 0 0x4de9 2 0 1
	DATA 0 7
	TAG 8 31
regRLC_SPP_CAM_EXT_ADDR 0 0x4dea 1 0 1
	ADDR 0 7
regRLC_SPP_CAM_EXT_DATA 0 0x4deb 2 0 1
	VALID 0 0
	LOCK 1 1
regRLC_SPP_CTRL 0 0x4d0c 4 0 1
	ENABLE 0 0
	ENABLE_PPROF 1 1
	ENABLE_PWR_OPT 2 2
	PAUSE 3 3
regRLC_SPP_GLOBAL_SH_ID 0 0x4d1a 1 0 1
	SH_ID 0 31
regRLC_SPP_GLOBAL_SH_ID_VALID 0 0x4d1b 1 0 1
	VALID 0 0
regRLC_SPP_INFLIGHT_RD_ADDR 0 0x4d12 1 0 1
	ADDR 0 4
regRLC_SPP_INFLIGHT_RD_DATA 0 0x4d13 1 0 1
	DATA 0 31
regRLC_SPP_PBB_INFO 0 0x4d23 4 0 1
	PIPE0_OVERRIDE 0 0
	PIPE0_OVERRIDE_VALID 1 1
	PIPE1_OVERRIDE 2 2
	PIPE1_OVERRIDE_VALID 3 3
regRLC_SPP_PROF_INFO_1 0 0x4d18 1 0 1
	SH_ID 0 31
regRLC_SPP_PROF_INFO_2 0 0x4d19 4 0 1
	SH_TYPE 0 3
	CAM_HIT 4 4
	CAM_LOCK 5 5
	CAM_CONFLICT 6 6
regRLC_SPP_PVT_LEVEL_MAX 0 0x4d21 1 0 1
	LEVEL 0 3
regRLC_SPP_PVT_STAT_0 0 0x4d1d 4 0 1
	LEVEL_0_COUNTER 0 7
	LEVEL_1_COUNTER 8 15
	LEVEL_2_COUNTER 16 23
	LEVEL_3_COUNTER 24 31
regRLC_SPP_PVT_STAT_1 0 0x4d1e 4 0 1
	LEVEL_4_COUNTER 0 7
	LEVEL_5_COUNTER 8 15
	LEVEL_6_COUNTER 16 23
	LEVEL_7_COUNTER 24 31
regRLC_SPP_PVT_STAT_2 0 0x4d1f 4 0 1
	LEVEL_8_COUNTER 0 7
	LEVEL_9_COUNTER 8 15
	LEVEL_10_COUNTER 16 23
	LEVEL_11_COUNTER 24 31
regRLC_SPP_PVT_STAT_3 0 0x4d20 4 0 1
	LEVEL_12_COUNTER 0 7
	LEVEL_13_COUNTER 8 15
	LEVEL_14_COUNTER 16 23
	LEVEL_15_COUNTER 24 31
regRLC_SPP_RESET 0 0x4d24 4 0 1
	SSF_RESET 0 0
	EVENT_ARB_RESET 1 1
	CAM_RESET 2 2
	PVT_RESET 3 3
regRLC_SPP_SHADER_PROFILE_EN 0 0x4d0d 17 0 1
	PS_ENABLE 0 0
	RESERVED_1 1 1
	GS_ENABLE 2 2
	HS_ENABLE 3 3
	CSG_ENABLE 4 4
	CS_ENABLE 5 5
	PS_STOP_CONDITION 6 6
	RESERVED_7 7 7
	GS_STOP_CONDITION 8 8
	HS_STOP_CONDITION 9 9
	CSG_STOP_CONDITION 10 10
	CS_STOP_CONDITION 11 11
	PS_START_CONDITION 12 12
	CS_START_CONDITION 13 13
	FORCE_MISS 14 14
	FORCE_UNLOCKED 15 15
	ENABLE_PROF_INFO_LOCK 16 16
regRLC_SPP_SSF_CAPTURE_EN 0 0x4d0e 6 0 1
	PS_ENABLE 0 0
	RESERVED_1 1 1
	GS_ENABLE 2 2
	HS_ENABLE 3 3
	CSG_ENABLE 4 4
	CS_ENABLE 5 5
regRLC_SPP_SSF_THRESHOLD_0 0 0x4d0f 2 0 1
	PS_THRESHOLD 0 15
	RESERVED 16 31
regRLC_SPP_SSF_THRESHOLD_1 0 0x4d10 2 0 1
	GS_THRESHOLD 0 15
	HS_THRESHOLD 16 31
regRLC_SPP_SSF_THRESHOLD_2 0 0x4d11 2 0 1
	CSG_THRESHOLD 0 15
	CS_THRESHOLD 16 31
regRLC_SPP_STALL_STATE_UPDATE 0 0x4d22 2 0 1
	STALL 0 0
	ENABLE 1 1
regRLC_SPP_STATUS 0 0x4d1c 4 0 1
	RESERVED_0 0 0
	SSF_BUSY 1 1
	EVENT_ARB_BUSY 2 2
	SPP_BUSY 31 31
regRLC_SRM_ARAM_ADDR 0 0x5b73 2 0 1
	ADDR 0 12
	RESERVED 13 31
regRLC_SRM_ARAM_DATA 0 0x5b74 1 0 1
	DATA 0 31
regRLC_SRM_CNTL 0 0x4c80 3 0 1
	SRM_ENABLE 0 0
	AUTO_INCR_ADDR 1 1
	RESERVED 2 31
regRLC_SRM_DRAM_ADDR 0 0x5b71 2 0 1
	ADDR 0 12
	RESERVED 13 31
regRLC_SRM_DRAM_DATA 0 0x5b72 1 0 1
	DATA 0 31
regRLC_SRM_GPM_ABORT 0 0x4e09 2 0 1
	ABORT 0 0
	RESERVED 1 31
regRLC_SRM_GPM_COMMAND 0 0x4e08 6 0 1
	OP 0 0
	INDEX_CNTL 1 1
	INDEX_CNTL_NUM 2 4
	SIZE 5 17
	START_OFFSET 18 30
	DEST_MEMORY 31 31
regRLC_SRM_GPM_COMMAND_STATUS 0 0x4c88 3 0 1
	FIFO_EMPTY 0 0
	FIFO_FULL 1 1
	RESERVED 2 31
regRLC_SRM_INDEX_CNTL_ADDR_0 0 0x4c8b 1 0 1
	ADDRESS 0 17
regRLC_SRM_INDEX_CNTL_ADDR_1 0 0x4c8c 1 0 1
	ADDRESS 0 17
regRLC_SRM_INDEX_CNTL_ADDR_2 0 0x4c8d 1 0 1
	ADDRESS 0 17
regRLC_SRM_INDEX_CNTL_ADDR_3 0 0x4c8e 1 0 1
	ADDRESS 0 17
regRLC_SRM_INDEX_CNTL_ADDR_4 0 0x4c8f 1 0 1
	ADDRESS 0 17
regRLC_SRM_INDEX_CNTL_ADDR_5 0 0x4c90 1 0 1
	ADDRESS 0 17
regRLC_SRM_INDEX_CNTL_ADDR_6 0 0x4c91 1 0 1
	ADDRESS 0 17
regRLC_SRM_INDEX_CNTL_ADDR_7 0 0x4c92 1 0 1
	ADDRESS 0 17
regRLC_SRM_INDEX_CNTL_DATA_0 0 0x4c93 1 0 1
	DATA 0 31
regRLC_SRM_INDEX_CNTL_DATA_1 0 0x4c94 1 0 1
	DATA 0 31
regRLC_SRM_INDEX_CNTL_DATA_2 0 0x4c95 1 0 1
	DATA 0 31
regRLC_SRM_INDEX_CNTL_DATA_3 0 0x4c96 1 0 1
	DATA 0 31
regRLC_SRM_INDEX_CNTL_DATA_4 0 0x4c97 1 0 1
	DATA 0 31
regRLC_SRM_INDEX_CNTL_DATA_5 0 0x4c98 1 0 1
	DATA 0 31
regRLC_SRM_INDEX_CNTL_DATA_6 0 0x4c99 1 0 1
	DATA 0 31
regRLC_SRM_INDEX_CNTL_DATA_7 0 0x4c9a 1 0 1
	DATA 0 31
regRLC_SRM_STAT 0 0x4c9b 3 0 1
	SRM_BUSY 0 0
	SRM_BUSY_DELAY 1 1
	RESERVED 2 31
regRLC_STAT 0 0x4c04 9 0 1
	RLC_BUSY 0 0
	RLC_SRM_BUSY 1 1
	RLC_GPM_BUSY 2 2
	RLC_SPM_BUSY 3 3
	MC_BUSY 4 4
	RLC_THREAD_0_BUSY 5 5
	RLC_THREAD_1_BUSY 6 6
	RLC_THREAD_2_BUSY 7 7
	RESERVED 8 31
regRLC_STATIC_PG_STATUS 0 0x4c6e 1 0 1
	PG_STATUS_WGP_MASK 0 31
regRLC_UCODE_CNTL 0 0x4c27 1 0 1
	RLC_UCODE_FLAGS 0 31
regRLC_ULV_RESIDENCY_CNTR_CTRL 0 0x4d4b 6 0 1
	RESET 0 0
	ENABLE 1 1
	RESET_ACK 2 2
	ENABLE_ACK 3 3
	COUNTER_OVERFLOW 4 4
	RESERVED 5 31
regRLC_ULV_RESIDENCY_EVENT_CNTR 0 0x4d53 1 0 1
	DATA 0 31
regRLC_ULV_RESIDENCY_REF_CNTR 0 0x4d5b 1 0 1
	DATA 0 31
regRLC_UTCL1_STATUS 0 0x4cd4 10 0 1
	FAULT_DETECTED 0 0
	RETRY_DETECTED 1 1
	PRT_DETECTED 2 2
	RESERVED 3 7
	FAULT_UTCL1ID 8 13
	RESERVED_1 14 15
	RETRY_UTCL1ID 16 21
	RESERVED_2 22 23
	PRT_UTCL1ID 24 29
	RESERVED_3 30 31
regRLC_UTCL1_STATUS_2 0 0x4cb6 10 0 1
	GPM_TH0_UTCL1_BUSY 0 0
	GPM_TH1_UTCL1_BUSY 1 1
	GPM_TH2_UTCL1_BUSY 2 2
	SPM_UTCL1_BUSY 3 3
	RESERVED_1 4 4
	GPM_TH0_UTCL1_StallOnTrans 5 5
	GPM_TH1_UTCL1_StallOnTrans 6 6
	GPM_TH2_UTCL1_StallOnTrans 7 7
	SPM_UTCL1_StallOnTrans 8 8
	RESERVED 9 31
regRLC_WGP_STATUS 0 0x4c4e 1 0 1
	WORK_PENDING 0 31
regRLC_XT_CORE_ALT_RESET_VEC 0 0x4dd7 1 0 1
	ALT_RESET_VEC 0 31
regRLC_XT_CORE_FAULT_INFO 0 0x4dd6 1 0 1
	FAULT_INFO 0 31
regRLC_XT_CORE_INTERRUPT 0 0x4dd5 3 0 1
	EXTINT1 0 25
	EXTINT2 26 26
	NMI 27 27
regRLC_XT_CORE_RESERVED 0 0x4dd8 1 0 1
	RESERVED 0 31
regRLC_XT_CORE_STATUS 0 0x4dd4 3 0 1
	P_WAIT_MODE 0 0
	P_FATAL_ERROR 1 1
	DOUBLE_EXCEPTION_ERROR 2 2
regRLC_XT_DOORBELL_0_DATA_HI 0 0x4df9 1 0 1
	DATA 0 31
regRLC_XT_DOORBELL_0_DATA_LO 0 0x4df8 1 0 1
	DATA 0 31
regRLC_XT_DOORBELL_1_DATA_HI 0 0x4dfb 1 0 1
	DATA 0 31
regRLC_XT_DOORBELL_1_DATA_LO 0 0x4dfa 1 0 1
	DATA 0 31
regRLC_XT_DOORBELL_2_DATA_HI 0 0x4dfd 1 0 1
	DATA 0 31
regRLC_XT_DOORBELL_2_DATA_LO 0 0x4dfc 1 0 1
	DATA 0 31
regRLC_XT_DOORBELL_3_DATA_HI 0 0x4dff 1 0 1
	DATA 0 31
regRLC_XT_DOORBELL_3_DATA_LO 0 0x4dfe 1 0 1
	DATA 0 31
regRLC_XT_DOORBELL_CNTL 0 0x4df6 6 0 1
	DOORBELL_0_MODE 0 1
	DOORBELL_1_MODE 2 3
	DOORBELL_2_MODE 4 5
	DOORBELL_3_MODE 6 7
	DOORBELL_ID 16 20
	DOORBELL_ID_EN 21 21
regRLC_XT_DOORBELL_RANGE 0 0x4df5 4 0 1
	LOWER_ADDR_RESERVED 0 1
	LOWER_ADDR 2 11
	UPPER_ADDR_RESERVED 16 17
	UPPER_ADDR 18 27
regRLC_XT_DOORBELL_STAT 0 0x4df7 4 0 1
	DOORBELL_0_VALID 0 0
	DOORBELL_1_VALID 1 1
	DOORBELL_2_VALID 2 2
	DOORBELL_3_VALID 3 3
regRLC_XT_INT_VEC_CLEAR 0 0x4dda 26 0 1
	NUM_0 0 0
	NUM_1 1 1
	NUM_2 2 2
	NUM_3 3 3
	NUM_4 4 4
	NUM_5 5 5
	NUM_6 6 6
	NUM_7 7 7
	NUM_8 8 8
	NUM_9 9 9
	NUM_10 10 10
	NUM_11 11 11
	NUM_12 12 12
	NUM_13 13 13
	NUM_14 14 14
	NUM_15 15 15
	NUM_16 16 16
	NUM_17 17 17
	NUM_18 18 18
	NUM_19 19 19
	NUM_20 20 20
	NUM_21 21 21
	NUM_22 22 22
	NUM_23 23 23
	NUM_24 24 24
	NUM_25 25 25
regRLC_XT_INT_VEC_FORCE 0 0x4dd9 26 0 1
	NUM_0 0 0
	NUM_1 1 1
	NUM_2 2 2
	NUM_3 3 3
	NUM_4 4 4
	NUM_5 5 5
	NUM_6 6 6
	NUM_7 7 7
	NUM_8 8 8
	NUM_9 9 9
	NUM_10 10 10
	NUM_11 11 11
	NUM_12 12 12
	NUM_13 13 13
	NUM_14 14 14
	NUM_15 15 15
	NUM_16 16 16
	NUM_17 17 17
	NUM_18 18 18
	NUM_19 19 19
	NUM_20 20 20
	NUM_21 21 21
	NUM_22 22 22
	NUM_23 23 23
	NUM_24 24 24
	NUM_25 25 25
regRLC_XT_INT_VEC_MUX_INT_SEL 0 0x4ddc 1 0 1
	INT_SEL 0 5
regRLC_XT_INT_VEC_MUX_SEL 0 0x4ddb 1 0 1
	MUX_SEL 0 4
regRMI_CLOCK_CNTRL 0 0x1896 4 0 1
	DYN_CLK_RB0_BUSY_MASK 0 4
	DYN_CLK_CMN_BUSY_MASK 5 9
	DYN_CLK_RB0_WAKEUP_MASK 10 14
	DYN_CLK_CMN_WAKEUP_MASK 15 19
regRMI_DEMUX_CNTL 0 0x188a 6 0 1
	DEMUX_ARB0_MODE_OVERRIDE_EN 2 2
	DEMUX_ARB0_STALL_TIMER_START_VALUE 6 13
	DEMUX_ARB0_MODE 14 15
	DEMUX_ARB1_MODE_OVERRIDE_EN 18 18
	DEMUX_ARB1_STALL_TIMER_START_VALUE 22 29
	DEMUX_ARB1_MODE 30 31
regRMI_GENERAL_CNTL 0 0x1880 4 0 1
	BURST_DISABLE 0 0
	VMID_BYPASS_ENABLE 1 16
	RB0_HARVEST_EN 19 19
	LOOPBACK_DIS_BY_REQ_TYPE 21 24
regRMI_GENERAL_CNTL1 0 0x1881 10 0 1
	EARLY_WRACK_ENABLE_PER_MTYPE 0 3
	TCIW0_64B_RD_STALL_MODE 4 5
	TCIW1_64B_RD_STALL_MODE 6 7
	EARLY_WRACK_DISABLE_FOR_LOOPBACK 8 8
	POLICY_OVERRIDE_VALUE 9 10
	POLICY_OVERRIDE 11 11
	ARBITER_ADDRESS_CHANGE_ENABLE 14 14
	LAST_OF_BURST_INSERTION_DISABLE 15 15
	TCIW0_PRODUCER_CREDITS 16 21
	TCIW1_PRODUCER_CREDITS 22 27
regRMI_GENERAL_STATUS 0 0x1882 23 0 1
	GENERAL_RMI_ERRORS_COMBINED 0 0
	SKID_FIFO_0_OVERFLOW_ERROR 1 1
	SKID_FIFO_0_UNDERFLOW_ERROR 2 2
	SKID_FIFO_1_OVERFLOW_ERROR 3 3
	SKID_FIFO_1_UNDERFLOW_ERROR 4 4
	RMI_XBAR_BUSY 5 5
	RESERVED_BIT_6 6 6
	RMI_SCOREBOARD_BUSY 7 7
	TCIW0_PRT_FIFO_BUSY 8 8
	TCIW_FRMTR0_BUSY 9 9
	TCIW_RTN_FRMTR0_BUSY 10 10
	WRREQ_CONSUMER_FIFO_0_BUSY 11 11
	RDREQ_CONSUMER_FIFO_0_BUSY 12 12
	TCIW1_PRT_FIFO_BUSY 13 13
	TCIW_FRMTR1_BUSY 14 14
	TCIW_RTN_FRMTR1_BUSY 15 15
	RESERVED_BIT_18 18 18
	RESERVED_BIT_19 19 19
	RESERVED_BIT_20 20 20
	RESERVED_BITS_28_21 21 28
	RESERVED_BIT_29 29 29
	RESERVED_BIT_30 30 30
	SKID_FIFO_FREESPACE_IS_ZERO_ERROR 31 31
regRMI_PERFCOUNTER0_HI 0 0x34c1 1 0 1
	PERFCOUNTER_HI 0 31
regRMI_PERFCOUNTER0_LO 0 0x34c0 1 0 1
	PERFCOUNTER_LO 0 31
regRMI_PERFCOUNTER0_SELECT 0 0x3d00 5 0 1
	PERF_SEL 0 9
	PERF_SEL1 10 19
	CNTR_MODE 20 23
	PERF_MODE1 24 27
	PERF_MODE 28 31
regRMI_PERFCOUNTER0_SELECT1 0 0x3d01 4 0 1
	PERF_SEL2 0 9
	PERF_SEL3 10 19
	PERF_MODE3 24 27
	PERF_MODE2 28 31
regRMI_PERFCOUNTER1_HI 0 0x34c3 1 0 1
	PERFCOUNTER_HI 0 31
regRMI_PERFCOUNTER1_LO 0 0x34c2 1 0 1
	PERFCOUNTER_LO 0 31
regRMI_PERFCOUNTER1_SELECT 0 0x3d02 2 0 1
	PERF_SEL 0 9
	PERF_MODE 28 31
regRMI_PERFCOUNTER2_HI 0 0x34c5 1 0 1
	PERFCOUNTER_HI 0 31
regRMI_PERFCOUNTER2_LO 0 0x34c4 1 0 1
	PERFCOUNTER_LO 0 31
regRMI_PERFCOUNTER2_SELECT 0 0x3d03 5 0 1
	PERF_SEL 0 9
	PERF_SEL1 10 19
	CNTR_MODE 20 23
	PERF_MODE1 24 27
	PERF_MODE 28 31
regRMI_PERFCOUNTER2_SELECT1 0 0x3d04 4 0 1
	PERF_SEL2 0 9
	PERF_SEL3 10 19
	PERF_MODE3 24 27
	PERF_MODE2 28 31
regRMI_PERFCOUNTER3_HI 0 0x34c7 1 0 1
	PERFCOUNTER_HI 0 31
regRMI_PERFCOUNTER3_LO 0 0x34c6 1 0 1
	PERFCOUNTER_LO 0 31
regRMI_PERFCOUNTER3_SELECT 0 0x3d05 2 0 1
	PERF_SEL 0 9
	PERF_MODE 28 31
regRMI_PERF_COUNTER_CNTL 0 0x3d06 10 0 1
	TRANS_BASED_PERF_EN_SEL 0 1
	EVENT_BASED_PERF_EN_SEL 2 3
	TC_PERF_EN_SEL 4 5
	PERF_EVENT_WINDOW_MASK0 6 7
	PERF_EVENT_WINDOW_MASK1 8 9
	PERF_COUNTER_CID 10 13
	PERF_COUNTER_VMID 14 18
	PERF_COUNTER_BURST_LENGTH_THRESHOLD 19 24
	PERF_SOFT_RESET 25 25
	PERF_CNTR_SPM_SEL 26 26
regRMI_PROBE_POP_LOGIC_CNTL 0 0x1888 5 0 1
	EXT_LAT_FIFO_0_MAX_DEPTH 0 6
	XLAT_COMBINE0_DIS 7 7
	REDUCE_MAX_XLAT_CHAIN_SIZE_BY_2 8 9
	EXT_LAT_FIFO_1_MAX_DEPTH 10 16
	XLAT_COMBINE1_DIS 17 17
regRMI_RB_GLX_CID_MAP 0 0x1898 8 0 1
	CB_COLOR_MAP 0 3
	CB_FMASK_MAP 4 7
	CB_CMASK_MAP 8 11
	CB_DCC_MAP 12 15
	DB_Z_MAP 16 19
	DB_S_MAP 20 23
	DB_TILE_MAP 24 27
	DB_ZPCPSD_MAP 28 31
regRMI_SCOREBOARD_CNTL 0 0x1890 7 0 1
	COMPLETE_RB0_FLUSH 0 0
	REQ_IN_RE_EN_AFTER_FLUSH_RB0 1 1
	COMPLETE_RB1_FLUSH 2 2
	REQ_IN_RE_EN_AFTER_FLUSH_RB1 3 3
	VMID_INVAL_FLUSH_TYPE_OVERRIDE_EN 5 5
	VMID_INVAL_FLUSH_TYPE_OVERRIDE_VALUE 6 6
	FORCE_VMID_INVAL_DONE_TIMER_START_VALUE 9 20
regRMI_SCOREBOARD_STATUS0 0 0x1891 8 0 1
	CURRENT_SESSION_ID 0 0
	CP_VMID_INV_IN_PROG 1 1
	CP_VMID_INV_REQ_VMID 2 17
	CP_VMID_INV_UTC_DONE 18 18
	CP_VMID_INV_DONE 19 19
	CP_VMID_INV_FLUSH_TYPE 20 20
	FORCE_VMID_INV_DONE 21 21
	COUNTER_SELECT 22 26
regRMI_SCOREBOARD_STATUS1 0 0x1892 9 0 1
	RUNNING_CNT_RB0 0 11
	RUNNING_CNT_UNDERFLOW_RB0 12 12
	RUNNING_CNT_OVERFLOW_RB0 13 13
	MULTI_VMID_INVAL_FROM_CP_DETECTED 14 14
	RUNNING_CNT_RB1 15 26
	RUNNING_CNT_UNDERFLOW_RB1 27 27
	RUNNING_CNT_OVERFLOW_RB1 28 28
	COM_FLUSH_IN_PROG_RB1 29 29
	COM_FLUSH_IN_PROG_RB0 30 30
regRMI_SCOREBOARD_STATUS2 0 0x1893 10 0 1
	SNAPSHOT_CNT_RB0 0 11
	SNAPSHOT_CNT_UNDERFLOW_RB0 12 12
	SNAPSHOT_CNT_RB1 13 24
	SNAPSHOT_CNT_UNDERFLOW_RB1 25 25
	COM_FLUSH_DONE_RB1 26 26
	COM_FLUSH_DONE_RB0 27 27
	TIME_STAMP_FLUSH_IN_PROG_RB0 28 28
	TIME_STAMP_FLUSH_IN_PROG_RB1 29 29
	TIME_STAMP_FLUSH_DONE_RB0 30 30
	TIME_STAMP_FLUSH_DONE_RB1 31 31
regRMI_SPARE 0 0x189f 16 0 1
	RMI_2_GL1_128B_READ_DISABLE 1 1
	RMI_2_GL1_REPEATER_FGCG_DISABLE 2 2
	RMI_2_RB_REPEATER_FGCG_DISABLE 3 3
	EARLY_WRITE_ACK_ENABLE_C_RW_NOA_RESOLVE_DIS 4 4
	RMI_REORDER_BYPASS_CHANNEL_DIS 5 5
	XNACK_RETURN_DATA_OVERRIDE 6 6
	SPARE_BIT_7 7 7
	NOFILL_RMI_CID_CC 8 8
	NOFILL_RMI_CID_FC 9 9
	NOFILL_RMI_CID_CM 10 10
	NOFILL_RMI_CID_DC 11 11
	NOFILL_RMI_CID_Z 12 12
	NOFILL_RMI_CID_S 13 13
	NOFILL_RMI_CID_TILE 14 14
	SPARE_BIT_15_0 15 15
	ARBITER_ADDRESS_MASK 16 31
regRMI_SPARE_1 0 0x18a0 10 0 1
	EARLY_WRACK_FIFO_DISABLE 0 0
	SPARE_BIT_9 1 1
	SPARE_BIT_10 2 2
	SPARE_BIT_11 3 3
	SPARE_BIT_12 4 4
	SPARE_BIT_13 5 5
	SPARE_BIT_14 6 6
	SPARE_BIT_15 7 7
	RMI_REORDER_DIS_BY_CID 8 15
	SPARE_BIT_16_1 16 31
regRMI_SPARE_2 0 0x18a1 3 0 1
	ERROR_ZERO_BYTE_MASK_CID 0 15
	SPARE_BIT_8_2 16 23
	SPARE_BIT_8_3 24 31
regRMI_SUBBLOCK_STATUS0 0 0x1883 7 0 1
	UTC_EXT_LAT_HID_FIFO_NUM_USED_PROBE0 0 6
	UTC_EXT_LAT_HID_FIFO_FULL_PROBE0 7 7
	UTC_EXT_LAT_HID_FIFO_EMPTY_PROBE0 8 8
	UTC_EXT_LAT_HID_FIFO_NUM_USED_PROBE1 9 15
	UTC_EXT_LAT_HID_FIFO_FULL_PROBE1 16 16
	UTC_EXT_LAT_HID_FIFO_EMPTY_PROBE1 17 17
	TCIW0_INFLIGHT_CNT 18 27
regRMI_SUBBLOCK_STATUS1 0 0x1884 3 0 1
	SKID_FIFO_0_FREE_SPACE 0 9
	SKID_FIFO_1_FREE_SPACE 10 19
	TCIW1_INFLIGHT_CNT 20 29
regRMI_SUBBLOCK_STATUS2 0 0x1885 2 0 1
	PRT_FIFO_0_NUM_USED 0 8
	PRT_FIFO_1_NUM_USED 9 17
regRMI_SUBBLOCK_STATUS3 0 0x1886 2 0 1
	SKID_FIFO_0_FREE_SPACE_TOTAL 0 9
	SKID_FIFO_1_FREE_SPACE_TOTAL 10 19
regRMI_TCIW_FORMATTER0_CNTL 0 0x188e 3 0 1
	TCIW0_MAX_ALLOWED_INFLIGHT_REQ 9 18
	RMI_IN0_REORDER_DIS 29 29
	ALL_FAULT_RET0_DATA 31 31
regRMI_TCIW_FORMATTER1_CNTL 0 0x188f 6 0 1
	WR_COMBINE1_DIS_OVERRIDE 0 0
	WR_COMBINE1_TIME_OUT_WINDOW 1 8
	TCIW1_MAX_ALLOWED_INFLIGHT_REQ 9 18
	RMI_IN1_REORDER_DIS 29 29
	WR_COMBINE1_DIS_AT_LAST_OF_BURST 30 30
	ALL_FAULT_RET1_DATA 31 31
regRMI_UTCL1_CNTL1 0 0x188b 17 0 1
	FORCE_4K_L2_RESP 0 0
	GPUVM_64K_DEF 1 1
	GPUVM_PERM_MODE 2 2
	RESP_MODE 3 4
	RESP_FAULT_MODE 5 6
	CLIENTID 7 15
	USERVM_DIS 16 16
	ENABLE_PUSH_LFIFO 17 17
	ENABLE_LFIFO_PRI_ARB 18 18
	REG_INV_VMID 19 22
	REG_INV_ALL_VMID 23 23
	REG_INV_TOGGLE 24 24
	CLIENT_INVALIDATE_ALL_VMID 25 25
	FORCE_MISS 26 26
	FORCE_IN_ORDER 27 27
	REDUCE_FIFO_DEPTH_BY_2 28 29
	REDUCE_CACHE_SIZE_BY_2 30 31
regRMI_UTCL1_CNTL2 0 0x188c 20 0 1
	UTC_SPARE 0 7
	MTYPE_OVRD_DIS 9 9
	LINE_VALID 10 10
	DIS_EDC 11 11
	GPUVM_INV_MODE 12 12
	SHOOTDOWN_OPT 13 13
	FORCE_SNOOP 14 14
	FORCE_GPUVM_INV_ACK 15 15
	UTCL1_ARB_BURST_MODE 16 17
	UTCL1_ENABLE_PERF_EVENT_RD_WR 18 18
	UTCL1_PERF_EVENT_RD_WR 19 19
	UTCL1_ENABLE_PERF_EVENT_VMID 20 20
	UTCL1_PERF_EVENT_VMID 21 24
	UTCL1_DIS_DUAL_L2_REQ 25 25
	UTCL1_FORCE_FRAG_2M_TO_64K 26 26
	PERM_MODE_OVRD 27 27
	LINE_INVALIDATE_OPT 28 28
	GPUVM_16K_DEFAULT 29 29
	FGCG_DISABLE 30 30
	RESERVED 31 31
regRMI_UTCL1_STATUS 0 0x1897 3 0 1
	FAULT_DETECTED 0 0
	RETRY_DETECTED 1 1
	PRT_DETECTED 2 2
regRMI_UTC_UNIT_CONFIG 0 0x188d 1 0 1
	TMZ_REQ_EN 0 15
regRMI_UTC_XNACK_N_MISC_CNTL 0 0x1889 4 0 1
	MASTER_XNACK_TIMER_INC 0 7
	IND_XNACK_TIMER_START_VALUE 8 11
	UTCL1_PERM_MODE 12 12
	CP_VMID_RESET_REQUEST_DISABLE 13 13
regRMI_XBAR_ARBITER_CONFIG 0 0x1894 14 0 1
	XBAR_ARB0_MODE 0 1
	XBAR_ARB0_BREAK_LOB_ON_WEIGHTEDRR 2 2
	XBAR_ARB0_STALL 3 3
	XBAR_ARB0_BREAK_LOB_ON_IDLEIN 4 4
	XBAR_ARB0_MODE_OVERRIDE_EN 5 5
	XBAR_ARB0_STALL_TIMER_OVERRIDE 6 7
	XBAR_ARB0_STALL_TIMER_START_VALUE 8 15
	XBAR_ARB1_MODE 16 17
	XBAR_ARB1_BREAK_LOB_ON_WEIGHTEDRR 18 18
	XBAR_ARB1_STALL 19 19
	XBAR_ARB1_BREAK_LOB_ON_IDLEIN 20 20
	XBAR_ARB1_MODE_OVERRIDE_EN 21 21
	XBAR_ARB1_STALL_TIMER_OVERRIDE 22 23
	XBAR_ARB1_STALL_TIMER_START_VALUE 24 31
regRMI_XBAR_ARBITER_CONFIG_1 0 0x1895 2 0 1
	XBAR_ARB_ROUND_ROBIN_WEIGHT_RB0_RD 0 7
	XBAR_ARB_ROUND_ROBIN_WEIGHT_RB0_WR 8 15
regRMI_XBAR_CONFIG 0 0x1887 7 0 1
	XBAR_MUX_CONFIG_OVERRIDE 0 1
	XBAR_MUX_CONFIG_REQ_TYPE_OVERRIDE 2 5
	XBAR_MUX_CONFIG_CB_DB_OVERRIDE 6 6
	ARBITER_DIS 7 7
	XBAR_EN_IN_REQ 8 11
	XBAR_EN_IN_REQ_OVERRIDE 12 12
	XBAR_EN_IN_RB0 13 13
regRMI_XNACK_DEBUG 0 0x189e 1 0 1
	XNACK_PER_VMID 0 15
regRTAVFS_RTAVFS_REG_ADDR 0 0x4b00 1 0 1
	RTAVFSADDR 0 9
regRTAVFS_RTAVFS_WR_DATA 0 0x4b01 1 0 1
	RTAVFSDATA 0 31
regSCRATCH_REG0 0 0x2040 1 0 1
	SCRATCH_REG0 0 31
regSCRATCH_REG1 0 0x2041 1 0 1
	SCRATCH_REG1 0 31
regSCRATCH_REG2 0 0x2042 1 0 1
	SCRATCH_REG2 0 31
regSCRATCH_REG3 0 0x2043 1 0 1
	SCRATCH_REG3 0 31
regSCRATCH_REG4 0 0x2044 1 0 1
	SCRATCH_REG4 0 31
regSCRATCH_REG5 0 0x2045 1 0 1
	SCRATCH_REG5 0 31
regSCRATCH_REG6 0 0x2046 1 0 1
	SCRATCH_REG6 0 31
regSCRATCH_REG7 0 0x2047 1 0 1
	SCRATCH_REG7 0 31
regSCRATCH_REG_ATOMIC 0 0x2048 5 0 1
	IMMED 0 23
	ID 24 26
	reserved27 27 27
	OP 28 30
	reserved31 31 31
regSCRATCH_REG_CMPSWAP_ATOMIC 0 0x2048 6 0 1
	IMMED_COMPARE 0 11
	IMMED_REPLACE 12 23
	ID 24 26
	reserved27 27 27
	OP 28 30
	reserved31 31 31
regSDMA0_ACTIVE_FCN_ID 0 0x588e 3 0 1
	VFID 0 3
	RESERVED 4 30
	VF 31 31
regSDMA0_AQL_STATUS 0 0x5f 2 0 0
	COMPLETE_SIGNAL_EMPTY 0 0
	INVALID_CMD_EMPTY 1 1
regSDMA0_ATOMIC_CNTL 0 0x39 2 0 0
	LOOP_TIMER 0 30
	ATOMIC_RTN_INT_ENABLE 31 31
regSDMA0_ATOMIC_PREOP_HI 0 0x3b 1 0 0
	DATA 0 31
regSDMA0_ATOMIC_PREOP_LO 0 0x3a 1 0 0
	DATA 0 31
regSDMA0_BA_THRESHOLD 0 0x33 2 0 0
	READ_THRES 0 9
	WRITE_THRES 16 25
regSDMA0_BROADCAST_UCODE_ADDR 0 0x5886 2 0 1
	VALUE 0 12
	THID 15 15
regSDMA0_BROADCAST_UCODE_DATA 0 0x5887 1 0 1
	VALUE 0 31
regSDMA0_CE_CTRL 0 0x7e 5 0 0
	RD_LUT_WATERMARK 0 2
	RD_LUT_DEPTH 3 4
	WR_AFIFO_WATERMARK 5 7
	CE_DCC_READ_128B_ENABLE 8 8
	RESERVED 9 31
regSDMA0_CHICKEN_BITS 0 0x1d 21 0 0
	STALL_ON_TRANS_FULL_ENABLE 1 1
	STALL_ON_NO_FREE_DATA_BUFFER_ENABLE 2 2
	BACK_COMPAT_ENABLE 3 3
	SRBM_POLL_RETRYING 5 5
	RD_BURST 6 7
	WR_BURST 8 9
	COMBINE_256B_WAIT_CYCLE 10 13
	WR_COMBINE_256B_ENABLE 14 14
	RD_COMBINE_256B_ENABLE 15 15
	COPY_OVERLAP_ENABLE 16 16
	RAW_CHECK_ENABLE 17 17
	T2L_256B_ENABLE 18 18
	SOFT_OVERRIDE_GCR_FGCG 19 19
	SOFT_OVERRIDE_GRBM_FGCG 20 20
	SOFT_OVERRIDE_CH_FGCG 21 21
	SOFT_OVERRIDE_UTCL2_INVREQ_FGCG 22 22
	SOFT_OVERRIDE_UTCL1_FGCG 23 23
	CG_STATUS_OUTPUT 24 24
	SW_FREEZE_ENABLE 25 25
	DRAM_ECC_COPY_MODE_CNTL 26 26
	RESERVED 27 31
regSDMA0_CHICKEN_BITS_2 0 0x4b 14 0 0
	F32_CMD_PROC_DELAY 0 3
	F32_SEND_POSTCODE_EN 4 4
	UCODE_BUF_DS_EN 6 6
	UCODE_SELFLOAD_THREAD_OVERLAP 7 7
	WPTR_POLL_OUTSTANDING 8 11
	RESERVED_14_12 12 14
	RESERVED_15 15 15
	RB_FIFO_WATERMARK 16 17
	IB_FIFO_WATERMARK 18 19
	RESERVED_22_20 20 22
	CH_RD_WATERMARK 23 24
	CH_WR_WATERMARK 25 29
	CH_WR_WATERMARK_LSB 30 30
	PIO_VFID_SOURCE 31 31
regSDMA0_CLOCK_GATING_STATUS 0 0x75 6 0 0
	DYN_CLK_GATE_STATUS 0 0
	CE_CLK_GATE_STATUS 2 2
	CE_BC_CLK_GATE_STATUS 3 3
	CE_NBC_CLK_GATE_STATUS 4 4
	REG_CLK_GATE_STATUS 5 5
	F32_CLK_GATE_STATUS 6 6
regSDMA0_CNTL 0 0x1c 19 0 0
	TRAP_ENABLE 0 0
	SEM_WAIT_INT_ENABLE 2 2
	DATA_SWAP_ENABLE 3 3
	FENCE_SWAP_ENABLE 4 4
	MIDCMD_PREEMPT_ENABLE 5 5
	PIO_DONE_ACK_ENABLE 6 6
	TMZ_MIDCMD_PREEMPT_ENABLE 8 8
	MIDCMD_EXPIRE_ENABLE 9 9
	CP_MES_INT_ENABLE 10 10
	PAGE_RETRY_TIMEOUT_INT_ENABLE 11 11
	PAGE_NULL_INT_ENABLE 12 12
	PAGE_FAULT_INT_ENABLE 13 13
	CH_PERFCNT_ENABLE 16 16
	MIDCMD_WORLDSWITCH_ENABLE 17 17
	DRM_RESTORE_ENABLE 19 19
	CTXEMPTY_INT_ENABLE 28 28
	FROZEN_INT_ENABLE 29 29
	IB_PREEMPT_INT_ENABLE 30 30
	RB_PREEMPT_INT_ENABLE 31 31
regSDMA0_CNTL1 0 0x27 1 0 0
	WPTR_POLL_FREQUENCY 2 15
regSDMA0_CONTEXT_REG_TYPE0 0 0x5891 20 0 1
	SDMA0_QUEUE0_RB_CNTL 0 0
	SDMA0_QUEUE0_RB_BASE 1 1
	SDMA0_QUEUE0_RB_BASE_HI 2 2
	SDMA0_QUEUE0_RB_RPTR 3 3
	SDMA0_QUEUE0_RB_RPTR_HI 4 4
	SDMA0_QUEUE0_RB_WPTR 5 5
	SDMA0_QUEUE0_RB_WPTR_HI 6 6
	RESERVED7 7 7
	SDMA0_QUEUE0_RB_RPTR_ADDR_HI 8 8
	SDMA0_QUEUE0_RB_RPTR_ADDR_LO 9 9
	SDMA0_QUEUE0_IB_CNTL 10 10
	SDMA0_QUEUE0_IB_RPTR 11 11
	SDMA0_QUEUE0_IB_OFFSET 12 12
	SDMA0_QUEUE0_IB_BASE_LO 13 13
	SDMA0_QUEUE0_IB_BASE_HI 14 14
	SDMA0_QUEUE0_IB_SIZE 15 15
	SDMA0_QUEUE0_SKIP_CNTL 16 16
	SDMA0_QUEUE0_CONTEXT_STATUS 17 17
	SDMA0_QUEUE0_DOORBELL 18 18
	RESERVED31_19 19 31
regSDMA0_CONTEXT_REG_TYPE1 0 0x5892 16 0 1
	RESERVED8_0 0 8
	SDMA0_QUEUE0_DOORBELL_LOG 9 9
	RESERVED10 10 10
	SDMA0_QUEUE0_DOORBELL_OFFSET 11 11
	SDMA0_QUEUE0_CSA_ADDR_LO 12 12
	SDMA0_QUEUE0_CSA_ADDR_HI 13 13
	SDMA0_QUEUE0_SCHEDULE_CNTL 14 14
	SDMA0_QUEUE0_IB_SUB_REMAIN 15 15
	SDMA0_QUEUE0_PREEMPT 16 16
	SDMA0_QUEUE0_DUMMY_REG 17 17
	SDMA0_QUEUE0_RB_WPTR_POLL_ADDR_HI 18 18
	SDMA0_QUEUE0_RB_WPTR_POLL_ADDR_LO 19 19
	SDMA0_QUEUE0_RB_AQL_CNTL 20 20
	SDMA0_QUEUE0_MINOR_PTR_UPDATE 21 21
	SDMA0_QUEUE0_RB_PREEMPT 22 22
	RESERVED 23 31
regSDMA0_CONTEXT_REG_TYPE2 0 0x5893 13 0 1
	SDMA0_QUEUE0_MIDCMD_DATA0 0 0
	SDMA0_QUEUE0_MIDCMD_DATA1 1 1
	SDMA0_QUEUE0_MIDCMD_DATA2 2 2
	SDMA0_QUEUE0_MIDCMD_DATA3 3 3
	SDMA0_QUEUE0_MIDCMD_DATA4 4 4
	SDMA0_QUEUE0_MIDCMD_DATA5 5 5
	SDMA0_QUEUE0_MIDCMD_DATA6 6 6
	SDMA0_QUEUE0_MIDCMD_DATA7 7 7
	SDMA0_QUEUE0_MIDCMD_DATA8 8 8
	SDMA0_QUEUE0_MIDCMD_DATA9 9 9
	SDMA0_QUEUE0_MIDCMD_DATA10 10 10
	SDMA0_QUEUE0_MIDCMD_CNTL 11 11
	RESERVED 14 31
regSDMA0_CRD_CNTL 0 0x5b 5 0 0
	DRM_CREDIT 0 6
	MC_WRREQ_CREDIT 7 12
	MC_RDREQ_CREDIT 13 18
	CH_WRREQ_CREDIT 19 24
	CH_RDREQ_CREDIT 25 30
regSDMA0_DEC_START 0 0x0 1 0 0
	START 0 31
regSDMA0_EA_DBIT_ADDR_DATA 0 0x60 1 0 0
	VALUE 0 31
regSDMA0_EA_DBIT_ADDR_INDEX 0 0x61 1 0 0
	VALUE 0 2
regSDMA0_EDC_CONFIG 0 0x32 3 0 0
	WRITE_DIS 0 0
	DIS_EDC 1 1
	ECC_INT_ENABLE 2 2
regSDMA0_EDC_COUNTER 0 0x36 17 0 0
	SDMA_UCODE_BUF_DED 0 0
	SDMA_UCODE_BUF_SEC 1 1
	SDMA_RB_CMD_BUF_SED 2 2
	SDMA_IB_CMD_BUF_SED 3 3
	SDMA_UTCL1_RD_FIFO_SED 4 4
	SDMA_UTCL1_RDBST_FIFO_SED 5 5
	SDMA_DATA_LUT_FIFO_SED 6 6
	SDMA_MBANK_DATA_BUF0_SED 7 7
	SDMA_MBANK_DATA_BUF1_SED 8 8
	SDMA_MBANK_DATA_BUF2_SED 9 9
	SDMA_MBANK_DATA_BUF3_SED 10 10
	SDMA_MBANK_DATA_BUF4_SED 11 11
	SDMA_MBANK_DATA_BUF5_SED 12 12
	SDMA_MBANK_DATA_BUF6_SED 13 13
	SDMA_MBANK_DATA_BUF7_SED 14 14
	SDMA_SPLIT_DAT_BUF_SED 15 15
	SDMA_MC_WR_ADDR_FIFO_SED 16 16
regSDMA0_EDC_COUNTER_CLEAR 0 0x37 1 0 0
	DUMMY 0 0
regSDMA0_ERROR_LOG 0 0x50 2 0 0
	OVERRIDE 0 15
	STATUS 16 31
regSDMA0_F32_CNTL 0 0x589a 10 0 1
	HALT 0 0
	DBG_SELECT_BITS 2 7
	TH0_CHECKSUM_CLR 8 8
	TH0_RESET 9 9
	TH0_ENABLE 10 10
	TH1_CHECKSUM_CLR 12 12
	TH1_RESET 13 13
	TH1_ENABLE 14 14
	TH0_PRIORITY 16 23
	TH1_PRIORITY 24 31
regSDMA0_F32_COUNTER 0 0x55 1 0 0
	VALUE 0 31
regSDMA0_F32_MISC_CNTL 0 0xb 1 0 0
	F32_WAKEUP 0 0
regSDMA0_FED_STATUS 0 0x7f 7 0 0
	RB_FETCH_ECC 0 0
	IB_FETCH_ECC 1 1
	F32_DATA_ECC 2 2
	WPTR_ATOMIC_ECC 3 3
	COPY_DATA_ECC 4 4
	COPY_METADATA_ECC 5 5
	SELFLOAD_UCODE_ECC 6 6
regSDMA0_FREEZE 0 0x2b 4 0 0
	PREEMPT 0 0
	FREEZE 4 4
	FROZEN 5 5
	F32_FREEZE 6 6
regSDMA0_GB_ADDR_CONFIG 0 0x1e 6 0 0
	NUM_PIPES 0 2
	PIPE_INTERLEAVE_SIZE 3 5
	MAX_COMPRESSED_FRAGS 6 7
	NUM_PKRS 8 10
	NUM_SHADER_ENGINES 19 20
	NUM_RB_PER_SE 26 27
regSDMA0_GB_ADDR_CONFIG_READ 0 0x1f 6 0 0
	NUM_PIPES 0 2
	PIPE_INTERLEAVE_SIZE 3 5
	MAX_COMPRESSED_FRAGS 6 7
	NUM_PKRS 8 10
	NUM_SHADER_ENGINES 19 20
	NUM_RB_PER_SE 26 27
regSDMA0_GLOBAL_QUANTUM 0 0x4f 2 0 0
	GLOBAL_FOCUS_QUANTUM 0 7
	GLOBAL_NORMAL_QUANTUM 8 15
regSDMA0_GLOBAL_TIMESTAMP_HI 0 0x10 1 0 0
	DATA 0 31
regSDMA0_GLOBAL_TIMESTAMP_LO 0 0xf 1 0 0
	DATA 0 31
regSDMA0_GPU_IOV_VIOLATION_LOG 0 0x5d 6 0 0
	VIOLATION_STATUS 0 0
	MULTIPLE_VIOLATION_STATUS 1 1
	ADDRESS 2 19
	WRITE_OPERATION 20 20
	VF 21 21
	VFID 22 25
regSDMA0_GPU_IOV_VIOLATION_LOG2 0 0x71 1 0 0
	INITIATOR_ID 0 9
regSDMA0_HASH 0 0x64 4 0 0
	CHANNEL_BITS 0 2
	BANK_BITS 4 6
	CHANNEL_XOR_COUNT 8 10
	BANK_XOR_COUNT 12 14
regSDMA0_HBM_PAGE_CONFIG 0 0x28 1 0 0
	PAGE_SIZE_EXPONENT 0 1
regSDMA0_HOLE_ADDR_HI 0 0x73 1 0 0
	VALUE 0 31
regSDMA0_HOLE_ADDR_LO 0 0x72 1 0 0
	VALUE 0 31
regSDMA0_IB_OFFSET_FETCH 0 0x23 1 0 0
	OFFSET 2 21
regSDMA0_ID 0 0x34 1 0 0
	DEVICE_ID 0 7
regSDMA0_INT_STATUS 0 0x70 1 0 0
	DATA 0 31
regSDMA0_PERFCNT_MISC_CNTL 0 0x3e23 1 0 1
	CMD_OP 0 15
regSDMA0_PERFCNT_PERFCOUNTER0_CFG 0 0x3e20 5 0 1
	PERF_SEL 0 7
	PERF_SEL_END 8 15
	PERF_MODE 24 27
	ENABLE 28 28
	CLEAR 29 29
regSDMA0_PERFCNT_PERFCOUNTER1_CFG 0 0x3e21 5 0 1
	PERF_SEL 0 7
	PERF_SEL_END 8 15
	PERF_MODE 24 27
	ENABLE 28 28
	CLEAR 29 29
regSDMA0_PERFCNT_PERFCOUNTER_HI 0 0x3661 2 0 1
	COUNTER_HI 0 15
	COMPARE_VALUE 16 31
regSDMA0_PERFCNT_PERFCOUNTER_LO 0 0x3660 1 0 1
	COUNTER_LO 0 31
regSDMA0_PERFCNT_PERFCOUNTER_RSLT_CNTL 0 0x3e22 6 0 1
	PERF_COUNTER_SELECT 0 3
	START_TRIGGER 8 15
	STOP_TRIGGER 16 23
	ENABLE_ANY 24 24
	CLEAR_ALL 25 25
	STOP_ALL_ON_SATURATE 26 26
regSDMA0_PERFCOUNTER0_HI 0 0x3663 1 0 1
	PERFCOUNTER_HI 0 31
regSDMA0_PERFCOUNTER0_LO 0 0x3662 1 0 1
	PERFCOUNTER_LO 0 31
regSDMA0_PERFCOUNTER0_SELECT 0 0x3e24 5 0 1
	PERF_SEL 0 9
	PERF_SEL1 10 19
	CNTR_MODE 20 23
	PERF_MODE1 24 27
	PERF_MODE 28 31
regSDMA0_PERFCOUNTER0_SELECT1 0 0x3e25 4 0 1
	PERF_SEL2 0 9
	PERF_SEL3 10 19
	PERF_MODE3 24 27
	PERF_MODE2 28 31
regSDMA0_PERFCOUNTER1_HI 0 0x3665 1 0 1
	PERFCOUNTER_HI 0 31
regSDMA0_PERFCOUNTER1_LO 0 0x3664 1 0 1
	PERFCOUNTER_LO 0 31
regSDMA0_PERFCOUNTER1_SELECT 0 0x3e26 5 0 1
	PERF_SEL 0 9
	PERF_SEL1 10 19
	CNTR_MODE 20 23
	PERF_MODE1 24 27
	PERF_MODE 28 31
regSDMA0_PERFCOUNTER1_SELECT1 0 0x3e27 4 0 1
	PERF_SEL2 0 9
	PERF_SEL3 10 19
	PERF_MODE3 24 27
	PERF_MODE2 28 31
regSDMA0_PHYSICAL_ADDR_HI 0 0x4e 1 0 0
	ADDR 0 15
regSDMA0_PHYSICAL_ADDR_LO 0 0x4d 4 0 0
	D_VALID 0 0
	DIRTY 1 1
	PHY_VALID 2 2
	ADDR 12 31
regSDMA0_POWER_CNTL 0 0x1a 1 0 0
	LS_ENABLE 8 8
regSDMA0_PROCESS_QUANTUM0 0 0x2c 4 0 0
	PROCESS0_QUANTUM 0 7
	PROCESS1_QUANTUM 8 15
	PROCESS2_QUANTUM 16 23
	PROCESS3_QUANTUM 24 31
regSDMA0_PROCESS_QUANTUM1 0 0x2d 4 0 0
	PROCESS4_QUANTUM 0 7
	PROCESS5_QUANTUM 8 15
	PROCESS6_QUANTUM 16 23
	PROCESS7_QUANTUM 24 31
regSDMA0_PROGRAM 0 0x24 1 0 0
	STREAM 0 31
regSDMA0_PUB_DUMMY_REG0 0 0x51 1 0 0
	VALUE 0 31
regSDMA0_PUB_DUMMY_REG1 0 0x52 1 0 0
	VALUE 0 31
regSDMA0_PUB_DUMMY_REG2 0 0x53 1 0 0
	VALUE 0 31
regSDMA0_PUB_DUMMY_REG3 0 0x54 1 0 0
	VALUE 0 31
regSDMA0_PUB_REG_TYPE0 0 0x5894 15 0 1
	SDMA0_DEC_START 0 0
	RESERVED_10_1 1 10
	SDMA0_F32_MISC_CNTL 11 11
	SDMA0_GLOBAL_TIMESTAMP_LO 15 15
	SDMA0_GLOBAL_TIMESTAMP_HI 16 16
	RESERVED22 22 22
	RESERVED23 23 23
	RESERVED24 24 24
	RESERVED25 25 25
	SDMA0_POWER_CNTL 26 26
	RESERVED27 27 27
	SDMA0_CNTL 28 28
	SDMA0_CHICKEN_BITS 29 29
	SDMA0_GB_ADDR_CONFIG 30 30
	SDMA0_GB_ADDR_CONFIG_READ 31 31
regSDMA0_PUB_REG_TYPE1 0 0x5895 32 0 1
	SDMA0_RB_RPTR_FETCH 0 0
	SDMA0_RB_RPTR_FETCH_HI 1 1
	SDMA0_SEM_WAIT_FAIL_TIMER_CNTL 2 2
	SDMA0_IB_OFFSET_FETCH 3 3
	SDMA0_PROGRAM 4 4
	SDMA0_STATUS_REG 5 5
	SDMA0_STATUS1_REG 6 6
	SDMA0_CNTL1 7 7
	SDMA0_HBM_PAGE_CONFIG 8 8
	SDMA0_UCODE_CHECKSUM 9 9
	RESERVED10 10 10
	SDMA0_FREEZE 11 11
	SDMA0_PROCESS_QUANTUM0 12 12
	SDMA0_PROCESS_QUANTUM1 13 13
	SDMA0_WATCHDOG_CNTL 14 14
	RESERVED15 15 15
	RESERVED16 16 16
	RESERVED17 17 17
	SDMA0_EDC_CONFIG 18 18
	SDMA0_BA_THRESHOLD 19 19
	SDMA0_ID 20 20
	SDMA0_VERSION 21 21
	SDMA0_EDC_COUNTER 22 22
	SDMA0_EDC_COUNTER_CLEAR 23 23
	SDMA0_STATUS2_REG 24 24
	SDMA0_ATOMIC_CNTL 25 25
	SDMA0_ATOMIC_PREOP_LO 26 26
	SDMA0_ATOMIC_PREOP_HI 27 27
	SDMA0_UTCL1_CNTL 28 28
	SDMA0_UTCL1_WATERMK 29 29
	SDMA0_UTCL1_TIMEOUT 30 30
	SDMA0_UTCL1_PAGE 31 31
regSDMA0_PUB_REG_TYPE2 0 0x5896 30 0 1
	SDMA0_UTCL1_RD_STATUS 0 0
	SDMA0_UTCL1_WR_STATUS 1 1
	SDMA0_UTCL1_INV0 2 2
	SDMA0_UTCL1_INV1 3 3
	SDMA0_UTCL1_INV2 4 4
	SDMA0_UTCL1_RD_XNACK0 5 5
	SDMA0_UTCL1_RD_XNACK1 6 6
	SDMA0_UTCL1_WR_XNACK0 7 7
	SDMA0_UTCL1_WR_XNACK1 8 8
	SDMA0_RELAX_ORDERING_LUT 10 10
	SDMA0_CHICKEN_BITS_2 11 11
	SDMA0_STATUS3_REG 12 12
	SDMA0_PHYSICAL_ADDR_LO 13 13
	SDMA0_PHYSICAL_ADDR_HI 14 14
	SDMA0_GLOBAL_QUANTUM 15 15
	SDMA0_ERROR_LOG 16 16
	SDMA0_PUB_DUMMY_REG0 17 17
	SDMA0_PUB_DUMMY_REG1 18 18
	SDMA0_PUB_DUMMY_REG2 19 19
	SDMA0_PUB_DUMMY_REG3 20 20
	SDMA0_F32_COUNTER 21 21
	RESERVE_22_22 22 22
	RESERVED23 23 23
	RESERVED24 24 24
	RESERVED25 25 25
	RESERVED26 26 26
	SDMA0_CRD_CNTL 27 27
	SDMA0_RLC_CGCG_CTRL 28 28
	SDMA0_GPU_IOV_VIOLATION_LOG 29 29
	SDMA0_AQL_STATUS 31 31
regSDMA0_PUB_REG_TYPE3 0 0x5897 32 0 1
	SDMA0_EA_DBIT_ADDR_DATA 0 0
	SDMA0_EA_DBIT_ADDR_INDEX 1 1
	SDMA0_TLBI_GCR_CNTL 2 2
	SDMA0_TILING_CONFIG 3 3
	SDMA0_HASH 4 4
	RESERVED5 5 5
	RESERVED 6 6
	RESERVED7 7 7
	SDMA0_CE_CTRL 8 8
	SDMA0_FED_STATUS 9 9
	RESERVED10 10 10
	RESERVED11 11 11
	RESERVED12 12 12
	RESERVED13 13 13
	RESERVED14 14 14
	RESERVED15 15 15
	SDMA0_INT_STATUS 16 16
	SDMA0_GPU_IOV_VIOLATION_LOG2 17 17
	SDMA0_HOLE_ADDR_LO 18 18
	SDMA0_HOLE_ADDR_HI 19 19
	RESERVED20 20 20
	SDMA0_CLOCK_GATING_STATUS 21 21
	SDMA0_STATUS4_REG 22 22
	SDMA0_SCRATCH_RAM_DATA 23 23
	SDMA0_SCRATCH_RAM_ADDR 24 24
	SDMA0_TIMESTAMP_CNTL 25 25
	RESERVED26 26 26
	RESERVED27 27 27
	SDMA0_STATUS5_REG 28 28
	SDMA0_QUEUE_RESET_REQ 29 29
	SDMA0_STATUS6_REG 30 30
	SDMA0_UCODE1_CHECKSUM 31 31
regSDMA0_QUEUE0_CONTEXT_STATUS 0 0x91 10 0 0
	SELECTED 0 0
	USE_IB 1 1
	IDLE 2 2
	EXPIRED 3 3
	EXCEPTION 4 6
	CTXSW_ABLE 7 7
	PREEMPT_DISABLE 10 10
	RPTR_WB_IDLE 11 11
	WPTR_UPDATE_PENDING 12 12
	WPTR_UPDATE_FAIL_COUNT 16 23
regSDMA0_QUEUE0_CSA_ADDR_HI 0 0xad 1 0 0
	ADDR 0 31
regSDMA0_QUEUE0_CSA_ADDR_LO 0 0xac 1 0 0
	ADDR 2 31
regSDMA0_QUEUE0_DOORBELL 0 0x92 2 0 0
	ENABLE 28 28
	CAPTURED 30 30
regSDMA0_QUEUE0_DOORBELL_LOG 0 0xa9 2 0 0
	BE_ERROR 0 0
	DATA 2 31
regSDMA0_QUEUE0_DOORBELL_OFFSET 0 0xab 1 0 0
	OFFSET 2 27
regSDMA0_QUEUE0_DUMMY_REG 0 0xb1 1 0 0
	DUMMY 0 31
regSDMA0_QUEUE0_IB_BASE_HI 0 0x8e 1 0 0
	ADDR 0 31
regSDMA0_QUEUE0_IB_BASE_LO 0 0x8d 1 0 0
	ADDR 5 31
regSDMA0_QUEUE0_IB_CNTL 0 0x8a 5 0 0
	IB_ENABLE 0 0
	IB_SWAP_ENABLE 4 4
	SWITCH_INSIDE_IB 8 8
	CMD_VMID 16 19
	IB_PRIV 31 31
regSDMA0_QUEUE0_IB_OFFSET 0 0x8c 1 0 0
	OFFSET 2 21
regSDMA0_QUEUE0_IB_RPTR 0 0x8b 1 0 0
	OFFSET 2 21
regSDMA0_QUEUE0_IB_SIZE 0 0x8f 1 0 0
	SIZE 0 19
regSDMA0_QUEUE0_IB_SUB_REMAIN 0 0xaf 1 0 0
	SIZE 0 13
regSDMA0_QUEUE0_MIDCMD_CNTL 0 0xcb 4 0 0
	DATA_VALID 0 0
	COPY_MODE 1 1
	SPLIT_STATE 4 7
	ALLOW_PREEMPT 8 8
regSDMA0_QUEUE0_MIDCMD_DATA0 0 0xc0 1 0 0
	DATA0 0 31
regSDMA0_QUEUE0_MIDCMD_DATA1 0 0xc1 1 0 0
	DATA1 0 31
regSDMA0_QUEUE0_MIDCMD_DATA10 0 0xca 1 0 0
	DATA10 0 31
regSDMA0_QUEUE0_MIDCMD_DATA2 0 0xc2 1 0 0
	DATA2 0 31
regSDMA0_QUEUE0_MIDCMD_DATA3 0 0xc3 1 0 0
	DATA3 0 31
regSDMA0_QUEUE0_MIDCMD_DATA4 0 0xc4 1 0 0
	DATA4 0 31
regSDMA0_QUEUE0_MIDCMD_DATA5 0 0xc5 1 0 0
	DATA5 0 31
regSDMA0_QUEUE0_MIDCMD_DATA6 0 0xc6 1 0 0
	DATA6 0 31
regSDMA0_QUEUE0_MIDCMD_DATA7 0 0xc7 1 0 0
	DATA7 0 31
regSDMA0_QUEUE0_MIDCMD_DATA8 0 0xc8 1 0 0
	DATA8 0 31
regSDMA0_QUEUE0_MIDCMD_DATA9 0 0xc9 1 0 0
	DATA9 0 31
regSDMA0_QUEUE0_MINOR_PTR_UPDATE 0 0xb5 1 0 0
	ENABLE 0 0
regSDMA0_QUEUE0_PREEMPT 0 0xb0 1 0 0
	IB_PREEMPT 0 0
regSDMA0_QUEUE0_RB_AQL_CNTL 0 0xb4 6 0 0
	AQL_ENABLE 0 0
	AQL_PACKET_SIZE 1 7
	PACKET_STEP 8 15
	MIDCMD_PREEMPT_ENABLE 16 16
	MIDCMD_PREEMPT_DATA_RESTORE 17 17
	OVERLAP_ENABLE 18 18
regSDMA0_QUEUE0_RB_BASE 0 0x81 1 0 0
	ADDR 0 31
regSDMA0_QUEUE0_RB_BASE_HI 0 0x82 1 0 0
	ADDR 0 23
regSDMA0_QUEUE0_RB_CNTL 0 0x80 11 0 0
	RB_ENABLE 0 0
	RB_SIZE 1 5
	WPTR_POLL_ENABLE 8 8
	RB_SWAP_ENABLE 9 9
	WPTR_POLL_SWAP_ENABLE 10 10
	F32_WPTR_POLL_ENABLE 11 11
	RPTR_WRITEBACK_ENABLE 12 12
	RPTR_WRITEBACK_SWAP_ENABLE 13 13
	RPTR_WRITEBACK_TIMER 16 20
	RB_PRIV 23 23
	RB_VMID 24 27
regSDMA0_QUEUE0_RB_PREEMPT 0 0xb6 1 0 0
	PREEMPT_REQ 0 0
regSDMA0_QUEUE0_RB_RPTR 0 0x83 1 0 0
	OFFSET 0 31
regSDMA0_QUEUE0_RB_RPTR_ADDR_HI 0 0x88 1 0 0
	ADDR 0 31
regSDMA0_QUEUE0_RB_RPTR_ADDR_LO 0 0x89 1 0 0
	ADDR 2 31
regSDMA0_QUEUE0_RB_RPTR_HI 0 0x84 1 0 0
	OFFSET 0 31
regSDMA0_QUEUE0_RB_WPTR 0 0x85 1 0 0
	OFFSET 0 31
regSDMA0_QUEUE0_RB_WPTR_HI 0 0x86 1 0 0
	OFFSET 0 31
regSDMA0_QUEUE0_RB_WPTR_POLL_ADDR_HI 0 0xb2 1 0 0
	ADDR 0 31
regSDMA0_QUEUE0_RB_WPTR_POLL_ADDR_LO 0 0xb3 1 0 0
	ADDR 2 31
regSDMA0_QUEUE0_SCHEDULE_CNTL 0 0xae 4 0 0
	GLOBAL_ID 0 1
	PROCESS_ID 2 4
	LOCAL_ID 6 7
	CONTEXT_QUANTUM 8 15
regSDMA0_QUEUE0_SKIP_CNTL 0 0x90 1 0 0
	SKIP_COUNT 0 19
regSDMA0_QUEUE1_CONTEXT_STATUS 0 0xe9 9 0 0
	SELECTED 0 0
	IDLE 2 2
	EXPIRED 3 3
	EXCEPTION 4 6
	CTXSW_ABLE 7 7
	PREEMPT_DISABLE 10 10
	RPTR_WB_IDLE 11 11
	WPTR_UPDATE_PENDING 12 12
	WPTR_UPDATE_FAIL_COUNT 16 23
regSDMA0_QUEUE1_CSA_ADDR_HI 0 0x105 1 0 0
	ADDR 0 31
regSDMA0_QUEUE1_CSA_ADDR_LO 0 0x104 1 0 0
	ADDR 2 31
regSDMA0_QUEUE1_DOORBELL 0 0xea 2 0 0
	ENABLE 28 28
	CAPTURED 30 30
regSDMA0_QUEUE1_DOORBELL_LOG 0 0x101 2 0 0
	BE_ERROR 0 0
	DATA 2 31
regSDMA0_QUEUE1_DOORBELL_OFFSET 0 0x103 1 0 0
	OFFSET 2 27
regSDMA0_QUEUE1_DUMMY_REG 0 0x109 1 0 0
	DUMMY 0 31
regSDMA0_QUEUE1_IB_BASE_HI 0 0xe6 1 0 0
	ADDR 0 31
regSDMA0_QUEUE1_IB_BASE_LO 0 0xe5 1 0 0
	ADDR 5 31
regSDMA0_QUEUE1_IB_CNTL 0 0xe2 5 0 0
	IB_ENABLE 0 0
	IB_SWAP_ENABLE 4 4
	SWITCH_INSIDE_IB 8 8
	CMD_VMID 16 19
	IB_PRIV 31 31
regSDMA0_QUEUE1_IB_OFFSET 0 0xe4 1 0 0
	OFFSET 2 21
regSDMA0_QUEUE1_IB_RPTR 0 0xe3 1 0 0
	OFFSET 2 21
regSDMA0_QUEUE1_IB_SIZE 0 0xe7 1 0 0
	SIZE 0 19
regSDMA0_QUEUE1_IB_SUB_REMAIN 0 0x107 1 0 0
	SIZE 0 13
regSDMA0_QUEUE1_MIDCMD_CNTL 0 0x123 4 0 0
	DATA_VALID 0 0
	COPY_MODE 1 1
	SPLIT_STATE 4 7
	ALLOW_PREEMPT 8 8
regSDMA0_QUEUE1_MIDCMD_DATA0 0 0x118 1 0 0
	DATA0 0 31
regSDMA0_QUEUE1_MIDCMD_DATA1 0 0x119 1 0 0
	DATA1 0 31
regSDMA0_QUEUE1_MIDCMD_DATA10 0 0x122 1 0 0
	DATA10 0 31
regSDMA0_QUEUE1_MIDCMD_DATA2 0 0x11a 1 0 0
	DATA2 0 31
regSDMA0_QUEUE1_MIDCMD_DATA3 0 0x11b 1 0 0
	DATA3 0 31
regSDMA0_QUEUE1_MIDCMD_DATA4 0 0x11c 1 0 0
	DATA4 0 31
regSDMA0_QUEUE1_MIDCMD_DATA5 0 0x11d 1 0 0
	DATA5 0 31
regSDMA0_QUEUE1_MIDCMD_DATA6 0 0x11e 1 0 0
	DATA6 0 31
regSDMA0_QUEUE1_MIDCMD_DATA7 0 0x11f 1 0 0
	DATA7 0 31
regSDMA0_QUEUE1_MIDCMD_DATA8 0 0x120 1 0 0
	DATA8 0 31
regSDMA0_QUEUE1_MIDCMD_DATA9 0 0x121 1 0 0
	DATA9 0 31
regSDMA0_QUEUE1_MINOR_PTR_UPDATE 0 0x10d 1 0 0
	ENABLE 0 0
regSDMA0_QUEUE1_PREEMPT 0 0x108 1 0 0
	IB_PREEMPT 0 0
regSDMA0_QUEUE1_RB_AQL_CNTL 0 0x10c 6 0 0
	AQL_ENABLE 0 0
	AQL_PACKET_SIZE 1 7
	PACKET_STEP 8 15
	MIDCMD_PREEMPT_ENABLE 16 16
	MIDCMD_PREEMPT_DATA_RESTORE 17 17
	OVERLAP_ENABLE 18 18
regSDMA0_QUEUE1_RB_BASE 0 0xd9 1 0 0
	ADDR 0 31
regSDMA0_QUEUE1_RB_BASE_HI 0 0xda 1 0 0
	ADDR 0 23
regSDMA0_QUEUE1_RB_CNTL 0 0xd8 11 0 0
	RB_ENABLE 0 0
	RB_SIZE 1 5
	WPTR_POLL_ENABLE 8 8
	RB_SWAP_ENABLE 9 9
	WPTR_POLL_SWAP_ENABLE 10 10
	F32_WPTR_POLL_ENABLE 11 11
	RPTR_WRITEBACK_ENABLE 12 12
	RPTR_WRITEBACK_SWAP_ENABLE 13 13
	RPTR_WRITEBACK_TIMER 16 20
	RB_PRIV 23 23
	RB_VMID 24 27
regSDMA0_QUEUE1_RB_PREEMPT 0 0x10e 1 0 0
	PREEMPT_REQ 0 0
regSDMA0_QUEUE1_RB_RPTR 0 0xdb 1 0 0
	OFFSET 0 31
regSDMA0_QUEUE1_RB_RPTR_ADDR_HI 0 0xe0 1 0 0
	ADDR 0 31
regSDMA0_QUEUE1_RB_RPTR_ADDR_LO 0 0xe1 1 0 0
	ADDR 2 31
regSDMA0_QUEUE1_RB_RPTR_HI 0 0xdc 1 0 0
	OFFSET 0 31
regSDMA0_QUEUE1_RB_WPTR 0 0xdd 1 0 0
	OFFSET 0 31
regSDMA0_QUEUE1_RB_WPTR_HI 0 0xde 1 0 0
	OFFSET 0 31
regSDMA0_QUEUE1_RB_WPTR_POLL_ADDR_HI 0 0x10a 1 0 0
	ADDR 0 31
regSDMA0_QUEUE1_RB_WPTR_POLL_ADDR_LO 0 0x10b 1 0 0
	ADDR 2 31
regSDMA0_QUEUE1_SCHEDULE_CNTL 0 0x106 4 0 0
	GLOBAL_ID 0 1
	PROCESS_ID 2 4
	LOCAL_ID 6 7
	CONTEXT_QUANTUM 8 15
regSDMA0_QUEUE1_SKIP_CNTL 0 0xe8 1 0 0
	SKIP_COUNT 0 19
regSDMA0_QUEUE2_CONTEXT_STATUS 0 0x141 9 0 0
	SELECTED 0 0
	IDLE 2 2
	EXPIRED 3 3
	EXCEPTION 4 6
	CTXSW_ABLE 7 7
	PREEMPT_DISABLE 10 10
	RPTR_WB_IDLE 11 11
	WPTR_UPDATE_PENDING 12 12
	WPTR_UPDATE_FAIL_COUNT 16 23
regSDMA0_QUEUE2_CSA_ADDR_HI 0 0x15d 1 0 0
	ADDR 0 31
regSDMA0_QUEUE2_CSA_ADDR_LO 0 0x15c 1 0 0
	ADDR 2 31
regSDMA0_QUEUE2_DOORBELL 0 0x142 2 0 0
	ENABLE 28 28
	CAPTURED 30 30
regSDMA0_QUEUE2_DOORBELL_LOG 0 0x159 2 0 0
	BE_ERROR 0 0
	DATA 2 31
regSDMA0_QUEUE2_DOORBELL_OFFSET 0 0x15b 1 0 0
	OFFSET 2 27
regSDMA0_QUEUE2_DUMMY_REG 0 0x161 1 0 0
	DUMMY 0 31
regSDMA0_QUEUE2_IB_BASE_HI 0 0x13e 1 0 0
	ADDR 0 31
regSDMA0_QUEUE2_IB_BASE_LO 0 0x13d 1 0 0
	ADDR 5 31
regSDMA0_QUEUE2_IB_CNTL 0 0x13a 5 0 0
	IB_ENABLE 0 0
	IB_SWAP_ENABLE 4 4
	SWITCH_INSIDE_IB 8 8
	CMD_VMID 16 19
	IB_PRIV 31 31
regSDMA0_QUEUE2_IB_OFFSET 0 0x13c 1 0 0
	OFFSET 2 21
regSDMA0_QUEUE2_IB_RPTR 0 0x13b 1 0 0
	OFFSET 2 21
regSDMA0_QUEUE2_IB_SIZE 0 0x13f 1 0 0
	SIZE 0 19
regSDMA0_QUEUE2_IB_SUB_REMAIN 0 0x15f 1 0 0
	SIZE 0 13
regSDMA0_QUEUE2_MIDCMD_CNTL 0 0x17b 4 0 0
	DATA_VALID 0 0
	COPY_MODE 1 1
	SPLIT_STATE 4 7
	ALLOW_PREEMPT 8 8
regSDMA0_QUEUE2_MIDCMD_DATA0 0 0x170 1 0 0
	DATA0 0 31
regSDMA0_QUEUE2_MIDCMD_DATA1 0 0x171 1 0 0
	DATA1 0 31
regSDMA0_QUEUE2_MIDCMD_DATA10 0 0x17a 1 0 0
	DATA10 0 31
regSDMA0_QUEUE2_MIDCMD_DATA2 0 0x172 1 0 0
	DATA2 0 31
regSDMA0_QUEUE2_MIDCMD_DATA3 0 0x173 1 0 0
	DATA3 0 31
regSDMA0_QUEUE2_MIDCMD_DATA4 0 0x174 1 0 0
	DATA4 0 31
regSDMA0_QUEUE2_MIDCMD_DATA5 0 0x175 1 0 0
	DATA5 0 31
regSDMA0_QUEUE2_MIDCMD_DATA6 0 0x176 1 0 0
	DATA6 0 31
regSDMA0_QUEUE2_MIDCMD_DATA7 0 0x177 1 0 0
	DATA7 0 31
regSDMA0_QUEUE2_MIDCMD_DATA8 0 0x178 1 0 0
	DATA8 0 31
regSDMA0_QUEUE2_MIDCMD_DATA9 0 0x179 1 0 0
	DATA9 0 31
regSDMA0_QUEUE2_MINOR_PTR_UPDATE 0 0x165 1 0 0
	ENABLE 0 0
regSDMA0_QUEUE2_PREEMPT 0 0x160 1 0 0
	IB_PREEMPT 0 0
regSDMA0_QUEUE2_RB_AQL_CNTL 0 0x164 6 0 0
	AQL_ENABLE 0 0
	AQL_PACKET_SIZE 1 7
	PACKET_STEP 8 15
	MIDCMD_PREEMPT_ENABLE 16 16
	MIDCMD_PREEMPT_DATA_RESTORE 17 17
	OVERLAP_ENABLE 18 18
regSDMA0_QUEUE2_RB_BASE 0 0x131 1 0 0
	ADDR 0 31
regSDMA0_QUEUE2_RB_BASE_HI 0 0x132 1 0 0
	ADDR 0 23
regSDMA0_QUEUE2_RB_CNTL 0 0x130 11 0 0
	RB_ENABLE 0 0
	RB_SIZE 1 5
	WPTR_POLL_ENABLE 8 8
	RB_SWAP_ENABLE 9 9
	WPTR_POLL_SWAP_ENABLE 10 10
	F32_WPTR_POLL_ENABLE 11 11
	RPTR_WRITEBACK_ENABLE 12 12
	RPTR_WRITEBACK_SWAP_ENABLE 13 13
	RPTR_WRITEBACK_TIMER 16 20
	RB_PRIV 23 23
	RB_VMID 24 27
regSDMA0_QUEUE2_RB_PREEMPT 0 0x166 1 0 0
	PREEMPT_REQ 0 0
regSDMA0_QUEUE2_RB_RPTR 0 0x133 1 0 0
	OFFSET 0 31
regSDMA0_QUEUE2_RB_RPTR_ADDR_HI 0 0x138 1 0 0
	ADDR 0 31
regSDMA0_QUEUE2_RB_RPTR_ADDR_LO 0 0x139 1 0 0
	ADDR 2 31
regSDMA0_QUEUE2_RB_RPTR_HI 0 0x134 1 0 0
	OFFSET 0 31
regSDMA0_QUEUE2_RB_WPTR 0 0x135 1 0 0
	OFFSET 0 31
regSDMA0_QUEUE2_RB_WPTR_HI 0 0x136 1 0 0
	OFFSET 0 31
regSDMA0_QUEUE2_RB_WPTR_POLL_ADDR_HI 0 0x162 1 0 0
	ADDR 0 31
regSDMA0_QUEUE2_RB_WPTR_POLL_ADDR_LO 0 0x163 1 0 0
	ADDR 2 31
regSDMA0_QUEUE2_SCHEDULE_CNTL 0 0x15e 4 0 0
	GLOBAL_ID 0 1
	PROCESS_ID 2 4
	LOCAL_ID 6 7
	CONTEXT_QUANTUM 8 15
regSDMA0_QUEUE2_SKIP_CNTL 0 0x140 1 0 0
	SKIP_COUNT 0 19
regSDMA0_QUEUE3_CONTEXT_STATUS 0 0x199 9 0 0
	SELECTED 0 0
	IDLE 2 2
	EXPIRED 3 3
	EXCEPTION 4 6
	CTXSW_ABLE 7 7
	PREEMPT_DISABLE 10 10
	RPTR_WB_IDLE 11 11
	WPTR_UPDATE_PENDING 12 12
	WPTR_UPDATE_FAIL_COUNT 16 23
regSDMA0_QUEUE3_CSA_ADDR_HI 0 0x1b5 1 0 0
	ADDR 0 31
regSDMA0_QUEUE3_CSA_ADDR_LO 0 0x1b4 1 0 0
	ADDR 2 31
regSDMA0_QUEUE3_DOORBELL 0 0x19a 2 0 0
	ENABLE 28 28
	CAPTURED 30 30
regSDMA0_QUEUE3_DOORBELL_LOG 0 0x1b1 2 0 0
	BE_ERROR 0 0
	DATA 2 31
regSDMA0_QUEUE3_DOORBELL_OFFSET 0 0x1b3 1 0 0
	OFFSET 2 27
regSDMA0_QUEUE3_DUMMY_REG 0 0x1b9 1 0 0
	DUMMY 0 31
regSDMA0_QUEUE3_IB_BASE_HI 0 0x196 1 0 0
	ADDR 0 31
regSDMA0_QUEUE3_IB_BASE_LO 0 0x195 1 0 0
	ADDR 5 31
regSDMA0_QUEUE3_IB_CNTL 0 0x192 5 0 0
	IB_ENABLE 0 0
	IB_SWAP_ENABLE 4 4
	SWITCH_INSIDE_IB 8 8
	CMD_VMID 16 19
	IB_PRIV 31 31
regSDMA0_QUEUE3_IB_OFFSET 0 0x194 1 0 0
	OFFSET 2 21
regSDMA0_QUEUE3_IB_RPTR 0 0x193 1 0 0
	OFFSET 2 21
regSDMA0_QUEUE3_IB_SIZE 0 0x197 1 0 0
	SIZE 0 19
regSDMA0_QUEUE3_IB_SUB_REMAIN 0 0x1b7 1 0 0
	SIZE 0 13
regSDMA0_QUEUE3_MIDCMD_CNTL 0 0x1d3 4 0 0
	DATA_VALID 0 0
	COPY_MODE 1 1
	SPLIT_STATE 4 7
	ALLOW_PREEMPT 8 8
regSDMA0_QUEUE3_MIDCMD_DATA0 0 0x1c8 1 0 0
	DATA0 0 31
regSDMA0_QUEUE3_MIDCMD_DATA1 0 0x1c9 1 0 0
	DATA1 0 31
regSDMA0_QUEUE3_MIDCMD_DATA10 0 0x1d2 1 0 0
	DATA10 0 31
regSDMA0_QUEUE3_MIDCMD_DATA2 0 0x1ca 1 0 0
	DATA2 0 31
regSDMA0_QUEUE3_MIDCMD_DATA3 0 0x1cb 1 0 0
	DATA3 0 31
regSDMA0_QUEUE3_MIDCMD_DATA4 0 0x1cc 1 0 0
	DATA4 0 31
regSDMA0_QUEUE3_MIDCMD_DATA5 0 0x1cd 1 0 0
	DATA5 0 31
regSDMA0_QUEUE3_MIDCMD_DATA6 0 0x1ce 1 0 0
	DATA6 0 31
regSDMA0_QUEUE3_MIDCMD_DATA7 0 0x1cf 1 0 0
	DATA7 0 31
regSDMA0_QUEUE3_MIDCMD_DATA8 0 0x1d0 1 0 0
	DATA8 0 31
regSDMA0_QUEUE3_MIDCMD_DATA9 0 0x1d1 1 0 0
	DATA9 0 31
regSDMA0_QUEUE3_MINOR_PTR_UPDATE 0 0x1bd 1 0 0
	ENABLE 0 0
regSDMA0_QUEUE3_PREEMPT 0 0x1b8 1 0 0
	IB_PREEMPT 0 0
regSDMA0_QUEUE3_RB_AQL_CNTL 0 0x1bc 6 0 0
	AQL_ENABLE 0 0
	AQL_PACKET_SIZE 1 7
	PACKET_STEP 8 15
	MIDCMD_PREEMPT_ENABLE 16 16
	MIDCMD_PREEMPT_DATA_RESTORE 17 17
	OVERLAP_ENABLE 18 18
regSDMA0_QUEUE3_RB_BASE 0 0x189 1 0 0
	ADDR 0 31
regSDMA0_QUEUE3_RB_BASE_HI 0 0x18a 1 0 0
	ADDR 0 23
regSDMA0_QUEUE3_RB_CNTL 0 0x188 11 0 0
	RB_ENABLE 0 0
	RB_SIZE 1 5
	WPTR_POLL_ENABLE 8 8
	RB_SWAP_ENABLE 9 9
	WPTR_POLL_SWAP_ENABLE 10 10
	F32_WPTR_POLL_ENABLE 11 11
	RPTR_WRITEBACK_ENABLE 12 12
	RPTR_WRITEBACK_SWAP_ENABLE 13 13
	RPTR_WRITEBACK_TIMER 16 20
	RB_PRIV 23 23
	RB_VMID 24 27
regSDMA0_QUEUE3_RB_PREEMPT 0 0x1be 1 0 0
	PREEMPT_REQ 0 0
regSDMA0_QUEUE3_RB_RPTR 0 0x18b 1 0 0
	OFFSET 0 31
regSDMA0_QUEUE3_RB_RPTR_ADDR_HI 0 0x190 1 0 0
	ADDR 0 31
regSDMA0_QUEUE3_RB_RPTR_ADDR_LO 0 0x191 1 0 0
	ADDR 2 31
regSDMA0_QUEUE3_RB_RPTR_HI 0 0x18c 1 0 0
	OFFSET 0 31
regSDMA0_QUEUE3_RB_WPTR 0 0x18d 1 0 0
	OFFSET 0 31
regSDMA0_QUEUE3_RB_WPTR_HI 0 0x18e 1 0 0
	OFFSET 0 31
regSDMA0_QUEUE3_RB_WPTR_POLL_ADDR_HI 0 0x1ba 1 0 0
	ADDR 0 31
regSDMA0_QUEUE3_RB_WPTR_POLL_ADDR_LO 0 0x1bb 1 0 0
	ADDR 2 31
regSDMA0_QUEUE3_SCHEDULE_CNTL 0 0x1b6 4 0 0
	GLOBAL_ID 0 1
	PROCESS_ID 2 4
	LOCAL_ID 6 7
	CONTEXT_QUANTUM 8 15
regSDMA0_QUEUE3_SKIP_CNTL 0 0x198 1 0 0
	SKIP_COUNT 0 19
regSDMA0_QUEUE4_CONTEXT_STATUS 0 0x1f1 9 0 0
	SELECTED 0 0
	IDLE 2 2
	EXPIRED 3 3
	EXCEPTION 4 6
	CTXSW_ABLE 7 7
	PREEMPT_DISABLE 10 10
	RPTR_WB_IDLE 11 11
	WPTR_UPDATE_PENDING 12 12
	WPTR_UPDATE_FAIL_COUNT 16 23
regSDMA0_QUEUE4_CSA_ADDR_HI 0 0x20d 1 0 0
	ADDR 0 31
regSDMA0_QUEUE4_CSA_ADDR_LO 0 0x20c 1 0 0
	ADDR 2 31
regSDMA0_QUEUE4_DOORBELL 0 0x1f2 2 0 0
	ENABLE 28 28
	CAPTURED 30 30
regSDMA0_QUEUE4_DOORBELL_LOG 0 0x209 2 0 0
	BE_ERROR 0 0
	DATA 2 31
regSDMA0_QUEUE4_DOORBELL_OFFSET 0 0x20b 1 0 0
	OFFSET 2 27
regSDMA0_QUEUE4_DUMMY_REG 0 0x211 1 0 0
	DUMMY 0 31
regSDMA0_QUEUE4_IB_BASE_HI 0 0x1ee 1 0 0
	ADDR 0 31
regSDMA0_QUEUE4_IB_BASE_LO 0 0x1ed 1 0 0
	ADDR 5 31
regSDMA0_QUEUE4_IB_CNTL 0 0x1ea 5 0 0
	IB_ENABLE 0 0
	IB_SWAP_ENABLE 4 4
	SWITCH_INSIDE_IB 8 8
	CMD_VMID 16 19
	IB_PRIV 31 31
regSDMA0_QUEUE4_IB_OFFSET 0 0x1ec 1 0 0
	OFFSET 2 21
regSDMA0_QUEUE4_IB_RPTR 0 0x1eb 1 0 0
	OFFSET 2 21
regSDMA0_QUEUE4_IB_SIZE 0 0x1ef 1 0 0
	SIZE 0 19
regSDMA0_QUEUE4_IB_SUB_REMAIN 0 0x20f 1 0 0
	SIZE 0 13
regSDMA0_QUEUE4_MIDCMD_CNTL 0 0x22b 4 0 0
	DATA_VALID 0 0
	COPY_MODE 1 1
	SPLIT_STATE 4 7
	ALLOW_PREEMPT 8 8
regSDMA0_QUEUE4_MIDCMD_DATA0 0 0x220 1 0 0
	DATA0 0 31
regSDMA0_QUEUE4_MIDCMD_DATA1 0 0x221 1 0 0
	DATA1 0 31
regSDMA0_QUEUE4_MIDCMD_DATA10 0 0x22a 1 0 0
	DATA10 0 31
regSDMA0_QUEUE4_MIDCMD_DATA2 0 0x222 1 0 0
	DATA2 0 31
regSDMA0_QUEUE4_MIDCMD_DATA3 0 0x223 1 0 0
	DATA3 0 31
regSDMA0_QUEUE4_MIDCMD_DATA4 0 0x224 1 0 0
	DATA4 0 31
regSDMA0_QUEUE4_MIDCMD_DATA5 0 0x225 1 0 0
	DATA5 0 31
regSDMA0_QUEUE4_MIDCMD_DATA6 0 0x226 1 0 0
	DATA6 0 31
regSDMA0_QUEUE4_MIDCMD_DATA7 0 0x227 1 0 0
	DATA7 0 31
regSDMA0_QUEUE4_MIDCMD_DATA8 0 0x228 1 0 0
	DATA8 0 31
regSDMA0_QUEUE4_MIDCMD_DATA9 0 0x229 1 0 0
	DATA9 0 31
regSDMA0_QUEUE4_MINOR_PTR_UPDATE 0 0x215 1 0 0
	ENABLE 0 0
regSDMA0_QUEUE4_PREEMPT 0 0x210 1 0 0
	IB_PREEMPT 0 0
regSDMA0_QUEUE4_RB_AQL_CNTL 0 0x214 6 0 0
	AQL_ENABLE 0 0
	AQL_PACKET_SIZE 1 7
	PACKET_STEP 8 15
	MIDCMD_PREEMPT_ENABLE 16 16
	MIDCMD_PREEMPT_DATA_RESTORE 17 17
	OVERLAP_ENABLE 18 18
regSDMA0_QUEUE4_RB_BASE 0 0x1e1 1 0 0
	ADDR 0 31
regSDMA0_QUEUE4_RB_BASE_HI 0 0x1e2 1 0 0
	ADDR 0 23
regSDMA0_QUEUE4_RB_CNTL 0 0x1e0 11 0 0
	RB_ENABLE 0 0
	RB_SIZE 1 5
	WPTR_POLL_ENABLE 8 8
	RB_SWAP_ENABLE 9 9
	WPTR_POLL_SWAP_ENABLE 10 10
	F32_WPTR_POLL_ENABLE 11 11
	RPTR_WRITEBACK_ENABLE 12 12
	RPTR_WRITEBACK_SWAP_ENABLE 13 13
	RPTR_WRITEBACK_TIMER 16 20
	RB_PRIV 23 23
	RB_VMID 24 27
regSDMA0_QUEUE4_RB_PREEMPT 0 0x216 1 0 0
	PREEMPT_REQ 0 0
regSDMA0_QUEUE4_RB_RPTR 0 0x1e3 1 0 0
	OFFSET 0 31
regSDMA0_QUEUE4_RB_RPTR_ADDR_HI 0 0x1e8 1 0 0
	ADDR 0 31
regSDMA0_QUEUE4_RB_RPTR_ADDR_LO 0 0x1e9 1 0 0
	ADDR 2 31
regSDMA0_QUEUE4_RB_RPTR_HI 0 0x1e4 1 0 0
	OFFSET 0 31
regSDMA0_QUEUE4_RB_WPTR 0 0x1e5 1 0 0
	OFFSET 0 31
regSDMA0_QUEUE4_RB_WPTR_HI 0 0x1e6 1 0 0
	OFFSET 0 31
regSDMA0_QUEUE4_RB_WPTR_POLL_ADDR_HI 0 0x212 1 0 0
	ADDR 0 31
regSDMA0_QUEUE4_RB_WPTR_POLL_ADDR_LO 0 0x213 1 0 0
	ADDR 2 31
regSDMA0_QUEUE4_SCHEDULE_CNTL 0 0x20e 4 0 0
	GLOBAL_ID 0 1
	PROCESS_ID 2 4
	LOCAL_ID 6 7
	CONTEXT_QUANTUM 8 15
regSDMA0_QUEUE4_SKIP_CNTL 0 0x1f0 1 0 0
	SKIP_COUNT 0 19
regSDMA0_QUEUE5_CONTEXT_STATUS 0 0x249 9 0 0
	SELECTED 0 0
	IDLE 2 2
	EXPIRED 3 3
	EXCEPTION 4 6
	CTXSW_ABLE 7 7
	PREEMPT_DISABLE 10 10
	RPTR_WB_IDLE 11 11
	WPTR_UPDATE_PENDING 12 12
	WPTR_UPDATE_FAIL_COUNT 16 23
regSDMA0_QUEUE5_CSA_ADDR_HI 0 0x265 1 0 0
	ADDR 0 31
regSDMA0_QUEUE5_CSA_ADDR_LO 0 0x264 1 0 0
	ADDR 2 31
regSDMA0_QUEUE5_DOORBELL 0 0x24a 2 0 0
	ENABLE 28 28
	CAPTURED 30 30
regSDMA0_QUEUE5_DOORBELL_LOG 0 0x261 2 0 0
	BE_ERROR 0 0
	DATA 2 31
regSDMA0_QUEUE5_DOORBELL_OFFSET 0 0x263 1 0 0
	OFFSET 2 27
regSDMA0_QUEUE5_DUMMY_REG 0 0x269 1 0 0
	DUMMY 0 31
regSDMA0_QUEUE5_IB_BASE_HI 0 0x246 1 0 0
	ADDR 0 31
regSDMA0_QUEUE5_IB_BASE_LO 0 0x245 1 0 0
	ADDR 5 31
regSDMA0_QUEUE5_IB_CNTL 0 0x242 5 0 0
	IB_ENABLE 0 0
	IB_SWAP_ENABLE 4 4
	SWITCH_INSIDE_IB 8 8
	CMD_VMID 16 19
	IB_PRIV 31 31
regSDMA0_QUEUE5_IB_OFFSET 0 0x244 1 0 0
	OFFSET 2 21
regSDMA0_QUEUE5_IB_RPTR 0 0x243 1 0 0
	OFFSET 2 21
regSDMA0_QUEUE5_IB_SIZE 0 0x247 1 0 0
	SIZE 0 19
regSDMA0_QUEUE5_IB_SUB_REMAIN 0 0x267 1 0 0
	SIZE 0 13
regSDMA0_QUEUE5_MIDCMD_CNTL 0 0x283 4 0 0
	DATA_VALID 0 0
	COPY_MODE 1 1
	SPLIT_STATE 4 7
	ALLOW_PREEMPT 8 8
regSDMA0_QUEUE5_MIDCMD_DATA0 0 0x278 1 0 0
	DATA0 0 31
regSDMA0_QUEUE5_MIDCMD_DATA1 0 0x279 1 0 0
	DATA1 0 31
regSDMA0_QUEUE5_MIDCMD_DATA10 0 0x282 1 0 0
	DATA10 0 31
regSDMA0_QUEUE5_MIDCMD_DATA2 0 0x27a 1 0 0
	DATA2 0 31
regSDMA0_QUEUE5_MIDCMD_DATA3 0 0x27b 1 0 0
	DATA3 0 31
regSDMA0_QUEUE5_MIDCMD_DATA4 0 0x27c 1 0 0
	DATA4 0 31
regSDMA0_QUEUE5_MIDCMD_DATA5 0 0x27d 1 0 0
	DATA5 0 31
regSDMA0_QUEUE5_MIDCMD_DATA6 0 0x27e 1 0 0
	DATA6 0 31
regSDMA0_QUEUE5_MIDCMD_DATA7 0 0x27f 1 0 0
	DATA7 0 31
regSDMA0_QUEUE5_MIDCMD_DATA8 0 0x280 1 0 0
	DATA8 0 31
regSDMA0_QUEUE5_MIDCMD_DATA9 0 0x281 1 0 0
	DATA9 0 31
regSDMA0_QUEUE5_MINOR_PTR_UPDATE 0 0x26d 1 0 0
	ENABLE 0 0
regSDMA0_QUEUE5_PREEMPT 0 0x268 1 0 0
	IB_PREEMPT 0 0
regSDMA0_QUEUE5_RB_AQL_CNTL 0 0x26c 6 0 0
	AQL_ENABLE 0 0
	AQL_PACKET_SIZE 1 7
	PACKET_STEP 8 15
	MIDCMD_PREEMPT_ENABLE 16 16
	MIDCMD_PREEMPT_DATA_RESTORE 17 17
	OVERLAP_ENABLE 18 18
regSDMA0_QUEUE5_RB_BASE 0 0x239 1 0 0
	ADDR 0 31
regSDMA0_QUEUE5_RB_BASE_HI 0 0x23a 1 0 0
	ADDR 0 23
regSDMA0_QUEUE5_RB_CNTL 0 0x238 11 0 0
	RB_ENABLE 0 0
	RB_SIZE 1 5
	WPTR_POLL_ENABLE 8 8
	RB_SWAP_ENABLE 9 9
	WPTR_POLL_SWAP_ENABLE 10 10
	F32_WPTR_POLL_ENABLE 11 11
	RPTR_WRITEBACK_ENABLE 12 12
	RPTR_WRITEBACK_SWAP_ENABLE 13 13
	RPTR_WRITEBACK_TIMER 16 20
	RB_PRIV 23 23
	RB_VMID 24 27
regSDMA0_QUEUE5_RB_PREEMPT 0 0x26e 1 0 0
	PREEMPT_REQ 0 0
regSDMA0_QUEUE5_RB_RPTR 0 0x23b 1 0 0
	OFFSET 0 31
regSDMA0_QUEUE5_RB_RPTR_ADDR_HI 0 0x240 1 0 0
	ADDR 0 31
regSDMA0_QUEUE5_RB_RPTR_ADDR_LO 0 0x241 1 0 0
	ADDR 2 31
regSDMA0_QUEUE5_RB_RPTR_HI 0 0x23c 1 0 0
	OFFSET 0 31
regSDMA0_QUEUE5_RB_WPTR 0 0x23d 1 0 0
	OFFSET 0 31
regSDMA0_QUEUE5_RB_WPTR_HI 0 0x23e 1 0 0
	OFFSET 0 31
regSDMA0_QUEUE5_RB_WPTR_POLL_ADDR_HI 0 0x26a 1 0 0
	ADDR 0 31
regSDMA0_QUEUE5_RB_WPTR_POLL_ADDR_LO 0 0x26b 1 0 0
	ADDR 2 31
regSDMA0_QUEUE5_SCHEDULE_CNTL 0 0x266 4 0 0
	GLOBAL_ID 0 1
	PROCESS_ID 2 4
	LOCAL_ID 6 7
	CONTEXT_QUANTUM 8 15
regSDMA0_QUEUE5_SKIP_CNTL 0 0x248 1 0 0
	SKIP_COUNT 0 19
regSDMA0_QUEUE6_CONTEXT_STATUS 0 0x2a1 9 0 0
	SELECTED 0 0
	IDLE 2 2
	EXPIRED 3 3
	EXCEPTION 4 6
	CTXSW_ABLE 7 7
	PREEMPT_DISABLE 10 10
	RPTR_WB_IDLE 11 11
	WPTR_UPDATE_PENDING 12 12
	WPTR_UPDATE_FAIL_COUNT 16 23
regSDMA0_QUEUE6_CSA_ADDR_HI 0 0x2bd 1 0 0
	ADDR 0 31
regSDMA0_QUEUE6_CSA_ADDR_LO 0 0x2bc 1 0 0
	ADDR 2 31
regSDMA0_QUEUE6_DOORBELL 0 0x2a2 2 0 0
	ENABLE 28 28
	CAPTURED 30 30
regSDMA0_QUEUE6_DOORBELL_LOG 0 0x2b9 2 0 0
	BE_ERROR 0 0
	DATA 2 31
regSDMA0_QUEUE6_DOORBELL_OFFSET 0 0x2bb 1 0 0
	OFFSET 2 27
regSDMA0_QUEUE6_DUMMY_REG 0 0x2c1 1 0 0
	DUMMY 0 31
regSDMA0_QUEUE6_IB_BASE_HI 0 0x29e 1 0 0
	ADDR 0 31
regSDMA0_QUEUE6_IB_BASE_LO 0 0x29d 1 0 0
	ADDR 5 31
regSDMA0_QUEUE6_IB_CNTL 0 0x29a 5 0 0
	IB_ENABLE 0 0
	IB_SWAP_ENABLE 4 4
	SWITCH_INSIDE_IB 8 8
	CMD_VMID 16 19
	IB_PRIV 31 31
regSDMA0_QUEUE6_IB_OFFSET 0 0x29c 1 0 0
	OFFSET 2 21
regSDMA0_QUEUE6_IB_RPTR 0 0x29b 1 0 0
	OFFSET 2 21
regSDMA0_QUEUE6_IB_SIZE 0 0x29f 1 0 0
	SIZE 0 19
regSDMA0_QUEUE6_IB_SUB_REMAIN 0 0x2bf 1 0 0
	SIZE 0 13
regSDMA0_QUEUE6_MIDCMD_CNTL 0 0x2db 4 0 0
	DATA_VALID 0 0
	COPY_MODE 1 1
	SPLIT_STATE 4 7
	ALLOW_PREEMPT 8 8
regSDMA0_QUEUE6_MIDCMD_DATA0 0 0x2d0 1 0 0
	DATA0 0 31
regSDMA0_QUEUE6_MIDCMD_DATA1 0 0x2d1 1 0 0
	DATA1 0 31
regSDMA0_QUEUE6_MIDCMD_DATA10 0 0x2da 1 0 0
	DATA10 0 31
regSDMA0_QUEUE6_MIDCMD_DATA2 0 0x2d2 1 0 0
	DATA2 0 31
regSDMA0_QUEUE6_MIDCMD_DATA3 0 0x2d3 1 0 0
	DATA3 0 31
regSDMA0_QUEUE6_MIDCMD_DATA4 0 0x2d4 1 0 0
	DATA4 0 31
regSDMA0_QUEUE6_MIDCMD_DATA5 0 0x2d5 1 0 0
	DATA5 0 31
regSDMA0_QUEUE6_MIDCMD_DATA6 0 0x2d6 1 0 0
	DATA6 0 31
regSDMA0_QUEUE6_MIDCMD_DATA7 0 0x2d7 1 0 0
	DATA7 0 31
regSDMA0_QUEUE6_MIDCMD_DATA8 0 0x2d8 1 0 0
	DATA8 0 31
regSDMA0_QUEUE6_MIDCMD_DATA9 0 0x2d9 1 0 0
	DATA9 0 31
regSDMA0_QUEUE6_MINOR_PTR_UPDATE 0 0x2c5 1 0 0
	ENABLE 0 0
regSDMA0_QUEUE6_PREEMPT 0 0x2c0 1 0 0
	IB_PREEMPT 0 0
regSDMA0_QUEUE6_RB_AQL_CNTL 0 0x2c4 6 0 0
	AQL_ENABLE 0 0
	AQL_PACKET_SIZE 1 7
	PACKET_STEP 8 15
	MIDCMD_PREEMPT_ENABLE 16 16
	MIDCMD_PREEMPT_DATA_RESTORE 17 17
	OVERLAP_ENABLE 18 18
regSDMA0_QUEUE6_RB_BASE 0 0x291 1 0 0
	ADDR 0 31
regSDMA0_QUEUE6_RB_BASE_HI 0 0x292 1 0 0
	ADDR 0 23
regSDMA0_QUEUE6_RB_CNTL 0 0x290 11 0 0
	RB_ENABLE 0 0
	RB_SIZE 1 5
	WPTR_POLL_ENABLE 8 8
	RB_SWAP_ENABLE 9 9
	WPTR_POLL_SWAP_ENABLE 10 10
	F32_WPTR_POLL_ENABLE 11 11
	RPTR_WRITEBACK_ENABLE 12 12
	RPTR_WRITEBACK_SWAP_ENABLE 13 13
	RPTR_WRITEBACK_TIMER 16 20
	RB_PRIV 23 23
	RB_VMID 24 27
regSDMA0_QUEUE6_RB_PREEMPT 0 0x2c6 1 0 0
	PREEMPT_REQ 0 0
regSDMA0_QUEUE6_RB_RPTR 0 0x293 1 0 0
	OFFSET 0 31
regSDMA0_QUEUE6_RB_RPTR_ADDR_HI 0 0x298 1 0 0
	ADDR 0 31
regSDMA0_QUEUE6_RB_RPTR_ADDR_LO 0 0x299 1 0 0
	ADDR 2 31
regSDMA0_QUEUE6_RB_RPTR_HI 0 0x294 1 0 0
	OFFSET 0 31
regSDMA0_QUEUE6_RB_WPTR 0 0x295 1 0 0
	OFFSET 0 31
regSDMA0_QUEUE6_RB_WPTR_HI 0 0x296 1 0 0
	OFFSET 0 31
regSDMA0_QUEUE6_RB_WPTR_POLL_ADDR_HI 0 0x2c2 1 0 0
	ADDR 0 31
regSDMA0_QUEUE6_RB_WPTR_POLL_ADDR_LO 0 0x2c3 1 0 0
	ADDR 2 31
regSDMA0_QUEUE6_SCHEDULE_CNTL 0 0x2be 4 0 0
	GLOBAL_ID 0 1
	PROCESS_ID 2 4
	LOCAL_ID 6 7
	CONTEXT_QUANTUM 8 15
regSDMA0_QUEUE6_SKIP_CNTL 0 0x2a0 1 0 0
	SKIP_COUNT 0 19
regSDMA0_QUEUE7_CONTEXT_STATUS 0 0x2f9 9 0 0
	SELECTED 0 0
	IDLE 2 2
	EXPIRED 3 3
	EXCEPTION 4 6
	CTXSW_ABLE 7 7
	PREEMPT_DISABLE 10 10
	RPTR_WB_IDLE 11 11
	WPTR_UPDATE_PENDING 12 12
	WPTR_UPDATE_FAIL_COUNT 16 23
regSDMA0_QUEUE7_CSA_ADDR_HI 0 0x315 1 0 0
	ADDR 0 31
regSDMA0_QUEUE7_CSA_ADDR_LO 0 0x314 1 0 0
	ADDR 2 31
regSDMA0_QUEUE7_DOORBELL 0 0x2fa 2 0 0
	ENABLE 28 28
	CAPTURED 30 30
regSDMA0_QUEUE7_DOORBELL_LOG 0 0x311 2 0 0
	BE_ERROR 0 0
	DATA 2 31
regSDMA0_QUEUE7_DOORBELL_OFFSET 0 0x313 1 0 0
	OFFSET 2 27
regSDMA0_QUEUE7_DUMMY_REG 0 0x319 1 0 0
	DUMMY 0 31
regSDMA0_QUEUE7_IB_BASE_HI 0 0x2f6 1 0 0
	ADDR 0 31
regSDMA0_QUEUE7_IB_BASE_LO 0 0x2f5 1 0 0
	ADDR 5 31
regSDMA0_QUEUE7_IB_CNTL 0 0x2f2 5 0 0
	IB_ENABLE 0 0
	IB_SWAP_ENABLE 4 4
	SWITCH_INSIDE_IB 8 8
	CMD_VMID 16 19
	IB_PRIV 31 31
regSDMA0_QUEUE7_IB_OFFSET 0 0x2f4 1 0 0
	OFFSET 2 21
regSDMA0_QUEUE7_IB_RPTR 0 0x2f3 1 0 0
	OFFSET 2 21
regSDMA0_QUEUE7_IB_SIZE 0 0x2f7 1 0 0
	SIZE 0 19
regSDMA0_QUEUE7_IB_SUB_REMAIN 0 0x317 1 0 0
	SIZE 0 13
regSDMA0_QUEUE7_MIDCMD_CNTL 0 0x333 4 0 0
	DATA_VALID 0 0
	COPY_MODE 1 1
	SPLIT_STATE 4 7
	ALLOW_PREEMPT 8 8
regSDMA0_QUEUE7_MIDCMD_DATA0 0 0x328 1 0 0
	DATA0 0 31
regSDMA0_QUEUE7_MIDCMD_DATA1 0 0x329 1 0 0
	DATA1 0 31
regSDMA0_QUEUE7_MIDCMD_DATA10 0 0x332 1 0 0
	DATA10 0 31
regSDMA0_QUEUE7_MIDCMD_DATA2 0 0x32a 1 0 0
	DATA2 0 31
regSDMA0_QUEUE7_MIDCMD_DATA3 0 0x32b 1 0 0
	DATA3 0 31
regSDMA0_QUEUE7_MIDCMD_DATA4 0 0x32c 1 0 0
	DATA4 0 31
regSDMA0_QUEUE7_MIDCMD_DATA5 0 0x32d 1 0 0
	DATA5 0 31
regSDMA0_QUEUE7_MIDCMD_DATA6 0 0x32e 1 0 0
	DATA6 0 31
regSDMA0_QUEUE7_MIDCMD_DATA7 0 0x32f 1 0 0
	DATA7 0 31
regSDMA0_QUEUE7_MIDCMD_DATA8 0 0x330 1 0 0
	DATA8 0 31
regSDMA0_QUEUE7_MIDCMD_DATA9 0 0x331 1 0 0
	DATA9 0 31
regSDMA0_QUEUE7_MINOR_PTR_UPDATE 0 0x31d 1 0 0
	ENABLE 0 0
regSDMA0_QUEUE7_PREEMPT 0 0x318 1 0 0
	IB_PREEMPT 0 0
regSDMA0_QUEUE7_RB_AQL_CNTL 0 0x31c 6 0 0
	AQL_ENABLE 0 0
	AQL_PACKET_SIZE 1 7
	PACKET_STEP 8 15
	MIDCMD_PREEMPT_ENABLE 16 16
	MIDCMD_PREEMPT_DATA_RESTORE 17 17
	OVERLAP_ENABLE 18 18
regSDMA0_QUEUE7_RB_BASE 0 0x2e9 1 0 0
	ADDR 0 31
regSDMA0_QUEUE7_RB_BASE_HI 0 0x2ea 1 0 0
	ADDR 0 23
regSDMA0_QUEUE7_RB_CNTL 0 0x2e8 11 0 0
	RB_ENABLE 0 0
	RB_SIZE 1 5
	WPTR_POLL_ENABLE 8 8
	RB_SWAP_ENABLE 9 9
	WPTR_POLL_SWAP_ENABLE 10 10
	F32_WPTR_POLL_ENABLE 11 11
	RPTR_WRITEBACK_ENABLE 12 12
	RPTR_WRITEBACK_SWAP_ENABLE 13 13
	RPTR_WRITEBACK_TIMER 16 20
	RB_PRIV 23 23
	RB_VMID 24 27
regSDMA0_QUEUE7_RB_PREEMPT 0 0x31e 1 0 0
	PREEMPT_REQ 0 0
regSDMA0_QUEUE7_RB_RPTR 0 0x2eb 1 0 0
	OFFSET 0 31
regSDMA0_QUEUE7_RB_RPTR_ADDR_HI 0 0x2f0 1 0 0
	ADDR 0 31
regSDMA0_QUEUE7_RB_RPTR_ADDR_LO 0 0x2f1 1 0 0
	ADDR 2 31
regSDMA0_QUEUE7_RB_RPTR_HI 0 0x2ec 1 0 0
	OFFSET 0 31
regSDMA0_QUEUE7_RB_WPTR 0 0x2ed 1 0 0
	OFFSET 0 31
regSDMA0_QUEUE7_RB_WPTR_HI 0 0x2ee 1 0 0
	OFFSET 0 31
regSDMA0_QUEUE7_RB_WPTR_POLL_ADDR_HI 0 0x31a 1 0 0
	ADDR 0 31
regSDMA0_QUEUE7_RB_WPTR_POLL_ADDR_LO 0 0x31b 1 0 0
	ADDR 2 31
regSDMA0_QUEUE7_SCHEDULE_CNTL 0 0x316 4 0 0
	GLOBAL_ID 0 1
	PROCESS_ID 2 4
	LOCAL_ID 6 7
	CONTEXT_QUANTUM 8 15
regSDMA0_QUEUE7_SKIP_CNTL 0 0x2f8 1 0 0
	SKIP_COUNT 0 19
regSDMA0_QUEUE_RESET_REQ 0 0x7b 9 0 0
	QUEUE0_RESET 0 0
	QUEUE1_RESET 1 1
	QUEUE2_RESET 2 2
	QUEUE3_RESET 3 3
	QUEUE4_RESET 4 4
	QUEUE5_RESET 5 5
	QUEUE6_RESET 6 6
	QUEUE7_RESET 7 7
	RESERVED 8 31
regSDMA0_QUEUE_STATUS0 0 0x2f 8 0 0
	QUEUE0_STATUS 0 3
	QUEUE1_STATUS 4 7
	QUEUE2_STATUS 8 11
	QUEUE3_STATUS 12 15
	QUEUE4_STATUS 16 19
	QUEUE5_STATUS 20 23
	QUEUE6_STATUS 24 27
	QUEUE7_STATUS 28 31
regSDMA0_RB_RPTR_FETCH 0 0x20 1 0 0
	OFFSET 2 31
regSDMA0_RB_RPTR_FETCH_HI 0 0x21 1 0 0
	OFFSET 0 31
regSDMA0_RELAX_ORDERING_LUT 0 0x4a 19 0 0
	RESERVED0 0 0
	COPY 1 1
	WRITE 2 2
	RESERVED3 3 3
	RESERVED4 4 4
	FENCE 5 5
	RESERVED76 6 7
	POLL_MEM 8 8
	COND_EXE 9 9
	ATOMIC 10 10
	CONST_FILL 11 11
	PTEPDE 12 12
	TIMESTAMP 13 13
	RESERVED 14 26
	WORLD_SWITCH 27 27
	RPTR_WRB 28 28
	WPTR_POLL 29 29
	IB_FETCH 30 30
	RB_FETCH 31 31
regSDMA0_RLC_CGCG_CTRL 0 0x5c 2 0 0
	CGCG_INT_ENABLE 1 1
	CGCG_IDLE_HYSTERESIS 16 31
regSDMA0_SCRATCH_RAM_ADDR 0 0x78 1 0 0
	ADDR 0 6
regSDMA0_SCRATCH_RAM_DATA 0 0x77 1 0 0
	DATA 0 31
regSDMA0_SEM_WAIT_FAIL_TIMER_CNTL 0 0x22 1 0 0
	TIMER 0 31
regSDMA0_STATUS1_REG 0 0x26 20 0 0
	CE_WREQ_IDLE 0 0
	CE_WR_IDLE 1 1
	CE_SPLIT_IDLE 2 2
	CE_RREQ_IDLE 3 3
	CE_OUT_IDLE 4 4
	CE_IN_IDLE 5 5
	CE_DST_IDLE 6 6
	CE_DRM_IDLE 7 7
	CE_DRM1_IDLE 8 8
	CE_CMD_IDLE 9 9
	CE_AFIFO_FULL 10 10
	CE_INFO_FULL 11 11
	CE_INFO1_FULL 12 12
	EX_START 13 13
	DRM_CTX_RESTORE 14 14
	CE_RD_STALL 15 15
	CE_WR_STALL 16 16
	SEC_INTR_STATUS 17 17
	WPTR_POLL_IDLE 18 18
	SDMA_IDLE 19 19
regSDMA0_STATUS2_REG 0 0x38 3 0 0
	ID 0 1
	TH0F32_INSTR_PTR 2 15
	CMD_OP 16 31
regSDMA0_STATUS3_REG 0 0x4c 10 0 0
	CMD_OP_STATUS 0 15
	PREV_VM_CMD 16 19
	EXCEPTION_IDLE 20 20
	AQL_PREV_CMD_IDLE 21 21
	TLBI_IDLE 22 22
	GCR_IDLE 23 23
	INVREQ_IDLE 24 24
	QUEUE_ID_MATCH 25 25
	INT_QUEUE_ID 26 29
	TMZ_MTYPE_STATUS 30 31
regSDMA0_STATUS4_REG 0 0x76 22 0 0
	IDLE 0 0
	IH_OUTSTANDING 2 2
	SEM_OUTSTANDING 3 3
	CH_RD_OUTSTANDING 4 4
	CH_WR_OUTSTANDING 5 5
	GCR_OUTSTANDING 6 6
	TLBI_OUTSTANDING 7 7
	UTCL2_RD_OUTSTANDING 8 8
	UTCL2_WR_OUTSTANDING 9 9
	REG_POLLING 10 10
	MEM_POLLING 11 11
	RESERVED_13_12 12 13
	RESERVED_15_14 14 15
	ACTIVE_QUEUE_ID 16 19
	SRIOV_WATING_RLCV_CMD 20 20
	SRIOV_SDMA_EXECUTING_CMD 21 21
	UTCL2_RD_XNACK_FAULT 22 22
	UTCL2_RD_XNACK_NULL 23 23
	UTCL2_RD_XNACK_TIMEOUT 24 24
	UTCL2_WR_XNACK_FAULT 25 25
	UTCL2_WR_XNACK_NULL 26 26
	UTCL2_WR_XNACK_TIMEOUT 27 27
regSDMA0_STATUS5_REG 0 0x7a 17 0 0
	QUEUE0_RB_ENABLE_STATUS 0 0
	QUEUE1_RB_ENABLE_STATUS 1 1
	QUEUE2_RB_ENABLE_STATUS 2 2
	QUEUE3_RB_ENABLE_STATUS 3 3
	QUEUE4_RB_ENABLE_STATUS 4 4
	QUEUE5_RB_ENABLE_STATUS 5 5
	QUEUE6_RB_ENABLE_STATUS 6 6
	QUEUE7_RB_ENABLE_STATUS 7 7
	ACTIVE_QUEUE_ID 16 19
	QUEUE0_WPTR_POLL_PAGE_EXCEPTION 20 20
	QUEUE1_WPTR_POLL_PAGE_EXCEPTION 21 21
	QUEUE2_WPTR_POLL_PAGE_EXCEPTION 22 22
	QUEUE3_WPTR_POLL_PAGE_EXCEPTION 23 23
	QUEUE4_WPTR_POLL_PAGE_EXCEPTION 24 24
	QUEUE5_WPTR_POLL_PAGE_EXCEPTION 25 25
	QUEUE6_WPTR_POLL_PAGE_EXCEPTION 26 26
	QUEUE7_WPTR_POLL_PAGE_EXCEPTION 27 27
regSDMA0_STATUS6_REG 0 0x7c 3 0 0
	ID 0 1
	TH1F32_INSTR_PTR 2 15
	TH1_EXCEPTION 16 31
regSDMA0_STATUS_REG 0 0x25 31 0 0
	IDLE 0 0
	REG_IDLE 1 1
	RB_EMPTY 2 2
	RB_FULL 3 3
	RB_CMD_IDLE 4 4
	RB_CMD_FULL 5 5
	IB_CMD_IDLE 6 6
	IB_CMD_FULL 7 7
	BLOCK_IDLE 8 8
	INSIDE_IB 9 9
	EX_IDLE 10 10
	CGCG_FENCE 11 11
	PACKET_READY 12 12
	MC_WR_IDLE 13 13
	SRBM_IDLE 14 14
	CONTEXT_EMPTY 15 15
	DELTA_RPTR_FULL 16 16
	RB_MC_RREQ_IDLE 17 17
	IB_MC_RREQ_IDLE 18 18
	MC_RD_IDLE 19 19
	DELTA_RPTR_EMPTY 20 20
	MC_RD_RET_STALL 21 21
	MC_RD_NO_POLL_IDLE 22 22
	DRM_IDLE 23 23
	DRM_MASK_FULL 24 24
	PREV_CMD_IDLE 25 25
	SEM_IDLE 26 26
	SEM_REQ_STALL 27 27
	SEM_RESP_STATE 28 29
	INT_IDLE 30 30
	INT_REQ_STALL 31 31
regSDMA0_TILING_CONFIG 0 0x63 1 0 0
	PIPE_INTERLEAVE_SIZE 4 6
regSDMA0_TIMESTAMP_CNTL 0 0x79 1 0 0
	CAPTURE 0 0
regSDMA0_TLBI_GCR_CNTL 0 0x62 5 0 0
	TLBI_CMD_DW 0 3
	GCR_CMD_DW 4 7
	GCR_CLKEN_CYCLE 8 11
	TLBI_CREDIT 16 23
	GCR_CREDIT 24 31
regSDMA0_UCODE1_CHECKSUM 0 0x7d 1 0 0
	DATA 0 31
regSDMA0_UCODE_ADDR 0 0x5880 2 0 1
	VALUE 0 12
	THID 15 15
regSDMA0_UCODE_CHECKSUM 0 0x29 1 0 0
	DATA 0 31
regSDMA0_UCODE_DATA 0 0x5881 1 0 1
	VALUE 0 31
regSDMA0_UCODE_SELFLOAD_CONTROL 0 0x5882 4 0 1
	GPA 0 0
	SYS 1 1
	CID 4 7
	CACHE_POLICY 8 9
regSDMA0_UTCL1_CNTL 0 0x3c 9 0 0
	REDO_DELAY 0 4
	PAGE_WAIT_DELAY 5 8
	RESP_MODE 9 10
	FORCE_INVALIDATION 14 14
	FORCE_INVREQ_HEAVY 15 15
	WR_EXE_PERMS_CTRL 16 16
	RD_EXE_PERMS_CTRL 17 17
	INVACK_DELAY 18 21
	REQL2_CREDIT 24 29
regSDMA0_UTCL1_INV0 0 0x42 9 0 0
	INV_PROC_BUSY 0 0
	GPUVM_FRAG_SIZE 1 6
	GPUVM_VMID 7 10
	GPUVM_MODE 11 12
	GPUVM_HIGH 13 13
	GPUVM_TAG 14 17
	GPUVM_VMID_HIGH 18 21
	GPUVM_VMID_LOW 22 25
	INV_TYPE 26 27
regSDMA0_UTCL1_INV1 0 0x43 1 0 0
	INV_ADDR_LO 0 31
regSDMA0_UTCL1_INV2 0 0x44 3 0 0
	CPF_VMID 0 15
	CPF_FLUSH_TYPE 16 16
	CPF_FRAG_SIZE 17 22
regSDMA0_UTCL1_PAGE 0 0x3f 12 0 0
	VM_HOLE 0 0
	REQ_TYPE 1 4
	TMZ_ENABLE 5 5
	USE_MTYPE 6 9
	USE_PT_SNOOP 10 10
	USE_IO 11 11
	RD_L2_POLICY 12 13
	WR_L2_POLICY 14 15
	DMA_PAGE_SIZE 16 21
	USE_BC 22 22
	ADDR_IS_PA 23 23
	LLC_NOALLOC 24 24
regSDMA0_UTCL1_RD_STATUS 0 0x40 31 0 0
	RD_VA_FIFO_EMPTY 0 0
	RD_REG_ENTRY_EMPTY 1 1
	RD_PAGE_FIFO_EMPTY 2 2
	RD_REQ_FIFO_EMPTY 3 3
	RD_VA_REQ_FIFO_EMPTY 4 4
	RESERVED0 5 5
	RESERVED1 6 6
	META_Q_EMPTY 7 7
	RD_VA_FIFO_FULL 8 8
	RD_REG_ENTRY_FULL 9 9
	RD_PAGE_FIFO_FULL 10 10
	RD_REQ_FIFO_FULL 11 11
	RD_VA_REQ_FIFO_FULL 12 12
	RESERVED2 13 13
	RESERVED3 14 14
	META_Q_FULL 15 15
	RD_L2_INTF_IDLE 16 16
	RD_REQRET_IDLE 17 17
	RD_REQ_IDLE 18 18
	RD_MERGE_TYPE 19 20
	RD_MERGE_DATA_PA_READY 21 21
	RD_MERGE_META_PA_READY 22 22
	RD_MERGE_REG_READY 23 23
	RD_MERGE_PAGE_FIFO_READY 24 24
	RD_MERGE_REQ_FIFO_READY 25 25
	RESERVED4 26 26
	RD_MERGE_OUT_RTR 27 27
	RDREQ_IN_RTR 28 28
	RDREQ_OUT_RTR 29 29
	INV_BUSY 30 30
	DBIT_REQ_IDLE 31 31
regSDMA0_UTCL1_RD_XNACK0 0 0x45 1 0 0
	XNACK_FAULT_ADDR_LO 0 31
regSDMA0_UTCL1_RD_XNACK1 0 0x46 8 0 0
	XNACK_FAULT_ADDR_HI 0 3
	XNACK_FAULT_VMID 4 7
	XNACK_FAULT_VECTOR 8 9
	XNACK_NULL_VECTOR 10 11
	XNACK_TIMEOUT_VECTOR 12 13
	XNACK_FAULT_FLAG 14 14
	XNACK_NULL_FLAG 15 15
	XNACK_TIMEOUT_FLAG 16 16
regSDMA0_UTCL1_TIMEOUT 0 0x3e 1 0 0
	XNACK_LIMIT 0 15
regSDMA0_UTCL1_WATERMK 0 0x3d 8 0 0
	WR_REQ_FIFO_WATERMK 0 3
	WR_REQ_FIFO_DEPTH_STEP 4 5
	RD_REQ_FIFO_WATERMK 6 9
	RD_REQ_FIFO_DEPTH_STEP 10 11
	WR_PAGE_FIFO_WATERMK 12 15
	WR_PAGE_FIFO_DEPTH_STEP 16 17
	RD_PAGE_FIFO_WATERMK 18 21
	RD_PAGE_FIFO_DEPTH_STEP 22 23
regSDMA0_UTCL1_WR_STATUS 0 0x41 31 0 0
	WR_VA_FIFO_EMPTY 0 0
	WR_REG_ENTRY_EMPTY 1 1
	WR_PAGE_FIFO_EMPTY 2 2
	WR_REQ_FIFO_EMPTY 3 3
	WR_VA_REQ_FIFO_EMPTY 4 4
	WR_DATA2_EMPTY 5 5
	WR_DATA1_EMPTY 6 6
	RESERVED0 7 7
	WR_VA_FIFO_FULL 8 8
	WR_REG_ENTRY_FULL 9 9
	WR_PAGE_FIFO_FULL 10 10
	WR_REQ_FIFO_FULL 11 11
	WR_VA_REQ_FIFO_FULL 12 12
	WR_DATA2_FULL 13 13
	WR_DATA1_FULL 14 14
	F32_WR_RTR 15 15
	WR_L2_INTF_IDLE 16 16
	WR_REQRET_IDLE 17 17
	WR_REQ_IDLE 18 18
	WR_MERGE_TYPE 19 20
	WR_MERGE_DATA_PA_READY 21 21
	WR_MERGE_META_PA_READY 22 22
	WR_MERGE_REG_READY 23 23
	WR_MERGE_PAGE_FIFO_READY 24 24
	WR_MERGE_REQ_FIFO_READY 25 25
	WR_MERGE_DATA_SEL 26 26
	WR_MERGE_OUT_RTR 27 27
	WRREQ_IN_RTR 28 28
	WRREQ_OUT_RTR 29 29
	WRREQ_IN_DATA1_RTR 30 30
	WRREQ_IN_DATA2_RTR 31 31
regSDMA0_UTCL1_WR_XNACK0 0 0x47 1 0 0
	XNACK_FAULT_ADDR_LO 0 31
regSDMA0_UTCL1_WR_XNACK1 0 0x48 8 0 0
	XNACK_FAULT_ADDR_HI 0 3
	XNACK_FAULT_VMID 4 7
	XNACK_FAULT_VECTOR 8 9
	XNACK_NULL_VECTOR 10 11
	XNACK_TIMEOUT_VECTOR 12 13
	XNACK_FAULT_FLAG 14 14
	XNACK_NULL_FLAG 15 15
	XNACK_TIMEOUT_FLAG 16 16
regSDMA0_VERSION 0 0x35 3 0 0
	MINVER 0 6
	MAJVER 8 14
	REV 16 21
regSDMA0_VIRT_RESET_REQ 0 0x5890 2 0 1
	VF 0 15
	PF 31 31
regSDMA0_VM_CNTL 0 0x5899 1 0 1
	CMD 0 3
regSDMA0_VM_CTX_CNTL 0 0x588f 4 0 1
	PRIV 0 0
	VMID 4 7
	MEM_PHY 8 9
	BUSY_STATUS_REPORT_ENABLE 16 16
regSDMA0_VM_CTX_HI 0 0x588d 1 0 1
	ADDR 0 31
regSDMA0_VM_CTX_LO 0 0x588c 1 0 1
	ADDR 2 31
regSDMA0_WATCHDOG_CNTL 0 0x2e 2 0 0
	QUEUE_HANG_COUNT 0 7
	CMD_TIMEOUT_COUNT 8 15
regSDMA1_ACTIVE_FCN_ID 0 0x58ae 3 0 1
	VFID 0 3
	RESERVED 4 30
	VF 31 31
regSDMA1_AQL_STATUS 0 0x65f 2 0 0
	COMPLETE_SIGNAL_EMPTY 0 0
	INVALID_CMD_EMPTY 1 1
regSDMA1_ATOMIC_CNTL 0 0x639 2 0 0
	LOOP_TIMER 0 30
	ATOMIC_RTN_INT_ENABLE 31 31
regSDMA1_ATOMIC_PREOP_HI 0 0x63b 1 0 0
	DATA 0 31
regSDMA1_ATOMIC_PREOP_LO 0 0x63a 1 0 0
	DATA 0 31
regSDMA1_BA_THRESHOLD 0 0x633 2 0 0
	READ_THRES 0 9
	WRITE_THRES 16 25
regSDMA1_BROADCAST_UCODE_ADDR 0 0x58a6 2 0 1
	VALUE 0 12
	THID 15 15
regSDMA1_BROADCAST_UCODE_DATA 0 0x58a7 1 0 1
	VALUE 0 31
regSDMA1_CE_CTRL 0 0x67e 5 0 0
	RD_LUT_WATERMARK 0 2
	RD_LUT_DEPTH 3 4
	WR_AFIFO_WATERMARK 5 7
	CE_DCC_READ_128B_ENABLE 8 8
	RESERVED 9 31
regSDMA1_CHICKEN_BITS 0 0x61d 21 0 0
	STALL_ON_TRANS_FULL_ENABLE 1 1
	STALL_ON_NO_FREE_DATA_BUFFER_ENABLE 2 2
	BACK_COMPAT_ENABLE 3 3
	SRBM_POLL_RETRYING 5 5
	RD_BURST 6 7
	WR_BURST 8 9
	COMBINE_256B_WAIT_CYCLE 10 13
	WR_COMBINE_256B_ENABLE 14 14
	RD_COMBINE_256B_ENABLE 15 15
	COPY_OVERLAP_ENABLE 16 16
	RAW_CHECK_ENABLE 17 17
	T2L_256B_ENABLE 18 18
	SOFT_OVERRIDE_GCR_FGCG 19 19
	SOFT_OVERRIDE_GRBM_FGCG 20 20
	SOFT_OVERRIDE_CH_FGCG 21 21
	SOFT_OVERRIDE_UTCL2_INVREQ_FGCG 22 22
	SOFT_OVERRIDE_UTCL1_FGCG 23 23
	CG_STATUS_OUTPUT 24 24
	SW_FREEZE_ENABLE 25 25
	DRAM_ECC_COPY_MODE_CNTL 26 26
	RESERVED 27 31
regSDMA1_CHICKEN_BITS_2 0 0x64b 14 0 0
	F32_CMD_PROC_DELAY 0 3
	F32_SEND_POSTCODE_EN 4 4
	UCODE_BUF_DS_EN 6 6
	UCODE_SELFLOAD_THREAD_OVERLAP 7 7
	WPTR_POLL_OUTSTANDING 8 11
	RESERVED_14_12 12 14
	RESERVED_15 15 15
	RB_FIFO_WATERMARK 16 17
	IB_FIFO_WATERMARK 18 19
	RESERVED_22_20 20 22
	CH_RD_WATERMARK 23 24
	CH_WR_WATERMARK 25 29
	CH_WR_WATERMARK_LSB 30 30
	PIO_VFID_SOURCE 31 31
regSDMA1_CLOCK_GATING_STATUS 0 0x675 6 0 0
	DYN_CLK_GATE_STATUS 0 0
	CE_CLK_GATE_STATUS 2 2
	CE_BC_CLK_GATE_STATUS 3 3
	CE_NBC_CLK_GATE_STATUS 4 4
	REG_CLK_GATE_STATUS 5 5
	F32_CLK_GATE_STATUS 6 6
regSDMA1_CNTL 0 0x61c 19 0 0
	TRAP_ENABLE 0 0
	SEM_WAIT_INT_ENABLE 2 2
	DATA_SWAP_ENABLE 3 3
	FENCE_SWAP_ENABLE 4 4
	MIDCMD_PREEMPT_ENABLE 5 5
	PIO_DONE_ACK_ENABLE 6 6
	TMZ_MIDCMD_PREEMPT_ENABLE 8 8
	MIDCMD_EXPIRE_ENABLE 9 9
	CP_MES_INT_ENABLE 10 10
	PAGE_RETRY_TIMEOUT_INT_ENABLE 11 11
	PAGE_NULL_INT_ENABLE 12 12
	PAGE_FAULT_INT_ENABLE 13 13
	CH_PERFCNT_ENABLE 16 16
	MIDCMD_WORLDSWITCH_ENABLE 17 17
	DRM_RESTORE_ENABLE 19 19
	CTXEMPTY_INT_ENABLE 28 28
	FROZEN_INT_ENABLE 29 29
	IB_PREEMPT_INT_ENABLE 30 30
	RB_PREEMPT_INT_ENABLE 31 31
regSDMA1_CNTL1 0 0x627 1 0 0
	WPTR_POLL_FREQUENCY 2 15
regSDMA1_CONTEXT_REG_TYPE0 0 0x58b1 20 0 1
	SDMA1_QUEUE0_RB_CNTL 0 0
	SDMA1_QUEUE0_RB_BASE 1 1
	SDMA1_QUEUE0_RB_BASE_HI 2 2
	SDMA1_QUEUE0_RB_RPTR 3 3
	SDMA1_QUEUE0_RB_RPTR_HI 4 4
	SDMA1_QUEUE0_RB_WPTR 5 5
	SDMA1_QUEUE0_RB_WPTR_HI 6 6
	RESERVED7 7 7
	SDMA1_QUEUE0_RB_RPTR_ADDR_HI 8 8
	SDMA1_QUEUE0_RB_RPTR_ADDR_LO 9 9
	SDMA1_QUEUE0_IB_CNTL 10 10
	SDMA1_QUEUE0_IB_RPTR 11 11
	SDMA1_QUEUE0_IB_OFFSET 12 12
	SDMA1_QUEUE0_IB_BASE_LO 13 13
	SDMA1_QUEUE0_IB_BASE_HI 14 14
	SDMA1_QUEUE0_IB_SIZE 15 15
	SDMA1_QUEUE0_SKIP_CNTL 16 16
	SDMA1_QUEUE0_CONTEXT_STATUS 17 17
	SDMA1_QUEUE0_DOORBELL 18 18
	RESERVED31_19 19 31
regSDMA1_CONTEXT_REG_TYPE1 0 0x58b2 16 0 1
	RESERVED8_0 0 8
	SDMA1_QUEUE0_DOORBELL_LOG 9 9
	RESERVED10 10 10
	SDMA1_QUEUE0_DOORBELL_OFFSET 11 11
	SDMA1_QUEUE0_CSA_ADDR_LO 12 12
	SDMA1_QUEUE0_CSA_ADDR_HI 13 13
	SDMA1_QUEUE0_SCHEDULE_CNTL 14 14
	SDMA1_QUEUE0_IB_SUB_REMAIN 15 15
	SDMA1_QUEUE0_PREEMPT 16 16
	SDMA1_QUEUE0_DUMMY_REG 17 17
	SDMA1_QUEUE0_RB_WPTR_POLL_ADDR_HI 18 18
	SDMA1_QUEUE0_RB_WPTR_POLL_ADDR_LO 19 19
	SDMA1_QUEUE0_RB_AQL_CNTL 20 20
	SDMA1_QUEUE0_MINOR_PTR_UPDATE 21 21
	SDMA1_QUEUE0_RB_PREEMPT 22 22
	RESERVED 23 31
regSDMA1_CONTEXT_REG_TYPE2 0 0x58b3 13 0 1
	SDMA1_QUEUE0_MIDCMD_DATA0 0 0
	SDMA1_QUEUE0_MIDCMD_DATA1 1 1
	SDMA1_QUEUE0_MIDCMD_DATA2 2 2
	SDMA1_QUEUE0_MIDCMD_DATA3 3 3
	SDMA1_QUEUE0_MIDCMD_DATA4 4 4
	SDMA1_QUEUE0_MIDCMD_DATA5 5 5
	SDMA1_QUEUE0_MIDCMD_DATA6 6 6
	SDMA1_QUEUE0_MIDCMD_DATA7 7 7
	SDMA1_QUEUE0_MIDCMD_DATA8 8 8
	SDMA1_QUEUE0_MIDCMD_DATA9 9 9
	SDMA1_QUEUE0_MIDCMD_DATA10 10 10
	SDMA1_QUEUE0_MIDCMD_CNTL 11 11
	RESERVED 14 31
regSDMA1_CRD_CNTL 0 0x65b 5 0 0
	DRM_CREDIT 0 6
	MC_WRREQ_CREDIT 7 12
	MC_RDREQ_CREDIT 13 18
	CH_WRREQ_CREDIT 19 24
	CH_RDREQ_CREDIT 25 30
regSDMA1_DEC_START 0 0x600 1 0 0
	START 0 31
regSDMA1_EA_DBIT_ADDR_DATA 0 0x660 1 0 0
	VALUE 0 31
regSDMA1_EA_DBIT_ADDR_INDEX 0 0x661 1 0 0
	VALUE 0 2
regSDMA1_EDC_CONFIG 0 0x632 3 0 0
	WRITE_DIS 0 0
	DIS_EDC 1 1
	ECC_INT_ENABLE 2 2
regSDMA1_EDC_COUNTER 0 0x636 17 0 0
	SDMA_UCODE_BUF_DED 0 0
	SDMA_UCODE_BUF_SEC 1 1
	SDMA_RB_CMD_BUF_SED 2 2
	SDMA_IB_CMD_BUF_SED 3 3
	SDMA_UTCL1_RD_FIFO_SED 4 4
	SDMA_UTCL1_RDBST_FIFO_SED 5 5
	SDMA_DATA_LUT_FIFO_SED 6 6
	SDMA_MBANK_DATA_BUF0_SED 7 7
	SDMA_MBANK_DATA_BUF1_SED 8 8
	SDMA_MBANK_DATA_BUF2_SED 9 9
	SDMA_MBANK_DATA_BUF3_SED 10 10
	SDMA_MBANK_DATA_BUF4_SED 11 11
	SDMA_MBANK_DATA_BUF5_SED 12 12
	SDMA_MBANK_DATA_BUF6_SED 13 13
	SDMA_MBANK_DATA_BUF7_SED 14 14
	SDMA_SPLIT_DAT_BUF_SED 15 15
	SDMA_MC_WR_ADDR_FIFO_SED 16 16
regSDMA1_EDC_COUNTER_CLEAR 0 0x637 1 0 0
	DUMMY 0 0
regSDMA1_ERROR_LOG 0 0x650 2 0 0
	OVERRIDE 0 15
	STATUS 16 31
regSDMA1_F32_CNTL 0 0x58ba 10 0 1
	HALT 0 0
	DBG_SELECT_BITS 2 7
	TH0_CHECKSUM_CLR 8 8
	TH0_RESET 9 9
	TH0_ENABLE 10 10
	TH1_CHECKSUM_CLR 12 12
	TH1_RESET 13 13
	TH1_ENABLE 14 14
	TH0_PRIORITY 16 23
	TH1_PRIORITY 24 31
regSDMA1_F32_COUNTER 0 0x655 1 0 0
	VALUE 0 31
regSDMA1_F32_MISC_CNTL 0 0x60b 1 0 0
	F32_WAKEUP 0 0
regSDMA1_FED_STATUS 0 0x67f 7 0 0
	RB_FETCH_ECC 0 0
	IB_FETCH_ECC 1 1
	F32_DATA_ECC 2 2
	WPTR_ATOMIC_ECC 3 3
	COPY_DATA_ECC 4 4
	COPY_METADATA_ECC 5 5
	SELFLOAD_UCODE_ECC 6 6
regSDMA1_FREEZE 0 0x62b 4 0 0
	PREEMPT 0 0
	FREEZE 4 4
	FROZEN 5 5
	F32_FREEZE 6 6
regSDMA1_GB_ADDR_CONFIG 0 0x61e 6 0 0
	NUM_PIPES 0 2
	PIPE_INTERLEAVE_SIZE 3 5
	MAX_COMPRESSED_FRAGS 6 7
	NUM_PKRS 8 10
	NUM_SHADER_ENGINES 19 20
	NUM_RB_PER_SE 26 27
regSDMA1_GB_ADDR_CONFIG_READ 0 0x61f 6 0 0
	NUM_PIPES 0 2
	PIPE_INTERLEAVE_SIZE 3 5
	MAX_COMPRESSED_FRAGS 6 7
	NUM_PKRS 8 10
	NUM_SHADER_ENGINES 19 20
	NUM_RB_PER_SE 26 27
regSDMA1_GLOBAL_QUANTUM 0 0x64f 2 0 0
	GLOBAL_FOCUS_QUANTUM 0 7
	GLOBAL_NORMAL_QUANTUM 8 15
regSDMA1_GLOBAL_TIMESTAMP_HI 0 0x610 1 0 0
	DATA 0 31
regSDMA1_GLOBAL_TIMESTAMP_LO 0 0x60f 1 0 0
	DATA 0 31
regSDMA1_GPU_IOV_VIOLATION_LOG 0 0x65d 6 0 0
	VIOLATION_STATUS 0 0
	MULTIPLE_VIOLATION_STATUS 1 1
	ADDRESS 2 19
	WRITE_OPERATION 20 20
	VF 21 21
	VFID 22 25
regSDMA1_GPU_IOV_VIOLATION_LOG2 0 0x671 1 0 0
	INITIATOR_ID 0 9
regSDMA1_HASH 0 0x664 4 0 0
	CHANNEL_BITS 0 2
	BANK_BITS 4 6
	CHANNEL_XOR_COUNT 8 10
	BANK_XOR_COUNT 12 14
regSDMA1_HBM_PAGE_CONFIG 0 0x628 1 0 0
	PAGE_SIZE_EXPONENT 0 1
regSDMA1_HOLE_ADDR_HI 0 0x673 1 0 0
	VALUE 0 31
regSDMA1_HOLE_ADDR_LO 0 0x672 1 0 0
	VALUE 0 31
regSDMA1_IB_OFFSET_FETCH 0 0x623 1 0 0
	OFFSET 2 21
regSDMA1_ID 0 0x634 1 0 0
	DEVICE_ID 0 7
regSDMA1_INT_STATUS 0 0x670 1 0 0
	DATA 0 31
regSDMA1_PERFCNT_MISC_CNTL 0 0x3e2f 1 0 1
	CMD_OP 0 15
regSDMA1_PERFCNT_PERFCOUNTER0_CFG 0 0x3e2c 5 0 1
	PERF_SEL 0 7
	PERF_SEL_END 8 15
	PERF_MODE 24 27
	ENABLE 28 28
	CLEAR 29 29
regSDMA1_PERFCNT_PERFCOUNTER1_CFG 0 0x3e2d 5 0 1
	PERF_SEL 0 7
	PERF_SEL_END 8 15
	PERF_MODE 24 27
	ENABLE 28 28
	CLEAR 29 29
regSDMA1_PERFCNT_PERFCOUNTER_HI 0 0x366d 2 0 1
	COUNTER_HI 0 15
	COMPARE_VALUE 16 31
regSDMA1_PERFCNT_PERFCOUNTER_LO 0 0x366c 1 0 1
	COUNTER_LO 0 31
regSDMA1_PERFCNT_PERFCOUNTER_RSLT_CNTL 0 0x3e2e 6 0 1
	PERF_COUNTER_SELECT 0 3
	START_TRIGGER 8 15
	STOP_TRIGGER 16 23
	ENABLE_ANY 24 24
	CLEAR_ALL 25 25
	STOP_ALL_ON_SATURATE 26 26
regSDMA1_PERFCOUNTER0_HI 0 0x366f 1 0 1
	PERFCOUNTER_HI 0 31
regSDMA1_PERFCOUNTER0_LO 0 0x366e 1 0 1
	PERFCOUNTER_LO 0 31
regSDMA1_PERFCOUNTER0_SELECT 0 0x3e30 5 0 1
	PERF_SEL 0 9
	PERF_SEL1 10 19
	CNTR_MODE 20 23
	PERF_MODE1 24 27
	PERF_MODE 28 31
regSDMA1_PERFCOUNTER0_SELECT1 0 0x3e31 4 0 1
	PERF_SEL2 0 9
	PERF_SEL3 10 19
	PERF_MODE3 24 27
	PERF_MODE2 28 31
regSDMA1_PERFCOUNTER1_HI 0 0x3671 1 0 1
	PERFCOUNTER_HI 0 31
regSDMA1_PERFCOUNTER1_LO 0 0x3670 1 0 1
	PERFCOUNTER_LO 0 31
regSDMA1_PERFCOUNTER1_SELECT 0 0x3e32 5 0 1
	PERF_SEL 0 9
	PERF_SEL1 10 19
	CNTR_MODE 20 23
	PERF_MODE1 24 27
	PERF_MODE 28 31
regSDMA1_PERFCOUNTER1_SELECT1 0 0x3e33 4 0 1
	PERF_SEL2 0 9
	PERF_SEL3 10 19
	PERF_MODE3 24 27
	PERF_MODE2 28 31
regSDMA1_PHYSICAL_ADDR_HI 0 0x64e 1 0 0
	ADDR 0 15
regSDMA1_PHYSICAL_ADDR_LO 0 0x64d 4 0 0
	D_VALID 0 0
	DIRTY 1 1
	PHY_VALID 2 2
	ADDR 12 31
regSDMA1_POWER_CNTL 0 0x61a 1 0 0
	LS_ENABLE 8 8
regSDMA1_PROCESS_QUANTUM0 0 0x62c 4 0 0
	PROCESS0_QUANTUM 0 7
	PROCESS1_QUANTUM 8 15
	PROCESS2_QUANTUM 16 23
	PROCESS3_QUANTUM 24 31
regSDMA1_PROCESS_QUANTUM1 0 0x62d 4 0 0
	PROCESS4_QUANTUM 0 7
	PROCESS5_QUANTUM 8 15
	PROCESS6_QUANTUM 16 23
	PROCESS7_QUANTUM 24 31
regSDMA1_PROGRAM 0 0x624 1 0 0
	STREAM 0 31
regSDMA1_PUB_DUMMY_REG0 0 0x651 1 0 0
	VALUE 0 31
regSDMA1_PUB_DUMMY_REG1 0 0x652 1 0 0
	VALUE 0 31
regSDMA1_PUB_DUMMY_REG2 0 0x653 1 0 0
	VALUE 0 31
regSDMA1_PUB_DUMMY_REG3 0 0x654 1 0 0
	VALUE 0 31
regSDMA1_PUB_REG_TYPE0 0 0x58b4 15 0 1
	SDMA1_DEC_START 0 0
	RESERVED_10_1 1 10
	SDMA1_F32_MISC_CNTL 11 11
	SDMA1_GLOBAL_TIMESTAMP_LO 15 15
	SDMA1_GLOBAL_TIMESTAMP_HI 16 16
	RESERVED22 22 22
	RESERVED23 23 23
	RESERVED24 24 24
	RESERVED25 25 25
	SDMA1_POWER_CNTL 26 26
	RESERVED27 27 27
	SDMA1_CNTL 28 28
	SDMA1_CHICKEN_BITS 29 29
	SDMA1_GB_ADDR_CONFIG 30 30
	SDMA1_GB_ADDR_CONFIG_READ 31 31
regSDMA1_PUB_REG_TYPE1 0 0x58b5 32 0 1
	SDMA1_RB_RPTR_FETCH 0 0
	SDMA1_RB_RPTR_FETCH_HI 1 1
	SDMA1_SEM_WAIT_FAIL_TIMER_CNTL 2 2
	SDMA1_IB_OFFSET_FETCH 3 3
	SDMA1_PROGRAM 4 4
	SDMA1_STATUS_REG 5 5
	SDMA1_STATUS1_REG 6 6
	SDMA1_CNTL1 7 7
	SDMA1_HBM_PAGE_CONFIG 8 8
	SDMA1_UCODE_CHECKSUM 9 9
	RESERVED10 10 10
	SDMA1_FREEZE 11 11
	SDMA1_PROCESS_QUANTUM0 12 12
	SDMA1_PROCESS_QUANTUM1 13 13
	SDMA1_WATCHDOG_CNTL 14 14
	RESERVED15 15 15
	RESERVED16 16 16
	RESERVED17 17 17
	SDMA1_EDC_CONFIG 18 18
	SDMA1_BA_THRESHOLD 19 19
	SDMA1_ID 20 20
	SDMA1_VERSION 21 21
	SDMA1_EDC_COUNTER 22 22
	SDMA1_EDC_COUNTER_CLEAR 23 23
	SDMA1_STATUS2_REG 24 24
	SDMA1_ATOMIC_CNTL 25 25
	SDMA1_ATOMIC_PREOP_LO 26 26
	SDMA1_ATOMIC_PREOP_HI 27 27
	SDMA1_UTCL1_CNTL 28 28
	SDMA1_UTCL1_WATERMK 29 29
	SDMA1_UTCL1_TIMEOUT 30 30
	SDMA1_UTCL1_PAGE 31 31
regSDMA1_PUB_REG_TYPE2 0 0x58b6 30 0 1
	SDMA1_UTCL1_RD_STATUS 0 0
	SDMA1_UTCL1_WR_STATUS 1 1
	SDMA1_UTCL1_INV0 2 2
	SDMA1_UTCL1_INV1 3 3
	SDMA1_UTCL1_INV2 4 4
	SDMA1_UTCL1_RD_XNACK0 5 5
	SDMA1_UTCL1_RD_XNACK1 6 6
	SDMA1_UTCL1_WR_XNACK0 7 7
	SDMA1_UTCL1_WR_XNACK1 8 8
	SDMA1_RELAX_ORDERING_LUT 10 10
	SDMA1_CHICKEN_BITS_2 11 11
	SDMA1_STATUS3_REG 12 12
	SDMA1_PHYSICAL_ADDR_LO 13 13
	SDMA1_PHYSICAL_ADDR_HI 14 14
	SDMA1_GLOBAL_QUANTUM 15 15
	SDMA1_ERROR_LOG 16 16
	SDMA1_PUB_DUMMY_REG0 17 17
	SDMA1_PUB_DUMMY_REG1 18 18
	SDMA1_PUB_DUMMY_REG2 19 19
	SDMA1_PUB_DUMMY_REG3 20 20
	SDMA1_F32_COUNTER 21 21
	RESERVE_22_22 22 22
	RESERVED23 23 23
	RESERVED24 24 24
	RESERVED25 25 25
	RESERVED26 26 26
	SDMA1_CRD_CNTL 27 27
	SDMA1_RLC_CGCG_CTRL 28 28
	SDMA1_GPU_IOV_VIOLATION_LOG 29 29
	SDMA1_AQL_STATUS 31 31
regSDMA1_PUB_REG_TYPE3 0 0x58b7 32 0 1
	SDMA1_EA_DBIT_ADDR_DATA 0 0
	SDMA1_EA_DBIT_ADDR_INDEX 1 1
	SDMA1_TLBI_GCR_CNTL 2 2
	SDMA1_TILING_CONFIG 3 3
	SDMA1_HASH 4 4
	RESERVED5 5 5
	RESERVED 6 6
	RESERVED7 7 7
	SDMA1_CE_CTRL 8 8
	SDMA1_FED_STATUS 9 9
	RESERVED10 10 10
	RESERVED11 11 11
	RESERVED12 12 12
	RESERVED13 13 13
	RESERVED14 14 14
	RESERVED15 15 15
	SDMA1_INT_STATUS 16 16
	SDMA1_GPU_IOV_VIOLATION_LOG2 17 17
	SDMA1_HOLE_ADDR_LO 18 18
	SDMA1_HOLE_ADDR_HI 19 19
	RESERVED20 20 20
	SDMA1_CLOCK_GATING_STATUS 21 21
	SDMA1_STATUS4_REG 22 22
	SDMA1_SCRATCH_RAM_DATA 23 23
	SDMA1_SCRATCH_RAM_ADDR 24 24
	SDMA1_TIMESTAMP_CNTL 25 25
	RESERVED26 26 26
	RESERVED27 27 27
	SDMA1_STATUS5_REG 28 28
	SDMA1_QUEUE_RESET_REQ 29 29
	SDMA1_STATUS6_REG 30 30
	SDMA1_UCODE1_CHECKSUM 31 31
regSDMA1_QUEUE0_CONTEXT_STATUS 0 0x691 10 0 0
	SELECTED 0 0
	USE_IB 1 1
	IDLE 2 2
	EXPIRED 3 3
	EXCEPTION 4 6
	CTXSW_ABLE 7 7
	PREEMPT_DISABLE 10 10
	RPTR_WB_IDLE 11 11
	WPTR_UPDATE_PENDING 12 12
	WPTR_UPDATE_FAIL_COUNT 16 23
regSDMA1_QUEUE0_CSA_ADDR_HI 0 0x6ad 1 0 0
	ADDR 0 31
regSDMA1_QUEUE0_CSA_ADDR_LO 0 0x6ac 1 0 0
	ADDR 2 31
regSDMA1_QUEUE0_DOORBELL 0 0x692 2 0 0
	ENABLE 28 28
	CAPTURED 30 30
regSDMA1_QUEUE0_DOORBELL_LOG 0 0x6a9 2 0 0
	BE_ERROR 0 0
	DATA 2 31
regSDMA1_QUEUE0_DOORBELL_OFFSET 0 0x6ab 1 0 0
	OFFSET 2 27
regSDMA1_QUEUE0_DUMMY_REG 0 0x6b1 1 0 0
	DUMMY 0 31
regSDMA1_QUEUE0_IB_BASE_HI 0 0x68e 1 0 0
	ADDR 0 31
regSDMA1_QUEUE0_IB_BASE_LO 0 0x68d 1 0 0
	ADDR 5 31
regSDMA1_QUEUE0_IB_CNTL 0 0x68a 5 0 0
	IB_ENABLE 0 0
	IB_SWAP_ENABLE 4 4
	SWITCH_INSIDE_IB 8 8
	CMD_VMID 16 19
	IB_PRIV 31 31
regSDMA1_QUEUE0_IB_OFFSET 0 0x68c 1 0 0
	OFFSET 2 21
regSDMA1_QUEUE0_IB_RPTR 0 0x68b 1 0 0
	OFFSET 2 21
regSDMA1_QUEUE0_IB_SIZE 0 0x68f 1 0 0
	SIZE 0 19
regSDMA1_QUEUE0_IB_SUB_REMAIN 0 0x6af 1 0 0
	SIZE 0 13
regSDMA1_QUEUE0_MIDCMD_CNTL 0 0x6cb 4 0 0
	DATA_VALID 0 0
	COPY_MODE 1 1
	SPLIT_STATE 4 7
	ALLOW_PREEMPT 8 8
regSDMA1_QUEUE0_MIDCMD_DATA0 0 0x6c0 1 0 0
	DATA0 0 31
regSDMA1_QUEUE0_MIDCMD_DATA1 0 0x6c1 1 0 0
	DATA1 0 31
regSDMA1_QUEUE0_MIDCMD_DATA10 0 0x6ca 1 0 0
	DATA10 0 31
regSDMA1_QUEUE0_MIDCMD_DATA2 0 0x6c2 1 0 0
	DATA2 0 31
regSDMA1_QUEUE0_MIDCMD_DATA3 0 0x6c3 1 0 0
	DATA3 0 31
regSDMA1_QUEUE0_MIDCMD_DATA4 0 0x6c4 1 0 0
	DATA4 0 31
regSDMA1_QUEUE0_MIDCMD_DATA5 0 0x6c5 1 0 0
	DATA5 0 31
regSDMA1_QUEUE0_MIDCMD_DATA6 0 0x6c6 1 0 0
	DATA6 0 31
regSDMA1_QUEUE0_MIDCMD_DATA7 0 0x6c7 1 0 0
	DATA7 0 31
regSDMA1_QUEUE0_MIDCMD_DATA8 0 0x6c8 1 0 0
	DATA8 0 31
regSDMA1_QUEUE0_MIDCMD_DATA9 0 0x6c9 1 0 0
	DATA9 0 31
regSDMA1_QUEUE0_MINOR_PTR_UPDATE 0 0x6b5 1 0 0
	ENABLE 0 0
regSDMA1_QUEUE0_PREEMPT 0 0x6b0 1 0 0
	IB_PREEMPT 0 0
regSDMA1_QUEUE0_RB_AQL_CNTL 0 0x6b4 6 0 0
	AQL_ENABLE 0 0
	AQL_PACKET_SIZE 1 7
	PACKET_STEP 8 15
	MIDCMD_PREEMPT_ENABLE 16 16
	MIDCMD_PREEMPT_DATA_RESTORE 17 17
	OVERLAP_ENABLE 18 18
regSDMA1_QUEUE0_RB_BASE 0 0x681 1 0 0
	ADDR 0 31
regSDMA1_QUEUE0_RB_BASE_HI 0 0x682 1 0 0
	ADDR 0 23
regSDMA1_QUEUE0_RB_CNTL 0 0x680 11 0 0
	RB_ENABLE 0 0
	RB_SIZE 1 5
	WPTR_POLL_ENABLE 8 8
	RB_SWAP_ENABLE 9 9
	WPTR_POLL_SWAP_ENABLE 10 10
	F32_WPTR_POLL_ENABLE 11 11
	RPTR_WRITEBACK_ENABLE 12 12
	RPTR_WRITEBACK_SWAP_ENABLE 13 13
	RPTR_WRITEBACK_TIMER 16 20
	RB_PRIV 23 23
	RB_VMID 24 27
regSDMA1_QUEUE0_RB_PREEMPT 0 0x6b6 1 0 0
	PREEMPT_REQ 0 0
regSDMA1_QUEUE0_RB_RPTR 0 0x683 1 0 0
	OFFSET 0 31
regSDMA1_QUEUE0_RB_RPTR_ADDR_HI 0 0x688 1 0 0
	ADDR 0 31
regSDMA1_QUEUE0_RB_RPTR_ADDR_LO 0 0x689 1 0 0
	ADDR 2 31
regSDMA1_QUEUE0_RB_RPTR_HI 0 0x684 1 0 0
	OFFSET 0 31
regSDMA1_QUEUE0_RB_WPTR 0 0x685 1 0 0
	OFFSET 0 31
regSDMA1_QUEUE0_RB_WPTR_HI 0 0x686 1 0 0
	OFFSET 0 31
regSDMA1_QUEUE0_RB_WPTR_POLL_ADDR_HI 0 0x6b2 1 0 0
	ADDR 0 31
regSDMA1_QUEUE0_RB_WPTR_POLL_ADDR_LO 0 0x6b3 1 0 0
	ADDR 2 31
regSDMA1_QUEUE0_SCHEDULE_CNTL 0 0x6ae 4 0 0
	GLOBAL_ID 0 1
	PROCESS_ID 2 4
	LOCAL_ID 6 7
	CONTEXT_QUANTUM 8 15
regSDMA1_QUEUE0_SKIP_CNTL 0 0x690 1 0 0
	SKIP_COUNT 0 19
regSDMA1_QUEUE1_CONTEXT_STATUS 0 0x6e9 9 0 0
	SELECTED 0 0
	IDLE 2 2
	EXPIRED 3 3
	EXCEPTION 4 6
	CTXSW_ABLE 7 7
	PREEMPT_DISABLE 10 10
	RPTR_WB_IDLE 11 11
	WPTR_UPDATE_PENDING 12 12
	WPTR_UPDATE_FAIL_COUNT 16 23
regSDMA1_QUEUE1_CSA_ADDR_HI 0 0x705 1 0 0
	ADDR 0 31
regSDMA1_QUEUE1_CSA_ADDR_LO 0 0x704 1 0 0
	ADDR 2 31
regSDMA1_QUEUE1_DOORBELL 0 0x6ea 2 0 0
	ENABLE 28 28
	CAPTURED 30 30
regSDMA1_QUEUE1_DOORBELL_LOG 0 0x701 2 0 0
	BE_ERROR 0 0
	DATA 2 31
regSDMA1_QUEUE1_DOORBELL_OFFSET 0 0x703 1 0 0
	OFFSET 2 27
regSDMA1_QUEUE1_DUMMY_REG 0 0x709 1 0 0
	DUMMY 0 31
regSDMA1_QUEUE1_IB_BASE_HI 0 0x6e6 1 0 0
	ADDR 0 31
regSDMA1_QUEUE1_IB_BASE_LO 0 0x6e5 1 0 0
	ADDR 5 31
regSDMA1_QUEUE1_IB_CNTL 0 0x6e2 5 0 0
	IB_ENABLE 0 0
	IB_SWAP_ENABLE 4 4
	SWITCH_INSIDE_IB 8 8
	CMD_VMID 16 19
	IB_PRIV 31 31
regSDMA1_QUEUE1_IB_OFFSET 0 0x6e4 1 0 0
	OFFSET 2 21
regSDMA1_QUEUE1_IB_RPTR 0 0x6e3 1 0 0
	OFFSET 2 21
regSDMA1_QUEUE1_IB_SIZE 0 0x6e7 1 0 0
	SIZE 0 19
regSDMA1_QUEUE1_IB_SUB_REMAIN 0 0x707 1 0 0
	SIZE 0 13
regSDMA1_QUEUE1_MIDCMD_CNTL 0 0x723 4 0 0
	DATA_VALID 0 0
	COPY_MODE 1 1
	SPLIT_STATE 4 7
	ALLOW_PREEMPT 8 8
regSDMA1_QUEUE1_MIDCMD_DATA0 0 0x718 1 0 0
	DATA0 0 31
regSDMA1_QUEUE1_MIDCMD_DATA1 0 0x719 1 0 0
	DATA1 0 31
regSDMA1_QUEUE1_MIDCMD_DATA10 0 0x722 1 0 0
	DATA10 0 31
regSDMA1_QUEUE1_MIDCMD_DATA2 0 0x71a 1 0 0
	DATA2 0 31
regSDMA1_QUEUE1_MIDCMD_DATA3 0 0x71b 1 0 0
	DATA3 0 31
regSDMA1_QUEUE1_MIDCMD_DATA4 0 0x71c 1 0 0
	DATA4 0 31
regSDMA1_QUEUE1_MIDCMD_DATA5 0 0x71d 1 0 0
	DATA5 0 31
regSDMA1_QUEUE1_MIDCMD_DATA6 0 0x71e 1 0 0
	DATA6 0 31
regSDMA1_QUEUE1_MIDCMD_DATA7 0 0x71f 1 0 0
	DATA7 0 31
regSDMA1_QUEUE1_MIDCMD_DATA8 0 0x720 1 0 0
	DATA8 0 31
regSDMA1_QUEUE1_MIDCMD_DATA9 0 0x721 1 0 0
	DATA9 0 31
regSDMA1_QUEUE1_MINOR_PTR_UPDATE 0 0x70d 1 0 0
	ENABLE 0 0
regSDMA1_QUEUE1_PREEMPT 0 0x708 1 0 0
	IB_PREEMPT 0 0
regSDMA1_QUEUE1_RB_AQL_CNTL 0 0x70c 6 0 0
	AQL_ENABLE 0 0
	AQL_PACKET_SIZE 1 7
	PACKET_STEP 8 15
	MIDCMD_PREEMPT_ENABLE 16 16
	MIDCMD_PREEMPT_DATA_RESTORE 17 17
	OVERLAP_ENABLE 18 18
regSDMA1_QUEUE1_RB_BASE 0 0x6d9 1 0 0
	ADDR 0 31
regSDMA1_QUEUE1_RB_BASE_HI 0 0x6da 1 0 0
	ADDR 0 23
regSDMA1_QUEUE1_RB_CNTL 0 0x6d8 11 0 0
	RB_ENABLE 0 0
	RB_SIZE 1 5
	WPTR_POLL_ENABLE 8 8
	RB_SWAP_ENABLE 9 9
	WPTR_POLL_SWAP_ENABLE 10 10
	F32_WPTR_POLL_ENABLE 11 11
	RPTR_WRITEBACK_ENABLE 12 12
	RPTR_WRITEBACK_SWAP_ENABLE 13 13
	RPTR_WRITEBACK_TIMER 16 20
	RB_PRIV 23 23
	RB_VMID 24 27
regSDMA1_QUEUE1_RB_PREEMPT 0 0x70e 1 0 0
	PREEMPT_REQ 0 0
regSDMA1_QUEUE1_RB_RPTR 0 0x6db 1 0 0
	OFFSET 0 31
regSDMA1_QUEUE1_RB_RPTR_ADDR_HI 0 0x6e0 1 0 0
	ADDR 0 31
regSDMA1_QUEUE1_RB_RPTR_ADDR_LO 0 0x6e1 1 0 0
	ADDR 2 31
regSDMA1_QUEUE1_RB_RPTR_HI 0 0x6dc 1 0 0
	OFFSET 0 31
regSDMA1_QUEUE1_RB_WPTR 0 0x6dd 1 0 0
	OFFSET 0 31
regSDMA1_QUEUE1_RB_WPTR_HI 0 0x6de 1 0 0
	OFFSET 0 31
regSDMA1_QUEUE1_RB_WPTR_POLL_ADDR_HI 0 0x70a 1 0 0
	ADDR 0 31
regSDMA1_QUEUE1_RB_WPTR_POLL_ADDR_LO 0 0x70b 1 0 0
	ADDR 2 31
regSDMA1_QUEUE1_SCHEDULE_CNTL 0 0x706 4 0 0
	GLOBAL_ID 0 1
	PROCESS_ID 2 4
	LOCAL_ID 6 7
	CONTEXT_QUANTUM 8 15
regSDMA1_QUEUE1_SKIP_CNTL 0 0x6e8 1 0 0
	SKIP_COUNT 0 19
regSDMA1_QUEUE2_CONTEXT_STATUS 0 0x741 9 0 0
	SELECTED 0 0
	IDLE 2 2
	EXPIRED 3 3
	EXCEPTION 4 6
	CTXSW_ABLE 7 7
	PREEMPT_DISABLE 10 10
	RPTR_WB_IDLE 11 11
	WPTR_UPDATE_PENDING 12 12
	WPTR_UPDATE_FAIL_COUNT 16 23
regSDMA1_QUEUE2_CSA_ADDR_HI 0 0x75d 1 0 0
	ADDR 0 31
regSDMA1_QUEUE2_CSA_ADDR_LO 0 0x75c 1 0 0
	ADDR 2 31
regSDMA1_QUEUE2_DOORBELL 0 0x742 2 0 0
	ENABLE 28 28
	CAPTURED 30 30
regSDMA1_QUEUE2_DOORBELL_LOG 0 0x759 2 0 0
	BE_ERROR 0 0
	DATA 2 31
regSDMA1_QUEUE2_DOORBELL_OFFSET 0 0x75b 1 0 0
	OFFSET 2 27
regSDMA1_QUEUE2_DUMMY_REG 0 0x761 1 0 0
	DUMMY 0 31
regSDMA1_QUEUE2_IB_BASE_HI 0 0x73e 1 0 0
	ADDR 0 31
regSDMA1_QUEUE2_IB_BASE_LO 0 0x73d 1 0 0
	ADDR 5 31
regSDMA1_QUEUE2_IB_CNTL 0 0x73a 5 0 0
	IB_ENABLE 0 0
	IB_SWAP_ENABLE 4 4
	SWITCH_INSIDE_IB 8 8
	CMD_VMID 16 19
	IB_PRIV 31 31
regSDMA1_QUEUE2_IB_OFFSET 0 0x73c 1 0 0
	OFFSET 2 21
regSDMA1_QUEUE2_IB_RPTR 0 0x73b 1 0 0
	OFFSET 2 21
regSDMA1_QUEUE2_IB_SIZE 0 0x73f 1 0 0
	SIZE 0 19
regSDMA1_QUEUE2_IB_SUB_REMAIN 0 0x75f 1 0 0
	SIZE 0 13
regSDMA1_QUEUE2_MIDCMD_CNTL 0 0x77b 4 0 0
	DATA_VALID 0 0
	COPY_MODE 1 1
	SPLIT_STATE 4 7
	ALLOW_PREEMPT 8 8
regSDMA1_QUEUE2_MIDCMD_DATA0 0 0x770 1 0 0
	DATA0 0 31
regSDMA1_QUEUE2_MIDCMD_DATA1 0 0x771 1 0 0
	DATA1 0 31
regSDMA1_QUEUE2_MIDCMD_DATA10 0 0x77a 1 0 0
	DATA10 0 31
regSDMA1_QUEUE2_MIDCMD_DATA2 0 0x772 1 0 0
	DATA2 0 31
regSDMA1_QUEUE2_MIDCMD_DATA3 0 0x773 1 0 0
	DATA3 0 31
regSDMA1_QUEUE2_MIDCMD_DATA4 0 0x774 1 0 0
	DATA4 0 31
regSDMA1_QUEUE2_MIDCMD_DATA5 0 0x775 1 0 0
	DATA5 0 31
regSDMA1_QUEUE2_MIDCMD_DATA6 0 0x776 1 0 0
	DATA6 0 31
regSDMA1_QUEUE2_MIDCMD_DATA7 0 0x777 1 0 0
	DATA7 0 31
regSDMA1_QUEUE2_MIDCMD_DATA8 0 0x778 1 0 0
	DATA8 0 31
regSDMA1_QUEUE2_MIDCMD_DATA9 0 0x779 1 0 0
	DATA9 0 31
regSDMA1_QUEUE2_MINOR_PTR_UPDATE 0 0x765 1 0 0
	ENABLE 0 0
regSDMA1_QUEUE2_PREEMPT 0 0x760 1 0 0
	IB_PREEMPT 0 0
regSDMA1_QUEUE2_RB_AQL_CNTL 0 0x764 6 0 0
	AQL_ENABLE 0 0
	AQL_PACKET_SIZE 1 7
	PACKET_STEP 8 15
	MIDCMD_PREEMPT_ENABLE 16 16
	MIDCMD_PREEMPT_DATA_RESTORE 17 17
	OVERLAP_ENABLE 18 18
regSDMA1_QUEUE2_RB_BASE 0 0x731 1 0 0
	ADDR 0 31
regSDMA1_QUEUE2_RB_BASE_HI 0 0x732 1 0 0
	ADDR 0 23
regSDMA1_QUEUE2_RB_CNTL 0 0x730 11 0 0
	RB_ENABLE 0 0
	RB_SIZE 1 5
	WPTR_POLL_ENABLE 8 8
	RB_SWAP_ENABLE 9 9
	WPTR_POLL_SWAP_ENABLE 10 10
	F32_WPTR_POLL_ENABLE 11 11
	RPTR_WRITEBACK_ENABLE 12 12
	RPTR_WRITEBACK_SWAP_ENABLE 13 13
	RPTR_WRITEBACK_TIMER 16 20
	RB_PRIV 23 23
	RB_VMID 24 27
regSDMA1_QUEUE2_RB_PREEMPT 0 0x766 1 0 0
	PREEMPT_REQ 0 0
regSDMA1_QUEUE2_RB_RPTR 0 0x733 1 0 0
	OFFSET 0 31
regSDMA1_QUEUE2_RB_RPTR_ADDR_HI 0 0x738 1 0 0
	ADDR 0 31
regSDMA1_QUEUE2_RB_RPTR_ADDR_LO 0 0x739 1 0 0
	ADDR 2 31
regSDMA1_QUEUE2_RB_RPTR_HI 0 0x734 1 0 0
	OFFSET 0 31
regSDMA1_QUEUE2_RB_WPTR 0 0x735 1 0 0
	OFFSET 0 31
regSDMA1_QUEUE2_RB_WPTR_HI 0 0x736 1 0 0
	OFFSET 0 31
regSDMA1_QUEUE2_RB_WPTR_POLL_ADDR_HI 0 0x762 1 0 0
	ADDR 0 31
regSDMA1_QUEUE2_RB_WPTR_POLL_ADDR_LO 0 0x763 1 0 0
	ADDR 2 31
regSDMA1_QUEUE2_SCHEDULE_CNTL 0 0x75e 4 0 0
	GLOBAL_ID 0 1
	PROCESS_ID 2 4
	LOCAL_ID 6 7
	CONTEXT_QUANTUM 8 15
regSDMA1_QUEUE2_SKIP_CNTL 0 0x740 1 0 0
	SKIP_COUNT 0 19
regSDMA1_QUEUE3_CONTEXT_STATUS 0 0x799 9 0 0
	SELECTED 0 0
	IDLE 2 2
	EXPIRED 3 3
	EXCEPTION 4 6
	CTXSW_ABLE 7 7
	PREEMPT_DISABLE 10 10
	RPTR_WB_IDLE 11 11
	WPTR_UPDATE_PENDING 12 12
	WPTR_UPDATE_FAIL_COUNT 16 23
regSDMA1_QUEUE3_CSA_ADDR_HI 0 0x7b5 1 0 0
	ADDR 0 31
regSDMA1_QUEUE3_CSA_ADDR_LO 0 0x7b4 1 0 0
	ADDR 2 31
regSDMA1_QUEUE3_DOORBELL 0 0x79a 2 0 0
	ENABLE 28 28
	CAPTURED 30 30
regSDMA1_QUEUE3_DOORBELL_LOG 0 0x7b1 2 0 0
	BE_ERROR 0 0
	DATA 2 31
regSDMA1_QUEUE3_DOORBELL_OFFSET 0 0x7b3 1 0 0
	OFFSET 2 27
regSDMA1_QUEUE3_DUMMY_REG 0 0x7b9 1 0 0
	DUMMY 0 31
regSDMA1_QUEUE3_IB_BASE_HI 0 0x796 1 0 0
	ADDR 0 31
regSDMA1_QUEUE3_IB_BASE_LO 0 0x795 1 0 0
	ADDR 5 31
regSDMA1_QUEUE3_IB_CNTL 0 0x792 5 0 0
	IB_ENABLE 0 0
	IB_SWAP_ENABLE 4 4
	SWITCH_INSIDE_IB 8 8
	CMD_VMID 16 19
	IB_PRIV 31 31
regSDMA1_QUEUE3_IB_OFFSET 0 0x794 1 0 0
	OFFSET 2 21
regSDMA1_QUEUE3_IB_RPTR 0 0x793 1 0 0
	OFFSET 2 21
regSDMA1_QUEUE3_IB_SIZE 0 0x797 1 0 0
	SIZE 0 19
regSDMA1_QUEUE3_IB_SUB_REMAIN 0 0x7b7 1 0 0
	SIZE 0 13
regSDMA1_QUEUE3_MIDCMD_CNTL 0 0x7d3 4 0 0
	DATA_VALID 0 0
	COPY_MODE 1 1
	SPLIT_STATE 4 7
	ALLOW_PREEMPT 8 8
regSDMA1_QUEUE3_MIDCMD_DATA0 0 0x7c8 1 0 0
	DATA0 0 31
regSDMA1_QUEUE3_MIDCMD_DATA1 0 0x7c9 1 0 0
	DATA1 0 31
regSDMA1_QUEUE3_MIDCMD_DATA10 0 0x7d2 1 0 0
	DATA10 0 31
regSDMA1_QUEUE3_MIDCMD_DATA2 0 0x7ca 1 0 0
	DATA2 0 31
regSDMA1_QUEUE3_MIDCMD_DATA3 0 0x7cb 1 0 0
	DATA3 0 31
regSDMA1_QUEUE3_MIDCMD_DATA4 0 0x7cc 1 0 0
	DATA4 0 31
regSDMA1_QUEUE3_MIDCMD_DATA5 0 0x7cd 1 0 0
	DATA5 0 31
regSDMA1_QUEUE3_MIDCMD_DATA6 0 0x7ce 1 0 0
	DATA6 0 31
regSDMA1_QUEUE3_MIDCMD_DATA7 0 0x7cf 1 0 0
	DATA7 0 31
regSDMA1_QUEUE3_MIDCMD_DATA8 0 0x7d0 1 0 0
	DATA8 0 31
regSDMA1_QUEUE3_MIDCMD_DATA9 0 0x7d1 1 0 0
	DATA9 0 31
regSDMA1_QUEUE3_MINOR_PTR_UPDATE 0 0x7bd 1 0 0
	ENABLE 0 0
regSDMA1_QUEUE3_PREEMPT 0 0x7b8 1 0 0
	IB_PREEMPT 0 0
regSDMA1_QUEUE3_RB_AQL_CNTL 0 0x7bc 6 0 0
	AQL_ENABLE 0 0
	AQL_PACKET_SIZE 1 7
	PACKET_STEP 8 15
	MIDCMD_PREEMPT_ENABLE 16 16
	MIDCMD_PREEMPT_DATA_RESTORE 17 17
	OVERLAP_ENABLE 18 18
regSDMA1_QUEUE3_RB_BASE 0 0x789 1 0 0
	ADDR 0 31
regSDMA1_QUEUE3_RB_BASE_HI 0 0x78a 1 0 0
	ADDR 0 23
regSDMA1_QUEUE3_RB_CNTL 0 0x788 11 0 0
	RB_ENABLE 0 0
	RB_SIZE 1 5
	WPTR_POLL_ENABLE 8 8
	RB_SWAP_ENABLE 9 9
	WPTR_POLL_SWAP_ENABLE 10 10
	F32_WPTR_POLL_ENABLE 11 11
	RPTR_WRITEBACK_ENABLE 12 12
	RPTR_WRITEBACK_SWAP_ENABLE 13 13
	RPTR_WRITEBACK_TIMER 16 20
	RB_PRIV 23 23
	RB_VMID 24 27
regSDMA1_QUEUE3_RB_PREEMPT 0 0x7be 1 0 0
	PREEMPT_REQ 0 0
regSDMA1_QUEUE3_RB_RPTR 0 0x78b 1 0 0
	OFFSET 0 31
regSDMA1_QUEUE3_RB_RPTR_ADDR_HI 0 0x790 1 0 0
	ADDR 0 31
regSDMA1_QUEUE3_RB_RPTR_ADDR_LO 0 0x791 1 0 0
	ADDR 2 31
regSDMA1_QUEUE3_RB_RPTR_HI 0 0x78c 1 0 0
	OFFSET 0 31
regSDMA1_QUEUE3_RB_WPTR 0 0x78d 1 0 0
	OFFSET 0 31
regSDMA1_QUEUE3_RB_WPTR_HI 0 0x78e 1 0 0
	OFFSET 0 31
regSDMA1_QUEUE3_RB_WPTR_POLL_ADDR_HI 0 0x7ba 1 0 0
	ADDR 0 31
regSDMA1_QUEUE3_RB_WPTR_POLL_ADDR_LO 0 0x7bb 1 0 0
	ADDR 2 31
regSDMA1_QUEUE3_SCHEDULE_CNTL 0 0x7b6 4 0 0
	GLOBAL_ID 0 1
	PROCESS_ID 2 4
	LOCAL_ID 6 7
	CONTEXT_QUANTUM 8 15
regSDMA1_QUEUE3_SKIP_CNTL 0 0x798 1 0 0
	SKIP_COUNT 0 19
regSDMA1_QUEUE4_CONTEXT_STATUS 0 0x7f1 9 0 0
	SELECTED 0 0
	IDLE 2 2
	EXPIRED 3 3
	EXCEPTION 4 6
	CTXSW_ABLE 7 7
	PREEMPT_DISABLE 10 10
	RPTR_WB_IDLE 11 11
	WPTR_UPDATE_PENDING 12 12
	WPTR_UPDATE_FAIL_COUNT 16 23
regSDMA1_QUEUE4_CSA_ADDR_HI 0 0x80d 1 0 0
	ADDR 0 31
regSDMA1_QUEUE4_CSA_ADDR_LO 0 0x80c 1 0 0
	ADDR 2 31
regSDMA1_QUEUE4_DOORBELL 0 0x7f2 2 0 0
	ENABLE 28 28
	CAPTURED 30 30
regSDMA1_QUEUE4_DOORBELL_LOG 0 0x809 2 0 0
	BE_ERROR 0 0
	DATA 2 31
regSDMA1_QUEUE4_DOORBELL_OFFSET 0 0x80b 1 0 0
	OFFSET 2 27
regSDMA1_QUEUE4_DUMMY_REG 0 0x811 1 0 0
	DUMMY 0 31
regSDMA1_QUEUE4_IB_BASE_HI 0 0x7ee 1 0 0
	ADDR 0 31
regSDMA1_QUEUE4_IB_BASE_LO 0 0x7ed 1 0 0
	ADDR 5 31
regSDMA1_QUEUE4_IB_CNTL 0 0x7ea 5 0 0
	IB_ENABLE 0 0
	IB_SWAP_ENABLE 4 4
	SWITCH_INSIDE_IB 8 8
	CMD_VMID 16 19
	IB_PRIV 31 31
regSDMA1_QUEUE4_IB_OFFSET 0 0x7ec 1 0 0
	OFFSET 2 21
regSDMA1_QUEUE4_IB_RPTR 0 0x7eb 1 0 0
	OFFSET 2 21
regSDMA1_QUEUE4_IB_SIZE 0 0x7ef 1 0 0
	SIZE 0 19
regSDMA1_QUEUE4_IB_SUB_REMAIN 0 0x80f 1 0 0
	SIZE 0 13
regSDMA1_QUEUE4_MIDCMD_CNTL 0 0x82b 4 0 0
	DATA_VALID 0 0
	COPY_MODE 1 1
	SPLIT_STATE 4 7
	ALLOW_PREEMPT 8 8
regSDMA1_QUEUE4_MIDCMD_DATA0 0 0x820 1 0 0
	DATA0 0 31
regSDMA1_QUEUE4_MIDCMD_DATA1 0 0x821 1 0 0
	DATA1 0 31
regSDMA1_QUEUE4_MIDCMD_DATA10 0 0x82a 1 0 0
	DATA10 0 31
regSDMA1_QUEUE4_MIDCMD_DATA2 0 0x822 1 0 0
	DATA2 0 31
regSDMA1_QUEUE4_MIDCMD_DATA3 0 0x823 1 0 0
	DATA3 0 31
regSDMA1_QUEUE4_MIDCMD_DATA4 0 0x824 1 0 0
	DATA4 0 31
regSDMA1_QUEUE4_MIDCMD_DATA5 0 0x825 1 0 0
	DATA5 0 31
regSDMA1_QUEUE4_MIDCMD_DATA6 0 0x826 1 0 0
	DATA6 0 31
regSDMA1_QUEUE4_MIDCMD_DATA7 0 0x827 1 0 0
	DATA7 0 31
regSDMA1_QUEUE4_MIDCMD_DATA8 0 0x828 1 0 0
	DATA8 0 31
regSDMA1_QUEUE4_MIDCMD_DATA9 0 0x829 1 0 0
	DATA9 0 31
regSDMA1_QUEUE4_MINOR_PTR_UPDATE 0 0x815 1 0 0
	ENABLE 0 0
regSDMA1_QUEUE4_PREEMPT 0 0x810 1 0 0
	IB_PREEMPT 0 0
regSDMA1_QUEUE4_RB_AQL_CNTL 0 0x814 6 0 0
	AQL_ENABLE 0 0
	AQL_PACKET_SIZE 1 7
	PACKET_STEP 8 15
	MIDCMD_PREEMPT_ENABLE 16 16
	MIDCMD_PREEMPT_DATA_RESTORE 17 17
	OVERLAP_ENABLE 18 18
regSDMA1_QUEUE4_RB_BASE 0 0x7e1 1 0 0
	ADDR 0 31
regSDMA1_QUEUE4_RB_BASE_HI 0 0x7e2 1 0 0
	ADDR 0 23
regSDMA1_QUEUE4_RB_CNTL 0 0x7e0 11 0 0
	RB_ENABLE 0 0
	RB_SIZE 1 5
	WPTR_POLL_ENABLE 8 8
	RB_SWAP_ENABLE 9 9
	WPTR_POLL_SWAP_ENABLE 10 10
	F32_WPTR_POLL_ENABLE 11 11
	RPTR_WRITEBACK_ENABLE 12 12
	RPTR_WRITEBACK_SWAP_ENABLE 13 13
	RPTR_WRITEBACK_TIMER 16 20
	RB_PRIV 23 23
	RB_VMID 24 27
regSDMA1_QUEUE4_RB_PREEMPT 0 0x816 1 0 0
	PREEMPT_REQ 0 0
regSDMA1_QUEUE4_RB_RPTR 0 0x7e3 1 0 0
	OFFSET 0 31
regSDMA1_QUEUE4_RB_RPTR_ADDR_HI 0 0x7e8 1 0 0
	ADDR 0 31
regSDMA1_QUEUE4_RB_RPTR_ADDR_LO 0 0x7e9 1 0 0
	ADDR 2 31
regSDMA1_QUEUE4_RB_RPTR_HI 0 0x7e4 1 0 0
	OFFSET 0 31
regSDMA1_QUEUE4_RB_WPTR 0 0x7e5 1 0 0
	OFFSET 0 31
regSDMA1_QUEUE4_RB_WPTR_HI 0 0x7e6 1 0 0
	OFFSET 0 31
regSDMA1_QUEUE4_RB_WPTR_POLL_ADDR_HI 0 0x812 1 0 0
	ADDR 0 31
regSDMA1_QUEUE4_RB_WPTR_POLL_ADDR_LO 0 0x813 1 0 0
	ADDR 2 31
regSDMA1_QUEUE4_SCHEDULE_CNTL 0 0x80e 4 0 0
	GLOBAL_ID 0 1
	PROCESS_ID 2 4
	LOCAL_ID 6 7
	CONTEXT_QUANTUM 8 15
regSDMA1_QUEUE4_SKIP_CNTL 0 0x7f0 1 0 0
	SKIP_COUNT 0 19
regSDMA1_QUEUE5_CONTEXT_STATUS 0 0x849 9 0 0
	SELECTED 0 0
	IDLE 2 2
	EXPIRED 3 3
	EXCEPTION 4 6
	CTXSW_ABLE 7 7
	PREEMPT_DISABLE 10 10
	RPTR_WB_IDLE 11 11
	WPTR_UPDATE_PENDING 12 12
	WPTR_UPDATE_FAIL_COUNT 16 23
regSDMA1_QUEUE5_CSA_ADDR_HI 0 0x865 1 0 0
	ADDR 0 31
regSDMA1_QUEUE5_CSA_ADDR_LO 0 0x864 1 0 0
	ADDR 2 31
regSDMA1_QUEUE5_DOORBELL 0 0x84a 2 0 0
	ENABLE 28 28
	CAPTURED 30 30
regSDMA1_QUEUE5_DOORBELL_LOG 0 0x861 2 0 0
	BE_ERROR 0 0
	DATA 2 31
regSDMA1_QUEUE5_DOORBELL_OFFSET 0 0x863 1 0 0
	OFFSET 2 27
regSDMA1_QUEUE5_DUMMY_REG 0 0x869 1 0 0
	DUMMY 0 31
regSDMA1_QUEUE5_IB_BASE_HI 0 0x846 1 0 0
	ADDR 0 31
regSDMA1_QUEUE5_IB_BASE_LO 0 0x845 1 0 0
	ADDR 5 31
regSDMA1_QUEUE5_IB_CNTL 0 0x842 5 0 0
	IB_ENABLE 0 0
	IB_SWAP_ENABLE 4 4
	SWITCH_INSIDE_IB 8 8
	CMD_VMID 16 19
	IB_PRIV 31 31
regSDMA1_QUEUE5_IB_OFFSET 0 0x844 1 0 0
	OFFSET 2 21
regSDMA1_QUEUE5_IB_RPTR 0 0x843 1 0 0
	OFFSET 2 21
regSDMA1_QUEUE5_IB_SIZE 0 0x847 1 0 0
	SIZE 0 19
regSDMA1_QUEUE5_IB_SUB_REMAIN 0 0x867 1 0 0
	SIZE 0 13
regSDMA1_QUEUE5_MIDCMD_CNTL 0 0x883 4 0 0
	DATA_VALID 0 0
	COPY_MODE 1 1
	SPLIT_STATE 4 7
	ALLOW_PREEMPT 8 8
regSDMA1_QUEUE5_MIDCMD_DATA0 0 0x878 1 0 0
	DATA0 0 31
regSDMA1_QUEUE5_MIDCMD_DATA1 0 0x879 1 0 0
	DATA1 0 31
regSDMA1_QUEUE5_MIDCMD_DATA10 0 0x882 1 0 0
	DATA10 0 31
regSDMA1_QUEUE5_MIDCMD_DATA2 0 0x87a 1 0 0
	DATA2 0 31
regSDMA1_QUEUE5_MIDCMD_DATA3 0 0x87b 1 0 0
	DATA3 0 31
regSDMA1_QUEUE5_MIDCMD_DATA4 0 0x87c 1 0 0
	DATA4 0 31
regSDMA1_QUEUE5_MIDCMD_DATA5 0 0x87d 1 0 0
	DATA5 0 31
regSDMA1_QUEUE5_MIDCMD_DATA6 0 0x87e 1 0 0
	DATA6 0 31
regSDMA1_QUEUE5_MIDCMD_DATA7 0 0x87f 1 0 0
	DATA7 0 31
regSDMA1_QUEUE5_MIDCMD_DATA8 0 0x880 1 0 0
	DATA8 0 31
regSDMA1_QUEUE5_MIDCMD_DATA9 0 0x881 1 0 0
	DATA9 0 31
regSDMA1_QUEUE5_MINOR_PTR_UPDATE 0 0x86d 1 0 0
	ENABLE 0 0
regSDMA1_QUEUE5_PREEMPT 0 0x868 1 0 0
	IB_PREEMPT 0 0
regSDMA1_QUEUE5_RB_AQL_CNTL 0 0x86c 6 0 0
	AQL_ENABLE 0 0
	AQL_PACKET_SIZE 1 7
	PACKET_STEP 8 15
	MIDCMD_PREEMPT_ENABLE 16 16
	MIDCMD_PREEMPT_DATA_RESTORE 17 17
	OVERLAP_ENABLE 18 18
regSDMA1_QUEUE5_RB_BASE 0 0x839 1 0 0
	ADDR 0 31
regSDMA1_QUEUE5_RB_BASE_HI 0 0x83a 1 0 0
	ADDR 0 23
regSDMA1_QUEUE5_RB_CNTL 0 0x838 11 0 0
	RB_ENABLE 0 0
	RB_SIZE 1 5
	WPTR_POLL_ENABLE 8 8
	RB_SWAP_ENABLE 9 9
	WPTR_POLL_SWAP_ENABLE 10 10
	F32_WPTR_POLL_ENABLE 11 11
	RPTR_WRITEBACK_ENABLE 12 12
	RPTR_WRITEBACK_SWAP_ENABLE 13 13
	RPTR_WRITEBACK_TIMER 16 20
	RB_PRIV 23 23
	RB_VMID 24 27
regSDMA1_QUEUE5_RB_PREEMPT 0 0x86e 1 0 0
	PREEMPT_REQ 0 0
regSDMA1_QUEUE5_RB_RPTR 0 0x83b 1 0 0
	OFFSET 0 31
regSDMA1_QUEUE5_RB_RPTR_ADDR_HI 0 0x840 1 0 0
	ADDR 0 31
regSDMA1_QUEUE5_RB_RPTR_ADDR_LO 0 0x841 1 0 0
	ADDR 2 31
regSDMA1_QUEUE5_RB_RPTR_HI 0 0x83c 1 0 0
	OFFSET 0 31
regSDMA1_QUEUE5_RB_WPTR 0 0x83d 1 0 0
	OFFSET 0 31
regSDMA1_QUEUE5_RB_WPTR_HI 0 0x83e 1 0 0
	OFFSET 0 31
regSDMA1_QUEUE5_RB_WPTR_POLL_ADDR_HI 0 0x86a 1 0 0
	ADDR 0 31
regSDMA1_QUEUE5_RB_WPTR_POLL_ADDR_LO 0 0x86b 1 0 0
	ADDR 2 31
regSDMA1_QUEUE5_SCHEDULE_CNTL 0 0x866 4 0 0
	GLOBAL_ID 0 1
	PROCESS_ID 2 4
	LOCAL_ID 6 7
	CONTEXT_QUANTUM 8 15
regSDMA1_QUEUE5_SKIP_CNTL 0 0x848 1 0 0
	SKIP_COUNT 0 19
regSDMA1_QUEUE6_CONTEXT_STATUS 0 0x8a1 9 0 0
	SELECTED 0 0
	IDLE 2 2
	EXPIRED 3 3
	EXCEPTION 4 6
	CTXSW_ABLE 7 7
	PREEMPT_DISABLE 10 10
	RPTR_WB_IDLE 11 11
	WPTR_UPDATE_PENDING 12 12
	WPTR_UPDATE_FAIL_COUNT 16 23
regSDMA1_QUEUE6_CSA_ADDR_HI 0 0x8bd 1 0 0
	ADDR 0 31
regSDMA1_QUEUE6_CSA_ADDR_LO 0 0x8bc 1 0 0
	ADDR 2 31
regSDMA1_QUEUE6_DOORBELL 0 0x8a2 2 0 0
	ENABLE 28 28
	CAPTURED 30 30
regSDMA1_QUEUE6_DOORBELL_LOG 0 0x8b9 2 0 0
	BE_ERROR 0 0
	DATA 2 31
regSDMA1_QUEUE6_DOORBELL_OFFSET 0 0x8bb 1 0 0
	OFFSET 2 27
regSDMA1_QUEUE6_DUMMY_REG 0 0x8c1 1 0 0
	DUMMY 0 31
regSDMA1_QUEUE6_IB_BASE_HI 0 0x89e 1 0 0
	ADDR 0 31
regSDMA1_QUEUE6_IB_BASE_LO 0 0x89d 1 0 0
	ADDR 5 31
regSDMA1_QUEUE6_IB_CNTL 0 0x89a 5 0 0
	IB_ENABLE 0 0
	IB_SWAP_ENABLE 4 4
	SWITCH_INSIDE_IB 8 8
	CMD_VMID 16 19
	IB_PRIV 31 31
regSDMA1_QUEUE6_IB_OFFSET 0 0x89c 1 0 0
	OFFSET 2 21
regSDMA1_QUEUE6_IB_RPTR 0 0x89b 1 0 0
	OFFSET 2 21
regSDMA1_QUEUE6_IB_SIZE 0 0x89f 1 0 0
	SIZE 0 19
regSDMA1_QUEUE6_IB_SUB_REMAIN 0 0x8bf 1 0 0
	SIZE 0 13
regSDMA1_QUEUE6_MIDCMD_CNTL 0 0x8db 4 0 0
	DATA_VALID 0 0
	COPY_MODE 1 1
	SPLIT_STATE 4 7
	ALLOW_PREEMPT 8 8
regSDMA1_QUEUE6_MIDCMD_DATA0 0 0x8d0 1 0 0
	DATA0 0 31
regSDMA1_QUEUE6_MIDCMD_DATA1 0 0x8d1 1 0 0
	DATA1 0 31
regSDMA1_QUEUE6_MIDCMD_DATA10 0 0x8da 1 0 0
	DATA10 0 31
regSDMA1_QUEUE6_MIDCMD_DATA2 0 0x8d2 1 0 0
	DATA2 0 31
regSDMA1_QUEUE6_MIDCMD_DATA3 0 0x8d3 1 0 0
	DATA3 0 31
regSDMA1_QUEUE6_MIDCMD_DATA4 0 0x8d4 1 0 0
	DATA4 0 31
regSDMA1_QUEUE6_MIDCMD_DATA5 0 0x8d5 1 0 0
	DATA5 0 31
regSDMA1_QUEUE6_MIDCMD_DATA6 0 0x8d6 1 0 0
	DATA6 0 31
regSDMA1_QUEUE6_MIDCMD_DATA7 0 0x8d7 1 0 0
	DATA7 0 31
regSDMA1_QUEUE6_MIDCMD_DATA8 0 0x8d8 1 0 0
	DATA8 0 31
regSDMA1_QUEUE6_MIDCMD_DATA9 0 0x8d9 1 0 0
	DATA9 0 31
regSDMA1_QUEUE6_MINOR_PTR_UPDATE 0 0x8c5 1 0 0
	ENABLE 0 0
regSDMA1_QUEUE6_PREEMPT 0 0x8c0 1 0 0
	IB_PREEMPT 0 0
regSDMA1_QUEUE6_RB_AQL_CNTL 0 0x8c4 6 0 0
	AQL_ENABLE 0 0
	AQL_PACKET_SIZE 1 7
	PACKET_STEP 8 15
	MIDCMD_PREEMPT_ENABLE 16 16
	MIDCMD_PREEMPT_DATA_RESTORE 17 17
	OVERLAP_ENABLE 18 18
regSDMA1_QUEUE6_RB_BASE 0 0x891 1 0 0
	ADDR 0 31
regSDMA1_QUEUE6_RB_BASE_HI 0 0x892 1 0 0
	ADDR 0 23
regSDMA1_QUEUE6_RB_CNTL 0 0x890 11 0 0
	RB_ENABLE 0 0
	RB_SIZE 1 5
	WPTR_POLL_ENABLE 8 8
	RB_SWAP_ENABLE 9 9
	WPTR_POLL_SWAP_ENABLE 10 10
	F32_WPTR_POLL_ENABLE 11 11
	RPTR_WRITEBACK_ENABLE 12 12
	RPTR_WRITEBACK_SWAP_ENABLE 13 13
	RPTR_WRITEBACK_TIMER 16 20
	RB_PRIV 23 23
	RB_VMID 24 27
regSDMA1_QUEUE6_RB_PREEMPT 0 0x8c6 1 0 0
	PREEMPT_REQ 0 0
regSDMA1_QUEUE6_RB_RPTR 0 0x893 1 0 0
	OFFSET 0 31
regSDMA1_QUEUE6_RB_RPTR_ADDR_HI 0 0x898 1 0 0
	ADDR 0 31
regSDMA1_QUEUE6_RB_RPTR_ADDR_LO 0 0x899 1 0 0
	ADDR 2 31
regSDMA1_QUEUE6_RB_RPTR_HI 0 0x894 1 0 0
	OFFSET 0 31
regSDMA1_QUEUE6_RB_WPTR 0 0x895 1 0 0
	OFFSET 0 31
regSDMA1_QUEUE6_RB_WPTR_HI 0 0x896 1 0 0
	OFFSET 0 31
regSDMA1_QUEUE6_RB_WPTR_POLL_ADDR_HI 0 0x8c2 1 0 0
	ADDR 0 31
regSDMA1_QUEUE6_RB_WPTR_POLL_ADDR_LO 0 0x8c3 1 0 0
	ADDR 2 31
regSDMA1_QUEUE6_SCHEDULE_CNTL 0 0x8be 4 0 0
	GLOBAL_ID 0 1
	PROCESS_ID 2 4
	LOCAL_ID 6 7
	CONTEXT_QUANTUM 8 15
regSDMA1_QUEUE6_SKIP_CNTL 0 0x8a0 1 0 0
	SKIP_COUNT 0 19
regSDMA1_QUEUE7_CONTEXT_STATUS 0 0x8f9 9 0 0
	SELECTED 0 0
	IDLE 2 2
	EXPIRED 3 3
	EXCEPTION 4 6
	CTXSW_ABLE 7 7
	PREEMPT_DISABLE 10 10
	RPTR_WB_IDLE 11 11
	WPTR_UPDATE_PENDING 12 12
	WPTR_UPDATE_FAIL_COUNT 16 23
regSDMA1_QUEUE7_CSA_ADDR_HI 0 0x915 1 0 0
	ADDR 0 31
regSDMA1_QUEUE7_CSA_ADDR_LO 0 0x914 1 0 0
	ADDR 2 31
regSDMA1_QUEUE7_DOORBELL 0 0x8fa 2 0 0
	ENABLE 28 28
	CAPTURED 30 30
regSDMA1_QUEUE7_DOORBELL_LOG 0 0x911 2 0 0
	BE_ERROR 0 0
	DATA 2 31
regSDMA1_QUEUE7_DOORBELL_OFFSET 0 0x913 1 0 0
	OFFSET 2 27
regSDMA1_QUEUE7_DUMMY_REG 0 0x919 1 0 0
	DUMMY 0 31
regSDMA1_QUEUE7_IB_BASE_HI 0 0x8f6 1 0 0
	ADDR 0 31
regSDMA1_QUEUE7_IB_BASE_LO 0 0x8f5 1 0 0
	ADDR 5 31
regSDMA1_QUEUE7_IB_CNTL 0 0x8f2 5 0 0
	IB_ENABLE 0 0
	IB_SWAP_ENABLE 4 4
	SWITCH_INSIDE_IB 8 8
	CMD_VMID 16 19
	IB_PRIV 31 31
regSDMA1_QUEUE7_IB_OFFSET 0 0x8f4 1 0 0
	OFFSET 2 21
regSDMA1_QUEUE7_IB_RPTR 0 0x8f3 1 0 0
	OFFSET 2 21
regSDMA1_QUEUE7_IB_SIZE 0 0x8f7 1 0 0
	SIZE 0 19
regSDMA1_QUEUE7_IB_SUB_REMAIN 0 0x917 1 0 0
	SIZE 0 13
regSDMA1_QUEUE7_MIDCMD_CNTL 0 0x933 4 0 0
	DATA_VALID 0 0
	COPY_MODE 1 1
	SPLIT_STATE 4 7
	ALLOW_PREEMPT 8 8
regSDMA1_QUEUE7_MIDCMD_DATA0 0 0x928 1 0 0
	DATA0 0 31
regSDMA1_QUEUE7_MIDCMD_DATA1 0 0x929 1 0 0
	DATA1 0 31
regSDMA1_QUEUE7_MIDCMD_DATA10 0 0x932 1 0 0
	DATA10 0 31
regSDMA1_QUEUE7_MIDCMD_DATA2 0 0x92a 1 0 0
	DATA2 0 31
regSDMA1_QUEUE7_MIDCMD_DATA3 0 0x92b 1 0 0
	DATA3 0 31
regSDMA1_QUEUE7_MIDCMD_DATA4 0 0x92c 1 0 0
	DATA4 0 31
regSDMA1_QUEUE7_MIDCMD_DATA5 0 0x92d 1 0 0
	DATA5 0 31
regSDMA1_QUEUE7_MIDCMD_DATA6 0 0x92e 1 0 0
	DATA6 0 31
regSDMA1_QUEUE7_MIDCMD_DATA7 0 0x92f 1 0 0
	DATA7 0 31
regSDMA1_QUEUE7_MIDCMD_DATA8 0 0x930 1 0 0
	DATA8 0 31
regSDMA1_QUEUE7_MIDCMD_DATA9 0 0x931 1 0 0
	DATA9 0 31
regSDMA1_QUEUE7_MINOR_PTR_UPDATE 0 0x91d 1 0 0
	ENABLE 0 0
regSDMA1_QUEUE7_PREEMPT 0 0x918 1 0 0
	IB_PREEMPT 0 0
regSDMA1_QUEUE7_RB_AQL_CNTL 0 0x91c 6 0 0
	AQL_ENABLE 0 0
	AQL_PACKET_SIZE 1 7
	PACKET_STEP 8 15
	MIDCMD_PREEMPT_ENABLE 16 16
	MIDCMD_PREEMPT_DATA_RESTORE 17 17
	OVERLAP_ENABLE 18 18
regSDMA1_QUEUE7_RB_BASE 0 0x8e9 1 0 0
	ADDR 0 31
regSDMA1_QUEUE7_RB_BASE_HI 0 0x8ea 1 0 0
	ADDR 0 23
regSDMA1_QUEUE7_RB_CNTL 0 0x8e8 11 0 0
	RB_ENABLE 0 0
	RB_SIZE 1 5
	WPTR_POLL_ENABLE 8 8
	RB_SWAP_ENABLE 9 9
	WPTR_POLL_SWAP_ENABLE 10 10
	F32_WPTR_POLL_ENABLE 11 11
	RPTR_WRITEBACK_ENABLE 12 12
	RPTR_WRITEBACK_SWAP_ENABLE 13 13
	RPTR_WRITEBACK_TIMER 16 20
	RB_PRIV 23 23
	RB_VMID 24 27
regSDMA1_QUEUE7_RB_PREEMPT 0 0x91e 1 0 0
	PREEMPT_REQ 0 0
regSDMA1_QUEUE7_RB_RPTR 0 0x8eb 1 0 0
	OFFSET 0 31
regSDMA1_QUEUE7_RB_RPTR_ADDR_HI 0 0x8f0 1 0 0
	ADDR 0 31
regSDMA1_QUEUE7_RB_RPTR_ADDR_LO 0 0x8f1 1 0 0
	ADDR 2 31
regSDMA1_QUEUE7_RB_RPTR_HI 0 0x8ec 1 0 0
	OFFSET 0 31
regSDMA1_QUEUE7_RB_WPTR 0 0x8ed 1 0 0
	OFFSET 0 31
regSDMA1_QUEUE7_RB_WPTR_HI 0 0x8ee 1 0 0
	OFFSET 0 31
regSDMA1_QUEUE7_RB_WPTR_POLL_ADDR_HI 0 0x91a 1 0 0
	ADDR 0 31
regSDMA1_QUEUE7_RB_WPTR_POLL_ADDR_LO 0 0x91b 1 0 0
	ADDR 2 31
regSDMA1_QUEUE7_SCHEDULE_CNTL 0 0x916 4 0 0
	GLOBAL_ID 0 1
	PROCESS_ID 2 4
	LOCAL_ID 6 7
	CONTEXT_QUANTUM 8 15
regSDMA1_QUEUE7_SKIP_CNTL 0 0x8f8 1 0 0
	SKIP_COUNT 0 19
regSDMA1_QUEUE_RESET_REQ 0 0x67b 9 0 0
	QUEUE0_RESET 0 0
	QUEUE1_RESET 1 1
	QUEUE2_RESET 2 2
	QUEUE3_RESET 3 3
	QUEUE4_RESET 4 4
	QUEUE5_RESET 5 5
	QUEUE6_RESET 6 6
	QUEUE7_RESET 7 7
	RESERVED 8 31
regSDMA1_QUEUE_STATUS0 0 0x62f 8 0 0
	QUEUE0_STATUS 0 3
	QUEUE1_STATUS 4 7
	QUEUE2_STATUS 8 11
	QUEUE3_STATUS 12 15
	QUEUE4_STATUS 16 19
	QUEUE5_STATUS 20 23
	QUEUE6_STATUS 24 27
	QUEUE7_STATUS 28 31
regSDMA1_RB_RPTR_FETCH 0 0x620 1 0 0
	OFFSET 2 31
regSDMA1_RB_RPTR_FETCH_HI 0 0x621 1 0 0
	OFFSET 0 31
regSDMA1_RELAX_ORDERING_LUT 0 0x64a 19 0 0
	RESERVED0 0 0
	COPY 1 1
	WRITE 2 2
	RESERVED3 3 3
	RESERVED4 4 4
	FENCE 5 5
	RESERVED76 6 7
	POLL_MEM 8 8
	COND_EXE 9 9
	ATOMIC 10 10
	CONST_FILL 11 11
	PTEPDE 12 12
	TIMESTAMP 13 13
	RESERVED 14 26
	WORLD_SWITCH 27 27
	RPTR_WRB 28 28
	WPTR_POLL 29 29
	IB_FETCH 30 30
	RB_FETCH 31 31
regSDMA1_RLC_CGCG_CTRL 0 0x65c 2 0 0
	CGCG_INT_ENABLE 1 1
	CGCG_IDLE_HYSTERESIS 16 31
regSDMA1_SCRATCH_RAM_ADDR 0 0x678 1 0 0
	ADDR 0 6
regSDMA1_SCRATCH_RAM_DATA 0 0x677 1 0 0
	DATA 0 31
regSDMA1_SEM_WAIT_FAIL_TIMER_CNTL 0 0x622 1 0 0
	TIMER 0 31
regSDMA1_STATUS1_REG 0 0x626 20 0 0
	CE_WREQ_IDLE 0 0
	CE_WR_IDLE 1 1
	CE_SPLIT_IDLE 2 2
	CE_RREQ_IDLE 3 3
	CE_OUT_IDLE 4 4
	CE_IN_IDLE 5 5
	CE_DST_IDLE 6 6
	CE_DRM_IDLE 7 7
	CE_DRM1_IDLE 8 8
	CE_CMD_IDLE 9 9
	CE_AFIFO_FULL 10 10
	CE_INFO_FULL 11 11
	CE_INFO1_FULL 12 12
	EX_START 13 13
	DRM_CTX_RESTORE 14 14
	CE_RD_STALL 15 15
	CE_WR_STALL 16 16
	SEC_INTR_STATUS 17 17
	WPTR_POLL_IDLE 18 18
	SDMA_IDLE 19 19
regSDMA1_STATUS2_REG 0 0x638 3 0 0
	ID 0 1
	TH0F32_INSTR_PTR 2 15
	CMD_OP 16 31
regSDMA1_STATUS3_REG 0 0x64c 10 0 0
	CMD_OP_STATUS 0 15
	PREV_VM_CMD 16 19
	EXCEPTION_IDLE 20 20
	AQL_PREV_CMD_IDLE 21 21
	TLBI_IDLE 22 22
	GCR_IDLE 23 23
	INVREQ_IDLE 24 24
	QUEUE_ID_MATCH 25 25
	INT_QUEUE_ID 26 29
	TMZ_MTYPE_STATUS 30 31
regSDMA1_STATUS4_REG 0 0x676 22 0 0
	IDLE 0 0
	IH_OUTSTANDING 2 2
	SEM_OUTSTANDING 3 3
	CH_RD_OUTSTANDING 4 4
	CH_WR_OUTSTANDING 5 5
	GCR_OUTSTANDING 6 6
	TLBI_OUTSTANDING 7 7
	UTCL2_RD_OUTSTANDING 8 8
	UTCL2_WR_OUTSTANDING 9 9
	REG_POLLING 10 10
	MEM_POLLING 11 11
	RESERVED_13_12 12 13
	RESERVED_15_14 14 15
	ACTIVE_QUEUE_ID 16 19
	SRIOV_WATING_RLCV_CMD 20 20
	SRIOV_SDMA_EXECUTING_CMD 21 21
	UTCL2_RD_XNACK_FAULT 22 22
	UTCL2_RD_XNACK_NULL 23 23
	UTCL2_RD_XNACK_TIMEOUT 24 24
	UTCL2_WR_XNACK_FAULT 25 25
	UTCL2_WR_XNACK_NULL 26 26
	UTCL2_WR_XNACK_TIMEOUT 27 27
regSDMA1_STATUS5_REG 0 0x67a 17 0 0
	QUEUE0_RB_ENABLE_STATUS 0 0
	QUEUE1_RB_ENABLE_STATUS 1 1
	QUEUE2_RB_ENABLE_STATUS 2 2
	QUEUE3_RB_ENABLE_STATUS 3 3
	QUEUE4_RB_ENABLE_STATUS 4 4
	QUEUE5_RB_ENABLE_STATUS 5 5
	QUEUE6_RB_ENABLE_STATUS 6 6
	QUEUE7_RB_ENABLE_STATUS 7 7
	ACTIVE_QUEUE_ID 16 19
	QUEUE0_WPTR_POLL_PAGE_EXCEPTION 20 20
	QUEUE1_WPTR_POLL_PAGE_EXCEPTION 21 21
	QUEUE2_WPTR_POLL_PAGE_EXCEPTION 22 22
	QUEUE3_WPTR_POLL_PAGE_EXCEPTION 23 23
	QUEUE4_WPTR_POLL_PAGE_EXCEPTION 24 24
	QUEUE5_WPTR_POLL_PAGE_EXCEPTION 25 25
	QUEUE6_WPTR_POLL_PAGE_EXCEPTION 26 26
	QUEUE7_WPTR_POLL_PAGE_EXCEPTION 27 27
regSDMA1_STATUS6_REG 0 0x67c 3 0 0
	ID 0 1
	TH1F32_INSTR_PTR 2 15
	TH1_EXCEPTION 16 31
regSDMA1_STATUS_REG 0 0x625 31 0 0
	IDLE 0 0
	REG_IDLE 1 1
	RB_EMPTY 2 2
	RB_FULL 3 3
	RB_CMD_IDLE 4 4
	RB_CMD_FULL 5 5
	IB_CMD_IDLE 6 6
	IB_CMD_FULL 7 7
	BLOCK_IDLE 8 8
	INSIDE_IB 9 9
	EX_IDLE 10 10
	CGCG_FENCE 11 11
	PACKET_READY 12 12
	MC_WR_IDLE 13 13
	SRBM_IDLE 14 14
	CONTEXT_EMPTY 15 15
	DELTA_RPTR_FULL 16 16
	RB_MC_RREQ_IDLE 17 17
	IB_MC_RREQ_IDLE 18 18
	MC_RD_IDLE 19 19
	DELTA_RPTR_EMPTY 20 20
	MC_RD_RET_STALL 21 21
	MC_RD_NO_POLL_IDLE 22 22
	DRM_IDLE 23 23
	DRM_MASK_FULL 24 24
	PREV_CMD_IDLE 25 25
	SEM_IDLE 26 26
	SEM_REQ_STALL 27 27
	SEM_RESP_STATE 28 29
	INT_IDLE 30 30
	INT_REQ_STALL 31 31
regSDMA1_TILING_CONFIG 0 0x663 1 0 0
	PIPE_INTERLEAVE_SIZE 4 6
regSDMA1_TIMESTAMP_CNTL 0 0x679 1 0 0
	CAPTURE 0 0
regSDMA1_TLBI_GCR_CNTL 0 0x662 5 0 0
	TLBI_CMD_DW 0 3
	GCR_CMD_DW 4 7
	GCR_CLKEN_CYCLE 8 11
	TLBI_CREDIT 16 23
	GCR_CREDIT 24 31
regSDMA1_UCODE1_CHECKSUM 0 0x67d 1 0 0
	DATA 0 31
regSDMA1_UCODE_ADDR 0 0x58a0 2 0 1
	VALUE 0 12
	THID 15 15
regSDMA1_UCODE_CHECKSUM 0 0x629 1 0 0
	DATA 0 31
regSDMA1_UCODE_DATA 0 0x58a1 1 0 1
	VALUE 0 31
regSDMA1_UCODE_SELFLOAD_CONTROL 0 0x58a2 4 0 1
	GPA 0 0
	SYS 1 1
	CID 4 7
	CACHE_POLICY 8 9
regSDMA1_UTCL1_CNTL 0 0x63c 9 0 0
	REDO_DELAY 0 4
	PAGE_WAIT_DELAY 5 8
	RESP_MODE 9 10
	FORCE_INVALIDATION 14 14
	FORCE_INVREQ_HEAVY 15 15
	WR_EXE_PERMS_CTRL 16 16
	RD_EXE_PERMS_CTRL 17 17
	INVACK_DELAY 18 21
	REQL2_CREDIT 24 29
regSDMA1_UTCL1_INV0 0 0x642 9 0 0
	INV_PROC_BUSY 0 0
	GPUVM_FRAG_SIZE 1 6
	GPUVM_VMID 7 10
	GPUVM_MODE 11 12
	GPUVM_HIGH 13 13
	GPUVM_TAG 14 17
	GPUVM_VMID_HIGH 18 21
	GPUVM_VMID_LOW 22 25
	INV_TYPE 26 27
regSDMA1_UTCL1_INV1 0 0x643 1 0 0
	INV_ADDR_LO 0 31
regSDMA1_UTCL1_INV2 0 0x644 3 0 0
	CPF_VMID 0 15
	CPF_FLUSH_TYPE 16 16
	CPF_FRAG_SIZE 17 22
regSDMA1_UTCL1_PAGE 0 0x63f 12 0 0
	VM_HOLE 0 0
	REQ_TYPE 1 4
	TMZ_ENABLE 5 5
	USE_MTYPE 6 9
	USE_PT_SNOOP 10 10
	USE_IO 11 11
	RD_L2_POLICY 12 13
	WR_L2_POLICY 14 15
	DMA_PAGE_SIZE 16 21
	USE_BC 22 22
	ADDR_IS_PA 23 23
	LLC_NOALLOC 24 24
regSDMA1_UTCL1_RD_STATUS 0 0x640 31 0 0
	RD_VA_FIFO_EMPTY 0 0
	RD_REG_ENTRY_EMPTY 1 1
	RD_PAGE_FIFO_EMPTY 2 2
	RD_REQ_FIFO_EMPTY 3 3
	RD_VA_REQ_FIFO_EMPTY 4 4
	RESERVED0 5 5
	RESERVED1 6 6
	META_Q_EMPTY 7 7
	RD_VA_FIFO_FULL 8 8
	RD_REG_ENTRY_FULL 9 9
	RD_PAGE_FIFO_FULL 10 10
	RD_REQ_FIFO_FULL 11 11
	RD_VA_REQ_FIFO_FULL 12 12
	RESERVED2 13 13
	RESERVED3 14 14
	META_Q_FULL 15 15
	RD_L2_INTF_IDLE 16 16
	RD_REQRET_IDLE 17 17
	RD_REQ_IDLE 18 18
	RD_MERGE_TYPE 19 20
	RD_MERGE_DATA_PA_READY 21 21
	RD_MERGE_META_PA_READY 22 22
	RD_MERGE_REG_READY 23 23
	RD_MERGE_PAGE_FIFO_READY 24 24
	RD_MERGE_REQ_FIFO_READY 25 25
	RESERVED4 26 26
	RD_MERGE_OUT_RTR 27 27
	RDREQ_IN_RTR 28 28
	RDREQ_OUT_RTR 29 29
	INV_BUSY 30 30
	DBIT_REQ_IDLE 31 31
regSDMA1_UTCL1_RD_XNACK0 0 0x645 1 0 0
	XNACK_FAULT_ADDR_LO 0 31
regSDMA1_UTCL1_RD_XNACK1 0 0x646 8 0 0
	XNACK_FAULT_ADDR_HI 0 3
	XNACK_FAULT_VMID 4 7
	XNACK_FAULT_VECTOR 8 9
	XNACK_NULL_VECTOR 10 11
	XNACK_TIMEOUT_VECTOR 12 13
	XNACK_FAULT_FLAG 14 14
	XNACK_NULL_FLAG 15 15
	XNACK_TIMEOUT_FLAG 16 16
regSDMA1_UTCL1_TIMEOUT 0 0x63e 1 0 0
	XNACK_LIMIT 0 15
regSDMA1_UTCL1_WATERMK 0 0x63d 8 0 0
	WR_REQ_FIFO_WATERMK 0 3
	WR_REQ_FIFO_DEPTH_STEP 4 5
	RD_REQ_FIFO_WATERMK 6 9
	RD_REQ_FIFO_DEPTH_STEP 10 11
	WR_PAGE_FIFO_WATERMK 12 15
	WR_PAGE_FIFO_DEPTH_STEP 16 17
	RD_PAGE_FIFO_WATERMK 18 21
	RD_PAGE_FIFO_DEPTH_STEP 22 23
regSDMA1_UTCL1_WR_STATUS 0 0x641 31 0 0
	WR_VA_FIFO_EMPTY 0 0
	WR_REG_ENTRY_EMPTY 1 1
	WR_PAGE_FIFO_EMPTY 2 2
	WR_REQ_FIFO_EMPTY 3 3
	WR_VA_REQ_FIFO_EMPTY 4 4
	WR_DATA2_EMPTY 5 5
	WR_DATA1_EMPTY 6 6
	RESERVED0 7 7
	WR_VA_FIFO_FULL 8 8
	WR_REG_ENTRY_FULL 9 9
	WR_PAGE_FIFO_FULL 10 10
	WR_REQ_FIFO_FULL 11 11
	WR_VA_REQ_FIFO_FULL 12 12
	WR_DATA2_FULL 13 13
	WR_DATA1_FULL 14 14
	F32_WR_RTR 15 15
	WR_L2_INTF_IDLE 16 16
	WR_REQRET_IDLE 17 17
	WR_REQ_IDLE 18 18
	WR_MERGE_TYPE 19 20
	WR_MERGE_DATA_PA_READY 21 21
	WR_MERGE_META_PA_READY 22 22
	WR_MERGE_REG_READY 23 23
	WR_MERGE_PAGE_FIFO_READY 24 24
	WR_MERGE_REQ_FIFO_READY 25 25
	WR_MERGE_DATA_SEL 26 26
	WR_MERGE_OUT_RTR 27 27
	WRREQ_IN_RTR 28 28
	WRREQ_OUT_RTR 29 29
	WRREQ_IN_DATA1_RTR 30 30
	WRREQ_IN_DATA2_RTR 31 31
regSDMA1_UTCL1_WR_XNACK0 0 0x647 1 0 0
	XNACK_FAULT_ADDR_LO 0 31
regSDMA1_UTCL1_WR_XNACK1 0 0x648 8 0 0
	XNACK_FAULT_ADDR_HI 0 3
	XNACK_FAULT_VMID 4 7
	XNACK_FAULT_VECTOR 8 9
	XNACK_NULL_VECTOR 10 11
	XNACK_TIMEOUT_VECTOR 12 13
	XNACK_FAULT_FLAG 14 14
	XNACK_NULL_FLAG 15 15
	XNACK_TIMEOUT_FLAG 16 16
regSDMA1_VERSION 0 0x635 3 0 0
	MINVER 0 6
	MAJVER 8 14
	REV 16 21
regSDMA1_VIRT_RESET_REQ 0 0x58b0 2 0 1
	VF 0 15
	PF 31 31
regSDMA1_VM_CNTL 0 0x58b9 1 0 1
	CMD 0 3
regSDMA1_VM_CTX_CNTL 0 0x58af 4 0 1
	PRIV 0 0
	VMID 4 7
	MEM_PHY 8 9
	BUSY_STATUS_REPORT_ENABLE 16 16
regSDMA1_VM_CTX_HI 0 0x58ad 1 0 1
	ADDR 0 31
regSDMA1_VM_CTX_LO 0 0x58ac 1 0 1
	ADDR 2 31
regSDMA1_WATCHDOG_CNTL 0 0x62e 2 0 0
	QUEUE_HANG_COUNT 0 7
	CMD_TIMEOUT_COUNT 8 15
regSE0_CAC_AGGR_GFXCLK_CYCLE 0 0x1ae5 1 0 1
	SE0_AGGR_GFXCLK_CYCLE 0 31
regSE0_CAC_AGGR_LOWER 0 0x1ad4 1 0 1
	SE0_AGGR_31_0 0 31
regSE0_CAC_AGGR_UPPER 0 0x1ad5 1 0 1
	SE0_AGGR_63_32 0 31
regSE1_CAC_AGGR_GFXCLK_CYCLE 0 0x1ae6 1 0 1
	SE1_AGGR_GFXCLK_CYCLE 0 31
regSE1_CAC_AGGR_LOWER 0 0x1ad6 1 0 1
	SE1_AGGR_31_0 0 31
regSE1_CAC_AGGR_UPPER 0 0x1ad7 1 0 1
	SE1_AGGR_63_32 0 31
regSE2_CAC_AGGR_GFXCLK_CYCLE 0 0x1ae7 1 0 1
	SE2_AGGR_GFXCLK_CYCLE 0 31
regSE2_CAC_AGGR_LOWER 0 0x1ad8 1 0 1
	SE2_AGGR_31_0 0 31
regSE2_CAC_AGGR_UPPER 0 0x1ad9 1 0 1
	SE2_AGGR_63_32 0 31
regSE_CAC_CTRL_1 0 0x1b70 2 0 1
	CAC_WINDOW 0 7
	TDP_WINDOW 8 31
regSE_CAC_CTRL_2 0 0x1b71 4 0 1
	CAC_ENABLE 0 0
	SE_LCAC_ENABLE 1 1
	WGP_CAC_CLK_OVERRIDE 2 2
	SE_CAC_INDEX_AUTO_INCR_EN 3 3
regSE_CAC_IND_DATA 0 0x1bcf 1 0 1
	SE_CAC_IND_DATA 0 31
regSE_CAC_IND_INDEX 0 0x1bce 1 0 1
	SE_CAC_IND_ADDR 0 31
regSE_CAC_WEIGHT_BCI_0 0 0x1b8a 2 0 1
	WEIGHT_BCI_SIG0 0 15
	WEIGHT_BCI_SIG1 16 31
regSE_CAC_WEIGHT_CB_0 0 0x1b8b 2 0 1
	WEIGHT_CB_SIG0 0 15
	WEIGHT_CB_SIG1 16 31
regSE_CAC_WEIGHT_CB_1 0 0x1b8c 2 0 1
	WEIGHT_CB_SIG2 0 15
	WEIGHT_CB_SIG3 16 31
regSE_CAC_WEIGHT_CB_10 0 0x1b95 2 0 1
	WEIGHT_CB_SIG20 0 15
	WEIGHT_CB_SIG21 16 31
regSE_CAC_WEIGHT_CB_11 0 0x1b96 2 0 1
	WEIGHT_CB_SIG22 0 15
	WEIGHT_CB_SIG23 16 31
regSE_CAC_WEIGHT_CB_2 0 0x1b8d 2 0 1
	WEIGHT_CB_SIG4 0 15
	WEIGHT_CB_SIG5 16 31
regSE_CAC_WEIGHT_CB_3 0 0x1b8e 2 0 1
	WEIGHT_CB_SIG6 0 15
	WEIGHT_CB_SIG7 16 31
regSE_CAC_WEIGHT_CB_4 0 0x1b8f 2 0 1
	WEIGHT_CB_SIG8 0 15
	WEIGHT_CB_SIG9 16 31
regSE_CAC_WEIGHT_CB_5 0 0x1b90 2 0 1
	WEIGHT_CB_SIG10 0 15
	WEIGHT_CB_SIG11 16 31
regSE_CAC_WEIGHT_CB_6 0 0x1b91 2 0 1
	WEIGHT_CB_SIG12 0 15
	WEIGHT_CB_SIG13 16 31
regSE_CAC_WEIGHT_CB_7 0 0x1b92 2 0 1
	WEIGHT_CB_SIG14 0 15
	WEIGHT_CB_SIG15 16 31
regSE_CAC_WEIGHT_CB_8 0 0x1b93 2 0 1
	WEIGHT_CB_SIG16 0 15
	WEIGHT_CB_SIG17 16 31
regSE_CAC_WEIGHT_CB_9 0 0x1b94 2 0 1
	WEIGHT_CB_SIG18 0 15
	WEIGHT_CB_SIG19 16 31
regSE_CAC_WEIGHT_CU_0 0 0x1b89 1 0 1
	WEIGHT_CU_SIG0 0 15
regSE_CAC_WEIGHT_DB_0 0 0x1b97 2 0 1
	WEIGHT_DB_SIG0 0 15
	WEIGHT_DB_SIG1 16 31
regSE_CAC_WEIGHT_DB_1 0 0x1b98 2 0 1
	WEIGHT_DB_SIG2 0 15
	WEIGHT_DB_SIG3 16 31
regSE_CAC_WEIGHT_DB_2 0 0x1b99 2 0 1
	WEIGHT_DB_SIG4 0 15
	WEIGHT_DB_SIG5 16 31
regSE_CAC_WEIGHT_DB_3 0 0x1b9a 2 0 1
	WEIGHT_DB_SIG6 0 15
	WEIGHT_DB_SIG7 16 31
regSE_CAC_WEIGHT_DB_4 0 0x1b9b 2 0 1
	WEIGHT_DB_SIG8 0 15
	WEIGHT_DB_SIG9 16 31
regSE_CAC_WEIGHT_GL1C_0 0 0x1ba1 2 0 1
	WEIGHT_GL1C_SIG0 0 15
	WEIGHT_GL1C_SIG1 16 31
regSE_CAC_WEIGHT_GL1C_1 0 0x1ba2 2 0 1
	WEIGHT_GL1C_SIG2 0 15
	WEIGHT_GL1C_SIG3 16 31
regSE_CAC_WEIGHT_GL1C_2 0 0x1ba3 1 0 1
	WEIGHT_GL1C_SIG4 0 15
regSE_CAC_WEIGHT_LDS_0 0 0x1b82 2 0 1
	WEIGHT_LDS_SIG0 0 15
	WEIGHT_LDS_SIG1 16 31
regSE_CAC_WEIGHT_LDS_1 0 0x1b83 2 0 1
	WEIGHT_LDS_SIG2 0 15
	WEIGHT_LDS_SIG3 16 31
regSE_CAC_WEIGHT_LDS_2 0 0x1b84 2 0 1
	WEIGHT_LDS_SIG4 0 15
	WEIGHT_LDS_SIG5 16 31
regSE_CAC_WEIGHT_LDS_3 0 0x1b85 2 0 1
	WEIGHT_LDS_SIG6 0 15
	WEIGHT_LDS_SIG7 16 31
regSE_CAC_WEIGHT_PA_0 0 0x1ba8 2 0 1
	WEIGHT_PA_SIG0 0 15
	WEIGHT_PA_SIG1 16 31
regSE_CAC_WEIGHT_PA_1 0 0x1ba9 2 0 1
	WEIGHT_PA_SIG2 0 15
	WEIGHT_PA_SIG3 16 31
regSE_CAC_WEIGHT_PA_2 0 0x1baa 2 0 1
	WEIGHT_PA_SIG4 0 15
	WEIGHT_PA_SIG5 16 31
regSE_CAC_WEIGHT_PA_3 0 0x1bab 2 0 1
	WEIGHT_PA_SIG6 0 15
	WEIGHT_PA_SIG7 16 31
regSE_CAC_WEIGHT_PC_0 0 0x1ba7 1 0 1
	WEIGHT_PC_SIG0 0 15
regSE_CAC_WEIGHT_RMI_0 0 0x1b9c 2 0 1
	WEIGHT_RMI_SIG0 0 15
	WEIGHT_RMI_SIG1 16 31
regSE_CAC_WEIGHT_RMI_1 0 0x1b9d 2 0 1
	WEIGHT_RMI_SIG2 0 15
	WEIGHT_RMI_SIG3 16 31
regSE_CAC_WEIGHT_SC_0 0 0x1bac 2 0 1
	WEIGHT_SC_SIG0 0 15
	WEIGHT_SC_SIG1 16 31
regSE_CAC_WEIGHT_SC_1 0 0x1bad 2 0 1
	WEIGHT_SC_SIG2 0 15
	WEIGHT_SC_SIG3 16 31
regSE_CAC_WEIGHT_SC_2 0 0x1bae 2 0 1
	WEIGHT_SC_SIG4 0 15
	WEIGHT_SC_SIG5 16 31
regSE_CAC_WEIGHT_SC_3 0 0x1baf 2 0 1
	WEIGHT_SC_SIG6 0 15
	WEIGHT_SC_SIG7 16 31
regSE_CAC_WEIGHT_SPI_0 0 0x1ba4 2 0 1
	WEIGHT_SPI_SIG0 0 15
	WEIGHT_SPI_SIG1 16 31
regSE_CAC_WEIGHT_SPI_1 0 0x1ba5 2 0 1
	WEIGHT_SPI_SIG2 0 15
	WEIGHT_SPI_SIG3 16 31
regSE_CAC_WEIGHT_SPI_2 0 0x1ba6 1 0 1
	WEIGHT_SPI_SIG4 0 15
regSE_CAC_WEIGHT_SP_0 0 0x1b80 2 0 1
	WEIGHT_SP_SIG0 0 15
	WEIGHT_SP_SIG1 16 31
regSE_CAC_WEIGHT_SP_1 0 0x1b81 1 0 1
	WEIGHT_SP_SIG2 0 15
regSE_CAC_WEIGHT_SQC_0 0 0x1b87 2 0 1
	WEIGHT_SQC_SIG0 0 15
	WEIGHT_SQC_SIG1 16 31
regSE_CAC_WEIGHT_SQC_1 0 0x1b88 1 0 1
	WEIGHT_SQC_SIG2 0 15
regSE_CAC_WEIGHT_SQ_0 0 0x1b7d 2 0 1
	WEIGHT_SQ_SIG0 0 15
	WEIGHT_SQ_SIG1 16 31
regSE_CAC_WEIGHT_SQ_1 0 0x1b7e 2 0 1
	WEIGHT_SQ_SIG2 0 15
	WEIGHT_SQ_SIG3 16 31
regSE_CAC_WEIGHT_SQ_2 0 0x1b7f 1 0 1
	WEIGHT_SQ_SIG4 0 15
regSE_CAC_WEIGHT_SXRB_0 0 0x1b9f 1 0 1
	WEIGHT_SXRB_SIG0 0 15
regSE_CAC_WEIGHT_SX_0 0 0x1b9e 1 0 1
	WEIGHT_SX_SIG0 0 15
regSE_CAC_WEIGHT_TA_0 0 0x1b72 1 0 1
	WEIGHT_TA_SIG0 0 15
regSE_CAC_WEIGHT_TCP_0 0 0x1b79 2 0 1
	WEIGHT_TCP_SIG0 0 15
	WEIGHT_TCP_SIG1 16 31
regSE_CAC_WEIGHT_TCP_1 0 0x1b7a 2 0 1
	WEIGHT_TCP_SIG2 0 15
	WEIGHT_TCP_SIG3 16 31
regSE_CAC_WEIGHT_TCP_2 0 0x1b7b 2 0 1
	WEIGHT_TCP_SIG4 0 15
	WEIGHT_TCP_SIG5 16 31
regSE_CAC_WEIGHT_TCP_3 0 0x1b7c 2 0 1
	WEIGHT_TCP_SIG6 0 15
	WEIGHT_TCP_SIG7 16 31
regSE_CAC_WEIGHT_TD_0 0 0x1b73 2 0 1
	WEIGHT_TD_SIG0 0 15
	WEIGHT_TD_SIG1 16 31
regSE_CAC_WEIGHT_TD_1 0 0x1b74 2 0 1
	WEIGHT_TD_SIG2 0 15
	WEIGHT_TD_SIG3 16 31
regSE_CAC_WEIGHT_TD_2 0 0x1b75 2 0 1
	WEIGHT_TD_SIG4 0 15
	WEIGHT_TD_SIG5 16 31
regSE_CAC_WEIGHT_TD_3 0 0x1b76 2 0 1
	WEIGHT_TD_SIG6 0 15
	WEIGHT_TD_SIG7 16 31
regSE_CAC_WEIGHT_TD_4 0 0x1b77 2 0 1
	WEIGHT_TD_SIG8 0 15
	WEIGHT_TD_SIG9 16 31
regSE_CAC_WEIGHT_TD_5 0 0x1b78 1 0 1
	WEIGHT_TD_SIG10 0 15
regSE_CAC_WEIGHT_UTCL1_0 0 0x1ba0 1 0 1
	WEIGHT_UTCL1_SIG0 0 15
regSE_CAC_WINDOW_AGGR_VALUE 0 0x1bb0 1 0 1
	SE_CAC_WINDOW_AGGR_VALUE 0 31
regSE_CAC_WINDOW_GFXCLK_CYCLE 0 0x1bb1 1 0 1
	SE_CAC_WINDOW_GFXCLK_CYCLE 0 9
regSH_MEM_BASES 0 0x9e3 2 0 1
	PRIVATE_BASE 0 15
	SHARED_BASE 16 31
regSH_MEM_CONFIG 0 0x9e4 4 0 1
	ADDRESS_MODE 0 0
	ALIGNMENT_MODE 2 3
	INITIAL_INST_PREFETCH 14 15
	ICACHE_USE_GL1 18 18
regSH_RESERVED_REG0 0 0x1c20 1 0 0
	DATA 0 31
regSH_RESERVED_REG1 0 0x1c21 1 0 0
	DATA 0 31
regSMU_RLC_RESPONSE 0 0x4e01 1 0 1
	RESP 0 31
regSPIS_DEBUG_READ 0 0x128a 1 0 0
	DATA 0 31
regSPI_ARB_CNTL_0 0 0x1949 3 0 1
	EXP_ARB_COL_WT 0 3
	EXP_ARB_POS_WT 4 7
	EXP_ARB_GDS_WT 8 11
regSPI_ARB_CYCLES_0 0 0x1f61 2 0 0
	TS0_DURATION 0 15
	TS1_DURATION 16 31
regSPI_ARB_CYCLES_1 0 0x1f62 2 0 0
	TS2_DURATION 0 15
	TS3_DURATION 16 31
regSPI_ARB_PRIORITY 0 0x1f60 8 0 0
	PIPE_ORDER_TS0 0 2
	PIPE_ORDER_TS1 3 5
	PIPE_ORDER_TS2 6 8
	PIPE_ORDER_TS3 9 11
	TS0_DUR_MULT 12 13
	TS1_DUR_MULT 14 15
	TS2_DUR_MULT 16 17
	TS3_DUR_MULT 18 19
regSPI_ATTRIBUTE_RING_BASE 0 0x2446 1 0 1
	BASE 0 31
regSPI_ATTRIBUTE_RING_SIZE 0 0x2447 6 0 1
	MEM_SIZE 0 7
	BIG_PAGE 16 16
	L1_POLICY 17 18
	L2_POLICY 19 20
	LLC_NOALLOC 21 21
	GL1_PERF_COUNTER_DISABLE 22 22
regSPI_BARYC_CNTL 0 0x1b8 7 0 1
	PERSP_CENTER_CNTL 0 0
	PERSP_CENTROID_CNTL 4 4
	LINEAR_CENTER_CNTL 8 8
	LINEAR_CENTROID_CNTL 12 12
	POS_FLOAT_LOCATION 16 17
	POS_FLOAT_ULC 20 20
	FRONT_FACE_ALL_BITS 24 24
regSPI_CDBG_SYS_CS0 0 0x1942 4 0 1
	PIPE0 0 7
	PIPE1 8 15
	PIPE2 16 23
	PIPE3 24 31
regSPI_CDBG_SYS_GFX 0 0x1940 4 0 1
	PS_EN 0 0
	GS_EN 2 2
	HS_EN 4 4
	CS_EN 6 6
regSPI_CDBG_SYS_HP3D 0 0x1941 4 0 1
	PS_EN 0 0
	GS_EN 2 2
	HS_EN 4 4
	CS_EN 6 6
regSPI_COMPUTE_QUEUE_RESET 0 0x1f73 1 0 0
	RESET 0 0
regSPI_COMPUTE_WF_CTX_SAVE 0 0x1f74 5 0 0
	INITIATE 0 0
	GDS_INTERRUPT_EN 1 1
	DONE_INTERRUPT_EN 2 2
	GDS_REQ_BUSY 30 30
	SAVE_BUSY 31 31
regSPI_COMPUTE_WF_CTX_SAVE_STATUS 0 0x194e 32 0 1
	PIPE0_QUEUE0_SAVE_BUSY 0 0
	PIPE0_QUEUE1_SAVE_BUSY 1 1
	PIPE0_QUEUE2_SAVE_BUSY 2 2
	PIPE0_QUEUE3_SAVE_BUSY 3 3
	PIPE0_QUEUE4_SAVE_BUSY 4 4
	PIPE0_QUEUE5_SAVE_BUSY 5 5
	PIPE0_QUEUE6_SAVE_BUSY 6 6
	PIPE0_QUEUE7_SAVE_BUSY 7 7
	PIPE1_QUEUE0_SAVE_BUSY 8 8
	PIPE1_QUEUE1_SAVE_BUSY 9 9
	PIPE1_QUEUE2_SAVE_BUSY 10 10
	PIPE1_QUEUE3_SAVE_BUSY 11 11
	PIPE1_QUEUE4_SAVE_BUSY 12 12
	PIPE1_QUEUE5_SAVE_BUSY 13 13
	PIPE1_QUEUE6_SAVE_BUSY 14 14
	PIPE1_QUEUE7_SAVE_BUSY 15 15
	PIPE2_QUEUE0_SAVE_BUSY 16 16
	PIPE2_QUEUE1_SAVE_BUSY 17 17
	PIPE2_QUEUE2_SAVE_BUSY 18 18
	PIPE2_QUEUE3_SAVE_BUSY 19 19
	PIPE2_QUEUE4_SAVE_BUSY 20 20
	PIPE2_QUEUE5_SAVE_BUSY 21 21
	PIPE2_QUEUE6_SAVE_BUSY 22 22
	PIPE2_QUEUE7_SAVE_BUSY 23 23
	PIPE3_QUEUE0_SAVE_BUSY 24 24
	PIPE3_QUEUE1_SAVE_BUSY 25 25
	PIPE3_QUEUE2_SAVE_BUSY 26 26
	PIPE3_QUEUE3_SAVE_BUSY 27 27
	PIPE3_QUEUE4_SAVE_BUSY 28 28
	PIPE3_QUEUE5_SAVE_BUSY 29 29
	PIPE3_QUEUE6_SAVE_BUSY 30 30
	PIPE3_QUEUE7_SAVE_BUSY 31 31
regSPI_CONFIG_CNTL 0 0x2440 7 0 1
	GPR_WRITE_PRIORITY 0 20
	EXP_PRIORITY_ORDER 21 23
	ENABLE_SQG_TOP_EVENTS 24 24
	ENABLE_SQG_BOP_EVENTS 25 25
	ALLOC_ARB_LRU_ENA 28 28
	EXP_ARB_LRU_ENA 29 29
	PS_PKR_PRIORITY_CNTL 30 31
regSPI_CONFIG_CNTL_1 0 0x2441 13 0 1
	VTX_DONE_DELAY 0 3
	INTERP_ONE_PRIM_PER_ROW 4 4
	PC_LIMIT_ENABLE 5 6
	PC_LIMIT_STRICT 7 7
	PS_GROUP_TIMEOUT_MODE 8 8
	OREO_EXPALLOC_STALL 9 9
	LBPW_CU_CHK_CNT 10 13
	CSC_PWR_SAVE_DISABLE 14 14
	CSG_PWR_SAVE_DISABLE 15 15
	MAX_VTX_SYNC_CNT 16 20
	EN_USER_ACCUM 21 21
	SA_SCREEN_MAP 22 22
	PS_GROUP_TIMEOUT 23 31
regSPI_CONFIG_CNTL_2 0 0x2442 7 0 1
	CONTEXT_SAVE_WAIT_GDS_REQUEST_CYCLE_OVHD 0 3
	CONTEXT_SAVE_WAIT_GDS_GRANT_CYCLE_OVHD 4 7
	PWS_CSG_WAIT_DISABLE 8 8
	PWS_HS_WAIT_DISABLE 9 9
	PWS_GS_WAIT_DISABLE 10 10
	PWS_PS_WAIT_DISABLE 11 11
	CSC_HALT_ACK_DELAY 12 16
regSPI_CONFIG_PS_CU_EN 0 0x11f2 3 0 0
	PKR_OFFSET 0 3
	PKR2_OFFSET 4 7
	PKR3_OFFSET 8 11
regSPI_CSQ_WF_ACTIVE_COUNT_0 0 0x127c 2 0 0
	COUNT 0 10
	EVENTS 16 26
regSPI_CSQ_WF_ACTIVE_COUNT_1 0 0x127d 2 0 0
	COUNT 0 10
	EVENTS 16 26
regSPI_CSQ_WF_ACTIVE_COUNT_2 0 0x127e 2 0 0
	COUNT 0 10
	EVENTS 16 26
regSPI_CSQ_WF_ACTIVE_COUNT_3 0 0x127f 2 0 0
	COUNT 0 10
	EVENTS 16 26
regSPI_CSQ_WF_ACTIVE_STATUS 0 0x127b 1 0 0
	ACTIVE 0 31
regSPI_DEBUG_BUSY 0 0x11f0 25 0 0
	HS_BUSY 0 0
	GS_BUSY 1 1
	PS0_BUSY 2 2
	PS1_BUSY 3 3
	PS2_BUSY 4 4
	PS3_BUSY 5 5
	CSG0_BUSY 6 6
	CSG1_BUSY 7 7
	CS0_BUSY 8 8
	CS1_BUSY 9 9
	CS2_BUSY 10 10
	CS3_BUSY 11 11
	CS4_BUSY 12 12
	CS5_BUSY 13 13
	CS6_BUSY 14 14
	CS7_BUSY 15 15
	LDS_WR_CTL0_BUSY 16 16
	LDS_WR_CTL1_BUSY 17 17
	PC_DEALLOC_BUSY 18 18
	OFC_LDS_BUSY 19 19
	EVENT_CLCTR_BUSY 20 20
	GRBM_BUSY 21 21
	SPIS_BUSY 22 22
	RSRC_ALLOC_BUSY 23 23
	PWS_BUSY 24 24
regSPI_DEBUG_READ 0 0x11e2 1 0 0
	DATA 0 31
regSPI_DSM_CNTL 0 0x11e3 2 0 0
	SPI_SR_MEM_DSM_IRRITATOR_DATA 0 1
	SPI_SR_MEM_ENABLE_SINGLE_WRITE 2 2
regSPI_DSM_CNTL2 0 0x11e4 3 0 0
	SPI_SR_MEM_ENABLE_ERROR_INJECT 0 1
	SPI_SR_MEM_SELECT_INJECT_DELAY 2 2
	SPI_SR_MEM_INJECT_DELAY 3 8
regSPI_EDC_CNT 0 0x11e5 1 0 0
	SPI_SR_MEM_SED_COUNT 0 1
regSPI_EXP_THROTTLE_CTRL 0 0x14c3 9 0 0
	ENABLE 0 0
	PERIOD 1 4
	UPSTEP 5 8
	DOWNSTEP 9 12
	LOW_STALL_MON_HIST_COUNT 13 15
	HIGH_STALL_MON_HIST_COUNT 16 18
	EXP_STALL_THRESHOLD 19 25
	SKEW_COUNT 26 28
	THROTTLE_RESET 29 29
regSPI_FEATURE_CTRL 0 0x194a 6 0 1
	TUNNELING_WAVE_LIMIT 0 3
	RA_PROBE_IGNORE 4 4
	PS_THROTTLE_MAX_WAVE_LIMIT 5 10
	RA_PROBE_SKEW_WIF_CTRL 11 12
	RA_PROBE_SKEW_OOO_CTRL 13 13
	RA_PROBE_SKEW_DISABLE 14 14
regSPI_GDBG_PER_VMID_CNTL 0 0x1f72 5 0 0
	STALL_VMID 0 0
	LAUNCH_MODE 1 2
	TRAP_EN 3 3
	EXCP_EN 4 12
	EXCP_REPLACE 13 13
regSPI_GDBG_TRAP_CONFIG 0 0x1944 4 0 1
	PIPE0_EN 0 7
	PIPE1_EN 8 15
	PIPE2_EN 16 23
	PIPE3_EN 24 31
regSPI_GDBG_WAVE_CNTL 0 0x1943 2 0 1
	STALL_RA 0 0
	STALL_LAUNCH 1 1
regSPI_GDBG_WAVE_CNTL3 0 0x1945 14 0 1
	STALL_PS 0 0
	STALL_GS 2 2
	STALL_HS 3 3
	STALL_CSG 4 4
	STALL_CS0 5 5
	STALL_CS1 6 6
	STALL_CS2 7 7
	STALL_CS3 8 8
	STALL_CS4 9 9
	STALL_CS5 10 10
	STALL_CS6 11 11
	STALL_CS7 12 12
	STALL_DURATION 13 27
	STALL_MULT 28 28
regSPI_GDS_CREDITS 0 0x1278 2 0 0
	DS_DATA_CREDITS 0 7
	DS_CMD_CREDITS 8 15
regSPI_GFX_CNTL 0 0x11dc 1 0 0
	RESET_COUNTS 0 0
regSPI_GFX_SCRATCH_BASE_HI 0 0x1bc 1 0 1
	DATA 0 7
regSPI_GFX_SCRATCH_BASE_LO 0 0x1bb 1 0 1
	DATA 0 31
regSPI_GS_THROTTLE_CNTL1 0 0x2444 8 0 1
	PH_POLL_INTERVAL 0 3
	PH_THROTTLE_BASE 4 7
	PH_THROTTLE_STEP_SIZE 8 11
	SPI_VGPR_THRESHOLD 12 15
	SPI_LDS_THRESHOLD 16 19
	SPI_POLL_INTERVAL 20 23
	SPI_THROTTLE_BASE 24 27
	SPI_THROTTLE_STEP_SIZE 28 31
regSPI_GS_THROTTLE_CNTL2 0 0x2445 8 0 1
	SPI_THROTTLE_MODE 0 1
	GRP_LIFETIME_THRESHOLD 2 5
	GRP_LIFETIME_THRESHOLD_FACTOR 6 7
	GRP_LIFETIME_PENALTY1 8 10
	GRP_LIFETIME_PENALTY2 11 13
	PS_STALL_THRESHOLD 14 15
	PH_MODE 16 16
	RESERVED 17 31
regSPI_INTERP_CONTROL_0 0 0x1b5 7 0 1
	FLAT_SHADE_ENA 0 0
	PNT_SPRITE_ENA 1 1
	PNT_SPRITE_OVRD_X 2 4
	PNT_SPRITE_OVRD_Y 5 7
	PNT_SPRITE_OVRD_Z 8 10
	PNT_SPRITE_OVRD_W 11 13
	PNT_SPRITE_TOP_1 14 14
regSPI_LB_CTR_CTRL 0 0x1274 4 0 0
	LOAD 0 0
	WAVES_SELECT 1 2
	CLEAR_ON_READ 3 3
	RESET_COUNTS 4 4
regSPI_LB_DATA_PERWGP_WAVE_CS 0 0x1287 1 0 0
	ACTIVE 0 15
regSPI_LB_DATA_PERWGP_WAVE_HSGS 0 0x1285 2 0 0
	WGP_USED_HS 0 15
	WGP_USED_GS 16 31
regSPI_LB_DATA_REG 0 0x1276 1 0 0
	CNT_DATA 0 31
regSPI_LB_DATA_WAVES 0 0x1284 2 0 0
	COUNT0 0 15
	COUNT1 16 31
regSPI_LB_WGP_MASK 0 0x1275 1 0 0
	WGP_MASK 0 15
regSPI_P0_TRAP_SCREEN_GPR_MIN 0 0x1290 2 0 0
	VGPR_MIN 0 5
	SGPR_MIN 6 9
regSPI_P0_TRAP_SCREEN_PSBA_HI 0 0x128d 1 0 0
	MEM_BASE 0 7
regSPI_P0_TRAP_SCREEN_PSBA_LO 0 0x128c 1 0 0
	MEM_BASE 0 31
regSPI_P0_TRAP_SCREEN_PSMA_HI 0 0x128f 1 0 0
	MEM_BASE 0 7
regSPI_P0_TRAP_SCREEN_PSMA_LO 0 0x128e 1 0 0
	MEM_BASE 0 31
regSPI_P1_TRAP_SCREEN_GPR_MIN 0 0x1295 2 0 0
	VGPR_MIN 0 5
	SGPR_MIN 6 9
regSPI_P1_TRAP_SCREEN_PSBA_HI 0 0x1292 1 0 0
	MEM_BASE 0 7
regSPI_P1_TRAP_SCREEN_PSBA_LO 0 0x1291 1 0 0
	MEM_BASE 0 31
regSPI_P1_TRAP_SCREEN_PSMA_HI 0 0x1294 1 0 0
	MEM_BASE 0 7
regSPI_P1_TRAP_SCREEN_PSMA_LO 0 0x1293 1 0 0
	MEM_BASE 0 31
regSPI_PERFCOUNTER0_HI 0 0x3180 1 0 1
	PERFCOUNTER_HI 0 31
regSPI_PERFCOUNTER0_LO 0 0x3181 1 0 1
	PERFCOUNTER_LO 0 31
regSPI_PERFCOUNTER0_SELECT 0 0x3980 5 0 1
	PERF_SEL 0 9
	PERF_SEL1 10 19
	CNTR_MODE 20 23
	PERF_MODE1 24 27
	PERF_MODE 28 31
regSPI_PERFCOUNTER0_SELECT1 0 0x3984 4 0 1
	PERF_SEL2 0 9
	PERF_SEL3 10 19
	PERF_MODE3 24 27
	PERF_MODE2 28 31
regSPI_PERFCOUNTER1_HI 0 0x3182 1 0 1
	PERFCOUNTER_HI 0 31
regSPI_PERFCOUNTER1_LO 0 0x3183 1 0 1
	PERFCOUNTER_LO 0 31
regSPI_PERFCOUNTER1_SELECT 0 0x3981 5 0 1
	PERF_SEL 0 9
	PERF_SEL1 10 19
	CNTR_MODE 20 23
	PERF_MODE1 24 27
	PERF_MODE 28 31
regSPI_PERFCOUNTER1_SELECT1 0 0x3985 4 0 1
	PERF_SEL2 0 9
	PERF_SEL3 10 19
	PERF_MODE3 24 27
	PERF_MODE2 28 31
regSPI_PERFCOUNTER2_HI 0 0x3184 1 0 1
	PERFCOUNTER_HI 0 31
regSPI_PERFCOUNTER2_LO 0 0x3185 1 0 1
	PERFCOUNTER_LO 0 31
regSPI_PERFCOUNTER2_SELECT 0 0x3982 5 0 1
	PERF_SEL 0 9
	PERF_SEL1 10 19
	CNTR_MODE 20 23
	PERF_MODE1 24 27
	PERF_MODE 28 31
regSPI_PERFCOUNTER2_SELECT1 0 0x3986 4 0 1
	PERF_SEL2 0 9
	PERF_SEL3 10 19
	PERF_MODE3 24 27
	PERF_MODE2 28 31
regSPI_PERFCOUNTER3_HI 0 0x3186 1 0 1
	PERFCOUNTER_HI 0 31
regSPI_PERFCOUNTER3_LO 0 0x3187 1 0 1
	PERFCOUNTER_LO 0 31
regSPI_PERFCOUNTER3_SELECT 0 0x3983 5 0 1
	PERF_SEL 0 9
	PERF_SEL1 10 19
	CNTR_MODE 20 23
	PERF_MODE1 24 27
	PERF_MODE 28 31
regSPI_PERFCOUNTER3_SELECT1 0 0x3987 4 0 1
	PERF_SEL2 0 9
	PERF_SEL3 10 19
	PERF_MODE3 24 27
	PERF_MODE2 28 31
regSPI_PERFCOUNTER4_HI 0 0x3188 1 0 1
	PERFCOUNTER_HI 0 31
regSPI_PERFCOUNTER4_LO 0 0x3189 1 0 1
	PERFCOUNTER_LO 0 31
regSPI_PERFCOUNTER4_SELECT 0 0x3988 1 0 1
	PERF_SEL 0 9
regSPI_PERFCOUNTER5_HI 0 0x318a 1 0 1
	PERFCOUNTER_HI 0 31
regSPI_PERFCOUNTER5_LO 0 0x318b 1 0 1
	PERFCOUNTER_LO 0 31
regSPI_PERFCOUNTER5_SELECT 0 0x3989 1 0 1
	PERF_SEL 0 9
regSPI_PERFCOUNTER_BINS 0 0x398a 8 0 1
	BIN0_MIN 0 3
	BIN0_MAX 4 7
	BIN1_MIN 8 11
	BIN1_MAX 12 15
	BIN2_MIN 16 19
	BIN2_MAX 20 23
	BIN3_MIN 24 27
	BIN3_MAX 28 31
regSPI_PG_ENABLE_STATIC_WGP_MASK 0 0x1277 1 0 0
	WGP_MASK 0 15
regSPI_PQEV_CTRL 0 0x14c0 3 0 0
	SCAN_PERIOD 0 9
	QUEUE_DURATION 10 15
	COMPUTE_PIPE_EN 16 23
regSPI_PS_INPUT_ADDR 0 0x1b4 16 0 1
	PERSP_SAMPLE_ENA 0 0
	PERSP_CENTER_ENA 1 1
	PERSP_CENTROID_ENA 2 2
	PERSP_PULL_MODEL_ENA 3 3
	LINEAR_SAMPLE_ENA 4 4
	LINEAR_CENTER_ENA 5 5
	LINEAR_CENTROID_ENA 6 6
	LINE_STIPPLE_TEX_ENA 7 7
	POS_X_FLOAT_ENA 8 8
	POS_Y_FLOAT_ENA 9 9
	POS_Z_FLOAT_ENA 10 10
	POS_W_FLOAT_ENA 11 11
	FRONT_FACE_ENA 12 12
	ANCILLARY_ENA 13 13
	SAMPLE_COVERAGE_ENA 14 14
	POS_FIXED_PT_ENA 15 15
regSPI_PS_INPUT_CNTL_0 0 0x191 13 0 1
	OFFSET 0 5
	DEFAULT_VAL 8 9
	FLAT_SHADE 10 10
	ROTATE_PC_PTR 11 11
	PRIM_ATTR 12 12
	PT_SPRITE_TEX 17 17
	DUP 18 18
	FP16_INTERP_MODE 19 19
	USE_DEFAULT_ATTR1 20 20
	DEFAULT_VAL_ATTR1 21 22
	PT_SPRITE_TEX_ATTR1 23 23
	ATTR0_VALID 24 24
	ATTR1_VALID 25 25
regSPI_PS_INPUT_CNTL_1 0 0x192 13 0 1
	OFFSET 0 5
	DEFAULT_VAL 8 9
	FLAT_SHADE 10 10
	ROTATE_PC_PTR 11 11
	PRIM_ATTR 12 12
	PT_SPRITE_TEX 17 17
	DUP 18 18
	FP16_INTERP_MODE 19 19
	USE_DEFAULT_ATTR1 20 20
	DEFAULT_VAL_ATTR1 21 22
	PT_SPRITE_TEX_ATTR1 23 23
	ATTR0_VALID 24 24
	ATTR1_VALID 25 25
regSPI_PS_INPUT_CNTL_10 0 0x19b 13 0 1
	OFFSET 0 5
	DEFAULT_VAL 8 9
	FLAT_SHADE 10 10
	ROTATE_PC_PTR 11 11
	PRIM_ATTR 12 12
	PT_SPRITE_TEX 17 17
	DUP 18 18
	FP16_INTERP_MODE 19 19
	USE_DEFAULT_ATTR1 20 20
	DEFAULT_VAL_ATTR1 21 22
	PT_SPRITE_TEX_ATTR1 23 23
	ATTR0_VALID 24 24
	ATTR1_VALID 25 25
regSPI_PS_INPUT_CNTL_11 0 0x19c 13 0 1
	OFFSET 0 5
	DEFAULT_VAL 8 9
	FLAT_SHADE 10 10
	ROTATE_PC_PTR 11 11
	PRIM_ATTR 12 12
	PT_SPRITE_TEX 17 17
	DUP 18 18
	FP16_INTERP_MODE 19 19
	USE_DEFAULT_ATTR1 20 20
	DEFAULT_VAL_ATTR1 21 22
	PT_SPRITE_TEX_ATTR1 23 23
	ATTR0_VALID 24 24
	ATTR1_VALID 25 25
regSPI_PS_INPUT_CNTL_12 0 0x19d 13 0 1
	OFFSET 0 5
	DEFAULT_VAL 8 9
	FLAT_SHADE 10 10
	ROTATE_PC_PTR 11 11
	PRIM_ATTR 12 12
	PT_SPRITE_TEX 17 17
	DUP 18 18
	FP16_INTERP_MODE 19 19
	USE_DEFAULT_ATTR1 20 20
	DEFAULT_VAL_ATTR1 21 22
	PT_SPRITE_TEX_ATTR1 23 23
	ATTR0_VALID 24 24
	ATTR1_VALID 25 25
regSPI_PS_INPUT_CNTL_13 0 0x19e 13 0 1
	OFFSET 0 5
	DEFAULT_VAL 8 9
	FLAT_SHADE 10 10
	ROTATE_PC_PTR 11 11
	PRIM_ATTR 12 12
	PT_SPRITE_TEX 17 17
	DUP 18 18
	FP16_INTERP_MODE 19 19
	USE_DEFAULT_ATTR1 20 20
	DEFAULT_VAL_ATTR1 21 22
	PT_SPRITE_TEX_ATTR1 23 23
	ATTR0_VALID 24 24
	ATTR1_VALID 25 25
regSPI_PS_INPUT_CNTL_14 0 0x19f 13 0 1
	OFFSET 0 5
	DEFAULT_VAL 8 9
	FLAT_SHADE 10 10
	ROTATE_PC_PTR 11 11
	PRIM_ATTR 12 12
	PT_SPRITE_TEX 17 17
	DUP 18 18
	FP16_INTERP_MODE 19 19
	USE_DEFAULT_ATTR1 20 20
	DEFAULT_VAL_ATTR1 21 22
	PT_SPRITE_TEX_ATTR1 23 23
	ATTR0_VALID 24 24
	ATTR1_VALID 25 25
regSPI_PS_INPUT_CNTL_15 0 0x1a0 13 0 1
	OFFSET 0 5
	DEFAULT_VAL 8 9
	FLAT_SHADE 10 10
	ROTATE_PC_PTR 11 11
	PRIM_ATTR 12 12
	PT_SPRITE_TEX 17 17
	DUP 18 18
	FP16_INTERP_MODE 19 19
	USE_DEFAULT_ATTR1 20 20
	DEFAULT_VAL_ATTR1 21 22
	PT_SPRITE_TEX_ATTR1 23 23
	ATTR0_VALID 24 24
	ATTR1_VALID 25 25
regSPI_PS_INPUT_CNTL_16 0 0x1a1 13 0 1
	OFFSET 0 5
	DEFAULT_VAL 8 9
	FLAT_SHADE 10 10
	ROTATE_PC_PTR 11 11
	PRIM_ATTR 12 12
	PT_SPRITE_TEX 17 17
	DUP 18 18
	FP16_INTERP_MODE 19 19
	USE_DEFAULT_ATTR1 20 20
	DEFAULT_VAL_ATTR1 21 22
	PT_SPRITE_TEX_ATTR1 23 23
	ATTR0_VALID 24 24
	ATTR1_VALID 25 25
regSPI_PS_INPUT_CNTL_17 0 0x1a2 13 0 1
	OFFSET 0 5
	DEFAULT_VAL 8 9
	FLAT_SHADE 10 10
	ROTATE_PC_PTR 11 11
	PRIM_ATTR 12 12
	PT_SPRITE_TEX 17 17
	DUP 18 18
	FP16_INTERP_MODE 19 19
	USE_DEFAULT_ATTR1 20 20
	DEFAULT_VAL_ATTR1 21 22
	PT_SPRITE_TEX_ATTR1 23 23
	ATTR0_VALID 24 24
	ATTR1_VALID 25 25
regSPI_PS_INPUT_CNTL_18 0 0x1a3 13 0 1
	OFFSET 0 5
	DEFAULT_VAL 8 9
	FLAT_SHADE 10 10
	ROTATE_PC_PTR 11 11
	PRIM_ATTR 12 12
	PT_SPRITE_TEX 17 17
	DUP 18 18
	FP16_INTERP_MODE 19 19
	USE_DEFAULT_ATTR1 20 20
	DEFAULT_VAL_ATTR1 21 22
	PT_SPRITE_TEX_ATTR1 23 23
	ATTR0_VALID 24 24
	ATTR1_VALID 25 25
regSPI_PS_INPUT_CNTL_19 0 0x1a4 13 0 1
	OFFSET 0 5
	DEFAULT_VAL 8 9
	FLAT_SHADE 10 10
	ROTATE_PC_PTR 11 11
	PRIM_ATTR 12 12
	PT_SPRITE_TEX 17 17
	DUP 18 18
	FP16_INTERP_MODE 19 19
	USE_DEFAULT_ATTR1 20 20
	DEFAULT_VAL_ATTR1 21 22
	PT_SPRITE_TEX_ATTR1 23 23
	ATTR0_VALID 24 24
	ATTR1_VALID 25 25
regSPI_PS_INPUT_CNTL_2 0 0x193 13 0 1
	OFFSET 0 5
	DEFAULT_VAL 8 9
	FLAT_SHADE 10 10
	ROTATE_PC_PTR 11 11
	PRIM_ATTR 12 12
	PT_SPRITE_TEX 17 17
	DUP 18 18
	FP16_INTERP_MODE 19 19
	USE_DEFAULT_ATTR1 20 20
	DEFAULT_VAL_ATTR1 21 22
	PT_SPRITE_TEX_ATTR1 23 23
	ATTR0_VALID 24 24
	ATTR1_VALID 25 25
regSPI_PS_INPUT_CNTL_20 0 0x1a5 11 0 1
	OFFSET 0 5
	DEFAULT_VAL 8 9
	FLAT_SHADE 10 10
	ROTATE_PC_PTR 11 11
	PRIM_ATTR 12 12
	DUP 18 18
	FP16_INTERP_MODE 19 19
	USE_DEFAULT_ATTR1 20 20
	DEFAULT_VAL_ATTR1 21 22
	ATTR0_VALID 24 24
	ATTR1_VALID 25 25
regSPI_PS_INPUT_CNTL_21 0 0x1a6 11 0 1
	OFFSET 0 5
	DEFAULT_VAL 8 9
	FLAT_SHADE 10 10
	ROTATE_PC_PTR 11 11
	PRIM_ATTR 12 12
	DUP 18 18
	FP16_INTERP_MODE 19 19
	USE_DEFAULT_ATTR1 20 20
	DEFAULT_VAL_ATTR1 21 22
	ATTR0_VALID 24 24
	ATTR1_VALID 25 25
regSPI_PS_INPUT_CNTL_22 0 0x1a7 11 0 1
	OFFSET 0 5
	DEFAULT_VAL 8 9
	FLAT_SHADE 10 10
	ROTATE_PC_PTR 11 11
	PRIM_ATTR 12 12
	DUP 18 18
	FP16_INTERP_MODE 19 19
	USE_DEFAULT_ATTR1 20 20
	DEFAULT_VAL_ATTR1 21 22
	ATTR0_VALID 24 24
	ATTR1_VALID 25 25
regSPI_PS_INPUT_CNTL_23 0 0x1a8 11 0 1
	OFFSET 0 5
	DEFAULT_VAL 8 9
	FLAT_SHADE 10 10
	ROTATE_PC_PTR 11 11
	PRIM_ATTR 12 12
	DUP 18 18
	FP16_INTERP_MODE 19 19
	USE_DEFAULT_ATTR1 20 20
	DEFAULT_VAL_ATTR1 21 22
	ATTR0_VALID 24 24
	ATTR1_VALID 25 25
regSPI_PS_INPUT_CNTL_24 0 0x1a9 11 0 1
	OFFSET 0 5
	DEFAULT_VAL 8 9
	FLAT_SHADE 10 10
	ROTATE_PC_PTR 11 11
	PRIM_ATTR 12 12
	DUP 18 18
	FP16_INTERP_MODE 19 19
	USE_DEFAULT_ATTR1 20 20
	DEFAULT_VAL_ATTR1 21 22
	ATTR0_VALID 24 24
	ATTR1_VALID 25 25
regSPI_PS_INPUT_CNTL_25 0 0x1aa 11 0 1
	OFFSET 0 5
	DEFAULT_VAL 8 9
	FLAT_SHADE 10 10
	ROTATE_PC_PTR 11 11
	PRIM_ATTR 12 12
	DUP 18 18
	FP16_INTERP_MODE 19 19
	USE_DEFAULT_ATTR1 20 20
	DEFAULT_VAL_ATTR1 21 22
	ATTR0_VALID 24 24
	ATTR1_VALID 25 25
regSPI_PS_INPUT_CNTL_26 0 0x1ab 11 0 1
	OFFSET 0 5
	DEFAULT_VAL 8 9
	FLAT_SHADE 10 10
	ROTATE_PC_PTR 11 11
	PRIM_ATTR 12 12
	DUP 18 18
	FP16_INTERP_MODE 19 19
	USE_DEFAULT_ATTR1 20 20
	DEFAULT_VAL_ATTR1 21 22
	ATTR0_VALID 24 24
	ATTR1_VALID 25 25
regSPI_PS_INPUT_CNTL_27 0 0x1ac 11 0 1
	OFFSET 0 5
	DEFAULT_VAL 8 9
	FLAT_SHADE 10 10
	ROTATE_PC_PTR 11 11
	PRIM_ATTR 12 12
	DUP 18 18
	FP16_INTERP_MODE 19 19
	USE_DEFAULT_ATTR1 20 20
	DEFAULT_VAL_ATTR1 21 22
	ATTR0_VALID 24 24
	ATTR1_VALID 25 25
regSPI_PS_INPUT_CNTL_28 0 0x1ad 11 0 1
	OFFSET 0 5
	DEFAULT_VAL 8 9
	FLAT_SHADE 10 10
	ROTATE_PC_PTR 11 11
	PRIM_ATTR 12 12
	DUP 18 18
	FP16_INTERP_MODE 19 19
	USE_DEFAULT_ATTR1 20 20
	DEFAULT_VAL_ATTR1 21 22
	ATTR0_VALID 24 24
	ATTR1_VALID 25 25
regSPI_PS_INPUT_CNTL_29 0 0x1ae 11 0 1
	OFFSET 0 5
	DEFAULT_VAL 8 9
	FLAT_SHADE 10 10
	ROTATE_PC_PTR 11 11
	PRIM_ATTR 12 12
	DUP 18 18
	FP16_INTERP_MODE 19 19
	USE_DEFAULT_ATTR1 20 20
	DEFAULT_VAL_ATTR1 21 22
	ATTR0_VALID 24 24
	ATTR1_VALID 25 25
regSPI_PS_INPUT_CNTL_3 0 0x194 13 0 1
	OFFSET 0 5
	DEFAULT_VAL 8 9
	FLAT_SHADE 10 10
	ROTATE_PC_PTR 11 11
	PRIM_ATTR 12 12
	PT_SPRITE_TEX 17 17
	DUP 18 18
	FP16_INTERP_MODE 19 19
	USE_DEFAULT_ATTR1 20 20
	DEFAULT_VAL_ATTR1 21 22
	PT_SPRITE_TEX_ATTR1 23 23
	ATTR0_VALID 24 24
	ATTR1_VALID 25 25
regSPI_PS_INPUT_CNTL_30 0 0x1af 11 0 1
	OFFSET 0 5
	DEFAULT_VAL 8 9
	FLAT_SHADE 10 10
	ROTATE_PC_PTR 11 11
	PRIM_ATTR 12 12
	DUP 18 18
	FP16_INTERP_MODE 19 19
	USE_DEFAULT_ATTR1 20 20
	DEFAULT_VAL_ATTR1 21 22
	ATTR0_VALID 24 24
	ATTR1_VALID 25 25
regSPI_PS_INPUT_CNTL_31 0 0x1b0 11 0 1
	OFFSET 0 5
	DEFAULT_VAL 8 9
	FLAT_SHADE 10 10
	ROTATE_PC_PTR 11 11
	PRIM_ATTR 12 12
	DUP 18 18
	FP16_INTERP_MODE 19 19
	USE_DEFAULT_ATTR1 20 20
	DEFAULT_VAL_ATTR1 21 22
	ATTR0_VALID 24 24
	ATTR1_VALID 25 25
regSPI_PS_INPUT_CNTL_4 0 0x195 13 0 1
	OFFSET 0 5
	DEFAULT_VAL 8 9
	FLAT_SHADE 10 10
	ROTATE_PC_PTR 11 11
	PRIM_ATTR 12 12
	PT_SPRITE_TEX 17 17
	DUP 18 18
	FP16_INTERP_MODE 19 19
	USE_DEFAULT_ATTR1 20 20
	DEFAULT_VAL_ATTR1 21 22
	PT_SPRITE_TEX_ATTR1 23 23
	ATTR0_VALID 24 24
	ATTR1_VALID 25 25
regSPI_PS_INPUT_CNTL_5 0 0x196 13 0 1
	OFFSET 0 5
	DEFAULT_VAL 8 9
	FLAT_SHADE 10 10
	ROTATE_PC_PTR 11 11
	PRIM_ATTR 12 12
	PT_SPRITE_TEX 17 17
	DUP 18 18
	FP16_INTERP_MODE 19 19
	USE_DEFAULT_ATTR1 20 20
	DEFAULT_VAL_ATTR1 21 22
	PT_SPRITE_TEX_ATTR1 23 23
	ATTR0_VALID 24 24
	ATTR1_VALID 25 25
regSPI_PS_INPUT_CNTL_6 0 0x197 13 0 1
	OFFSET 0 5
	DEFAULT_VAL 8 9
	FLAT_SHADE 10 10
	ROTATE_PC_PTR 11 11
	PRIM_ATTR 12 12
	PT_SPRITE_TEX 17 17
	DUP 18 18
	FP16_INTERP_MODE 19 19
	USE_DEFAULT_ATTR1 20 20
	DEFAULT_VAL_ATTR1 21 22
	PT_SPRITE_TEX_ATTR1 23 23
	ATTR0_VALID 24 24
	ATTR1_VALID 25 25
regSPI_PS_INPUT_CNTL_7 0 0x198 13 0 1
	OFFSET 0 5
	DEFAULT_VAL 8 9
	FLAT_SHADE 10 10
	ROTATE_PC_PTR 11 11
	PRIM_ATTR 12 12
	PT_SPRITE_TEX 17 17
	DUP 18 18
	FP16_INTERP_MODE 19 19
	USE_DEFAULT_ATTR1 20 20
	DEFAULT_VAL_ATTR1 21 22
	PT_SPRITE_TEX_ATTR1 23 23
	ATTR0_VALID 24 24
	ATTR1_VALID 25 25
regSPI_PS_INPUT_CNTL_8 0 0x199 13 0 1
	OFFSET 0 5
	DEFAULT_VAL 8 9
	FLAT_SHADE 10 10
	ROTATE_PC_PTR 11 11
	PRIM_ATTR 12 12
	PT_SPRITE_TEX 17 17
	DUP 18 18
	FP16_INTERP_MODE 19 19
	USE_DEFAULT_ATTR1 20 20
	DEFAULT_VAL_ATTR1 21 22
	PT_SPRITE_TEX_ATTR1 23 23
	ATTR0_VALID 24 24
	ATTR1_VALID 25 25
regSPI_PS_INPUT_CNTL_9 0 0x19a 13 0 1
	OFFSET 0 5
	DEFAULT_VAL 8 9
	FLAT_SHADE 10 10
	ROTATE_PC_PTR 11 11
	PRIM_ATTR 12 12
	PT_SPRITE_TEX 17 17
	DUP 18 18
	FP16_INTERP_MODE 19 19
	USE_DEFAULT_ATTR1 20 20
	DEFAULT_VAL_ATTR1 21 22
	PT_SPRITE_TEX_ATTR1 23 23
	ATTR0_VALID 24 24
	ATTR1_VALID 25 25
regSPI_PS_INPUT_ENA 0 0x1b3 16 0 1
	PERSP_SAMPLE_ENA 0 0
	PERSP_CENTER_ENA 1 1
	PERSP_CENTROID_ENA 2 2
	PERSP_PULL_MODEL_ENA 3 3
	LINEAR_SAMPLE_ENA 4 4
	LINEAR_CENTER_ENA 5 5
	LINEAR_CENTROID_ENA 6 6
	LINE_STIPPLE_TEX_ENA 7 7
	POS_X_FLOAT_ENA 8 8
	POS_Y_FLOAT_ENA 9 9
	POS_Z_FLOAT_ENA 10 10
	POS_W_FLOAT_ENA 11 11
	FRONT_FACE_ENA 12 12
	ANCILLARY_ENA 13 13
	SAMPLE_COVERAGE_ENA 14 14
	POS_FIXED_PT_ENA 15 15
regSPI_PS_IN_CONTROL 0 0x1b6 7 0 1
	NUM_INTERP 0 5
	PARAM_GEN 6 6
	OFFCHIP_PARAM_EN 7 7
	LATE_PC_DEALLOC 8 8
	NUM_PRIM_INTERP 9 13
	BC_OPTIMIZE_DISABLE 14 14
	PS_W32_EN 15 15
regSPI_PS_MAX_WAVE_ID 0 0x11da 2 0 0
	MAX_WAVE_ID 0 11
	MAX_COLLISION_WAVE_ID 16 25
regSPI_RESET_DEBUG 0 0x1946 5 0 1
	DISABLE_GFX_RESET 0 0
	DISABLE_GFX_RESET_PER_VMID 1 1
	DISABLE_GFX_RESET_ALL_VMID 2 2
	DISABLE_GFX_RESET_RESOURCE 3 3
	DISABLE_GFX_RESET_PRIORITY 4 4
regSPI_RESOURCE_RESERVE_CU_0 0 0x1c00 5 0 1
	VGPR 0 3
	SGPR 4 7
	LDS 8 11
	WAVES 12 14
	BARRIERS 15 18
regSPI_RESOURCE_RESERVE_CU_1 0 0x1c01 5 0 1
	VGPR 0 3
	SGPR 4 7
	LDS 8 11
	WAVES 12 14
	BARRIERS 15 18
regSPI_RESOURCE_RESERVE_CU_10 0 0x1c0a 5 0 1
	VGPR 0 3
	SGPR 4 7
	LDS 8 11
	WAVES 12 14
	BARRIERS 15 18
regSPI_RESOURCE_RESERVE_CU_11 0 0x1c0b 5 0 1
	VGPR 0 3
	SGPR 4 7
	LDS 8 11
	WAVES 12 14
	BARRIERS 15 18
regSPI_RESOURCE_RESERVE_CU_12 0 0x1c0c 5 0 1
	VGPR 0 3
	SGPR 4 7
	LDS 8 11
	WAVES 12 14
	BARRIERS 15 18
regSPI_RESOURCE_RESERVE_CU_13 0 0x1c0d 5 0 1
	VGPR 0 3
	SGPR 4 7
	LDS 8 11
	WAVES 12 14
	BARRIERS 15 18
regSPI_RESOURCE_RESERVE_CU_14 0 0x1c0e 5 0 1
	VGPR 0 3
	SGPR 4 7
	LDS 8 11
	WAVES 12 14
	BARRIERS 15 18
regSPI_RESOURCE_RESERVE_CU_15 0 0x1c0f 5 0 1
	VGPR 0 3
	SGPR 4 7
	LDS 8 11
	WAVES 12 14
	BARRIERS 15 18
regSPI_RESOURCE_RESERVE_CU_2 0 0x1c02 5 0 1
	VGPR 0 3
	SGPR 4 7
	LDS 8 11
	WAVES 12 14
	BARRIERS 15 18
regSPI_RESOURCE_RESERVE_CU_3 0 0x1c03 5 0 1
	VGPR 0 3
	SGPR 4 7
	LDS 8 11
	WAVES 12 14
	BARRIERS 15 18
regSPI_RESOURCE_RESERVE_CU_4 0 0x1c04 5 0 1
	VGPR 0 3
	SGPR 4 7
	LDS 8 11
	WAVES 12 14
	BARRIERS 15 18
regSPI_RESOURCE_RESERVE_CU_5 0 0x1c05 5 0 1
	VGPR 0 3
	SGPR 4 7
	LDS 8 11
	WAVES 12 14
	BARRIERS 15 18
regSPI_RESOURCE_RESERVE_CU_6 0 0x1c06 5 0 1
	VGPR 0 3
	SGPR 4 7
	LDS 8 11
	WAVES 12 14
	BARRIERS 15 18
regSPI_RESOURCE_RESERVE_CU_7 0 0x1c07 5 0 1
	VGPR 0 3
	SGPR 4 7
	LDS 8 11
	WAVES 12 14
	BARRIERS 15 18
regSPI_RESOURCE_RESERVE_CU_8 0 0x1c08 5 0 1
	VGPR 0 3
	SGPR 4 7
	LDS 8 11
	WAVES 12 14
	BARRIERS 15 18
regSPI_RESOURCE_RESERVE_CU_9 0 0x1c09 5 0 1
	VGPR 0 3
	SGPR 4 7
	LDS 8 11
	WAVES 12 14
	BARRIERS 15 18
regSPI_RESOURCE_RESERVE_EN_CU_0 0 0x1c10 3 0 1
	EN 0 0
	TYPE_MASK 1 15
	QUEUE_MASK 16 23
regSPI_RESOURCE_RESERVE_EN_CU_1 0 0x1c11 3 0 1
	EN 0 0
	TYPE_MASK 1 15
	QUEUE_MASK 16 23
regSPI_RESOURCE_RESERVE_EN_CU_10 0 0x1c1a 3 0 1
	EN 0 0
	TYPE_MASK 1 15
	QUEUE_MASK 16 23
regSPI_RESOURCE_RESERVE_EN_CU_11 0 0x1c1b 3 0 1
	EN 0 0
	TYPE_MASK 1 15
	QUEUE_MASK 16 23
regSPI_RESOURCE_RESERVE_EN_CU_12 0 0x1c1c 3 0 1
	EN 0 0
	TYPE_MASK 1 15
	QUEUE_MASK 16 23
regSPI_RESOURCE_RESERVE_EN_CU_13 0 0x1c1d 3 0 1
	EN 0 0
	TYPE_MASK 1 15
	QUEUE_MASK 16 23
regSPI_RESOURCE_RESERVE_EN_CU_14 0 0x1c1e 3 0 1
	EN 0 0
	TYPE_MASK 1 15
	QUEUE_MASK 16 23
regSPI_RESOURCE_RESERVE_EN_CU_15 0 0x1c1f 3 0 1
	EN 0 0
	TYPE_MASK 1 15
	QUEUE_MASK 16 23
regSPI_RESOURCE_RESERVE_EN_CU_2 0 0x1c12 3 0 1
	EN 0 0
	TYPE_MASK 1 15
	QUEUE_MASK 16 23
regSPI_RESOURCE_RESERVE_EN_CU_3 0 0x1c13 3 0 1
	EN 0 0
	TYPE_MASK 1 15
	QUEUE_MASK 16 23
regSPI_RESOURCE_RESERVE_EN_CU_4 0 0x1c14 3 0 1
	EN 0 0
	TYPE_MASK 1 15
	QUEUE_MASK 16 23
regSPI_RESOURCE_RESERVE_EN_CU_5 0 0x1c15 3 0 1
	EN 0 0
	TYPE_MASK 1 15
	QUEUE_MASK 16 23
regSPI_RESOURCE_RESERVE_EN_CU_6 0 0x1c16 3 0 1
	EN 0 0
	TYPE_MASK 1 15
	QUEUE_MASK 16 23
regSPI_RESOURCE_RESERVE_EN_CU_7 0 0x1c17 3 0 1
	EN 0 0
	TYPE_MASK 1 15
	QUEUE_MASK 16 23
regSPI_RESOURCE_RESERVE_EN_CU_8 0 0x1c18 3 0 1
	EN 0 0
	TYPE_MASK 1 15
	QUEUE_MASK 16 23
regSPI_RESOURCE_RESERVE_EN_CU_9 0 0x1c19 3 0 1
	EN 0 0
	TYPE_MASK 1 15
	QUEUE_MASK 16 23
regSPI_SHADER_COL_FORMAT 0 0x1c5 8 0 1
	COL0_EXPORT_FORMAT 0 3
	COL1_EXPORT_FORMAT 4 7
	COL2_EXPORT_FORMAT 8 11
	COL3_EXPORT_FORMAT 12 15
	COL4_EXPORT_FORMAT 16 19
	COL5_EXPORT_FORMAT 20 23
	COL6_EXPORT_FORMAT 24 27
	COL7_EXPORT_FORMAT 28 31
regSPI_SHADER_GS_MESHLET_DIM 0 0x1a4c 4 0 0
	MESHLET_NUM_THREAD_X 0 7
	MESHLET_NUM_THREAD_Y 8 15
	MESHLET_NUM_THREAD_Z 16 23
	MESHLET_THREADGROUP_SIZE 24 31
regSPI_SHADER_GS_MESHLET_EXP_ALLOC 0 0x1a4d 2 0 0
	MAX_EXP_VERTS 0 8
	MAX_EXP_PRIMS 9 17
regSPI_SHADER_IDX_FORMAT 0 0x1c2 1 0 1
	IDX0_EXPORT_FORMAT 0 3
regSPI_SHADER_PGM_CHKSUM_GS 0 0x1a20 1 0 0
	CHECKSUM 0 31
regSPI_SHADER_PGM_CHKSUM_HS 0 0x1aa0 1 0 0
	CHECKSUM 0 31
regSPI_SHADER_PGM_CHKSUM_PS 0 0x19a6 1 0 0
	CHECKSUM 0 31
regSPI_SHADER_PGM_HI_ES 0 0x1a69 1 0 0
	MEM_BASE 0 7
regSPI_SHADER_PGM_HI_ES_GS 0 0x1a25 1 0 0
	MEM_BASE 0 7
regSPI_SHADER_PGM_HI_GS 0 0x1a29 1 0 0
	MEM_BASE 0 31
regSPI_SHADER_PGM_HI_HS 0 0x1aa9 1 0 0
	MEM_BASE 0 31
regSPI_SHADER_PGM_HI_LS 0 0x1ae9 1 0 0
	MEM_BASE 0 7
regSPI_SHADER_PGM_HI_LS_HS 0 0x1aa5 1 0 0
	MEM_BASE 0 7
regSPI_SHADER_PGM_HI_PS 0 0x19a9 1 0 0
	MEM_BASE 0 7
regSPI_SHADER_PGM_LO_ES 0 0x1a68 1 0 0
	MEM_BASE 0 31
regSPI_SHADER_PGM_LO_ES_GS 0 0x1a24 1 0 0
	MEM_BASE 0 31
regSPI_SHADER_PGM_LO_GS 0 0x1a28 1 0 0
	MEM_BASE 0 31
regSPI_SHADER_PGM_LO_HS 0 0x1aa8 1 0 0
	MEM_BASE 0 31
regSPI_SHADER_PGM_LO_LS 0 0x1ae8 1 0 0
	MEM_BASE 0 31
regSPI_SHADER_PGM_LO_LS_HS 0 0x1aa4 1 0 0
	MEM_BASE 0 31
regSPI_SHADER_PGM_LO_PS 0 0x19a8 1 0 0
	MEM_BASE 0 31
regSPI_SHADER_PGM_RSRC1_GS 0 0x1a2a 15 0 0
	VGPRS 0 5
	SGPRS 6 9
	PRIORITY 10 11
	FLOAT_MODE 12 19
	PRIV 20 20
	DX10_CLAMP 21 21
	DEBUG_MODE 22 22
	IEEE_MODE 23 23
	CU_GROUP_ENABLE 24 24
	MEM_ORDERED 25 25
	FWD_PROGRESS 26 26
	WGP_MODE 27 27
	CDBG_USER 28 28
	GS_VGPR_COMP_CNT 29 30
	FP16_OVFL 31 31
regSPI_SHADER_PGM_RSRC1_HS 0 0x1aaa 14 0 0
	VGPRS 0 5
	SGPRS 6 9
	PRIORITY 10 11
	FLOAT_MODE 12 19
	PRIV 20 20
	DX10_CLAMP 21 21
	DEBUG_MODE 22 22
	IEEE_MODE 23 23
	MEM_ORDERED 24 24
	FWD_PROGRESS 25 25
	WGP_MODE 26 26
	CDBG_USER 27 27
	LS_VGPR_COMP_CNT 28 29
	FP16_OVFL 30 30
regSPI_SHADER_PGM_RSRC1_PS 0 0x19aa 14 0 0
	VGPRS 0 5
	SGPRS 6 9
	PRIORITY 10 11
	FLOAT_MODE 12 19
	PRIV 20 20
	DX10_CLAMP 21 21
	DEBUG_MODE 22 22
	IEEE_MODE 23 23
	CU_GROUP_DISABLE 24 24
	MEM_ORDERED 25 25
	FWD_PROGRESS 26 26
	LOAD_PROVOKING_VTX 27 27
	CDBG_USER 28 28
	FP16_OVFL 29 29
regSPI_SHADER_PGM_RSRC2_GS 0 0x1a2b 9 0 0
	SCRATCH_EN 0 0
	USER_SGPR 1 5
	TRAP_PRESENT 6 6
	EXCP_EN 7 15
	ES_VGPR_COMP_CNT 16 17
	OC_LDS_EN 18 18
	LDS_SIZE 19 26
	USER_SGPR_MSB 27 27
	SHARED_VGPR_CNT 28 31
regSPI_SHADER_PGM_RSRC2_HS 0 0x1aab 9 0 0
	SCRATCH_EN 0 0
	USER_SGPR 1 5
	TRAP_PRESENT 6 6
	OC_LDS_EN 7 7
	TG_SIZE_EN 8 8
	EXCP_EN 9 17
	LDS_SIZE 18 26
	USER_SGPR_MSB 27 27
	SHARED_VGPR_CNT 28 31
regSPI_SHADER_PGM_RSRC2_PS 0 0x19ab 10 0 0
	SCRATCH_EN 0 0
	USER_SGPR 1 5
	TRAP_PRESENT 6 6
	WAVE_CNT_EN 7 7
	EXTRA_LDS_SIZE 8 15
	EXCP_EN 16 24
	LOAD_COLLISION_WAVEID 25 25
	LOAD_INTRAWAVE_COLLISION 26 26
	USER_SGPR_MSB 27 27
	SHARED_VGPR_CNT 28 31
regSPI_SHADER_PGM_RSRC3_GS 0 0x1a27 4 0 0
	CU_EN 0 15
	WAVE_LIMIT 16 21
	LOCK_LOW_THRESHOLD 22 25
	GROUP_FIFO_DEPTH 26 31
regSPI_SHADER_PGM_RSRC3_HS 0 0x1aa7 4 0 0
	WAVE_LIMIT 0 5
	LOCK_LOW_THRESHOLD 6 9
	GROUP_FIFO_DEPTH 10 15
	CU_EN 16 31
regSPI_SHADER_PGM_RSRC3_PS 0 0x19a7 3 0 0
	CU_EN 0 15
	WAVE_LIMIT 16 21
	LDS_GROUP_SIZE 22 23
regSPI_SHADER_PGM_RSRC4_GS 0 0x1a21 9 0 0
	CU_EN 0 0
	RESERVED 1 13
	PH_THROTTLE_EN 14 14
	SPI_THROTTLE_EN 15 15
	SPI_SHADER_LATE_ALLOC_GS 16 22
	INST_PREF_SIZE 23 28
	TRAP_ON_START 29 29
	TRAP_ON_END 30 30
	IMAGE_OP 31 31
regSPI_SHADER_PGM_RSRC4_HS 0 0x1aa1 5 0 0
	CU_EN 0 15
	INST_PREF_SIZE 16 21
	TRAP_ON_START 29 29
	TRAP_ON_END 30 30
	IMAGE_OP 31 31
regSPI_SHADER_PGM_RSRC4_PS 0 0x19a1 5 0 0
	CU_EN 0 15
	INST_PREF_SIZE 16 21
	TRAP_ON_START 29 29
	TRAP_ON_END 30 30
	IMAGE_OP 31 31
regSPI_SHADER_POS_FORMAT 0 0x1c3 5 0 1
	POS0_EXPORT_FORMAT 0 3
	POS1_EXPORT_FORMAT 4 7
	POS2_EXPORT_FORMAT 8 11
	POS3_EXPORT_FORMAT 12 15
	POS4_EXPORT_FORMAT 16 19
regSPI_SHADER_REQ_CTRL_ESGS 0 0x1a50 8 0 0
	SOFT_GROUPING_EN 0 0
	NUMBER_OF_REQUESTS_PER_CU 1 4
	SOFT_GROUPING_ALLOCATION_TIMEOUT 5 8
	HARD_LOCK_HYSTERESIS 9 9
	HARD_LOCK_LOW_THRESHOLD 10 14
	PRODUCER_REQUEST_LOCKOUT 15 15
	GLOBAL_SCANNING_EN 16 16
	ALLOCATION_RATE_THROTTLING_THRESHOLD 17 19
regSPI_SHADER_REQ_CTRL_LSHS 0 0x1ad0 8 0 0
	SOFT_GROUPING_EN 0 0
	NUMBER_OF_REQUESTS_PER_CU 1 4
	SOFT_GROUPING_ALLOCATION_TIMEOUT 5 8
	HARD_LOCK_HYSTERESIS 9 9
	HARD_LOCK_LOW_THRESHOLD 10 14
	PRODUCER_REQUEST_LOCKOUT 15 15
	GLOBAL_SCANNING_EN 16 16
	ALLOCATION_RATE_THROTTLING_THRESHOLD 17 19
regSPI_SHADER_REQ_CTRL_PS 0 0x19d0 8 0 0
	SOFT_GROUPING_EN 0 0
	NUMBER_OF_REQUESTS_PER_CU 1 4
	SOFT_GROUPING_ALLOCATION_TIMEOUT 5 8
	HARD_LOCK_HYSTERESIS 9 9
	HARD_LOCK_LOW_THRESHOLD 10 14
	PRODUCER_REQUEST_LOCKOUT 15 15
	GLOBAL_SCANNING_EN 16 16
	ALLOCATION_RATE_THROTTLING_THRESHOLD 17 19
regSPI_SHADER_RSRC_LIMIT_CTRL 0 0x194b 8 0 1
	WAVES_PER_SIMD32 0 4
	VGPR_PER_SIMD32 5 11
	VGPR_WRAP_DISABLE 12 12
	BARRIER_LIMIT 13 18
	BARRIER_LIMIT_HIERARCHY_LEVEL 19 19
	LDS_LIMIT 20 27
	LDS_LIMIT_HIERARCHY_LEVEL 28 28
	PERFORMANCE_LIMIT_ENABLE 31 31
regSPI_SHADER_USER_ACCUM_ESGS_0 0 0x1a52 1 0 0
	CONTRIBUTION 0 6
regSPI_SHADER_USER_ACCUM_ESGS_1 0 0x1a53 1 0 0
	CONTRIBUTION 0 6
regSPI_SHADER_USER_ACCUM_ESGS_2 0 0x1a54 1 0 0
	CONTRIBUTION 0 6
regSPI_SHADER_USER_ACCUM_ESGS_3 0 0x1a55 1 0 0
	CONTRIBUTION 0 6
regSPI_SHADER_USER_ACCUM_LSHS_0 0 0x1ad2 1 0 0
	CONTRIBUTION 0 6
regSPI_SHADER_USER_ACCUM_LSHS_1 0 0x1ad3 1 0 0
	CONTRIBUTION 0 6
regSPI_SHADER_USER_ACCUM_LSHS_2 0 0x1ad4 1 0 0
	CONTRIBUTION 0 6
regSPI_SHADER_USER_ACCUM_LSHS_3 0 0x1ad5 1 0 0
	CONTRIBUTION 0 6
regSPI_SHADER_USER_ACCUM_PS_0 0 0x19d2 1 0 0
	CONTRIBUTION 0 6
regSPI_SHADER_USER_ACCUM_PS_1 0 0x19d3 1 0 0
	CONTRIBUTION 0 6
regSPI_SHADER_USER_ACCUM_PS_2 0 0x19d4 1 0 0
	CONTRIBUTION 0 6
regSPI_SHADER_USER_ACCUM_PS_3 0 0x19d5 1 0 0
	CONTRIBUTION 0 6
regSPI_SHADER_USER_DATA_ADDR_HI_GS 0 0x1a23 1 0 0
	MEM_BASE 0 31
regSPI_SHADER_USER_DATA_ADDR_HI_HS 0 0x1aa3 1 0 0
	MEM_BASE 0 31
regSPI_SHADER_USER_DATA_ADDR_LO_GS 0 0x1a22 1 0 0
	MEM_BASE 0 31
regSPI_SHADER_USER_DATA_ADDR_LO_HS 0 0x1aa2 1 0 0
	MEM_BASE 0 31
regSPI_SHADER_USER_DATA_GS_0 0 0x1a2c 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_GS_1 0 0x1a2d 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_GS_10 0 0x1a36 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_GS_11 0 0x1a37 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_GS_12 0 0x1a38 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_GS_13 0 0x1a39 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_GS_14 0 0x1a3a 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_GS_15 0 0x1a3b 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_GS_16 0 0x1a3c 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_GS_17 0 0x1a3d 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_GS_18 0 0x1a3e 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_GS_19 0 0x1a3f 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_GS_2 0 0x1a2e 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_GS_20 0 0x1a40 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_GS_21 0 0x1a41 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_GS_22 0 0x1a42 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_GS_23 0 0x1a43 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_GS_24 0 0x1a44 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_GS_25 0 0x1a45 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_GS_26 0 0x1a46 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_GS_27 0 0x1a47 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_GS_28 0 0x1a48 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_GS_29 0 0x1a49 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_GS_3 0 0x1a2f 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_GS_30 0 0x1a4a 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_GS_31 0 0x1a4b 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_GS_4 0 0x1a30 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_GS_5 0 0x1a31 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_GS_6 0 0x1a32 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_GS_7 0 0x1a33 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_GS_8 0 0x1a34 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_GS_9 0 0x1a35 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_HS_0 0 0x1aac 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_HS_1 0 0x1aad 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_HS_10 0 0x1ab6 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_HS_11 0 0x1ab7 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_HS_12 0 0x1ab8 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_HS_13 0 0x1ab9 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_HS_14 0 0x1aba 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_HS_15 0 0x1abb 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_HS_16 0 0x1abc 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_HS_17 0 0x1abd 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_HS_18 0 0x1abe 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_HS_19 0 0x1abf 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_HS_2 0 0x1aae 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_HS_20 0 0x1ac0 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_HS_21 0 0x1ac1 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_HS_22 0 0x1ac2 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_HS_23 0 0x1ac3 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_HS_24 0 0x1ac4 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_HS_25 0 0x1ac5 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_HS_26 0 0x1ac6 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_HS_27 0 0x1ac7 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_HS_28 0 0x1ac8 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_HS_29 0 0x1ac9 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_HS_3 0 0x1aaf 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_HS_30 0 0x1aca 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_HS_31 0 0x1acb 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_HS_4 0 0x1ab0 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_HS_5 0 0x1ab1 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_HS_6 0 0x1ab2 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_HS_7 0 0x1ab3 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_HS_8 0 0x1ab4 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_HS_9 0 0x1ab5 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_PS_0 0 0x19ac 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_PS_1 0 0x19ad 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_PS_10 0 0x19b6 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_PS_11 0 0x19b7 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_PS_12 0 0x19b8 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_PS_13 0 0x19b9 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_PS_14 0 0x19ba 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_PS_15 0 0x19bb 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_PS_16 0 0x19bc 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_PS_17 0 0x19bd 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_PS_18 0 0x19be 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_PS_19 0 0x19bf 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_PS_2 0 0x19ae 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_PS_20 0 0x19c0 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_PS_21 0 0x19c1 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_PS_22 0 0x19c2 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_PS_23 0 0x19c3 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_PS_24 0 0x19c4 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_PS_25 0 0x19c5 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_PS_26 0 0x19c6 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_PS_27 0 0x19c7 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_PS_28 0 0x19c8 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_PS_29 0 0x19c9 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_PS_3 0 0x19af 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_PS_30 0 0x19ca 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_PS_31 0 0x19cb 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_PS_4 0 0x19b0 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_PS_5 0 0x19b1 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_PS_6 0 0x19b2 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_PS_7 0 0x19b3 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_PS_8 0 0x19b4 1 0 0
	DATA 0 31
regSPI_SHADER_USER_DATA_PS_9 0 0x19b5 1 0 0
	DATA 0 31
regSPI_SHADER_Z_FORMAT 0 0x1c4 1 0 1
	Z_EXPORT_FORMAT 0 3
regSPI_SX_EXPORT_BUFFER_SIZES 0 0x1279 2 0 0
	COLOR_BUFFER_SIZE 0 15
	POSITION_BUFFER_SIZE 16 31
regSPI_SX_SCOREBOARD_BUFFER_SIZES 0 0x127a 2 0 0
	COLOR_SCOREBOARD_SIZE 0 15
	POSITION_SCOREBOARD_SIZE 16 31
regSPI_TMPRING_SIZE 0 0x1ba 2 0 1
	WAVES 0 11
	WAVESIZE 12 26
regSPI_USER_ACCUM_VMID_CNTL 0 0x1f71 1 0 0
	EN_USER_ACCUM 0 3
regSPI_VS_OUT_CONFIG 0 0x1b1 3 0 1
	VS_EXPORT_COUNT 1 5
	NO_PC_EXPORT 7 7
	PRIM_EXPORT_COUNT 8 12
regSPI_WAVE_LIMIT_CNTL 0 0x2443 3 0 1
	PS_WAVE_GRAN 0 1
	GS_WAVE_GRAN 4 5
	HS_WAVE_GRAN 6 7
regSPI_WCL_PIPE_PERCENT_CS0 0 0x1f69 1 0 0
	VALUE 0 6
regSPI_WCL_PIPE_PERCENT_CS1 0 0x1f6a 1 0 0
	VALUE 0 6
regSPI_WCL_PIPE_PERCENT_CS2 0 0x1f6b 1 0 0
	VALUE 0 6
regSPI_WCL_PIPE_PERCENT_CS3 0 0x1f6c 1 0 0
	VALUE 0 6
regSPI_WCL_PIPE_PERCENT_CS4 0 0x1f6d 1 0 0
	VALUE 0 6
regSPI_WCL_PIPE_PERCENT_CS5 0 0x1f6e 1 0 0
	VALUE 0 6
regSPI_WCL_PIPE_PERCENT_CS6 0 0x1f6f 1 0 0
	VALUE 0 6
regSPI_WCL_PIPE_PERCENT_CS7 0 0x1f70 1 0 0
	VALUE 0 6
regSPI_WCL_PIPE_PERCENT_GFX 0 0x1f67 3 0 0
	VALUE 0 6
	HS_GRP_VALUE 12 16
	GS_GRP_VALUE 22 26
regSPI_WCL_PIPE_PERCENT_HP3D 0 0x1f68 3 0 0
	VALUE 0 6
	HS_GRP_VALUE 12 16
	GS_GRP_VALUE 22 26
regSPI_WF_LIFETIME_CNTL 0 0x124a 2 0 0
	SAMPLE_PERIOD 0 3
	EN 4 4
regSPI_WF_LIFETIME_DEBUG 0 0x126a 2 0 0
	START_VALUE 0 30
	OVERRIDE_EN 31 31
regSPI_WF_LIFETIME_LIMIT_0 0 0x124b 2 0 0
	MAX_CNT 0 30
	EN_WARN 31 31
regSPI_WF_LIFETIME_LIMIT_1 0 0x124c 2 0 0
	MAX_CNT 0 30
	EN_WARN 31 31
regSPI_WF_LIFETIME_LIMIT_2 0 0x124d 2 0 0
	MAX_CNT 0 30
	EN_WARN 31 31
regSPI_WF_LIFETIME_LIMIT_3 0 0x124e 2 0 0
	MAX_CNT 0 30
	EN_WARN 31 31
regSPI_WF_LIFETIME_LIMIT_4 0 0x124f 2 0 0
	MAX_CNT 0 30
	EN_WARN 31 31
regSPI_WF_LIFETIME_LIMIT_5 0 0x1250 2 0 0
	MAX_CNT 0 30
	EN_WARN 31 31
regSPI_WF_LIFETIME_STATUS_0 0 0x1255 2 0 0
	MAX_CNT 0 30
	INT_SENT 31 31
regSPI_WF_LIFETIME_STATUS_11 0 0x1260 2 0 0
	MAX_CNT 0 30
	INT_SENT 31 31
regSPI_WF_LIFETIME_STATUS_13 0 0x1262 2 0 0
	MAX_CNT 0 30
	INT_SENT 31 31
regSPI_WF_LIFETIME_STATUS_14 0 0x1263 2 0 0
	MAX_CNT 0 30
	INT_SENT 31 31
regSPI_WF_LIFETIME_STATUS_15 0 0x1264 2 0 0
	MAX_CNT 0 30
	INT_SENT 31 31
regSPI_WF_LIFETIME_STATUS_16 0 0x1265 2 0 0
	MAX_CNT 0 30
	INT_SENT 31 31
regSPI_WF_LIFETIME_STATUS_17 0 0x1266 2 0 0
	MAX_CNT 0 30
	INT_SENT 31 31
regSPI_WF_LIFETIME_STATUS_18 0 0x1267 2 0 0
	MAX_CNT 0 30
	INT_SENT 31 31
regSPI_WF_LIFETIME_STATUS_19 0 0x1268 2 0 0
	MAX_CNT 0 30
	INT_SENT 31 31
regSPI_WF_LIFETIME_STATUS_2 0 0x1257 2 0 0
	MAX_CNT 0 30
	INT_SENT 31 31
regSPI_WF_LIFETIME_STATUS_20 0 0x1269 2 0 0
	MAX_CNT 0 30
	INT_SENT 31 31
regSPI_WF_LIFETIME_STATUS_21 0 0x126b 2 0 0
	MAX_CNT 0 30
	INT_SENT 31 31
regSPI_WF_LIFETIME_STATUS_4 0 0x1259 2 0 0
	MAX_CNT 0 30
	INT_SENT 31 31
regSPI_WF_LIFETIME_STATUS_6 0 0x125b 2 0 0
	MAX_CNT 0 30
	INT_SENT 31 31
regSPI_WF_LIFETIME_STATUS_7 0 0x125c 2 0 0
	MAX_CNT 0 30
	INT_SENT 31 31
regSPI_WF_LIFETIME_STATUS_9 0 0x125e 2 0 0
	MAX_CNT 0 30
	INT_SENT 31 31
regSP_CONFIG 0 0x10ab 5 0 0
	DEST_CACHE_EVICT_COUNTER 0 1
	ALU_BUSY_MGCG_OVERRIDE 2 2
	DISABLE_TRANS_COEXEC 3 3
	CAC_COUNTER_OVERRIDE 4 4
	SP_SX_EXPVDATA_FGCG_OVERRIDE 5 5
regSQC_CACHES 0 0x2348 4 0 1
	TARGET_INST 0 0
	TARGET_DATA 1 1
	INVALIDATE 2 2
	COMPLETE 16 16
regSQC_CONFIG 0 0x10a1 14 0 0
	INST_CACHE_SIZE 0 1
	DATA_CACHE_SIZE 2 3
	MISS_FIFO_DEPTH 4 5
	HIT_FIFO_DEPTH 6 6
	FORCE_ALWAYS_MISS 7 7
	FORCE_IN_ORDER 8 8
	PER_VMID_INV_DISABLE 9 9
	EVICT_LRU 10 11
	FORCE_2_BANK 12 12
	FORCE_1_BANK 13 13
	LS_DISABLE_CLOCKS 14 21
	CACHE_CTRL_GCR_FIX_DISABLE 22 22
	CACHE_CTRL_ALMOST_MAX_INFLIGHT_CONFIG 23 25
	SPARE 26 31
regSQC_MISC_CONFIG 0 0x1179 26 0 0
	UNUSED 0 4
	SQC_SPI_TTRACE_FGCG_OVERRIDE 5 5
	SQ_SPI_MSG_FGCG_OVERRIDE 6 6
	SPI_SQ_EXPALLOC_FGCG_OVERRIDE 7 7
	SQC_SQ_DATA_RET_FGCG_OVERRIDE 8 8
	SQC_SQ_INST_RET_FGCG_OVERRIDE 9 9
	SQC_GCR_RSP_FGCG_OVERRIDE 10 10
	ICLK_MGCG_DISABLE 11 11
	ICLK_BANK_MGCG_DISABLE 12 12
	DCLK_MGCG_DISABLE 13 13
	GCLK_MGCG_DISABLE 14 14
	MCLK_MGCG_DISABLE 15 15
	PCLK_MGCG_DISABLE 16 16
	BCLK_MGCG_DISABLE 17 17
	SQC_TA_RESET_FGCG_OVERRIDE 18 18
	SQC_LDS_CONFIG_FGCG_OVERRIDE 19 19
	DCLK_BANK_MGCG_DISABLE 20 20
	SQC_SQ_BARRIER_DONE_FGCG_OVERRIDE 21 21
	SQC_SQ_MSGDONE_FGCG_OVERRIDE 22 22
	CMCLK_MGCG_DISABLE 23 23
	SQC_GL1_CLKEN_OVERRIDE 24 24
	SQC_CORE_OVERRIDE 25 25
	ICLK_HMF_BS_MGCG_DISABLE 26 26
	ICLK_CC_MGCG_DISABLE 27 27
	DCLK_HMF_BS_MGCG_DISABLE 28 28
	DCLK_CC_MGCG_DISABLE 29 29
regSQG_CONFIG 0 0x10ba 4 0 0
	GL1H_PREFETCH_PAGE 0 3
	SQG_ICPFT_EN 13 13
	SQG_ICPFT_CLR 14 14
	XNACK_INTR_MASK 16 31
regSQG_GL1H_STATUS 0 0x10b9 4 0 0
	R0_ACK_ERR_DETECTED 0 0
	R0_XNACK_ERR_DETECTED 1 1
	R1_ACK_ERR_DETECTED 2 2
	R1_XNACK_ERR_DETECTED 3 3
regSQG_PERFCOUNTER0_HI 0 0x31e5 1 0 1
	PERFCOUNTER_HI 0 31
regSQG_PERFCOUNTER0_LO 0 0x31e4 1 0 1
	PERFCOUNTER_LO 0 31
regSQG_PERFCOUNTER0_SELECT 0 0x39d0 3 0 1
	PERF_SEL 0 8
	SPM_MODE 20 23
	PERF_MODE 28 31
regSQG_PERFCOUNTER1_HI 0 0x31e7 1 0 1
	PERFCOUNTER_HI 0 31
regSQG_PERFCOUNTER1_LO 0 0x31e6 1 0 1
	PERFCOUNTER_LO 0 31
regSQG_PERFCOUNTER1_SELECT 0 0x39d1 3 0 1
	PERF_SEL 0 8
	SPM_MODE 20 23
	PERF_MODE 28 31
regSQG_PERFCOUNTER2_HI 0 0x31e9 1 0 1
	PERFCOUNTER_HI 0 31
regSQG_PERFCOUNTER2_LO 0 0x31e8 1 0 1
	PERFCOUNTER_LO 0 31
regSQG_PERFCOUNTER2_SELECT 0 0x39d2 3 0 1
	PERF_SEL 0 8
	SPM_MODE 20 23
	PERF_MODE 28 31
regSQG_PERFCOUNTER3_HI 0 0x31eb 1 0 1
	PERFCOUNTER_HI 0 31
regSQG_PERFCOUNTER3_LO 0 0x31ea 1 0 1
	PERFCOUNTER_LO 0 31
regSQG_PERFCOUNTER3_SELECT 0 0x39d3 3 0 1
	PERF_SEL 0 8
	SPM_MODE 20 23
	PERF_MODE 28 31
regSQG_PERFCOUNTER4_HI 0 0x31ed 1 0 1
	PERFCOUNTER_HI 0 31
regSQG_PERFCOUNTER4_LO 0 0x31ec 1 0 1
	PERFCOUNTER_LO 0 31
regSQG_PERFCOUNTER4_SELECT 0 0x39d4 3 0 1
	PERF_SEL 0 8
	SPM_MODE 20 23
	PERF_MODE 28 31
regSQG_PERFCOUNTER5_HI 0 0x31ef 1 0 1
	PERFCOUNTER_HI 0 31
regSQG_PERFCOUNTER5_LO 0 0x31ee 1 0 1
	PERFCOUNTER_LO 0 31
regSQG_PERFCOUNTER5_SELECT 0 0x39d5 3 0 1
	PERF_SEL 0 8
	SPM_MODE 20 23
	PERF_MODE 28 31
regSQG_PERFCOUNTER6_HI 0 0x31f1 1 0 1
	PERFCOUNTER_HI 0 31
regSQG_PERFCOUNTER6_LO 0 0x31f0 1 0 1
	PERFCOUNTER_LO 0 31
regSQG_PERFCOUNTER6_SELECT 0 0x39d6 3 0 1
	PERF_SEL 0 8
	SPM_MODE 20 23
	PERF_MODE 28 31
regSQG_PERFCOUNTER7_HI 0 0x31f3 1 0 1
	PERFCOUNTER_HI 0 31
regSQG_PERFCOUNTER7_LO 0 0x31f2 1 0 1
	PERFCOUNTER_LO 0 31
regSQG_PERFCOUNTER7_SELECT 0 0x39d7 3 0 1
	PERF_SEL 0 8
	SPM_MODE 20 23
	PERF_MODE 28 31
regSQG_PERFCOUNTER_CTRL 0 0x39d8 10 0 1
	PS_EN 0 0
	GS_EN 2 2
	HS_EN 4 4
	CS_EN 6 6
	DISABLE_ME0PIPE0_PERF 14 14
	DISABLE_ME0PIPE1_PERF 15 15
	DISABLE_ME1PIPE0_PERF 16 16
	DISABLE_ME1PIPE1_PERF 17 17
	DISABLE_ME1PIPE2_PERF 18 18
	DISABLE_ME1PIPE3_PERF 19 19
regSQG_PERFCOUNTER_CTRL2 0 0x39da 2 0 1
	FORCE_EN 0 0
	VMID_EN 1 16
regSQG_PERF_SAMPLE_FINISH 0 0x39db 1 0 1
	STATUS 0 6
regSQG_STATUS 0 0x10a4 1 0 0
	REG_BUSY 0 0
regSQ_ALU_CLK_CTRL 0 0x508e 2 0 1
	FORCE_WGP_ON_SA0 0 15
	FORCE_WGP_ON_SA1 16 31
regSQ_ARB_CONFIG 0 0x10ac 2 0 0
	WG_RR_INTERVAL 0 1
	FWD_PROG_INTERVAL 4 5
regSQ_CMD 0 0x111b 7 0 0
	CMD 0 3
	MODE 4 6
	CHECK_VMID 7 7
	DATA 8 11
	WAVE_ID 16 20
	QUEUE_ID 24 26
	VM_ID 28 31
regSQ_CONFIG 0 0x10a0 8 0 0
	ECO_SPARE 0 7
	NEW_TRANS_ARB_SCHEME 8 8
	DISABLE_VMEM_EXEC_ZERO_SKIP 9 9
	DISABLE_SGPR_RD_KILL 10 10
	ENABLE_HIPRIO_ON_EXP_RDY_GS 18 18
	PRIO_VAL_ON_EXP_RDY_GS 19 20
	WCLK_HYSTERESIS_CNT 21 22
	DISABLE_END_CLAUSE_TX 27 27
regSQ_DEBUG 0 0x9e5 3 0 1
	SINGLE_MEMOP 0 0
	SINGLE_ALU_OP 1 1
	WAIT_DEP_CTR_ZERO 2 2
regSQ_DEBUG_HOST_TRAP_STATUS 0 0x10b6 1 0 0
	PENDING_COUNT 0 6
regSQ_DEBUG_STS_GLOBAL 0 0x9e1 4 0 1
	BUSY 0 0
	INTERRUPT_BUSY 1 1
	WAVE_LEVEL_SA0 4 15
	WAVE_LEVEL_SA1 16 27
regSQ_DEBUG_STS_GLOBAL2 0 0x9e2 3 0 1
	REG_FIFO_LEVEL_GFX0 0 7
	REG_FIFO_LEVEL_GFX1 8 15
	REG_FIFO_LEVEL_COMPUTE 16 23
regSQ_DSM_CNTL 0 0x10a6 16 0 0
	WAVEFRONT_STALL_0 0 0
	WAVEFRONT_STALL_1 1 1
	SPI_BACKPRESSURE_0 2 2
	SPI_BACKPRESSURE_1 3 3
	SEL_DSM_SGPR_IRRITATOR_DATA0 8 8
	SEL_DSM_SGPR_IRRITATOR_DATA1 9 9
	SGPR_ENABLE_SINGLE_WRITE 10 10
	SEL_DSM_LDS_IRRITATOR_DATA0 16 16
	SEL_DSM_LDS_IRRITATOR_DATA1 17 17
	LDS_ENABLE_SINGLE_WRITE01 18 18
	SEL_DSM_LDS_IRRITATOR_DATA2 19 19
	SEL_DSM_LDS_IRRITATOR_DATA3 20 20
	LDS_ENABLE_SINGLE_WRITE23 21 21
	SEL_DSM_SP_IRRITATOR_DATA0 24 24
	SEL_DSM_SP_IRRITATOR_DATA1 25 25
	SP_ENABLE_SINGLE_WRITE 26 26
regSQ_DSM_CNTL2 0 0x10a7 11 0 0
	SGPR_ENABLE_ERROR_INJECT 0 1
	SGPR_SELECT_INJECT_DELAY 2 2
	LDS_D_ENABLE_ERROR_INJECT 3 4
	LDS_D_SELECT_INJECT_DELAY 5 5
	LDS_I_ENABLE_ERROR_INJECT 6 7
	LDS_I_SELECT_INJECT_DELAY 8 8
	SP_ENABLE_ERROR_INJECT 9 10
	SP_SELECT_INJECT_DELAY 11 11
	LDS_INJECT_DELAY 14 19
	SP_INJECT_DELAY 20 25
	SQ_INJECT_DELAY 26 31
regSQ_FIFO_SIZES 0 0x10a5 7 0 0
	INTERRUPT_FIFO_SIZE 0 3
	TTRACE_FIFO_SIZE 8 9
	EXPORT_BUF_GS_RESERVED 12 13
	EXPORT_BUF_PS_RESERVED 14 15
	EXPORT_BUF_REDUCE 16 17
	VMEM_DATA_FIFO_SIZE 18 19
	EXPORT_BUF_PRIMPOS_LIMIT 20 21
regSQ_IND_DATA 0 0x1119 1 0 0
	DATA 0 31
regSQ_IND_INDEX 0 0x1118 4 0 0
	WAVE_ID 0 4
	WORKITEM_ID 5 10
	AUTO_INCR 11 11
	INDEX 16 31
regSQ_INTERRUPT_AUTO_MASK 0 0x10be 1 0 0
	MASK 0 23
regSQ_INTERRUPT_MSG_CTRL 0 0x10bf 1 0 0
	STALL 0 0
regSQ_LDS_CLK_CTRL 0 0x5090 2 0 1
	FORCE_WGP_ON_SA0 0 15
	FORCE_WGP_ON_SA1 16 31
regSQ_PERFCOUNTER0_LO 0 0x31c0 1 0 1
	PERFCOUNTER_LO 0 31
regSQ_PERFCOUNTER0_SELECT 0 0x39c0 3 0 1
	PERF_SEL 0 8
	SPM_MODE 20 23
	PERF_MODE 28 31
regSQ_PERFCOUNTER10_SELECT 0 0x39ca 3 0 1
	PERF_SEL 0 8
	SPM_MODE 20 23
	PERF_MODE 28 31
regSQ_PERFCOUNTER11_SELECT 0 0x39cb 3 0 1
	PERF_SEL 0 8
	SPM_MODE 20 23
	PERF_MODE 28 31
regSQ_PERFCOUNTER12_SELECT 0 0x39cc 3 0 1
	PERF_SEL 0 8
	SPM_MODE 20 23
	PERF_MODE 28 31
regSQ_PERFCOUNTER13_SELECT 0 0x39cd 3 0 1
	PERF_SEL 0 8
	SPM_MODE 20 23
	PERF_MODE 28 31
regSQ_PERFCOUNTER14_SELECT 0 0x39ce 3 0 1
	PERF_SEL 0 8
	SPM_MODE 20 23
	PERF_MODE 28 31
regSQ_PERFCOUNTER15_SELECT 0 0x39cf 3 0 1
	PERF_SEL 0 8
	SPM_MODE 20 23
	PERF_MODE 28 31
regSQ_PERFCOUNTER1_LO 0 0x31c2 1 0 1
	PERFCOUNTER_LO 0 31
regSQ_PERFCOUNTER1_SELECT 0 0x39c1 3 0 1
	PERF_SEL 0 8
	SPM_MODE 20 23
	PERF_MODE 28 31
regSQ_PERFCOUNTER2_LO 0 0x31c4 1 0 1
	PERFCOUNTER_LO 0 31
regSQ_PERFCOUNTER2_SELECT 0 0x39c2 3 0 1
	PERF_SEL 0 8
	SPM_MODE 20 23
	PERF_MODE 28 31
regSQ_PERFCOUNTER3_LO 0 0x31c6 1 0 1
	PERFCOUNTER_LO 0 31
regSQ_PERFCOUNTER3_SELECT 0 0x39c3 3 0 1
	PERF_SEL 0 8
	SPM_MODE 20 23
	PERF_MODE 28 31
regSQ_PERFCOUNTER4_LO 0 0x31c8 1 0 1
	PERFCOUNTER_LO 0 31
regSQ_PERFCOUNTER4_SELECT 0 0x39c4 3 0 1
	PERF_SEL 0 8
	SPM_MODE 20 23
	PERF_MODE 28 31
regSQ_PERFCOUNTER5_LO 0 0x31ca 1 0 1
	PERFCOUNTER_LO 0 31
regSQ_PERFCOUNTER5_SELECT 0 0x39c5 3 0 1
	PERF_SEL 0 8
	SPM_MODE 20 23
	PERF_MODE 28 31
regSQ_PERFCOUNTER6_LO 0 0x31cc 1 0 1
	PERFCOUNTER_LO 0 31
regSQ_PERFCOUNTER6_SELECT 0 0x39c6 3 0 1
	PERF_SEL 0 8
	SPM_MODE 20 23
	PERF_MODE 28 31
regSQ_PERFCOUNTER7_LO 0 0x31ce 1 0 1
	PERFCOUNTER_LO 0 31
regSQ_PERFCOUNTER7_SELECT 0 0x39c7 3 0 1
	PERF_SEL 0 8
	SPM_MODE 20 23
	PERF_MODE 28 31
regSQ_PERFCOUNTER8_SELECT 0 0x39c8 3 0 1
	PERF_SEL 0 8
	SPM_MODE 20 23
	PERF_MODE 28 31
regSQ_PERFCOUNTER9_SELECT 0 0x39c9 3 0 1
	PERF_SEL 0 8
	SPM_MODE 20 23
	PERF_MODE 28 31
regSQ_PERFCOUNTER_CTRL 0 0x39e0 10 0 1
	PS_EN 0 0
	GS_EN 2 2
	HS_EN 4 4
	CS_EN 6 6
	DISABLE_ME0PIPE0_PERF 14 14
	DISABLE_ME0PIPE1_PERF 15 15
	DISABLE_ME1PIPE0_PERF 16 16
	DISABLE_ME1PIPE1_PERF 17 17
	DISABLE_ME1PIPE2_PERF 18 18
	DISABLE_ME1PIPE3_PERF 19 19
regSQ_PERFCOUNTER_CTRL2 0 0x39e2 2 0 1
	FORCE_EN 0 0
	VMID_EN 1 16
regSQ_PERF_SNAPSHOT_CTRL 0 0x10bb 4 0 0
	TIMER_ON_OFF 0 0
	VMID_MASK 1 16
	COUNT_SEL 17 17
	COUNT_INTERVAL 18 21
regSQ_RANDOM_WAVE_PRI 0 0x10a3 4 0 0
	RET 0 6
	RUI 7 9
	RNG 10 23
	FORCE_IB_ARB_PRIO_MSK_VALID 31 31
regSQ_RUNTIME_CONFIG 0 0x9e0 1 0 1
	UNUSED_REGISTER 0 0
regSQ_SHADER_TBA_HI 0 0x9e7 2 0 1
	ADDR_HI 0 7
	TRAP_EN 31 31
regSQ_SHADER_TBA_LO 0 0x9e6 1 0 1
	ADDR_LO 0 31
regSQ_SHADER_TMA_HI 0 0x9e9 1 0 1
	ADDR_HI 0 7
regSQ_SHADER_TMA_LO 0 0x9e8 1 0 1
	ADDR_LO 0 31
regSQ_TEX_CLK_CTRL 0 0x508f 2 0 1
	FORCE_WGP_ON_SA0 0 15
	FORCE_WGP_ON_SA1 16 31
regSQ_THREAD_TRACE_BUF0_BASE 0 0x39e8 1 0 1
	BASE_LO 0 31
regSQ_THREAD_TRACE_BUF0_SIZE 0 0x39e9 2 0 1
	BASE_HI 0 3
	SIZE 8 29
regSQ_THREAD_TRACE_BUF1_BASE 0 0x39ea 1 0 1
	BASE_LO 0 31
regSQ_THREAD_TRACE_BUF1_SIZE 0 0x39eb 2 0 1
	BASE_HI 0 3
	SIZE 8 29
regSQ_THREAD_TRACE_CTRL 0 0x39ec 18 0 1
	MODE 0 1
	ALL_VMID 2 2
	GL1_PERF_EN 3 3
	INTERRUPT_EN 4 4
	DOUBLE_BUFFER 5 5
	HIWATER 6 8
	REG_AT_HWM 9 10
	SPI_STALL_EN 11 11
	SQ_STALL_EN 12 12
	UTIL_TIMER 13 13
	WAVESTART_MODE 14 15
	RT_FREQ 16 17
	SYNC_COUNT_MARKERS 18 18
	SYNC_COUNT_DRAWS 19 19
	LOWATER_OFFSET 20 22
	AUTO_FLUSH_PADDING_DIS 28 28
	AUTO_FLUSH_MODE 29 29
	DRAW_EVENT_EN 31 31
regSQ_THREAD_TRACE_DROPPED_CNTR 0 0x39fa 1 0 1
	CNTR 0 31
regSQ_THREAD_TRACE_GFX_DRAW_CNTR 0 0x39f6 1 0 1
	CNTR 0 31
regSQ_THREAD_TRACE_GFX_MARKER_CNTR 0 0x39f7 1 0 1
	CNTR 0 31
regSQ_THREAD_TRACE_HP3D_DRAW_CNTR 0 0x39f8 1 0 1
	CNTR 0 31
regSQ_THREAD_TRACE_HP3D_MARKER_CNTR 0 0x39f9 1 0 1
	CNTR 0 31
regSQ_THREAD_TRACE_MASK 0 0x39ed 5 0 1
	SIMD_SEL 0 1
	WGP_SEL 4 7
	SA_SEL 9 9
	WTYPE_INCLUDE 10 16
	EXCLUDE_NONDETAIL_SHADERDATA 17 17
regSQ_THREAD_TRACE_STATUS 0 0x39f4 5 0 1
	FINISH_PENDING 0 11
	FINISH_DONE 12 23
	WRITE_ERROR 24 24
	BUSY 25 25
	OWNER_VMID 28 31
regSQ_THREAD_TRACE_STATUS2 0 0x39f5 6 0 1
	BUF0_FULL 0 0
	BUF1_FULL 1 1
	PACKET_LOST_BUF_NO_LOCKDOWN 4 4
	BUF_ISSUE_STATUS 8 12
	BUF_ISSUE 13 13
	WRITE_BUF_FULL 14 14
regSQ_THREAD_TRACE_TOKEN_MASK 0 0x39ee 7 0 1
	TOKEN_EXCLUDE 0 10
	TTRACE_EXEC 11 11
	BOP_EVENTS_TOKEN_INCLUDE 12 12
	REG_INCLUDE 16 23
	INST_EXCLUDE 24 25
	REG_EXCLUDE 26 28
	REG_DETAIL_ALL 31 31
regSQ_THREAD_TRACE_USERDATA_0 0 0x2340 1 0 1
	DATA 0 31
regSQ_THREAD_TRACE_USERDATA_1 0 0x2341 1 0 1
	DATA 0 31
regSQ_THREAD_TRACE_USERDATA_2 0 0x2342 1 0 1
	DATA 0 31
regSQ_THREAD_TRACE_USERDATA_3 0 0x2343 1 0 1
	DATA 0 31
regSQ_THREAD_TRACE_USERDATA_4 0 0x2344 1 0 1
	DATA 0 31
regSQ_THREAD_TRACE_USERDATA_5 0 0x2345 1 0 1
	DATA 0 31
regSQ_THREAD_TRACE_USERDATA_6 0 0x2346 1 0 1
	DATA 0 31
regSQ_THREAD_TRACE_USERDATA_7 0 0x2347 1 0 1
	DATA 0 31
regSQ_THREAD_TRACE_WPTR 0 0x39ef 2 0 1
	OFFSET 0 28
	BUFFER_ID 31 31
regSQ_WATCH0_ADDR_H 0 0x10d0 1 0 0
	ADDR 0 15
regSQ_WATCH0_ADDR_L 0 0x10d1 1 0 0
	ADDR 6 31
regSQ_WATCH0_CNTL 0 0x10d2 3 0 0
	MASK 0 23
	VMID 24 27
	VALID 31 31
regSQ_WATCH1_ADDR_H 0 0x10d3 1 0 0
	ADDR 0 15
regSQ_WATCH1_ADDR_L 0 0x10d4 1 0 0
	ADDR 6 31
regSQ_WATCH1_CNTL 0 0x10d5 3 0 0
	MASK 0 23
	VMID 24 27
	VALID 31 31
regSQ_WATCH2_ADDR_H 0 0x10d6 1 0 0
	ADDR 0 15
regSQ_WATCH2_ADDR_L 0 0x10d7 1 0 0
	ADDR 6 31
regSQ_WATCH2_CNTL 0 0x10d8 3 0 0
	MASK 0 23
	VMID 24 27
	VALID 31 31
regSQ_WATCH3_ADDR_H 0 0x10d9 1 0 0
	ADDR 0 15
regSQ_WATCH3_ADDR_L 0 0x10da 1 0 0
	ADDR 6 31
regSQ_WATCH3_CNTL 0 0x10db 3 0 0
	MASK 0 23
	VMID 24 27
	VALID 31 31
regSX_BLEND_OPT_CONTROL 0 0x1d7 17 0 1
	MRT0_COLOR_OPT_DISABLE 0 0
	MRT0_ALPHA_OPT_DISABLE 1 1
	MRT1_COLOR_OPT_DISABLE 4 4
	MRT1_ALPHA_OPT_DISABLE 5 5
	MRT2_COLOR_OPT_DISABLE 8 8
	MRT2_ALPHA_OPT_DISABLE 9 9
	MRT3_COLOR_OPT_DISABLE 12 12
	MRT3_ALPHA_OPT_DISABLE 13 13
	MRT4_COLOR_OPT_DISABLE 16 16
	MRT4_ALPHA_OPT_DISABLE 17 17
	MRT5_COLOR_OPT_DISABLE 20 20
	MRT5_ALPHA_OPT_DISABLE 21 21
	MRT6_COLOR_OPT_DISABLE 24 24
	MRT6_ALPHA_OPT_DISABLE 25 25
	MRT7_COLOR_OPT_DISABLE 28 28
	MRT7_ALPHA_OPT_DISABLE 29 29
	PIXEN_ZERO_OPT_DISABLE 31 31
regSX_BLEND_OPT_EPSILON 0 0x1d6 8 0 1
	MRT0_EPSILON 0 3
	MRT1_EPSILON 4 7
	MRT2_EPSILON 8 11
	MRT3_EPSILON 12 15
	MRT4_EPSILON 16 19
	MRT5_EPSILON 20 23
	MRT6_EPSILON 24 27
	MRT7_EPSILON 28 31
regSX_DEBUG_1 0 0x11b8 18 0 0
	SX_DB_QUAD_CREDIT 0 6
	ENABLE_FIFO_DEBUG_WRITE 7 7
	DISABLE_BLEND_OPT_DONT_RD_DST 8 8
	DISABLE_BLEND_OPT_BYPASS 9 9
	DISABLE_BLEND_OPT_DISCARD_PIXEL 10 10
	DISABLE_QUAD_PAIR_OPT 11 11
	DISABLE_PIX_EN_ZERO_OPT 12 12
	DISABLE_REP_FGCG 13 13
	ENABLE_SAME_PC_GDS_CGTS 14 14
	DISABLE_RAM_FGCG 15 15
	PC_DISABLE_SAME_ADDR_OPT 16 16
	DISABLE_COL_VAL_READ_OPT 17 17
	DISABLE_BC_RB_PLUS 18 18
	DISABLE_NATIVE_DOWNCVT_FMT_MAPPING 19 19
	DISABLE_SCBD_READ_PWR_OPT 20 20
	DISABLE_GDS_CGTS_OPT 21 21
	DISABLE_DOWNCVT_PWR_OPT 22 22
	DISABLE_POS_BUFF_REUSE_OPT 23 23
regSX_DEBUG_BUSY 0 0x11b4 14 0 0
	COL_WRCTRL1_VALIDQ3 0 0
	COL_WRCTRL1_VALIDQ2 1 1
	COL_WRCTRL1_VALIDQ1 2 2
	COL_WRCTRL0_VALIDQ3 3 3
	COL_WRCTRL0_VALIDQ2 4 4
	COL_WRCTRL0_VALIDQ1 5 5
	PCCMD_VALID 6 6
	VDATA1_VALID 7 7
	VDATA0_VALID 8 8
	CMD_BUSYORVAL 9 9
	ADDR_BUSYORVAL 10 10
	SX_SX_IN_VALID 11 11
	SX_SX_OUT_VALID 12 12
	RESERVED 13 31
regSX_DEBUG_BUSY_10 0 0x11be 15 0 0
	POS_SCBD_BUSY 0 0
	POS_FREE_OR_VALIDS 1 1
	POS_REQUESTER_BUSY 2 2
	PA_SX_BUSY 3 3
	POS_WRCTRL1_VALIDQ3 4 4
	POS_WRCTRL1_VALIDQ2 5 5
	POS_WRCTRL1_VALIDQ1 6 6
	IDX_SCBD_BUSY 7 7
	IDX_FREE_OR_VALIDS 8 8
	IDX_REQUESTER_BUSY 9 9
	PA_SX_IDX_BUSY 10 10
	IDX_WRCTRL1_VALIDQ3 11 11
	IDX_WRCTRL1_VALIDQ2 12 12
	IDX_WRCTRL1_VALIDQ1 13 13
	RESERVED 14 31
regSX_DEBUG_BUSY_2 0 0x11b5 32 0 0
	COL_SCBD0_BUSY 0 0
	COL_REQ3_FREECNT_NE0 1 1
	COL_REQ3_IDLE 2 2
	COL_REQ3_BUSY 3 3
	COL_REQ2_FREECNT_NE0 4 4
	COL_REQ2_IDLE 5 5
	COL_REQ2_BUSY 6 6
	COL_REQ1_FREECNT_NE0 7 7
	COL_REQ1_IDLE 8 8
	COL_REQ1_BUSY 9 9
	COL_REQ0_FREECNT_NE0 10 10
	COL_REQ0_IDLE 11 11
	COL_REQ0_BUSY 12 12
	COL_DBIF3_SENDFREE_BUSY 13 13
	COL_DBIF3_FIFO_BUSY 14 14
	COL_DBIF3_QUAD_FREE 15 15
	COL_DBIF2_SENDFREE_BUSY 16 16
	COL_DBIF2_FIFO_BUSY 17 17
	COL_DBIF2_QUAD_FREE 18 18
	COL_DBIF1_SENDFREE_BUSY 19 19
	COL_DBIF1_FIFO_BUSY 20 20
	COL_DBIF1_QUAD_FREE 21 21
	COL_DBIF0_SENDFREE_BUSY 22 22
	COL_DBIF0_FIFO_BUSY 23 23
	COL_DBIF0_QUAD_FREE 24 24
	COL_BUFF3_BANK3_VAL3_BUSY 25 25
	COL_BUFF3_BANK3_VAL2_BUSY 26 26
	COL_BUFF3_BANK3_VAL1_BUSY 27 27
	COL_BUFF3_BANK3_VAL0_BUSY 28 28
	COL_BUFF3_BANK2_VAL3_BUSY 29 29
	COL_BUFF3_BANK2_VAL2_BUSY 30 30
	COL_BUFF3_BANK2_VAL1_BUSY 31 31
regSX_DEBUG_BUSY_3 0 0x11b6 32 0 0
	COL_BUFF3_BANK2_VAL0_BUSY 0 0
	COL_BUFF3_BANK1_VAL3_BUSY 1 1
	COL_BUFF3_BANK1_VAL2_BUSY 2 2
	COL_BUFF3_BANK1_VAL1_BUSY 3 3
	COL_BUFF3_BANK1_VAL0_BUSY 4 4
	COL_BUFF3_BANK0_VAL3_BUSY 5 5
	COL_BUFF3_BANK0_VAL2_BUSY 6 6
	COL_BUFF3_BANK0_VAL1_BUSY 7 7
	COL_BUFF3_BANK0_VAL0_BUSY 8 8
	COL_BUFF2_BANK3_VAL3_BUSY 9 9
	COL_BUFF2_BANK3_VAL2_BUSY 10 10
	COL_BUFF2_BANK3_VAL1_BUSY 11 11
	COL_BUFF2_BANK3_VAL0_BUSY 12 12
	COL_BUFF2_BANK2_VAL3_BUSY 13 13
	COL_BUFF2_BANK2_VAL2_BUSY 14 14
	COL_BUFF2_BANK2_VAL1_BUSY 15 15
	COL_BUFF2_BANK2_VAL0_BUSY 16 16
	COL_BUFF2_BANK1_VAL3_BUSY 17 17
	COL_BUFF2_BANK1_VAL2_BUSY 18 18
	COL_BUFF2_BANK1_VAL1_BUSY 19 19
	COL_BUFF2_BANK1_VAL0_BUSY 20 20
	COL_BUFF2_BANK0_VAL3_BUSY 21 21
	COL_BUFF2_BANK0_VAL2_BUSY 22 22
	COL_BUFF2_BANK0_VAL1_BUSY 23 23
	COL_BUFF2_BANK0_VAL0_BUSY 24 24
	COL_BUFF1_BANK3_VAL3_BUSY 25 25
	COL_BUFF1_BANK3_VAL2_BUSY 26 26
	COL_BUFF1_BANK3_VAL1_BUSY 27 27
	COL_BUFF1_BANK3_VAL0_BUSY 28 28
	COL_BUFF1_BANK2_VAL3_BUSY 29 29
	COL_BUFF1_BANK2_VAL2_BUSY 30 30
	COL_BUFF1_BANK2_VAL1_BUSY 31 31
regSX_DEBUG_BUSY_4 0 0x11b7 32 0 0
	COL_BUFF1_BANK2_VAL0_BUSY 0 0
	COL_BUFF1_BANK1_VAL3_BUSY 1 1
	COL_BUFF1_BANK1_VAL2_BUSY 2 2
	COL_BUFF1_BANK1_VAL1_BUSY 3 3
	COL_BUFF1_BANK1_VAL0_BUSY 4 4
	COL_BUFF1_BANK0_VAL3_BUSY 5 5
	COL_BUFF1_BANK0_VAL2_BUSY 6 6
	COL_BUFF1_BANK0_VAL1_BUSY 7 7
	COL_BUFF1_BANK0_VAL0_BUSY 8 8
	COL_BUFF0_BANK3_VAL3_BUSY 9 9
	COL_BUFF0_BANK3_VAL2_BUSY 10 10
	COL_BUFF0_BANK3_VAL1_BUSY 11 11
	COL_BUFF0_BANK3_VAL0_BUSY 12 12
	COL_BUFF0_BANK2_VAL3_BUSY 13 13
	COL_BUFF0_BANK2_VAL2_BUSY 14 14
	COL_BUFF0_BANK2_VAL1_BUSY 15 15
	COL_BUFF0_BANK2_VAL0_BUSY 16 16
	COL_BUFF0_BANK1_VAL3_BUSY 17 17
	COL_BUFF0_BANK1_VAL2_BUSY 18 18
	COL_BUFF0_BANK1_VAL1_BUSY 19 19
	COL_BUFF0_BANK1_VAL0_BUSY 20 20
	COL_BUFF0_BANK0_VAL3_BUSY 21 21
	COL_BUFF0_BANK0_VAL2_BUSY 22 22
	COL_BUFF0_BANK0_VAL1_BUSY 23 23
	COL_BUFF0_BANK0_VAL0_BUSY 24 24
	COL_BUFF3_BANK7_VAL3_BUSY 25 25
	COL_BUFF3_BANK7_VAL2_BUSY 26 26
	COL_BUFF3_BANK7_VAL1_BUSY 27 27
	COL_BUFF3_BANK7_VAL0_BUSY 28 28
	COL_BUFF3_BANK6_VAL3_BUSY 29 29
	COL_BUFF3_BANK6_VAL2_BUSY 30 30
	COL_BUFF3_BANK6_VAL1_BUSY 31 31
regSX_DEBUG_BUSY_5 0 0x11b9 32 0 0
	COL_BUFF3_BANK6_VAL0_BUSY 0 0
	COL_BUFF3_BANK5_VAL3_BUSY 1 1
	COL_BUFF3_BANK5_VAL2_BUSY 2 2
	COL_BUFF3_BANK5_VAL1_BUSY 3 3
	COL_BUFF3_BANK5_VAL0_BUSY 4 4
	COL_BUFF3_BANK4_VAL3_BUSY 5 5
	COL_BUFF3_BANK4_VAL2_BUSY 6 6
	COL_BUFF3_BANK4_VAL1_BUSY 7 7
	COL_BUFF3_BANK4_VAL0_BUSY 8 8
	COL_BUFF2_BANK7_VAL3_BUSY 9 9
	COL_BUFF2_BANK7_VAL2_BUSY 10 10
	COL_BUFF2_BANK7_VAL1_BUSY 11 11
	COL_BUFF2_BANK7_VAL0_BUSY 12 12
	COL_BUFF2_BANK6_VAL3_BUSY 13 13
	COL_BUFF2_BANK6_VAL2_BUSY 14 14
	COL_BUFF2_BANK6_VAL1_BUSY 15 15
	COL_BUFF2_BANK6_VAL0_BUSY 16 16
	COL_BUFF2_BANK5_VAL3_BUSY 17 17
	COL_BUFF2_BANK5_VAL2_BUSY 18 18
	COL_BUFF2_BANK5_VAL1_BUSY 19 19
	COL_BUFF2_BANK5_VAL0_BUSY 20 20
	COL_BUFF2_BANK4_VAL3_BUSY 21 21
	COL_BUFF2_BANK4_VAL2_BUSY 22 22
	COL_BUFF2_BANK4_VAL1_BUSY 23 23
	COL_BUFF2_BANK4_VAL0_BUSY 24 24
	COL_BUFF1_BANK7_VAL3_BUSY 25 25
	COL_BUFF1_BANK7_VAL2_BUSY 26 26
	COL_BUFF1_BANK7_VAL1_BUSY 27 27
	COL_BUFF1_BANK7_VAL0_BUSY 28 28
	COL_BUFF1_BANK6_VAL3_BUSY 29 29
	COL_BUFF1_BANK6_VAL2_BUSY 30 30
	COL_BUFF1_BANK6_VAL1_BUSY 31 31
regSX_DEBUG_BUSY_6 0 0x11ba 32 0 0
	COL_BUFF1_BANK6_VAL0_BUSY 0 0
	COL_BUFF1_BANK5_VAL3_BUSY 1 1
	COL_BUFF1_BANK5_VAL2_BUSY 2 2
	COL_BUFF1_BANK5_VAL1_BUSY 3 3
	COL_BUFF1_BANK5_VAL0_BUSY 4 4
	COL_BUFF1_BANK4_VAL3_BUSY 5 5
	COL_BUFF1_BANK4_VAL2_BUSY 6 6
	COL_BUFF1_BANK4_VAL1_BUSY 7 7
	COL_BUFF1_BANK4_VAL0_BUSY 8 8
	COL_BUFF0_BANK7_VAL3_BUSY 9 9
	COL_BUFF0_BANK7_VAL2_BUSY 10 10
	COL_BUFF0_BANK7_VAL1_BUSY 11 11
	COL_BUFF0_BANK7_VAL0_BUSY 12 12
	COL_BUFF0_BANK6_VAL3_BUSY 13 13
	COL_BUFF0_BANK6_VAL2_BUSY 14 14
	COL_BUFF0_BANK6_VAL1_BUSY 15 15
	COL_BUFF0_BANK6_VAL0_BUSY 16 16
	COL_BUFF0_BANK5_VAL3_BUSY 17 17
	COL_BUFF0_BANK5_VAL2_BUSY 18 18
	COL_BUFF0_BANK5_VAL1_BUSY 19 19
	COL_BUFF0_BANK5_VAL0_BUSY 20 20
	COL_BUFF0_BANK4_VAL3_BUSY 21 21
	COL_BUFF0_BANK4_VAL2_BUSY 22 22
	COL_BUFF0_BANK4_VAL1_BUSY 23 23
	COL_BUFF0_BANK4_VAL0_BUSY 24 24
	COL_REQ3_CREDIT_BUSY 25 25
	COL_REQ3_FLOP_BUSY 26 26
	COL_REQ2_CREDIT_BUSY 27 27
	COL_REQ2_FLOP_BUSY 28 28
	COL_REQ1_CREDIT_BUSY 29 29
	COL_REQ1_FLOP_BUSY 30 30
	COL_REQ0_CREDIT_BUSY 31 31
regSX_DEBUG_BUSY_7 0 0x11bb 31 0 0
	COL_REQ0_FLOP_BUSY 0 0
	COL_SCBD1_BUSY 1 1
	COL_BLEND3_DATA_VALIDQ1 2 2
	COL_BLEND3_DATA_VALIDQ1_ADJ 3 3
	COL_BLEND3_DATA_VALIDQ2 4 4
	COL_BLEND3_DATA_VALIDQ3 5 5
	COL_BLEND3_DATA_VALIDQ4 6 6
	COL_BLEND3_DATA_VALIDQ5 7 7
	COL_BLEND3_DATA_VALID_OUT 8 8
	COL_BLEND2_DATA_VALIDQ1 9 9
	COL_BLEND2_DATA_VALIDQ1_ADJ 10 10
	COL_BLEND2_DATA_VALIDQ2 11 11
	COL_BLEND2_DATA_VALIDQ3 12 12
	COL_BLEND2_DATA_VALIDQ4 13 13
	COL_BLEND2_DATA_VALIDQ5 14 14
	COL_BLEND2_DATA_VALID_OUT 15 15
	COL_BLEND1_DATA_VALIDQ1 16 16
	COL_BLEND1_DATA_VALIDQ1_ADJ 17 17
	COL_BLEND1_DATA_VALIDQ2 18 18
	COL_BLEND1_DATA_VALIDQ3 19 19
	COL_BLEND1_DATA_VALIDQ4 20 20
	COL_BLEND1_DATA_VALIDQ5 21 21
	COL_BLEND1_DATA_VALID_OUT 22 22
	COL_BLEND0_DATA_VALIDQ1 23 23
	COL_BLEND0_DATA_VALIDQ1_ADJ 24 24
	COL_BLEND0_DATA_VALIDQ2 25 25
	COL_BLEND0_DATA_VALIDQ3 26 26
	COL_BLEND0_DATA_VALIDQ4 27 27
	COL_BLEND0_DATA_VALIDQ5 28 28
	COL_BLEND0_DATA_VALID_OUT 29 29
	RESERVED 30 31
regSX_DEBUG_BUSY_8 0 0x11bc 32 0 0
	POS_BANK7VAL3_BUSY 0 0
	POS_BANK7VAL2_BUSY 1 1
	POS_BANK7VAL1_BUSY 2 2
	POS_BANK7VAL0_BUSY 3 3
	POS_BANK6VAL3_BUSY 4 4
	POS_BANK6VAL2_BUSY 5 5
	POS_BANK6VAL1_BUSY 6 6
	POS_BANK6VAL0_BUSY 7 7
	POS_BANK5VAL3_BUSY 8 8
	POS_BANK5VAL2_BUSY 9 9
	POS_BANK5VAL1_BUSY 10 10
	POS_BANK5VAL0_BUSY 11 11
	POS_BANK4VAL3_BUSY 12 12
	POS_BANK4VAL2_BUSY 13 13
	POS_BANK4VAL1_BUSY 14 14
	POS_BANK4VAL0_BUSY 15 15
	POS_BANK3VAL3_BUSY 16 16
	POS_BANK3VAL2_BUSY 17 17
	POS_BANK3VAL1_BUSY 18 18
	POS_BANK3VAL0_BUSY 19 19
	POS_BANK2VAL3_BUSY 20 20
	POS_BANK2VAL2_BUSY 21 21
	POS_BANK2VAL1_BUSY 22 22
	POS_BANK2VAL0_BUSY 23 23
	POS_BANK1VAL3_BUSY 24 24
	POS_BANK1VAL2_BUSY 25 25
	POS_BANK1VAL1_BUSY 26 26
	POS_BANK1VAL0_BUSY 27 27
	POS_BANK0VAL3_BUSY 28 28
	POS_BANK0VAL2_BUSY 29 29
	POS_BANK0VAL1_BUSY 30 30
	POS_BANK0VAL0_BUSY 31 31
regSX_DEBUG_BUSY_9 0 0x11bd 32 0 0
	IDX_BANK7VAL3_BUSY 0 0
	IDX_BANK7VAL2_BUSY 1 1
	IDX_BANK7VAL1_BUSY 2 2
	IDX_BANK7VAL0_BUSY 3 3
	IDX_BANK6VAL3_BUSY 4 4
	IDX_BANK6VAL2_BUSY 5 5
	IDX_BANK6VAL1_BUSY 6 6
	IDX_BANK6VAL0_BUSY 7 7
	IDX_BANK5VAL3_BUSY 8 8
	IDX_BANK5VAL2_BUSY 9 9
	IDX_BANK5VAL1_BUSY 10 10
	IDX_BANK5VAL0_BUSY 11 11
	IDX_BANK4VAL3_BUSY 12 12
	IDX_BANK4VAL2_BUSY 13 13
	IDX_BANK4VAL1_BUSY 14 14
	IDX_BANK4VAL0_BUSY 15 15
	IDX_BANK3VAL3_BUSY 16 16
	IDX_BANK3VAL2_BUSY 17 17
	IDX_BANK3VAL1_BUSY 18 18
	IDX_BANK3VAL0_BUSY 19 19
	IDX_BANK2VAL3_BUSY 20 20
	IDX_BANK2VAL2_BUSY 21 21
	IDX_BANK2VAL1_BUSY 22 22
	IDX_BANK2VAL0_BUSY 23 23
	IDX_BANK1VAL3_BUSY 24 24
	IDX_BANK1VAL2_BUSY 25 25
	IDX_BANK1VAL1_BUSY 26 26
	IDX_BANK1VAL0_BUSY 27 27
	IDX_BANK0VAL3_BUSY 28 28
	IDX_BANK0VAL2_BUSY 29 29
	IDX_BANK0VAL1_BUSY 30 30
	IDX_BANK0VAL0_BUSY 31 31
regSX_MRT0_BLEND_OPT 0 0x1d8 6 0 1
	COLOR_SRC_OPT 0 2
	COLOR_DST_OPT 4 6
	COLOR_COMB_FCN 8 10
	ALPHA_SRC_OPT 16 18
	ALPHA_DST_OPT 20 22
	ALPHA_COMB_FCN 24 26
regSX_MRT1_BLEND_OPT 0 0x1d9 6 0 1
	COLOR_SRC_OPT 0 2
	COLOR_DST_OPT 4 6
	COLOR_COMB_FCN 8 10
	ALPHA_SRC_OPT 16 18
	ALPHA_DST_OPT 20 22
	ALPHA_COMB_FCN 24 26
regSX_MRT2_BLEND_OPT 0 0x1da 6 0 1
	COLOR_SRC_OPT 0 2
	COLOR_DST_OPT 4 6
	COLOR_COMB_FCN 8 10
	ALPHA_SRC_OPT 16 18
	ALPHA_DST_OPT 20 22
	ALPHA_COMB_FCN 24 26
regSX_MRT3_BLEND_OPT 0 0x1db 6 0 1
	COLOR_SRC_OPT 0 2
	COLOR_DST_OPT 4 6
	COLOR_COMB_FCN 8 10
	ALPHA_SRC_OPT 16 18
	ALPHA_DST_OPT 20 22
	ALPHA_COMB_FCN 24 26
regSX_MRT4_BLEND_OPT 0 0x1dc 6 0 1
	COLOR_SRC_OPT 0 2
	COLOR_DST_OPT 4 6
	COLOR_COMB_FCN 8 10
	ALPHA_SRC_OPT 16 18
	ALPHA_DST_OPT 20 22
	ALPHA_COMB_FCN 24 26
regSX_MRT5_BLEND_OPT 0 0x1dd 6 0 1
	COLOR_SRC_OPT 0 2
	COLOR_DST_OPT 4 6
	COLOR_COMB_FCN 8 10
	ALPHA_SRC_OPT 16 18
	ALPHA_DST_OPT 20 22
	ALPHA_COMB_FCN 24 26
regSX_MRT6_BLEND_OPT 0 0x1de 6 0 1
	COLOR_SRC_OPT 0 2
	COLOR_DST_OPT 4 6
	COLOR_COMB_FCN 8 10
	ALPHA_SRC_OPT 16 18
	ALPHA_DST_OPT 20 22
	ALPHA_COMB_FCN 24 26
regSX_MRT7_BLEND_OPT 0 0x1df 6 0 1
	COLOR_SRC_OPT 0 2
	COLOR_DST_OPT 4 6
	COLOR_COMB_FCN 8 10
	ALPHA_SRC_OPT 16 18
	ALPHA_DST_OPT 20 22
	ALPHA_COMB_FCN 24 26
regSX_PERFCOUNTER0_HI 0 0x3241 1 0 1
	PERFCOUNTER_HI 0 31
regSX_PERFCOUNTER0_LO 0 0x3240 1 0 1
	PERFCOUNTER_LO 0 31
regSX_PERFCOUNTER0_SELECT 0 0x3a40 5 0 1
	PERF_SEL 0 9
	PERF_SEL1 10 19
	CNTR_MODE 20 23
	PERF_MODE1 24 27
	PERF_MODE 28 31
regSX_PERFCOUNTER0_SELECT1 0 0x3a44 4 0 1
	PERF_SEL2 0 9
	PERF_SEL3 10 19
	PERF_MODE3 24 27
	PERF_MODE2 28 31
regSX_PERFCOUNTER1_HI 0 0x3243 1 0 1
	PERFCOUNTER_HI 0 31
regSX_PERFCOUNTER1_LO 0 0x3242 1 0 1
	PERFCOUNTER_LO 0 31
regSX_PERFCOUNTER1_SELECT 0 0x3a41 5 0 1
	PERF_SEL 0 9
	PERF_SEL1 10 19
	CNTR_MODE 20 23
	PERF_MODE1 24 27
	PERF_MODE 28 31
regSX_PERFCOUNTER1_SELECT1 0 0x3a45 4 0 1
	PERF_SEL2 0 9
	PERF_SEL3 10 19
	PERF_MODE3 24 27
	PERF_MODE2 28 31
regSX_PERFCOUNTER2_HI 0 0x3245 1 0 1
	PERFCOUNTER_HI 0 31
regSX_PERFCOUNTER2_LO 0 0x3244 1 0 1
	PERFCOUNTER_LO 0 31
regSX_PERFCOUNTER2_SELECT 0 0x3a42 3 0 1
	PERF_SEL 0 9
	CNTR_MODE 20 23
	PERF_MODE 28 31
regSX_PERFCOUNTER3_HI 0 0x3247 1 0 1
	PERFCOUNTER_HI 0 31
regSX_PERFCOUNTER3_LO 0 0x3246 1 0 1
	PERFCOUNTER_LO 0 31
regSX_PERFCOUNTER3_SELECT 0 0x3a43 3 0 1
	PERF_SEL 0 9
	CNTR_MODE 20 23
	PERF_MODE 28 31
regSX_PS_DOWNCONVERT 0 0x1d5 8 0 1
	MRT0 0 3
	MRT1 4 7
	MRT2 8 11
	MRT3 12 15
	MRT4 16 19
	MRT5 20 23
	MRT6 24 27
	MRT7 28 31
regSX_PS_DOWNCONVERT_CONTROL 0 0x1d4 8 0 1
	MRT0_FMT_MAPPING_DISABLE 0 0
	MRT1_FMT_MAPPING_DISABLE 1 1
	MRT2_FMT_MAPPING_DISABLE 2 2
	MRT3_FMT_MAPPING_DISABLE 3 3
	MRT4_FMT_MAPPING_DISABLE 4 4
	MRT5_FMT_MAPPING_DISABLE 5 5
	MRT6_FMT_MAPPING_DISABLE 6 6
	MRT7_FMT_MAPPING_DISABLE 7 7
regTA_BC_BASE_ADDR 0 0x20 1 0 1
	ADDRESS 0 31
regTA_BC_BASE_ADDR_HI 0 0x21 1 0 1
	ADDRESS 0 7
regTA_CGTT_CTRL 0 0x509d 18 0 1
	ON_DELAY 0 3
	OFF_HYSTERESIS 4 11
	SOFT_STALL_OVERRIDE7 16 16
	SOFT_STALL_OVERRIDE6 17 17
	SOFT_STALL_OVERRIDE5 18 18
	SOFT_STALL_OVERRIDE4 19 19
	SOFT_STALL_OVERRIDE3 20 20
	SOFT_STALL_OVERRIDE2 21 21
	SOFT_STALL_OVERRIDE1 22 22
	SOFT_STALL_OVERRIDE0 23 23
	SOFT_OVERRIDE7 24 24
	SOFT_OVERRIDE6 25 25
	SOFT_OVERRIDE5 26 26
	SOFT_OVERRIDE4 27 27
	SOFT_OVERRIDE3 28 28
	SOFT_OVERRIDE2 29 29
	SOFT_OVERRIDE1 30 30
	SOFT_OVERRIDE0 31 31
regTA_CNTL 0 0x12e1 3 0 0
	TA_SQ_XNACK_FGCG_DISABLE 0 0
	ALIGNER_CREDIT 16 20
	TD_FIFO_CREDIT 22 31
regTA_CNTL2 0 0x12e5 4 0 0
	POINT_SAMPLE_ACCEL_DIS 16 16
	ELEMSIZE_HASH_DIS 17 17
	TRUNCATE_COORD_MODE 18 18
	ELIMINATE_UNLIT_QUAD_DIS 19 19
regTA_CNTL_AUX 0 0x12e2 28 0 0
	SCOAL_DSWIZZLE_N 0 0
	DEPTH_AS_PITCH_DIS 1 1
	CORNER_SAMPLES_MIN_DIM 2 2
	OVERRIDE_QUAD_MODE_DIS 3 3
	DERIV_ADJUST_DIS 4 4
	TFAULT_EN_OVERRIDE 5 5
	GATHERH_DST_SEL 6 6
	DISABLE_GATHER4_BC_SWIZZLE 7 7
	ANISO_MAG_STEP_CLAMP 8 8
	AUTO_ALIGN_FORMAT 9 9
	ANISO_HALF_THRESH 10 11
	ANISO_ERROR_FP_VBIAS 12 12
	ANISO_STEP_ORDER 13 13
	ANISO_STEP 14 14
	MINMAG_UNNORM 15 15
	ANISO_WEIGHT_MODE 16 16
	ANISO_RATIO_LUT 17 17
	ANISO_TAP 18 18
	DETERMINISM_RESERVED_DISABLE 20 20
	DETERMINISM_OPCODE_STRICT_DISABLE 21 21
	DETERMINISM_MISC_DISABLE 22 22
	DETERMINISM_SAMPLE_C_DFMT_DISABLE 23 23
	DETERMINISM_SAMPLER_MSAA_DISABLE 24 24
	DETERMINISM_WRITEOP_READFMT_DISABLE 25 25
	DETERMINISM_DFMT_NFMT_DISABLE 26 26
	CUBEMAP_SLICE_CLAMP 28 28
	TRUNC_SMALL_NEG 29 29
	ARRAY_ROUND_MODE 30 31
regTA_CS_BC_BASE_ADDR 0 0x2380 1 0 1
	ADDRESS 0 31
regTA_CS_BC_BASE_ADDR_HI 0 0x2381 1 0 1
	ADDRESS 0 7
regTA_PERFCOUNTER0_HI 0 0x32c1 1 0 1
	PERFCOUNTER_HI 0 31
regTA_PERFCOUNTER0_LO 0 0x32c0 1 0 1
	PERFCOUNTER_LO 0 31
regTA_PERFCOUNTER0_SELECT 0 0x3ac0 5 0 1
	PERF_SEL 0 9
	PERF_SEL1 10 19
	CNTR_MODE 20 23
	PERF_MODE1 24 27
	PERF_MODE 28 31
regTA_PERFCOUNTER0_SELECT1 0 0x3ac1 4 0 1
	PERF_SEL2 0 9
	PERF_SEL3 10 19
	PERF_MODE3 24 27
	PERF_MODE2 28 31
regTA_PERFCOUNTER1_HI 0 0x32c3 1 0 1
	PERFCOUNTER_HI 0 31
regTA_PERFCOUNTER1_LO 0 0x32c2 1 0 1
	PERFCOUNTER_LO 0 31
regTA_PERFCOUNTER1_SELECT 0 0x3ac2 3 0 1
	PERF_SEL 0 9
	CNTR_MODE 20 23
	PERF_MODE 28 31
regTA_SCRATCH 0 0x1304 1 0 0
	SCRATCH 0 31
regTA_STATUS 0 0x12e8 17 0 0
	FG_PFIFO_EMPTYB 12 12
	FG_LFIFO_EMPTYB 13 13
	FG_SFIFO_EMPTYB 14 14
	FL_PFIFO_EMPTYB 16 16
	FL_LFIFO_EMPTYB 17 17
	FL_SFIFO_EMPTYB 18 18
	FA_PFIFO_EMPTYB 20 20
	FA_LFIFO_EMPTYB 21 21
	FA_SFIFO_EMPTYB 22 22
	IN_BUSY 24 24
	FG_BUSY 25 25
	LA_BUSY 26 26
	FL_BUSY 27 27
	TA_BUSY 28 28
	FA_BUSY 29 29
	AL_BUSY 30 30
	BUSY 31 31
regTCP_CNTL 0 0x19a2 11 0 1
	FORCE_HIT 0 0
	FORCE_MISS 1 1
	FLAT_BUF_CACHE_SWIZZLE 5 5
	TD_DATA_EN_OVERRIDE 6 6
	ENABLE_128B_DCC_COMP_READ_FOR_INDEP64 7 7
	DISABLE_WRITE_COMBINING 9 9
	FORCE_EOW_TOTAL_CNT 15 20
	FORCE_EOW_SET_CNT 22 26
	DISABLE_Z_MAP 28 28
	FORCE_ORDER_BETWEEN_READ_WRITE_TO_SAME_ADDRESS 29 29
	ASTC_VE_MSB_TOLERANT 31 31
regTCP_CNTL2 0 0x19a3 21 0 1
	LS_DISABLE_CLOCKS 0 7
	TCP_FMT_MGCG_DISABLE 8 8
	TCPF_LATENCY_BYPASS_DISABLE 9 9
	TCP_WRITE_DATA_MGCG_DISABLE 10 10
	TCP_INNER_BLOCK_MGCG_DISABLE 11 11
	TCP_ADRS_IMG_CALC_MGCG_DISABLE 12 12
	V64_COMBINE_ENABLE 13 13
	TAGRAM_ADDR_SWIZZLE_DISABLE 14 14
	RETURN_ORDER_OVERRIDE 15 15
	POWER_OPT_DISABLE 16 16
	GCR_RSP_FGCG_DISABLE 17 17
	PERF_EN_OVERRIDE 18 19
	TC_TD_RAM_CLKEN_DISABLE 20 20
	TC_TD_DATA_CLKEN_DISABLE 21 21
	TCP_GL1_REQ_CLKEN_DISABLE 22 22
	TCP_GL1R_SRC_CLKEN_DISABLE 23 23
	SPARE_BIT 26 26
	TAGRAM_XY_BIAS_OVERRIDE 27 28
	TCP_REQ_MGCG_DISABLE 29 29
	TCP_MISS_MGCG_DISABLE 30 30
	DISABLE_MIPMAP_PARAM_CALC_SELF_GATING 31 31
regTCP_CREDIT 0 0x19a4 5 0 1
	LFIFO_RAM_DEPTH 0 9
	GL1_REQ_CREDIT 10 15
	REQ_FIFO_CREDIT 16 22
	TD_RAM_CREDIT 23 27
	TD_DATA_CREDIT 29 31
regTCP_INVALIDATE 0 0x19a0 1 0 1
	START 0 0
regTCP_PERFCOUNTER0_HI 0 0x3341 1 0 1
	PERFCOUNTER_HI 0 31
regTCP_PERFCOUNTER0_LO 0 0x3340 1 0 1
	PERFCOUNTER_LO 0 31
regTCP_PERFCOUNTER0_SELECT 0 0x3b40 5 0 1
	PERF_SEL 0 9
	PERF_SEL1 10 19
	CNTR_MODE 20 23
	PERF_MODE1 24 27
	PERF_MODE 28 31
regTCP_PERFCOUNTER0_SELECT1 0 0x3b41 4 0 1
	PERF_SEL2 0 9
	PERF_SEL3 10 19
	PERF_MODE3 24 27
	PERF_MODE2 28 31
regTCP_PERFCOUNTER1_HI 0 0x3343 1 0 1
	PERFCOUNTER_HI 0 31
regTCP_PERFCOUNTER1_LO 0 0x3342 1 0 1
	PERFCOUNTER_LO 0 31
regTCP_PERFCOUNTER1_SELECT 0 0x3b42 5 0 1
	PERF_SEL 0 9
	PERF_SEL1 10 19
	CNTR_MODE 20 23
	PERF_MODE1 24 27
	PERF_MODE 28 31
regTCP_PERFCOUNTER1_SELECT1 0 0x3b43 4 0 1
	PERF_SEL2 0 9
	PERF_SEL3 10 19
	PERF_MODE3 24 27
	PERF_MODE2 28 31
regTCP_PERFCOUNTER2_HI 0 0x3345 1 0 1
	PERFCOUNTER_HI 0 31
regTCP_PERFCOUNTER2_LO 0 0x3344 1 0 1
	PERFCOUNTER_LO 0 31
regTCP_PERFCOUNTER2_SELECT 0 0x3b44 3 0 1
	PERF_SEL 0 9
	CNTR_MODE 20 23
	PERF_MODE 28 31
regTCP_PERFCOUNTER3_HI 0 0x3347 1 0 1
	PERFCOUNTER_HI 0 31
regTCP_PERFCOUNTER3_LO 0 0x3346 1 0 1
	PERFCOUNTER_LO 0 31
regTCP_PERFCOUNTER3_SELECT 0 0x3b45 3 0 1
	PERF_SEL 0 9
	CNTR_MODE 20 23
	PERF_MODE 28 31
regTCP_PERFCOUNTER_FILTER 0 0x3348 12 0 1
	BUFFER 0 0
	FLAT 1 1
	DIM 2 4
	DATA_FORMAT 5 11
	NUM_FORMAT 13 16
	SW_MODE 17 21
	NUM_SAMPLES 22 23
	OPCODE_TYPE 24 26
	SLC 27 27
	DLC 28 28
	GLC 29 29
	COMPRESSION_ENABLE 30 30
regTCP_PERFCOUNTER_FILTER2 0 0x3349 1 0 1
	REQ_MODE 0 2
regTCP_PERFCOUNTER_FILTER_EN 0 0x334a 13 0 1
	BUFFER 0 0
	FLAT 1 1
	DIM 2 2
	DATA_FORMAT 3 3
	NUM_FORMAT 4 4
	SW_MODE 5 5
	NUM_SAMPLES 6 6
	OPCODE_TYPE 7 7
	SLC 8 8
	DLC 9 9
	GLC 10 10
	COMPRESSION_ENABLE 11 11
	REQ_MODE 12 12
regTCP_STATUS 0 0x19a1 14 0 1
	TCP_BUSY 0 0
	INPUT_BUSY 1 1
	ADRS_BUSY 2 2
	TAGRAMS_BUSY 3 3
	CNTRL_BUSY 4 4
	LFIFO_BUSY 5 5
	READ_BUSY 6 6
	FORMAT_BUSY 7 7
	VM_BUSY 8 8
	MEMIF_BUSY 9 9
	GCR_BUSY 10 10
	OFIFO_BUSY 11 11
	OFIFO_QUEUE_BUSY 12 13
	XNACK_PRT 15 15
regTCP_WATCH0_ADDR_H 0 0x2048 1 0 0
	ADDR 0 15
regTCP_WATCH0_ADDR_L 0 0x2049 1 0 0
	ADDR 7 31
regTCP_WATCH0_CNTL 0 0x204a 4 0 0
	MASK 0 22
	VMID 24 27
	MODE 29 30
	VALID 31 31
regTCP_WATCH1_ADDR_H 0 0x204b 1 0 0
	ADDR 0 15
regTCP_WATCH1_ADDR_L 0 0x204c 1 0 0
	ADDR 7 31
regTCP_WATCH1_CNTL 0 0x204d 4 0 0
	MASK 0 22
	VMID 24 27
	MODE 29 30
	VALID 31 31
regTCP_WATCH2_ADDR_H 0 0x204e 1 0 0
	ADDR 0 15
regTCP_WATCH2_ADDR_L 0 0x204f 1 0 0
	ADDR 7 31
regTCP_WATCH2_CNTL 0 0x2050 4 0 0
	MASK 0 22
	VMID 24 27
	MODE 29 30
	VALID 31 31
regTCP_WATCH3_ADDR_H 0 0x2051 1 0 0
	ADDR 0 15
regTCP_WATCH3_ADDR_L 0 0x2052 1 0 0
	ADDR 7 31
regTCP_WATCH3_CNTL 0 0x2053 4 0 0
	MASK 0 22
	VMID 24 27
	MODE 29 30
	VALID 31 31
regTD_CNTL 0 0x12c5 14 0 0
	DISABLE_MEDIAN_CALC_FOR_CUBECORNER_PHANTOM_TEXELS 0 0
	FORCE_RESIDENCY_MAP_TO_BE_MAX_FILTER 2 2
	FORCE_RESIDENCY_MAP_CC_MAX_OF_ALL_SAMPLES 7 7
	PRESERVE_VGPR_ON_UTC_ERROR 13 13
	GATHER4_FLOAT_MODE 16 16
	FORCE_RT_BVH4_ARBITER_TO_PING_PONG 17 17
	GATHER4_DX9_MODE 19 19
	DISABLE_POWER_THROTTLE 20 20
	ENABLE_ROUND_TO_ZERO 21 21
	DISABLE_ROUND_TO_ZERO_FOR_LARGE_FLOAT_TO_SMALL_FLOAT 22 22
	DISABLE_2BIT_SIGNED_FORMAT 23 23
	ARBITER_ROUND_ROBIN 24 24
	ARBITER_OLDEST_PRIORITY 25 25
	DONE_SCOREBOARD_DEPTH 26 31
regTD_CNTL2 0 0x12cb 2 0 0
	LDS_RETURN_FIFO_CREDIT 0 2
	MULTI_CYCLE_16FP 3 3
regTD_DSM_CNTL 0 0x12cf 0 0 0
regTD_DSM_CNTL2 0 0x12d0 0 0 0
regTD_PERFCOUNTER0_HI 0 0x3301 1 0 1
	PERFCOUNTER_HI 0 31
regTD_PERFCOUNTER0_LO 0 0x3300 1 0 1
	PERFCOUNTER_LO 0 31
regTD_PERFCOUNTER0_SELECT 0 0x3b00 5 0 1
	PERF_SEL 0 9
	PERF_SEL1 10 19
	CNTR_MODE 20 23
	PERF_MODE1 24 27
	PERF_MODE 28 31
regTD_PERFCOUNTER0_SELECT1 0 0x3b01 4 0 1
	PERF_SEL2 0 9
	PERF_SEL3 10 19
	PERF_MODE3 24 27
	PERF_MODE2 28 31
regTD_PERFCOUNTER1_HI 0 0x3303 1 0 1
	PERFCOUNTER_HI 0 31
regTD_PERFCOUNTER1_LO 0 0x3302 1 0 1
	PERFCOUNTER_LO 0 31
regTD_PERFCOUNTER1_SELECT 0 0x3b02 3 0 1
	PERF_SEL 0 9
	CNTR_MODE 20 23
	PERF_MODE 28 31
regTD_POWER_CNTL 0 0x12ca 3 0 0
	DISABLE_NOFILTER_FORMATTER_POWER_OPT 6 6
	FORCE_NOFILTER_D16_FORMATTERS_ON 7 7
	ENABLE_DEBUG_REG 8 8
regTD_SCRATCH 0 0x12d3 1 0 0
	SCRATCH 0 31
regTD_STATUS 0 0x12c6 1 0 0
	BUSY 31 31
regUCONFIG_RESERVED_REG0 0 0x20a2 1 0 1
	DATA 0 31
regUCONFIG_RESERVED_REG1 0 0x20a3 1 0 1
	DATA 0 31
regUTCL1_ALOG 0 0x158f 13 0 0
	UTCL1_ALOG_MODE1_FILTER1_THRESHOLD 0 2
	UTCL1_ALOG_MODE1_FILTER2_BYPASS 3 3
	UTCL1_ALOG_ACTIVE 4 4
	UTCL1_ALOG_MODE 5 5
	UTCL1_ALOG_MODE2_LOCK_WINDOW 6 8
	UTCL1_ALOG_ONLY_MISS 9 9
	UTCL1_ALOG_MODE2_INTR_THRESHOLD 10 11
	UTCL1_ALOG_SPACE_EN 12 14
	UTCL1_ALOG_CLEAN 15 15
	UTCL1_ALOG_IDLE 16 16
	UTCL1_ALOG_TRACK_SEGMENT_SIZE 17 22
	UTCL1_ALOG_MODE1_FILTER1_BYPASS 23 23
	UTCL1_ALOG_MODE1_INTR_ON_ALLOC 24 24
regUTCL1_CTRL_0 0 0x1980 22 0 1
	UTCL1_L0_REQ_VFIFO_DISABLE 0 0
	UTCL1_UTCL2_INVACK_CDC_FIFO_DISABLE 1 1
	RESERVED_0 2 2
	UTCL1_UTCL2_REQ_CREDITS 3 8
	UTCL1_UTCL0_INVREQ_CREDITS 9 12
	UTCL1_LIMIT_INV_TO_ONE 13 13
	UTCL1_LIMIT_XLAT_TO_ONE 14 14
	UTCL1_UTCL2_FGCG_REPEATERS_OVERRIDE 15 15
	UTCL1_INV_FILTER_VMID 16 16
	UTCL1_RANGE_INV_FORCE_CHK_ALL 17 17
	UTCL1_UTCL0_RET_FGCG_REPEATERS_OVERRIDE 18 18
	UTCL1_UTCL0_INVREQ_FGCG_REPEATERS_OVERRIDE 19 19
	GCRD_FGCG_DISABLE 20 20
	UTCL1_MH_RANGE_INV_TO_VMID_OVERRIDE 21 21
	UTCL1_MH_DISABLE_DUPLICATES 22 22
	UTCL1_MH_DISABLE_REQUEST_SQUASHING 23 23
	UTCL1_MH_DISABLE_RECENT_BUFFER 24 24
	UTCL1_XLAT_FAULT_LOCK_CTRL 25 26
	UTCL1_REDUCE_CC_SIZE 27 28
	RESERVED_1 29 29
	MH_SPARE0 30 30
	RESERVED_2 31 31
regUTCL1_CTRL_1 0 0x158c 14 0 0
	UTCL1_CACHE_CORE_BYPASS 0 0
	UTCL1_TCP_BYPASS 1 1
	UTCL1_SQCI_BYPASS 2 2
	UTCL1_SQCD_BYPASS 3 3
	UTCL1_RMI_BYPASS 4 4
	UTCL1_SQG_BYPASS 5 5
	UTCL1_FORCE_RANGE_INV_TO_VMID 6 6
	UTCL1_FORCE_INV_ALL 7 7
	UTCL1_FORCE_INV_ALL_DONE 8 8
	UTCL1_PAGE_SIZE_1 9 10
	UTCL1_PAGE_SIZE_2 11 12
	UTCL1_PAGE_SIZE_3 13 14
	UTCL1_PAGE_SIZE_4 15 16
	RESERVED 17 31
regUTCL1_CTRL_2 0 0x1985 7 0 1
	UTCL1_RNG_TO_VMID_INV_OVRD 0 3
	UTCL1_PMM_INTERRUPT_CREDITS_OVERRIDE 4 9
	UTCL1_CACHE_WRITE_PERM 10 10
	UTCL1_PAGE_OVRD_DISABLE 11 11
	UTCL1_SPARE0 12 12
	UTCL1_SPARE1 13 13
	RESERVED 14 31
regUTCL1_FIFO_SIZING 0 0x1986 3 0 1
	UTCL1_UTCL2_INVACK_CDC_FIFO_THRESH 0 2
	UTCL1_GENERAL_SIZING_CTRL_LOW 3 15
	UTCL1_GENERAL_SIZING_CTRL_HIGH 16 31
regUTCL1_PERFCOUNTER0_HI 0 0x35a1 1 0 1
	PERFCOUNTER_HI 0 31
regUTCL1_PERFCOUNTER0_LO 0 0x35a0 1 0 1
	PERFCOUNTER_LO 0 31
regUTCL1_PERFCOUNTER0_SELECT 0 0x3da0 2 0 1
	PERF_SEL 0 9
	COUNTER_MODE 28 31
regUTCL1_PERFCOUNTER1_HI 0 0x35a3 1 0 1
	PERFCOUNTER_HI 0 31
regUTCL1_PERFCOUNTER1_LO 0 0x35a2 1 0 1
	PERFCOUNTER_LO 0 31
regUTCL1_PERFCOUNTER1_SELECT 0 0x3da1 2 0 1
	PERF_SEL 0 9
	COUNTER_MODE 28 31
regUTCL1_PERFCOUNTER2_HI 0 0x35a5 1 0 1
	PERFCOUNTER_HI 0 31
regUTCL1_PERFCOUNTER2_LO 0 0x35a4 1 0 1
	PERFCOUNTER_LO 0 31
regUTCL1_PERFCOUNTER2_SELECT 0 0x3da2 2 0 1
	PERF_SEL 0 9
	COUNTER_MODE 28 31
regUTCL1_PERFCOUNTER3_HI 0 0x35a7 1 0 1
	PERFCOUNTER_HI 0 31
regUTCL1_PERFCOUNTER3_LO 0 0x35a6 1 0 1
	PERFCOUNTER_LO 0 31
regUTCL1_PERFCOUNTER3_SELECT 0 0x3da3 2 0 1
	PERF_SEL 0 9
	COUNTER_MODE 28 31
regUTCL1_STATUS 0 0x1594 8 0 0
	UTCL1_HIT_PATH_BUSY 0 0
	UTCL1_MH_BUSY 1 1
	UTCL1_INV_BUSY 2 2
	UTCL1_PENDING_UTCL2_REQ 3 3
	UTCL1_PENDING_UTCL2_RET 4 4
	UTCL1_LAST_UTCL2_RET_XNACK 5 6
	UTCL1_RANGE_INV_IN_PROGRESS 7 7
	RESERVED 8 8
regUTCL1_UTCL0_INVREQ_DISABLE 0 0x1984 1 0 1
	UTCL1_UTCL0_INVREQ_DISABLE 0 31
regVGT_DMA_BASE 0 0x1fa 1 0 1
	BASE_ADDR 0 31
regVGT_DMA_BASE_HI 0 0x1f9 1 0 1
	BASE_ADDR 0 15
regVGT_DMA_DATA_FIFO_DEPTH 0 0xfcd 1 0 0
	DMA_DATA_FIFO_DEPTH 0 9
regVGT_DMA_INDEX_TYPE 0 0x29f 9 0 1
	INDEX_TYPE 0 1
	SWAP_MODE 2 3
	BUF_TYPE 4 5
	RDREQ_POLICY 6 7
	ATC 8 8
	NOT_EOP 9 9
	REQ_PATH 10 10
	MTYPE 11 13
	DISABLE_INSTANCE_PACKING 14 14
regVGT_DMA_MAX_SIZE 0 0x29e 1 0 1
	MAX_SIZE 0 31
regVGT_DMA_NUM_INSTANCES 0 0x2a2 1 0 1
	NUM_INSTANCES 0 31
regVGT_DMA_REQ_FIFO_DEPTH 0 0xfce 1 0 0
	DMA_REQ_FIFO_DEPTH 0 5
regVGT_DMA_SIZE 0 0x29d 1 0 1
	NUM_INDICES 0 31
regVGT_DRAW_INITIATOR 0 0x1fc 6 0 1
	SOURCE_SELECT 0 1
	MAJOR_MODE 2 3
	SPRITE_EN_R6XX 4 4
	NOT_EOP 5 5
	USE_OPAQUE 6 6
	REG_RT_INDEX 29 31
regVGT_DRAW_INIT_FIFO_DEPTH 0 0xfcf 1 0 0
	DRAW_INIT_FIFO_DEPTH 0 5
regVGT_DRAW_PAYLOAD_CNTL 0 0x2a6 5 0 1
	EN_REG_RT_INDEX 1 1
	EN_PRIM_PAYLOAD 3 3
	EN_DRAW_VP 4 4
	EN_FSR 5 5
	EN_VRS_RATE 6 6
regVGT_ENHANCE 0 0x294 1 0 1
	MISC 0 31
regVGT_ESGS_RING_ITEMSIZE 0 0x2ab 1 0 1
	ITEMSIZE 0 14
regVGT_EVENT_ADDRESS_REG 0 0x1fe 1 0 1
	ADDRESS_LOW 0 27
regVGT_EVENT_INITIATOR 0 0x2a4 3 0 1
	EVENT_TYPE 0 5
	ADDRESS_HI 10 26
	EXTENDED_EVENT 27 27
regVGT_GS_INSTANCE_CNT 0 0x2e4 3 0 1
	ENABLE 0 0
	CNT 2 8
	EN_MAX_VERT_OUT_PER_GS_INSTANCE 31 31
regVGT_GS_MAX_VERT_OUT 0 0x2ce 1 0 1
	MAX_VERT_OUT 0 10
regVGT_GS_MAX_WAVE_ID 0 0x1009 1 0 0
	MAX_WAVE_ID 0 11
regVGT_GS_OUT_PRIM_TYPE 0 0x2266 1 0 1
	OUTPRIM_TYPE 0 5
regVGT_HOS_MAX_TESS_LEVEL 0 0x286 1 0 1
	MAX_TESS 0 31
regVGT_HOS_MIN_TESS_LEVEL 0 0x287 1 0 1
	MIN_TESS 0 31
regVGT_HS_OFFCHIP_PARAM 0 0x224f 2 0 1
	OFFCHIP_BUFFERING 0 9
	OFFCHIP_GRANULARITY 10 11
regVGT_INDEX_TYPE 0 0x2243 2 0 1
	INDEX_TYPE 0 1
	DISABLE_INSTANCE_PACKING 14 14
regVGT_INSTANCE_BASE_ID 0 0x225a 1 0 1
	INSTANCE_BASE_ID 0 31
regVGT_LS_HS_CONFIG 0 0x2d6 3 0 1
	NUM_PATCHES 0 7
	HS_NUM_INPUT_CP 8 13
	HS_NUM_OUTPUT_CP 14 19
regVGT_MC_LAT_CNTL 0 0xfd6 1 0 0
	MC_TIME_STAMP_RES 0 3
regVGT_MULTI_PRIM_IB_RESET_INDX 0 0x103 1 0 1
	RESET_INDX 0 31
regVGT_NUM_INDICES 0 0x224c 1 0 1
	NUM_INDICES 0 31
regVGT_NUM_INSTANCES 0 0x224d 1 0 1
	NUM_INSTANCES 0 31
regVGT_PRIMITIVEID_EN 0 0x2a1 3 0 1
	PRIMITIVEID_EN 0 0
	DISABLE_RESET_ON_EOI 1 1
	NGG_DISABLE_PROVOK_REUSE 2 2
regVGT_PRIMITIVEID_RESET 0 0x2a3 1 0 1
	VALUE 0 31
regVGT_PRIMITIVE_TYPE 0 0x2242 1 0 1
	PRIM_TYPE 0 5
regVGT_RESET_DEBUG 0 0x1014 17 0 0
	GS_DISABLE 0 0
	TESS_DISABLE 1 1
	WD_DISABLE 2 2
	DISABLE_TE11_DIST_PIPE0 3 3
	DISABLE_TE11_DIST_PIPE1 4 4
	ENABLE_VMID_RESET_UTCL1 5 5
	DISABLE_PREFETCH 6 6
	DISABLE_SWITCH_MODE_STALL_FIX 7 7
	DISABLE_SENDING_MULTIPLE_SE_IN_PD 8 8
	ENABLE_DIST_STALL_TESS_ON_OFF 9 9
	DISABLE_PATCH_OPTIMIZATION 10 10
	ENABLE_DIST_STALL_TESS_OFF_ON 11 11
	DISABLE_MERGE_GRP_PERF_FIX 12 12
	DISABLE_MESH_SHADER_ATTR_PACKING 13 13
	ENABLE_SMALL_INST_PACK_ADJ_GS_OFF 14 14
	DISABLE_PATCH_DIST_LAST_DONUT_SE_SWITCH_LOGIC 15 15
	SPARE 16 31
regVGT_REUSE_OFF 0 0x2ad 1 0 1
	REUSE_OFF 0 0
regVGT_SHADER_STAGES_EN 0 0x2d5 17 0 1
	LS_EN 0 1
	HS_EN 2 2
	ES_EN 3 4
	GS_EN 5 5
	VS_EN 6 7
	DYNAMIC_HS 8 8
	VS_WAVE_ID_EN 12 12
	PRIMGEN_EN 13 13
	ORDERED_ID_MODE 14 14
	MAX_PRIMGRP_IN_WAVE 15 18
	GS_FAST_LAUNCH 19 20
	HS_W32_EN 21 21
	GS_W32_EN 22 22
	VS_W32_EN 23 23
	NGG_WAVE_ID_EN 24 24
	PRIMGEN_PASSTHRU_EN 25 25
	PRIMGEN_PASSTHRU_NO_MSG 26 26
regVGT_STRMOUT_DRAW_OPAQUE_BUFFER_FILLED_SIZE 0 0x2cb 1 0 1
	SIZE 0 31
regVGT_STRMOUT_DRAW_OPAQUE_OFFSET 0 0x2ca 1 0 1
	OFFSET 0 31
regVGT_STRMOUT_DRAW_OPAQUE_VERTEX_STRIDE 0 0x2cc 1 0 1
	VERTEX_STRIDE 0 8
regVGT_SYS_CONFIG 0 0x1003 4 0 0
	DUAL_CORE_EN 0 0
	MAX_LS_HS_THDGRP 1 6
	ADC_EVENT_FILTER_DISABLE 7 7
	NUM_SUBGROUPS_IN_FLIGHT 8 18
regVGT_TESS_DISTRIBUTION 0 0x2d4 5 0 1
	ACCUM_ISOLINE 0 7
	ACCUM_TRI 8 15
	ACCUM_QUAD 16 23
	DONUT_SPLIT 24 28
	TRAP_SPLIT 29 31
regVGT_TF_MEMORY_BASE 0 0x2250 1 0 1
	BASE 0 31
regVGT_TF_MEMORY_BASE_HI 0 0x2261 1 0 1
	BASE_HI 0 7
regVGT_TF_PARAM 0 0x2db 12 0 1
	TYPE 0 1
	PARTITIONING 2 4
	TOPOLOGY 5 7
	RESERVED_REDUC_AXIS 8 8
	NOT_USED 9 9
	NUM_DS_WAVES_PER_SIMD 10 13
	DISABLE_DONUTS 14 14
	RDREQ_POLICY 15 16
	DISTRIBUTION_MODE 17 18
	DETECT_ONE 19 19
	DETECT_ZERO 20 20
	MTYPE 23 25
regVGT_TF_RING_SIZE 0 0x224e 1 0 1
	SIZE 0 16
regVIOLATION_DATA_ASYNC_VF_PROG 0 0xdf1 3 0 0
	SSRCID 0 3
	VFID 4 9
	VIOLATION_ERROR 31 31
regWD_CNTL_STATUS 0 0xfdf 6 0 0
	DIST_BUSY 0 0
	DIST_BE_BUSY 1 1
	GE_UTCL1_BUSY 2 2
	WD_TE11_BUSY 3 3
	PC_MANAGER_BUSY 4 4
	WLC_BUSY 5 5
regWD_ENHANCE 0 0x2a0 1 0 1
	MISC 0 31
regWD_QOS 0 0xfe2 1 0 0
	DRAW_STALL 0 0
regWD_UTCL1_CNTL 0 0xfe3 9 0 0
	XNACK_REDO_TIMER_CNT 0 19
	VMID_RESET_MODE 23 23
	DROP_MODE 24 24
	BYPASS 25 25
	INVALIDATE 26 26
	FRAG_LIMIT_MODE 27 27
	FORCE_SNOOP 28 28
	MTYPE_OVERRIDE 29 29
	LLC_NOALLOC_OVERRIDE 30 30
regWD_UTCL1_STATUS 0 0xfe4 6 0 0
	FAULT_DETECTED 0 0
	RETRY_DETECTED 1 1
	PRT_DETECTED 2 2
	FAULT_UTCL1ID 8 13
	RETRY_UTCL1ID 16 21
	PRT_UTCL1ID 24 29
