// Seed: 2431583762
module module_0 (
    output tri1 id_0,
    input wor id_1,
    input tri id_2,
    output tri id_3,
    input wand id_4,
    output supply1 id_5,
    output wand id_6
);
endmodule
module module_1 #(
    parameter id_0  = 32'd82,
    parameter id_11 = 32'd44,
    parameter id_7  = 32'd40
) (
    input wire _id_0,
    input tri id_1,
    output supply1 id_2,
    input wand id_3,
    output tri0 id_4,
    input uwire id_5,
    input uwire id_6,
    input supply1 _id_7
);
  parameter id_9 = 1;
  assign id_2 = id_3;
  id_10 :
  assert property (@(negedge id_1) id_9)
  else $signed(54);
  ;
  parameter id_11 = id_9;
  logic [7:0][id_11 : id_0] id_12;
  localparam id_13 = -1 == id_9[id_11];
  module_0 modCall_1 (
      id_2,
      id_5,
      id_5,
      id_2,
      id_5,
      id_4,
      id_4
  );
  assign id_12 = - -1;
  always @(id_5) id_10 <= id_3;
  always @(posedge -1 or negedge 1) id_12[id_7 : 1'b0] = id_10;
  assign id_12 = id_0;
  wire [-1 : 1] id_14;
endmodule
