<dec f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='1464' type='const llvm::TargetRegisterClass * llvm::MachineInstr::getRegClassConstraintEffect(unsigned int OpIdx, const llvm::TargetRegisterClass * CurRC, const llvm::TargetInstrInfo * TII, const llvm::TargetRegisterInfo * TRI) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='1454'>/// Applies the constraints (def/use) implied by the \p OpIdx operand
  /// to the given \p CurRC.
  ///
  /// Returns the register class that satisfies both \p CurRC and the
  /// constraints set by \p OpIdx MI. Returns NULL if such a register class
  /// does not exist.
  ///
  /// \pre CurRC must not be NULL.
  /// \pre The operand at \p OpIdx must be a register.</doc>
<use f='llvm/llvm/lib/CodeGen/MachineInstr.cpp' l='938' u='c' c='_ZNK4llvm12MachineInstr38getRegClassConstraintEffectForVRegImplEjNS_8RegisterEPKNS_19TargetRegisterClassEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE'/>
<def f='llvm/llvm/lib/CodeGen/MachineInstr.cpp' l='941' ll='957' type='const llvm::TargetRegisterClass * llvm::MachineInstr::getRegClassConstraintEffect(unsigned int OpIdx, const llvm::TargetRegisterClass * CurRC, const llvm::TargetInstrInfo * TII, const llvm::TargetRegisterInfo * TRI) const'/>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='137' u='c' c='_ZN4llvm19MachineRegisterInfo17recomputeRegClassENS_8RegisterE'/>
