
build/ch.elf:     file format elf32-littlearm


Disassembly of section .vectors:

08000000 <__vectors_base__>:
 8000000:	20000400 	.word	0x20000400
 8000004:	080003d9 	.word	0x080003d9
 8000008:	080003db 	.word	0x080003db
 800000c:	080003db 	.word	0x080003db
 8000010:	080003db 	.word	0x080003db
 8000014:	080003db 	.word	0x080003db
 8000018:	080003db 	.word	0x080003db
 800001c:	080003db 	.word	0x080003db
 8000020:	080003db 	.word	0x080003db
 8000024:	080003db 	.word	0x080003db
 8000028:	080003db 	.word	0x080003db
 800002c:	0800829d 	.word	0x0800829d
 8000030:	080003db 	.word	0x080003db
 8000034:	080003db 	.word	0x080003db
 8000038:	080003db 	.word	0x080003db
 800003c:	080003db 	.word	0x080003db
 8000040:	080003db 	.word	0x080003db
 8000044:	080003db 	.word	0x080003db
 8000048:	080003db 	.word	0x080003db
 800004c:	080003db 	.word	0x080003db
 8000050:	080003db 	.word	0x080003db
 8000054:	080003db 	.word	0x080003db
 8000058:	080003db 	.word	0x080003db
 800005c:	080003db 	.word	0x080003db
 8000060:	080003db 	.word	0x080003db
 8000064:	080003db 	.word	0x080003db
 8000068:	080003db 	.word	0x080003db
 800006c:	08003b45 	.word	0x08003b45
 8000070:	08003b95 	.word	0x08003b95
 8000074:	08003be9 	.word	0x08003be9
 8000078:	08003c3d 	.word	0x08003c3d
 800007c:	08003c91 	.word	0x08003c91
 8000080:	08003ce1 	.word	0x08003ce1
 8000084:	08003d35 	.word	0x08003d35
 8000088:	08003775 	.word	0x08003775
 800008c:	080003db 	.word	0x080003db
 8000090:	080003db 	.word	0x080003db
 8000094:	080003db 	.word	0x080003db
 8000098:	080003db 	.word	0x080003db
 800009c:	080003db 	.word	0x080003db
 80000a0:	080003db 	.word	0x080003db
 80000a4:	080003db 	.word	0x080003db
 80000a8:	080003db 	.word	0x080003db
 80000ac:	080003db 	.word	0x080003db
 80000b0:	08002b11 	.word	0x08002b11
 80000b4:	080003db 	.word	0x080003db
 80000b8:	080003db 	.word	0x080003db
 80000bc:	080003db 	.word	0x080003db
 80000c0:	080003db 	.word	0x080003db
 80000c4:	080047bd 	.word	0x080047bd
 80000c8:	08004801 	.word	0x08004801
 80000cc:	080003db 	.word	0x080003db
 80000d0:	0800608d 	.word	0x0800608d
 80000d4:	08002a29 	.word	0x08002a29
 80000d8:	080003db 	.word	0x080003db
 80000dc:	080003db 	.word	0x080003db
 80000e0:	080003db 	.word	0x080003db
 80000e4:	080003db 	.word	0x080003db
 80000e8:	080003db 	.word	0x080003db
 80000ec:	080003db 	.word	0x080003db
 80000f0:	080003db 	.word	0x080003db
 80000f4:	080003db 	.word	0x080003db
 80000f8:	080003db 	.word	0x080003db
 80000fc:	08003d89 	.word	0x08003d89
 8000100:	08002875 	.word	0x08002875
 8000104:	080003db 	.word	0x080003db
 8000108:	080003db 	.word	0x080003db
 800010c:	080003db 	.word	0x080003db
 8000110:	080003db 	.word	0x080003db
 8000114:	08002a85 	.word	0x08002a85
 8000118:	080003db 	.word	0x080003db
 800011c:	080003db 	.word	0x080003db
 8000120:	08003ddd 	.word	0x08003ddd
 8000124:	08003e2d 	.word	0x08003e2d
 8000128:	08003e81 	.word	0x08003e81
 800012c:	08003ed5 	.word	0x08003ed5
 8000130:	08003f29 	.word	0x08003f29
 8000134:	080003db 	.word	0x080003db
 8000138:	080003db 	.word	0x080003db
 800013c:	080003db 	.word	0x080003db
 8000140:	080003db 	.word	0x080003db
 8000144:	080003db 	.word	0x080003db
 8000148:	080003db 	.word	0x080003db
 800014c:	080003db 	.word	0x080003db
 8000150:	08003f79 	.word	0x08003f79
 8000154:	08003fcd 	.word	0x08003fcd
 8000158:	08004021 	.word	0x08004021
 800015c:	080003db 	.word	0x080003db
 8000160:	080003db 	.word	0x080003db
 8000164:	080003db 	.word	0x080003db
 8000168:	080003db 	.word	0x080003db
 800016c:	080003db 	.word	0x080003db
 8000170:	080003db 	.word	0x080003db
 8000174:	080003db 	.word	0x080003db
 8000178:	080003db 	.word	0x080003db
 800017c:	080003db 	.word	0x080003db
 8000180:	080003db 	.word	0x080003db
 8000184:	080003db 	.word	0x080003db
 8000188:	080003db 	.word	0x080003db
 800018c:	080003db 	.word	0x080003db
 8000190:	080003db 	.word	0x080003db
 8000194:	080003db 	.word	0x080003db
 8000198:	080003db 	.word	0x080003db
 800019c:	080003db 	.word	0x080003db
 80001a0:	080003db 	.word	0x080003db
 80001a4:	080003db 	.word	0x080003db
 80001a8:	080003db 	.word	0x080003db
 80001ac:	080003db 	.word	0x080003db
 80001b0:	080003db 	.word	0x080003db
 80001b4:	080003db 	.word	0x080003db
 80001b8:	080003db 	.word	0x080003db
 80001bc:	080003db 	.word	0x080003db
 80001c0:	080003db 	.word	0x080003db
 80001c4:	080003db 	.word	0x080003db
 80001c8:	080003db 	.word	0x080003db
 80001cc:	080003db 	.word	0x080003db
 80001d0:	080003db 	.word	0x080003db
 80001d4:	080054bd 	.word	0x080054bd
 80001d8:	080003db 	.word	0x080003db
 80001dc:	080003db 	.word	0x080003db
 80001e0:	080003db 	.word	0x080003db
 80001e4:	080003db 	.word	0x080003db
 80001e8:	080003db 	.word	0x080003db
 80001ec:	080003db 	.word	0x080003db
 80001f0:	080003db 	.word	0x080003db
 80001f4:	080003db 	.word	0x080003db
 80001f8:	080003db 	.word	0x080003db
 80001fc:	080003db 	.word	0x080003db
 8000200:	080003db 	.word	0x080003db
 8000204:	080003db 	.word	0x080003db
 8000208:	080003db 	.word	0x080003db
 800020c:	080003db 	.word	0x080003db
 8000210:	080003db 	.word	0x080003db
 8000214:	080003db 	.word	0x080003db
 8000218:	080003db 	.word	0x080003db
 800021c:	080003db 	.word	0x080003db
 8000220:	080003db 	.word	0x080003db
 8000224:	080003db 	.word	0x080003db
 8000228:	080003db 	.word	0x080003db
 800022c:	080003db 	.word	0x080003db
 8000230:	080003db 	.word	0x080003db
 8000234:	080003db 	.word	0x080003db
 8000238:	080003db 	.word	0x080003db
 800023c:	080003db 	.word	0x080003db
 8000240:	080003db 	.word	0x080003db
 8000244:	080003db 	.word	0x080003db
 8000248:	080003db 	.word	0x080003db
 800024c:	080003db 	.word	0x080003db
 8000250:	080003db 	.word	0x080003db
 8000254:	080003db 	.word	0x080003db
 8000258:	080003db 	.word	0x080003db
 800025c:	080003db 	.word	0x080003db
 8000260:	080003db 	.word	0x080003db
 8000264:	080003db 	.word	0x080003db
 8000268:	080003db 	.word	0x080003db
 800026c:	080003db 	.word	0x080003db
 8000270:	080003db 	.word	0x080003db
 8000274:	080003db 	.word	0x080003db
 8000278:	080003db 	.word	0x080003db
 800027c:	080003db 	.word	0x080003db
 8000280:	080003db 	.word	0x080003db
 8000284:	080003db 	.word	0x080003db
 8000288:	080003db 	.word	0x080003db
 800028c:	080003db 	.word	0x080003db
 8000290:	080003db 	.word	0x080003db
 8000294:	080003db 	.word	0x080003db
 8000298:	080003db 	.word	0x080003db
 800029c:	080003db 	.word	0x080003db
 80002a0:	080003db 	.word	0x080003db
 80002a4:	080003db 	.word	0x080003db
 80002a8:	080003db 	.word	0x080003db
 80002ac:	080003db 	.word	0x080003db
 80002b0:	080003db 	.word	0x080003db
 80002b4:	080003db 	.word	0x080003db
 80002b8:	080003db 	.word	0x080003db
 80002bc:	080003db 	.word	0x080003db
 80002c0:	080003db 	.word	0x080003db
 80002c4:	080003db 	.word	0x080003db
 80002c8:	080003db 	.word	0x080003db
 80002cc:	080003db 	.word	0x080003db
 80002d0:	080003db 	.word	0x080003db
 80002d4:	080003db 	.word	0x080003db
 80002d8:	080003db 	.word	0x080003db
 80002dc:	080003db 	.word	0x080003db

Disassembly of section .text:

08000300 <_crt0_entry>:
                .align  2
                .thumb_func
                .global _crt0_entry
_crt0_entry:
                /* Interrupts are globally masked initially.*/
                cpsid   i
 8000300:	b672      	cpsid	i

#if CRT0_FORCE_MSP_INIT == TRUE
                /* MSP stack pointers initialization.*/
                ldr     r0, =__main_stack_end__
 8000302:	4826      	ldr	r0, [pc, #152]	; (800039c <_crt0_entry+0x9c>)
                msr     MSP, r0
 8000304:	f380 8808 	msr	MSP, r0
#endif

                /* PSP stack pointers initialization.*/
                ldr     r0, =__process_stack_end__
 8000308:	4825      	ldr	r0, [pc, #148]	; (80003a0 <_crt0_entry+0xa0>)
                msr     PSP, r0
 800030a:	f380 8809 	msr	PSP, r0

#if CRT0_VTOR_INIT == TRUE
                /* Initial VTOR position enforced.*/
                ldr     r0, =_vectors
 800030e:	4825      	ldr	r0, [pc, #148]	; (80003a4 <_crt0_entry+0xa4>)
                ldr     r1, =SCB_VTOR
 8000310:	4925      	ldr	r1, [pc, #148]	; (80003a8 <_crt0_entry+0xa8>)
                str     r0, [r1]
 8000312:	6008      	str	r0, [r1, #0]
                movt    r1, #SCB_FPDSCR >> 16
                str     r0, [r1]
#endif

                /* CONTROL register initialization as configured.*/
                movs    r0, #CRT0_CONTROL_INIT
 8000314:	2002      	movs	r0, #2
                msr     CONTROL, r0
 8000316:	f380 8814 	msr	CONTROL, r0
                isb
 800031a:	f3bf 8f6f 	isb	sy

#if CRT0_INIT_CORE == TRUE
                /* Core initialization.*/
                bl      __cpu_init
 800031e:	f000 ff2b 	bl	8001178 <__cpu_init>
#endif

                /* Early initialization.*/
                bl      __early_init
 8000322:	f006 fb11 	bl	8006948 <__early_init>

#if CRT0_INIT_STACKS == TRUE
                ldr     r0, =CRT0_STACKS_FILL_PATTERN
 8000326:	f04f 3055 	mov.w	r0, #1431655765	; 0x55555555
                /* Main Stack initialization. Note, it assumes that the
                   stack size is a multiple of 4 so the linker file must
                   ensure this.*/
                ldr     r1, =__main_stack_base__
 800032a:	4920      	ldr	r1, [pc, #128]	; (80003ac <_crt0_entry+0xac>)
                ldr     r2, =__main_stack_end__
 800032c:	4a1b      	ldr	r2, [pc, #108]	; (800039c <_crt0_entry+0x9c>)
.Lmsloop:
                cmp     r1, r2
 800032e:	4291      	cmp	r1, r2
                itt     lo
 8000330:	bf3c      	itt	cc
                strlo   r0, [r1], #4
 8000332:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     .Lmsloop
 8000336:	e7fa      	bcc.n	800032e <_crt0_entry+0x2e>

                /* Process Stack initialization. Note, it assumes that the
                   stack size is a multiple of 4 so the linker file must
                   ensure this.*/
                ldr     r1, =__process_stack_base__
 8000338:	491d      	ldr	r1, [pc, #116]	; (80003b0 <_crt0_entry+0xb0>)
                ldr     r2, =__process_stack_end__
 800033a:	4a19      	ldr	r2, [pc, #100]	; (80003a0 <_crt0_entry+0xa0>)
.Lpsloop:
                cmp     r1, r2
 800033c:	4291      	cmp	r1, r2
                itt     lo
 800033e:	bf3c      	itt	cc
                strlo   r0, [r1], #4
 8000340:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     .Lpsloop
 8000344:	e7fa      	bcc.n	800033c <_crt0_entry+0x3c>

#if CRT0_INIT_DATA == TRUE
                /* Data initialization. Note, it assumes that the DATA
                   size is a multiple of 4 so the linker file must ensure
                   this.*/
                ldr     r1, =__textdata_base__
 8000346:	491b      	ldr	r1, [pc, #108]	; (80003b4 <_crt0_entry+0xb4>)
                ldr     r2, =__data_base__
 8000348:	4a1b      	ldr	r2, [pc, #108]	; (80003b8 <_crt0_entry+0xb8>)
                ldr     r3, =__data_end__
 800034a:	4b1c      	ldr	r3, [pc, #112]	; (80003bc <_crt0_entry+0xbc>)
.Ldloop:
                cmp     r2, r3
 800034c:	429a      	cmp	r2, r3
                ittt    lo
 800034e:	bf3e      	ittt	cc
                ldrlo   r0, [r1], #4
 8000350:	f851 0b04 	ldrcc.w	r0, [r1], #4
                strlo   r0, [r2], #4
 8000354:	f842 0b04 	strcc.w	r0, [r2], #4
                blo     .Ldloop
 8000358:	e7f8      	bcc.n	800034c <_crt0_entry+0x4c>

#if CRT0_INIT_BSS == TRUE
                /* BSS initialization. Note, it assumes that the BSS
                   size is a multiple of 4 so the linker file must ensure
                   this.*/
                movs    r0, #0
 800035a:	2000      	movs	r0, #0
                ldr     r1, =__bss_base__
 800035c:	4918      	ldr	r1, [pc, #96]	; (80003c0 <_crt0_entry+0xc0>)
                ldr     r2, =__bss_end__
 800035e:	4a19      	ldr	r2, [pc, #100]	; (80003c4 <_crt0_entry+0xc4>)
.Lbloop:
                cmp     r1, r2
 8000360:	4291      	cmp	r1, r2
                itt     lo
 8000362:	bf3c      	itt	cc
                strlo   r0, [r1], #4
 8000364:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     .Lbloop
 8000368:	e7fa      	bcc.n	8000360 <_crt0_entry+0x60>
#endif

#if CRT0_INIT_RAM_AREAS == TRUE
                /* RAM areas initialization.*/
                bl      __init_ram_areas
 800036a:	f000 ff17 	bl	800119c <__init_ram_areas>
#endif

                /* Late initialization..*/
                bl      __late_init
 800036e:	f000 ff0b 	bl	8001188 <__late_init>

#if CRT0_CALL_CONSTRUCTORS == TRUE
                /* Constructors invocation.*/
                ldr     r4, =__init_array_base__
 8000372:	4c15      	ldr	r4, [pc, #84]	; (80003c8 <_crt0_entry+0xc8>)
                ldr     r5, =__init_array_end__
 8000374:	4d15      	ldr	r5, [pc, #84]	; (80003cc <_crt0_entry+0xcc>)
.Linitloop:
                cmp     r4, r5
 8000376:	42ac      	cmp	r4, r5
                bge     .Lendinitloop
 8000378:	da03      	bge.n	8000382 <_crt0_entry+0x82>
                ldr     r1, [r4], #4
 800037a:	f854 1b04 	ldr.w	r1, [r4], #4
                blx     r1
 800037e:	4788      	blx	r1
                b       .Linitloop
 8000380:	e7f9      	b.n	8000376 <_crt0_entry+0x76>
.Lendinitloop:
#endif

                /* Main program invocation, r0 contains the returned value.*/
                bl      main
 8000382:	f008 f91f 	bl	80085c4 <main>

#if CRT0_CALL_DESTRUCTORS == TRUE
                /* Destructors invocation.*/
                ldr     r4, =__fini_array_base__
 8000386:	4c12      	ldr	r4, [pc, #72]	; (80003d0 <_crt0_entry+0xd0>)
                ldr     r5, =__fini_array_end__
 8000388:	4d12      	ldr	r5, [pc, #72]	; (80003d4 <_crt0_entry+0xd4>)
.Lfiniloop:
                cmp     r4, r5
 800038a:	42ac      	cmp	r4, r5
                bge     .Lendfiniloop
 800038c:	da03      	bge.n	8000396 <_crt0_entry+0x96>
                ldr     r1, [r4], #4
 800038e:	f854 1b04 	ldr.w	r1, [r4], #4
                blx     r1
 8000392:	4788      	blx	r1
                b       .Lfiniloop
 8000394:	e7f9      	b.n	800038a <_crt0_entry+0x8a>
.Lendfiniloop:
#endif

                /* Branching to the defined exit handler.*/
                b       __default_exit
 8000396:	f000 befd 	b.w	8001194 <__default_exit>
 800039a:	0000      	.short	0x0000
                ldr     r0, =__main_stack_end__
 800039c:	20000400 	.word	0x20000400
                ldr     r0, =__process_stack_end__
 80003a0:	20000800 	.word	0x20000800
                ldr     r0, =_vectors
 80003a4:	08000000 	.word	0x08000000
                ldr     r1, =SCB_VTOR
 80003a8:	e000ed08 	.word	0xe000ed08
                ldr     r1, =__main_stack_base__
 80003ac:	20000000 	.word	0x20000000
                ldr     r1, =__process_stack_base__
 80003b0:	20000400 	.word	0x20000400
                ldr     r1, =__textdata_base__
 80003b4:	0800f914 	.word	0x0800f914
                ldr     r2, =__data_base__
 80003b8:	24000000 	.word	0x24000000
                ldr     r3, =__data_end__
 80003bc:	240006ac 	.word	0x240006ac
                ldr     r1, =__bss_base__
 80003c0:	240006f0 	.word	0x240006f0
                ldr     r2, =__bss_end__
 80003c4:	240019c8 	.word	0x240019c8
                ldr     r4, =__init_array_base__
 80003c8:	080002e0 	.word	0x080002e0
                ldr     r5, =__init_array_end__
 80003cc:	080002e0 	.word	0x080002e0
                ldr     r4, =__fini_array_base__
 80003d0:	080002e0 	.word	0x080002e0
                ldr     r5, =__fini_array_end__
 80003d4:	080002e0 	.word	0x080002e0

080003d8 <Reset_Handler>:

        .align      2
        .thumb_func
        .weak       Reset_Handler
Reset_Handler:
         b          _crt0_entry
 80003d8:	e792      	b.n	8000300 <_crt0_entry>

080003da <BusFault_Handler>:
        .thumb_func
Vector3F8:
        .thumb_func
Vector3FC:
#endif
        bl          _unhandled_exception
 80003da:	f000 f800 	bl	80003de <_unhandled_exception>

080003de <_unhandled_exception>:

        .thumb_func
        .weak       _unhandled_exception
_unhandled_exception:
.stay:
        b           .stay
 80003de:	e7fe      	b.n	80003de <_unhandled_exception>

080003e0 <__port_switch>:
 * Performs a context switch between two threads.
 *--------------------------------------------------------------------------*/
                .thumb_func
                .globl  __port_switch
__port_switch:
                push    {r4, r5, r6, r7, r8, r9, r10, r11, lr}
 80003e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
#if PORT_SWITCHED_REGIONS_NUMBER == 4
                push    {r4, r5, r6, r7, r8, r9, r10, r11}
#endif
#endif

                str     sp, [r1, #CONTEXT_OFFSET]
 80003e4:	f8c1 d00c 	str.w	sp, [r1, #12]
                /* Workaround for ARM errata 752419, only applied if
                   condition exists for it to be triggered.*/
                ldr     r3, [r0, #CONTEXT_OFFSET]
                mov     sp, r3
#else
                ldr     sp, [r0, #CONTEXT_OFFSET]
 80003e8:	f8d0 d00c 	ldr.w	sp, [r0, #12]

#if CORTEX_USE_FPU
                /* Restoring FPU context.*/
                vpop    {s16-s31}
#endif
                pop     {r4, r5, r6, r7, r8, r9, r10, r11, pc}
 80003ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080003f0 <__port_thread_start>:
                bl      __stats_stop_measure_crit_thd
#endif
#if CORTEX_SIMPLIFIED_PRIORITY
                cpsie   i
#else
                movs    r3, #0              /* CORTEX_BASEPRI_DISABLED */
 80003f0:	2300      	movs	r3, #0
                msr     BASEPRI, r3
 80003f2:	f383 8811 	msr	BASEPRI, r3
#endif
                mov     r0, r5
 80003f6:	4628      	mov	r0, r5
                blx     r4
 80003f8:	47a0      	blx	r4
                movs    r0, #0              /* MSG_OK */
 80003fa:	2000      	movs	r0, #0
                bl      chThdExit
 80003fc:	f007 fc1a 	bl	8007c34 <chThdExit>

08000400 <.zombies>:
.zombies:       b       .zombies
 8000400:	e7fe      	b.n	8000400 <.zombies>

08000402 <__port_switch_from_isr>:
                bl      __stats_start_measure_crit_thd
#endif
#if CH_DBG_SYSTEM_STATE_CHECK
                bl      __dbg_check_lock
#endif
                bl      chSchDoPreemption
 8000402:	f007 f9af 	bl	8007764 <chSchDoPreemption>

08000406 <__port_exit_from_isr>:
                movt    r3, #:upper16:SCB_ICSR
                mov     r2, ICSR_PENDSVSET
                str     r2, [r3, #0]
                cpsie   i
#else /* !CORTEX_SIMPLIFIED_PRIORITY */
                svc     #0
 8000406:	df00      	svc	0
#endif /* !CORTEX_SIMPLIFIED_PRIORITY */
.L1:            b       .L1
 8000408:	e7fe      	b.n	8000408 <__port_exit_from_isr+0x2>
	...

0800040c <memcpy>:
 800040c:	4684      	mov	ip, r0
 800040e:	ea41 0300 	orr.w	r3, r1, r0
 8000412:	f013 0303 	ands.w	r3, r3, #3
 8000416:	d16d      	bne.n	80004f4 <memcpy+0xe8>
 8000418:	3a40      	subs	r2, #64	; 0x40
 800041a:	d341      	bcc.n	80004a0 <memcpy+0x94>
 800041c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000420:	f840 3b04 	str.w	r3, [r0], #4
 8000424:	f851 3b04 	ldr.w	r3, [r1], #4
 8000428:	f840 3b04 	str.w	r3, [r0], #4
 800042c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000430:	f840 3b04 	str.w	r3, [r0], #4
 8000434:	f851 3b04 	ldr.w	r3, [r1], #4
 8000438:	f840 3b04 	str.w	r3, [r0], #4
 800043c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000440:	f840 3b04 	str.w	r3, [r0], #4
 8000444:	f851 3b04 	ldr.w	r3, [r1], #4
 8000448:	f840 3b04 	str.w	r3, [r0], #4
 800044c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000450:	f840 3b04 	str.w	r3, [r0], #4
 8000454:	f851 3b04 	ldr.w	r3, [r1], #4
 8000458:	f840 3b04 	str.w	r3, [r0], #4
 800045c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000460:	f840 3b04 	str.w	r3, [r0], #4
 8000464:	f851 3b04 	ldr.w	r3, [r1], #4
 8000468:	f840 3b04 	str.w	r3, [r0], #4
 800046c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000470:	f840 3b04 	str.w	r3, [r0], #4
 8000474:	f851 3b04 	ldr.w	r3, [r1], #4
 8000478:	f840 3b04 	str.w	r3, [r0], #4
 800047c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000480:	f840 3b04 	str.w	r3, [r0], #4
 8000484:	f851 3b04 	ldr.w	r3, [r1], #4
 8000488:	f840 3b04 	str.w	r3, [r0], #4
 800048c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000490:	f840 3b04 	str.w	r3, [r0], #4
 8000494:	f851 3b04 	ldr.w	r3, [r1], #4
 8000498:	f840 3b04 	str.w	r3, [r0], #4
 800049c:	3a40      	subs	r2, #64	; 0x40
 800049e:	d2bd      	bcs.n	800041c <memcpy+0x10>
 80004a0:	3230      	adds	r2, #48	; 0x30
 80004a2:	d311      	bcc.n	80004c8 <memcpy+0xbc>
 80004a4:	f851 3b04 	ldr.w	r3, [r1], #4
 80004a8:	f840 3b04 	str.w	r3, [r0], #4
 80004ac:	f851 3b04 	ldr.w	r3, [r1], #4
 80004b0:	f840 3b04 	str.w	r3, [r0], #4
 80004b4:	f851 3b04 	ldr.w	r3, [r1], #4
 80004b8:	f840 3b04 	str.w	r3, [r0], #4
 80004bc:	f851 3b04 	ldr.w	r3, [r1], #4
 80004c0:	f840 3b04 	str.w	r3, [r0], #4
 80004c4:	3a10      	subs	r2, #16
 80004c6:	d2ed      	bcs.n	80004a4 <memcpy+0x98>
 80004c8:	320c      	adds	r2, #12
 80004ca:	d305      	bcc.n	80004d8 <memcpy+0xcc>
 80004cc:	f851 3b04 	ldr.w	r3, [r1], #4
 80004d0:	f840 3b04 	str.w	r3, [r0], #4
 80004d4:	3a04      	subs	r2, #4
 80004d6:	d2f9      	bcs.n	80004cc <memcpy+0xc0>
 80004d8:	3204      	adds	r2, #4
 80004da:	d008      	beq.n	80004ee <memcpy+0xe2>
 80004dc:	07d2      	lsls	r2, r2, #31
 80004de:	bf1c      	itt	ne
 80004e0:	f811 3b01 	ldrbne.w	r3, [r1], #1
 80004e4:	f800 3b01 	strbne.w	r3, [r0], #1
 80004e8:	d301      	bcc.n	80004ee <memcpy+0xe2>
 80004ea:	880b      	ldrh	r3, [r1, #0]
 80004ec:	8003      	strh	r3, [r0, #0]
 80004ee:	4660      	mov	r0, ip
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop
 80004f4:	2a08      	cmp	r2, #8
 80004f6:	d313      	bcc.n	8000520 <memcpy+0x114>
 80004f8:	078b      	lsls	r3, r1, #30
 80004fa:	d08d      	beq.n	8000418 <memcpy+0xc>
 80004fc:	f010 0303 	ands.w	r3, r0, #3
 8000500:	d08a      	beq.n	8000418 <memcpy+0xc>
 8000502:	f1c3 0304 	rsb	r3, r3, #4
 8000506:	1ad2      	subs	r2, r2, r3
 8000508:	07db      	lsls	r3, r3, #31
 800050a:	bf1c      	itt	ne
 800050c:	f811 3b01 	ldrbne.w	r3, [r1], #1
 8000510:	f800 3b01 	strbne.w	r3, [r0], #1
 8000514:	d380      	bcc.n	8000418 <memcpy+0xc>
 8000516:	f831 3b02 	ldrh.w	r3, [r1], #2
 800051a:	f820 3b02 	strh.w	r3, [r0], #2
 800051e:	e77b      	b.n	8000418 <memcpy+0xc>
 8000520:	3a04      	subs	r2, #4
 8000522:	d3d9      	bcc.n	80004d8 <memcpy+0xcc>
 8000524:	3a01      	subs	r2, #1
 8000526:	f811 3b01 	ldrb.w	r3, [r1], #1
 800052a:	f800 3b01 	strb.w	r3, [r0], #1
 800052e:	d2f9      	bcs.n	8000524 <memcpy+0x118>
 8000530:	780b      	ldrb	r3, [r1, #0]
 8000532:	7003      	strb	r3, [r0, #0]
 8000534:	784b      	ldrb	r3, [r1, #1]
 8000536:	7043      	strb	r3, [r0, #1]
 8000538:	788b      	ldrb	r3, [r1, #2]
 800053a:	7083      	strb	r3, [r0, #2]
 800053c:	4660      	mov	r0, ip
 800053e:	4770      	bx	lr

08000540 <memchr>:
 8000540:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000544:	2a10      	cmp	r2, #16
 8000546:	db2b      	blt.n	80005a0 <memchr+0x60>
 8000548:	f010 0f07 	tst.w	r0, #7
 800054c:	d008      	beq.n	8000560 <memchr+0x20>
 800054e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000552:	3a01      	subs	r2, #1
 8000554:	428b      	cmp	r3, r1
 8000556:	d02d      	beq.n	80005b4 <memchr+0x74>
 8000558:	f010 0f07 	tst.w	r0, #7
 800055c:	b342      	cbz	r2, 80005b0 <memchr+0x70>
 800055e:	d1f6      	bne.n	800054e <memchr+0xe>
 8000560:	b4f0      	push	{r4, r5, r6, r7}
 8000562:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000566:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800056a:	f022 0407 	bic.w	r4, r2, #7
 800056e:	f07f 0700 	mvns.w	r7, #0
 8000572:	2300      	movs	r3, #0
 8000574:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000578:	3c08      	subs	r4, #8
 800057a:	ea85 0501 	eor.w	r5, r5, r1
 800057e:	ea86 0601 	eor.w	r6, r6, r1
 8000582:	fa85 f547 	uadd8	r5, r5, r7
 8000586:	faa3 f587 	sel	r5, r3, r7
 800058a:	fa86 f647 	uadd8	r6, r6, r7
 800058e:	faa5 f687 	sel	r6, r5, r7
 8000592:	b98e      	cbnz	r6, 80005b8 <memchr+0x78>
 8000594:	d1ee      	bne.n	8000574 <memchr+0x34>
 8000596:	bcf0      	pop	{r4, r5, r6, r7}
 8000598:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800059c:	f002 0207 	and.w	r2, r2, #7
 80005a0:	b132      	cbz	r2, 80005b0 <memchr+0x70>
 80005a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80005a6:	3a01      	subs	r2, #1
 80005a8:	ea83 0301 	eor.w	r3, r3, r1
 80005ac:	b113      	cbz	r3, 80005b4 <memchr+0x74>
 80005ae:	d1f8      	bne.n	80005a2 <memchr+0x62>
 80005b0:	2000      	movs	r0, #0
 80005b2:	4770      	bx	lr
 80005b4:	3801      	subs	r0, #1
 80005b6:	4770      	bx	lr
 80005b8:	2d00      	cmp	r5, #0
 80005ba:	bf06      	itte	eq
 80005bc:	4635      	moveq	r5, r6
 80005be:	3803      	subeq	r0, #3
 80005c0:	3807      	subne	r0, #7
 80005c2:	f015 0f01 	tst.w	r5, #1
 80005c6:	d107      	bne.n	80005d8 <memchr+0x98>
 80005c8:	3001      	adds	r0, #1
 80005ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80005ce:	bf02      	ittt	eq
 80005d0:	3001      	addeq	r0, #1
 80005d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80005d6:	3001      	addeq	r0, #1
 80005d8:	bcf0      	pop	{r4, r5, r6, r7}
 80005da:	3801      	subs	r0, #1
 80005dc:	4770      	bx	lr
 80005de:	bf00      	nop
	...

08000600 <strlen>:
 8000600:	f890 f000 	pld	[r0]
 8000604:	e96d 4502 	strd	r4, r5, [sp, #-8]!
 8000608:	f020 0107 	bic.w	r1, r0, #7
 800060c:	f06f 0c00 	mvn.w	ip, #0
 8000610:	f010 0407 	ands.w	r4, r0, #7
 8000614:	f891 f020 	pld	[r1, #32]
 8000618:	f040 8049 	bne.w	80006ae <strlen+0xae>
 800061c:	f04f 0400 	mov.w	r4, #0
 8000620:	f06f 0007 	mvn.w	r0, #7
 8000624:	e9d1 2300 	ldrd	r2, r3, [r1]
 8000628:	f891 f040 	pld	[r1, #64]	; 0x40
 800062c:	f100 0008 	add.w	r0, r0, #8
 8000630:	fa82 f24c 	uadd8	r2, r2, ip
 8000634:	faa4 f28c 	sel	r2, r4, ip
 8000638:	fa83 f34c 	uadd8	r3, r3, ip
 800063c:	faa2 f38c 	sel	r3, r2, ip
 8000640:	bb4b      	cbnz	r3, 8000696 <strlen+0x96>
 8000642:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
 8000646:	fa82 f24c 	uadd8	r2, r2, ip
 800064a:	f100 0008 	add.w	r0, r0, #8
 800064e:	faa4 f28c 	sel	r2, r4, ip
 8000652:	fa83 f34c 	uadd8	r3, r3, ip
 8000656:	faa2 f38c 	sel	r3, r2, ip
 800065a:	b9e3      	cbnz	r3, 8000696 <strlen+0x96>
 800065c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
 8000660:	fa82 f24c 	uadd8	r2, r2, ip
 8000664:	f100 0008 	add.w	r0, r0, #8
 8000668:	faa4 f28c 	sel	r2, r4, ip
 800066c:	fa83 f34c 	uadd8	r3, r3, ip
 8000670:	faa2 f38c 	sel	r3, r2, ip
 8000674:	b97b      	cbnz	r3, 8000696 <strlen+0x96>
 8000676:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
 800067a:	f101 0120 	add.w	r1, r1, #32
 800067e:	fa82 f24c 	uadd8	r2, r2, ip
 8000682:	f100 0008 	add.w	r0, r0, #8
 8000686:	faa4 f28c 	sel	r2, r4, ip
 800068a:	fa83 f34c 	uadd8	r3, r3, ip
 800068e:	faa2 f38c 	sel	r3, r2, ip
 8000692:	2b00      	cmp	r3, #0
 8000694:	d0c6      	beq.n	8000624 <strlen+0x24>
 8000696:	2a00      	cmp	r2, #0
 8000698:	bf04      	itt	eq
 800069a:	3004      	addeq	r0, #4
 800069c:	461a      	moveq	r2, r3
 800069e:	ba12      	rev	r2, r2
 80006a0:	fab2 f282 	clz	r2, r2
 80006a4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
 80006a8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
 80006ac:	4770      	bx	lr
 80006ae:	e9d1 2300 	ldrd	r2, r3, [r1]
 80006b2:	f004 0503 	and.w	r5, r4, #3
 80006b6:	f1c4 0000 	rsb	r0, r4, #0
 80006ba:	ea4f 05c5 	mov.w	r5, r5, lsl #3
 80006be:	f014 0f04 	tst.w	r4, #4
 80006c2:	f891 f040 	pld	[r1, #64]	; 0x40
 80006c6:	fa0c f505 	lsl.w	r5, ip, r5
 80006ca:	ea62 0205 	orn	r2, r2, r5
 80006ce:	bf1c      	itt	ne
 80006d0:	ea63 0305 	ornne	r3, r3, r5
 80006d4:	4662      	movne	r2, ip
 80006d6:	f04f 0400 	mov.w	r4, #0
 80006da:	e7a9      	b.n	8000630 <strlen+0x30>

080006dc <__aeabi_drsub>:
 80006dc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80006e0:	e002      	b.n	80006e8 <__adddf3>
 80006e2:	bf00      	nop

080006e4 <__aeabi_dsub>:
 80006e4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080006e8 <__adddf3>:
 80006e8:	b530      	push	{r4, r5, lr}
 80006ea:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80006ee:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80006f2:	ea94 0f05 	teq	r4, r5
 80006f6:	bf08      	it	eq
 80006f8:	ea90 0f02 	teqeq	r0, r2
 80006fc:	bf1f      	itttt	ne
 80006fe:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000702:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000706:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800070a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800070e:	f000 80e2 	beq.w	80008d6 <__adddf3+0x1ee>
 8000712:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000716:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800071a:	bfb8      	it	lt
 800071c:	426d      	neglt	r5, r5
 800071e:	dd0c      	ble.n	800073a <__adddf3+0x52>
 8000720:	442c      	add	r4, r5
 8000722:	ea80 0202 	eor.w	r2, r0, r2
 8000726:	ea81 0303 	eor.w	r3, r1, r3
 800072a:	ea82 0000 	eor.w	r0, r2, r0
 800072e:	ea83 0101 	eor.w	r1, r3, r1
 8000732:	ea80 0202 	eor.w	r2, r0, r2
 8000736:	ea81 0303 	eor.w	r3, r1, r3
 800073a:	2d36      	cmp	r5, #54	; 0x36
 800073c:	bf88      	it	hi
 800073e:	bd30      	pophi	{r4, r5, pc}
 8000740:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000744:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000748:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800074c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000750:	d002      	beq.n	8000758 <__adddf3+0x70>
 8000752:	4240      	negs	r0, r0
 8000754:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000758:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 800075c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000760:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000764:	d002      	beq.n	800076c <__adddf3+0x84>
 8000766:	4252      	negs	r2, r2
 8000768:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800076c:	ea94 0f05 	teq	r4, r5
 8000770:	f000 80a7 	beq.w	80008c2 <__adddf3+0x1da>
 8000774:	f1a4 0401 	sub.w	r4, r4, #1
 8000778:	f1d5 0e20 	rsbs	lr, r5, #32
 800077c:	db0d      	blt.n	800079a <__adddf3+0xb2>
 800077e:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000782:	fa22 f205 	lsr.w	r2, r2, r5
 8000786:	1880      	adds	r0, r0, r2
 8000788:	f141 0100 	adc.w	r1, r1, #0
 800078c:	fa03 f20e 	lsl.w	r2, r3, lr
 8000790:	1880      	adds	r0, r0, r2
 8000792:	fa43 f305 	asr.w	r3, r3, r5
 8000796:	4159      	adcs	r1, r3
 8000798:	e00e      	b.n	80007b8 <__adddf3+0xd0>
 800079a:	f1a5 0520 	sub.w	r5, r5, #32
 800079e:	f10e 0e20 	add.w	lr, lr, #32
 80007a2:	2a01      	cmp	r2, #1
 80007a4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80007a8:	bf28      	it	cs
 80007aa:	f04c 0c02 	orrcs.w	ip, ip, #2
 80007ae:	fa43 f305 	asr.w	r3, r3, r5
 80007b2:	18c0      	adds	r0, r0, r3
 80007b4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80007b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80007bc:	d507      	bpl.n	80007ce <__adddf3+0xe6>
 80007be:	f04f 0e00 	mov.w	lr, #0
 80007c2:	f1dc 0c00 	rsbs	ip, ip, #0
 80007c6:	eb7e 0000 	sbcs.w	r0, lr, r0
 80007ca:	eb6e 0101 	sbc.w	r1, lr, r1
 80007ce:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80007d2:	d31b      	bcc.n	800080c <__adddf3+0x124>
 80007d4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80007d8:	d30c      	bcc.n	80007f4 <__adddf3+0x10c>
 80007da:	0849      	lsrs	r1, r1, #1
 80007dc:	ea5f 0030 	movs.w	r0, r0, rrx
 80007e0:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80007e4:	f104 0401 	add.w	r4, r4, #1
 80007e8:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80007ec:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80007f0:	f080 809a 	bcs.w	8000928 <__adddf3+0x240>
 80007f4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80007f8:	bf08      	it	eq
 80007fa:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80007fe:	f150 0000 	adcs.w	r0, r0, #0
 8000802:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000806:	ea41 0105 	orr.w	r1, r1, r5
 800080a:	bd30      	pop	{r4, r5, pc}
 800080c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000810:	4140      	adcs	r0, r0
 8000812:	eb41 0101 	adc.w	r1, r1, r1
 8000816:	3c01      	subs	r4, #1
 8000818:	bf28      	it	cs
 800081a:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800081e:	d2e9      	bcs.n	80007f4 <__adddf3+0x10c>
 8000820:	f091 0f00 	teq	r1, #0
 8000824:	bf04      	itt	eq
 8000826:	4601      	moveq	r1, r0
 8000828:	2000      	moveq	r0, #0
 800082a:	fab1 f381 	clz	r3, r1
 800082e:	bf08      	it	eq
 8000830:	3320      	addeq	r3, #32
 8000832:	f1a3 030b 	sub.w	r3, r3, #11
 8000836:	f1b3 0220 	subs.w	r2, r3, #32
 800083a:	da0c      	bge.n	8000856 <__adddf3+0x16e>
 800083c:	320c      	adds	r2, #12
 800083e:	dd08      	ble.n	8000852 <__adddf3+0x16a>
 8000840:	f102 0c14 	add.w	ip, r2, #20
 8000844:	f1c2 020c 	rsb	r2, r2, #12
 8000848:	fa01 f00c 	lsl.w	r0, r1, ip
 800084c:	fa21 f102 	lsr.w	r1, r1, r2
 8000850:	e00c      	b.n	800086c <__adddf3+0x184>
 8000852:	f102 0214 	add.w	r2, r2, #20
 8000856:	bfd8      	it	le
 8000858:	f1c2 0c20 	rsble	ip, r2, #32
 800085c:	fa01 f102 	lsl.w	r1, r1, r2
 8000860:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000864:	bfdc      	itt	le
 8000866:	ea41 010c 	orrle.w	r1, r1, ip
 800086a:	4090      	lslle	r0, r2
 800086c:	1ae4      	subs	r4, r4, r3
 800086e:	bfa2      	ittt	ge
 8000870:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000874:	4329      	orrge	r1, r5
 8000876:	bd30      	popge	{r4, r5, pc}
 8000878:	ea6f 0404 	mvn.w	r4, r4
 800087c:	3c1f      	subs	r4, #31
 800087e:	da1c      	bge.n	80008ba <__adddf3+0x1d2>
 8000880:	340c      	adds	r4, #12
 8000882:	dc0e      	bgt.n	80008a2 <__adddf3+0x1ba>
 8000884:	f104 0414 	add.w	r4, r4, #20
 8000888:	f1c4 0220 	rsb	r2, r4, #32
 800088c:	fa20 f004 	lsr.w	r0, r0, r4
 8000890:	fa01 f302 	lsl.w	r3, r1, r2
 8000894:	ea40 0003 	orr.w	r0, r0, r3
 8000898:	fa21 f304 	lsr.w	r3, r1, r4
 800089c:	ea45 0103 	orr.w	r1, r5, r3
 80008a0:	bd30      	pop	{r4, r5, pc}
 80008a2:	f1c4 040c 	rsb	r4, r4, #12
 80008a6:	f1c4 0220 	rsb	r2, r4, #32
 80008aa:	fa20 f002 	lsr.w	r0, r0, r2
 80008ae:	fa01 f304 	lsl.w	r3, r1, r4
 80008b2:	ea40 0003 	orr.w	r0, r0, r3
 80008b6:	4629      	mov	r1, r5
 80008b8:	bd30      	pop	{r4, r5, pc}
 80008ba:	fa21 f004 	lsr.w	r0, r1, r4
 80008be:	4629      	mov	r1, r5
 80008c0:	bd30      	pop	{r4, r5, pc}
 80008c2:	f094 0f00 	teq	r4, #0
 80008c6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80008ca:	bf06      	itte	eq
 80008cc:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80008d0:	3401      	addeq	r4, #1
 80008d2:	3d01      	subne	r5, #1
 80008d4:	e74e      	b.n	8000774 <__adddf3+0x8c>
 80008d6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80008da:	bf18      	it	ne
 80008dc:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80008e0:	d029      	beq.n	8000936 <__adddf3+0x24e>
 80008e2:	ea94 0f05 	teq	r4, r5
 80008e6:	bf08      	it	eq
 80008e8:	ea90 0f02 	teqeq	r0, r2
 80008ec:	d005      	beq.n	80008fa <__adddf3+0x212>
 80008ee:	ea54 0c00 	orrs.w	ip, r4, r0
 80008f2:	bf04      	itt	eq
 80008f4:	4619      	moveq	r1, r3
 80008f6:	4610      	moveq	r0, r2
 80008f8:	bd30      	pop	{r4, r5, pc}
 80008fa:	ea91 0f03 	teq	r1, r3
 80008fe:	bf1e      	ittt	ne
 8000900:	2100      	movne	r1, #0
 8000902:	2000      	movne	r0, #0
 8000904:	bd30      	popne	{r4, r5, pc}
 8000906:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800090a:	d105      	bne.n	8000918 <__adddf3+0x230>
 800090c:	0040      	lsls	r0, r0, #1
 800090e:	4149      	adcs	r1, r1
 8000910:	bf28      	it	cs
 8000912:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000916:	bd30      	pop	{r4, r5, pc}
 8000918:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800091c:	bf3c      	itt	cc
 800091e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000922:	bd30      	popcc	{r4, r5, pc}
 8000924:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000928:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800092c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000930:	f04f 0000 	mov.w	r0, #0
 8000934:	bd30      	pop	{r4, r5, pc}
 8000936:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800093a:	bf1a      	itte	ne
 800093c:	4619      	movne	r1, r3
 800093e:	4610      	movne	r0, r2
 8000940:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000944:	bf1c      	itt	ne
 8000946:	460b      	movne	r3, r1
 8000948:	4602      	movne	r2, r0
 800094a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800094e:	bf06      	itte	eq
 8000950:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000954:	ea91 0f03 	teqeq	r1, r3
 8000958:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 800095c:	bd30      	pop	{r4, r5, pc}
 800095e:	bf00      	nop

08000960 <__aeabi_ui2d>:
 8000960:	f090 0f00 	teq	r0, #0
 8000964:	bf04      	itt	eq
 8000966:	2100      	moveq	r1, #0
 8000968:	4770      	bxeq	lr
 800096a:	b530      	push	{r4, r5, lr}
 800096c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000970:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000974:	f04f 0500 	mov.w	r5, #0
 8000978:	f04f 0100 	mov.w	r1, #0
 800097c:	e750      	b.n	8000820 <__adddf3+0x138>
 800097e:	bf00      	nop

08000980 <__aeabi_i2d>:
 8000980:	f090 0f00 	teq	r0, #0
 8000984:	bf04      	itt	eq
 8000986:	2100      	moveq	r1, #0
 8000988:	4770      	bxeq	lr
 800098a:	b530      	push	{r4, r5, lr}
 800098c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000990:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000994:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000998:	bf48      	it	mi
 800099a:	4240      	negmi	r0, r0
 800099c:	f04f 0100 	mov.w	r1, #0
 80009a0:	e73e      	b.n	8000820 <__adddf3+0x138>
 80009a2:	bf00      	nop

080009a4 <__aeabi_f2d>:
 80009a4:	0042      	lsls	r2, r0, #1
 80009a6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80009aa:	ea4f 0131 	mov.w	r1, r1, rrx
 80009ae:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80009b2:	bf1f      	itttt	ne
 80009b4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80009b8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80009bc:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80009c0:	4770      	bxne	lr
 80009c2:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80009c6:	bf08      	it	eq
 80009c8:	4770      	bxeq	lr
 80009ca:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80009ce:	bf04      	itt	eq
 80009d0:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80009d4:	4770      	bxeq	lr
 80009d6:	b530      	push	{r4, r5, lr}
 80009d8:	f44f 7460 	mov.w	r4, #896	; 0x380
 80009dc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80009e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80009e4:	e71c      	b.n	8000820 <__adddf3+0x138>
 80009e6:	bf00      	nop

080009e8 <__aeabi_ul2d>:
 80009e8:	ea50 0201 	orrs.w	r2, r0, r1
 80009ec:	bf08      	it	eq
 80009ee:	4770      	bxeq	lr
 80009f0:	b530      	push	{r4, r5, lr}
 80009f2:	f04f 0500 	mov.w	r5, #0
 80009f6:	e00a      	b.n	8000a0e <__aeabi_l2d+0x16>

080009f8 <__aeabi_l2d>:
 80009f8:	ea50 0201 	orrs.w	r2, r0, r1
 80009fc:	bf08      	it	eq
 80009fe:	4770      	bxeq	lr
 8000a00:	b530      	push	{r4, r5, lr}
 8000a02:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000a06:	d502      	bpl.n	8000a0e <__aeabi_l2d+0x16>
 8000a08:	4240      	negs	r0, r0
 8000a0a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000a0e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000a12:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000a16:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000a1a:	f43f aed8 	beq.w	80007ce <__adddf3+0xe6>
 8000a1e:	f04f 0203 	mov.w	r2, #3
 8000a22:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000a26:	bf18      	it	ne
 8000a28:	3203      	addne	r2, #3
 8000a2a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000a2e:	bf18      	it	ne
 8000a30:	3203      	addne	r2, #3
 8000a32:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000a36:	f1c2 0320 	rsb	r3, r2, #32
 8000a3a:	fa00 fc03 	lsl.w	ip, r0, r3
 8000a3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000a42:	fa01 fe03 	lsl.w	lr, r1, r3
 8000a46:	ea40 000e 	orr.w	r0, r0, lr
 8000a4a:	fa21 f102 	lsr.w	r1, r1, r2
 8000a4e:	4414      	add	r4, r2
 8000a50:	e6bd      	b.n	80007ce <__adddf3+0xe6>
 8000a52:	bf00      	nop

08000a54 <__aeabi_dmul>:
 8000a54:	b570      	push	{r4, r5, r6, lr}
 8000a56:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000a5a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000a5e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000a62:	bf1d      	ittte	ne
 8000a64:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000a68:	ea94 0f0c 	teqne	r4, ip
 8000a6c:	ea95 0f0c 	teqne	r5, ip
 8000a70:	f000 f8de 	bleq	8000c30 <__aeabi_dmul+0x1dc>
 8000a74:	442c      	add	r4, r5
 8000a76:	ea81 0603 	eor.w	r6, r1, r3
 8000a7a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000a7e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000a82:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000a86:	bf18      	it	ne
 8000a88:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000a8c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a90:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000a94:	d038      	beq.n	8000b08 <__aeabi_dmul+0xb4>
 8000a96:	fba0 ce02 	umull	ip, lr, r0, r2
 8000a9a:	f04f 0500 	mov.w	r5, #0
 8000a9e:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000aa2:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000aa6:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000aaa:	f04f 0600 	mov.w	r6, #0
 8000aae:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000ab2:	f09c 0f00 	teq	ip, #0
 8000ab6:	bf18      	it	ne
 8000ab8:	f04e 0e01 	orrne.w	lr, lr, #1
 8000abc:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000ac0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000ac4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000ac8:	d204      	bcs.n	8000ad4 <__aeabi_dmul+0x80>
 8000aca:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000ace:	416d      	adcs	r5, r5
 8000ad0:	eb46 0606 	adc.w	r6, r6, r6
 8000ad4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000ad8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000adc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000ae0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000ae4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000ae8:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000aec:	bf88      	it	hi
 8000aee:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000af2:	d81e      	bhi.n	8000b32 <__aeabi_dmul+0xde>
 8000af4:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000af8:	bf08      	it	eq
 8000afa:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000afe:	f150 0000 	adcs.w	r0, r0, #0
 8000b02:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000b06:	bd70      	pop	{r4, r5, r6, pc}
 8000b08:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000b0c:	ea46 0101 	orr.w	r1, r6, r1
 8000b10:	ea40 0002 	orr.w	r0, r0, r2
 8000b14:	ea81 0103 	eor.w	r1, r1, r3
 8000b18:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000b1c:	bfc2      	ittt	gt
 8000b1e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000b22:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000b26:	bd70      	popgt	{r4, r5, r6, pc}
 8000b28:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b2c:	f04f 0e00 	mov.w	lr, #0
 8000b30:	3c01      	subs	r4, #1
 8000b32:	f300 80ab 	bgt.w	8000c8c <__aeabi_dmul+0x238>
 8000b36:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000b3a:	bfde      	ittt	le
 8000b3c:	2000      	movle	r0, #0
 8000b3e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000b42:	bd70      	pople	{r4, r5, r6, pc}
 8000b44:	f1c4 0400 	rsb	r4, r4, #0
 8000b48:	3c20      	subs	r4, #32
 8000b4a:	da35      	bge.n	8000bb8 <__aeabi_dmul+0x164>
 8000b4c:	340c      	adds	r4, #12
 8000b4e:	dc1b      	bgt.n	8000b88 <__aeabi_dmul+0x134>
 8000b50:	f104 0414 	add.w	r4, r4, #20
 8000b54:	f1c4 0520 	rsb	r5, r4, #32
 8000b58:	fa00 f305 	lsl.w	r3, r0, r5
 8000b5c:	fa20 f004 	lsr.w	r0, r0, r4
 8000b60:	fa01 f205 	lsl.w	r2, r1, r5
 8000b64:	ea40 0002 	orr.w	r0, r0, r2
 8000b68:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000b6c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000b70:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000b74:	fa21 f604 	lsr.w	r6, r1, r4
 8000b78:	eb42 0106 	adc.w	r1, r2, r6
 8000b7c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000b80:	bf08      	it	eq
 8000b82:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000b86:	bd70      	pop	{r4, r5, r6, pc}
 8000b88:	f1c4 040c 	rsb	r4, r4, #12
 8000b8c:	f1c4 0520 	rsb	r5, r4, #32
 8000b90:	fa00 f304 	lsl.w	r3, r0, r4
 8000b94:	fa20 f005 	lsr.w	r0, r0, r5
 8000b98:	fa01 f204 	lsl.w	r2, r1, r4
 8000b9c:	ea40 0002 	orr.w	r0, r0, r2
 8000ba0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000ba4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000ba8:	f141 0100 	adc.w	r1, r1, #0
 8000bac:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000bb0:	bf08      	it	eq
 8000bb2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000bb6:	bd70      	pop	{r4, r5, r6, pc}
 8000bb8:	f1c4 0520 	rsb	r5, r4, #32
 8000bbc:	fa00 f205 	lsl.w	r2, r0, r5
 8000bc0:	ea4e 0e02 	orr.w	lr, lr, r2
 8000bc4:	fa20 f304 	lsr.w	r3, r0, r4
 8000bc8:	fa01 f205 	lsl.w	r2, r1, r5
 8000bcc:	ea43 0302 	orr.w	r3, r3, r2
 8000bd0:	fa21 f004 	lsr.w	r0, r1, r4
 8000bd4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000bd8:	fa21 f204 	lsr.w	r2, r1, r4
 8000bdc:	ea20 0002 	bic.w	r0, r0, r2
 8000be0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000be4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000be8:	bf08      	it	eq
 8000bea:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000bee:	bd70      	pop	{r4, r5, r6, pc}
 8000bf0:	f094 0f00 	teq	r4, #0
 8000bf4:	d10f      	bne.n	8000c16 <__aeabi_dmul+0x1c2>
 8000bf6:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000bfa:	0040      	lsls	r0, r0, #1
 8000bfc:	eb41 0101 	adc.w	r1, r1, r1
 8000c00:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000c04:	bf08      	it	eq
 8000c06:	3c01      	subeq	r4, #1
 8000c08:	d0f7      	beq.n	8000bfa <__aeabi_dmul+0x1a6>
 8000c0a:	ea41 0106 	orr.w	r1, r1, r6
 8000c0e:	f095 0f00 	teq	r5, #0
 8000c12:	bf18      	it	ne
 8000c14:	4770      	bxne	lr
 8000c16:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000c1a:	0052      	lsls	r2, r2, #1
 8000c1c:	eb43 0303 	adc.w	r3, r3, r3
 8000c20:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000c24:	bf08      	it	eq
 8000c26:	3d01      	subeq	r5, #1
 8000c28:	d0f7      	beq.n	8000c1a <__aeabi_dmul+0x1c6>
 8000c2a:	ea43 0306 	orr.w	r3, r3, r6
 8000c2e:	4770      	bx	lr
 8000c30:	ea94 0f0c 	teq	r4, ip
 8000c34:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000c38:	bf18      	it	ne
 8000c3a:	ea95 0f0c 	teqne	r5, ip
 8000c3e:	d00c      	beq.n	8000c5a <__aeabi_dmul+0x206>
 8000c40:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000c44:	bf18      	it	ne
 8000c46:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000c4a:	d1d1      	bne.n	8000bf0 <__aeabi_dmul+0x19c>
 8000c4c:	ea81 0103 	eor.w	r1, r1, r3
 8000c50:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000c54:	f04f 0000 	mov.w	r0, #0
 8000c58:	bd70      	pop	{r4, r5, r6, pc}
 8000c5a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000c5e:	bf06      	itte	eq
 8000c60:	4610      	moveq	r0, r2
 8000c62:	4619      	moveq	r1, r3
 8000c64:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000c68:	d019      	beq.n	8000c9e <__aeabi_dmul+0x24a>
 8000c6a:	ea94 0f0c 	teq	r4, ip
 8000c6e:	d102      	bne.n	8000c76 <__aeabi_dmul+0x222>
 8000c70:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000c74:	d113      	bne.n	8000c9e <__aeabi_dmul+0x24a>
 8000c76:	ea95 0f0c 	teq	r5, ip
 8000c7a:	d105      	bne.n	8000c88 <__aeabi_dmul+0x234>
 8000c7c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000c80:	bf1c      	itt	ne
 8000c82:	4610      	movne	r0, r2
 8000c84:	4619      	movne	r1, r3
 8000c86:	d10a      	bne.n	8000c9e <__aeabi_dmul+0x24a>
 8000c88:	ea81 0103 	eor.w	r1, r1, r3
 8000c8c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000c90:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000c94:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000c98:	f04f 0000 	mov.w	r0, #0
 8000c9c:	bd70      	pop	{r4, r5, r6, pc}
 8000c9e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000ca2:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000ca6:	bd70      	pop	{r4, r5, r6, pc}

08000ca8 <__aeabi_ddiv>:
 8000ca8:	b570      	push	{r4, r5, r6, lr}
 8000caa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000cae:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000cb2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000cb6:	bf1d      	ittte	ne
 8000cb8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000cbc:	ea94 0f0c 	teqne	r4, ip
 8000cc0:	ea95 0f0c 	teqne	r5, ip
 8000cc4:	f000 f8a7 	bleq	8000e16 <__aeabi_ddiv+0x16e>
 8000cc8:	eba4 0405 	sub.w	r4, r4, r5
 8000ccc:	ea81 0e03 	eor.w	lr, r1, r3
 8000cd0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000cd4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000cd8:	f000 8088 	beq.w	8000dec <__aeabi_ddiv+0x144>
 8000cdc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000ce0:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000ce4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000ce8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000cec:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000cf0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000cf4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000cf8:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000cfc:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000d00:	429d      	cmp	r5, r3
 8000d02:	bf08      	it	eq
 8000d04:	4296      	cmpeq	r6, r2
 8000d06:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000d0a:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000d0e:	d202      	bcs.n	8000d16 <__aeabi_ddiv+0x6e>
 8000d10:	085b      	lsrs	r3, r3, #1
 8000d12:	ea4f 0232 	mov.w	r2, r2, rrx
 8000d16:	1ab6      	subs	r6, r6, r2
 8000d18:	eb65 0503 	sbc.w	r5, r5, r3
 8000d1c:	085b      	lsrs	r3, r3, #1
 8000d1e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000d22:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000d26:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000d2a:	ebb6 0e02 	subs.w	lr, r6, r2
 8000d2e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000d32:	bf22      	ittt	cs
 8000d34:	1ab6      	subcs	r6, r6, r2
 8000d36:	4675      	movcs	r5, lr
 8000d38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000d3c:	085b      	lsrs	r3, r3, #1
 8000d3e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000d42:	ebb6 0e02 	subs.w	lr, r6, r2
 8000d46:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000d4a:	bf22      	ittt	cs
 8000d4c:	1ab6      	subcs	r6, r6, r2
 8000d4e:	4675      	movcs	r5, lr
 8000d50:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000d54:	085b      	lsrs	r3, r3, #1
 8000d56:	ea4f 0232 	mov.w	r2, r2, rrx
 8000d5a:	ebb6 0e02 	subs.w	lr, r6, r2
 8000d5e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000d62:	bf22      	ittt	cs
 8000d64:	1ab6      	subcs	r6, r6, r2
 8000d66:	4675      	movcs	r5, lr
 8000d68:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000d6c:	085b      	lsrs	r3, r3, #1
 8000d6e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000d72:	ebb6 0e02 	subs.w	lr, r6, r2
 8000d76:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000d7a:	bf22      	ittt	cs
 8000d7c:	1ab6      	subcs	r6, r6, r2
 8000d7e:	4675      	movcs	r5, lr
 8000d80:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000d84:	ea55 0e06 	orrs.w	lr, r5, r6
 8000d88:	d018      	beq.n	8000dbc <__aeabi_ddiv+0x114>
 8000d8a:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000d8e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000d92:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000d96:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000d9a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000d9e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000da2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000da6:	d1c0      	bne.n	8000d2a <__aeabi_ddiv+0x82>
 8000da8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000dac:	d10b      	bne.n	8000dc6 <__aeabi_ddiv+0x11e>
 8000dae:	ea41 0100 	orr.w	r1, r1, r0
 8000db2:	f04f 0000 	mov.w	r0, #0
 8000db6:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000dba:	e7b6      	b.n	8000d2a <__aeabi_ddiv+0x82>
 8000dbc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000dc0:	bf04      	itt	eq
 8000dc2:	4301      	orreq	r1, r0
 8000dc4:	2000      	moveq	r0, #0
 8000dc6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000dca:	bf88      	it	hi
 8000dcc:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000dd0:	f63f aeaf 	bhi.w	8000b32 <__aeabi_dmul+0xde>
 8000dd4:	ebb5 0c03 	subs.w	ip, r5, r3
 8000dd8:	bf04      	itt	eq
 8000dda:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000dde:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000de2:	f150 0000 	adcs.w	r0, r0, #0
 8000de6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000dea:	bd70      	pop	{r4, r5, r6, pc}
 8000dec:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000df0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000df4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000df8:	bfc2      	ittt	gt
 8000dfa:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000dfe:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000e02:	bd70      	popgt	{r4, r5, r6, pc}
 8000e04:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000e08:	f04f 0e00 	mov.w	lr, #0
 8000e0c:	3c01      	subs	r4, #1
 8000e0e:	e690      	b.n	8000b32 <__aeabi_dmul+0xde>
 8000e10:	ea45 0e06 	orr.w	lr, r5, r6
 8000e14:	e68d      	b.n	8000b32 <__aeabi_dmul+0xde>
 8000e16:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000e1a:	ea94 0f0c 	teq	r4, ip
 8000e1e:	bf08      	it	eq
 8000e20:	ea95 0f0c 	teqeq	r5, ip
 8000e24:	f43f af3b 	beq.w	8000c9e <__aeabi_dmul+0x24a>
 8000e28:	ea94 0f0c 	teq	r4, ip
 8000e2c:	d10a      	bne.n	8000e44 <__aeabi_ddiv+0x19c>
 8000e2e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000e32:	f47f af34 	bne.w	8000c9e <__aeabi_dmul+0x24a>
 8000e36:	ea95 0f0c 	teq	r5, ip
 8000e3a:	f47f af25 	bne.w	8000c88 <__aeabi_dmul+0x234>
 8000e3e:	4610      	mov	r0, r2
 8000e40:	4619      	mov	r1, r3
 8000e42:	e72c      	b.n	8000c9e <__aeabi_dmul+0x24a>
 8000e44:	ea95 0f0c 	teq	r5, ip
 8000e48:	d106      	bne.n	8000e58 <__aeabi_ddiv+0x1b0>
 8000e4a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000e4e:	f43f aefd 	beq.w	8000c4c <__aeabi_dmul+0x1f8>
 8000e52:	4610      	mov	r0, r2
 8000e54:	4619      	mov	r1, r3
 8000e56:	e722      	b.n	8000c9e <__aeabi_dmul+0x24a>
 8000e58:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000e5c:	bf18      	it	ne
 8000e5e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000e62:	f47f aec5 	bne.w	8000bf0 <__aeabi_dmul+0x19c>
 8000e66:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000e6a:	f47f af0d 	bne.w	8000c88 <__aeabi_dmul+0x234>
 8000e6e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000e72:	f47f aeeb 	bne.w	8000c4c <__aeabi_dmul+0x1f8>
 8000e76:	e712      	b.n	8000c9e <__aeabi_dmul+0x24a>

08000e78 <__gedf2>:
 8000e78:	f04f 3cff 	mov.w	ip, #4294967295
 8000e7c:	e006      	b.n	8000e8c <__cmpdf2+0x4>
 8000e7e:	bf00      	nop

08000e80 <__ledf2>:
 8000e80:	f04f 0c01 	mov.w	ip, #1
 8000e84:	e002      	b.n	8000e8c <__cmpdf2+0x4>
 8000e86:	bf00      	nop

08000e88 <__cmpdf2>:
 8000e88:	f04f 0c01 	mov.w	ip, #1
 8000e8c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000e90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000e94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000e98:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000e9c:	bf18      	it	ne
 8000e9e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000ea2:	d01b      	beq.n	8000edc <__cmpdf2+0x54>
 8000ea4:	b001      	add	sp, #4
 8000ea6:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000eaa:	bf0c      	ite	eq
 8000eac:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000eb0:	ea91 0f03 	teqne	r1, r3
 8000eb4:	bf02      	ittt	eq
 8000eb6:	ea90 0f02 	teqeq	r0, r2
 8000eba:	2000      	moveq	r0, #0
 8000ebc:	4770      	bxeq	lr
 8000ebe:	f110 0f00 	cmn.w	r0, #0
 8000ec2:	ea91 0f03 	teq	r1, r3
 8000ec6:	bf58      	it	pl
 8000ec8:	4299      	cmppl	r1, r3
 8000eca:	bf08      	it	eq
 8000ecc:	4290      	cmpeq	r0, r2
 8000ece:	bf2c      	ite	cs
 8000ed0:	17d8      	asrcs	r0, r3, #31
 8000ed2:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ed6:	f040 0001 	orr.w	r0, r0, #1
 8000eda:	4770      	bx	lr
 8000edc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ee0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ee4:	d102      	bne.n	8000eec <__cmpdf2+0x64>
 8000ee6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000eea:	d107      	bne.n	8000efc <__cmpdf2+0x74>
 8000eec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ef0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ef4:	d1d6      	bne.n	8000ea4 <__cmpdf2+0x1c>
 8000ef6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000efa:	d0d3      	beq.n	8000ea4 <__cmpdf2+0x1c>
 8000efc:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000f00:	4770      	bx	lr
 8000f02:	bf00      	nop

08000f04 <__aeabi_cdrcmple>:
 8000f04:	4684      	mov	ip, r0
 8000f06:	4610      	mov	r0, r2
 8000f08:	4662      	mov	r2, ip
 8000f0a:	468c      	mov	ip, r1
 8000f0c:	4619      	mov	r1, r3
 8000f0e:	4663      	mov	r3, ip
 8000f10:	e000      	b.n	8000f14 <__aeabi_cdcmpeq>
 8000f12:	bf00      	nop

08000f14 <__aeabi_cdcmpeq>:
 8000f14:	b501      	push	{r0, lr}
 8000f16:	f7ff ffb7 	bl	8000e88 <__cmpdf2>
 8000f1a:	2800      	cmp	r0, #0
 8000f1c:	bf48      	it	mi
 8000f1e:	f110 0f00 	cmnmi.w	r0, #0
 8000f22:	bd01      	pop	{r0, pc}

08000f24 <__aeabi_dcmpeq>:
 8000f24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f28:	f7ff fff4 	bl	8000f14 <__aeabi_cdcmpeq>
 8000f2c:	bf0c      	ite	eq
 8000f2e:	2001      	moveq	r0, #1
 8000f30:	2000      	movne	r0, #0
 8000f32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f36:	bf00      	nop

08000f38 <__aeabi_dcmplt>:
 8000f38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f3c:	f7ff ffea 	bl	8000f14 <__aeabi_cdcmpeq>
 8000f40:	bf34      	ite	cc
 8000f42:	2001      	movcc	r0, #1
 8000f44:	2000      	movcs	r0, #0
 8000f46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f4a:	bf00      	nop

08000f4c <__aeabi_dcmple>:
 8000f4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f50:	f7ff ffe0 	bl	8000f14 <__aeabi_cdcmpeq>
 8000f54:	bf94      	ite	ls
 8000f56:	2001      	movls	r0, #1
 8000f58:	2000      	movhi	r0, #0
 8000f5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f5e:	bf00      	nop

08000f60 <__aeabi_dcmpge>:
 8000f60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f64:	f7ff ffce 	bl	8000f04 <__aeabi_cdrcmple>
 8000f68:	bf94      	ite	ls
 8000f6a:	2001      	movls	r0, #1
 8000f6c:	2000      	movhi	r0, #0
 8000f6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f72:	bf00      	nop

08000f74 <__aeabi_dcmpgt>:
 8000f74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f78:	f7ff ffc4 	bl	8000f04 <__aeabi_cdrcmple>
 8000f7c:	bf34      	ite	cc
 8000f7e:	2001      	movcc	r0, #1
 8000f80:	2000      	movcs	r0, #0
 8000f82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f86:	bf00      	nop

08000f88 <__aeabi_dcmpun>:
 8000f88:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000f8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000f90:	d102      	bne.n	8000f98 <__aeabi_dcmpun+0x10>
 8000f92:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000f96:	d10a      	bne.n	8000fae <__aeabi_dcmpun+0x26>
 8000f98:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000f9c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000fa0:	d102      	bne.n	8000fa8 <__aeabi_dcmpun+0x20>
 8000fa2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000fa6:	d102      	bne.n	8000fae <__aeabi_dcmpun+0x26>
 8000fa8:	f04f 0000 	mov.w	r0, #0
 8000fac:	4770      	bx	lr
 8000fae:	f04f 0001 	mov.w	r0, #1
 8000fb2:	4770      	bx	lr

08000fb4 <__aeabi_d2iz>:
 8000fb4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000fb8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000fbc:	d215      	bcs.n	8000fea <__aeabi_d2iz+0x36>
 8000fbe:	d511      	bpl.n	8000fe4 <__aeabi_d2iz+0x30>
 8000fc0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000fc4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000fc8:	d912      	bls.n	8000ff0 <__aeabi_d2iz+0x3c>
 8000fca:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000fce:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000fd2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000fd6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000fda:	fa23 f002 	lsr.w	r0, r3, r2
 8000fde:	bf18      	it	ne
 8000fe0:	4240      	negne	r0, r0
 8000fe2:	4770      	bx	lr
 8000fe4:	f04f 0000 	mov.w	r0, #0
 8000fe8:	4770      	bx	lr
 8000fea:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000fee:	d105      	bne.n	8000ffc <__aeabi_d2iz+0x48>
 8000ff0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ff4:	bf08      	it	eq
 8000ff6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000ffa:	4770      	bx	lr
 8000ffc:	f04f 0000 	mov.w	r0, #0
 8001000:	4770      	bx	lr
 8001002:	bf00      	nop

08001004 <SCB_EnableICache>:
/**
  \brief   Enable I-Cache
  \details Turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache (void)
{
 8001004:	b480      	push	{r7}
 8001006:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001008:	f3bf 8f4f 	dsb	sy
}
 800100c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800100e:	f3bf 8f6f 	isb	sy
}
 8001012:	bf00      	nop
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8001014:	4b0c      	ldr	r3, [pc, #48]	; (8001048 <SCB_EnableICache+0x44>)
 8001016:	2200      	movs	r2, #0
 8001018:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 800101c:	f3bf 8f4f 	dsb	sy
}
 8001020:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001022:	f3bf 8f6f 	isb	sy
}
 8001026:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8001028:	4b07      	ldr	r3, [pc, #28]	; (8001048 <SCB_EnableICache+0x44>)
 800102a:	695b      	ldr	r3, [r3, #20]
 800102c:	4a06      	ldr	r2, [pc, #24]	; (8001048 <SCB_EnableICache+0x44>)
 800102e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001032:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001034:	f3bf 8f4f 	dsb	sy
}
 8001038:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800103a:	f3bf 8f6f 	isb	sy
}
 800103e:	bf00      	nop
    __DSB();
    __ISB();
  #endif
}
 8001040:	bf00      	nop
 8001042:	46bd      	mov	sp, r7
 8001044:	bc80      	pop	{r7}
 8001046:	4770      	bx	lr
 8001048:	e000ed00 	.word	0xe000ed00

0800104c <SCB_InvalidateICache>:
/**
  \brief   Invalidate I-Cache
  \details Invalidates I-Cache
  */
__STATIC_INLINE void SCB_InvalidateICache (void)
{
 800104c:	b480      	push	{r7}
 800104e:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8001050:	f3bf 8f4f 	dsb	sy
}
 8001054:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001056:	f3bf 8f6f 	isb	sy
}
 800105a:	bf00      	nop
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;
 800105c:	4b06      	ldr	r3, [pc, #24]	; (8001078 <SCB_InvalidateICache+0x2c>)
 800105e:	2200      	movs	r2, #0
 8001060:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8001064:	f3bf 8f4f 	dsb	sy
}
 8001068:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800106a:	f3bf 8f6f 	isb	sy
}
 800106e:	bf00      	nop
    __DSB();
    __ISB();
  #endif
}
 8001070:	bf00      	nop
 8001072:	46bd      	mov	sp, r7
 8001074:	bc80      	pop	{r7}
 8001076:	4770      	bx	lr
 8001078:	e000ed00 	.word	0xe000ed00

0800107c <SCB_EnableDCache>:
/**
  \brief   Enable D-Cache
  \details Turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache (void)
{
 800107c:	b480      	push	{r7}
 800107e:	b085      	sub	sp, #20
 8001080:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 8001082:	4b1f      	ldr	r3, [pc, #124]	; (8001100 <SCB_EnableDCache+0x84>)
 8001084:	2200      	movs	r2, #0
 8001086:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 800108a:	f3bf 8f4f 	dsb	sy
}
 800108e:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 8001090:	4b1b      	ldr	r3, [pc, #108]	; (8001100 <SCB_EnableDCache+0x84>)
 8001092:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001096:	607b      	str	r3, [r7, #4]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	0b5b      	lsrs	r3, r3, #13
 800109c:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80010a0:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	08db      	lsrs	r3, r3, #3
 80010a6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80010aa:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	015a      	lsls	r2, r3, #5
 80010b0:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 80010b4:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 80010b6:	68ba      	ldr	r2, [r7, #8]
 80010b8:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80010ba:	4911      	ldr	r1, [pc, #68]	; (8001100 <SCB_EnableDCache+0x84>)
 80010bc:	4313      	orrs	r3, r2
 80010be:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 80010c2:	68bb      	ldr	r3, [r7, #8]
 80010c4:	1e5a      	subs	r2, r3, #1
 80010c6:	60ba      	str	r2, [r7, #8]
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d1ef      	bne.n	80010ac <SCB_EnableDCache+0x30>
    } while(sets-- != 0U);
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	1e5a      	subs	r2, r3, #1
 80010d0:	60fa      	str	r2, [r7, #12]
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d1e5      	bne.n	80010a2 <SCB_EnableDCache+0x26>
  __ASM volatile ("dsb 0xF":::"memory");
 80010d6:	f3bf 8f4f 	dsb	sy
}
 80010da:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 80010dc:	4b08      	ldr	r3, [pc, #32]	; (8001100 <SCB_EnableDCache+0x84>)
 80010de:	695b      	ldr	r3, [r3, #20]
 80010e0:	4a07      	ldr	r2, [pc, #28]	; (8001100 <SCB_EnableDCache+0x84>)
 80010e2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80010e6:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80010e8:	f3bf 8f4f 	dsb	sy
}
 80010ec:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80010ee:	f3bf 8f6f 	isb	sy
}
 80010f2:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 80010f4:	bf00      	nop
 80010f6:	3714      	adds	r7, #20
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bc80      	pop	{r7}
 80010fc:	4770      	bx	lr
 80010fe:	bf00      	nop
 8001100:	e000ed00 	.word	0xe000ed00

08001104 <SCB_CleanDCache>:
/**
  \brief   Clean D-Cache
  \details Cleans D-Cache
  */
__STATIC_INLINE void SCB_CleanDCache (void)
{
 8001104:	b480      	push	{r7}
 8001106:	b085      	sub	sp, #20
 8001108:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

     SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 800110a:	4b1a      	ldr	r3, [pc, #104]	; (8001174 <SCB_CleanDCache+0x70>)
 800110c:	2200      	movs	r2, #0
 800110e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8001112:	f3bf 8f4f 	dsb	sy
}
 8001116:	bf00      	nop
   __DSB();

    ccsidr = SCB->CCSIDR;
 8001118:	4b16      	ldr	r3, [pc, #88]	; (8001174 <SCB_CleanDCache+0x70>)
 800111a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800111e:	607b      	str	r3, [r7, #4]

                                            /* clean D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	0b5b      	lsrs	r3, r3, #13
 8001124:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001128:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	08db      	lsrs	r3, r3, #3
 800112e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001132:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) |
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	015a      	lsls	r2, r3, #5
 8001138:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 800113c:	4013      	ands	r3, r2
                      ((ways << SCB_DCCSW_WAY_Pos) & SCB_DCCSW_WAY_Msk)  );
 800113e:	68ba      	ldr	r2, [r7, #8]
 8001140:	0792      	lsls	r2, r2, #30
        SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) |
 8001142:	490c      	ldr	r1, [pc, #48]	; (8001174 <SCB_CleanDCache+0x70>)
 8001144:	4313      	orrs	r3, r2
 8001146:	f8c1 326c 	str.w	r3, [r1, #620]	; 0x26c
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 800114a:	68bb      	ldr	r3, [r7, #8]
 800114c:	1e5a      	subs	r2, r3, #1
 800114e:	60ba      	str	r2, [r7, #8]
 8001150:	2b00      	cmp	r3, #0
 8001152:	d1ef      	bne.n	8001134 <SCB_CleanDCache+0x30>
    } while(sets-- != 0U);
 8001154:	68fb      	ldr	r3, [r7, #12]
 8001156:	1e5a      	subs	r2, r3, #1
 8001158:	60fa      	str	r2, [r7, #12]
 800115a:	2b00      	cmp	r3, #0
 800115c:	d1e5      	bne.n	800112a <SCB_CleanDCache+0x26>
  __ASM volatile ("dsb 0xF":::"memory");
 800115e:	f3bf 8f4f 	dsb	sy
}
 8001162:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001164:	f3bf 8f6f 	isb	sy
}
 8001168:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 800116a:	bf00      	nop
 800116c:	3714      	adds	r7, #20
 800116e:	46bd      	mov	sp, r7
 8001170:	bc80      	pop	{r7}
 8001172:	4770      	bx	lr
 8001174:	e000ed00 	.word	0xe000ed00

08001178 <__cpu_init>:
 */
#if !defined(__DOXYGEN__)
__attribute__((weak))
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __cpu_init(void) {
 8001178:	b580      	push	{r7, lr}
 800117a:	af00      	add	r7, sp, #0

#if CORTEX_MODEL == 7
  SCB_EnableICache();
 800117c:	f7ff ff42 	bl	8001004 <SCB_EnableICache>
  SCB_EnableDCache();
 8001180:	f7ff ff7c 	bl	800107c <SCB_EnableDCache>
#endif
}
 8001184:	bf00      	nop
 8001186:	bd80      	pop	{r7, pc}

08001188 <__late_init>:
 */
#if !defined(__DOXYGEN__)
__attribute__((weak))
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __late_init(void) {}
 8001188:	b480      	push	{r7}
 800118a:	af00      	add	r7, sp, #0
 800118c:	bf00      	nop
 800118e:	46bd      	mov	sp, r7
 8001190:	bc80      	pop	{r7}
 8001192:	4770      	bx	lr

08001194 <__default_exit>:
 */
#if !defined(__DOXYGEN__)
__attribute__((noreturn, weak))
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __default_exit(void) {
 8001194:	b480      	push	{r7}
 8001196:	af00      	add	r7, sp, #0
/*lint -restore*/

  while (true) {
 8001198:	e7fe      	b.n	8001198 <__default_exit+0x4>
	...

0800119c <__init_ram_areas>:
#endif

/**
 * @brief   Performs the initialization of the various RAM areas.
 */
void __init_ram_areas(void) {
 800119c:	b580      	push	{r7, lr}
 800119e:	b084      	sub	sp, #16
 80011a0:	af00      	add	r7, sp, #0
#if CRT0_AREAS_NUMBER > 0
  const ram_init_area_t *rap = ram_areas;
 80011a2:	4b19      	ldr	r3, [pc, #100]	; (8001208 <__init_ram_areas+0x6c>)
 80011a4:	60fb      	str	r3, [r7, #12]

  do {
    uint32_t *tp = rap->init_text_area;
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	60bb      	str	r3, [r7, #8]
    uint32_t *p = rap->init_area;
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	685b      	ldr	r3, [r3, #4]
 80011b0:	607b      	str	r3, [r7, #4]

    /* Copying initialization data.*/
    while (p < rap->clear_area) {
 80011b2:	e009      	b.n	80011c8 <__init_ram_areas+0x2c>
      *p = *tp;
 80011b4:	68bb      	ldr	r3, [r7, #8]
 80011b6:	681a      	ldr	r2, [r3, #0]
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	601a      	str	r2, [r3, #0]
      p++;
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	3304      	adds	r3, #4
 80011c0:	607b      	str	r3, [r7, #4]
      tp++;
 80011c2:	68bb      	ldr	r3, [r7, #8]
 80011c4:	3304      	adds	r3, #4
 80011c6:	60bb      	str	r3, [r7, #8]
    while (p < rap->clear_area) {
 80011c8:	68fb      	ldr	r3, [r7, #12]
 80011ca:	689b      	ldr	r3, [r3, #8]
 80011cc:	687a      	ldr	r2, [r7, #4]
 80011ce:	429a      	cmp	r2, r3
 80011d0:	d3f0      	bcc.n	80011b4 <__init_ram_areas+0x18>
    }

    /* Zeroing clear area.*/
    while (p < rap->no_init_area) {
 80011d2:	e005      	b.n	80011e0 <__init_ram_areas+0x44>
      *p = 0;
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	2200      	movs	r2, #0
 80011d8:	601a      	str	r2, [r3, #0]
      p++;
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	3304      	adds	r3, #4
 80011de:	607b      	str	r3, [r7, #4]
    while (p < rap->no_init_area) {
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	68db      	ldr	r3, [r3, #12]
 80011e4:	687a      	ldr	r2, [r7, #4]
 80011e6:	429a      	cmp	r2, r3
 80011e8:	d3f4      	bcc.n	80011d4 <__init_ram_areas+0x38>
    }
    rap++;
 80011ea:	68fb      	ldr	r3, [r7, #12]
 80011ec:	3310      	adds	r3, #16
 80011ee:	60fb      	str	r3, [r7, #12]
  }
  while (rap < &ram_areas[CRT0_AREAS_NUMBER]);
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	4a06      	ldr	r2, [pc, #24]	; (800120c <__init_ram_areas+0x70>)
 80011f4:	4293      	cmp	r3, r2
 80011f6:	d3d6      	bcc.n	80011a6 <__init_ram_areas+0xa>
#if CORTEX_MODEL == 7
  /* PM0253 - 4.8.7 Cache maintenance design hints and tips - required
     for self-modifying code.*/
  SCB_CleanDCache();
 80011f8:	f7ff ff84 	bl	8001104 <SCB_CleanDCache>
  SCB_InvalidateICache();
 80011fc:	f7ff ff26 	bl	800104c <SCB_InvalidateICache>
#endif
#endif
}
 8001200:	bf00      	nop
 8001202:	3710      	adds	r7, #16
 8001204:	46bd      	mov	sp, r7
 8001206:	bd80      	pop	{r7, pc}
 8001208:	0800ee40 	.word	0x0800ee40
 800120c:	0800eec0 	.word	0x0800eec0

08001210 <osalInit>:
/**
 * @brief   OSAL module initialization.
 *
 * @api
 */
static inline void osalInit(void) {
 8001210:	b480      	push	{r7}
 8001212:	af00      	add	r7, sp, #0

}
 8001214:	bf00      	nop
 8001216:	46bd      	mov	sp, r7
 8001218:	bc80      	pop	{r7}
 800121a:	4770      	bx	lr

0800121c <halInit>:
 *          board-specific initialization is performed by invoking
 *          @p boardInit() (usually defined in @p board.c).
 *
 * @init
 */
void halInit(void) {
 800121c:	b580      	push	{r7, lr}
 800121e:	af00      	add	r7, sp, #0

  /* Initializes the OS Abstraction Layer.*/
  osalInit();
 8001220:	f7ff fff6 	bl	8001210 <osalInit>

  /* Platform low level initializations.*/
  hal_lld_init();
 8001224:	f001 ff0e 	bl	8003044 <hal_lld_init>

#if (HAL_USE_PAL == TRUE) || defined(__DOXYGEN__)
#if defined(PAL_NEW_INIT)
  palInit();
 8001228:	f003 f834 	bl	8004294 <_pal_lld_init>
#else
  palInit(&pal_default_config);
#endif
#endif
#if (HAL_USE_ADC == TRUE) || defined(__DOXYGEN__)
  adcInit();
 800122c:	f000 fb8c 	bl	8001948 <adcInit>
#endif
#if (HAL_USE_GPT == TRUE) || defined(__DOXYGEN__)
  gptInit();
#endif
#if (HAL_USE_I2C == TRUE) || defined(__DOXYGEN__)
  i2cInit();
 8001230:	f000 fc08 	bl	8001a44 <i2cInit>
#endif
#if (HAL_USE_PWM == TRUE) || defined(__DOXYGEN__)
  pwmInit();
#endif
#if (HAL_USE_SERIAL == TRUE) || defined(__DOXYGEN__)
  sdInit();
 8001234:	f000 fcf4 	bl	8001c20 <sdInit>
#endif
#if (HAL_USE_SIO == TRUE) || defined(__DOXYGEN__)
  sioInit();
#endif
#if (HAL_USE_SPI == TRUE) || defined(__DOXYGEN__)
  spiInit();
 8001238:	f000 fd68 	bl	8001d0c <spiInit>
#endif
#if (HAL_USE_UART == TRUE) || defined(__DOXYGEN__)
  uartInit();
#endif
#if (HAL_USE_USB == TRUE) || defined(__DOXYGEN__)
  usbInit();
 800123c:	f001 f80c 	bl	8002258 <usbInit>
#endif

  /* Community driver overlay initialization.*/
#if defined(HAL_USE_COMMUNITY) || defined(__DOXYGEN__)
#if (HAL_USE_COMMUNITY == TRUE) || defined(__DOXYGEN__)
  halCommunityInit();
 8001240:	f001 fafe 	bl	8002840 <halCommunityInit>
#endif
#endif

  /* Board specific initialization.*/
  boardInit();
 8001244:	f005 fb88 	bl	8006958 <boardInit>
/*
 *  The ST driver is a special case, it is only initialized if the OSAL is
 *  configured to require it.
 */
#if OSAL_ST_MODE != OSAL_ST_MODE_NONE
  stInit();
 8001248:	f000 f837 	bl	80012ba <stInit>
#endif
}
 800124c:	bf00      	nop
 800124e:	bd80      	pop	{r7, pc}

08001250 <st_lld_get_counter>:
 *
 * @return              The counter value.
 *
 * @notapi
 */
static inline systime_t st_lld_get_counter(void) {
 8001250:	b480      	push	{r7}
 8001252:	af00      	add	r7, sp, #0

  return (systime_t)STM32_ST_TIM->CNT;
 8001254:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001258:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 800125a:	4618      	mov	r0, r3
 800125c:	46bd      	mov	sp, r7
 800125e:	bc80      	pop	{r7}
 8001260:	4770      	bx	lr

08001262 <st_lld_start_alarm>:
 *
 * @param[in] abstime   the time to be set for the first alarm
 *
 * @notapi
 */
static inline void st_lld_start_alarm(systime_t abstime) {
 8001262:	b480      	push	{r7}
 8001264:	b083      	sub	sp, #12
 8001266:	af00      	add	r7, sp, #0
 8001268:	6078      	str	r0, [r7, #4]

  STM32_ST_TIM->CCR[0] = (uint32_t)abstime;
 800126a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	6353      	str	r3, [r2, #52]	; 0x34
  STM32_ST_TIM->SR     = 0;
 8001272:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001276:	2200      	movs	r2, #0
 8001278:	611a      	str	r2, [r3, #16]
#if ST_LLD_NUM_ALARMS == 1
  STM32_ST_TIM->DIER   = STM32_TIM_DIER_CC1IE;
 800127a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800127e:	2202      	movs	r2, #2
 8001280:	60da      	str	r2, [r3, #12]
#else
  STM32_ST_TIM->DIER  |= STM32_TIM_DIER_CC1IE;
#endif
}
 8001282:	bf00      	nop
 8001284:	370c      	adds	r7, #12
 8001286:	46bd      	mov	sp, r7
 8001288:	bc80      	pop	{r7}
 800128a:	4770      	bx	lr

0800128c <st_lld_stop_alarm>:
/**
 * @brief   Stops the alarm interrupt.
 *
 * @notapi
 */
static inline void st_lld_stop_alarm(void) {
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0

#if ST_LLD_NUM_ALARMS == 1
  STM32_ST_TIM->DIER = 0U;
 8001290:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001294:	2200      	movs	r2, #0
 8001296:	60da      	str	r2, [r3, #12]
#else
 STM32_ST_TIM->DIER &= ~STM32_TIM_DIER_CC1IE;
#endif
}
 8001298:	bf00      	nop
 800129a:	46bd      	mov	sp, r7
 800129c:	bc80      	pop	{r7}
 800129e:	4770      	bx	lr

080012a0 <st_lld_set_alarm>:
 *
 * @param[in] abstime   the time to be set for the next alarm
 *
 * @notapi
 */
static inline void st_lld_set_alarm(systime_t abstime) {
 80012a0:	b480      	push	{r7}
 80012a2:	b083      	sub	sp, #12
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]

  STM32_ST_TIM->CCR[0] = (uint32_t)abstime;
 80012a8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	6353      	str	r3, [r2, #52]	; 0x34
}
 80012b0:	bf00      	nop
 80012b2:	370c      	adds	r7, #12
 80012b4:	46bd      	mov	sp, r7
 80012b6:	bc80      	pop	{r7}
 80012b8:	4770      	bx	lr

080012ba <stInit>:
 * @note    This function is implicitly invoked by @p halInit(), there is
 *          no need to explicitly initialize the driver.
 *
 * @init
 */
void stInit(void) {
 80012ba:	b580      	push	{r7, lr}
 80012bc:	af00      	add	r7, sp, #0

  for (i = 0U; i < (unsigned)ST_LLD_NUM_ALARMS; i++) {
    st_callbacks[i] = NULL;
  }
#endif
  st_lld_init();
 80012be:	f005 f88b 	bl	80063d8 <st_lld_init>
}
 80012c2:	bf00      	nop
 80012c4:	bd80      	pop	{r7, pc}

080012c6 <stGetCounter>:
 *
 * @return              The counter value.
 *
 * @api
 */
systime_t stGetCounter(void) {
 80012c6:	b580      	push	{r7, lr}
 80012c8:	af00      	add	r7, sp, #0

  return st_lld_get_counter();
 80012ca:	f7ff ffc1 	bl	8001250 <st_lld_get_counter>
 80012ce:	4603      	mov	r3, r0
}
 80012d0:	4618      	mov	r0, r3
 80012d2:	bd80      	pop	{r7, pc}

080012d4 <stStartAlarm>:
 *
 * @param[in] abstime   the time to be set for the first alarm
 *
 * @api
 */
void stStartAlarm(systime_t abstime) {
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b082      	sub	sp, #8
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]

  osalDbgAssert(stIsAlarmActive() == false, "already active");

  st_lld_start_alarm(abstime);
 80012dc:	6878      	ldr	r0, [r7, #4]
 80012de:	f7ff ffc0 	bl	8001262 <st_lld_start_alarm>
}
 80012e2:	bf00      	nop
 80012e4:	3708      	adds	r7, #8
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bd80      	pop	{r7, pc}

080012ea <stStopAlarm>:
 * @note    This functionality is only available in free running mode, the
 *          behavior in periodic mode is undefined.
 *
 * @api
 */
void stStopAlarm(void) {
 80012ea:	b580      	push	{r7, lr}
 80012ec:	af00      	add	r7, sp, #0

  st_lld_stop_alarm();
 80012ee:	f7ff ffcd 	bl	800128c <st_lld_stop_alarm>
}
 80012f2:	bf00      	nop
 80012f4:	bd80      	pop	{r7, pc}

080012f6 <stSetAlarm>:
 *
 * @param[in] abstime   the time to be set for the next alarm
 *
 * @api
 */
void stSetAlarm(systime_t abstime) {
 80012f6:	b580      	push	{r7, lr}
 80012f8:	b082      	sub	sp, #8
 80012fa:	af00      	add	r7, sp, #0
 80012fc:	6078      	str	r0, [r7, #4]

  osalDbgAssert(stIsAlarmActive() != false, "not active");

  st_lld_set_alarm(abstime);
 80012fe:	6878      	ldr	r0, [r7, #4]
 8001300:	f7ff ffce 	bl	80012a0 <st_lld_set_alarm>
}
 8001304:	bf00      	nop
 8001306:	3708      	adds	r7, #8
 8001308:	46bd      	mov	sp, r7
 800130a:	bd80      	pop	{r7, pc}

0800130c <ch_queue_init>:
 *
 * @param[out] qp       pointer to the queue header
 *
 * @notapi
 */
static inline void ch_queue_init(ch_queue_t *qp) {
 800130c:	b480      	push	{r7}
 800130e:	b083      	sub	sp, #12
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]

  qp->next = qp;
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	687a      	ldr	r2, [r7, #4]
 8001318:	601a      	str	r2, [r3, #0]
  qp->prev = qp;
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	687a      	ldr	r2, [r7, #4]
 800131e:	605a      	str	r2, [r3, #4]
}
 8001320:	bf00      	nop
 8001322:	370c      	adds	r7, #12
 8001324:	46bd      	mov	sp, r7
 8001326:	bc80      	pop	{r7}
 8001328:	4770      	bx	lr

0800132a <chSysLock>:
 * @note    The exact behavior of this function is port-dependent and could
 *          not be limited to disabling interrupts.
 *
 * @special
 */
static inline void chSysLock(void) {
 800132a:	b480      	push	{r7}
 800132c:	b083      	sub	sp, #12
 800132e:	af00      	add	r7, sp, #0
 8001330:	2330      	movs	r3, #48	; 0x30
 8001332:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	f383 8811 	msr	BASEPRI, r3
}
 800133a:	bf00      	nop
#endif
#endif
#else /* CORTEX_SIMPLIFIED_PRIORITY */
  __disable_irq();
#endif /* CORTEX_SIMPLIFIED_PRIORITY */
}
 800133c:	bf00      	nop

  port_lock();
  __stats_start_measure_crit_thd();
  __dbg_check_lock();
}
 800133e:	bf00      	nop
 8001340:	370c      	adds	r7, #12
 8001342:	46bd      	mov	sp, r7
 8001344:	bc80      	pop	{r7}
 8001346:	4770      	bx	lr

08001348 <chSysUnlock>:
 * @note    The exact behavior of this function is port-dependent and could
 *          not be limited to enabling interrupts.
 *
 * @special
 */
static inline void chSysUnlock(void) {
 8001348:	b480      	push	{r7}
 800134a:	b083      	sub	sp, #12
 800134c:	af00      	add	r7, sp, #0
 800134e:	2300      	movs	r3, #0
 8001350:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	f383 8811 	msr	BASEPRI, r3
}
 8001358:	bf00      	nop
#if CORTEX_SIMPLIFIED_PRIORITY == FALSE
  __set_BASEPRI(CORTEX_BASEPRI_DISABLED);
#else /* CORTEX_SIMPLIFIED_PRIORITY */
  __enable_irq();
#endif /* CORTEX_SIMPLIFIED_PRIORITY */
}
 800135a:	bf00      	nop
  chDbgAssert((currcore->rlist.pqueue.next == &currcore->rlist.pqueue) ||
              (currcore->rlist.current->hdr.pqueue.prio >= currcore->rlist.pqueue.next->prio),
              "priority order violation");

  port_unlock();
}
 800135c:	bf00      	nop
 800135e:	370c      	adds	r7, #12
 8001360:	46bd      	mov	sp, r7
 8001362:	bc80      	pop	{r7}
 8001364:	4770      	bx	lr

08001366 <chThdQueueObjectInit>:
 *
 * @param[out] tqp      pointer to the threads queue object
 *
 * @init
 */
static inline void chThdQueueObjectInit(threads_queue_t *tqp) {
 8001366:	b580      	push	{r7, lr}
 8001368:	b082      	sub	sp, #8
 800136a:	af00      	add	r7, sp, #0
 800136c:	6078      	str	r0, [r7, #4]

  ch_queue_init(&tqp->queue);
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	4618      	mov	r0, r3
 8001372:	f7ff ffcb 	bl	800130c <ch_queue_init>
}
 8001376:	bf00      	nop
 8001378:	3708      	adds	r7, #8
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}

0800137e <osalSysLock>:
 * @brief   Enters a critical zone from thread context.
 * @note    This function cannot be used for reentrant critical zones.
 *
 * @special
 */
static inline void osalSysLock(void) {
 800137e:	b580      	push	{r7, lr}
 8001380:	af00      	add	r7, sp, #0

  chSysLock();
 8001382:	f7ff ffd2 	bl	800132a <chSysLock>
}
 8001386:	bf00      	nop
 8001388:	bd80      	pop	{r7, pc}

0800138a <osalSysUnlock>:
 * @brief   Leaves a critical zone from thread context.
 * @note    This function cannot be used for reentrant critical zones.
 *
 * @special
 */
static inline void osalSysUnlock(void) {
 800138a:	b580      	push	{r7, lr}
 800138c:	af00      	add	r7, sp, #0

  chSysUnlock();
 800138e:	f7ff ffdb 	bl	8001348 <chSysUnlock>
}
 8001392:	bf00      	nop
 8001394:	bd80      	pop	{r7, pc}

08001396 <osalThreadQueueObjectInit>:
 *
 * @param[out] tqp      pointer to the threads queue object
 *
 * @init
 */
static inline void osalThreadQueueObjectInit(threads_queue_t *tqp) {
 8001396:	b580      	push	{r7, lr}
 8001398:	b082      	sub	sp, #8
 800139a:	af00      	add	r7, sp, #0
 800139c:	6078      	str	r0, [r7, #4]

  chThdQueueObjectInit(tqp);
 800139e:	6878      	ldr	r0, [r7, #4]
 80013a0:	f7ff ffe1 	bl	8001366 <chThdQueueObjectInit>
}
 80013a4:	bf00      	nop
 80013a6:	3708      	adds	r7, #8
 80013a8:	46bd      	mov	sp, r7
 80013aa:	bd80      	pop	{r7, pc}

080013ac <osalThreadEnqueueTimeoutS>:
 *                      specification.
 *
 * @sclass
 */
static inline msg_t osalThreadEnqueueTimeoutS(threads_queue_t *tqp,
                                              sysinterval_t timeout) {
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b082      	sub	sp, #8
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
 80013b4:	6039      	str	r1, [r7, #0]

  return chThdEnqueueTimeoutS(tqp, timeout);
 80013b6:	6839      	ldr	r1, [r7, #0]
 80013b8:	6878      	ldr	r0, [r7, #4]
 80013ba:	f006 fcae 	bl	8007d1a <chThdEnqueueTimeoutS>
 80013be:	4603      	mov	r3, r0
}
 80013c0:	4618      	mov	r0, r3
 80013c2:	3708      	adds	r7, #8
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bd80      	pop	{r7, pc}

080013c8 <osalThreadDequeueNextI>:
 * @param[in] tqp       pointer to the threads queue object
 * @param[in] msg       the message code
 *
 * @iclass
 */
static inline void osalThreadDequeueNextI(threads_queue_t *tqp, msg_t msg) {
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b082      	sub	sp, #8
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
 80013d0:	6039      	str	r1, [r7, #0]

  chThdDequeueNextI(tqp, msg);
 80013d2:	6839      	ldr	r1, [r7, #0]
 80013d4:	6878      	ldr	r0, [r7, #4]
 80013d6:	f006 fcc1 	bl	8007d5c <chThdDequeueNextI>
}
 80013da:	bf00      	nop
 80013dc:	3708      	adds	r7, #8
 80013de:	46bd      	mov	sp, r7
 80013e0:	bd80      	pop	{r7, pc}

080013e2 <iq_read>:
 *                      value 0 is reserved
 * @return              The number of bytes effectively transferred.
 *
 * @notapi
 */
static size_t iq_read(input_queue_t *iqp, uint8_t *bp, size_t n) {
 80013e2:	b580      	push	{r7, lr}
 80013e4:	b086      	sub	sp, #24
 80013e6:	af00      	add	r7, sp, #0
 80013e8:	60f8      	str	r0, [r7, #12]
 80013ea:	60b9      	str	r1, [r7, #8]
 80013ec:	607a      	str	r2, [r7, #4]
  size_t s1, s2;

  osalDbgCheck(n > 0U);

  /* Number of bytes that can be read in a single atomic operation.*/
  if (n > iqGetFullI(iqp)) {
 80013ee:	68fb      	ldr	r3, [r7, #12]
 80013f0:	689b      	ldr	r3, [r3, #8]
 80013f2:	687a      	ldr	r2, [r7, #4]
 80013f4:	429a      	cmp	r2, r3
 80013f6:	d902      	bls.n	80013fe <iq_read+0x1c>
    n = iqGetFullI(iqp);
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	689b      	ldr	r3, [r3, #8]
 80013fc:	607b      	str	r3, [r7, #4]
  }

  /* Number of bytes before buffer limit.*/
  /*lint -save -e9033 [10.8] Checked to be safe.*/
  s1 = (size_t)(iqp->q_top - iqp->q_rdptr);
 80013fe:	68fb      	ldr	r3, [r7, #12]
 8001400:	691a      	ldr	r2, [r3, #16]
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	699b      	ldr	r3, [r3, #24]
 8001406:	1ad3      	subs	r3, r2, r3
 8001408:	617b      	str	r3, [r7, #20]
  /*lint -restore*/
  if (n < s1) {
 800140a:	687a      	ldr	r2, [r7, #4]
 800140c:	697b      	ldr	r3, [r7, #20]
 800140e:	429a      	cmp	r2, r3
 8001410:	d20d      	bcs.n	800142e <iq_read+0x4c>
    memcpy((void *)bp, (void *)iqp->q_rdptr, n);
 8001412:	68fb      	ldr	r3, [r7, #12]
 8001414:	699b      	ldr	r3, [r3, #24]
 8001416:	687a      	ldr	r2, [r7, #4]
 8001418:	4619      	mov	r1, r3
 800141a:	68b8      	ldr	r0, [r7, #8]
 800141c:	f7fe fff6 	bl	800040c <memcpy>
    iqp->q_rdptr += n;
 8001420:	68fb      	ldr	r3, [r7, #12]
 8001422:	699a      	ldr	r2, [r3, #24]
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	441a      	add	r2, r3
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	619a      	str	r2, [r3, #24]
 800142c:	e02b      	b.n	8001486 <iq_read+0xa4>
  }
  else if (n > s1) {
 800142e:	687a      	ldr	r2, [r7, #4]
 8001430:	697b      	ldr	r3, [r7, #20]
 8001432:	429a      	cmp	r2, r3
 8001434:	d91c      	bls.n	8001470 <iq_read+0x8e>
    memcpy((void *)bp, (void *)iqp->q_rdptr, s1);
 8001436:	68fb      	ldr	r3, [r7, #12]
 8001438:	699b      	ldr	r3, [r3, #24]
 800143a:	697a      	ldr	r2, [r7, #20]
 800143c:	4619      	mov	r1, r3
 800143e:	68b8      	ldr	r0, [r7, #8]
 8001440:	f7fe ffe4 	bl	800040c <memcpy>
    bp += s1;
 8001444:	68ba      	ldr	r2, [r7, #8]
 8001446:	697b      	ldr	r3, [r7, #20]
 8001448:	4413      	add	r3, r2
 800144a:	60bb      	str	r3, [r7, #8]
    s2 = n - s1;
 800144c:	687a      	ldr	r2, [r7, #4]
 800144e:	697b      	ldr	r3, [r7, #20]
 8001450:	1ad3      	subs	r3, r2, r3
 8001452:	613b      	str	r3, [r7, #16]
    memcpy((void *)bp, (void *)iqp->q_buffer, s2);
 8001454:	68fb      	ldr	r3, [r7, #12]
 8001456:	68db      	ldr	r3, [r3, #12]
 8001458:	693a      	ldr	r2, [r7, #16]
 800145a:	4619      	mov	r1, r3
 800145c:	68b8      	ldr	r0, [r7, #8]
 800145e:	f7fe ffd5 	bl	800040c <memcpy>
    iqp->q_rdptr = iqp->q_buffer + s2;
 8001462:	68fb      	ldr	r3, [r7, #12]
 8001464:	68da      	ldr	r2, [r3, #12]
 8001466:	693b      	ldr	r3, [r7, #16]
 8001468:	441a      	add	r2, r3
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	619a      	str	r2, [r3, #24]
 800146e:	e00a      	b.n	8001486 <iq_read+0xa4>
  }
  else {
    memcpy((void *)bp, (void *)iqp->q_rdptr, n);
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	699b      	ldr	r3, [r3, #24]
 8001474:	687a      	ldr	r2, [r7, #4]
 8001476:	4619      	mov	r1, r3
 8001478:	68b8      	ldr	r0, [r7, #8]
 800147a:	f7fe ffc7 	bl	800040c <memcpy>
    iqp->q_rdptr = iqp->q_buffer;
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	68da      	ldr	r2, [r3, #12]
 8001482:	68fb      	ldr	r3, [r7, #12]
 8001484:	619a      	str	r2, [r3, #24]
  }

  iqp->q_counter -= n;
 8001486:	68fb      	ldr	r3, [r7, #12]
 8001488:	689a      	ldr	r2, [r3, #8]
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	1ad2      	subs	r2, r2, r3
 800148e:	68fb      	ldr	r3, [r7, #12]
 8001490:	609a      	str	r2, [r3, #8]
  return n;
 8001492:	687b      	ldr	r3, [r7, #4]
}
 8001494:	4618      	mov	r0, r3
 8001496:	3718      	adds	r7, #24
 8001498:	46bd      	mov	sp, r7
 800149a:	bd80      	pop	{r7, pc}

0800149c <oq_write>:
 *                      value 0 is reserved
 * @return              The number of bytes effectively transferred.
 *
 * @notapi
 */
static size_t oq_write(output_queue_t *oqp, const uint8_t *bp, size_t n) {
 800149c:	b580      	push	{r7, lr}
 800149e:	b086      	sub	sp, #24
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	60f8      	str	r0, [r7, #12]
 80014a4:	60b9      	str	r1, [r7, #8]
 80014a6:	607a      	str	r2, [r7, #4]
  size_t s1, s2;

  osalDbgCheck(n > 0U);

  /* Number of bytes that can be written in a single atomic operation.*/
  if (n > oqGetEmptyI(oqp)) {
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	689b      	ldr	r3, [r3, #8]
 80014ac:	687a      	ldr	r2, [r7, #4]
 80014ae:	429a      	cmp	r2, r3
 80014b0:	d902      	bls.n	80014b8 <oq_write+0x1c>
    n = oqGetEmptyI(oqp);
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	689b      	ldr	r3, [r3, #8]
 80014b6:	607b      	str	r3, [r7, #4]
  }

  /* Number of bytes before buffer limit.*/
  /*lint -save -e9033 [10.8] Checked to be safe.*/
  s1 = (size_t)(oqp->q_top - oqp->q_wrptr);
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	691a      	ldr	r2, [r3, #16]
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	695b      	ldr	r3, [r3, #20]
 80014c0:	1ad3      	subs	r3, r2, r3
 80014c2:	617b      	str	r3, [r7, #20]
  /*lint -restore*/
  if (n < s1) {
 80014c4:	687a      	ldr	r2, [r7, #4]
 80014c6:	697b      	ldr	r3, [r7, #20]
 80014c8:	429a      	cmp	r2, r3
 80014ca:	d20d      	bcs.n	80014e8 <oq_write+0x4c>
    memcpy((void *)oqp->q_wrptr, (const void *)bp, n);
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	695b      	ldr	r3, [r3, #20]
 80014d0:	687a      	ldr	r2, [r7, #4]
 80014d2:	68b9      	ldr	r1, [r7, #8]
 80014d4:	4618      	mov	r0, r3
 80014d6:	f7fe ff99 	bl	800040c <memcpy>
    oqp->q_wrptr += n;
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	695a      	ldr	r2, [r3, #20]
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	441a      	add	r2, r3
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	615a      	str	r2, [r3, #20]
 80014e6:	e02b      	b.n	8001540 <oq_write+0xa4>
  }
  else if (n > s1) {
 80014e8:	687a      	ldr	r2, [r7, #4]
 80014ea:	697b      	ldr	r3, [r7, #20]
 80014ec:	429a      	cmp	r2, r3
 80014ee:	d91c      	bls.n	800152a <oq_write+0x8e>
    memcpy((void *)oqp->q_wrptr, (const void *)bp, s1);
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	695b      	ldr	r3, [r3, #20]
 80014f4:	697a      	ldr	r2, [r7, #20]
 80014f6:	68b9      	ldr	r1, [r7, #8]
 80014f8:	4618      	mov	r0, r3
 80014fa:	f7fe ff87 	bl	800040c <memcpy>
    bp += s1;
 80014fe:	68ba      	ldr	r2, [r7, #8]
 8001500:	697b      	ldr	r3, [r7, #20]
 8001502:	4413      	add	r3, r2
 8001504:	60bb      	str	r3, [r7, #8]
    s2 = n - s1;
 8001506:	687a      	ldr	r2, [r7, #4]
 8001508:	697b      	ldr	r3, [r7, #20]
 800150a:	1ad3      	subs	r3, r2, r3
 800150c:	613b      	str	r3, [r7, #16]
    memcpy((void *)oqp->q_buffer, (const void *)bp, s2);
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	68db      	ldr	r3, [r3, #12]
 8001512:	693a      	ldr	r2, [r7, #16]
 8001514:	68b9      	ldr	r1, [r7, #8]
 8001516:	4618      	mov	r0, r3
 8001518:	f7fe ff78 	bl	800040c <memcpy>
    oqp->q_wrptr = oqp->q_buffer + s2;
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	68da      	ldr	r2, [r3, #12]
 8001520:	693b      	ldr	r3, [r7, #16]
 8001522:	441a      	add	r2, r3
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	615a      	str	r2, [r3, #20]
 8001528:	e00a      	b.n	8001540 <oq_write+0xa4>
  }
  else {
    memcpy((void *)oqp->q_wrptr, (const void *)bp, n);
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	695b      	ldr	r3, [r3, #20]
 800152e:	687a      	ldr	r2, [r7, #4]
 8001530:	68b9      	ldr	r1, [r7, #8]
 8001532:	4618      	mov	r0, r3
 8001534:	f7fe ff6a 	bl	800040c <memcpy>
    oqp->q_wrptr = oqp->q_buffer;
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	68da      	ldr	r2, [r3, #12]
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	615a      	str	r2, [r3, #20]
  }

  oqp->q_counter -= n;
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	689a      	ldr	r2, [r3, #8]
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	1ad2      	subs	r2, r2, r3
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	609a      	str	r2, [r3, #8]
  return n;
 800154c:	687b      	ldr	r3, [r7, #4]
}
 800154e:	4618      	mov	r0, r3
 8001550:	3718      	adds	r7, #24
 8001552:	46bd      	mov	sp, r7
 8001554:	bd80      	pop	{r7, pc}

08001556 <iqObjectInit>:
 * @param[in] link      application defined pointer
 *
 * @init
 */
void iqObjectInit(input_queue_t *iqp, uint8_t *bp, size_t size,
                  qnotify_t infy, void *link) {
 8001556:	b580      	push	{r7, lr}
 8001558:	b084      	sub	sp, #16
 800155a:	af00      	add	r7, sp, #0
 800155c:	60f8      	str	r0, [r7, #12]
 800155e:	60b9      	str	r1, [r7, #8]
 8001560:	607a      	str	r2, [r7, #4]
 8001562:	603b      	str	r3, [r7, #0]

  osalThreadQueueObjectInit(&iqp->q_waiting);
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	4618      	mov	r0, r3
 8001568:	f7ff ff15 	bl	8001396 <osalThreadQueueObjectInit>
  iqp->q_counter = 0;
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	2200      	movs	r2, #0
 8001570:	609a      	str	r2, [r3, #8]
  iqp->q_buffer  = bp;
 8001572:	68fb      	ldr	r3, [r7, #12]
 8001574:	68ba      	ldr	r2, [r7, #8]
 8001576:	60da      	str	r2, [r3, #12]
  iqp->q_rdptr   = bp;
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	68ba      	ldr	r2, [r7, #8]
 800157c:	619a      	str	r2, [r3, #24]
  iqp->q_wrptr   = bp;
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	68ba      	ldr	r2, [r7, #8]
 8001582:	615a      	str	r2, [r3, #20]
  iqp->q_top     = bp + size;
 8001584:	68ba      	ldr	r2, [r7, #8]
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	441a      	add	r2, r3
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	611a      	str	r2, [r3, #16]
  iqp->q_notify  = infy;
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	683a      	ldr	r2, [r7, #0]
 8001592:	61da      	str	r2, [r3, #28]
  iqp->q_link    = link;
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	69ba      	ldr	r2, [r7, #24]
 8001598:	621a      	str	r2, [r3, #32]
}
 800159a:	bf00      	nop
 800159c:	3710      	adds	r7, #16
 800159e:	46bd      	mov	sp, r7
 80015a0:	bd80      	pop	{r7, pc}

080015a2 <iqPutI>:
 * @retval MSG_OK       if the operation has been completed with success.
 * @retval MSG_TIMEOUT  if the queue is full.
 *
 * @iclass
 */
msg_t iqPutI(input_queue_t *iqp, uint8_t b) {
 80015a2:	b580      	push	{r7, lr}
 80015a4:	b082      	sub	sp, #8
 80015a6:	af00      	add	r7, sp, #0
 80015a8:	6078      	str	r0, [r7, #4]
 80015aa:	460b      	mov	r3, r1
 80015ac:	70fb      	strb	r3, [r7, #3]

  osalDbgCheckClassI();

  /* Queue space check.*/
  if (!iqIsFullI(iqp)) {
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	695a      	ldr	r2, [r3, #20]
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	699b      	ldr	r3, [r3, #24]
 80015b6:	429a      	cmp	r2, r3
 80015b8:	d105      	bne.n	80015c6 <iqPutI+0x24>
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	689b      	ldr	r3, [r3, #8]
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d001      	beq.n	80015c6 <iqPutI+0x24>
 80015c2:	2301      	movs	r3, #1
 80015c4:	e000      	b.n	80015c8 <iqPutI+0x26>
 80015c6:	2300      	movs	r3, #0
 80015c8:	f003 0301 	and.w	r3, r3, #1
 80015cc:	b2db      	uxtb	r3, r3
 80015ce:	f083 0301 	eor.w	r3, r3, #1
 80015d2:	b2db      	uxtb	r3, r3
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d01c      	beq.n	8001612 <iqPutI+0x70>
    iqp->q_counter++;
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	689b      	ldr	r3, [r3, #8]
 80015dc:	1c5a      	adds	r2, r3, #1
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	609a      	str	r2, [r3, #8]
    *iqp->q_wrptr++ = b;
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	695b      	ldr	r3, [r3, #20]
 80015e6:	1c59      	adds	r1, r3, #1
 80015e8:	687a      	ldr	r2, [r7, #4]
 80015ea:	6151      	str	r1, [r2, #20]
 80015ec:	78fa      	ldrb	r2, [r7, #3]
 80015ee:	701a      	strb	r2, [r3, #0]
    if (iqp->q_wrptr >= iqp->q_top) {
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	695a      	ldr	r2, [r3, #20]
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	691b      	ldr	r3, [r3, #16]
 80015f8:	429a      	cmp	r2, r3
 80015fa:	d303      	bcc.n	8001604 <iqPutI+0x62>
      iqp->q_wrptr = iqp->q_buffer;
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	68da      	ldr	r2, [r3, #12]
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	615a      	str	r2, [r3, #20]
    }

    osalThreadDequeueNextI(&iqp->q_waiting, MSG_OK);
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	2100      	movs	r1, #0
 8001608:	4618      	mov	r0, r3
 800160a:	f7ff fedd 	bl	80013c8 <osalThreadDequeueNextI>

    return MSG_OK;
 800160e:	2300      	movs	r3, #0
 8001610:	e001      	b.n	8001616 <iqPutI+0x74>
  }

  return MSG_TIMEOUT;
 8001612:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001616:	4618      	mov	r0, r3
 8001618:	3708      	adds	r7, #8
 800161a:	46bd      	mov	sp, r7
 800161c:	bd80      	pop	{r7, pc}

0800161e <iqGetTimeout>:
 * @retval MSG_TIMEOUT  if the specified time expired.
 * @retval MSG_RESET    if the queue has been reset.
 *
 * @api
 */
msg_t iqGetTimeout(input_queue_t *iqp, sysinterval_t timeout) {
 800161e:	b580      	push	{r7, lr}
 8001620:	b084      	sub	sp, #16
 8001622:	af00      	add	r7, sp, #0
 8001624:	6078      	str	r0, [r7, #4]
 8001626:	6039      	str	r1, [r7, #0]
  uint8_t b;

  osalSysLock();
 8001628:	f7ff fea9 	bl	800137e <osalSysLock>

  /* Waiting until there is a character available or a timeout occurs.*/
  while (iqIsEmptyI(iqp)) {
 800162c:	e00c      	b.n	8001648 <iqGetTimeout+0x2a>
    msg_t msg = osalThreadEnqueueTimeoutS(&iqp->q_waiting, timeout);
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	6839      	ldr	r1, [r7, #0]
 8001632:	4618      	mov	r0, r3
 8001634:	f7ff feba 	bl	80013ac <osalThreadEnqueueTimeoutS>
 8001638:	60b8      	str	r0, [r7, #8]
    if (msg < MSG_OK) {
 800163a:	68bb      	ldr	r3, [r7, #8]
 800163c:	2b00      	cmp	r3, #0
 800163e:	da03      	bge.n	8001648 <iqGetTimeout+0x2a>
      osalSysUnlock();
 8001640:	f7ff fea3 	bl	800138a <osalSysUnlock>
      return msg;
 8001644:	68bb      	ldr	r3, [r7, #8]
 8001646:	e024      	b.n	8001692 <iqGetTimeout+0x74>
  while (iqIsEmptyI(iqp)) {
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	689b      	ldr	r3, [r3, #8]
 800164c:	2b00      	cmp	r3, #0
 800164e:	d0ee      	beq.n	800162e <iqGetTimeout+0x10>
    }
  }

  /* Getting the character from the queue.*/
  iqp->q_counter--;
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	689b      	ldr	r3, [r3, #8]
 8001654:	1e5a      	subs	r2, r3, #1
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	609a      	str	r2, [r3, #8]
  b = *iqp->q_rdptr++;
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	699b      	ldr	r3, [r3, #24]
 800165e:	1c59      	adds	r1, r3, #1
 8001660:	687a      	ldr	r2, [r7, #4]
 8001662:	6191      	str	r1, [r2, #24]
 8001664:	781b      	ldrb	r3, [r3, #0]
 8001666:	73fb      	strb	r3, [r7, #15]
  if (iqp->q_rdptr >= iqp->q_top) {
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	699a      	ldr	r2, [r3, #24]
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	691b      	ldr	r3, [r3, #16]
 8001670:	429a      	cmp	r2, r3
 8001672:	d303      	bcc.n	800167c <iqGetTimeout+0x5e>
    iqp->q_rdptr = iqp->q_buffer;
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	68da      	ldr	r2, [r3, #12]
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	619a      	str	r2, [r3, #24]
  }

  /* Inform the low side that the queue has at least one slot available.*/
  if (iqp->q_notify != NULL) {
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	69db      	ldr	r3, [r3, #28]
 8001680:	2b00      	cmp	r3, #0
 8001682:	d003      	beq.n	800168c <iqGetTimeout+0x6e>
    iqp->q_notify(iqp);
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	69db      	ldr	r3, [r3, #28]
 8001688:	6878      	ldr	r0, [r7, #4]
 800168a:	4798      	blx	r3
  }

  osalSysUnlock();
 800168c:	f7ff fe7d 	bl	800138a <osalSysUnlock>

  return (msg_t)b;
 8001690:	7bfb      	ldrb	r3, [r7, #15]
}
 8001692:	4618      	mov	r0, r3
 8001694:	3710      	adds	r7, #16
 8001696:	46bd      	mov	sp, r7
 8001698:	bd80      	pop	{r7, pc}

0800169a <iqReadTimeout>:
 * @return              The number of bytes effectively transferred.
 *
 * @api
 */
size_t iqReadTimeout(input_queue_t *iqp, uint8_t *bp,
                     size_t n, sysinterval_t timeout) {
 800169a:	b580      	push	{r7, lr}
 800169c:	b088      	sub	sp, #32
 800169e:	af00      	add	r7, sp, #0
 80016a0:	60f8      	str	r0, [r7, #12]
 80016a2:	60b9      	str	r1, [r7, #8]
 80016a4:	607a      	str	r2, [r7, #4]
 80016a6:	603b      	str	r3, [r7, #0]
  qnotify_t nfy = iqp->q_notify;
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	69db      	ldr	r3, [r3, #28]
 80016ac:	61fb      	str	r3, [r7, #28]
  size_t max = n;
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	61bb      	str	r3, [r7, #24]

  osalDbgCheck(n > 0U);

  osalSysLock();
 80016b2:	f7ff fe64 	bl	800137e <osalSysLock>

  while (n > 0U) {
 80016b6:	e024      	b.n	8001702 <iqReadTimeout+0x68>
    size_t done;

    done = iq_read(iqp, bp, n);
 80016b8:	687a      	ldr	r2, [r7, #4]
 80016ba:	68b9      	ldr	r1, [r7, #8]
 80016bc:	68f8      	ldr	r0, [r7, #12]
 80016be:	f7ff fe90 	bl	80013e2 <iq_read>
 80016c2:	6178      	str	r0, [r7, #20]
    if (done == (size_t)0) {
 80016c4:	697b      	ldr	r3, [r7, #20]
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d109      	bne.n	80016de <iqReadTimeout+0x44>
      msg_t msg = osalThreadEnqueueTimeoutS(&iqp->q_waiting, timeout);
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	6839      	ldr	r1, [r7, #0]
 80016ce:	4618      	mov	r0, r3
 80016d0:	f7ff fe6c 	bl	80013ac <osalThreadEnqueueTimeoutS>
 80016d4:	6138      	str	r0, [r7, #16]

      /* Anything except MSG_OK causes the operation to stop.*/
      if (msg != MSG_OK) {
 80016d6:	693b      	ldr	r3, [r7, #16]
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d012      	beq.n	8001702 <iqReadTimeout+0x68>
        break;
 80016dc:	e014      	b.n	8001708 <iqReadTimeout+0x6e>
      }
    }
    else {
      /* Inform the low side that the queue has at least one empty slot
         available.*/
      if (nfy != NULL) {
 80016de:	69fb      	ldr	r3, [r7, #28]
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d002      	beq.n	80016ea <iqReadTimeout+0x50>
        nfy(iqp);
 80016e4:	69fb      	ldr	r3, [r7, #28]
 80016e6:	68f8      	ldr	r0, [r7, #12]
 80016e8:	4798      	blx	r3
      }

      /* Giving a preemption chance in a controlled point.*/
      osalSysUnlock();
 80016ea:	f7ff fe4e 	bl	800138a <osalSysUnlock>

      n  -= done;
 80016ee:	687a      	ldr	r2, [r7, #4]
 80016f0:	697b      	ldr	r3, [r7, #20]
 80016f2:	1ad3      	subs	r3, r2, r3
 80016f4:	607b      	str	r3, [r7, #4]
      bp += done;
 80016f6:	68ba      	ldr	r2, [r7, #8]
 80016f8:	697b      	ldr	r3, [r7, #20]
 80016fa:	4413      	add	r3, r2
 80016fc:	60bb      	str	r3, [r7, #8]

      osalSysLock();
 80016fe:	f7ff fe3e 	bl	800137e <osalSysLock>
  while (n > 0U) {
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	2b00      	cmp	r3, #0
 8001706:	d1d7      	bne.n	80016b8 <iqReadTimeout+0x1e>
    }
  }

  osalSysUnlock();
 8001708:	f7ff fe3f 	bl	800138a <osalSysUnlock>
  return max - n;
 800170c:	69ba      	ldr	r2, [r7, #24]
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	1ad3      	subs	r3, r2, r3
}
 8001712:	4618      	mov	r0, r3
 8001714:	3720      	adds	r7, #32
 8001716:	46bd      	mov	sp, r7
 8001718:	bd80      	pop	{r7, pc}

0800171a <oqObjectInit>:
 * @param[in] link      application defined pointer
 *
 * @init
 */
void oqObjectInit(output_queue_t *oqp, uint8_t *bp, size_t size,
                  qnotify_t onfy, void *link) {
 800171a:	b580      	push	{r7, lr}
 800171c:	b084      	sub	sp, #16
 800171e:	af00      	add	r7, sp, #0
 8001720:	60f8      	str	r0, [r7, #12]
 8001722:	60b9      	str	r1, [r7, #8]
 8001724:	607a      	str	r2, [r7, #4]
 8001726:	603b      	str	r3, [r7, #0]

  osalThreadQueueObjectInit(&oqp->q_waiting);
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	4618      	mov	r0, r3
 800172c:	f7ff fe33 	bl	8001396 <osalThreadQueueObjectInit>
  oqp->q_counter = size;
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	687a      	ldr	r2, [r7, #4]
 8001734:	609a      	str	r2, [r3, #8]
  oqp->q_buffer  = bp;
 8001736:	68fb      	ldr	r3, [r7, #12]
 8001738:	68ba      	ldr	r2, [r7, #8]
 800173a:	60da      	str	r2, [r3, #12]
  oqp->q_rdptr   = bp;
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	68ba      	ldr	r2, [r7, #8]
 8001740:	619a      	str	r2, [r3, #24]
  oqp->q_wrptr   = bp;
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	68ba      	ldr	r2, [r7, #8]
 8001746:	615a      	str	r2, [r3, #20]
  oqp->q_top     = bp + size;
 8001748:	68ba      	ldr	r2, [r7, #8]
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	441a      	add	r2, r3
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	611a      	str	r2, [r3, #16]
  oqp->q_notify  = onfy;
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	683a      	ldr	r2, [r7, #0]
 8001756:	61da      	str	r2, [r3, #28]
  oqp->q_link    = link;
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	69ba      	ldr	r2, [r7, #24]
 800175c:	621a      	str	r2, [r3, #32]
}
 800175e:	bf00      	nop
 8001760:	3710      	adds	r7, #16
 8001762:	46bd      	mov	sp, r7
 8001764:	bd80      	pop	{r7, pc}

08001766 <oqPutTimeout>:
 * @retval MSG_TIMEOUT  if the specified time expired.
 * @retval MSG_RESET    if the queue has been reset.
 *
 * @api
 */
msg_t oqPutTimeout(output_queue_t *oqp, uint8_t b, sysinterval_t timeout) {
 8001766:	b580      	push	{r7, lr}
 8001768:	b086      	sub	sp, #24
 800176a:	af00      	add	r7, sp, #0
 800176c:	60f8      	str	r0, [r7, #12]
 800176e:	460b      	mov	r3, r1
 8001770:	607a      	str	r2, [r7, #4]
 8001772:	72fb      	strb	r3, [r7, #11]

  osalSysLock();
 8001774:	f7ff fe03 	bl	800137e <osalSysLock>

  /* Waiting until there is a slot available or a timeout occurs.*/
  while (oqIsFullI(oqp)) {
 8001778:	e00c      	b.n	8001794 <oqPutTimeout+0x2e>
    msg_t msg = osalThreadEnqueueTimeoutS(&oqp->q_waiting, timeout);
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	6879      	ldr	r1, [r7, #4]
 800177e:	4618      	mov	r0, r3
 8001780:	f7ff fe14 	bl	80013ac <osalThreadEnqueueTimeoutS>
 8001784:	6178      	str	r0, [r7, #20]
    if (msg < MSG_OK) {
 8001786:	697b      	ldr	r3, [r7, #20]
 8001788:	2b00      	cmp	r3, #0
 800178a:	da03      	bge.n	8001794 <oqPutTimeout+0x2e>
      osalSysUnlock();
 800178c:	f7ff fdfd 	bl	800138a <osalSysUnlock>
      return msg;
 8001790:	697b      	ldr	r3, [r7, #20]
 8001792:	e024      	b.n	80017de <oqPutTimeout+0x78>
  while (oqIsFullI(oqp)) {
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	689b      	ldr	r3, [r3, #8]
 8001798:	2b00      	cmp	r3, #0
 800179a:	d0ee      	beq.n	800177a <oqPutTimeout+0x14>
    }
  }

  /* Putting the character into the queue.*/
  oqp->q_counter--;
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	689b      	ldr	r3, [r3, #8]
 80017a0:	1e5a      	subs	r2, r3, #1
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	609a      	str	r2, [r3, #8]
  *oqp->q_wrptr++ = b;
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	695b      	ldr	r3, [r3, #20]
 80017aa:	1c59      	adds	r1, r3, #1
 80017ac:	68fa      	ldr	r2, [r7, #12]
 80017ae:	6151      	str	r1, [r2, #20]
 80017b0:	7afa      	ldrb	r2, [r7, #11]
 80017b2:	701a      	strb	r2, [r3, #0]
  if (oqp->q_wrptr >= oqp->q_top) {
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	695a      	ldr	r2, [r3, #20]
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	691b      	ldr	r3, [r3, #16]
 80017bc:	429a      	cmp	r2, r3
 80017be:	d303      	bcc.n	80017c8 <oqPutTimeout+0x62>
    oqp->q_wrptr = oqp->q_buffer;
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	68da      	ldr	r2, [r3, #12]
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	615a      	str	r2, [r3, #20]
  }

  /* Inform the low side that the queue has at least one character available.*/
  if (oqp->q_notify != NULL) {
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	69db      	ldr	r3, [r3, #28]
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d003      	beq.n	80017d8 <oqPutTimeout+0x72>
    oqp->q_notify(oqp);
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	69db      	ldr	r3, [r3, #28]
 80017d4:	68f8      	ldr	r0, [r7, #12]
 80017d6:	4798      	blx	r3
  }

  osalSysUnlock();
 80017d8:	f7ff fdd7 	bl	800138a <osalSysUnlock>

  return MSG_OK;
 80017dc:	2300      	movs	r3, #0
}
 80017de:	4618      	mov	r0, r3
 80017e0:	3718      	adds	r7, #24
 80017e2:	46bd      	mov	sp, r7
 80017e4:	bd80      	pop	{r7, pc}

080017e6 <oqGetI>:
 * @return              The byte value from the queue.
 * @retval MSG_TIMEOUT  if the queue is empty.
 *
 * @iclass
 */
msg_t oqGetI(output_queue_t *oqp) {
 80017e6:	b580      	push	{r7, lr}
 80017e8:	b084      	sub	sp, #16
 80017ea:	af00      	add	r7, sp, #0
 80017ec:	6078      	str	r0, [r7, #4]

  osalDbgCheckClassI();

  /* Queue data check.*/
  if (!oqIsEmptyI(oqp)) {
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	695a      	ldr	r2, [r3, #20]
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	699b      	ldr	r3, [r3, #24]
 80017f6:	429a      	cmp	r2, r3
 80017f8:	d105      	bne.n	8001806 <oqGetI+0x20>
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	689b      	ldr	r3, [r3, #8]
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d001      	beq.n	8001806 <oqGetI+0x20>
 8001802:	2301      	movs	r3, #1
 8001804:	e000      	b.n	8001808 <oqGetI+0x22>
 8001806:	2300      	movs	r3, #0
 8001808:	f003 0301 	and.w	r3, r3, #1
 800180c:	b2db      	uxtb	r3, r3
 800180e:	f083 0301 	eor.w	r3, r3, #1
 8001812:	b2db      	uxtb	r3, r3
 8001814:	2b00      	cmp	r3, #0
 8001816:	d01c      	beq.n	8001852 <oqGetI+0x6c>
    uint8_t b;

    oqp->q_counter++;
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	689b      	ldr	r3, [r3, #8]
 800181c:	1c5a      	adds	r2, r3, #1
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	609a      	str	r2, [r3, #8]
    b = *oqp->q_rdptr++;
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	699b      	ldr	r3, [r3, #24]
 8001826:	1c59      	adds	r1, r3, #1
 8001828:	687a      	ldr	r2, [r7, #4]
 800182a:	6191      	str	r1, [r2, #24]
 800182c:	781b      	ldrb	r3, [r3, #0]
 800182e:	73fb      	strb	r3, [r7, #15]
    if (oqp->q_rdptr >= oqp->q_top) {
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	699a      	ldr	r2, [r3, #24]
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	691b      	ldr	r3, [r3, #16]
 8001838:	429a      	cmp	r2, r3
 800183a:	d303      	bcc.n	8001844 <oqGetI+0x5e>
      oqp->q_rdptr = oqp->q_buffer;
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	68da      	ldr	r2, [r3, #12]
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	619a      	str	r2, [r3, #24]
    }

    osalThreadDequeueNextI(&oqp->q_waiting, MSG_OK);
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	2100      	movs	r1, #0
 8001848:	4618      	mov	r0, r3
 800184a:	f7ff fdbd 	bl	80013c8 <osalThreadDequeueNextI>

    return (msg_t)b;
 800184e:	7bfb      	ldrb	r3, [r7, #15]
 8001850:	e001      	b.n	8001856 <oqGetI+0x70>
  }

  return MSG_TIMEOUT;
 8001852:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001856:	4618      	mov	r0, r3
 8001858:	3710      	adds	r7, #16
 800185a:	46bd      	mov	sp, r7
 800185c:	bd80      	pop	{r7, pc}

0800185e <oqWriteTimeout>:
 * @return              The number of bytes effectively transferred.
 *
 * @api
 */
size_t oqWriteTimeout(output_queue_t *oqp, const uint8_t *bp,
                      size_t n, sysinterval_t timeout) {
 800185e:	b580      	push	{r7, lr}
 8001860:	b088      	sub	sp, #32
 8001862:	af00      	add	r7, sp, #0
 8001864:	60f8      	str	r0, [r7, #12]
 8001866:	60b9      	str	r1, [r7, #8]
 8001868:	607a      	str	r2, [r7, #4]
 800186a:	603b      	str	r3, [r7, #0]
  qnotify_t nfy = oqp->q_notify;
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	69db      	ldr	r3, [r3, #28]
 8001870:	61fb      	str	r3, [r7, #28]
  size_t max = n;
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	61bb      	str	r3, [r7, #24]

  osalDbgCheck(n > 0U);

  osalSysLock();
 8001876:	f7ff fd82 	bl	800137e <osalSysLock>

  while (n > 0U) {
 800187a:	e024      	b.n	80018c6 <oqWriteTimeout+0x68>
    size_t done;

    done = oq_write(oqp, bp, n);
 800187c:	687a      	ldr	r2, [r7, #4]
 800187e:	68b9      	ldr	r1, [r7, #8]
 8001880:	68f8      	ldr	r0, [r7, #12]
 8001882:	f7ff fe0b 	bl	800149c <oq_write>
 8001886:	6178      	str	r0, [r7, #20]
    if (done == (size_t)0) {
 8001888:	697b      	ldr	r3, [r7, #20]
 800188a:	2b00      	cmp	r3, #0
 800188c:	d109      	bne.n	80018a2 <oqWriteTimeout+0x44>
      msg_t msg = osalThreadEnqueueTimeoutS(&oqp->q_waiting, timeout);
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	6839      	ldr	r1, [r7, #0]
 8001892:	4618      	mov	r0, r3
 8001894:	f7ff fd8a 	bl	80013ac <osalThreadEnqueueTimeoutS>
 8001898:	6138      	str	r0, [r7, #16]

      /* Anything except MSG_OK causes the operation to stop.*/
      if (msg != MSG_OK) {
 800189a:	693b      	ldr	r3, [r7, #16]
 800189c:	2b00      	cmp	r3, #0
 800189e:	d012      	beq.n	80018c6 <oqWriteTimeout+0x68>
        break;
 80018a0:	e014      	b.n	80018cc <oqWriteTimeout+0x6e>
      }
    }
    else {
      /* Inform the low side that the queue has at least one character
         available.*/
      if (nfy != NULL) {
 80018a2:	69fb      	ldr	r3, [r7, #28]
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d002      	beq.n	80018ae <oqWriteTimeout+0x50>
        nfy(oqp);
 80018a8:	69fb      	ldr	r3, [r7, #28]
 80018aa:	68f8      	ldr	r0, [r7, #12]
 80018ac:	4798      	blx	r3
      }

      /* Giving a preemption chance in a controlled point.*/
      osalSysUnlock();
 80018ae:	f7ff fd6c 	bl	800138a <osalSysUnlock>

      n  -= done;
 80018b2:	687a      	ldr	r2, [r7, #4]
 80018b4:	697b      	ldr	r3, [r7, #20]
 80018b6:	1ad3      	subs	r3, r2, r3
 80018b8:	607b      	str	r3, [r7, #4]
      bp += done;
 80018ba:	68ba      	ldr	r2, [r7, #8]
 80018bc:	697b      	ldr	r3, [r7, #20]
 80018be:	4413      	add	r3, r2
 80018c0:	60bb      	str	r3, [r7, #8]

      osalSysLock();
 80018c2:	f7ff fd5c 	bl	800137e <osalSysLock>
  while (n > 0U) {
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d1d7      	bne.n	800187c <oqWriteTimeout+0x1e>
    }
  }

  osalSysUnlock();
 80018cc:	f7ff fd5d 	bl	800138a <osalSysUnlock>
  return max - n;
 80018d0:	69ba      	ldr	r2, [r7, #24]
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	1ad3      	subs	r3, r2, r3
}
 80018d6:	4618      	mov	r0, r3
 80018d8:	3720      	adds	r7, #32
 80018da:	46bd      	mov	sp, r7
 80018dc:	bd80      	pop	{r7, pc}

080018de <chSysLock>:
static inline void chSysLock(void) {
 80018de:	b480      	push	{r7}
 80018e0:	b083      	sub	sp, #12
 80018e2:	af00      	add	r7, sp, #0
 80018e4:	2330      	movs	r3, #48	; 0x30
 80018e6:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	f383 8811 	msr	BASEPRI, r3
}
 80018ee:	bf00      	nop
}
 80018f0:	bf00      	nop
}
 80018f2:	bf00      	nop
 80018f4:	370c      	adds	r7, #12
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bc80      	pop	{r7}
 80018fa:	4770      	bx	lr

080018fc <chSysUnlock>:
static inline void chSysUnlock(void) {
 80018fc:	b480      	push	{r7}
 80018fe:	b083      	sub	sp, #12
 8001900:	af00      	add	r7, sp, #0
 8001902:	2300      	movs	r3, #0
 8001904:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	f383 8811 	msr	BASEPRI, r3
}
 800190c:	bf00      	nop
}
 800190e:	bf00      	nop
}
 8001910:	bf00      	nop
 8001912:	370c      	adds	r7, #12
 8001914:	46bd      	mov	sp, r7
 8001916:	bc80      	pop	{r7}
 8001918:	4770      	bx	lr

0800191a <osalSysLock>:
static inline void osalSysLock(void) {
 800191a:	b580      	push	{r7, lr}
 800191c:	af00      	add	r7, sp, #0
  chSysLock();
 800191e:	f7ff ffde 	bl	80018de <chSysLock>
}
 8001922:	bf00      	nop
 8001924:	bd80      	pop	{r7, pc}

08001926 <osalSysUnlock>:
static inline void osalSysUnlock(void) {
 8001926:	b580      	push	{r7, lr}
 8001928:	af00      	add	r7, sp, #0
  chSysUnlock();
 800192a:	f7ff ffe7 	bl	80018fc <chSysUnlock>
}
 800192e:	bf00      	nop
 8001930:	bd80      	pop	{r7, pc}

08001932 <osalMutexObjectInit>:
 *
 * @param[out] mp       pointer to the @p mutex_t object
 *
 * @init
 */
static inline void osalMutexObjectInit(mutex_t *mp) {
 8001932:	b580      	push	{r7, lr}
 8001934:	b082      	sub	sp, #8
 8001936:	af00      	add	r7, sp, #0
 8001938:	6078      	str	r0, [r7, #4]

#if CH_CFG_USE_MUTEXES
  chMtxObjectInit(mp);
 800193a:	6878      	ldr	r0, [r7, #4]
 800193c:	f006 faaf 	bl	8007e9e <chMtxObjectInit>
#elif CH_CFG_USE_SEMAPHORES
  chSemObjectInit((semaphore_t *)mp, 1);
#else
 *mp = 0;
#endif
}
 8001940:	bf00      	nop
 8001942:	3708      	adds	r7, #8
 8001944:	46bd      	mov	sp, r7
 8001946:	bd80      	pop	{r7, pc}

08001948 <adcInit>:
 * @note    This function is implicitly invoked by @p halInit(), there is
 *          no need to explicitly initialize the driver.
 *
 * @init
 */
void adcInit(void) {
 8001948:	b580      	push	{r7, lr}
 800194a:	af00      	add	r7, sp, #0

  adc_lld_init();
 800194c:	f001 ff32 	bl	80037b4 <adc_lld_init>
}
 8001950:	bf00      	nop
 8001952:	bd80      	pop	{r7, pc}

08001954 <adcObjectInit>:
 *
 * @param[out] adcp     pointer to the @p ADCDriver object
 *
 * @init
 */
void adcObjectInit(ADCDriver *adcp) {
 8001954:	b580      	push	{r7, lr}
 8001956:	b082      	sub	sp, #8
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]

  adcp->state    = ADC_STOP;
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	2201      	movs	r2, #1
 8001960:	701a      	strb	r2, [r3, #0]
  adcp->config   = NULL;
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	2200      	movs	r2, #0
 8001966:	605a      	str	r2, [r3, #4]
  adcp->samples  = NULL;
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	2200      	movs	r2, #0
 800196c:	609a      	str	r2, [r3, #8]
  adcp->depth    = 0;
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	2200      	movs	r2, #0
 8001972:	60da      	str	r2, [r3, #12]
  adcp->grpp     = NULL;
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	2200      	movs	r2, #0
 8001978:	611a      	str	r2, [r3, #16]
#if ADC_USE_WAIT == TRUE
  adcp->thread   = NULL;
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	2200      	movs	r2, #0
 800197e:	615a      	str	r2, [r3, #20]
#endif
#if ADC_USE_MUTUAL_EXCLUSION == TRUE
  osalMutexObjectInit(&adcp->mutex);
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	3318      	adds	r3, #24
 8001984:	4618      	mov	r0, r3
 8001986:	f7ff ffd4 	bl	8001932 <osalMutexObjectInit>
#endif
#if defined(ADC_DRIVER_EXT_INIT_HOOK)
  ADC_DRIVER_EXT_INIT_HOOK(adcp);
#endif
}
 800198a:	bf00      	nop
 800198c:	3708      	adds	r7, #8
 800198e:	46bd      	mov	sp, r7
 8001990:	bd80      	pop	{r7, pc}

08001992 <adcStart>:
 *                      the implementation the value can be @p NULL.
 * @return              The operation status.
 *
 * @api
 */
msg_t adcStart(ADCDriver *adcp, const ADCConfig *config) {
 8001992:	b580      	push	{r7, lr}
 8001994:	b084      	sub	sp, #16
 8001996:	af00      	add	r7, sp, #0
 8001998:	6078      	str	r0, [r7, #4]
 800199a:	6039      	str	r1, [r7, #0]
  msg_t msg;

  osalDbgCheck(adcp != NULL);

  osalSysLock();
 800199c:	f7ff ffbd 	bl	800191a <osalSysLock>
  osalDbgAssert((adcp->state == ADC_STOP) || (adcp->state == ADC_READY),
                "invalid state");
  adcp->config = config;
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	683a      	ldr	r2, [r7, #0]
 80019a4:	605a      	str	r2, [r3, #4]

#if defined(ADC_LLD_ENHANCED_API)
  msg = adc_lld_start(adcp);
 80019a6:	6878      	ldr	r0, [r7, #4]
 80019a8:	f001 ff30 	bl	800380c <adc_lld_start>
 80019ac:	60f8      	str	r0, [r7, #12]
  if (msg == HAL_RET_SUCCESS) {
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d103      	bne.n	80019bc <adcStart+0x2a>
    adcp->state = ADC_READY;
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	2202      	movs	r2, #2
 80019b8:	701a      	strb	r2, [r3, #0]
 80019ba:	e002      	b.n	80019c2 <adcStart+0x30>
  }
  else {
    adcp->state = ADC_STOP;
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	2201      	movs	r2, #1
 80019c0:	701a      	strb	r2, [r3, #0]
  adc_lld_start(adcp);
  adcp->state = ADC_READY;
  msg = HAL_RET_SUCCESS;
#endif

  osalSysUnlock();
 80019c2:	f7ff ffb0 	bl	8001926 <osalSysUnlock>

  return msg;
 80019c6:	68fb      	ldr	r3, [r7, #12]
}
 80019c8:	4618      	mov	r0, r3
 80019ca:	3710      	adds	r7, #16
 80019cc:	46bd      	mov	sp, r7
 80019ce:	bd80      	pop	{r7, pc}

080019d0 <adcStartConversion>:
 * @api
 */
void adcStartConversion(ADCDriver *adcp,
                        const ADCConversionGroup *grpp,
                        adcsample_t *samples,
                        size_t depth) {
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b084      	sub	sp, #16
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	60f8      	str	r0, [r7, #12]
 80019d8:	60b9      	str	r1, [r7, #8]
 80019da:	607a      	str	r2, [r7, #4]
 80019dc:	603b      	str	r3, [r7, #0]

  osalSysLock();
 80019de:	f7ff ff9c 	bl	800191a <osalSysLock>
  adcStartConversionI(adcp, grpp, samples, depth);
 80019e2:	683b      	ldr	r3, [r7, #0]
 80019e4:	687a      	ldr	r2, [r7, #4]
 80019e6:	68b9      	ldr	r1, [r7, #8]
 80019e8:	68f8      	ldr	r0, [r7, #12]
 80019ea:	f000 f806 	bl	80019fa <adcStartConversionI>
  osalSysUnlock();
 80019ee:	f7ff ff9a 	bl	8001926 <osalSysUnlock>
}
 80019f2:	bf00      	nop
 80019f4:	3710      	adds	r7, #16
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bd80      	pop	{r7, pc}

080019fa <adcStartConversionI>:
 * @iclass
 */
void adcStartConversionI(ADCDriver *adcp,
                         const ADCConversionGroup *grpp,
                         adcsample_t *samples,
                         size_t depth) {
 80019fa:	b580      	push	{r7, lr}
 80019fc:	b084      	sub	sp, #16
 80019fe:	af00      	add	r7, sp, #0
 8001a00:	60f8      	str	r0, [r7, #12]
 8001a02:	60b9      	str	r1, [r7, #8]
 8001a04:	607a      	str	r2, [r7, #4]
 8001a06:	603b      	str	r3, [r7, #0]
               (depth > 0U) && ((depth == 1U) || ((depth & 1U) == 0U)));
  osalDbgAssert((adcp->state == ADC_READY) ||
                (adcp->state == ADC_ERROR),
                "not ready");

  adcp->samples  = samples;
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	687a      	ldr	r2, [r7, #4]
 8001a0c:	609a      	str	r2, [r3, #8]
  adcp->depth    = depth;
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	683a      	ldr	r2, [r7, #0]
 8001a12:	60da      	str	r2, [r3, #12]
  adcp->grpp     = grpp;
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	68ba      	ldr	r2, [r7, #8]
 8001a18:	611a      	str	r2, [r3, #16]
  adcp->state    = ADC_ACTIVE;
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	2203      	movs	r2, #3
 8001a1e:	701a      	strb	r2, [r3, #0]
  adc_lld_start_conversion(adcp);
 8001a20:	68f8      	ldr	r0, [r7, #12]
 8001a22:	f001 ff4d 	bl	80038c0 <adc_lld_start_conversion>
}
 8001a26:	bf00      	nop
 8001a28:	3710      	adds	r7, #16
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bd80      	pop	{r7, pc}

08001a2e <osalMutexObjectInit>:
static inline void osalMutexObjectInit(mutex_t *mp) {
 8001a2e:	b580      	push	{r7, lr}
 8001a30:	b082      	sub	sp, #8
 8001a32:	af00      	add	r7, sp, #0
 8001a34:	6078      	str	r0, [r7, #4]
  chMtxObjectInit(mp);
 8001a36:	6878      	ldr	r0, [r7, #4]
 8001a38:	f006 fa31 	bl	8007e9e <chMtxObjectInit>
}
 8001a3c:	bf00      	nop
 8001a3e:	3708      	adds	r7, #8
 8001a40:	46bd      	mov	sp, r7
 8001a42:	bd80      	pop	{r7, pc}

08001a44 <i2cInit>:
 * @note    This function is implicitly invoked by @p halInit(), there is
 *          no need to explicitly initialize the driver.
 *
 * @init
 */
void i2cInit(void) {
 8001a44:	b580      	push	{r7, lr}
 8001a46:	af00      	add	r7, sp, #0

  i2c_lld_init();
 8001a48:	f002 fefc 	bl	8004844 <i2c_lld_init>
}
 8001a4c:	bf00      	nop
 8001a4e:	bd80      	pop	{r7, pc}

08001a50 <i2cObjectInit>:
 *
 * @param[out] i2cp     pointer to the @p I2CDriver object
 *
 * @init
 */
void i2cObjectInit(I2CDriver *i2cp) {
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b082      	sub	sp, #8
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]

  i2cp->state  = I2C_STOP;
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	2201      	movs	r2, #1
 8001a5c:	701a      	strb	r2, [r3, #0]
  i2cp->config = NULL;
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	2200      	movs	r2, #0
 8001a62:	605a      	str	r2, [r3, #4]

#if I2C_USE_MUTUAL_EXCLUSION == TRUE
  osalMutexObjectInit(&i2cp->mutex);
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	330c      	adds	r3, #12
 8001a68:	4618      	mov	r0, r3
 8001a6a:	f7ff ffe0 	bl	8001a2e <osalMutexObjectInit>
#endif

#if defined(I2C_DRIVER_EXT_INIT_HOOK)
  I2C_DRIVER_EXT_INIT_HOOK(i2cp);
#endif
}
 8001a6e:	bf00      	nop
 8001a70:	3708      	adds	r7, #8
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bd80      	pop	{r7, pc}

08001a76 <chEvtObjectInit>:
 *
 * @param[in] esp       pointer to the @p event_source_t structure
 *
 * @init
 */
static inline void chEvtObjectInit(event_source_t *esp) {
 8001a76:	b480      	push	{r7}
 8001a78:	b083      	sub	sp, #12
 8001a7a:	af00      	add	r7, sp, #0
 8001a7c:	6078      	str	r0, [r7, #4]

  esp->next = (event_listener_t *)esp;
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	687a      	ldr	r2, [r7, #4]
 8001a82:	601a      	str	r2, [r3, #0]
}
 8001a84:	bf00      	nop
 8001a86:	370c      	adds	r7, #12
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	bc80      	pop	{r7}
 8001a8c:	4770      	bx	lr

08001a8e <osalEventObjectInit>:
static inline void osalEventObjectInit(event_source_t *esp) {
 8001a8e:	b580      	push	{r7, lr}
 8001a90:	b082      	sub	sp, #8
 8001a92:	af00      	add	r7, sp, #0
 8001a94:	6078      	str	r0, [r7, #4]
  chEvtObjectInit(esp);
 8001a96:	6878      	ldr	r0, [r7, #4]
 8001a98:	f7ff ffed 	bl	8001a76 <chEvtObjectInit>
}
 8001a9c:	bf00      	nop
 8001a9e:	3708      	adds	r7, #8
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	bd80      	pop	{r7, pc}

08001aa4 <osalEventBroadcastFlagsI>:
                                            eventflags_t flags) {
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b082      	sub	sp, #8
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
 8001aac:	6039      	str	r1, [r7, #0]
  chEvtBroadcastFlagsI(esp, flags);
 8001aae:	6839      	ldr	r1, [r7, #0]
 8001ab0:	6878      	ldr	r0, [r7, #4]
 8001ab2:	f006 fa32 	bl	8007f1a <chEvtBroadcastFlagsI>
}
 8001ab6:	bf00      	nop
 8001ab8:	3708      	adds	r7, #8
 8001aba:	46bd      	mov	sp, r7
 8001abc:	bd80      	pop	{r7, pc}

08001abe <_write>:
/*
 * Interface implementation, the following functions just invoke the equivalent
 * queue-level function or macro.
 */

static size_t _write(void *ip, const uint8_t *bp, size_t n) {
 8001abe:	b580      	push	{r7, lr}
 8001ac0:	b084      	sub	sp, #16
 8001ac2:	af00      	add	r7, sp, #0
 8001ac4:	60f8      	str	r0, [r7, #12]
 8001ac6:	60b9      	str	r1, [r7, #8]
 8001ac8:	607a      	str	r2, [r7, #4]

  return oqWriteTimeout(&((SerialDriver *)ip)->oqueue, bp,
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8001ad0:	f04f 33ff 	mov.w	r3, #4294967295
 8001ad4:	687a      	ldr	r2, [r7, #4]
 8001ad6:	68b9      	ldr	r1, [r7, #8]
 8001ad8:	f7ff fec1 	bl	800185e <oqWriteTimeout>
 8001adc:	4603      	mov	r3, r0
                        n, TIME_INFINITE);
}
 8001ade:	4618      	mov	r0, r3
 8001ae0:	3710      	adds	r7, #16
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	bd80      	pop	{r7, pc}

08001ae6 <_read>:

static size_t _read(void *ip, uint8_t *bp, size_t n) {
 8001ae6:	b580      	push	{r7, lr}
 8001ae8:	b084      	sub	sp, #16
 8001aea:	af00      	add	r7, sp, #0
 8001aec:	60f8      	str	r0, [r7, #12]
 8001aee:	60b9      	str	r1, [r7, #8]
 8001af0:	607a      	str	r2, [r7, #4]

  return iqReadTimeout(&((SerialDriver *)ip)->iqueue, bp,
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	f103 000c 	add.w	r0, r3, #12
 8001af8:	f04f 33ff 	mov.w	r3, #4294967295
 8001afc:	687a      	ldr	r2, [r7, #4]
 8001afe:	68b9      	ldr	r1, [r7, #8]
 8001b00:	f7ff fdcb 	bl	800169a <iqReadTimeout>
 8001b04:	4603      	mov	r3, r0
                       n, TIME_INFINITE);
}
 8001b06:	4618      	mov	r0, r3
 8001b08:	3710      	adds	r7, #16
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bd80      	pop	{r7, pc}

08001b0e <_put>:

static msg_t _put(void *ip, uint8_t b) {
 8001b0e:	b580      	push	{r7, lr}
 8001b10:	b082      	sub	sp, #8
 8001b12:	af00      	add	r7, sp, #0
 8001b14:	6078      	str	r0, [r7, #4]
 8001b16:	460b      	mov	r3, r1
 8001b18:	70fb      	strb	r3, [r7, #3]

  return oqPutTimeout(&((SerialDriver *)ip)->oqueue, b, TIME_INFINITE);
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	3330      	adds	r3, #48	; 0x30
 8001b1e:	78f9      	ldrb	r1, [r7, #3]
 8001b20:	f04f 32ff 	mov.w	r2, #4294967295
 8001b24:	4618      	mov	r0, r3
 8001b26:	f7ff fe1e 	bl	8001766 <oqPutTimeout>
 8001b2a:	4603      	mov	r3, r0
}
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	3708      	adds	r7, #8
 8001b30:	46bd      	mov	sp, r7
 8001b32:	bd80      	pop	{r7, pc}

08001b34 <_get>:

static msg_t _get(void *ip) {
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b082      	sub	sp, #8
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]

  return iqGetTimeout(&((SerialDriver *)ip)->iqueue, TIME_INFINITE);
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	330c      	adds	r3, #12
 8001b40:	f04f 31ff 	mov.w	r1, #4294967295
 8001b44:	4618      	mov	r0, r3
 8001b46:	f7ff fd6a 	bl	800161e <iqGetTimeout>
 8001b4a:	4603      	mov	r3, r0
}
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	3708      	adds	r7, #8
 8001b50:	46bd      	mov	sp, r7
 8001b52:	bd80      	pop	{r7, pc}

08001b54 <_putt>:

static msg_t _putt(void *ip, uint8_t b, sysinterval_t timeout) {
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b084      	sub	sp, #16
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	60f8      	str	r0, [r7, #12]
 8001b5c:	460b      	mov	r3, r1
 8001b5e:	607a      	str	r2, [r7, #4]
 8001b60:	72fb      	strb	r3, [r7, #11]

  return oqPutTimeout(&((SerialDriver *)ip)->oqueue, b, timeout);
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	3330      	adds	r3, #48	; 0x30
 8001b66:	7af9      	ldrb	r1, [r7, #11]
 8001b68:	687a      	ldr	r2, [r7, #4]
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	f7ff fdfb 	bl	8001766 <oqPutTimeout>
 8001b70:	4603      	mov	r3, r0
}
 8001b72:	4618      	mov	r0, r3
 8001b74:	3710      	adds	r7, #16
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bd80      	pop	{r7, pc}

08001b7a <_gett>:

static msg_t _gett(void *ip, sysinterval_t timeout) {
 8001b7a:	b580      	push	{r7, lr}
 8001b7c:	b082      	sub	sp, #8
 8001b7e:	af00      	add	r7, sp, #0
 8001b80:	6078      	str	r0, [r7, #4]
 8001b82:	6039      	str	r1, [r7, #0]

  return iqGetTimeout(&((SerialDriver *)ip)->iqueue, timeout);
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	330c      	adds	r3, #12
 8001b88:	6839      	ldr	r1, [r7, #0]
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	f7ff fd47 	bl	800161e <iqGetTimeout>
 8001b90:	4603      	mov	r3, r0
}
 8001b92:	4618      	mov	r0, r3
 8001b94:	3708      	adds	r7, #8
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bd80      	pop	{r7, pc}

08001b9a <_writet>:

static size_t _writet(void *ip, const uint8_t *bp, size_t n,
                      sysinterval_t timeout) {
 8001b9a:	b580      	push	{r7, lr}
 8001b9c:	b084      	sub	sp, #16
 8001b9e:	af00      	add	r7, sp, #0
 8001ba0:	60f8      	str	r0, [r7, #12]
 8001ba2:	60b9      	str	r1, [r7, #8]
 8001ba4:	607a      	str	r2, [r7, #4]
 8001ba6:	603b      	str	r3, [r7, #0]

  return oqWriteTimeout(&((SerialDriver *)ip)->oqueue, bp, n, timeout);
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8001bae:	683b      	ldr	r3, [r7, #0]
 8001bb0:	687a      	ldr	r2, [r7, #4]
 8001bb2:	68b9      	ldr	r1, [r7, #8]
 8001bb4:	f7ff fe53 	bl	800185e <oqWriteTimeout>
 8001bb8:	4603      	mov	r3, r0
}
 8001bba:	4618      	mov	r0, r3
 8001bbc:	3710      	adds	r7, #16
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	bd80      	pop	{r7, pc}

08001bc2 <_readt>:

static size_t _readt(void *ip, uint8_t *bp, size_t n,
                     sysinterval_t timeout) {
 8001bc2:	b580      	push	{r7, lr}
 8001bc4:	b084      	sub	sp, #16
 8001bc6:	af00      	add	r7, sp, #0
 8001bc8:	60f8      	str	r0, [r7, #12]
 8001bca:	60b9      	str	r1, [r7, #8]
 8001bcc:	607a      	str	r2, [r7, #4]
 8001bce:	603b      	str	r3, [r7, #0]

  return iqReadTimeout(&((SerialDriver *)ip)->iqueue, bp, n, timeout);
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	f103 000c 	add.w	r0, r3, #12
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	687a      	ldr	r2, [r7, #4]
 8001bda:	68b9      	ldr	r1, [r7, #8]
 8001bdc:	f7ff fd5d 	bl	800169a <iqReadTimeout>
 8001be0:	4603      	mov	r3, r0
}
 8001be2:	4618      	mov	r0, r3
 8001be4:	3710      	adds	r7, #16
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bd80      	pop	{r7, pc}

08001bea <_ctl>:

static msg_t _ctl(void *ip, unsigned int operation, void *arg) {
 8001bea:	b480      	push	{r7}
 8001bec:	b087      	sub	sp, #28
 8001bee:	af00      	add	r7, sp, #0
 8001bf0:	60f8      	str	r0, [r7, #12]
 8001bf2:	60b9      	str	r1, [r7, #8]
 8001bf4:	607a      	str	r2, [r7, #4]
  SerialDriver *sdp = (SerialDriver *)ip;
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	617b      	str	r3, [r7, #20]

  osalDbgCheck(sdp != NULL);

  switch (operation) {
 8001bfa:	68bb      	ldr	r3, [r7, #8]
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d003      	beq.n	8001c08 <_ctl+0x1e>
 8001c00:	68bb      	ldr	r3, [r7, #8]
 8001c02:	2b01      	cmp	r3, #1
 8001c04:	d103      	bne.n	8001c0e <_ctl+0x24>
  case CHN_CTL_NOP:
    osalDbgCheck(arg == NULL);
    break;
 8001c06:	e005      	b.n	8001c14 <_ctl+0x2a>
  case CHN_CTL_INVALID:
    return HAL_RET_UNKNOWN_CTL;
 8001c08:	f06f 0313 	mvn.w	r3, #19
 8001c0c:	e003      	b.n	8001c16 <_ctl+0x2c>
  default:
#if defined(SD_LLD_IMPLEMENTS_CTL)
    /* Delegating to the LLD if supported.*/
    return sd_lld_control(sdp, operation, arg);
#else
    return HAL_RET_UNKNOWN_CTL;
 8001c0e:	f06f 0313 	mvn.w	r3, #19
 8001c12:	e000      	b.n	8001c16 <_ctl+0x2c>
#endif
  }
  return HAL_RET_SUCCESS;
 8001c14:	2300      	movs	r3, #0
}
 8001c16:	4618      	mov	r0, r3
 8001c18:	371c      	adds	r7, #28
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bc80      	pop	{r7}
 8001c1e:	4770      	bx	lr

08001c20 <sdInit>:
 * @note    This function is implicitly invoked by @p halInit(), there is
 *          no need to explicitly initialize the driver.
 *
 * @init
 */
void sdInit(void) {
 8001c20:	b580      	push	{r7, lr}
 8001c22:	af00      	add	r7, sp, #0

  sd_lld_init();
 8001c24:	f004 fcc2 	bl	80065ac <sd_lld_init>
}
 8001c28:	bf00      	nop
 8001c2a:	bd80      	pop	{r7, pc}

08001c2c <sdObjectInit>:
  sdp->state = SD_STOP;
  iqObjectInit(&sdp->iqueue, sdp->ib, SERIAL_BUFFERS_SIZE, inotify, sdp);
  oqObjectInit(&sdp->oqueue, sdp->ob, SERIAL_BUFFERS_SIZE, onotify, sdp);
}
#else
void sdObjectInit(SerialDriver *sdp) {
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b082      	sub	sp, #8
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]

  sdp->vmt = &vmt;
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	4a07      	ldr	r2, [pc, #28]	; (8001c54 <sdObjectInit+0x28>)
 8001c38:	601a      	str	r2, [r3, #0]
  osalEventObjectInit(&sdp->event);
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	3304      	adds	r3, #4
 8001c3e:	4618      	mov	r0, r3
 8001c40:	f7ff ff25 	bl	8001a8e <osalEventObjectInit>
  sdp->state = SD_STOP;
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	2201      	movs	r2, #1
 8001c48:	721a      	strb	r2, [r3, #8]
}
 8001c4a:	bf00      	nop
 8001c4c:	3708      	adds	r7, #8
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bd80      	pop	{r7, pc}
 8001c52:	bf00      	nop
 8001c54:	0800eec0 	.word	0x0800eec0

08001c58 <sdIncomingDataI>:
 * @param[in] sdp       pointer to a @p SerialDriver structure
 * @param[in] b         the byte to be written in the driver's Input Queue
 *
 * @iclass
 */
void sdIncomingDataI(SerialDriver *sdp, uint8_t b) {
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b082      	sub	sp, #8
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
 8001c60:	460b      	mov	r3, r1
 8001c62:	70fb      	strb	r3, [r7, #3]

  osalDbgCheckClassI();
  osalDbgCheck(sdp != NULL);

  if (iqIsEmptyI(&sdp->iqueue))
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	695b      	ldr	r3, [r3, #20]
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d105      	bne.n	8001c78 <sdIncomingDataI+0x20>
    chnAddFlagsI(sdp, CHN_INPUT_AVAILABLE);
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	3304      	adds	r3, #4
 8001c70:	2104      	movs	r1, #4
 8001c72:	4618      	mov	r0, r3
 8001c74:	f7ff ff16 	bl	8001aa4 <osalEventBroadcastFlagsI>
  if (iqPutI(&sdp->iqueue, b) < MSG_OK)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	330c      	adds	r3, #12
 8001c7c:	78fa      	ldrb	r2, [r7, #3]
 8001c7e:	4611      	mov	r1, r2
 8001c80:	4618      	mov	r0, r3
 8001c82:	f7ff fc8e 	bl	80015a2 <iqPutI>
 8001c86:	4603      	mov	r3, r0
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	da06      	bge.n	8001c9a <sdIncomingDataI+0x42>
    chnAddFlagsI(sdp, SD_QUEUE_FULL_ERROR);
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	3304      	adds	r3, #4
 8001c90:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001c94:	4618      	mov	r0, r3
 8001c96:	f7ff ff05 	bl	8001aa4 <osalEventBroadcastFlagsI>
}
 8001c9a:	bf00      	nop
 8001c9c:	3708      	adds	r7, #8
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bd80      	pop	{r7, pc}

08001ca2 <chSysLock>:
static inline void chSysLock(void) {
 8001ca2:	b480      	push	{r7}
 8001ca4:	b083      	sub	sp, #12
 8001ca6:	af00      	add	r7, sp, #0
 8001ca8:	2330      	movs	r3, #48	; 0x30
 8001caa:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	f383 8811 	msr	BASEPRI, r3
}
 8001cb2:	bf00      	nop
}
 8001cb4:	bf00      	nop
}
 8001cb6:	bf00      	nop
 8001cb8:	370c      	adds	r7, #12
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bc80      	pop	{r7}
 8001cbe:	4770      	bx	lr

08001cc0 <chSysUnlock>:
static inline void chSysUnlock(void) {
 8001cc0:	b480      	push	{r7}
 8001cc2:	b083      	sub	sp, #12
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	f383 8811 	msr	BASEPRI, r3
}
 8001cd0:	bf00      	nop
}
 8001cd2:	bf00      	nop
}
 8001cd4:	bf00      	nop
 8001cd6:	370c      	adds	r7, #12
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	bc80      	pop	{r7}
 8001cdc:	4770      	bx	lr

08001cde <osalSysLock>:
static inline void osalSysLock(void) {
 8001cde:	b580      	push	{r7, lr}
 8001ce0:	af00      	add	r7, sp, #0
  chSysLock();
 8001ce2:	f7ff ffde 	bl	8001ca2 <chSysLock>
}
 8001ce6:	bf00      	nop
 8001ce8:	bd80      	pop	{r7, pc}

08001cea <osalSysUnlock>:
static inline void osalSysUnlock(void) {
 8001cea:	b580      	push	{r7, lr}
 8001cec:	af00      	add	r7, sp, #0
  chSysUnlock();
 8001cee:	f7ff ffe7 	bl	8001cc0 <chSysUnlock>
}
 8001cf2:	bf00      	nop
 8001cf4:	bd80      	pop	{r7, pc}

08001cf6 <osalMutexObjectInit>:
static inline void osalMutexObjectInit(mutex_t *mp) {
 8001cf6:	b580      	push	{r7, lr}
 8001cf8:	b082      	sub	sp, #8
 8001cfa:	af00      	add	r7, sp, #0
 8001cfc:	6078      	str	r0, [r7, #4]
  chMtxObjectInit(mp);
 8001cfe:	6878      	ldr	r0, [r7, #4]
 8001d00:	f006 f8cd 	bl	8007e9e <chMtxObjectInit>
}
 8001d04:	bf00      	nop
 8001d06:	3708      	adds	r7, #8
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	bd80      	pop	{r7, pc}

08001d0c <spiInit>:
 * @note    This function is implicitly invoked by @p halInit(), there is
 *          no need to explicitly initialize the driver.
 *
 * @init
 */
void spiInit(void) {
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	af00      	add	r7, sp, #0

  spi_lld_init();
 8001d10:	f004 f9d0 	bl	80060b4 <spi_lld_init>
}
 8001d14:	bf00      	nop
 8001d16:	bd80      	pop	{r7, pc}

08001d18 <spiObjectInit>:
 *
 * @param[out] spip             pointer to the @p SPIDriver object
 *
 * @init
 */
void spiObjectInit(SPIDriver *spip) {
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b082      	sub	sp, #8
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]

  spip->state           = SPI_STOP;
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	2201      	movs	r2, #1
 8001d24:	701a      	strb	r2, [r3, #0]
  spip->config          = NULL;
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	2200      	movs	r2, #0
 8001d2a:	605a      	str	r2, [r3, #4]
#if SPI_USE_SYNCHRONIZATION == TRUE
  spip->sync_transfer   = NULL;
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	2200      	movs	r2, #0
 8001d30:	609a      	str	r2, [r3, #8]
#endif
#if SPI_USE_MUTUAL_EXCLUSION == TRUE
  osalMutexObjectInit(&spip->mutex);
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	330c      	adds	r3, #12
 8001d36:	4618      	mov	r0, r3
 8001d38:	f7ff ffdd 	bl	8001cf6 <osalMutexObjectInit>
#endif
#if defined(SPI_DRIVER_EXT_INIT_HOOK)
  SPI_DRIVER_EXT_INIT_HOOK(spip);
#endif
}
 8001d3c:	bf00      	nop
 8001d3e:	3708      	adds	r7, #8
 8001d40:	46bd      	mov	sp, r7
 8001d42:	bd80      	pop	{r7, pc}

08001d44 <spiStart>:
 * @param[in] config            pointer to the @p SPIConfig object
 * @return                      The operation status.
 *
 * @api
 */
msg_t spiStart(SPIDriver *spip, const SPIConfig *config) {
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b084      	sub	sp, #16
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
 8001d4c:	6039      	str	r1, [r7, #0]
  msg_t msg;

  osalDbgCheck((spip != NULL) && (config != NULL));

  osalSysLock();
 8001d4e:	f7ff ffc6 	bl	8001cde <osalSysLock>
  osalDbgAssert((spip->state == SPI_STOP) || (spip->state == SPI_READY),
                "invalid state");

  spip->config = config;
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	683a      	ldr	r2, [r7, #0]
 8001d56:	605a      	str	r2, [r3, #4]

  msg = spi_lld_start(spip);
 8001d58:	6878      	ldr	r0, [r7, #4]
 8001d5a:	f004 f9cd 	bl	80060f8 <spi_lld_start>
 8001d5e:	60f8      	str	r0, [r7, #12]
  if (msg == HAL_RET_SUCCESS) {
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d103      	bne.n	8001d6e <spiStart+0x2a>
    spip->state = SPI_READY;
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	2202      	movs	r2, #2
 8001d6a:	701a      	strb	r2, [r3, #0]
 8001d6c:	e002      	b.n	8001d74 <spiStart+0x30>
  }
  else {
    spip->state = SPI_STOP;
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	2201      	movs	r2, #1
 8001d72:	701a      	strb	r2, [r3, #0]
  }

  osalSysUnlock();
 8001d74:	f7ff ffb9 	bl	8001cea <osalSysUnlock>

#if SPI_USE_ASSERT_ON_ERROR == TRUE
  osalDbgAssert(msg == HAL_RET_SUCCESS, "function failed");
#endif

  return msg;
 8001d78:	68fb      	ldr	r3, [r7, #12]
}
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	3710      	adds	r7, #16
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd80      	pop	{r7, pc}

08001d82 <chSysLockFromISR>:
 *          not be limited to disabling interrupts.
 * @note    This API must be invoked exclusively from interrupt handlers.
 *
 * @special
 */
static inline void chSysLockFromISR(void) {
 8001d82:	b480      	push	{r7}
 8001d84:	b083      	sub	sp, #12
 8001d86:	af00      	add	r7, sp, #0
 8001d88:	2330      	movs	r3, #48	; 0x30
 8001d8a:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	f383 8811 	msr	BASEPRI, r3
}
 8001d92:	bf00      	nop
}
 8001d94:	bf00      	nop
 * @note    Same as @p port_lock() in this port.
 */
__STATIC_FORCEINLINE void port_lock_from_isr(void) {

  port_lock();
}
 8001d96:	bf00      	nop

  port_lock_from_isr();
  __stats_start_measure_crit_isr();
  __dbg_check_lock_from_isr();
}
 8001d98:	bf00      	nop
 8001d9a:	370c      	adds	r7, #12
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	bc80      	pop	{r7}
 8001da0:	4770      	bx	lr

08001da2 <chSysUnlockFromISR>:
 *          not be limited to enabling interrupts.
 * @note    This API must be invoked exclusively from interrupt handlers.
 *
 * @special
 */
static inline void chSysUnlockFromISR(void) {
 8001da2:	b480      	push	{r7}
 8001da4:	b083      	sub	sp, #12
 8001da6:	af00      	add	r7, sp, #0
 8001da8:	2300      	movs	r3, #0
 8001daa:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	f383 8811 	msr	BASEPRI, r3
}
 8001db2:	bf00      	nop
}
 8001db4:	bf00      	nop
 * @note    Same as @p port_unlock() in this port.
 */
__STATIC_FORCEINLINE void port_unlock_from_isr(void) {

  port_unlock();
}
 8001db6:	bf00      	nop

  __dbg_check_unlock_from_isr();
  __stats_stop_measure_crit_isr();
  port_unlock_from_isr();
}
 8001db8:	bf00      	nop
 8001dba:	370c      	adds	r7, #12
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bc80      	pop	{r7}
 8001dc0:	4770      	bx	lr

08001dc2 <osalSysLockFromISR>:
static inline void osalSysLockFromISR(void) {
 8001dc2:	b580      	push	{r7, lr}
 8001dc4:	af00      	add	r7, sp, #0
  chSysLockFromISR();
 8001dc6:	f7ff ffdc 	bl	8001d82 <chSysLockFromISR>
}
 8001dca:	bf00      	nop
 8001dcc:	bd80      	pop	{r7, pc}

08001dce <osalSysUnlockFromISR>:
static inline void osalSysUnlockFromISR(void) {
 8001dce:	b580      	push	{r7, lr}
 8001dd0:	af00      	add	r7, sp, #0
  chSysUnlockFromISR();
 8001dd2:	f7ff ffe6 	bl	8001da2 <chSysUnlockFromISR>
}
 8001dd6:	bf00      	nop
 8001dd8:	bd80      	pop	{r7, pc}

08001dda <get_hword>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static uint16_t get_hword(uint8_t *p) {
 8001dda:	b480      	push	{r7}
 8001ddc:	b085      	sub	sp, #20
 8001dde:	af00      	add	r7, sp, #0
 8001de0:	6078      	str	r0, [r7, #4]
  uint16_t hw;

  hw  = (uint16_t)*p++;
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	1c5a      	adds	r2, r3, #1
 8001de6:	607a      	str	r2, [r7, #4]
 8001de8:	781b      	ldrb	r3, [r3, #0]
 8001dea:	81fb      	strh	r3, [r7, #14]
  hw |= (uint16_t)*p << 8U;
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	781b      	ldrb	r3, [r3, #0]
 8001df0:	021b      	lsls	r3, r3, #8
 8001df2:	b21a      	sxth	r2, r3
 8001df4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001df8:	4313      	orrs	r3, r2
 8001dfa:	b21b      	sxth	r3, r3
 8001dfc:	81fb      	strh	r3, [r7, #14]
  return hw;
 8001dfe:	89fb      	ldrh	r3, [r7, #14]
}
 8001e00:	4618      	mov	r0, r3
 8001e02:	3714      	adds	r7, #20
 8001e04:	46bd      	mov	sp, r7
 8001e06:	bc80      	pop	{r7}
 8001e08:	4770      	bx	lr

08001e0a <set_address>:
/**
 * @brief  SET ADDRESS transaction callback.
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 */
static void set_address(USBDriver *usbp) {
 8001e0a:	b580      	push	{r7, lr}
 8001e0c:	b082      	sub	sp, #8
 8001e0e:	af00      	add	r7, sp, #0
 8001e10:	6078      	str	r0, [r7, #4]

  usbp->address = usbp->setup[2];
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	f893 2082 	ldrb.w	r2, [r3, #130]	; 0x82
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	f883 208a 	strb.w	r2, [r3, #138]	; 0x8a
  usb_lld_set_address(usbp);
 8001e1e:	6878      	ldr	r0, [r7, #4]
 8001e20:	f003 fc12 	bl	8005648 <usb_lld_set_address>
  _usb_isr_invoke_event_cb(usbp, USB_EVENT_ADDRESS);
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	685b      	ldr	r3, [r3, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d005      	beq.n	8001e3a <set_address+0x30>
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	685b      	ldr	r3, [r3, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	2101      	movs	r1, #1
 8001e36:	6878      	ldr	r0, [r7, #4]
 8001e38:	4798      	blx	r3
  usbp->state = USB_SELECTED;
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	2203      	movs	r2, #3
 8001e3e:	701a      	strb	r2, [r3, #0]
}
 8001e40:	bf00      	nop
 8001e42:	3708      	adds	r7, #8
 8001e44:	46bd      	mov	sp, r7
 8001e46:	bd80      	pop	{r7, pc}

08001e48 <default_handler>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @return              The request handling exit code.
 * @retval false        Request not recognized by the handler or error.
 * @retval true         Request handled.
 */
static bool default_handler(USBDriver *usbp) {
 8001e48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e4a:	b085      	sub	sp, #20
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
  const USBDescriptor *dp;

  /* Decoding the request.*/
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8001e56:	f003 027f 	and.w	r2, r3, #127	; 0x7f
                                        USB_RTYPE_TYPE_MASK)) |
           ((uint32_t)usbp->setup[1] << 8U))) {
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8001e60:	021b      	lsls	r3, r3, #8
                                        USB_RTYPE_TYPE_MASK)) |
 8001e62:	4313      	orrs	r3, r2
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 8001e64:	f640 4202 	movw	r2, #3074	; 0xc02
 8001e68:	4293      	cmp	r3, r2
 8001e6a:	f000 8120 	beq.w	80020ae <default_handler+0x266>
 8001e6e:	f640 4202 	movw	r2, #3074	; 0xc02
 8001e72:	4293      	cmp	r3, r2
 8001e74:	f200 81e4 	bhi.w	8002240 <default_handler+0x3f8>
 8001e78:	f5b3 6f10 	cmp.w	r3, #2304	; 0x900
 8001e7c:	f000 80d6 	beq.w	800202c <default_handler+0x1e4>
 8001e80:	f5b3 6f10 	cmp.w	r3, #2304	; 0x900
 8001e84:	f200 81dc 	bhi.w	8002240 <default_handler+0x3f8>
 8001e88:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001e8c:	f000 80c1 	beq.w	8002012 <default_handler+0x1ca>
 8001e90:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001e94:	f200 81d4 	bhi.w	8002240 <default_handler+0x3f8>
 8001e98:	f240 6201 	movw	r2, #1537	; 0x601
 8001e9c:	4293      	cmp	r3, r2
 8001e9e:	f200 81cf 	bhi.w	8002240 <default_handler+0x3f8>
 8001ea2:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8001ea6:	f080 808e 	bcs.w	8001fc6 <default_handler+0x17e>
 8001eaa:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8001eae:	d072      	beq.n	8001f96 <default_handler+0x14e>
 8001eb0:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8001eb4:	f200 81c4 	bhi.w	8002240 <default_handler+0x3f8>
 8001eb8:	f240 3202 	movw	r2, #770	; 0x302
 8001ebc:	4293      	cmp	r3, r2
 8001ebe:	f000 818b 	beq.w	80021d8 <default_handler+0x390>
 8001ec2:	f240 3202 	movw	r2, #770	; 0x302
 8001ec6:	4293      	cmp	r3, r2
 8001ec8:	f200 81ba 	bhi.w	8002240 <default_handler+0x3f8>
 8001ecc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001ed0:	d046      	beq.n	8001f60 <default_handler+0x118>
 8001ed2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001ed6:	f200 81b3 	bhi.w	8002240 <default_handler+0x3f8>
 8001eda:	f5b3 7f81 	cmp.w	r3, #258	; 0x102
 8001ede:	f000 8147 	beq.w	8002170 <default_handler+0x328>
 8001ee2:	f5b3 7f81 	cmp.w	r3, #258	; 0x102
 8001ee6:	f200 81ab 	bhi.w	8002240 <default_handler+0x3f8>
 8001eea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001eee:	d01c      	beq.n	8001f2a <default_handler+0xe2>
 8001ef0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001ef4:	f200 81a4 	bhi.w	8002240 <default_handler+0x3f8>
 8001ef8:	2b02      	cmp	r3, #2
 8001efa:	f000 80e3 	beq.w	80020c4 <default_handler+0x27c>
 8001efe:	2b02      	cmp	r3, #2
 8001f00:	f200 819e 	bhi.w	8002240 <default_handler+0x3f8>
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d003      	beq.n	8001f10 <default_handler+0xc8>
 8001f08:	2b01      	cmp	r3, #1
 8001f0a:	f000 80d0 	beq.w	80020ae <default_handler+0x266>
 8001f0e:	e197      	b.n	8002240 <default_handler+0x3f8>
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_GET_STATUS << 8):
    /* Just returns the current status word.*/
    usbSetupTransfer(usbp, (uint8_t *)&usbp->status, 2, NULL);
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	f103 0288 	add.w	r2, r3, #136	; 0x88
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	675a      	str	r2, [r3, #116]	; 0x74
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	2202      	movs	r2, #2
 8001f1e:	679a      	str	r2, [r3, #120]	; 0x78
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	2200      	movs	r2, #0
 8001f24:	67da      	str	r2, [r3, #124]	; 0x7c
    return true;
 8001f26:	2301      	movs	r3, #1
 8001f28:	e18b      	b.n	8002242 <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_CLEAR_FEATURE << 8):
    /* Only the DEVICE_REMOTE_WAKEUP is handled here, any other feature
       number is handled as an error.*/
    if (usbp->setup[2] == USB_FEATURE_DEVICE_REMOTE_WAKEUP) {
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 8001f30:	2b01      	cmp	r3, #1
 8001f32:	d113      	bne.n	8001f5c <default_handler+0x114>
      usbp->status &= ~2U;
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8001f3a:	f023 0302 	bic.w	r3, r3, #2
 8001f3e:	b29a      	uxth	r2, r3
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88
      usbSetupTransfer(usbp, NULL, 0, NULL);
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	2200      	movs	r2, #0
 8001f4a:	675a      	str	r2, [r3, #116]	; 0x74
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	2200      	movs	r2, #0
 8001f50:	679a      	str	r2, [r3, #120]	; 0x78
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	2200      	movs	r2, #0
 8001f56:	67da      	str	r2, [r3, #124]	; 0x7c
      return true;
 8001f58:	2301      	movs	r3, #1
 8001f5a:	e172      	b.n	8002242 <default_handler+0x3fa>
    }
    return false;
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	e170      	b.n	8002242 <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_SET_FEATURE << 8):
    /* Only the DEVICE_REMOTE_WAKEUP is handled here, any other feature
       number is handled as an error.*/
    if (usbp->setup[2] == USB_FEATURE_DEVICE_REMOTE_WAKEUP) {
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 8001f66:	2b01      	cmp	r3, #1
 8001f68:	d113      	bne.n	8001f92 <default_handler+0x14a>
      usbp->status |= 2U;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8001f70:	f043 0302 	orr.w	r3, r3, #2
 8001f74:	b29a      	uxth	r2, r3
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88
      usbSetupTransfer(usbp, NULL, 0, NULL);
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	2200      	movs	r2, #0
 8001f80:	675a      	str	r2, [r3, #116]	; 0x74
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	2200      	movs	r2, #0
 8001f86:	679a      	str	r2, [r3, #120]	; 0x78
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	67da      	str	r2, [r3, #124]	; 0x7c
      return true;
 8001f8e:	2301      	movs	r3, #1
 8001f90:	e157      	b.n	8002242 <default_handler+0x3fa>
    }
    return false;
 8001f92:	2300      	movs	r3, #0
 8001f94:	e155      	b.n	8002242 <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_SET_ADDRESS << 8):
    /* The SET_ADDRESS handling can be performed here or postponed after
       the status packed depending on the USB_SET_ADDRESS_MODE low
       driver setting.*/
#if USB_SET_ADDRESS_MODE == USB_EARLY_SET_ADDRESS
    if ((usbp->setup[0] == USB_RTYPE_RECIPIENT_DEVICE) &&
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d107      	bne.n	8001fb0 <default_handler+0x168>
        (usbp->setup[1] == USB_REQ_SET_ADDRESS)) {
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
    if ((usbp->setup[0] == USB_RTYPE_RECIPIENT_DEVICE) &&
 8001fa6:	2b05      	cmp	r3, #5
 8001fa8:	d102      	bne.n	8001fb0 <default_handler+0x168>
      set_address(usbp);
 8001faa:	6878      	ldr	r0, [r7, #4]
 8001fac:	f7ff ff2d 	bl	8001e0a <set_address>
    }
    usbSetupTransfer(usbp, NULL, 0, NULL);
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	675a      	str	r2, [r3, #116]	; 0x74
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	2200      	movs	r2, #0
 8001fba:	679a      	str	r2, [r3, #120]	; 0x78
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	67da      	str	r2, [r3, #124]	; 0x7c
#else
    usbSetupTransfer(usbp, NULL, 0, set_address);
#endif
    return true;
 8001fc2:	2301      	movs	r3, #1
 8001fc4:	e13d      	b.n	8002242 <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_GET_DESCRIPTOR << 8):
  case (uint32_t)USB_RTYPE_RECIPIENT_INTERFACE | ((uint32_t)USB_REQ_GET_DESCRIPTOR << 8):
    /* Handling descriptor requests from the host.*/
    dp = usbp->config->get_descriptor_cb(usbp, usbp->setup[3],
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	685b      	ldr	r3, [r3, #4]
 8001fca:	685c      	ldr	r4, [r3, #4]
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	f893 5083 	ldrb.w	r5, [r3, #131]	; 0x83
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	f893 6082 	ldrb.w	r6, [r3, #130]	; 0x82
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	3384      	adds	r3, #132	; 0x84
 8001fdc:	4618      	mov	r0, r3
 8001fde:	f7ff fefc 	bl	8001dda <get_hword>
 8001fe2:	4603      	mov	r3, r0
 8001fe4:	4632      	mov	r2, r6
 8001fe6:	4629      	mov	r1, r5
 8001fe8:	6878      	ldr	r0, [r7, #4]
 8001fea:	47a0      	blx	r4
 8001fec:	60f8      	str	r0, [r7, #12]
                                         usbp->setup[2],
                                         get_hword(&usbp->setup[4]));
    if (dp == NULL) {
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d101      	bne.n	8001ff8 <default_handler+0x1b0>
      return false;
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	e124      	b.n	8002242 <default_handler+0x3fa>
    }
    /*lint -save -e9005 [11.8] Removing const is fine.*/
    usbSetupTransfer(usbp, (uint8_t *)dp->ud_string, dp->ud_size, NULL);
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	685a      	ldr	r2, [r3, #4]
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	675a      	str	r2, [r3, #116]	; 0x74
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	681a      	ldr	r2, [r3, #0]
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	679a      	str	r2, [r3, #120]	; 0x78
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	2200      	movs	r2, #0
 800200c:	67da      	str	r2, [r3, #124]	; 0x7c
    /*lint -restore*/
    return true;
 800200e:	2301      	movs	r3, #1
 8002010:	e117      	b.n	8002242 <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_GET_CONFIGURATION << 8):
    /* Returning the last selected configuration.*/
    usbSetupTransfer(usbp, &usbp->configuration, 1, NULL);
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	f103 028b 	add.w	r2, r3, #139	; 0x8b
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	675a      	str	r2, [r3, #116]	; 0x74
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	2201      	movs	r2, #1
 8002020:	679a      	str	r2, [r3, #120]	; 0x78
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	2200      	movs	r2, #0
 8002026:	67da      	str	r2, [r3, #124]	; 0x7c
    return true;
 8002028:	2301      	movs	r3, #1
 800202a:	e10a      	b.n	8002242 <default_handler+0x3fa>
    if (usbp->configuration != usbp->setup[2])
#endif
    {
      /* If the USB device is already active then we have to perform the clear
         procedure on the current configuration.*/
      if (usbp->state == USB_ACTIVE) {
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	781b      	ldrb	r3, [r3, #0]
 8002030:	2b04      	cmp	r3, #4
 8002032:	d118      	bne.n	8002066 <default_handler+0x21e>
        /* Current configuration cleared.*/
        osalSysLockFromISR ();
 8002034:	f7ff fec5 	bl	8001dc2 <osalSysLockFromISR>
        usbDisableEndpointsI(usbp);
 8002038:	6878      	ldr	r0, [r7, #4]
 800203a:	f000 f93d 	bl	80022b8 <usbDisableEndpointsI>
        osalSysUnlockFromISR ();
 800203e:	f7ff fec6 	bl	8001dce <osalSysUnlockFromISR>
        usbp->configuration = 0U;
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	2200      	movs	r2, #0
 8002046:	f883 208b 	strb.w	r2, [r3, #139]	; 0x8b
        usbp->state = USB_SELECTED;
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	2203      	movs	r2, #3
 800204e:	701a      	strb	r2, [r3, #0]
        _usb_isr_invoke_event_cb(usbp, USB_EVENT_UNCONFIGURED);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	685b      	ldr	r3, [r3, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	2b00      	cmp	r3, #0
 8002058:	d005      	beq.n	8002066 <default_handler+0x21e>
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	685b      	ldr	r3, [r3, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	2103      	movs	r1, #3
 8002062:	6878      	ldr	r0, [r7, #4]
 8002064:	4798      	blx	r3
      }
      if (usbp->setup[2] != 0U) {
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 800206c:	2b00      	cmp	r3, #0
 800206e:	d013      	beq.n	8002098 <default_handler+0x250>
        /* New configuration.*/
        usbp->configuration = usbp->setup[2];
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	f893 2082 	ldrb.w	r2, [r3, #130]	; 0x82
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	f883 208b 	strb.w	r2, [r3, #139]	; 0x8b
        usbp->state = USB_ACTIVE;
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	2204      	movs	r2, #4
 8002080:	701a      	strb	r2, [r3, #0]
        _usb_isr_invoke_event_cb(usbp, USB_EVENT_CONFIGURED);
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	685b      	ldr	r3, [r3, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	2b00      	cmp	r3, #0
 800208a:	d005      	beq.n	8002098 <default_handler+0x250>
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	685b      	ldr	r3, [r3, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	2102      	movs	r1, #2
 8002094:	6878      	ldr	r0, [r7, #4]
 8002096:	4798      	blx	r3
      }
    }
    usbSetupTransfer(usbp, NULL, 0, NULL);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	2200      	movs	r2, #0
 800209c:	675a      	str	r2, [r3, #116]	; 0x74
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	2200      	movs	r2, #0
 80020a2:	679a      	str	r2, [r3, #120]	; 0x78
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	2200      	movs	r2, #0
 80020a8:	67da      	str	r2, [r3, #124]	; 0x7c
    return true;
 80020aa:	2301      	movs	r3, #1
 80020ac:	e0c9      	b.n	8002242 <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_INTERFACE | ((uint32_t)USB_REQ_GET_STATUS << 8):
  case (uint32_t)USB_RTYPE_RECIPIENT_ENDPOINT | ((uint32_t)USB_REQ_SYNCH_FRAME << 8):
    /* Just sending two zero bytes, the application can change the behavior
       using a hook..*/
    /*lint -save -e9005 [11.8] Removing const is fine.*/
    usbSetupTransfer(usbp, (uint8_t *)zero_status, 2, NULL);
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	4a66      	ldr	r2, [pc, #408]	; (800224c <default_handler+0x404>)
 80020b2:	675a      	str	r2, [r3, #116]	; 0x74
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	2202      	movs	r2, #2
 80020b8:	679a      	str	r2, [r3, #120]	; 0x78
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	2200      	movs	r2, #0
 80020be:	67da      	str	r2, [r3, #124]	; 0x7c
    /*lint -restore*/
    return true;
 80020c0:	2301      	movs	r3, #1
 80020c2:	e0be      	b.n	8002242 <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_ENDPOINT | ((uint32_t)USB_REQ_GET_STATUS << 8):
    /* Sending the EP status.*/
    if ((usbp->setup[4] & 0x80U) != 0U) {
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80020ca:	b25b      	sxtb	r3, r3
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	da27      	bge.n	8002120 <default_handler+0x2d8>
      switch (usb_lld_get_status_in(usbp, usbp->setup[4] & 0x0FU)) {
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80020d6:	f003 030f 	and.w	r3, r3, #15
 80020da:	b2db      	uxtb	r3, r3
 80020dc:	4619      	mov	r1, r3
 80020de:	6878      	ldr	r0, [r7, #4]
 80020e0:	f003 fafd 	bl	80056de <usb_lld_get_status_in>
 80020e4:	4603      	mov	r3, r0
 80020e6:	2b01      	cmp	r3, #1
 80020e8:	d002      	beq.n	80020f0 <default_handler+0x2a8>
 80020ea:	2b02      	cmp	r3, #2
 80020ec:	d00b      	beq.n	8002106 <default_handler+0x2be>
 80020ee:	e015      	b.n	800211c <default_handler+0x2d4>
      case EP_STATUS_STALLED:
        /*lint -save -e9005 [11.8] Removing const is fine.*/
        usbSetupTransfer(usbp, (uint8_t *)halted_status, 2, NULL);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	4a57      	ldr	r2, [pc, #348]	; (8002250 <default_handler+0x408>)
 80020f4:	675a      	str	r2, [r3, #116]	; 0x74
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	2202      	movs	r2, #2
 80020fa:	679a      	str	r2, [r3, #120]	; 0x78
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	2200      	movs	r2, #0
 8002100:	67da      	str	r2, [r3, #124]	; 0x7c
        /*lint -restore*/
        return true;
 8002102:	2301      	movs	r3, #1
 8002104:	e09d      	b.n	8002242 <default_handler+0x3fa>
      case EP_STATUS_ACTIVE:
        /*lint -save -e9005 [11.8] Removing const is fine.*/
        usbSetupTransfer(usbp, (uint8_t *)active_status, 2, NULL);
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	4a52      	ldr	r2, [pc, #328]	; (8002254 <default_handler+0x40c>)
 800210a:	675a      	str	r2, [r3, #116]	; 0x74
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	2202      	movs	r2, #2
 8002110:	679a      	str	r2, [r3, #120]	; 0x78
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	2200      	movs	r2, #0
 8002116:	67da      	str	r2, [r3, #124]	; 0x7c
        /*lint -restore*/
        return true;
 8002118:	2301      	movs	r3, #1
 800211a:	e092      	b.n	8002242 <default_handler+0x3fa>
      case EP_STATUS_DISABLED:
      default:
        return false;
 800211c:	2300      	movs	r3, #0
 800211e:	e090      	b.n	8002242 <default_handler+0x3fa>
      }
    }
    else {
      switch (usb_lld_get_status_out(usbp, usbp->setup[4] & 0x0FU)) {
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8002126:	f003 030f 	and.w	r3, r3, #15
 800212a:	b2db      	uxtb	r3, r3
 800212c:	4619      	mov	r1, r3
 800212e:	6878      	ldr	r0, [r7, #4]
 8002130:	f003 fab2 	bl	8005698 <usb_lld_get_status_out>
 8002134:	4603      	mov	r3, r0
 8002136:	2b01      	cmp	r3, #1
 8002138:	d002      	beq.n	8002140 <default_handler+0x2f8>
 800213a:	2b02      	cmp	r3, #2
 800213c:	d00b      	beq.n	8002156 <default_handler+0x30e>
 800213e:	e015      	b.n	800216c <default_handler+0x324>
      case EP_STATUS_STALLED:
        /*lint -save -e9005 [11.8] Removing const is fine.*/
        usbSetupTransfer(usbp, (uint8_t *)halted_status, 2, NULL);
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	4a43      	ldr	r2, [pc, #268]	; (8002250 <default_handler+0x408>)
 8002144:	675a      	str	r2, [r3, #116]	; 0x74
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	2202      	movs	r2, #2
 800214a:	679a      	str	r2, [r3, #120]	; 0x78
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	2200      	movs	r2, #0
 8002150:	67da      	str	r2, [r3, #124]	; 0x7c
        /*lint -restore*/
        return true;
 8002152:	2301      	movs	r3, #1
 8002154:	e075      	b.n	8002242 <default_handler+0x3fa>
      case EP_STATUS_ACTIVE:
        /*lint -save -e9005 [11.8] Removing const is fine.*/
        usbSetupTransfer(usbp, (uint8_t *)active_status, 2, NULL);
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	4a3e      	ldr	r2, [pc, #248]	; (8002254 <default_handler+0x40c>)
 800215a:	675a      	str	r2, [r3, #116]	; 0x74
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2202      	movs	r2, #2
 8002160:	679a      	str	r2, [r3, #120]	; 0x78
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	2200      	movs	r2, #0
 8002166:	67da      	str	r2, [r3, #124]	; 0x7c
        /*lint -restore*/
        return true;
 8002168:	2301      	movs	r3, #1
 800216a:	e06a      	b.n	8002242 <default_handler+0x3fa>
      case EP_STATUS_DISABLED:
      default:
        return false;
 800216c:	2300      	movs	r3, #0
 800216e:	e068      	b.n	8002242 <default_handler+0x3fa>
      }
    }
  case (uint32_t)USB_RTYPE_RECIPIENT_ENDPOINT | ((uint32_t)USB_REQ_CLEAR_FEATURE << 8):
    /* Only ENDPOINT_HALT is handled as feature.*/
    if (usbp->setup[2] != USB_FEATURE_ENDPOINT_HALT) {
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 8002176:	2b00      	cmp	r3, #0
 8002178:	d001      	beq.n	800217e <default_handler+0x336>
      return false;
 800217a:	2300      	movs	r3, #0
 800217c:	e061      	b.n	8002242 <default_handler+0x3fa>
    }
    /* Clearing the EP status, not valid for EP0, it is ignored in that case.*/
    if ((usbp->setup[4] & 0x0FU) != 0U) {
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8002184:	f003 030f 	and.w	r3, r3, #15
 8002188:	2b00      	cmp	r3, #0
 800218a:	d01a      	beq.n	80021c2 <default_handler+0x37a>
      if ((usbp->setup[4] & 0x80U) != 0U) {
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8002192:	b25b      	sxtb	r3, r3
 8002194:	2b00      	cmp	r3, #0
 8002196:	da0a      	bge.n	80021ae <default_handler+0x366>
        usb_lld_clear_in(usbp, usbp->setup[4] & 0x0FU);
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800219e:	f003 030f 	and.w	r3, r3, #15
 80021a2:	b2db      	uxtb	r3, r3
 80021a4:	4619      	mov	r1, r3
 80021a6:	6878      	ldr	r0, [r7, #4]
 80021a8:	f003 fc78 	bl	8005a9c <usb_lld_clear_in>
 80021ac:	e009      	b.n	80021c2 <default_handler+0x37a>
      }
      else {
        usb_lld_clear_out(usbp, usbp->setup[4] & 0x0FU);
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80021b4:	f003 030f 	and.w	r3, r3, #15
 80021b8:	b2db      	uxtb	r3, r3
 80021ba:	4619      	mov	r1, r3
 80021bc:	6878      	ldr	r0, [r7, #4]
 80021be:	f003 fc50 	bl	8005a62 <usb_lld_clear_out>
      }
    }
    usbSetupTransfer(usbp, NULL, 0, NULL);
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	2200      	movs	r2, #0
 80021c6:	675a      	str	r2, [r3, #116]	; 0x74
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	2200      	movs	r2, #0
 80021cc:	679a      	str	r2, [r3, #120]	; 0x78
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	2200      	movs	r2, #0
 80021d2:	67da      	str	r2, [r3, #124]	; 0x7c
    return true;
 80021d4:	2301      	movs	r3, #1
 80021d6:	e034      	b.n	8002242 <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_ENDPOINT | ((uint32_t)USB_REQ_SET_FEATURE << 8):
    /* Only ENDPOINT_HALT is handled as feature.*/
    if (usbp->setup[2] != USB_FEATURE_ENDPOINT_HALT) {
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d001      	beq.n	80021e6 <default_handler+0x39e>
      return false;
 80021e2:	2300      	movs	r3, #0
 80021e4:	e02d      	b.n	8002242 <default_handler+0x3fa>
    }
    /* Stalling the EP, not valid for EP0, it is ignored in that case.*/
    if ((usbp->setup[4] & 0x0FU) != 0U) {
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80021ec:	f003 030f 	and.w	r3, r3, #15
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d01a      	beq.n	800222a <default_handler+0x3e2>
      if ((usbp->setup[4] & 0x80U) != 0U) {
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80021fa:	b25b      	sxtb	r3, r3
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	da0a      	bge.n	8002216 <default_handler+0x3ce>
        usb_lld_stall_in(usbp, usbp->setup[4] & 0x0FU);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8002206:	f003 030f 	and.w	r3, r3, #15
 800220a:	b2db      	uxtb	r3, r3
 800220c:	4619      	mov	r1, r3
 800220e:	6878      	ldr	r0, [r7, #4]
 8002210:	f003 fc0a 	bl	8005a28 <usb_lld_stall_in>
 8002214:	e009      	b.n	800222a <default_handler+0x3e2>
      }
      else {
        usb_lld_stall_out(usbp, usbp->setup[4] & 0x0FU);
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800221c:	f003 030f 	and.w	r3, r3, #15
 8002220:	b2db      	uxtb	r3, r3
 8002222:	4619      	mov	r1, r3
 8002224:	6878      	ldr	r0, [r7, #4]
 8002226:	f003 fbe2 	bl	80059ee <usb_lld_stall_out>
      }
    }
    usbSetupTransfer(usbp, NULL, 0, NULL);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	2200      	movs	r2, #0
 800222e:	675a      	str	r2, [r3, #116]	; 0x74
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	2200      	movs	r2, #0
 8002234:	679a      	str	r2, [r3, #120]	; 0x78
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	2200      	movs	r2, #0
 800223a:	67da      	str	r2, [r3, #124]	; 0x7c
    return true;
 800223c:	2301      	movs	r3, #1
 800223e:	e000      	b.n	8002242 <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_INTERFACE | ((uint32_t)USB_REQ_GET_INTERFACE << 8):
  case (uint32_t)USB_RTYPE_RECIPIENT_INTERFACE | ((uint32_t)USB_REQ_SET_INTERFACE << 8):
    /* All the above requests are not handled here, if you need them then
       use the hook mechanism and provide handling.*/
  default:
    return false;
 8002240:	2300      	movs	r3, #0
  }
}
 8002242:	4618      	mov	r0, r3
 8002244:	3714      	adds	r7, #20
 8002246:	46bd      	mov	sp, r7
 8002248:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800224a:	bf00      	nop
 800224c:	0800eee8 	.word	0x0800eee8
 8002250:	0800eef0 	.word	0x0800eef0
 8002254:	0800eeec 	.word	0x0800eeec

08002258 <usbInit>:
 * @note    This function is implicitly invoked by @p halInit(), there is
 *          no need to explicitly initialize the driver.
 *
 * @init
 */
void usbInit(void) {
 8002258:	b580      	push	{r7, lr}
 800225a:	af00      	add	r7, sp, #0

  usb_lld_init();
 800225c:	f003 f942 	bl	80054e4 <usb_lld_init>
}
 8002260:	bf00      	nop
 8002262:	bd80      	pop	{r7, pc}

08002264 <usbObjectInit>:
 *
 * @param[out] usbp     pointer to the @p USBDriver object
 *
 * @init
 */
void usbObjectInit(USBDriver *usbp) {
 8002264:	b480      	push	{r7}
 8002266:	b085      	sub	sp, #20
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
  unsigned i;

  usbp->state        = USB_STOP;
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	2201      	movs	r2, #1
 8002270:	701a      	strb	r2, [r3, #0]
  usbp->config       = NULL;
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	2200      	movs	r2, #0
 8002276:	605a      	str	r2, [r3, #4]
  for (i = 0; i < (unsigned)USB_MAX_ENDPOINTS; i++) {
 8002278:	2300      	movs	r3, #0
 800227a:	60fb      	str	r3, [r7, #12]
 800227c:	e00e      	b.n	800229c <usbObjectInit+0x38>
    usbp->in_params[i]  = NULL;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	68fa      	ldr	r2, [r7, #12]
 8002282:	320c      	adds	r2, #12
 8002284:	2100      	movs	r1, #0
 8002286:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    usbp->out_params[i] = NULL;
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	68fa      	ldr	r2, [r7, #12]
 800228e:	3214      	adds	r2, #20
 8002290:	2100      	movs	r1, #0
 8002292:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (unsigned)USB_MAX_ENDPOINTS; i++) {
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	3301      	adds	r3, #1
 800229a:	60fb      	str	r3, [r7, #12]
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	2b07      	cmp	r3, #7
 80022a0:	d9ed      	bls.n	800227e <usbObjectInit+0x1a>
  }
  usbp->transmitting = 0;
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	2200      	movs	r2, #0
 80022a6:	811a      	strh	r2, [r3, #8]
  usbp->receiving    = 0;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	2200      	movs	r2, #0
 80022ac:	815a      	strh	r2, [r3, #10]
}
 80022ae:	bf00      	nop
 80022b0:	3714      	adds	r7, #20
 80022b2:	46bd      	mov	sp, r7
 80022b4:	bc80      	pop	{r7}
 80022b6:	4770      	bx	lr

080022b8 <usbDisableEndpointsI>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @iclass
 */
void usbDisableEndpointsI(USBDriver *usbp) {
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b084      	sub	sp, #16
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]

  osalDbgCheckClassI();
  osalDbgCheck(usbp != NULL);
  osalDbgAssert(usbp->state == USB_ACTIVE, "invalid state");

  usbp->transmitting &= 1U;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	891b      	ldrh	r3, [r3, #8]
 80022c4:	f003 0301 	and.w	r3, r3, #1
 80022c8:	b29a      	uxth	r2, r3
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	811a      	strh	r2, [r3, #8]
  usbp->receiving    &= 1U;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	895b      	ldrh	r3, [r3, #10]
 80022d2:	f003 0301 	and.w	r3, r3, #1
 80022d6:	b29a      	uxth	r2, r3
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	815a      	strh	r2, [r3, #10]

  for (i = 1; i <= (unsigned)USB_MAX_ENDPOINTS; i++) {
 80022dc:	2301      	movs	r3, #1
 80022de:	60fb      	str	r3, [r7, #12]
 80022e0:	e009      	b.n	80022f6 <usbDisableEndpointsI+0x3e>
      if (usbp->epc[i]->out_state != NULL) {
        osalThreadResumeI(&usbp->epc[i]->out_state->thread, MSG_RESET);
      }
    }
#endif
    usbp->epc[i] = NULL;
 80022e2:	687a      	ldr	r2, [r7, #4]
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	3302      	adds	r3, #2
 80022e8:	009b      	lsls	r3, r3, #2
 80022ea:	4413      	add	r3, r2
 80022ec:	2200      	movs	r2, #0
 80022ee:	605a      	str	r2, [r3, #4]
  for (i = 1; i <= (unsigned)USB_MAX_ENDPOINTS; i++) {
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	3301      	adds	r3, #1
 80022f4:	60fb      	str	r3, [r7, #12]
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	2b08      	cmp	r3, #8
 80022fa:	d9f2      	bls.n	80022e2 <usbDisableEndpointsI+0x2a>
  }

  /* Low level endpoints deactivation.*/
  usb_lld_disable_endpoints(usbp);
 80022fc:	6878      	ldr	r0, [r7, #4]
 80022fe:	f003 f9bd 	bl	800567c <usb_lld_disable_endpoints>
}
 8002302:	bf00      	nop
 8002304:	3710      	adds	r7, #16
 8002306:	46bd      	mov	sp, r7
 8002308:	bd80      	pop	{r7, pc}

0800230a <usbStartReceiveI>:
 *                      the packet size because the excess is discarded.
 *
 * @iclass
 */
void usbStartReceiveI(USBDriver *usbp, usbep_t ep,
                      uint8_t *buf, size_t n) {
 800230a:	b580      	push	{r7, lr}
 800230c:	b086      	sub	sp, #24
 800230e:	af00      	add	r7, sp, #0
 8002310:	60f8      	str	r0, [r7, #12]
 8002312:	607a      	str	r2, [r7, #4]
 8002314:	603b      	str	r3, [r7, #0]
 8002316:	460b      	mov	r3, r1
 8002318:	72fb      	strb	r3, [r7, #11]
  osalDbgCheckClassI();
  osalDbgCheck((usbp != NULL) && (ep <= (usbep_t)USB_MAX_ENDPOINTS));
  osalDbgAssert(!usbGetReceiveStatusI(usbp, ep), "already receiving");

  /* Marking the endpoint as active.*/
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	895a      	ldrh	r2, [r3, #10]
 800231e:	7afb      	ldrb	r3, [r7, #11]
 8002320:	2101      	movs	r1, #1
 8002322:	fa01 f303 	lsl.w	r3, r1, r3
 8002326:	b29b      	uxth	r3, r3
 8002328:	4313      	orrs	r3, r2
 800232a:	b29a      	uxth	r2, r3
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	815a      	strh	r2, [r3, #10]

  /* Setting up the transfer.*/
  /*lint -save -e661 [18.1] pclint is confused by the check on ep.*/
  osp = usbp->epc[ep]->out_state;
 8002330:	7afb      	ldrb	r3, [r7, #11]
 8002332:	68fa      	ldr	r2, [r7, #12]
 8002334:	3302      	adds	r3, #2
 8002336:	009b      	lsls	r3, r3, #2
 8002338:	4413      	add	r3, r2
 800233a:	685b      	ldr	r3, [r3, #4]
 800233c:	699b      	ldr	r3, [r3, #24]
 800233e:	617b      	str	r3, [r7, #20]
  /*lint -restore*/
  osp->rxbuf  = buf;
 8002340:	697b      	ldr	r3, [r7, #20]
 8002342:	687a      	ldr	r2, [r7, #4]
 8002344:	609a      	str	r2, [r3, #8]
  osp->rxsize = n;
 8002346:	697b      	ldr	r3, [r7, #20]
 8002348:	683a      	ldr	r2, [r7, #0]
 800234a:	601a      	str	r2, [r3, #0]
  osp->rxcnt  = 0;
 800234c:	697b      	ldr	r3, [r7, #20]
 800234e:	2200      	movs	r2, #0
 8002350:	605a      	str	r2, [r3, #4]
#if USB_USE_WAIT == TRUE
  osp->thread = NULL;
#endif

  /* Starting transfer.*/
  usb_lld_start_out(usbp, ep);
 8002352:	7afb      	ldrb	r3, [r7, #11]
 8002354:	4619      	mov	r1, r3
 8002356:	68f8      	ldr	r0, [r7, #12]
 8002358:	f003 f9fb 	bl	8005752 <usb_lld_start_out>
}
 800235c:	bf00      	nop
 800235e:	3718      	adds	r7, #24
 8002360:	46bd      	mov	sp, r7
 8002362:	bd80      	pop	{r7, pc}

08002364 <usbStartTransmitI>:
 * @param[in] n         transaction size
 *
 * @iclass
 */
void usbStartTransmitI(USBDriver *usbp, usbep_t ep,
                       const uint8_t *buf, size_t n) {
 8002364:	b580      	push	{r7, lr}
 8002366:	b086      	sub	sp, #24
 8002368:	af00      	add	r7, sp, #0
 800236a:	60f8      	str	r0, [r7, #12]
 800236c:	607a      	str	r2, [r7, #4]
 800236e:	603b      	str	r3, [r7, #0]
 8002370:	460b      	mov	r3, r1
 8002372:	72fb      	strb	r3, [r7, #11]
  osalDbgCheckClassI();
  osalDbgCheck((usbp != NULL) && (ep <= (usbep_t)USB_MAX_ENDPOINTS));
  osalDbgAssert(!usbGetTransmitStatusI(usbp, ep), "already transmitting");

  /* Marking the endpoint as active.*/
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	891a      	ldrh	r2, [r3, #8]
 8002378:	7afb      	ldrb	r3, [r7, #11]
 800237a:	2101      	movs	r1, #1
 800237c:	fa01 f303 	lsl.w	r3, r1, r3
 8002380:	b29b      	uxth	r3, r3
 8002382:	4313      	orrs	r3, r2
 8002384:	b29a      	uxth	r2, r3
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	811a      	strh	r2, [r3, #8]

  /* Setting up the transfer.*/
  /*lint -save -e661 [18.1] pclint is confused by the check on ep.*/
  isp = usbp->epc[ep]->in_state;
 800238a:	7afb      	ldrb	r3, [r7, #11]
 800238c:	68fa      	ldr	r2, [r7, #12]
 800238e:	3302      	adds	r3, #2
 8002390:	009b      	lsls	r3, r3, #2
 8002392:	4413      	add	r3, r2
 8002394:	685b      	ldr	r3, [r3, #4]
 8002396:	695b      	ldr	r3, [r3, #20]
 8002398:	617b      	str	r3, [r7, #20]
  /*lint -restore*/
  isp->txbuf  = buf;
 800239a:	697b      	ldr	r3, [r7, #20]
 800239c:	687a      	ldr	r2, [r7, #4]
 800239e:	609a      	str	r2, [r3, #8]
  isp->txsize = n;
 80023a0:	697b      	ldr	r3, [r7, #20]
 80023a2:	683a      	ldr	r2, [r7, #0]
 80023a4:	601a      	str	r2, [r3, #0]
  isp->txcnt  = 0;
 80023a6:	697b      	ldr	r3, [r7, #20]
 80023a8:	2200      	movs	r2, #0
 80023aa:	605a      	str	r2, [r3, #4]
#if USB_USE_WAIT == TRUE
  isp->thread = NULL;
#endif

  /* Starting transfer.*/
  usb_lld_start_in(usbp, ep);
 80023ac:	7afb      	ldrb	r3, [r7, #11]
 80023ae:	4619      	mov	r1, r3
 80023b0:	68f8      	ldr	r0, [r7, #12]
 80023b2:	f003 fa6d 	bl	8005890 <usb_lld_start_in>
}
 80023b6:	bf00      	nop
 80023b8:	3718      	adds	r7, #24
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bd80      	pop	{r7, pc}

080023be <_usb_reset>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void _usb_reset(USBDriver *usbp) {
 80023be:	b580      	push	{r7, lr}
 80023c0:	b084      	sub	sp, #16
 80023c2:	af00      	add	r7, sp, #0
 80023c4:	6078      	str	r0, [r7, #4]
  unsigned i;

  /* State transition.*/
  usbp->state         = USB_READY;
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	2202      	movs	r2, #2
 80023ca:	701a      	strb	r2, [r3, #0]

  /* Resetting internal state.*/
  usbp->status        = 0;
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	2200      	movs	r2, #0
 80023d0:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88
  usbp->address       = 0;
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	2200      	movs	r2, #0
 80023d8:	f883 208a 	strb.w	r2, [r3, #138]	; 0x8a
  usbp->configuration = 0;
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	2200      	movs	r2, #0
 80023e0:	f883 208b 	strb.w	r2, [r3, #139]	; 0x8b
  usbp->transmitting  = 0;
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	2200      	movs	r2, #0
 80023e8:	811a      	strh	r2, [r3, #8]
  usbp->receiving     = 0;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	2200      	movs	r2, #0
 80023ee:	815a      	strh	r2, [r3, #10]

  /* Invalidates all endpoints into the USBDriver structure.*/
  for (i = 0; i <= (unsigned)USB_MAX_ENDPOINTS; i++) {
 80023f0:	2300      	movs	r3, #0
 80023f2:	60fb      	str	r3, [r7, #12]
 80023f4:	e009      	b.n	800240a <_usb_reset+0x4c>
        osalThreadResumeI(&usbp->epc[i]->out_state->thread, MSG_RESET);
      }
      osalSysUnlockFromISR();
    }
#endif
    usbp->epc[i] = NULL;
 80023f6:	687a      	ldr	r2, [r7, #4]
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	3302      	adds	r3, #2
 80023fc:	009b      	lsls	r3, r3, #2
 80023fe:	4413      	add	r3, r2
 8002400:	2200      	movs	r2, #0
 8002402:	605a      	str	r2, [r3, #4]
  for (i = 0; i <= (unsigned)USB_MAX_ENDPOINTS; i++) {
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	3301      	adds	r3, #1
 8002408:	60fb      	str	r3, [r7, #12]
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	2b08      	cmp	r3, #8
 800240e:	d9f2      	bls.n	80023f6 <_usb_reset+0x38>
  }

  /* EP0 state machine initialization.*/
  usbp->ep0state = USB_EP0_STP_WAITING;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	2200      	movs	r2, #0
 8002414:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  /* Low level reset.*/
  usb_lld_reset(usbp);
 8002418:	6878      	ldr	r0, [r7, #4]
 800241a:	f003 f879 	bl	8005510 <usb_lld_reset>

  /* Notification of reset event.*/
  _usb_isr_invoke_event_cb(usbp, USB_EVENT_RESET);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	685b      	ldr	r3, [r3, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	2b00      	cmp	r3, #0
 8002426:	d005      	beq.n	8002434 <_usb_reset+0x76>
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	685b      	ldr	r3, [r3, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	2100      	movs	r1, #0
 8002430:	6878      	ldr	r0, [r7, #4]
 8002432:	4798      	blx	r3
}
 8002434:	bf00      	nop
 8002436:	3710      	adds	r7, #16
 8002438:	46bd      	mov	sp, r7
 800243a:	bd80      	pop	{r7, pc}

0800243c <_usb_suspend>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void _usb_suspend(USBDriver *usbp) {
 800243c:	b580      	push	{r7, lr}
 800243e:	b082      	sub	sp, #8
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]

  /* It could happen that multiple suspend events are triggered.*/
  if (usbp->state != USB_SUSPENDED) {
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	781b      	ldrb	r3, [r3, #0]
 8002448:	2b05      	cmp	r3, #5
 800244a:	d018      	beq.n	800247e <_usb_suspend+0x42>

    /* State transition, saving the current state.*/
    usbp->saved_state = usbp->state;
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	781a      	ldrb	r2, [r3, #0]
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
    usbp->state       = USB_SUSPENDED;
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	2205      	movs	r2, #5
 800245a:	701a      	strb	r2, [r3, #0]

    /* Notification of suspend event.*/
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_SUSPEND);
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	685b      	ldr	r3, [r3, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	2b00      	cmp	r3, #0
 8002464:	d005      	beq.n	8002472 <_usb_suspend+0x36>
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	685b      	ldr	r3, [r3, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	2104      	movs	r1, #4
 800246e:	6878      	ldr	r0, [r7, #4]
 8002470:	4798      	blx	r3

    /* Terminating all pending transactions.*/
    usbp->transmitting  = 0;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	2200      	movs	r2, #0
 8002476:	811a      	strh	r2, [r3, #8]
    usbp->receiving     = 0;
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	2200      	movs	r2, #0
 800247c:	815a      	strh	r2, [r3, #10]
        }
      }
    }
  #endif
  }
}
 800247e:	bf00      	nop
 8002480:	3708      	adds	r7, #8
 8002482:	46bd      	mov	sp, r7
 8002484:	bd80      	pop	{r7, pc}

08002486 <_usb_wakeup>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void _usb_wakeup(USBDriver *usbp) {
 8002486:	b580      	push	{r7, lr}
 8002488:	b082      	sub	sp, #8
 800248a:	af00      	add	r7, sp, #0
 800248c:	6078      	str	r0, [r7, #4]

  /* It could happen that multiple waakeup events are triggered.*/
  if (usbp->state == USB_SUSPENDED) {
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	781b      	ldrb	r3, [r3, #0]
 8002492:	2b05      	cmp	r3, #5
 8002494:	d10f      	bne.n	80024b6 <_usb_wakeup+0x30>

    /* State transition, returning to the previous state.*/
    usbp->state = usbp->saved_state;
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	f893 208c 	ldrb.w	r2, [r3, #140]	; 0x8c
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	701a      	strb	r2, [r3, #0]

    /* Notification of suspend event.*/
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_WAKEUP);
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	685b      	ldr	r3, [r3, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d005      	beq.n	80024b6 <_usb_wakeup+0x30>
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	685b      	ldr	r3, [r3, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	2105      	movs	r1, #5
 80024b2:	6878      	ldr	r0, [r7, #4]
 80024b4:	4798      	blx	r3
  }
}
 80024b6:	bf00      	nop
 80024b8:	3708      	adds	r7, #8
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bd80      	pop	{r7, pc}

080024be <_usb_ep0setup>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number, always zero
 *
 * @notapi
 */
void _usb_ep0setup(USBDriver *usbp, usbep_t ep) {
 80024be:	b580      	push	{r7, lr}
 80024c0:	b084      	sub	sp, #16
 80024c2:	af00      	add	r7, sp, #0
 80024c4:	6078      	str	r0, [r7, #4]
 80024c6:	460b      	mov	r3, r1
 80024c8:	70fb      	strb	r3, [r7, #3]
  size_t max;

  /* Is the EP0 state machine in the correct state for handling setup
     packets?*/
  if (usbp->ep0state != USB_EP0_STP_WAITING) {
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d003      	beq.n	80024dc <_usb_ep0setup+0x1e>
    /* This is unexpected could require handling with a warning event.*/
    /* CHTODO: handling here.*/

    /* Resetting the EP0 state machine and going ahead.*/
    usbp->ep0state = USB_EP0_STP_WAITING;
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	2200      	movs	r2, #0
 80024d8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
  }

  /* Reading the setup data into the driver buffer.*/
  usbReadSetup(usbp, ep, usbp->setup);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	f103 0280 	add.w	r2, r3, #128	; 0x80
 80024e2:	78fb      	ldrb	r3, [r7, #3]
 80024e4:	4619      	mov	r1, r3
 80024e6:	6878      	ldr	r0, [r7, #4]
 80024e8:	f003 f91c 	bl	8005724 <usb_lld_read_setup>

  /* First verify if the application has an handler installed for this
     request.*/
  /*lint -save -e9007 [13.5] No side effects, it is intentional.*/
  if ((usbp->config->requests_hook_cb == NULL) ||
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	685b      	ldr	r3, [r3, #4]
 80024f0:	689b      	ldr	r3, [r3, #8]
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d00a      	beq.n	800250c <_usb_ep0setup+0x4e>
      !(usbp->config->requests_hook_cb(usbp))) {
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	685b      	ldr	r3, [r3, #4]
 80024fa:	689b      	ldr	r3, [r3, #8]
 80024fc:	6878      	ldr	r0, [r7, #4]
 80024fe:	4798      	blx	r3
 8002500:	4603      	mov	r3, r0
 8002502:	f083 0301 	eor.w	r3, r3, #1
 8002506:	b2db      	uxtb	r3, r3
  if ((usbp->config->requests_hook_cb == NULL) ||
 8002508:	2b00      	cmp	r3, #0
 800250a:	d027      	beq.n	800255c <_usb_ep0setup+0x9e>
  /*lint -restore*/
    /* Invoking the default handler, if this fails then stalls the
       endpoint zero as error.*/
    /*lint -save -e9007 [13.5] No side effects, it is intentional.*/
    if (((usbp->setup[0] & USB_RTYPE_TYPE_MASK) != USB_RTYPE_TYPE_STD) ||
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8002512:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8002516:	2b00      	cmp	r3, #0
 8002518:	d108      	bne.n	800252c <_usb_ep0setup+0x6e>
        !default_handler(usbp)) {
 800251a:	6878      	ldr	r0, [r7, #4]
 800251c:	f7ff fc94 	bl	8001e48 <default_handler>
 8002520:	4603      	mov	r3, r0
 8002522:	f083 0301 	eor.w	r3, r3, #1
 8002526:	b2db      	uxtb	r3, r3
    if (((usbp->setup[0] & USB_RTYPE_TYPE_MASK) != USB_RTYPE_TYPE_STD) ||
 8002528:	2b00      	cmp	r3, #0
 800252a:	d017      	beq.n	800255c <_usb_ep0setup+0x9e>
    /*lint -restore*/
      /* Error response, the state machine goes into an error state, the low
         level layer will have to reset it to USB_EP0_WAITING_SETUP after
         receiving a SETUP packet.*/
      usb_lld_stall_in(usbp, 0);
 800252c:	2100      	movs	r1, #0
 800252e:	6878      	ldr	r0, [r7, #4]
 8002530:	f003 fa7a 	bl	8005a28 <usb_lld_stall_in>
      usb_lld_stall_out(usbp, 0);
 8002534:	2100      	movs	r1, #0
 8002536:	6878      	ldr	r0, [r7, #4]
 8002538:	f003 fa59 	bl	80059ee <usb_lld_stall_out>
      _usb_isr_invoke_event_cb(usbp, USB_EVENT_STALLED);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	685b      	ldr	r3, [r3, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	2b00      	cmp	r3, #0
 8002544:	d005      	beq.n	8002552 <_usb_ep0setup+0x94>
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	685b      	ldr	r3, [r3, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	2106      	movs	r1, #6
 800254e:	6878      	ldr	r0, [r7, #4]
 8002550:	4798      	blx	r3
      usbp->ep0state = USB_EP0_ERROR;
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	2206      	movs	r2, #6
 8002556:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
      return;
 800255a:	e05b      	b.n	8002614 <_usb_ep0setup+0x156>
  }
#endif
  /* Transfer preparation. The request handler must have populated
     correctly the fields ep0next, ep0n and ep0endcb using the macro
     usbSetupTransfer().*/
  max = (size_t)get_hword(&usbp->setup[6]);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	3386      	adds	r3, #134	; 0x86
 8002560:	4618      	mov	r0, r3
 8002562:	f7ff fc3a 	bl	8001dda <get_hword>
 8002566:	4603      	mov	r3, r0
 8002568:	60fb      	str	r3, [r7, #12]
  /* The transfer size cannot exceed the specified amount.*/
  if (usbp->ep0n > max) {
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800256e:	68fa      	ldr	r2, [r7, #12]
 8002570:	429a      	cmp	r2, r3
 8002572:	d202      	bcs.n	800257a <_usb_ep0setup+0xbc>
    usbp->ep0n = max;
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	68fa      	ldr	r2, [r7, #12]
 8002578:	679a      	str	r2, [r3, #120]	; 0x78
  }
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8002580:	b25b      	sxtb	r3, r3
 8002582:	2b00      	cmp	r3, #0
 8002584:	da23      	bge.n	80025ce <_usb_ep0setup+0x110>
    /* IN phase.*/
    if (usbp->ep0n != 0U) {
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800258a:	2b00      	cmp	r3, #0
 800258c:	d010      	beq.n	80025b0 <_usb_ep0setup+0xf2>
      /* Starts the transmit phase.*/
      usbp->ep0state = USB_EP0_IN_TX;
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	2209      	movs	r2, #9
 8002592:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
      osalSysLockFromISR();
 8002596:	f7ff fc14 	bl	8001dc2 <osalSysLockFromISR>
      usbStartTransmitI(usbp, 0, usbp->ep0next, usbp->ep0n);
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80025a2:	2100      	movs	r1, #0
 80025a4:	6878      	ldr	r0, [r7, #4]
 80025a6:	f7ff fedd 	bl	8002364 <usbStartTransmitI>
      osalSysUnlockFromISR();
 80025aa:	f7ff fc10 	bl	8001dce <osalSysUnlockFromISR>
 80025ae:	e031      	b.n	8002614 <_usb_ep0setup+0x156>
    }
    else {
      /* No transmission phase, directly receiving the zero sized status
         packet.*/
      usbp->ep0state = USB_EP0_OUT_WAITING_STS;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	2214      	movs	r2, #20
 80025b4:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
#if (USB_EP0_STATUS_STAGE == USB_EP0_STATUS_STAGE_SW)
      osalSysLockFromISR();
 80025b8:	f7ff fc03 	bl	8001dc2 <osalSysLockFromISR>
      usbStartReceiveI(usbp, 0, NULL, 0);
 80025bc:	2300      	movs	r3, #0
 80025be:	2200      	movs	r2, #0
 80025c0:	2100      	movs	r1, #0
 80025c2:	6878      	ldr	r0, [r7, #4]
 80025c4:	f7ff fea1 	bl	800230a <usbStartReceiveI>
      osalSysUnlockFromISR();
 80025c8:	f7ff fc01 	bl	8001dce <osalSysUnlockFromISR>
 80025cc:	e022      	b.n	8002614 <_usb_ep0setup+0x156>
#endif
    }
  }
  else {
    /* OUT phase.*/
    if (usbp->ep0n != 0U) {
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d010      	beq.n	80025f8 <_usb_ep0setup+0x13a>
      /* Starts the receive phase.*/
      usbp->ep0state = USB_EP0_OUT_RX;
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	2215      	movs	r2, #21
 80025da:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
      osalSysLockFromISR();
 80025de:	f7ff fbf0 	bl	8001dc2 <osalSysLockFromISR>
      usbStartReceiveI(usbp, 0, (uint8_t *)usbp->ep0next, usbp->ep0n);
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80025ea:	2100      	movs	r1, #0
 80025ec:	6878      	ldr	r0, [r7, #4]
 80025ee:	f7ff fe8c 	bl	800230a <usbStartReceiveI>
      osalSysUnlockFromISR();
 80025f2:	f7ff fbec 	bl	8001dce <osalSysUnlockFromISR>
 80025f6:	e00d      	b.n	8002614 <_usb_ep0setup+0x156>
    }
    else {
      /* No receive phase, directly sending the zero sized status
         packet.*/
      usbp->ep0state = USB_EP0_IN_SENDING_STS;
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	220b      	movs	r2, #11
 80025fc:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
#if (USB_EP0_STATUS_STAGE == USB_EP0_STATUS_STAGE_SW)
      osalSysLockFromISR();
 8002600:	f7ff fbdf 	bl	8001dc2 <osalSysLockFromISR>
      usbStartTransmitI(usbp, 0, NULL, 0);
 8002604:	2300      	movs	r3, #0
 8002606:	2200      	movs	r2, #0
 8002608:	2100      	movs	r1, #0
 800260a:	6878      	ldr	r0, [r7, #4]
 800260c:	f7ff feaa 	bl	8002364 <usbStartTransmitI>
      osalSysUnlockFromISR();
 8002610:	f7ff fbdd 	bl	8001dce <osalSysUnlockFromISR>
#else
      usb_lld_end_setup(usbp, ep);
#endif
    }
  }
}
 8002614:	3710      	adds	r7, #16
 8002616:	46bd      	mov	sp, r7
 8002618:	bd80      	pop	{r7, pc}
	...

0800261c <_usb_ep0in>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number, always zero
 *
 * @notapi
 */
void _usb_ep0in(USBDriver *usbp, usbep_t ep) {
 800261c:	b580      	push	{r7, lr}
 800261e:	b084      	sub	sp, #16
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
 8002624:	460b      	mov	r3, r1
 8002626:	70fb      	strb	r3, [r7, #3]
  size_t max;

  (void)ep;
  switch (usbp->ep0state) {
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800262e:	2b15      	cmp	r3, #21
 8002630:	f200 808b 	bhi.w	800274a <_usb_ep0in+0x12e>
 8002634:	a201      	add	r2, pc, #4	; (adr r2, 800263c <_usb_ep0in+0x20>)
 8002636:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800263a:	bf00      	nop
 800263c:	0800271b 	.word	0x0800271b
 8002640:	0800274b 	.word	0x0800274b
 8002644:	0800274b 	.word	0x0800274b
 8002648:	0800274b 	.word	0x0800274b
 800264c:	0800274b 	.word	0x0800274b
 8002650:	0800274b 	.word	0x0800274b
 8002654:	0800271b 	.word	0x0800271b
 8002658:	0800274b 	.word	0x0800274b
 800265c:	0800274b 	.word	0x0800274b
 8002660:	08002695 	.word	0x08002695
 8002664:	080026e3 	.word	0x080026e3
 8002668:	08002701 	.word	0x08002701
 800266c:	0800274b 	.word	0x0800274b
 8002670:	0800274b 	.word	0x0800274b
 8002674:	0800274b 	.word	0x0800274b
 8002678:	0800274b 	.word	0x0800274b
 800267c:	0800274b 	.word	0x0800274b
 8002680:	0800274b 	.word	0x0800274b
 8002684:	0800274b 	.word	0x0800274b
 8002688:	0800274b 	.word	0x0800274b
 800268c:	0800271b 	.word	0x0800271b
 8002690:	0800271b 	.word	0x0800271b
  case USB_EP0_IN_TX:
    max = (size_t)get_hword(&usbp->setup[6]);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	3386      	adds	r3, #134	; 0x86
 8002698:	4618      	mov	r0, r3
 800269a:	f7ff fb9e 	bl	8001dda <get_hword>
 800269e:	4603      	mov	r3, r0
 80026a0:	60fb      	str	r3, [r7, #12]
    /* If the transmitted size is less than the requested size and it is a
       multiple of the maximum packet size then a zero size packet must be
       transmitted.*/
    if ((usbp->ep0n < max) &&
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80026a6:	68fa      	ldr	r2, [r7, #12]
 80026a8:	429a      	cmp	r2, r3
 80026aa:	d91a      	bls.n	80026e2 <_usb_ep0in+0xc6>
        ((usbp->ep0n % usbp->epc[0]->in_maxsize) == 0U)) {
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80026b0:	687a      	ldr	r2, [r7, #4]
 80026b2:	68d2      	ldr	r2, [r2, #12]
 80026b4:	8a12      	ldrh	r2, [r2, #16]
 80026b6:	fbb3 f1f2 	udiv	r1, r3, r2
 80026ba:	fb01 f202 	mul.w	r2, r1, r2
 80026be:	1a9b      	subs	r3, r3, r2
    if ((usbp->ep0n < max) &&
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d10e      	bne.n	80026e2 <_usb_ep0in+0xc6>
      osalSysLockFromISR();
 80026c4:	f7ff fb7d 	bl	8001dc2 <osalSysLockFromISR>
      usbStartTransmitI(usbp, 0, NULL, 0);
 80026c8:	2300      	movs	r3, #0
 80026ca:	2200      	movs	r2, #0
 80026cc:	2100      	movs	r1, #0
 80026ce:	6878      	ldr	r0, [r7, #4]
 80026d0:	f7ff fe48 	bl	8002364 <usbStartTransmitI>
      osalSysUnlockFromISR();
 80026d4:	f7ff fb7b 	bl	8001dce <osalSysUnlockFromISR>
      usbp->ep0state = USB_EP0_IN_WAITING_TX0;
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	220a      	movs	r2, #10
 80026dc:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
      return;
 80026e0:	e033      	b.n	800274a <_usb_ep0in+0x12e>
    }
    /* Falls through.*/
  case USB_EP0_IN_WAITING_TX0:
    /* Transmit phase over, receiving the zero sized status packet.*/
    usbp->ep0state = USB_EP0_OUT_WAITING_STS;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	2214      	movs	r2, #20
 80026e6:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
#if (USB_EP0_STATUS_STAGE == USB_EP0_STATUS_STAGE_SW)
    osalSysLockFromISR();
 80026ea:	f7ff fb6a 	bl	8001dc2 <osalSysLockFromISR>
    usbStartReceiveI(usbp, 0, NULL, 0);
 80026ee:	2300      	movs	r3, #0
 80026f0:	2200      	movs	r2, #0
 80026f2:	2100      	movs	r1, #0
 80026f4:	6878      	ldr	r0, [r7, #4]
 80026f6:	f7ff fe08 	bl	800230a <usbStartReceiveI>
    osalSysUnlockFromISR();
 80026fa:	f7ff fb68 	bl	8001dce <osalSysUnlockFromISR>
#else
    usb_lld_end_setup(usbp, ep);
#endif
    return;
 80026fe:	e024      	b.n	800274a <_usb_ep0in+0x12e>
  case USB_EP0_IN_SENDING_STS:
    /* Status packet sent, invoking the callback if defined.*/
    if (usbp->ep0endcb != NULL) {
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002704:	2b00      	cmp	r3, #0
 8002706:	d003      	beq.n	8002710 <_usb_ep0in+0xf4>
      usbp->ep0endcb(usbp);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800270c:	6878      	ldr	r0, [r7, #4]
 800270e:	4798      	blx	r3
    }
    usbp->ep0state = USB_EP0_STP_WAITING;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	2200      	movs	r2, #0
 8002714:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
    return;
 8002718:	e017      	b.n	800274a <_usb_ep0in+0x12e>
    /* Falls through.*/
  case USB_EP0_ERROR:
    /* Error response, the state machine goes into an error state, the low
       level layer will have to reset it to USB_EP0_WAITING_SETUP after
       receiving a SETUP packet.*/
    usb_lld_stall_in(usbp, 0);
 800271a:	2100      	movs	r1, #0
 800271c:	6878      	ldr	r0, [r7, #4]
 800271e:	f003 f983 	bl	8005a28 <usb_lld_stall_in>
    usb_lld_stall_out(usbp, 0);
 8002722:	2100      	movs	r1, #0
 8002724:	6878      	ldr	r0, [r7, #4]
 8002726:	f003 f962 	bl	80059ee <usb_lld_stall_out>
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_STALLED);
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	685b      	ldr	r3, [r3, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	2b00      	cmp	r3, #0
 8002732:	d005      	beq.n	8002740 <_usb_ep0in+0x124>
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	685b      	ldr	r3, [r3, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	2106      	movs	r1, #6
 800273c:	6878      	ldr	r0, [r7, #4]
 800273e:	4798      	blx	r3
    usbp->ep0state = USB_EP0_ERROR;
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	2206      	movs	r2, #6
 8002744:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
    return;
 8002748:	bf00      	nop
  default:
    osalDbgAssert(false, "EP0 state machine invalid state");
  }
}
 800274a:	3710      	adds	r7, #16
 800274c:	46bd      	mov	sp, r7
 800274e:	bd80      	pop	{r7, pc}

08002750 <_usb_ep0out>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number, always zero
 *
 * @notapi
 */
void _usb_ep0out(USBDriver *usbp, usbep_t ep) {
 8002750:	b580      	push	{r7, lr}
 8002752:	b082      	sub	sp, #8
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
 8002758:	460b      	mov	r3, r1
 800275a:	70fb      	strb	r3, [r7, #3]

  (void)ep;
  switch (usbp->ep0state) {
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8002762:	2b15      	cmp	r3, #21
 8002764:	d869      	bhi.n	800283a <_usb_ep0out+0xea>
 8002766:	a201      	add	r2, pc, #4	; (adr r2, 800276c <_usb_ep0out+0x1c>)
 8002768:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800276c:	08002809 	.word	0x08002809
 8002770:	0800283b 	.word	0x0800283b
 8002774:	0800283b 	.word	0x0800283b
 8002778:	0800283b 	.word	0x0800283b
 800277c:	0800283b 	.word	0x0800283b
 8002780:	0800283b 	.word	0x0800283b
 8002784:	08002809 	.word	0x08002809
 8002788:	0800283b 	.word	0x0800283b
 800278c:	0800283b 	.word	0x0800283b
 8002790:	08002809 	.word	0x08002809
 8002794:	08002809 	.word	0x08002809
 8002798:	08002809 	.word	0x08002809
 800279c:	0800283b 	.word	0x0800283b
 80027a0:	0800283b 	.word	0x0800283b
 80027a4:	0800283b 	.word	0x0800283b
 80027a8:	0800283b 	.word	0x0800283b
 80027ac:	0800283b 	.word	0x0800283b
 80027b0:	0800283b 	.word	0x0800283b
 80027b4:	0800283b 	.word	0x0800283b
 80027b8:	0800283b 	.word	0x0800283b
 80027bc:	080027e3 	.word	0x080027e3
 80027c0:	080027c5 	.word	0x080027c5
  case USB_EP0_OUT_RX:
    /* Receive phase over, sending the zero sized status packet.*/
    usbp->ep0state = USB_EP0_IN_SENDING_STS;
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	220b      	movs	r2, #11
 80027c8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
#if (USB_EP0_STATUS_STAGE == USB_EP0_STATUS_STAGE_SW)
    osalSysLockFromISR();
 80027cc:	f7ff faf9 	bl	8001dc2 <osalSysLockFromISR>
    usbStartTransmitI(usbp, 0, NULL, 0);
 80027d0:	2300      	movs	r3, #0
 80027d2:	2200      	movs	r2, #0
 80027d4:	2100      	movs	r1, #0
 80027d6:	6878      	ldr	r0, [r7, #4]
 80027d8:	f7ff fdc4 	bl	8002364 <usbStartTransmitI>
    osalSysUnlockFromISR();
 80027dc:	f7ff faf7 	bl	8001dce <osalSysUnlockFromISR>
#else
    usb_lld_end_setup(usbp, ep);
#endif
    return;
 80027e0:	e02b      	b.n	800283a <_usb_ep0out+0xea>
  case USB_EP0_OUT_WAITING_STS:
    /* Status packet received, it must be zero sized, invoking the callback
       if defined.*/
#if (USB_EP0_STATUS_STAGE == USB_EP0_STATUS_STAGE_SW)
    if (usbGetReceiveTransactionSizeX(usbp, 0) != 0U) {
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	68db      	ldr	r3, [r3, #12]
 80027e6:	699b      	ldr	r3, [r3, #24]
 80027e8:	685b      	ldr	r3, [r3, #4]
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d124      	bne.n	8002838 <_usb_ep0out+0xe8>
      break;
    }
#endif
    if (usbp->ep0endcb != NULL) {
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d003      	beq.n	80027fe <_usb_ep0out+0xae>
      usbp->ep0endcb(usbp);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80027fa:	6878      	ldr	r0, [r7, #4]
 80027fc:	4798      	blx	r3
    }
    usbp->ep0state = USB_EP0_STP_WAITING;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	2200      	movs	r2, #0
 8002802:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
    return;
 8002806:	e018      	b.n	800283a <_usb_ep0out+0xea>
    /* Falls through.*/
  case USB_EP0_ERROR:
    /* Error response, the state machine goes into an error state, the low
       level layer will have to reset it to USB_EP0_WAITING_SETUP after
       receiving a SETUP packet.*/
    usb_lld_stall_in(usbp, 0);
 8002808:	2100      	movs	r1, #0
 800280a:	6878      	ldr	r0, [r7, #4]
 800280c:	f003 f90c 	bl	8005a28 <usb_lld_stall_in>
    usb_lld_stall_out(usbp, 0);
 8002810:	2100      	movs	r1, #0
 8002812:	6878      	ldr	r0, [r7, #4]
 8002814:	f003 f8eb 	bl	80059ee <usb_lld_stall_out>
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_STALLED);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	685b      	ldr	r3, [r3, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	2b00      	cmp	r3, #0
 8002820:	d005      	beq.n	800282e <_usb_ep0out+0xde>
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	685b      	ldr	r3, [r3, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	2106      	movs	r1, #6
 800282a:	6878      	ldr	r0, [r7, #4]
 800282c:	4798      	blx	r3
    usbp->ep0state = USB_EP0_ERROR;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	2206      	movs	r2, #6
 8002832:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
    return;
 8002836:	e000      	b.n	800283a <_usb_ep0out+0xea>
      break;
 8002838:	bf00      	nop
  default:
    osalDbgAssert(false, "EP0 state machine invalid state");
  }
}
 800283a:	3708      	adds	r7, #8
 800283c:	46bd      	mov	sp, r7
 800283e:	bd80      	pop	{r7, pc}

08002840 <halCommunityInit>:
/**
 * @brief   HAL initialization (community part).
 *
 * @init
 */
void halCommunityInit(void) {
 8002840:	b580      	push	{r7, lr}
 8002842:	af00      	add	r7, sp, #0
#if HAL_USE_COMP || defined(__DOXYGEN__)
  compInit();
#endif

#if HAL_USE_FSMC || defined(__DOXYGEN__)
  fsmcInit();
 8002844:	f000 f802 	bl	800284c <fsmcInit>
#endif
}
 8002848:	bf00      	nop
 800284a:	bd80      	pop	{r7, pc}

0800284c <fsmcInit>:
/**
 * @brief   Low level FSMC driver initialization.
 *
 * @notapi
 */
void fsmcInit(void) {
 800284c:	b480      	push	{r7}
 800284e:	af00      	add	r7, sp, #0

  if (FSMCD1.state == FSMC_UNINIT) {
 8002850:	4b06      	ldr	r3, [pc, #24]	; (800286c <fsmcInit+0x20>)
 8002852:	781b      	ldrb	r3, [r3, #0]
 8002854:	2b00      	cmp	r3, #0
 8002856:	d105      	bne.n	8002864 <fsmcInit+0x18>
    FSMCD1.state  = FSMC_STOP;
 8002858:	4b04      	ldr	r3, [pc, #16]	; (800286c <fsmcInit+0x20>)
 800285a:	2201      	movs	r2, #1
 800285c:	701a      	strb	r2, [r3, #0]
     defined(STM32F745xx) || defined(STM32F746xx) || \
     defined(STM32F756xx) || defined(STM32F767xx) || \
     defined(STM32F769xx) || defined(STM32F777xx) || \
     defined(STM32F779xx)  || defined(STM32H743xx))
  #if STM32_SDRAM_USE_SDRAM1 || STM32_SDRAM_USE_SDRAM2
    FSMCD1.sdram = (FSMC_SDRAM_TypeDef *)FSMC_Bank5_6_R_BASE;
 800285e:	4b03      	ldr	r3, [pc, #12]	; (800286c <fsmcInit+0x20>)
 8002860:	4a03      	ldr	r2, [pc, #12]	; (8002870 <fsmcInit+0x24>)
 8002862:	605a      	str	r2, [r3, #4]
  #endif
#endif
#endif
  }
}
 8002864:	bf00      	nop
 8002866:	46bd      	mov	sp, r7
 8002868:	bc80      	pop	{r7}
 800286a:	4770      	bx	lr
 800286c:	240006f0 	.word	0x240006f0
 8002870:	52004140 	.word	0x52004140

08002874 <Vector100>:
/**
 * @brief   FSMC shared interrupt handler.
 *
 * @notapi
 */
CH_IRQ_HANDLER(STM32_FSMC_HANDLER) {
 8002874:	b580      	push	{r7, lr}
 8002876:	af00      	add	r7, sp, #0

  CH_IRQ_PROLOGUE();
 8002878:	4804      	ldr	r0, [pc, #16]	; (800288c <Vector100+0x18>)
 800287a:	f004 fa1d 	bl	8006cb8 <__trace_isr_enter>
  if (FSMCD1.nand2->SR & FSMC_SR_ISR_MASK) {
    NANDD2.isr_handler(&NANDD2);
  }
#endif
#endif
  CH_IRQ_EPILOGUE();
 800287e:	4803      	ldr	r0, [pc, #12]	; (800288c <Vector100+0x18>)
 8002880:	f004 fa54 	bl	8006d2c <__trace_isr_leave>
 8002884:	f005 fd5c 	bl	8008340 <__port_irq_epilogue>
}
 8002888:	bf00      	nop
 800288a:	bd80      	pop	{r7, pc}
 800288c:	0800eef4 	.word	0x0800eef4

08002890 <nvicEnableVector>:
 * @brief   Sets the priority of an interrupt handler and enables it.
 *
 * @param[in] n         the interrupt number
 * @param[in] prio      the interrupt priority
 */
void nvicEnableVector(uint32_t n, uint32_t prio) {
 8002890:	b480      	push	{r7}
 8002892:	b083      	sub	sp, #12
 8002894:	af00      	add	r7, sp, #0
 8002896:	6078      	str	r0, [r7, #4]
 8002898:	6039      	str	r1, [r7, #0]
#if defined(__CORE_CM0_H_GENERIC) || defined(__CORE_CM0PLUS_H_GENERIC) ||   \
    defined(__CORE_CM23_H_GENERIC)
  NVIC->__IPR[_IP_IDX(n)] = (NVIC->__IPR[_IP_IDX(n)] & ~(0xFFU << _BIT_SHIFT(n))) |
                            (NVIC_PRIORITY_MASK(prio) << _BIT_SHIFT(n));
#else
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 800289a:	683b      	ldr	r3, [r7, #0]
 800289c:	b2db      	uxtb	r3, r3
 800289e:	4a12      	ldr	r2, [pc, #72]	; (80028e8 <nvicEnableVector+0x58>)
 80028a0:	011b      	lsls	r3, r3, #4
 80028a2:	b2d9      	uxtb	r1, r3
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	4413      	add	r3, r2
 80028a8:	f503 7340 	add.w	r3, r3, #768	; 0x300
 80028ac:	460a      	mov	r2, r1
 80028ae:	701a      	strb	r2, [r3, #0]
#endif
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	f003 021f 	and.w	r2, r3, #31
 80028b6:	490c      	ldr	r1, [pc, #48]	; (80028e8 <nvicEnableVector+0x58>)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	095b      	lsrs	r3, r3, #5
 80028bc:	2001      	movs	r0, #1
 80028be:	fa00 f202 	lsl.w	r2, r0, r2
 80028c2:	3360      	adds	r3, #96	; 0x60
 80028c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  NVIC->__ISER[n >> 5U] = 1U << (n & 0x1FU);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	f003 021f 	and.w	r2, r3, #31
 80028ce:	4906      	ldr	r1, [pc, #24]	; (80028e8 <nvicEnableVector+0x58>)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	095b      	lsrs	r3, r3, #5
 80028d4:	2001      	movs	r0, #1
 80028d6:	fa00 f202 	lsl.w	r2, r0, r2
 80028da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#if defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3)
  /* If the IRQ is enabled from secure mode then it is marked as secure
     interrupt in ITNS.*/
  NVIC->__ITNS[n >> 5U] &= ~(1U << (n & 0x1FU));
#endif
}
 80028de:	bf00      	nop
 80028e0:	370c      	adds	r7, #12
 80028e2:	46bd      	mov	sp, r7
 80028e4:	bc80      	pop	{r7}
 80028e6:	4770      	bx	lr
 80028e8:	e000e100 	.word	0xe000e100

080028ec <nvicDisableVector>:
/**
 * @brief   Disables an interrupt handler.
 *
 * @param[in] n         the interrupt number
 */
void nvicDisableVector(uint32_t n) {
 80028ec:	b480      	push	{r7}
 80028ee:	b083      	sub	sp, #12
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]

  NVIC->__ICER[n >> 5U] = 1U << (n & 0x1FU);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	f003 021f 	and.w	r2, r3, #31
 80028fa:	4910      	ldr	r1, [pc, #64]	; (800293c <nvicDisableVector+0x50>)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	095b      	lsrs	r3, r3, #5
 8002900:	2001      	movs	r0, #1
 8002902:	fa00 f202 	lsl.w	r2, r0, r2
 8002906:	3320      	adds	r3, #32
 8002908:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	f003 021f 	and.w	r2, r3, #31
 8002912:	490a      	ldr	r1, [pc, #40]	; (800293c <nvicDisableVector+0x50>)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	095b      	lsrs	r3, r3, #5
 8002918:	2001      	movs	r0, #1
 800291a:	fa00 f202 	lsl.w	r2, r0, r2
 800291e:	3360      	adds	r3, #96	; 0x60
 8002920:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#if defined(__CORE_CM0_H_GENERIC) || defined(__CORE_CM0PLUS_H_GENERIC) ||   \
    defined(__CORE_CM23_H_GENERIC)
  NVIC->__IPR[_IP_IDX(n)] = NVIC->__IPR[_IP_IDX(n)] & ~(0xFFU << _BIT_SHIFT(n));
#else
  NVIC->__IPR[n] = 0U;
 8002924:	4a05      	ldr	r2, [pc, #20]	; (800293c <nvicDisableVector+0x50>)
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	4413      	add	r3, r2
 800292a:	f503 7340 	add.w	r3, r3, #768	; 0x300
 800292e:	2200      	movs	r2, #0
 8002930:	701a      	strb	r2, [r3, #0]
#endif
#if defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3)
  /* Marked as not secure again.*/
  NVIC->__ITNS[n >> 5U] |= 1U << (n & 0x1FU);
#endif
}
 8002932:	bf00      	nop
 8002934:	370c      	adds	r7, #12
 8002936:	46bd      	mov	sp, r7
 8002938:	bc80      	pop	{r7}
 800293a:	4770      	bx	lr
 800293c:	e000e100 	.word	0xe000e100

08002940 <exti0_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti0_irq_init(void) {
 8002940:	b480      	push	{r7}
 8002942:	af00      	add	r7, sp, #0
#if (HAL_USE_PAL && (PAL_USE_WAIT || PAL_USE_CALLBACKS))
  nvicEnableVector(STM32_EXTI0_NUMBER, STM32_IRQ_EXTI0_PRIORITY);
#endif
}
 8002944:	bf00      	nop
 8002946:	46bd      	mov	sp, r7
 8002948:	bc80      	pop	{r7}
 800294a:	4770      	bx	lr

0800294c <exti1_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti1_irq_init(void) {
 800294c:	b480      	push	{r7}
 800294e:	af00      	add	r7, sp, #0
#if (HAL_USE_PAL && (PAL_USE_WAIT || PAL_USE_CALLBACKS))
  nvicEnableVector(STM32_EXTI1_NUMBER, STM32_IRQ_EXTI1_PRIORITY);
#endif
}
 8002950:	bf00      	nop
 8002952:	46bd      	mov	sp, r7
 8002954:	bc80      	pop	{r7}
 8002956:	4770      	bx	lr

08002958 <exti2_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti2_irq_init(void) {
 8002958:	b480      	push	{r7}
 800295a:	af00      	add	r7, sp, #0
#if (HAL_USE_PAL && (PAL_USE_WAIT || PAL_USE_CALLBACKS))
  nvicEnableVector(STM32_EXTI2_NUMBER, STM32_IRQ_EXTI2_PRIORITY);
#endif
}
 800295c:	bf00      	nop
 800295e:	46bd      	mov	sp, r7
 8002960:	bc80      	pop	{r7}
 8002962:	4770      	bx	lr

08002964 <exti3_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti3_irq_init(void) {
 8002964:	b480      	push	{r7}
 8002966:	af00      	add	r7, sp, #0
#if (HAL_USE_PAL && (PAL_USE_WAIT || PAL_USE_CALLBACKS))
  nvicEnableVector(STM32_EXTI3_NUMBER, STM32_IRQ_EXTI3_PRIORITY);
#endif
}
 8002968:	bf00      	nop
 800296a:	46bd      	mov	sp, r7
 800296c:	bc80      	pop	{r7}
 800296e:	4770      	bx	lr

08002970 <exti4_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti4_irq_init(void) {
 8002970:	b480      	push	{r7}
 8002972:	af00      	add	r7, sp, #0
#if (HAL_USE_PAL && (PAL_USE_WAIT || PAL_USE_CALLBACKS))
  nvicEnableVector(STM32_EXTI4_NUMBER, STM32_IRQ_EXTI4_PRIORITY);
#endif
}
 8002974:	bf00      	nop
 8002976:	46bd      	mov	sp, r7
 8002978:	bc80      	pop	{r7}
 800297a:	4770      	bx	lr

0800297c <exti5_9_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti5_9_irq_init(void) {
 800297c:	b480      	push	{r7}
 800297e:	af00      	add	r7, sp, #0
#if (HAL_USE_PAL && (PAL_USE_WAIT || PAL_USE_CALLBACKS))
  nvicEnableVector(STM32_EXTI5_9_NUMBER, STM32_IRQ_EXTI5_9_PRIORITY);
#endif
}
 8002980:	bf00      	nop
 8002982:	46bd      	mov	sp, r7
 8002984:	bc80      	pop	{r7}
 8002986:	4770      	bx	lr

08002988 <exti10_15_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti10_15_irq_init(void) {
 8002988:	b480      	push	{r7}
 800298a:	af00      	add	r7, sp, #0
#if (HAL_USE_PAL && (PAL_USE_WAIT || PAL_USE_CALLBACKS))
  nvicEnableVector(STM32_EXTI10_15_NUMBER, STM32_IRQ_EXTI10_15_PRIORITY);
#endif
}
 800298c:	bf00      	nop
 800298e:	46bd      	mov	sp, r7
 8002990:	bc80      	pop	{r7}
 8002992:	4770      	bx	lr

08002994 <exti16_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti16_irq_init(void) {
 8002994:	b480      	push	{r7}
 8002996:	af00      	add	r7, sp, #0
#if defined(STM32_EXTI16_IS_USED)
  nvicEnableVector(STM32_EXTI16_NUMBER, STM32_IRQ_EXTI16_PRIORITY);
#endif
}
 8002998:	bf00      	nop
 800299a:	46bd      	mov	sp, r7
 800299c:	bc80      	pop	{r7}
 800299e:	4770      	bx	lr

080029a0 <exti17_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti17_irq_init(void) {
 80029a0:	b480      	push	{r7}
 80029a2:	af00      	add	r7, sp, #0
#if defined(STM32_EXTI17_IS_USED)
  nvicEnableVector(STM32_EXTI17_NUMBER, STM32_IRQ_EXTI17_PRIORITY);
#endif
}
 80029a4:	bf00      	nop
 80029a6:	46bd      	mov	sp, r7
 80029a8:	bc80      	pop	{r7}
 80029aa:	4770      	bx	lr

080029ac <exti18_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti18_irq_init(void) {
 80029ac:	b480      	push	{r7}
 80029ae:	af00      	add	r7, sp, #0
#if defined(STM32_EXTI18_IS_USED)
  nvicEnableVector(STM32_EXTI18_NUMBER, STM32_IRQ_EXTI18_PRIORITY);
#endif
}
 80029b0:	bf00      	nop
 80029b2:	46bd      	mov	sp, r7
 80029b4:	bc80      	pop	{r7}
 80029b6:	4770      	bx	lr

080029b8 <exti19_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti19_irq_init(void) {
 80029b8:	b480      	push	{r7}
 80029ba:	af00      	add	r7, sp, #0
#if defined(STM32_EXTI19_IS_USED)
  nvicEnableVector(STM32_EXTI19_NUMBER, STM32_IRQ_EXTI19_PRIORITY);
#endif
}
 80029bc:	bf00      	nop
 80029be:	46bd      	mov	sp, r7
 80029c0:	bc80      	pop	{r7}
 80029c2:	4770      	bx	lr

080029c4 <exti20_exti21_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti20_exti21_irq_init(void) {
 80029c4:	b480      	push	{r7}
 80029c6:	af00      	add	r7, sp, #0
#if defined(STM32_EXTI20_IS_USED) || defined(STM32_EXTI21_IS_USED)
  nvicEnableVector(STM32_EXTI20_21_NUMBER, STM32_IRQ_EXTI20_21_PRIORITY);
#endif
}
 80029c8:	bf00      	nop
 80029ca:	46bd      	mov	sp, r7
 80029cc:	bc80      	pop	{r7}
 80029ce:	4770      	bx	lr

080029d0 <fdcan1_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void fdcan1_irq_init(void) {
 80029d0:	b480      	push	{r7}
 80029d2:	af00      	add	r7, sp, #0
#if STM32_FDCAN1_IS_USED
  nvicEnableVector(STM32_FDCAN1_IT0_NUMBER, STM32_IRQ_FDCAN1_PRIORITY);
#endif
}
 80029d4:	bf00      	nop
 80029d6:	46bd      	mov	sp, r7
 80029d8:	bc80      	pop	{r7}
 80029da:	4770      	bx	lr

080029dc <fdcan2_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void fdcan2_irq_init(void) {
 80029dc:	b480      	push	{r7}
 80029de:	af00      	add	r7, sp, #0
#if STM32_FDCAN2_IS_USED
  nvicEnableVector(STM32_FDCAN2_IT0_NUMBER, STM32_IRQ_FDCAN2_PRIORITY);
#endif
}
 80029e0:	bf00      	nop
 80029e2:	46bd      	mov	sp, r7
 80029e4:	bc80      	pop	{r7}
 80029e6:	4770      	bx	lr

080029e8 <fdcan3_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void fdcan3_irq_init(void) {
 80029e8:	b480      	push	{r7}
 80029ea:	af00      	add	r7, sp, #0
#if STM32_FDCAN3_IS_USED
  nvicEnableVector(STM32_FDCAN3_IT0_NUMBER, STM32_IRQ_FDCAN3_PRIORITY);
#endif
}
 80029ec:	bf00      	nop
 80029ee:	46bd      	mov	sp, r7
 80029f0:	bc80      	pop	{r7}
 80029f2:	4770      	bx	lr

080029f4 <quadspi1_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void quadspi1_irq_init(void) {
 80029f4:	b480      	push	{r7}
 80029f6:	af00      	add	r7, sp, #0
#if STM32_QUADSPI1_IS_USED
  nvicEnableVector(STM32_QUADSPI1_NUMBER, STM32_IRQ_QUADSPI1_PRIORITY);
#endif
}
 80029f8:	bf00      	nop
 80029fa:	46bd      	mov	sp, r7
 80029fc:	bc80      	pop	{r7}
 80029fe:	4770      	bx	lr

08002a00 <sdmmc1_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void sdmmc1_irq_init(void) {
 8002a00:	b480      	push	{r7}
 8002a02:	af00      	add	r7, sp, #0
#if STM32_SDMMC1_IS_USED
  nvicEnableVector(STM32_SDMMC1_NUMBER, STM32_IRQ_SDMMC1_PRIORITY);
#endif
}
 8002a04:	bf00      	nop
 8002a06:	46bd      	mov	sp, r7
 8002a08:	bc80      	pop	{r7}
 8002a0a:	4770      	bx	lr

08002a0c <sdmmc2_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void sdmmc2_irq_init(void) {
 8002a0c:	b480      	push	{r7}
 8002a0e:	af00      	add	r7, sp, #0
#if STM32_SDMMC2_IS_USED
  nvicEnableVector(STM32_SDMMC2_NUMBER, STM32_IRQ_SDMMC2_PRIORITY);
#endif
}
 8002a10:	bf00      	nop
 8002a12:	46bd      	mov	sp, r7
 8002a14:	bc80      	pop	{r7}
 8002a16:	4770      	bx	lr

08002a18 <usart1_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void usart1_irq_init(void) {
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	af00      	add	r7, sp, #0
#if defined(STM32_USART1_IS_USED)
  nvicEnableVector(STM32_USART1_NUMBER, STM32_IRQ_USART1_PRIORITY);
 8002a1c:	210c      	movs	r1, #12
 8002a1e:	2025      	movs	r0, #37	; 0x25
 8002a20:	f7ff ff36 	bl	8002890 <nvicEnableVector>
#endif
}
 8002a24:	bf00      	nop
 8002a26:	bd80      	pop	{r7, pc}

08002a28 <VectorD4>:
/**
 * @brief   USART1 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_USART1_HANDLER) {
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	af00      	add	r7, sp, #0

  OSAL_IRQ_PROLOGUE();
 8002a2c:	4806      	ldr	r0, [pc, #24]	; (8002a48 <VectorD4+0x20>)
 8002a2e:	f004 f943 	bl	8006cb8 <__trace_isr_enter>

#if HAL_USE_SERIAL
#if STM32_SERIAL_USE_USART1
  sd_lld_serve_interrupt(&SD1);
 8002a32:	4806      	ldr	r0, [pc, #24]	; (8002a4c <VectorD4+0x24>)
 8002a34:	f003 fe10 	bl	8006658 <sd_lld_serve_interrupt>
#if STM32_UART_USE_USART1
  uart_lld_serve_interrupt(&UARTD1);
#endif
#endif

  OSAL_IRQ_EPILOGUE();
 8002a38:	4803      	ldr	r0, [pc, #12]	; (8002a48 <VectorD4+0x20>)
 8002a3a:	f004 f977 	bl	8006d2c <__trace_isr_leave>
 8002a3e:	f005 fc7f 	bl	8008340 <__port_irq_epilogue>
}
 8002a42:	bf00      	nop
 8002a44:	bd80      	pop	{r7, pc}
 8002a46:	bf00      	nop
 8002a48:	0800ef00 	.word	0x0800ef00
 8002a4c:	240008dc 	.word	0x240008dc

08002a50 <usart2_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void usart2_irq_init(void) {
 8002a50:	b480      	push	{r7}
 8002a52:	af00      	add	r7, sp, #0
#if defined(STM32_USART2_IS_USED)
  nvicEnableVector(STM32_USART2_NUMBER, STM32_IRQ_USART2_PRIORITY);
#endif
}
 8002a54:	bf00      	nop
 8002a56:	46bd      	mov	sp, r7
 8002a58:	bc80      	pop	{r7}
 8002a5a:	4770      	bx	lr

08002a5c <usart3_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void usart3_irq_init(void) {
 8002a5c:	b480      	push	{r7}
 8002a5e:	af00      	add	r7, sp, #0
#if defined(STM32_USART3_IS_USED)
  nvicEnableVector(STM32_USART3_NUMBER, STM32_IRQ_USART3_PRIORITY);
#endif
}
 8002a60:	bf00      	nop
 8002a62:	46bd      	mov	sp, r7
 8002a64:	bc80      	pop	{r7}
 8002a66:	4770      	bx	lr

08002a68 <uart4_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void uart4_irq_init(void) {
 8002a68:	b480      	push	{r7}
 8002a6a:	af00      	add	r7, sp, #0
#if defined(STM32_UART4_IS_USED)
  nvicEnableVector(STM32_UART4_NUMBER, STM32_IRQ_UART4_PRIORITY);
#endif
}
 8002a6c:	bf00      	nop
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	bc80      	pop	{r7}
 8002a72:	4770      	bx	lr

08002a74 <uart5_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void uart5_irq_init(void) {
 8002a74:	b580      	push	{r7, lr}
 8002a76:	af00      	add	r7, sp, #0
#if defined(STM32_UART5_IS_USED)
  nvicEnableVector(STM32_UART5_NUMBER, STM32_IRQ_UART5_PRIORITY);
 8002a78:	210c      	movs	r1, #12
 8002a7a:	2035      	movs	r0, #53	; 0x35
 8002a7c:	f7ff ff08 	bl	8002890 <nvicEnableVector>
#endif
}
 8002a80:	bf00      	nop
 8002a82:	bd80      	pop	{r7, pc}

08002a84 <Vector114>:
/**
 * @brief   UART5 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_UART5_HANDLER) {
 8002a84:	b580      	push	{r7, lr}
 8002a86:	af00      	add	r7, sp, #0

  OSAL_IRQ_PROLOGUE();
 8002a88:	4806      	ldr	r0, [pc, #24]	; (8002aa4 <Vector114+0x20>)
 8002a8a:	f004 f915 	bl	8006cb8 <__trace_isr_enter>

#if HAL_USE_SERIAL
#if STM32_SERIAL_USE_UART5
  sd_lld_serve_interrupt(&SD5);
 8002a8e:	4806      	ldr	r0, [pc, #24]	; (8002aa8 <Vector114+0x24>)
 8002a90:	f003 fde2 	bl	8006658 <sd_lld_serve_interrupt>
#if STM32_UART_USE_UART5
  uart_lld_serve_interrupt(&UARTD5);
#endif
#endif

  OSAL_IRQ_EPILOGUE();
 8002a94:	4803      	ldr	r0, [pc, #12]	; (8002aa4 <Vector114+0x20>)
 8002a96:	f004 f949 	bl	8006d2c <__trace_isr_leave>
 8002a9a:	f005 fc51 	bl	8008340 <__port_irq_epilogue>
}
 8002a9e:	bf00      	nop
 8002aa0:	bd80      	pop	{r7, pc}
 8002aa2:	bf00      	nop
 8002aa4:	0800ef0c 	.word	0x0800ef0c
 8002aa8:	2400093c 	.word	0x2400093c

08002aac <usart6_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void usart6_irq_init(void) {
 8002aac:	b480      	push	{r7}
 8002aae:	af00      	add	r7, sp, #0
#if defined(STM32_USART6_IS_USED)
  nvicEnableVector(STM32_USART6_NUMBER, STM32_IRQ_USART6_PRIORITY);
#endif
}
 8002ab0:	bf00      	nop
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	bc80      	pop	{r7}
 8002ab6:	4770      	bx	lr

08002ab8 <uart7_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void uart7_irq_init(void) {
 8002ab8:	b480      	push	{r7}
 8002aba:	af00      	add	r7, sp, #0
#if defined(STM32_UART7_IS_USED)
  nvicEnableVector(STM32_UART7_NUMBER, STM32_IRQ_UART7_PRIORITY);
#endif
}
 8002abc:	bf00      	nop
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bc80      	pop	{r7}
 8002ac2:	4770      	bx	lr

08002ac4 <uart8_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void uart8_irq_init(void) {
 8002ac4:	b480      	push	{r7}
 8002ac6:	af00      	add	r7, sp, #0
#if defined(STM32_UART8_IS_USED)
  nvicEnableVector(STM32_UART8_NUMBER, STM32_IRQ_UART8_PRIORITY);
#endif
}
 8002ac8:	bf00      	nop
 8002aca:	46bd      	mov	sp, r7
 8002acc:	bc80      	pop	{r7}
 8002ace:	4770      	bx	lr

08002ad0 <uart9_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void uart9_irq_init(void) {
 8002ad0:	b480      	push	{r7}
 8002ad2:	af00      	add	r7, sp, #0
#if defined(STM32_UART9_IS_USED)
  nvicEnableVector(STM32_UART9_NUMBER, STM32_IRQ_UART9_PRIORITY);
#endif
}
 8002ad4:	bf00      	nop
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	bc80      	pop	{r7}
 8002ada:	4770      	bx	lr

08002adc <usart10_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void usart10_irq_init(void) {
 8002adc:	b480      	push	{r7}
 8002ade:	af00      	add	r7, sp, #0
#if defined(STM32_USART10_IS_USED)
  nvicEnableVector(STM32_USART10_NUMBER, STM32_IRQ_USART10_PRIORITY);
#endif
}
 8002ae0:	bf00      	nop
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	bc80      	pop	{r7}
 8002ae6:	4770      	bx	lr

08002ae8 <lpuart1_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void lpuart1_irq_init(void) {
 8002ae8:	b480      	push	{r7}
 8002aea:	af00      	add	r7, sp, #0
#if defined(STM32_LPUART1_IS_USED)
  nvicEnableVector(STM32_LPUART1_NUMBER, STM32_IRQ_LPUART1_PRIORITY);
#endif
}
 8002aec:	bf00      	nop
 8002aee:	46bd      	mov	sp, r7
 8002af0:	bc80      	pop	{r7}
 8002af2:	4770      	bx	lr

08002af4 <tim1_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim1_irq_init(void) {
 8002af4:	b480      	push	{r7}
 8002af6:	af00      	add	r7, sp, #0
#if defined(STM32_TIM1_IS_USED)
  nvicEnableVector(STM32_TIM1_UP_NUMBER, STM32_IRQ_TIM1_UP_PRIORITY);
  nvicEnableVector(STM32_TIM1_CC_NUMBER, STM32_IRQ_TIM1_CC_PRIORITY);
#endif
}
 8002af8:	bf00      	nop
 8002afa:	46bd      	mov	sp, r7
 8002afc:	bc80      	pop	{r7}
 8002afe:	4770      	bx	lr

08002b00 <tim2_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim2_irq_init(void) {
 8002b00:	b580      	push	{r7, lr}
 8002b02:	af00      	add	r7, sp, #0
#if defined(STM32_TIM2_IS_USED)
  nvicEnableVector(STM32_TIM2_NUMBER, STM32_IRQ_TIM2_PRIORITY);
 8002b04:	2107      	movs	r1, #7
 8002b06:	201c      	movs	r0, #28
 8002b08:	f7ff fec2 	bl	8002890 <nvicEnableVector>
#endif
}
 8002b0c:	bf00      	nop
 8002b0e:	bd80      	pop	{r7, pc}

08002b10 <VectorB0>:
/**
 * @brief   TIM2 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_TIM2_HANDLER) {
 8002b10:	b580      	push	{r7, lr}
 8002b12:	af00      	add	r7, sp, #0

  OSAL_IRQ_PROLOGUE();
 8002b14:	4805      	ldr	r0, [pc, #20]	; (8002b2c <VectorB0+0x1c>)
 8002b16:	f004 f8cf 	bl	8006cb8 <__trace_isr_enter>
  pwm_lld_serve_interrupt(&PWMD2);
#endif
#endif
#if 1
#if STM32_ST_USE_TIM2
  st_lld_serve_interrupt();
 8002b1a:	f003 fc8f 	bl	800643c <st_lld_serve_interrupt>
#endif
#endif

  OSAL_IRQ_EPILOGUE();
 8002b1e:	4803      	ldr	r0, [pc, #12]	; (8002b2c <VectorB0+0x1c>)
 8002b20:	f004 f904 	bl	8006d2c <__trace_isr_leave>
 8002b24:	f005 fc0c 	bl	8008340 <__port_irq_epilogue>
}
 8002b28:	bf00      	nop
 8002b2a:	bd80      	pop	{r7, pc}
 8002b2c:	0800ef18 	.word	0x0800ef18

08002b30 <tim3_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim3_irq_init(void) {
 8002b30:	b480      	push	{r7}
 8002b32:	af00      	add	r7, sp, #0
#if defined(STM32_TIM3_IS_USED)
  nvicEnableVector(STM32_TIM3_NUMBER, STM32_IRQ_TIM3_PRIORITY);
#endif
}
 8002b34:	bf00      	nop
 8002b36:	46bd      	mov	sp, r7
 8002b38:	bc80      	pop	{r7}
 8002b3a:	4770      	bx	lr

08002b3c <tim4_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim4_irq_init(void) {
 8002b3c:	b480      	push	{r7}
 8002b3e:	af00      	add	r7, sp, #0
#if defined(STM32_TIM4_IS_USED)
  nvicEnableVector(STM32_TIM4_NUMBER, STM32_IRQ_TIM4_PRIORITY);
#endif
}
 8002b40:	bf00      	nop
 8002b42:	46bd      	mov	sp, r7
 8002b44:	bc80      	pop	{r7}
 8002b46:	4770      	bx	lr

08002b48 <tim5_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim5_irq_init(void) {
 8002b48:	b480      	push	{r7}
 8002b4a:	af00      	add	r7, sp, #0
#if defined(STM32_TIM5_IS_USED)
  nvicEnableVector(STM32_TIM5_NUMBER, STM32_IRQ_TIM5_PRIORITY);
#endif
}
 8002b4c:	bf00      	nop
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	bc80      	pop	{r7}
 8002b52:	4770      	bx	lr

08002b54 <tim6_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim6_irq_init(void) {
 8002b54:	b480      	push	{r7}
 8002b56:	af00      	add	r7, sp, #0
#if defined(STM32_TIM6_IS_USED)
  nvicEnableVector(STM32_TIM6_NUMBER, STM32_IRQ_TIM6_PRIORITY);
#endif
}
 8002b58:	bf00      	nop
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	bc80      	pop	{r7}
 8002b5e:	4770      	bx	lr

08002b60 <tim7_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim7_irq_init(void) {
 8002b60:	b480      	push	{r7}
 8002b62:	af00      	add	r7, sp, #0
#if defined(STM32_TIM7_IS_USED)
  nvicEnableVector(STM32_TIM7_NUMBER, STM32_IRQ_TIM7_PRIORITY);
#endif
}
 8002b64:	bf00      	nop
 8002b66:	46bd      	mov	sp, r7
 8002b68:	bc80      	pop	{r7}
 8002b6a:	4770      	bx	lr

08002b6c <tim8_tim12_tim13_tim14_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim8_tim12_tim13_tim14_irq_init(void) {
 8002b6c:	b480      	push	{r7}
 8002b6e:	af00      	add	r7, sp, #0
#endif
#if defined(STM32_TIM8_IS_USED)
  nvicEnableVector(STM32_TIM8_CC_NUMBER,
                   STM32_IRQ_TIM8_CC_PRIORITY);
#endif
}
 8002b70:	bf00      	nop
 8002b72:	46bd      	mov	sp, r7
 8002b74:	bc80      	pop	{r7}
 8002b76:	4770      	bx	lr

08002b78 <tim15_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim15_irq_init(void) {
 8002b78:	b480      	push	{r7}
 8002b7a:	af00      	add	r7, sp, #0
#if defined(STM32_TIM15_IS_USED)
  nvicEnableVector(STM32_TIM15_NUMBER, STM32_IRQ_TIM15_PRIORITY);
#endif
}
 8002b7c:	bf00      	nop
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	bc80      	pop	{r7}
 8002b82:	4770      	bx	lr

08002b84 <tim16_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim16_irq_init(void) {
 8002b84:	b480      	push	{r7}
 8002b86:	af00      	add	r7, sp, #0
#if defined(STM32_TIM16_IS_USED)
  nvicEnableVector(STM32_TIM16_NUMBER, STM32_IRQ_TIM16_PRIORITY);
#endif
}
 8002b88:	bf00      	nop
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	bc80      	pop	{r7}
 8002b8e:	4770      	bx	lr

08002b90 <tim17_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim17_irq_init(void) {
 8002b90:	b480      	push	{r7}
 8002b92:	af00      	add	r7, sp, #0
#if defined(STM32_TIM17_IS_USED)
  nvicEnableVector(STM32_TIM17_NUMBER, STM32_IRQ_TIM17_PRIORITY);
#endif
}
 8002b94:	bf00      	nop
 8002b96:	46bd      	mov	sp, r7
 8002b98:	bc80      	pop	{r7}
 8002b9a:	4770      	bx	lr

08002b9c <irqInit>:
/**
 * @brief   Enables IRQ sources.
 *
 * @notapi
 */
void irqInit(void) {
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	af00      	add	r7, sp, #0

  exti0_irq_init();
 8002ba0:	f7ff fece 	bl	8002940 <exti0_irq_init>
  exti1_irq_init();
 8002ba4:	f7ff fed2 	bl	800294c <exti1_irq_init>
  exti2_irq_init();
 8002ba8:	f7ff fed6 	bl	8002958 <exti2_irq_init>
  exti3_irq_init();
 8002bac:	f7ff feda 	bl	8002964 <exti3_irq_init>
  exti4_irq_init();
 8002bb0:	f7ff fede 	bl	8002970 <exti4_irq_init>
  exti5_9_irq_init();
 8002bb4:	f7ff fee2 	bl	800297c <exti5_9_irq_init>
  exti10_15_irq_init();
 8002bb8:	f7ff fee6 	bl	8002988 <exti10_15_irq_init>
  exti16_irq_init();
 8002bbc:	f7ff feea 	bl	8002994 <exti16_irq_init>
  exti17_irq_init();
 8002bc0:	f7ff feee 	bl	80029a0 <exti17_irq_init>
  exti18_irq_init();
 8002bc4:	f7ff fef2 	bl	80029ac <exti18_irq_init>
  exti19_irq_init();
 8002bc8:	f7ff fef6 	bl	80029b8 <exti19_irq_init>
  exti20_exti21_irq_init();
 8002bcc:	f7ff fefa 	bl	80029c4 <exti20_exti21_irq_init>

  fdcan1_irq_init();
 8002bd0:	f7ff fefe 	bl	80029d0 <fdcan1_irq_init>
  fdcan2_irq_init();
 8002bd4:	f7ff ff02 	bl	80029dc <fdcan2_irq_init>
  fdcan3_irq_init();
 8002bd8:	f7ff ff06 	bl	80029e8 <fdcan3_irq_init>

  mdma_irq_init();
 8002bdc:	2109      	movs	r1, #9
 8002bde:	207a      	movs	r0, #122	; 0x7a
 8002be0:	f7ff fe56 	bl	8002890 <nvicEnableVector>

#if defined(HAL_LLD_TYPE1_H)
  quadspi1_irq_init();
 8002be4:	f7ff ff06 	bl	80029f4 <quadspi1_irq_init>
#elif defined(HAL_LLD_TYPE2_H)
  octospi1_irq_init();
  octospi2_irq_init();
#endif

  sdmmc1_irq_init();
 8002be8:	f7ff ff0a 	bl	8002a00 <sdmmc1_irq_init>
  sdmmc2_irq_init();
 8002bec:	f7ff ff0e 	bl	8002a0c <sdmmc2_irq_init>

  tim1_irq_init();
 8002bf0:	f7ff ff80 	bl	8002af4 <tim1_irq_init>
  tim2_irq_init();
 8002bf4:	f7ff ff84 	bl	8002b00 <tim2_irq_init>
  tim3_irq_init();
 8002bf8:	f7ff ff9a 	bl	8002b30 <tim3_irq_init>
  tim4_irq_init();
 8002bfc:	f7ff ff9e 	bl	8002b3c <tim4_irq_init>
  tim5_irq_init();
 8002c00:	f7ff ffa2 	bl	8002b48 <tim5_irq_init>
  tim6_irq_init();
 8002c04:	f7ff ffa6 	bl	8002b54 <tim6_irq_init>
  tim7_irq_init();
 8002c08:	f7ff ffaa 	bl	8002b60 <tim7_irq_init>
  tim8_tim12_tim13_tim14_irq_init();
 8002c0c:	f7ff ffae 	bl	8002b6c <tim8_tim12_tim13_tim14_irq_init>
  tim15_irq_init();
 8002c10:	f7ff ffb2 	bl	8002b78 <tim15_irq_init>
  tim16_irq_init();
 8002c14:	f7ff ffb6 	bl	8002b84 <tim16_irq_init>
  tim17_irq_init();
 8002c18:	f7ff ffba 	bl	8002b90 <tim17_irq_init>

  usart1_irq_init();
 8002c1c:	f7ff fefc 	bl	8002a18 <usart1_irq_init>
  usart2_irq_init();
 8002c20:	f7ff ff16 	bl	8002a50 <usart2_irq_init>
  usart3_irq_init();
 8002c24:	f7ff ff1a 	bl	8002a5c <usart3_irq_init>
  uart4_irq_init();
 8002c28:	f7ff ff1e 	bl	8002a68 <uart4_irq_init>
  uart5_irq_init();
 8002c2c:	f7ff ff22 	bl	8002a74 <uart5_irq_init>
  usart6_irq_init();
 8002c30:	f7ff ff3c 	bl	8002aac <usart6_irq_init>
  uart7_irq_init();
 8002c34:	f7ff ff40 	bl	8002ab8 <uart7_irq_init>
  uart8_irq_init();
 8002c38:	f7ff ff44 	bl	8002ac4 <uart8_irq_init>
  uart9_irq_init();
 8002c3c:	f7ff ff48 	bl	8002ad0 <uart9_irq_init>
  usart10_irq_init();
 8002c40:	f7ff ff4c 	bl	8002adc <usart10_irq_init>
  lpuart1_irq_init();
 8002c44:	f7ff ff50 	bl	8002ae8 <lpuart1_irq_init>
}
 8002c48:	bf00      	nop
 8002c4a:	bd80      	pop	{r7, pc}

08002c4c <SCB_CleanInvalidateDCache>:
/**
  \brief   Clean & Invalidate D-Cache
  \details Cleans and Invalidates D-Cache
  */
__STATIC_INLINE void SCB_CleanInvalidateDCache (void)
{
 8002c4c:	b480      	push	{r7}
 8002c4e:	b085      	sub	sp, #20
 8002c50:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 8002c52:	4b1a      	ldr	r3, [pc, #104]	; (8002cbc <SCB_CleanInvalidateDCache+0x70>)
 8002c54:	2200      	movs	r2, #0
 8002c56:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8002c5a:	f3bf 8f4f 	dsb	sy
}
 8002c5e:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 8002c60:	4b16      	ldr	r3, [pc, #88]	; (8002cbc <SCB_CleanInvalidateDCache+0x70>)
 8002c62:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002c66:	607b      	str	r3, [r7, #4]

                                            /* clean & invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	0b5b      	lsrs	r3, r3, #13
 8002c6c:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8002c70:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	08db      	lsrs	r3, r3, #3
 8002c76:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002c7a:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	015a      	lsls	r2, r3, #5
 8002c80:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 8002c84:	4013      	ands	r3, r2
                       ((ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk)  );
 8002c86:	68ba      	ldr	r2, [r7, #8]
 8002c88:	0792      	lsls	r2, r2, #30
        SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
 8002c8a:	490c      	ldr	r1, [pc, #48]	; (8002cbc <SCB_CleanInvalidateDCache+0x70>)
 8002c8c:	4313      	orrs	r3, r2
 8002c8e:	f8c1 3274 	str.w	r3, [r1, #628]	; 0x274
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8002c92:	68bb      	ldr	r3, [r7, #8]
 8002c94:	1e5a      	subs	r2, r3, #1
 8002c96:	60ba      	str	r2, [r7, #8]
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d1ef      	bne.n	8002c7c <SCB_CleanInvalidateDCache+0x30>
    } while(sets-- != 0U);
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	1e5a      	subs	r2, r3, #1
 8002ca0:	60fa      	str	r2, [r7, #12]
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d1e5      	bne.n	8002c72 <SCB_CleanInvalidateDCache+0x26>
  __ASM volatile ("dsb 0xF":::"memory");
 8002ca6:	f3bf 8f4f 	dsb	sy
}
 8002caa:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002cac:	f3bf 8f6f 	isb	sy
}
 8002cb0:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 8002cb2:	bf00      	nop
 8002cb4:	3714      	adds	r7, #20
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	bc80      	pop	{r7}
 8002cba:	4770      	bx	lr
 8002cbc:	e000ed00 	.word	0xe000ed00

08002cc0 <__rccResetAPB1L>:

/*===========================================================================*/
/* Driver macros.                                                            */
/*===========================================================================*/

__STATIC_INLINE void __rccResetAPB1L(uint32_t mask) {
 8002cc0:	b480      	push	{r7}
 8002cc2:	b083      	sub	sp, #12
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->APB1LRSTR |= mask;
 8002cc8:	4b0c      	ldr	r3, [pc, #48]	; (8002cfc <__rccResetAPB1L+0x3c>)
 8002cca:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8002cce:	490b      	ldr	r1, [pc, #44]	; (8002cfc <__rccResetAPB1L+0x3c>)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	4313      	orrs	r3, r2
 8002cd4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  RCC->APB1LRSTR &= ~mask;
 8002cd8:	4b08      	ldr	r3, [pc, #32]	; (8002cfc <__rccResetAPB1L+0x3c>)
 8002cda:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	43db      	mvns	r3, r3
 8002ce2:	4906      	ldr	r1, [pc, #24]	; (8002cfc <__rccResetAPB1L+0x3c>)
 8002ce4:	4013      	ands	r3, r2
 8002ce6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  (void)RCC->APB1LRSTR;
 8002cea:	4b04      	ldr	r3, [pc, #16]	; (8002cfc <__rccResetAPB1L+0x3c>)
 8002cec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
}
 8002cf0:	bf00      	nop
 8002cf2:	370c      	adds	r7, #12
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	bc80      	pop	{r7}
 8002cf8:	4770      	bx	lr
 8002cfa:	bf00      	nop
 8002cfc:	58024400 	.word	0x58024400

08002d00 <__rccResetAPB1H>:

__STATIC_INLINE void __rccResetAPB1H(uint32_t mask) {
 8002d00:	b480      	push	{r7}
 8002d02:	b083      	sub	sp, #12
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->APB1HRSTR |= mask;
 8002d08:	4b0c      	ldr	r3, [pc, #48]	; (8002d3c <__rccResetAPB1H+0x3c>)
 8002d0a:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8002d0e:	490b      	ldr	r1, [pc, #44]	; (8002d3c <__rccResetAPB1H+0x3c>)
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	4313      	orrs	r3, r2
 8002d14:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  RCC->APB1HRSTR &= ~mask;
 8002d18:	4b08      	ldr	r3, [pc, #32]	; (8002d3c <__rccResetAPB1H+0x3c>)
 8002d1a:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	43db      	mvns	r3, r3
 8002d22:	4906      	ldr	r1, [pc, #24]	; (8002d3c <__rccResetAPB1H+0x3c>)
 8002d24:	4013      	ands	r3, r2
 8002d26:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  (void)RCC->APB1HRSTR;
 8002d2a:	4b04      	ldr	r3, [pc, #16]	; (8002d3c <__rccResetAPB1H+0x3c>)
 8002d2c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
}
 8002d30:	bf00      	nop
 8002d32:	370c      	adds	r7, #12
 8002d34:	46bd      	mov	sp, r7
 8002d36:	bc80      	pop	{r7}
 8002d38:	4770      	bx	lr
 8002d3a:	bf00      	nop
 8002d3c:	58024400 	.word	0x58024400

08002d40 <__rccResetAPB2>:

__STATIC_INLINE void __rccResetAPB2(uint32_t mask) {
 8002d40:	b480      	push	{r7}
 8002d42:	b083      	sub	sp, #12
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->APB2RSTR |= mask;
 8002d48:	4b0c      	ldr	r3, [pc, #48]	; (8002d7c <__rccResetAPB2+0x3c>)
 8002d4a:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8002d4e:	490b      	ldr	r1, [pc, #44]	; (8002d7c <__rccResetAPB2+0x3c>)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	4313      	orrs	r3, r2
 8002d54:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
  RCC->APB2RSTR &= ~mask;
 8002d58:	4b08      	ldr	r3, [pc, #32]	; (8002d7c <__rccResetAPB2+0x3c>)
 8002d5a:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	43db      	mvns	r3, r3
 8002d62:	4906      	ldr	r1, [pc, #24]	; (8002d7c <__rccResetAPB2+0x3c>)
 8002d64:	4013      	ands	r3, r2
 8002d66:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
  (void)RCC->APB2RSTR;
 8002d6a:	4b04      	ldr	r3, [pc, #16]	; (8002d7c <__rccResetAPB2+0x3c>)
 8002d6c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
}
 8002d70:	bf00      	nop
 8002d72:	370c      	adds	r7, #12
 8002d74:	46bd      	mov	sp, r7
 8002d76:	bc80      	pop	{r7}
 8002d78:	4770      	bx	lr
 8002d7a:	bf00      	nop
 8002d7c:	58024400 	.word	0x58024400

08002d80 <__rccResetAPB3>:

__STATIC_INLINE void __rccResetAPB3(uint32_t mask) {
 8002d80:	b480      	push	{r7}
 8002d82:	b083      	sub	sp, #12
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->APB3RSTR |= mask;
 8002d88:	4b0c      	ldr	r3, [pc, #48]	; (8002dbc <__rccResetAPB3+0x3c>)
 8002d8a:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8002d8e:	490b      	ldr	r1, [pc, #44]	; (8002dbc <__rccResetAPB3+0x3c>)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	4313      	orrs	r3, r2
 8002d94:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  RCC->APB3RSTR &= ~mask;
 8002d98:	4b08      	ldr	r3, [pc, #32]	; (8002dbc <__rccResetAPB3+0x3c>)
 8002d9a:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	43db      	mvns	r3, r3
 8002da2:	4906      	ldr	r1, [pc, #24]	; (8002dbc <__rccResetAPB3+0x3c>)
 8002da4:	4013      	ands	r3, r2
 8002da6:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  (void)RCC->APB3RSTR;
 8002daa:	4b04      	ldr	r3, [pc, #16]	; (8002dbc <__rccResetAPB3+0x3c>)
 8002dac:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
}
 8002db0:	bf00      	nop
 8002db2:	370c      	adds	r7, #12
 8002db4:	46bd      	mov	sp, r7
 8002db6:	bc80      	pop	{r7}
 8002db8:	4770      	bx	lr
 8002dba:	bf00      	nop
 8002dbc:	58024400 	.word	0x58024400

08002dc0 <__rccResetAPB4>:

__STATIC_INLINE void __rccResetAPB4(uint32_t mask) {
 8002dc0:	b480      	push	{r7}
 8002dc2:	b083      	sub	sp, #12
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->APB4RSTR |= mask;
 8002dc8:	4b0c      	ldr	r3, [pc, #48]	; (8002dfc <__rccResetAPB4+0x3c>)
 8002dca:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 8002dce:	490b      	ldr	r1, [pc, #44]	; (8002dfc <__rccResetAPB4+0x3c>)
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	4313      	orrs	r3, r2
 8002dd4:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  RCC->APB4RSTR &= ~mask;
 8002dd8:	4b08      	ldr	r3, [pc, #32]	; (8002dfc <__rccResetAPB4+0x3c>)
 8002dda:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	43db      	mvns	r3, r3
 8002de2:	4906      	ldr	r1, [pc, #24]	; (8002dfc <__rccResetAPB4+0x3c>)
 8002de4:	4013      	ands	r3, r2
 8002de6:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  (void)RCC->APB4RSTR;
 8002dea:	4b04      	ldr	r3, [pc, #16]	; (8002dfc <__rccResetAPB4+0x3c>)
 8002dec:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
}
 8002df0:	bf00      	nop
 8002df2:	370c      	adds	r7, #12
 8002df4:	46bd      	mov	sp, r7
 8002df6:	bc80      	pop	{r7}
 8002df8:	4770      	bx	lr
 8002dfa:	bf00      	nop
 8002dfc:	58024400 	.word	0x58024400

08002e00 <__rccResetAHB1>:

__STATIC_INLINE void __rccResetAHB1(uint32_t mask) {
 8002e00:	b480      	push	{r7}
 8002e02:	b083      	sub	sp, #12
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->AHB1RSTR |= mask;
 8002e08:	4b0c      	ldr	r3, [pc, #48]	; (8002e3c <__rccResetAHB1+0x3c>)
 8002e0a:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8002e0e:	490b      	ldr	r1, [pc, #44]	; (8002e3c <__rccResetAHB1+0x3c>)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	4313      	orrs	r3, r2
 8002e14:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
  RCC->AHB1RSTR &= ~mask;
 8002e18:	4b08      	ldr	r3, [pc, #32]	; (8002e3c <__rccResetAHB1+0x3c>)
 8002e1a:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	43db      	mvns	r3, r3
 8002e22:	4906      	ldr	r1, [pc, #24]	; (8002e3c <__rccResetAHB1+0x3c>)
 8002e24:	4013      	ands	r3, r2
 8002e26:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
  (void)RCC->AHB1RSTR;
 8002e2a:	4b04      	ldr	r3, [pc, #16]	; (8002e3c <__rccResetAHB1+0x3c>)
 8002e2c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8002e30:	bf00      	nop
 8002e32:	370c      	adds	r7, #12
 8002e34:	46bd      	mov	sp, r7
 8002e36:	bc80      	pop	{r7}
 8002e38:	4770      	bx	lr
 8002e3a:	bf00      	nop
 8002e3c:	58024400 	.word	0x58024400

08002e40 <__rccResetAHB2>:

__STATIC_INLINE void __rccResetAHB2(uint32_t mask) {
 8002e40:	b480      	push	{r7}
 8002e42:	b083      	sub	sp, #12
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->AHB2RSTR |= mask;
 8002e48:	4b0c      	ldr	r3, [pc, #48]	; (8002e7c <__rccResetAHB2+0x3c>)
 8002e4a:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8002e4e:	490b      	ldr	r1, [pc, #44]	; (8002e7c <__rccResetAHB2+0x3c>)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	4313      	orrs	r3, r2
 8002e54:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
  RCC->AHB2RSTR &= ~mask;
 8002e58:	4b08      	ldr	r3, [pc, #32]	; (8002e7c <__rccResetAHB2+0x3c>)
 8002e5a:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	43db      	mvns	r3, r3
 8002e62:	4906      	ldr	r1, [pc, #24]	; (8002e7c <__rccResetAHB2+0x3c>)
 8002e64:	4013      	ands	r3, r2
 8002e66:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
  (void)RCC->AHB2RSTR;
 8002e6a:	4b04      	ldr	r3, [pc, #16]	; (8002e7c <__rccResetAHB2+0x3c>)
 8002e6c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
}
 8002e70:	bf00      	nop
 8002e72:	370c      	adds	r7, #12
 8002e74:	46bd      	mov	sp, r7
 8002e76:	bc80      	pop	{r7}
 8002e78:	4770      	bx	lr
 8002e7a:	bf00      	nop
 8002e7c:	58024400 	.word	0x58024400

08002e80 <__rccResetAHB3>:

__STATIC_INLINE void __rccResetAHB3(uint32_t mask) {
 8002e80:	b480      	push	{r7}
 8002e82:	b083      	sub	sp, #12
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->AHB3RSTR |= mask;
 8002e88:	4b09      	ldr	r3, [pc, #36]	; (8002eb0 <__rccResetAHB3+0x30>)
 8002e8a:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 8002e8c:	4908      	ldr	r1, [pc, #32]	; (8002eb0 <__rccResetAHB3+0x30>)
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	4313      	orrs	r3, r2
 8002e92:	67cb      	str	r3, [r1, #124]	; 0x7c
  RCC->AHB3RSTR &= ~mask;
 8002e94:	4b06      	ldr	r3, [pc, #24]	; (8002eb0 <__rccResetAHB3+0x30>)
 8002e96:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	43db      	mvns	r3, r3
 8002e9c:	4904      	ldr	r1, [pc, #16]	; (8002eb0 <__rccResetAHB3+0x30>)
 8002e9e:	4013      	ands	r3, r2
 8002ea0:	67cb      	str	r3, [r1, #124]	; 0x7c
  (void)RCC->AHB3RSTR;
 8002ea2:	4b03      	ldr	r3, [pc, #12]	; (8002eb0 <__rccResetAHB3+0x30>)
 8002ea4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
}
 8002ea6:	bf00      	nop
 8002ea8:	370c      	adds	r7, #12
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	bc80      	pop	{r7}
 8002eae:	4770      	bx	lr
 8002eb0:	58024400 	.word	0x58024400

08002eb4 <__rccResetAHB4>:

__STATIC_INLINE void __rccResetAHB4(uint32_t mask) {
 8002eb4:	b480      	push	{r7}
 8002eb6:	b083      	sub	sp, #12
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->AHB4RSTR |= mask;
 8002ebc:	4b0c      	ldr	r3, [pc, #48]	; (8002ef0 <__rccResetAHB4+0x3c>)
 8002ebe:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8002ec2:	490b      	ldr	r1, [pc, #44]	; (8002ef0 <__rccResetAHB4+0x3c>)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	4313      	orrs	r3, r2
 8002ec8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  RCC->AHB4RSTR &= ~mask;
 8002ecc:	4b08      	ldr	r3, [pc, #32]	; (8002ef0 <__rccResetAHB4+0x3c>)
 8002ece:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	43db      	mvns	r3, r3
 8002ed6:	4906      	ldr	r1, [pc, #24]	; (8002ef0 <__rccResetAHB4+0x3c>)
 8002ed8:	4013      	ands	r3, r2
 8002eda:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  (void)RCC->AHB4RSTR;
 8002ede:	4b04      	ldr	r3, [pc, #16]	; (8002ef0 <__rccResetAHB4+0x3c>)
 8002ee0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
}
 8002ee4:	bf00      	nop
 8002ee6:	370c      	adds	r7, #12
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	bc80      	pop	{r7}
 8002eec:	4770      	bx	lr
 8002eee:	bf00      	nop
 8002ef0:	58024400 	.word	0x58024400

08002ef4 <rccEnableAPB4>:
 * @param[in] mask              mask of peripherals to be enabled
 * @param[in] lp                low power enable flag
 *
 * @api
 */
__STATIC_INLINE void rccEnableAPB4(uint32_t mask, bool lp) {
 8002ef4:	b480      	push	{r7}
 8002ef6:	b083      	sub	sp, #12
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
 8002efc:	460b      	mov	r3, r1
 8002efe:	70fb      	strb	r3, [r7, #3]

#if STM32_TARGET_CORE == 1
  /* Allocating and enabling the peripherals.*/
  RCC_C1->APB4ENR |= mask;
 8002f00:	4b12      	ldr	r3, [pc, #72]	; (8002f4c <rccEnableAPB4+0x58>)
 8002f02:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 8002f06:	4911      	ldr	r1, [pc, #68]	; (8002f4c <rccEnableAPB4+0x58>)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	4313      	orrs	r3, r2
 8002f0c:	f8c1 30f4 	str.w	r3, [r1, #244]	; 0xf4
  if (lp) {
 8002f10:	78fb      	ldrb	r3, [r7, #3]
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d008      	beq.n	8002f28 <rccEnableAPB4+0x34>
    RCC_C1->APB4LPENR |= mask;
 8002f16:	4b0d      	ldr	r3, [pc, #52]	; (8002f4c <rccEnableAPB4+0x58>)
 8002f18:	f8d3 211c 	ldr.w	r2, [r3, #284]	; 0x11c
 8002f1c:	490b      	ldr	r1, [pc, #44]	; (8002f4c <rccEnableAPB4+0x58>)
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	4313      	orrs	r3, r2
 8002f22:	f8c1 311c 	str.w	r3, [r1, #284]	; 0x11c
 8002f26:	e008      	b.n	8002f3a <rccEnableAPB4+0x46>
  }
  else {
    RCC_C1->APB4LPENR &= ~mask;
 8002f28:	4b08      	ldr	r3, [pc, #32]	; (8002f4c <rccEnableAPB4+0x58>)
 8002f2a:	f8d3 211c 	ldr.w	r2, [r3, #284]	; 0x11c
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	43db      	mvns	r3, r3
 8002f32:	4906      	ldr	r1, [pc, #24]	; (8002f4c <rccEnableAPB4+0x58>)
 8002f34:	4013      	ands	r3, r2
 8002f36:	f8c1 311c 	str.w	r3, [r1, #284]	; 0x11c
  }
  (void)RCC_C1->APB4LPENR;
 8002f3a:	4b04      	ldr	r3, [pc, #16]	; (8002f4c <rccEnableAPB4+0x58>)
 8002f3c:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
  else {
    RCC_C2->APB4LPENR &= ~mask;
  }
  (void)RCC_C2->APB4LPENR;
#endif
}
 8002f40:	bf00      	nop
 8002f42:	370c      	adds	r7, #12
 8002f44:	46bd      	mov	sp, r7
 8002f46:	bc80      	pop	{r7}
 8002f48:	4770      	bx	lr
 8002f4a:	bf00      	nop
 8002f4c:	58024400 	.word	0x58024400

08002f50 <rccEnableAHB2>:
 * @param[in] mask              mask of peripherals to be enabled
 * @param[in] lp                low power enable flag
 *
 * @api
 */
__STATIC_INLINE void rccEnableAHB2(uint32_t mask, bool lp) {
 8002f50:	b480      	push	{r7}
 8002f52:	b083      	sub	sp, #12
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
 8002f58:	460b      	mov	r3, r1
 8002f5a:	70fb      	strb	r3, [r7, #3]

#if STM32_TARGET_CORE == 1
  /* Allocating and enabling the peripherals.*/
  RCC_C1->AHB2ENR |= mask;
 8002f5c:	4b12      	ldr	r3, [pc, #72]	; (8002fa8 <rccEnableAHB2+0x58>)
 8002f5e:	f8d3 20dc 	ldr.w	r2, [r3, #220]	; 0xdc
 8002f62:	4911      	ldr	r1, [pc, #68]	; (8002fa8 <rccEnableAHB2+0x58>)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	4313      	orrs	r3, r2
 8002f68:	f8c1 30dc 	str.w	r3, [r1, #220]	; 0xdc
  if (lp) {
 8002f6c:	78fb      	ldrb	r3, [r7, #3]
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d008      	beq.n	8002f84 <rccEnableAHB2+0x34>
    RCC_C1->AHB2LPENR |= mask;
 8002f72:	4b0d      	ldr	r3, [pc, #52]	; (8002fa8 <rccEnableAHB2+0x58>)
 8002f74:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
 8002f78:	490b      	ldr	r1, [pc, #44]	; (8002fa8 <rccEnableAHB2+0x58>)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	4313      	orrs	r3, r2
 8002f7e:	f8c1 3104 	str.w	r3, [r1, #260]	; 0x104
 8002f82:	e008      	b.n	8002f96 <rccEnableAHB2+0x46>
  }
  else {
    RCC_C1->AHB2LPENR &= ~mask;
 8002f84:	4b08      	ldr	r3, [pc, #32]	; (8002fa8 <rccEnableAHB2+0x58>)
 8002f86:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	43db      	mvns	r3, r3
 8002f8e:	4906      	ldr	r1, [pc, #24]	; (8002fa8 <rccEnableAHB2+0x58>)
 8002f90:	4013      	ands	r3, r2
 8002f92:	f8c1 3104 	str.w	r3, [r1, #260]	; 0x104
  }
  (void)RCC_C1->AHB2LPENR;
 8002f96:	4b04      	ldr	r3, [pc, #16]	; (8002fa8 <rccEnableAHB2+0x58>)
 8002f98:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
  else {
    RCC_C2->AHB2LPENR &= ~mask;
  }
  (void)RCC_C2->AHB2LPENR;
#endif
}
 8002f9c:	bf00      	nop
 8002f9e:	370c      	adds	r7, #12
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	bc80      	pop	{r7}
 8002fa4:	4770      	bx	lr
 8002fa6:	bf00      	nop
 8002fa8:	58024400 	.word	0x58024400

08002fac <init_bkp_domain>:
/**
 * @brief   Initializes the backup domain.
 * @note    WARNING! Changing clock source impossible without resetting
 *          of the whole BKP domain.
 */
static inline void init_bkp_domain(void) {
 8002fac:	b480      	push	{r7}
 8002fae:	af00      	add	r7, sp, #0

  /* Backup domain access enabled and left open.*/
  PWR->CR1 |= PWR_CR1_DBP;
 8002fb0:	4b0b      	ldr	r3, [pc, #44]	; (8002fe0 <init_bkp_domain+0x34>)
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	4a0a      	ldr	r2, [pc, #40]	; (8002fe0 <init_bkp_domain+0x34>)
 8002fb6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002fba:	6013      	str	r3, [r2, #0]

  /* Reset BKP domain if different clock source selected.*/
  if ((RCC->BDCR & STM32_RTCSEL_MASK) != STM32_RTCSEL) {
 8002fbc:	4b09      	ldr	r3, [pc, #36]	; (8002fe4 <init_bkp_domain+0x38>)
 8002fbe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fc0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002fc4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002fc8:	d006      	beq.n	8002fd8 <init_bkp_domain+0x2c>
    /* Backup domain reset.*/
    RCC->BDCR = RCC_BDCR_BDRST;
 8002fca:	4b06      	ldr	r3, [pc, #24]	; (8002fe4 <init_bkp_domain+0x38>)
 8002fcc:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002fd0:	671a      	str	r2, [r3, #112]	; 0x70
    RCC->BDCR = 0;
 8002fd2:	4b04      	ldr	r3, [pc, #16]	; (8002fe4 <init_bkp_domain+0x38>)
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	671a      	str	r2, [r3, #112]	; 0x70

    /* RTC clock enabled.*/
    RCC->BDCR |= RCC_BDCR_RTCEN;
  }
#endif /* HAL_USE_RTC */
}
 8002fd8:	bf00      	nop
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	bc80      	pop	{r7}
 8002fde:	4770      	bx	lr
 8002fe0:	58024800 	.word	0x58024800
 8002fe4:	58024400 	.word	0x58024400

08002fe8 <init_pwr>:

/**
 * @brief   Initializes the PWR unit.
 */
static inline void init_pwr(void) {
 8002fe8:	b480      	push	{r7}
 8002fea:	af00      	add	r7, sp, #0
  (void)pwr;
#endif

  /* Lower C3 byte, it must be programmed at very first, then waiting for
     power supply to stabilize.*/
  PWR->CR3   = STM32_PWR_CR3 & 0x000000FFU;
 8002fec:	4b12      	ldr	r3, [pc, #72]	; (8003038 <init_pwr+0x50>)
 8002fee:	2202      	movs	r2, #2
 8002ff0:	60da      	str	r2, [r3, #12]
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0)
 8002ff2:	bf00      	nop
 8002ff4:	4b10      	ldr	r3, [pc, #64]	; (8003038 <init_pwr+0x50>)
 8002ff6:	685b      	ldr	r3, [r3, #4]
 8002ff8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d0f9      	beq.n	8002ff4 <init_pwr+0xc>
    ; /* CHTODO timeout handling.*/

  PWR->CR1   = STM32_PWR_CR1 | 0xF0000000U;
 8003000:	4b0d      	ldr	r3, [pc, #52]	; (8003038 <init_pwr+0x50>)
 8003002:	4a0e      	ldr	r2, [pc, #56]	; (800303c <init_pwr+0x54>)
 8003004:	601a      	str	r2, [r3, #0]
  PWR->CR2   = STM32_PWR_CR2;
 8003006:	4b0c      	ldr	r3, [pc, #48]	; (8003038 <init_pwr+0x50>)
 8003008:	2201      	movs	r2, #1
 800300a:	609a      	str	r2, [r3, #8]
  PWR->CR3   = STM32_PWR_CR3;   /* Other bits, lower byte is not changed.   */
 800300c:	4b0a      	ldr	r3, [pc, #40]	; (8003038 <init_pwr+0x50>)
 800300e:	4a0c      	ldr	r2, [pc, #48]	; (8003040 <init_pwr+0x58>)
 8003010:	60da      	str	r2, [r3, #12]
  PWR->CPUCR = STM32_PWR_CPUCR;
 8003012:	4b09      	ldr	r3, [pc, #36]	; (8003038 <init_pwr+0x50>)
 8003014:	2200      	movs	r2, #0
 8003016:	611a      	str	r2, [r3, #16]
#if defined(HAL_LLD_TYPE3_H)
  PWR->SRDCR = STM32_VOS;
#else
  PWR->D3CR  = STM32_VOS;
 8003018:	4b07      	ldr	r3, [pc, #28]	; (8003038 <init_pwr+0x50>)
 800301a:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 800301e:	619a      	str	r2, [r3, #24]
#endif
#endif
#if defined(HAL_LLD_TYPE3_H)
  while ((PWR->SRDCR & PWR_SRDCR_VOSRDY) == 0)
#else
  while ((PWR->D3CR & PWR_D3CR_VOSRDY) == 0)
 8003020:	bf00      	nop
 8003022:	4b05      	ldr	r3, [pc, #20]	; (8003038 <init_pwr+0x50>)
 8003024:	699b      	ldr	r3, [r3, #24]
 8003026:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800302a:	2b00      	cmp	r3, #0
 800302c:	d0f9      	beq.n	8003022 <init_pwr+0x3a>
#if STM32_PWR_CR2 & PWR_CR2_BREN
//  while ((PWR->CR2 & PWR_CR2_BRRDY) == 0)
//    ;
//  rccEnableBKPRAM(true);
#endif
}
 800302e:	bf00      	nop
 8003030:	bf00      	nop
 8003032:	46bd      	mov	sp, r7
 8003034:	bc80      	pop	{r7}
 8003036:	4770      	bx	lr
 8003038:	58024800 	.word	0x58024800
 800303c:	f000c000 	.word	0xf000c000
 8003040:	01000002 	.word	0x01000002

08003044 <hal_lld_init>:
/**
 * @brief   Low level HAL driver initialization.
 *
 * @notapi
 */
void hal_lld_init(void) {
 8003044:	b580      	push	{r7, lr}
 8003046:	af00      	add	r7, sp, #0
     Note, GPIOs are not reset because initialized before this point in
     board files.
     Note that there is an undocumented bit in AHB1, presumably the cache
     reset, which must not be touched because the cache is write-back and
     latest writes could be lost.*/
  __rccResetAHB1(~RCC_AHB1RSTR_DONOTTOUCH);
 8003048:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 800304c:	f7ff fed8 	bl	8002e00 <__rccResetAHB1>
  __rccResetAHB2(~0);
 8003050:	f04f 30ff 	mov.w	r0, #4294967295
 8003054:	f7ff fef4 	bl	8002e40 <__rccResetAHB2>
  __rccResetAHB3(~(RCC_AHB3RSTR_FMCRST    |
 8003058:	481a      	ldr	r0, [pc, #104]	; (80030c4 <hal_lld_init+0x80>)
 800305a:	f7ff ff11 	bl	8002e80 <__rccResetAHB3>
                   RCC_AHB3RSTR_OSPI2RST  |
                   RCC_AHB3RSTR_IOMNGRRST |
                   RCC_AHB3RSTR_MDMARST   |
#endif
                   0x80000000U));   /* Was RCC_AHB3RSTR_CPURST in Rev-V.*/
  __rccResetAHB4(~(RCC_APB4RSTR_SYSCFGRST | STM32_GPIO_EN_MASK));
 800305e:	481a      	ldr	r0, [pc, #104]	; (80030c8 <hal_lld_init+0x84>)
 8003060:	f7ff ff28 	bl	8002eb4 <__rccResetAHB4>
  __rccResetAPB1L(~0);
 8003064:	f04f 30ff 	mov.w	r0, #4294967295
 8003068:	f7ff fe2a 	bl	8002cc0 <__rccResetAPB1L>
  __rccResetAPB1H(~0);
 800306c:	f04f 30ff 	mov.w	r0, #4294967295
 8003070:	f7ff fe46 	bl	8002d00 <__rccResetAPB1H>
  __rccResetAPB2(~0);
 8003074:	f04f 30ff 	mov.w	r0, #4294967295
 8003078:	f7ff fe62 	bl	8002d40 <__rccResetAPB2>
  __rccResetAPB3(~0);
 800307c:	f04f 30ff 	mov.w	r0, #4294967295
 8003080:	f7ff fe7e 	bl	8002d80 <__rccResetAPB3>
  __rccResetAPB4(~0);
 8003084:	f04f 30ff 	mov.w	r0, #4294967295
 8003088:	f7ff fe9a 	bl	8002dc0 <__rccResetAPB4>
  /* DMA subsystems initialization.*/
#if defined(STM32_BDMA_REQUIRED)
  bdmaInit();
#endif
#if defined(STM32_DMA_REQUIRED)
  dmaInit();
 800308c:	f000 fff4 	bl	8004078 <dmaInit>
#if defined(STM32_MDMA_REQUIRED)
  mdmaInit();
#endif

  /* IRQ subsystem initialization.*/
  irqInit();
 8003090:	f7ff fd84 	bl	8002b9c <irqInit>

  /* MPU initialization if required.*/
#if STM32_NOCACHE_ENABLE == TRUE
  {
    mpuConfigureRegion(STM32_NOCACHE_MPU_REGION,
 8003094:	4b0d      	ldr	r3, [pc, #52]	; (80030cc <hal_lld_init+0x88>)
 8003096:	2206      	movs	r2, #6
 8003098:	609a      	str	r2, [r3, #8]
 800309a:	4b0c      	ldr	r3, [pc, #48]	; (80030cc <hal_lld_init+0x88>)
 800309c:	f04f 5210 	mov.w	r2, #603979776	; 0x24000000
 80030a0:	60da      	str	r2, [r3, #12]
 80030a2:	4b0a      	ldr	r3, [pc, #40]	; (80030cc <hal_lld_init+0x88>)
 80030a4:	4a0a      	ldr	r2, [pc, #40]	; (80030d0 <hal_lld_init+0x8c>)
 80030a6:	611a      	str	r2, [r3, #16]
                       MPU_RASR_ATTR_AP_RW_RW |
                       MPU_RASR_ATTR_NON_CACHEABLE |
                       MPU_RASR_ATTR_S |
                       STM32_NOCACHE_RASR |
                       MPU_RASR_ENABLE);
    mpuEnable(MPU_CTRL_PRIVDEFENA);
 80030a8:	4b08      	ldr	r3, [pc, #32]	; (80030cc <hal_lld_init+0x88>)
 80030aa:	2205      	movs	r2, #5
 80030ac:	605a      	str	r2, [r3, #4]
 80030ae:	4b09      	ldr	r3, [pc, #36]	; (80030d4 <hal_lld_init+0x90>)
 80030b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030b2:	4a08      	ldr	r2, [pc, #32]	; (80030d4 <hal_lld_init+0x90>)
 80030b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030b8:	6253      	str	r3, [r2, #36]	; 0x24

#if STM32_TARGET_CORE == 1
    /* Invalidating data cache to make sure that the MPU settings are taken
       immediately.*/
    SCB_CleanInvalidateDCache();
 80030ba:	f7ff fdc7 	bl	8002c4c <SCB_CleanInvalidateDCache>
#endif
  }
#endif
}
 80030be:	bf00      	nop
 80030c0:	bd80      	pop	{r7, pc}
 80030c2:	bf00      	nop
 80030c4:	7fffefff 	.word	0x7fffefff
 80030c8:	fffff800 	.word	0xfffff800
 80030cc:	e000ed90 	.word	0xe000ed90
 80030d0:	030c001b 	.word	0x030c001b
 80030d4:	e000ed00 	.word	0xe000ed00

080030d8 <stm32_clock_init>:
 * @note    All the involved constants come from the file @p board.h.
 * @note    This function should be invoked just after the system reset.
 *
 * @special
 */
void stm32_clock_init(void) {
 80030d8:	b580      	push	{r7, lr}
 80030da:	b084      	sub	sp, #16
 80030dc:	af00      	add	r7, sp, #0

#if defined(STM32_ENFORCE_H7_REV_XY)
  /* Fix for errata 2.2.15: Reading from AXI SRAM might lead to data
     read corruption.
     AXI->TARG7_FN_MOD.*/
  *((volatile uint32_t *)(0x51000000 + 0x1108 + 0x7000)) = 0x00000001U;
 80030de:	4b7a      	ldr	r3, [pc, #488]	; (80032c8 <stm32_clock_init+0x1f0>)
 80030e0:	2201      	movs	r2, #1
 80030e2:	601a      	str	r2, [r3, #0]
#endif

  /* SYSCFG clock enabled here because it is a multi-functional unit shared
     among multiple drivers.*/
  rccEnableAPB4(RCC_APB4ENR_SYSCFGEN, true);
 80030e4:	2101      	movs	r1, #1
 80030e6:	2002      	movs	r0, #2
 80030e8:	f7ff ff04 	bl	8002ef4 <rccEnableAPB4>

  /* PWR initialization.*/
  init_pwr();
 80030ec:	f7ff ff7c 	bl	8002fe8 <init_pwr>

  /* Backup domain initialization.*/
  init_bkp_domain();
 80030f0:	f7ff ff5c 	bl	8002fac <init_bkp_domain>

  /* HSI setup, it enforces the reset situation in order to handle possible
     problems with JTAG probes and re-initializations.*/
  RCC->CR |= RCC_CR_HSION;                  /* Make sure HSI is ON.         */
 80030f4:	4b75      	ldr	r3, [pc, #468]	; (80032cc <stm32_clock_init+0x1f4>)
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	4a74      	ldr	r2, [pc, #464]	; (80032cc <stm32_clock_init+0x1f4>)
 80030fa:	f043 0301 	orr.w	r3, r3, #1
 80030fe:	6013      	str	r3, [r2, #0]
  while (!(RCC->CR & RCC_CR_HSIRDY))
 8003100:	bf00      	nop
 8003102:	4b72      	ldr	r3, [pc, #456]	; (80032cc <stm32_clock_init+0x1f4>)
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f003 0304 	and.w	r3, r3, #4
 800310a:	2b00      	cmp	r3, #0
 800310c:	d0f9      	beq.n	8003102 <stm32_clock_init+0x2a>
    ;                                       /* Wait until HSI is stable.    */

  /* HSI is selected as new source without touching the other fields in
     CFGR. This is only required when using a debugger than can cause
     restarts.*/
  RCC->CFGR    = 0x00000000U;               /* Reset SW to HSI.             */
 800310e:	4b6f      	ldr	r3, [pc, #444]	; (80032cc <stm32_clock_init+0x1f4>)
 8003110:	2200      	movs	r2, #0
 8003112:	611a      	str	r2, [r3, #16]
  while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI)
 8003114:	bf00      	nop
 8003116:	4b6d      	ldr	r3, [pc, #436]	; (80032cc <stm32_clock_init+0x1f4>)
 8003118:	691b      	ldr	r3, [r3, #16]
 800311a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800311e:	2b00      	cmp	r3, #0
 8003120:	d1f9      	bne.n	8003116 <stm32_clock_init+0x3e>
    ;                                       /* Wait until HSI is selected.  */

  /* Registers cleared to reset values.*/
  RCC->CR      = RCC_CR_HSION;             /* CR Reset value.              */
 8003122:	4b6a      	ldr	r3, [pc, #424]	; (80032cc <stm32_clock_init+0x1f4>)
 8003124:	2201      	movs	r2, #1
 8003126:	601a      	str	r2, [r3, #0]
  RCC->HSICFGR = 0x40000000U;              /* HSICFGR Reset value.         */
 8003128:	4b68      	ldr	r3, [pc, #416]	; (80032cc <stm32_clock_init+0x1f4>)
 800312a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800312e:	605a      	str	r2, [r3, #4]
#if !defined(STM32_ENFORCE_H7_REV_XY)
  RCC->CSICFGR = 0x20000000U;              /* CSICFGR Reset value.         */
#endif
  RCC->CSR     = 0x00000000U;              /* CSR reset value.             */
 8003130:	4b66      	ldr	r3, [pc, #408]	; (80032cc <stm32_clock_init+0x1f4>)
 8003132:	2200      	movs	r2, #0
 8003134:	675a      	str	r2, [r3, #116]	; 0x74
  RCC->PLLCFGR = 0x01FF0000U;              /* PLLCFGR reset value.         */
 8003136:	4b65      	ldr	r3, [pc, #404]	; (80032cc <stm32_clock_init+0x1f4>)
 8003138:	4a65      	ldr	r2, [pc, #404]	; (80032d0 <stm32_clock_init+0x1f8>)
 800313a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Other clock-related settings, done before other things because
     recommended in the RM.*/
  cfgr = STM32_MCO2SEL | RCC_CFGR_MCO2PRE_VALUE(STM32_MCO2PRE_VALUE) |
 800313c:	4b65      	ldr	r3, [pc, #404]	; (80032d4 <stm32_clock_init+0x1fc>)
 800313e:	60fb      	str	r3, [r7, #12]
         STM32_STOPKERWUCK | STM32_STOPWUCK;
#if !defined(HAL_LLD_TYPE3_H)
  cfgr |= STM32_HRTIMSEL;
#endif
#if STM32_TIMPRE_ENABLE == TRUE
  cfgr |= RCC_CFGR_TIMPRE;
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003146:	60fb      	str	r3, [r7, #12]
#endif
  RCC->CFGR = cfgr;
 8003148:	4a60      	ldr	r2, [pc, #384]	; (80032cc <stm32_clock_init+0x1f4>)
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	6113      	str	r3, [r2, #16]
  /* HSE activation with optional bypass.*/
#if STM32_HSE_ENABLED == TRUE
#if defined(STM32_HSE_BYPASS)
  RCC->CR |= RCC_CR_HSEON | RCC_CR_HSEBYP;
#else
  RCC->CR |= RCC_CR_HSEON;
 800314e:	4b5f      	ldr	r3, [pc, #380]	; (80032cc <stm32_clock_init+0x1f4>)
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	4a5e      	ldr	r2, [pc, #376]	; (80032cc <stm32_clock_init+0x1f4>)
 8003154:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003158:	6013      	str	r3, [r2, #0]
#endif
  while ((RCC->CR & RCC_CR_HSERDY) == 0)
 800315a:	bf00      	nop
 800315c:	4b5b      	ldr	r3, [pc, #364]	; (80032cc <stm32_clock_init+0x1f4>)
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003164:	2b00      	cmp	r3, #0
 8003166:	d0f9      	beq.n	800315c <stm32_clock_init+0x84>
    ;                           /* Waits until HSE is stable.               */
#endif /* STM32_HSE_ENABLED == TRUE */

  /* HSI48 activation.*/
#if STM32_HSI48_ENABLED == TRUE
  RCC->CR |= RCC_CR_HSI48ON;
 8003168:	4b58      	ldr	r3, [pc, #352]	; (80032cc <stm32_clock_init+0x1f4>)
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	4a57      	ldr	r2, [pc, #348]	; (80032cc <stm32_clock_init+0x1f4>)
 800316e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003172:	6013      	str	r3, [r2, #0]
  while ((RCC->CR & RCC_CR_HSI48RDY) == 0)
 8003174:	bf00      	nop
 8003176:	4b55      	ldr	r3, [pc, #340]	; (80032cc <stm32_clock_init+0x1f4>)
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800317e:	2b00      	cmp	r3, #0
 8003180:	d0f9      	beq.n	8003176 <stm32_clock_init+0x9e>
     reduce boot time.*/
#if (STM32_PLL1_ENABLED == TRUE) ||                                         \
    (STM32_PLL2_ENABLED == TRUE) ||                                         \
    (STM32_PLL3_ENABLED == TRUE)
  {
    uint32_t onmask = 0;
 8003182:	2300      	movs	r3, #0
 8003184:	60bb      	str	r3, [r7, #8]
    uint32_t rdymask = 0;
 8003186:	2300      	movs	r3, #0
 8003188:	607b      	str	r3, [r7, #4]
    uint32_t cfgmask = 0;
 800318a:	2300      	movs	r3, #0
 800318c:	603b      	str	r3, [r7, #0]

    RCC->PLLCKSELR = RCC_PLLCKSELR_DIVM3_VALUE(STM32_PLL3_DIVM_VALUE) |
 800318e:	4b4f      	ldr	r3, [pc, #316]	; (80032cc <stm32_clock_init+0x1f4>)
 8003190:	4a51      	ldr	r2, [pc, #324]	; (80032d8 <stm32_clock_init+0x200>)
 8003192:	629a      	str	r2, [r3, #40]	; 0x28
                     RCC_PLLCKSELR_DIVM2_VALUE(STM32_PLL2_DIVM_VALUE) |
                     RCC_PLLCKSELR_DIVM1_VALUE(STM32_PLL1_DIVM_VALUE) |
                     RCC_PLLCKSELR_PLLSRC_VALUE(STM32_PLLSRC);

    cfgmask = STM32_PLLCFGR_PLL3RGE | STM32_PLLCFGR_PLL3VCOSEL | RCC_PLLCFGR_PLL3FRACEN |
 8003194:	f240 7355 	movw	r3, #1877	; 0x755
 8003198:	603b      	str	r3, [r7, #0]
              STM32_PLLCFGR_PLL2RGE | STM32_PLLCFGR_PLL2VCOSEL | RCC_PLLCFGR_PLL2FRACEN |
              STM32_PLLCFGR_PLL1RGE | STM32_PLLCFGR_PLL1VCOSEL | RCC_PLLCFGR_PLL1FRACEN;

#if STM32_PLL1_ENABLED == TRUE
    RCC->PLL1FRACR = STM32_PLL1_FRACN;
 800319a:	4b4c      	ldr	r3, [pc, #304]	; (80032cc <stm32_clock_init+0x1f4>)
 800319c:	2200      	movs	r2, #0
 800319e:	635a      	str	r2, [r3, #52]	; 0x34
    RCC->PLL1DIVR  = STM32_PLL1_DIVR | STM32_PLL1_DIVQ |
 80031a0:	4b4a      	ldr	r3, [pc, #296]	; (80032cc <stm32_clock_init+0x1f4>)
 80031a2:	4a4e      	ldr	r2, [pc, #312]	; (80032dc <stm32_clock_init+0x204>)
 80031a4:	631a      	str	r2, [r3, #48]	; 0x30
                     STM32_PLL1_DIVP | STM32_PLL1_DIVN;
    onmask  |= RCC_CR_PLL1ON;
 80031a6:	68bb      	ldr	r3, [r7, #8]
 80031a8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80031ac:	60bb      	str	r3, [r7, #8]
    rdymask |= RCC_CR_PLL1RDY;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80031b4:	607b      	str	r3, [r7, #4]
#if STM32_PLL1_P_ENABLED == TRUE
    cfgmask |= RCC_PLLCFGR_DIVP1EN;
 80031b6:	683b      	ldr	r3, [r7, #0]
 80031b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80031bc:	603b      	str	r3, [r7, #0]
#endif
#if STM32_PLL1_Q_ENABLED == TRUE
    cfgmask |= RCC_PLLCFGR_DIVQ1EN;
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80031c4:	603b      	str	r3, [r7, #0]
    cfgmask |= RCC_PLLCFGR_DIVR1EN;
#endif
#endif /* STM32_PLL1_ENABLED == TRUE */

#if STM32_PLL2_ENABLED == TRUE
    RCC->PLL2FRACR = STM32_PLL2_FRACN;
 80031c6:	4b41      	ldr	r3, [pc, #260]	; (80032cc <stm32_clock_init+0x1f4>)
 80031c8:	f24c 2290 	movw	r2, #49808	; 0xc290
 80031cc:	63da      	str	r2, [r3, #60]	; 0x3c
    RCC->PLL2DIVR  = STM32_PLL2_DIVR | STM32_PLL2_DIVQ |
 80031ce:	4b3f      	ldr	r3, [pc, #252]	; (80032cc <stm32_clock_init+0x1f4>)
 80031d0:	4a43      	ldr	r2, [pc, #268]	; (80032e0 <stm32_clock_init+0x208>)
 80031d2:	639a      	str	r2, [r3, #56]	; 0x38
                     STM32_PLL2_DIVP | STM32_PLL2_DIVN;
    onmask  |= RCC_CR_PLL2ON;
 80031d4:	68bb      	ldr	r3, [r7, #8]
 80031d6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80031da:	60bb      	str	r3, [r7, #8]
    rdymask |= RCC_CR_PLL2RDY;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80031e2:	607b      	str	r3, [r7, #4]
#if STM32_PLL2_P_ENABLED == TRUE
    cfgmask |= RCC_PLLCFGR_DIVP2EN;
 80031e4:	683b      	ldr	r3, [r7, #0]
 80031e6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80031ea:	603b      	str	r3, [r7, #0]
#endif
#if STM32_PLL2_Q_ENABLED == TRUE
    cfgmask |= RCC_PLLCFGR_DIVQ2EN;
#endif
#if STM32_PLL2_R_ENABLED == TRUE
    cfgmask |= RCC_PLLCFGR_DIVR2EN;
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80031f2:	603b      	str	r3, [r7, #0]
#endif
#endif /* STM32_PLL2_ENABLED == TRUE */

#if STM32_PLL3_ENABLED == TRUE
    RCC->PLL3FRACR = STM32_PLL3_FRACN;
 80031f4:	4b35      	ldr	r3, [pc, #212]	; (80032cc <stm32_clock_init+0x1f4>)
 80031f6:	2200      	movs	r2, #0
 80031f8:	645a      	str	r2, [r3, #68]	; 0x44
    RCC->PLL3DIVR  = STM32_PLL3_DIVR | STM32_PLL3_DIVQ |
 80031fa:	4b34      	ldr	r3, [pc, #208]	; (80032cc <stm32_clock_init+0x1f4>)
 80031fc:	4a39      	ldr	r2, [pc, #228]	; (80032e4 <stm32_clock_init+0x20c>)
 80031fe:	641a      	str	r2, [r3, #64]	; 0x40
                     STM32_PLL3_DIVP | STM32_PLL3_DIVN;
    onmask  |= RCC_CR_PLL3ON;
 8003200:	68bb      	ldr	r3, [r7, #8]
 8003202:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003206:	60bb      	str	r3, [r7, #8]
    rdymask |= RCC_CR_PLL3RDY;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800320e:	607b      	str	r3, [r7, #4]
#if STM32_PLL3_P_ENABLED == TRUE
    cfgmask |= RCC_PLLCFGR_DIVP3EN;
 8003210:	683b      	ldr	r3, [r7, #0]
 8003212:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003216:	603b      	str	r3, [r7, #0]
#endif
#if STM32_PLL3_Q_ENABLED == TRUE
    cfgmask |= RCC_PLLCFGR_DIVQ3EN;
#endif
#if STM32_PLL3_R_ENABLED == TRUE
    cfgmask |= RCC_PLLCFGR_DIVR3EN;
 8003218:	683b      	ldr	r3, [r7, #0]
 800321a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800321e:	603b      	str	r3, [r7, #0]
#endif
#endif /* STM32_PLL3_ENABLED == TRUE */

    /* Activating enabled PLLs and waiting for all of them to become ready.*/
    RCC->PLLCFGR = cfgmask & STM32_PLLCFGR_MASK;
 8003220:	4a2a      	ldr	r2, [pc, #168]	; (80032cc <stm32_clock_init+0x1f4>)
 8003222:	683b      	ldr	r3, [r7, #0]
 8003224:	62d3      	str	r3, [r2, #44]	; 0x2c
    RCC->CR     |= onmask;
 8003226:	4b29      	ldr	r3, [pc, #164]	; (80032cc <stm32_clock_init+0x1f4>)
 8003228:	681a      	ldr	r2, [r3, #0]
 800322a:	4928      	ldr	r1, [pc, #160]	; (80032cc <stm32_clock_init+0x1f4>)
 800322c:	68bb      	ldr	r3, [r7, #8]
 800322e:	4313      	orrs	r3, r2
 8003230:	600b      	str	r3, [r1, #0]
    while ((RCC->CR & rdymask) != rdymask)
 8003232:	bf00      	nop
 8003234:	4b25      	ldr	r3, [pc, #148]	; (80032cc <stm32_clock_init+0x1f4>)
 8003236:	681a      	ldr	r2, [r3, #0]
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	4013      	ands	r3, r2
 800323c:	687a      	ldr	r2, [r7, #4]
 800323e:	429a      	cmp	r2, r3
 8003240:	d1f8      	bne.n	8003234 <stm32_clock_init+0x15c>
#if defined(HAL_LLD_TYPE3_H)
  RCC->CDCFGR1 = STM32_CDCPRE  | STM32_CDPPRE | STM32_CDHPRE;
  RCC->CDCFGR2 = STM32_CDPPRE2 | STM32_CDPPRE1;
  RCC->SRDCFGR = STM32_SRDPPRE;
#else
  RCC->D1CFGR = STM32_D1CPRE  | STM32_D1PPRE3 | STM32_D1HPRE;
 8003242:	4b22      	ldr	r3, [pc, #136]	; (80032cc <stm32_clock_init+0x1f4>)
 8003244:	2248      	movs	r2, #72	; 0x48
 8003246:	619a      	str	r2, [r3, #24]
  RCC->D2CFGR = STM32_D2PPRE2 | STM32_D2PPRE1;
 8003248:	4b20      	ldr	r3, [pc, #128]	; (80032cc <stm32_clock_init+0x1f4>)
 800324a:	f44f 6288 	mov.w	r2, #1088	; 0x440
 800324e:	61da      	str	r2, [r3, #28]
  RCC->D3CFGR = STM32_D3PPRE4;
 8003250:	4b1e      	ldr	r3, [pc, #120]	; (80032cc <stm32_clock_init+0x1f4>)
 8003252:	2240      	movs	r2, #64	; 0x40
 8003254:	621a      	str	r2, [r3, #32]
#endif

  /* Peripherals clocks.*/
#if defined(HAL_LLD_TYPE1_H)
  RCC->D1CCIPR  = STM32_CKPERSEL   | STM32_SDMMCSEL    | STM32_QSPISEL       |
 8003256:	4b1d      	ldr	r3, [pc, #116]	; (80032cc <stm32_clock_init+0x1f4>)
 8003258:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800325c:	64da      	str	r2, [r3, #76]	; 0x4c
                  STM32_FMCSEL;
  RCC->D2CCIP1R = STM32_SWPSEL     | STM32_FDCANSEL    | STM32_DFSDM1SEL     |
 800325e:	4b1b      	ldr	r3, [pc, #108]	; (80032cc <stm32_clock_init+0x1f4>)
 8003260:	4a21      	ldr	r2, [pc, #132]	; (80032e8 <stm32_clock_init+0x210>)
 8003262:	651a      	str	r2, [r3, #80]	; 0x50
                  STM32_SPDIFSEL   | STM32_SPDIFSEL    | STM32_SPI45SEL      |
                  STM32_SPI123SEL  | STM32_SAI23SEL    | STM32_SAI1SEL;
  RCC->D2CCIP2R = STM32_LPTIM1SEL  | STM32_CECSEL      | STM32_USBSEL        |
 8003264:	4b19      	ldr	r3, [pc, #100]	; (80032cc <stm32_clock_init+0x1f4>)
 8003266:	f44f 02e0 	mov.w	r2, #7340032	; 0x700000
 800326a:	655a      	str	r2, [r3, #84]	; 0x54
                  STM32_I2C123SEL  | STM32_RNGSEL      | STM32_USART16SEL    |
                  STM32_USART234578SEL;
  RCC->D3CCIPR  = STM32_SPI6SEL    | STM32_SAI4BSEL    | STM32_SAI4ASEL      |
 800326c:	4b17      	ldr	r3, [pc, #92]	; (80032cc <stm32_clock_init+0x1f4>)
 800326e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003272:	659a      	str	r2, [r3, #88]	; 0x58
                  STM32_LPTIM3SEL  | STM32_LPTIM2SEL   | STM32_I2C4SEL       |
                  STM32_LPUART1SEL;
#endif

  /* Flash setup.*/
  FLASH->ACR = FLASH_ACR_WRHIGHFREQ_1 | FLASH_ACR_WRHIGHFREQ_0 |
 8003274:	4b1d      	ldr	r3, [pc, #116]	; (80032ec <stm32_clock_init+0x214>)
 8003276:	2232      	movs	r2, #50	; 0x32
 8003278:	601a      	str	r2, [r3, #0]
               STM32_FLASHBITS;
  while ((FLASH->ACR & FLASH_ACR_LATENCY) !=
 800327a:	bf00      	nop
 800327c:	4b1b      	ldr	r3, [pc, #108]	; (80032ec <stm32_clock_init+0x214>)
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f003 030f 	and.w	r3, r3, #15
 8003284:	2b02      	cmp	r3, #2
 8003286:	d1f9      	bne.n	800327c <stm32_clock_init+0x1a4>
  }

  /* Switching to the configured clock source if it is different
     from HSI.*/
#if STM32_SW != STM32_SW_HSI_CK
  RCC->CFGR |= STM32_SW;        /* Switches on the selected clock source.   */
 8003288:	4b10      	ldr	r3, [pc, #64]	; (80032cc <stm32_clock_init+0x1f4>)
 800328a:	691b      	ldr	r3, [r3, #16]
 800328c:	4a0f      	ldr	r2, [pc, #60]	; (80032cc <stm32_clock_init+0x1f4>)
 800328e:	f043 0303 	orr.w	r3, r3, #3
 8003292:	6113      	str	r3, [r2, #16]
  while ((RCC->CFGR & RCC_CFGR_SWS_Msk) != (STM32_SW << RCC_CFGR_SWS_Pos))
 8003294:	bf00      	nop
 8003296:	4b0d      	ldr	r3, [pc, #52]	; (80032cc <stm32_clock_init+0x1f4>)
 8003298:	691b      	ldr	r3, [r3, #16]
 800329a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800329e:	2b18      	cmp	r3, #24
 80032a0:	d1f9      	bne.n	8003296 <stm32_clock_init+0x1be>
                  STM32_UART4SEL  | STM32_USART3SEL | STM32_USART2SEL |
                  STM32_USART1SEL;
#endif

  /* RAM1 2 and 3 clocks enabled.*/
  rccEnableSRAM1(true);
 80032a2:	2101      	movs	r1, #1
 80032a4:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 80032a8:	f7ff fe52 	bl	8002f50 <rccEnableAHB2>
  rccEnableSRAM2(true);
 80032ac:	2101      	movs	r1, #1
 80032ae:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80032b2:	f7ff fe4d 	bl	8002f50 <rccEnableAHB2>
#if !(defined(HAL_LLD_TYPE2_H) || defined(HAL_LLD_TYPE3_H))
  rccEnableSRAM3(true);
 80032b6:	2101      	movs	r1, #1
 80032b8:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 80032bc:	f7ff fe48 	bl	8002f50 <rccEnableAHB2>
#endif
#endif /* STM32_NO_INIT */
}
 80032c0:	bf00      	nop
 80032c2:	3710      	adds	r7, #16
 80032c4:	46bd      	mov	sp, r7
 80032c6:	bd80      	pop	{r7, pc}
 80032c8:	51008108 	.word	0x51008108
 80032cc:	58024400 	.word	0x58024400
 80032d0:	01ff0000 	.word	0x01ff0000
 80032d4:	08100800 	.word	0x08100800
 80032d8:	00404042 	.word	0x00404042
 80032dc:	0109038f 	.word	0x0109038f
 80032e0:	0b0112f4 	.word	0x0b0112f4
 80032e4:	0f05068f 	.word	0x0f05068f
 80032e8:	10000040 	.word	0x10000040
 80032ec:	52002000 	.word	0x52002000

080032f0 <chSysLockFromISR>:
static inline void chSysLockFromISR(void) {
 80032f0:	b480      	push	{r7}
 80032f2:	b083      	sub	sp, #12
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	2330      	movs	r3, #48	; 0x30
 80032f8:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	f383 8811 	msr	BASEPRI, r3
}
 8003300:	bf00      	nop
}
 8003302:	bf00      	nop
}
 8003304:	bf00      	nop
}
 8003306:	bf00      	nop
 8003308:	370c      	adds	r7, #12
 800330a:	46bd      	mov	sp, r7
 800330c:	bc80      	pop	{r7}
 800330e:	4770      	bx	lr

08003310 <chSysUnlockFromISR>:
static inline void chSysUnlockFromISR(void) {
 8003310:	b480      	push	{r7}
 8003312:	b083      	sub	sp, #12
 8003314:	af00      	add	r7, sp, #0
 8003316:	2300      	movs	r3, #0
 8003318:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	f383 8811 	msr	BASEPRI, r3
}
 8003320:	bf00      	nop
}
 8003322:	bf00      	nop
}
 8003324:	bf00      	nop
}
 8003326:	bf00      	nop
 8003328:	370c      	adds	r7, #12
 800332a:	46bd      	mov	sp, r7
 800332c:	bc80      	pop	{r7}
 800332e:	4770      	bx	lr

08003330 <osalSysLockFromISR>:
static inline void osalSysLockFromISR(void) {
 8003330:	b580      	push	{r7, lr}
 8003332:	af00      	add	r7, sp, #0
  chSysLockFromISR();
 8003334:	f7ff ffdc 	bl	80032f0 <chSysLockFromISR>
}
 8003338:	bf00      	nop
 800333a:	bd80      	pop	{r7, pc}

0800333c <osalSysUnlockFromISR>:
static inline void osalSysUnlockFromISR(void) {
 800333c:	b580      	push	{r7, lr}
 800333e:	af00      	add	r7, sp, #0
  chSysUnlockFromISR();
 8003340:	f7ff ffe6 	bl	8003310 <chSysUnlockFromISR>
}
 8003344:	bf00      	nop
 8003346:	bd80      	pop	{r7, pc}

08003348 <osalSysPolledDelayX>:
static inline void osalSysPolledDelayX(rtcnt_t cycles) {
 8003348:	b580      	push	{r7, lr}
 800334a:	b082      	sub	sp, #8
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
  chSysPolledDelayX(cycles);
 8003350:	6878      	ldr	r0, [r7, #4]
 8003352:	f003 fba7 	bl	8006aa4 <chSysPolledDelayX>
}
 8003356:	bf00      	nop
 8003358:	3708      	adds	r7, #8
 800335a:	46bd      	mov	sp, r7
 800335c:	bd80      	pop	{r7, pc}

0800335e <osalThreadResumeI>:
static inline void osalThreadResumeI(thread_reference_t *trp, msg_t msg) {
 800335e:	b580      	push	{r7, lr}
 8003360:	b082      	sub	sp, #8
 8003362:	af00      	add	r7, sp, #0
 8003364:	6078      	str	r0, [r7, #4]
 8003366:	6039      	str	r1, [r7, #0]
  chThdResumeI(trp, msg);
 8003368:	6839      	ldr	r1, [r7, #0]
 800336a:	6878      	ldr	r0, [r7, #4]
 800336c:	f004 fcbc 	bl	8007ce8 <chThdResumeI>
}
 8003370:	bf00      	nop
 8003372:	3708      	adds	r7, #8
 8003374:	46bd      	mov	sp, r7
 8003376:	bd80      	pop	{r7, pc}

08003378 <__rccResetAHB1>:
__STATIC_INLINE void __rccResetAHB1(uint32_t mask) {
 8003378:	b480      	push	{r7}
 800337a:	b083      	sub	sp, #12
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
  RCC->AHB1RSTR |= mask;
 8003380:	4b0c      	ldr	r3, [pc, #48]	; (80033b4 <__rccResetAHB1+0x3c>)
 8003382:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8003386:	490b      	ldr	r1, [pc, #44]	; (80033b4 <__rccResetAHB1+0x3c>)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	4313      	orrs	r3, r2
 800338c:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
  RCC->AHB1RSTR &= ~mask;
 8003390:	4b08      	ldr	r3, [pc, #32]	; (80033b4 <__rccResetAHB1+0x3c>)
 8003392:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	43db      	mvns	r3, r3
 800339a:	4906      	ldr	r1, [pc, #24]	; (80033b4 <__rccResetAHB1+0x3c>)
 800339c:	4013      	ands	r3, r2
 800339e:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
  (void)RCC->AHB1RSTR;
 80033a2:	4b04      	ldr	r3, [pc, #16]	; (80033b4 <__rccResetAHB1+0x3c>)
 80033a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 80033a8:	bf00      	nop
 80033aa:	370c      	adds	r7, #12
 80033ac:	46bd      	mov	sp, r7
 80033ae:	bc80      	pop	{r7}
 80033b0:	4770      	bx	lr
 80033b2:	bf00      	nop
 80033b4:	58024400 	.word	0x58024400

080033b8 <rccEnableAHB1>:
__STATIC_INLINE void rccEnableAHB1(uint32_t mask, bool lp) {
 80033b8:	b480      	push	{r7}
 80033ba:	b083      	sub	sp, #12
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
 80033c0:	460b      	mov	r3, r1
 80033c2:	70fb      	strb	r3, [r7, #3]
  RCC_C1->AHB1ENR |= mask;
 80033c4:	4b12      	ldr	r3, [pc, #72]	; (8003410 <rccEnableAHB1+0x58>)
 80033c6:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 80033ca:	4911      	ldr	r1, [pc, #68]	; (8003410 <rccEnableAHB1+0x58>)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	4313      	orrs	r3, r2
 80033d0:	f8c1 30d8 	str.w	r3, [r1, #216]	; 0xd8
  if (lp) {
 80033d4:	78fb      	ldrb	r3, [r7, #3]
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d008      	beq.n	80033ec <rccEnableAHB1+0x34>
    RCC_C1->AHB1LPENR |= mask;
 80033da:	4b0d      	ldr	r3, [pc, #52]	; (8003410 <rccEnableAHB1+0x58>)
 80033dc:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 80033e0:	490b      	ldr	r1, [pc, #44]	; (8003410 <rccEnableAHB1+0x58>)
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	4313      	orrs	r3, r2
 80033e6:	f8c1 3100 	str.w	r3, [r1, #256]	; 0x100
 80033ea:	e008      	b.n	80033fe <rccEnableAHB1+0x46>
    RCC_C1->AHB1LPENR &= ~mask;
 80033ec:	4b08      	ldr	r3, [pc, #32]	; (8003410 <rccEnableAHB1+0x58>)
 80033ee:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	43db      	mvns	r3, r3
 80033f6:	4906      	ldr	r1, [pc, #24]	; (8003410 <rccEnableAHB1+0x58>)
 80033f8:	4013      	ands	r3, r2
 80033fa:	f8c1 3100 	str.w	r3, [r1, #256]	; 0x100
  (void)RCC_C1->AHB1LPENR;
 80033fe:	4b04      	ldr	r3, [pc, #16]	; (8003410 <rccEnableAHB1+0x58>)
 8003400:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
}
 8003404:	bf00      	nop
 8003406:	370c      	adds	r7, #12
 8003408:	46bd      	mov	sp, r7
 800340a:	bc80      	pop	{r7}
 800340c:	4770      	bx	lr
 800340e:	bf00      	nop
 8003410:	58024400 	.word	0x58024400

08003414 <rccDisableAHB1>:
__STATIC_INLINE void rccDisableAHB1(uint32_t mask) {
 8003414:	b480      	push	{r7}
 8003416:	b083      	sub	sp, #12
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]
  RCC_C1->AHB1ENR &= ~mask;
 800341c:	4b0c      	ldr	r3, [pc, #48]	; (8003450 <rccDisableAHB1+0x3c>)
 800341e:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	43db      	mvns	r3, r3
 8003426:	490a      	ldr	r1, [pc, #40]	; (8003450 <rccDisableAHB1+0x3c>)
 8003428:	4013      	ands	r3, r2
 800342a:	f8c1 30d8 	str.w	r3, [r1, #216]	; 0xd8
  RCC_C1->AHB1LPENR &= ~mask;
 800342e:	4b08      	ldr	r3, [pc, #32]	; (8003450 <rccDisableAHB1+0x3c>)
 8003430:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	43db      	mvns	r3, r3
 8003438:	4905      	ldr	r1, [pc, #20]	; (8003450 <rccDisableAHB1+0x3c>)
 800343a:	4013      	ands	r3, r2
 800343c:	f8c1 3100 	str.w	r3, [r1, #256]	; 0x100
  (void)RCC_C1->AHB1LPENR;
 8003440:	4b03      	ldr	r3, [pc, #12]	; (8003450 <rccDisableAHB1+0x3c>)
 8003442:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
}
 8003446:	bf00      	nop
 8003448:	370c      	adds	r7, #12
 800344a:	46bd      	mov	sp, r7
 800344c:	bc80      	pop	{r7}
 800344e:	4770      	bx	lr
 8003450:	58024400 	.word	0x58024400

08003454 <rccResetAHB1>:
__STATIC_INLINE void rccResetAHB1(uint32_t mask) {
 8003454:	b580      	push	{r7, lr}
 8003456:	b082      	sub	sp, #8
 8003458:	af00      	add	r7, sp, #0
 800345a:	6078      	str	r0, [r7, #4]
  __rccResetAHB1(mask);
 800345c:	6878      	ldr	r0, [r7, #4]
 800345e:	f7ff ff8b 	bl	8003378 <__rccResetAHB1>
}
 8003462:	bf00      	nop
 8003464:	3708      	adds	r7, #8
 8003466:	46bd      	mov	sp, r7
 8003468:	bd80      	pop	{r7, pc}

0800346a <adc_lld_vreg_on>:
/**
 * @brief   Enables the ADC voltage regulator.
 *
 * @param[in] adcp      pointer to the @p ADCDriver object
 */
static void adc_lld_vreg_on(ADCDriver *adcp) {
 800346a:	b580      	push	{r7, lr}
 800346c:	b082      	sub	sp, #8
 800346e:	af00      	add	r7, sp, #0
 8003470:	6078      	str	r0, [r7, #4]

  adcp->adcm->CR = ADC_CR_ADVREGEN;
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003476:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800347a:	609a      	str	r2, [r3, #8]
#if STM32_ADC_DUAL_MODE
  if (&ADCD1 == adcp) {
    adcp->adcs->CR = ADC_CR_ADVREGEN;
  }
#endif
  osalSysPolledDelayX(OSAL_US2RTC(STM32_SYS_CK, 10U));
 800347c:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 8003480:	f7ff ff62 	bl	8003348 <osalSysPolledDelayX>
}
 8003484:	bf00      	nop
 8003486:	3708      	adds	r7, #8
 8003488:	46bd      	mov	sp, r7
 800348a:	bd80      	pop	{r7, pc}

0800348c <adc_lld_analog_on>:
/**
 * @brief   Enables the ADC analog circuit.
 *
 * @param[in] adcp      pointer to the @p ADCDriver object
 */
static void adc_lld_analog_on(ADCDriver *adcp) {
 800348c:	b480      	push	{r7}
 800348e:	b083      	sub	sp, #12
 8003490:	af00      	add	r7, sp, #0
 8003492:	6078      	str	r0, [r7, #4]

  adcp->adcm->ISR = ADC_ISR_ADRDY;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003498:	2201      	movs	r2, #1
 800349a:	601a      	str	r2, [r3, #0]
  adcp->adcm->CR |= ADC_CR_ADEN;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034a0:	689a      	ldr	r2, [r3, #8]
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034a6:	f042 0201 	orr.w	r2, r2, #1
 80034aa:	609a      	str	r2, [r3, #8]
  while ((adcp->adcm->ISR & ADC_ISR_ADRDY) == 0U)
 80034ac:	bf00      	nop
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f003 0301 	and.w	r3, r3, #1
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d0f8      	beq.n	80034ae <adc_lld_analog_on+0x22>
    adcp->adcs->CR |= ADC_CR_ADEN;
    while ((adcp->adcs->ISR & ADC_ISR_ADRDY) == 0U)
      ;
  }
#endif
}
 80034bc:	bf00      	nop
 80034be:	bf00      	nop
 80034c0:	370c      	adds	r7, #12
 80034c2:	46bd      	mov	sp, r7
 80034c4:	bc80      	pop	{r7}
 80034c6:	4770      	bx	lr

080034c8 <adc_lld_calibrate>:
/**
 * @brief   Calibrates an ADC unit.
 *
 * @param[in] adcp      pointer to the @p ADCDriver object
 */
static void adc_lld_calibrate(ADCDriver *adcp) {
 80034c8:	b480      	push	{r7}
 80034ca:	b083      	sub	sp, #12
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	6078      	str	r0, [r7, #4]

  osalDbgAssert(adcp->adcm->CR == ADC_CR_ADVREGEN, "invalid register state");

  adcp->adcm->CR &= ~(ADC_CR_ADCALDIF | ADC_CR_ADCALLIN);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034d4:	6899      	ldr	r1, [r3, #8]
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80034da:	4b11      	ldr	r3, [pc, #68]	; (8003520 <adc_lld_calibrate+0x58>)
 80034dc:	400b      	ands	r3, r1
 80034de:	6093      	str	r3, [r2, #8]
  adcp->adcm->CR |= adcp->config->calibration & (ADC_CR_ADCALDIF |
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034e4:	6899      	ldr	r1, [r3, #8]
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	685b      	ldr	r3, [r3, #4]
 80034ea:	685a      	ldr	r2, [r3, #4]
 80034ec:	4b0d      	ldr	r3, [pc, #52]	; (8003524 <adc_lld_calibrate+0x5c>)
 80034ee:	4013      	ands	r3, r2
 80034f0:	687a      	ldr	r2, [r7, #4]
 80034f2:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80034f4:	430b      	orrs	r3, r1
 80034f6:	6093      	str	r3, [r2, #8]
                                                 ADC_CR_ADCALLIN);
  adcp->adcm->CR |= ADC_CR_ADCAL;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034fc:	689a      	ldr	r2, [r3, #8]
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003502:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003506:	609a      	str	r2, [r3, #8]
  while ((adcp->adcm->CR & ADC_CR_ADCAL) != 0U)
 8003508:	bf00      	nop
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800350e:	689b      	ldr	r3, [r3, #8]
 8003510:	2b00      	cmp	r3, #0
 8003512:	dbfa      	blt.n	800350a <adc_lld_calibrate+0x42>
    adcp->adcs->CR |= ADC_CR_ADCAL;
    while ((adcp->adcs->CR & ADC_CR_ADCAL) != 0U)
      ;
  }
#endif
}
 8003514:	bf00      	nop
 8003516:	bf00      	nop
 8003518:	370c      	adds	r7, #12
 800351a:	46bd      	mov	sp, r7
 800351c:	bc80      	pop	{r7}
 800351e:	4770      	bx	lr
 8003520:	bffeffff 	.word	0xbffeffff
 8003524:	40010000 	.word	0x40010000

08003528 <adc_lld_stop_adc>:
/**
 * @brief   Stops an ongoing conversion, if any.
 *
 * @param[in] adcp      pointer to the @p ADCDriver object
 */
static void adc_lld_stop_adc(ADCDriver *adcp) {
 8003528:	b480      	push	{r7}
 800352a:	b083      	sub	sp, #12
 800352c:	af00      	add	r7, sp, #0
 800352e:	6078      	str	r0, [r7, #4]

  if (adcp->adcm->CR & ADC_CR_ADSTART) {
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003534:	689b      	ldr	r3, [r3, #8]
 8003536:	f003 0304 	and.w	r3, r3, #4
 800353a:	2b00      	cmp	r3, #0
 800353c:	d00f      	beq.n	800355e <adc_lld_stop_adc+0x36>
    adcp->adcm->CR |= ADC_CR_ADSTP;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003542:	689a      	ldr	r2, [r3, #8]
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003548:	f042 0210 	orr.w	r2, r2, #16
 800354c:	609a      	str	r2, [r3, #8]
    while (adcp->adcm->CR & ADC_CR_ADSTP)
 800354e:	bf00      	nop
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003554:	689b      	ldr	r3, [r3, #8]
 8003556:	f003 0310 	and.w	r3, r3, #16
 800355a:	2b00      	cmp	r3, #0
 800355c:	d1f8      	bne.n	8003550 <adc_lld_stop_adc+0x28>
      ;
  }
  adcp->adcm->PCSEL = 0U;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003562:	2200      	movs	r2, #0
 8003564:	61da      	str	r2, [r3, #28]
}
 8003566:	bf00      	nop
 8003568:	370c      	adds	r7, #12
 800356a:	46bd      	mov	sp, r7
 800356c:	bc80      	pop	{r7}
 800356e:	4770      	bx	lr

08003570 <adc_lld_serve_dma_interrupt>:
 * @brief   ADC DMA service routine.
 *
 * @param[in] adcp      pointer to the @p ADCDriver object
 * @param[in] flags     pre-shifted content of the ISR register
 */
static void adc_lld_serve_dma_interrupt(ADCDriver *adcp, uint32_t flags) {
 8003570:	b580      	push	{r7, lr}
 8003572:	b082      	sub	sp, #8
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]
 8003578:	6039      	str	r1, [r7, #0]

  /* DMA errors handling.*/
  if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0) {
 800357a:	683b      	ldr	r3, [r7, #0]
 800357c:	f003 030c 	and.w	r3, r3, #12
 8003580:	2b00      	cmp	r3, #0
 8003582:	d02d      	beq.n	80035e0 <adc_lld_serve_dma_interrupt+0x70>
    /* DMA, this could help only if the DMA tries to access an unmapped
       address space or violates alignment rules.*/
    _adc_isr_error_code(adcp, ADC_ERR_DMAFAILURE);
 8003584:	6878      	ldr	r0, [r7, #4]
 8003586:	f000 fa61 	bl	8003a4c <adc_lld_stop_conversion>
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	691b      	ldr	r3, [r3, #16]
 800358e:	68db      	ldr	r3, [r3, #12]
 8003590:	2b00      	cmp	r3, #0
 8003592:	d013      	beq.n	80035bc <adc_lld_serve_dma_interrupt+0x4c>
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2205      	movs	r2, #5
 8003598:	701a      	strb	r2, [r3, #0]
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	691b      	ldr	r3, [r3, #16]
 800359e:	68db      	ldr	r3, [r3, #12]
 80035a0:	2101      	movs	r1, #1
 80035a2:	6878      	ldr	r0, [r7, #4]
 80035a4:	4798      	blx	r3
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	781b      	ldrb	r3, [r3, #0]
 80035aa:	2b05      	cmp	r3, #5
 80035ac:	d10c      	bne.n	80035c8 <adc_lld_serve_dma_interrupt+0x58>
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	2202      	movs	r2, #2
 80035b2:	701a      	strb	r2, [r3, #0]
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	2200      	movs	r2, #0
 80035b8:	611a      	str	r2, [r3, #16]
 80035ba:	e005      	b.n	80035c8 <adc_lld_serve_dma_interrupt+0x58>
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	2202      	movs	r2, #2
 80035c0:	701a      	strb	r2, [r3, #0]
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	2200      	movs	r2, #0
 80035c6:	611a      	str	r2, [r3, #16]
 80035c8:	f7ff feb2 	bl	8003330 <osalSysLockFromISR>
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	3314      	adds	r3, #20
 80035d0:	f04f 31ff 	mov.w	r1, #4294967295
 80035d4:	4618      	mov	r0, r3
 80035d6:	f7ff fec2 	bl	800335e <osalThreadResumeI>
 80035da:	f7ff feaf 	bl	800333c <osalSysUnlockFromISR>
        /* Half transfer processing.*/
        _adc_isr_half_code(adcp);
      }
    }
  }
}
 80035de:	e05d      	b.n	800369c <adc_lld_serve_dma_interrupt+0x12c>
    if (adcp->grpp != NULL) {
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	691b      	ldr	r3, [r3, #16]
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d059      	beq.n	800369c <adc_lld_serve_dma_interrupt+0x12c>
      if ((flags & STM32_DMA_ISR_TCIF) != 0) {
 80035e8:	683b      	ldr	r3, [r7, #0]
 80035ea:	f003 0320 	and.w	r3, r3, #32
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d045      	beq.n	800367e <adc_lld_serve_dma_interrupt+0x10e>
        _adc_isr_full_code(adcp);
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	691b      	ldr	r3, [r3, #16]
 80035f6:	781b      	ldrb	r3, [r3, #0]
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d014      	beq.n	8003626 <adc_lld_serve_dma_interrupt+0xb6>
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	691b      	ldr	r3, [r3, #16]
 8003600:	689b      	ldr	r3, [r3, #8]
 8003602:	2b00      	cmp	r3, #0
 8003604:	d04a      	beq.n	800369c <adc_lld_serve_dma_interrupt+0x12c>
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	2204      	movs	r2, #4
 800360a:	701a      	strb	r2, [r3, #0]
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	691b      	ldr	r3, [r3, #16]
 8003610:	689b      	ldr	r3, [r3, #8]
 8003612:	6878      	ldr	r0, [r7, #4]
 8003614:	4798      	blx	r3
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	781b      	ldrb	r3, [r3, #0]
 800361a:	2b04      	cmp	r3, #4
 800361c:	d13e      	bne.n	800369c <adc_lld_serve_dma_interrupt+0x12c>
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	2203      	movs	r2, #3
 8003622:	701a      	strb	r2, [r3, #0]
}
 8003624:	e03a      	b.n	800369c <adc_lld_serve_dma_interrupt+0x12c>
        _adc_isr_full_code(adcp);
 8003626:	6878      	ldr	r0, [r7, #4]
 8003628:	f000 fa10 	bl	8003a4c <adc_lld_stop_conversion>
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	691b      	ldr	r3, [r3, #16]
 8003630:	689b      	ldr	r3, [r3, #8]
 8003632:	2b00      	cmp	r3, #0
 8003634:	d012      	beq.n	800365c <adc_lld_serve_dma_interrupt+0xec>
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	2204      	movs	r2, #4
 800363a:	701a      	strb	r2, [r3, #0]
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	691b      	ldr	r3, [r3, #16]
 8003640:	689b      	ldr	r3, [r3, #8]
 8003642:	6878      	ldr	r0, [r7, #4]
 8003644:	4798      	blx	r3
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	781b      	ldrb	r3, [r3, #0]
 800364a:	2b04      	cmp	r3, #4
 800364c:	d10c      	bne.n	8003668 <adc_lld_serve_dma_interrupt+0xf8>
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	2202      	movs	r2, #2
 8003652:	701a      	strb	r2, [r3, #0]
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2200      	movs	r2, #0
 8003658:	611a      	str	r2, [r3, #16]
 800365a:	e005      	b.n	8003668 <adc_lld_serve_dma_interrupt+0xf8>
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	2202      	movs	r2, #2
 8003660:	701a      	strb	r2, [r3, #0]
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	2200      	movs	r2, #0
 8003666:	611a      	str	r2, [r3, #16]
 8003668:	f7ff fe62 	bl	8003330 <osalSysLockFromISR>
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	3314      	adds	r3, #20
 8003670:	2100      	movs	r1, #0
 8003672:	4618      	mov	r0, r3
 8003674:	f7ff fe73 	bl	800335e <osalThreadResumeI>
 8003678:	f7ff fe60 	bl	800333c <osalSysUnlockFromISR>
}
 800367c:	e00e      	b.n	800369c <adc_lld_serve_dma_interrupt+0x12c>
      else if ((flags & STM32_DMA_ISR_HTIF) != 0) {
 800367e:	683b      	ldr	r3, [r7, #0]
 8003680:	f003 0310 	and.w	r3, r3, #16
 8003684:	2b00      	cmp	r3, #0
 8003686:	d009      	beq.n	800369c <adc_lld_serve_dma_interrupt+0x12c>
        _adc_isr_half_code(adcp);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	691b      	ldr	r3, [r3, #16]
 800368c:	689b      	ldr	r3, [r3, #8]
 800368e:	2b00      	cmp	r3, #0
 8003690:	d004      	beq.n	800369c <adc_lld_serve_dma_interrupt+0x12c>
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	691b      	ldr	r3, [r3, #16]
 8003696:	689b      	ldr	r3, [r3, #8]
 8003698:	6878      	ldr	r0, [r7, #4]
 800369a:	4798      	blx	r3
}
 800369c:	bf00      	nop
 800369e:	3708      	adds	r7, #8
 80036a0:	46bd      	mov	sp, r7
 80036a2:	bd80      	pop	{r7, pc}

080036a4 <adc_lld_serve_interrupt>:
 * @brief   ADC IRQ service routine.
 *
 * @param[in] adcp      pointer to the @p ADCDriver object
 * @param[in] isr       content of the ISR register
 */
static void adc_lld_serve_interrupt(ADCDriver *adcp, uint32_t isr) {
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b084      	sub	sp, #16
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
 80036ac:	6039      	str	r1, [r7, #0]

  /* It could be a spurious interrupt caused by overflows after DMA disabling,
     just ignore it in this case.*/
  if (adcp->grpp != NULL) {
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	691b      	ldr	r3, [r3, #16]
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d059      	beq.n	800376a <adc_lld_serve_interrupt+0xc6>
    adcerror_t emask = 0U;
 80036b6:	2300      	movs	r3, #0
 80036b8:	60fb      	str	r3, [r7, #12]

    /* Note, an overflow may occur after the conversion ended before the driver
       is able to stop the ADC, this is why the state is checked too.*/
    if ((isr & ADC_ISR_OVR) && (adcp->state == ADC_ACTIVE)) {
 80036ba:	683b      	ldr	r3, [r7, #0]
 80036bc:	f003 0310 	and.w	r3, r3, #16
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d007      	beq.n	80036d4 <adc_lld_serve_interrupt+0x30>
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	781b      	ldrb	r3, [r3, #0]
 80036c8:	2b03      	cmp	r3, #3
 80036ca:	d103      	bne.n	80036d4 <adc_lld_serve_interrupt+0x30>
      /* ADC overflow condition, this could happen only if the DMA is unable
         to read data fast enough.*/
      emask |= ADC_ERR_OVERFLOW;
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	f043 0302 	orr.w	r3, r3, #2
 80036d2:	60fb      	str	r3, [r7, #12]
    }
    if (isr & ADC_ISR_AWD1) {
 80036d4:	683b      	ldr	r3, [r7, #0]
 80036d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d003      	beq.n	80036e6 <adc_lld_serve_interrupt+0x42>
      /* Analog watchdog 1 error.*/
      emask |= ADC_ERR_AWD1;
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	f043 0304 	orr.w	r3, r3, #4
 80036e4:	60fb      	str	r3, [r7, #12]
    }
    if (isr & ADC_ISR_AWD2) {
 80036e6:	683b      	ldr	r3, [r7, #0]
 80036e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d003      	beq.n	80036f8 <adc_lld_serve_interrupt+0x54>
      /* Analog watchdog 2 error.*/
      emask |= ADC_ERR_AWD2;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	f043 0308 	orr.w	r3, r3, #8
 80036f6:	60fb      	str	r3, [r7, #12]
    }
    if (isr & ADC_ISR_AWD3) {
 80036f8:	683b      	ldr	r3, [r7, #0]
 80036fa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d003      	beq.n	800370a <adc_lld_serve_interrupt+0x66>
      /* Analog watchdog 3 error.*/
      emask |= ADC_ERR_AWD3;
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	f043 0310 	orr.w	r3, r3, #16
 8003708:	60fb      	str	r3, [r7, #12]
    }
    if (emask != 0U) {
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	2b00      	cmp	r3, #0
 800370e:	d02c      	beq.n	800376a <adc_lld_serve_interrupt+0xc6>
      _adc_isr_error_code(adcp, emask);
 8003710:	6878      	ldr	r0, [r7, #4]
 8003712:	f000 f99b 	bl	8003a4c <adc_lld_stop_conversion>
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	691b      	ldr	r3, [r3, #16]
 800371a:	68db      	ldr	r3, [r3, #12]
 800371c:	2b00      	cmp	r3, #0
 800371e:	d013      	beq.n	8003748 <adc_lld_serve_interrupt+0xa4>
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2205      	movs	r2, #5
 8003724:	701a      	strb	r2, [r3, #0]
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	691b      	ldr	r3, [r3, #16]
 800372a:	68db      	ldr	r3, [r3, #12]
 800372c:	68f9      	ldr	r1, [r7, #12]
 800372e:	6878      	ldr	r0, [r7, #4]
 8003730:	4798      	blx	r3
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	781b      	ldrb	r3, [r3, #0]
 8003736:	2b05      	cmp	r3, #5
 8003738:	d10c      	bne.n	8003754 <adc_lld_serve_interrupt+0xb0>
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	2202      	movs	r2, #2
 800373e:	701a      	strb	r2, [r3, #0]
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2200      	movs	r2, #0
 8003744:	611a      	str	r2, [r3, #16]
 8003746:	e005      	b.n	8003754 <adc_lld_serve_interrupt+0xb0>
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	2202      	movs	r2, #2
 800374c:	701a      	strb	r2, [r3, #0]
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	2200      	movs	r2, #0
 8003752:	611a      	str	r2, [r3, #16]
 8003754:	f7ff fdec 	bl	8003330 <osalSysLockFromISR>
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	3314      	adds	r3, #20
 800375c:	f04f 31ff 	mov.w	r1, #4294967295
 8003760:	4618      	mov	r0, r3
 8003762:	f7ff fdfc 	bl	800335e <osalThreadResumeI>
 8003766:	f7ff fde9 	bl	800333c <osalSysUnlockFromISR>
    }
  }
}
 800376a:	bf00      	nop
 800376c:	3710      	adds	r7, #16
 800376e:	46bd      	mov	sp, r7
 8003770:	bd80      	pop	{r7, pc}
	...

08003774 <Vector88>:
/**
 * @brief   ADC1/ADC2 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_ADC12_HANDLER) {
 8003774:	b580      	push	{r7, lr}
 8003776:	b082      	sub	sp, #8
 8003778:	af00      	add	r7, sp, #0
  uint32_t isr;

  OSAL_IRQ_PROLOGUE();
 800377a:	480b      	ldr	r0, [pc, #44]	; (80037a8 <Vector88+0x34>)
 800377c:	f003 fa9c 	bl	8006cb8 <__trace_isr_enter>

  /* Handle ADC1 ISR first in adc_lld_serve_interrupt. */
  isr  = ADC1->ISR;
 8003780:	4b0a      	ldr	r3, [pc, #40]	; (80037ac <Vector88+0x38>)
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	607b      	str	r3, [r7, #4]
  ADC1->ISR = isr;
 8003786:	4a09      	ldr	r2, [pc, #36]	; (80037ac <Vector88+0x38>)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	6013      	str	r3, [r2, #0]
#if defined(STM32_ADC_ADC12_IRQ_HOOK)
  STM32_ADC_ADC12_IRQ_HOOK
#endif
  adc_lld_serve_interrupt(&ADCD1, isr);
 800378c:	6879      	ldr	r1, [r7, #4]
 800378e:	4808      	ldr	r0, [pc, #32]	; (80037b0 <Vector88+0x3c>)
 8003790:	f7ff ff88 	bl	80036a4 <adc_lld_serve_interrupt>
  STM32_ADC_ADC12_IRQ_HOOK
#endif
  adc_lld_serve_interrupt(&ADCD1, isr);
#endif

  OSAL_IRQ_EPILOGUE();
 8003794:	4804      	ldr	r0, [pc, #16]	; (80037a8 <Vector88+0x34>)
 8003796:	f003 fac9 	bl	8006d2c <__trace_isr_leave>
 800379a:	f004 fdd1 	bl	8008340 <__port_irq_epilogue>
}
 800379e:	bf00      	nop
 80037a0:	3708      	adds	r7, #8
 80037a2:	46bd      	mov	sp, r7
 80037a4:	bd80      	pop	{r7, pc}
 80037a6:	bf00      	nop
 80037a8:	0800ef2c 	.word	0x0800ef2c
 80037ac:	40022000 	.word	0x40022000
 80037b0:	240006f8 	.word	0x240006f8

080037b4 <adc_lld_init>:
/**
 * @brief   Low level ADC driver initialization.
 *
 * @notapi
 */
void adc_lld_init(void) {
 80037b4:	b580      	push	{r7, lr}
 80037b6:	af00      	add	r7, sp, #0

#if STM32_ADC_USE_ADC12 == TRUE
  /* Driver initialization.*/
  adcObjectInit(&ADCD1);
 80037b8:	4810      	ldr	r0, [pc, #64]	; (80037fc <adc_lld_init+0x48>)
 80037ba:	f7fe f8cb 	bl	8001954 <adcObjectInit>
  ADCD1.adcc        = ADC12_COMMON;
 80037be:	4b0f      	ldr	r3, [pc, #60]	; (80037fc <adc_lld_init+0x48>)
 80037c0:	4a0f      	ldr	r2, [pc, #60]	; (8003800 <adc_lld_init+0x4c>)
 80037c2:	62da      	str	r2, [r3, #44]	; 0x2c
  ADCD1.adcm        = ADC1;
 80037c4:	4b0d      	ldr	r3, [pc, #52]	; (80037fc <adc_lld_init+0x48>)
 80037c6:	4a0f      	ldr	r2, [pc, #60]	; (8003804 <adc_lld_init+0x50>)
 80037c8:	629a      	str	r2, [r3, #40]	; 0x28
#if STM32_ADC_DUAL_MODE
  ADCD1.adcs        = ADC2;
#endif
  ADCD1.data.dma    = NULL;
 80037ca:	4b0c      	ldr	r3, [pc, #48]	; (80037fc <adc_lld_init+0x48>)
 80037cc:	2200      	movs	r2, #0
 80037ce:	631a      	str	r2, [r3, #48]	; 0x30
  ADCD1.dmamode     = ADC12_DMA_SIZE |
 80037d0:	4b0a      	ldr	r3, [pc, #40]	; (80037fc <adc_lld_init+0x48>)
 80037d2:	4a0d      	ldr	r2, [pc, #52]	; (8003808 <adc_lld_init+0x54>)
 80037d4:	635a      	str	r2, [r3, #52]	; 0x34
                      STM32_DMA_CR_PL(STM32_ADC_ADC12_DMA_PRIORITY) |
                      STM32_DMA_CR_DIR_P2M  |
                      STM32_DMA_CR_MINC     | STM32_DMA_CR_TCIE     |
                      STM32_DMA_CR_DMEIE    | STM32_DMA_CR_TEIE;
  nvicEnableVector(STM32_ADC12_NUMBER, STM32_ADC_ADC12_IRQ_PRIORITY);
 80037d6:	2105      	movs	r1, #5
 80037d8:	2012      	movs	r0, #18
 80037da:	f7ff f859 	bl	8002890 <nvicEnableVector>
#endif /* STM32_ADC_USE_ADC3 == TRUE */

  /* ADC units pre-initializations.*/
#if (STM32_HAS_ADC1 == TRUE) && (STM32_HAS_ADC2 == TRUE)
#if STM32_ADC_USE_ADC12 == TRUE
  rccEnableADC12(true);
 80037de:	2101      	movs	r1, #1
 80037e0:	2020      	movs	r0, #32
 80037e2:	f7ff fde9 	bl	80033b8 <rccEnableAHB1>
  rccResetADC12();
 80037e6:	2020      	movs	r0, #32
 80037e8:	f7ff fe34 	bl	8003454 <rccResetAHB1>
  ADC12_COMMON->CCR = STM32_ADC_ADC12_CLOCK_MODE | ADC_DMA_DAMDF;
 80037ec:	4b04      	ldr	r3, [pc, #16]	; (8003800 <adc_lld_init+0x4c>)
 80037ee:	2200      	movs	r2, #0
 80037f0:	609a      	str	r2, [r3, #8]
  rccDisableADC12();
 80037f2:	2020      	movs	r0, #32
 80037f4:	f7ff fe0e 	bl	8003414 <rccDisableAHB1>
  rccResetADC3();
  ADC3_COMMON->CCR = STM32_ADC_ADC3_CLOCK_MODE;
  rccDisableADC3();
#endif
#endif
}
 80037f8:	bf00      	nop
 80037fa:	bd80      	pop	{r7, pc}
 80037fc:	240006f8 	.word	0x240006f8
 8003800:	40022300 	.word	0x40022300
 8003804:	40022000 	.word	0x40022000
 8003808:	00022c16 	.word	0x00022c16

0800380c <adc_lld_start>:
 * @param[in] adcp      pointer to the @p ADCDriver object
 * @return              The operation status.
 *
 * @notapi
 */
msg_t adc_lld_start(ADCDriver *adcp) {
 800380c:	b580      	push	{r7, lr}
 800380e:	b082      	sub	sp, #8
 8003810:	af00      	add	r7, sp, #0
 8003812:	6078      	str	r0, [r7, #4]

  /* Handling the default configuration.*/
  if (adcp->config == NULL) {
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	685b      	ldr	r3, [r3, #4]
 8003818:	2b00      	cmp	r3, #0
 800381a:	d102      	bne.n	8003822 <adc_lld_start+0x16>
    adcp->config = &default_config;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	4a25      	ldr	r2, [pc, #148]	; (80038b4 <adc_lld_start+0xa8>)
 8003820:	605a      	str	r2, [r3, #4]
  }

  /* If in stopped state then enables the ADC and DMA clocks.*/
  if (adcp->state == ADC_STOP) {
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	781b      	ldrb	r3, [r3, #0]
 8003826:	2b01      	cmp	r3, #1
 8003828:	d13f      	bne.n	80038aa <adc_lld_start+0x9e>
#if STM32_ADC_USE_ADC12 == TRUE
    if (&ADCD1 == adcp) {
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	4a22      	ldr	r2, [pc, #136]	; (80038b8 <adc_lld_start+0xac>)
 800382e:	4293      	cmp	r3, r2
 8003830:	d128      	bne.n	8003884 <adc_lld_start+0x78>
      adcp->data.dma = dmaStreamAllocI(STM32_ADC_ADC12_DMA_STREAM,
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	4a21      	ldr	r2, [pc, #132]	; (80038bc <adc_lld_start+0xb0>)
 8003836:	2105      	movs	r1, #5
 8003838:	2000      	movs	r0, #0
 800383a:	f000 fc57 	bl	80040ec <dmaStreamAllocI>
 800383e:	4602      	mov	r2, r0
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	631a      	str	r2, [r3, #48]	; 0x30
                                       STM32_ADC_ADC12_IRQ_PRIORITY,
                                       (stm32_dmaisr_t)adc_lld_serve_dma_interrupt,
                                       (void *)adcp);
      if (adcp->data.dma == NULL) {
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003848:	2b00      	cmp	r3, #0
 800384a:	d102      	bne.n	8003852 <adc_lld_start+0x46>
        return HAL_RET_NO_RESOURCE;
 800384c:	f06f 0310 	mvn.w	r3, #16
 8003850:	e02c      	b.n	80038ac <adc_lld_start+0xa0>
      }

      rccEnableADC12(true);
 8003852:	2101      	movs	r1, #1
 8003854:	2020      	movs	r0, #32
 8003856:	f7ff fdaf 	bl	80033b8 <rccEnableAHB1>

      dmaSetRequestSource(adcp->data.dma, STM32_DMAMUX1_ADC1);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800385e:	2109      	movs	r1, #9
 8003860:	4618      	mov	r0, r3
 8003862:	f000 fd09 	bl	8004278 <dmaSetRequestSource>

      /* Setting DMA peripheral-side pointer.*/
#if STM32_ADC_DUAL_MODE
      dmaStreamSetPeripheral(adcp->data.dma, &adcp->adcc->CDR);
#else
      dmaStreamSetPeripheral(adcp->data.dma, &adcp->adcm->DR);
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800386a:	f103 0240 	add.w	r2, r3, #64	; 0x40
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	609a      	str	r2, [r3, #8]
      /* Differential channels setting.*/
#if STM32_ADC_DUAL_MODE
      adcp->adcm->DIFSEL = adcp->config->difsel;
      adcp->adcs->DIFSEL = adcp->config->difsel;
#else
      adcp->adcm->DIFSEL = adcp->config->difsel;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	685a      	ldr	r2, [r3, #4]
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800387e:	6812      	ldr	r2, [r2, #0]
 8003880:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
#endif /* STM32_ADC_ADC3_USE_BDMA */
    }
#endif /* STM32_ADC_USE_ADC3 == TRUE */

    /* Master ADC calibration.*/
    adc_lld_vreg_on(adcp);
 8003884:	6878      	ldr	r0, [r7, #4]
 8003886:	f7ff fdf0 	bl	800346a <adc_lld_vreg_on>
    adc_lld_calibrate(adcp);
 800388a:	6878      	ldr	r0, [r7, #4]
 800388c:	f7ff fe1c 	bl	80034c8 <adc_lld_calibrate>
    ADC12_COMMON->CCR |= ADC12_CCR_DUAL;
#endif

    /* Configure the ADC boost. */
#if STM32_ADC_USE_ADC12 == TRUE
    if (&ADCD1 == adcp) {
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	4a09      	ldr	r2, [pc, #36]	; (80038b8 <adc_lld_start+0xac>)
 8003894:	4293      	cmp	r3, r2
 8003896:	d105      	bne.n	80038a4 <adc_lld_start+0x98>
      adcp->adcm->CR |= STM32_ADC12_BOOST;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038a0:	6892      	ldr	r2, [r2, #8]
 80038a2:	609a      	str	r2, [r3, #8]
      adcp->adcm->CR |= STM32_ADC3_BOOST;
    }
#endif

    /* Master ADC enabled here in order to reduce conversions latencies.*/
    adc_lld_analog_on(adcp);
 80038a4:	6878      	ldr	r0, [r7, #4]
 80038a6:	f7ff fdf1 	bl	800348c <adc_lld_analog_on>
  }

  return HAL_RET_SUCCESS;
 80038aa:	2300      	movs	r3, #0
}
 80038ac:	4618      	mov	r0, r3
 80038ae:	3708      	adds	r7, #8
 80038b0:	46bd      	mov	sp, r7
 80038b2:	bd80      	pop	{r7, pc}
 80038b4:	0800ef24 	.word	0x0800ef24
 80038b8:	240006f8 	.word	0x240006f8
 80038bc:	08003571 	.word	0x08003571

080038c0 <adc_lld_start_conversion>:
 *
 * @param[in] adcp      pointer to the @p ADCDriver object
 *
 * @notapi
 */
void adc_lld_start_conversion(ADCDriver *adcp) {
 80038c0:	b480      	push	{r7}
 80038c2:	b087      	sub	sp, #28
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	6078      	str	r0, [r7, #4]
  uint32_t dmamode, cfgr = 0U;
 80038c8:	2300      	movs	r3, #0
 80038ca:	613b      	str	r3, [r7, #16]
  const ADCConversionGroup *grpp = adcp->grpp;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	691b      	ldr	r3, [r3, #16]
 80038d0:	60fb      	str	r3, [r7, #12]

#if STM32_ADC_USE_ADC12 == TRUE
#if STM32_ADC_DUAL_MODE
  uint32_t ccr;
#endif
  if (&ADCD1 == adcp) {
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	4a5c      	ldr	r2, [pc, #368]	; (8003a48 <adc_lld_start_conversion+0x188>)
 80038d6:	4293      	cmp	r3, r2
 80038d8:	d13c      	bne.n	8003954 <adc_lld_start_conversion+0x94>
    osalDbgAssert(!STM32_ADC_DUAL_MODE || ((grpp->num_channels & 1) == 0),
                  "odd number of channels in dual mode");
#endif

    /* Calculating control registers values.*/
    dmamode = adcp->dmamode;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038de:	617b      	str	r3, [r7, #20]
    if (grpp->circular) {
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	781b      	ldrb	r3, [r3, #0]
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d011      	beq.n	800390c <adc_lld_start_conversion+0x4c>
      dmamode |= STM32_DMA_CR_CIRC;
 80038e8:	697b      	ldr	r3, [r7, #20]
 80038ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80038ee:	617b      	str	r3, [r7, #20]
      cfgr = grpp->cfgr | ADC_CFGR_DMNGT_CIRCULAR;
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	691b      	ldr	r3, [r3, #16]
 80038f4:	f043 0303 	orr.w	r3, r3, #3
 80038f8:	613b      	str	r3, [r7, #16]
      if (adcp->depth > 1) {
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	68db      	ldr	r3, [r3, #12]
 80038fe:	2b01      	cmp	r3, #1
 8003900:	d909      	bls.n	8003916 <adc_lld_start_conversion+0x56>
        /* If circular buffer depth > 1, then the half transfer interrupt
           is enabled in order to allow streaming processing.*/
        dmamode |= STM32_DMA_CR_HTIE;
 8003902:	697b      	ldr	r3, [r7, #20]
 8003904:	f043 0308 	orr.w	r3, r3, #8
 8003908:	617b      	str	r3, [r7, #20]
 800390a:	e004      	b.n	8003916 <adc_lld_start_conversion+0x56>
      }
    }
    else {
      cfgr = grpp->cfgr | ADC_CFGR_DMNGT_ONESHOT;
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	691b      	ldr	r3, [r3, #16]
 8003910:	f043 0301 	orr.w	r3, r3, #1
 8003914:	613b      	str	r3, [r7, #16]
    }

    /* DMA setup.*/
    dmaStreamSetMemory0(adcp->data.dma, adcp->samples);
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	689a      	ldr	r2, [r3, #8]
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	60da      	str	r2, [r3, #12]
#if STM32_ADC_DUAL_MODE
    dmaStreamSetTransactionSize(adcp->data.dma, ((uint32_t)grpp->num_channels / 2U) *
                                                (uint32_t)adcp->depth);
#else
    dmaStreamSetTransactionSize(adcp->data.dma, (uint32_t)grpp->num_channels *
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	685a      	ldr	r2, [r3, #4]
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	68d9      	ldr	r1, [r3, #12]
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	fb01 f202 	mul.w	r2, r1, r2
 8003934:	605a      	str	r2, [r3, #4]
                                                (uint32_t)adcp->depth);
#endif
    dmaStreamSetMode(adcp->data.dma, dmamode);
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	697a      	ldr	r2, [r7, #20]
 800393e:	601a      	str	r2, [r3, #0]
    dmaStreamEnable(adcp->data.dma);
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	681a      	ldr	r2, [r3, #0]
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f042 0201 	orr.w	r2, r2, #1
 8003952:	601a      	str	r2, [r3, #0]
#endif /* STM32_ADC_USE_ADC3 == TRUE */

  /* ADC setup, if it is defined a callback for the analog watch dog then it
     is enabled.*/
  /* clear AWD1..3 flags */
  adcp->adcm->ISR   = adcp->adcm->ISR;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800395c:	6812      	ldr	r2, [r2, #0]
 800395e:	601a      	str	r2, [r3, #0]
  /* If a callback is set enable the overflow and analog watch dog interrupts. */
  if (grpp->error_cb != NULL) {
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	68db      	ldr	r3, [r3, #12]
 8003964:	2b00      	cmp	r3, #0
 8003966:	d004      	beq.n	8003972 <adc_lld_start_conversion+0xb2>
    adcp->adcm->IER   = ADC_IER_OVRIE | ADC_IER_AWD1IE |
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800396c:	f44f 7264 	mov.w	r2, #912	; 0x390
 8003970:	605a      	str	r2, [r3, #4]
#endif /* STM32_ADC_DUAL_MODE == TRUE && STM32_ADC_USE_ADC12 == TRUE */

#if STM32_ADC_DUAL_MODE == FALSE || STM32_ADC_USE_ADC3 == TRUE
  /* Configuration for ADC3 and single mode ADC1 */

    adcp->adcm->CFGR2   = grpp->cfgr2;
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003976:	68fa      	ldr	r2, [r7, #12]
 8003978:	6952      	ldr	r2, [r2, #20]
 800397a:	611a      	str	r2, [r3, #16]
    adcp->adcm->PCSEL   = grpp->pcsel;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003980:	68fa      	ldr	r2, [r7, #12]
 8003982:	69d2      	ldr	r2, [r2, #28]
 8003984:	61da      	str	r2, [r3, #28]
    adcp->adcm->LTR1    = grpp->ltr1;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800398a:	68fa      	ldr	r2, [r7, #12]
 800398c:	6a12      	ldr	r2, [r2, #32]
 800398e:	621a      	str	r2, [r3, #32]
    adcp->adcm->HTR1    = grpp->htr1;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003994:	68fa      	ldr	r2, [r7, #12]
 8003996:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003998:	625a      	str	r2, [r3, #36]	; 0x24
    adcp->adcm->LTR2    = grpp->ltr2;
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800399e:	68fa      	ldr	r2, [r7, #12]
 80039a0:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80039a2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
    adcp->adcm->HTR2    = grpp->htr2;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039aa:	68fa      	ldr	r2, [r7, #12]
 80039ac:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80039ae:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
    adcp->adcm->LTR3    = grpp->ltr3;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039b6:	68fa      	ldr	r2, [r7, #12]
 80039b8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80039ba:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
    adcp->adcm->HTR3    = grpp->htr3;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039c2:	68fa      	ldr	r2, [r7, #12]
 80039c4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80039c6:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
    adcp->adcm->AWD2CR  = grpp->awd2cr;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039ce:	68fa      	ldr	r2, [r7, #12]
 80039d0:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80039d2:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    adcp->adcm->AWD3CR  = grpp->awd3cr;
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039da:	68fa      	ldr	r2, [r7, #12]
 80039dc:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80039de:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
    adcp->adcm->SMPR1   = grpp->smpr[0];
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039e6:	68fa      	ldr	r2, [r7, #12]
 80039e8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80039ea:	615a      	str	r2, [r3, #20]
    adcp->adcm->SMPR2   = grpp->smpr[1];
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039f0:	68fa      	ldr	r2, [r7, #12]
 80039f2:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80039f4:	619a      	str	r2, [r3, #24]
    adcp->adcm->SQR1    = grpp->sqr[0] | ADC_SQR1_NUM_CH(grpp->num_channels);
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	6c99      	ldr	r1, [r3, #72]	; 0x48
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	685b      	ldr	r3, [r3, #4]
 80039fe:	1e5a      	subs	r2, r3, #1
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a04:	430a      	orrs	r2, r1
 8003a06:	631a      	str	r2, [r3, #48]	; 0x30
    adcp->adcm->SQR2    = grpp->sqr[1];
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a0c:	68fa      	ldr	r2, [r7, #12]
 8003a0e:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8003a10:	635a      	str	r2, [r3, #52]	; 0x34
    adcp->adcm->SQR3    = grpp->sqr[2];
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a16:	68fa      	ldr	r2, [r7, #12]
 8003a18:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003a1a:	639a      	str	r2, [r3, #56]	; 0x38
    adcp->adcm->SQR4    = grpp->sqr[3];
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a20:	68fa      	ldr	r2, [r7, #12]
 8003a22:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8003a24:	63da      	str	r2, [r3, #60]	; 0x3c

    /* ADC configuration.*/
    adcp->adcm->CFGR  = cfgr;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a2a:	693a      	ldr	r2, [r7, #16]
 8003a2c:	60da      	str	r2, [r3, #12]
#endif

  /* Starting conversion.*/
  adcp->adcm->CR   |= ADC_CR_ADSTART;
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a32:	689a      	ldr	r2, [r3, #8]
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a38:	f042 0204 	orr.w	r2, r2, #4
 8003a3c:	609a      	str	r2, [r3, #8]
}
 8003a3e:	bf00      	nop
 8003a40:	371c      	adds	r7, #28
 8003a42:	46bd      	mov	sp, r7
 8003a44:	bc80      	pop	{r7}
 8003a46:	4770      	bx	lr
 8003a48:	240006f8 	.word	0x240006f8

08003a4c <adc_lld_stop_conversion>:
 *
 * @param[in] adcp      pointer to the @p ADCDriver object
 *
 * @notapi
 */
void adc_lld_stop_conversion(ADCDriver *adcp) {
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	b082      	sub	sp, #8
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	6078      	str	r0, [r7, #4]

#if STM32_ADC_USE_ADC12 == TRUE
  if (&ADCD1 == adcp) {
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	4a13      	ldr	r2, [pc, #76]	; (8003aa4 <adc_lld_stop_conversion+0x58>)
 8003a58:	4293      	cmp	r3, r2
 8003a5a:	d11b      	bne.n	8003a94 <adc_lld_stop_conversion+0x48>
    dmaStreamDisable(adcp->data.dma);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	681a      	ldr	r2, [r3, #0]
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f022 021f 	bic.w	r2, r2, #31
 8003a6e:	601a      	str	r2, [r3, #0]
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f003 0301 	and.w	r3, r3, #1
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d1f7      	bne.n	8003a70 <adc_lld_stop_conversion+0x24>
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a84:	7b1b      	ldrb	r3, [r3, #12]
 8003a86:	4619      	mov	r1, r3
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a8c:	685b      	ldr	r3, [r3, #4]
 8003a8e:	223d      	movs	r2, #61	; 0x3d
 8003a90:	408a      	lsls	r2, r1
 8003a92:	601a      	str	r2, [r3, #0]
    dmaStreamDisable(adcp->data.dma);
#endif
  }
#endif /* STM32_ADC_USE_ADC3 == TRUE */

  adc_lld_stop_adc(adcp);
 8003a94:	6878      	ldr	r0, [r7, #4]
 8003a96:	f7ff fd47 	bl	8003528 <adc_lld_stop_adc>
}
 8003a9a:	bf00      	nop
 8003a9c:	3708      	adds	r7, #8
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	bd80      	pop	{r7, pc}
 8003aa2:	bf00      	nop
 8003aa4:	240006f8 	.word	0x240006f8

08003aa8 <rccEnableAHB1>:
__STATIC_INLINE void rccEnableAHB1(uint32_t mask, bool lp) {
 8003aa8:	b480      	push	{r7}
 8003aaa:	b083      	sub	sp, #12
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	6078      	str	r0, [r7, #4]
 8003ab0:	460b      	mov	r3, r1
 8003ab2:	70fb      	strb	r3, [r7, #3]
  RCC_C1->AHB1ENR |= mask;
 8003ab4:	4b12      	ldr	r3, [pc, #72]	; (8003b00 <rccEnableAHB1+0x58>)
 8003ab6:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8003aba:	4911      	ldr	r1, [pc, #68]	; (8003b00 <rccEnableAHB1+0x58>)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	4313      	orrs	r3, r2
 8003ac0:	f8c1 30d8 	str.w	r3, [r1, #216]	; 0xd8
  if (lp) {
 8003ac4:	78fb      	ldrb	r3, [r7, #3]
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d008      	beq.n	8003adc <rccEnableAHB1+0x34>
    RCC_C1->AHB1LPENR |= mask;
 8003aca:	4b0d      	ldr	r3, [pc, #52]	; (8003b00 <rccEnableAHB1+0x58>)
 8003acc:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 8003ad0:	490b      	ldr	r1, [pc, #44]	; (8003b00 <rccEnableAHB1+0x58>)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	4313      	orrs	r3, r2
 8003ad6:	f8c1 3100 	str.w	r3, [r1, #256]	; 0x100
 8003ada:	e008      	b.n	8003aee <rccEnableAHB1+0x46>
    RCC_C1->AHB1LPENR &= ~mask;
 8003adc:	4b08      	ldr	r3, [pc, #32]	; (8003b00 <rccEnableAHB1+0x58>)
 8003ade:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	43db      	mvns	r3, r3
 8003ae6:	4906      	ldr	r1, [pc, #24]	; (8003b00 <rccEnableAHB1+0x58>)
 8003ae8:	4013      	ands	r3, r2
 8003aea:	f8c1 3100 	str.w	r3, [r1, #256]	; 0x100
  (void)RCC_C1->AHB1LPENR;
 8003aee:	4b04      	ldr	r3, [pc, #16]	; (8003b00 <rccEnableAHB1+0x58>)
 8003af0:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
}
 8003af4:	bf00      	nop
 8003af6:	370c      	adds	r7, #12
 8003af8:	46bd      	mov	sp, r7
 8003afa:	bc80      	pop	{r7}
 8003afc:	4770      	bx	lr
 8003afe:	bf00      	nop
 8003b00:	58024400 	.word	0x58024400

08003b04 <rccDisableAHB1>:
__STATIC_INLINE void rccDisableAHB1(uint32_t mask) {
 8003b04:	b480      	push	{r7}
 8003b06:	b083      	sub	sp, #12
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
  RCC_C1->AHB1ENR &= ~mask;
 8003b0c:	4b0c      	ldr	r3, [pc, #48]	; (8003b40 <rccDisableAHB1+0x3c>)
 8003b0e:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	43db      	mvns	r3, r3
 8003b16:	490a      	ldr	r1, [pc, #40]	; (8003b40 <rccDisableAHB1+0x3c>)
 8003b18:	4013      	ands	r3, r2
 8003b1a:	f8c1 30d8 	str.w	r3, [r1, #216]	; 0xd8
  RCC_C1->AHB1LPENR &= ~mask;
 8003b1e:	4b08      	ldr	r3, [pc, #32]	; (8003b40 <rccDisableAHB1+0x3c>)
 8003b20:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	43db      	mvns	r3, r3
 8003b28:	4905      	ldr	r1, [pc, #20]	; (8003b40 <rccDisableAHB1+0x3c>)
 8003b2a:	4013      	ands	r3, r2
 8003b2c:	f8c1 3100 	str.w	r3, [r1, #256]	; 0x100
  (void)RCC_C1->AHB1LPENR;
 8003b30:	4b03      	ldr	r3, [pc, #12]	; (8003b40 <rccDisableAHB1+0x3c>)
 8003b32:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
}
 8003b36:	bf00      	nop
 8003b38:	370c      	adds	r7, #12
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	bc80      	pop	{r7}
 8003b3e:	4770      	bx	lr
 8003b40:	58024400 	.word	0x58024400

08003b44 <Vector6C>:
/**
 * @brief   DMA1 stream 0 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH0_HANDLER) {
 8003b44:	b580      	push	{r7, lr}
 8003b46:	b082      	sub	sp, #8
 8003b48:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003b4a:	480f      	ldr	r0, [pc, #60]	; (8003b88 <Vector6C+0x44>)
 8003b4c:	f003 f8b4 	bl	8006cb8 <__trace_isr_enter>

  flags = (DMA1->LISR >> 0U) & STM32_DMA_ISR_MASK;
 8003b50:	4b0e      	ldr	r3, [pc, #56]	; (8003b8c <Vector6C+0x48>)
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8003b58:	607b      	str	r3, [r7, #4]
  DMA1->LIFCR = flags << 0U;
 8003b5a:	4a0c      	ldr	r2, [pc, #48]	; (8003b8c <Vector6C+0x48>)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	6093      	str	r3, [r2, #8]
  if (dma.streams[0].func)
 8003b60:	4b0b      	ldr	r3, [pc, #44]	; (8003b90 <Vector6C+0x4c>)
 8003b62:	685b      	ldr	r3, [r3, #4]
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d006      	beq.n	8003b76 <Vector6C+0x32>
    dma.streams[0].func(dma.streams[0].param, flags);
 8003b68:	4b09      	ldr	r3, [pc, #36]	; (8003b90 <Vector6C+0x4c>)
 8003b6a:	685b      	ldr	r3, [r3, #4]
 8003b6c:	4a08      	ldr	r2, [pc, #32]	; (8003b90 <Vector6C+0x4c>)
 8003b6e:	6892      	ldr	r2, [r2, #8]
 8003b70:	6879      	ldr	r1, [r7, #4]
 8003b72:	4610      	mov	r0, r2
 8003b74:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8003b76:	4804      	ldr	r0, [pc, #16]	; (8003b88 <Vector6C+0x44>)
 8003b78:	f003 f8d8 	bl	8006d2c <__trace_isr_leave>
 8003b7c:	f004 fbe0 	bl	8008340 <__port_irq_epilogue>
}
 8003b80:	bf00      	nop
 8003b82:	3708      	adds	r7, #8
 8003b84:	46bd      	mov	sp, r7
 8003b86:	bd80      	pop	{r7, pc}
 8003b88:	0800f038 	.word	0x0800f038
 8003b8c:	40020000 	.word	0x40020000
 8003b90:	24000730 	.word	0x24000730

08003b94 <Vector70>:
/**
 * @brief   DMA1 stream 1 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH1_HANDLER) {
 8003b94:	b580      	push	{r7, lr}
 8003b96:	b082      	sub	sp, #8
 8003b98:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003b9a:	4810      	ldr	r0, [pc, #64]	; (8003bdc <Vector70+0x48>)
 8003b9c:	f003 f88c 	bl	8006cb8 <__trace_isr_enter>

  flags = (DMA1->LISR >> 6U) & STM32_DMA_ISR_MASK;
 8003ba0:	4b0f      	ldr	r3, [pc, #60]	; (8003be0 <Vector70+0x4c>)
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	099b      	lsrs	r3, r3, #6
 8003ba6:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8003baa:	607b      	str	r3, [r7, #4]
  DMA1->LIFCR = flags << 6U;
 8003bac:	4a0c      	ldr	r2, [pc, #48]	; (8003be0 <Vector70+0x4c>)
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	019b      	lsls	r3, r3, #6
 8003bb2:	6093      	str	r3, [r2, #8]
  if (dma.streams[1].func)
 8003bb4:	4b0b      	ldr	r3, [pc, #44]	; (8003be4 <Vector70+0x50>)
 8003bb6:	68db      	ldr	r3, [r3, #12]
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d006      	beq.n	8003bca <Vector70+0x36>
    dma.streams[1].func(dma.streams[1].param, flags);
 8003bbc:	4b09      	ldr	r3, [pc, #36]	; (8003be4 <Vector70+0x50>)
 8003bbe:	68db      	ldr	r3, [r3, #12]
 8003bc0:	4a08      	ldr	r2, [pc, #32]	; (8003be4 <Vector70+0x50>)
 8003bc2:	6912      	ldr	r2, [r2, #16]
 8003bc4:	6879      	ldr	r1, [r7, #4]
 8003bc6:	4610      	mov	r0, r2
 8003bc8:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8003bca:	4804      	ldr	r0, [pc, #16]	; (8003bdc <Vector70+0x48>)
 8003bcc:	f003 f8ae 	bl	8006d2c <__trace_isr_leave>
 8003bd0:	f004 fbb6 	bl	8008340 <__port_irq_epilogue>
}
 8003bd4:	bf00      	nop
 8003bd6:	3708      	adds	r7, #8
 8003bd8:	46bd      	mov	sp, r7
 8003bda:	bd80      	pop	{r7, pc}
 8003bdc:	0800f044 	.word	0x0800f044
 8003be0:	40020000 	.word	0x40020000
 8003be4:	24000730 	.word	0x24000730

08003be8 <Vector74>:
/**
 * @brief   DMA1 stream 2 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH2_HANDLER) {
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b082      	sub	sp, #8
 8003bec:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003bee:	4810      	ldr	r0, [pc, #64]	; (8003c30 <Vector74+0x48>)
 8003bf0:	f003 f862 	bl	8006cb8 <__trace_isr_enter>

  flags = (DMA1->LISR >> 16U) & STM32_DMA_ISR_MASK;
 8003bf4:	4b0f      	ldr	r3, [pc, #60]	; (8003c34 <Vector74+0x4c>)
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	0c1b      	lsrs	r3, r3, #16
 8003bfa:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8003bfe:	607b      	str	r3, [r7, #4]
  DMA1->LIFCR = flags << 16U;
 8003c00:	4a0c      	ldr	r2, [pc, #48]	; (8003c34 <Vector74+0x4c>)
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	041b      	lsls	r3, r3, #16
 8003c06:	6093      	str	r3, [r2, #8]
  if (dma.streams[2].func)
 8003c08:	4b0b      	ldr	r3, [pc, #44]	; (8003c38 <Vector74+0x50>)
 8003c0a:	695b      	ldr	r3, [r3, #20]
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d006      	beq.n	8003c1e <Vector74+0x36>
    dma.streams[2].func(dma.streams[2].param, flags);
 8003c10:	4b09      	ldr	r3, [pc, #36]	; (8003c38 <Vector74+0x50>)
 8003c12:	695b      	ldr	r3, [r3, #20]
 8003c14:	4a08      	ldr	r2, [pc, #32]	; (8003c38 <Vector74+0x50>)
 8003c16:	6992      	ldr	r2, [r2, #24]
 8003c18:	6879      	ldr	r1, [r7, #4]
 8003c1a:	4610      	mov	r0, r2
 8003c1c:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8003c1e:	4804      	ldr	r0, [pc, #16]	; (8003c30 <Vector74+0x48>)
 8003c20:	f003 f884 	bl	8006d2c <__trace_isr_leave>
 8003c24:	f004 fb8c 	bl	8008340 <__port_irq_epilogue>
}
 8003c28:	bf00      	nop
 8003c2a:	3708      	adds	r7, #8
 8003c2c:	46bd      	mov	sp, r7
 8003c2e:	bd80      	pop	{r7, pc}
 8003c30:	0800f050 	.word	0x0800f050
 8003c34:	40020000 	.word	0x40020000
 8003c38:	24000730 	.word	0x24000730

08003c3c <Vector78>:
/**
 * @brief   DMA1 stream 3 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH3_HANDLER) {
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	b082      	sub	sp, #8
 8003c40:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003c42:	4810      	ldr	r0, [pc, #64]	; (8003c84 <Vector78+0x48>)
 8003c44:	f003 f838 	bl	8006cb8 <__trace_isr_enter>

  flags = (DMA1->LISR >> 22U) & STM32_DMA_ISR_MASK;
 8003c48:	4b0f      	ldr	r3, [pc, #60]	; (8003c88 <Vector78+0x4c>)
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	0d9b      	lsrs	r3, r3, #22
 8003c4e:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8003c52:	607b      	str	r3, [r7, #4]
  DMA1->LIFCR = flags << 22U;
 8003c54:	4a0c      	ldr	r2, [pc, #48]	; (8003c88 <Vector78+0x4c>)
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	059b      	lsls	r3, r3, #22
 8003c5a:	6093      	str	r3, [r2, #8]
  if (dma.streams[3].func)
 8003c5c:	4b0b      	ldr	r3, [pc, #44]	; (8003c8c <Vector78+0x50>)
 8003c5e:	69db      	ldr	r3, [r3, #28]
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d006      	beq.n	8003c72 <Vector78+0x36>
    dma.streams[3].func(dma.streams[3].param, flags);
 8003c64:	4b09      	ldr	r3, [pc, #36]	; (8003c8c <Vector78+0x50>)
 8003c66:	69db      	ldr	r3, [r3, #28]
 8003c68:	4a08      	ldr	r2, [pc, #32]	; (8003c8c <Vector78+0x50>)
 8003c6a:	6a12      	ldr	r2, [r2, #32]
 8003c6c:	6879      	ldr	r1, [r7, #4]
 8003c6e:	4610      	mov	r0, r2
 8003c70:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8003c72:	4804      	ldr	r0, [pc, #16]	; (8003c84 <Vector78+0x48>)
 8003c74:	f003 f85a 	bl	8006d2c <__trace_isr_leave>
 8003c78:	f004 fb62 	bl	8008340 <__port_irq_epilogue>
}
 8003c7c:	bf00      	nop
 8003c7e:	3708      	adds	r7, #8
 8003c80:	46bd      	mov	sp, r7
 8003c82:	bd80      	pop	{r7, pc}
 8003c84:	0800f05c 	.word	0x0800f05c
 8003c88:	40020000 	.word	0x40020000
 8003c8c:	24000730 	.word	0x24000730

08003c90 <Vector7C>:
/**
 * @brief   DMA1 stream 4 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH4_HANDLER) {
 8003c90:	b580      	push	{r7, lr}
 8003c92:	b082      	sub	sp, #8
 8003c94:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003c96:	480f      	ldr	r0, [pc, #60]	; (8003cd4 <Vector7C+0x44>)
 8003c98:	f003 f80e 	bl	8006cb8 <__trace_isr_enter>

  flags = (DMA1->HISR >> 0U) & STM32_DMA_ISR_MASK;
 8003c9c:	4b0e      	ldr	r3, [pc, #56]	; (8003cd8 <Vector7C+0x48>)
 8003c9e:	685b      	ldr	r3, [r3, #4]
 8003ca0:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8003ca4:	607b      	str	r3, [r7, #4]
  DMA1->HIFCR = flags << 0U;
 8003ca6:	4a0c      	ldr	r2, [pc, #48]	; (8003cd8 <Vector7C+0x48>)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	60d3      	str	r3, [r2, #12]
  if (dma.streams[4].func)
 8003cac:	4b0b      	ldr	r3, [pc, #44]	; (8003cdc <Vector7C+0x4c>)
 8003cae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d006      	beq.n	8003cc2 <Vector7C+0x32>
    dma.streams[4].func(dma.streams[4].param, flags);
 8003cb4:	4b09      	ldr	r3, [pc, #36]	; (8003cdc <Vector7C+0x4c>)
 8003cb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cb8:	4a08      	ldr	r2, [pc, #32]	; (8003cdc <Vector7C+0x4c>)
 8003cba:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8003cbc:	6879      	ldr	r1, [r7, #4]
 8003cbe:	4610      	mov	r0, r2
 8003cc0:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8003cc2:	4804      	ldr	r0, [pc, #16]	; (8003cd4 <Vector7C+0x44>)
 8003cc4:	f003 f832 	bl	8006d2c <__trace_isr_leave>
 8003cc8:	f004 fb3a 	bl	8008340 <__port_irq_epilogue>
}
 8003ccc:	bf00      	nop
 8003cce:	3708      	adds	r7, #8
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	bd80      	pop	{r7, pc}
 8003cd4:	0800f068 	.word	0x0800f068
 8003cd8:	40020000 	.word	0x40020000
 8003cdc:	24000730 	.word	0x24000730

08003ce0 <Vector80>:
/**
 * @brief   DMA1 stream 5 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH5_HANDLER) {
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	b082      	sub	sp, #8
 8003ce4:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003ce6:	4810      	ldr	r0, [pc, #64]	; (8003d28 <Vector80+0x48>)
 8003ce8:	f002 ffe6 	bl	8006cb8 <__trace_isr_enter>

  flags = (DMA1->HISR >> 6U) & STM32_DMA_ISR_MASK;
 8003cec:	4b0f      	ldr	r3, [pc, #60]	; (8003d2c <Vector80+0x4c>)
 8003cee:	685b      	ldr	r3, [r3, #4]
 8003cf0:	099b      	lsrs	r3, r3, #6
 8003cf2:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8003cf6:	607b      	str	r3, [r7, #4]
  DMA1->HIFCR = flags << 6U;
 8003cf8:	4a0c      	ldr	r2, [pc, #48]	; (8003d2c <Vector80+0x4c>)
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	019b      	lsls	r3, r3, #6
 8003cfe:	60d3      	str	r3, [r2, #12]
  if (dma.streams[5].func)
 8003d00:	4b0b      	ldr	r3, [pc, #44]	; (8003d30 <Vector80+0x50>)
 8003d02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d006      	beq.n	8003d16 <Vector80+0x36>
    dma.streams[5].func(dma.streams[5].param, flags);
 8003d08:	4b09      	ldr	r3, [pc, #36]	; (8003d30 <Vector80+0x50>)
 8003d0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d0c:	4a08      	ldr	r2, [pc, #32]	; (8003d30 <Vector80+0x50>)
 8003d0e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003d10:	6879      	ldr	r1, [r7, #4]
 8003d12:	4610      	mov	r0, r2
 8003d14:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8003d16:	4804      	ldr	r0, [pc, #16]	; (8003d28 <Vector80+0x48>)
 8003d18:	f003 f808 	bl	8006d2c <__trace_isr_leave>
 8003d1c:	f004 fb10 	bl	8008340 <__port_irq_epilogue>
}
 8003d20:	bf00      	nop
 8003d22:	3708      	adds	r7, #8
 8003d24:	46bd      	mov	sp, r7
 8003d26:	bd80      	pop	{r7, pc}
 8003d28:	0800f074 	.word	0x0800f074
 8003d2c:	40020000 	.word	0x40020000
 8003d30:	24000730 	.word	0x24000730

08003d34 <Vector84>:
/**
 * @brief   DMA1 stream 6 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH6_HANDLER) {
 8003d34:	b580      	push	{r7, lr}
 8003d36:	b082      	sub	sp, #8
 8003d38:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003d3a:	4810      	ldr	r0, [pc, #64]	; (8003d7c <Vector84+0x48>)
 8003d3c:	f002 ffbc 	bl	8006cb8 <__trace_isr_enter>

  flags = (DMA1->HISR >> 16U) & STM32_DMA_ISR_MASK;
 8003d40:	4b0f      	ldr	r3, [pc, #60]	; (8003d80 <Vector84+0x4c>)
 8003d42:	685b      	ldr	r3, [r3, #4]
 8003d44:	0c1b      	lsrs	r3, r3, #16
 8003d46:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8003d4a:	607b      	str	r3, [r7, #4]
  DMA1->HIFCR = flags << 16U;
 8003d4c:	4a0c      	ldr	r2, [pc, #48]	; (8003d80 <Vector84+0x4c>)
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	041b      	lsls	r3, r3, #16
 8003d52:	60d3      	str	r3, [r2, #12]
  if (dma.streams[6].func)
 8003d54:	4b0b      	ldr	r3, [pc, #44]	; (8003d84 <Vector84+0x50>)
 8003d56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d006      	beq.n	8003d6a <Vector84+0x36>
    dma.streams[6].func(dma.streams[6].param, flags);
 8003d5c:	4b09      	ldr	r3, [pc, #36]	; (8003d84 <Vector84+0x50>)
 8003d5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d60:	4a08      	ldr	r2, [pc, #32]	; (8003d84 <Vector84+0x50>)
 8003d62:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003d64:	6879      	ldr	r1, [r7, #4]
 8003d66:	4610      	mov	r0, r2
 8003d68:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8003d6a:	4804      	ldr	r0, [pc, #16]	; (8003d7c <Vector84+0x48>)
 8003d6c:	f002 ffde 	bl	8006d2c <__trace_isr_leave>
 8003d70:	f004 fae6 	bl	8008340 <__port_irq_epilogue>
}
 8003d74:	bf00      	nop
 8003d76:	3708      	adds	r7, #8
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	bd80      	pop	{r7, pc}
 8003d7c:	0800f080 	.word	0x0800f080
 8003d80:	40020000 	.word	0x40020000
 8003d84:	24000730 	.word	0x24000730

08003d88 <VectorFC>:
/**
 * @brief   DMA1 stream 7 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH7_HANDLER) {
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	b082      	sub	sp, #8
 8003d8c:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003d8e:	4810      	ldr	r0, [pc, #64]	; (8003dd0 <VectorFC+0x48>)
 8003d90:	f002 ff92 	bl	8006cb8 <__trace_isr_enter>

  flags = (DMA1->HISR >> 22U) & STM32_DMA_ISR_MASK;
 8003d94:	4b0f      	ldr	r3, [pc, #60]	; (8003dd4 <VectorFC+0x4c>)
 8003d96:	685b      	ldr	r3, [r3, #4]
 8003d98:	0d9b      	lsrs	r3, r3, #22
 8003d9a:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8003d9e:	607b      	str	r3, [r7, #4]
  DMA1->HIFCR = flags << 22U;
 8003da0:	4a0c      	ldr	r2, [pc, #48]	; (8003dd4 <VectorFC+0x4c>)
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	059b      	lsls	r3, r3, #22
 8003da6:	60d3      	str	r3, [r2, #12]
  if (dma.streams[7].func)
 8003da8:	4b0b      	ldr	r3, [pc, #44]	; (8003dd8 <VectorFC+0x50>)
 8003daa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d006      	beq.n	8003dbe <VectorFC+0x36>
    dma.streams[7].func(dma.streams[7].param, flags);
 8003db0:	4b09      	ldr	r3, [pc, #36]	; (8003dd8 <VectorFC+0x50>)
 8003db2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003db4:	4a08      	ldr	r2, [pc, #32]	; (8003dd8 <VectorFC+0x50>)
 8003db6:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003db8:	6879      	ldr	r1, [r7, #4]
 8003dba:	4610      	mov	r0, r2
 8003dbc:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8003dbe:	4804      	ldr	r0, [pc, #16]	; (8003dd0 <VectorFC+0x48>)
 8003dc0:	f002 ffb4 	bl	8006d2c <__trace_isr_leave>
 8003dc4:	f004 fabc 	bl	8008340 <__port_irq_epilogue>
}
 8003dc8:	bf00      	nop
 8003dca:	3708      	adds	r7, #8
 8003dcc:	46bd      	mov	sp, r7
 8003dce:	bd80      	pop	{r7, pc}
 8003dd0:	0800f08c 	.word	0x0800f08c
 8003dd4:	40020000 	.word	0x40020000
 8003dd8:	24000730 	.word	0x24000730

08003ddc <Vector120>:
/**
 * @brief   DMA2 stream 0 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH0_HANDLER) {
 8003ddc:	b580      	push	{r7, lr}
 8003dde:	b082      	sub	sp, #8
 8003de0:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003de2:	480f      	ldr	r0, [pc, #60]	; (8003e20 <Vector120+0x44>)
 8003de4:	f002 ff68 	bl	8006cb8 <__trace_isr_enter>

  flags = (DMA2->LISR >> 0U) & STM32_DMA_ISR_MASK;
 8003de8:	4b0e      	ldr	r3, [pc, #56]	; (8003e24 <Vector120+0x48>)
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8003df0:	607b      	str	r3, [r7, #4]
  DMA2->LIFCR = flags << 0U;
 8003df2:	4a0c      	ldr	r2, [pc, #48]	; (8003e24 <Vector120+0x48>)
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	6093      	str	r3, [r2, #8]
  if (dma.streams[8].func)
 8003df8:	4b0b      	ldr	r3, [pc, #44]	; (8003e28 <Vector120+0x4c>)
 8003dfa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d006      	beq.n	8003e0e <Vector120+0x32>
    dma.streams[8].func(dma.streams[8].param, flags);
 8003e00:	4b09      	ldr	r3, [pc, #36]	; (8003e28 <Vector120+0x4c>)
 8003e02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e04:	4a08      	ldr	r2, [pc, #32]	; (8003e28 <Vector120+0x4c>)
 8003e06:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8003e08:	6879      	ldr	r1, [r7, #4]
 8003e0a:	4610      	mov	r0, r2
 8003e0c:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8003e0e:	4804      	ldr	r0, [pc, #16]	; (8003e20 <Vector120+0x44>)
 8003e10:	f002 ff8c 	bl	8006d2c <__trace_isr_leave>
 8003e14:	f004 fa94 	bl	8008340 <__port_irq_epilogue>
}
 8003e18:	bf00      	nop
 8003e1a:	3708      	adds	r7, #8
 8003e1c:	46bd      	mov	sp, r7
 8003e1e:	bd80      	pop	{r7, pc}
 8003e20:	0800f098 	.word	0x0800f098
 8003e24:	40020400 	.word	0x40020400
 8003e28:	24000730 	.word	0x24000730

08003e2c <Vector124>:
/**
 * @brief   DMA2 stream 1 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH1_HANDLER) {
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	b082      	sub	sp, #8
 8003e30:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003e32:	4810      	ldr	r0, [pc, #64]	; (8003e74 <Vector124+0x48>)
 8003e34:	f002 ff40 	bl	8006cb8 <__trace_isr_enter>

  flags = (DMA2->LISR >> 6U) & STM32_DMA_ISR_MASK;
 8003e38:	4b0f      	ldr	r3, [pc, #60]	; (8003e78 <Vector124+0x4c>)
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	099b      	lsrs	r3, r3, #6
 8003e3e:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8003e42:	607b      	str	r3, [r7, #4]
  DMA2->LIFCR = flags << 6U;
 8003e44:	4a0c      	ldr	r2, [pc, #48]	; (8003e78 <Vector124+0x4c>)
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	019b      	lsls	r3, r3, #6
 8003e4a:	6093      	str	r3, [r2, #8]
  if (dma.streams[9].func)
 8003e4c:	4b0b      	ldr	r3, [pc, #44]	; (8003e7c <Vector124+0x50>)
 8003e4e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d006      	beq.n	8003e62 <Vector124+0x36>
    dma.streams[9].func(dma.streams[9].param, flags);
 8003e54:	4b09      	ldr	r3, [pc, #36]	; (8003e7c <Vector124+0x50>)
 8003e56:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e58:	4a08      	ldr	r2, [pc, #32]	; (8003e7c <Vector124+0x50>)
 8003e5a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003e5c:	6879      	ldr	r1, [r7, #4]
 8003e5e:	4610      	mov	r0, r2
 8003e60:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8003e62:	4804      	ldr	r0, [pc, #16]	; (8003e74 <Vector124+0x48>)
 8003e64:	f002 ff62 	bl	8006d2c <__trace_isr_leave>
 8003e68:	f004 fa6a 	bl	8008340 <__port_irq_epilogue>
}
 8003e6c:	bf00      	nop
 8003e6e:	3708      	adds	r7, #8
 8003e70:	46bd      	mov	sp, r7
 8003e72:	bd80      	pop	{r7, pc}
 8003e74:	0800f0a4 	.word	0x0800f0a4
 8003e78:	40020400 	.word	0x40020400
 8003e7c:	24000730 	.word	0x24000730

08003e80 <Vector128>:
/**
 * @brief   DMA2 stream 2 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH2_HANDLER) {
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b082      	sub	sp, #8
 8003e84:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003e86:	4810      	ldr	r0, [pc, #64]	; (8003ec8 <Vector128+0x48>)
 8003e88:	f002 ff16 	bl	8006cb8 <__trace_isr_enter>

  flags = (DMA2->LISR >> 16U) & STM32_DMA_ISR_MASK;
 8003e8c:	4b0f      	ldr	r3, [pc, #60]	; (8003ecc <Vector128+0x4c>)
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	0c1b      	lsrs	r3, r3, #16
 8003e92:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8003e96:	607b      	str	r3, [r7, #4]
  DMA2->LIFCR = flags << 16U;
 8003e98:	4a0c      	ldr	r2, [pc, #48]	; (8003ecc <Vector128+0x4c>)
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	041b      	lsls	r3, r3, #16
 8003e9e:	6093      	str	r3, [r2, #8]
  if (dma.streams[10].func)
 8003ea0:	4b0b      	ldr	r3, [pc, #44]	; (8003ed0 <Vector128+0x50>)
 8003ea2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d006      	beq.n	8003eb6 <Vector128+0x36>
    dma.streams[10].func(dma.streams[10].param, flags);
 8003ea8:	4b09      	ldr	r3, [pc, #36]	; (8003ed0 <Vector128+0x50>)
 8003eaa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003eac:	4a08      	ldr	r2, [pc, #32]	; (8003ed0 <Vector128+0x50>)
 8003eae:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8003eb0:	6879      	ldr	r1, [r7, #4]
 8003eb2:	4610      	mov	r0, r2
 8003eb4:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8003eb6:	4804      	ldr	r0, [pc, #16]	; (8003ec8 <Vector128+0x48>)
 8003eb8:	f002 ff38 	bl	8006d2c <__trace_isr_leave>
 8003ebc:	f004 fa40 	bl	8008340 <__port_irq_epilogue>
}
 8003ec0:	bf00      	nop
 8003ec2:	3708      	adds	r7, #8
 8003ec4:	46bd      	mov	sp, r7
 8003ec6:	bd80      	pop	{r7, pc}
 8003ec8:	0800f0b0 	.word	0x0800f0b0
 8003ecc:	40020400 	.word	0x40020400
 8003ed0:	24000730 	.word	0x24000730

08003ed4 <Vector12C>:
/**
 * @brief   DMA2 stream 3 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH3_HANDLER) {
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	b082      	sub	sp, #8
 8003ed8:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003eda:	4810      	ldr	r0, [pc, #64]	; (8003f1c <Vector12C+0x48>)
 8003edc:	f002 feec 	bl	8006cb8 <__trace_isr_enter>

  flags = (DMA2->LISR >> 22U) & STM32_DMA_ISR_MASK;
 8003ee0:	4b0f      	ldr	r3, [pc, #60]	; (8003f20 <Vector12C+0x4c>)
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	0d9b      	lsrs	r3, r3, #22
 8003ee6:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8003eea:	607b      	str	r3, [r7, #4]
  DMA2->LIFCR = flags << 22U;
 8003eec:	4a0c      	ldr	r2, [pc, #48]	; (8003f20 <Vector12C+0x4c>)
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	059b      	lsls	r3, r3, #22
 8003ef2:	6093      	str	r3, [r2, #8]
  if (dma.streams[11].func)
 8003ef4:	4b0b      	ldr	r3, [pc, #44]	; (8003f24 <Vector12C+0x50>)
 8003ef6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d006      	beq.n	8003f0a <Vector12C+0x36>
    dma.streams[11].func(dma.streams[11].param, flags);
 8003efc:	4b09      	ldr	r3, [pc, #36]	; (8003f24 <Vector12C+0x50>)
 8003efe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f00:	4a08      	ldr	r2, [pc, #32]	; (8003f24 <Vector12C+0x50>)
 8003f02:	6e12      	ldr	r2, [r2, #96]	; 0x60
 8003f04:	6879      	ldr	r1, [r7, #4]
 8003f06:	4610      	mov	r0, r2
 8003f08:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8003f0a:	4804      	ldr	r0, [pc, #16]	; (8003f1c <Vector12C+0x48>)
 8003f0c:	f002 ff0e 	bl	8006d2c <__trace_isr_leave>
 8003f10:	f004 fa16 	bl	8008340 <__port_irq_epilogue>
}
 8003f14:	bf00      	nop
 8003f16:	3708      	adds	r7, #8
 8003f18:	46bd      	mov	sp, r7
 8003f1a:	bd80      	pop	{r7, pc}
 8003f1c:	0800f0bc 	.word	0x0800f0bc
 8003f20:	40020400 	.word	0x40020400
 8003f24:	24000730 	.word	0x24000730

08003f28 <Vector130>:
/**
 * @brief   DMA2 stream 4 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH4_HANDLER) {
 8003f28:	b580      	push	{r7, lr}
 8003f2a:	b082      	sub	sp, #8
 8003f2c:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003f2e:	480f      	ldr	r0, [pc, #60]	; (8003f6c <Vector130+0x44>)
 8003f30:	f002 fec2 	bl	8006cb8 <__trace_isr_enter>

  flags = (DMA2->HISR >> 0U) & STM32_DMA_ISR_MASK;
 8003f34:	4b0e      	ldr	r3, [pc, #56]	; (8003f70 <Vector130+0x48>)
 8003f36:	685b      	ldr	r3, [r3, #4]
 8003f38:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8003f3c:	607b      	str	r3, [r7, #4]
  DMA2->HIFCR = flags << 0U;
 8003f3e:	4a0c      	ldr	r2, [pc, #48]	; (8003f70 <Vector130+0x48>)
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	60d3      	str	r3, [r2, #12]
  if (dma.streams[12].func)
 8003f44:	4b0b      	ldr	r3, [pc, #44]	; (8003f74 <Vector130+0x4c>)
 8003f46:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d006      	beq.n	8003f5a <Vector130+0x32>
    dma.streams[12].func(dma.streams[12].param, flags);
 8003f4c:	4b09      	ldr	r3, [pc, #36]	; (8003f74 <Vector130+0x4c>)
 8003f4e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003f50:	4a08      	ldr	r2, [pc, #32]	; (8003f74 <Vector130+0x4c>)
 8003f52:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8003f54:	6879      	ldr	r1, [r7, #4]
 8003f56:	4610      	mov	r0, r2
 8003f58:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8003f5a:	4804      	ldr	r0, [pc, #16]	; (8003f6c <Vector130+0x44>)
 8003f5c:	f002 fee6 	bl	8006d2c <__trace_isr_leave>
 8003f60:	f004 f9ee 	bl	8008340 <__port_irq_epilogue>
}
 8003f64:	bf00      	nop
 8003f66:	3708      	adds	r7, #8
 8003f68:	46bd      	mov	sp, r7
 8003f6a:	bd80      	pop	{r7, pc}
 8003f6c:	0800f0c8 	.word	0x0800f0c8
 8003f70:	40020400 	.word	0x40020400
 8003f74:	24000730 	.word	0x24000730

08003f78 <Vector150>:
/**
 * @brief   DMA2 stream 5 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH5_HANDLER) {
 8003f78:	b580      	push	{r7, lr}
 8003f7a:	b082      	sub	sp, #8
 8003f7c:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003f7e:	4810      	ldr	r0, [pc, #64]	; (8003fc0 <Vector150+0x48>)
 8003f80:	f002 fe9a 	bl	8006cb8 <__trace_isr_enter>

  flags = (DMA2->HISR >> 6U) & STM32_DMA_ISR_MASK;
 8003f84:	4b0f      	ldr	r3, [pc, #60]	; (8003fc4 <Vector150+0x4c>)
 8003f86:	685b      	ldr	r3, [r3, #4]
 8003f88:	099b      	lsrs	r3, r3, #6
 8003f8a:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8003f8e:	607b      	str	r3, [r7, #4]
  DMA2->HIFCR = flags << 6U;
 8003f90:	4a0c      	ldr	r2, [pc, #48]	; (8003fc4 <Vector150+0x4c>)
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	019b      	lsls	r3, r3, #6
 8003f96:	60d3      	str	r3, [r2, #12]
  if (dma.streams[13].func)
 8003f98:	4b0b      	ldr	r3, [pc, #44]	; (8003fc8 <Vector150+0x50>)
 8003f9a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d006      	beq.n	8003fae <Vector150+0x36>
    dma.streams[13].func(dma.streams[13].param, flags);
 8003fa0:	4b09      	ldr	r3, [pc, #36]	; (8003fc8 <Vector150+0x50>)
 8003fa2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003fa4:	4a08      	ldr	r2, [pc, #32]	; (8003fc8 <Vector150+0x50>)
 8003fa6:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8003fa8:	6879      	ldr	r1, [r7, #4]
 8003faa:	4610      	mov	r0, r2
 8003fac:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8003fae:	4804      	ldr	r0, [pc, #16]	; (8003fc0 <Vector150+0x48>)
 8003fb0:	f002 febc 	bl	8006d2c <__trace_isr_leave>
 8003fb4:	f004 f9c4 	bl	8008340 <__port_irq_epilogue>
}
 8003fb8:	bf00      	nop
 8003fba:	3708      	adds	r7, #8
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	bd80      	pop	{r7, pc}
 8003fc0:	0800f0d4 	.word	0x0800f0d4
 8003fc4:	40020400 	.word	0x40020400
 8003fc8:	24000730 	.word	0x24000730

08003fcc <Vector154>:
/**
 * @brief   DMA2 stream 6 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH6_HANDLER) {
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	b082      	sub	sp, #8
 8003fd0:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003fd2:	4810      	ldr	r0, [pc, #64]	; (8004014 <Vector154+0x48>)
 8003fd4:	f002 fe70 	bl	8006cb8 <__trace_isr_enter>

  flags = (DMA2->HISR >> 16U) & STM32_DMA_ISR_MASK;
 8003fd8:	4b0f      	ldr	r3, [pc, #60]	; (8004018 <Vector154+0x4c>)
 8003fda:	685b      	ldr	r3, [r3, #4]
 8003fdc:	0c1b      	lsrs	r3, r3, #16
 8003fde:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8003fe2:	607b      	str	r3, [r7, #4]
  DMA2->HIFCR = flags << 16U;
 8003fe4:	4a0c      	ldr	r2, [pc, #48]	; (8004018 <Vector154+0x4c>)
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	041b      	lsls	r3, r3, #16
 8003fea:	60d3      	str	r3, [r2, #12]
  if (dma.streams[14].func)
 8003fec:	4b0b      	ldr	r3, [pc, #44]	; (800401c <Vector154+0x50>)
 8003fee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d006      	beq.n	8004002 <Vector154+0x36>
    dma.streams[14].func(dma.streams[14].param, flags);
 8003ff4:	4b09      	ldr	r3, [pc, #36]	; (800401c <Vector154+0x50>)
 8003ff6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003ff8:	4a08      	ldr	r2, [pc, #32]	; (800401c <Vector154+0x50>)
 8003ffa:	6f92      	ldr	r2, [r2, #120]	; 0x78
 8003ffc:	6879      	ldr	r1, [r7, #4]
 8003ffe:	4610      	mov	r0, r2
 8004000:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8004002:	4804      	ldr	r0, [pc, #16]	; (8004014 <Vector154+0x48>)
 8004004:	f002 fe92 	bl	8006d2c <__trace_isr_leave>
 8004008:	f004 f99a 	bl	8008340 <__port_irq_epilogue>
}
 800400c:	bf00      	nop
 800400e:	3708      	adds	r7, #8
 8004010:	46bd      	mov	sp, r7
 8004012:	bd80      	pop	{r7, pc}
 8004014:	0800f0e0 	.word	0x0800f0e0
 8004018:	40020400 	.word	0x40020400
 800401c:	24000730 	.word	0x24000730

08004020 <Vector158>:
/**
 * @brief   DMA2 stream 7 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH7_HANDLER) {
 8004020:	b580      	push	{r7, lr}
 8004022:	b082      	sub	sp, #8
 8004024:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8004026:	4811      	ldr	r0, [pc, #68]	; (800406c <Vector158+0x4c>)
 8004028:	f002 fe46 	bl	8006cb8 <__trace_isr_enter>

  flags = (DMA2->HISR >> 22U) & STM32_DMA_ISR_MASK;
 800402c:	4b10      	ldr	r3, [pc, #64]	; (8004070 <Vector158+0x50>)
 800402e:	685b      	ldr	r3, [r3, #4]
 8004030:	0d9b      	lsrs	r3, r3, #22
 8004032:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8004036:	607b      	str	r3, [r7, #4]
  DMA2->HIFCR = flags << 22U;
 8004038:	4a0d      	ldr	r2, [pc, #52]	; (8004070 <Vector158+0x50>)
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	059b      	lsls	r3, r3, #22
 800403e:	60d3      	str	r3, [r2, #12]
  if (dma.streams[15].func)
 8004040:	4b0c      	ldr	r3, [pc, #48]	; (8004074 <Vector158+0x54>)
 8004042:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004044:	2b00      	cmp	r3, #0
 8004046:	d007      	beq.n	8004058 <Vector158+0x38>
    dma.streams[15].func(dma.streams[15].param, flags);
 8004048:	4b0a      	ldr	r3, [pc, #40]	; (8004074 <Vector158+0x54>)
 800404a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800404c:	4a09      	ldr	r2, [pc, #36]	; (8004074 <Vector158+0x54>)
 800404e:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
 8004052:	6879      	ldr	r1, [r7, #4]
 8004054:	4610      	mov	r0, r2
 8004056:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8004058:	4804      	ldr	r0, [pc, #16]	; (800406c <Vector158+0x4c>)
 800405a:	f002 fe67 	bl	8006d2c <__trace_isr_leave>
 800405e:	f004 f96f 	bl	8008340 <__port_irq_epilogue>
}
 8004062:	bf00      	nop
 8004064:	3708      	adds	r7, #8
 8004066:	46bd      	mov	sp, r7
 8004068:	bd80      	pop	{r7, pc}
 800406a:	bf00      	nop
 800406c:	0800f0ec 	.word	0x0800f0ec
 8004070:	40020400 	.word	0x40020400
 8004074:	24000730 	.word	0x24000730

08004078 <dmaInit>:
/**
 * @brief   STM32 DMA helper initialization.
 *
 * @init
 */
void dmaInit(void) {
 8004078:	b480      	push	{r7}
 800407a:	b083      	sub	sp, #12
 800407c:	af00      	add	r7, sp, #0
  unsigned i;

  dma.allocated_mask = 0U;
 800407e:	4b17      	ldr	r3, [pc, #92]	; (80040dc <dmaInit+0x64>)
 8004080:	2200      	movs	r2, #0
 8004082:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
 8004084:	2300      	movs	r3, #0
 8004086:	607b      	str	r3, [r7, #4]
 8004088:	e00f      	b.n	80040aa <dmaInit+0x32>
    _stm32_dma_streams[i].stream->CR = STM32_DMA_CR_RESET_VALUE;
 800408a:	4a15      	ldr	r2, [pc, #84]	; (80040e0 <dmaInit+0x68>)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	011b      	lsls	r3, r3, #4
 8004090:	4413      	add	r3, r2
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	2200      	movs	r2, #0
 8004096:	601a      	str	r2, [r3, #0]
    dma.streams[i].func = NULL;
 8004098:	4a10      	ldr	r2, [pc, #64]	; (80040dc <dmaInit+0x64>)
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	00db      	lsls	r3, r3, #3
 800409e:	4413      	add	r3, r2
 80040a0:	2200      	movs	r2, #0
 80040a2:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	3301      	adds	r3, #1
 80040a8:	607b      	str	r3, [r7, #4]
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	2b0f      	cmp	r3, #15
 80040ae:	d9ec      	bls.n	800408a <dmaInit+0x12>
  }
  DMA1->LIFCR = 0xFFFFFFFFU;
 80040b0:	4b0c      	ldr	r3, [pc, #48]	; (80040e4 <dmaInit+0x6c>)
 80040b2:	f04f 32ff 	mov.w	r2, #4294967295
 80040b6:	609a      	str	r2, [r3, #8]
  DMA1->HIFCR = 0xFFFFFFFFU;
 80040b8:	4b0a      	ldr	r3, [pc, #40]	; (80040e4 <dmaInit+0x6c>)
 80040ba:	f04f 32ff 	mov.w	r2, #4294967295
 80040be:	60da      	str	r2, [r3, #12]
  DMA2->LIFCR = 0xFFFFFFFFU;
 80040c0:	4b09      	ldr	r3, [pc, #36]	; (80040e8 <dmaInit+0x70>)
 80040c2:	f04f 32ff 	mov.w	r2, #4294967295
 80040c6:	609a      	str	r2, [r3, #8]
  DMA2->HIFCR = 0xFFFFFFFFU;
 80040c8:	4b07      	ldr	r3, [pc, #28]	; (80040e8 <dmaInit+0x70>)
 80040ca:	f04f 32ff 	mov.w	r2, #4294967295
 80040ce:	60da      	str	r2, [r3, #12]
}
 80040d0:	bf00      	nop
 80040d2:	370c      	adds	r7, #12
 80040d4:	46bd      	mov	sp, r7
 80040d6:	bc80      	pop	{r7}
 80040d8:	4770      	bx	lr
 80040da:	bf00      	nop
 80040dc:	24000730 	.word	0x24000730
 80040e0:	0800ef38 	.word	0x0800ef38
 80040e4:	40020000 	.word	0x40020000
 80040e8:	40020400 	.word	0x40020400

080040ec <dmaStreamAllocI>:
 * @iclass
 */
const stm32_dma_stream_t *dmaStreamAllocI(uint32_t id,
                                          uint32_t priority,
                                          stm32_dmaisr_t func,
                                          void *param) {
 80040ec:	b580      	push	{r7, lr}
 80040ee:	b08a      	sub	sp, #40	; 0x28
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	60f8      	str	r0, [r7, #12]
 80040f4:	60b9      	str	r1, [r7, #8]
 80040f6:	607a      	str	r2, [r7, #4]
 80040f8:	603b      	str	r3, [r7, #0]
  uint32_t i, startid, endid;

  osalDbgCheckClassI();

  if (id < STM32_DMA_STREAMS) {
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	2b0f      	cmp	r3, #15
 80040fe:	d804      	bhi.n	800410a <dmaStreamAllocI+0x1e>
    startid = id;
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	623b      	str	r3, [r7, #32]
    endid   = id;
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	61fb      	str	r3, [r7, #28]
 8004108:	e019      	b.n	800413e <dmaStreamAllocI+0x52>
  }
#if STM32_DMA_SUPPORTS_DMAMUX == TRUE
  else if (id == STM32_DMA_STREAM_ID_ANY) {
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	2b10      	cmp	r3, #16
 800410e:	d104      	bne.n	800411a <dmaStreamAllocI+0x2e>
    startid = 0U;
 8004110:	2300      	movs	r3, #0
 8004112:	623b      	str	r3, [r7, #32]
    endid   = STM32_DMA_STREAMS - 1U;
 8004114:	230f      	movs	r3, #15
 8004116:	61fb      	str	r3, [r7, #28]
 8004118:	e011      	b.n	800413e <dmaStreamAllocI+0x52>
  }
  else if (id == STM32_DMA_STREAM_ID_ANY_DMA1) {
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	2b11      	cmp	r3, #17
 800411e:	d104      	bne.n	800412a <dmaStreamAllocI+0x3e>
    startid = 0U;
 8004120:	2300      	movs	r3, #0
 8004122:	623b      	str	r3, [r7, #32]
    endid   = (STM32_DMA_STREAMS / 2U) - 1U;
 8004124:	2307      	movs	r3, #7
 8004126:	61fb      	str	r3, [r7, #28]
 8004128:	e009      	b.n	800413e <dmaStreamAllocI+0x52>
  }
  else if (id == STM32_DMA_STREAM_ID_ANY_DMA2) {
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	2b12      	cmp	r3, #18
 800412e:	d104      	bne.n	800413a <dmaStreamAllocI+0x4e>
    startid = (STM32_DMA_STREAMS / 2U) - 1U;
 8004130:	2307      	movs	r3, #7
 8004132:	623b      	str	r3, [r7, #32]
    endid   = STM32_DMA_STREAMS - 1U;
 8004134:	230f      	movs	r3, #15
 8004136:	61fb      	str	r3, [r7, #28]
 8004138:	e001      	b.n	800413e <dmaStreamAllocI+0x52>
  }
#endif
  else {
    osalDbgCheck(false);
    return NULL;
 800413a:	2300      	movs	r3, #0
 800413c:	e067      	b.n	800420e <dmaStreamAllocI+0x122>
  }

  for (i = startid; i <= endid; i++) {
 800413e:	6a3b      	ldr	r3, [r7, #32]
 8004140:	627b      	str	r3, [r7, #36]	; 0x24
 8004142:	e05f      	b.n	8004204 <dmaStreamAllocI+0x118>
    uint32_t mask = (1U << i);
 8004144:	2201      	movs	r2, #1
 8004146:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004148:	fa02 f303 	lsl.w	r3, r2, r3
 800414c:	61bb      	str	r3, [r7, #24]
    if ((dma.allocated_mask & mask) == 0U) {
 800414e:	4b32      	ldr	r3, [pc, #200]	; (8004218 <dmaStreamAllocI+0x12c>)
 8004150:	681a      	ldr	r2, [r3, #0]
 8004152:	69bb      	ldr	r3, [r7, #24]
 8004154:	4013      	ands	r3, r2
 8004156:	2b00      	cmp	r3, #0
 8004158:	d151      	bne.n	80041fe <dmaStreamAllocI+0x112>
      const stm32_dma_stream_t *dmastp = STM32_DMA_STREAM(i);
 800415a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800415c:	011b      	lsls	r3, r3, #4
 800415e:	4a2f      	ldr	r2, [pc, #188]	; (800421c <dmaStreamAllocI+0x130>)
 8004160:	4413      	add	r3, r2
 8004162:	617b      	str	r3, [r7, #20]

      /* Installs the DMA handler.*/
      dma.streams[i].func  = func;
 8004164:	4a2c      	ldr	r2, [pc, #176]	; (8004218 <dmaStreamAllocI+0x12c>)
 8004166:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004168:	00db      	lsls	r3, r3, #3
 800416a:	4413      	add	r3, r2
 800416c:	687a      	ldr	r2, [r7, #4]
 800416e:	605a      	str	r2, [r3, #4]
      dma.streams[i].param = param;
 8004170:	4a29      	ldr	r2, [pc, #164]	; (8004218 <dmaStreamAllocI+0x12c>)
 8004172:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004174:	00db      	lsls	r3, r3, #3
 8004176:	4413      	add	r3, r2
 8004178:	683a      	ldr	r2, [r7, #0]
 800417a:	609a      	str	r2, [r3, #8]
      dma.allocated_mask  |= mask;
 800417c:	4b26      	ldr	r3, [pc, #152]	; (8004218 <dmaStreamAllocI+0x12c>)
 800417e:	681a      	ldr	r2, [r3, #0]
 8004180:	69bb      	ldr	r3, [r7, #24]
 8004182:	4313      	orrs	r3, r2
 8004184:	4a24      	ldr	r2, [pc, #144]	; (8004218 <dmaStreamAllocI+0x12c>)
 8004186:	6013      	str	r3, [r2, #0]

      /* Enabling DMA clocks required by the current streams set.*/
      if ((STM32_DMA1_STREAMS_MASK & mask) != 0U) {
 8004188:	69bb      	ldr	r3, [r7, #24]
 800418a:	b2db      	uxtb	r3, r3
 800418c:	2b00      	cmp	r3, #0
 800418e:	d003      	beq.n	8004198 <dmaStreamAllocI+0xac>
        rccEnableDMA1(true);
 8004190:	2101      	movs	r1, #1
 8004192:	2001      	movs	r0, #1
 8004194:	f7ff fc88 	bl	8003aa8 <rccEnableAHB1>
      }
      if ((STM32_DMA2_STREAMS_MASK & mask) != 0U) {
 8004198:	69bb      	ldr	r3, [r7, #24]
 800419a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d003      	beq.n	80041aa <dmaStreamAllocI+0xbe>
        rccEnableDMA2(true);
 80041a2:	2101      	movs	r1, #1
 80041a4:	2002      	movs	r0, #2
 80041a6:	f7ff fc7f 	bl	8003aa8 <rccEnableAHB1>
        rccEnableDMAMUX(true);
      }
#endif

      /* Putting the stream in a safe state.*/
      dmaStreamDisable(dmastp);
 80041aa:	697b      	ldr	r3, [r7, #20]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	681a      	ldr	r2, [r3, #0]
 80041b0:	697b      	ldr	r3, [r7, #20]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f022 021f 	bic.w	r2, r2, #31
 80041b8:	601a      	str	r2, [r3, #0]
 80041ba:	697b      	ldr	r3, [r7, #20]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f003 0301 	and.w	r3, r3, #1
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d1f8      	bne.n	80041ba <dmaStreamAllocI+0xce>
 80041c8:	697b      	ldr	r3, [r7, #20]
 80041ca:	7b1b      	ldrb	r3, [r3, #12]
 80041cc:	4619      	mov	r1, r3
 80041ce:	697b      	ldr	r3, [r7, #20]
 80041d0:	685b      	ldr	r3, [r3, #4]
 80041d2:	223d      	movs	r2, #61	; 0x3d
 80041d4:	408a      	lsls	r2, r1
 80041d6:	601a      	str	r2, [r3, #0]
      dmastp->stream->CR = STM32_DMA_CR_RESET_VALUE;
 80041d8:	697b      	ldr	r3, [r7, #20]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	2200      	movs	r2, #0
 80041de:	601a      	str	r2, [r3, #0]
      dmastp->stream->FCR = STM32_DMA_FCR_RESET_VALUE;
 80041e0:	697b      	ldr	r3, [r7, #20]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	2221      	movs	r2, #33	; 0x21
 80041e6:	615a      	str	r2, [r3, #20]

      /* Enables the associated IRQ vector if a callback is defined.*/
      if (func != NULL) {
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d005      	beq.n	80041fa <dmaStreamAllocI+0x10e>
        nvicEnableVector(dmastp->vector, priority);
 80041ee:	697b      	ldr	r3, [r7, #20]
 80041f0:	7b9b      	ldrb	r3, [r3, #14]
 80041f2:	68b9      	ldr	r1, [r7, #8]
 80041f4:	4618      	mov	r0, r3
 80041f6:	f7fe fb4b 	bl	8002890 <nvicEnableVector>
      }

      return dmastp;
 80041fa:	697b      	ldr	r3, [r7, #20]
 80041fc:	e007      	b.n	800420e <dmaStreamAllocI+0x122>
  for (i = startid; i <= endid; i++) {
 80041fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004200:	3301      	adds	r3, #1
 8004202:	627b      	str	r3, [r7, #36]	; 0x24
 8004204:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004206:	69fb      	ldr	r3, [r7, #28]
 8004208:	429a      	cmp	r2, r3
 800420a:	d99b      	bls.n	8004144 <dmaStreamAllocI+0x58>
    }
  }

  return NULL;
 800420c:	2300      	movs	r3, #0
}
 800420e:	4618      	mov	r0, r3
 8004210:	3728      	adds	r7, #40	; 0x28
 8004212:	46bd      	mov	sp, r7
 8004214:	bd80      	pop	{r7, pc}
 8004216:	bf00      	nop
 8004218:	24000730 	.word	0x24000730
 800421c:	0800ef38 	.word	0x0800ef38

08004220 <dmaStreamFreeI>:
 *
 * @param[in] dmastp    pointer to a stm32_dma_stream_t structure
 *
 * @iclass
 */
void dmaStreamFreeI(const stm32_dma_stream_t *dmastp) {
 8004220:	b580      	push	{r7, lr}
 8004222:	b082      	sub	sp, #8
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]
  /* Check if the streams is not taken.*/
  osalDbgAssert((dma.allocated_mask & (1U << dmastp->selfindex)) != 0U,
                "not allocated");

  /* Disables the associated IRQ vector.*/
  nvicDisableVector(dmastp->vector);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	7b9b      	ldrb	r3, [r3, #14]
 800422c:	4618      	mov	r0, r3
 800422e:	f7fe fb5d 	bl	80028ec <nvicDisableVector>

  /* Marks the stream as not allocated.*/
  dma.allocated_mask &= ~(1U << dmastp->selfindex);
 8004232:	4b10      	ldr	r3, [pc, #64]	; (8004274 <dmaStreamFreeI+0x54>)
 8004234:	681a      	ldr	r2, [r3, #0]
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	7b5b      	ldrb	r3, [r3, #13]
 800423a:	4619      	mov	r1, r3
 800423c:	2301      	movs	r3, #1
 800423e:	408b      	lsls	r3, r1
 8004240:	43db      	mvns	r3, r3
 8004242:	4013      	ands	r3, r2
 8004244:	4a0b      	ldr	r2, [pc, #44]	; (8004274 <dmaStreamFreeI+0x54>)
 8004246:	6013      	str	r3, [r2, #0]

  /* Shutting down clocks that are no more required, if any.*/
  if ((dma.allocated_mask & STM32_DMA1_STREAMS_MASK) == 0U) {
 8004248:	4b0a      	ldr	r3, [pc, #40]	; (8004274 <dmaStreamFreeI+0x54>)
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	b2db      	uxtb	r3, r3
 800424e:	2b00      	cmp	r3, #0
 8004250:	d102      	bne.n	8004258 <dmaStreamFreeI+0x38>
    rccDisableDMA1();
 8004252:	2001      	movs	r0, #1
 8004254:	f7ff fc56 	bl	8003b04 <rccDisableAHB1>
  }
  if ((dma.allocated_mask & STM32_DMA2_STREAMS_MASK) == 0U) {
 8004258:	4b06      	ldr	r3, [pc, #24]	; (8004274 <dmaStreamFreeI+0x54>)
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8004260:	2b00      	cmp	r3, #0
 8004262:	d102      	bne.n	800426a <dmaStreamFreeI+0x4a>
    rccDisableDMA2();
 8004264:	2002      	movs	r0, #2
 8004266:	f7ff fc4d 	bl	8003b04 <rccDisableAHB1>
  /* Shutting down DMAMUX if present.*/
  if (dma.allocated_mask == 0U) {
    rccDisableDMAMUX();
  }
#endif
}
 800426a:	bf00      	nop
 800426c:	3708      	adds	r7, #8
 800426e:	46bd      	mov	sp, r7
 8004270:	bd80      	pop	{r7, pc}
 8004272:	bf00      	nop
 8004274:	24000730 	.word	0x24000730

08004278 <dmaSetRequestSource>:
 * @param[in] dmastp    pointer to a @p stm32_dma_stream_t structure
 * @param[in] per       peripheral identifier
 *
 * @special
 */
void dmaSetRequestSource(const stm32_dma_stream_t *dmastp, uint32_t per) {
 8004278:	b480      	push	{r7}
 800427a:	b083      	sub	sp, #12
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]
 8004280:	6039      	str	r1, [r7, #0]

  osalDbgCheck(per < 256U);

  dmastp->mux->CCR = per;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	689b      	ldr	r3, [r3, #8]
 8004286:	683a      	ldr	r2, [r7, #0]
 8004288:	601a      	str	r2, [r3, #0]
}
 800428a:	bf00      	nop
 800428c:	370c      	adds	r7, #12
 800428e:	46bd      	mov	sp, r7
 8004290:	bc80      	pop	{r7}
 8004292:	4770      	bx	lr

08004294 <_pal_lld_init>:
/**
 * @brief   PAL driver initialization.
 *
 * @notapi
 */
void _pal_lld_init(void) {
 8004294:	b480      	push	{r7}
 8004296:	af00      	add	r7, sp, #0

  for (i = 0; i < 16; i++) {
    _pal_init_event(i);
  }
#endif
}
 8004298:	bf00      	nop
 800429a:	46bd      	mov	sp, r7
 800429c:	bc80      	pop	{r7}
 800429e:	4770      	bx	lr

080042a0 <_pal_lld_setgroupmode>:
 *
 * @notapi
 */
void _pal_lld_setgroupmode(ioportid_t port,
                           ioportmask_t mask,
                           iomode_t mode) {
 80042a0:	b480      	push	{r7}
 80042a2:	b08f      	sub	sp, #60	; 0x3c
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	60f8      	str	r0, [r7, #12]
 80042a8:	60b9      	str	r1, [r7, #8]
 80042aa:	607a      	str	r2, [r7, #4]

  uint32_t moder   = (mode & PAL_STM32_MODE_MASK) >> 0;
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	f003 0303 	and.w	r3, r3, #3
 80042b2:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t otyper  = (mode & PAL_STM32_OTYPE_MASK) >> 2;
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	089b      	lsrs	r3, r3, #2
 80042b8:	f003 0301 	and.w	r3, r3, #1
 80042bc:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t ospeedr = (mode & PAL_STM32_OSPEED_MASK) >> 3;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	08db      	lsrs	r3, r3, #3
 80042c2:	f003 0303 	and.w	r3, r3, #3
 80042c6:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t pupdr   = (mode & PAL_STM32_PUPDR_MASK) >> 5;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	095b      	lsrs	r3, r3, #5
 80042cc:	f003 0303 	and.w	r3, r3, #3
 80042d0:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t altr    = (mode & PAL_STM32_ALTERNATE_MASK) >> 7;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	09db      	lsrs	r3, r3, #7
 80042d6:	f003 030f 	and.w	r3, r3, #15
 80042da:	623b      	str	r3, [r7, #32]
  uint32_t bit     = 0;
 80042dc:	2300      	movs	r3, #0
 80042de:	627b      	str	r3, [r7, #36]	; 0x24
  while (true) {
    if ((mask & 1) != 0) {
 80042e0:	68bb      	ldr	r3, [r7, #8]
 80042e2:	f003 0301 	and.w	r3, r3, #1
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d079      	beq.n	80043de <_pal_lld_setgroupmode+0x13e>
      uint32_t altrmask, m1, m2, m4;

      altrmask = altr << ((bit & 7) * 4);
 80042ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042ec:	f003 0307 	and.w	r3, r3, #7
 80042f0:	009b      	lsls	r3, r3, #2
 80042f2:	6a3a      	ldr	r2, [r7, #32]
 80042f4:	fa02 f303 	lsl.w	r3, r2, r3
 80042f8:	61fb      	str	r3, [r7, #28]
      m1 = 1 << bit;
 80042fa:	2201      	movs	r2, #1
 80042fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042fe:	fa02 f303 	lsl.w	r3, r2, r3
 8004302:	61bb      	str	r3, [r7, #24]
      m2 = 3 << (bit * 2);
 8004304:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004306:	005b      	lsls	r3, r3, #1
 8004308:	2203      	movs	r2, #3
 800430a:	fa02 f303 	lsl.w	r3, r2, r3
 800430e:	617b      	str	r3, [r7, #20]
      m4 = 15 << ((bit & 7) * 4);
 8004310:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004312:	f003 0307 	and.w	r3, r3, #7
 8004316:	009b      	lsls	r3, r3, #2
 8004318:	220f      	movs	r2, #15
 800431a:	fa02 f303 	lsl.w	r3, r2, r3
 800431e:	613b      	str	r3, [r7, #16]
      port->OTYPER  = (port->OTYPER & ~m1) | otyper;
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	685a      	ldr	r2, [r3, #4]
 8004324:	69bb      	ldr	r3, [r7, #24]
 8004326:	43db      	mvns	r3, r3
 8004328:	401a      	ands	r2, r3
 800432a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800432c:	431a      	orrs	r2, r3
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	605a      	str	r2, [r3, #4]
      port->OSPEEDR = (port->OSPEEDR & ~m2) | ospeedr;
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	689a      	ldr	r2, [r3, #8]
 8004336:	697b      	ldr	r3, [r7, #20]
 8004338:	43db      	mvns	r3, r3
 800433a:	401a      	ands	r2, r3
 800433c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800433e:	431a      	orrs	r2, r3
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	609a      	str	r2, [r3, #8]
      port->PUPDR   = (port->PUPDR & ~m2) | pupdr;
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	68da      	ldr	r2, [r3, #12]
 8004348:	697b      	ldr	r3, [r7, #20]
 800434a:	43db      	mvns	r3, r3
 800434c:	401a      	ands	r2, r3
 800434e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004350:	431a      	orrs	r2, r3
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	60da      	str	r2, [r3, #12]
      if ((mode & PAL_STM32_MODE_MASK) == PAL_STM32_MODE_ALTERNATE) {
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	f003 0303 	and.w	r3, r3, #3
 800435c:	2b02      	cmp	r3, #2
 800435e:	d11f      	bne.n	80043a0 <_pal_lld_setgroupmode+0x100>
        /* If going in alternate mode then the alternate number is set
           before switching mode in order to avoid glitches.*/
        if (bit < 8)
 8004360:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004362:	2b07      	cmp	r3, #7
 8004364:	d809      	bhi.n	800437a <_pal_lld_setgroupmode+0xda>
          port->AFRL = (port->AFRL & ~m4) | altrmask;
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	6a1a      	ldr	r2, [r3, #32]
 800436a:	693b      	ldr	r3, [r7, #16]
 800436c:	43db      	mvns	r3, r3
 800436e:	401a      	ands	r2, r3
 8004370:	69fb      	ldr	r3, [r7, #28]
 8004372:	431a      	orrs	r2, r3
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	621a      	str	r2, [r3, #32]
 8004378:	e008      	b.n	800438c <_pal_lld_setgroupmode+0xec>
        else
          port->AFRH = (port->AFRH & ~m4) | altrmask;
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800437e:	693b      	ldr	r3, [r7, #16]
 8004380:	43db      	mvns	r3, r3
 8004382:	401a      	ands	r2, r3
 8004384:	69fb      	ldr	r3, [r7, #28]
 8004386:	431a      	orrs	r2, r3
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	625a      	str	r2, [r3, #36]	; 0x24
        port->MODER   = (port->MODER & ~m2) | moder;
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	681a      	ldr	r2, [r3, #0]
 8004390:	697b      	ldr	r3, [r7, #20]
 8004392:	43db      	mvns	r3, r3
 8004394:	401a      	ands	r2, r3
 8004396:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004398:	431a      	orrs	r2, r3
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	601a      	str	r2, [r3, #0]
 800439e:	e01e      	b.n	80043de <_pal_lld_setgroupmode+0x13e>
      }
      else {
        /* If going into a non-alternate mode then the mode is switched
           before setting the alternate mode in order to avoid glitches.*/
        port->MODER   = (port->MODER & ~m2) | moder;
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	681a      	ldr	r2, [r3, #0]
 80043a4:	697b      	ldr	r3, [r7, #20]
 80043a6:	43db      	mvns	r3, r3
 80043a8:	401a      	ands	r2, r3
 80043aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80043ac:	431a      	orrs	r2, r3
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	601a      	str	r2, [r3, #0]
        if (bit < 8)
 80043b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043b4:	2b07      	cmp	r3, #7
 80043b6:	d809      	bhi.n	80043cc <_pal_lld_setgroupmode+0x12c>
          port->AFRL = (port->AFRL & ~m4) | altrmask;
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	6a1a      	ldr	r2, [r3, #32]
 80043bc:	693b      	ldr	r3, [r7, #16]
 80043be:	43db      	mvns	r3, r3
 80043c0:	401a      	ands	r2, r3
 80043c2:	69fb      	ldr	r3, [r7, #28]
 80043c4:	431a      	orrs	r2, r3
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	621a      	str	r2, [r3, #32]
 80043ca:	e008      	b.n	80043de <_pal_lld_setgroupmode+0x13e>
        else
          port->AFRH = (port->AFRH & ~m4) | altrmask;
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80043d0:	693b      	ldr	r3, [r7, #16]
 80043d2:	43db      	mvns	r3, r3
 80043d4:	401a      	ands	r2, r3
 80043d6:	69fb      	ldr	r3, [r7, #28]
 80043d8:	431a      	orrs	r2, r3
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	625a      	str	r2, [r3, #36]	; 0x24
      }
    }
    mask >>= 1;
 80043de:	68bb      	ldr	r3, [r7, #8]
 80043e0:	085b      	lsrs	r3, r3, #1
 80043e2:	60bb      	str	r3, [r7, #8]
    if (!mask)
 80043e4:	68bb      	ldr	r3, [r7, #8]
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d00f      	beq.n	800440a <_pal_lld_setgroupmode+0x16a>
      return;
    otyper <<= 1;
 80043ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043ec:	005b      	lsls	r3, r3, #1
 80043ee:	633b      	str	r3, [r7, #48]	; 0x30
    ospeedr <<= 2;
 80043f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043f2:	009b      	lsls	r3, r3, #2
 80043f4:	62fb      	str	r3, [r7, #44]	; 0x2c
    pupdr <<= 2;
 80043f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043f8:	009b      	lsls	r3, r3, #2
 80043fa:	62bb      	str	r3, [r7, #40]	; 0x28
    moder <<= 2;
 80043fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80043fe:	009b      	lsls	r3, r3, #2
 8004400:	637b      	str	r3, [r7, #52]	; 0x34
    bit++;
 8004402:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004404:	3301      	adds	r3, #1
 8004406:	627b      	str	r3, [r7, #36]	; 0x24
    if ((mask & 1) != 0) {
 8004408:	e76a      	b.n	80042e0 <_pal_lld_setgroupmode+0x40>
      return;
 800440a:	bf00      	nop
  }
}
 800440c:	373c      	adds	r7, #60	; 0x3c
 800440e:	46bd      	mov	sp, r7
 8004410:	bc80      	pop	{r7}
 8004412:	4770      	bx	lr

08004414 <chSysLockFromISR>:
static inline void chSysLockFromISR(void) {
 8004414:	b480      	push	{r7}
 8004416:	b083      	sub	sp, #12
 8004418:	af00      	add	r7, sp, #0
 800441a:	2330      	movs	r3, #48	; 0x30
 800441c:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	f383 8811 	msr	BASEPRI, r3
}
 8004424:	bf00      	nop
}
 8004426:	bf00      	nop
}
 8004428:	bf00      	nop
}
 800442a:	bf00      	nop
 800442c:	370c      	adds	r7, #12
 800442e:	46bd      	mov	sp, r7
 8004430:	bc80      	pop	{r7}
 8004432:	4770      	bx	lr

08004434 <chSysUnlockFromISR>:
static inline void chSysUnlockFromISR(void) {
 8004434:	b480      	push	{r7}
 8004436:	b083      	sub	sp, #12
 8004438:	af00      	add	r7, sp, #0
 800443a:	2300      	movs	r3, #0
 800443c:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	f383 8811 	msr	BASEPRI, r3
}
 8004444:	bf00      	nop
}
 8004446:	bf00      	nop
}
 8004448:	bf00      	nop
}
 800444a:	bf00      	nop
 800444c:	370c      	adds	r7, #12
 800444e:	46bd      	mov	sp, r7
 8004450:	bc80      	pop	{r7}
 8004452:	4770      	bx	lr

08004454 <osalSysLockFromISR>:
static inline void osalSysLockFromISR(void) {
 8004454:	b580      	push	{r7, lr}
 8004456:	af00      	add	r7, sp, #0
  chSysLockFromISR();
 8004458:	f7ff ffdc 	bl	8004414 <chSysLockFromISR>
}
 800445c:	bf00      	nop
 800445e:	bd80      	pop	{r7, pc}

08004460 <osalSysUnlockFromISR>:
static inline void osalSysUnlockFromISR(void) {
 8004460:	b580      	push	{r7, lr}
 8004462:	af00      	add	r7, sp, #0
  chSysUnlockFromISR();
 8004464:	f7ff ffe6 	bl	8004434 <chSysUnlockFromISR>
}
 8004468:	bf00      	nop
 800446a:	bd80      	pop	{r7, pc}

0800446c <osalThreadResumeI>:
static inline void osalThreadResumeI(thread_reference_t *trp, msg_t msg) {
 800446c:	b580      	push	{r7, lr}
 800446e:	b082      	sub	sp, #8
 8004470:	af00      	add	r7, sp, #0
 8004472:	6078      	str	r0, [r7, #4]
 8004474:	6039      	str	r1, [r7, #0]
  chThdResumeI(trp, msg);
 8004476:	6839      	ldr	r1, [r7, #0]
 8004478:	6878      	ldr	r0, [r7, #4]
 800447a:	f003 fc35 	bl	8007ce8 <chThdResumeI>
}
 800447e:	bf00      	nop
 8004480:	3708      	adds	r7, #8
 8004482:	46bd      	mov	sp, r7
 8004484:	bd80      	pop	{r7, pc}

08004486 <i2c_lld_get_rxbytes>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline size_t i2c_lld_get_rxbytes (I2CDriver *i2cp) {
 8004486:	b480      	push	{r7}
 8004488:	b083      	sub	sp, #12
 800448a:	af00      	add	r7, sp, #0
 800448c:	6078      	str	r0, [r7, #4]
#if defined(STM32_I2C_DMA_REQUIRED) && defined(STM32_I2C_BDMA_REQUIRED)
  else
#endif
#if defined(STM32_I2C_DMA_REQUIRED)
  {
    return dmaStreamGetTransactionSize((i2cp)->rx.dma);
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	685b      	ldr	r3, [r3, #4]
  }
#endif
#else
  return i2cp->rxbytes;
#endif
}
 8004496:	4618      	mov	r0, r3
 8004498:	370c      	adds	r7, #12
 800449a:	46bd      	mov	sp, r7
 800449c:	bc80      	pop	{r7}
 800449e:	4770      	bx	lr

080044a0 <i2c_lld_get_txbytes>:

static inline size_t i2c_lld_get_txbytes (I2CDriver *i2cp) {
 80044a0:	b480      	push	{r7}
 80044a2:	b083      	sub	sp, #12
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	6078      	str	r0, [r7, #4]
#if defined(STM32_I2C_DMA_REQUIRED) && defined(STM32_I2C_BDMA_REQUIRED)
  else
#endif
#if defined(STM32_I2C_DMA_REQUIRED)
  {
    return dmaStreamGetTransactionSize((i2cp)->tx.dma);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	685b      	ldr	r3, [r3, #4]
  }
#endif
#else
  return i2cp->txbytes;
#endif
}
 80044b0:	4618      	mov	r0, r3
 80044b2:	370c      	adds	r7, #12
 80044b4:	46bd      	mov	sp, r7
 80044b6:	bc80      	pop	{r7}
 80044b8:	4770      	bx	lr

080044ba <i2c_lld_start_rx_dma>:

#if STM32_I2C_USE_DMA == TRUE
static inline void i2c_lld_start_rx_dma(I2CDriver *i2cp) {
 80044ba:	b480      	push	{r7}
 80044bc:	b083      	sub	sp, #12
 80044be:	af00      	add	r7, sp, #0
 80044c0:	6078      	str	r0, [r7, #4]
  else
#endif
#endif /* STM32_I2C4_USE_BDMA == TRUE */
#if defined(STM32_I2C_DMA_REQUIRED)
  {
    dmaStreamEnable(i2cp->rx.dma);
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	681a      	ldr	r2, [r3, #0]
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	f042 0201 	orr.w	r2, r2, #1
 80044d4:	601a      	str	r2, [r3, #0]
  }
#endif
}
 80044d6:	bf00      	nop
 80044d8:	370c      	adds	r7, #12
 80044da:	46bd      	mov	sp, r7
 80044dc:	bc80      	pop	{r7}
 80044de:	4770      	bx	lr

080044e0 <i2c_lld_stop_rx_dma>:
    dmaStreamEnable(i2cp->tx.dma);
  }
#endif
}

static inline void i2c_lld_stop_rx_dma(I2CDriver *i2cp) {
 80044e0:	b480      	push	{r7}
 80044e2:	b083      	sub	sp, #12
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
  else
#endif
#endif /* STM32_I2C4_USE_BDMA == TRUE */
#if defined(STM32_I2C_DMA_REQUIRED)
  {
    dmaStreamDisable(i2cp->rx.dma);
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	681a      	ldr	r2, [r3, #0]
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f022 021f 	bic.w	r2, r2, #31
 80044fa:	601a      	str	r2, [r3, #0]
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f003 0301 	and.w	r3, r3, #1
 8004508:	2b00      	cmp	r3, #0
 800450a:	d1f7      	bne.n	80044fc <i2c_lld_stop_rx_dma+0x1c>
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004510:	7b1b      	ldrb	r3, [r3, #12]
 8004512:	4619      	mov	r1, r3
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004518:	685b      	ldr	r3, [r3, #4]
 800451a:	223d      	movs	r2, #61	; 0x3d
 800451c:	408a      	lsls	r2, r1
 800451e:	601a      	str	r2, [r3, #0]
  }
#endif
}
 8004520:	bf00      	nop
 8004522:	370c      	adds	r7, #12
 8004524:	46bd      	mov	sp, r7
 8004526:	bc80      	pop	{r7}
 8004528:	4770      	bx	lr

0800452a <i2c_lld_stop_tx_dma>:

static inline void i2c_lld_stop_tx_dma(I2CDriver *i2cp) {
 800452a:	b480      	push	{r7}
 800452c:	b083      	sub	sp, #12
 800452e:	af00      	add	r7, sp, #0
 8004530:	6078      	str	r0, [r7, #4]
  else
#endif
#endif /* STM32_I2C4_USE_BDMA == TRUE */
#if defined(STM32_I2C_DMA_REQUIRED)
  {
    dmaStreamDisable(i2cp->tx.dma);
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	681a      	ldr	r2, [r3, #0]
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f022 021f 	bic.w	r2, r2, #31
 8004544:	601a      	str	r2, [r3, #0]
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f003 0301 	and.w	r3, r3, #1
 8004552:	2b00      	cmp	r3, #0
 8004554:	d1f7      	bne.n	8004546 <i2c_lld_stop_tx_dma+0x1c>
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800455a:	7b1b      	ldrb	r3, [r3, #12]
 800455c:	4619      	mov	r1, r3
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004562:	685b      	ldr	r3, [r3, #4]
 8004564:	223d      	movs	r2, #61	; 0x3d
 8004566:	408a      	lsls	r2, r1
 8004568:	601a      	str	r2, [r3, #0]
  }
#endif
}
 800456a:	bf00      	nop
 800456c:	370c      	adds	r7, #12
 800456e:	46bd      	mov	sp, r7
 8004570:	bc80      	pop	{r7}
 8004572:	4770      	bx	lr

08004574 <i2c_lld_setup_rx_transfer>:
 *
 * @param[in] i2cp      pointer to the @p I2CDriver object
 *
 * @notapi
 */
static void i2c_lld_setup_rx_transfer(I2CDriver *i2cp) {
 8004574:	b580      	push	{r7, lr}
 8004576:	b086      	sub	sp, #24
 8004578:	af00      	add	r7, sp, #0
 800457a:	6078      	str	r0, [r7, #4]
  I2C_TypeDef *dp = i2cp->i2c;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004580:	60fb      	str	r3, [r7, #12]
  uint32_t reload;
  size_t n;

  /* The unit can transfer 255 bytes maximum in a single operation.*/
  n = i2c_lld_get_rxbytes(i2cp);
 8004582:	6878      	ldr	r0, [r7, #4]
 8004584:	f7ff ff7f 	bl	8004486 <i2c_lld_get_rxbytes>
 8004588:	6138      	str	r0, [r7, #16]
  if (n > 255U) {
 800458a:	693b      	ldr	r3, [r7, #16]
 800458c:	2bff      	cmp	r3, #255	; 0xff
 800458e:	d905      	bls.n	800459c <i2c_lld_setup_rx_transfer+0x28>
    n = 255U;
 8004590:	23ff      	movs	r3, #255	; 0xff
 8004592:	613b      	str	r3, [r7, #16]
    reload = I2C_CR2_RELOAD;
 8004594:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004598:	617b      	str	r3, [r7, #20]
 800459a:	e001      	b.n	80045a0 <i2c_lld_setup_rx_transfer+0x2c>
  }
  else {
    reload = 0U;
 800459c:	2300      	movs	r3, #0
 800459e:	617b      	str	r3, [r7, #20]
  }

  /* Configures the CR2 registers with both the calculated and static
     settings.*/
  dp->CR2 = (dp->CR2 & ~(I2C_CR2_NBYTES | I2C_CR2_RELOAD)) | i2cp->config->cr2 |
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	685a      	ldr	r2, [r3, #4]
 80045a4:	4b09      	ldr	r3, [pc, #36]	; (80045cc <i2c_lld_setup_rx_transfer+0x58>)
 80045a6:	4013      	ands	r3, r2
 80045a8:	687a      	ldr	r2, [r7, #4]
 80045aa:	6852      	ldr	r2, [r2, #4]
 80045ac:	6892      	ldr	r2, [r2, #8]
 80045ae:	431a      	orrs	r2, r3
            I2C_CR2_RD_WRN | (n << 16U) | reload;
 80045b0:	693b      	ldr	r3, [r7, #16]
 80045b2:	041b      	lsls	r3, r3, #16
 80045b4:	431a      	orrs	r2, r3
 80045b6:	697b      	ldr	r3, [r7, #20]
 80045b8:	4313      	orrs	r3, r2
 80045ba:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
  dp->CR2 = (dp->CR2 & ~(I2C_CR2_NBYTES | I2C_CR2_RELOAD)) | i2cp->config->cr2 |
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	605a      	str	r2, [r3, #4]
}
 80045c2:	bf00      	nop
 80045c4:	3718      	adds	r7, #24
 80045c6:	46bd      	mov	sp, r7
 80045c8:	bd80      	pop	{r7, pc}
 80045ca:	bf00      	nop
 80045cc:	fe00ffff 	.word	0xfe00ffff

080045d0 <i2c_lld_setup_tx_transfer>:
 *
 * @param[in] i2cp      pointer to the @p I2CDriver object
 *
 * @notapi
 */
static void i2c_lld_setup_tx_transfer(I2CDriver *i2cp) {
 80045d0:	b580      	push	{r7, lr}
 80045d2:	b086      	sub	sp, #24
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	6078      	str	r0, [r7, #4]
  I2C_TypeDef *dp = i2cp->i2c;
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045dc:	60fb      	str	r3, [r7, #12]
  uint32_t reload;
  size_t n;

  /* The unit can transfer 255 bytes maximum in a single operation.*/
  n = i2c_lld_get_txbytes(i2cp);
 80045de:	6878      	ldr	r0, [r7, #4]
 80045e0:	f7ff ff5e 	bl	80044a0 <i2c_lld_get_txbytes>
 80045e4:	6138      	str	r0, [r7, #16]
  if (n > 255U) {
 80045e6:	693b      	ldr	r3, [r7, #16]
 80045e8:	2bff      	cmp	r3, #255	; 0xff
 80045ea:	d905      	bls.n	80045f8 <i2c_lld_setup_tx_transfer+0x28>
    n = 255U;
 80045ec:	23ff      	movs	r3, #255	; 0xff
 80045ee:	613b      	str	r3, [r7, #16]
    reload = I2C_CR2_RELOAD;
 80045f0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80045f4:	617b      	str	r3, [r7, #20]
 80045f6:	e001      	b.n	80045fc <i2c_lld_setup_tx_transfer+0x2c>
  }
  else {
    reload = 0U;
 80045f8:	2300      	movs	r3, #0
 80045fa:	617b      	str	r3, [r7, #20]
  }

  /* Configures the CR2 registers with both the calculated and static
     settings.*/
  dp->CR2 = (dp->CR2 & ~(I2C_CR2_NBYTES | I2C_CR2_RELOAD)) | i2cp->config->cr2 |
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	685a      	ldr	r2, [r3, #4]
 8004600:	4b08      	ldr	r3, [pc, #32]	; (8004624 <i2c_lld_setup_tx_transfer+0x54>)
 8004602:	4013      	ands	r3, r2
 8004604:	687a      	ldr	r2, [r7, #4]
 8004606:	6852      	ldr	r2, [r2, #4]
 8004608:	6892      	ldr	r2, [r2, #8]
 800460a:	431a      	orrs	r2, r3
            (n << 16U) | reload;
 800460c:	693b      	ldr	r3, [r7, #16]
 800460e:	041b      	lsls	r3, r3, #16
  dp->CR2 = (dp->CR2 & ~(I2C_CR2_NBYTES | I2C_CR2_RELOAD)) | i2cp->config->cr2 |
 8004610:	431a      	orrs	r2, r3
            (n << 16U) | reload;
 8004612:	697b      	ldr	r3, [r7, #20]
 8004614:	431a      	orrs	r2, r3
  dp->CR2 = (dp->CR2 & ~(I2C_CR2_NBYTES | I2C_CR2_RELOAD)) | i2cp->config->cr2 |
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	605a      	str	r2, [r3, #4]
}
 800461a:	bf00      	nop
 800461c:	3718      	adds	r7, #24
 800461e:	46bd      	mov	sp, r7
 8004620:	bd80      	pop	{r7, pc}
 8004622:	bf00      	nop
 8004624:	fe00ffff 	.word	0xfe00ffff

08004628 <i2c_lld_serve_interrupt>:
 * @param[in] i2cp      pointer to the @p I2CDriver object
 * @param[in] isr       content of the ISR register to be decoded
 *
 * @notapi
 */
static void i2c_lld_serve_interrupt(I2CDriver *i2cp, uint32_t isr) {
 8004628:	b580      	push	{r7, lr}
 800462a:	b084      	sub	sp, #16
 800462c:	af00      	add	r7, sp, #0
 800462e:	6078      	str	r0, [r7, #4]
 8004630:	6039      	str	r1, [r7, #0]
  I2C_TypeDef *dp = i2cp->i2c;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004636:	60fb      	str	r3, [r7, #12]
#if (STM32_I2C_USE_DMA == FALSE) || (I2C_ENABLE_SLAVE_MODE == TRUE)
  uint32_t cr1 = dp->CR1;
#endif

  /* Special case of a received NACK, the transfer is aborted.*/
  if ((isr & I2C_ISR_NACKF) != 0U) {
 8004638:	683b      	ldr	r3, [r7, #0]
 800463a:	f003 0310 	and.w	r3, r3, #16
 800463e:	2b00      	cmp	r3, #0
 8004640:	d023      	beq.n	800468a <i2c_lld_serve_interrupt+0x62>

#if STM32_I2C_USE_DMA == TRUE
    /* Stops the associated DMA streams.*/
    i2c_lld_stop_rx_dma(i2cp);
 8004642:	6878      	ldr	r0, [r7, #4]
 8004644:	f7ff ff4c 	bl	80044e0 <i2c_lld_stop_rx_dma>
    i2c_lld_stop_tx_dma(i2cp);
 8004648:	6878      	ldr	r0, [r7, #4]
 800464a:	f7ff ff6e 	bl	800452a <i2c_lld_stop_tx_dma>
      }
    }
#endif

    /* Error flag.*/
    i2cp->errors |= I2C_ACK_FAILURE;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	689b      	ldr	r3, [r3, #8]
 8004652:	f043 0204 	orr.w	r2, r3, #4
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	609a      	str	r2, [r3, #8]

    /* Transaction finished sending the STOP.*/
    dp->CR2 |= I2C_CR2_STOP;
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	685b      	ldr	r3, [r3, #4]
 800465e:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	605a      	str	r2, [r3, #4]

    /* Make sure no more interrupts.*/
    dp->CR1 &= ~(I2C_CR1_TCIE | I2C_CR1_TXIE | I2C_CR1_RXIE);
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f023 0246 	bic.w	r2, r3, #70	; 0x46
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	601a      	str	r2, [r3, #0]

    /* Errors are signaled to the upper layer.*/
    _i2c_wakeup_error_isr(i2cp);
 8004672:	f7ff feef 	bl	8004454 <osalSysLockFromISR>
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	331c      	adds	r3, #28
 800467a:	f06f 0101 	mvn.w	r1, #1
 800467e:	4618      	mov	r0, r3
 8004680:	f7ff fef4 	bl	800446c <osalThreadResumeI>
 8004684:	f7ff feec 	bl	8004460 <osalSysUnlockFromISR>

    return;
 8004688:	e04b      	b.n	8004722 <i2c_lld_serve_interrupt+0xfa>
    }
  }
#endif

  /* Partial transfer handling, restarting the transfer and returning.*/
  if ((isr & I2C_ISR_TCR) != 0U) {
 800468a:	683b      	ldr	r3, [r7, #0]
 800468c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004690:	2b00      	cmp	r3, #0
 8004692:	d00b      	beq.n	80046ac <i2c_lld_serve_interrupt+0x84>
    if (i2cp->state == I2C_ACTIVE_TX) {
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	781b      	ldrb	r3, [r3, #0]
 8004698:	2b03      	cmp	r3, #3
 800469a:	d103      	bne.n	80046a4 <i2c_lld_serve_interrupt+0x7c>
      i2c_lld_setup_tx_transfer(i2cp);
 800469c:	6878      	ldr	r0, [r7, #4]
 800469e:	f7ff ff97 	bl	80045d0 <i2c_lld_setup_tx_transfer>
    }
    else {
      i2c_lld_setup_rx_transfer(i2cp);
    }
    return;
 80046a2:	e03e      	b.n	8004722 <i2c_lld_serve_interrupt+0xfa>
      i2c_lld_setup_rx_transfer(i2cp);
 80046a4:	6878      	ldr	r0, [r7, #4]
 80046a6:	f7ff ff65 	bl	8004574 <i2c_lld_setup_rx_transfer>
    return;
 80046aa:	e03a      	b.n	8004722 <i2c_lld_serve_interrupt+0xfa>
  }

  /* The following condition is true if a transfer phase has been completed.*/
  if ((isr & I2C_ISR_TC) != 0U) {
 80046ac:	683b      	ldr	r3, [r7, #0]
 80046ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d035      	beq.n	8004722 <i2c_lld_serve_interrupt+0xfa>
    if (i2cp->state == I2C_ACTIVE_TX) {
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	781b      	ldrb	r3, [r3, #0]
 80046ba:	2b03      	cmp	r3, #3
 80046bc:	d118      	bne.n	80046f0 <i2c_lld_serve_interrupt+0xc8>
      /* End of the transmit phase.*/

#if STM32_I2C_USE_DMA == TRUE
      /* Disabling TX DMA channel.*/
      i2c_lld_stop_tx_dma(i2cp);
 80046be:	6878      	ldr	r0, [r7, #4]
 80046c0:	f7ff ff33 	bl	800452a <i2c_lld_stop_tx_dma>
#endif

      /* Starting receive phase if necessary.*/
      if ((i2c_lld_get_rxbytes(i2cp)) > 0U) {
 80046c4:	6878      	ldr	r0, [r7, #4]
 80046c6:	f7ff fede 	bl	8004486 <i2c_lld_get_rxbytes>
 80046ca:	4603      	mov	r3, r0
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d012      	beq.n	80046f6 <i2c_lld_serve_interrupt+0xce>
        /* Setting up the peripheral.*/
        i2c_lld_setup_rx_transfer(i2cp);
 80046d0:	6878      	ldr	r0, [r7, #4]
 80046d2:	f7ff ff4f 	bl	8004574 <i2c_lld_setup_rx_transfer>

#if STM32_I2C_USE_DMA == TRUE
        /* Enabling RX DMA.*/
        i2c_lld_start_rx_dma(i2cp);
 80046d6:	6878      	ldr	r0, [r7, #4]
 80046d8:	f7ff feef 	bl	80044ba <i2c_lld_start_rx_dma>
        /* RX interrupt enabled.*/
        dp->CR1 |= I2C_CR1_RXIE;
#endif

        /* Starts the read operation.*/
        dp->CR2 |= I2C_CR2_START;
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	685b      	ldr	r3, [r3, #4]
 80046e0:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	605a      	str	r2, [r3, #4]

        /* State change.*/
        i2cp->state = I2C_ACTIVE_RX;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2204      	movs	r2, #4
 80046ec:	701a      	strb	r2, [r3, #0]

        /* Note, returning because the transaction is not over yet.*/
        return;
 80046ee:	e018      	b.n	8004722 <i2c_lld_serve_interrupt+0xfa>
    }
    else {
      /* End of the receive phase.*/
#if STM32_I2C_USE_DMA == TRUE
      /* Disabling RX DMA channel.*/
      i2c_lld_stop_rx_dma(i2cp);
 80046f0:	6878      	ldr	r0, [r7, #4]
 80046f2:	f7ff fef5 	bl	80044e0 <i2c_lld_stop_rx_dma>
#endif
    }

    /* Transaction finished sending the STOP.*/
    dp->CR2 |= I2C_CR2_STOP;
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	685b      	ldr	r3, [r3, #4]
 80046fa:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	605a      	str	r2, [r3, #4]

    /* Make sure no more 'Transfer Complete' interrupts.*/
    dp->CR1 &= ~I2C_CR1_TCIE;
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	601a      	str	r2, [r3, #0]

    /* Normal transaction end.*/
    _i2c_wakeup_isr(i2cp);
 800470e:	f7ff fea1 	bl	8004454 <osalSysLockFromISR>
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	331c      	adds	r3, #28
 8004716:	2100      	movs	r1, #0
 8004718:	4618      	mov	r0, r3
 800471a:	f7ff fea7 	bl	800446c <osalThreadResumeI>
 800471e:	f7ff fe9f 	bl	8004460 <osalSysUnlockFromISR>
  }
}
 8004722:	3710      	adds	r7, #16
 8004724:	46bd      	mov	sp, r7
 8004726:	bd80      	pop	{r7, pc}

08004728 <i2c_lld_serve_error_interrupt>:
 * @param[in] i2cp      pointer to the @p I2CDriver object
 * @param[in] isr       content of the ISR register to be decoded
 *
 * @notapi
 */
static void i2c_lld_serve_error_interrupt(I2CDriver *i2cp, uint32_t isr) {
 8004728:	b580      	push	{r7, lr}
 800472a:	b082      	sub	sp, #8
 800472c:	af00      	add	r7, sp, #0
 800472e:	6078      	str	r0, [r7, #4]
 8004730:	6039      	str	r1, [r7, #0]

#if STM32_I2C_USE_DMA == TRUE
  /* Clears DMA interrupt flags just to be safe.*/
  i2c_lld_stop_rx_dma(i2cp);
 8004732:	6878      	ldr	r0, [r7, #4]
 8004734:	f7ff fed4 	bl	80044e0 <i2c_lld_stop_rx_dma>
  i2c_lld_stop_tx_dma(i2cp);
 8004738:	6878      	ldr	r0, [r7, #4]
 800473a:	f7ff fef6 	bl	800452a <i2c_lld_stop_tx_dma>
#else
  /* Disabling RX and TX interrupts.*/
  i2cp->i2c->CR1 &= ~(I2C_CR1_TXIE | I2C_CR1_RXIE);
#endif

  if (isr & I2C_ISR_BERR)
 800473e:	683b      	ldr	r3, [r7, #0]
 8004740:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004744:	2b00      	cmp	r3, #0
 8004746:	d005      	beq.n	8004754 <i2c_lld_serve_error_interrupt+0x2c>
    i2cp->errors |= I2C_BUS_ERROR;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	689b      	ldr	r3, [r3, #8]
 800474c:	f043 0201 	orr.w	r2, r3, #1
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	609a      	str	r2, [r3, #8]

  if (isr & I2C_ISR_ARLO)
 8004754:	683b      	ldr	r3, [r7, #0]
 8004756:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800475a:	2b00      	cmp	r3, #0
 800475c:	d005      	beq.n	800476a <i2c_lld_serve_error_interrupt+0x42>
    i2cp->errors |= I2C_ARBITRATION_LOST;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	689b      	ldr	r3, [r3, #8]
 8004762:	f043 0202 	orr.w	r2, r3, #2
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	609a      	str	r2, [r3, #8]

  if (isr & I2C_ISR_OVR)
 800476a:	683b      	ldr	r3, [r7, #0]
 800476c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004770:	2b00      	cmp	r3, #0
 8004772:	d005      	beq.n	8004780 <i2c_lld_serve_error_interrupt+0x58>
    i2cp->errors |= I2C_OVERRUN;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	689b      	ldr	r3, [r3, #8]
 8004778:	f043 0208 	orr.w	r2, r3, #8
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	609a      	str	r2, [r3, #8]

  if (isr & I2C_ISR_TIMEOUT)
 8004780:	683b      	ldr	r3, [r7, #0]
 8004782:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004786:	2b00      	cmp	r3, #0
 8004788:	d005      	beq.n	8004796 <i2c_lld_serve_error_interrupt+0x6e>
    i2cp->errors |= I2C_TIMEOUT;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	689b      	ldr	r3, [r3, #8]
 800478e:	f043 0220 	orr.w	r2, r3, #32
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	609a      	str	r2, [r3, #8]

  /* If some error has been identified then wake the waiting thread.*/
  if (i2cp->errors != I2C_NO_ERROR)
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	689b      	ldr	r3, [r3, #8]
 800479a:	2b00      	cmp	r3, #0
 800479c:	d00a      	beq.n	80047b4 <i2c_lld_serve_error_interrupt+0x8c>
    _i2c_wakeup_error_isr(i2cp);
 800479e:	f7ff fe59 	bl	8004454 <osalSysLockFromISR>
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	331c      	adds	r3, #28
 80047a6:	f06f 0101 	mvn.w	r1, #1
 80047aa:	4618      	mov	r0, r3
 80047ac:	f7ff fe5e 	bl	800446c <osalThreadResumeI>
 80047b0:	f7ff fe56 	bl	8004460 <osalSysUnlockFromISR>
}
 80047b4:	bf00      	nop
 80047b6:	3708      	adds	r7, #8
 80047b8:	46bd      	mov	sp, r7
 80047ba:	bd80      	pop	{r7, pc}

080047bc <VectorC4>:

  OSAL_IRQ_EPILOGUE();
}

#elif defined(STM32_I2C2_EVENT_HANDLER) && defined(STM32_I2C2_ERROR_HANDLER)
OSAL_IRQ_HANDLER(STM32_I2C2_EVENT_HANDLER) {
 80047bc:	b580      	push	{r7, lr}
 80047be:	b082      	sub	sp, #8
 80047c0:	af00      	add	r7, sp, #0
  uint32_t isr = I2CD2.i2c->ISR;
 80047c2:	4b0d      	ldr	r3, [pc, #52]	; (80047f8 <VectorC4+0x3c>)
 80047c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047c6:	699b      	ldr	r3, [r3, #24]
 80047c8:	607b      	str	r3, [r7, #4]

  OSAL_IRQ_PROLOGUE();
 80047ca:	480c      	ldr	r0, [pc, #48]	; (80047fc <VectorC4+0x40>)
 80047cc:	f002 fa74 	bl	8006cb8 <__trace_isr_enter>

  /* Clearing IRQ bits.*/
  I2CD2.i2c->ICR = isr & I2C_INT_MASK;
 80047d0:	4b09      	ldr	r3, [pc, #36]	; (80047f8 <VectorC4+0x3c>)
 80047d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047d4:	687a      	ldr	r2, [r7, #4]
 80047d6:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80047da:	61da      	str	r2, [r3, #28]

  i2c_lld_serve_interrupt(&I2CD2, isr);
 80047dc:	6879      	ldr	r1, [r7, #4]
 80047de:	4806      	ldr	r0, [pc, #24]	; (80047f8 <VectorC4+0x3c>)
 80047e0:	f7ff ff22 	bl	8004628 <i2c_lld_serve_interrupt>

  OSAL_IRQ_EPILOGUE();
 80047e4:	4805      	ldr	r0, [pc, #20]	; (80047fc <VectorC4+0x40>)
 80047e6:	f002 faa1 	bl	8006d2c <__trace_isr_leave>
 80047ea:	f003 fda9 	bl	8008340 <__port_irq_epilogue>
}
 80047ee:	bf00      	nop
 80047f0:	3708      	adds	r7, #8
 80047f2:	46bd      	mov	sp, r7
 80047f4:	bd80      	pop	{r7, pc}
 80047f6:	bf00      	nop
 80047f8:	240007b4 	.word	0x240007b4
 80047fc:	0800f0f8 	.word	0x0800f0f8

08004800 <VectorC8>:

OSAL_IRQ_HANDLER(STM32_I2C2_ERROR_HANDLER) {
 8004800:	b580      	push	{r7, lr}
 8004802:	b082      	sub	sp, #8
 8004804:	af00      	add	r7, sp, #0
  uint32_t isr = I2CD2.i2c->ISR;
 8004806:	4b0d      	ldr	r3, [pc, #52]	; (800483c <VectorC8+0x3c>)
 8004808:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800480a:	699b      	ldr	r3, [r3, #24]
 800480c:	607b      	str	r3, [r7, #4]

  OSAL_IRQ_PROLOGUE();
 800480e:	480c      	ldr	r0, [pc, #48]	; (8004840 <VectorC8+0x40>)
 8004810:	f002 fa52 	bl	8006cb8 <__trace_isr_enter>

  /* Clearing IRQ bits.*/
  I2CD2.i2c->ICR = isr & I2C_ERROR_MASK;
 8004814:	4b09      	ldr	r3, [pc, #36]	; (800483c <VectorC8+0x3c>)
 8004816:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004818:	687a      	ldr	r2, [r7, #4]
 800481a:	f402 527c 	and.w	r2, r2, #16128	; 0x3f00
 800481e:	61da      	str	r2, [r3, #28]

  i2c_lld_serve_error_interrupt(&I2CD2, isr);
 8004820:	6879      	ldr	r1, [r7, #4]
 8004822:	4806      	ldr	r0, [pc, #24]	; (800483c <VectorC8+0x3c>)
 8004824:	f7ff ff80 	bl	8004728 <i2c_lld_serve_error_interrupt>

  OSAL_IRQ_EPILOGUE();
 8004828:	4805      	ldr	r0, [pc, #20]	; (8004840 <VectorC8+0x40>)
 800482a:	f002 fa7f 	bl	8006d2c <__trace_isr_leave>
 800482e:	f003 fd87 	bl	8008340 <__port_irq_epilogue>
}
 8004832:	bf00      	nop
 8004834:	3708      	adds	r7, #8
 8004836:	46bd      	mov	sp, r7
 8004838:	bd80      	pop	{r7, pc}
 800483a:	bf00      	nop
 800483c:	240007b4 	.word	0x240007b4
 8004840:	0800f104 	.word	0x0800f104

08004844 <i2c_lld_init>:
/**
 * @brief   Low level I2C driver initialization.
 *
 * @notapi
 */
void i2c_lld_init(void) {
 8004844:	b580      	push	{r7, lr}
 8004846:	af00      	add	r7, sp, #0
#error "I2C1 interrupt numbers not defined"
#endif
#endif /* STM32_I2C_USE_I2C1 */

#if STM32_I2C_USE_I2C2
  i2cObjectInit(&I2CD2);
 8004848:	480c      	ldr	r0, [pc, #48]	; (800487c <i2c_lld_init+0x38>)
 800484a:	f7fd f901 	bl	8001a50 <i2cObjectInit>
  I2CD2.thread  = NULL;
 800484e:	4b0b      	ldr	r3, [pc, #44]	; (800487c <i2c_lld_init+0x38>)
 8004850:	2200      	movs	r2, #0
 8004852:	61da      	str	r2, [r3, #28]
  I2CD2.i2c     = I2C2;
 8004854:	4b09      	ldr	r3, [pc, #36]	; (800487c <i2c_lld_init+0x38>)
 8004856:	4a0a      	ldr	r2, [pc, #40]	; (8004880 <i2c_lld_init+0x3c>)
 8004858:	639a      	str	r2, [r3, #56]	; 0x38
#if STM32_I2C_USE_DMA == TRUE
#if defined(STM32_I2C_DMA_REQUIRED) && defined(STM32_I2C_BDMA_REQUIRED)
  I2CD2.is_bdma = false;
#endif
  I2CD2.rx.dma  = NULL;
 800485a:	4b08      	ldr	r3, [pc, #32]	; (800487c <i2c_lld_init+0x38>)
 800485c:	2200      	movs	r2, #0
 800485e:	631a      	str	r2, [r3, #48]	; 0x30
  I2CD2.tx.dma  = NULL;
 8004860:	4b06      	ldr	r3, [pc, #24]	; (800487c <i2c_lld_init+0x38>)
 8004862:	2200      	movs	r2, #0
 8004864:	635a      	str	r2, [r3, #52]	; 0x34
#endif
#if defined(STM32_I2C2_GLOBAL_NUMBER) || defined(__DOXYGEN__)
      nvicEnableVector(STM32_I2C2_GLOBAL_NUMBER, STM32_I2C_I2C2_IRQ_PRIORITY);
#elif defined(STM32_I2C2_EVENT_NUMBER) && defined(STM32_I2C2_ERROR_NUMBER)
      nvicEnableVector(STM32_I2C2_EVENT_NUMBER, STM32_I2C_I2C2_IRQ_PRIORITY);
 8004866:	2105      	movs	r1, #5
 8004868:	2021      	movs	r0, #33	; 0x21
 800486a:	f7fe f811 	bl	8002890 <nvicEnableVector>
      nvicEnableVector(STM32_I2C2_ERROR_NUMBER, STM32_I2C_I2C2_IRQ_PRIORITY);
 800486e:	2105      	movs	r1, #5
 8004870:	2022      	movs	r0, #34	; 0x22
 8004872:	f7fe f80d 	bl	8002890 <nvicEnableVector>
      nvicEnableVector(STM32_I2C5_ERROR_NUMBER, STM32_I2C_I2C5_IRQ_PRIORITY);
#else
#error "I2C5 interrupt numbers not defined"
#endif
#endif /* STM32_I2C_USE_I2C5 */
}
 8004876:	bf00      	nop
 8004878:	bd80      	pop	{r7, pc}
 800487a:	bf00      	nop
 800487c:	240007b4 	.word	0x240007b4
 8004880:	40005800 	.word	0x40005800

08004884 <chSysLockFromISR>:
static inline void chSysLockFromISR(void) {
 8004884:	b480      	push	{r7}
 8004886:	b083      	sub	sp, #12
 8004888:	af00      	add	r7, sp, #0
 800488a:	2330      	movs	r3, #48	; 0x30
 800488c:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	f383 8811 	msr	BASEPRI, r3
}
 8004894:	bf00      	nop
}
 8004896:	bf00      	nop
}
 8004898:	bf00      	nop
}
 800489a:	bf00      	nop
 800489c:	370c      	adds	r7, #12
 800489e:	46bd      	mov	sp, r7
 80048a0:	bc80      	pop	{r7}
 80048a2:	4770      	bx	lr

080048a4 <chSysUnlockFromISR>:
static inline void chSysUnlockFromISR(void) {
 80048a4:	b480      	push	{r7}
 80048a6:	b083      	sub	sp, #12
 80048a8:	af00      	add	r7, sp, #0
 80048aa:	2300      	movs	r3, #0
 80048ac:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	f383 8811 	msr	BASEPRI, r3
}
 80048b4:	bf00      	nop
}
 80048b6:	bf00      	nop
}
 80048b8:	bf00      	nop
}
 80048ba:	bf00      	nop
 80048bc:	370c      	adds	r7, #12
 80048be:	46bd      	mov	sp, r7
 80048c0:	bc80      	pop	{r7}
 80048c2:	4770      	bx	lr

080048c4 <osalSysLockFromISR>:
static inline void osalSysLockFromISR(void) {
 80048c4:	b580      	push	{r7, lr}
 80048c6:	af00      	add	r7, sp, #0
  chSysLockFromISR();
 80048c8:	f7ff ffdc 	bl	8004884 <chSysLockFromISR>
}
 80048cc:	bf00      	nop
 80048ce:	bd80      	pop	{r7, pc}

080048d0 <osalSysUnlockFromISR>:
static inline void osalSysUnlockFromISR(void) {
 80048d0:	b580      	push	{r7, lr}
 80048d2:	af00      	add	r7, sp, #0
  chSysUnlockFromISR();
 80048d4:	f7ff ffe6 	bl	80048a4 <chSysUnlockFromISR>
}
 80048d8:	bf00      	nop
 80048da:	bd80      	pop	{r7, pc}

080048dc <osalSysPolledDelayX>:
static inline void osalSysPolledDelayX(rtcnt_t cycles) {
 80048dc:	b580      	push	{r7, lr}
 80048de:	b082      	sub	sp, #8
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	6078      	str	r0, [r7, #4]
  chSysPolledDelayX(cycles);
 80048e4:	6878      	ldr	r0, [r7, #4]
 80048e6:	f002 f8dd 	bl	8006aa4 <chSysPolledDelayX>
}
 80048ea:	bf00      	nop
 80048ec:	3708      	adds	r7, #8
 80048ee:	46bd      	mov	sp, r7
 80048f0:	bd80      	pop	{r7, pc}

080048f2 <otg_disable_ep>:
  /* Wait AHB idle condition again.*/
  while ((otgp->GRSTCTL & GRSTCTL_AHBIDL) == 0)
    ;
}

static void otg_disable_ep(USBDriver *usbp) {
 80048f2:	b480      	push	{r7}
 80048f4:	b085      	sub	sp, #20
 80048f6:	af00      	add	r7, sp, #0
 80048f8:	6078      	str	r0, [r7, #4]
  stm32_otg_t *otgp = usbp->otg;
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004900:	60bb      	str	r3, [r7, #8]
  unsigned i;

  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8004902:	2300      	movs	r3, #0
 8004904:	60fb      	str	r3, [r7, #12]
 8004906:	e040      	b.n	800498a <otg_disable_ep+0x98>

    if ((otgp->ie[i].DIEPCTL & DIEPCTL_EPENA) != 0U) {
 8004908:	68ba      	ldr	r2, [r7, #8]
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	3348      	adds	r3, #72	; 0x48
 800490e:	015b      	lsls	r3, r3, #5
 8004910:	4413      	add	r3, r2
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	2b00      	cmp	r3, #0
 8004916:	da0d      	bge.n	8004934 <otg_disable_ep+0x42>
      otgp->ie[i].DIEPCTL |= DIEPCTL_EPDIS;
 8004918:	68ba      	ldr	r2, [r7, #8]
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	3348      	adds	r3, #72	; 0x48
 800491e:	015b      	lsls	r3, r3, #5
 8004920:	4413      	add	r3, r2
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8004928:	68b9      	ldr	r1, [r7, #8]
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	3348      	adds	r3, #72	; 0x48
 800492e:	015b      	lsls	r3, r3, #5
 8004930:	440b      	add	r3, r1
 8004932:	601a      	str	r2, [r3, #0]
    }

    if ((otgp->oe[i].DOEPCTL & DIEPCTL_EPENA) != 0U) {
 8004934:	68ba      	ldr	r2, [r7, #8]
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	3358      	adds	r3, #88	; 0x58
 800493a:	015b      	lsls	r3, r3, #5
 800493c:	4413      	add	r3, r2
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	2b00      	cmp	r3, #0
 8004942:	da0d      	bge.n	8004960 <otg_disable_ep+0x6e>
      otgp->oe[i].DOEPCTL |= DIEPCTL_EPDIS;
 8004944:	68ba      	ldr	r2, [r7, #8]
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	3358      	adds	r3, #88	; 0x58
 800494a:	015b      	lsls	r3, r3, #5
 800494c:	4413      	add	r3, r2
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8004954:	68b9      	ldr	r1, [r7, #8]
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	3358      	adds	r3, #88	; 0x58
 800495a:	015b      	lsls	r3, r3, #5
 800495c:	440b      	add	r3, r1
 800495e:	601a      	str	r2, [r3, #0]
    }

    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 8004960:	68ba      	ldr	r2, [r7, #8]
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	015b      	lsls	r3, r3, #5
 8004966:	4413      	add	r3, r2
 8004968:	f603 1308 	addw	r3, r3, #2312	; 0x908
 800496c:	f04f 32ff 	mov.w	r2, #4294967295
 8004970:	601a      	str	r2, [r3, #0]
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 8004972:	68ba      	ldr	r2, [r7, #8]
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	015b      	lsls	r3, r3, #5
 8004978:	4413      	add	r3, r2
 800497a:	f603 3308 	addw	r3, r3, #2824	; 0xb08
 800497e:	f04f 32ff 	mov.w	r2, #4294967295
 8004982:	601a      	str	r2, [r3, #0]
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	3301      	adds	r3, #1
 8004988:	60fb      	str	r3, [r7, #12]
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004990:	689b      	ldr	r3, [r3, #8]
 8004992:	68fa      	ldr	r2, [r7, #12]
 8004994:	429a      	cmp	r2, r3
 8004996:	d9b7      	bls.n	8004908 <otg_disable_ep+0x16>
  }
  otgp->DAINTMSK = DAINTMSK_OEPM(0) | DAINTMSK_IEPM(0);
 8004998:	68bb      	ldr	r3, [r7, #8]
 800499a:	f04f 1201 	mov.w	r2, #65537	; 0x10001
 800499e:	f8c3 281c 	str.w	r2, [r3, #2076]	; 0x81c
}
 80049a2:	bf00      	nop
 80049a4:	3714      	adds	r7, #20
 80049a6:	46bd      	mov	sp, r7
 80049a8:	bc80      	pop	{r7}
 80049aa:	4770      	bx	lr

080049ac <otg_enable_ep>:

static void otg_enable_ep(USBDriver *usbp) {
 80049ac:	b480      	push	{r7}
 80049ae:	b085      	sub	sp, #20
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	6078      	str	r0, [r7, #4]
  stm32_otg_t *otgp = usbp->otg;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80049ba:	60bb      	str	r3, [r7, #8]
  unsigned i;

  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 80049bc:	2300      	movs	r3, #0
 80049be:	60fb      	str	r3, [r7, #12]
 80049c0:	e02b      	b.n	8004a1a <otg_enable_ep+0x6e>
    if (usbp->epc[i]->out_state != NULL) {
 80049c2:	687a      	ldr	r2, [r7, #4]
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	3302      	adds	r3, #2
 80049c8:	009b      	lsls	r3, r3, #2
 80049ca:	4413      	add	r3, r2
 80049cc:	685b      	ldr	r3, [r3, #4]
 80049ce:	699b      	ldr	r3, [r3, #24]
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d00b      	beq.n	80049ec <otg_enable_ep+0x40>
      otgp->DAINTMSK |= DAINTMSK_OEPM(i);
 80049d4:	68bb      	ldr	r3, [r7, #8]
 80049d6:	f8d3 281c 	ldr.w	r2, [r3, #2076]	; 0x81c
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	3310      	adds	r3, #16
 80049de:	2101      	movs	r1, #1
 80049e0:	fa01 f303 	lsl.w	r3, r1, r3
 80049e4:	431a      	orrs	r2, r3
 80049e6:	68bb      	ldr	r3, [r7, #8]
 80049e8:	f8c3 281c 	str.w	r2, [r3, #2076]	; 0x81c
    }
    if (usbp->epc[i]->in_state != NULL) {
 80049ec:	687a      	ldr	r2, [r7, #4]
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	3302      	adds	r3, #2
 80049f2:	009b      	lsls	r3, r3, #2
 80049f4:	4413      	add	r3, r2
 80049f6:	685b      	ldr	r3, [r3, #4]
 80049f8:	695b      	ldr	r3, [r3, #20]
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d00a      	beq.n	8004a14 <otg_enable_ep+0x68>
      otgp->DAINTMSK |= DAINTMSK_IEPM(i);
 80049fe:	68bb      	ldr	r3, [r7, #8]
 8004a00:	f8d3 281c 	ldr.w	r2, [r3, #2076]	; 0x81c
 8004a04:	2101      	movs	r1, #1
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	fa01 f303 	lsl.w	r3, r1, r3
 8004a0c:	431a      	orrs	r2, r3
 8004a0e:	68bb      	ldr	r3, [r7, #8]
 8004a10:	f8c3 281c 	str.w	r2, [r3, #2076]	; 0x81c
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	3301      	adds	r3, #1
 8004a18:	60fb      	str	r3, [r7, #12]
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004a20:	689b      	ldr	r3, [r3, #8]
 8004a22:	68fa      	ldr	r2, [r7, #12]
 8004a24:	429a      	cmp	r2, r3
 8004a26:	d9cc      	bls.n	80049c2 <otg_enable_ep+0x16>
    }
  }
}
 8004a28:	bf00      	nop
 8004a2a:	bf00      	nop
 8004a2c:	3714      	adds	r7, #20
 8004a2e:	46bd      	mov	sp, r7
 8004a30:	bc80      	pop	{r7}
 8004a32:	4770      	bx	lr

08004a34 <otg_rxfifo_flush>:

static void otg_rxfifo_flush(USBDriver *usbp) {
 8004a34:	b580      	push	{r7, lr}
 8004a36:	b084      	sub	sp, #16
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	6078      	str	r0, [r7, #4]
  stm32_otg_t *otgp = usbp->otg;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a42:	60fb      	str	r3, [r7, #12]

  otgp->GRSTCTL = GRSTCTL_RXFFLSH;
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	2210      	movs	r2, #16
 8004a48:	611a      	str	r2, [r3, #16]
  while ((otgp->GRSTCTL & GRSTCTL_RXFFLSH) != 0)
 8004a4a:	bf00      	nop
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	691b      	ldr	r3, [r3, #16]
 8004a50:	f003 0310 	and.w	r3, r3, #16
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d1f9      	bne.n	8004a4c <otg_rxfifo_flush+0x18>
    ;
  /* Wait for 3 PHY Clocks.*/
  osalSysPolledDelayX(18);
 8004a58:	2012      	movs	r0, #18
 8004a5a:	f7ff ff3f 	bl	80048dc <osalSysPolledDelayX>
}
 8004a5e:	bf00      	nop
 8004a60:	3710      	adds	r7, #16
 8004a62:	46bd      	mov	sp, r7
 8004a64:	bd80      	pop	{r7, pc}

08004a66 <otg_txfifo_flush>:

static void otg_txfifo_flush(USBDriver *usbp, uint32_t fifo) {
 8004a66:	b580      	push	{r7, lr}
 8004a68:	b084      	sub	sp, #16
 8004a6a:	af00      	add	r7, sp, #0
 8004a6c:	6078      	str	r0, [r7, #4]
 8004a6e:	6039      	str	r1, [r7, #0]
  stm32_otg_t *otgp = usbp->otg;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a76:	60fb      	str	r3, [r7, #12]

  otgp->GRSTCTL = GRSTCTL_TXFNUM(fifo) | GRSTCTL_TXFFLSH;
 8004a78:	683b      	ldr	r3, [r7, #0]
 8004a7a:	019b      	lsls	r3, r3, #6
 8004a7c:	f043 0220 	orr.w	r2, r3, #32
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	611a      	str	r2, [r3, #16]
  while ((otgp->GRSTCTL & GRSTCTL_TXFFLSH) != 0)
 8004a84:	bf00      	nop
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	691b      	ldr	r3, [r3, #16]
 8004a8a:	f003 0320 	and.w	r3, r3, #32
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d1f9      	bne.n	8004a86 <otg_txfifo_flush+0x20>
    ;
  /* Wait for 3 PHY Clocks.*/
  osalSysPolledDelayX(18);
 8004a92:	2012      	movs	r0, #18
 8004a94:	f7ff ff22 	bl	80048dc <osalSysPolledDelayX>
}
 8004a98:	bf00      	nop
 8004a9a:	3710      	adds	r7, #16
 8004a9c:	46bd      	mov	sp, r7
 8004a9e:	bd80      	pop	{r7, pc}

08004aa0 <otg_ram_reset>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
static void otg_ram_reset(USBDriver *usbp) {
 8004aa0:	b480      	push	{r7}
 8004aa2:	b083      	sub	sp, #12
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	6078      	str	r0, [r7, #4]

  usbp->pmnext = usbp->otgparams->rx_fifo_size;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004aae:	681a      	ldr	r2, [r3, #0]
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
}
 8004ab6:	bf00      	nop
 8004ab8:	370c      	adds	r7, #12
 8004aba:	46bd      	mov	sp, r7
 8004abc:	bc80      	pop	{r7}
 8004abe:	4770      	bx	lr

08004ac0 <otg_ram_alloc>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] size      size of the packet buffer to allocate in words
 *
 * @notapi
 */
static uint32_t otg_ram_alloc(USBDriver *usbp, size_t size) {
 8004ac0:	b480      	push	{r7}
 8004ac2:	b085      	sub	sp, #20
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	6078      	str	r0, [r7, #4]
 8004ac8:	6039      	str	r1, [r7, #0]
  uint32_t next;

  next = usbp->pmnext;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004ad0:	60fb      	str	r3, [r7, #12]
  usbp->pmnext += size;
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8004ad8:	683b      	ldr	r3, [r7, #0]
 8004ada:	441a      	add	r2, r3
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  osalDbgAssert(usbp->pmnext <= usbp->otgparams->otg_ram_size,
                "OTG FIFO memory overflow");
  return next;
 8004ae2:	68fb      	ldr	r3, [r7, #12]
}
 8004ae4:	4618      	mov	r0, r3
 8004ae6:	3714      	adds	r7, #20
 8004ae8:	46bd      	mov	sp, r7
 8004aea:	bc80      	pop	{r7}
 8004aec:	4770      	bx	lr

08004aee <otg_fifo_write_from_buffer>:
 *
 * @notapi
 */
static void otg_fifo_write_from_buffer(volatile uint32_t *fifop,
                                       const uint8_t *buf,
                                       size_t n) {
 8004aee:	b480      	push	{r7}
 8004af0:	b085      	sub	sp, #20
 8004af2:	af00      	add	r7, sp, #0
 8004af4:	60f8      	str	r0, [r7, #12]
 8004af6:	60b9      	str	r1, [r7, #8]
 8004af8:	607a      	str	r2, [r7, #4]

  osalDbgAssert(n > 0, "is zero");

  while (true) {
    *fifop = *((uint32_t *)buf);
 8004afa:	68bb      	ldr	r3, [r7, #8]
 8004afc:	681a      	ldr	r2, [r3, #0]
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	601a      	str	r2, [r3, #0]
    if (n <= 4) {
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	2b04      	cmp	r3, #4
 8004b06:	d906      	bls.n	8004b16 <otg_fifo_write_from_buffer+0x28>
      break;
    }
    n -= 4;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	3b04      	subs	r3, #4
 8004b0c:	607b      	str	r3, [r7, #4]
    buf += 4;
 8004b0e:	68bb      	ldr	r3, [r7, #8]
 8004b10:	3304      	adds	r3, #4
 8004b12:	60bb      	str	r3, [r7, #8]
    *fifop = *((uint32_t *)buf);
 8004b14:	e7f1      	b.n	8004afa <otg_fifo_write_from_buffer+0xc>
      break;
 8004b16:	bf00      	nop
  }
}
 8004b18:	bf00      	nop
 8004b1a:	3714      	adds	r7, #20
 8004b1c:	46bd      	mov	sp, r7
 8004b1e:	bc80      	pop	{r7}
 8004b20:	4770      	bx	lr

08004b22 <otg_fifo_read_to_buffer>:
 * @notapi
 */
static void otg_fifo_read_to_buffer(volatile uint32_t *fifop,
                                    uint8_t *buf,
                                    size_t n,
                                    size_t max) {
 8004b22:	b480      	push	{r7}
 8004b24:	b087      	sub	sp, #28
 8004b26:	af00      	add	r7, sp, #0
 8004b28:	60f8      	str	r0, [r7, #12]
 8004b2a:	60b9      	str	r1, [r7, #8]
 8004b2c:	607a      	str	r2, [r7, #4]
 8004b2e:	603b      	str	r3, [r7, #0]
  uint32_t w = 0;
 8004b30:	2300      	movs	r3, #0
 8004b32:	617b      	str	r3, [r7, #20]
  size_t i = 0;
 8004b34:	2300      	movs	r3, #0
 8004b36:	613b      	str	r3, [r7, #16]

  while (i < n) {
 8004b38:	e017      	b.n	8004b6a <otg_fifo_read_to_buffer+0x48>
    if ((i & 3) == 0) {
 8004b3a:	693b      	ldr	r3, [r7, #16]
 8004b3c:	f003 0303 	and.w	r3, r3, #3
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d102      	bne.n	8004b4a <otg_fifo_read_to_buffer+0x28>
      w = *fifop;
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	617b      	str	r3, [r7, #20]
    }
    if (i < max) {
 8004b4a:	693a      	ldr	r2, [r7, #16]
 8004b4c:	683b      	ldr	r3, [r7, #0]
 8004b4e:	429a      	cmp	r2, r3
 8004b50:	d208      	bcs.n	8004b64 <otg_fifo_read_to_buffer+0x42>
      *buf++ = (uint8_t)w;
 8004b52:	68bb      	ldr	r3, [r7, #8]
 8004b54:	1c5a      	adds	r2, r3, #1
 8004b56:	60ba      	str	r2, [r7, #8]
 8004b58:	697a      	ldr	r2, [r7, #20]
 8004b5a:	b2d2      	uxtb	r2, r2
 8004b5c:	701a      	strb	r2, [r3, #0]
      w >>= 8;
 8004b5e:	697b      	ldr	r3, [r7, #20]
 8004b60:	0a1b      	lsrs	r3, r3, #8
 8004b62:	617b      	str	r3, [r7, #20]
    }
    i++;
 8004b64:	693b      	ldr	r3, [r7, #16]
 8004b66:	3301      	adds	r3, #1
 8004b68:	613b      	str	r3, [r7, #16]
  while (i < n) {
 8004b6a:	693a      	ldr	r2, [r7, #16]
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	429a      	cmp	r2, r3
 8004b70:	d3e3      	bcc.n	8004b3a <otg_fifo_read_to_buffer+0x18>
  }
}
 8004b72:	bf00      	nop
 8004b74:	bf00      	nop
 8004b76:	371c      	adds	r7, #28
 8004b78:	46bd      	mov	sp, r7
 8004b7a:	bc80      	pop	{r7}
 8004b7c:	4770      	bx	lr

08004b7e <otg_rxfifo_handler>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
static void otg_rxfifo_handler(USBDriver *usbp) {
 8004b7e:	b580      	push	{r7, lr}
 8004b80:	b086      	sub	sp, #24
 8004b82:	af00      	add	r7, sp, #0
 8004b84:	6078      	str	r0, [r7, #4]
  uint32_t sts, ep;
  size_t n, max;

  /* Popping the event word out of the RX FIFO.*/
  sts = usbp->otg->GRXSTSP;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b8c:	6a1b      	ldr	r3, [r3, #32]
 8004b8e:	617b      	str	r3, [r7, #20]

  /* Event details.*/
  n  = (size_t)((sts & GRXSTSP_BCNT_MASK) >> GRXSTSP_BCNT_OFF);
 8004b90:	697b      	ldr	r3, [r7, #20]
 8004b92:	091b      	lsrs	r3, r3, #4
 8004b94:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004b98:	613b      	str	r3, [r7, #16]
  ep = (sts & GRXSTSP_EPNUM_MASK) >> GRXSTSP_EPNUM_OFF;
 8004b9a:	697b      	ldr	r3, [r7, #20]
 8004b9c:	f003 030f 	and.w	r3, r3, #15
 8004ba0:	60fb      	str	r3, [r7, #12]

  switch (sts & GRXSTSP_PKTSTS_MASK) {
 8004ba2:	697b      	ldr	r3, [r7, #20]
 8004ba4:	f403 13f0 	and.w	r3, r3, #1966080	; 0x1e0000
 8004ba8:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8004bac:	d01b      	beq.n	8004be6 <otg_rxfifo_handler+0x68>
 8004bae:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8004bb2:	f200 809a 	bhi.w	8004cea <otg_rxfifo_handler+0x16c>
 8004bb6:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004bba:	f000 8098 	beq.w	8004cee <otg_rxfifo_handler+0x170>
 8004bbe:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004bc2:	f200 8092 	bhi.w	8004cea <otg_rxfifo_handler+0x16c>
 8004bc6:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 8004bca:	f000 8092 	beq.w	8004cf2 <otg_rxfifo_handler+0x174>
 8004bce:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 8004bd2:	f200 808a 	bhi.w	8004cea <otg_rxfifo_handler+0x16c>
 8004bd6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004bda:	f000 808c 	beq.w	8004cf6 <otg_rxfifo_handler+0x178>
 8004bde:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004be2:	d011      	beq.n	8004c08 <otg_rxfifo_handler+0x8a>
  case GRXSTSP_OUT_COMP:
    break;
  case GRXSTSP_OUT_GLOBAL_NAK:
    break;
  default:
    break;
 8004be4:	e081      	b.n	8004cea <otg_rxfifo_handler+0x16c>
    otg_fifo_read_to_buffer(usbp->otg->FIFO[0], usbp->epc[ep]->setup_buf,
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004bec:	f503 5080 	add.w	r0, r3, #4096	; 0x1000
 8004bf0:	687a      	ldr	r2, [r7, #4]
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	3302      	adds	r3, #2
 8004bf6:	009b      	lsls	r3, r3, #2
 8004bf8:	4413      	add	r3, r2
 8004bfa:	685b      	ldr	r3, [r3, #4]
 8004bfc:	6a19      	ldr	r1, [r3, #32]
 8004bfe:	2308      	movs	r3, #8
 8004c00:	693a      	ldr	r2, [r7, #16]
 8004c02:	f7ff ff8e 	bl	8004b22 <otg_fifo_read_to_buffer>
    break;
 8004c06:	e077      	b.n	8004cf8 <otg_rxfifo_handler+0x17a>
    max = usbp->epc[ep]->out_state->rxsize - usbp->epc[ep]->out_state->rxcnt;
 8004c08:	687a      	ldr	r2, [r7, #4]
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	3302      	adds	r3, #2
 8004c0e:	009b      	lsls	r3, r3, #2
 8004c10:	4413      	add	r3, r2
 8004c12:	685b      	ldr	r3, [r3, #4]
 8004c14:	699b      	ldr	r3, [r3, #24]
 8004c16:	681a      	ldr	r2, [r3, #0]
 8004c18:	6879      	ldr	r1, [r7, #4]
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	3302      	adds	r3, #2
 8004c1e:	009b      	lsls	r3, r3, #2
 8004c20:	440b      	add	r3, r1
 8004c22:	685b      	ldr	r3, [r3, #4]
 8004c24:	699b      	ldr	r3, [r3, #24]
 8004c26:	685b      	ldr	r3, [r3, #4]
 8004c28:	1ad3      	subs	r3, r2, r3
 8004c2a:	60bb      	str	r3, [r7, #8]
    otg_fifo_read_to_buffer(usbp->otg->FIFO[0],
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c32:	f503 5080 	add.w	r0, r3, #4096	; 0x1000
                            usbp->epc[ep]->out_state->rxbuf,
 8004c36:	687a      	ldr	r2, [r7, #4]
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	3302      	adds	r3, #2
 8004c3c:	009b      	lsls	r3, r3, #2
 8004c3e:	4413      	add	r3, r2
 8004c40:	685b      	ldr	r3, [r3, #4]
 8004c42:	699b      	ldr	r3, [r3, #24]
    otg_fifo_read_to_buffer(usbp->otg->FIFO[0],
 8004c44:	6899      	ldr	r1, [r3, #8]
 8004c46:	68bb      	ldr	r3, [r7, #8]
 8004c48:	693a      	ldr	r2, [r7, #16]
 8004c4a:	f7ff ff6a 	bl	8004b22 <otg_fifo_read_to_buffer>
    if (n < max) {
 8004c4e:	693a      	ldr	r2, [r7, #16]
 8004c50:	68bb      	ldr	r3, [r7, #8]
 8004c52:	429a      	cmp	r2, r3
 8004c54:	d224      	bcs.n	8004ca0 <otg_rxfifo_handler+0x122>
      usbp->epc[ep]->out_state->rxbuf += n;
 8004c56:	687a      	ldr	r2, [r7, #4]
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	3302      	adds	r3, #2
 8004c5c:	009b      	lsls	r3, r3, #2
 8004c5e:	4413      	add	r3, r2
 8004c60:	685b      	ldr	r3, [r3, #4]
 8004c62:	699b      	ldr	r3, [r3, #24]
 8004c64:	6899      	ldr	r1, [r3, #8]
 8004c66:	687a      	ldr	r2, [r7, #4]
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	3302      	adds	r3, #2
 8004c6c:	009b      	lsls	r3, r3, #2
 8004c6e:	4413      	add	r3, r2
 8004c70:	685b      	ldr	r3, [r3, #4]
 8004c72:	699b      	ldr	r3, [r3, #24]
 8004c74:	693a      	ldr	r2, [r7, #16]
 8004c76:	440a      	add	r2, r1
 8004c78:	609a      	str	r2, [r3, #8]
      usbp->epc[ep]->out_state->rxcnt += n;
 8004c7a:	687a      	ldr	r2, [r7, #4]
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	3302      	adds	r3, #2
 8004c80:	009b      	lsls	r3, r3, #2
 8004c82:	4413      	add	r3, r2
 8004c84:	685b      	ldr	r3, [r3, #4]
 8004c86:	699b      	ldr	r3, [r3, #24]
 8004c88:	6859      	ldr	r1, [r3, #4]
 8004c8a:	687a      	ldr	r2, [r7, #4]
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	3302      	adds	r3, #2
 8004c90:	009b      	lsls	r3, r3, #2
 8004c92:	4413      	add	r3, r2
 8004c94:	685b      	ldr	r3, [r3, #4]
 8004c96:	699b      	ldr	r3, [r3, #24]
 8004c98:	693a      	ldr	r2, [r7, #16]
 8004c9a:	440a      	add	r2, r1
 8004c9c:	605a      	str	r2, [r3, #4]
    break;
 8004c9e:	e02b      	b.n	8004cf8 <otg_rxfifo_handler+0x17a>
      usbp->epc[ep]->out_state->rxbuf += max;
 8004ca0:	687a      	ldr	r2, [r7, #4]
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	3302      	adds	r3, #2
 8004ca6:	009b      	lsls	r3, r3, #2
 8004ca8:	4413      	add	r3, r2
 8004caa:	685b      	ldr	r3, [r3, #4]
 8004cac:	699b      	ldr	r3, [r3, #24]
 8004cae:	6899      	ldr	r1, [r3, #8]
 8004cb0:	687a      	ldr	r2, [r7, #4]
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	3302      	adds	r3, #2
 8004cb6:	009b      	lsls	r3, r3, #2
 8004cb8:	4413      	add	r3, r2
 8004cba:	685b      	ldr	r3, [r3, #4]
 8004cbc:	699b      	ldr	r3, [r3, #24]
 8004cbe:	68ba      	ldr	r2, [r7, #8]
 8004cc0:	440a      	add	r2, r1
 8004cc2:	609a      	str	r2, [r3, #8]
      usbp->epc[ep]->out_state->rxcnt += max;
 8004cc4:	687a      	ldr	r2, [r7, #4]
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	3302      	adds	r3, #2
 8004cca:	009b      	lsls	r3, r3, #2
 8004ccc:	4413      	add	r3, r2
 8004cce:	685b      	ldr	r3, [r3, #4]
 8004cd0:	699b      	ldr	r3, [r3, #24]
 8004cd2:	6859      	ldr	r1, [r3, #4]
 8004cd4:	687a      	ldr	r2, [r7, #4]
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	3302      	adds	r3, #2
 8004cda:	009b      	lsls	r3, r3, #2
 8004cdc:	4413      	add	r3, r2
 8004cde:	685b      	ldr	r3, [r3, #4]
 8004ce0:	699b      	ldr	r3, [r3, #24]
 8004ce2:	68ba      	ldr	r2, [r7, #8]
 8004ce4:	440a      	add	r2, r1
 8004ce6:	605a      	str	r2, [r3, #4]
    break;
 8004ce8:	e006      	b.n	8004cf8 <otg_rxfifo_handler+0x17a>
    break;
 8004cea:	bf00      	nop
 8004cec:	e004      	b.n	8004cf8 <otg_rxfifo_handler+0x17a>
    break;
 8004cee:	bf00      	nop
 8004cf0:	e002      	b.n	8004cf8 <otg_rxfifo_handler+0x17a>
    break;
 8004cf2:	bf00      	nop
 8004cf4:	e000      	b.n	8004cf8 <otg_rxfifo_handler+0x17a>
    break;
 8004cf6:	bf00      	nop
  }
}
 8004cf8:	bf00      	nop
 8004cfa:	3718      	adds	r7, #24
 8004cfc:	46bd      	mov	sp, r7
 8004cfe:	bd80      	pop	{r7, pc}

08004d00 <otg_txfifo_handler>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
static bool otg_txfifo_handler(USBDriver *usbp, usbep_t ep) {
 8004d00:	b580      	push	{r7, lr}
 8004d02:	b084      	sub	sp, #16
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	6078      	str	r0, [r7, #4]
 8004d08:	460b      	mov	r3, r1
 8004d0a:	70fb      	strb	r3, [r7, #3]
  /* The TXFIFO is filled until there is space and data to be transmitted.*/
  while (true) {
    uint32_t n;

    /* Transaction end condition.*/
    if (usbp->epc[ep]->in_state->txcnt >= usbp->epc[ep]->in_state->txsize) {
 8004d0c:	78fb      	ldrb	r3, [r7, #3]
 8004d0e:	687a      	ldr	r2, [r7, #4]
 8004d10:	3302      	adds	r3, #2
 8004d12:	009b      	lsls	r3, r3, #2
 8004d14:	4413      	add	r3, r2
 8004d16:	685b      	ldr	r3, [r3, #4]
 8004d18:	695b      	ldr	r3, [r3, #20]
 8004d1a:	685a      	ldr	r2, [r3, #4]
 8004d1c:	78fb      	ldrb	r3, [r7, #3]
 8004d1e:	6879      	ldr	r1, [r7, #4]
 8004d20:	3302      	adds	r3, #2
 8004d22:	009b      	lsls	r3, r3, #2
 8004d24:	440b      	add	r3, r1
 8004d26:	685b      	ldr	r3, [r3, #4]
 8004d28:	695b      	ldr	r3, [r3, #20]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	429a      	cmp	r2, r3
 8004d2e:	d311      	bcc.n	8004d54 <otg_txfifo_handler+0x54>
#if 1
      usbp->otg->DIEPEMPMSK &= ~DIEPEMPMSK_INEPTXFEM(ep);
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d36:	f8d3 1834 	ldr.w	r1, [r3, #2100]	; 0x834
 8004d3a:	78fb      	ldrb	r3, [r7, #3]
 8004d3c:	2201      	movs	r2, #1
 8004d3e:	fa02 f303 	lsl.w	r3, r2, r3
 8004d42:	43da      	mvns	r2, r3
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d4a:	400a      	ands	r2, r1
 8004d4c:	f8c3 2834 	str.w	r2, [r3, #2100]	; 0x834
#endif
      return true;
 8004d50:	2301      	movs	r3, #1
 8004d52:	e06c      	b.n	8004e2e <otg_txfifo_handler+0x12e>
    }

    /* Number of bytes remaining in current transaction.*/
    n = usbp->epc[ep]->in_state->txsize - usbp->epc[ep]->in_state->txcnt;
 8004d54:	78fb      	ldrb	r3, [r7, #3]
 8004d56:	687a      	ldr	r2, [r7, #4]
 8004d58:	3302      	adds	r3, #2
 8004d5a:	009b      	lsls	r3, r3, #2
 8004d5c:	4413      	add	r3, r2
 8004d5e:	685b      	ldr	r3, [r3, #4]
 8004d60:	695b      	ldr	r3, [r3, #20]
 8004d62:	681a      	ldr	r2, [r3, #0]
 8004d64:	78fb      	ldrb	r3, [r7, #3]
 8004d66:	6879      	ldr	r1, [r7, #4]
 8004d68:	3302      	adds	r3, #2
 8004d6a:	009b      	lsls	r3, r3, #2
 8004d6c:	440b      	add	r3, r1
 8004d6e:	685b      	ldr	r3, [r3, #4]
 8004d70:	695b      	ldr	r3, [r3, #20]
 8004d72:	685b      	ldr	r3, [r3, #4]
 8004d74:	1ad3      	subs	r3, r2, r3
 8004d76:	60fb      	str	r3, [r7, #12]
    if (n > usbp->epc[ep]->in_maxsize)
 8004d78:	78fb      	ldrb	r3, [r7, #3]
 8004d7a:	687a      	ldr	r2, [r7, #4]
 8004d7c:	3302      	adds	r3, #2
 8004d7e:	009b      	lsls	r3, r3, #2
 8004d80:	4413      	add	r3, r2
 8004d82:	685b      	ldr	r3, [r3, #4]
 8004d84:	8a1b      	ldrh	r3, [r3, #16]
 8004d86:	461a      	mov	r2, r3
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	4293      	cmp	r3, r2
 8004d8c:	d907      	bls.n	8004d9e <otg_txfifo_handler+0x9e>
      n = usbp->epc[ep]->in_maxsize;
 8004d8e:	78fb      	ldrb	r3, [r7, #3]
 8004d90:	687a      	ldr	r2, [r7, #4]
 8004d92:	3302      	adds	r3, #2
 8004d94:	009b      	lsls	r3, r3, #2
 8004d96:	4413      	add	r3, r2
 8004d98:	685b      	ldr	r3, [r3, #4]
 8004d9a:	8a1b      	ldrh	r3, [r3, #16]
 8004d9c:	60fb      	str	r3, [r7, #12]

    /* Checks if in the TXFIFO there is enough space to accommodate the
       next packet.*/
    if (((usbp->otg->ie[ep].DTXFSTS & DTXFSTS_INEPTFSAV_MASK) * 4) < n)
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8004da4:	78fb      	ldrb	r3, [r7, #3]
 8004da6:	015b      	lsls	r3, r3, #5
 8004da8:	4413      	add	r3, r2
 8004daa:	f603 1318 	addw	r3, r3, #2328	; 0x918
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	b29b      	uxth	r3, r3
 8004db2:	009b      	lsls	r3, r3, #2
 8004db4:	68fa      	ldr	r2, [r7, #12]
 8004db6:	429a      	cmp	r2, r3
 8004db8:	d901      	bls.n	8004dbe <otg_txfifo_handler+0xbe>
      return false;
 8004dba:	2300      	movs	r3, #0
 8004dbc:	e037      	b.n	8004e2e <otg_txfifo_handler+0x12e>

#if STM32_USB_OTGFIFO_FILL_BASEPRI
    __set_BASEPRI(CORTEX_PRIO_MASK(STM32_USB_OTGFIFO_FILL_BASEPRI));
#endif
    otg_fifo_write_from_buffer(usbp->otg->FIFO[ep],
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8004dc4:	78fb      	ldrb	r3, [r7, #3]
 8004dc6:	3301      	adds	r3, #1
 8004dc8:	031b      	lsls	r3, r3, #12
 8004dca:	18d0      	adds	r0, r2, r3
                               usbp->epc[ep]->in_state->txbuf,
 8004dcc:	78fb      	ldrb	r3, [r7, #3]
 8004dce:	687a      	ldr	r2, [r7, #4]
 8004dd0:	3302      	adds	r3, #2
 8004dd2:	009b      	lsls	r3, r3, #2
 8004dd4:	4413      	add	r3, r2
 8004dd6:	685b      	ldr	r3, [r3, #4]
 8004dd8:	695b      	ldr	r3, [r3, #20]
    otg_fifo_write_from_buffer(usbp->otg->FIFO[ep],
 8004dda:	689b      	ldr	r3, [r3, #8]
 8004ddc:	68fa      	ldr	r2, [r7, #12]
 8004dde:	4619      	mov	r1, r3
 8004de0:	f7ff fe85 	bl	8004aee <otg_fifo_write_from_buffer>
                               n);
    usbp->epc[ep]->in_state->txbuf += n;
 8004de4:	78fb      	ldrb	r3, [r7, #3]
 8004de6:	687a      	ldr	r2, [r7, #4]
 8004de8:	3302      	adds	r3, #2
 8004dea:	009b      	lsls	r3, r3, #2
 8004dec:	4413      	add	r3, r2
 8004dee:	685b      	ldr	r3, [r3, #4]
 8004df0:	695b      	ldr	r3, [r3, #20]
 8004df2:	6899      	ldr	r1, [r3, #8]
 8004df4:	78fb      	ldrb	r3, [r7, #3]
 8004df6:	687a      	ldr	r2, [r7, #4]
 8004df8:	3302      	adds	r3, #2
 8004dfa:	009b      	lsls	r3, r3, #2
 8004dfc:	4413      	add	r3, r2
 8004dfe:	685b      	ldr	r3, [r3, #4]
 8004e00:	695b      	ldr	r3, [r3, #20]
 8004e02:	68fa      	ldr	r2, [r7, #12]
 8004e04:	440a      	add	r2, r1
 8004e06:	609a      	str	r2, [r3, #8]
    usbp->epc[ep]->in_state->txcnt += n;
 8004e08:	78fb      	ldrb	r3, [r7, #3]
 8004e0a:	687a      	ldr	r2, [r7, #4]
 8004e0c:	3302      	adds	r3, #2
 8004e0e:	009b      	lsls	r3, r3, #2
 8004e10:	4413      	add	r3, r2
 8004e12:	685b      	ldr	r3, [r3, #4]
 8004e14:	695b      	ldr	r3, [r3, #20]
 8004e16:	6859      	ldr	r1, [r3, #4]
 8004e18:	78fb      	ldrb	r3, [r7, #3]
 8004e1a:	687a      	ldr	r2, [r7, #4]
 8004e1c:	3302      	adds	r3, #2
 8004e1e:	009b      	lsls	r3, r3, #2
 8004e20:	4413      	add	r3, r2
 8004e22:	685b      	ldr	r3, [r3, #4]
 8004e24:	695b      	ldr	r3, [r3, #20]
 8004e26:	68fa      	ldr	r2, [r7, #12]
 8004e28:	440a      	add	r2, r1
 8004e2a:	605a      	str	r2, [r3, #4]
  while (true) {
 8004e2c:	e76e      	b.n	8004d0c <otg_txfifo_handler+0xc>
#if STM32_USB_OTGFIFO_FILL_BASEPRI
  __set_BASEPRI(0);
#endif
  }
}
 8004e2e:	4618      	mov	r0, r3
 8004e30:	3710      	adds	r7, #16
 8004e32:	46bd      	mov	sp, r7
 8004e34:	bd80      	pop	{r7, pc}

08004e36 <otg_epin_handler>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
static void otg_epin_handler(USBDriver *usbp, usbep_t ep) {
 8004e36:	b580      	push	{r7, lr}
 8004e38:	b086      	sub	sp, #24
 8004e3a:	af00      	add	r7, sp, #0
 8004e3c:	6078      	str	r0, [r7, #4]
 8004e3e:	460b      	mov	r3, r1
 8004e40:	70fb      	strb	r3, [r7, #3]
  stm32_otg_t *otgp = usbp->otg;
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e48:	617b      	str	r3, [r7, #20]
  uint32_t epint = otgp->ie[ep].DIEPINT;
 8004e4a:	78fb      	ldrb	r3, [r7, #3]
 8004e4c:	697a      	ldr	r2, [r7, #20]
 8004e4e:	015b      	lsls	r3, r3, #5
 8004e50:	4413      	add	r3, r2
 8004e52:	f603 1308 	addw	r3, r3, #2312	; 0x908
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	613b      	str	r3, [r7, #16]

  otgp->ie[ep].DIEPINT = epint;
 8004e5a:	78fb      	ldrb	r3, [r7, #3]
 8004e5c:	697a      	ldr	r2, [r7, #20]
 8004e5e:	015b      	lsls	r3, r3, #5
 8004e60:	4413      	add	r3, r2
 8004e62:	f603 1308 	addw	r3, r3, #2312	; 0x908
 8004e66:	693a      	ldr	r2, [r7, #16]
 8004e68:	601a      	str	r2, [r3, #0]

  if (epint & DIEPINT_TOC) {
    /* Timeouts not handled yet, not sure how to handle.*/
  }
  if ((epint & DIEPINT_XFRC) && (otgp->DIEPMSK & DIEPMSK_XFRCM)) {
 8004e6a:	693b      	ldr	r3, [r7, #16]
 8004e6c:	f003 0301 	and.w	r3, r3, #1
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d04b      	beq.n	8004f0c <otg_epin_handler+0xd6>
 8004e74:	697b      	ldr	r3, [r7, #20]
 8004e76:	f8d3 3810 	ldr.w	r3, [r3, #2064]	; 0x810
 8004e7a:	f003 0301 	and.w	r3, r3, #1
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d044      	beq.n	8004f0c <otg_epin_handler+0xd6>
    /* Transmit transfer complete.*/
    USBInEndpointState *isp = usbp->epc[ep]->in_state;
 8004e82:	78fb      	ldrb	r3, [r7, #3]
 8004e84:	687a      	ldr	r2, [r7, #4]
 8004e86:	3302      	adds	r3, #2
 8004e88:	009b      	lsls	r3, r3, #2
 8004e8a:	4413      	add	r3, r2
 8004e8c:	685b      	ldr	r3, [r3, #4]
 8004e8e:	695b      	ldr	r3, [r3, #20]
 8004e90:	60fb      	str	r3, [r7, #12]

    if (isp->txsize < isp->totsize) {
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	681a      	ldr	r2, [r3, #0]
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	68db      	ldr	r3, [r3, #12]
 8004e9a:	429a      	cmp	r2, r3
 8004e9c:	d213      	bcs.n	8004ec6 <otg_epin_handler+0x90>
      /* In case the transaction covered only part of the total transfer
         then another transaction is immediately started in order to
         cover the remaining.*/
      isp->txsize = isp->totsize - isp->txsize;
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	68da      	ldr	r2, [r3, #12]
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	1ad2      	subs	r2, r2, r3
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	601a      	str	r2, [r3, #0]
      isp->txcnt  = 0;
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	2200      	movs	r2, #0
 8004eb0:	605a      	str	r2, [r3, #4]
      osalSysLockFromISR();
 8004eb2:	f7ff fd07 	bl	80048c4 <osalSysLockFromISR>
      usb_lld_start_in(usbp, ep);
 8004eb6:	78fb      	ldrb	r3, [r7, #3]
 8004eb8:	4619      	mov	r1, r3
 8004eba:	6878      	ldr	r0, [r7, #4]
 8004ebc:	f000 fce8 	bl	8005890 <usb_lld_start_in>
      osalSysUnlockFromISR();
 8004ec0:	f7ff fd06 	bl	80048d0 <osalSysUnlockFromISR>
 8004ec4:	e022      	b.n	8004f0c <otg_epin_handler+0xd6>
    }
    else {
      /* End on IN transfer.*/
      _usb_isr_invoke_in_cb(usbp, ep);
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	891b      	ldrh	r3, [r3, #8]
 8004eca:	b21a      	sxth	r2, r3
 8004ecc:	78fb      	ldrb	r3, [r7, #3]
 8004ece:	2101      	movs	r1, #1
 8004ed0:	fa01 f303 	lsl.w	r3, r1, r3
 8004ed4:	b21b      	sxth	r3, r3
 8004ed6:	43db      	mvns	r3, r3
 8004ed8:	b21b      	sxth	r3, r3
 8004eda:	4013      	ands	r3, r2
 8004edc:	b21b      	sxth	r3, r3
 8004ede:	b29a      	uxth	r2, r3
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	811a      	strh	r2, [r3, #8]
 8004ee4:	78fb      	ldrb	r3, [r7, #3]
 8004ee6:	687a      	ldr	r2, [r7, #4]
 8004ee8:	3302      	adds	r3, #2
 8004eea:	009b      	lsls	r3, r3, #2
 8004eec:	4413      	add	r3, r2
 8004eee:	685b      	ldr	r3, [r3, #4]
 8004ef0:	689b      	ldr	r3, [r3, #8]
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d00a      	beq.n	8004f0c <otg_epin_handler+0xd6>
 8004ef6:	78fb      	ldrb	r3, [r7, #3]
 8004ef8:	687a      	ldr	r2, [r7, #4]
 8004efa:	3302      	adds	r3, #2
 8004efc:	009b      	lsls	r3, r3, #2
 8004efe:	4413      	add	r3, r2
 8004f00:	685b      	ldr	r3, [r3, #4]
 8004f02:	689b      	ldr	r3, [r3, #8]
 8004f04:	78fa      	ldrb	r2, [r7, #3]
 8004f06:	4611      	mov	r1, r2
 8004f08:	6878      	ldr	r0, [r7, #4]
 8004f0a:	4798      	blx	r3
    }
  }
  if ((epint & DIEPINT_TXFE) &&
 8004f0c:	693b      	ldr	r3, [r7, #16]
 8004f0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d00e      	beq.n	8004f34 <otg_epin_handler+0xfe>
      (otgp->DIEPEMPMSK & DIEPEMPMSK_INEPTXFEM(ep))) {
 8004f16:	697b      	ldr	r3, [r7, #20]
 8004f18:	f8d3 2834 	ldr.w	r2, [r3, #2100]	; 0x834
 8004f1c:	78fb      	ldrb	r3, [r7, #3]
 8004f1e:	2101      	movs	r1, #1
 8004f20:	fa01 f303 	lsl.w	r3, r1, r3
 8004f24:	4013      	ands	r3, r2
  if ((epint & DIEPINT_TXFE) &&
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d004      	beq.n	8004f34 <otg_epin_handler+0xfe>
    /* TX FIFO empty or emptying.*/
    otg_txfifo_handler(usbp, ep);
 8004f2a:	78fb      	ldrb	r3, [r7, #3]
 8004f2c:	4619      	mov	r1, r3
 8004f2e:	6878      	ldr	r0, [r7, #4]
 8004f30:	f7ff fee6 	bl	8004d00 <otg_txfifo_handler>
  }
}
 8004f34:	bf00      	nop
 8004f36:	3718      	adds	r7, #24
 8004f38:	46bd      	mov	sp, r7
 8004f3a:	bd80      	pop	{r7, pc}

08004f3c <otg_epout_handler>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
static void otg_epout_handler(USBDriver *usbp, usbep_t ep) {
 8004f3c:	b580      	push	{r7, lr}
 8004f3e:	b086      	sub	sp, #24
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	6078      	str	r0, [r7, #4]
 8004f44:	460b      	mov	r3, r1
 8004f46:	70fb      	strb	r3, [r7, #3]
  stm32_otg_t *otgp = usbp->otg;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f4e:	617b      	str	r3, [r7, #20]
  uint32_t epint = otgp->oe[ep].DOEPINT;
 8004f50:	78fb      	ldrb	r3, [r7, #3]
 8004f52:	697a      	ldr	r2, [r7, #20]
 8004f54:	015b      	lsls	r3, r3, #5
 8004f56:	4413      	add	r3, r2
 8004f58:	f603 3308 	addw	r3, r3, #2824	; 0xb08
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	613b      	str	r3, [r7, #16]

  /* Resets all EP IRQ sources.*/
  otgp->oe[ep].DOEPINT = epint;
 8004f60:	78fb      	ldrb	r3, [r7, #3]
 8004f62:	697a      	ldr	r2, [r7, #20]
 8004f64:	015b      	lsls	r3, r3, #5
 8004f66:	4413      	add	r3, r2
 8004f68:	f603 3308 	addw	r3, r3, #2824	; 0xb08
 8004f6c:	693a      	ldr	r2, [r7, #16]
 8004f6e:	601a      	str	r2, [r3, #0]

  if ((epint & DOEPINT_STUP) && (otgp->DOEPMSK & DOEPMSK_STUPM)) {
 8004f70:	693b      	ldr	r3, [r7, #16]
 8004f72:	f003 0308 	and.w	r3, r3, #8
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d011      	beq.n	8004f9e <otg_epout_handler+0x62>
 8004f7a:	697b      	ldr	r3, [r7, #20]
 8004f7c:	f8d3 3814 	ldr.w	r3, [r3, #2068]	; 0x814
 8004f80:	f003 0308 	and.w	r3, r3, #8
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d00a      	beq.n	8004f9e <otg_epout_handler+0x62>
    /* Setup packets handling, setup packets are handled using a
       specific callback.*/
    _usb_isr_invoke_setup_cb(usbp, ep);
 8004f88:	78fb      	ldrb	r3, [r7, #3]
 8004f8a:	687a      	ldr	r2, [r7, #4]
 8004f8c:	3302      	adds	r3, #2
 8004f8e:	009b      	lsls	r3, r3, #2
 8004f90:	4413      	add	r3, r2
 8004f92:	685b      	ldr	r3, [r3, #4]
 8004f94:	685b      	ldr	r3, [r3, #4]
 8004f96:	78fa      	ldrb	r2, [r7, #3]
 8004f98:	4611      	mov	r1, r2
 8004f9a:	6878      	ldr	r0, [r7, #4]
 8004f9c:	4798      	blx	r3
  }

  if ((epint & DOEPINT_XFRC) && (otgp->DOEPMSK & DOEPMSK_XFRCM)) {
 8004f9e:	693b      	ldr	r3, [r7, #16]
 8004fa0:	f003 0301 	and.w	r3, r3, #1
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d05e      	beq.n	8005066 <otg_epout_handler+0x12a>
 8004fa8:	697b      	ldr	r3, [r7, #20]
 8004faa:	f8d3 3814 	ldr.w	r3, [r3, #2068]	; 0x814
 8004fae:	f003 0301 	and.w	r3, r3, #1
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d057      	beq.n	8005066 <otg_epout_handler+0x12a>
    USBOutEndpointState *osp;

    /* OUT state structure pointer for this endpoint.*/
    osp = usbp->epc[ep]->out_state;
 8004fb6:	78fb      	ldrb	r3, [r7, #3]
 8004fb8:	687a      	ldr	r2, [r7, #4]
 8004fba:	3302      	adds	r3, #2
 8004fbc:	009b      	lsls	r3, r3, #2
 8004fbe:	4413      	add	r3, r2
 8004fc0:	685b      	ldr	r3, [r3, #4]
 8004fc2:	699b      	ldr	r3, [r3, #24]
 8004fc4:	60fb      	str	r3, [r7, #12]

    /* EP0 requires special handling.*/
    if (ep == 0) {
 8004fc6:	78fb      	ldrb	r3, [r7, #3]
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d129      	bne.n	8005020 <otg_epout_handler+0xe4>
#endif

      /* In case the transaction covered only part of the total transfer
         then another transaction is immediately started in order to
         cover the remaining.*/
      if (((osp->rxcnt % usbp->epc[ep]->out_maxsize) == 0) &&
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	685a      	ldr	r2, [r3, #4]
 8004fd0:	78fb      	ldrb	r3, [r7, #3]
 8004fd2:	6879      	ldr	r1, [r7, #4]
 8004fd4:	3302      	adds	r3, #2
 8004fd6:	009b      	lsls	r3, r3, #2
 8004fd8:	440b      	add	r3, r1
 8004fda:	685b      	ldr	r3, [r3, #4]
 8004fdc:	8a5b      	ldrh	r3, [r3, #18]
 8004fde:	fbb2 f1f3 	udiv	r1, r2, r3
 8004fe2:	fb01 f303 	mul.w	r3, r1, r3
 8004fe6:	1ad3      	subs	r3, r2, r3
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d119      	bne.n	8005020 <otg_epout_handler+0xe4>
          (osp->rxsize < osp->totsize)) {
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	681a      	ldr	r2, [r3, #0]
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	68db      	ldr	r3, [r3, #12]
      if (((osp->rxcnt % usbp->epc[ep]->out_maxsize) == 0) &&
 8004ff4:	429a      	cmp	r2, r3
 8004ff6:	d213      	bcs.n	8005020 <otg_epout_handler+0xe4>
        osp->rxsize = osp->totsize - osp->rxsize;
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	68da      	ldr	r2, [r3, #12]
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	1ad2      	subs	r2, r2, r3
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	601a      	str	r2, [r3, #0]
        osp->rxcnt  = 0;
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	2200      	movs	r2, #0
 800500a:	605a      	str	r2, [r3, #4]
        osalSysLockFromISR();
 800500c:	f7ff fc5a 	bl	80048c4 <osalSysLockFromISR>
        usb_lld_start_out(usbp, ep);
 8005010:	78fb      	ldrb	r3, [r7, #3]
 8005012:	4619      	mov	r1, r3
 8005014:	6878      	ldr	r0, [r7, #4]
 8005016:	f000 fb9c 	bl	8005752 <usb_lld_start_out>
        osalSysUnlockFromISR();
 800501a:	f7ff fc59 	bl	80048d0 <osalSysUnlockFromISR>
        return;
 800501e:	e022      	b.n	8005066 <otg_epout_handler+0x12a>
      }
    }

    /* End on OUT transfer.*/
    _usb_isr_invoke_out_cb(usbp, ep);
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	895b      	ldrh	r3, [r3, #10]
 8005024:	b21a      	sxth	r2, r3
 8005026:	78fb      	ldrb	r3, [r7, #3]
 8005028:	2101      	movs	r1, #1
 800502a:	fa01 f303 	lsl.w	r3, r1, r3
 800502e:	b21b      	sxth	r3, r3
 8005030:	43db      	mvns	r3, r3
 8005032:	b21b      	sxth	r3, r3
 8005034:	4013      	ands	r3, r2
 8005036:	b21b      	sxth	r3, r3
 8005038:	b29a      	uxth	r2, r3
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	815a      	strh	r2, [r3, #10]
 800503e:	78fb      	ldrb	r3, [r7, #3]
 8005040:	687a      	ldr	r2, [r7, #4]
 8005042:	3302      	adds	r3, #2
 8005044:	009b      	lsls	r3, r3, #2
 8005046:	4413      	add	r3, r2
 8005048:	685b      	ldr	r3, [r3, #4]
 800504a:	68db      	ldr	r3, [r3, #12]
 800504c:	2b00      	cmp	r3, #0
 800504e:	d00a      	beq.n	8005066 <otg_epout_handler+0x12a>
 8005050:	78fb      	ldrb	r3, [r7, #3]
 8005052:	687a      	ldr	r2, [r7, #4]
 8005054:	3302      	adds	r3, #2
 8005056:	009b      	lsls	r3, r3, #2
 8005058:	4413      	add	r3, r2
 800505a:	685b      	ldr	r3, [r3, #4]
 800505c:	68db      	ldr	r3, [r3, #12]
 800505e:	78fa      	ldrb	r2, [r7, #3]
 8005060:	4611      	mov	r1, r2
 8005062:	6878      	ldr	r0, [r7, #4]
 8005064:	4798      	blx	r3
  }
}
 8005066:	3718      	adds	r7, #24
 8005068:	46bd      	mov	sp, r7
 800506a:	bd80      	pop	{r7, pc}

0800506c <otg_isoc_in_failed_handler>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
static void otg_isoc_in_failed_handler(USBDriver *usbp) {
 800506c:	b580      	push	{r7, lr}
 800506e:	b084      	sub	sp, #16
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]
  usbep_t ep;
  stm32_otg_t *otgp = usbp->otg;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800507a:	60bb      	str	r3, [r7, #8]

  for (ep = 0; ep <= usbp->otgparams->num_endpoints; ep++) {
 800507c:	2300      	movs	r3, #0
 800507e:	73fb      	strb	r3, [r7, #15]
 8005080:	e054      	b.n	800512c <otg_isoc_in_failed_handler+0xc0>
    if (((otgp->ie[ep].DIEPCTL & DIEPCTL_EPTYP_MASK) == DIEPCTL_EPTYP_ISO) &&
 8005082:	7bfb      	ldrb	r3, [r7, #15]
 8005084:	68ba      	ldr	r2, [r7, #8]
 8005086:	3348      	adds	r3, #72	; 0x48
 8005088:	015b      	lsls	r3, r3, #5
 800508a:	4413      	add	r3, r2
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8005092:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005096:	d146      	bne.n	8005126 <otg_isoc_in_failed_handler+0xba>
        ((otgp->ie[ep].DIEPCTL & DIEPCTL_EPENA) != 0)) {
 8005098:	7bfb      	ldrb	r3, [r7, #15]
 800509a:	68ba      	ldr	r2, [r7, #8]
 800509c:	3348      	adds	r3, #72	; 0x48
 800509e:	015b      	lsls	r3, r3, #5
 80050a0:	4413      	add	r3, r2
 80050a2:	681b      	ldr	r3, [r3, #0]
    if (((otgp->ie[ep].DIEPCTL & DIEPCTL_EPTYP_MASK) == DIEPCTL_EPTYP_ISO) &&
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	da3e      	bge.n	8005126 <otg_isoc_in_failed_handler+0xba>
      /* Endpoint enabled -> ISOC IN transfer failed.*/
      /* Disable endpoint.*/
      otgp->ie[ep].DIEPCTL |= (DIEPCTL_EPDIS | DIEPCTL_SNAK);
 80050a8:	7bfb      	ldrb	r3, [r7, #15]
 80050aa:	68ba      	ldr	r2, [r7, #8]
 80050ac:	3348      	adds	r3, #72	; 0x48
 80050ae:	015b      	lsls	r3, r3, #5
 80050b0:	4413      	add	r3, r2
 80050b2:	681a      	ldr	r2, [r3, #0]
 80050b4:	7bfb      	ldrb	r3, [r7, #15]
 80050b6:	f042 4290 	orr.w	r2, r2, #1207959552	; 0x48000000
 80050ba:	68b9      	ldr	r1, [r7, #8]
 80050bc:	3348      	adds	r3, #72	; 0x48
 80050be:	015b      	lsls	r3, r3, #5
 80050c0:	440b      	add	r3, r1
 80050c2:	601a      	str	r2, [r3, #0]
      while (otgp->ie[ep].DIEPCTL & DIEPCTL_EPENA)
 80050c4:	bf00      	nop
 80050c6:	7bfb      	ldrb	r3, [r7, #15]
 80050c8:	68ba      	ldr	r2, [r7, #8]
 80050ca:	3348      	adds	r3, #72	; 0x48
 80050cc:	015b      	lsls	r3, r3, #5
 80050ce:	4413      	add	r3, r2
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	dbf7      	blt.n	80050c6 <otg_isoc_in_failed_handler+0x5a>
        ;

      /* Flush FIFO.*/
      otg_txfifo_flush(usbp, ep);
 80050d6:	7bfb      	ldrb	r3, [r7, #15]
 80050d8:	4619      	mov	r1, r3
 80050da:	6878      	ldr	r0, [r7, #4]
 80050dc:	f7ff fcc3 	bl	8004a66 <otg_txfifo_flush>

      /* Prepare data for next frame.*/
      _usb_isr_invoke_in_cb(usbp, ep);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	891b      	ldrh	r3, [r3, #8]
 80050e4:	b21a      	sxth	r2, r3
 80050e6:	7bfb      	ldrb	r3, [r7, #15]
 80050e8:	2101      	movs	r1, #1
 80050ea:	fa01 f303 	lsl.w	r3, r1, r3
 80050ee:	b21b      	sxth	r3, r3
 80050f0:	43db      	mvns	r3, r3
 80050f2:	b21b      	sxth	r3, r3
 80050f4:	4013      	ands	r3, r2
 80050f6:	b21b      	sxth	r3, r3
 80050f8:	b29a      	uxth	r2, r3
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	811a      	strh	r2, [r3, #8]
 80050fe:	7bfb      	ldrb	r3, [r7, #15]
 8005100:	687a      	ldr	r2, [r7, #4]
 8005102:	3302      	adds	r3, #2
 8005104:	009b      	lsls	r3, r3, #2
 8005106:	4413      	add	r3, r2
 8005108:	685b      	ldr	r3, [r3, #4]
 800510a:	689b      	ldr	r3, [r3, #8]
 800510c:	2b00      	cmp	r3, #0
 800510e:	d00a      	beq.n	8005126 <otg_isoc_in_failed_handler+0xba>
 8005110:	7bfb      	ldrb	r3, [r7, #15]
 8005112:	687a      	ldr	r2, [r7, #4]
 8005114:	3302      	adds	r3, #2
 8005116:	009b      	lsls	r3, r3, #2
 8005118:	4413      	add	r3, r2
 800511a:	685b      	ldr	r3, [r3, #4]
 800511c:	689b      	ldr	r3, [r3, #8]
 800511e:	7bfa      	ldrb	r2, [r7, #15]
 8005120:	4611      	mov	r1, r2
 8005122:	6878      	ldr	r0, [r7, #4]
 8005124:	4798      	blx	r3
  for (ep = 0; ep <= usbp->otgparams->num_endpoints; ep++) {
 8005126:	7bfb      	ldrb	r3, [r7, #15]
 8005128:	3301      	adds	r3, #1
 800512a:	73fb      	strb	r3, [r7, #15]
 800512c:	7bfa      	ldrb	r2, [r7, #15]
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005134:	689b      	ldr	r3, [r3, #8]
 8005136:	429a      	cmp	r2, r3
 8005138:	d9a3      	bls.n	8005082 <otg_isoc_in_failed_handler+0x16>
    }
  }
}
 800513a:	bf00      	nop
 800513c:	bf00      	nop
 800513e:	3710      	adds	r7, #16
 8005140:	46bd      	mov	sp, r7
 8005142:	bd80      	pop	{r7, pc}

08005144 <otg_isoc_out_failed_handler>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
static void otg_isoc_out_failed_handler(USBDriver *usbp) {
 8005144:	b580      	push	{r7, lr}
 8005146:	b084      	sub	sp, #16
 8005148:	af00      	add	r7, sp, #0
 800514a:	6078      	str	r0, [r7, #4]
  usbep_t ep;
  stm32_otg_t *otgp = usbp->otg;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005152:	60bb      	str	r3, [r7, #8]

  for (ep = 0; ep <= usbp->otgparams->num_endpoints; ep++) {
 8005154:	2300      	movs	r3, #0
 8005156:	73fb      	strb	r3, [r7, #15]
 8005158:	e038      	b.n	80051cc <otg_isoc_out_failed_handler+0x88>
    if (((otgp->oe[ep].DOEPCTL & DOEPCTL_EPTYP_MASK) == DOEPCTL_EPTYP_ISO) &&
 800515a:	7bfb      	ldrb	r3, [r7, #15]
 800515c:	68ba      	ldr	r2, [r7, #8]
 800515e:	3358      	adds	r3, #88	; 0x58
 8005160:	015b      	lsls	r3, r3, #5
 8005162:	4413      	add	r3, r2
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 800516a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800516e:	d12a      	bne.n	80051c6 <otg_isoc_out_failed_handler+0x82>
        ((otgp->oe[ep].DOEPCTL & DOEPCTL_EPENA) != 0)) {
 8005170:	7bfb      	ldrb	r3, [r7, #15]
 8005172:	68ba      	ldr	r2, [r7, #8]
 8005174:	3358      	adds	r3, #88	; 0x58
 8005176:	015b      	lsls	r3, r3, #5
 8005178:	4413      	add	r3, r2
 800517a:	681b      	ldr	r3, [r3, #0]
    if (((otgp->oe[ep].DOEPCTL & DOEPCTL_EPTYP_MASK) == DOEPCTL_EPTYP_ISO) &&
 800517c:	2b00      	cmp	r3, #0
 800517e:	da22      	bge.n	80051c6 <otg_isoc_out_failed_handler+0x82>
      otgp->oe[ep].DOEPCTL |= (DOEPCTL_EPDIS | DOEPCTL_SNAK);
      while (otgp->oe[ep].DOEPCTL & DOEPCTL_EPENA)
        ;
#endif
      /* Prepare transfer for next frame.*/
      _usb_isr_invoke_out_cb(usbp, ep);
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	895b      	ldrh	r3, [r3, #10]
 8005184:	b21a      	sxth	r2, r3
 8005186:	7bfb      	ldrb	r3, [r7, #15]
 8005188:	2101      	movs	r1, #1
 800518a:	fa01 f303 	lsl.w	r3, r1, r3
 800518e:	b21b      	sxth	r3, r3
 8005190:	43db      	mvns	r3, r3
 8005192:	b21b      	sxth	r3, r3
 8005194:	4013      	ands	r3, r2
 8005196:	b21b      	sxth	r3, r3
 8005198:	b29a      	uxth	r2, r3
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	815a      	strh	r2, [r3, #10]
 800519e:	7bfb      	ldrb	r3, [r7, #15]
 80051a0:	687a      	ldr	r2, [r7, #4]
 80051a2:	3302      	adds	r3, #2
 80051a4:	009b      	lsls	r3, r3, #2
 80051a6:	4413      	add	r3, r2
 80051a8:	685b      	ldr	r3, [r3, #4]
 80051aa:	68db      	ldr	r3, [r3, #12]
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d00a      	beq.n	80051c6 <otg_isoc_out_failed_handler+0x82>
 80051b0:	7bfb      	ldrb	r3, [r7, #15]
 80051b2:	687a      	ldr	r2, [r7, #4]
 80051b4:	3302      	adds	r3, #2
 80051b6:	009b      	lsls	r3, r3, #2
 80051b8:	4413      	add	r3, r2
 80051ba:	685b      	ldr	r3, [r3, #4]
 80051bc:	68db      	ldr	r3, [r3, #12]
 80051be:	7bfa      	ldrb	r2, [r7, #15]
 80051c0:	4611      	mov	r1, r2
 80051c2:	6878      	ldr	r0, [r7, #4]
 80051c4:	4798      	blx	r3
  for (ep = 0; ep <= usbp->otgparams->num_endpoints; ep++) {
 80051c6:	7bfb      	ldrb	r3, [r7, #15]
 80051c8:	3301      	adds	r3, #1
 80051ca:	73fb      	strb	r3, [r7, #15]
 80051cc:	7bfa      	ldrb	r2, [r7, #15]
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80051d4:	689b      	ldr	r3, [r3, #8]
 80051d6:	429a      	cmp	r2, r3
 80051d8:	d9bf      	bls.n	800515a <otg_isoc_out_failed_handler+0x16>
    }
  }
}
 80051da:	bf00      	nop
 80051dc:	bf00      	nop
 80051de:	3710      	adds	r7, #16
 80051e0:	46bd      	mov	sp, r7
 80051e2:	bd80      	pop	{r7, pc}

080051e4 <usb_lld_serve_interrupt>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
static void usb_lld_serve_interrupt(USBDriver *usbp) {
 80051e4:	b580      	push	{r7, lr}
 80051e6:	b086      	sub	sp, #24
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	6078      	str	r0, [r7, #4]
  stm32_otg_t *otgp = usbp->otg;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051f2:	613b      	str	r3, [r7, #16]
  uint32_t sts, src;
  unsigned retry = 64U;
 80051f4:	2340      	movs	r3, #64	; 0x40
 80051f6:	617b      	str	r3, [r7, #20]

irq_retry:

  sts  = otgp->GINTSTS;
 80051f8:	693b      	ldr	r3, [r7, #16]
 80051fa:	695b      	ldr	r3, [r3, #20]
 80051fc:	60fb      	str	r3, [r7, #12]
  sts &= otgp->GINTMSK;
 80051fe:	693b      	ldr	r3, [r7, #16]
 8005200:	699b      	ldr	r3, [r3, #24]
 8005202:	68fa      	ldr	r2, [r7, #12]
 8005204:	4013      	ands	r3, r2
 8005206:	60fb      	str	r3, [r7, #12]
  otgp->GINTSTS = sts;
 8005208:	693b      	ldr	r3, [r7, #16]
 800520a:	68fa      	ldr	r2, [r7, #12]
 800520c:	615a      	str	r2, [r3, #20]

  /* Reset interrupt handling.*/
  if (sts & GINTSTS_USBRST) {
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005214:	2b00      	cmp	r3, #0
 8005216:	d003      	beq.n	8005220 <usb_lld_serve_interrupt+0x3c>
    /* Default reset action.*/
    _usb_reset(usbp);
 8005218:	6878      	ldr	r0, [r7, #4]
 800521a:	f7fd f8d0 	bl	80023be <_usb_reset>

    /* Preventing execution of more handlers, the core has been reset.*/
    return;
 800521e:	e147      	b.n	80054b0 <usb_lld_serve_interrupt+0x2cc>
  }

  /* Wake-up handling.*/
  if (sts & GINTSTS_WKUPINT) {
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	2b00      	cmp	r3, #0
 8005224:	da1c      	bge.n	8005260 <usb_lld_serve_interrupt+0x7c>
    /* If clocks are gated off, turn them back on (may be the case if
       coming out of suspend mode).*/
    if (otgp->PCGCCTL & (PCGCCTL_STPPCLK | PCGCCTL_GATEHCLK)) {
 8005226:	693b      	ldr	r3, [r7, #16]
 8005228:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 800522c:	f003 0303 	and.w	r3, r3, #3
 8005230:	2b00      	cmp	r3, #0
 8005232:	d007      	beq.n	8005244 <usb_lld_serve_interrupt+0x60>
      /* Set to zero to un-gate the USB core clocks.*/
      otgp->PCGCCTL &= ~(PCGCCTL_STPPCLK | PCGCCTL_GATEHCLK);
 8005234:	693b      	ldr	r3, [r7, #16]
 8005236:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 800523a:	f023 0203 	bic.w	r2, r3, #3
 800523e:	693b      	ldr	r3, [r7, #16]
 8005240:	f8c3 2e00 	str.w	r2, [r3, #3584]	; 0xe00
    }

    /* Re-enable endpoint IRQs if they have been disabled by suspend before.*/
    otg_enable_ep(usbp);
 8005244:	6878      	ldr	r0, [r7, #4]
 8005246:	f7ff fbb1 	bl	80049ac <otg_enable_ep>

    /* Clear the Remote Wake-up Signaling.*/
    otgp->DCTL &= ~DCTL_RWUSIG;
 800524a:	693b      	ldr	r3, [r7, #16]
 800524c:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 8005250:	f023 0201 	bic.w	r2, r3, #1
 8005254:	693b      	ldr	r3, [r7, #16]
 8005256:	f8c3 2804 	str.w	r2, [r3, #2052]	; 0x804

    _usb_wakeup(usbp);
 800525a:	6878      	ldr	r0, [r7, #4]
 800525c:	f7fd f913 	bl	8002486 <_usb_wakeup>
  }

  /* Suspend handling.*/
  if (sts & GINTSTS_USBSUSP) {
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005266:	2b00      	cmp	r3, #0
 8005268:	d005      	beq.n	8005276 <usb_lld_serve_interrupt+0x92>
    /* Stopping all ongoing transfers.*/
    otg_disable_ep(usbp);
 800526a:	6878      	ldr	r0, [r7, #4]
 800526c:	f7ff fb41 	bl	80048f2 <otg_disable_ep>

    /* Default suspend action.*/
    _usb_suspend(usbp);
 8005270:	6878      	ldr	r0, [r7, #4]
 8005272:	f7fd f8e3 	bl	800243c <_usb_suspend>
  }

  /* Enumeration done.*/
  if (sts & GINTSTS_ENUMDNE) {
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800527c:	2b00      	cmp	r3, #0
 800527e:	d017      	beq.n	80052b0 <usb_lld_serve_interrupt+0xcc>
    /* Full or High speed timing selection.*/
    if ((otgp->DSTS & DSTS_ENUMSPD_MASK) == DSTS_ENUMSPD_HS_480) {
 8005280:	693b      	ldr	r3, [r7, #16]
 8005282:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 8005286:	f003 0306 	and.w	r3, r3, #6
 800528a:	2b00      	cmp	r3, #0
 800528c:	d108      	bne.n	80052a0 <usb_lld_serve_interrupt+0xbc>
      otgp->GUSBCFG = (otgp->GUSBCFG & ~(GUSBCFG_TRDT_MASK)) |
 800528e:	693b      	ldr	r3, [r7, #16]
 8005290:	68db      	ldr	r3, [r3, #12]
 8005292:	f423 5370 	bic.w	r3, r3, #15360	; 0x3c00
 8005296:	f443 5210 	orr.w	r2, r3, #9216	; 0x2400
 800529a:	693b      	ldr	r3, [r7, #16]
 800529c:	60da      	str	r2, [r3, #12]
 800529e:	e007      	b.n	80052b0 <usb_lld_serve_interrupt+0xcc>
                      GUSBCFG_TRDT(TRDT_VALUE_HS);
    }
    else {
      otgp->GUSBCFG = (otgp->GUSBCFG & ~(GUSBCFG_TRDT_MASK)) |
 80052a0:	693b      	ldr	r3, [r7, #16]
 80052a2:	68db      	ldr	r3, [r3, #12]
 80052a4:	f423 5370 	bic.w	r3, r3, #15360	; 0x3c00
 80052a8:	f443 52a0 	orr.w	r2, r3, #5120	; 0x1400
 80052ac:	693b      	ldr	r3, [r7, #16]
 80052ae:	60da      	str	r2, [r3, #12]
                      GUSBCFG_TRDT(TRDT_VALUE_FS);
    }
  }

  /* SOF interrupt handling.*/
  if (sts & GINTSTS_SOF) {
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	f003 0308 	and.w	r3, r3, #8
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d026      	beq.n	8005308 <usb_lld_serve_interrupt+0x124>
    /* SOF interrupt was used to detect resume of the USB bus after issuing a
       remote wake up of the host, therefore we disable it again.*/
    if (usbp->config->sof_cb == NULL) {
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	685b      	ldr	r3, [r3, #4]
 80052be:	68db      	ldr	r3, [r3, #12]
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d105      	bne.n	80052d0 <usb_lld_serve_interrupt+0xec>
      otgp->GINTMSK &= ~GINTMSK_SOFM;
 80052c4:	693b      	ldr	r3, [r7, #16]
 80052c6:	699b      	ldr	r3, [r3, #24]
 80052c8:	f023 0208 	bic.w	r2, r3, #8
 80052cc:	693b      	ldr	r3, [r7, #16]
 80052ce:	619a      	str	r2, [r3, #24]
    }
    if (usbp->state == USB_SUSPENDED) {
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	781b      	ldrb	r3, [r3, #0]
 80052d4:	2b05      	cmp	r3, #5
 80052d6:	d10a      	bne.n	80052ee <usb_lld_serve_interrupt+0x10a>
      /* Set to zero to un-gate the USB core clocks.*/
      otgp->PCGCCTL &= ~(PCGCCTL_STPPCLK | PCGCCTL_GATEHCLK);
 80052d8:	693b      	ldr	r3, [r7, #16]
 80052da:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80052de:	f023 0203 	bic.w	r2, r3, #3
 80052e2:	693b      	ldr	r3, [r7, #16]
 80052e4:	f8c3 2e00 	str.w	r2, [r3, #3584]	; 0xe00
      _usb_wakeup(usbp);
 80052e8:	6878      	ldr	r0, [r7, #4]
 80052ea:	f7fd f8cc 	bl	8002486 <_usb_wakeup>
    }

    /* Re-enable endpoint irqs if they have been disabled by suspend before.*/
    otg_enable_ep(usbp);
 80052ee:	6878      	ldr	r0, [r7, #4]
 80052f0:	f7ff fb5c 	bl	80049ac <otg_enable_ep>

    _usb_isr_invoke_sof_cb(usbp);
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	685b      	ldr	r3, [r3, #4]
 80052f8:	68db      	ldr	r3, [r3, #12]
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d004      	beq.n	8005308 <usb_lld_serve_interrupt+0x124>
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	685b      	ldr	r3, [r3, #4]
 8005302:	68db      	ldr	r3, [r3, #12]
 8005304:	6878      	ldr	r0, [r7, #4]
 8005306:	4798      	blx	r3
  }

  /* Isochronous IN failed handling */
  if (sts & GINTSTS_IISOIXFR) {
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800530e:	2b00      	cmp	r3, #0
 8005310:	d002      	beq.n	8005318 <usb_lld_serve_interrupt+0x134>
    otg_isoc_in_failed_handler(usbp);
 8005312:	6878      	ldr	r0, [r7, #4]
 8005314:	f7ff feaa 	bl	800506c <otg_isoc_in_failed_handler>
  }

  /* Isochronous OUT failed handling */
  if (sts & GINTSTS_IISOOXFR) {
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800531e:	2b00      	cmp	r3, #0
 8005320:	d002      	beq.n	8005328 <usb_lld_serve_interrupt+0x144>
    otg_isoc_out_failed_handler(usbp);
 8005322:	6878      	ldr	r0, [r7, #4]
 8005324:	f7ff ff0e 	bl	8005144 <otg_isoc_out_failed_handler>
  }

  /* IN/OUT endpoints event handling.*/
  src = otgp->DAINT;
 8005328:	693b      	ldr	r3, [r7, #16]
 800532a:	f8d3 3818 	ldr.w	r3, [r3, #2072]	; 0x818
 800532e:	60bb      	str	r3, [r7, #8]
  if (sts & GINTSTS_OEPINT) {
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005336:	2b00      	cmp	r3, #0
 8005338:	d050      	beq.n	80053dc <usb_lld_serve_interrupt+0x1f8>
    if (src & (1 << 16))
 800533a:	68bb      	ldr	r3, [r7, #8]
 800533c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005340:	2b00      	cmp	r3, #0
 8005342:	d003      	beq.n	800534c <usb_lld_serve_interrupt+0x168>
      otg_epout_handler(usbp, 0);
 8005344:	2100      	movs	r1, #0
 8005346:	6878      	ldr	r0, [r7, #4]
 8005348:	f7ff fdf8 	bl	8004f3c <otg_epout_handler>
    if (src & (1 << 17))
 800534c:	68bb      	ldr	r3, [r7, #8]
 800534e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005352:	2b00      	cmp	r3, #0
 8005354:	d003      	beq.n	800535e <usb_lld_serve_interrupt+0x17a>
      otg_epout_handler(usbp, 1);
 8005356:	2101      	movs	r1, #1
 8005358:	6878      	ldr	r0, [r7, #4]
 800535a:	f7ff fdef 	bl	8004f3c <otg_epout_handler>
    if (src & (1 << 18))
 800535e:	68bb      	ldr	r3, [r7, #8]
 8005360:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005364:	2b00      	cmp	r3, #0
 8005366:	d003      	beq.n	8005370 <usb_lld_serve_interrupt+0x18c>
      otg_epout_handler(usbp, 2);
 8005368:	2102      	movs	r1, #2
 800536a:	6878      	ldr	r0, [r7, #4]
 800536c:	f7ff fde6 	bl	8004f3c <otg_epout_handler>
    if (src & (1 << 19))
 8005370:	68bb      	ldr	r3, [r7, #8]
 8005372:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005376:	2b00      	cmp	r3, #0
 8005378:	d003      	beq.n	8005382 <usb_lld_serve_interrupt+0x19e>
      otg_epout_handler(usbp, 3);
 800537a:	2103      	movs	r1, #3
 800537c:	6878      	ldr	r0, [r7, #4]
 800537e:	f7ff fddd 	bl	8004f3c <otg_epout_handler>
#if USB_MAX_ENDPOINTS >= 4
    if (src & (1 << 20))
 8005382:	68bb      	ldr	r3, [r7, #8]
 8005384:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005388:	2b00      	cmp	r3, #0
 800538a:	d003      	beq.n	8005394 <usb_lld_serve_interrupt+0x1b0>
      otg_epout_handler(usbp, 4);
 800538c:	2104      	movs	r1, #4
 800538e:	6878      	ldr	r0, [r7, #4]
 8005390:	f7ff fdd4 	bl	8004f3c <otg_epout_handler>
#endif
#if USB_MAX_ENDPOINTS >= 5
    if (src & (1 << 21))
 8005394:	68bb      	ldr	r3, [r7, #8]
 8005396:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800539a:	2b00      	cmp	r3, #0
 800539c:	d003      	beq.n	80053a6 <usb_lld_serve_interrupt+0x1c2>
      otg_epout_handler(usbp, 5);
 800539e:	2105      	movs	r1, #5
 80053a0:	6878      	ldr	r0, [r7, #4]
 80053a2:	f7ff fdcb 	bl	8004f3c <otg_epout_handler>
#endif
#if USB_MAX_ENDPOINTS >= 6
    if (src & (1 << 22))
 80053a6:	68bb      	ldr	r3, [r7, #8]
 80053a8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d003      	beq.n	80053b8 <usb_lld_serve_interrupt+0x1d4>
      otg_epout_handler(usbp, 6);
 80053b0:	2106      	movs	r1, #6
 80053b2:	6878      	ldr	r0, [r7, #4]
 80053b4:	f7ff fdc2 	bl	8004f3c <otg_epout_handler>
#endif
#if USB_MAX_ENDPOINTS >= 7
    if (src & (1 << 23))
 80053b8:	68bb      	ldr	r3, [r7, #8]
 80053ba:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d003      	beq.n	80053ca <usb_lld_serve_interrupt+0x1e6>
      otg_epout_handler(usbp, 7);
 80053c2:	2107      	movs	r1, #7
 80053c4:	6878      	ldr	r0, [r7, #4]
 80053c6:	f7ff fdb9 	bl	8004f3c <otg_epout_handler>
#endif
#if USB_MAX_ENDPOINTS >= 8
    if (src & (1 << 24))
 80053ca:	68bb      	ldr	r3, [r7, #8]
 80053cc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d003      	beq.n	80053dc <usb_lld_serve_interrupt+0x1f8>
      otg_epout_handler(usbp, 8);
 80053d4:	2108      	movs	r1, #8
 80053d6:	6878      	ldr	r0, [r7, #4]
 80053d8:	f7ff fdb0 	bl	8004f3c <otg_epout_handler>
#endif
  }
  if (sts & GINTSTS_IEPINT) {
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d050      	beq.n	8005488 <usb_lld_serve_interrupt+0x2a4>
    if (src & (1 << 0))
 80053e6:	68bb      	ldr	r3, [r7, #8]
 80053e8:	f003 0301 	and.w	r3, r3, #1
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d003      	beq.n	80053f8 <usb_lld_serve_interrupt+0x214>
      otg_epin_handler(usbp, 0);
 80053f0:	2100      	movs	r1, #0
 80053f2:	6878      	ldr	r0, [r7, #4]
 80053f4:	f7ff fd1f 	bl	8004e36 <otg_epin_handler>
    if (src & (1 << 1))
 80053f8:	68bb      	ldr	r3, [r7, #8]
 80053fa:	f003 0302 	and.w	r3, r3, #2
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d003      	beq.n	800540a <usb_lld_serve_interrupt+0x226>
      otg_epin_handler(usbp, 1);
 8005402:	2101      	movs	r1, #1
 8005404:	6878      	ldr	r0, [r7, #4]
 8005406:	f7ff fd16 	bl	8004e36 <otg_epin_handler>
    if (src & (1 << 2))
 800540a:	68bb      	ldr	r3, [r7, #8]
 800540c:	f003 0304 	and.w	r3, r3, #4
 8005410:	2b00      	cmp	r3, #0
 8005412:	d003      	beq.n	800541c <usb_lld_serve_interrupt+0x238>
      otg_epin_handler(usbp, 2);
 8005414:	2102      	movs	r1, #2
 8005416:	6878      	ldr	r0, [r7, #4]
 8005418:	f7ff fd0d 	bl	8004e36 <otg_epin_handler>
    if (src & (1 << 3))
 800541c:	68bb      	ldr	r3, [r7, #8]
 800541e:	f003 0308 	and.w	r3, r3, #8
 8005422:	2b00      	cmp	r3, #0
 8005424:	d003      	beq.n	800542e <usb_lld_serve_interrupt+0x24a>
      otg_epin_handler(usbp, 3);
 8005426:	2103      	movs	r1, #3
 8005428:	6878      	ldr	r0, [r7, #4]
 800542a:	f7ff fd04 	bl	8004e36 <otg_epin_handler>
#if USB_MAX_ENDPOINTS >= 4
    if (src & (1 << 4))
 800542e:	68bb      	ldr	r3, [r7, #8]
 8005430:	f003 0310 	and.w	r3, r3, #16
 8005434:	2b00      	cmp	r3, #0
 8005436:	d003      	beq.n	8005440 <usb_lld_serve_interrupt+0x25c>
      otg_epin_handler(usbp, 4);
 8005438:	2104      	movs	r1, #4
 800543a:	6878      	ldr	r0, [r7, #4]
 800543c:	f7ff fcfb 	bl	8004e36 <otg_epin_handler>
#endif
#if USB_MAX_ENDPOINTS >= 5
    if (src & (1 << 5))
 8005440:	68bb      	ldr	r3, [r7, #8]
 8005442:	f003 0320 	and.w	r3, r3, #32
 8005446:	2b00      	cmp	r3, #0
 8005448:	d003      	beq.n	8005452 <usb_lld_serve_interrupt+0x26e>
      otg_epin_handler(usbp, 5);
 800544a:	2105      	movs	r1, #5
 800544c:	6878      	ldr	r0, [r7, #4]
 800544e:	f7ff fcf2 	bl	8004e36 <otg_epin_handler>
#endif
#if USB_MAX_ENDPOINTS >= 6
    if (src & (1 << 6))
 8005452:	68bb      	ldr	r3, [r7, #8]
 8005454:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005458:	2b00      	cmp	r3, #0
 800545a:	d003      	beq.n	8005464 <usb_lld_serve_interrupt+0x280>
      otg_epin_handler(usbp, 6);
 800545c:	2106      	movs	r1, #6
 800545e:	6878      	ldr	r0, [r7, #4]
 8005460:	f7ff fce9 	bl	8004e36 <otg_epin_handler>
#endif
#if USB_MAX_ENDPOINTS >= 7
    if (src & (1 << 7))
 8005464:	68bb      	ldr	r3, [r7, #8]
 8005466:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800546a:	2b00      	cmp	r3, #0
 800546c:	d003      	beq.n	8005476 <usb_lld_serve_interrupt+0x292>
      otg_epin_handler(usbp, 7);
 800546e:	2107      	movs	r1, #7
 8005470:	6878      	ldr	r0, [r7, #4]
 8005472:	f7ff fce0 	bl	8004e36 <otg_epin_handler>
#endif
#if USB_MAX_ENDPOINTS >= 8
    if (src & (1 << 8))
 8005476:	68bb      	ldr	r3, [r7, #8]
 8005478:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800547c:	2b00      	cmp	r3, #0
 800547e:	d003      	beq.n	8005488 <usb_lld_serve_interrupt+0x2a4>
      otg_epin_handler(usbp, 8);
 8005480:	2108      	movs	r1, #8
 8005482:	6878      	ldr	r0, [r7, #4]
 8005484:	f7ff fcd7 	bl	8004e36 <otg_epin_handler>
#endif
  }

  /* Performing the whole FIFO emptying in the ISR, it is advised to keep
     this IRQ at a very low priority level.*/
  if ((sts & GINTSTS_RXFLVL) != 0U) {
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	f003 0310 	and.w	r3, r3, #16
 800548e:	2b00      	cmp	r3, #0
 8005490:	d002      	beq.n	8005498 <usb_lld_serve_interrupt+0x2b4>
    otg_rxfifo_handler(usbp);
 8005492:	6878      	ldr	r0, [r7, #4]
 8005494:	f7ff fb73 	bl	8004b7e <otg_rxfifo_handler>
  }

  if ((sts & IRQ_RETRY_MASK) && (--retry > 0U))
 8005498:	68fa      	ldr	r2, [r7, #12]
 800549a:	4b07      	ldr	r3, [pc, #28]	; (80054b8 <usb_lld_serve_interrupt+0x2d4>)
 800549c:	4013      	ands	r3, r2
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d006      	beq.n	80054b0 <usb_lld_serve_interrupt+0x2cc>
 80054a2:	697b      	ldr	r3, [r7, #20]
 80054a4:	3b01      	subs	r3, #1
 80054a6:	617b      	str	r3, [r7, #20]
 80054a8:	697b      	ldr	r3, [r7, #20]
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d000      	beq.n	80054b0 <usb_lld_serve_interrupt+0x2cc>
    goto irq_retry;
 80054ae:	e6a3      	b.n	80051f8 <usb_lld_serve_interrupt+0x14>
}
 80054b0:	3718      	adds	r7, #24
 80054b2:	46bd      	mov	sp, r7
 80054b4:	bd80      	pop	{r7, pc}
 80054b6:	bf00      	nop
 80054b8:	04000030 	.word	0x04000030

080054bc <Vector1D4>:
/**
 * @brief   OTG1 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_OTG1_HANDLER) {
 80054bc:	b580      	push	{r7, lr}
 80054be:	af00      	add	r7, sp, #0

  OSAL_IRQ_PROLOGUE();
 80054c0:	4806      	ldr	r0, [pc, #24]	; (80054dc <Vector1D4+0x20>)
 80054c2:	f001 fbf9 	bl	8006cb8 <__trace_isr_enter>

  usb_lld_serve_interrupt(&USBD1);
 80054c6:	4806      	ldr	r0, [pc, #24]	; (80054e0 <Vector1D4+0x24>)
 80054c8:	f7ff fe8c 	bl	80051e4 <usb_lld_serve_interrupt>

  OSAL_IRQ_EPILOGUE();
 80054cc:	4803      	ldr	r0, [pc, #12]	; (80054dc <Vector1D4+0x20>)
 80054ce:	f001 fc2d 	bl	8006d2c <__trace_isr_leave>
 80054d2:	f002 ff35 	bl	8008340 <__port_irq_epilogue>
}
 80054d6:	bf00      	nop
 80054d8:	bd80      	pop	{r7, pc}
 80054da:	bf00      	nop
 80054dc:	0800f140 	.word	0x0800f140
 80054e0:	240007f0 	.word	0x240007f0

080054e4 <usb_lld_init>:
/**
 * @brief   Low level USB driver initialization.
 *
 * @notapi
 */
void usb_lld_init(void) {
 80054e4:	b580      	push	{r7, lr}
 80054e6:	af00      	add	r7, sp, #0

  /* Driver initialization.*/
#if STM32_USB_USE_OTG1
  usbObjectInit(&USBD1);
 80054e8:	4806      	ldr	r0, [pc, #24]	; (8005504 <usb_lld_init+0x20>)
 80054ea:	f7fc febb 	bl	8002264 <usbObjectInit>
  USBD1.otg       = OTG_FS;
 80054ee:	4b05      	ldr	r3, [pc, #20]	; (8005504 <usb_lld_init+0x20>)
 80054f0:	4a05      	ldr	r2, [pc, #20]	; (8005508 <usb_lld_init+0x24>)
 80054f2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  USBD1.otgparams = &fsparams;
 80054f6:	4b03      	ldr	r3, [pc, #12]	; (8005504 <usb_lld_init+0x20>)
 80054f8:	4a04      	ldr	r2, [pc, #16]	; (800550c <usb_lld_init+0x28>)
 80054fa:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
#if STM32_USB_USE_OTG2
  usbObjectInit(&USBD2);
  USBD2.otg       = OTG_HS;
  USBD2.otgparams = &hsparams;
#endif
}
 80054fe:	bf00      	nop
 8005500:	bd80      	pop	{r7, pc}
 8005502:	bf00      	nop
 8005504:	240007f0 	.word	0x240007f0
 8005508:	40080000 	.word	0x40080000
 800550c:	0800f134 	.word	0x0800f134

08005510 <usb_lld_reset>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void usb_lld_reset(USBDriver *usbp) {
 8005510:	b590      	push	{r4, r7, lr}
 8005512:	b085      	sub	sp, #20
 8005514:	af00      	add	r7, sp, #0
 8005516:	6078      	str	r0, [r7, #4]
  unsigned i;
  stm32_otg_t *otgp = usbp->otg;
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800551e:	60bb      	str	r3, [r7, #8]

  /* Flush the Tx FIFO.*/
  otg_txfifo_flush(usbp, 0);
 8005520:	2100      	movs	r1, #0
 8005522:	6878      	ldr	r0, [r7, #4]
 8005524:	f7ff fa9f 	bl	8004a66 <otg_txfifo_flush>

  /* Endpoint interrupts all disabled and cleared.*/
  otgp->DIEPEMPMSK = 0;
 8005528:	68bb      	ldr	r3, [r7, #8]
 800552a:	2200      	movs	r2, #0
 800552c:	f8c3 2834 	str.w	r2, [r3, #2100]	; 0x834
  otgp->DAINTMSK   = DAINTMSK_OEPM(0) | DAINTMSK_IEPM(0);
 8005530:	68bb      	ldr	r3, [r7, #8]
 8005532:	f04f 1201 	mov.w	r2, #65537	; 0x10001
 8005536:	f8c3 281c 	str.w	r2, [r3, #2076]	; 0x81c

  /* All endpoints in NAK mode, interrupts cleared.*/
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 800553a:	2300      	movs	r3, #0
 800553c:	60fb      	str	r3, [r7, #12]
 800553e:	e024      	b.n	800558a <usb_lld_reset+0x7a>
    otgp->ie[i].DIEPCTL = DIEPCTL_SNAK;
 8005540:	68ba      	ldr	r2, [r7, #8]
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	3348      	adds	r3, #72	; 0x48
 8005546:	015b      	lsls	r3, r3, #5
 8005548:	4413      	add	r3, r2
 800554a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800554e:	601a      	str	r2, [r3, #0]
    otgp->oe[i].DOEPCTL = DOEPCTL_SNAK;
 8005550:	68ba      	ldr	r2, [r7, #8]
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	3358      	adds	r3, #88	; 0x58
 8005556:	015b      	lsls	r3, r3, #5
 8005558:	4413      	add	r3, r2
 800555a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800555e:	601a      	str	r2, [r3, #0]
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 8005560:	68ba      	ldr	r2, [r7, #8]
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	015b      	lsls	r3, r3, #5
 8005566:	4413      	add	r3, r2
 8005568:	f603 1308 	addw	r3, r3, #2312	; 0x908
 800556c:	f04f 32ff 	mov.w	r2, #4294967295
 8005570:	601a      	str	r2, [r3, #0]
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 8005572:	68ba      	ldr	r2, [r7, #8]
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	015b      	lsls	r3, r3, #5
 8005578:	4413      	add	r3, r2
 800557a:	f603 3308 	addw	r3, r3, #2824	; 0xb08
 800557e:	f04f 32ff 	mov.w	r2, #4294967295
 8005582:	601a      	str	r2, [r3, #0]
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	3301      	adds	r3, #1
 8005588:	60fb      	str	r3, [r7, #12]
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005590:	689b      	ldr	r3, [r3, #8]
 8005592:	68fa      	ldr	r2, [r7, #12]
 8005594:	429a      	cmp	r2, r3
 8005596:	d9d3      	bls.n	8005540 <usb_lld_reset+0x30>
  }

  /* Resets the FIFO memory allocator.*/
  otg_ram_reset(usbp);
 8005598:	6878      	ldr	r0, [r7, #4]
 800559a:	f7ff fa81 	bl	8004aa0 <otg_ram_reset>

  /* Receive FIFO size initialization, the address is always zero.*/
  otgp->GRXFSIZ = usbp->otgparams->rx_fifo_size;
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80055a4:	681a      	ldr	r2, [r3, #0]
 80055a6:	68bb      	ldr	r3, [r7, #8]
 80055a8:	625a      	str	r2, [r3, #36]	; 0x24
  otg_rxfifo_flush(usbp);
 80055aa:	6878      	ldr	r0, [r7, #4]
 80055ac:	f7ff fa42 	bl	8004a34 <otg_rxfifo_flush>

  /* Resets the device address to zero.*/
  otgp->DCFG = (otgp->DCFG & ~DCFG_DAD_MASK) | DCFG_DAD(0) | BOARD_OTG2_ULPI_CHIRP_DELAY_MASK;
 80055b0:	68bb      	ldr	r3, [r7, #8]
 80055b2:	f8d3 3800 	ldr.w	r3, [r3, #2048]	; 0x800
 80055b6:	f423 62fe 	bic.w	r2, r3, #2032	; 0x7f0
 80055ba:	68bb      	ldr	r3, [r7, #8]
 80055bc:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800

  /* Enables also EP-related interrupt sources.*/
  otgp->GINTMSK  |= GINTMSK_RXFLVLM | GINTMSK_OEPM  | GINTMSK_IEPM;
 80055c0:	68bb      	ldr	r3, [r7, #8]
 80055c2:	699a      	ldr	r2, [r3, #24]
 80055c4:	4b1d      	ldr	r3, [pc, #116]	; (800563c <usb_lld_reset+0x12c>)
 80055c6:	4313      	orrs	r3, r2
 80055c8:	68ba      	ldr	r2, [r7, #8]
 80055ca:	6193      	str	r3, [r2, #24]
  otgp->DIEPMSK   = DIEPMSK_TOCM    | DIEPMSK_XFRCM;
 80055cc:	68bb      	ldr	r3, [r7, #8]
 80055ce:	2209      	movs	r2, #9
 80055d0:	f8c3 2810 	str.w	r2, [r3, #2064]	; 0x810
  otgp->DOEPMSK   = DOEPMSK_STUPM   | DOEPMSK_XFRCM;
 80055d4:	68bb      	ldr	r3, [r7, #8]
 80055d6:	2209      	movs	r2, #9
 80055d8:	f8c3 2814 	str.w	r2, [r3, #2068]	; 0x814

  /* EP0 initialization, it is a special case.*/
  usbp->epc[0] = &ep0config;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	4a18      	ldr	r2, [pc, #96]	; (8005640 <usb_lld_reset+0x130>)
 80055e0:	60da      	str	r2, [r3, #12]
  otgp->oe[0].DOEPTSIZ = DOEPTSIZ_STUPCNT(3);
 80055e2:	68bb      	ldr	r3, [r7, #8]
 80055e4:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 80055e8:	f8c3 2b10 	str.w	r2, [r3, #2832]	; 0xb10
  otgp->oe[0].DOEPCTL = DOEPCTL_SD0PID | DOEPCTL_USBAEP | DOEPCTL_EPTYP_CTRL |
                        DOEPCTL_MPSIZ(ep0config.out_maxsize);
 80055ec:	2340      	movs	r3, #64	; 0x40
 80055ee:	461a      	mov	r2, r3
  otgp->oe[0].DOEPCTL = DOEPCTL_SD0PID | DOEPCTL_USBAEP | DOEPCTL_EPTYP_CTRL |
 80055f0:	4b14      	ldr	r3, [pc, #80]	; (8005644 <usb_lld_reset+0x134>)
 80055f2:	4313      	orrs	r3, r2
 80055f4:	68ba      	ldr	r2, [r7, #8]
 80055f6:	f8c2 3b00 	str.w	r3, [r2, #2816]	; 0xb00
  otgp->ie[0].DIEPTSIZ = 0;
 80055fa:	68bb      	ldr	r3, [r7, #8]
 80055fc:	2200      	movs	r2, #0
 80055fe:	f8c3 2910 	str.w	r2, [r3, #2320]	; 0x910
  otgp->ie[0].DIEPCTL = DIEPCTL_SD0PID | DIEPCTL_USBAEP | DIEPCTL_EPTYP_CTRL |
                        DIEPCTL_TXFNUM(0) | DIEPCTL_MPSIZ(ep0config.in_maxsize);
 8005602:	2340      	movs	r3, #64	; 0x40
 8005604:	461a      	mov	r2, r3
 8005606:	4b0f      	ldr	r3, [pc, #60]	; (8005644 <usb_lld_reset+0x134>)
 8005608:	4313      	orrs	r3, r2
  otgp->ie[0].DIEPCTL = DIEPCTL_SD0PID | DIEPCTL_USBAEP | DIEPCTL_EPTYP_CTRL |
 800560a:	68ba      	ldr	r2, [r7, #8]
 800560c:	f8c2 3900 	str.w	r3, [r2, #2304]	; 0x900
  otgp->DIEPTXF0 = DIEPTXF_INEPTXFD(ep0config.in_maxsize / 4) |
 8005610:	2340      	movs	r3, #64	; 0x40
 8005612:	089b      	lsrs	r3, r3, #2
 8005614:	b29b      	uxth	r3, r3
 8005616:	041b      	lsls	r3, r3, #16
 8005618:	461c      	mov	r4, r3
                   DIEPTXF_INEPTXSA(otg_ram_alloc(usbp,
 800561a:	2340      	movs	r3, #64	; 0x40
 800561c:	089b      	lsrs	r3, r3, #2
 800561e:	b29b      	uxth	r3, r3
 8005620:	4619      	mov	r1, r3
 8005622:	6878      	ldr	r0, [r7, #4]
 8005624:	f7ff fa4c 	bl	8004ac0 <otg_ram_alloc>
 8005628:	4603      	mov	r3, r0
  otgp->DIEPTXF0 = DIEPTXF_INEPTXFD(ep0config.in_maxsize / 4) |
 800562a:	ea44 0203 	orr.w	r2, r4, r3
 800562e:	68bb      	ldr	r3, [r7, #8]
 8005630:	629a      	str	r2, [r3, #40]	; 0x28
                                                  ep0config.in_maxsize / 4));
}
 8005632:	bf00      	nop
 8005634:	3714      	adds	r7, #20
 8005636:	46bd      	mov	sp, r7
 8005638:	bd90      	pop	{r4, r7, pc}
 800563a:	bf00      	nop
 800563c:	000c0010 	.word	0x000c0010
 8005640:	0800f110 	.word	0x0800f110
 8005644:	10008000 	.word	0x10008000

08005648 <usb_lld_set_address>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void usb_lld_set_address(USBDriver *usbp) {
 8005648:	b480      	push	{r7}
 800564a:	b085      	sub	sp, #20
 800564c:	af00      	add	r7, sp, #0
 800564e:	6078      	str	r0, [r7, #4]
  stm32_otg_t *otgp = usbp->otg;
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005656:	60fb      	str	r3, [r7, #12]

  otgp->DCFG = (otgp->DCFG & ~DCFG_DAD_MASK) | DCFG_DAD(usbp->address);
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	f8d3 3800 	ldr.w	r3, [r3, #2048]	; 0x800
 800565e:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8005662:	687a      	ldr	r2, [r7, #4]
 8005664:	f892 208a 	ldrb.w	r2, [r2, #138]	; 0x8a
 8005668:	0112      	lsls	r2, r2, #4
 800566a:	431a      	orrs	r2, r3
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
}
 8005672:	bf00      	nop
 8005674:	3714      	adds	r7, #20
 8005676:	46bd      	mov	sp, r7
 8005678:	bc80      	pop	{r7}
 800567a:	4770      	bx	lr

0800567c <usb_lld_disable_endpoints>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void usb_lld_disable_endpoints(USBDriver *usbp) {
 800567c:	b580      	push	{r7, lr}
 800567e:	b082      	sub	sp, #8
 8005680:	af00      	add	r7, sp, #0
 8005682:	6078      	str	r0, [r7, #4]

  /* Resets the FIFO memory allocator.*/
  otg_ram_reset(usbp);
 8005684:	6878      	ldr	r0, [r7, #4]
 8005686:	f7ff fa0b 	bl	8004aa0 <otg_ram_reset>

  /* Disabling all endpoints.*/
  otg_disable_ep(usbp);
 800568a:	6878      	ldr	r0, [r7, #4]
 800568c:	f7ff f931 	bl	80048f2 <otg_disable_ep>
}
 8005690:	bf00      	nop
 8005692:	3708      	adds	r7, #8
 8005694:	46bd      	mov	sp, r7
 8005696:	bd80      	pop	{r7, pc}

08005698 <usb_lld_get_status_out>:
 * @retval EP_STATUS_STALLED  The endpoint is stalled.
 * @retval EP_STATUS_ACTIVE   The endpoint is active.
 *
 * @notapi
 */
usbepstatus_t usb_lld_get_status_out(USBDriver *usbp, usbep_t ep) {
 8005698:	b480      	push	{r7}
 800569a:	b085      	sub	sp, #20
 800569c:	af00      	add	r7, sp, #0
 800569e:	6078      	str	r0, [r7, #4]
 80056a0:	460b      	mov	r3, r1
 80056a2:	70fb      	strb	r3, [r7, #3]
  uint32_t ctl;

  (void)usbp;

  ctl = usbp->otg->oe[ep].DOEPCTL;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80056aa:	78fb      	ldrb	r3, [r7, #3]
 80056ac:	3358      	adds	r3, #88	; 0x58
 80056ae:	015b      	lsls	r3, r3, #5
 80056b0:	4413      	add	r3, r2
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	60fb      	str	r3, [r7, #12]
  if (!(ctl & DOEPCTL_USBAEP))
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d101      	bne.n	80056c4 <usb_lld_get_status_out+0x2c>
    return EP_STATUS_DISABLED;
 80056c0:	2300      	movs	r3, #0
 80056c2:	e007      	b.n	80056d4 <usb_lld_get_status_out+0x3c>
  if (ctl & DOEPCTL_STALL)
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d001      	beq.n	80056d2 <usb_lld_get_status_out+0x3a>
    return EP_STATUS_STALLED;
 80056ce:	2301      	movs	r3, #1
 80056d0:	e000      	b.n	80056d4 <usb_lld_get_status_out+0x3c>
  return EP_STATUS_ACTIVE;
 80056d2:	2302      	movs	r3, #2
}
 80056d4:	4618      	mov	r0, r3
 80056d6:	3714      	adds	r7, #20
 80056d8:	46bd      	mov	sp, r7
 80056da:	bc80      	pop	{r7}
 80056dc:	4770      	bx	lr

080056de <usb_lld_get_status_in>:
 * @retval EP_STATUS_STALLED  The endpoint is stalled.
 * @retval EP_STATUS_ACTIVE   The endpoint is active.
 *
 * @notapi
 */
usbepstatus_t usb_lld_get_status_in(USBDriver *usbp, usbep_t ep) {
 80056de:	b480      	push	{r7}
 80056e0:	b085      	sub	sp, #20
 80056e2:	af00      	add	r7, sp, #0
 80056e4:	6078      	str	r0, [r7, #4]
 80056e6:	460b      	mov	r3, r1
 80056e8:	70fb      	strb	r3, [r7, #3]
  uint32_t ctl;

  (void)usbp;

  ctl = usbp->otg->ie[ep].DIEPCTL;
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80056f0:	78fb      	ldrb	r3, [r7, #3]
 80056f2:	3348      	adds	r3, #72	; 0x48
 80056f4:	015b      	lsls	r3, r3, #5
 80056f6:	4413      	add	r3, r2
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	60fb      	str	r3, [r7, #12]
  if (!(ctl & DIEPCTL_USBAEP))
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005702:	2b00      	cmp	r3, #0
 8005704:	d101      	bne.n	800570a <usb_lld_get_status_in+0x2c>
    return EP_STATUS_DISABLED;
 8005706:	2300      	movs	r3, #0
 8005708:	e007      	b.n	800571a <usb_lld_get_status_in+0x3c>
  if (ctl & DIEPCTL_STALL)
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005710:	2b00      	cmp	r3, #0
 8005712:	d001      	beq.n	8005718 <usb_lld_get_status_in+0x3a>
    return EP_STATUS_STALLED;
 8005714:	2301      	movs	r3, #1
 8005716:	e000      	b.n	800571a <usb_lld_get_status_in+0x3c>
  return EP_STATUS_ACTIVE;
 8005718:	2302      	movs	r3, #2
}
 800571a:	4618      	mov	r0, r3
 800571c:	3714      	adds	r7, #20
 800571e:	46bd      	mov	sp, r7
 8005720:	bc80      	pop	{r7}
 8005722:	4770      	bx	lr

08005724 <usb_lld_read_setup>:
 * @param[in] ep        endpoint number
 * @param[out] buf      buffer where to copy the packet data
 *
 * @notapi
 */
void usb_lld_read_setup(USBDriver *usbp, usbep_t ep, uint8_t *buf) {
 8005724:	b580      	push	{r7, lr}
 8005726:	b084      	sub	sp, #16
 8005728:	af00      	add	r7, sp, #0
 800572a:	60f8      	str	r0, [r7, #12]
 800572c:	460b      	mov	r3, r1
 800572e:	607a      	str	r2, [r7, #4]
 8005730:	72fb      	strb	r3, [r7, #11]

  memcpy(buf, usbp->epc[ep]->setup_buf, 8);
 8005732:	7afb      	ldrb	r3, [r7, #11]
 8005734:	68fa      	ldr	r2, [r7, #12]
 8005736:	3302      	adds	r3, #2
 8005738:	009b      	lsls	r3, r3, #2
 800573a:	4413      	add	r3, r2
 800573c:	685b      	ldr	r3, [r3, #4]
 800573e:	6a1b      	ldr	r3, [r3, #32]
 8005740:	2208      	movs	r2, #8
 8005742:	4619      	mov	r1, r3
 8005744:	6878      	ldr	r0, [r7, #4]
 8005746:	f7fa fe61 	bl	800040c <memcpy>
}
 800574a:	bf00      	nop
 800574c:	3710      	adds	r7, #16
 800574e:	46bd      	mov	sp, r7
 8005750:	bd80      	pop	{r7, pc}

08005752 <usb_lld_start_out>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_start_out(USBDriver *usbp, usbep_t ep) {
 8005752:	b480      	push	{r7}
 8005754:	b087      	sub	sp, #28
 8005756:	af00      	add	r7, sp, #0
 8005758:	6078      	str	r0, [r7, #4]
 800575a:	460b      	mov	r3, r1
 800575c:	70fb      	strb	r3, [r7, #3]
  uint32_t pcnt, rxsize;
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;
 800575e:	78fb      	ldrb	r3, [r7, #3]
 8005760:	687a      	ldr	r2, [r7, #4]
 8005762:	3302      	adds	r3, #2
 8005764:	009b      	lsls	r3, r3, #2
 8005766:	4413      	add	r3, r2
 8005768:	685b      	ldr	r3, [r3, #4]
 800576a:	699b      	ldr	r3, [r3, #24]
 800576c:	617b      	str	r3, [r7, #20]

  /* Transfer initialization.*/
  osp->totsize = osp->rxsize;
 800576e:	697b      	ldr	r3, [r7, #20]
 8005770:	681a      	ldr	r2, [r3, #0]
 8005772:	697b      	ldr	r3, [r7, #20]
 8005774:	60da      	str	r2, [r3, #12]
  if ((ep == 0) && (osp->rxsize > EP0_MAX_OUTSIZE))
 8005776:	78fb      	ldrb	r3, [r7, #3]
 8005778:	2b00      	cmp	r3, #0
 800577a:	d106      	bne.n	800578a <usb_lld_start_out+0x38>
 800577c:	697b      	ldr	r3, [r7, #20]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	2b40      	cmp	r3, #64	; 0x40
 8005782:	d902      	bls.n	800578a <usb_lld_start_out+0x38>
    osp->rxsize = EP0_MAX_OUTSIZE;
 8005784:	697b      	ldr	r3, [r7, #20]
 8005786:	2240      	movs	r2, #64	; 0x40
 8005788:	601a      	str	r2, [r3, #0]
  /* Transaction size is rounded to a multiple of packet size because the
     following requirement in the RM:
     "For OUT transfers, the transfer size field in the endpoint's transfer
     size register must be a multiple of the maximum packet size of the
     endpoint, adjusted to the Word boundary".*/
  pcnt   = (osp->rxsize + usbp->epc[ep]->out_maxsize - 1U) /
 800578a:	697b      	ldr	r3, [r7, #20]
 800578c:	681a      	ldr	r2, [r3, #0]
 800578e:	78fb      	ldrb	r3, [r7, #3]
 8005790:	6879      	ldr	r1, [r7, #4]
 8005792:	3302      	adds	r3, #2
 8005794:	009b      	lsls	r3, r3, #2
 8005796:	440b      	add	r3, r1
 8005798:	685b      	ldr	r3, [r3, #4]
 800579a:	8a5b      	ldrh	r3, [r3, #18]
 800579c:	4413      	add	r3, r2
 800579e:	1e5a      	subs	r2, r3, #1
           usbp->epc[ep]->out_maxsize;
 80057a0:	78fb      	ldrb	r3, [r7, #3]
 80057a2:	6879      	ldr	r1, [r7, #4]
 80057a4:	3302      	adds	r3, #2
 80057a6:	009b      	lsls	r3, r3, #2
 80057a8:	440b      	add	r3, r1
 80057aa:	685b      	ldr	r3, [r3, #4]
 80057ac:	8a5b      	ldrh	r3, [r3, #18]
  pcnt   = (osp->rxsize + usbp->epc[ep]->out_maxsize - 1U) /
 80057ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80057b2:	613b      	str	r3, [r7, #16]
  rxsize = (pcnt * usbp->epc[ep]->out_maxsize + 3U) & 0xFFFFFFFCU;
 80057b4:	78fb      	ldrb	r3, [r7, #3]
 80057b6:	687a      	ldr	r2, [r7, #4]
 80057b8:	3302      	adds	r3, #2
 80057ba:	009b      	lsls	r3, r3, #2
 80057bc:	4413      	add	r3, r2
 80057be:	685b      	ldr	r3, [r3, #4]
 80057c0:	8a5b      	ldrh	r3, [r3, #18]
 80057c2:	461a      	mov	r2, r3
 80057c4:	693b      	ldr	r3, [r7, #16]
 80057c6:	fb02 f303 	mul.w	r3, r2, r3
 80057ca:	3303      	adds	r3, #3
 80057cc:	f023 0303 	bic.w	r3, r3, #3
 80057d0:	60fb      	str	r3, [r7, #12]

  /* Setting up transaction parameters in DOEPTSIZ.*/
  usbp->otg->oe[ep].DOEPTSIZ = DOEPTSIZ_STUPCNT(3) | DOEPTSIZ_PKTCNT(pcnt) |
 80057d2:	693b      	ldr	r3, [r7, #16]
 80057d4:	04da      	lsls	r2, r3, #19
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	431a      	orrs	r2, r3
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 80057e0:	78fb      	ldrb	r3, [r7, #3]
 80057e2:	f042 42c0 	orr.w	r2, r2, #1610612736	; 0x60000000
 80057e6:	015b      	lsls	r3, r3, #5
 80057e8:	440b      	add	r3, r1
 80057ea:	f503 6331 	add.w	r3, r3, #2832	; 0xb10
 80057ee:	601a      	str	r2, [r3, #0]
                               DOEPTSIZ_XFRSIZ(rxsize);

  /* Special case of isochronous endpoint.*/
  if ((usbp->epc[ep]->ep_mode & USB_EP_MODE_TYPE) == USB_EP_MODE_TYPE_ISOC) {
 80057f0:	78fb      	ldrb	r3, [r7, #3]
 80057f2:	687a      	ldr	r2, [r7, #4]
 80057f4:	3302      	adds	r3, #2
 80057f6:	009b      	lsls	r3, r3, #2
 80057f8:	4413      	add	r3, r2
 80057fa:	685b      	ldr	r3, [r3, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	f003 0303 	and.w	r3, r3, #3
 8005802:	2b01      	cmp	r3, #1
 8005804:	d12d      	bne.n	8005862 <usb_lld_start_out+0x110>
    /* Odd/even bit toggling for isochronous endpoint.*/
    if (usbp->otg->DSTS & DSTS_FNSOF_ODD)
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800580c:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 8005810:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005814:	2b00      	cmp	r3, #0
 8005816:	d012      	beq.n	800583e <usb_lld_start_out+0xec>
      usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_SEVNFRM;
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800581e:	78fb      	ldrb	r3, [r7, #3]
 8005820:	3358      	adds	r3, #88	; 0x58
 8005822:	015b      	lsls	r3, r3, #5
 8005824:	4413      	add	r3, r2
 8005826:	681a      	ldr	r2, [r3, #0]
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 800582e:	78fb      	ldrb	r3, [r7, #3]
 8005830:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8005834:	3358      	adds	r3, #88	; 0x58
 8005836:	015b      	lsls	r3, r3, #5
 8005838:	440b      	add	r3, r1
 800583a:	601a      	str	r2, [r3, #0]
 800583c:	e011      	b.n	8005862 <usb_lld_start_out+0x110>
    else
      usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_SODDFRM;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8005844:	78fb      	ldrb	r3, [r7, #3]
 8005846:	3358      	adds	r3, #88	; 0x58
 8005848:	015b      	lsls	r3, r3, #5
 800584a:	4413      	add	r3, r2
 800584c:	681a      	ldr	r2, [r3, #0]
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8005854:	78fb      	ldrb	r3, [r7, #3]
 8005856:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 800585a:	3358      	adds	r3, #88	; 0x58
 800585c:	015b      	lsls	r3, r3, #5
 800585e:	440b      	add	r3, r1
 8005860:	601a      	str	r2, [r3, #0]
  }

  /* Starting operation.*/
  usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_EPENA | DOEPCTL_CNAK;
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8005868:	78fb      	ldrb	r3, [r7, #3]
 800586a:	3358      	adds	r3, #88	; 0x58
 800586c:	015b      	lsls	r3, r3, #5
 800586e:	4413      	add	r3, r2
 8005870:	681a      	ldr	r2, [r3, #0]
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8005878:	78fb      	ldrb	r3, [r7, #3]
 800587a:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 800587e:	3358      	adds	r3, #88	; 0x58
 8005880:	015b      	lsls	r3, r3, #5
 8005882:	440b      	add	r3, r1
 8005884:	601a      	str	r2, [r3, #0]
}
 8005886:	bf00      	nop
 8005888:	371c      	adds	r7, #28
 800588a:	46bd      	mov	sp, r7
 800588c:	bc80      	pop	{r7}
 800588e:	4770      	bx	lr

08005890 <usb_lld_start_in>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_start_in(USBDriver *usbp, usbep_t ep) {
 8005890:	b480      	push	{r7}
 8005892:	b085      	sub	sp, #20
 8005894:	af00      	add	r7, sp, #0
 8005896:	6078      	str	r0, [r7, #4]
 8005898:	460b      	mov	r3, r1
 800589a:	70fb      	strb	r3, [r7, #3]
  USBInEndpointState *isp = usbp->epc[ep]->in_state;
 800589c:	78fb      	ldrb	r3, [r7, #3]
 800589e:	687a      	ldr	r2, [r7, #4]
 80058a0:	3302      	adds	r3, #2
 80058a2:	009b      	lsls	r3, r3, #2
 80058a4:	4413      	add	r3, r2
 80058a6:	685b      	ldr	r3, [r3, #4]
 80058a8:	695b      	ldr	r3, [r3, #20]
 80058aa:	60fb      	str	r3, [r7, #12]

  /* Transfer initialization.*/
  isp->totsize = isp->txsize;
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	681a      	ldr	r2, [r3, #0]
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	60da      	str	r2, [r3, #12]
  if (isp->txsize == 0) {
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d10b      	bne.n	80058d4 <usb_lld_start_in+0x44>
    /* Special case, sending zero size packet.*/
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_PKTCNT(1) | DIEPTSIZ_XFRSIZ(0);
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80058c2:	78fb      	ldrb	r3, [r7, #3]
 80058c4:	015b      	lsls	r3, r3, #5
 80058c6:	4413      	add	r3, r2
 80058c8:	f503 6311 	add.w	r3, r3, #2320	; 0x910
 80058cc:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80058d0:	601a      	str	r2, [r3, #0]
 80058d2:	e02e      	b.n	8005932 <usb_lld_start_in+0xa2>
  }
  else {
    if ((ep == 0) && (isp->txsize > EP0_MAX_INSIZE))
 80058d4:	78fb      	ldrb	r3, [r7, #3]
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d106      	bne.n	80058e8 <usb_lld_start_in+0x58>
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	2b40      	cmp	r3, #64	; 0x40
 80058e0:	d902      	bls.n	80058e8 <usb_lld_start_in+0x58>
      isp->txsize = EP0_MAX_INSIZE;
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	2240      	movs	r2, #64	; 0x40
 80058e6:	601a      	str	r2, [r3, #0]

    /* Normal case.*/
    uint32_t pcnt = (isp->txsize + usbp->epc[ep]->in_maxsize - 1) /
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	681a      	ldr	r2, [r3, #0]
 80058ec:	78fb      	ldrb	r3, [r7, #3]
 80058ee:	6879      	ldr	r1, [r7, #4]
 80058f0:	3302      	adds	r3, #2
 80058f2:	009b      	lsls	r3, r3, #2
 80058f4:	440b      	add	r3, r1
 80058f6:	685b      	ldr	r3, [r3, #4]
 80058f8:	8a1b      	ldrh	r3, [r3, #16]
 80058fa:	4413      	add	r3, r2
 80058fc:	1e5a      	subs	r2, r3, #1
                    usbp->epc[ep]->in_maxsize;
 80058fe:	78fb      	ldrb	r3, [r7, #3]
 8005900:	6879      	ldr	r1, [r7, #4]
 8005902:	3302      	adds	r3, #2
 8005904:	009b      	lsls	r3, r3, #2
 8005906:	440b      	add	r3, r1
 8005908:	685b      	ldr	r3, [r3, #4]
 800590a:	8a1b      	ldrh	r3, [r3, #16]
    uint32_t pcnt = (isp->txsize + usbp->epc[ep]->in_maxsize - 1) /
 800590c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005910:	60bb      	str	r3, [r7, #8]
    /* CHTODO: Support more than one packet per frame for isochronous transfers.*/
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_MCNT(1) | DIEPTSIZ_PKTCNT(pcnt) |
 8005912:	68bb      	ldr	r3, [r7, #8]
 8005914:	04da      	lsls	r2, r3, #19
                                 DIEPTSIZ_XFRSIZ(isp->txsize);
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	681b      	ldr	r3, [r3, #0]
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_MCNT(1) | DIEPTSIZ_PKTCNT(pcnt) |
 800591a:	431a      	orrs	r2, r3
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8005922:	78fb      	ldrb	r3, [r7, #3]
 8005924:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8005928:	015b      	lsls	r3, r3, #5
 800592a:	440b      	add	r3, r1
 800592c:	f503 6311 	add.w	r3, r3, #2320	; 0x910
 8005930:	601a      	str	r2, [r3, #0]
  }

  /* Special case of isochronous endpoint.*/
  if ((usbp->epc[ep]->ep_mode & USB_EP_MODE_TYPE) == USB_EP_MODE_TYPE_ISOC) {
 8005932:	78fb      	ldrb	r3, [r7, #3]
 8005934:	687a      	ldr	r2, [r7, #4]
 8005936:	3302      	adds	r3, #2
 8005938:	009b      	lsls	r3, r3, #2
 800593a:	4413      	add	r3, r2
 800593c:	685b      	ldr	r3, [r3, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	f003 0303 	and.w	r3, r3, #3
 8005944:	2b01      	cmp	r3, #1
 8005946:	d12d      	bne.n	80059a4 <usb_lld_start_in+0x114>
    /* Odd/even bit toggling.*/
    if (usbp->otg->DSTS & DSTS_FNSOF_ODD)
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800594e:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 8005952:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005956:	2b00      	cmp	r3, #0
 8005958:	d012      	beq.n	8005980 <usb_lld_start_in+0xf0>
      usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_SEVNFRM;
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8005960:	78fb      	ldrb	r3, [r7, #3]
 8005962:	3348      	adds	r3, #72	; 0x48
 8005964:	015b      	lsls	r3, r3, #5
 8005966:	4413      	add	r3, r2
 8005968:	681a      	ldr	r2, [r3, #0]
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8005970:	78fb      	ldrb	r3, [r7, #3]
 8005972:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8005976:	3348      	adds	r3, #72	; 0x48
 8005978:	015b      	lsls	r3, r3, #5
 800597a:	440b      	add	r3, r1
 800597c:	601a      	str	r2, [r3, #0]
 800597e:	e011      	b.n	80059a4 <usb_lld_start_in+0x114>
    else
      usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_SODDFRM;
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8005986:	78fb      	ldrb	r3, [r7, #3]
 8005988:	3348      	adds	r3, #72	; 0x48
 800598a:	015b      	lsls	r3, r3, #5
 800598c:	4413      	add	r3, r2
 800598e:	681a      	ldr	r2, [r3, #0]
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8005996:	78fb      	ldrb	r3, [r7, #3]
 8005998:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 800599c:	3348      	adds	r3, #72	; 0x48
 800599e:	015b      	lsls	r3, r3, #5
 80059a0:	440b      	add	r3, r1
 80059a2:	601a      	str	r2, [r3, #0]
  }

  /* Starting operation.*/
  usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_EPENA | DIEPCTL_CNAK;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80059aa:	78fb      	ldrb	r3, [r7, #3]
 80059ac:	3348      	adds	r3, #72	; 0x48
 80059ae:	015b      	lsls	r3, r3, #5
 80059b0:	4413      	add	r3, r2
 80059b2:	681a      	ldr	r2, [r3, #0]
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 80059ba:	78fb      	ldrb	r3, [r7, #3]
 80059bc:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 80059c0:	3348      	adds	r3, #72	; 0x48
 80059c2:	015b      	lsls	r3, r3, #5
 80059c4:	440b      	add	r3, r1
 80059c6:	601a      	str	r2, [r3, #0]
  usbp->otg->DIEPEMPMSK |= DIEPEMPMSK_INEPTXFEM(ep);
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80059ce:	f8d3 1834 	ldr.w	r1, [r3, #2100]	; 0x834
 80059d2:	78fb      	ldrb	r3, [r7, #3]
 80059d4:	2201      	movs	r2, #1
 80059d6:	409a      	lsls	r2, r3
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80059de:	430a      	orrs	r2, r1
 80059e0:	f8c3 2834 	str.w	r2, [r3, #2100]	; 0x834
}
 80059e4:	bf00      	nop
 80059e6:	3714      	adds	r7, #20
 80059e8:	46bd      	mov	sp, r7
 80059ea:	bc80      	pop	{r7}
 80059ec:	4770      	bx	lr

080059ee <usb_lld_stall_out>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_stall_out(USBDriver *usbp, usbep_t ep) {
 80059ee:	b480      	push	{r7}
 80059f0:	b083      	sub	sp, #12
 80059f2:	af00      	add	r7, sp, #0
 80059f4:	6078      	str	r0, [r7, #4]
 80059f6:	460b      	mov	r3, r1
 80059f8:	70fb      	strb	r3, [r7, #3]

  usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_STALL;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8005a00:	78fb      	ldrb	r3, [r7, #3]
 8005a02:	3358      	adds	r3, #88	; 0x58
 8005a04:	015b      	lsls	r3, r3, #5
 8005a06:	4413      	add	r3, r2
 8005a08:	681a      	ldr	r2, [r3, #0]
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8005a10:	78fb      	ldrb	r3, [r7, #3]
 8005a12:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8005a16:	3358      	adds	r3, #88	; 0x58
 8005a18:	015b      	lsls	r3, r3, #5
 8005a1a:	440b      	add	r3, r1
 8005a1c:	601a      	str	r2, [r3, #0]
}
 8005a1e:	bf00      	nop
 8005a20:	370c      	adds	r7, #12
 8005a22:	46bd      	mov	sp, r7
 8005a24:	bc80      	pop	{r7}
 8005a26:	4770      	bx	lr

08005a28 <usb_lld_stall_in>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_stall_in(USBDriver *usbp, usbep_t ep) {
 8005a28:	b480      	push	{r7}
 8005a2a:	b083      	sub	sp, #12
 8005a2c:	af00      	add	r7, sp, #0
 8005a2e:	6078      	str	r0, [r7, #4]
 8005a30:	460b      	mov	r3, r1
 8005a32:	70fb      	strb	r3, [r7, #3]

  usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_STALL;
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8005a3a:	78fb      	ldrb	r3, [r7, #3]
 8005a3c:	3348      	adds	r3, #72	; 0x48
 8005a3e:	015b      	lsls	r3, r3, #5
 8005a40:	4413      	add	r3, r2
 8005a42:	681a      	ldr	r2, [r3, #0]
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8005a4a:	78fb      	ldrb	r3, [r7, #3]
 8005a4c:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8005a50:	3348      	adds	r3, #72	; 0x48
 8005a52:	015b      	lsls	r3, r3, #5
 8005a54:	440b      	add	r3, r1
 8005a56:	601a      	str	r2, [r3, #0]
}
 8005a58:	bf00      	nop
 8005a5a:	370c      	adds	r7, #12
 8005a5c:	46bd      	mov	sp, r7
 8005a5e:	bc80      	pop	{r7}
 8005a60:	4770      	bx	lr

08005a62 <usb_lld_clear_out>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_clear_out(USBDriver *usbp, usbep_t ep) {
 8005a62:	b480      	push	{r7}
 8005a64:	b083      	sub	sp, #12
 8005a66:	af00      	add	r7, sp, #0
 8005a68:	6078      	str	r0, [r7, #4]
 8005a6a:	460b      	mov	r3, r1
 8005a6c:	70fb      	strb	r3, [r7, #3]

  usbp->otg->oe[ep].DOEPCTL &= ~DOEPCTL_STALL;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8005a74:	78fb      	ldrb	r3, [r7, #3]
 8005a76:	3358      	adds	r3, #88	; 0x58
 8005a78:	015b      	lsls	r3, r3, #5
 8005a7a:	4413      	add	r3, r2
 8005a7c:	681a      	ldr	r2, [r3, #0]
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8005a84:	78fb      	ldrb	r3, [r7, #3]
 8005a86:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 8005a8a:	3358      	adds	r3, #88	; 0x58
 8005a8c:	015b      	lsls	r3, r3, #5
 8005a8e:	440b      	add	r3, r1
 8005a90:	601a      	str	r2, [r3, #0]
}
 8005a92:	bf00      	nop
 8005a94:	370c      	adds	r7, #12
 8005a96:	46bd      	mov	sp, r7
 8005a98:	bc80      	pop	{r7}
 8005a9a:	4770      	bx	lr

08005a9c <usb_lld_clear_in>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_clear_in(USBDriver *usbp, usbep_t ep) {
 8005a9c:	b480      	push	{r7}
 8005a9e:	b083      	sub	sp, #12
 8005aa0:	af00      	add	r7, sp, #0
 8005aa2:	6078      	str	r0, [r7, #4]
 8005aa4:	460b      	mov	r3, r1
 8005aa6:	70fb      	strb	r3, [r7, #3]

  usbp->otg->ie[ep].DIEPCTL &= ~DIEPCTL_STALL;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8005aae:	78fb      	ldrb	r3, [r7, #3]
 8005ab0:	3348      	adds	r3, #72	; 0x48
 8005ab2:	015b      	lsls	r3, r3, #5
 8005ab4:	4413      	add	r3, r2
 8005ab6:	681a      	ldr	r2, [r3, #0]
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8005abe:	78fb      	ldrb	r3, [r7, #3]
 8005ac0:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 8005ac4:	3348      	adds	r3, #72	; 0x48
 8005ac6:	015b      	lsls	r3, r3, #5
 8005ac8:	440b      	add	r3, r1
 8005aca:	601a      	str	r2, [r3, #0]
}
 8005acc:	bf00      	nop
 8005ace:	370c      	adds	r7, #12
 8005ad0:	46bd      	mov	sp, r7
 8005ad2:	bc80      	pop	{r7}
 8005ad4:	4770      	bx	lr

08005ad6 <chSysLockFromISR>:
static inline void chSysLockFromISR(void) {
 8005ad6:	b480      	push	{r7}
 8005ad8:	b083      	sub	sp, #12
 8005ada:	af00      	add	r7, sp, #0
 8005adc:	2330      	movs	r3, #48	; 0x30
 8005ade:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	f383 8811 	msr	BASEPRI, r3
}
 8005ae6:	bf00      	nop
}
 8005ae8:	bf00      	nop
}
 8005aea:	bf00      	nop
}
 8005aec:	bf00      	nop
 8005aee:	370c      	adds	r7, #12
 8005af0:	46bd      	mov	sp, r7
 8005af2:	bc80      	pop	{r7}
 8005af4:	4770      	bx	lr

08005af6 <chSysUnlockFromISR>:
static inline void chSysUnlockFromISR(void) {
 8005af6:	b480      	push	{r7}
 8005af8:	b083      	sub	sp, #12
 8005afa:	af00      	add	r7, sp, #0
 8005afc:	2300      	movs	r3, #0
 8005afe:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	f383 8811 	msr	BASEPRI, r3
}
 8005b06:	bf00      	nop
}
 8005b08:	bf00      	nop
}
 8005b0a:	bf00      	nop
}
 8005b0c:	bf00      	nop
 8005b0e:	370c      	adds	r7, #12
 8005b10:	46bd      	mov	sp, r7
 8005b12:	bc80      	pop	{r7}
 8005b14:	4770      	bx	lr

08005b16 <osalSysHalt>:
static inline void osalSysHalt(const char *reason) {
 8005b16:	b580      	push	{r7, lr}
 8005b18:	b082      	sub	sp, #8
 8005b1a:	af00      	add	r7, sp, #0
 8005b1c:	6078      	str	r0, [r7, #4]
  chSysHalt(reason);
 8005b1e:	6878      	ldr	r0, [r7, #4]
 8005b20:	f000 ff8e 	bl	8006a40 <chSysHalt>
}
 8005b24:	bf00      	nop
 8005b26:	3708      	adds	r7, #8
 8005b28:	46bd      	mov	sp, r7
 8005b2a:	bd80      	pop	{r7, pc}

08005b2c <osalSysLockFromISR>:
static inline void osalSysLockFromISR(void) {
 8005b2c:	b580      	push	{r7, lr}
 8005b2e:	af00      	add	r7, sp, #0
  chSysLockFromISR();
 8005b30:	f7ff ffd1 	bl	8005ad6 <chSysLockFromISR>
}
 8005b34:	bf00      	nop
 8005b36:	bd80      	pop	{r7, pc}

08005b38 <osalSysUnlockFromISR>:
static inline void osalSysUnlockFromISR(void) {
 8005b38:	b580      	push	{r7, lr}
 8005b3a:	af00      	add	r7, sp, #0
  chSysUnlockFromISR();
 8005b3c:	f7ff ffdb 	bl	8005af6 <chSysUnlockFromISR>
}
 8005b40:	bf00      	nop
 8005b42:	bd80      	pop	{r7, pc}

08005b44 <osalThreadResumeI>:
static inline void osalThreadResumeI(thread_reference_t *trp, msg_t msg) {
 8005b44:	b580      	push	{r7, lr}
 8005b46:	b082      	sub	sp, #8
 8005b48:	af00      	add	r7, sp, #0
 8005b4a:	6078      	str	r0, [r7, #4]
 8005b4c:	6039      	str	r1, [r7, #0]
  chThdResumeI(trp, msg);
 8005b4e:	6839      	ldr	r1, [r7, #0]
 8005b50:	6878      	ldr	r0, [r7, #4]
 8005b52:	f002 f8c9 	bl	8007ce8 <chThdResumeI>
}
 8005b56:	bf00      	nop
 8005b58:	3708      	adds	r7, #8
 8005b5a:	46bd      	mov	sp, r7
 8005b5c:	bd80      	pop	{r7, pc}
	...

08005b60 <__rccResetAPB1L>:
__STATIC_INLINE void __rccResetAPB1L(uint32_t mask) {
 8005b60:	b480      	push	{r7}
 8005b62:	b083      	sub	sp, #12
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	6078      	str	r0, [r7, #4]
  RCC->APB1LRSTR |= mask;
 8005b68:	4b0c      	ldr	r3, [pc, #48]	; (8005b9c <__rccResetAPB1L+0x3c>)
 8005b6a:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8005b6e:	490b      	ldr	r1, [pc, #44]	; (8005b9c <__rccResetAPB1L+0x3c>)
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	4313      	orrs	r3, r2
 8005b74:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  RCC->APB1LRSTR &= ~mask;
 8005b78:	4b08      	ldr	r3, [pc, #32]	; (8005b9c <__rccResetAPB1L+0x3c>)
 8005b7a:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	43db      	mvns	r3, r3
 8005b82:	4906      	ldr	r1, [pc, #24]	; (8005b9c <__rccResetAPB1L+0x3c>)
 8005b84:	4013      	ands	r3, r2
 8005b86:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  (void)RCC->APB1LRSTR;
 8005b8a:	4b04      	ldr	r3, [pc, #16]	; (8005b9c <__rccResetAPB1L+0x3c>)
 8005b8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
}
 8005b90:	bf00      	nop
 8005b92:	370c      	adds	r7, #12
 8005b94:	46bd      	mov	sp, r7
 8005b96:	bc80      	pop	{r7}
 8005b98:	4770      	bx	lr
 8005b9a:	bf00      	nop
 8005b9c:	58024400 	.word	0x58024400

08005ba0 <rccEnableAPB1L>:
__STATIC_INLINE void rccEnableAPB1L(uint32_t mask, bool lp) {
 8005ba0:	b480      	push	{r7}
 8005ba2:	b083      	sub	sp, #12
 8005ba4:	af00      	add	r7, sp, #0
 8005ba6:	6078      	str	r0, [r7, #4]
 8005ba8:	460b      	mov	r3, r1
 8005baa:	70fb      	strb	r3, [r7, #3]
  RCC_C1->APB1LENR |= mask;
 8005bac:	4b12      	ldr	r3, [pc, #72]	; (8005bf8 <rccEnableAPB1L+0x58>)
 8005bae:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8005bb2:	4911      	ldr	r1, [pc, #68]	; (8005bf8 <rccEnableAPB1L+0x58>)
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	4313      	orrs	r3, r2
 8005bb8:	f8c1 30e8 	str.w	r3, [r1, #232]	; 0xe8
  if (lp) {
 8005bbc:	78fb      	ldrb	r3, [r7, #3]
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d008      	beq.n	8005bd4 <rccEnableAPB1L+0x34>
    RCC_C1->APB1LLPENR |= mask;
 8005bc2:	4b0d      	ldr	r3, [pc, #52]	; (8005bf8 <rccEnableAPB1L+0x58>)
 8005bc4:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
 8005bc8:	490b      	ldr	r1, [pc, #44]	; (8005bf8 <rccEnableAPB1L+0x58>)
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	4313      	orrs	r3, r2
 8005bce:	f8c1 3110 	str.w	r3, [r1, #272]	; 0x110
 8005bd2:	e008      	b.n	8005be6 <rccEnableAPB1L+0x46>
    RCC_C1->APB1LLPENR &= ~mask;
 8005bd4:	4b08      	ldr	r3, [pc, #32]	; (8005bf8 <rccEnableAPB1L+0x58>)
 8005bd6:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	43db      	mvns	r3, r3
 8005bde:	4906      	ldr	r1, [pc, #24]	; (8005bf8 <rccEnableAPB1L+0x58>)
 8005be0:	4013      	ands	r3, r2
 8005be2:	f8c1 3110 	str.w	r3, [r1, #272]	; 0x110
  (void)RCC_C1->APB1LLPENR;
 8005be6:	4b04      	ldr	r3, [pc, #16]	; (8005bf8 <rccEnableAPB1L+0x58>)
 8005be8:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
}
 8005bec:	bf00      	nop
 8005bee:	370c      	adds	r7, #12
 8005bf0:	46bd      	mov	sp, r7
 8005bf2:	bc80      	pop	{r7}
 8005bf4:	4770      	bx	lr
 8005bf6:	bf00      	nop
 8005bf8:	58024400 	.word	0x58024400

08005bfc <rccResetAPB1L>:
__STATIC_INLINE void rccResetAPB1L(uint32_t mask) {
 8005bfc:	b580      	push	{r7, lr}
 8005bfe:	b082      	sub	sp, #8
 8005c00:	af00      	add	r7, sp, #0
 8005c02:	6078      	str	r0, [r7, #4]
  __rccResetAPB1L(mask);
 8005c04:	6878      	ldr	r0, [r7, #4]
 8005c06:	f7ff ffab 	bl	8005b60 <__rccResetAPB1L>
}
 8005c0a:	bf00      	nop
 8005c0c:	3708      	adds	r7, #8
 8005c0e:	46bd      	mov	sp, r7
 8005c10:	bd80      	pop	{r7, pc}
	...

08005c14 <spi_lld_configure>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static void spi_lld_configure(SPIDriver *spip) {
 8005c14:	b480      	push	{r7}
 8005c16:	b083      	sub	sp, #12
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	6078      	str	r0, [r7, #4]

  /* SPI setup and enable.*/
  spip->spi->CR1  = 0U;
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	69db      	ldr	r3, [r3, #28]
 8005c20:	2200      	movs	r2, #0
 8005c22:	601a      	str	r2, [r3, #0]
  spip->spi->CR2  = 0U;
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	69db      	ldr	r3, [r3, #28]
 8005c28:	2200      	movs	r2, #0
 8005c2a:	605a      	str	r2, [r3, #4]
  spip->spi->IER  = SPI_IER_OVRIE;
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	69db      	ldr	r3, [r3, #28]
 8005c30:	2240      	movs	r2, #64	; 0x40
 8005c32:	611a      	str	r2, [r3, #16]
  spip->spi->IFCR = 0xFFFFFFFFU;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	69db      	ldr	r3, [r3, #28]
 8005c38:	f04f 32ff 	mov.w	r2, #4294967295
 8005c3c:	619a      	str	r2, [r3, #24]
  spip->spi->CFG1 = (spip->config->cfg1 & ~SPI_CFG1_FTHLV_Msk) |
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	685b      	ldr	r3, [r3, #4]
 8005c42:	695a      	ldr	r2, [r3, #20]
                    SPI_CFG1_RXDMAEN | SPI_CFG1_TXDMAEN;
 8005c44:	4b14      	ldr	r3, [pc, #80]	; (8005c98 <spi_lld_configure+0x84>)
 8005c46:	4013      	ands	r3, r2
  spip->spi->CFG1 = (spip->config->cfg1 & ~SPI_CFG1_FTHLV_Msk) |
 8005c48:	687a      	ldr	r2, [r7, #4]
 8005c4a:	69d2      	ldr	r2, [r2, #28]
                    SPI_CFG1_RXDMAEN | SPI_CFG1_TXDMAEN;
 8005c4c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
  spip->spi->CFG1 = (spip->config->cfg1 & ~SPI_CFG1_FTHLV_Msk) |
 8005c50:	6093      	str	r3, [r2, #8]
  if (spip->config->slave) {
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	685b      	ldr	r3, [r3, #4]
 8005c56:	785b      	ldrb	r3, [r3, #1]
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d008      	beq.n	8005c6e <spi_lld_configure+0x5a>
    spip->spi->CFG2 = spip->config->cfg2 & ~SPI_CFG2_COMM_Msk;
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	685b      	ldr	r3, [r3, #4]
 8005c60:	699a      	ldr	r2, [r3, #24]
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	69db      	ldr	r3, [r3, #28]
 8005c66:	f422 22c0 	bic.w	r2, r2, #393216	; 0x60000
 8005c6a:	60da      	str	r2, [r3, #12]
 8005c6c:	e009      	b.n	8005c82 <spi_lld_configure+0x6e>
  }
  else {
    spip->spi->CFG2 = (spip->config->cfg2 | SPI_CFG2_MASTER | SPI_CFG2_SSOE) &
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	685b      	ldr	r3, [r3, #4]
 8005c72:	699a      	ldr	r2, [r3, #24]
 8005c74:	4b09      	ldr	r3, [pc, #36]	; (8005c9c <spi_lld_configure+0x88>)
 8005c76:	4013      	ands	r3, r2
 8005c78:	687a      	ldr	r2, [r7, #4]
 8005c7a:	69d2      	ldr	r2, [r2, #28]
 8005c7c:	f043 5301 	orr.w	r3, r3, #541065216	; 0x20400000
 8005c80:	60d3      	str	r3, [r2, #12]
                      ~SPI_CFG2_COMM_Msk;
  }
  spip->spi->CR1  = SPI_CR1_MASRX | SPI_CR1_SPE;
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	69db      	ldr	r3, [r3, #28]
 8005c86:	f240 1201 	movw	r2, #257	; 0x101
 8005c8a:	601a      	str	r2, [r3, #0]
}
 8005c8c:	bf00      	nop
 8005c8e:	370c      	adds	r7, #12
 8005c90:	46bd      	mov	sp, r7
 8005c92:	bc80      	pop	{r7}
 8005c94:	4770      	bx	lr
 8005c96:	bf00      	nop
 8005c98:	ffff3e1f 	.word	0xffff3e1f
 8005c9c:	dfb9ffff 	.word	0xdfb9ffff

08005ca0 <spi_lld_resume>:

static void spi_lld_resume(SPIDriver *spip) {
 8005ca0:	b480      	push	{r7}
 8005ca2:	b083      	sub	sp, #12
 8005ca4:	af00      	add	r7, sp, #0
 8005ca6:	6078      	str	r0, [r7, #4]

  if (!spip->config->slave) {
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	685b      	ldr	r3, [r3, #4]
 8005cac:	785b      	ldrb	r3, [r3, #1]
 8005cae:	f083 0301 	eor.w	r3, r3, #1
 8005cb2:	b2db      	uxtb	r3, r3
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d007      	beq.n	8005cc8 <spi_lld_resume+0x28>
    spip->spi->CR1 |= SPI_CR1_CSTART;
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	69db      	ldr	r3, [r3, #28]
 8005cbc:	681a      	ldr	r2, [r3, #0]
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	69db      	ldr	r3, [r3, #28]
 8005cc2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005cc6:	601a      	str	r2, [r3, #0]
  }
}
 8005cc8:	bf00      	nop
 8005cca:	370c      	adds	r7, #12
 8005ccc:	46bd      	mov	sp, r7
 8005cce:	bc80      	pop	{r7}
 8005cd0:	4770      	bx	lr

08005cd2 <spi_lld_suspend>:

static void spi_lld_suspend(SPIDriver *spip) {
 8005cd2:	b480      	push	{r7}
 8005cd4:	b083      	sub	sp, #12
 8005cd6:	af00      	add	r7, sp, #0
 8005cd8:	6078      	str	r0, [r7, #4]

  if (!spip->config->slave) {
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	685b      	ldr	r3, [r3, #4]
 8005cde:	785b      	ldrb	r3, [r3, #1]
 8005ce0:	f083 0301 	eor.w	r3, r3, #1
 8005ce4:	b2db      	uxtb	r3, r3
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d00f      	beq.n	8005d0a <spi_lld_suspend+0x38>
    spip->spi->CR1 |= SPI_CR1_CSUSP;
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	69db      	ldr	r3, [r3, #28]
 8005cee:	681a      	ldr	r2, [r3, #0]
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	69db      	ldr	r3, [r3, #28]
 8005cf4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005cf8:	601a      	str	r2, [r3, #0]
    while ((spip->spi->CR1 & SPI_CR1_CSTART) != 0U) {
 8005cfa:	bf00      	nop
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	69db      	ldr	r3, [r3, #28]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d1f8      	bne.n	8005cfc <spi_lld_suspend+0x2a>
    }
  }
  spip->spi->IFCR = 0xFFFFFFFF;
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	69db      	ldr	r3, [r3, #28]
 8005d0e:	f04f 32ff 	mov.w	r2, #4294967295
 8005d12:	619a      	str	r2, [r3, #24]
}
 8005d14:	bf00      	nop
 8005d16:	370c      	adds	r7, #12
 8005d18:	46bd      	mov	sp, r7
 8005d1a:	bc80      	pop	{r7}
 8005d1c:	4770      	bx	lr
	...

08005d20 <spi_lld_stop_abort>:

/**
 * @brief   Stopping the SPI transaction quick and dirty.
 */
static void spi_lld_stop_abort(SPIDriver *spip) {
 8005d20:	b580      	push	{r7, lr}
 8005d22:	b082      	sub	sp, #8
 8005d24:	af00      	add	r7, sp, #0
 8005d26:	6078      	str	r0, [r7, #4]
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  else
#endif
#if defined(STM32_SPI_DMA_REQUIRED)
  {
    dmaStreamDisable(spip->tx.dma);
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	681a      	ldr	r2, [r3, #0]
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	f022 021f 	bic.w	r2, r2, #31
 8005d3a:	601a      	str	r2, [r3, #0]
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	f003 0301 	and.w	r3, r3, #1
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d1f7      	bne.n	8005d3c <spi_lld_stop_abort+0x1c>
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d50:	7b1b      	ldrb	r3, [r3, #12]
 8005d52:	4619      	mov	r1, r3
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d58:	685b      	ldr	r3, [r3, #4]
 8005d5a:	223d      	movs	r2, #61	; 0x3d
 8005d5c:	408a      	lsls	r2, r1
 8005d5e:	601a      	str	r2, [r3, #0]
    dmaStreamDisable(spip->rx.dma);
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	6a1b      	ldr	r3, [r3, #32]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	681a      	ldr	r2, [r3, #0]
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	6a1b      	ldr	r3, [r3, #32]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	f022 021f 	bic.w	r2, r2, #31
 8005d72:	601a      	str	r2, [r3, #0]
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	6a1b      	ldr	r3, [r3, #32]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	f003 0301 	and.w	r3, r3, #1
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d1f7      	bne.n	8005d74 <spi_lld_stop_abort+0x54>
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	6a1b      	ldr	r3, [r3, #32]
 8005d88:	7b1b      	ldrb	r3, [r3, #12]
 8005d8a:	4619      	mov	r1, r3
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	6a1b      	ldr	r3, [r3, #32]
 8005d90:	685b      	ldr	r3, [r3, #4]
 8005d92:	223d      	movs	r2, #61	; 0x3d
 8005d94:	408a      	lsls	r2, r1
 8005d96:	601a      	str	r2, [r3, #0]
    rccResetSPI1();
  }
#endif

#if STM32_SPI_USE_SPI2
  else if (&SPID2 == spip) {
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	4a07      	ldr	r2, [pc, #28]	; (8005db8 <spi_lld_stop_abort+0x98>)
 8005d9c:	4293      	cmp	r3, r2
 8005d9e:	d103      	bne.n	8005da8 <spi_lld_stop_abort+0x88>
    rccResetSPI2();
 8005da0:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8005da4:	f7ff ff2a 	bl	8005bfc <rccResetAPB1L>
  else {
    osalDbgAssert(false, "invalid SPI instance");
  }

  /* Reconfiguring SPI.*/
  spi_lld_configure(spip);
 8005da8:	6878      	ldr	r0, [r7, #4]
 8005daa:	f7ff ff33 	bl	8005c14 <spi_lld_configure>
}
 8005dae:	bf00      	nop
 8005db0:	3708      	adds	r7, #8
 8005db2:	46bd      	mov	sp, r7
 8005db4:	bd80      	pop	{r7, pc}
 8005db6:	bf00      	nop
 8005db8:	240008a4 	.word	0x240008a4

08005dbc <spi_lld_stop_nicely>:
/**
 * @brief   Stopping the SPI transaction in the nicest possible way.
 *
 * @param[in] spip      pointer to the @p SPIDriver object
 */
static msg_t spi_lld_stop_nicely(SPIDriver *spip) {
 8005dbc:	b580      	push	{r7, lr}
 8005dbe:	b082      	sub	sp, #8
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	6078      	str	r0, [r7, #4]

  if (spip->config->slave) {
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	685b      	ldr	r3, [r3, #4]
 8005dc8:	785b      	ldrb	r3, [r3, #1]
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d004      	beq.n	8005dd8 <spi_lld_stop_nicely+0x1c>

    spi_lld_stop_abort(spip);
 8005dce:	6878      	ldr	r0, [r7, #4]
 8005dd0:	f7ff ffa6 	bl	8005d20 <spi_lld_stop_abort>

    return HAL_RET_SUCCESS;
 8005dd4:	2300      	movs	r3, #0
 8005dd6:	e043      	b.n	8005e60 <spi_lld_stop_nicely+0xa4>
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  else
#endif
#if defined(STM32_SPI_DMA_REQUIRED)
  {
    dmaStreamDisable(spip->tx.dma);
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	681a      	ldr	r2, [r3, #0]
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	f022 021f 	bic.w	r2, r2, #31
 8005dea:	601a      	str	r2, [r3, #0]
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	f003 0301 	and.w	r3, r3, #1
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d1f7      	bne.n	8005dec <spi_lld_stop_nicely+0x30>
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e00:	7b1b      	ldrb	r3, [r3, #12]
 8005e02:	4619      	mov	r1, r3
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e08:	685b      	ldr	r3, [r3, #4]
 8005e0a:	223d      	movs	r2, #61	; 0x3d
 8005e0c:	408a      	lsls	r2, r1
 8005e0e:	601a      	str	r2, [r3, #0]

    /* Waiting for the RX FIFO to become empty.*/
    while ((spip->spi->SR & (SPI_SR_RXWNE | SPI_SR_RXPLVL)) != 0U) {
 8005e10:	bf00      	nop
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	69db      	ldr	r3, [r3, #28]
 8005e16:	695b      	ldr	r3, [r3, #20]
 8005e18:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d1f8      	bne.n	8005e12 <spi_lld_stop_nicely+0x56>
      /* Waiting.*/
    }

    dmaStreamDisable(spip->rx.dma);
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	6a1b      	ldr	r3, [r3, #32]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	681a      	ldr	r2, [r3, #0]
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	6a1b      	ldr	r3, [r3, #32]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	f022 021f 	bic.w	r2, r2, #31
 8005e32:	601a      	str	r2, [r3, #0]
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	6a1b      	ldr	r3, [r3, #32]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	f003 0301 	and.w	r3, r3, #1
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d1f7      	bne.n	8005e34 <spi_lld_stop_nicely+0x78>
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	6a1b      	ldr	r3, [r3, #32]
 8005e48:	7b1b      	ldrb	r3, [r3, #12]
 8005e4a:	4619      	mov	r1, r3
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	6a1b      	ldr	r3, [r3, #32]
 8005e50:	685b      	ldr	r3, [r3, #4]
 8005e52:	223d      	movs	r2, #61	; 0x3d
 8005e54:	408a      	lsls	r2, r1
 8005e56:	601a      	str	r2, [r3, #0]
  }
#endif

  /* Stopping SPI.*/
  spi_lld_suspend(spip);
 8005e58:	6878      	ldr	r0, [r7, #4]
 8005e5a:	f7ff ff3a 	bl	8005cd2 <spi_lld_suspend>
//  spip->spi->CR1 &= ~SPI_CR1_SPE;

  return HAL_RET_SUCCESS;
 8005e5e:	2300      	movs	r3, #0
}
 8005e60:	4618      	mov	r0, r3
 8005e62:	3708      	adds	r7, #8
 8005e64:	46bd      	mov	sp, r7
 8005e66:	bd80      	pop	{r7, pc}

08005e68 <spi_lld_serve_dma_rx_interrupt>:
 * @brief   Shared DMA end-of-rx service routine.
 *
 * @param[in] spip      pointer to the @p SPIDriver object
 * @param[in] flags     pre-shifted content of the ISR register
 */
static void spi_lld_serve_dma_rx_interrupt(SPIDriver *spip, uint32_t flags) {
 8005e68:	b580      	push	{r7, lr}
 8005e6a:	b082      	sub	sp, #8
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	6078      	str	r0, [r7, #4]
 8005e70:	6039      	str	r1, [r7, #0]

  /* DMA errors handling.*/
  if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0U) {
 8005e72:	683b      	ldr	r3, [r7, #0]
 8005e74:	f003 030c 	and.w	r3, r3, #12
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d01a      	beq.n	8005eb2 <spi_lld_serve_dma_rx_interrupt+0x4a>
#if defined(STM32_SPI_DMA_ERROR_HOOK)
    STM32_SPI_DMA_ERROR_HOOK(spip);
 8005e7c:	4838      	ldr	r0, [pc, #224]	; (8005f60 <spi_lld_serve_dma_rx_interrupt+0xf8>)
 8005e7e:	f7ff fe4a 	bl	8005b16 <osalSysHalt>
#endif

    /* Aborting the transfer.*/
    spi_lld_stop_abort(spip);
 8005e82:	6878      	ldr	r0, [r7, #4]
 8005e84:	f7ff ff4c 	bl	8005d20 <spi_lld_stop_abort>

    /* Reporting the failure.*/
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	685b      	ldr	r3, [r3, #4]
 8005e8c:	689b      	ldr	r3, [r3, #8]
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d004      	beq.n	8005e9c <spi_lld_serve_dma_rx_interrupt+0x34>
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	685b      	ldr	r3, [r3, #4]
 8005e96:	689b      	ldr	r3, [r3, #8]
 8005e98:	6878      	ldr	r0, [r7, #4]
 8005e9a:	4798      	blx	r3
 8005e9c:	f7ff fe46 	bl	8005b2c <osalSysLockFromISR>
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	3308      	adds	r3, #8
 8005ea4:	f06f 0112 	mvn.w	r1, #18
 8005ea8:	4618      	mov	r0, r3
 8005eaa:	f7ff fe4b 	bl	8005b44 <osalThreadResumeI>
 8005eae:	f7ff fe43 	bl	8005b38 <osalSysUnlockFromISR>
  }

  if (spip->config->circular) {
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	685b      	ldr	r3, [r3, #4]
 8005eb6:	781b      	ldrb	r3, [r3, #0]
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d028      	beq.n	8005f0e <spi_lld_serve_dma_rx_interrupt+0xa6>
    if ((flags & STM32_DMA_ISR_HTIF) != 0U) {
 8005ebc:	683b      	ldr	r3, [r7, #0]
 8005ebe:	f003 0310 	and.w	r3, r3, #16
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d009      	beq.n	8005eda <spi_lld_serve_dma_rx_interrupt+0x72>
      /* Half buffer interrupt.*/
      __spi_isr_half_code(spip);
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	685b      	ldr	r3, [r3, #4]
 8005eca:	685b      	ldr	r3, [r3, #4]
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d004      	beq.n	8005eda <spi_lld_serve_dma_rx_interrupt+0x72>
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	685b      	ldr	r3, [r3, #4]
 8005ed4:	685b      	ldr	r3, [r3, #4]
 8005ed6:	6878      	ldr	r0, [r7, #4]
 8005ed8:	4798      	blx	r3
    }
    if ((flags & STM32_DMA_ISR_TCIF) != 0U) {
 8005eda:	683b      	ldr	r3, [r7, #0]
 8005edc:	f003 0320 	and.w	r3, r3, #32
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d039      	beq.n	8005f58 <spi_lld_serve_dma_rx_interrupt+0xf0>
      /* End buffer interrupt.*/
      __spi_isr_full_code(spip);
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	685b      	ldr	r3, [r3, #4]
 8005ee8:	685b      	ldr	r3, [r3, #4]
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d034      	beq.n	8005f58 <spi_lld_serve_dma_rx_interrupt+0xf0>
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	2204      	movs	r2, #4
 8005ef2:	701a      	strb	r2, [r3, #0]
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	685b      	ldr	r3, [r3, #4]
 8005ef8:	685b      	ldr	r3, [r3, #4]
 8005efa:	6878      	ldr	r0, [r7, #4]
 8005efc:	4798      	blx	r3
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	781b      	ldrb	r3, [r3, #0]
 8005f02:	2b04      	cmp	r3, #4
 8005f04:	d128      	bne.n	8005f58 <spi_lld_serve_dma_rx_interrupt+0xf0>
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	2203      	movs	r2, #3
 8005f0a:	701a      	strb	r2, [r3, #0]
    (void) spi_lld_stop_nicely(spip);

    /* Operation finished interrupt.*/
    __spi_isr_complete_code(spip);
  }
}
 8005f0c:	e024      	b.n	8005f58 <spi_lld_serve_dma_rx_interrupt+0xf0>
    (void) spi_lld_stop_nicely(spip);
 8005f0e:	6878      	ldr	r0, [r7, #4]
 8005f10:	f7ff ff54 	bl	8005dbc <spi_lld_stop_nicely>
    __spi_isr_complete_code(spip);
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	685b      	ldr	r3, [r3, #4]
 8005f18:	685b      	ldr	r3, [r3, #4]
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d00f      	beq.n	8005f3e <spi_lld_serve_dma_rx_interrupt+0xd6>
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	2204      	movs	r2, #4
 8005f22:	701a      	strb	r2, [r3, #0]
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	685b      	ldr	r3, [r3, #4]
 8005f28:	685b      	ldr	r3, [r3, #4]
 8005f2a:	6878      	ldr	r0, [r7, #4]
 8005f2c:	4798      	blx	r3
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	781b      	ldrb	r3, [r3, #0]
 8005f32:	2b04      	cmp	r3, #4
 8005f34:	d106      	bne.n	8005f44 <spi_lld_serve_dma_rx_interrupt+0xdc>
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	2202      	movs	r2, #2
 8005f3a:	701a      	strb	r2, [r3, #0]
 8005f3c:	e002      	b.n	8005f44 <spi_lld_serve_dma_rx_interrupt+0xdc>
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	2202      	movs	r2, #2
 8005f42:	701a      	strb	r2, [r3, #0]
 8005f44:	f7ff fdf2 	bl	8005b2c <osalSysLockFromISR>
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	3308      	adds	r3, #8
 8005f4c:	2100      	movs	r1, #0
 8005f4e:	4618      	mov	r0, r3
 8005f50:	f7ff fdf8 	bl	8005b44 <osalThreadResumeI>
 8005f54:	f7ff fdf0 	bl	8005b38 <osalSysUnlockFromISR>
}
 8005f58:	bf00      	nop
 8005f5a:	3708      	adds	r7, #8
 8005f5c:	46bd      	mov	sp, r7
 8005f5e:	bd80      	pop	{r7, pc}
 8005f60:	0800edc8 	.word	0x0800edc8

08005f64 <spi_lld_serve_dma_tx_interrupt>:
 * @brief   Shared DMA end-of-tx service routine.
 *
 * @param[in] spip      pointer to the @p SPIDriver object
 * @param[in] flags     pre-shifted content of the ISR register
 */
static void spi_lld_serve_dma_tx_interrupt(SPIDriver *spip, uint32_t flags) {
 8005f64:	b580      	push	{r7, lr}
 8005f66:	b082      	sub	sp, #8
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	6078      	str	r0, [r7, #4]
 8005f6c:	6039      	str	r1, [r7, #0]

  /* DMA errors handling.*/
  if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0) {
 8005f6e:	683b      	ldr	r3, [r7, #0]
 8005f70:	f003 030c 	and.w	r3, r3, #12
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d01a      	beq.n	8005fae <spi_lld_serve_dma_tx_interrupt+0x4a>
#if defined(STM32_SPI_DMA_ERROR_HOOK)
    STM32_SPI_DMA_ERROR_HOOK(spip);
 8005f78:	480f      	ldr	r0, [pc, #60]	; (8005fb8 <spi_lld_serve_dma_tx_interrupt+0x54>)
 8005f7a:	f7ff fdcc 	bl	8005b16 <osalSysHalt>
#endif

    /* Aborting the transfer.*/
    spi_lld_stop_abort(spip);
 8005f7e:	6878      	ldr	r0, [r7, #4]
 8005f80:	f7ff fece 	bl	8005d20 <spi_lld_stop_abort>

    /* Reporting the failure.*/
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	685b      	ldr	r3, [r3, #4]
 8005f88:	689b      	ldr	r3, [r3, #8]
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d004      	beq.n	8005f98 <spi_lld_serve_dma_tx_interrupt+0x34>
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	685b      	ldr	r3, [r3, #4]
 8005f92:	689b      	ldr	r3, [r3, #8]
 8005f94:	6878      	ldr	r0, [r7, #4]
 8005f96:	4798      	blx	r3
 8005f98:	f7ff fdc8 	bl	8005b2c <osalSysLockFromISR>
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	3308      	adds	r3, #8
 8005fa0:	f06f 0112 	mvn.w	r1, #18
 8005fa4:	4618      	mov	r0, r3
 8005fa6:	f7ff fdcd 	bl	8005b44 <osalThreadResumeI>
 8005faa:	f7ff fdc5 	bl	8005b38 <osalSysUnlockFromISR>
  }
}
 8005fae:	bf00      	nop
 8005fb0:	3708      	adds	r7, #8
 8005fb2:	46bd      	mov	sp, r7
 8005fb4:	bd80      	pop	{r7, pc}
 8005fb6:	bf00      	nop
 8005fb8:	0800edc8 	.word	0x0800edc8

08005fbc <spi_lld_serve_interrupt>:
/**
 * @brief   Shared SPI service routine.
 *
 * @param[in] spip      pointer to the @p SPIDriver object
 */
static void spi_lld_serve_interrupt(SPIDriver *spip) {
 8005fbc:	b580      	push	{r7, lr}
 8005fbe:	b084      	sub	sp, #16
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	6078      	str	r0, [r7, #4]
  uint32_t sr;

  sr = spip->spi->SR & spip->spi->IER;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	69db      	ldr	r3, [r3, #28]
 8005fc8:	695a      	ldr	r2, [r3, #20]
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	69db      	ldr	r3, [r3, #28]
 8005fce:	691b      	ldr	r3, [r3, #16]
 8005fd0:	4013      	ands	r3, r2
 8005fd2:	60fb      	str	r3, [r7, #12]
  spip->spi->IFCR = sr;
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	69db      	ldr	r3, [r3, #28]
 8005fd8:	68fa      	ldr	r2, [r7, #12]
 8005fda:	619a      	str	r2, [r3, #24]

  if ((sr & SPI_SR_OVR) != 0U) {
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d017      	beq.n	8006016 <spi_lld_serve_interrupt+0x5a>

    /* Aborting the transfer.*/
    spi_lld_stop_abort(spip);
 8005fe6:	6878      	ldr	r0, [r7, #4]
 8005fe8:	f7ff fe9a 	bl	8005d20 <spi_lld_stop_abort>

    /* Reporting the failure.*/
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	685b      	ldr	r3, [r3, #4]
 8005ff0:	689b      	ldr	r3, [r3, #8]
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d004      	beq.n	8006000 <spi_lld_serve_interrupt+0x44>
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	685b      	ldr	r3, [r3, #4]
 8005ffa:	689b      	ldr	r3, [r3, #8]
 8005ffc:	6878      	ldr	r0, [r7, #4]
 8005ffe:	4798      	blx	r3
 8006000:	f7ff fd94 	bl	8005b2c <osalSysLockFromISR>
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	3308      	adds	r3, #8
 8006008:	f06f 0112 	mvn.w	r1, #18
 800600c:	4618      	mov	r0, r3
 800600e:	f7ff fd99 	bl	8005b44 <osalThreadResumeI>
 8006012:	f7ff fd91 	bl	8005b38 <osalSysUnlockFromISR>
  }
}
 8006016:	bf00      	nop
 8006018:	3710      	adds	r7, #16
 800601a:	46bd      	mov	sp, r7
 800601c:	bd80      	pop	{r7, pc}
	...

08006020 <spi_lld_get_dma>:
 * @param[in] txstream  stream to be allocated for TX
 * @param[in] priority  streams IRQ priority
 * @return              The operation status.
 */
static msg_t spi_lld_get_dma(SPIDriver *spip, uint32_t rxstream,
                             uint32_t txstream, uint32_t priority) {
 8006020:	b580      	push	{r7, lr}
 8006022:	b084      	sub	sp, #16
 8006024:	af00      	add	r7, sp, #0
 8006026:	60f8      	str	r0, [r7, #12]
 8006028:	60b9      	str	r1, [r7, #8]
 800602a:	607a      	str	r2, [r7, #4]
 800602c:	603b      	str	r3, [r7, #0]

  spip->rx.dma = dmaStreamAllocI(rxstream, priority,
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	4a14      	ldr	r2, [pc, #80]	; (8006084 <spi_lld_get_dma+0x64>)
 8006032:	6839      	ldr	r1, [r7, #0]
 8006034:	68b8      	ldr	r0, [r7, #8]
 8006036:	f7fe f859 	bl	80040ec <dmaStreamAllocI>
 800603a:	4602      	mov	r2, r0
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	621a      	str	r2, [r3, #32]
                                 (stm32_dmaisr_t)spi_lld_serve_dma_rx_interrupt,
                                 (void *)spip);
  if (spip->rx.dma == NULL) {
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	6a1b      	ldr	r3, [r3, #32]
 8006044:	2b00      	cmp	r3, #0
 8006046:	d102      	bne.n	800604e <spi_lld_get_dma+0x2e>
    return HAL_RET_NO_RESOURCE;
 8006048:	f06f 0310 	mvn.w	r3, #16
 800604c:	e015      	b.n	800607a <spi_lld_get_dma+0x5a>
  }

  spip->tx.dma = dmaStreamAllocI(txstream, priority,
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	4a0d      	ldr	r2, [pc, #52]	; (8006088 <spi_lld_get_dma+0x68>)
 8006052:	6839      	ldr	r1, [r7, #0]
 8006054:	6878      	ldr	r0, [r7, #4]
 8006056:	f7fe f849 	bl	80040ec <dmaStreamAllocI>
 800605a:	4602      	mov	r2, r0
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	625a      	str	r2, [r3, #36]	; 0x24
                                 (stm32_dmaisr_t)spi_lld_serve_dma_tx_interrupt,
                                 (void *)spip);
  if (spip->tx.dma == NULL) {
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006064:	2b00      	cmp	r3, #0
 8006066:	d107      	bne.n	8006078 <spi_lld_get_dma+0x58>
    dmaStreamFreeI(spip->rx.dma);
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	6a1b      	ldr	r3, [r3, #32]
 800606c:	4618      	mov	r0, r3
 800606e:	f7fe f8d7 	bl	8004220 <dmaStreamFreeI>
    return HAL_RET_NO_RESOURCE;
 8006072:	f06f 0310 	mvn.w	r3, #16
 8006076:	e000      	b.n	800607a <spi_lld_get_dma+0x5a>
  }

  return HAL_RET_SUCCESS;
 8006078:	2300      	movs	r3, #0
}
 800607a:	4618      	mov	r0, r3
 800607c:	3710      	adds	r7, #16
 800607e:	46bd      	mov	sp, r7
 8006080:	bd80      	pop	{r7, pc}
 8006082:	bf00      	nop
 8006084:	08005e69 	.word	0x08005e69
 8006088:	08005f65 	.word	0x08005f65

0800608c <VectorD0>:
/**
 * @brief   SPI2 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SPI2_HANDLER) {
 800608c:	b580      	push	{r7, lr}
 800608e:	af00      	add	r7, sp, #0

  OSAL_IRQ_PROLOGUE();
 8006090:	4806      	ldr	r0, [pc, #24]	; (80060ac <VectorD0+0x20>)
 8006092:	f000 fe11 	bl	8006cb8 <__trace_isr_enter>

  spi_lld_serve_interrupt(&SPID2);
 8006096:	4806      	ldr	r0, [pc, #24]	; (80060b0 <VectorD0+0x24>)
 8006098:	f7ff ff90 	bl	8005fbc <spi_lld_serve_interrupt>

  OSAL_IRQ_EPILOGUE();
 800609c:	4803      	ldr	r0, [pc, #12]	; (80060ac <VectorD0+0x20>)
 800609e:	f000 fe45 	bl	8006d2c <__trace_isr_leave>
 80060a2:	f002 f94d 	bl	8008340 <__port_irq_epilogue>
}
 80060a6:	bf00      	nop
 80060a8:	bd80      	pop	{r7, pc}
 80060aa:	bf00      	nop
 80060ac:	0800f14c 	.word	0x0800f14c
 80060b0:	240008a4 	.word	0x240008a4

080060b4 <spi_lld_init>:
/**
 * @brief   Low level SPI driver initialization.
 *
 * @notapi
 */
void spi_lld_init(void) {
 80060b4:	b580      	push	{r7, lr}
 80060b6:	af00      	add	r7, sp, #0
  nvicEnableVector(STM32_SPI1_NUMBER, STM32_SPI_SPI1_IRQ_PRIORITY);
#endif
#endif

#if STM32_SPI_USE_SPI2
  spiObjectInit(&SPID2);
 80060b8:	480b      	ldr	r0, [pc, #44]	; (80060e8 <spi_lld_init+0x34>)
 80060ba:	f7fb fe2d 	bl	8001d18 <spiObjectInit>
  SPID2.spi       = SPI2;
 80060be:	4b0a      	ldr	r3, [pc, #40]	; (80060e8 <spi_lld_init+0x34>)
 80060c0:	4a0a      	ldr	r2, [pc, #40]	; (80060ec <spi_lld_init+0x38>)
 80060c2:	61da      	str	r2, [r3, #28]
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  SPID2.is_bdma   = false;
#endif
  SPID2.rx.dma    = NULL;
 80060c4:	4b08      	ldr	r3, [pc, #32]	; (80060e8 <spi_lld_init+0x34>)
 80060c6:	2200      	movs	r2, #0
 80060c8:	621a      	str	r2, [r3, #32]
  SPID2.tx.dma    = NULL;
 80060ca:	4b07      	ldr	r3, [pc, #28]	; (80060e8 <spi_lld_init+0x34>)
 80060cc:	2200      	movs	r2, #0
 80060ce:	625a      	str	r2, [r3, #36]	; 0x24
  SPID2.rxdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI2_DMA_PRIORITY) |
 80060d0:	4b05      	ldr	r3, [pc, #20]	; (80060e8 <spi_lld_init+0x34>)
 80060d2:	4a07      	ldr	r2, [pc, #28]	; (80060f0 <spi_lld_init+0x3c>)
 80060d4:	629a      	str	r2, [r3, #40]	; 0x28
                    STM32_DMA_CR_DIR_P2M |
                    STM32_DMA_CR_TCIE |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
  SPID2.txdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI2_DMA_PRIORITY) |
 80060d6:	4b04      	ldr	r3, [pc, #16]	; (80060e8 <spi_lld_init+0x34>)
 80060d8:	4a06      	ldr	r2, [pc, #24]	; (80060f4 <spi_lld_init+0x40>)
 80060da:	62da      	str	r2, [r3, #44]	; 0x2c
                    STM32_DMA_CR_DIR_M2P |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
#if !defined(STM32_SPI2_SUPPRESS_ISR)
  nvicEnableVector(STM32_SPI2_NUMBER, STM32_SPI_SPI2_IRQ_PRIORITY);
 80060dc:	210a      	movs	r1, #10
 80060de:	2024      	movs	r0, #36	; 0x24
 80060e0:	f7fc fbd6 	bl	8002890 <nvicEnableVector>
                    STM32_BDMA_CR_TEIE;
#if !defined(STM32_SPI6_SUPPRESS_ISR)
  nvicEnableVector(STM32_SPI6_NUMBER, STM32_SPI_SPI6_IRQ_PRIORITY);
#endif
#endif
}
 80060e4:	bf00      	nop
 80060e6:	bd80      	pop	{r7, pc}
 80060e8:	240008a4 	.word	0x240008a4
 80060ec:	40003800 	.word	0x40003800
 80060f0:	00010016 	.word	0x00010016
 80060f4:	00010046 	.word	0x00010046

080060f8 <spi_lld_start>:
 * @param[in] spip      pointer to the @p SPIDriver object
 * @return              The operation status.
 *
 * @notapi
 */
msg_t spi_lld_start(SPIDriver *spip) {
 80060f8:	b580      	push	{r7, lr}
 80060fa:	b084      	sub	sp, #16
 80060fc:	af00      	add	r7, sp, #0
 80060fe:	6078      	str	r0, [r7, #4]
  uint32_t dsize;
  msg_t msg;

  /* Resetting TX pattern source.*/
  spip->txsource = (uint32_t)STM32_SPI_FILLER_PATTERN;
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	f04f 32ff 	mov.w	r2, #4294967295
 8006106:	635a      	str	r2, [r3, #52]	; 0x34

  /* If in stopped state then enables the SPI and DMA clocks.*/
  if (spip->state == SPI_STOP) {
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	781b      	ldrb	r3, [r3, #0]
 800610c:	2b01      	cmp	r3, #1
 800610e:	d138      	bne.n	8006182 <spi_lld_start+0x8a>
      rccResetSPI1();
    }
#endif

#if STM32_SPI_USE_SPI2
    else if (&SPID2 == spip) {
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	4a4c      	ldr	r2, [pc, #304]	; (8006244 <spi_lld_start+0x14c>)
 8006114:	4293      	cmp	r3, r2
 8006116:	d131      	bne.n	800617c <spi_lld_start+0x84>
      msg = spi_lld_get_dma(spip,
 8006118:	230a      	movs	r3, #10
 800611a:	220a      	movs	r2, #10
 800611c:	2109      	movs	r1, #9
 800611e:	6878      	ldr	r0, [r7, #4]
 8006120:	f7ff ff7e 	bl	8006020 <spi_lld_get_dma>
 8006124:	60f8      	str	r0, [r7, #12]
                            STM32_SPI_SPI2_RX_DMA_STREAM,
                            STM32_SPI_SPI2_TX_DMA_STREAM,
                            STM32_SPI_SPI2_IRQ_PRIORITY);
      if (msg != HAL_RET_SUCCESS) {
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	2b00      	cmp	r3, #0
 800612a:	d001      	beq.n	8006130 <spi_lld_start+0x38>
        return msg;
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	e085      	b.n	800623c <spi_lld_start+0x144>
      }
      dmaSetRequestSource(spip->rx.dma, STM32_DMAMUX1_SPI2_RX);
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	6a1b      	ldr	r3, [r3, #32]
 8006134:	2127      	movs	r1, #39	; 0x27
 8006136:	4618      	mov	r0, r3
 8006138:	f7fe f89e 	bl	8004278 <dmaSetRequestSource>
      dmaSetRequestSource(spip->tx.dma, STM32_DMAMUX1_SPI2_TX);
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006140:	2128      	movs	r1, #40	; 0x28
 8006142:	4618      	mov	r0, r3
 8006144:	f7fe f898 	bl	8004278 <dmaSetRequestSource>

      rccEnableSPI2(true);
 8006148:	2101      	movs	r1, #1
 800614a:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800614e:	f7ff fd27 	bl	8005ba0 <rccEnableAPB1L>
      rccResetSPI2();
 8006152:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8006156:	f7ff fd51 	bl	8005bfc <rccResetAPB1L>
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
    else
#endif
#if defined(STM32_SPI_DMA_REQUIRED)
    {
      dmaStreamSetPeripheral(spip->rx.dma, &spip->spi->RXDR);
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	69db      	ldr	r3, [r3, #28]
 800615e:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	6a1b      	ldr	r3, [r3, #32]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	609a      	str	r2, [r3, #8]
      dmaStreamSetPeripheral(spip->tx.dma, &spip->spi->TXDR);
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	69db      	ldr	r3, [r3, #28]
 800616e:	f103 0220 	add.w	r2, r3, #32
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	609a      	str	r2, [r3, #8]
 800617a:	e002      	b.n	8006182 <spi_lld_start+0x8a>
      return HAL_RET_IS_INVALID;
 800617c:	f06f 0314 	mvn.w	r3, #20
 8006180:	e05c      	b.n	800623c <spi_lld_start+0x144>
    }
#endif
 }

  /* Configuration-specific DMA setup.*/
  dsize = (spip->config->cfg1 & SPI_CFG1_DSIZE_Msk) + 1U;
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	685b      	ldr	r3, [r3, #4]
 8006186:	695b      	ldr	r3, [r3, #20]
 8006188:	f003 031f 	and.w	r3, r3, #31
 800618c:	3301      	adds	r3, #1
 800618e:	60bb      	str	r3, [r7, #8]
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  else
#endif
#if defined(STM32_SPI_DMA_REQUIRED)
  {
    if (dsize <= 8U) {
 8006190:	68bb      	ldr	r3, [r7, #8]
 8006192:	2b08      	cmp	r3, #8
 8006194:	d80c      	bhi.n	80061b0 <spi_lld_start+0xb8>
      /* Frame width is between 4 and 8 bits.*/
      spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                        STM32_DMA_CR_PSIZE_BYTE | STM32_DMA_CR_MSIZE_BYTE;
 800619a:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
      spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	629a      	str	r2, [r3, #40]	; 0x28
      spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                        STM32_DMA_CR_PSIZE_BYTE | STM32_DMA_CR_MSIZE_BYTE;
 80061a6:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
      spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	62da      	str	r2, [r3, #44]	; 0x2c
 80061ae:	e023      	b.n	80061f8 <spi_lld_start+0x100>
    }
    else if (dsize <= 16U) {
 80061b0:	68bb      	ldr	r3, [r7, #8]
 80061b2:	2b10      	cmp	r3, #16
 80061b4:	d810      	bhi.n	80061d8 <spi_lld_start+0xe0>
      /* Frame width is between 9 and 16 bits.*/
      spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061ba:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
                        STM32_DMA_CR_PSIZE_HWORD | STM32_DMA_CR_MSIZE_HWORD;
 80061be:	f443 5220 	orr.w	r2, r3, #10240	; 0x2800
      spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	629a      	str	r2, [r3, #40]	; 0x28
      spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061ca:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
                        STM32_DMA_CR_PSIZE_HWORD | STM32_DMA_CR_MSIZE_HWORD;
 80061ce:	f443 5220 	orr.w	r2, r3, #10240	; 0x2800
      spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	62da      	str	r2, [r3, #44]	; 0x2c
 80061d6:	e00f      	b.n	80061f8 <spi_lld_start+0x100>
    }
    else {
      /* Frame width is between 16 and 32 bits.*/
      spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061dc:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
                        STM32_DMA_CR_PSIZE_WORD | STM32_DMA_CR_MSIZE_WORD;
 80061e0:	f443 42a0 	orr.w	r2, r3, #20480	; 0x5000
      spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	629a      	str	r2, [r3, #40]	; 0x28
      spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061ec:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
                        STM32_DMA_CR_PSIZE_WORD | STM32_DMA_CR_MSIZE_WORD;
 80061f0:	f443 42a0 	orr.w	r2, r3, #20480	; 0x5000
      spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    if (spip->config->circular) {
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	685b      	ldr	r3, [r3, #4]
 80061fc:	781b      	ldrb	r3, [r3, #0]
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d00c      	beq.n	800621c <spi_lld_start+0x124>
      spip->rxdmamode |= (STM32_DMA_CR_CIRC | STM32_DMA_CR_HTIE);
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006206:	f443 7284 	orr.w	r2, r3, #264	; 0x108
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	629a      	str	r2, [r3, #40]	; 0x28
      spip->txdmamode |= (STM32_DMA_CR_CIRC | STM32_DMA_CR_HTIE);
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006212:	f443 7284 	orr.w	r2, r3, #264	; 0x108
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	62da      	str	r2, [r3, #44]	; 0x2c
 800621a:	e00b      	b.n	8006234 <spi_lld_start+0x13c>
    }
    else {
      spip->rxdmamode &= ~(STM32_DMA_CR_CIRC | STM32_DMA_CR_HTIE);
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006220:	f423 7284 	bic.w	r2, r3, #264	; 0x108
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	629a      	str	r2, [r3, #40]	; 0x28
      spip->txdmamode &= ~(STM32_DMA_CR_CIRC | STM32_DMA_CR_HTIE);
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800622c:	f423 7284 	bic.w	r2, r3, #264	; 0x108
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	62da      	str	r2, [r3, #44]	; 0x2c
    }
  }
#endif

  /* SPI setup and enable.*/
  spi_lld_configure(spip);
 8006234:	6878      	ldr	r0, [r7, #4]
 8006236:	f7ff fced 	bl	8005c14 <spi_lld_configure>

  return HAL_RET_SUCCESS;
 800623a:	2300      	movs	r3, #0
}
 800623c:	4618      	mov	r0, r3
 800623e:	3710      	adds	r7, #16
 8006240:	46bd      	mov	sp, r7
 8006242:	bd80      	pop	{r7, pc}
 8006244:	240008a4 	.word	0x240008a4

08006248 <spi_lld_polled_exchange>:
 * @param[in] frame     the data frame to send over the SPI bus
 * @return              The received data frame from the SPI bus.
 *
 * @notapi
 */
uint32_t spi_lld_polled_exchange(SPIDriver *spip, uint32_t frame) {
 8006248:	b580      	push	{r7, lr}
 800624a:	b088      	sub	sp, #32
 800624c:	af00      	add	r7, sp, #0
 800624e:	6078      	str	r0, [r7, #4]
 8006250:	6039      	str	r1, [r7, #0]
  uint32_t dsize = (spip->spi->CFG1 & SPI_CFG1_DSIZE_Msk) + 1U;
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	69db      	ldr	r3, [r3, #28]
 8006256:	689b      	ldr	r3, [r3, #8]
 8006258:	f003 031f 	and.w	r3, r3, #31
 800625c:	3301      	adds	r3, #1
 800625e:	61bb      	str	r3, [r7, #24]
  uint32_t rxframe;

  spi_lld_resume(spip);
 8006260:	6878      	ldr	r0, [r7, #4]
 8006262:	f7ff fd1d 	bl	8005ca0 <spi_lld_resume>

  /* wait for room in TX FIFO.*/
  while ((spip->spi->SR & SPI_SR_TXP) == 0U)
 8006266:	bf00      	nop
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	69db      	ldr	r3, [r3, #28]
 800626c:	695b      	ldr	r3, [r3, #20]
 800626e:	f003 0302 	and.w	r3, r3, #2
 8006272:	2b00      	cmp	r3, #0
 8006274:	d0f8      	beq.n	8006268 <spi_lld_polled_exchange+0x20>
    ;

  /* Data register must be accessed with the appropriate data size.
     Byte size access (uint8_t *) for transactions that are <= 8-bit etc.*/
  if (dsize <= 8U) {
 8006276:	69bb      	ldr	r3, [r7, #24]
 8006278:	2b08      	cmp	r3, #8
 800627a:	d818      	bhi.n	80062ae <spi_lld_polled_exchange+0x66>
    /* Frame width is between 4 and 8 bits.*/
    volatile uint8_t *txdrp8 = (volatile uint8_t *)&spip->spi->TXDR;
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	69db      	ldr	r3, [r3, #28]
 8006280:	3320      	adds	r3, #32
 8006282:	60fb      	str	r3, [r7, #12]
    volatile uint8_t *rxdrp8 = (volatile uint8_t *)&spip->spi->RXDR;
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	69db      	ldr	r3, [r3, #28]
 8006288:	3330      	adds	r3, #48	; 0x30
 800628a:	60bb      	str	r3, [r7, #8]
    *txdrp8 = (uint8_t)frame;
 800628c:	683b      	ldr	r3, [r7, #0]
 800628e:	b2da      	uxtb	r2, r3
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	701a      	strb	r2, [r3, #0]
    while ((spip->spi->SR & SPI_SR_RXP) == 0U)
 8006294:	bf00      	nop
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	69db      	ldr	r3, [r3, #28]
 800629a:	695b      	ldr	r3, [r3, #20]
 800629c:	f003 0301 	and.w	r3, r3, #1
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d0f8      	beq.n	8006296 <spi_lld_polled_exchange+0x4e>
      ;
    rxframe = (uint32_t)*rxdrp8;
 80062a4:	68bb      	ldr	r3, [r7, #8]
 80062a6:	781b      	ldrb	r3, [r3, #0]
 80062a8:	b2db      	uxtb	r3, r3
 80062aa:	61fb      	str	r3, [r7, #28]
 80062ac:	e02b      	b.n	8006306 <spi_lld_polled_exchange+0xbe>
  }
  else if (dsize <= 16U) {
 80062ae:	69bb      	ldr	r3, [r7, #24]
 80062b0:	2b10      	cmp	r3, #16
 80062b2:	d818      	bhi.n	80062e6 <spi_lld_polled_exchange+0x9e>
    /* Frame width is between 9 and 16 bits.*/
    volatile uint16_t *txdrp16 = (volatile uint16_t *)&spip->spi->TXDR;
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	69db      	ldr	r3, [r3, #28]
 80062b8:	3320      	adds	r3, #32
 80062ba:	617b      	str	r3, [r7, #20]
    volatile uint16_t *rxdrp16 = (volatile uint16_t *)&spip->spi->RXDR;
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	69db      	ldr	r3, [r3, #28]
 80062c0:	3330      	adds	r3, #48	; 0x30
 80062c2:	613b      	str	r3, [r7, #16]
    *txdrp16 = (uint16_t)frame;
 80062c4:	683b      	ldr	r3, [r7, #0]
 80062c6:	b29a      	uxth	r2, r3
 80062c8:	697b      	ldr	r3, [r7, #20]
 80062ca:	801a      	strh	r2, [r3, #0]
    while ((spip->spi->SR & SPI_SR_RXP) == 0U)
 80062cc:	bf00      	nop
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	69db      	ldr	r3, [r3, #28]
 80062d2:	695b      	ldr	r3, [r3, #20]
 80062d4:	f003 0301 	and.w	r3, r3, #1
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d0f8      	beq.n	80062ce <spi_lld_polled_exchange+0x86>
      ;
    rxframe = (uint32_t)*rxdrp16;
 80062dc:	693b      	ldr	r3, [r7, #16]
 80062de:	881b      	ldrh	r3, [r3, #0]
 80062e0:	b29b      	uxth	r3, r3
 80062e2:	61fb      	str	r3, [r7, #28]
 80062e4:	e00f      	b.n	8006306 <spi_lld_polled_exchange+0xbe>
  }
  else {
    /* Frame width is between 16 and 32 bits.*/
    spip->spi->TXDR = frame;
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	69db      	ldr	r3, [r3, #28]
 80062ea:	683a      	ldr	r2, [r7, #0]
 80062ec:	621a      	str	r2, [r3, #32]
    while ((spip->spi->SR & SPI_SR_RXP) == 0U)
 80062ee:	bf00      	nop
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	69db      	ldr	r3, [r3, #28]
 80062f4:	695b      	ldr	r3, [r3, #20]
 80062f6:	f003 0301 	and.w	r3, r3, #1
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d0f8      	beq.n	80062f0 <spi_lld_polled_exchange+0xa8>
      ;
    rxframe = spip->spi->RXDR;
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	69db      	ldr	r3, [r3, #28]
 8006302:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006304:	61fb      	str	r3, [r7, #28]
  }

  spi_lld_suspend(spip);
 8006306:	6878      	ldr	r0, [r7, #4]
 8006308:	f7ff fce3 	bl	8005cd2 <spi_lld_suspend>
//  spip->spi->CR1 &= ~SPI_CR1_SPE;

  return rxframe;
 800630c:	69fb      	ldr	r3, [r7, #28]
}
 800630e:	4618      	mov	r0, r3
 8006310:	3720      	adds	r7, #32
 8006312:	46bd      	mov	sp, r7
 8006314:	bd80      	pop	{r7, pc}

08006316 <chSysLockFromISR>:
static inline void chSysLockFromISR(void) {
 8006316:	b480      	push	{r7}
 8006318:	b083      	sub	sp, #12
 800631a:	af00      	add	r7, sp, #0
 800631c:	2330      	movs	r3, #48	; 0x30
 800631e:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	f383 8811 	msr	BASEPRI, r3
}
 8006326:	bf00      	nop
}
 8006328:	bf00      	nop
}
 800632a:	bf00      	nop
}
 800632c:	bf00      	nop
 800632e:	370c      	adds	r7, #12
 8006330:	46bd      	mov	sp, r7
 8006332:	bc80      	pop	{r7}
 8006334:	4770      	bx	lr

08006336 <chSysUnlockFromISR>:
static inline void chSysUnlockFromISR(void) {
 8006336:	b480      	push	{r7}
 8006338:	b083      	sub	sp, #12
 800633a:	af00      	add	r7, sp, #0
 800633c:	2300      	movs	r3, #0
 800633e:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	f383 8811 	msr	BASEPRI, r3
}
 8006346:	bf00      	nop
}
 8006348:	bf00      	nop
}
 800634a:	bf00      	nop
}
 800634c:	bf00      	nop
 800634e:	370c      	adds	r7, #12
 8006350:	46bd      	mov	sp, r7
 8006352:	bc80      	pop	{r7}
 8006354:	4770      	bx	lr

08006356 <osalSysLockFromISR>:
static inline void osalSysLockFromISR(void) {
 8006356:	b580      	push	{r7, lr}
 8006358:	af00      	add	r7, sp, #0
  chSysLockFromISR();
 800635a:	f7ff ffdc 	bl	8006316 <chSysLockFromISR>
}
 800635e:	bf00      	nop
 8006360:	bd80      	pop	{r7, pc}

08006362 <osalSysUnlockFromISR>:
static inline void osalSysUnlockFromISR(void) {
 8006362:	b580      	push	{r7, lr}
 8006364:	af00      	add	r7, sp, #0
  chSysUnlockFromISR();
 8006366:	f7ff ffe6 	bl	8006336 <chSysUnlockFromISR>
}
 800636a:	bf00      	nop
 800636c:	bd80      	pop	{r7, pc}

0800636e <osalOsTimerHandlerI>:
static inline void osalOsTimerHandlerI(void) {
 800636e:	b580      	push	{r7, lr}
 8006370:	af00      	add	r7, sp, #0
  chSysTimerHandlerI();
 8006372:	f000 fb7b 	bl	8006a6c <chSysTimerHandlerI>
}
 8006376:	bf00      	nop
 8006378:	bd80      	pop	{r7, pc}
	...

0800637c <rccEnableAPB1L>:
__STATIC_INLINE void rccEnableAPB1L(uint32_t mask, bool lp) {
 800637c:	b480      	push	{r7}
 800637e:	b083      	sub	sp, #12
 8006380:	af00      	add	r7, sp, #0
 8006382:	6078      	str	r0, [r7, #4]
 8006384:	460b      	mov	r3, r1
 8006386:	70fb      	strb	r3, [r7, #3]
  RCC_C1->APB1LENR |= mask;
 8006388:	4b12      	ldr	r3, [pc, #72]	; (80063d4 <rccEnableAPB1L+0x58>)
 800638a:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 800638e:	4911      	ldr	r1, [pc, #68]	; (80063d4 <rccEnableAPB1L+0x58>)
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	4313      	orrs	r3, r2
 8006394:	f8c1 30e8 	str.w	r3, [r1, #232]	; 0xe8
  if (lp) {
 8006398:	78fb      	ldrb	r3, [r7, #3]
 800639a:	2b00      	cmp	r3, #0
 800639c:	d008      	beq.n	80063b0 <rccEnableAPB1L+0x34>
    RCC_C1->APB1LLPENR |= mask;
 800639e:	4b0d      	ldr	r3, [pc, #52]	; (80063d4 <rccEnableAPB1L+0x58>)
 80063a0:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
 80063a4:	490b      	ldr	r1, [pc, #44]	; (80063d4 <rccEnableAPB1L+0x58>)
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	4313      	orrs	r3, r2
 80063aa:	f8c1 3110 	str.w	r3, [r1, #272]	; 0x110
 80063ae:	e008      	b.n	80063c2 <rccEnableAPB1L+0x46>
    RCC_C1->APB1LLPENR &= ~mask;
 80063b0:	4b08      	ldr	r3, [pc, #32]	; (80063d4 <rccEnableAPB1L+0x58>)
 80063b2:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	43db      	mvns	r3, r3
 80063ba:	4906      	ldr	r1, [pc, #24]	; (80063d4 <rccEnableAPB1L+0x58>)
 80063bc:	4013      	ands	r3, r2
 80063be:	f8c1 3110 	str.w	r3, [r1, #272]	; 0x110
  (void)RCC_C1->APB1LLPENR;
 80063c2:	4b04      	ldr	r3, [pc, #16]	; (80063d4 <rccEnableAPB1L+0x58>)
 80063c4:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
}
 80063c8:	bf00      	nop
 80063ca:	370c      	adds	r7, #12
 80063cc:	46bd      	mov	sp, r7
 80063ce:	bc80      	pop	{r7}
 80063d0:	4770      	bx	lr
 80063d2:	bf00      	nop
 80063d4:	58024400 	.word	0x58024400

080063d8 <st_lld_init>:
/**
 * @brief   Low level ST driver initialization.
 *
 * @notapi
 */
void st_lld_init(void) {
 80063d8:	b580      	push	{r7, lr}
 80063da:	af00      	add	r7, sp, #0
                "clock rounding error");
  osalDbgAssert(((ST_CLOCK_SRC / OSAL_ST_FREQUENCY) - 1U) < 0x10000,
                "clock prescaler overflow");

  /* Enabling timer clock.*/
  ST_ENABLE_CLOCK();
 80063dc:	2101      	movs	r1, #1
 80063de:	2001      	movs	r0, #1
 80063e0:	f7ff ffcc 	bl	800637c <rccEnableAPB1L>

  /* Enabling the stop mode during debug for this timer.*/
  ST_ENABLE_STOP();
 80063e4:	4b14      	ldr	r3, [pc, #80]	; (8006438 <st_lld_init+0x60>)
 80063e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80063e8:	4a13      	ldr	r2, [pc, #76]	; (8006438 <st_lld_init+0x60>)
 80063ea:	f043 0301 	orr.w	r3, r3, #1
 80063ee:	63d3      	str	r3, [r2, #60]	; 0x3c

  /* Initializing the counter in free running mode.*/
  STM32_ST_TIM->PSC    = (ST_CLOCK_SRC / OSAL_ST_FREQUENCY) - 1;
 80063f0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80063f4:	f644 621f 	movw	r2, #19999	; 0x4e1f
 80063f8:	629a      	str	r2, [r3, #40]	; 0x28
  STM32_ST_TIM->ARR    = ST_ARR_INIT;
 80063fa:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80063fe:	f04f 32ff 	mov.w	r2, #4294967295
 8006402:	62da      	str	r2, [r3, #44]	; 0x2c
  STM32_ST_TIM->CCMR1  = 0;
 8006404:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006408:	2200      	movs	r2, #0
 800640a:	619a      	str	r2, [r3, #24]
  STM32_ST_TIM->CCR[0] = 0;
 800640c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006410:	2200      	movs	r2, #0
 8006412:	635a      	str	r2, [r3, #52]	; 0x34
  STM32_ST_TIM->CCR[2] = 0;
#endif
#if ST_LLD_NUM_ALARMS > 3
  STM32_ST_TIM->CCR[3] = 0;
#endif
  STM32_ST_TIM->DIER   = 0;
 8006414:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006418:	2200      	movs	r2, #0
 800641a:	60da      	str	r2, [r3, #12]
  STM32_ST_TIM->CR2    = 0;
 800641c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006420:	2200      	movs	r2, #0
 8006422:	605a      	str	r2, [r3, #4]
  STM32_ST_TIM->EGR    = TIM_EGR_UG;
 8006424:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006428:	2201      	movs	r2, #1
 800642a:	615a      	str	r2, [r3, #20]
  STM32_ST_TIM->CR1    = TIM_CR1_CEN;
 800642c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006430:	2201      	movs	r2, #1
 8006432:	601a      	str	r2, [r3, #0]
                  SysTick_CTRL_TICKINT_Msk;

  /* IRQ enabled.*/
  nvicSetSystemHandlerPriority(HANDLER_SYSTICK, STM32_ST_IRQ_PRIORITY);
#endif /* OSAL_ST_MODE == OSAL_ST_MODE_PERIODIC */
}
 8006434:	bf00      	nop
 8006436:	bd80      	pop	{r7, pc}
 8006438:	5c001000 	.word	0x5c001000

0800643c <st_lld_serve_interrupt>:

/**
 * @brief   IRQ handling code.
 */
void st_lld_serve_interrupt(void) {
 800643c:	b580      	push	{r7, lr}
 800643e:	b082      	sub	sp, #8
 8006440:	af00      	add	r7, sp, #0
#if OSAL_ST_MODE == OSAL_ST_MODE_FREERUNNING
  uint32_t sr;
  stm32_tim_t *timp = STM32_ST_TIM;
 8006442:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006446:	607b      	str	r3, [r7, #4]

  sr  = timp->SR;
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	691b      	ldr	r3, [r3, #16]
 800644c:	603b      	str	r3, [r7, #0]
  sr &= timp->DIER & STM32_TIM_DIER_IRQ_MASK;
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	68db      	ldr	r3, [r3, #12]
 8006452:	b2db      	uxtb	r3, r3
 8006454:	683a      	ldr	r2, [r7, #0]
 8006456:	4013      	ands	r3, r2
 8006458:	603b      	str	r3, [r7, #0]
  timp->SR = ~sr;
 800645a:	683b      	ldr	r3, [r7, #0]
 800645c:	43da      	mvns	r2, r3
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	611a      	str	r2, [r3, #16]

  if ((sr & TIM_SR_CC1IF) != 0U)
 8006462:	683b      	ldr	r3, [r7, #0]
 8006464:	f003 0302 	and.w	r3, r3, #2
 8006468:	2b00      	cmp	r3, #0
 800646a:	d005      	beq.n	8006478 <st_lld_serve_interrupt+0x3c>
#endif
  {
    osalSysLockFromISR();
 800646c:	f7ff ff73 	bl	8006356 <osalSysLockFromISR>
    osalOsTimerHandlerI();
 8006470:	f7ff ff7d 	bl	800636e <osalOsTimerHandlerI>
    osalSysUnlockFromISR();
 8006474:	f7ff ff75 	bl	8006362 <osalSysUnlockFromISR>
      st_callbacks[3](3U);
    }
  }
#endif
#endif
}
 8006478:	bf00      	nop
 800647a:	3708      	adds	r7, #8
 800647c:	46bd      	mov	sp, r7
 800647e:	bd80      	pop	{r7, pc}

08006480 <chSysLockFromISR>:
static inline void chSysLockFromISR(void) {
 8006480:	b480      	push	{r7}
 8006482:	b083      	sub	sp, #12
 8006484:	af00      	add	r7, sp, #0
 8006486:	2330      	movs	r3, #48	; 0x30
 8006488:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	f383 8811 	msr	BASEPRI, r3
}
 8006490:	bf00      	nop
}
 8006492:	bf00      	nop
}
 8006494:	bf00      	nop
}
 8006496:	bf00      	nop
 8006498:	370c      	adds	r7, #12
 800649a:	46bd      	mov	sp, r7
 800649c:	bc80      	pop	{r7}
 800649e:	4770      	bx	lr

080064a0 <chSysUnlockFromISR>:
static inline void chSysUnlockFromISR(void) {
 80064a0:	b480      	push	{r7}
 80064a2:	b083      	sub	sp, #12
 80064a4:	af00      	add	r7, sp, #0
 80064a6:	2300      	movs	r3, #0
 80064a8:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	f383 8811 	msr	BASEPRI, r3
}
 80064b0:	bf00      	nop
}
 80064b2:	bf00      	nop
}
 80064b4:	bf00      	nop
}
 80064b6:	bf00      	nop
 80064b8:	370c      	adds	r7, #12
 80064ba:	46bd      	mov	sp, r7
 80064bc:	bc80      	pop	{r7}
 80064be:	4770      	bx	lr

080064c0 <osalSysLockFromISR>:
static inline void osalSysLockFromISR(void) {
 80064c0:	b580      	push	{r7, lr}
 80064c2:	af00      	add	r7, sp, #0
  chSysLockFromISR();
 80064c4:	f7ff ffdc 	bl	8006480 <chSysLockFromISR>
}
 80064c8:	bf00      	nop
 80064ca:	bd80      	pop	{r7, pc}

080064cc <osalSysUnlockFromISR>:
static inline void osalSysUnlockFromISR(void) {
 80064cc:	b580      	push	{r7, lr}
 80064ce:	af00      	add	r7, sp, #0
  chSysUnlockFromISR();
 80064d0:	f7ff ffe6 	bl	80064a0 <chSysUnlockFromISR>
}
 80064d4:	bf00      	nop
 80064d6:	bd80      	pop	{r7, pc}

080064d8 <osalEventBroadcastFlagsI>:
                                            eventflags_t flags) {
 80064d8:	b580      	push	{r7, lr}
 80064da:	b082      	sub	sp, #8
 80064dc:	af00      	add	r7, sp, #0
 80064de:	6078      	str	r0, [r7, #4]
 80064e0:	6039      	str	r1, [r7, #0]
  chEvtBroadcastFlagsI(esp, flags);
 80064e2:	6839      	ldr	r1, [r7, #0]
 80064e4:	6878      	ldr	r0, [r7, #4]
 80064e6:	f001 fd18 	bl	8007f1a <chEvtBroadcastFlagsI>
}
 80064ea:	bf00      	nop
 80064ec:	3708      	adds	r7, #8
 80064ee:	46bd      	mov	sp, r7
 80064f0:	bd80      	pop	{r7, pc}

080064f2 <set_error>:
 * @brief   Error handling routine.
 *
 * @param[in] sdp       pointer to a @p SerialDriver object
 * @param[in] isr       USART ISR register value
 */
static void set_error(SerialDriver *sdp, uint32_t isr) {
 80064f2:	b580      	push	{r7, lr}
 80064f4:	b084      	sub	sp, #16
 80064f6:	af00      	add	r7, sp, #0
 80064f8:	6078      	str	r0, [r7, #4]
 80064fa:	6039      	str	r1, [r7, #0]
  eventflags_t sts = 0;
 80064fc:	2300      	movs	r3, #0
 80064fe:	60fb      	str	r3, [r7, #12]

  if (isr & USART_ISR_ORE)
 8006500:	683b      	ldr	r3, [r7, #0]
 8006502:	f003 0308 	and.w	r3, r3, #8
 8006506:	2b00      	cmp	r3, #0
 8006508:	d003      	beq.n	8006512 <set_error+0x20>
    sts |= SD_OVERRUN_ERROR;
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006510:	60fb      	str	r3, [r7, #12]
  if (isr & USART_ISR_PE)
 8006512:	683b      	ldr	r3, [r7, #0]
 8006514:	f003 0301 	and.w	r3, r3, #1
 8006518:	2b00      	cmp	r3, #0
 800651a:	d003      	beq.n	8006524 <set_error+0x32>
    sts |= SD_PARITY_ERROR;
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	f043 0320 	orr.w	r3, r3, #32
 8006522:	60fb      	str	r3, [r7, #12]
  if (isr & USART_ISR_FE)
 8006524:	683b      	ldr	r3, [r7, #0]
 8006526:	f003 0302 	and.w	r3, r3, #2
 800652a:	2b00      	cmp	r3, #0
 800652c:	d003      	beq.n	8006536 <set_error+0x44>
    sts |= SD_FRAMING_ERROR;
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006534:	60fb      	str	r3, [r7, #12]
  if (isr & USART_ISR_NE)
 8006536:	683b      	ldr	r3, [r7, #0]
 8006538:	f003 0304 	and.w	r3, r3, #4
 800653c:	2b00      	cmp	r3, #0
 800653e:	d003      	beq.n	8006548 <set_error+0x56>
    sts |= SD_NOISE_ERROR;
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006546:	60fb      	str	r3, [r7, #12]
  osalSysLockFromISR();
 8006548:	f7ff ffba 	bl	80064c0 <osalSysLockFromISR>
  chnAddFlagsI(sdp, sts);
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	3304      	adds	r3, #4
 8006550:	68f9      	ldr	r1, [r7, #12]
 8006552:	4618      	mov	r0, r3
 8006554:	f7ff ffc0 	bl	80064d8 <osalEventBroadcastFlagsI>
  osalSysUnlockFromISR();
 8006558:	f7ff ffb8 	bl	80064cc <osalSysUnlockFromISR>
}
 800655c:	bf00      	nop
 800655e:	3710      	adds	r7, #16
 8006560:	46bd      	mov	sp, r7
 8006562:	bd80      	pop	{r7, pc}

08006564 <notify1>:

#if STM32_SERIAL_USE_USART1 || defined(__DOXYGEN__)
static void notify1(io_queue_t *qp) {
 8006564:	b480      	push	{r7}
 8006566:	b083      	sub	sp, #12
 8006568:	af00      	add	r7, sp, #0
 800656a:	6078      	str	r0, [r7, #4]

  (void)qp;
  USART1->CR1 |= USART_CR1_TXEIE | USART_CR1_TCIE;
 800656c:	4b05      	ldr	r3, [pc, #20]	; (8006584 <notify1+0x20>)
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	4a04      	ldr	r2, [pc, #16]	; (8006584 <notify1+0x20>)
 8006572:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006576:	6013      	str	r3, [r2, #0]
}
 8006578:	bf00      	nop
 800657a:	370c      	adds	r7, #12
 800657c:	46bd      	mov	sp, r7
 800657e:	bc80      	pop	{r7}
 8006580:	4770      	bx	lr
 8006582:	bf00      	nop
 8006584:	40011000 	.word	0x40011000

08006588 <notify5>:
  UART4->CR1 |= USART_CR1_TXEIE | USART_CR1_TCIE;
}
#endif

#if STM32_SERIAL_USE_UART5 || defined(__DOXYGEN__)
static void notify5(io_queue_t *qp) {
 8006588:	b480      	push	{r7}
 800658a:	b083      	sub	sp, #12
 800658c:	af00      	add	r7, sp, #0
 800658e:	6078      	str	r0, [r7, #4]

  (void)qp;
  UART5->CR1 |= USART_CR1_TXEIE | USART_CR1_TCIE;
 8006590:	4b05      	ldr	r3, [pc, #20]	; (80065a8 <notify5+0x20>)
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	4a04      	ldr	r2, [pc, #16]	; (80065a8 <notify5+0x20>)
 8006596:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800659a:	6013      	str	r3, [r2, #0]
}
 800659c:	bf00      	nop
 800659e:	370c      	adds	r7, #12
 80065a0:	46bd      	mov	sp, r7
 80065a2:	bc80      	pop	{r7}
 80065a4:	4770      	bx	lr
 80065a6:	bf00      	nop
 80065a8:	40005000 	.word	0x40005000

080065ac <sd_lld_init>:
/**
 * @brief   Low level serial driver initialization.
 *
 * @notapi
 */
void sd_lld_init(void) {
 80065ac:	b580      	push	{r7, lr}
 80065ae:	b082      	sub	sp, #8
 80065b0:	af02      	add	r7, sp, #8

#if STM32_SERIAL_USE_USART1
  sdObjectInit(&SD1);
 80065b2:	481a      	ldr	r0, [pc, #104]	; (800661c <sd_lld_init+0x70>)
 80065b4:	f7fb fb3a 	bl	8001c2c <sdObjectInit>
  iqObjectInit(&SD1.iqueue, sd_in_buf1, sizeof sd_in_buf1, NULL, &SD1);
 80065b8:	4b18      	ldr	r3, [pc, #96]	; (800661c <sd_lld_init+0x70>)
 80065ba:	9300      	str	r3, [sp, #0]
 80065bc:	2300      	movs	r3, #0
 80065be:	2210      	movs	r2, #16
 80065c0:	4917      	ldr	r1, [pc, #92]	; (8006620 <sd_lld_init+0x74>)
 80065c2:	4818      	ldr	r0, [pc, #96]	; (8006624 <sd_lld_init+0x78>)
 80065c4:	f7fa ffc7 	bl	8001556 <iqObjectInit>
  oqObjectInit(&SD1.oqueue, sd_out_buf1, sizeof sd_out_buf1, notify1, &SD1);
 80065c8:	4b14      	ldr	r3, [pc, #80]	; (800661c <sd_lld_init+0x70>)
 80065ca:	9300      	str	r3, [sp, #0]
 80065cc:	4b16      	ldr	r3, [pc, #88]	; (8006628 <sd_lld_init+0x7c>)
 80065ce:	2210      	movs	r2, #16
 80065d0:	4916      	ldr	r1, [pc, #88]	; (800662c <sd_lld_init+0x80>)
 80065d2:	4817      	ldr	r0, [pc, #92]	; (8006630 <sd_lld_init+0x84>)
 80065d4:	f7fb f8a1 	bl	800171a <oqObjectInit>
  SD1.usart = USART1;
 80065d8:	4b10      	ldr	r3, [pc, #64]	; (800661c <sd_lld_init+0x70>)
 80065da:	4a16      	ldr	r2, [pc, #88]	; (8006634 <sd_lld_init+0x88>)
 80065dc:	655a      	str	r2, [r3, #84]	; 0x54
  SD1.clock = STM32_USART1CLK;
 80065de:	4b0f      	ldr	r3, [pc, #60]	; (800661c <sd_lld_init+0x70>)
 80065e0:	4a15      	ldr	r2, [pc, #84]	; (8006638 <sd_lld_init+0x8c>)
 80065e2:	659a      	str	r2, [r3, #88]	; 0x58
  nvicEnableVector(STM32_UART4_NUMBER, STM32_SERIAL_UART4_PRIORITY);
#endif
#endif

#if STM32_SERIAL_USE_UART5
  sdObjectInit(&SD5);
 80065e4:	4815      	ldr	r0, [pc, #84]	; (800663c <sd_lld_init+0x90>)
 80065e6:	f7fb fb21 	bl	8001c2c <sdObjectInit>
  iqObjectInit(&SD5.iqueue, sd_in_buf5, sizeof sd_in_buf5, NULL, &SD5);
 80065ea:	4b14      	ldr	r3, [pc, #80]	; (800663c <sd_lld_init+0x90>)
 80065ec:	9300      	str	r3, [sp, #0]
 80065ee:	2300      	movs	r3, #0
 80065f0:	2210      	movs	r2, #16
 80065f2:	4913      	ldr	r1, [pc, #76]	; (8006640 <sd_lld_init+0x94>)
 80065f4:	4813      	ldr	r0, [pc, #76]	; (8006644 <sd_lld_init+0x98>)
 80065f6:	f7fa ffae 	bl	8001556 <iqObjectInit>
  oqObjectInit(&SD5.oqueue, sd_out_buf5, sizeof sd_out_buf5, notify5, &SD5);
 80065fa:	4b10      	ldr	r3, [pc, #64]	; (800663c <sd_lld_init+0x90>)
 80065fc:	9300      	str	r3, [sp, #0]
 80065fe:	4b12      	ldr	r3, [pc, #72]	; (8006648 <sd_lld_init+0x9c>)
 8006600:	2210      	movs	r2, #16
 8006602:	4912      	ldr	r1, [pc, #72]	; (800664c <sd_lld_init+0xa0>)
 8006604:	4812      	ldr	r0, [pc, #72]	; (8006650 <sd_lld_init+0xa4>)
 8006606:	f7fb f888 	bl	800171a <oqObjectInit>
  SD5.usart = UART5;
 800660a:	4b0c      	ldr	r3, [pc, #48]	; (800663c <sd_lld_init+0x90>)
 800660c:	4a11      	ldr	r2, [pc, #68]	; (8006654 <sd_lld_init+0xa8>)
 800660e:	655a      	str	r2, [r3, #84]	; 0x54
  SD5.clock = STM32_UART5CLK;
 8006610:	4b0a      	ldr	r3, [pc, #40]	; (800663c <sd_lld_init+0x90>)
 8006612:	4a09      	ldr	r2, [pc, #36]	; (8006638 <sd_lld_init+0x8c>)
 8006614:	659a      	str	r2, [r3, #88]	; 0x58
  LPSD1.clock = STM32_LPUART1CLK;
#if !defined(STM32_LPUART1_SUPPRESS_ISR) && defined(STM32_LPUART1_NUMBER)
  nvicEnableVector(STM32_LPUART1_NUMBER, STM32_SERIAL_LPUART1_PRIORITY);
#endif
#endif
}
 8006616:	bf00      	nop
 8006618:	46bd      	mov	sp, r7
 800661a:	bd80      	pop	{r7, pc}
 800661c:	240008dc 	.word	0x240008dc
 8006620:	2400099c 	.word	0x2400099c
 8006624:	240008e8 	.word	0x240008e8
 8006628:	08006565 	.word	0x08006565
 800662c:	240009ac 	.word	0x240009ac
 8006630:	2400090c 	.word	0x2400090c
 8006634:	40011000 	.word	0x40011000
 8006638:	05f5e100 	.word	0x05f5e100
 800663c:	2400093c 	.word	0x2400093c
 8006640:	240009bc 	.word	0x240009bc
 8006644:	24000948 	.word	0x24000948
 8006648:	08006589 	.word	0x08006589
 800664c:	240009cc 	.word	0x240009cc
 8006650:	2400096c 	.word	0x2400096c
 8006654:	40005000 	.word	0x40005000

08006658 <sd_lld_serve_interrupt>:
/**
 * @brief   Common IRQ handler.
 *
 * @param[in] sdp       communication channel associated to the USART
 */
void sd_lld_serve_interrupt(SerialDriver *sdp) {
 8006658:	b580      	push	{r7, lr}
 800665a:	b086      	sub	sp, #24
 800665c:	af00      	add	r7, sp, #0
 800665e:	6078      	str	r0, [r7, #4]
  USART_TypeDef *u = sdp->usart;
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006664:	60fb      	str	r3, [r7, #12]
  uint32_t cr1;
  uint32_t isr;

  /* Reading and clearing status.*/
  isr = u->ISR;
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	69db      	ldr	r3, [r3, #28]
 800666a:	613b      	str	r3, [r7, #16]
  u->ICR = isr;
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	693a      	ldr	r2, [r7, #16]
 8006670:	621a      	str	r2, [r3, #32]

  /* Error condition detection.*/
  if (isr & (USART_ISR_ORE | USART_ISR_NE | USART_ISR_FE  | USART_ISR_PE))
 8006672:	693b      	ldr	r3, [r7, #16]
 8006674:	f003 030f 	and.w	r3, r3, #15
 8006678:	2b00      	cmp	r3, #0
 800667a:	d003      	beq.n	8006684 <sd_lld_serve_interrupt+0x2c>
    set_error(sdp, isr);
 800667c:	6939      	ldr	r1, [r7, #16]
 800667e:	6878      	ldr	r0, [r7, #4]
 8006680:	f7ff ff37 	bl	80064f2 <set_error>

  /* Special case, LIN break detection.*/
  if (isr & USART_ISR_LBDF) {
 8006684:	693b      	ldr	r3, [r7, #16]
 8006686:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800668a:	2b00      	cmp	r3, #0
 800668c:	d01e      	beq.n	80066cc <sd_lld_serve_interrupt+0x74>
    osalSysLockFromISR();
 800668e:	f7ff ff17 	bl	80064c0 <osalSysLockFromISR>
    chnAddFlagsI(sdp, SD_BREAK_DETECTED);
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	3304      	adds	r3, #4
 8006696:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800669a:	4618      	mov	r0, r3
 800669c:	f7ff ff1c 	bl	80064d8 <osalEventBroadcastFlagsI>
    osalSysUnlockFromISR();
 80066a0:	f7ff ff14 	bl	80064cc <osalSysUnlockFromISR>
  /* Data available, note it is a while in order to handle two situations:
     1) Another byte arrived after removing the previous one, this would cause
        an extra interrupt to serve.
     2) FIFO mode is enabled on devices that support it, we need to empty
        the FIFO.*/
  while (isr & USART_ISR_RXNE) {
 80066a4:	e012      	b.n	80066cc <sd_lld_serve_interrupt+0x74>
    osalSysLockFromISR();
 80066a6:	f7ff ff0b 	bl	80064c0 <osalSysLockFromISR>
    sdIncomingDataI(sdp, (uint8_t)u->RDR & sdp->rxmask);
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066ae:	b2da      	uxtb	r2, r3
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80066b6:	4013      	ands	r3, r2
 80066b8:	b2db      	uxtb	r3, r3
 80066ba:	4619      	mov	r1, r3
 80066bc:	6878      	ldr	r0, [r7, #4]
 80066be:	f7fb facb 	bl	8001c58 <sdIncomingDataI>
    osalSysUnlockFromISR();
 80066c2:	f7ff ff03 	bl	80064cc <osalSysUnlockFromISR>

    isr = u->ISR;
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	69db      	ldr	r3, [r3, #28]
 80066ca:	613b      	str	r3, [r7, #16]
  while (isr & USART_ISR_RXNE) {
 80066cc:	693b      	ldr	r3, [r7, #16]
 80066ce:	f003 0320 	and.w	r3, r3, #32
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d1e7      	bne.n	80066a6 <sd_lld_serve_interrupt+0x4e>
  }

  /* Caching CR1.*/
  cr1 = u->CR1;
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	617b      	str	r3, [r7, #20]
     situations:
     1) The data registers has been emptied immediately after writing it, this
        would cause an extra interrupt to serve.
     2) FIFO mode is enabled on devices that support it, we need to fill
        the FIFO.*/
  if (cr1 & USART_CR1_TXEIE) {
 80066dc:	697b      	ldr	r3, [r7, #20]
 80066de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d025      	beq.n	8006732 <sd_lld_serve_interrupt+0xda>
    while (isr & USART_ISR_TXE) {
 80066e6:	e01f      	b.n	8006728 <sd_lld_serve_interrupt+0xd0>
      msg_t b;

      osalSysLockFromISR();
 80066e8:	f7ff feea 	bl	80064c0 <osalSysLockFromISR>
      b = oqGetI(&sdp->oqueue);
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	3330      	adds	r3, #48	; 0x30
 80066f0:	4618      	mov	r0, r3
 80066f2:	f7fb f878 	bl	80017e6 <oqGetI>
 80066f6:	60b8      	str	r0, [r7, #8]
      if (b < MSG_OK) {
 80066f8:	68bb      	ldr	r3, [r7, #8]
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	da0c      	bge.n	8006718 <sd_lld_serve_interrupt+0xc0>
        chnAddFlagsI(sdp, CHN_OUTPUT_EMPTY);
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	3304      	adds	r3, #4
 8006702:	2108      	movs	r1, #8
 8006704:	4618      	mov	r0, r3
 8006706:	f7ff fee7 	bl	80064d8 <osalEventBroadcastFlagsI>
        cr1 &= ~USART_CR1_TXEIE;
 800670a:	697b      	ldr	r3, [r7, #20]
 800670c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006710:	617b      	str	r3, [r7, #20]
        osalSysUnlockFromISR();
 8006712:	f7ff fedb 	bl	80064cc <osalSysUnlockFromISR>
        break;
 8006716:	e00c      	b.n	8006732 <sd_lld_serve_interrupt+0xda>
      }
      u->TDR = b;
 8006718:	68ba      	ldr	r2, [r7, #8]
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	629a      	str	r2, [r3, #40]	; 0x28
      osalSysUnlockFromISR();
 800671e:	f7ff fed5 	bl	80064cc <osalSysUnlockFromISR>

      isr = u->ISR;
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	69db      	ldr	r3, [r3, #28]
 8006726:	613b      	str	r3, [r7, #16]
    while (isr & USART_ISR_TXE) {
 8006728:	693b      	ldr	r3, [r7, #16]
 800672a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800672e:	2b00      	cmp	r3, #0
 8006730:	d1da      	bne.n	80066e8 <sd_lld_serve_interrupt+0x90>
    }
  }

  /* Physical transmission end.*/
  if ((cr1 & USART_CR1_TCIE) && (isr & USART_ISR_TC)) {
 8006732:	697b      	ldr	r3, [r7, #20]
 8006734:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006738:	2b00      	cmp	r3, #0
 800673a:	d024      	beq.n	8006786 <sd_lld_serve_interrupt+0x12e>
 800673c:	693b      	ldr	r3, [r7, #16]
 800673e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006742:	2b00      	cmp	r3, #0
 8006744:	d01f      	beq.n	8006786 <sd_lld_serve_interrupt+0x12e>
    osalSysLockFromISR();
 8006746:	f7ff febb 	bl	80064c0 <osalSysLockFromISR>
    if (oqIsEmptyI(&sdp->oqueue)) {
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006752:	429a      	cmp	r2, r3
 8006754:	d105      	bne.n	8006762 <sd_lld_serve_interrupt+0x10a>
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800675a:	2b00      	cmp	r3, #0
 800675c:	d001      	beq.n	8006762 <sd_lld_serve_interrupt+0x10a>
 800675e:	2301      	movs	r3, #1
 8006760:	e000      	b.n	8006764 <sd_lld_serve_interrupt+0x10c>
 8006762:	2300      	movs	r3, #0
 8006764:	f003 0301 	and.w	r3, r3, #1
 8006768:	b2db      	uxtb	r3, r3
 800676a:	2b00      	cmp	r3, #0
 800676c:	d009      	beq.n	8006782 <sd_lld_serve_interrupt+0x12a>
      chnAddFlagsI(sdp, CHN_TRANSMISSION_END);
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	3304      	adds	r3, #4
 8006772:	2110      	movs	r1, #16
 8006774:	4618      	mov	r0, r3
 8006776:	f7ff feaf 	bl	80064d8 <osalEventBroadcastFlagsI>
      cr1 &= ~USART_CR1_TCIE;
 800677a:	697b      	ldr	r3, [r7, #20]
 800677c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006780:	617b      	str	r3, [r7, #20]
    }
    osalSysUnlockFromISR();
 8006782:	f7ff fea3 	bl	80064cc <osalSysUnlockFromISR>
  }

  /* Writing CR1 once.*/
  u->CR1 = cr1;
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	697a      	ldr	r2, [r7, #20]
 800678a:	601a      	str	r2, [r3, #0]
}
 800678c:	bf00      	nop
 800678e:	3718      	adds	r7, #24
 8006790:	46bd      	mov	sp, r7
 8006792:	bd80      	pop	{r7, pc}

08006794 <__rccResetAHB4>:
__STATIC_INLINE void __rccResetAHB4(uint32_t mask) {
 8006794:	b480      	push	{r7}
 8006796:	b083      	sub	sp, #12
 8006798:	af00      	add	r7, sp, #0
 800679a:	6078      	str	r0, [r7, #4]
  RCC->AHB4RSTR |= mask;
 800679c:	4b0c      	ldr	r3, [pc, #48]	; (80067d0 <__rccResetAHB4+0x3c>)
 800679e:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80067a2:	490b      	ldr	r1, [pc, #44]	; (80067d0 <__rccResetAHB4+0x3c>)
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	4313      	orrs	r3, r2
 80067a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  RCC->AHB4RSTR &= ~mask;
 80067ac:	4b08      	ldr	r3, [pc, #32]	; (80067d0 <__rccResetAHB4+0x3c>)
 80067ae:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	43db      	mvns	r3, r3
 80067b6:	4906      	ldr	r1, [pc, #24]	; (80067d0 <__rccResetAHB4+0x3c>)
 80067b8:	4013      	ands	r3, r2
 80067ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  (void)RCC->AHB4RSTR;
 80067be:	4b04      	ldr	r3, [pc, #16]	; (80067d0 <__rccResetAHB4+0x3c>)
 80067c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
}
 80067c4:	bf00      	nop
 80067c6:	370c      	adds	r7, #12
 80067c8:	46bd      	mov	sp, r7
 80067ca:	bc80      	pop	{r7}
 80067cc:	4770      	bx	lr
 80067ce:	bf00      	nop
 80067d0:	58024400 	.word	0x58024400

080067d4 <rccEnableAHB4>:
 * @param[in] mask              mask of peripherals to be enabled
 * @param[in] lp                low power enable flag
 *
 * @api
 */
__STATIC_INLINE void rccEnableAHB4(uint32_t mask, bool lp) {
 80067d4:	b480      	push	{r7}
 80067d6:	b083      	sub	sp, #12
 80067d8:	af00      	add	r7, sp, #0
 80067da:	6078      	str	r0, [r7, #4]
 80067dc:	460b      	mov	r3, r1
 80067de:	70fb      	strb	r3, [r7, #3]

#if STM32_TARGET_CORE == 1
  /* Allocating and enabling the peripherals.*/
  RCC_C1->AHB4ENR |= mask;
 80067e0:	4b12      	ldr	r3, [pc, #72]	; (800682c <rccEnableAHB4+0x58>)
 80067e2:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80067e6:	4911      	ldr	r1, [pc, #68]	; (800682c <rccEnableAHB4+0x58>)
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	4313      	orrs	r3, r2
 80067ec:	f8c1 30e0 	str.w	r3, [r1, #224]	; 0xe0
  if (lp) {
 80067f0:	78fb      	ldrb	r3, [r7, #3]
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d008      	beq.n	8006808 <rccEnableAHB4+0x34>
    RCC_C1->AHB4LPENR |= mask;
 80067f6:	4b0d      	ldr	r3, [pc, #52]	; (800682c <rccEnableAHB4+0x58>)
 80067f8:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 80067fc:	490b      	ldr	r1, [pc, #44]	; (800682c <rccEnableAHB4+0x58>)
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	4313      	orrs	r3, r2
 8006802:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
 8006806:	e008      	b.n	800681a <rccEnableAHB4+0x46>
  }
  else {
    RCC_C1->AHB4LPENR &= ~mask;
 8006808:	4b08      	ldr	r3, [pc, #32]	; (800682c <rccEnableAHB4+0x58>)
 800680a:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	43db      	mvns	r3, r3
 8006812:	4906      	ldr	r1, [pc, #24]	; (800682c <rccEnableAHB4+0x58>)
 8006814:	4013      	ands	r3, r2
 8006816:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
  }
  (void)RCC_C1->AHB4LPENR;
 800681a:	4b04      	ldr	r3, [pc, #16]	; (800682c <rccEnableAHB4+0x58>)
 800681c:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
  else {
    RCC_C2->AHB4LPENR &= ~mask;
  }
  (void)RCC_C2->AHB4LPENR;
#endif
}
 8006820:	bf00      	nop
 8006822:	370c      	adds	r7, #12
 8006824:	46bd      	mov	sp, r7
 8006826:	bc80      	pop	{r7}
 8006828:	4770      	bx	lr
 800682a:	bf00      	nop
 800682c:	58024400 	.word	0x58024400

08006830 <gpio_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static void gpio_init(stm32_gpio_t *gpiop, const gpio_setup_t *config) {
 8006830:	b480      	push	{r7}
 8006832:	b083      	sub	sp, #12
 8006834:	af00      	add	r7, sp, #0
 8006836:	6078      	str	r0, [r7, #4]
 8006838:	6039      	str	r1, [r7, #0]

  gpiop->OTYPER  = config->otyper;
 800683a:	683b      	ldr	r3, [r7, #0]
 800683c:	685a      	ldr	r2, [r3, #4]
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	605a      	str	r2, [r3, #4]
  gpiop->OSPEEDR = config->ospeedr;
 8006842:	683b      	ldr	r3, [r7, #0]
 8006844:	689a      	ldr	r2, [r3, #8]
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	609a      	str	r2, [r3, #8]
  gpiop->PUPDR   = config->pupdr;
 800684a:	683b      	ldr	r3, [r7, #0]
 800684c:	68da      	ldr	r2, [r3, #12]
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	60da      	str	r2, [r3, #12]
  gpiop->ODR     = config->odr;
 8006852:	683b      	ldr	r3, [r7, #0]
 8006854:	691a      	ldr	r2, [r3, #16]
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	615a      	str	r2, [r3, #20]
  gpiop->AFRL    = config->afrl;
 800685a:	683b      	ldr	r3, [r7, #0]
 800685c:	695a      	ldr	r2, [r3, #20]
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	621a      	str	r2, [r3, #32]
  gpiop->AFRH    = config->afrh;
 8006862:	683b      	ldr	r3, [r7, #0]
 8006864:	699a      	ldr	r2, [r3, #24]
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	625a      	str	r2, [r3, #36]	; 0x24
  gpiop->MODER   = config->moder;
 800686a:	683b      	ldr	r3, [r7, #0]
 800686c:	681a      	ldr	r2, [r3, #0]
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	601a      	str	r2, [r3, #0]
}
 8006872:	bf00      	nop
 8006874:	370c      	adds	r7, #12
 8006876:	46bd      	mov	sp, r7
 8006878:	bc80      	pop	{r7}
 800687a:	4770      	bx	lr

0800687c <stm32_gpio_init>:

static void stm32_gpio_init(void) {
 800687c:	b580      	push	{r7, lr}
 800687e:	af00      	add	r7, sp, #0

  /* Enabling GPIO-related clocks, the mask comes from the
     registry header file.*/
  __rccResetAHB4(STM32_GPIO_EN_MASK);
 8006880:	f240 70ff 	movw	r0, #2047	; 0x7ff
 8006884:	f7ff ff86 	bl	8006794 <__rccResetAHB4>
  rccEnableAHB4(STM32_GPIO_EN_MASK, true);
 8006888:	2101      	movs	r1, #1
 800688a:	f240 70ff 	movw	r0, #2047	; 0x7ff
 800688e:	f7ff ffa1 	bl	80067d4 <rccEnableAHB4>

  /* Initializing all the defined GPIO ports.*/
#if STM32_HAS_GPIOA
  gpio_init(GPIOA, &gpio_default_config.PAData);
 8006892:	4917      	ldr	r1, [pc, #92]	; (80068f0 <stm32_gpio_init+0x74>)
 8006894:	4817      	ldr	r0, [pc, #92]	; (80068f4 <stm32_gpio_init+0x78>)
 8006896:	f7ff ffcb 	bl	8006830 <gpio_init>
#endif
#if STM32_HAS_GPIOB
  gpio_init(GPIOB, &gpio_default_config.PBData);
 800689a:	4917      	ldr	r1, [pc, #92]	; (80068f8 <stm32_gpio_init+0x7c>)
 800689c:	4817      	ldr	r0, [pc, #92]	; (80068fc <stm32_gpio_init+0x80>)
 800689e:	f7ff ffc7 	bl	8006830 <gpio_init>
#endif
#if STM32_HAS_GPIOC
  gpio_init(GPIOC, &gpio_default_config.PCData);
 80068a2:	4917      	ldr	r1, [pc, #92]	; (8006900 <stm32_gpio_init+0x84>)
 80068a4:	4817      	ldr	r0, [pc, #92]	; (8006904 <stm32_gpio_init+0x88>)
 80068a6:	f7ff ffc3 	bl	8006830 <gpio_init>
#endif
#if STM32_HAS_GPIOD
  gpio_init(GPIOD, &gpio_default_config.PDData);
 80068aa:	4917      	ldr	r1, [pc, #92]	; (8006908 <stm32_gpio_init+0x8c>)
 80068ac:	4817      	ldr	r0, [pc, #92]	; (800690c <stm32_gpio_init+0x90>)
 80068ae:	f7ff ffbf 	bl	8006830 <gpio_init>
#endif
#if STM32_HAS_GPIOE
  gpio_init(GPIOE, &gpio_default_config.PEData);
 80068b2:	4917      	ldr	r1, [pc, #92]	; (8006910 <stm32_gpio_init+0x94>)
 80068b4:	4817      	ldr	r0, [pc, #92]	; (8006914 <stm32_gpio_init+0x98>)
 80068b6:	f7ff ffbb 	bl	8006830 <gpio_init>
#endif
#if STM32_HAS_GPIOF
  gpio_init(GPIOF, &gpio_default_config.PFData);
 80068ba:	4917      	ldr	r1, [pc, #92]	; (8006918 <stm32_gpio_init+0x9c>)
 80068bc:	4817      	ldr	r0, [pc, #92]	; (800691c <stm32_gpio_init+0xa0>)
 80068be:	f7ff ffb7 	bl	8006830 <gpio_init>
#endif
#if STM32_HAS_GPIOG
  gpio_init(GPIOG, &gpio_default_config.PGData);
 80068c2:	4917      	ldr	r1, [pc, #92]	; (8006920 <stm32_gpio_init+0xa4>)
 80068c4:	4817      	ldr	r0, [pc, #92]	; (8006924 <stm32_gpio_init+0xa8>)
 80068c6:	f7ff ffb3 	bl	8006830 <gpio_init>
#endif
#if STM32_HAS_GPIOH
  gpio_init(GPIOH, &gpio_default_config.PHData);
 80068ca:	4917      	ldr	r1, [pc, #92]	; (8006928 <stm32_gpio_init+0xac>)
 80068cc:	4817      	ldr	r0, [pc, #92]	; (800692c <stm32_gpio_init+0xb0>)
 80068ce:	f7ff ffaf 	bl	8006830 <gpio_init>
#endif
#if STM32_HAS_GPIOI
  gpio_init(GPIOI, &gpio_default_config.PIData);
 80068d2:	4917      	ldr	r1, [pc, #92]	; (8006930 <stm32_gpio_init+0xb4>)
 80068d4:	4817      	ldr	r0, [pc, #92]	; (8006934 <stm32_gpio_init+0xb8>)
 80068d6:	f7ff ffab 	bl	8006830 <gpio_init>
#endif
#if STM32_HAS_GPIOJ
  gpio_init(GPIOJ, &gpio_default_config.PJData);
 80068da:	4917      	ldr	r1, [pc, #92]	; (8006938 <stm32_gpio_init+0xbc>)
 80068dc:	4817      	ldr	r0, [pc, #92]	; (800693c <stm32_gpio_init+0xc0>)
 80068de:	f7ff ffa7 	bl	8006830 <gpio_init>
#endif
#if STM32_HAS_GPIOK
  gpio_init(GPIOK, &gpio_default_config.PKData);
 80068e2:	4917      	ldr	r1, [pc, #92]	; (8006940 <stm32_gpio_init+0xc4>)
 80068e4:	4817      	ldr	r0, [pc, #92]	; (8006944 <stm32_gpio_init+0xc8>)
 80068e6:	f7ff ffa3 	bl	8006830 <gpio_init>
#endif
}
 80068ea:	bf00      	nop
 80068ec:	bd80      	pop	{r7, pc}
 80068ee:	bf00      	nop
 80068f0:	0800f158 	.word	0x0800f158
 80068f4:	58020000 	.word	0x58020000
 80068f8:	0800f174 	.word	0x0800f174
 80068fc:	58020400 	.word	0x58020400
 8006900:	0800f190 	.word	0x0800f190
 8006904:	58020800 	.word	0x58020800
 8006908:	0800f1ac 	.word	0x0800f1ac
 800690c:	58020c00 	.word	0x58020c00
 8006910:	0800f1c8 	.word	0x0800f1c8
 8006914:	58021000 	.word	0x58021000
 8006918:	0800f1e4 	.word	0x0800f1e4
 800691c:	58021400 	.word	0x58021400
 8006920:	0800f200 	.word	0x0800f200
 8006924:	58021800 	.word	0x58021800
 8006928:	0800f21c 	.word	0x0800f21c
 800692c:	58021c00 	.word	0x58021c00
 8006930:	0800f238 	.word	0x0800f238
 8006934:	58022000 	.word	0x58022000
 8006938:	0800f254 	.word	0x0800f254
 800693c:	58022400 	.word	0x58022400
 8006940:	0800f270 	.word	0x0800f270
 8006944:	58022800 	.word	0x58022800

08006948 <__early_init>:
/**
 * @brief   Early initialization code.
 * @details GPIO ports and system clocks are initialized before everything
 *          else.
 */
void __early_init(void) {
 8006948:	b580      	push	{r7, lr}
 800694a:	af00      	add	r7, sp, #0

  stm32_gpio_init();
 800694c:	f7ff ff96 	bl	800687c <stm32_gpio_init>
  stm32_clock_init();
 8006950:	f7fc fbc2 	bl	80030d8 <stm32_clock_init>
}
 8006954:	bf00      	nop
 8006956:	bd80      	pop	{r7, pc}

08006958 <boardInit>:

/**
 * @brief   Board-specific initialization code.
 * @note    You can add your board-specific code here.
 */
void boardInit(void) {
 8006958:	b480      	push	{r7}
 800695a:	af00      	add	r7, sp, #0
}
 800695c:	bf00      	nop
 800695e:	46bd      	mov	sp, r7
 8006960:	bc80      	pop	{r7}
 8006962:	4770      	bx	lr

08006964 <__tm_calibration_object_init>:
 *
 * @param[out] tcp      pointer to the @p tm_calibration_t structure
 *
 * @notapi
 */
static inline void __tm_calibration_object_init(tm_calibration_t *tcp) {
 8006964:	b580      	push	{r7, lr}
 8006966:	b08a      	sub	sp, #40	; 0x28
 8006968:	af00      	add	r7, sp, #0
 800696a:	6078      	str	r0, [r7, #4]
  time_measurement_t tm;

  /* Time Measurement subsystem calibration, it does a null measurement
     and calculates the call overhead which is subtracted to real
     measurements.*/
  tcp->offset = (rtcnt_t)0;
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	2200      	movs	r2, #0
 8006970:	601a      	str	r2, [r3, #0]
  chTMObjectInit(&tm);
 8006972:	f107 0308 	add.w	r3, r7, #8
 8006976:	4618      	mov	r0, r3
 8006978:	f001 fa41 	bl	8007dfe <chTMObjectInit>
  i = TM_CALIBRATION_LOOP;
 800697c:	2304      	movs	r3, #4
 800697e:	627b      	str	r3, [r7, #36]	; 0x24
  do {
    chTMStartMeasurementX(&tm);
 8006980:	f107 0308 	add.w	r3, r7, #8
 8006984:	4618      	mov	r0, r3
 8006986:	f001 fa57 	bl	8007e38 <chTMStartMeasurementX>
    chTMStopMeasurementX(&tm);
 800698a:	f107 0308 	add.w	r3, r7, #8
 800698e:	4618      	mov	r0, r3
 8006990:	f001 fa62 	bl	8007e58 <chTMStopMeasurementX>
    i--;
 8006994:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006996:	3b01      	subs	r3, #1
 8006998:	627b      	str	r3, [r7, #36]	; 0x24
  } while (i > 0U);
 800699a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800699c:	2b00      	cmp	r3, #0
 800699e:	d1ef      	bne.n	8006980 <__tm_calibration_object_init+0x1c>
  tcp->offset = tm.best;
 80069a0:	68ba      	ldr	r2, [r7, #8]
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	601a      	str	r2, [r3, #0]
}
 80069a6:	bf00      	nop
 80069a8:	3728      	adds	r7, #40	; 0x28
 80069aa:	46bd      	mov	sp, r7
 80069ac:	bd80      	pop	{r7, pc}

080069ae <chSysUnlock>:
static inline void chSysUnlock(void) {
 80069ae:	b480      	push	{r7}
 80069b0:	b083      	sub	sp, #12
 80069b2:	af00      	add	r7, sp, #0
 80069b4:	2300      	movs	r3, #0
 80069b6:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	f383 8811 	msr	BASEPRI, r3
}
 80069be:	bf00      	nop
}
 80069c0:	bf00      	nop
}
 80069c2:	bf00      	nop
 80069c4:	370c      	adds	r7, #12
 80069c6:	46bd      	mov	sp, r7
 80069c8:	bc80      	pop	{r7}
 80069ca:	4770      	bx	lr

080069cc <__oslib_init>:
/**
 * @brief   Initialization of all library modules.
 *
 * @notapi
 */
static inline void __oslib_init(void) {
 80069cc:	b580      	push	{r7, lr}
 80069ce:	af00      	add	r7, sp, #0

#if CH_CFG_USE_MEMCORE == TRUE
  __core_init();
 80069d0:	f001 faee 	bl	8007fb0 <__core_init>
#endif
#if CH_CFG_USE_HEAP == TRUE
  __heap_init();
 80069d4:	f001 fb82 	bl	80080dc <__heap_init>
#endif
#if CH_CFG_USE_FACTORY == TRUE
  __factory_init();
 80069d8:	f001 fbda 	bl	8008190 <__factory_init>
#endif
}
 80069dc:	bf00      	nop
 80069de:	bd80      	pop	{r7, pc}

080069e0 <chSysInit>:
 *          interrupts are enabled.
 * @post    the system is in @p ch_sys_running state.
 *
 * @special
 */
void chSysInit(void) {
 80069e0:	b580      	push	{r7, lr}
 80069e2:	b082      	sub	sp, #8
 80069e4:	af00      	add	r7, sp, #0
  unsigned i;

  /* System object initialization.*/
  ch_system.state = ch_sys_initializing;
 80069e6:	4b12      	ldr	r3, [pc, #72]	; (8006a30 <chSysInit+0x50>)
 80069e8:	2201      	movs	r2, #1
 80069ea:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < (unsigned)PORT_CORES_NUMBER; i++) {
 80069ec:	2300      	movs	r3, #0
 80069ee:	607b      	str	r3, [r7, #4]
 80069f0:	e008      	b.n	8006a04 <chSysInit+0x24>
    ch_system.instances[i] = NULL;
 80069f2:	4a0f      	ldr	r2, [pc, #60]	; (8006a30 <chSysInit+0x50>)
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	009b      	lsls	r3, r3, #2
 80069f8:	4413      	add	r3, r2
 80069fa:	2200      	movs	r2, #0
 80069fc:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < (unsigned)PORT_CORES_NUMBER; i++) {
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	3301      	adds	r3, #1
 8006a02:	607b      	str	r3, [r7, #4]
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d0f3      	beq.n	80069f2 <chSysInit+0x12>
  }

#if CH_CFG_USE_TM == TRUE
  /* Time Measurement calibration.*/
  __tm_calibration_object_init(&ch_system.tmc);
 8006a0a:	480a      	ldr	r0, [pc, #40]	; (8006a34 <chSysInit+0x54>)
 8006a0c:	f7ff ffaa 	bl	8006964 <__tm_calibration_object_init>

  /* User system initialization hook.*/
  CH_CFG_SYSTEM_INIT_HOOK();

  /* OS library modules.*/
  __oslib_init();
 8006a10:	f7ff ffdc 	bl	80069cc <__oslib_init>

  /* Initializing default OS instance.*/
  chInstanceObjectInit(&ch0, &ch_core0_cfg);
 8006a14:	4908      	ldr	r1, [pc, #32]	; (8006a38 <chSysInit+0x58>)
 8006a16:	4809      	ldr	r0, [pc, #36]	; (8006a3c <chSysInit+0x5c>)
 8006a18:	f000 ff4e 	bl	80078b8 <chInstanceObjectInit>

  /* It is alive now.*/
  ch_system.state = ch_sys_running;
 8006a1c:	4b04      	ldr	r3, [pc, #16]	; (8006a30 <chSysInit+0x50>)
 8006a1e:	2202      	movs	r2, #2
 8006a20:	701a      	strb	r2, [r3, #0]
  chSysUnlock();
 8006a22:	f7ff ffc4 	bl	80069ae <chSysUnlock>
}
 8006a26:	bf00      	nop
 8006a28:	3708      	adds	r7, #8
 8006a2a:	46bd      	mov	sp, r7
 8006a2c:	bd80      	pop	{r7, pc}
 8006a2e:	bf00      	nop
 8006a30:	240009dc 	.word	0x240009dc
 8006a34:	240009e4 	.word	0x240009e4
 8006a38:	0800f28c 	.word	0x0800f28c
 8006a3c:	240009e8 	.word	0x240009e8

08006a40 <chSysHalt>:
 *
 * @param[in] reason        pointer to an error string
 *
 * @special
 */
void chSysHalt(const char *reason) {
 8006a40:	b580      	push	{r7, lr}
 8006a42:	b082      	sub	sp, #8
 8006a44:	af00      	add	r7, sp, #0
 8006a46:	6078      	str	r0, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 8006a48:	b672      	cpsid	i
}
 8006a4a:	bf00      	nop
 *          the priority mask to level 0.
 */
__STATIC_FORCEINLINE void port_disable(void) {

  __disable_irq();
}
 8006a4c:	bf00      	nop

  port_disable();

  /* Logging the event.*/
  __trace_halt(reason);
 8006a4e:	6878      	ldr	r0, [r7, #4]
 8006a50:	f000 f9a6 	bl	8006da0 <__trace_halt>

  /* Pointing to the passed message.*/
  currcore->dbg.panic_msg = reason;
 8006a54:	4a03      	ldr	r2, [pc, #12]	; (8006a64 <chSysHalt+0x24>)
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
     via some inter-core messaging or other means.*/
  PORT_SYSTEM_HALT_HOOK();
#endif

  /* Entering the halted state.*/
  ch_system.state = ch_sys_halted;
 8006a5c:	4b02      	ldr	r3, [pc, #8]	; (8006a68 <chSysHalt+0x28>)
 8006a5e:	2203      	movs	r2, #3
 8006a60:	701a      	strb	r2, [r3, #0]

  /* Harmless infinite loop.*/
  while (true) {
 8006a62:	e7fe      	b.n	8006a62 <chSysHalt+0x22>
 8006a64:	240009e8 	.word	0x240009e8
 8006a68:	240009dc 	.word	0x240009dc

08006a6c <chSysTimerHandlerI>:
 *          and, together with the @p CH_CFG_TIME_QUANTUM macro, the round robin
 *          interval.
 *
 * @iclass
 */
void chSysTimerHandlerI(void) {
 8006a6c:	b580      	push	{r7, lr}
 8006a6e:	af00      	add	r7, sp, #0
  }
#endif
#if CH_DBG_THREADS_PROFILING == TRUE
  currtp->time++;
#endif
  chVTDoTickI();
 8006a70:	f000 fc1a 	bl	80072a8 <chVTDoTickI>
  CH_CFG_SYSTEM_TICK_HOOK();
}
 8006a74:	bf00      	nop
 8006a76:	bd80      	pop	{r7, pc}

08006a78 <chSysIsCounterWithinX>:
 * @retval true         current time within the specified time window.
 * @retval false        current time not within the specified time window.
 *
 * @xclass
 */
bool chSysIsCounterWithinX(rtcnt_t cnt, rtcnt_t start, rtcnt_t end) {
 8006a78:	b480      	push	{r7}
 8006a7a:	b085      	sub	sp, #20
 8006a7c:	af00      	add	r7, sp, #0
 8006a7e:	60f8      	str	r0, [r7, #12]
 8006a80:	60b9      	str	r1, [r7, #8]
 8006a82:	607a      	str	r2, [r7, #4]

  return (bool)(((rtcnt_t)cnt - (rtcnt_t)start) <
 8006a84:	68fa      	ldr	r2, [r7, #12]
 8006a86:	68bb      	ldr	r3, [r7, #8]
 8006a88:	1ad2      	subs	r2, r2, r3
                ((rtcnt_t)end - (rtcnt_t)start));
 8006a8a:	6879      	ldr	r1, [r7, #4]
 8006a8c:	68bb      	ldr	r3, [r7, #8]
 8006a8e:	1acb      	subs	r3, r1, r3
  return (bool)(((rtcnt_t)cnt - (rtcnt_t)start) <
 8006a90:	429a      	cmp	r2, r3
 8006a92:	bf34      	ite	cc
 8006a94:	2301      	movcc	r3, #1
 8006a96:	2300      	movcs	r3, #0
 8006a98:	b2db      	uxtb	r3, r3
}
 8006a9a:	4618      	mov	r0, r3
 8006a9c:	3714      	adds	r7, #20
 8006a9e:	46bd      	mov	sp, r7
 8006aa0:	bc80      	pop	{r7}
 8006aa2:	4770      	bx	lr

08006aa4 <chSysPolledDelayX>:
 *
 * @param[in] cycles    number of cycles
 *
 * @xclass
 */
void chSysPolledDelayX(rtcnt_t cycles) {
 8006aa4:	b580      	push	{r7, lr}
 8006aa6:	b084      	sub	sp, #16
 8006aa8:	af00      	add	r7, sp, #0
 8006aaa:	6078      	str	r0, [r7, #4]
 *
 * @return              The realtime counter value.
 */
__STATIC_FORCEINLINE rtcnt_t port_rt_get_counter_value(void) {

  return DWT->CYCCNT;
 8006aac:	4b0b      	ldr	r3, [pc, #44]	; (8006adc <chSysPolledDelayX+0x38>)
 8006aae:	685b      	ldr	r3, [r3, #4]
  rtcnt_t start = chSysGetRealtimeCounterX();
 8006ab0:	60fb      	str	r3, [r7, #12]
  rtcnt_t end  = start + cycles;
 8006ab2:	68fa      	ldr	r2, [r7, #12]
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	4413      	add	r3, r2
 8006ab8:	60bb      	str	r3, [r7, #8]

  while (chSysIsCounterWithinX(chSysGetRealtimeCounterX(), start, end)) {
 8006aba:	bf00      	nop
 8006abc:	4b07      	ldr	r3, [pc, #28]	; (8006adc <chSysPolledDelayX+0x38>)
 8006abe:	685b      	ldr	r3, [r3, #4]
 8006ac0:	68ba      	ldr	r2, [r7, #8]
 8006ac2:	68f9      	ldr	r1, [r7, #12]
 8006ac4:	4618      	mov	r0, r3
 8006ac6:	f7ff ffd7 	bl	8006a78 <chSysIsCounterWithinX>
 8006aca:	4603      	mov	r3, r0
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d1f5      	bne.n	8006abc <chSysPolledDelayX+0x18>
  }
}
 8006ad0:	bf00      	nop
 8006ad2:	bf00      	nop
 8006ad4:	3710      	adds	r7, #16
 8006ad6:	46bd      	mov	sp, r7
 8006ad8:	bd80      	pop	{r7, pc}
 8006ada:	bf00      	nop
 8006adc:	e0001000 	.word	0xe0001000

08006ae0 <chRFCUCollectFaultsI>:
/**
 * @brief   Adds fault flags to the current mask.
 *
 * @param[in] mask      fault flags to be added
 */
void chRFCUCollectFaultsI(rfcu_mask_t mask) {
 8006ae0:	b480      	push	{r7}
 8006ae2:	b083      	sub	sp, #12
 8006ae4:	af00      	add	r7, sp, #0
 8006ae6:	6078      	str	r0, [r7, #4]

#if CH_CFG_SMP_MODE == FALSE
  currcore->rfcu.mask |= mask;
 8006ae8:	4b05      	ldr	r3, [pc, #20]	; (8006b00 <chRFCUCollectFaultsI+0x20>)
 8006aea:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	4313      	orrs	r3, r2
 8006af0:	4a03      	ldr	r2, [pc, #12]	; (8006b00 <chRFCUCollectFaultsI+0x20>)
 8006af2:	6353      	str	r3, [r2, #52]	; 0x34
#else
  ch_system.rfcu.mask |= mask;
#endif

  CH_CFG_RUNTIME_FAULTS_HOOK(mask);
}
 8006af4:	bf00      	nop
 8006af6:	370c      	adds	r7, #12
 8006af8:	46bd      	mov	sp, r7
 8006afa:	bc80      	pop	{r7}
 8006afc:	4770      	bx	lr
 8006afe:	bf00      	nop
 8006b00:	240009e8 	.word	0x240009e8

08006b04 <port_timer_get_time>:
 *
 * @return              The system time.
 *
 * @notapi
 */
static inline systime_t port_timer_get_time(void) {
 8006b04:	b580      	push	{r7, lr}
 8006b06:	af00      	add	r7, sp, #0

  return stGetCounter();
 8006b08:	f7fa fbdd 	bl	80012c6 <stGetCounter>
 8006b0c:	4603      	mov	r3, r0
}
 8006b0e:	4618      	mov	r0, r3
 8006b10:	bd80      	pop	{r7, pc}

08006b12 <chVTGetSystemTimeX>:
 *
 * @return              The system time in ticks.
 *
 * @xclass
 */
static inline systime_t chVTGetSystemTimeX(void) {
 8006b12:	b580      	push	{r7, lr}
 8006b14:	af00      	add	r7, sp, #0

#if CH_CFG_ST_TIMEDELTA == 0
  return currcore->vtlist.systime;
#else /* CH_CFG_ST_TIMEDELTA > 0 */
  return port_timer_get_time();
 8006b16:	f7ff fff5 	bl	8006b04 <port_timer_get_time>
 8006b1a:	4603      	mov	r3, r0
#endif /* CH_CFG_ST_TIMEDELTA > 0 */
}
 8006b1c:	4618      	mov	r0, r3
 8006b1e:	bd80      	pop	{r7, pc}

08006b20 <trace_next>:
/**
 * @brief   Writes a time stamp and increases the trace buffer pointer.
 *
 * @notapi
 */
NOINLINE static void trace_next(os_instance_t *oip) {
 8006b20:	b590      	push	{r4, r7, lr}
 8006b22:	b083      	sub	sp, #12
 8006b24:	af00      	add	r7, sp, #0
 8006b26:	6078      	str	r0, [r7, #4]

  oip->trace_buffer.ptr->time    = chVTGetSystemTimeX();
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	f8d3 408c 	ldr.w	r4, [r3, #140]	; 0x8c
 8006b2e:	f7ff fff0 	bl	8006b12 <chVTGetSystemTimeX>
 8006b32:	4603      	mov	r3, r0
 8006b34:	6063      	str	r3, [r4, #4]
 8006b36:	4b12      	ldr	r3, [pc, #72]	; (8006b80 <trace_next+0x60>)
 8006b38:	685b      	ldr	r3, [r3, #4]
#if PORT_SUPPORTS_RT == TRUE
  oip->trace_buffer.ptr->rtstamp = chSysGetRealtimeCounterX();
 8006b3a:	687a      	ldr	r2, [r7, #4]
 8006b3c:	f8d2 208c 	ldr.w	r2, [r2, #140]	; 0x8c
 8006b40:	f023 417f 	bic.w	r1, r3, #4278190080	; 0xff000000
 8006b44:	6813      	ldr	r3, [r2, #0]
 8006b46:	f361 231f 	bfi	r3, r1, #8, #24
 8006b4a:	6013      	str	r3, [r2, #0]
#endif

  /* Trace hook, useful in order to interface debug tools.*/
  CH_CFG_TRACE_HOOK(oip->trace_buffer.ptr);

  if (++oip->trace_buffer.ptr >= &oip->trace_buffer.buffer[CH_DBG_TRACE_BUFFER_SIZE]) {
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006b52:	f103 0210 	add.w	r2, r3, #16
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	f503 6309 	add.w	r3, r3, #2192	; 0x890
 8006b68:	429a      	cmp	r2, r3
 8006b6a:	d305      	bcc.n	8006b78 <trace_next+0x58>
    oip->trace_buffer.ptr = &oip->trace_buffer.buffer[0];
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	f103 0290 	add.w	r2, r3, #144	; 0x90
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  }
}
 8006b78:	bf00      	nop
 8006b7a:	370c      	adds	r7, #12
 8006b7c:	46bd      	mov	sp, r7
 8006b7e:	bd90      	pop	{r4, r7, pc}
 8006b80:	e0001000 	.word	0xe0001000

08006b84 <__trace_object_init>:
 *
 * @param[out] tbp      pointer to the @p trace_buffer_t structure
 *
 * @notapi
 */
void __trace_object_init(trace_buffer_t *tbp) {
 8006b84:	b480      	push	{r7}
 8006b86:	b085      	sub	sp, #20
 8006b88:	af00      	add	r7, sp, #0
 8006b8a:	6078      	str	r0, [r7, #4]
  unsigned i;

  tbp->suspended = (uint16_t)~CH_DBG_TRACE_MASK;
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006b92:	801a      	strh	r2, [r3, #0]
  tbp->size      = CH_DBG_TRACE_BUFFER_SIZE;
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	2280      	movs	r2, #128	; 0x80
 8006b98:	805a      	strh	r2, [r3, #2]
  tbp->ptr       = &tbp->buffer[0];
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	f103 0208 	add.w	r2, r3, #8
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < (unsigned)CH_DBG_TRACE_BUFFER_SIZE; i++) {
 8006ba4:	2300      	movs	r3, #0
 8006ba6:	60fb      	str	r3, [r7, #12]
 8006ba8:	e00c      	b.n	8006bc4 <__trace_object_init+0x40>
    tbp->buffer[i].type = CH_TRACE_TYPE_UNUSED;
 8006baa:	687a      	ldr	r2, [r7, #4]
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	011b      	lsls	r3, r3, #4
 8006bb0:	4413      	add	r3, r2
 8006bb2:	f103 0208 	add.w	r2, r3, #8
 8006bb6:	7813      	ldrb	r3, [r2, #0]
 8006bb8:	f36f 0302 	bfc	r3, #0, #3
 8006bbc:	7013      	strb	r3, [r2, #0]
  for (i = 0U; i < (unsigned)CH_DBG_TRACE_BUFFER_SIZE; i++) {
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	3301      	adds	r3, #1
 8006bc2:	60fb      	str	r3, [r7, #12]
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	2b7f      	cmp	r3, #127	; 0x7f
 8006bc8:	d9ef      	bls.n	8006baa <__trace_object_init+0x26>
  }
}
 8006bca:	bf00      	nop
 8006bcc:	bf00      	nop
 8006bce:	3714      	adds	r7, #20
 8006bd0:	46bd      	mov	sp, r7
 8006bd2:	bc80      	pop	{r7}
 8006bd4:	4770      	bx	lr
	...

08006bd8 <__trace_ready>:
 * @param[in] tp        the thread that just become ready
 * @param[in] msg       the thread ready message
 *
 * @notapi
 */
void __trace_ready(thread_t *tp, msg_t msg) {
 8006bd8:	b580      	push	{r7, lr}
 8006bda:	b084      	sub	sp, #16
 8006bdc:	af00      	add	r7, sp, #0
 8006bde:	6078      	str	r0, [r7, #4]
 8006be0:	6039      	str	r1, [r7, #0]
  os_instance_t *oip = currcore;
 8006be2:	4b18      	ldr	r3, [pc, #96]	; (8006c44 <__trace_ready+0x6c>)
 8006be4:	60fb      	str	r3, [r7, #12]

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_READY) == 0U) {
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8006bec:	f003 0301 	and.w	r3, r3, #1
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d122      	bne.n	8006c3a <__trace_ready+0x62>
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_READY;
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8006bfa:	7813      	ldrb	r3, [r2, #0]
 8006bfc:	2101      	movs	r1, #1
 8006bfe:	f361 0302 	bfi	r3, r1, #0, #3
 8006c02:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->state       = (uint8_t)tp->state;
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	f893 1024 	ldrb.w	r1, [r3, #36]	; 0x24
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8006c10:	460b      	mov	r3, r1
 8006c12:	f003 031f 	and.w	r3, r3, #31
 8006c16:	b2d9      	uxtb	r1, r3
 8006c18:	7813      	ldrb	r3, [r2, #0]
 8006c1a:	f361 03c7 	bfi	r3, r1, #3, #5
 8006c1e:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->u.rdy.tp    = tp;
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006c26:	687a      	ldr	r2, [r7, #4]
 8006c28:	609a      	str	r2, [r3, #8]
    oip->trace_buffer.ptr->u.rdy.msg   = msg;
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006c30:	683a      	ldr	r2, [r7, #0]
 8006c32:	60da      	str	r2, [r3, #12]
    trace_next(oip);
 8006c34:	68f8      	ldr	r0, [r7, #12]
 8006c36:	f7ff ff73 	bl	8006b20 <trace_next>
  }
}
 8006c3a:	bf00      	nop
 8006c3c:	3710      	adds	r7, #16
 8006c3e:	46bd      	mov	sp, r7
 8006c40:	bd80      	pop	{r7, pc}
 8006c42:	bf00      	nop
 8006c44:	240009e8 	.word	0x240009e8

08006c48 <__trace_switch>:
 * @param[in] ntp       the thread being switched in
 * @param[in] otp       the thread being switched out
 *
 * @notapi
 */
void __trace_switch(thread_t *ntp, thread_t *otp) {
 8006c48:	b580      	push	{r7, lr}
 8006c4a:	b084      	sub	sp, #16
 8006c4c:	af00      	add	r7, sp, #0
 8006c4e:	6078      	str	r0, [r7, #4]
 8006c50:	6039      	str	r1, [r7, #0]
  os_instance_t *oip = currcore;
 8006c52:	4b18      	ldr	r3, [pc, #96]	; (8006cb4 <__trace_switch+0x6c>)
 8006c54:	60fb      	str	r3, [r7, #12]

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_SWITCH) == 0U) {
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8006c5c:	f003 0302 	and.w	r3, r3, #2
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d123      	bne.n	8006cac <__trace_switch+0x64>
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_SWITCH;
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8006c6a:	7813      	ldrb	r3, [r2, #0]
 8006c6c:	2102      	movs	r1, #2
 8006c6e:	f361 0302 	bfi	r3, r1, #0, #3
 8006c72:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->state       = (uint8_t)otp->state;
 8006c74:	683b      	ldr	r3, [r7, #0]
 8006c76:	f893 1024 	ldrb.w	r1, [r3, #36]	; 0x24
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8006c80:	460b      	mov	r3, r1
 8006c82:	f003 031f 	and.w	r3, r3, #31
 8006c86:	b2d9      	uxtb	r1, r3
 8006c88:	7813      	ldrb	r3, [r2, #0]
 8006c8a:	f361 03c7 	bfi	r3, r1, #3, #5
 8006c8e:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->u.sw.ntp    = ntp;
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006c96:	687a      	ldr	r2, [r7, #4]
 8006c98:	609a      	str	r2, [r3, #8]
    oip->trace_buffer.ptr->u.sw.wtobjp = otp->u.wtobjp;
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006ca0:	683a      	ldr	r2, [r7, #0]
 8006ca2:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8006ca4:	60da      	str	r2, [r3, #12]
    trace_next(oip);
 8006ca6:	68f8      	ldr	r0, [r7, #12]
 8006ca8:	f7ff ff3a 	bl	8006b20 <trace_next>
  }
}
 8006cac:	bf00      	nop
 8006cae:	3710      	adds	r7, #16
 8006cb0:	46bd      	mov	sp, r7
 8006cb2:	bd80      	pop	{r7, pc}
 8006cb4:	240009e8 	.word	0x240009e8

08006cb8 <__trace_isr_enter>:
 *
 * @param[in] isr       name of the isr
 *
 * @notapi
 */
void __trace_isr_enter(const char *isr) {
 8006cb8:	b580      	push	{r7, lr}
 8006cba:	b086      	sub	sp, #24
 8006cbc:	af00      	add	r7, sp, #0
 8006cbe:	6078      	str	r0, [r7, #4]
  os_instance_t *oip = currcore;
 8006cc0:	4b19      	ldr	r3, [pc, #100]	; (8006d28 <__trace_isr_enter+0x70>)
 8006cc2:	617b      	str	r3, [r7, #20]

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_ISR) == 0U) {
 8006cc4:	697b      	ldr	r3, [r7, #20]
 8006cc6:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8006cca:	f003 0304 	and.w	r3, r3, #4
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d126      	bne.n	8006d20 <__trace_isr_enter+0x68>
 8006cd2:	2330      	movs	r3, #48	; 0x30
 8006cd4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	f383 8811 	msr	BASEPRI, r3
}
 8006cdc:	bf00      	nop
}
 8006cde:	bf00      	nop
}
 8006ce0:	bf00      	nop
    port_lock_from_isr();
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_ISR_ENTER;
 8006ce2:	697b      	ldr	r3, [r7, #20]
 8006ce4:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8006ce8:	7813      	ldrb	r3, [r2, #0]
 8006cea:	2103      	movs	r1, #3
 8006cec:	f361 0302 	bfi	r3, r1, #0, #3
 8006cf0:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->state       = 0U;
 8006cf2:	697b      	ldr	r3, [r7, #20]
 8006cf4:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8006cf8:	7813      	ldrb	r3, [r2, #0]
 8006cfa:	f36f 03c7 	bfc	r3, #3, #5
 8006cfe:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->u.isr.name  = isr;
 8006d00:	697b      	ldr	r3, [r7, #20]
 8006d02:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006d06:	687a      	ldr	r2, [r7, #4]
 8006d08:	609a      	str	r2, [r3, #8]
    trace_next(oip);
 8006d0a:	6978      	ldr	r0, [r7, #20]
 8006d0c:	f7ff ff08 	bl	8006b20 <trace_next>
 8006d10:	2300      	movs	r3, #0
 8006d12:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8006d14:	693b      	ldr	r3, [r7, #16]
 8006d16:	f383 8811 	msr	BASEPRI, r3
}
 8006d1a:	bf00      	nop
}
 8006d1c:	bf00      	nop
}
 8006d1e:	bf00      	nop
    port_unlock_from_isr();
  }
}
 8006d20:	bf00      	nop
 8006d22:	3718      	adds	r7, #24
 8006d24:	46bd      	mov	sp, r7
 8006d26:	bd80      	pop	{r7, pc}
 8006d28:	240009e8 	.word	0x240009e8

08006d2c <__trace_isr_leave>:
 *
 * @param[in] isr       name of the isr
 *
 * @notapi
 */
void __trace_isr_leave(const char *isr) {
 8006d2c:	b580      	push	{r7, lr}
 8006d2e:	b086      	sub	sp, #24
 8006d30:	af00      	add	r7, sp, #0
 8006d32:	6078      	str	r0, [r7, #4]
  os_instance_t *oip = currcore;
 8006d34:	4b19      	ldr	r3, [pc, #100]	; (8006d9c <__trace_isr_leave+0x70>)
 8006d36:	617b      	str	r3, [r7, #20]

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_ISR) == 0U) {
 8006d38:	697b      	ldr	r3, [r7, #20]
 8006d3a:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8006d3e:	f003 0304 	and.w	r3, r3, #4
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d126      	bne.n	8006d94 <__trace_isr_leave+0x68>
 8006d46:	2330      	movs	r3, #48	; 0x30
 8006d48:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	f383 8811 	msr	BASEPRI, r3
}
 8006d50:	bf00      	nop
}
 8006d52:	bf00      	nop
}
 8006d54:	bf00      	nop
    port_lock_from_isr();
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_ISR_LEAVE;
 8006d56:	697b      	ldr	r3, [r7, #20]
 8006d58:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8006d5c:	7813      	ldrb	r3, [r2, #0]
 8006d5e:	2104      	movs	r1, #4
 8006d60:	f361 0302 	bfi	r3, r1, #0, #3
 8006d64:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->state       = 0U;
 8006d66:	697b      	ldr	r3, [r7, #20]
 8006d68:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8006d6c:	7813      	ldrb	r3, [r2, #0]
 8006d6e:	f36f 03c7 	bfc	r3, #3, #5
 8006d72:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->u.isr.name  = isr;
 8006d74:	697b      	ldr	r3, [r7, #20]
 8006d76:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006d7a:	687a      	ldr	r2, [r7, #4]
 8006d7c:	609a      	str	r2, [r3, #8]
    trace_next(oip);
 8006d7e:	6978      	ldr	r0, [r7, #20]
 8006d80:	f7ff fece 	bl	8006b20 <trace_next>
 8006d84:	2300      	movs	r3, #0
 8006d86:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8006d88:	693b      	ldr	r3, [r7, #16]
 8006d8a:	f383 8811 	msr	BASEPRI, r3
}
 8006d8e:	bf00      	nop
}
 8006d90:	bf00      	nop
}
 8006d92:	bf00      	nop
    port_unlock_from_isr();
  }
}
 8006d94:	bf00      	nop
 8006d96:	3718      	adds	r7, #24
 8006d98:	46bd      	mov	sp, r7
 8006d9a:	bd80      	pop	{r7, pc}
 8006d9c:	240009e8 	.word	0x240009e8

08006da0 <__trace_halt>:
 *
 * @param[in] reason    the halt error string
 *
 * @notapi
 */
void __trace_halt(const char *reason) {
 8006da0:	b580      	push	{r7, lr}
 8006da2:	b084      	sub	sp, #16
 8006da4:	af00      	add	r7, sp, #0
 8006da6:	6078      	str	r0, [r7, #4]
  os_instance_t *oip = currcore;
 8006da8:	4b11      	ldr	r3, [pc, #68]	; (8006df0 <__trace_halt+0x50>)
 8006daa:	60fb      	str	r3, [r7, #12]

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_HALT) == 0U) {
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8006db2:	f003 0308 	and.w	r3, r3, #8
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d116      	bne.n	8006de8 <__trace_halt+0x48>
    oip->trace_buffer.ptr->type          = CH_TRACE_TYPE_HALT;
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8006dc0:	7813      	ldrb	r3, [r2, #0]
 8006dc2:	2105      	movs	r1, #5
 8006dc4:	f361 0302 	bfi	r3, r1, #0, #3
 8006dc8:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->state         = 0;
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8006dd0:	7813      	ldrb	r3, [r2, #0]
 8006dd2:	f36f 03c7 	bfc	r3, #3, #5
 8006dd6:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->u.halt.reason = reason;
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006dde:	687a      	ldr	r2, [r7, #4]
 8006de0:	609a      	str	r2, [r3, #8]
    trace_next(oip);
 8006de2:	68f8      	ldr	r0, [r7, #12]
 8006de4:	f7ff fe9c 	bl	8006b20 <trace_next>
  }
}
 8006de8:	bf00      	nop
 8006dea:	3710      	adds	r7, #16
 8006dec:	46bd      	mov	sp, r7
 8006dee:	bd80      	pop	{r7, pc}
 8006df0:	240009e8 	.word	0x240009e8

08006df4 <chTimeAddX>:
 * @return              The new system time.
 *
 * @xclass
 */
static inline systime_t chTimeAddX(systime_t systime,
                                   sysinterval_t interval) {
 8006df4:	b480      	push	{r7}
 8006df6:	b083      	sub	sp, #12
 8006df8:	af00      	add	r7, sp, #0
 8006dfa:	6078      	str	r0, [r7, #4]
 8006dfc:	6039      	str	r1, [r7, #0]

#if CH_CFG_ST_RESOLUTION != CH_CFG_INTERVALS_SIZE
  chDbgCheck(interval <= (sysinterval_t)TIME_MAX_SYSTIME);
#endif

  return systime + (systime_t)interval;
 8006dfe:	687a      	ldr	r2, [r7, #4]
 8006e00:	683b      	ldr	r3, [r7, #0]
 8006e02:	4413      	add	r3, r2
}
 8006e04:	4618      	mov	r0, r3
 8006e06:	370c      	adds	r7, #12
 8006e08:	46bd      	mov	sp, r7
 8006e0a:	bc80      	pop	{r7}
 8006e0c:	4770      	bx	lr

08006e0e <chTimeDiffX>:
 * @param[in] end       second system time
 * @return              The interval representing the time difference.
 *
 * @xclass
 */
static inline sysinterval_t chTimeDiffX(systime_t start, systime_t end) {
 8006e0e:	b480      	push	{r7}
 8006e10:	b083      	sub	sp, #12
 8006e12:	af00      	add	r7, sp, #0
 8006e14:	6078      	str	r0, [r7, #4]
 8006e16:	6039      	str	r1, [r7, #0]

  /*lint -save -e9033 [10.8] This cast is required by the operation, it is
    known that the destination type can be wider.*/
  return (sysinterval_t)((systime_t)(end - start));
 8006e18:	683a      	ldr	r2, [r7, #0]
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	1ad3      	subs	r3, r2, r3
  /*lint -restore*/
}
 8006e1e:	4618      	mov	r0, r3
 8006e20:	370c      	adds	r7, #12
 8006e22:	46bd      	mov	sp, r7
 8006e24:	bc80      	pop	{r7}
 8006e26:	4770      	bx	lr

08006e28 <ch_dlist_isempty>:
 * @param[in] dlhp      pointer to the delta list header
 * @return              The status of the delta list.
 *
 * @notapi
 */
static inline bool ch_dlist_isempty(ch_delta_list_t *dlhp) {
 8006e28:	b480      	push	{r7}
 8006e2a:	b083      	sub	sp, #12
 8006e2c:	af00      	add	r7, sp, #0
 8006e2e:	6078      	str	r0, [r7, #4]

  return (bool)(dlhp == dlhp->next);
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	687a      	ldr	r2, [r7, #4]
 8006e36:	429a      	cmp	r2, r3
 8006e38:	bf0c      	ite	eq
 8006e3a:	2301      	moveq	r3, #1
 8006e3c:	2300      	movne	r3, #0
 8006e3e:	b2db      	uxtb	r3, r3
}
 8006e40:	4618      	mov	r0, r3
 8006e42:	370c      	adds	r7, #12
 8006e44:	46bd      	mov	sp, r7
 8006e46:	bc80      	pop	{r7}
 8006e48:	4770      	bx	lr

08006e4a <ch_dlist_isfirst>:
 * @param[in] dlp       pointer to the delta list element
 *
 * @notapi
 */
static inline bool ch_dlist_isfirst(ch_delta_list_t *dlhp,
                                    ch_delta_list_t *dlp) {
 8006e4a:	b480      	push	{r7}
 8006e4c:	b083      	sub	sp, #12
 8006e4e:	af00      	add	r7, sp, #0
 8006e50:	6078      	str	r0, [r7, #4]
 8006e52:	6039      	str	r1, [r7, #0]

  return (bool)(dlhp->next == dlp);
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	683a      	ldr	r2, [r7, #0]
 8006e5a:	429a      	cmp	r2, r3
 8006e5c:	bf0c      	ite	eq
 8006e5e:	2301      	moveq	r3, #1
 8006e60:	2300      	movne	r3, #0
 8006e62:	b2db      	uxtb	r3, r3
}
 8006e64:	4618      	mov	r0, r3
 8006e66:	370c      	adds	r7, #12
 8006e68:	46bd      	mov	sp, r7
 8006e6a:	bc80      	pop	{r7}
 8006e6c:	4770      	bx	lr

08006e6e <ch_dlist_insert_after>:
 *
 * @notapi
 */
static inline void ch_dlist_insert_after(ch_delta_list_t *dlhp,
                                         ch_delta_list_t *dlp,
                                         sysinterval_t delta) {
 8006e6e:	b480      	push	{r7}
 8006e70:	b085      	sub	sp, #20
 8006e72:	af00      	add	r7, sp, #0
 8006e74:	60f8      	str	r0, [r7, #12]
 8006e76:	60b9      	str	r1, [r7, #8]
 8006e78:	607a      	str	r2, [r7, #4]

  dlp->delta      = delta;
 8006e7a:	68bb      	ldr	r3, [r7, #8]
 8006e7c:	687a      	ldr	r2, [r7, #4]
 8006e7e:	609a      	str	r2, [r3, #8]
  dlp->prev       = dlhp;
 8006e80:	68bb      	ldr	r3, [r7, #8]
 8006e82:	68fa      	ldr	r2, [r7, #12]
 8006e84:	605a      	str	r2, [r3, #4]
  dlp->next       = dlp->prev->next;
 8006e86:	68bb      	ldr	r3, [r7, #8]
 8006e88:	685b      	ldr	r3, [r3, #4]
 8006e8a:	681a      	ldr	r2, [r3, #0]
 8006e8c:	68bb      	ldr	r3, [r7, #8]
 8006e8e:	601a      	str	r2, [r3, #0]
  dlp->next->prev = dlp;
 8006e90:	68bb      	ldr	r3, [r7, #8]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	68ba      	ldr	r2, [r7, #8]
 8006e96:	605a      	str	r2, [r3, #4]
  dlhp->next      = dlp;
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	68ba      	ldr	r2, [r7, #8]
 8006e9c:	601a      	str	r2, [r3, #0]
}
 8006e9e:	bf00      	nop
 8006ea0:	3714      	adds	r7, #20
 8006ea2:	46bd      	mov	sp, r7
 8006ea4:	bc80      	pop	{r7}
 8006ea6:	4770      	bx	lr

08006ea8 <ch_dlist_insert_before>:
 *
 * @notapi
 */
static inline void ch_dlist_insert_before(ch_delta_list_t *dlhp,
                                          ch_delta_list_t *dlp,
                                          sysinterval_t delta) {
 8006ea8:	b480      	push	{r7}
 8006eaa:	b085      	sub	sp, #20
 8006eac:	af00      	add	r7, sp, #0
 8006eae:	60f8      	str	r0, [r7, #12]
 8006eb0:	60b9      	str	r1, [r7, #8]
 8006eb2:	607a      	str	r2, [r7, #4]

  dlp->delta      = delta;
 8006eb4:	68bb      	ldr	r3, [r7, #8]
 8006eb6:	687a      	ldr	r2, [r7, #4]
 8006eb8:	609a      	str	r2, [r3, #8]
  dlp->next       = dlhp;
 8006eba:	68bb      	ldr	r3, [r7, #8]
 8006ebc:	68fa      	ldr	r2, [r7, #12]
 8006ebe:	601a      	str	r2, [r3, #0]
  dlp->prev       = dlp->next->prev;
 8006ec0:	68bb      	ldr	r3, [r7, #8]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	685a      	ldr	r2, [r3, #4]
 8006ec6:	68bb      	ldr	r3, [r7, #8]
 8006ec8:	605a      	str	r2, [r3, #4]
  dlp->prev->next = dlp;
 8006eca:	68bb      	ldr	r3, [r7, #8]
 8006ecc:	685b      	ldr	r3, [r3, #4]
 8006ece:	68ba      	ldr	r2, [r7, #8]
 8006ed0:	601a      	str	r2, [r3, #0]
  dlhp->prev      = dlp;
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	68ba      	ldr	r2, [r7, #8]
 8006ed6:	605a      	str	r2, [r3, #4]
}
 8006ed8:	bf00      	nop
 8006eda:	3714      	adds	r7, #20
 8006edc:	46bd      	mov	sp, r7
 8006ede:	bc80      	pop	{r7}
 8006ee0:	4770      	bx	lr

08006ee2 <ch_dlist_insert>:
 *
 * @notapi
 */
static inline void ch_dlist_insert(ch_delta_list_t *dlhp,
                                   ch_delta_list_t *dlep,
                                   sysinterval_t delta) {
 8006ee2:	b580      	push	{r7, lr}
 8006ee4:	b086      	sub	sp, #24
 8006ee6:	af00      	add	r7, sp, #0
 8006ee8:	60f8      	str	r0, [r7, #12]
 8006eea:	60b9      	str	r1, [r7, #8]
 8006eec:	607a      	str	r2, [r7, #4]
  ch_delta_list_t *dlp;

  /* The delta list is scanned in order to find the correct position for
     this element. */
  dlp = dlhp->next;
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	617b      	str	r3, [r7, #20]
  while (likely(dlp->delta < delta)) {
 8006ef4:	e007      	b.n	8006f06 <ch_dlist_insert+0x24>
    /* Debug assert if the element is already in the list.*/
    chDbgAssert(dlp != dlep, "element already in list");

    delta -= dlp->delta;
 8006ef6:	697b      	ldr	r3, [r7, #20]
 8006ef8:	689b      	ldr	r3, [r3, #8]
 8006efa:	687a      	ldr	r2, [r7, #4]
 8006efc:	1ad3      	subs	r3, r2, r3
 8006efe:	607b      	str	r3, [r7, #4]
    dlp = dlp->next;
 8006f00:	697b      	ldr	r3, [r7, #20]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	617b      	str	r3, [r7, #20]
  while (likely(dlp->delta < delta)) {
 8006f06:	697b      	ldr	r3, [r7, #20]
 8006f08:	689b      	ldr	r3, [r3, #8]
 8006f0a:	687a      	ldr	r2, [r7, #4]
 8006f0c:	429a      	cmp	r2, r3
 8006f0e:	bf8c      	ite	hi
 8006f10:	2301      	movhi	r3, #1
 8006f12:	2300      	movls	r3, #0
 8006f14:	b2db      	uxtb	r3, r3
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d1ed      	bne.n	8006ef6 <ch_dlist_insert+0x14>
  }

  /* The timer is inserted in the delta list.*/
  ch_dlist_insert_before(dlp, dlep, delta);
 8006f1a:	687a      	ldr	r2, [r7, #4]
 8006f1c:	68b9      	ldr	r1, [r7, #8]
 8006f1e:	6978      	ldr	r0, [r7, #20]
 8006f20:	f7ff ffc2 	bl	8006ea8 <ch_dlist_insert_before>

  /* Adjusting delta for the following element.*/
  dlp->delta -= delta;
 8006f24:	697b      	ldr	r3, [r7, #20]
 8006f26:	689a      	ldr	r2, [r3, #8]
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	1ad2      	subs	r2, r2, r3
 8006f2c:	697b      	ldr	r3, [r7, #20]
 8006f2e:	609a      	str	r2, [r3, #8]

  /* Special case when the inserted element is in last position in the list,
     the value in the header must be restored, just doing it is faster than
     checking then doing.*/
  dlhp->delta = (sysinterval_t)-1;
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	f04f 32ff 	mov.w	r2, #4294967295
 8006f36:	609a      	str	r2, [r3, #8]
}
 8006f38:	bf00      	nop
 8006f3a:	3718      	adds	r7, #24
 8006f3c:	46bd      	mov	sp, r7
 8006f3e:	bd80      	pop	{r7, pc}

08006f40 <ch_dlist_remove_first>:
 *
 * @param[in] dlhp      pointer to the delta list header
 *
 * @notapi
 */
static inline ch_delta_list_t *ch_dlist_remove_first(ch_delta_list_t *dlhp) {
 8006f40:	b480      	push	{r7}
 8006f42:	b085      	sub	sp, #20
 8006f44:	af00      	add	r7, sp, #0
 8006f46:	6078      	str	r0, [r7, #4]
  ch_delta_list_t *dlp = dlhp->next;
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	60fb      	str	r3, [r7, #12]

  dlhp->next       = dlp->next;
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	681a      	ldr	r2, [r3, #0]
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	601a      	str	r2, [r3, #0]
  dlhp->next->prev = dlhp;
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	687a      	ldr	r2, [r7, #4]
 8006f5c:	605a      	str	r2, [r3, #4]

  return dlp;
 8006f5e:	68fb      	ldr	r3, [r7, #12]
}
 8006f60:	4618      	mov	r0, r3
 8006f62:	3714      	adds	r7, #20
 8006f64:	46bd      	mov	sp, r7
 8006f66:	bc80      	pop	{r7}
 8006f68:	4770      	bx	lr

08006f6a <ch_dlist_dequeue>:
 *
 * @param[in] dlp       pointer to the delta list element
 *
 * @notapi
 */
static inline ch_delta_list_t *ch_dlist_dequeue(ch_delta_list_t *dlp) {
 8006f6a:	b480      	push	{r7}
 8006f6c:	b083      	sub	sp, #12
 8006f6e:	af00      	add	r7, sp, #0
 8006f70:	6078      	str	r0, [r7, #4]

  dlp->prev->next = dlp->next;
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	685b      	ldr	r3, [r3, #4]
 8006f76:	687a      	ldr	r2, [r7, #4]
 8006f78:	6812      	ldr	r2, [r2, #0]
 8006f7a:	601a      	str	r2, [r3, #0]
  dlp->next->prev = dlp->prev;
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	687a      	ldr	r2, [r7, #4]
 8006f82:	6852      	ldr	r2, [r2, #4]
 8006f84:	605a      	str	r2, [r3, #4]

  return dlp;
 8006f86:	687b      	ldr	r3, [r7, #4]
}
 8006f88:	4618      	mov	r0, r3
 8006f8a:	370c      	adds	r7, #12
 8006f8c:	46bd      	mov	sp, r7
 8006f8e:	bc80      	pop	{r7}
 8006f90:	4770      	bx	lr

08006f92 <port_timer_start_alarm>:
static inline void port_timer_start_alarm(systime_t time) {
 8006f92:	b580      	push	{r7, lr}
 8006f94:	b082      	sub	sp, #8
 8006f96:	af00      	add	r7, sp, #0
 8006f98:	6078      	str	r0, [r7, #4]
  stStartAlarm(time);
 8006f9a:	6878      	ldr	r0, [r7, #4]
 8006f9c:	f7fa f99a 	bl	80012d4 <stStartAlarm>
}
 8006fa0:	bf00      	nop
 8006fa2:	3708      	adds	r7, #8
 8006fa4:	46bd      	mov	sp, r7
 8006fa6:	bd80      	pop	{r7, pc}

08006fa8 <port_timer_stop_alarm>:
static inline void port_timer_stop_alarm(void) {
 8006fa8:	b580      	push	{r7, lr}
 8006faa:	af00      	add	r7, sp, #0
  stStopAlarm();
 8006fac:	f7fa f99d 	bl	80012ea <stStopAlarm>
}
 8006fb0:	bf00      	nop
 8006fb2:	bd80      	pop	{r7, pc}

08006fb4 <port_timer_set_alarm>:
static inline void port_timer_set_alarm(systime_t time) {
 8006fb4:	b580      	push	{r7, lr}
 8006fb6:	b082      	sub	sp, #8
 8006fb8:	af00      	add	r7, sp, #0
 8006fba:	6078      	str	r0, [r7, #4]
  stSetAlarm(time);
 8006fbc:	6878      	ldr	r0, [r7, #4]
 8006fbe:	f7fa f99a 	bl	80012f6 <stSetAlarm>
}
 8006fc2:	bf00      	nop
 8006fc4:	3708      	adds	r7, #8
 8006fc6:	46bd      	mov	sp, r7
 8006fc8:	bd80      	pop	{r7, pc}

08006fca <port_timer_get_time>:
static inline systime_t port_timer_get_time(void) {
 8006fca:	b580      	push	{r7, lr}
 8006fcc:	af00      	add	r7, sp, #0
  return stGetCounter();
 8006fce:	f7fa f97a 	bl	80012c6 <stGetCounter>
 8006fd2:	4603      	mov	r3, r0
}
 8006fd4:	4618      	mov	r0, r3
 8006fd6:	bd80      	pop	{r7, pc}

08006fd8 <chSysLockFromISR>:
static inline void chSysLockFromISR(void) {
 8006fd8:	b480      	push	{r7}
 8006fda:	b083      	sub	sp, #12
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	2330      	movs	r3, #48	; 0x30
 8006fe0:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	f383 8811 	msr	BASEPRI, r3
}
 8006fe8:	bf00      	nop
}
 8006fea:	bf00      	nop
}
 8006fec:	bf00      	nop
}
 8006fee:	bf00      	nop
 8006ff0:	370c      	adds	r7, #12
 8006ff2:	46bd      	mov	sp, r7
 8006ff4:	bc80      	pop	{r7}
 8006ff6:	4770      	bx	lr

08006ff8 <chSysUnlockFromISR>:
static inline void chSysUnlockFromISR(void) {
 8006ff8:	b480      	push	{r7}
 8006ffa:	b083      	sub	sp, #12
 8006ffc:	af00      	add	r7, sp, #0
 8006ffe:	2300      	movs	r3, #0
 8007000:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	f383 8811 	msr	BASEPRI, r3
}
 8007008:	bf00      	nop
}
 800700a:	bf00      	nop
}
 800700c:	bf00      	nop
}
 800700e:	bf00      	nop
 8007010:	370c      	adds	r7, #12
 8007012:	46bd      	mov	sp, r7
 8007014:	bc80      	pop	{r7}
 8007016:	4770      	bx	lr

08007018 <chVTGetSystemTimeX>:
static inline systime_t chVTGetSystemTimeX(void) {
 8007018:	b580      	push	{r7, lr}
 800701a:	af00      	add	r7, sp, #0
  return port_timer_get_time();
 800701c:	f7ff ffd5 	bl	8006fca <port_timer_get_time>
 8007020:	4603      	mov	r3, r0
}
 8007022:	4618      	mov	r0, r3
 8007024:	bd80      	pop	{r7, pc}

08007026 <vt_set_alarm>:
 *          in order to compensate for the event.
 *
 * @param[in] now       last known system time
 * @param[in] delay     delay over @p now
 */
static void vt_set_alarm(systime_t now, sysinterval_t delay) {
 8007026:	b580      	push	{r7, lr}
 8007028:	b086      	sub	sp, #24
 800702a:	af00      	add	r7, sp, #0
 800702c:	6078      	str	r0, [r7, #4]
 800702e:	6039      	str	r1, [r7, #0]
  sysinterval_t currdelta;

  /* Initial delta is what is configured statically.*/
  currdelta = (sysinterval_t)CH_CFG_ST_TIMEDELTA;
 8007030:	2302      	movs	r3, #2
 8007032:	617b      	str	r3, [r7, #20]

  if (delay < currdelta) {
 8007034:	683a      	ldr	r2, [r7, #0]
 8007036:	697b      	ldr	r3, [r7, #20]
 8007038:	429a      	cmp	r2, r3
 800703a:	d201      	bcs.n	8007040 <vt_set_alarm+0x1a>
    /* We need to avoid that the system time goes past the alarm we are
       going to set before the alarm is actually set.*/
    delay = currdelta;
 800703c:	697b      	ldr	r3, [r7, #20]
 800703e:	603b      	str	r3, [r7, #0]
  while (true) {
    sysinterval_t nowdelta;
    systime_t newnow;

    /* Setting up the alarm on the next deadline.*/
    port_timer_set_alarm(chTimeAddX(now, delay));
 8007040:	6839      	ldr	r1, [r7, #0]
 8007042:	6878      	ldr	r0, [r7, #4]
 8007044:	f7ff fed6 	bl	8006df4 <chTimeAddX>
 8007048:	4603      	mov	r3, r0
 800704a:	4618      	mov	r0, r3
 800704c:	f7ff ffb2 	bl	8006fb4 <port_timer_set_alarm>
       current time skipped past the calculated deadline.
       Note that the "<" condition is intentional, we want to make sure
       that the alarm is set before the deadline is reached because the
       comparison could happen on the transition depending on the timer
       architecture.*/
    newnow = chVTGetSystemTimeX();
 8007050:	f7ff ffe2 	bl	8007018 <chVTGetSystemTimeX>
 8007054:	6138      	str	r0, [r7, #16]
    nowdelta = chTimeDiffX(now, newnow);
 8007056:	6939      	ldr	r1, [r7, #16]
 8007058:	6878      	ldr	r0, [r7, #4]
 800705a:	f7ff fed8 	bl	8006e0e <chTimeDiffX>
 800705e:	60f8      	str	r0, [r7, #12]
    if (likely(nowdelta < delay)) {
 8007060:	68fa      	ldr	r2, [r7, #12]
 8007062:	683b      	ldr	r3, [r7, #0]
 8007064:	429a      	cmp	r2, r3
 8007066:	bf34      	ite	cc
 8007068:	2301      	movcc	r3, #1
 800706a:	2300      	movcs	r3, #0
 800706c:	b2db      	uxtb	r3, r3
 800706e:	2b00      	cmp	r3, #0
 8007070:	d107      	bne.n	8007082 <vt_set_alarm+0x5c>
      break;
    }

    /* Trying again with a more relaxed minimum delta.*/
    currdelta += (sysinterval_t)1;
 8007072:	697b      	ldr	r3, [r7, #20]
 8007074:	3301      	adds	r3, #1
 8007076:	617b      	str	r3, [r7, #20]

    /* Current time becomes the new "base" time.*/
    now = newnow;
 8007078:	693b      	ldr	r3, [r7, #16]
 800707a:	607b      	str	r3, [r7, #4]
    delay = currdelta;
 800707c:	697b      	ldr	r3, [r7, #20]
 800707e:	603b      	str	r3, [r7, #0]
  while (true) {
 8007080:	e7de      	b.n	8007040 <vt_set_alarm+0x1a>
      break;
 8007082:	bf00      	nop
  }

#if !defined(CH_VT_RFCU_DISABLED)
  /* Checking if a skip occurred.*/
  if (currdelta > CH_CFG_ST_TIMEDELTA) {
 8007084:	697b      	ldr	r3, [r7, #20]
 8007086:	2b02      	cmp	r3, #2
 8007088:	d902      	bls.n	8007090 <vt_set_alarm+0x6a>
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 800708a:	2001      	movs	r0, #1
 800708c:	f7ff fd28 	bl	8006ae0 <chRFCUCollectFaultsI>
  }
#else
  /* Assertions as fallback.*/
  chDbgAssert(currdelta <= CH_CFG_ST_TIMEDELTA, "insufficient delta");
#endif
}
 8007090:	bf00      	nop
 8007092:	3718      	adds	r7, #24
 8007094:	46bd      	mov	sp, r7
 8007096:	bd80      	pop	{r7, pc}

08007098 <vt_insert_first>:
 * @note    This is the special case when the delta list is initially empty.
 */
static void vt_insert_first(virtual_timers_list_t *vtlp,
                            virtual_timer_t *vtp,
                            systime_t now,
                            sysinterval_t delay) {
 8007098:	b580      	push	{r7, lr}
 800709a:	b086      	sub	sp, #24
 800709c:	af00      	add	r7, sp, #0
 800709e:	60f8      	str	r0, [r7, #12]
 80070a0:	60b9      	str	r1, [r7, #8]
 80070a2:	607a      	str	r2, [r7, #4]
 80070a4:	603b      	str	r3, [r7, #0]
  sysinterval_t currdelta;

  /* The delta list is empty, the current time becomes the new
     delta list base time, the timer is inserted.*/
  vtlp->lasttime = now;
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	687a      	ldr	r2, [r7, #4]
 80070aa:	60da      	str	r2, [r3, #12]
  ch_dlist_insert_after(&vtlp->dlist, &vtp->dlist, delay);
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	68b9      	ldr	r1, [r7, #8]
 80070b0:	683a      	ldr	r2, [r7, #0]
 80070b2:	4618      	mov	r0, r3
 80070b4:	f7ff fedb 	bl	8006e6e <ch_dlist_insert_after>

  /* Initial delta is what is configured statically.*/
  currdelta = (sysinterval_t)CH_CFG_ST_TIMEDELTA;
 80070b8:	2302      	movs	r3, #2
 80070ba:	617b      	str	r3, [r7, #20]

  /* If the requested delay is lower than the minimum safe delta then it
     is raised to the minimum safe value.*/
  if (delay < currdelta) {
 80070bc:	683a      	ldr	r2, [r7, #0]
 80070be:	697b      	ldr	r3, [r7, #20]
 80070c0:	429a      	cmp	r2, r3
 80070c2:	d201      	bcs.n	80070c8 <vt_insert_first+0x30>
    /* We need to avoid that the system time goes past the alarm we are
       going to set before the alarm is actually set.*/
    delay = currdelta;
 80070c4:	697b      	ldr	r3, [r7, #20]
 80070c6:	603b      	str	r3, [r7, #0]
  }
#endif

  /* Being the first element inserted in the list the alarm timer
     is started.*/
  port_timer_start_alarm(chTimeAddX(vtlp->lasttime, delay));
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	68db      	ldr	r3, [r3, #12]
 80070cc:	6839      	ldr	r1, [r7, #0]
 80070ce:	4618      	mov	r0, r3
 80070d0:	f7ff fe90 	bl	8006df4 <chTimeAddX>
 80070d4:	4603      	mov	r3, r0
 80070d6:	4618      	mov	r0, r3
 80070d8:	f7ff ff5b 	bl	8006f92 <port_timer_start_alarm>
       current time skipped past the calculated deadline.
       Note that the "<" condition is intentional, we want to make sure
       that the alarm is set before the deadline is reached because the
       comparison could happen on the transition depending on the timer
       architecture.*/
    newnow = chVTGetSystemTimeX();
 80070dc:	f7ff ff9c 	bl	8007018 <chVTGetSystemTimeX>
 80070e0:	6138      	str	r0, [r7, #16]
    if (likely(chTimeDiffX(now, newnow) < delay)) {
 80070e2:	6939      	ldr	r1, [r7, #16]
 80070e4:	6878      	ldr	r0, [r7, #4]
 80070e6:	f7ff fe92 	bl	8006e0e <chTimeDiffX>
 80070ea:	4602      	mov	r2, r0
 80070ec:	683b      	ldr	r3, [r7, #0]
 80070ee:	4293      	cmp	r3, r2
 80070f0:	bf8c      	ite	hi
 80070f2:	2301      	movhi	r3, #1
 80070f4:	2300      	movls	r3, #0
 80070f6:	b2db      	uxtb	r3, r3
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d10f      	bne.n	800711c <vt_insert_first+0x84>
      break;
    }

    /* Trying again with a more relaxed minimum delta.*/
    currdelta += (sysinterval_t)1;
 80070fc:	697b      	ldr	r3, [r7, #20]
 80070fe:	3301      	adds	r3, #1
 8007100:	617b      	str	r3, [r7, #20]

    /* Setting up the alarm on the next deadline.*/
    port_timer_set_alarm(chTimeAddX(now, currdelta));
 8007102:	6979      	ldr	r1, [r7, #20]
 8007104:	6878      	ldr	r0, [r7, #4]
 8007106:	f7ff fe75 	bl	8006df4 <chTimeAddX>
 800710a:	4603      	mov	r3, r0
 800710c:	4618      	mov	r0, r3
 800710e:	f7ff ff51 	bl	8006fb4 <port_timer_set_alarm>

    /* Current time becomes the new "base" time.*/
    now = newnow;
 8007112:	693b      	ldr	r3, [r7, #16]
 8007114:	607b      	str	r3, [r7, #4]
    delay = currdelta;
 8007116:	697b      	ldr	r3, [r7, #20]
 8007118:	603b      	str	r3, [r7, #0]
  while (true) {
 800711a:	e7df      	b.n	80070dc <vt_insert_first+0x44>
      break;
 800711c:	bf00      	nop
  }

#if !defined(CH_VT_RFCU_DISABLED)
  /* Checking if a skip occurred.*/
  if (currdelta > CH_CFG_ST_TIMEDELTA) {
 800711e:	697b      	ldr	r3, [r7, #20]
 8007120:	2b02      	cmp	r3, #2
 8007122:	d902      	bls.n	800712a <vt_insert_first+0x92>
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 8007124:	2001      	movs	r0, #1
 8007126:	f7ff fcdb 	bl	8006ae0 <chRFCUCollectFaultsI>
  }
#else
  /* Assertions as fallback.*/
  chDbgAssert(currdelta <= CH_CFG_ST_TIMEDELTA, "insufficient delta");
#endif
}
 800712a:	bf00      	nop
 800712c:	3718      	adds	r7, #24
 800712e:	46bd      	mov	sp, r7
 8007130:	bd80      	pop	{r7, pc}

08007132 <vt_enqueue>:
/**
 * @brief   Enqueues a virtual timer in a virtual timers list.
 */
static void vt_enqueue(virtual_timers_list_t *vtlp,
                       virtual_timer_t *vtp,
                       sysinterval_t delay) {
 8007132:	b580      	push	{r7, lr}
 8007134:	b088      	sub	sp, #32
 8007136:	af00      	add	r7, sp, #0
 8007138:	60f8      	str	r0, [r7, #12]
 800713a:	60b9      	str	r1, [r7, #8]
 800713c:	607a      	str	r2, [r7, #4]
  sysinterval_t delta;

#if CH_CFG_ST_TIMEDELTA > 0
  {
    sysinterval_t nowdelta;
    systime_t now = chVTGetSystemTimeX();
 800713e:	f7ff ff6b 	bl	8007018 <chVTGetSystemTimeX>
 8007142:	61b8      	str	r0, [r7, #24]

    /* Special case where the timers list is empty.*/
    if (ch_dlist_isempty(&vtlp->dlist)) {
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	4618      	mov	r0, r3
 8007148:	f7ff fe6e 	bl	8006e28 <ch_dlist_isempty>
 800714c:	4603      	mov	r3, r0
 800714e:	2b00      	cmp	r3, #0
 8007150:	d006      	beq.n	8007160 <vt_enqueue+0x2e>

      vt_insert_first(vtlp, vtp, now, delay);
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	69ba      	ldr	r2, [r7, #24]
 8007156:	68b9      	ldr	r1, [r7, #8]
 8007158:	68f8      	ldr	r0, [r7, #12]
 800715a:	f7ff ff9d 	bl	8007098 <vt_insert_first>

      return;
 800715e:	e020      	b.n	80071a2 <vt_enqueue+0x70>
    }

    /* Delay as delta from 'lasttime'. Note, it can overflow and the value
       becomes lower than 'deltanow'.*/
    nowdelta = chTimeDiffX(vtlp->lasttime, now);
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	68db      	ldr	r3, [r3, #12]
 8007164:	69b9      	ldr	r1, [r7, #24]
 8007166:	4618      	mov	r0, r3
 8007168:	f7ff fe51 	bl	8006e0e <chTimeDiffX>
 800716c:	6178      	str	r0, [r7, #20]
    delta    = nowdelta + delay;
 800716e:	697a      	ldr	r2, [r7, #20]
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	4413      	add	r3, r2
 8007174:	61fb      	str	r3, [r7, #28]

    /* Scenario where a very large delay exceeded the numeric range, the
       delta is shortened to make it fit the numeric range, the timer
       will be triggered "deltanow" cycles earlier.*/
    if (delta < nowdelta) {
 8007176:	69fa      	ldr	r2, [r7, #28]
 8007178:	697b      	ldr	r3, [r7, #20]
 800717a:	429a      	cmp	r2, r3
 800717c:	d201      	bcs.n	8007182 <vt_enqueue+0x50>
      delta = delay;
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	61fb      	str	r3, [r7, #28]
    }

    /* Checking if this timer would become the first in the delta list, this
       requires changing the current alarm setting.*/
    if (delta < vtlp->dlist.next->delta) {
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	689b      	ldr	r3, [r3, #8]
 8007188:	69fa      	ldr	r2, [r7, #28]
 800718a:	429a      	cmp	r2, r3
 800718c:	d203      	bcs.n	8007196 <vt_enqueue+0x64>

      vt_set_alarm(now, delay);
 800718e:	6879      	ldr	r1, [r7, #4]
 8007190:	69b8      	ldr	r0, [r7, #24]
 8007192:	f7ff ff48 	bl	8007026 <vt_set_alarm>

  /* Delta is initially equal to the specified delay.*/
  delta = delay;
#endif /* CH_CFG_ST_TIMEDELTA == 0 */

  ch_dlist_insert(&vtlp->dlist, &vtp->dlist, delta);
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	68b9      	ldr	r1, [r7, #8]
 800719a:	69fa      	ldr	r2, [r7, #28]
 800719c:	4618      	mov	r0, r3
 800719e:	f7ff fea0 	bl	8006ee2 <ch_dlist_insert>
}
 80071a2:	3720      	adds	r7, #32
 80071a4:	46bd      	mov	sp, r7
 80071a6:	bd80      	pop	{r7, pc}

080071a8 <chVTDoSetI>:
 *                      function
 *
 * @iclass
 */
void chVTDoSetI(virtual_timer_t *vtp, sysinterval_t delay,
                vtfunc_t vtfunc, void *par) {
 80071a8:	b580      	push	{r7, lr}
 80071aa:	b086      	sub	sp, #24
 80071ac:	af00      	add	r7, sp, #0
 80071ae:	60f8      	str	r0, [r7, #12]
 80071b0:	60b9      	str	r1, [r7, #8]
 80071b2:	607a      	str	r2, [r7, #4]
 80071b4:	603b      	str	r3, [r7, #0]
  virtual_timers_list_t *vtlp = &currcore->vtlist;
 80071b6:	4b0a      	ldr	r3, [pc, #40]	; (80071e0 <chVTDoSetI+0x38>)
 80071b8:	617b      	str	r3, [r7, #20]

  chDbgCheckClassI();
  chDbgCheck((vtp != NULL) && (vtfunc != NULL) && (delay != TIME_IMMEDIATE));

  /* Timer initialization.*/
  vtp->par     = par;
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	683a      	ldr	r2, [r7, #0]
 80071be:	611a      	str	r2, [r3, #16]
  vtp->func    = vtfunc;
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	687a      	ldr	r2, [r7, #4]
 80071c4:	60da      	str	r2, [r3, #12]
  vtp->reload  = (sysinterval_t)0;
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	2200      	movs	r2, #0
 80071ca:	615a      	str	r2, [r3, #20]

  /* Inserting the timer in the delta list.*/
  vt_enqueue(vtlp, vtp, delay);
 80071cc:	68ba      	ldr	r2, [r7, #8]
 80071ce:	68f9      	ldr	r1, [r7, #12]
 80071d0:	6978      	ldr	r0, [r7, #20]
 80071d2:	f7ff ffae 	bl	8007132 <vt_enqueue>
}
 80071d6:	bf00      	nop
 80071d8:	3718      	adds	r7, #24
 80071da:	46bd      	mov	sp, r7
 80071dc:	bd80      	pop	{r7, pc}
 80071de:	bf00      	nop
 80071e0:	240009f8 	.word	0x240009f8

080071e4 <chVTDoResetI>:
 *
 * @param[in] vtp       pointer to a @p virtual_timer_t structure
 *
 * @iclass
 */
void chVTDoResetI(virtual_timer_t *vtp) {
 80071e4:	b580      	push	{r7, lr}
 80071e6:	b086      	sub	sp, #24
 80071e8:	af00      	add	r7, sp, #0
 80071ea:	6078      	str	r0, [r7, #4]
  virtual_timers_list_t *vtlp = &currcore->vtlist;
 80071ec:	4b2d      	ldr	r3, [pc, #180]	; (80072a4 <chVTDoResetI+0xc0>)
 80071ee:	617b      	str	r3, [r7, #20]
  systime_t now;
  sysinterval_t nowdelta, delta;

  /* If the timer is not the first of the list then it is simply unlinked
     else the operation is more complex.*/
  if (!ch_dlist_isfirst(&vtlp->dlist, &vtp->dlist)) {
 80071f0:	697b      	ldr	r3, [r7, #20]
 80071f2:	687a      	ldr	r2, [r7, #4]
 80071f4:	4611      	mov	r1, r2
 80071f6:	4618      	mov	r0, r3
 80071f8:	f7ff fe27 	bl	8006e4a <ch_dlist_isfirst>
 80071fc:	4603      	mov	r3, r0
 80071fe:	f083 0301 	eor.w	r3, r3, #1
 8007202:	b2db      	uxtb	r3, r3
 8007204:	2b00      	cmp	r3, #0
 8007206:	d014      	beq.n	8007232 <chVTDoResetI+0x4e>

    /* Removing the element from the delta list.*/
    (void) ch_dlist_dequeue(&vtp->dlist);
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	4618      	mov	r0, r3
 800720c:	f7ff fead 	bl	8006f6a <ch_dlist_dequeue>

    /* Adding delta to the next element, if it is not the last one.*/
    vtp->dlist.next->delta += vtp->dlist.delta;
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	6899      	ldr	r1, [r3, #8]
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	689a      	ldr	r2, [r3, #8]
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	440a      	add	r2, r1
 8007220:	609a      	str	r2, [r3, #8]

    /* Marking timer as not armed.*/
    vtp->dlist.next = NULL;
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	2200      	movs	r2, #0
 8007226:	601a      	str	r2, [r3, #0]

    /* Special case when the removed element from the last position in the list,
       the value in the header must be restored, just doing it is faster than
       checking then doing.*/
    vtlp->dlist.delta = (sysinterval_t)-1;
 8007228:	697b      	ldr	r3, [r7, #20]
 800722a:	f04f 32ff 	mov.w	r2, #4294967295
 800722e:	609a      	str	r2, [r3, #8]

    return;
 8007230:	e035      	b.n	800729e <chVTDoResetI+0xba>
  }

  /* Removing the first timer from the list, marking it as not armed.*/
  ch_dlist_remove_first(&vtlp->dlist);
 8007232:	697b      	ldr	r3, [r7, #20]
 8007234:	4618      	mov	r0, r3
 8007236:	f7ff fe83 	bl	8006f40 <ch_dlist_remove_first>
  vtp->dlist.next = NULL;
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	2200      	movs	r2, #0
 800723e:	601a      	str	r2, [r3, #0]

  /* If the list become empty then the alarm timer is stopped and done.*/
  if (ch_dlist_isempty(&vtlp->dlist)) {
 8007240:	697b      	ldr	r3, [r7, #20]
 8007242:	4618      	mov	r0, r3
 8007244:	f7ff fdf0 	bl	8006e28 <ch_dlist_isempty>
 8007248:	4603      	mov	r3, r0
 800724a:	2b00      	cmp	r3, #0
 800724c:	d002      	beq.n	8007254 <chVTDoResetI+0x70>

    port_timer_stop_alarm();
 800724e:	f7ff feab 	bl	8006fa8 <port_timer_stop_alarm>

    return;
 8007252:	e024      	b.n	800729e <chVTDoResetI+0xba>
  }

  /* The delta of the removed timer is added to the new first timer.*/
  vtlp->dlist.next->delta += vtp->dlist.delta;
 8007254:	697b      	ldr	r3, [r7, #20]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	6899      	ldr	r1, [r3, #8]
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	689a      	ldr	r2, [r3, #8]
 800725e:	697b      	ldr	r3, [r7, #20]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	440a      	add	r2, r1
 8007264:	609a      	str	r2, [r3, #8]

  /* Distance in ticks between the last alarm event and current time.*/
  now = chVTGetSystemTimeX();
 8007266:	f7ff fed7 	bl	8007018 <chVTGetSystemTimeX>
 800726a:	6138      	str	r0, [r7, #16]
  nowdelta = chTimeDiffX(vtlp->lasttime, now);
 800726c:	697b      	ldr	r3, [r7, #20]
 800726e:	68db      	ldr	r3, [r3, #12]
 8007270:	6939      	ldr	r1, [r7, #16]
 8007272:	4618      	mov	r0, r3
 8007274:	f7ff fdcb 	bl	8006e0e <chTimeDiffX>
 8007278:	60f8      	str	r0, [r7, #12]

  /* If the current time surpassed the time of the next element in list
     then the event interrupt is already pending, just return.*/
  if (nowdelta >= vtlp->dlist.next->delta) {
 800727a:	697b      	ldr	r3, [r7, #20]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	689b      	ldr	r3, [r3, #8]
 8007280:	68fa      	ldr	r2, [r7, #12]
 8007282:	429a      	cmp	r2, r3
 8007284:	d20a      	bcs.n	800729c <chVTDoResetI+0xb8>
    return;
  }

  /* Distance from the next scheduled event and now.*/
  delta = vtlp->dlist.next->delta - nowdelta;
 8007286:	697b      	ldr	r3, [r7, #20]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	689a      	ldr	r2, [r3, #8]
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	1ad3      	subs	r3, r2, r3
 8007290:	60bb      	str	r3, [r7, #8]

  /* Setting up the alarm.*/
  vt_set_alarm(now, delta);
 8007292:	68b9      	ldr	r1, [r7, #8]
 8007294:	6938      	ldr	r0, [r7, #16]
 8007296:	f7ff fec6 	bl	8007026 <vt_set_alarm>
 800729a:	e000      	b.n	800729e <chVTDoResetI+0xba>
    return;
 800729c:	bf00      	nop
#endif /* CH_CFG_ST_TIMEDELTA > 0 */
}
 800729e:	3718      	adds	r7, #24
 80072a0:	46bd      	mov	sp, r7
 80072a2:	bd80      	pop	{r7, pc}
 80072a4:	240009f8 	.word	0x240009f8

080072a8 <chVTDoTickI>:
 *          to acquire the lock if needed. This is done in order to reduce
 *          interrupts jitter when many timers are in use.
 *
 * @iclass
 */
void chVTDoTickI(void) {
 80072a8:	b580      	push	{r7, lr}
 80072aa:	b088      	sub	sp, #32
 80072ac:	af00      	add	r7, sp, #0
  virtual_timers_list_t *vtlp = &currcore->vtlist;
 80072ae:	4b4d      	ldr	r3, [pc, #308]	; (80073e4 <chVTDoTickI+0x13c>)
 80072b0:	617b      	str	r3, [r7, #20]
     than the interval between "now" and "lasttime".*/
  while (true) {
    systime_t lasttime;

    /* First timer in the delta list.*/
    vtp = (virtual_timer_t *)vtlp->dlist.next;
 80072b2:	697b      	ldr	r3, [r7, #20]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	613b      	str	r3, [r7, #16]

    /* Delta between current time and last execution time.*/
    now = chVTGetSystemTimeX();
 80072b8:	f7ff feae 	bl	8007018 <chVTGetSystemTimeX>
 80072bc:	60f8      	str	r0, [r7, #12]
    nowdelta = chTimeDiffX(vtlp->lasttime, now);
 80072be:	697b      	ldr	r3, [r7, #20]
 80072c0:	68db      	ldr	r3, [r3, #12]
 80072c2:	68f9      	ldr	r1, [r7, #12]
 80072c4:	4618      	mov	r0, r3
 80072c6:	f7ff fda2 	bl	8006e0e <chTimeDiffX>
 80072ca:	60b8      	str	r0, [r7, #8]

    /* Loop break condition.
       Note that the list scan is limited by the delta list header having
       "vtlp->dlist.delta == (sysinterval_t)-1" which is greater than all
       deltas*/
    if (nowdelta < vtp->dlist.delta) {
 80072cc:	693b      	ldr	r3, [r7, #16]
 80072ce:	689b      	ldr	r3, [r3, #8]
 80072d0:	68ba      	ldr	r2, [r7, #8]
 80072d2:	429a      	cmp	r2, r3
 80072d4:	d366      	bcc.n	80073a4 <chVTDoTickI+0xfc>
      break;
    }

    /* Last time deadline is updated to the next timer's time.*/
    lasttime = chTimeAddX(vtlp->lasttime, vtp->dlist.delta);
 80072d6:	697b      	ldr	r3, [r7, #20]
 80072d8:	68da      	ldr	r2, [r3, #12]
 80072da:	693b      	ldr	r3, [r7, #16]
 80072dc:	689b      	ldr	r3, [r3, #8]
 80072de:	4619      	mov	r1, r3
 80072e0:	4610      	mov	r0, r2
 80072e2:	f7ff fd87 	bl	8006df4 <chTimeAddX>
 80072e6:	6078      	str	r0, [r7, #4]
    vtlp->lasttime = lasttime;
 80072e8:	697b      	ldr	r3, [r7, #20]
 80072ea:	687a      	ldr	r2, [r7, #4]
 80072ec:	60da      	str	r2, [r3, #12]

    /* Removing the timer from the list, marking it as not armed.*/
    (void) ch_dlist_dequeue(&vtp->dlist);
 80072ee:	693b      	ldr	r3, [r7, #16]
 80072f0:	4618      	mov	r0, r3
 80072f2:	f7ff fe3a 	bl	8006f6a <ch_dlist_dequeue>
    vtp->dlist.next = NULL;
 80072f6:	693b      	ldr	r3, [r7, #16]
 80072f8:	2200      	movs	r2, #0
 80072fa:	601a      	str	r2, [r3, #0]

    /* If the list becomes empty then the alarm is disabled.*/
    if (ch_dlist_isempty(&vtlp->dlist)) {
 80072fc:	697b      	ldr	r3, [r7, #20]
 80072fe:	4618      	mov	r0, r3
 8007300:	f7ff fd92 	bl	8006e28 <ch_dlist_isempty>
 8007304:	4603      	mov	r3, r0
 8007306:	2b00      	cmp	r3, #0
 8007308:	d001      	beq.n	800730e <chVTDoTickI+0x66>
      port_timer_stop_alarm();
 800730a:	f7ff fe4d 	bl	8006fa8 <port_timer_stop_alarm>
    }

    /* The callback is invoked outside the kernel critical section, it
       is re-entered on the callback return. Note that "lasttime" can be
       modified within the callback if some timer function is called.*/
    chSysUnlockFromISR();
 800730e:	f7ff fe73 	bl	8006ff8 <chSysUnlockFromISR>

    vtp->func(vtp, vtp->par);
 8007312:	693b      	ldr	r3, [r7, #16]
 8007314:	68db      	ldr	r3, [r3, #12]
 8007316:	693a      	ldr	r2, [r7, #16]
 8007318:	6912      	ldr	r2, [r2, #16]
 800731a:	4611      	mov	r1, r2
 800731c:	6938      	ldr	r0, [r7, #16]
 800731e:	4798      	blx	r3

    chSysLockFromISR();
 8007320:	f7ff fe5a 	bl	8006fd8 <chSysLockFromISR>

    /* If a reload is defined the timer needs to be restarted.*/
    if (unlikely(vtp->reload > (sysinterval_t)0)) {
 8007324:	693b      	ldr	r3, [r7, #16]
 8007326:	695b      	ldr	r3, [r3, #20]
 8007328:	2b00      	cmp	r3, #0
 800732a:	bf14      	ite	ne
 800732c:	2301      	movne	r3, #1
 800732e:	2300      	moveq	r3, #0
 8007330:	b2db      	uxtb	r3, r3
 8007332:	2b00      	cmp	r3, #0
 8007334:	d0bd      	beq.n	80072b2 <chVTDoTickI+0xa>
      sysinterval_t delta, delay;

      /* Refreshing the now delta after spending time in the callback for
         a more accurate detection of too fast reloads.*/
      now = chVTGetSystemTimeX();
 8007336:	f7ff fe6f 	bl	8007018 <chVTGetSystemTimeX>
 800733a:	60f8      	str	r0, [r7, #12]
      nowdelta = chTimeDiffX(lasttime, now);
 800733c:	68f9      	ldr	r1, [r7, #12]
 800733e:	6878      	ldr	r0, [r7, #4]
 8007340:	f7ff fd65 	bl	8006e0e <chTimeDiffX>
 8007344:	60b8      	str	r0, [r7, #8]

#if !defined(CH_VT_RFCU_DISABLED)
      /* Checking if the required reload is feasible.*/
      if (nowdelta > vtp->reload) {
 8007346:	693b      	ldr	r3, [r7, #16]
 8007348:	695b      	ldr	r3, [r3, #20]
 800734a:	68ba      	ldr	r2, [r7, #8]
 800734c:	429a      	cmp	r2, r3
 800734e:	d905      	bls.n	800735c <chVTDoTickI+0xb4>
        /* System time is already past the deadline, logging the fault and
           proceeding with a minimum delay.*/

        chDbgAssert(false, "skipped deadline");
        chRFCUCollectFaultsI(CH_RFCU_VT_SKIPPED_DEADLINE);
 8007350:	2002      	movs	r0, #2
 8007352:	f7ff fbc5 	bl	8006ae0 <chRFCUCollectFaultsI>

        delay = (sysinterval_t)0;
 8007356:	2300      	movs	r3, #0
 8007358:	61bb      	str	r3, [r7, #24]
 800735a:	e004      	b.n	8007366 <chVTDoTickI+0xbe>
      }
      else {
        /* Enqueuing the timer again using the calculated delta.*/
        delay = vtp->reload - nowdelta;
 800735c:	693b      	ldr	r3, [r7, #16]
 800735e:	695a      	ldr	r2, [r3, #20]
 8007360:	68bb      	ldr	r3, [r7, #8]
 8007362:	1ad3      	subs	r3, r2, r3
 8007364:	61bb      	str	r3, [r7, #24]
      /* Enqueuing the timer again using the calculated delta.*/
      delay = vtp->reload - nowdelta;
#endif

      /* Special case where the timers list is empty.*/
      if (ch_dlist_isempty(&vtlp->dlist)) {
 8007366:	697b      	ldr	r3, [r7, #20]
 8007368:	4618      	mov	r0, r3
 800736a:	f7ff fd5d 	bl	8006e28 <ch_dlist_isempty>
 800736e:	4603      	mov	r3, r0
 8007370:	2b00      	cmp	r3, #0
 8007372:	d006      	beq.n	8007382 <chVTDoTickI+0xda>

        vt_insert_first(vtlp, vtp, now, delay);
 8007374:	69bb      	ldr	r3, [r7, #24]
 8007376:	68fa      	ldr	r2, [r7, #12]
 8007378:	6939      	ldr	r1, [r7, #16]
 800737a:	6978      	ldr	r0, [r7, #20]
 800737c:	f7ff fe8c 	bl	8007098 <vt_insert_first>

        return;
 8007380:	e02c      	b.n	80073dc <chVTDoTickI+0x134>

      /* Delay as delta from 'lasttime'. Note, it can overflow and the value
         becomes lower than 'nowdelta'. In that case the delta is shortened
         to make it fit the numeric range and the timer will be triggered
         "nowdelta" cycles earlier.*/
      delta = nowdelta + delay;
 8007382:	68ba      	ldr	r2, [r7, #8]
 8007384:	69bb      	ldr	r3, [r7, #24]
 8007386:	4413      	add	r3, r2
 8007388:	61fb      	str	r3, [r7, #28]
      if (delta < nowdelta) {
 800738a:	69fa      	ldr	r2, [r7, #28]
 800738c:	68bb      	ldr	r3, [r7, #8]
 800738e:	429a      	cmp	r2, r3
 8007390:	d201      	bcs.n	8007396 <chVTDoTickI+0xee>
        delta = delay;
 8007392:	69bb      	ldr	r3, [r7, #24]
 8007394:	61fb      	str	r3, [r7, #28]
      }

      /* Insert into delta list. */
      ch_dlist_insert(&vtlp->dlist, &vtp->dlist, delta);
 8007396:	697b      	ldr	r3, [r7, #20]
 8007398:	6939      	ldr	r1, [r7, #16]
 800739a:	69fa      	ldr	r2, [r7, #28]
 800739c:	4618      	mov	r0, r3
 800739e:	f7ff fda0 	bl	8006ee2 <ch_dlist_insert>
  while (true) {
 80073a2:	e786      	b.n	80072b2 <chVTDoTickI+0xa>
      break;
 80073a4:	bf00      	nop
    }
  }

  /* If the list is empty, nothing else to do.*/
  if (ch_dlist_isempty(&vtlp->dlist)) {
 80073a6:	697b      	ldr	r3, [r7, #20]
 80073a8:	4618      	mov	r0, r3
 80073aa:	f7ff fd3d 	bl	8006e28 <ch_dlist_isempty>
 80073ae:	4603      	mov	r3, r0
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d112      	bne.n	80073da <chVTDoTickI+0x132>
    return;
  }

  /* The "unprocessed nowdelta" time slice is added to "last time"
     and subtracted to next timer's delta.*/
  vtlp->lasttime += nowdelta;
 80073b4:	697b      	ldr	r3, [r7, #20]
 80073b6:	68da      	ldr	r2, [r3, #12]
 80073b8:	68bb      	ldr	r3, [r7, #8]
 80073ba:	441a      	add	r2, r3
 80073bc:	697b      	ldr	r3, [r7, #20]
 80073be:	60da      	str	r2, [r3, #12]
  vtp->dlist.delta -= nowdelta;
 80073c0:	693b      	ldr	r3, [r7, #16]
 80073c2:	689a      	ldr	r2, [r3, #8]
 80073c4:	68bb      	ldr	r3, [r7, #8]
 80073c6:	1ad2      	subs	r2, r2, r3
 80073c8:	693b      	ldr	r3, [r7, #16]
 80073ca:	609a      	str	r2, [r3, #8]

  /* Update alarm time to next timer.*/
  vt_set_alarm(now, vtp->dlist.delta);
 80073cc:	693b      	ldr	r3, [r7, #16]
 80073ce:	689b      	ldr	r3, [r3, #8]
 80073d0:	4619      	mov	r1, r3
 80073d2:	68f8      	ldr	r0, [r7, #12]
 80073d4:	f7ff fe27 	bl	8007026 <vt_set_alarm>
 80073d8:	e000      	b.n	80073dc <chVTDoTickI+0x134>
    return;
 80073da:	bf00      	nop
#endif /* CH_CFG_ST_TIMEDELTA > 0 */
}
 80073dc:	3720      	adds	r7, #32
 80073de:	46bd      	mov	sp, r7
 80073e0:	bd80      	pop	{r7, pc}
 80073e2:	bf00      	nop
 80073e4:	240009f8 	.word	0x240009f8

080073e8 <ch_queue_dequeue>:
static inline ch_queue_t *ch_queue_dequeue(ch_queue_t *p) {
 80073e8:	b480      	push	{r7}
 80073ea:	b083      	sub	sp, #12
 80073ec:	af00      	add	r7, sp, #0
 80073ee:	6078      	str	r0, [r7, #4]
  p->prev->next = p->next;
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	685b      	ldr	r3, [r3, #4]
 80073f4:	687a      	ldr	r2, [r7, #4]
 80073f6:	6812      	ldr	r2, [r2, #0]
 80073f8:	601a      	str	r2, [r3, #0]
  p->next->prev = p->prev;
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	687a      	ldr	r2, [r7, #4]
 8007400:	6852      	ldr	r2, [r2, #4]
 8007402:	605a      	str	r2, [r3, #4]
  return p;
 8007404:	687b      	ldr	r3, [r7, #4]
}
 8007406:	4618      	mov	r0, r3
 8007408:	370c      	adds	r7, #12
 800740a:	46bd      	mov	sp, r7
 800740c:	bc80      	pop	{r7}
 800740e:	4770      	bx	lr

08007410 <ch_pqueue_remove_highest>:
static inline ch_priority_queue_t *ch_pqueue_remove_highest(ch_priority_queue_t *pqp) {
 8007410:	b480      	push	{r7}
 8007412:	b085      	sub	sp, #20
 8007414:	af00      	add	r7, sp, #0
 8007416:	6078      	str	r0, [r7, #4]
  ch_priority_queue_t *p = pqp->next;
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	60fb      	str	r3, [r7, #12]
  pqp->next       = p->next;
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	681a      	ldr	r2, [r3, #0]
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	601a      	str	r2, [r3, #0]
  pqp->next->prev = pqp;
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	687a      	ldr	r2, [r7, #4]
 800742c:	605a      	str	r2, [r3, #4]
  return p;
 800742e:	68fb      	ldr	r3, [r7, #12]
}
 8007430:	4618      	mov	r0, r3
 8007432:	3714      	adds	r7, #20
 8007434:	46bd      	mov	sp, r7
 8007436:	bc80      	pop	{r7}
 8007438:	4770      	bx	lr

0800743a <ch_pqueue_insert_behind>:
                                                           ch_priority_queue_t *p) {
 800743a:	b480      	push	{r7}
 800743c:	b083      	sub	sp, #12
 800743e:	af00      	add	r7, sp, #0
 8007440:	6078      	str	r0, [r7, #4]
 8007442:	6039      	str	r1, [r7, #0]
    pqp = pqp->next;
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	607b      	str	r3, [r7, #4]
  } while (unlikely(pqp->prio >= p->prio));
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	689a      	ldr	r2, [r3, #8]
 800744e:	683b      	ldr	r3, [r7, #0]
 8007450:	689b      	ldr	r3, [r3, #8]
 8007452:	429a      	cmp	r2, r3
 8007454:	bf2c      	ite	cs
 8007456:	2301      	movcs	r3, #1
 8007458:	2300      	movcc	r3, #0
 800745a:	b2db      	uxtb	r3, r3
 800745c:	2b00      	cmp	r3, #0
 800745e:	d1f1      	bne.n	8007444 <ch_pqueue_insert_behind+0xa>
  p->next       = pqp;
 8007460:	683b      	ldr	r3, [r7, #0]
 8007462:	687a      	ldr	r2, [r7, #4]
 8007464:	601a      	str	r2, [r3, #0]
  p->prev       = pqp->prev;
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	685a      	ldr	r2, [r3, #4]
 800746a:	683b      	ldr	r3, [r7, #0]
 800746c:	605a      	str	r2, [r3, #4]
  p->prev->next = p;
 800746e:	683b      	ldr	r3, [r7, #0]
 8007470:	685b      	ldr	r3, [r3, #4]
 8007472:	683a      	ldr	r2, [r7, #0]
 8007474:	601a      	str	r2, [r3, #0]
  pqp->prev     = p;
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	683a      	ldr	r2, [r7, #0]
 800747a:	605a      	str	r2, [r3, #4]
  return p;
 800747c:	683b      	ldr	r3, [r7, #0]
}
 800747e:	4618      	mov	r0, r3
 8007480:	370c      	adds	r7, #12
 8007482:	46bd      	mov	sp, r7
 8007484:	bc80      	pop	{r7}
 8007486:	4770      	bx	lr

08007488 <ch_pqueue_insert_ahead>:
                                                          ch_priority_queue_t *p) {
 8007488:	b480      	push	{r7}
 800748a:	b083      	sub	sp, #12
 800748c:	af00      	add	r7, sp, #0
 800748e:	6078      	str	r0, [r7, #4]
 8007490:	6039      	str	r1, [r7, #0]
    pqp = pqp->next;
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	607b      	str	r3, [r7, #4]
  } while (unlikely(pqp->prio > p->prio));
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	689a      	ldr	r2, [r3, #8]
 800749c:	683b      	ldr	r3, [r7, #0]
 800749e:	689b      	ldr	r3, [r3, #8]
 80074a0:	429a      	cmp	r2, r3
 80074a2:	bf8c      	ite	hi
 80074a4:	2301      	movhi	r3, #1
 80074a6:	2300      	movls	r3, #0
 80074a8:	b2db      	uxtb	r3, r3
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d1f1      	bne.n	8007492 <ch_pqueue_insert_ahead+0xa>
  p->next       = pqp;
 80074ae:	683b      	ldr	r3, [r7, #0]
 80074b0:	687a      	ldr	r2, [r7, #4]
 80074b2:	601a      	str	r2, [r3, #0]
  p->prev       = pqp->prev;
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	685a      	ldr	r2, [r3, #4]
 80074b8:	683b      	ldr	r3, [r7, #0]
 80074ba:	605a      	str	r2, [r3, #4]
  p->prev->next = p;
 80074bc:	683b      	ldr	r3, [r7, #0]
 80074be:	685b      	ldr	r3, [r3, #4]
 80074c0:	683a      	ldr	r2, [r7, #0]
 80074c2:	601a      	str	r2, [r3, #0]
  pqp->prev     = p;
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	683a      	ldr	r2, [r7, #0]
 80074c8:	605a      	str	r2, [r3, #4]
  return p;
 80074ca:	683b      	ldr	r3, [r7, #0]
}
 80074cc:	4618      	mov	r0, r3
 80074ce:	370c      	adds	r7, #12
 80074d0:	46bd      	mov	sp, r7
 80074d2:	bc80      	pop	{r7}
 80074d4:	4770      	bx	lr

080074d6 <chSysLockFromISR>:
static inline void chSysLockFromISR(void) {
 80074d6:	b480      	push	{r7}
 80074d8:	b083      	sub	sp, #12
 80074da:	af00      	add	r7, sp, #0
 80074dc:	2330      	movs	r3, #48	; 0x30
 80074de:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	f383 8811 	msr	BASEPRI, r3
}
 80074e6:	bf00      	nop
}
 80074e8:	bf00      	nop
}
 80074ea:	bf00      	nop
}
 80074ec:	bf00      	nop
 80074ee:	370c      	adds	r7, #12
 80074f0:	46bd      	mov	sp, r7
 80074f2:	bc80      	pop	{r7}
 80074f4:	4770      	bx	lr

080074f6 <chSysUnlockFromISR>:
static inline void chSysUnlockFromISR(void) {
 80074f6:	b480      	push	{r7}
 80074f8:	b083      	sub	sp, #12
 80074fa:	af00      	add	r7, sp, #0
 80074fc:	2300      	movs	r3, #0
 80074fe:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	f383 8811 	msr	BASEPRI, r3
}
 8007506:	bf00      	nop
}
 8007508:	bf00      	nop
}
 800750a:	bf00      	nop
}
 800750c:	bf00      	nop
 800750e:	370c      	adds	r7, #12
 8007510:	46bd      	mov	sp, r7
 8007512:	bc80      	pop	{r7}
 8007514:	4770      	bx	lr

08007516 <chVTIsArmedI>:
 * @param[in] vtp       the @p virtual_timer_t structure pointer
 * @return              true if the timer is armed.
 *
 * @iclass
 */
static inline bool chVTIsArmedI(const virtual_timer_t *vtp) {
 8007516:	b480      	push	{r7}
 8007518:	b083      	sub	sp, #12
 800751a:	af00      	add	r7, sp, #0
 800751c:	6078      	str	r0, [r7, #4]

  chDbgCheckClassI();

  return (bool)(vtp->dlist.next != NULL);
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	2b00      	cmp	r3, #0
 8007524:	bf14      	ite	ne
 8007526:	2301      	movne	r3, #1
 8007528:	2300      	moveq	r3, #0
 800752a:	b2db      	uxtb	r3, r3
}
 800752c:	4618      	mov	r0, r3
 800752e:	370c      	adds	r7, #12
 8007530:	46bd      	mov	sp, r7
 8007532:	bc80      	pop	{r7}
 8007534:	4770      	bx	lr

08007536 <chSemFastSignalI>:
 *
 * @param[in] sp        pointer to a @p semaphore_t structure
 *
 * @iclass
 */
static inline void chSemFastSignalI(semaphore_t *sp) {
 8007536:	b480      	push	{r7}
 8007538:	b083      	sub	sp, #12
 800753a:	af00      	add	r7, sp, #0
 800753c:	6078      	str	r0, [r7, #4]

  chDbgCheckClassI();

  sp->cnt++;
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	689b      	ldr	r3, [r3, #8]
 8007542:	1c5a      	adds	r2, r3, #1
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	609a      	str	r2, [r3, #8]
}
 8007548:	bf00      	nop
 800754a:	370c      	adds	r7, #12
 800754c:	46bd      	mov	sp, r7
 800754e:	bc80      	pop	{r7}
 8007550:	4770      	bx	lr

08007552 <__sch_ready_behind>:
 * @param[in] tp        the thread to be made ready
 * @return              The thread pointer.
 *
 * @notapi
 */
static thread_t *__sch_ready_behind(thread_t *tp) {
 8007552:	b580      	push	{r7, lr}
 8007554:	b082      	sub	sp, #8
 8007556:	af00      	add	r7, sp, #0
 8007558:	6078      	str	r0, [r7, #4]
  chDbgAssert((tp->state != CH_STATE_READY) &&
              (tp->state != CH_STATE_FINAL),
              "invalid state");

  /* Tracing the event.*/
  __trace_ready(tp, tp->u.rdymsg);
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800755e:	4619      	mov	r1, r3
 8007560:	6878      	ldr	r0, [r7, #4]
 8007562:	f7ff fb39 	bl	8006bd8 <__trace_ready>

  /* The thread is marked ready.*/
  tp->state = CH_STATE_READY;
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	2200      	movs	r2, #0
 800756a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  /* Insertion in the priority queue.*/
  return threadref(ch_pqueue_insert_behind(&tp->owner->rlist.pqueue,
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	699b      	ldr	r3, [r3, #24]
 8007572:	461a      	mov	r2, r3
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	4619      	mov	r1, r3
 8007578:	4610      	mov	r0, r2
 800757a:	f7ff ff5e 	bl	800743a <ch_pqueue_insert_behind>
 800757e:	4603      	mov	r3, r0
                                           &tp->hdr.pqueue));
}
 8007580:	4618      	mov	r0, r3
 8007582:	3708      	adds	r7, #8
 8007584:	46bd      	mov	sp, r7
 8007586:	bd80      	pop	{r7, pc}

08007588 <__sch_ready_ahead>:
 * @param[in] tp        the thread to be made ready
 * @return              The thread pointer.
 *
 * @notapi
 */
static thread_t *__sch_ready_ahead(thread_t *tp) {
 8007588:	b580      	push	{r7, lr}
 800758a:	b082      	sub	sp, #8
 800758c:	af00      	add	r7, sp, #0
 800758e:	6078      	str	r0, [r7, #4]
  chDbgAssert((tp->state != CH_STATE_READY) &&
              (tp->state != CH_STATE_FINAL),
              "invalid state");

  /* Tracing the event.*/
  __trace_ready(tp, tp->u.rdymsg);
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007594:	4619      	mov	r1, r3
 8007596:	6878      	ldr	r0, [r7, #4]
 8007598:	f7ff fb1e 	bl	8006bd8 <__trace_ready>

  /* The thread is marked ready.*/
  tp->state = CH_STATE_READY;
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	2200      	movs	r2, #0
 80075a0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  /* Insertion in the priority queue.*/
  return threadref(ch_pqueue_insert_ahead(&tp->owner->rlist.pqueue,
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	699b      	ldr	r3, [r3, #24]
 80075a8:	461a      	mov	r2, r3
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	4619      	mov	r1, r3
 80075ae:	4610      	mov	r0, r2
 80075b0:	f7ff ff6a 	bl	8007488 <ch_pqueue_insert_ahead>
 80075b4:	4603      	mov	r3, r0
                                          &tp->hdr.pqueue));
}
 80075b6:	4618      	mov	r0, r3
 80075b8:	3708      	adds	r7, #8
 80075ba:	46bd      	mov	sp, r7
 80075bc:	bd80      	pop	{r7, pc}
	...

080075c0 <__sch_wakeup>:
}

/*
 * Timeout wakeup callback.
 */
static void __sch_wakeup(virtual_timer_t *vtp, void *p) {
 80075c0:	b580      	push	{r7, lr}
 80075c2:	b084      	sub	sp, #16
 80075c4:	af00      	add	r7, sp, #0
 80075c6:	6078      	str	r0, [r7, #4]
 80075c8:	6039      	str	r1, [r7, #0]
  thread_t *tp = threadref(p);
 80075ca:	683b      	ldr	r3, [r7, #0]
 80075cc:	60fb      	str	r3, [r7, #12]

  (void)vtp;

  chSysLockFromISR();
 80075ce:	f7ff ff82 	bl	80074d6 <chSysLockFromISR>
  switch (tp->state) {
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80075d8:	2b0c      	cmp	r3, #12
 80075da:	d82f      	bhi.n	800763c <__sch_wakeup+0x7c>
 80075dc:	a201      	add	r2, pc, #4	; (adr r2, 80075e4 <__sch_wakeup+0x24>)
 80075de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075e2:	bf00      	nop
 80075e4:	08007619 	.word	0x08007619
 80075e8:	0800763d 	.word	0x0800763d
 80075ec:	0800763d 	.word	0x0800763d
 80075f0:	0800761f 	.word	0x0800761f
 80075f4:	08007633 	.word	0x08007633
 80075f8:	08007629 	.word	0x08007629
 80075fc:	0800763d 	.word	0x0800763d
 8007600:	08007633 	.word	0x08007633
 8007604:	0800763d 	.word	0x0800763d
 8007608:	0800763d 	.word	0x0800763d
 800760c:	0800763d 	.word	0x0800763d
 8007610:	0800763d 	.word	0x0800763d
 8007614:	08007633 	.word	0x08007633
  case CH_STATE_READY:
    /* Handling the special case where the thread has been made ready by
       another thread with higher priority.*/
    chSysUnlockFromISR();
 8007618:	f7ff ff6d 	bl	80074f6 <chSysUnlockFromISR>
    return;
 800761c:	e019      	b.n	8007652 <__sch_wakeup+0x92>
  case CH_STATE_SUSPENDED:
    *tp->u.wttrp = NULL;
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007622:	2200      	movs	r2, #0
 8007624:	601a      	str	r2, [r3, #0]
    break;
 8007626:	e00a      	b.n	800763e <__sch_wakeup+0x7e>
#if CH_CFG_USE_SEMAPHORES == TRUE
  case CH_STATE_WTSEM:
    chSemFastSignalI(tp->u.wtsemp);
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800762c:	4618      	mov	r0, r3
 800762e:	f7ff ff82 	bl	8007536 <chSemFastSignalI>
#endif
#if (CH_CFG_USE_CONDVARS == TRUE) && (CH_CFG_USE_CONDVARS_TIMEOUT == TRUE)
  case CH_STATE_WTCOND:
#endif
    /* States requiring dequeuing.*/
    (void) ch_queue_dequeue(&tp->hdr.queue);
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	4618      	mov	r0, r3
 8007636:	f7ff fed7 	bl	80073e8 <ch_queue_dequeue>
    break;
 800763a:	e000      	b.n	800763e <__sch_wakeup+0x7e>
  default:
    /* Any other state, nothing to do.*/
    break;
 800763c:	bf00      	nop
  }

  /* Standard message for timeout conditions.*/
  tp->u.rdymsg = MSG_TIMEOUT;
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	f04f 32ff 	mov.w	r2, #4294967295
 8007644:	629a      	str	r2, [r3, #40]	; 0x28

  /* Goes behind peers because it went to sleep voluntarily.*/
  (void) __sch_ready_behind(tp);
 8007646:	68f8      	ldr	r0, [r7, #12]
 8007648:	f7ff ff83 	bl	8007552 <__sch_ready_behind>
  chSysUnlockFromISR();
 800764c:	f7ff ff53 	bl	80074f6 <chSysUnlockFromISR>

  return;
 8007650:	bf00      	nop
}
 8007652:	3710      	adds	r7, #16
 8007654:	46bd      	mov	sp, r7
 8007656:	bd80      	pop	{r7, pc}

08007658 <chSchReadyI>:
 * @param[in] tp        the thread to be made ready
 * @return              The thread pointer.
 *
 * @iclass
 */
thread_t *chSchReadyI(thread_t *tp) {
 8007658:	b580      	push	{r7, lr}
 800765a:	b082      	sub	sp, #8
 800765c:	af00      	add	r7, sp, #0
 800765e:	6078      	str	r0, [r7, #4]
       the other core.*/
    chSysNotifyInstance(tp->owner);
  }
#endif

  return __sch_ready_behind(tp);
 8007660:	6878      	ldr	r0, [r7, #4]
 8007662:	f7ff ff76 	bl	8007552 <__sch_ready_behind>
 8007666:	4603      	mov	r3, r0
}
 8007668:	4618      	mov	r0, r3
 800766a:	3708      	adds	r7, #8
 800766c:	46bd      	mov	sp, r7
 800766e:	bd80      	pop	{r7, pc}

08007670 <chSchGoSleepS>:
 *
 * @param[in] newstate  the new thread state
 *
 * @sclass
 */
void chSchGoSleepS(tstate_t newstate) {
 8007670:	b580      	push	{r7, lr}
 8007672:	b086      	sub	sp, #24
 8007674:	af00      	add	r7, sp, #0
 8007676:	4603      	mov	r3, r0
 8007678:	71fb      	strb	r3, [r7, #7]
  os_instance_t *oip = currcore;
 800767a:	4b10      	ldr	r3, [pc, #64]	; (80076bc <chSchGoSleepS+0x4c>)
 800767c:	613b      	str	r3, [r7, #16]
  thread_t *otp = __instance_get_currthread(oip);
 800767e:	693b      	ldr	r3, [r7, #16]
 8007680:	68db      	ldr	r3, [r3, #12]
 8007682:	60fb      	str	r3, [r7, #12]

  chDbgAssert(otp != chSysGetIdleThreadX(), "sleeping in idle thread");
  chDbgAssert(otp->owner == oip, "invalid core");

  /* New state.*/
  otp->state = newstate;
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	79fa      	ldrb	r2, [r7, #7]
 8007688:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
     time quantum when it will wakeup.*/
  otp->ticks = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif

  /* Next thread in ready list becomes current.*/
  ntp = threadref(ch_pqueue_remove_highest(&oip->rlist.pqueue));
 800768c:	693b      	ldr	r3, [r7, #16]
 800768e:	4618      	mov	r0, r3
 8007690:	f7ff febe 	bl	8007410 <ch_pqueue_remove_highest>
 8007694:	6178      	str	r0, [r7, #20]
  ntp->state = CH_STATE_CURRENT;
 8007696:	697b      	ldr	r3, [r7, #20]
 8007698:	2201      	movs	r2, #1
 800769a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  __instance_set_currthread(oip, ntp);
 800769e:	693b      	ldr	r3, [r7, #16]
 80076a0:	697a      	ldr	r2, [r7, #20]
 80076a2:	60da      	str	r2, [r3, #12]
  if (ntp->hdr.pqueue.prio == IDLEPRIO) {
    CH_CFG_IDLE_ENTER_HOOK();
  }

  /* Swap operation as tail call.*/
  chSysSwitch(ntp, otp);
 80076a4:	68f9      	ldr	r1, [r7, #12]
 80076a6:	6978      	ldr	r0, [r7, #20]
 80076a8:	f7ff face 	bl	8006c48 <__trace_switch>
 80076ac:	68f9      	ldr	r1, [r7, #12]
 80076ae:	6978      	ldr	r0, [r7, #20]
 80076b0:	f7f8 fe96 	bl	80003e0 <__port_switch>
}
 80076b4:	bf00      	nop
 80076b6:	3718      	adds	r7, #24
 80076b8:	46bd      	mov	sp, r7
 80076ba:	bd80      	pop	{r7, pc}
 80076bc:	240009e8 	.word	0x240009e8

080076c0 <chSchGoSleepTimeoutS>:
 * @return              The wakeup message.
 * @retval MSG_TIMEOUT  if a timeout occurs.
 *
 * @sclass
 */
msg_t chSchGoSleepTimeoutS(tstate_t newstate, sysinterval_t timeout) {
 80076c0:	b580      	push	{r7, lr}
 80076c2:	b08a      	sub	sp, #40	; 0x28
 80076c4:	af00      	add	r7, sp, #0
 80076c6:	4603      	mov	r3, r0
 80076c8:	6039      	str	r1, [r7, #0]
 80076ca:	71fb      	strb	r3, [r7, #7]
  thread_t *tp = __instance_get_currthread(currcore);
 80076cc:	4b14      	ldr	r3, [pc, #80]	; (8007720 <chSchGoSleepTimeoutS+0x60>)
 80076ce:	68db      	ldr	r3, [r3, #12]
 80076d0:	627b      	str	r3, [r7, #36]	; 0x24

  chDbgCheckClassS();

  if (TIME_INFINITE != timeout) {
 80076d2:	683b      	ldr	r3, [r7, #0]
 80076d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076d8:	d018      	beq.n	800770c <chSchGoSleepTimeoutS+0x4c>
    virtual_timer_t vt;

    chVTDoSetI(&vt, timeout, __sch_wakeup, (void *)tp);
 80076da:	f107 000c 	add.w	r0, r7, #12
 80076de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076e0:	4a10      	ldr	r2, [pc, #64]	; (8007724 <chSchGoSleepTimeoutS+0x64>)
 80076e2:	6839      	ldr	r1, [r7, #0]
 80076e4:	f7ff fd60 	bl	80071a8 <chVTDoSetI>
    chSchGoSleepS(newstate);
 80076e8:	79fb      	ldrb	r3, [r7, #7]
 80076ea:	4618      	mov	r0, r3
 80076ec:	f7ff ffc0 	bl	8007670 <chSchGoSleepS>
    if (chVTIsArmedI(&vt)) {
 80076f0:	f107 030c 	add.w	r3, r7, #12
 80076f4:	4618      	mov	r0, r3
 80076f6:	f7ff ff0e 	bl	8007516 <chVTIsArmedI>
 80076fa:	4603      	mov	r3, r0
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d009      	beq.n	8007714 <chSchGoSleepTimeoutS+0x54>
      chVTDoResetI(&vt);
 8007700:	f107 030c 	add.w	r3, r7, #12
 8007704:	4618      	mov	r0, r3
 8007706:	f7ff fd6d 	bl	80071e4 <chVTDoResetI>
 800770a:	e003      	b.n	8007714 <chSchGoSleepTimeoutS+0x54>
    }
  }
  else {
    chSchGoSleepS(newstate);
 800770c:	79fb      	ldrb	r3, [r7, #7]
 800770e:	4618      	mov	r0, r3
 8007710:	f7ff ffae 	bl	8007670 <chSchGoSleepS>
  }

  return tp->u.rdymsg;
 8007714:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007716:	6a9b      	ldr	r3, [r3, #40]	; 0x28
}
 8007718:	4618      	mov	r0, r3
 800771a:	3728      	adds	r7, #40	; 0x28
 800771c:	46bd      	mov	sp, r7
 800771e:	bd80      	pop	{r7, pc}
 8007720:	240009e8 	.word	0x240009e8
 8007724:	080075c1 	.word	0x080075c1

08007728 <chSchIsPreemptionRequired>:
 *                      immediately.
 * @retval false        if preemption is not required.
 *
 * @special
 */
bool chSchIsPreemptionRequired(void) {
 8007728:	b480      	push	{r7}
 800772a:	b085      	sub	sp, #20
 800772c:	af00      	add	r7, sp, #0
  os_instance_t *oip = currcore;
 800772e:	4b0c      	ldr	r3, [pc, #48]	; (8007760 <chSchIsPreemptionRequired+0x38>)
 8007730:	60fb      	str	r3, [r7, #12]
  thread_t *tp = __instance_get_currthread(oip);
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	68db      	ldr	r3, [r3, #12]
 8007736:	60bb      	str	r3, [r7, #8]

  tprio_t p1 = firstprio(&oip->rlist.pqueue);
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	689b      	ldr	r3, [r3, #8]
 800773e:	607b      	str	r3, [r7, #4]
  tprio_t p2 = tp->hdr.pqueue.prio;
 8007740:	68bb      	ldr	r3, [r7, #8]
 8007742:	689b      	ldr	r3, [r3, #8]
 8007744:	603b      	str	r3, [r7, #0]
     if the first thread on the ready queue has equal or higher priority.*/
  return (tp->ticks > (tslices_t)0) ? (p1 > p2) : (p1 >= p2);
#else
  /* If the round robin preemption feature is not enabled then performs a
     simpler comparison.*/
  return p1 > p2;
 8007746:	687a      	ldr	r2, [r7, #4]
 8007748:	683b      	ldr	r3, [r7, #0]
 800774a:	429a      	cmp	r2, r3
 800774c:	bf8c      	ite	hi
 800774e:	2301      	movhi	r3, #1
 8007750:	2300      	movls	r3, #0
 8007752:	b2db      	uxtb	r3, r3
#endif
}
 8007754:	4618      	mov	r0, r3
 8007756:	3714      	adds	r7, #20
 8007758:	46bd      	mov	sp, r7
 800775a:	bc80      	pop	{r7}
 800775c:	4770      	bx	lr
 800775e:	bf00      	nop
 8007760:	240009e8 	.word	0x240009e8

08007764 <chSchDoPreemption>:
 * @note    Not a user function, it is meant to be invoked from within
 *          the port layer in the IRQ-related preemption code.
 *
 * @special
 */
void chSchDoPreemption(void) {
 8007764:	b580      	push	{r7, lr}
 8007766:	b084      	sub	sp, #16
 8007768:	af00      	add	r7, sp, #0
  os_instance_t *oip = currcore;
 800776a:	4b10      	ldr	r3, [pc, #64]	; (80077ac <chSchDoPreemption+0x48>)
 800776c:	60fb      	str	r3, [r7, #12]
  thread_t *otp = __instance_get_currthread(oip);
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	68db      	ldr	r3, [r3, #12]
 8007772:	60bb      	str	r3, [r7, #8]
  thread_t *ntp;

  /* Picks the first thread from the ready queue and makes it current.*/
  ntp = threadref(ch_pqueue_remove_highest(&oip->rlist.pqueue));
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	4618      	mov	r0, r3
 8007778:	f7ff fe4a 	bl	8007410 <ch_pqueue_remove_highest>
 800777c:	6078      	str	r0, [r7, #4]
  ntp->state = CH_STATE_CURRENT;
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	2201      	movs	r2, #1
 8007782:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  __instance_set_currthread(oip, ntp);
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	687a      	ldr	r2, [r7, #4]
 800778a:	60da      	str	r2, [r3, #12]
    otp = __sch_ready_ahead(otp);
  }
#else /* !(CH_CFG_TIME_QUANTUM > 0) */
  /* If the round-robin mechanism is disabled then the thread goes always
     ahead of its peers.*/
  otp = __sch_ready_ahead(otp);
 800778c:	68b8      	ldr	r0, [r7, #8]
 800778e:	f7ff fefb 	bl	8007588 <__sch_ready_ahead>
 8007792:	60b8      	str	r0, [r7, #8]
#endif /* !(CH_CFG_TIME_QUANTUM > 0) */

  /* Swap operation as tail call.*/
  chSysSwitch(ntp, otp);
 8007794:	68b9      	ldr	r1, [r7, #8]
 8007796:	6878      	ldr	r0, [r7, #4]
 8007798:	f7ff fa56 	bl	8006c48 <__trace_switch>
 800779c:	68b9      	ldr	r1, [r7, #8]
 800779e:	6878      	ldr	r0, [r7, #4]
 80077a0:	f7f8 fe1e 	bl	80003e0 <__port_switch>
}
 80077a4:	bf00      	nop
 80077a6:	3710      	adds	r7, #16
 80077a8:	46bd      	mov	sp, r7
 80077aa:	bd80      	pop	{r7, pc}
 80077ac:	240009e8 	.word	0x240009e8

080077b0 <__rfcu_object_init>:
 *
 * @param[out] rfcup    pointer to the @p rfcu_t structure
 *
 * @notapi
 */
static inline void __rfcu_object_init(rfcu_t *rfcup) {
 80077b0:	b480      	push	{r7}
 80077b2:	b083      	sub	sp, #12
 80077b4:	af00      	add	r7, sp, #0
 80077b6:	6078      	str	r0, [r7, #4]

  rfcup->mask = (rfcu_mask_t)0;
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	2200      	movs	r2, #0
 80077bc:	601a      	str	r2, [r3, #0]
}
 80077be:	bf00      	nop
 80077c0:	370c      	adds	r7, #12
 80077c2:	46bd      	mov	sp, r7
 80077c4:	bc80      	pop	{r7}
 80077c6:	4770      	bx	lr

080077c8 <__dbg_object_init>:
 *
 * @param[out] sdp      pointer to the @p system_debug_t structure
 *
 * @notapi
 */
static inline void __dbg_object_init(system_debug_t *sdp) {
 80077c8:	b480      	push	{r7}
 80077ca:	b083      	sub	sp, #12
 80077cc:	af00      	add	r7, sp, #0
 80077ce:	6078      	str	r0, [r7, #4]

  sdp->panic_msg = NULL;
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	2200      	movs	r2, #0
 80077d4:	601a      	str	r2, [r3, #0]
#if CH_DBG_SYSTEM_STATE_CHECK == TRUE
  /* The initial state is assumed to be within a critical zone.*/
  sdp->isr_cnt  = (cnt_t)0;
  sdp->lock_cnt = (cnt_t)1;
#endif
}
 80077d6:	bf00      	nop
 80077d8:	370c      	adds	r7, #12
 80077da:	46bd      	mov	sp, r7
 80077dc:	bc80      	pop	{r7}
 80077de:	4770      	bx	lr

080077e0 <ch_queue_init>:
static inline void ch_queue_init(ch_queue_t *qp) {
 80077e0:	b480      	push	{r7}
 80077e2:	b083      	sub	sp, #12
 80077e4:	af00      	add	r7, sp, #0
 80077e6:	6078      	str	r0, [r7, #4]
  qp->next = qp;
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	687a      	ldr	r2, [r7, #4]
 80077ec:	601a      	str	r2, [r3, #0]
  qp->prev = qp;
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	687a      	ldr	r2, [r7, #4]
 80077f2:	605a      	str	r2, [r3, #4]
}
 80077f4:	bf00      	nop
 80077f6:	370c      	adds	r7, #12
 80077f8:	46bd      	mov	sp, r7
 80077fa:	bc80      	pop	{r7}
 80077fc:	4770      	bx	lr

080077fe <ch_pqueue_init>:
static inline void ch_pqueue_init(ch_priority_queue_t *pqp) {
 80077fe:	b480      	push	{r7}
 8007800:	b083      	sub	sp, #12
 8007802:	af00      	add	r7, sp, #0
 8007804:	6078      	str	r0, [r7, #4]
  pqp->next = pqp;
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	687a      	ldr	r2, [r7, #4]
 800780a:	601a      	str	r2, [r3, #0]
  pqp->prev = pqp;
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	687a      	ldr	r2, [r7, #4]
 8007810:	605a      	str	r2, [r3, #4]
  pqp->prio = (tprio_t)0;
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	2200      	movs	r2, #0
 8007816:	609a      	str	r2, [r3, #8]
}
 8007818:	bf00      	nop
 800781a:	370c      	adds	r7, #12
 800781c:	46bd      	mov	sp, r7
 800781e:	bc80      	pop	{r7}
 8007820:	4770      	bx	lr

08007822 <ch_dlist_init>:
static inline void ch_dlist_init(ch_delta_list_t *dlhp) {
 8007822:	b480      	push	{r7}
 8007824:	b083      	sub	sp, #12
 8007826:	af00      	add	r7, sp, #0
 8007828:	6078      	str	r0, [r7, #4]
  dlhp->next  = dlhp;
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	687a      	ldr	r2, [r7, #4]
 800782e:	601a      	str	r2, [r3, #0]
  dlhp->prev  = dlhp;
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	687a      	ldr	r2, [r7, #4]
 8007834:	605a      	str	r2, [r3, #4]
  dlhp->delta = (sysinterval_t)-1;
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	f04f 32ff 	mov.w	r2, #4294967295
 800783c:	609a      	str	r2, [r3, #8]
}
 800783e:	bf00      	nop
 8007840:	370c      	adds	r7, #12
 8007842:	46bd      	mov	sp, r7
 8007844:	bc80      	pop	{r7}
 8007846:	4770      	bx	lr

08007848 <port_timer_get_time>:
static inline systime_t port_timer_get_time(void) {
 8007848:	b580      	push	{r7, lr}
 800784a:	af00      	add	r7, sp, #0
  return stGetCounter();
 800784c:	f7f9 fd3b 	bl	80012c6 <stGetCounter>
 8007850:	4603      	mov	r3, r0
}
 8007852:	4618      	mov	r0, r3
 8007854:	bd80      	pop	{r7, pc}

08007856 <chVTGetSystemTimeX>:
static inline systime_t chVTGetSystemTimeX(void) {
 8007856:	b580      	push	{r7, lr}
 8007858:	af00      	add	r7, sp, #0
  return port_timer_get_time();
 800785a:	f7ff fff5 	bl	8007848 <port_timer_get_time>
 800785e:	4603      	mov	r3, r0
}
 8007860:	4618      	mov	r0, r3
 8007862:	bd80      	pop	{r7, pc}

08007864 <__vt_object_init>:
 *
 * @param[out] vtlp     pointer to the @p virtual_timers_list_t structure
 *
 * @notapi
 */
static inline void __vt_object_init(virtual_timers_list_t *vtlp) {
 8007864:	b5b0      	push	{r4, r5, r7, lr}
 8007866:	b082      	sub	sp, #8
 8007868:	af00      	add	r7, sp, #0
 800786a:	6078      	str	r0, [r7, #4]

  ch_dlist_init(&vtlp->dlist);
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	4618      	mov	r0, r3
 8007870:	f7ff ffd7 	bl	8007822 <ch_dlist_init>
#if CH_CFG_ST_TIMEDELTA == 0
  vtlp->systime = (systime_t)0;
#else /* CH_CFG_ST_TIMEDELTA > 0 */
  vtlp->lasttime = (systime_t)0;
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	2200      	movs	r2, #0
 8007878:	60da      	str	r2, [r3, #12]
#endif /* CH_CFG_ST_TIMEDELTA > 0 */
#if CH_CFG_USE_TIMESTAMP == TRUE
  vtlp->laststamp = (systimestamp_t)chVTGetSystemTimeX();
 800787a:	f7ff ffec 	bl	8007856 <chVTGetSystemTimeX>
 800787e:	4603      	mov	r3, r0
 8007880:	2200      	movs	r2, #0
 8007882:	461c      	mov	r4, r3
 8007884:	4615      	mov	r5, r2
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	e9c3 4504 	strd	r4, r5, [r3, #16]
#endif
}
 800788c:	bf00      	nop
 800788e:	3708      	adds	r7, #8
 8007890:	46bd      	mov	sp, r7
 8007892:	bdb0      	pop	{r4, r5, r7, pc}

08007894 <__reg_object_init>:
 *
 * @param[out] rp       pointer to a @p registry_t structure
 *
 * @init
 */
static inline void __reg_object_init(registry_t *rp) {
 8007894:	b580      	push	{r7, lr}
 8007896:	b082      	sub	sp, #8
 8007898:	af00      	add	r7, sp, #0
 800789a:	6078      	str	r0, [r7, #4]

  ch_queue_init(&rp->queue);
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	4618      	mov	r0, r3
 80078a0:	f7ff ff9e 	bl	80077e0 <ch_queue_init>
}
 80078a4:	bf00      	nop
 80078a6:	3708      	adds	r7, #8
 80078a8:	46bd      	mov	sp, r7
 80078aa:	bd80      	pop	{r7, pc}

080078ac <__idle_thread>:
 *          that this thread is executed only if there are no other ready
 *          threads in the system.
 *
 * @param[in] p         the thread parameter, unused in this scenario
 */
static void __idle_thread(void *p) {
 80078ac:	b480      	push	{r7}
 80078ae:	b083      	sub	sp, #12
 80078b0:	af00      	add	r7, sp, #0
 80078b2:	6078      	str	r0, [r7, #4]
}
 80078b4:	bf00      	nop
  (void)p;

  while (true) {
    /*lint -save -e522 [2.2] Apparently no side effects because it contains
      an asm instruction.*/
    port_wait_for_interrupt();
 80078b6:	e7fd      	b.n	80078b4 <__idle_thread+0x8>

080078b8 <chInstanceObjectInit>:
 * @param[in] oicp      pointer to the @p os_instance_config_t structure
 *
 * @special
 */
void chInstanceObjectInit(os_instance_t *oip,
                          const os_instance_config_t *oicp) {
 80078b8:	b580      	push	{r7, lr}
 80078ba:	b08a      	sub	sp, #40	; 0x28
 80078bc:	af00      	add	r7, sp, #0
 80078be:	6078      	str	r0, [r7, #4]
 80078c0:	6039      	str	r1, [r7, #0]

  /* Registering into the global system structure.*/
#if CH_CFG_SMP_MODE == TRUE
  core_id = port_get_core_id();
#else
  core_id = 0U;
 80078c2:	2300      	movs	r3, #0
 80078c4:	627b      	str	r3, [r7, #36]	; 0x24
#endif
  chDbgAssert(ch_system.instances[core_id] == NULL, "instance already registered");
  ch_system.instances[core_id] = oip;
 80078c6:	4a2c      	ldr	r2, [pc, #176]	; (8007978 <chInstanceObjectInit+0xc0>)
 80078c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078ca:	009b      	lsls	r3, r3, #2
 80078cc:	4413      	add	r3, r2
 80078ce:	687a      	ldr	r2, [r7, #4]
 80078d0:	605a      	str	r2, [r3, #4]

  /* Core associated to this instance.*/
  oip->core_id = core_id;
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80078d6:	631a      	str	r2, [r3, #48]	; 0x30

  /* Keeping a reference to the configuration data.*/
  oip->config = oicp;
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	683a      	ldr	r2, [r7, #0]
 80078dc:	639a      	str	r2, [r3, #56]	; 0x38

  /* Port initialization for the current instance.*/
  port_init(oip);
 80078de:	6878      	ldr	r0, [r7, #4]
 80078e0:	f000 fcfa 	bl	80082d8 <port_init>

  /* Ready list initialization.*/
  ch_pqueue_init(&oip->rlist.pqueue);
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	4618      	mov	r0, r3
 80078e8:	f7ff ff89 	bl	80077fe <ch_pqueue_init>

#if (CH_CFG_USE_REGISTRY == TRUE) && (CH_CFG_SMP_MODE == FALSE)
  /* Registry initialization when SMP mode is disabled.*/
  __reg_object_init(&oip->reglist);
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	3328      	adds	r3, #40	; 0x28
 80078f0:	4618      	mov	r0, r3
 80078f2:	f7ff ffcf 	bl	8007894 <__reg_object_init>
#endif

#if CH_CFG_SMP_MODE == FALSE
  /* RFCU initialization when SMP mode is disabled.*/
  __rfcu_object_init(&oip->rfcu);
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	3334      	adds	r3, #52	; 0x34
 80078fa:	4618      	mov	r0, r3
 80078fc:	f7ff ff58 	bl	80077b0 <__rfcu_object_init>
#endif

  /* Virtual timers list initialization.*/
  __vt_object_init(&oip->vtlist);
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	3310      	adds	r3, #16
 8007904:	4618      	mov	r0, r3
 8007906:	f7ff ffad 	bl	8007864 <__vt_object_init>

  /* Debug support initialization.*/
  __dbg_object_init(&oip->dbg);
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	3384      	adds	r3, #132	; 0x84
 800790e:	4618      	mov	r0, r3
 8007910:	f7ff ff5a 	bl	80077c8 <__dbg_object_init>

#if CH_DBG_TRACE_MASK != CH_DBG_TRACE_MASK_DISABLED
  /* Trace buffer initialization.*/
  __trace_object_init(&oip->trace_buffer);
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	3388      	adds	r3, #136	; 0x88
 8007918:	4618      	mov	r0, r3
 800791a:	f7ff f933 	bl	8006b84 <__trace_object_init>
#endif

#if CH_CFG_NO_IDLE_THREAD == FALSE
  /* Now this instructions flow becomes the main thread.*/
#if CH_CFG_USE_REGISTRY == TRUE
  oip->rlist.current = __thd_object_init(oip, &oip->mainthread,
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 8007924:	2380      	movs	r3, #128	; 0x80
 8007926:	4a15      	ldr	r2, [pc, #84]	; (800797c <chInstanceObjectInit+0xc4>)
 8007928:	6878      	ldr	r0, [r7, #4]
 800792a:	f000 f905 	bl	8007b38 <__thd_object_init>
 800792e:	4602      	mov	r2, r0
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	60da      	str	r2, [r3, #12]
  oip->rlist.current = __thd_object_init(oip, &oip->mainthread,
                                         "idle", IDLEPRIO);
#endif

#if (CH_DBG_ENABLE_STACK_CHECK == TRUE) || (CH_CFG_USE_DYNAMIC == TRUE)
  oip->rlist.current->wabase = oicp->mainthread_base;
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	68db      	ldr	r3, [r3, #12]
 8007938:	683a      	ldr	r2, [r7, #0]
 800793a:	6852      	ldr	r2, [r2, #4]
 800793c:	621a      	str	r2, [r3, #32]
#endif

  /* Setting up the caller as current thread.*/
  oip->rlist.current->state = CH_STATE_CURRENT;
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	68db      	ldr	r3, [r3, #12]
 8007942:	2201      	movs	r2, #1
 8007944:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /* User instance initialization hook.*/
  CH_CFG_OS_INSTANCE_INIT_HOOK(oip);

#if CH_CFG_NO_IDLE_THREAD == FALSE
  {
    thread_descriptor_t idle_descriptor = {
 8007948:	4b0d      	ldr	r3, [pc, #52]	; (8007980 <chInstanceObjectInit+0xc8>)
 800794a:	60fb      	str	r3, [r7, #12]
      .name     = "idle",
      .wbase    = oicp->idlethread_base,
 800794c:	683b      	ldr	r3, [r7, #0]
 800794e:	68db      	ldr	r3, [r3, #12]
    thread_descriptor_t idle_descriptor = {
 8007950:	613b      	str	r3, [r7, #16]
      .wend     = oicp->idlethread_end,
 8007952:	683b      	ldr	r3, [r7, #0]
 8007954:	691b      	ldr	r3, [r3, #16]
    thread_descriptor_t idle_descriptor = {
 8007956:	617b      	str	r3, [r7, #20]
 8007958:	2301      	movs	r3, #1
 800795a:	61bb      	str	r3, [r7, #24]
 800795c:	4b09      	ldr	r3, [pc, #36]	; (8007984 <chInstanceObjectInit+0xcc>)
 800795e:	61fb      	str	r3, [r7, #28]
 8007960:	2300      	movs	r3, #0
 8007962:	623b      	str	r3, [r7, #32]
#endif

    /* This thread has the lowest priority in the system, its role is just to
       serve interrupts in its context while keeping the lowest energy saving
       mode compatible with the system status.*/
    (void) chThdCreateI(&idle_descriptor);
 8007964:	f107 030c 	add.w	r3, r7, #12
 8007968:	4618      	mov	r0, r3
 800796a:	f000 f953 	bl	8007c14 <chThdCreateI>
  }
#endif
}
 800796e:	bf00      	nop
 8007970:	3728      	adds	r7, #40	; 0x28
 8007972:	46bd      	mov	sp, r7
 8007974:	bd80      	pop	{r7, pc}
 8007976:	bf00      	nop
 8007978:	240009dc 	.word	0x240009dc
 800797c:	0800f2a0 	.word	0x0800f2a0
 8007980:	0800edd8 	.word	0x0800edd8
 8007984:	080078ad 	.word	0x080078ad

08007988 <ch_list_init>:
static inline void ch_list_init(ch_list_t *lp) {
 8007988:	b480      	push	{r7}
 800798a:	b083      	sub	sp, #12
 800798c:	af00      	add	r7, sp, #0
 800798e:	6078      	str	r0, [r7, #4]
  lp->next = lp;
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	687a      	ldr	r2, [r7, #4]
 8007994:	601a      	str	r2, [r3, #0]
}
 8007996:	bf00      	nop
 8007998:	370c      	adds	r7, #12
 800799a:	46bd      	mov	sp, r7
 800799c:	bc80      	pop	{r7}
 800799e:	4770      	bx	lr

080079a0 <ch_list_notempty>:
static inline bool ch_list_notempty(ch_list_t *lp) {
 80079a0:	b480      	push	{r7}
 80079a2:	b083      	sub	sp, #12
 80079a4:	af00      	add	r7, sp, #0
 80079a6:	6078      	str	r0, [r7, #4]
  return (bool)(lp->next != lp);
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	687a      	ldr	r2, [r7, #4]
 80079ae:	429a      	cmp	r2, r3
 80079b0:	bf14      	ite	ne
 80079b2:	2301      	movne	r3, #1
 80079b4:	2300      	moveq	r3, #0
 80079b6:	b2db      	uxtb	r3, r3
}
 80079b8:	4618      	mov	r0, r3
 80079ba:	370c      	adds	r7, #12
 80079bc:	46bd      	mov	sp, r7
 80079be:	bc80      	pop	{r7}
 80079c0:	4770      	bx	lr

080079c2 <ch_list_unlink>:
static inline ch_list_t *ch_list_unlink(ch_list_t *lp) {
 80079c2:	b480      	push	{r7}
 80079c4:	b085      	sub	sp, #20
 80079c6:	af00      	add	r7, sp, #0
 80079c8:	6078      	str	r0, [r7, #4]
  ch_list_t *p = lp->next;
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	60fb      	str	r3, [r7, #12]
  lp->next = p->next;
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	681a      	ldr	r2, [r3, #0]
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	601a      	str	r2, [r3, #0]
  return p;
 80079d8:	68fb      	ldr	r3, [r7, #12]
}
 80079da:	4618      	mov	r0, r3
 80079dc:	3714      	adds	r7, #20
 80079de:	46bd      	mov	sp, r7
 80079e0:	bc80      	pop	{r7}
 80079e2:	4770      	bx	lr

080079e4 <ch_queue_init>:
static inline void ch_queue_init(ch_queue_t *qp) {
 80079e4:	b480      	push	{r7}
 80079e6:	b083      	sub	sp, #12
 80079e8:	af00      	add	r7, sp, #0
 80079ea:	6078      	str	r0, [r7, #4]
  qp->next = qp;
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	687a      	ldr	r2, [r7, #4]
 80079f0:	601a      	str	r2, [r3, #0]
  qp->prev = qp;
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	687a      	ldr	r2, [r7, #4]
 80079f6:	605a      	str	r2, [r3, #4]
}
 80079f8:	bf00      	nop
 80079fa:	370c      	adds	r7, #12
 80079fc:	46bd      	mov	sp, r7
 80079fe:	bc80      	pop	{r7}
 8007a00:	4770      	bx	lr

08007a02 <ch_queue_notempty>:
static inline bool ch_queue_notempty(const ch_queue_t *qp) {
 8007a02:	b480      	push	{r7}
 8007a04:	b083      	sub	sp, #12
 8007a06:	af00      	add	r7, sp, #0
 8007a08:	6078      	str	r0, [r7, #4]
  return (bool)(qp->next != qp);
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	687a      	ldr	r2, [r7, #4]
 8007a10:	429a      	cmp	r2, r3
 8007a12:	bf14      	ite	ne
 8007a14:	2301      	movne	r3, #1
 8007a16:	2300      	moveq	r3, #0
 8007a18:	b2db      	uxtb	r3, r3
}
 8007a1a:	4618      	mov	r0, r3
 8007a1c:	370c      	adds	r7, #12
 8007a1e:	46bd      	mov	sp, r7
 8007a20:	bc80      	pop	{r7}
 8007a22:	4770      	bx	lr

08007a24 <ch_queue_insert>:
static inline void ch_queue_insert(ch_queue_t *qp, ch_queue_t *p) {
 8007a24:	b480      	push	{r7}
 8007a26:	b083      	sub	sp, #12
 8007a28:	af00      	add	r7, sp, #0
 8007a2a:	6078      	str	r0, [r7, #4]
 8007a2c:	6039      	str	r1, [r7, #0]
  p->next       = qp;
 8007a2e:	683b      	ldr	r3, [r7, #0]
 8007a30:	687a      	ldr	r2, [r7, #4]
 8007a32:	601a      	str	r2, [r3, #0]
  p->prev       = qp->prev;
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	685a      	ldr	r2, [r3, #4]
 8007a38:	683b      	ldr	r3, [r7, #0]
 8007a3a:	605a      	str	r2, [r3, #4]
  p->prev->next = p;
 8007a3c:	683b      	ldr	r3, [r7, #0]
 8007a3e:	685b      	ldr	r3, [r3, #4]
 8007a40:	683a      	ldr	r2, [r7, #0]
 8007a42:	601a      	str	r2, [r3, #0]
  qp->prev      = p;
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	683a      	ldr	r2, [r7, #0]
 8007a48:	605a      	str	r2, [r3, #4]
}
 8007a4a:	bf00      	nop
 8007a4c:	370c      	adds	r7, #12
 8007a4e:	46bd      	mov	sp, r7
 8007a50:	bc80      	pop	{r7}
 8007a52:	4770      	bx	lr

08007a54 <ch_queue_fifo_remove>:
static inline ch_queue_t *ch_queue_fifo_remove(ch_queue_t *qp) {
 8007a54:	b480      	push	{r7}
 8007a56:	b085      	sub	sp, #20
 8007a58:	af00      	add	r7, sp, #0
 8007a5a:	6078      	str	r0, [r7, #4]
  ch_queue_t *p = qp->next;
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	60fb      	str	r3, [r7, #12]
  qp->next       = p->next;
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	681a      	ldr	r2, [r3, #0]
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	601a      	str	r2, [r3, #0]
  qp->next->prev = qp;
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	687a      	ldr	r2, [r7, #4]
 8007a70:	605a      	str	r2, [r3, #4]
  return p;
 8007a72:	68fb      	ldr	r3, [r7, #12]
}
 8007a74:	4618      	mov	r0, r3
 8007a76:	3714      	adds	r7, #20
 8007a78:	46bd      	mov	sp, r7
 8007a7a:	bc80      	pop	{r7}
 8007a7c:	4770      	bx	lr

08007a7e <ch_queue_dequeue>:
static inline ch_queue_t *ch_queue_dequeue(ch_queue_t *p) {
 8007a7e:	b480      	push	{r7}
 8007a80:	b083      	sub	sp, #12
 8007a82:	af00      	add	r7, sp, #0
 8007a84:	6078      	str	r0, [r7, #4]
  p->prev->next = p->next;
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	685b      	ldr	r3, [r3, #4]
 8007a8a:	687a      	ldr	r2, [r7, #4]
 8007a8c:	6812      	ldr	r2, [r2, #0]
 8007a8e:	601a      	str	r2, [r3, #0]
  p->next->prev = p->prev;
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	687a      	ldr	r2, [r7, #4]
 8007a96:	6852      	ldr	r2, [r2, #4]
 8007a98:	605a      	str	r2, [r3, #4]
  return p;
 8007a9a:	687b      	ldr	r3, [r7, #4]
}
 8007a9c:	4618      	mov	r0, r3
 8007a9e:	370c      	adds	r7, #12
 8007aa0:	46bd      	mov	sp, r7
 8007aa2:	bc80      	pop	{r7}
 8007aa4:	4770      	bx	lr

08007aa6 <chSysLock>:
static inline void chSysLock(void) {
 8007aa6:	b480      	push	{r7}
 8007aa8:	b083      	sub	sp, #12
 8007aaa:	af00      	add	r7, sp, #0
 8007aac:	2330      	movs	r3, #48	; 0x30
 8007aae:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	f383 8811 	msr	BASEPRI, r3
}
 8007ab6:	bf00      	nop
}
 8007ab8:	bf00      	nop
}
 8007aba:	bf00      	nop
 8007abc:	370c      	adds	r7, #12
 8007abe:	46bd      	mov	sp, r7
 8007ac0:	bc80      	pop	{r7}
 8007ac2:	4770      	bx	lr

08007ac4 <chSysUnlock>:
static inline void chSysUnlock(void) {
 8007ac4:	b480      	push	{r7}
 8007ac6:	b083      	sub	sp, #12
 8007ac8:	af00      	add	r7, sp, #0
 8007aca:	2300      	movs	r3, #0
 8007acc:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	f383 8811 	msr	BASEPRI, r3
}
 8007ad4:	bf00      	nop
}
 8007ad6:	bf00      	nop
}
 8007ad8:	bf00      	nop
 8007ada:	370c      	adds	r7, #12
 8007adc:	46bd      	mov	sp, r7
 8007ade:	bc80      	pop	{r7}
 8007ae0:	4770      	bx	lr
	...

08007ae4 <chThdGetSelfX>:
static inline thread_t *chThdGetSelfX(void) {
 8007ae4:	b480      	push	{r7}
 8007ae6:	af00      	add	r7, sp, #0
  return __sch_get_currthread();
 8007ae8:	4b02      	ldr	r3, [pc, #8]	; (8007af4 <chThdGetSelfX+0x10>)
 8007aea:	68db      	ldr	r3, [r3, #12]
}
 8007aec:	4618      	mov	r0, r3
 8007aee:	46bd      	mov	sp, r7
 8007af0:	bc80      	pop	{r7}
 8007af2:	4770      	bx	lr
 8007af4:	240009e8 	.word	0x240009e8

08007af8 <chThdSleepS>:
static inline void chThdSleepS(sysinterval_t ticks) {
 8007af8:	b580      	push	{r7, lr}
 8007afa:	b082      	sub	sp, #8
 8007afc:	af00      	add	r7, sp, #0
 8007afe:	6078      	str	r0, [r7, #4]
  (void) chSchGoSleepTimeoutS(CH_STATE_SLEEPING, ticks);
 8007b00:	6879      	ldr	r1, [r7, #4]
 8007b02:	2008      	movs	r0, #8
 8007b04:	f7ff fddc 	bl	80076c0 <chSchGoSleepTimeoutS>
}
 8007b08:	bf00      	nop
 8007b0a:	3708      	adds	r7, #8
 8007b0c:	46bd      	mov	sp, r7
 8007b0e:	bd80      	pop	{r7, pc}

08007b10 <chThdDoDequeueNextI>:
 * @param[in] tqp       pointer to the threads queue object
 * @param[in] msg       the message code
 *
 * @iclass
 */
static inline void chThdDoDequeueNextI(threads_queue_t *tqp, msg_t msg) {
 8007b10:	b580      	push	{r7, lr}
 8007b12:	b084      	sub	sp, #16
 8007b14:	af00      	add	r7, sp, #0
 8007b16:	6078      	str	r0, [r7, #4]
 8007b18:	6039      	str	r1, [r7, #0]
  thread_t *tp;

  chDbgAssert(ch_queue_notempty(&tqp->queue), "empty queue");

  tp = threadref(ch_queue_fifo_remove(&tqp->queue));
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	4618      	mov	r0, r3
 8007b1e:	f7ff ff99 	bl	8007a54 <ch_queue_fifo_remove>
 8007b22:	60f8      	str	r0, [r7, #12]

  chDbgAssert(tp->state == CH_STATE_QUEUED, "invalid state");

  tp->u.rdymsg = msg;
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	683a      	ldr	r2, [r7, #0]
 8007b28:	629a      	str	r2, [r3, #40]	; 0x28
  (void) chSchReadyI(tp);
 8007b2a:	68f8      	ldr	r0, [r7, #12]
 8007b2c:	f7ff fd94 	bl	8007658 <chSchReadyI>
}
 8007b30:	bf00      	nop
 8007b32:	3710      	adds	r7, #16
 8007b34:	46bd      	mov	sp, r7
 8007b36:	bd80      	pop	{r7, pc}

08007b38 <__thd_object_init>:
 * @notapi
 */
thread_t *__thd_object_init(os_instance_t *oip,
                            thread_t *tp,
                            const char *name,
                            tprio_t prio) {
 8007b38:	b580      	push	{r7, lr}
 8007b3a:	b084      	sub	sp, #16
 8007b3c:	af00      	add	r7, sp, #0
 8007b3e:	60f8      	str	r0, [r7, #12]
 8007b40:	60b9      	str	r1, [r7, #8]
 8007b42:	607a      	str	r2, [r7, #4]
 8007b44:	603b      	str	r3, [r7, #0]

  tp->hdr.pqueue.prio   = prio;
 8007b46:	68bb      	ldr	r3, [r7, #8]
 8007b48:	683a      	ldr	r2, [r7, #0]
 8007b4a:	609a      	str	r2, [r3, #8]
  tp->state             = CH_STATE_WTSTART;
 8007b4c:	68bb      	ldr	r3, [r7, #8]
 8007b4e:	2202      	movs	r2, #2
 8007b50:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  tp->flags             = CH_FLAG_MODE_STATIC;
 8007b54:	68bb      	ldr	r3, [r7, #8]
 8007b56:	2200      	movs	r2, #0
 8007b58:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
  tp->owner             = oip;
 8007b5c:	68bb      	ldr	r3, [r7, #8]
 8007b5e:	68fa      	ldr	r2, [r7, #12]
 8007b60:	619a      	str	r2, [r3, #24]
#if CH_CFG_TIME_QUANTUM > 0
  tp->ticks             = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif
#if CH_CFG_USE_MUTEXES == TRUE
  tp->realprio          = prio;
 8007b62:	68bb      	ldr	r3, [r7, #8]
 8007b64:	683a      	ldr	r2, [r7, #0]
 8007b66:	641a      	str	r2, [r3, #64]	; 0x40
  tp->mtxlist           = NULL;
 8007b68:	68bb      	ldr	r3, [r7, #8]
 8007b6a:	2200      	movs	r2, #0
 8007b6c:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
#if CH_CFG_USE_EVENTS == TRUE
  tp->epending          = (eventmask_t)0;
 8007b6e:	68bb      	ldr	r3, [r7, #8]
 8007b70:	2200      	movs	r2, #0
 8007b72:	639a      	str	r2, [r3, #56]	; 0x38
#endif
#if CH_DBG_THREADS_PROFILING == TRUE
  tp->time              = (systime_t)0;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->refs              = (trefs_t)1;
 8007b74:	68bb      	ldr	r3, [r7, #8]
 8007b76:	2201      	movs	r2, #1
 8007b78:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  tp->name              = name;
 8007b7c:	68bb      	ldr	r3, [r7, #8]
 8007b7e:	687a      	ldr	r2, [r7, #4]
 8007b80:	61da      	str	r2, [r3, #28]
  REG_INSERT(oip, tp);
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	f103 0228 	add.w	r2, r3, #40	; 0x28
 8007b88:	68bb      	ldr	r3, [r7, #8]
 8007b8a:	3310      	adds	r3, #16
 8007b8c:	4619      	mov	r1, r3
 8007b8e:	4610      	mov	r0, r2
 8007b90:	f7ff ff48 	bl	8007a24 <ch_queue_insert>
#else
  (void)name;
#endif
#if CH_CFG_USE_WAITEXIT == TRUE
  ch_list_init(&tp->waiting);
 8007b94:	68bb      	ldr	r3, [r7, #8]
 8007b96:	332c      	adds	r3, #44	; 0x2c
 8007b98:	4618      	mov	r0, r3
 8007b9a:	f7ff fef5 	bl	8007988 <ch_list_init>
#endif
#if CH_CFG_USE_MESSAGES == TRUE
  ch_queue_init(&tp->msgqueue);
 8007b9e:	68bb      	ldr	r3, [r7, #8]
 8007ba0:	3330      	adds	r3, #48	; 0x30
 8007ba2:	4618      	mov	r0, r3
 8007ba4:	f7ff ff1e 	bl	80079e4 <ch_queue_init>
#endif
#if CH_DBG_STATISTICS == TRUE
  chTMObjectInit(&tp->stats);
#endif
  CH_CFG_THREAD_INIT_HOOK(tp);
  return tp;
 8007ba8:	68bb      	ldr	r3, [r7, #8]
}
 8007baa:	4618      	mov	r0, r3
 8007bac:	3710      	adds	r7, #16
 8007bae:	46bd      	mov	sp, r7
 8007bb0:	bd80      	pop	{r7, pc}
	...

08007bb4 <chThdCreateSuspendedI>:
 * @return              The pointer to the @p thread_t structure allocated for
 *                      the thread into the working space area.
 *
 * @iclass
 */
thread_t *chThdCreateSuspendedI(const thread_descriptor_t *tdp) {
 8007bb4:	b580      	push	{r7, lr}
 8007bb6:	b084      	sub	sp, #16
 8007bb8:	af00      	add	r7, sp, #0
 8007bba:	6078      	str	r0, [r7, #4]
  chDbgCheck((tdp->prio <= HIGHPRIO) && (tdp->funcp != NULL));

  /* The thread structure is laid out in the upper part of the thread
     workspace. The thread position structure is aligned to the required
     stack alignment because it represents the stack top.*/
  tp = threadref(((uint8_t *)tdp->wend -
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	689b      	ldr	r3, [r3, #8]
 8007bc0:	3b48      	subs	r3, #72	; 0x48
 8007bc2:	60fb      	str	r3, [r7, #12]
                 MEM_ALIGN_NEXT(sizeof (thread_t), PORT_STACK_ALIGN)));

#if (CH_DBG_ENABLE_STACK_CHECK == TRUE) || (CH_CFG_USE_DYNAMIC == TRUE)
  /* Stack boundary.*/
  tp->wabase = tdp->wbase;
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	685a      	ldr	r2, [r3, #4]
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	621a      	str	r2, [r3, #32]
#endif

  /* Setting up the port-dependent part of the working area.*/
  PORT_SETUP_CONTEXT(tp, tdp->wbase, tp, tdp->funcp, tdp->arg);
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	f1a3 0224 	sub.w	r2, r3, #36	; 0x24
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	60da      	str	r2, [r3, #12]
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	691a      	ldr	r2, [r3, #16]
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	68db      	ldr	r3, [r3, #12]
 8007bde:	601a      	str	r2, [r3, #0]
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	695a      	ldr	r2, [r3, #20]
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	68db      	ldr	r3, [r3, #12]
 8007be8:	605a      	str	r2, [r3, #4]
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	68db      	ldr	r3, [r3, #12]
 8007bee:	4a07      	ldr	r2, [pc, #28]	; (8007c0c <chThdCreateSuspendedI+0x58>)
 8007bf0:	621a      	str	r2, [r3, #32]
  if (tdp->instance != NULL) {
    return __thd_object_init(tdp->instance, tp, tdp->name, tdp->prio);
  }
#endif

  return __thd_object_init(currcore, tp, tdp->name, tdp->prio);
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	681a      	ldr	r2, [r3, #0]
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	68db      	ldr	r3, [r3, #12]
 8007bfa:	68f9      	ldr	r1, [r7, #12]
 8007bfc:	4804      	ldr	r0, [pc, #16]	; (8007c10 <chThdCreateSuspendedI+0x5c>)
 8007bfe:	f7ff ff9b 	bl	8007b38 <__thd_object_init>
 8007c02:	4603      	mov	r3, r0
}
 8007c04:	4618      	mov	r0, r3
 8007c06:	3710      	adds	r7, #16
 8007c08:	46bd      	mov	sp, r7
 8007c0a:	bd80      	pop	{r7, pc}
 8007c0c:	080003f1 	.word	0x080003f1
 8007c10:	240009e8 	.word	0x240009e8

08007c14 <chThdCreateI>:
 * @return              The pointer to the @p thread_t structure allocated for
 *                      the thread into the working space area.
 *
 * @iclass
 */
thread_t *chThdCreateI(const thread_descriptor_t *tdp) {
 8007c14:	b580      	push	{r7, lr}
 8007c16:	b082      	sub	sp, #8
 8007c18:	af00      	add	r7, sp, #0
 8007c1a:	6078      	str	r0, [r7, #4]

  return chSchReadyI(chThdCreateSuspendedI(tdp));
 8007c1c:	6878      	ldr	r0, [r7, #4]
 8007c1e:	f7ff ffc9 	bl	8007bb4 <chThdCreateSuspendedI>
 8007c22:	4603      	mov	r3, r0
 8007c24:	4618      	mov	r0, r3
 8007c26:	f7ff fd17 	bl	8007658 <chSchReadyI>
 8007c2a:	4603      	mov	r3, r0
}
 8007c2c:	4618      	mov	r0, r3
 8007c2e:	3708      	adds	r7, #8
 8007c30:	46bd      	mov	sp, r7
 8007c32:	bd80      	pop	{r7, pc}

08007c34 <chThdExit>:
 *
 * @param[in] msg       thread exit code
 *
 * @api
 */
void chThdExit(msg_t msg) {
 8007c34:	b580      	push	{r7, lr}
 8007c36:	b082      	sub	sp, #8
 8007c38:	af00      	add	r7, sp, #0
 8007c3a:	6078      	str	r0, [r7, #4]

  chSysLock();
 8007c3c:	f7ff ff33 	bl	8007aa6 <chSysLock>
  chThdExitS(msg);
 8007c40:	6878      	ldr	r0, [r7, #4]
 8007c42:	f000 f804 	bl	8007c4e <chThdExitS>
  /* The thread never returns here.*/
}
 8007c46:	bf00      	nop
 8007c48:	3708      	adds	r7, #8
 8007c4a:	46bd      	mov	sp, r7
 8007c4c:	bd80      	pop	{r7, pc}

08007c4e <chThdExitS>:
 *
 * @param[in] msg       thread exit code
 *
 * @sclass
 */
void chThdExitS(msg_t msg) {
 8007c4e:	b580      	push	{r7, lr}
 8007c50:	b084      	sub	sp, #16
 8007c52:	af00      	add	r7, sp, #0
 8007c54:	6078      	str	r0, [r7, #4]
  thread_t *currtp = chThdGetSelfX();
 8007c56:	f7ff ff45 	bl	8007ae4 <chThdGetSelfX>
 8007c5a:	60f8      	str	r0, [r7, #12]

  /* Storing exit message.*/
  currtp->u.exitcode = msg;
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	687a      	ldr	r2, [r7, #4]
 8007c60:	629a      	str	r2, [r3, #40]	; 0x28
  /* Exit handler hook.*/
  CH_CFG_THREAD_EXIT_HOOK(currtp);

#if CH_CFG_USE_WAITEXIT == TRUE
  /* Waking up any waiting thread.*/
  while (unlikely(ch_list_notempty(&currtp->waiting))) {
 8007c62:	e008      	b.n	8007c76 <chThdExitS+0x28>
    (void) chSchReadyI(threadref(ch_list_unlink(&currtp->waiting)));
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	332c      	adds	r3, #44	; 0x2c
 8007c68:	4618      	mov	r0, r3
 8007c6a:	f7ff feaa 	bl	80079c2 <ch_list_unlink>
 8007c6e:	4603      	mov	r3, r0
 8007c70:	4618      	mov	r0, r3
 8007c72:	f7ff fcf1 	bl	8007658 <chSchReadyI>
  while (unlikely(ch_list_notempty(&currtp->waiting))) {
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	332c      	adds	r3, #44	; 0x2c
 8007c7a:	4618      	mov	r0, r3
 8007c7c:	f7ff fe90 	bl	80079a0 <ch_list_notempty>
 8007c80:	4603      	mov	r3, r0
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d1ee      	bne.n	8007c64 <chThdExitS+0x16>
  }
#endif

#if CH_CFG_USE_REGISTRY == TRUE
  if (unlikely(currtp->refs == (trefs_t)0)) {
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	bf0c      	ite	eq
 8007c90:	2301      	moveq	r3, #1
 8007c92:	2300      	movne	r3, #0
 8007c94:	b2db      	uxtb	r3, r3
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d010      	beq.n	8007cbc <chThdExitS+0x6e>
#if CH_CFG_USE_DYNAMIC == TRUE
    /* Static threads are immediately removed from the registry because there
       is no memory to recover.*/
    if (unlikely(((currtp->flags & CH_FLAG_MODE_MASK) == CH_FLAG_MODE_STATIC))) {
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8007ca0:	f003 0303 	and.w	r3, r3, #3
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	bf0c      	ite	eq
 8007ca8:	2301      	moveq	r3, #1
 8007caa:	2300      	movne	r3, #0
 8007cac:	b2db      	uxtb	r3, r3
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d004      	beq.n	8007cbc <chThdExitS+0x6e>
      REG_REMOVE(currtp);
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	3310      	adds	r3, #16
 8007cb6:	4618      	mov	r0, r3
 8007cb8:	f7ff fee1 	bl	8007a7e <ch_queue_dequeue>
#endif
  }
#endif

  /* Going into final state.*/
  chSchGoSleepS(CH_STATE_FINAL);
 8007cbc:	200f      	movs	r0, #15
 8007cbe:	f7ff fcd7 	bl	8007670 <chSchGoSleepS>

  /* The thread never returns here.*/
  chDbgAssert(false, "zombies apocalypse");
}
 8007cc2:	bf00      	nop
 8007cc4:	3710      	adds	r7, #16
 8007cc6:	46bd      	mov	sp, r7
 8007cc8:	bd80      	pop	{r7, pc}

08007cca <chThdSleep>:
 *                      - @a TIME_IMMEDIATE this value is not allowed.
 *                      .
 *
 * @api
 */
void chThdSleep(sysinterval_t time) {
 8007cca:	b580      	push	{r7, lr}
 8007ccc:	b082      	sub	sp, #8
 8007cce:	af00      	add	r7, sp, #0
 8007cd0:	6078      	str	r0, [r7, #4]

  chSysLock();
 8007cd2:	f7ff fee8 	bl	8007aa6 <chSysLock>
  chThdSleepS(time);
 8007cd6:	6878      	ldr	r0, [r7, #4]
 8007cd8:	f7ff ff0e 	bl	8007af8 <chThdSleepS>
  chSysUnlock();
 8007cdc:	f7ff fef2 	bl	8007ac4 <chSysUnlock>
}
 8007ce0:	bf00      	nop
 8007ce2:	3708      	adds	r7, #8
 8007ce4:	46bd      	mov	sp, r7
 8007ce6:	bd80      	pop	{r7, pc}

08007ce8 <chThdResumeI>:
 * @param[in] trp       a pointer to a thread reference object
 * @param[in] msg       the message code
 *
 * @iclass
 */
void chThdResumeI(thread_reference_t *trp, msg_t msg) {
 8007ce8:	b580      	push	{r7, lr}
 8007cea:	b084      	sub	sp, #16
 8007cec:	af00      	add	r7, sp, #0
 8007cee:	6078      	str	r0, [r7, #4]
 8007cf0:	6039      	str	r1, [r7, #0]

  if (*trp != NULL) {
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d00b      	beq.n	8007d12 <chThdResumeI+0x2a>
    thread_t *tp = *trp;
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	60fb      	str	r3, [r7, #12]

    chDbgAssert(tp->state == CH_STATE_SUSPENDED, "not CH_STATE_SUSPENDED");

    *trp = NULL;
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	2200      	movs	r2, #0
 8007d04:	601a      	str	r2, [r3, #0]
    tp->u.rdymsg = msg;
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	683a      	ldr	r2, [r7, #0]
 8007d0a:	629a      	str	r2, [r3, #40]	; 0x28
    (void) chSchReadyI(tp);
 8007d0c:	68f8      	ldr	r0, [r7, #12]
 8007d0e:	f7ff fca3 	bl	8007658 <chSchReadyI>
  }
}
 8007d12:	bf00      	nop
 8007d14:	3710      	adds	r7, #16
 8007d16:	46bd      	mov	sp, r7
 8007d18:	bd80      	pop	{r7, pc}

08007d1a <chThdEnqueueTimeoutS>:
 *                      invoked with @p TIME_IMMEDIATE as timeout
 *                      specification.
 *
 * @sclass
 */
msg_t chThdEnqueueTimeoutS(threads_queue_t *tqp, sysinterval_t timeout) {
 8007d1a:	b580      	push	{r7, lr}
 8007d1c:	b084      	sub	sp, #16
 8007d1e:	af00      	add	r7, sp, #0
 8007d20:	6078      	str	r0, [r7, #4]
 8007d22:	6039      	str	r1, [r7, #0]
  thread_t *currtp = chThdGetSelfX();
 8007d24:	f7ff fede 	bl	8007ae4 <chThdGetSelfX>
 8007d28:	60f8      	str	r0, [r7, #12]

  if (unlikely(TIME_IMMEDIATE == timeout)) {
 8007d2a:	683b      	ldr	r3, [r7, #0]
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	bf0c      	ite	eq
 8007d30:	2301      	moveq	r3, #1
 8007d32:	2300      	movne	r3, #0
 8007d34:	b2db      	uxtb	r3, r3
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d002      	beq.n	8007d40 <chThdEnqueueTimeoutS+0x26>
    return MSG_TIMEOUT;
 8007d3a:	f04f 33ff 	mov.w	r3, #4294967295
 8007d3e:	e009      	b.n	8007d54 <chThdEnqueueTimeoutS+0x3a>
  }

  ch_queue_insert(&tqp->queue, (ch_queue_t *)currtp);
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	68f9      	ldr	r1, [r7, #12]
 8007d44:	4618      	mov	r0, r3
 8007d46:	f7ff fe6d 	bl	8007a24 <ch_queue_insert>

  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
 8007d4a:	6839      	ldr	r1, [r7, #0]
 8007d4c:	2004      	movs	r0, #4
 8007d4e:	f7ff fcb7 	bl	80076c0 <chSchGoSleepTimeoutS>
 8007d52:	4603      	mov	r3, r0
}
 8007d54:	4618      	mov	r0, r3
 8007d56:	3710      	adds	r7, #16
 8007d58:	46bd      	mov	sp, r7
 8007d5a:	bd80      	pop	{r7, pc}

08007d5c <chThdDequeueNextI>:
 * @param[in] tqp       pointer to a @p threads_queue_t object
 * @param[in] msg       the message code
 *
 * @iclass
 */
void chThdDequeueNextI(threads_queue_t *tqp, msg_t msg) {
 8007d5c:	b580      	push	{r7, lr}
 8007d5e:	b082      	sub	sp, #8
 8007d60:	af00      	add	r7, sp, #0
 8007d62:	6078      	str	r0, [r7, #4]
 8007d64:	6039      	str	r1, [r7, #0]

  if (ch_queue_notempty(&tqp->queue)) {
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	4618      	mov	r0, r3
 8007d6a:	f7ff fe4a 	bl	8007a02 <ch_queue_notempty>
 8007d6e:	4603      	mov	r3, r0
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d003      	beq.n	8007d7c <chThdDequeueNextI+0x20>
    chThdDoDequeueNextI(tqp, msg);
 8007d74:	6839      	ldr	r1, [r7, #0]
 8007d76:	6878      	ldr	r0, [r7, #4]
 8007d78:	f7ff feca 	bl	8007b10 <chThdDoDequeueNextI>
  }
}
 8007d7c:	bf00      	nop
 8007d7e:	3708      	adds	r7, #8
 8007d80:	46bd      	mov	sp, r7
 8007d82:	bd80      	pop	{r7, pc}

08007d84 <tm_stop>:
/* Module local functions.                                                   */
/*===========================================================================*/

static inline void tm_stop(time_measurement_t *tmp,
                           rtcnt_t now,
                           rtcnt_t offset) {
 8007d84:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
 8007d88:	b085      	sub	sp, #20
 8007d8a:	af00      	add	r7, sp, #0
 8007d8c:	60f8      	str	r0, [r7, #12]
 8007d8e:	60b9      	str	r1, [r7, #8]
 8007d90:	607a      	str	r2, [r7, #4]

  tmp->n++;
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	68db      	ldr	r3, [r3, #12]
 8007d96:	1c5a      	adds	r2, r3, #1
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	60da      	str	r2, [r3, #12]
  tmp->last = (now - tmp->last) - offset;
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	689b      	ldr	r3, [r3, #8]
 8007da0:	68ba      	ldr	r2, [r7, #8]
 8007da2:	1ad2      	subs	r2, r2, r3
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	1ad2      	subs	r2, r2, r3
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	609a      	str	r2, [r3, #8]
  tmp->cumulative += (rttime_t)tmp->last;
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8007db2:	68f9      	ldr	r1, [r7, #12]
 8007db4:	6889      	ldr	r1, [r1, #8]
 8007db6:	2000      	movs	r0, #0
 8007db8:	460c      	mov	r4, r1
 8007dba:	4605      	mov	r5, r0
 8007dbc:	eb12 0804 	adds.w	r8, r2, r4
 8007dc0:	eb43 0905 	adc.w	r9, r3, r5
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	e9c3 8904 	strd	r8, r9, [r3, #16]
  if (tmp->last > tmp->worst) {
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	689a      	ldr	r2, [r3, #8]
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	685b      	ldr	r3, [r3, #4]
 8007dd2:	429a      	cmp	r2, r3
 8007dd4:	d903      	bls.n	8007dde <tm_stop+0x5a>
    tmp->worst = tmp->last;
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	689a      	ldr	r2, [r3, #8]
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	605a      	str	r2, [r3, #4]
  }
  if (tmp->last < tmp->best) {
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	689a      	ldr	r2, [r3, #8]
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	429a      	cmp	r2, r3
 8007de8:	d203      	bcs.n	8007df2 <tm_stop+0x6e>
    tmp->best = tmp->last;
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	689a      	ldr	r2, [r3, #8]
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	601a      	str	r2, [r3, #0]
  }
}
 8007df2:	bf00      	nop
 8007df4:	3714      	adds	r7, #20
 8007df6:	46bd      	mov	sp, r7
 8007df8:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
 8007dfc:	4770      	bx	lr

08007dfe <chTMObjectInit>:
 *
 * @param[out] tmp      pointer to a @p TimeMeasurement structure
 *
 * @init
 */
void chTMObjectInit(time_measurement_t *tmp) {
 8007dfe:	b480      	push	{r7}
 8007e00:	b083      	sub	sp, #12
 8007e02:	af00      	add	r7, sp, #0
 8007e04:	6078      	str	r0, [r7, #4]

  tmp->best       = (rtcnt_t)-1;
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	f04f 32ff 	mov.w	r2, #4294967295
 8007e0c:	601a      	str	r2, [r3, #0]
  tmp->worst      = (rtcnt_t)0;
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	2200      	movs	r2, #0
 8007e12:	605a      	str	r2, [r3, #4]
  tmp->last       = (rtcnt_t)0;
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	2200      	movs	r2, #0
 8007e18:	609a      	str	r2, [r3, #8]
  tmp->n          = (ucnt_t)0;
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	2200      	movs	r2, #0
 8007e1e:	60da      	str	r2, [r3, #12]
  tmp->cumulative = (rttime_t)0;
 8007e20:	6879      	ldr	r1, [r7, #4]
 8007e22:	f04f 0200 	mov.w	r2, #0
 8007e26:	f04f 0300 	mov.w	r3, #0
 8007e2a:	e9c1 2304 	strd	r2, r3, [r1, #16]
}
 8007e2e:	bf00      	nop
 8007e30:	370c      	adds	r7, #12
 8007e32:	46bd      	mov	sp, r7
 8007e34:	bc80      	pop	{r7}
 8007e36:	4770      	bx	lr

08007e38 <chTMStartMeasurementX>:
 *
 * @param[in,out] tmp   pointer to a @p TimeMeasurement structure
 *
 * @xclass
 */
NOINLINE void chTMStartMeasurementX(time_measurement_t *tmp) {
 8007e38:	b480      	push	{r7}
 8007e3a:	b083      	sub	sp, #12
 8007e3c:	af00      	add	r7, sp, #0
 8007e3e:	6078      	str	r0, [r7, #4]
  return DWT->CYCCNT;
 8007e40:	4b04      	ldr	r3, [pc, #16]	; (8007e54 <chTMStartMeasurementX+0x1c>)
 8007e42:	685a      	ldr	r2, [r3, #4]

  tmp->last = chSysGetRealtimeCounterX();
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	609a      	str	r2, [r3, #8]
}
 8007e48:	bf00      	nop
 8007e4a:	370c      	adds	r7, #12
 8007e4c:	46bd      	mov	sp, r7
 8007e4e:	bc80      	pop	{r7}
 8007e50:	4770      	bx	lr
 8007e52:	bf00      	nop
 8007e54:	e0001000 	.word	0xe0001000

08007e58 <chTMStopMeasurementX>:
 *
 * @param[in,out] tmp   pointer to a @p time_measurement_t structure
 *
 * @xclass
 */
NOINLINE void chTMStopMeasurementX(time_measurement_t *tmp) {
 8007e58:	b580      	push	{r7, lr}
 8007e5a:	b082      	sub	sp, #8
 8007e5c:	af00      	add	r7, sp, #0
 8007e5e:	6078      	str	r0, [r7, #4]
 8007e60:	4b05      	ldr	r3, [pc, #20]	; (8007e78 <chTMStopMeasurementX+0x20>)
 8007e62:	685b      	ldr	r3, [r3, #4]

  tm_stop(tmp, chSysGetRealtimeCounterX(), ch_system.tmc.offset);
 8007e64:	4a05      	ldr	r2, [pc, #20]	; (8007e7c <chTMStopMeasurementX+0x24>)
 8007e66:	6892      	ldr	r2, [r2, #8]
 8007e68:	4619      	mov	r1, r3
 8007e6a:	6878      	ldr	r0, [r7, #4]
 8007e6c:	f7ff ff8a 	bl	8007d84 <tm_stop>
}
 8007e70:	bf00      	nop
 8007e72:	3708      	adds	r7, #8
 8007e74:	46bd      	mov	sp, r7
 8007e76:	bd80      	pop	{r7, pc}
 8007e78:	e0001000 	.word	0xe0001000
 8007e7c:	240009dc 	.word	0x240009dc

08007e80 <ch_queue_init>:
static inline void ch_queue_init(ch_queue_t *qp) {
 8007e80:	b480      	push	{r7}
 8007e82:	b083      	sub	sp, #12
 8007e84:	af00      	add	r7, sp, #0
 8007e86:	6078      	str	r0, [r7, #4]
  qp->next = qp;
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	687a      	ldr	r2, [r7, #4]
 8007e8c:	601a      	str	r2, [r3, #0]
  qp->prev = qp;
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	687a      	ldr	r2, [r7, #4]
 8007e92:	605a      	str	r2, [r3, #4]
}
 8007e94:	bf00      	nop
 8007e96:	370c      	adds	r7, #12
 8007e98:	46bd      	mov	sp, r7
 8007e9a:	bc80      	pop	{r7}
 8007e9c:	4770      	bx	lr

08007e9e <chMtxObjectInit>:
 *
 * @param[out] mp       pointer to a @p mutex_t structure
 *
 * @init
 */
void chMtxObjectInit(mutex_t *mp) {
 8007e9e:	b580      	push	{r7, lr}
 8007ea0:	b082      	sub	sp, #8
 8007ea2:	af00      	add	r7, sp, #0
 8007ea4:	6078      	str	r0, [r7, #4]

  chDbgCheck(mp != NULL);

  ch_queue_init(&mp->queue);
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	4618      	mov	r0, r3
 8007eaa:	f7ff ffe9 	bl	8007e80 <ch_queue_init>
  mp->owner = NULL;
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	2200      	movs	r2, #0
 8007eb2:	609a      	str	r2, [r3, #8]
#if CH_CFG_USE_MUTEXES_RECURSIVE == TRUE
  mp->cnt = (cnt_t)0;
#endif
}
 8007eb4:	bf00      	nop
 8007eb6:	3708      	adds	r7, #8
 8007eb8:	46bd      	mov	sp, r7
 8007eba:	bd80      	pop	{r7, pc}

08007ebc <chEvtSignalI>:
 * @param[in] tp        the thread to be signaled
 * @param[in] events    the events set to be ORed
 *
 * @iclass
 */
void chEvtSignalI(thread_t *tp, eventmask_t events) {
 8007ebc:	b580      	push	{r7, lr}
 8007ebe:	b082      	sub	sp, #8
 8007ec0:	af00      	add	r7, sp, #0
 8007ec2:	6078      	str	r0, [r7, #4]
 8007ec4:	6039      	str	r1, [r7, #0]

  chDbgCheckClassI();
  chDbgCheck(tp != NULL);

  tp->epending |= events;
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007eca:	683b      	ldr	r3, [r7, #0]
 8007ecc:	431a      	orrs	r2, r3
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	639a      	str	r2, [r3, #56]	; 0x38
  /* Test on the AND/OR conditions wait states.*/
  if (((tp->state == CH_STATE_WTOREVT) &&
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007ed8:	2b0a      	cmp	r3, #10
 8007eda:	d106      	bne.n	8007eea <chEvtSignalI+0x2e>
       ((tp->epending & tp->u.ewmask) != (eventmask_t)0)) ||
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ee4:	4013      	ands	r3, r2
  if (((tp->state == CH_STATE_WTOREVT) &&
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d10d      	bne.n	8007f06 <chEvtSignalI+0x4a>
      ((tp->state == CH_STATE_WTANDEVT) &&
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
       ((tp->epending & tp->u.ewmask) != (eventmask_t)0)) ||
 8007ef0:	2b0b      	cmp	r3, #11
 8007ef2:	d10e      	bne.n	8007f12 <chEvtSignalI+0x56>
       ((tp->epending & tp->u.ewmask) == tp->u.ewmask))) {
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007efc:	401a      	ands	r2, r3
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      ((tp->state == CH_STATE_WTANDEVT) &&
 8007f02:	429a      	cmp	r2, r3
 8007f04:	d105      	bne.n	8007f12 <chEvtSignalI+0x56>
    tp->u.rdymsg = MSG_OK;
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	2200      	movs	r2, #0
 8007f0a:	629a      	str	r2, [r3, #40]	; 0x28
    (void) chSchReadyI(tp);
 8007f0c:	6878      	ldr	r0, [r7, #4]
 8007f0e:	f7ff fba3 	bl	8007658 <chSchReadyI>
  }
}
 8007f12:	bf00      	nop
 8007f14:	3708      	adds	r7, #8
 8007f16:	46bd      	mov	sp, r7
 8007f18:	bd80      	pop	{r7, pc}

08007f1a <chEvtBroadcastFlagsI>:
 * @param[in] esp       pointer to the @p event_source_t structure
 * @param[in] flags     the flags set to be added to the listener flags mask
 *
 * @iclass
 */
void chEvtBroadcastFlagsI(event_source_t *esp, eventflags_t flags) {
 8007f1a:	b580      	push	{r7, lr}
 8007f1c:	b084      	sub	sp, #16
 8007f1e:	af00      	add	r7, sp, #0
 8007f20:	6078      	str	r0, [r7, #4]
 8007f22:	6039      	str	r1, [r7, #0]
  event_listener_t *elp;

  chDbgCheckClassI();
  chDbgCheck(esp != NULL);

  elp = esp->next;
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	60fb      	str	r3, [r7, #12]
  /*lint -save -e9087 -e740 [11.3, 1.3] Cast required by list handling.*/
  while (elp != (event_listener_t *)esp) {
 8007f2a:	e019      	b.n	8007f60 <chEvtBroadcastFlagsI+0x46>
  /*lint -restore*/
    elp->flags |= flags;
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	68da      	ldr	r2, [r3, #12]
 8007f30:	683b      	ldr	r3, [r7, #0]
 8007f32:	431a      	orrs	r2, r3
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	60da      	str	r2, [r3, #12]
    /* When flags == 0 the thread will always be signaled because the
       source does not emit any flag.*/
    if ((flags == (eventflags_t)0) ||
 8007f38:	683b      	ldr	r3, [r7, #0]
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d005      	beq.n	8007f4a <chEvtBroadcastFlagsI+0x30>
        ((flags & elp->wflags) != (eventflags_t)0)) {
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	691a      	ldr	r2, [r3, #16]
 8007f42:	683b      	ldr	r3, [r7, #0]
 8007f44:	4013      	ands	r3, r2
    if ((flags == (eventflags_t)0) ||
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d007      	beq.n	8007f5a <chEvtBroadcastFlagsI+0x40>
      chEvtSignalI(elp->listener, elp->events);
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	685a      	ldr	r2, [r3, #4]
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	689b      	ldr	r3, [r3, #8]
 8007f52:	4619      	mov	r1, r3
 8007f54:	4610      	mov	r0, r2
 8007f56:	f7ff ffb1 	bl	8007ebc <chEvtSignalI>
    }
    elp = elp->next;
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	60fb      	str	r3, [r7, #12]
  while (elp != (event_listener_t *)esp) {
 8007f60:	68fa      	ldr	r2, [r7, #12]
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	429a      	cmp	r2, r3
 8007f66:	d1e1      	bne.n	8007f2c <chEvtBroadcastFlagsI+0x12>
  }
}
 8007f68:	bf00      	nop
 8007f6a:	bf00      	nop
 8007f6c:	3710      	adds	r7, #16
 8007f6e:	46bd      	mov	sp, r7
 8007f70:	bd80      	pop	{r7, pc}

08007f72 <chSysLock>:
static inline void chSysLock(void) {
 8007f72:	b480      	push	{r7}
 8007f74:	b083      	sub	sp, #12
 8007f76:	af00      	add	r7, sp, #0
 8007f78:	2330      	movs	r3, #48	; 0x30
 8007f7a:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	f383 8811 	msr	BASEPRI, r3
}
 8007f82:	bf00      	nop
}
 8007f84:	bf00      	nop
}
 8007f86:	bf00      	nop
 8007f88:	370c      	adds	r7, #12
 8007f8a:	46bd      	mov	sp, r7
 8007f8c:	bc80      	pop	{r7}
 8007f8e:	4770      	bx	lr

08007f90 <chSysUnlock>:
static inline void chSysUnlock(void) {
 8007f90:	b480      	push	{r7}
 8007f92:	b083      	sub	sp, #12
 8007f94:	af00      	add	r7, sp, #0
 8007f96:	2300      	movs	r3, #0
 8007f98:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	f383 8811 	msr	BASEPRI, r3
}
 8007fa0:	bf00      	nop
}
 8007fa2:	bf00      	nop
}
 8007fa4:	bf00      	nop
 8007fa6:	370c      	adds	r7, #12
 8007fa8:	46bd      	mov	sp, r7
 8007faa:	bc80      	pop	{r7}
 8007fac:	4770      	bx	lr
	...

08007fb0 <__core_init>:
/**
 * @brief   Low level memory manager initialization.
 *
 * @notapi
 */
void __core_init(void) {
 8007fb0:	b480      	push	{r7}
 8007fb2:	af00      	add	r7, sp, #0
#if CH_CFG_MEMCORE_SIZE == 0
  extern uint8_t __heap_base__[];
  extern uint8_t __heap_end__[];

  /*lint -save -e9033 [10.8] Required cast operations.*/
  ch_memcore.basemem = __heap_base__;
 8007fb4:	4b04      	ldr	r3, [pc, #16]	; (8007fc8 <__core_init+0x18>)
 8007fb6:	4a05      	ldr	r2, [pc, #20]	; (8007fcc <__core_init+0x1c>)
 8007fb8:	601a      	str	r2, [r3, #0]
  ch_memcore.topmem  = __heap_end__;
 8007fba:	4b03      	ldr	r3, [pc, #12]	; (8007fc8 <__core_init+0x18>)
 8007fbc:	4a04      	ldr	r2, [pc, #16]	; (8007fd0 <__core_init+0x20>)
 8007fbe:	605a      	str	r2, [r3, #4]
  static uint8_t static_heap[CH_CFG_MEMCORE_SIZE];

  ch_memcore.basemem = &static_heap[0];
  ch_memcore.topmem  = &static_heap[CH_CFG_MEMCORE_SIZE];
#endif
}
 8007fc0:	bf00      	nop
 8007fc2:	46bd      	mov	sp, r7
 8007fc4:	bc80      	pop	{r7}
 8007fc6:	4770      	bx	lr
 8007fc8:	240013a8 	.word	0x240013a8
 8007fcc:	240019c8 	.word	0x240019c8
 8007fd0:	24080000 	.word	0x24080000

08007fd4 <chCoreAllocFromBaseI>:
 * @return              A pointer to the allocated memory block.
 * @retval NULL         allocation failed, core memory exhausted.
 *
 * @iclass
 */
void *chCoreAllocFromBaseI(size_t size, unsigned align, size_t offset) {
 8007fd4:	b480      	push	{r7}
 8007fd6:	b087      	sub	sp, #28
 8007fd8:	af00      	add	r7, sp, #0
 8007fda:	60f8      	str	r0, [r7, #12]
 8007fdc:	60b9      	str	r1, [r7, #8]
 8007fde:	607a      	str	r2, [r7, #4]
  uint8_t *p, *next;

  chDbgCheckClassI();
  chDbgCheck(MEM_IS_VALID_ALIGNMENT(align));

  p = (uint8_t *)MEM_ALIGN_NEXT(ch_memcore.basemem + offset, align);
 8007fe0:	4b12      	ldr	r3, [pc, #72]	; (800802c <chCoreAllocFromBaseI+0x58>)
 8007fe2:	681a      	ldr	r2, [r3, #0]
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	4413      	add	r3, r2
 8007fe8:	461a      	mov	r2, r3
 8007fea:	68bb      	ldr	r3, [r7, #8]
 8007fec:	4413      	add	r3, r2
 8007fee:	1e5a      	subs	r2, r3, #1
 8007ff0:	68bb      	ldr	r3, [r7, #8]
 8007ff2:	425b      	negs	r3, r3
 8007ff4:	4013      	ands	r3, r2
 8007ff6:	617b      	str	r3, [r7, #20]
  next = p + size;
 8007ff8:	697a      	ldr	r2, [r7, #20]
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	4413      	add	r3, r2
 8007ffe:	613b      	str	r3, [r7, #16]

  /* Considering also the case where there is numeric overflow.*/
  if ((next > ch_memcore.topmem) || (next < ch_memcore.basemem)) {
 8008000:	4b0a      	ldr	r3, [pc, #40]	; (800802c <chCoreAllocFromBaseI+0x58>)
 8008002:	685b      	ldr	r3, [r3, #4]
 8008004:	693a      	ldr	r2, [r7, #16]
 8008006:	429a      	cmp	r2, r3
 8008008:	d804      	bhi.n	8008014 <chCoreAllocFromBaseI+0x40>
 800800a:	4b08      	ldr	r3, [pc, #32]	; (800802c <chCoreAllocFromBaseI+0x58>)
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	693a      	ldr	r2, [r7, #16]
 8008010:	429a      	cmp	r2, r3
 8008012:	d201      	bcs.n	8008018 <chCoreAllocFromBaseI+0x44>
    return NULL;
 8008014:	2300      	movs	r3, #0
 8008016:	e003      	b.n	8008020 <chCoreAllocFromBaseI+0x4c>
  }

  ch_memcore.basemem = next;
 8008018:	4a04      	ldr	r2, [pc, #16]	; (800802c <chCoreAllocFromBaseI+0x58>)
 800801a:	693b      	ldr	r3, [r7, #16]
 800801c:	6013      	str	r3, [r2, #0]

  return p;
 800801e:	697b      	ldr	r3, [r7, #20]
}
 8008020:	4618      	mov	r0, r3
 8008022:	371c      	adds	r7, #28
 8008024:	46bd      	mov	sp, r7
 8008026:	bc80      	pop	{r7}
 8008028:	4770      	bx	lr
 800802a:	bf00      	nop
 800802c:	240013a8 	.word	0x240013a8

08008030 <chCoreAllocFromTopI>:
 * @return              A pointer to the allocated memory block.
 * @retval NULL         allocation failed, core memory exhausted.
 *
 * @iclass
 */
void *chCoreAllocFromTopI(size_t size, unsigned align, size_t offset) {
 8008030:	b480      	push	{r7}
 8008032:	b087      	sub	sp, #28
 8008034:	af00      	add	r7, sp, #0
 8008036:	60f8      	str	r0, [r7, #12]
 8008038:	60b9      	str	r1, [r7, #8]
 800803a:	607a      	str	r2, [r7, #4]
  uint8_t *p, *prev;

  chDbgCheckClassI();
  chDbgCheck(MEM_IS_VALID_ALIGNMENT(align));

  p = (uint8_t *)MEM_ALIGN_PREV(ch_memcore.topmem - size, align);
 800803c:	4b11      	ldr	r3, [pc, #68]	; (8008084 <chCoreAllocFromTopI+0x54>)
 800803e:	685a      	ldr	r2, [r3, #4]
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	425b      	negs	r3, r3
 8008044:	4413      	add	r3, r2
 8008046:	461a      	mov	r2, r3
 8008048:	68bb      	ldr	r3, [r7, #8]
 800804a:	425b      	negs	r3, r3
 800804c:	4013      	ands	r3, r2
 800804e:	617b      	str	r3, [r7, #20]
  prev = p - offset;
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	425b      	negs	r3, r3
 8008054:	697a      	ldr	r2, [r7, #20]
 8008056:	4413      	add	r3, r2
 8008058:	613b      	str	r3, [r7, #16]

  /* Considering also the case where there is numeric overflow.*/
  if ((prev < ch_memcore.basemem) || (prev > ch_memcore.topmem)) {
 800805a:	4b0a      	ldr	r3, [pc, #40]	; (8008084 <chCoreAllocFromTopI+0x54>)
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	693a      	ldr	r2, [r7, #16]
 8008060:	429a      	cmp	r2, r3
 8008062:	d304      	bcc.n	800806e <chCoreAllocFromTopI+0x3e>
 8008064:	4b07      	ldr	r3, [pc, #28]	; (8008084 <chCoreAllocFromTopI+0x54>)
 8008066:	685b      	ldr	r3, [r3, #4]
 8008068:	693a      	ldr	r2, [r7, #16]
 800806a:	429a      	cmp	r2, r3
 800806c:	d901      	bls.n	8008072 <chCoreAllocFromTopI+0x42>
    return NULL;
 800806e:	2300      	movs	r3, #0
 8008070:	e003      	b.n	800807a <chCoreAllocFromTopI+0x4a>
  }

  ch_memcore.topmem = prev;
 8008072:	4a04      	ldr	r2, [pc, #16]	; (8008084 <chCoreAllocFromTopI+0x54>)
 8008074:	693b      	ldr	r3, [r7, #16]
 8008076:	6053      	str	r3, [r2, #4]

  return p;
 8008078:	697b      	ldr	r3, [r7, #20]
}
 800807a:	4618      	mov	r0, r3
 800807c:	371c      	adds	r7, #28
 800807e:	46bd      	mov	sp, r7
 8008080:	bc80      	pop	{r7}
 8008082:	4770      	bx	lr
 8008084:	240013a8 	.word	0x240013a8

08008088 <chCoreAllocFromBase>:
 * @return              A pointer to the allocated memory block.
 * @retval NULL         allocation failed, core memory exhausted.
 *
 * @api
 */
void *chCoreAllocFromBase(size_t size, unsigned align, size_t offset) {
 8008088:	b580      	push	{r7, lr}
 800808a:	b086      	sub	sp, #24
 800808c:	af00      	add	r7, sp, #0
 800808e:	60f8      	str	r0, [r7, #12]
 8008090:	60b9      	str	r1, [r7, #8]
 8008092:	607a      	str	r2, [r7, #4]
  void *p;

  chSysLock();
 8008094:	f7ff ff6d 	bl	8007f72 <chSysLock>
  p = chCoreAllocFromBaseI(size, align, offset);
 8008098:	687a      	ldr	r2, [r7, #4]
 800809a:	68b9      	ldr	r1, [r7, #8]
 800809c:	68f8      	ldr	r0, [r7, #12]
 800809e:	f7ff ff99 	bl	8007fd4 <chCoreAllocFromBaseI>
 80080a2:	6178      	str	r0, [r7, #20]
  chSysUnlock();
 80080a4:	f7ff ff74 	bl	8007f90 <chSysUnlock>

  return p;
 80080a8:	697b      	ldr	r3, [r7, #20]
}
 80080aa:	4618      	mov	r0, r3
 80080ac:	3718      	adds	r7, #24
 80080ae:	46bd      	mov	sp, r7
 80080b0:	bd80      	pop	{r7, pc}

080080b2 <chCoreAllocFromTop>:
 * @return              A pointer to the allocated memory block.
 * @retval NULL         allocation failed, core memory exhausted.
 *
 * @api
 */
void *chCoreAllocFromTop(size_t size, unsigned align, size_t offset) {
 80080b2:	b580      	push	{r7, lr}
 80080b4:	b086      	sub	sp, #24
 80080b6:	af00      	add	r7, sp, #0
 80080b8:	60f8      	str	r0, [r7, #12]
 80080ba:	60b9      	str	r1, [r7, #8]
 80080bc:	607a      	str	r2, [r7, #4]
  void *p;

  chSysLock();
 80080be:	f7ff ff58 	bl	8007f72 <chSysLock>
  p = chCoreAllocFromTopI(size, align, offset);
 80080c2:	687a      	ldr	r2, [r7, #4]
 80080c4:	68b9      	ldr	r1, [r7, #8]
 80080c6:	68f8      	ldr	r0, [r7, #12]
 80080c8:	f7ff ffb2 	bl	8008030 <chCoreAllocFromTopI>
 80080cc:	6178      	str	r0, [r7, #20]
  chSysUnlock();
 80080ce:	f7ff ff5f 	bl	8007f90 <chSysUnlock>

  return p;
 80080d2:	697b      	ldr	r3, [r7, #20]
}
 80080d4:	4618      	mov	r0, r3
 80080d6:	3718      	adds	r7, #24
 80080d8:	46bd      	mov	sp, r7
 80080da:	bd80      	pop	{r7, pc}

080080dc <__heap_init>:
/**
 * @brief   Initializes the default heap.
 *
 * @notapi
 */
void __heap_init(void) {
 80080dc:	b580      	push	{r7, lr}
 80080de:	af00      	add	r7, sp, #0

  default_heap.provider = chCoreAllocAlignedWithOffset;
 80080e0:	4b06      	ldr	r3, [pc, #24]	; (80080fc <__heap_init+0x20>)
 80080e2:	4a07      	ldr	r2, [pc, #28]	; (8008100 <__heap_init+0x24>)
 80080e4:	601a      	str	r2, [r3, #0]
  H_NEXT(&default_heap.header) = NULL;
 80080e6:	4b05      	ldr	r3, [pc, #20]	; (80080fc <__heap_init+0x20>)
 80080e8:	2200      	movs	r2, #0
 80080ea:	605a      	str	r2, [r3, #4]
  H_PAGES(&default_heap.header) = 0;
 80080ec:	4b03      	ldr	r3, [pc, #12]	; (80080fc <__heap_init+0x20>)
 80080ee:	2200      	movs	r2, #0
 80080f0:	609a      	str	r2, [r3, #8]
#if (CH_CFG_USE_MUTEXES == TRUE) || defined(__DOXYGEN__)
  chMtxObjectInit(&default_heap.mtx);
 80080f2:	4804      	ldr	r0, [pc, #16]	; (8008104 <__heap_init+0x28>)
 80080f4:	f7ff fed3 	bl	8007e9e <chMtxObjectInit>
#else
  chSemObjectInit(&default_heap.sem, (cnt_t)1);
#endif
}
 80080f8:	bf00      	nop
 80080fa:	bd80      	pop	{r7, pc}
 80080fc:	240013b0 	.word	0x240013b0
 8008100:	080080b3 	.word	0x080080b3
 8008104:	240013bc 	.word	0x240013bc

08008108 <chPoolObjectInitAligned>:
 *                      automatically
 *
 * @init
 */
void chPoolObjectInitAligned(memory_pool_t *mp, size_t size,
                             unsigned align, memgetfunc_t provider) {
 8008108:	b480      	push	{r7}
 800810a:	b085      	sub	sp, #20
 800810c:	af00      	add	r7, sp, #0
 800810e:	60f8      	str	r0, [r7, #12]
 8008110:	60b9      	str	r1, [r7, #8]
 8008112:	607a      	str	r2, [r7, #4]
 8008114:	603b      	str	r3, [r7, #0]
  chDbgCheck((mp != NULL) &&
             (size >= sizeof(void *)) &&
             (align >= PORT_NATURAL_ALIGN) &&
             MEM_IS_VALID_ALIGNMENT(align));

  mp->next = NULL;
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	2200      	movs	r2, #0
 800811a:	601a      	str	r2, [r3, #0]
  mp->object_size = size;
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	68ba      	ldr	r2, [r7, #8]
 8008120:	605a      	str	r2, [r3, #4]
  mp->align = align;
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	687a      	ldr	r2, [r7, #4]
 8008126:	609a      	str	r2, [r3, #8]
  mp->provider = provider;
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	683a      	ldr	r2, [r7, #0]
 800812c:	60da      	str	r2, [r3, #12]
}
 800812e:	bf00      	nop
 8008130:	3714      	adds	r7, #20
 8008132:	46bd      	mov	sp, r7
 8008134:	bc80      	pop	{r7}
 8008136:	4770      	bx	lr

08008138 <chCoreAllocAlignedI>:
 * @return              A pointer to the allocated memory block.
 * @retval NULL         allocation failed, core memory exhausted.
 *
 * @iclass
 */
static inline void *chCoreAllocAlignedI(size_t size, unsigned align) {
 8008138:	b580      	push	{r7, lr}
 800813a:	b082      	sub	sp, #8
 800813c:	af00      	add	r7, sp, #0
 800813e:	6078      	str	r0, [r7, #4]
 8008140:	6039      	str	r1, [r7, #0]

  return chCoreAllocAlignedWithOffsetI(size, align, 0U);
 8008142:	2200      	movs	r2, #0
 8008144:	6839      	ldr	r1, [r7, #0]
 8008146:	6878      	ldr	r0, [r7, #4]
 8008148:	f7ff ff72 	bl	8008030 <chCoreAllocFromTopI>
 800814c:	4603      	mov	r3, r0
}
 800814e:	4618      	mov	r0, r3
 8008150:	3708      	adds	r7, #8
 8008152:	46bd      	mov	sp, r7
 8008154:	bd80      	pop	{r7, pc}

08008156 <chPoolObjectInit>:
 *
 * @init
 */
static inline void chPoolObjectInit(memory_pool_t *mp,
                                    size_t size,
                                    memgetfunc_t provider) {
 8008156:	b580      	push	{r7, lr}
 8008158:	b084      	sub	sp, #16
 800815a:	af00      	add	r7, sp, #0
 800815c:	60f8      	str	r0, [r7, #12]
 800815e:	60b9      	str	r1, [r7, #8]
 8008160:	607a      	str	r2, [r7, #4]

  chPoolObjectInitAligned(mp, size, PORT_NATURAL_ALIGN, provider);
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	2204      	movs	r2, #4
 8008166:	68b9      	ldr	r1, [r7, #8]
 8008168:	68f8      	ldr	r0, [r7, #12]
 800816a:	f7ff ffcd 	bl	8008108 <chPoolObjectInitAligned>
}
 800816e:	bf00      	nop
 8008170:	3710      	adds	r7, #16
 8008172:	46bd      	mov	sp, r7
 8008174:	bd80      	pop	{r7, pc}

08008176 <dyn_list_init>:
    *dp++ = c;
    i--;
  } while ((c != (char)0) && (i > 0U));
}

static inline void dyn_list_init(dyn_list_t *dlp) {
 8008176:	b480      	push	{r7}
 8008178:	b083      	sub	sp, #12
 800817a:	af00      	add	r7, sp, #0
 800817c:	6078      	str	r0, [r7, #4]

  dlp->next = (dyn_element_t *)dlp;
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	687a      	ldr	r2, [r7, #4]
 8008182:	601a      	str	r2, [r3, #0]
}
 8008184:	bf00      	nop
 8008186:	370c      	adds	r7, #12
 8008188:	46bd      	mov	sp, r7
 800818a:	bc80      	pop	{r7}
 800818c:	4770      	bx	lr
	...

08008190 <__factory_init>:
/**
 * @brief   Initializes the objects factory.
 *
 * @init
 */
void __factory_init(void) {
 8008190:	b580      	push	{r7, lr}
 8008192:	af00      	add	r7, sp, #0

#if (CH_CFG_USE_MUTEXES == TRUE) || defined(__DOXYGEN__)
  chMtxObjectInit(&ch_factory.mtx);
 8008194:	4810      	ldr	r0, [pc, #64]	; (80081d8 <__factory_init+0x48>)
 8008196:	f7ff fe82 	bl	8007e9e <chMtxObjectInit>
#else
  chSemObjectInit(&ch_factory.sem, (cnt_t)1);
#endif

#if CH_CFG_FACTORY_OBJECTS_REGISTRY == TRUE
  dyn_list_init(&ch_factory.obj_list);
 800819a:	4810      	ldr	r0, [pc, #64]	; (80081dc <__factory_init+0x4c>)
 800819c:	f7ff ffeb 	bl	8008176 <dyn_list_init>
  chPoolObjectInit(&ch_factory.obj_pool,
 80081a0:	4a0f      	ldr	r2, [pc, #60]	; (80081e0 <__factory_init+0x50>)
 80081a2:	2114      	movs	r1, #20
 80081a4:	480f      	ldr	r0, [pc, #60]	; (80081e4 <__factory_init+0x54>)
 80081a6:	f7ff ffd6 	bl	8008156 <chPoolObjectInit>
                   sizeof (registered_object_t),
                   chCoreAllocAlignedI);
#endif
#if CH_CFG_FACTORY_GENERIC_BUFFERS == TRUE
  dyn_list_init(&ch_factory.buf_list);
 80081aa:	480f      	ldr	r0, [pc, #60]	; (80081e8 <__factory_init+0x58>)
 80081ac:	f7ff ffe3 	bl	8008176 <dyn_list_init>
#endif
#if CH_CFG_FACTORY_SEMAPHORES == TRUE
  dyn_list_init(&ch_factory.sem_list);
 80081b0:	480e      	ldr	r0, [pc, #56]	; (80081ec <__factory_init+0x5c>)
 80081b2:	f7ff ffe0 	bl	8008176 <dyn_list_init>
  chPoolObjectInit(&ch_factory.sem_pool,
 80081b6:	4a0a      	ldr	r2, [pc, #40]	; (80081e0 <__factory_init+0x50>)
 80081b8:	211c      	movs	r1, #28
 80081ba:	480d      	ldr	r0, [pc, #52]	; (80081f0 <__factory_init+0x60>)
 80081bc:	f7ff ffcb 	bl	8008156 <chPoolObjectInit>
                   sizeof (dyn_semaphore_t),
                   chCoreAllocAlignedI);
#endif
#if CH_CFG_FACTORY_MAILBOXES == TRUE
  dyn_list_init(&ch_factory.mbx_list);
 80081c0:	480c      	ldr	r0, [pc, #48]	; (80081f4 <__factory_init+0x64>)
 80081c2:	f7ff ffd8 	bl	8008176 <dyn_list_init>
#endif
#if CH_CFG_FACTORY_OBJ_FIFOS == TRUE
  dyn_list_init(&ch_factory.fifo_list);
 80081c6:	480c      	ldr	r0, [pc, #48]	; (80081f8 <__factory_init+0x68>)
 80081c8:	f7ff ffd5 	bl	8008176 <dyn_list_init>
#endif
#if CH_CFG_FACTORY_PIPES == TRUE
  dyn_list_init(&ch_factory.pipe_list);
 80081cc:	480b      	ldr	r0, [pc, #44]	; (80081fc <__factory_init+0x6c>)
 80081ce:	f7ff ffd2 	bl	8008176 <dyn_list_init>
#endif
}
 80081d2:	bf00      	nop
 80081d4:	bd80      	pop	{r7, pc}
 80081d6:	bf00      	nop
 80081d8:	240013cc 	.word	0x240013cc
 80081dc:	240013dc 	.word	0x240013dc
 80081e0:	08008139 	.word	0x08008139
 80081e4:	240013e0 	.word	0x240013e0
 80081e8:	240013f0 	.word	0x240013f0
 80081ec:	240013f4 	.word	0x240013f4
 80081f0:	240013f8 	.word	0x240013f8
 80081f4:	24001408 	.word	0x24001408
 80081f8:	2400140c 	.word	0x2400140c
 80081fc:	24001410 	.word	0x24001410

08008200 <__NVIC_SetPriorityGrouping>:
{
 8008200:	b480      	push	{r7}
 8008202:	b085      	sub	sp, #20
 8008204:	af00      	add	r7, sp, #0
 8008206:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	f003 0307 	and.w	r3, r3, #7
 800820e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8008210:	4b0b      	ldr	r3, [pc, #44]	; (8008240 <__NVIC_SetPriorityGrouping+0x40>)
 8008212:	68db      	ldr	r3, [r3, #12]
 8008214:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8008216:	68ba      	ldr	r2, [r7, #8]
 8008218:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800821c:	4013      	ands	r3, r2
 800821e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8008224:	68bb      	ldr	r3, [r7, #8]
 8008226:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8008228:	4b06      	ldr	r3, [pc, #24]	; (8008244 <__NVIC_SetPriorityGrouping+0x44>)
 800822a:	4313      	orrs	r3, r2
 800822c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800822e:	4a04      	ldr	r2, [pc, #16]	; (8008240 <__NVIC_SetPriorityGrouping+0x40>)
 8008230:	68bb      	ldr	r3, [r7, #8]
 8008232:	60d3      	str	r3, [r2, #12]
}
 8008234:	bf00      	nop
 8008236:	3714      	adds	r7, #20
 8008238:	46bd      	mov	sp, r7
 800823a:	bc80      	pop	{r7}
 800823c:	4770      	bx	lr
 800823e:	bf00      	nop
 8008240:	e000ed00 	.word	0xe000ed00
 8008244:	05fa0000 	.word	0x05fa0000

08008248 <__NVIC_SetPriority>:
{
 8008248:	b480      	push	{r7}
 800824a:	b083      	sub	sp, #12
 800824c:	af00      	add	r7, sp, #0
 800824e:	4603      	mov	r3, r0
 8008250:	6039      	str	r1, [r7, #0]
 8008252:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8008254:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008258:	2b00      	cmp	r3, #0
 800825a:	db0a      	blt.n	8008272 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800825c:	683b      	ldr	r3, [r7, #0]
 800825e:	b2da      	uxtb	r2, r3
 8008260:	490c      	ldr	r1, [pc, #48]	; (8008294 <__NVIC_SetPriority+0x4c>)
 8008262:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008266:	0112      	lsls	r2, r2, #4
 8008268:	b2d2      	uxtb	r2, r2
 800826a:	440b      	add	r3, r1
 800826c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8008270:	e00a      	b.n	8008288 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008272:	683b      	ldr	r3, [r7, #0]
 8008274:	b2da      	uxtb	r2, r3
 8008276:	4908      	ldr	r1, [pc, #32]	; (8008298 <__NVIC_SetPriority+0x50>)
 8008278:	88fb      	ldrh	r3, [r7, #6]
 800827a:	f003 030f 	and.w	r3, r3, #15
 800827e:	3b04      	subs	r3, #4
 8008280:	0112      	lsls	r2, r2, #4
 8008282:	b2d2      	uxtb	r2, r2
 8008284:	440b      	add	r3, r1
 8008286:	761a      	strb	r2, [r3, #24]
}
 8008288:	bf00      	nop
 800828a:	370c      	adds	r7, #12
 800828c:	46bd      	mov	sp, r7
 800828e:	bc80      	pop	{r7}
 8008290:	4770      	bx	lr
 8008292:	bf00      	nop
 8008294:	e000e100 	.word	0xe000e100
 8008298:	e000ed00 	.word	0xe000ed00

0800829c <SVC_Handler>:
 * @details The SVC vector is used for exception mode re-entering after a
 *          context switch and, optionally, for system calls.
 * @note    The SVC vector is only used in advanced kernel mode.
 */
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void SVC_Handler(void) {
 800829c:	b480      	push	{r7}
 800829e:	b085      	sub	sp, #20
 80082a0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 80082a2:	f3ef 8309 	mrs	r3, PSP
 80082a6:	603b      	str	r3, [r7, #0]
  return(result);
 80082a8:	683b      	ldr	r3, [r7, #0]
/*lint -restore*/
  uint32_t psp = __get_PSP();
 80082aa:	60fb      	str	r3, [r7, #12]
    /* From privileged mode, it is used for context discarding in the
       preemption code.*/

    /* Unstacking procedure, discarding the current exception context and
       positioning the stack to point to the real one.*/
    psp += sizeof (struct port_extctx);
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	3320      	adds	r3, #32
 80082b0:	60fb      	str	r3, [r7, #12]
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	f383 8809 	msr	PSP, r3
}
 80082bc:	bf00      	nop
 80082be:	2300      	movs	r3, #0
 80082c0:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80082c2:	68bb      	ldr	r3, [r7, #8]
 80082c4:	f383 8811 	msr	BASEPRI, r3
}
 80082c8:	bf00      	nop
 80082ca:	bf00      	nop
}
 80082cc:	bf00      	nop
#endif

    /* Restoring the normal interrupts status.*/
    port_unlock_from_isr();
  }
}
 80082ce:	bf00      	nop
 80082d0:	3714      	adds	r7, #20
 80082d2:	46bd      	mov	sp, r7
 80082d4:	bc80      	pop	{r7}
 80082d6:	4770      	bx	lr

080082d8 <port_init>:
 *
 * @param[in, out] oip  pointer to the @p os_instance_t structure
 *
 * @notapi
 */
void port_init(os_instance_t *oip) {
 80082d8:	b580      	push	{r7, lr}
 80082da:	b084      	sub	sp, #16
 80082dc:	af00      	add	r7, sp, #0
 80082de:	6078      	str	r0, [r7, #4]
 80082e0:	2330      	movs	r3, #48	; 0x30
 80082e2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	f383 8811 	msr	BASEPRI, r3
}
 80082ea:	bf00      	nop
  __ASM volatile ("cpsie i" : : : "memory");
 80082ec:	b662      	cpsie	i
}
 80082ee:	bf00      	nop
}
 80082f0:	bf00      	nop

  /* Starting in a known IRQ configuration.*/
  port_suspend();

  /* Initializing priority grouping.*/
  NVIC_SetPriorityGrouping(CORTEX_PRIGROUP_INIT);
 80082f2:	2003      	movs	r0, #3
 80082f4:	f7ff ff84 	bl	8008200 <__NVIC_SetPriorityGrouping>

  /* DWT cycle counter enable, note, the M7 requires DWT unlocking.*/
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 80082f8:	4b0e      	ldr	r3, [pc, #56]	; (8008334 <port_init+0x5c>)
 80082fa:	68db      	ldr	r3, [r3, #12]
 80082fc:	4a0d      	ldr	r2, [pc, #52]	; (8008334 <port_init+0x5c>)
 80082fe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008302:	60d3      	str	r3, [r2, #12]
#if CORTEX_MODEL == 7
  DWT->LAR = 0xC5ACCE55U;
 8008304:	4b0c      	ldr	r3, [pc, #48]	; (8008338 <port_init+0x60>)
 8008306:	4a0d      	ldr	r2, [pc, #52]	; (800833c <port_init+0x64>)
 8008308:	f8c3 2fb0 	str.w	r2, [r3, #4016]	; 0xfb0
#endif
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 800830c:	4b0a      	ldr	r3, [pc, #40]	; (8008338 <port_init+0x60>)
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	4a09      	ldr	r2, [pc, #36]	; (8008338 <port_init+0x60>)
 8008312:	f043 0301 	orr.w	r3, r3, #1
 8008316:	6013      	str	r3, [r2, #0]

  /* Initialization of the system vectors used by the port.*/
#if CORTEX_SIMPLIFIED_PRIORITY == FALSE
  NVIC_SetPriority(SVCall_IRQn, CORTEX_PRIORITY_SVCALL);
 8008318:	2102      	movs	r1, #2
 800831a:	f06f 0004 	mvn.w	r0, #4
 800831e:	f7ff ff93 	bl	8008248 <__NVIC_SetPriority>
#endif
  NVIC_SetPriority(PendSV_IRQn, CORTEX_PRIORITY_PENDSV);
 8008322:	2103      	movs	r1, #3
 8008324:	f06f 0001 	mvn.w	r0, #1
 8008328:	f7ff ff8e 	bl	8008248 <__NVIC_SetPriority>

#if (PORT_ENABLE_GUARD_PAGES == TRUE) || (PORT_USE_SYSCALL == TRUE)
  /* MPU is enabled.*/
  mpuEnable(MPU_CTRL_PRIVDEFENA);
#endif
}
 800832c:	bf00      	nop
 800832e:	3710      	adds	r7, #16
 8008330:	46bd      	mov	sp, r7
 8008332:	bd80      	pop	{r7, pc}
 8008334:	e000edf0 	.word	0xe000edf0
 8008338:	e0001000 	.word	0xe0001000
 800833c:	c5acce55 	.word	0xc5acce55

08008340 <__port_irq_epilogue>:
#endif

/**
 * @brief   Exception exit redirection to @p __port_switch_from_isr().
 */
void __port_irq_epilogue(void) {
 8008340:	b580      	push	{r7, lr}
 8008342:	b086      	sub	sp, #24
 8008344:	af00      	add	r7, sp, #0
 8008346:	2330      	movs	r3, #48	; 0x30
 8008348:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	f383 8811 	msr	BASEPRI, r3
}
 8008350:	bf00      	nop
}
 8008352:	bf00      	nop
}
 8008354:	bf00      	nop

  port_lock_from_isr();
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
 8008356:	4b19      	ldr	r3, [pc, #100]	; (80083bc <__port_irq_epilogue+0x7c>)
 8008358:	685b      	ldr	r3, [r3, #4]
 800835a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800835e:	2b00      	cmp	r3, #0
 8008360:	d020      	beq.n	80083a4 <__port_irq_epilogue+0x64>
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 8008362:	f3ef 8309 	mrs	r3, PSP
 8008366:	607b      	str	r3, [r7, #4]
  return(result);
 8008368:	687b      	ldr	r3, [r7, #4]
        lctxp->control = control;
        lctxp->ectxp   = (struct port_extctx *)psp;
      }
    }
#else
    s_psp = __get_PSP();
 800836a:	617b      	str	r3, [r7, #20]
#endif

    /* Adding an artificial exception return context, there is no need to
       populate it fully.*/
    s_psp -= sizeof (struct port_extctx);
 800836c:	697b      	ldr	r3, [r7, #20]
 800836e:	3b20      	subs	r3, #32
 8008370:	617b      	str	r3, [r7, #20]

    /* The port_extctx structure is pointed by the S-PSP register.*/
    ectxp = (struct port_extctx *)s_psp;
 8008372:	697b      	ldr	r3, [r7, #20]
 8008374:	613b      	str	r3, [r7, #16]

    /* Setting up a fake XPSR register value.*/
    ectxp->xpsr = 0x01000000U;
 8008376:	693b      	ldr	r3, [r7, #16]
 8008378:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800837c:	61da      	str	r2, [r3, #28]
 800837e:	697b      	ldr	r3, [r7, #20]
 8008380:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 8008382:	68bb      	ldr	r3, [r7, #8]
 8008384:	f383 8809 	msr	PSP, r3
}
 8008388:	bf00      	nop
    /* Writing back the modified S-PSP value.*/
    __set_PSP(s_psp);

    /* The exit sequence is different depending on if a preemption is
       required or not.*/
    if (chSchIsPreemptionRequired()) {
 800838a:	f7ff f9cd 	bl	8007728 <chSchIsPreemptionRequired>
 800838e:	4603      	mov	r3, r0
 8008390:	2b00      	cmp	r3, #0
 8008392:	d003      	beq.n	800839c <__port_irq_epilogue+0x5c>
      /* Preemption is required we need to enforce a context switch.*/
      ectxp->pc = (uint32_t)__port_switch_from_isr;
 8008394:	4a0a      	ldr	r2, [pc, #40]	; (80083c0 <__port_irq_epilogue+0x80>)
 8008396:	693b      	ldr	r3, [r7, #16]
 8008398:	619a      	str	r2, [r3, #24]
      ectxp->pc = (uint32_t)__port_exit_from_isr;
    }

    /* Note, returning without unlocking is intentional, this is done in
       order to keep the rest of the context switch atomic.*/
    return;
 800839a:	e00b      	b.n	80083b4 <__port_irq_epilogue+0x74>
      ectxp->pc = (uint32_t)__port_exit_from_isr;
 800839c:	4a09      	ldr	r2, [pc, #36]	; (80083c4 <__port_irq_epilogue+0x84>)
 800839e:	693b      	ldr	r3, [r7, #16]
 80083a0:	619a      	str	r2, [r3, #24]
    return;
 80083a2:	e007      	b.n	80083b4 <__port_irq_epilogue+0x74>
 80083a4:	2300      	movs	r3, #0
 80083a6:	603b      	str	r3, [r7, #0]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80083a8:	683b      	ldr	r3, [r7, #0]
 80083aa:	f383 8811 	msr	BASEPRI, r3
}
 80083ae:	bf00      	nop
}
 80083b0:	bf00      	nop
}
 80083b2:	bf00      	nop
  }
  port_unlock_from_isr();
}
 80083b4:	3718      	adds	r7, #24
 80083b6:	46bd      	mov	sp, r7
 80083b8:	bd80      	pop	{r7, pc}
 80083ba:	bf00      	nop
 80083bc:	e000ed00 	.word	0xe000ed00
 80083c0:	08000403 	.word	0x08000403
 80083c4:	08000406 	.word	0x08000406

080083c8 <_read_r>:
#endif

/***************************************************************************/

__attribute__((used))
int _read_r(struct _reent *r, int file, char * ptr, int len) {
 80083c8:	b480      	push	{r7}
 80083ca:	b085      	sub	sp, #20
 80083cc:	af00      	add	r7, sp, #0
 80083ce:	60f8      	str	r0, [r7, #12]
 80083d0:	60b9      	str	r1, [r7, #8]
 80083d2:	607a      	str	r2, [r7, #4]
 80083d4:	603b      	str	r3, [r7, #0]
  return len;
#else
  (void)file;
  (void)ptr;
  (void)len;
  __errno_r(r)  = EINVAL;
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	2216      	movs	r2, #22
 80083da:	601a      	str	r2, [r3, #0]
  return -1;
 80083dc:	f04f 33ff 	mov.w	r3, #4294967295
#endif
}
 80083e0:	4618      	mov	r0, r3
 80083e2:	3714      	adds	r7, #20
 80083e4:	46bd      	mov	sp, r7
 80083e6:	bc80      	pop	{r7}
 80083e8:	4770      	bx	lr

080083ea <_lseek_r>:

/***************************************************************************/

__attribute__((used))
int _lseek_r(struct _reent *r, int file, int ptr, int dir) {
 80083ea:	b480      	push	{r7}
 80083ec:	b085      	sub	sp, #20
 80083ee:	af00      	add	r7, sp, #0
 80083f0:	60f8      	str	r0, [r7, #12]
 80083f2:	60b9      	str	r1, [r7, #8]
 80083f4:	607a      	str	r2, [r7, #4]
 80083f6:	603b      	str	r3, [r7, #0]
  (void)r;
  (void)file;
  (void)ptr;
  (void)dir;

  return 0;
 80083f8:	2300      	movs	r3, #0
}
 80083fa:	4618      	mov	r0, r3
 80083fc:	3714      	adds	r7, #20
 80083fe:	46bd      	mov	sp, r7
 8008400:	bc80      	pop	{r7}
 8008402:	4770      	bx	lr

08008404 <_write_r>:

/***************************************************************************/

__attribute__((used))
int _write_r(struct _reent *r, int file, char * ptr, int len) {
 8008404:	b480      	push	{r7}
 8008406:	b085      	sub	sp, #20
 8008408:	af00      	add	r7, sp, #0
 800840a:	60f8      	str	r0, [r7, #12]
 800840c:	60b9      	str	r1, [r7, #8]
 800840e:	607a      	str	r2, [r7, #4]
 8008410:	603b      	str	r3, [r7, #0]
    __errno_r(r) = EINVAL;
    return -1;
  }
  sdWrite(&STDOUT_SD, (uint8_t *)ptr, (size_t)len);
#endif
  return len;
 8008412:	683b      	ldr	r3, [r7, #0]
}
 8008414:	4618      	mov	r0, r3
 8008416:	3714      	adds	r7, #20
 8008418:	46bd      	mov	sp, r7
 800841a:	bc80      	pop	{r7}
 800841c:	4770      	bx	lr

0800841e <_close_r>:
}

/***************************************************************************/

__attribute__((used))
int _close_r(struct _reent *r, int file) {
 800841e:	b480      	push	{r7}
 8008420:	b083      	sub	sp, #12
 8008422:	af00      	add	r7, sp, #0
 8008424:	6078      	str	r0, [r7, #4]
 8008426:	6039      	str	r1, [r7, #0]
  (void)r;
  (void)file;

  return 0;
 8008428:	2300      	movs	r3, #0
}
 800842a:	4618      	mov	r0, r3
 800842c:	370c      	adds	r7, #12
 800842e:	46bd      	mov	sp, r7
 8008430:	bc80      	pop	{r7}
 8008432:	4770      	bx	lr

08008434 <_sbrk_r>:

/***************************************************************************/

__attribute__((used))
caddr_t _sbrk_r(struct _reent *r, int incr) {
 8008434:	b580      	push	{r7, lr}
 8008436:	b084      	sub	sp, #16
 8008438:	af00      	add	r7, sp, #0
 800843a:	6078      	str	r0, [r7, #4]
 800843c:	6039      	str	r1, [r7, #0]
#if CH_CFG_USE_MEMCORE
  void *p;

  chDbgCheck(incr >= 0);

  p = chCoreAllocFromBase((size_t)incr, 1U, 0U);
 800843e:	683b      	ldr	r3, [r7, #0]
 8008440:	2200      	movs	r2, #0
 8008442:	2101      	movs	r1, #1
 8008444:	4618      	mov	r0, r3
 8008446:	f7ff fe1f 	bl	8008088 <chCoreAllocFromBase>
 800844a:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	2b00      	cmp	r3, #0
 8008450:	d105      	bne.n	800845e <_sbrk_r+0x2a>
    __errno_r(r)  = ENOMEM;
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	220c      	movs	r2, #12
 8008456:	601a      	str	r2, [r3, #0]
    return (caddr_t)-1;
 8008458:	f04f 33ff 	mov.w	r3, #4294967295
 800845c:	e000      	b.n	8008460 <_sbrk_r+0x2c>
  }
  return (caddr_t)p;
 800845e:	68fb      	ldr	r3, [r7, #12]
#else
  (void)incr;
  __errno_r(r) = ENOMEM;
  return (caddr_t)-1;
#endif
}
 8008460:	4618      	mov	r0, r3
 8008462:	3710      	adds	r7, #16
 8008464:	46bd      	mov	sp, r7
 8008466:	bd80      	pop	{r7, pc}

08008468 <_fstat_r>:

/***************************************************************************/

__attribute__((used))
int _fstat_r(struct _reent *r, int file, struct stat * st) {
 8008468:	b580      	push	{r7, lr}
 800846a:	b084      	sub	sp, #16
 800846c:	af00      	add	r7, sp, #0
 800846e:	60f8      	str	r0, [r7, #12]
 8008470:	60b9      	str	r1, [r7, #8]
 8008472:	607a      	str	r2, [r7, #4]
  (void)r;
  (void)file;

  memset(st, 0, sizeof(*st));
 8008474:	2258      	movs	r2, #88	; 0x58
 8008476:	2100      	movs	r1, #0
 8008478:	6878      	ldr	r0, [r7, #4]
 800847a:	f000 fc1d 	bl	8008cb8 <memset>
  st->st_mode = S_IFCHR;
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8008484:	605a      	str	r2, [r3, #4]
  return 0;
 8008486:	2300      	movs	r3, #0
}
 8008488:	4618      	mov	r0, r3
 800848a:	3710      	adds	r7, #16
 800848c:	46bd      	mov	sp, r7
 800848e:	bd80      	pop	{r7, pc}

08008490 <_isatty_r>:

/***************************************************************************/

__attribute__((used))
int _isatty_r(struct _reent *r, int fd) {
 8008490:	b480      	push	{r7}
 8008492:	b083      	sub	sp, #12
 8008494:	af00      	add	r7, sp, #0
 8008496:	6078      	str	r0, [r7, #4]
 8008498:	6039      	str	r1, [r7, #0]
  (void)r;
  (void)fd;

  return 1;
 800849a:	2301      	movs	r3, #1
}
 800849c:	4618      	mov	r0, r3
 800849e:	370c      	adds	r7, #12
 80084a0:	46bd      	mov	sp, r7
 80084a2:	bc80      	pop	{r7}
 80084a4:	4770      	bx	lr
	...

080084a8 <_exit>:

/***************************************************************************/

__attribute__((used))
void _exit(int status) {
 80084a8:	b580      	push	{r7, lr}
 80084aa:	b082      	sub	sp, #8
 80084ac:	af00      	add	r7, sp, #0
 80084ae:	6078      	str	r0, [r7, #4]

  (void) status;

  chSysHalt("exit");
 80084b0:	4802      	ldr	r0, [pc, #8]	; (80084bc <_exit+0x14>)
 80084b2:	f7fe fac5 	bl	8006a40 <chSysHalt>
  abort();
 80084b6:	f000 fbb3 	bl	8008c20 <abort>
 80084ba:	bf00      	nop
 80084bc:	0800ede0 	.word	0x0800ede0

080084c0 <_kill>:
}

/***************************************************************************/

__attribute__((used))
int _kill(int pid, int sig) {
 80084c0:	b580      	push	{r7, lr}
 80084c2:	b082      	sub	sp, #8
 80084c4:	af00      	add	r7, sp, #0
 80084c6:	6078      	str	r0, [r7, #4]
 80084c8:	6039      	str	r1, [r7, #0]

  (void) pid;
  (void) sig;

  chSysHalt("kill");
 80084ca:	4802      	ldr	r0, [pc, #8]	; (80084d4 <_kill+0x14>)
 80084cc:	f7fe fab8 	bl	8006a40 <chSysHalt>
  abort();
 80084d0:	f000 fba6 	bl	8008c20 <abort>
 80084d4:	0800ede8 	.word	0x0800ede8

080084d8 <_getpid>:
}

/***************************************************************************/

__attribute__((used))
int _getpid(void) {
 80084d8:	b480      	push	{r7}
 80084da:	af00      	add	r7, sp, #0

  return 1;
 80084dc:	2301      	movs	r3, #1
  abort();
}
 80084de:	4618      	mov	r0, r3
 80084e0:	46bd      	mov	sp, r7
 80084e2:	bc80      	pop	{r7}
 80084e4:	4770      	bx	lr

080084e6 <adc_cb>:
__attribute__((section(".ramd2")))
static adcsample_t adc_buffer[ADC_DMA_DEPTH * ADC_NUM_CHANNELS];

// ================= ADC CALLBACK =================

static void adc_cb(ADCDriver *adcp) {
 80084e6:	b480      	push	{r7}
 80084e8:	b083      	sub	sp, #12
 80084ea:	af00      	add	r7, sp, #0
 80084ec:	6078      	str	r0, [r7, #4]
  (void)adcp;
}
 80084ee:	bf00      	nop
 80084f0:	370c      	adds	r7, #12
 80084f2:	46bd      	mov	sp, r7
 80084f4:	bc80      	pop	{r7}
 80084f6:	4770      	bx	lr

080084f8 <muxSelect>:
  }
};

// ================= MUX =================

static void muxSelect(uint8_t ch) {
 80084f8:	b480      	push	{r7}
 80084fa:	b087      	sub	sp, #28
 80084fc:	af00      	add	r7, sp, #0
 80084fe:	4603      	mov	r3, r0
 8008500:	71fb      	strb	r3, [r7, #7]
  palWritePad(MUX_S0_PORT, MUX_S0_PIN, (ch >> 0) & 1);
 8008502:	79fb      	ldrb	r3, [r7, #7]
 8008504:	f003 0301 	and.w	r3, r3, #1
 8008508:	2b00      	cmp	r3, #0
 800850a:	d102      	bne.n	8008512 <muxSelect+0x1a>
 800850c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8008510:	e000      	b.n	8008514 <muxSelect+0x1c>
 8008512:	2200      	movs	r2, #0
 8008514:	79fb      	ldrb	r3, [r7, #7]
 8008516:	015b      	lsls	r3, r3, #5
 8008518:	f003 0320 	and.w	r3, r3, #32
 800851c:	4313      	orrs	r3, r2
 800851e:	617b      	str	r3, [r7, #20]
 8008520:	4a19      	ldr	r2, [pc, #100]	; (8008588 <muxSelect+0x90>)
 8008522:	697b      	ldr	r3, [r7, #20]
 8008524:	6193      	str	r3, [r2, #24]
  palWritePad(MUX_S1_PORT, MUX_S1_PIN, (ch >> 1) & 1);
 8008526:	79fb      	ldrb	r3, [r7, #7]
 8008528:	085b      	lsrs	r3, r3, #1
 800852a:	b2db      	uxtb	r3, r3
 800852c:	f003 0301 	and.w	r3, r3, #1
 8008530:	2b00      	cmp	r3, #0
 8008532:	d102      	bne.n	800853a <muxSelect+0x42>
 8008534:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8008538:	e000      	b.n	800853c <muxSelect+0x44>
 800853a:	2200      	movs	r2, #0
 800853c:	79fb      	ldrb	r3, [r7, #7]
 800853e:	085b      	lsrs	r3, r3, #1
 8008540:	b2db      	uxtb	r3, r3
 8008542:	011b      	lsls	r3, r3, #4
 8008544:	f003 0310 	and.w	r3, r3, #16
 8008548:	4313      	orrs	r3, r2
 800854a:	613b      	str	r3, [r7, #16]
 800854c:	4a0e      	ldr	r2, [pc, #56]	; (8008588 <muxSelect+0x90>)
 800854e:	693b      	ldr	r3, [r7, #16]
 8008550:	6193      	str	r3, [r2, #24]
  palWritePad(MUX_S2_PORT, MUX_S2_PIN, (ch >> 2) & 1);
 8008552:	79fb      	ldrb	r3, [r7, #7]
 8008554:	089b      	lsrs	r3, r3, #2
 8008556:	b2db      	uxtb	r3, r3
 8008558:	f003 0301 	and.w	r3, r3, #1
 800855c:	2b00      	cmp	r3, #0
 800855e:	d102      	bne.n	8008566 <muxSelect+0x6e>
 8008560:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8008564:	e000      	b.n	8008568 <muxSelect+0x70>
 8008566:	2200      	movs	r2, #0
 8008568:	79fb      	ldrb	r3, [r7, #7]
 800856a:	089b      	lsrs	r3, r3, #2
 800856c:	b2db      	uxtb	r3, r3
 800856e:	019b      	lsls	r3, r3, #6
 8008570:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008574:	4313      	orrs	r3, r2
 8008576:	60fb      	str	r3, [r7, #12]
 8008578:	4a03      	ldr	r2, [pc, #12]	; (8008588 <muxSelect+0x90>)
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	6193      	str	r3, [r2, #24]
}
 800857e:	bf00      	nop
 8008580:	371c      	adds	r7, #28
 8008582:	46bd      	mov	sp, r7
 8008584:	bc80      	pop	{r7}
 8008586:	4770      	bx	lr
 8008588:	58020000 	.word	0x58020000

0800858c <get_last_samples>:

// ================= GET LAST SAMPLE =================

static void get_last_samples(uint16_t *a, uint16_t *b) {
 800858c:	b480      	push	{r7}
 800858e:	b085      	sub	sp, #20
 8008590:	af00      	add	r7, sp, #0
 8008592:	6078      	str	r0, [r7, #4]
 8008594:	6039      	str	r1, [r7, #0]
  size_t idx = (ADC_DMA_DEPTH - 1) * ADC_NUM_CHANNELS;
 8008596:	231e      	movs	r3, #30
 8008598:	60fb      	str	r3, [r7, #12]
  *a = adc_buffer[idx + 0];
 800859a:	4a09      	ldr	r2, [pc, #36]	; (80085c0 <get_last_samples+0x34>)
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	801a      	strh	r2, [r3, #0]
  *b = adc_buffer[idx + 1];
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	3301      	adds	r3, #1
 80085aa:	4a05      	ldr	r2, [pc, #20]	; (80085c0 <get_last_samples+0x34>)
 80085ac:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80085b0:	683b      	ldr	r3, [r7, #0]
 80085b2:	801a      	strh	r2, [r3, #0]
}
 80085b4:	bf00      	nop
 80085b6:	3714      	adds	r7, #20
 80085b8:	46bd      	mov	sp, r7
 80085ba:	bc80      	pop	{r7}
 80085bc:	4770      	bx	lr
 80085be:	bf00      	nop
 80085c0:	240006ac 	.word	0x240006ac

080085c4 <main>:

static uint16_t hall_values[16];

// ================= MAIN =================

int main(void) {
 80085c4:	b590      	push	{r4, r7, lr}
 80085c6:	b091      	sub	sp, #68	; 0x44
 80085c8:	af04      	add	r7, sp, #16

  halInit();
 80085ca:	f7f8 fe27 	bl	800121c <halInit>
  chSysInit();
 80085ce:	f7fe fa07 	bl	80069e0 <chSysInit>

  drivers_init_all();
 80085d2:	f000 f8af 	bl	8008734 <drivers_init_all>
  drv_display_init();
 80085d6:	f000 fa7f 	bl	8008ad8 <drv_display_init>

  // GPIO MUX
  palSetPadMode(GPIOA, 4, PAL_MODE_OUTPUT_PUSHPULL);
 80085da:	2201      	movs	r2, #1
 80085dc:	2110      	movs	r1, #16
 80085de:	484d      	ldr	r0, [pc, #308]	; (8008714 <main+0x150>)
 80085e0:	f7fb fe5e 	bl	80042a0 <_pal_lld_setgroupmode>
  palSetPadMode(GPIOA, 5, PAL_MODE_OUTPUT_PUSHPULL);
 80085e4:	2201      	movs	r2, #1
 80085e6:	2120      	movs	r1, #32
 80085e8:	484a      	ldr	r0, [pc, #296]	; (8008714 <main+0x150>)
 80085ea:	f7fb fe59 	bl	80042a0 <_pal_lld_setgroupmode>
  palSetPadMode(GPIOA, 6, PAL_MODE_OUTPUT_PUSHPULL);
 80085ee:	2201      	movs	r2, #1
 80085f0:	2140      	movs	r1, #64	; 0x40
 80085f2:	4848      	ldr	r0, [pc, #288]	; (8008714 <main+0x150>)
 80085f4:	f7fb fe54 	bl	80042a0 <_pal_lld_setgroupmode>

  // ADC pins
  palSetPadMode(GPIOC, 4, PAL_MODE_INPUT_ANALOG);
 80085f8:	2203      	movs	r2, #3
 80085fa:	2110      	movs	r1, #16
 80085fc:	4846      	ldr	r0, [pc, #280]	; (8008718 <main+0x154>)
 80085fe:	f7fb fe4f 	bl	80042a0 <_pal_lld_setgroupmode>
  palSetPadMode(GPIOA, 7, PAL_MODE_INPUT_ANALOG);
 8008602:	2203      	movs	r2, #3
 8008604:	2180      	movs	r1, #128	; 0x80
 8008606:	4843      	ldr	r0, [pc, #268]	; (8008714 <main+0x150>)
 8008608:	f7fb fe4a 	bl	80042a0 <_pal_lld_setgroupmode>

  // Init buffer sentinel
  for (unsigned i = 0; i < ADC_DMA_DEPTH * ADC_NUM_CHANNELS; i++)
 800860c:	2300      	movs	r3, #0
 800860e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008610:	e008      	b.n	8008624 <main+0x60>
    adc_buffer[i] = 0x1234;
 8008612:	4a42      	ldr	r2, [pc, #264]	; (800871c <main+0x158>)
 8008614:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008616:	f241 2134 	movw	r1, #4660	; 0x1234
 800861a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  for (unsigned i = 0; i < ADC_DMA_DEPTH * ADC_NUM_CHANNELS; i++)
 800861e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008620:	3301      	adds	r3, #1
 8008622:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008624:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008626:	2b1f      	cmp	r3, #31
 8008628:	d9f3      	bls.n	8008612 <main+0x4e>

  // Start ADC
  adcStart(&ADCD1, NULL);
 800862a:	2100      	movs	r1, #0
 800862c:	483c      	ldr	r0, [pc, #240]	; (8008720 <main+0x15c>)
 800862e:	f7f9 f9b0 	bl	8001992 <adcStart>
  adcStartConversion(&ADCD1, &adcgrpcfg, adc_buffer, ADC_DMA_DEPTH);
 8008632:	2310      	movs	r3, #16
 8008634:	4a39      	ldr	r2, [pc, #228]	; (800871c <main+0x158>)
 8008636:	493b      	ldr	r1, [pc, #236]	; (8008724 <main+0x160>)
 8008638:	4839      	ldr	r0, [pc, #228]	; (8008720 <main+0x15c>)
 800863a:	f7f9 f9c9 	bl	80019d0 <adcStartConversion>
  char line[32];

  while (true) {

    // -------- SCAN DES 8 POSITIONS --------
    for (uint8_t mux_ch = 0; mux_ch < 8; mux_ch++) {
 800863e:	2300      	movs	r3, #0
 8008640:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008644:	e01f      	b.n	8008686 <main+0xc2>

      muxSelect(mux_ch);
 8008646:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800864a:	4618      	mov	r0, r3
 800864c:	f7ff ff54 	bl	80084f8 <muxSelect>
      chThdSleepMilliseconds(2); // stabilisation analogique
 8008650:	2014      	movs	r0, #20
 8008652:	f7ff fb3a 	bl	8007cca <chThdSleep>

      uint16_t vA, vB;
      get_last_samples(&vA, &vB);
 8008656:	1d3a      	adds	r2, r7, #4
 8008658:	1dbb      	adds	r3, r7, #6
 800865a:	4611      	mov	r1, r2
 800865c:	4618      	mov	r0, r3
 800865e:	f7ff ff95 	bl	800858c <get_last_samples>

      hall_values[mux_ch + 0] = vA;   // capteurs 1..8
 8008662:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008666:	88f9      	ldrh	r1, [r7, #6]
 8008668:	4a2f      	ldr	r2, [pc, #188]	; (8008728 <main+0x164>)
 800866a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
      hall_values[mux_ch + 8] = vB;   // capteurs 9..16
 800866e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008672:	3308      	adds	r3, #8
 8008674:	88b9      	ldrh	r1, [r7, #4]
 8008676:	4a2c      	ldr	r2, [pc, #176]	; (8008728 <main+0x164>)
 8008678:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (uint8_t mux_ch = 0; mux_ch < 8; mux_ch++) {
 800867c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008680:	3301      	adds	r3, #1
 8008682:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008686:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800868a:	2b07      	cmp	r3, #7
 800868c:	d9db      	bls.n	8008646 <main+0x82>
    }

    // -------- AFFICHAGE --------

    drv_display_clear();
 800868e:	f000 f9c7 	bl	8008a20 <drv_display_clear>
    drv_display_draw_text(0, 0, "HALL SENSORS:");
 8008692:	4a26      	ldr	r2, [pc, #152]	; (800872c <main+0x168>)
 8008694:	2100      	movs	r1, #0
 8008696:	2000      	movs	r0, #0
 8008698:	f000 f98e 	bl	80089b8 <drv_display_draw_text>

    // Affiche 8 lignes, 2 capteurs par ligne
    for (uint8_t i = 0; i < 8; i++) {
 800869c:	2300      	movs	r3, #0
 800869e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80086a2:	e02c      	b.n	80086fe <main+0x13a>
      snprintf(line, sizeof(line),
 80086a4:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 80086a8:	1c59      	adds	r1, r3, #1
               "B%-2u:%5u  B%-2u:%5u",
               i + 1, hall_values[i],
 80086aa:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 80086ae:	4a1e      	ldr	r2, [pc, #120]	; (8008728 <main+0x164>)
 80086b0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
      snprintf(line, sizeof(line),
 80086b4:	461c      	mov	r4, r3
 80086b6:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 80086ba:	3309      	adds	r3, #9
               i + 9, hall_values[i + 8]);
 80086bc:	f897 202a 	ldrb.w	r2, [r7, #42]	; 0x2a
 80086c0:	3208      	adds	r2, #8
 80086c2:	4819      	ldr	r0, [pc, #100]	; (8008728 <main+0x164>)
 80086c4:	f830 2012 	ldrh.w	r2, [r0, r2, lsl #1]
      snprintf(line, sizeof(line),
 80086c8:	f107 0008 	add.w	r0, r7, #8
 80086cc:	9202      	str	r2, [sp, #8]
 80086ce:	9301      	str	r3, [sp, #4]
 80086d0:	9400      	str	r4, [sp, #0]
 80086d2:	460b      	mov	r3, r1
 80086d4:	4a16      	ldr	r2, [pc, #88]	; (8008730 <main+0x16c>)
 80086d6:	2120      	movs	r1, #32
 80086d8:	f000 faaa 	bl	8008c30 <snprintf>

      drv_display_draw_text(0, 12 + i * 8, line);
 80086dc:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 80086e0:	00db      	lsls	r3, r3, #3
 80086e2:	b2db      	uxtb	r3, r3
 80086e4:	330c      	adds	r3, #12
 80086e6:	b2db      	uxtb	r3, r3
 80086e8:	f107 0208 	add.w	r2, r7, #8
 80086ec:	4619      	mov	r1, r3
 80086ee:	2000      	movs	r0, #0
 80086f0:	f000 f962 	bl	80089b8 <drv_display_draw_text>
    for (uint8_t i = 0; i < 8; i++) {
 80086f4:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 80086f8:	3301      	adds	r3, #1
 80086fa:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80086fe:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8008702:	2b07      	cmp	r3, #7
 8008704:	d9ce      	bls.n	80086a4 <main+0xe0>
    }

    drv_display_update();
 8008706:	f000 f9a1 	bl	8008a4c <drv_display_update>

    chThdSleepMilliseconds(100);
 800870a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800870e:	f7ff fadc 	bl	8007cca <chThdSleep>
    for (uint8_t mux_ch = 0; mux_ch < 8; mux_ch++) {
 8008712:	e794      	b.n	800863e <main+0x7a>
 8008714:	58020000 	.word	0x58020000
 8008718:	58020800 	.word	0x58020800
 800871c:	240006ac 	.word	0x240006ac
 8008720:	240006f8 	.word	0x240006f8
 8008724:	0800f2cc 	.word	0x0800f2cc
 8008728:	24001414 	.word	0x24001414
 800872c:	0800ee00 	.word	0x0800ee00
 8008730:	0800ee10 	.word	0x0800ee10

08008734 <drivers_init_all>:

#include "drivers.h"

mutex_t spi5_mutex;

void drivers_init_all(void) {
 8008734:	b580      	push	{r7, lr}
 8008736:	af00      	add	r7, sp, #0
    chMtxObjectInit(&spi5_mutex);
 8008738:	4803      	ldr	r0, [pc, #12]	; (8008748 <drivers_init_all+0x14>)
 800873a:	f7ff fbb0 	bl	8007e9e <chMtxObjectInit>
       - drv_display   : init uniquement (rendu dclench ct UI)
       - drv_leds_addr : init uniquement (rendu dclench ct UI)
       - drv_buttons   : start = init + thread de scan
       - drv_encoders  : start = init + thread de scan
       - drv_pots      : start = init + thread de scan */
    drv_display_init();
 800873e:	f000 f9cb 	bl	8008ad8 <drv_display_init>

}
 8008742:	bf00      	nop
 8008744:	bd80      	pop	{r7, pc}
 8008746:	bf00      	nop
 8008748:	24001434 	.word	0x24001434

0800874c <cs_low>:

/* ====================================================================== */
/*                              UTILITAIRES GPIO                          */
/* ====================================================================== */

static inline void cs_low(void)  { palClearLine(LINE_SPI5_CS_OLED); }
 800874c:	b480      	push	{r7}
 800874e:	af00      	add	r7, sp, #0
 8008750:	4b03      	ldr	r3, [pc, #12]	; (8008760 <cs_low+0x14>)
 8008752:	2240      	movs	r2, #64	; 0x40
 8008754:	835a      	strh	r2, [r3, #26]
 8008756:	bf00      	nop
 8008758:	46bd      	mov	sp, r7
 800875a:	bc80      	pop	{r7}
 800875c:	4770      	bx	lr
 800875e:	bf00      	nop
 8008760:	58022000 	.word	0x58022000

08008764 <cs_high>:
static inline void cs_high(void) { palSetLine  (LINE_SPI5_CS_OLED); }
 8008764:	b480      	push	{r7}
 8008766:	af00      	add	r7, sp, #0
 8008768:	4b03      	ldr	r3, [pc, #12]	; (8008778 <cs_high+0x14>)
 800876a:	2240      	movs	r2, #64	; 0x40
 800876c:	831a      	strh	r2, [r3, #24]
 800876e:	bf00      	nop
 8008770:	46bd      	mov	sp, r7
 8008772:	bc80      	pop	{r7}
 8008774:	4770      	bx	lr
 8008776:	bf00      	nop
 8008778:	58022000 	.word	0x58022000

0800877c <dc_cmd>:
static inline void dc_cmd(void)  { palClearLine(LINE_SPI5_DC_OLED); }
 800877c:	b480      	push	{r7}
 800877e:	af00      	add	r7, sp, #0
 8008780:	4b03      	ldr	r3, [pc, #12]	; (8008790 <dc_cmd+0x14>)
 8008782:	2220      	movs	r2, #32
 8008784:	835a      	strh	r2, [r3, #26]
 8008786:	bf00      	nop
 8008788:	46bd      	mov	sp, r7
 800878a:	bc80      	pop	{r7}
 800878c:	4770      	bx	lr
 800878e:	bf00      	nop
 8008790:	58022000 	.word	0x58022000

08008794 <dc_data>:
static inline void dc_data(void) { palSetLine  (LINE_SPI5_DC_OLED); }
 8008794:	b480      	push	{r7}
 8008796:	af00      	add	r7, sp, #0
 8008798:	4b03      	ldr	r3, [pc, #12]	; (80087a8 <dc_data+0x14>)
 800879a:	2220      	movs	r2, #32
 800879c:	831a      	strh	r2, [r3, #24]
 800879e:	bf00      	nop
 80087a0:	46bd      	mov	sp, r7
 80087a2:	bc80      	pop	{r7}
 80087a4:	4770      	bx	lr
 80087a6:	bf00      	nop
 80087a8:	58022000 	.word	0x58022000

080087ac <send_cmd>:

/* ====================================================================== */
/*                              UTILITAIRES SPI                           */
/* ====================================================================== */

static void send_cmd(uint8_t cmd) {
 80087ac:	b580      	push	{r7, lr}
 80087ae:	b082      	sub	sp, #8
 80087b0:	af00      	add	r7, sp, #0
 80087b2:	4603      	mov	r3, r0
 80087b4:	71fb      	strb	r3, [r7, #7]
    dc_cmd();
 80087b6:	f7ff ffe1 	bl	800877c <dc_cmd>
    cs_low();
 80087ba:	f7ff ffc7 	bl	800874c <cs_low>
    spiPolledExchange(&SPID2, cmd);
 80087be:	79fb      	ldrb	r3, [r7, #7]
 80087c0:	4619      	mov	r1, r3
 80087c2:	4804      	ldr	r0, [pc, #16]	; (80087d4 <send_cmd+0x28>)
 80087c4:	f7fd fd40 	bl	8006248 <spi_lld_polled_exchange>
    cs_high();
 80087c8:	f7ff ffcc 	bl	8008764 <cs_high>
}
 80087cc:	bf00      	nop
 80087ce:	3708      	adds	r7, #8
 80087d0:	46bd      	mov	sp, r7
 80087d2:	bd80      	pop	{r7, pc}
 80087d4:	240008a4 	.word	0x240008a4

080087d8 <send_data>:

static void send_data(const uint8_t *data, size_t len) {
 80087d8:	b580      	push	{r7, lr}
 80087da:	b084      	sub	sp, #16
 80087dc:	af00      	add	r7, sp, #0
 80087de:	6078      	str	r0, [r7, #4]
 80087e0:	6039      	str	r1, [r7, #0]
    dc_data();
 80087e2:	f7ff ffd7 	bl	8008794 <dc_data>
    for (size_t i = 0; i < len; i++) {
 80087e6:	2300      	movs	r3, #0
 80087e8:	60fb      	str	r3, [r7, #12]
 80087ea:	e00e      	b.n	800880a <send_data+0x32>
        cs_low();
 80087ec:	f7ff ffae 	bl	800874c <cs_low>
        spiPolledExchange(&SPID2, data[i]);
 80087f0:	687a      	ldr	r2, [r7, #4]
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	4413      	add	r3, r2
 80087f6:	781b      	ldrb	r3, [r3, #0]
 80087f8:	4619      	mov	r1, r3
 80087fa:	4808      	ldr	r0, [pc, #32]	; (800881c <send_data+0x44>)
 80087fc:	f7fd fd24 	bl	8006248 <spi_lld_polled_exchange>
        cs_high();
 8008800:	f7ff ffb0 	bl	8008764 <cs_high>
    for (size_t i = 0; i < len; i++) {
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	3301      	adds	r3, #1
 8008808:	60fb      	str	r3, [r7, #12]
 800880a:	68fa      	ldr	r2, [r7, #12]
 800880c:	683b      	ldr	r3, [r7, #0]
 800880e:	429a      	cmp	r2, r3
 8008810:	d3ec      	bcc.n	80087ec <send_data+0x14>
    }
}
 8008812:	bf00      	nop
 8008814:	bf00      	nop
 8008816:	3710      	adds	r7, #16
 8008818:	46bd      	mov	sp, r7
 800881a:	bd80      	pop	{r7, pc}
 800881c:	240008a4 	.word	0x240008a4

08008820 <set_pixel>:

/* ====================================================================== */
/*                              PIXELS                                    */
/* ====================================================================== */

static inline void set_pixel(int x, int y, bool on) {
 8008820:	b480      	push	{r7}
 8008822:	b087      	sub	sp, #28
 8008824:	af00      	add	r7, sp, #0
 8008826:	60f8      	str	r0, [r7, #12]
 8008828:	60b9      	str	r1, [r7, #8]
 800882a:	4613      	mov	r3, r2
 800882c:	71fb      	strb	r3, [r7, #7]
    if (x < 0 || x >= BRICK_OLED_WIDTH ||
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	2b00      	cmp	r3, #0
 8008832:	db4f      	blt.n	80088d4 <set_pixel+0xb4>
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	2b7f      	cmp	r3, #127	; 0x7f
 8008838:	dc4c      	bgt.n	80088d4 <set_pixel+0xb4>
 800883a:	68bb      	ldr	r3, [r7, #8]
 800883c:	2b00      	cmp	r3, #0
 800883e:	db49      	blt.n	80088d4 <set_pixel+0xb4>
        y < 0 || y >= BRICK_OLED_HEIGHT)
 8008840:	68bb      	ldr	r3, [r7, #8]
 8008842:	2b3f      	cmp	r3, #63	; 0x3f
 8008844:	dc46      	bgt.n	80088d4 <set_pixel+0xb4>
        return;

    const int index = x + (y >> 3) * BRICK_OLED_WIDTH;
 8008846:	68bb      	ldr	r3, [r7, #8]
 8008848:	10db      	asrs	r3, r3, #3
 800884a:	01db      	lsls	r3, r3, #7
 800884c:	68fa      	ldr	r2, [r7, #12]
 800884e:	4413      	add	r3, r2
 8008850:	617b      	str	r3, [r7, #20]
    const uint8_t mask = (uint8_t)(1U << (y & 7));
 8008852:	68bb      	ldr	r3, [r7, #8]
 8008854:	f003 0307 	and.w	r3, r3, #7
 8008858:	2201      	movs	r2, #1
 800885a:	fa02 f303 	lsl.w	r3, r2, r3
 800885e:	74fb      	strb	r3, [r7, #19]

    uint8_t old = buffer[index];
 8008860:	4a1f      	ldr	r2, [pc, #124]	; (80088e0 <set_pixel+0xc0>)
 8008862:	697b      	ldr	r3, [r7, #20]
 8008864:	4413      	add	r3, r2
 8008866:	781b      	ldrb	r3, [r3, #0]
 8008868:	74bb      	strb	r3, [r7, #18]

    if (on)
 800886a:	79fb      	ldrb	r3, [r7, #7]
 800886c:	2b00      	cmp	r3, #0
 800886e:	d00c      	beq.n	800888a <set_pixel+0x6a>
        buffer[index] |= mask;
 8008870:	4a1b      	ldr	r2, [pc, #108]	; (80088e0 <set_pixel+0xc0>)
 8008872:	697b      	ldr	r3, [r7, #20]
 8008874:	4413      	add	r3, r2
 8008876:	781a      	ldrb	r2, [r3, #0]
 8008878:	7cfb      	ldrb	r3, [r7, #19]
 800887a:	4313      	orrs	r3, r2
 800887c:	b2d9      	uxtb	r1, r3
 800887e:	4a18      	ldr	r2, [pc, #96]	; (80088e0 <set_pixel+0xc0>)
 8008880:	697b      	ldr	r3, [r7, #20]
 8008882:	4413      	add	r3, r2
 8008884:	460a      	mov	r2, r1
 8008886:	701a      	strb	r2, [r3, #0]
 8008888:	e00d      	b.n	80088a6 <set_pixel+0x86>
    else
        buffer[index] &= (uint8_t)~mask;
 800888a:	4a15      	ldr	r2, [pc, #84]	; (80088e0 <set_pixel+0xc0>)
 800888c:	697b      	ldr	r3, [r7, #20]
 800888e:	4413      	add	r3, r2
 8008890:	781a      	ldrb	r2, [r3, #0]
 8008892:	7cfb      	ldrb	r3, [r7, #19]
 8008894:	43db      	mvns	r3, r3
 8008896:	b2db      	uxtb	r3, r3
 8008898:	4013      	ands	r3, r2
 800889a:	b2d9      	uxtb	r1, r3
 800889c:	4a10      	ldr	r2, [pc, #64]	; (80088e0 <set_pixel+0xc0>)
 800889e:	697b      	ldr	r3, [r7, #20]
 80088a0:	4413      	add	r3, r2
 80088a2:	460a      	mov	r2, r1
 80088a4:	701a      	strb	r2, [r3, #0]

    if (buffer[index] != old) {
 80088a6:	4a0e      	ldr	r2, [pc, #56]	; (80088e0 <set_pixel+0xc0>)
 80088a8:	697b      	ldr	r3, [r7, #20]
 80088aa:	4413      	add	r3, r2
 80088ac:	781b      	ldrb	r3, [r3, #0]
 80088ae:	7cba      	ldrb	r2, [r7, #18]
 80088b0:	429a      	cmp	r2, r3
 80088b2:	d010      	beq.n	80088d6 <set_pixel+0xb6>
        display_dirty = true;
 80088b4:	4b0b      	ldr	r3, [pc, #44]	; (80088e4 <set_pixel+0xc4>)
 80088b6:	2201      	movs	r2, #1
 80088b8:	701a      	strb	r2, [r3, #0]
        dirty_pages |= (1U << (y >> 3));
 80088ba:	68bb      	ldr	r3, [r7, #8]
 80088bc:	10db      	asrs	r3, r3, #3
 80088be:	2201      	movs	r2, #1
 80088c0:	fa02 f303 	lsl.w	r3, r2, r3
 80088c4:	b2da      	uxtb	r2, r3
 80088c6:	4b08      	ldr	r3, [pc, #32]	; (80088e8 <set_pixel+0xc8>)
 80088c8:	781b      	ldrb	r3, [r3, #0]
 80088ca:	4313      	orrs	r3, r2
 80088cc:	b2da      	uxtb	r2, r3
 80088ce:	4b06      	ldr	r3, [pc, #24]	; (80088e8 <set_pixel+0xc8>)
 80088d0:	701a      	strb	r2, [r3, #0]
 80088d2:	e000      	b.n	80088d6 <set_pixel+0xb6>
        return;
 80088d4:	bf00      	nop
    }
}
 80088d6:	371c      	adds	r7, #28
 80088d8:	46bd      	mov	sp, r7
 80088da:	bc80      	pop	{r7}
 80088dc:	4770      	bx	lr
 80088de:	bf00      	nop
 80088e0:	24001444 	.word	0x24001444
 80088e4:	24001848 	.word	0x24001848
 80088e8:	24001849 	.word	0x24001849

080088ec <font_advance>:

void drv_display_set_font(const font_t *font) {
    current_font = font;
}

static inline uint8_t font_advance(const font_t *f) {
 80088ec:	b480      	push	{r7}
 80088ee:	b083      	sub	sp, #12
 80088f0:	af00      	add	r7, sp, #0
 80088f2:	6078      	str	r0, [r7, #4]
    return (uint8_t)(f->width + f->spacing);
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	791a      	ldrb	r2, [r3, #4]
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	7a1b      	ldrb	r3, [r3, #8]
 80088fc:	4413      	add	r3, r2
 80088fe:	b2db      	uxtb	r3, r3
}
 8008900:	4618      	mov	r0, r3
 8008902:	370c      	adds	r7, #12
 8008904:	46bd      	mov	sp, r7
 8008906:	bc80      	pop	{r7}
 8008908:	4770      	bx	lr
	...

0800890c <drv_display_draw_char>:

void drv_display_draw_char(uint8_t x, uint8_t y, char c) {
 800890c:	b580      	push	{r7, lr}
 800890e:	b084      	sub	sp, #16
 8008910:	af00      	add	r7, sp, #0
 8008912:	4603      	mov	r3, r0
 8008914:	71fb      	strb	r3, [r7, #7]
 8008916:	460b      	mov	r3, r1
 8008918:	71bb      	strb	r3, [r7, #6]
 800891a:	4613      	mov	r3, r2
 800891c:	717b      	strb	r3, [r7, #5]
    if (!current_font)
 800891e:	4b25      	ldr	r3, [pc, #148]	; (80089b4 <drv_display_draw_char+0xa8>)
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	2b00      	cmp	r3, #0
 8008924:	d041      	beq.n	80089aa <drv_display_draw_char+0x9e>
        return;

    if ((uint8_t)c < current_font->first ||
 8008926:	4b23      	ldr	r3, [pc, #140]	; (80089b4 <drv_display_draw_char+0xa8>)
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	799b      	ldrb	r3, [r3, #6]
 800892c:	797a      	ldrb	r2, [r7, #5]
 800892e:	429a      	cmp	r2, r3
 8008930:	d305      	bcc.n	800893e <drv_display_draw_char+0x32>
        (uint8_t)c > current_font->last)
 8008932:	4b20      	ldr	r3, [pc, #128]	; (80089b4 <drv_display_draw_char+0xa8>)
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	79db      	ldrb	r3, [r3, #7]
    if ((uint8_t)c < current_font->first ||
 8008938:	797a      	ldrb	r2, [r7, #5]
 800893a:	429a      	cmp	r2, r3
 800893c:	d901      	bls.n	8008942 <drv_display_draw_char+0x36>
        c = '?';
 800893e:	233f      	movs	r3, #63	; 0x3f
 8008940:	717b      	strb	r3, [r7, #5]

    for (uint8_t col = 0; col < current_font->width; col++) {
 8008942:	2300      	movs	r3, #0
 8008944:	73fb      	strb	r3, [r7, #15]
 8008946:	e029      	b.n	800899c <drv_display_draw_char+0x90>
        uint8_t bits = current_font->get_col(c, col);
 8008948:	4b1a      	ldr	r3, [pc, #104]	; (80089b4 <drv_display_draw_char+0xa8>)
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	68db      	ldr	r3, [r3, #12]
 800894e:	7bf9      	ldrb	r1, [r7, #15]
 8008950:	797a      	ldrb	r2, [r7, #5]
 8008952:	4610      	mov	r0, r2
 8008954:	4798      	blx	r3
 8008956:	4603      	mov	r3, r0
 8008958:	737b      	strb	r3, [r7, #13]
        for (uint8_t row = 0; row < current_font->height; row++) {
 800895a:	2300      	movs	r3, #0
 800895c:	73bb      	strb	r3, [r7, #14]
 800895e:	e014      	b.n	800898a <drv_display_draw_char+0x7e>
            if (bits & (1U << row))
 8008960:	7b7a      	ldrb	r2, [r7, #13]
 8008962:	7bbb      	ldrb	r3, [r7, #14]
 8008964:	fa22 f303 	lsr.w	r3, r2, r3
 8008968:	f003 0301 	and.w	r3, r3, #1
 800896c:	2b00      	cmp	r3, #0
 800896e:	d009      	beq.n	8008984 <drv_display_draw_char+0x78>
                set_pixel(x + col, y + row, true);
 8008970:	79fa      	ldrb	r2, [r7, #7]
 8008972:	7bfb      	ldrb	r3, [r7, #15]
 8008974:	18d0      	adds	r0, r2, r3
 8008976:	79ba      	ldrb	r2, [r7, #6]
 8008978:	7bbb      	ldrb	r3, [r7, #14]
 800897a:	4413      	add	r3, r2
 800897c:	2201      	movs	r2, #1
 800897e:	4619      	mov	r1, r3
 8008980:	f7ff ff4e 	bl	8008820 <set_pixel>
        for (uint8_t row = 0; row < current_font->height; row++) {
 8008984:	7bbb      	ldrb	r3, [r7, #14]
 8008986:	3301      	adds	r3, #1
 8008988:	73bb      	strb	r3, [r7, #14]
 800898a:	4b0a      	ldr	r3, [pc, #40]	; (80089b4 <drv_display_draw_char+0xa8>)
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	795b      	ldrb	r3, [r3, #5]
 8008990:	7bba      	ldrb	r2, [r7, #14]
 8008992:	429a      	cmp	r2, r3
 8008994:	d3e4      	bcc.n	8008960 <drv_display_draw_char+0x54>
    for (uint8_t col = 0; col < current_font->width; col++) {
 8008996:	7bfb      	ldrb	r3, [r7, #15]
 8008998:	3301      	adds	r3, #1
 800899a:	73fb      	strb	r3, [r7, #15]
 800899c:	4b05      	ldr	r3, [pc, #20]	; (80089b4 <drv_display_draw_char+0xa8>)
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	791b      	ldrb	r3, [r3, #4]
 80089a2:	7bfa      	ldrb	r2, [r7, #15]
 80089a4:	429a      	cmp	r2, r3
 80089a6:	d3cf      	bcc.n	8008948 <drv_display_draw_char+0x3c>
 80089a8:	e000      	b.n	80089ac <drv_display_draw_char+0xa0>
        return;
 80089aa:	bf00      	nop
        }
    }
}
 80089ac:	3710      	adds	r7, #16
 80089ae:	46bd      	mov	sp, r7
 80089b0:	bd80      	pop	{r7, pc}
 80089b2:	bf00      	nop
 80089b4:	24001844 	.word	0x24001844

080089b8 <drv_display_draw_text>:

void drv_display_draw_text(uint8_t x, uint8_t y, const char *txt) {
 80089b8:	b580      	push	{r7, lr}
 80089ba:	b084      	sub	sp, #16
 80089bc:	af00      	add	r7, sp, #0
 80089be:	4603      	mov	r3, r0
 80089c0:	603a      	str	r2, [r7, #0]
 80089c2:	71fb      	strb	r3, [r7, #7]
 80089c4:	460b      	mov	r3, r1
 80089c6:	71bb      	strb	r3, [r7, #6]
    if (!current_font || !txt)
 80089c8:	4b14      	ldr	r3, [pc, #80]	; (8008a1c <drv_display_draw_text+0x64>)
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d020      	beq.n	8008a12 <drv_display_draw_text+0x5a>
 80089d0:	683b      	ldr	r3, [r7, #0]
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d01d      	beq.n	8008a12 <drv_display_draw_text+0x5a>
        return;

    const uint8_t adv = font_advance(current_font);
 80089d6:	4b11      	ldr	r3, [pc, #68]	; (8008a1c <drv_display_draw_text+0x64>)
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	4618      	mov	r0, r3
 80089dc:	f7ff ff86 	bl	80088ec <font_advance>
 80089e0:	4603      	mov	r3, r0
 80089e2:	73fb      	strb	r3, [r7, #15]

    while (*txt && x < BRICK_OLED_WIDTH) {
 80089e4:	e00c      	b.n	8008a00 <drv_display_draw_text+0x48>
        drv_display_draw_char(x, y, *txt++);
 80089e6:	683b      	ldr	r3, [r7, #0]
 80089e8:	1c5a      	adds	r2, r3, #1
 80089ea:	603a      	str	r2, [r7, #0]
 80089ec:	781a      	ldrb	r2, [r3, #0]
 80089ee:	79b9      	ldrb	r1, [r7, #6]
 80089f0:	79fb      	ldrb	r3, [r7, #7]
 80089f2:	4618      	mov	r0, r3
 80089f4:	f7ff ff8a 	bl	800890c <drv_display_draw_char>
        x = (uint8_t)(x + adv);
 80089f8:	79fa      	ldrb	r2, [r7, #7]
 80089fa:	7bfb      	ldrb	r3, [r7, #15]
 80089fc:	4413      	add	r3, r2
 80089fe:	71fb      	strb	r3, [r7, #7]
    while (*txt && x < BRICK_OLED_WIDTH) {
 8008a00:	683b      	ldr	r3, [r7, #0]
 8008a02:	781b      	ldrb	r3, [r3, #0]
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d005      	beq.n	8008a14 <drv_display_draw_text+0x5c>
 8008a08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	daea      	bge.n	80089e6 <drv_display_draw_text+0x2e>
 8008a10:	e000      	b.n	8008a14 <drv_display_draw_text+0x5c>
        return;
 8008a12:	bf00      	nop
    }
}
 8008a14:	3710      	adds	r7, #16
 8008a16:	46bd      	mov	sp, r7
 8008a18:	bd80      	pop	{r7, pc}
 8008a1a:	bf00      	nop
 8008a1c:	24001844 	.word	0x24001844

08008a20 <drv_display_clear>:

/* ====================================================================== */
/*                              CLEAR / UPDATE                            */
/* ====================================================================== */

void drv_display_clear(void) {
 8008a20:	b580      	push	{r7, lr}
 8008a22:	af00      	add	r7, sp, #0
    memset(buffer, 0x00, sizeof(buffer));
 8008a24:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008a28:	2100      	movs	r1, #0
 8008a2a:	4805      	ldr	r0, [pc, #20]	; (8008a40 <drv_display_clear+0x20>)
 8008a2c:	f000 f944 	bl	8008cb8 <memset>
    display_dirty = true;
 8008a30:	4b04      	ldr	r3, [pc, #16]	; (8008a44 <drv_display_clear+0x24>)
 8008a32:	2201      	movs	r2, #1
 8008a34:	701a      	strb	r2, [r3, #0]
    dirty_pages = 0xFF;
 8008a36:	4b04      	ldr	r3, [pc, #16]	; (8008a48 <drv_display_clear+0x28>)
 8008a38:	22ff      	movs	r2, #255	; 0xff
 8008a3a:	701a      	strb	r2, [r3, #0]
}
 8008a3c:	bf00      	nop
 8008a3e:	bd80      	pop	{r7, pc}
 8008a40:	24001444 	.word	0x24001444
 8008a44:	24001848 	.word	0x24001848
 8008a48:	24001849 	.word	0x24001849

08008a4c <drv_display_update>:

void drv_display_update(void) {
 8008a4c:	b580      	push	{r7, lr}
 8008a4e:	b082      	sub	sp, #8
 8008a50:	af00      	add	r7, sp, #0
    if (!display_dirty)
 8008a52:	4b1e      	ldr	r3, [pc, #120]	; (8008acc <drv_display_update+0x80>)
 8008a54:	781b      	ldrb	r3, [r3, #0]
 8008a56:	b2db      	uxtb	r3, r3
 8008a58:	f083 0301 	eor.w	r3, r3, #1
 8008a5c:	b2db      	uxtb	r3, r3
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d12f      	bne.n	8008ac2 <drv_display_update+0x76>
        return;

    for (uint8_t page = 0; page < 8; page++) {
 8008a62:	2300      	movs	r3, #0
 8008a64:	71fb      	strb	r3, [r7, #7]
 8008a66:	e022      	b.n	8008aae <drv_display_update+0x62>
        if (!(dirty_pages & (1U << page)))
 8008a68:	4b19      	ldr	r3, [pc, #100]	; (8008ad0 <drv_display_update+0x84>)
 8008a6a:	781b      	ldrb	r3, [r3, #0]
 8008a6c:	461a      	mov	r2, r3
 8008a6e:	79fb      	ldrb	r3, [r7, #7]
 8008a70:	fa22 f303 	lsr.w	r3, r2, r3
 8008a74:	f003 0301 	and.w	r3, r3, #1
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d014      	beq.n	8008aa6 <drv_display_update+0x5a>
            continue;

        send_cmd(0xB0 + page);
 8008a7c:	79fb      	ldrb	r3, [r7, #7]
 8008a7e:	3b50      	subs	r3, #80	; 0x50
 8008a80:	b2db      	uxtb	r3, r3
 8008a82:	4618      	mov	r0, r3
 8008a84:	f7ff fe92 	bl	80087ac <send_cmd>
        send_cmd(0x00);
 8008a88:	2000      	movs	r0, #0
 8008a8a:	f7ff fe8f 	bl	80087ac <send_cmd>
        send_cmd(0x10);
 8008a8e:	2010      	movs	r0, #16
 8008a90:	f7ff fe8c 	bl	80087ac <send_cmd>

        send_data(&buffer[page * BRICK_OLED_WIDTH],
 8008a94:	79fb      	ldrb	r3, [r7, #7]
 8008a96:	01db      	lsls	r3, r3, #7
 8008a98:	4a0e      	ldr	r2, [pc, #56]	; (8008ad4 <drv_display_update+0x88>)
 8008a9a:	4413      	add	r3, r2
 8008a9c:	2180      	movs	r1, #128	; 0x80
 8008a9e:	4618      	mov	r0, r3
 8008aa0:	f7ff fe9a 	bl	80087d8 <send_data>
 8008aa4:	e000      	b.n	8008aa8 <drv_display_update+0x5c>
            continue;
 8008aa6:	bf00      	nop
    for (uint8_t page = 0; page < 8; page++) {
 8008aa8:	79fb      	ldrb	r3, [r7, #7]
 8008aaa:	3301      	adds	r3, #1
 8008aac:	71fb      	strb	r3, [r7, #7]
 8008aae:	79fb      	ldrb	r3, [r7, #7]
 8008ab0:	2b07      	cmp	r3, #7
 8008ab2:	d9d9      	bls.n	8008a68 <drv_display_update+0x1c>
                  BRICK_OLED_WIDTH);
    }

    display_dirty = false;
 8008ab4:	4b05      	ldr	r3, [pc, #20]	; (8008acc <drv_display_update+0x80>)
 8008ab6:	2200      	movs	r2, #0
 8008ab8:	701a      	strb	r2, [r3, #0]
    dirty_pages = 0;
 8008aba:	4b05      	ldr	r3, [pc, #20]	; (8008ad0 <drv_display_update+0x84>)
 8008abc:	2200      	movs	r2, #0
 8008abe:	701a      	strb	r2, [r3, #0]
 8008ac0:	e000      	b.n	8008ac4 <drv_display_update+0x78>
        return;
 8008ac2:	bf00      	nop
}
 8008ac4:	3708      	adds	r7, #8
 8008ac6:	46bd      	mov	sp, r7
 8008ac8:	bd80      	pop	{r7, pc}
 8008aca:	bf00      	nop
 8008acc:	24001848 	.word	0x24001848
 8008ad0:	24001849 	.word	0x24001849
 8008ad4:	24001444 	.word	0x24001444

08008ad8 <drv_display_init>:

/* ====================================================================== */
/*                              INITIALISATION                            */
/* ====================================================================== */

void drv_display_init(void) {
 8008ad8:	b580      	push	{r7, lr}
 8008ada:	af00      	add	r7, sp, #0

    /* GPIO OLED */
    palSetLineMode(LINE_SPI5_CS_OLED,  PAL_MODE_OUTPUT_PUSHPULL);
 8008adc:	2201      	movs	r2, #1
 8008ade:	2140      	movs	r1, #64	; 0x40
 8008ae0:	4836      	ldr	r0, [pc, #216]	; (8008bbc <drv_display_init+0xe4>)
 8008ae2:	f7fb fbdd 	bl	80042a0 <_pal_lld_setgroupmode>
    palSetLineMode(LINE_SPI5_DC_OLED,  PAL_MODE_OUTPUT_PUSHPULL);
 8008ae6:	2201      	movs	r2, #1
 8008ae8:	2120      	movs	r1, #32
 8008aea:	4834      	ldr	r0, [pc, #208]	; (8008bbc <drv_display_init+0xe4>)
 8008aec:	f7fb fbd8 	bl	80042a0 <_pal_lld_setgroupmode>
    palSetLineMode(LINE_SPI5_RES_OLED, PAL_MODE_OUTPUT_PUSHPULL);
 8008af0:	2201      	movs	r2, #1
 8008af2:	2110      	movs	r1, #16
 8008af4:	4831      	ldr	r0, [pc, #196]	; (8008bbc <drv_display_init+0xe4>)
 8008af6:	f7fb fbd3 	bl	80042a0 <_pal_lld_setgroupmode>

    cs_high();
 8008afa:	f7ff fe33 	bl	8008764 <cs_high>
    dc_data();
 8008afe:	f7ff fe49 	bl	8008794 <dc_data>
    palSetLine(LINE_SPI5_RES_OLED);
 8008b02:	4b2e      	ldr	r3, [pc, #184]	; (8008bbc <drv_display_init+0xe4>)
 8008b04:	2210      	movs	r2, #16
 8008b06:	831a      	strh	r2, [r3, #24]

    /* SPI2 pins */
    palSetLineMode(LINE_SPI2_SCK,
 8008b08:	f240 229a 	movw	r2, #666	; 0x29a
 8008b0c:	2102      	movs	r1, #2
 8008b0e:	482b      	ldr	r0, [pc, #172]	; (8008bbc <drv_display_init+0xe4>)
 8008b10:	f7fb fbc6 	bl	80042a0 <_pal_lld_setgroupmode>
                   PAL_MODE_ALTERNATE(5) | PAL_STM32_OSPEED_HIGHEST);
    palSetLineMode(LINE_SPI2_MOSI,
 8008b14:	f240 229a 	movw	r2, #666	; 0x29a
 8008b18:	2108      	movs	r1, #8
 8008b1a:	4828      	ldr	r0, [pc, #160]	; (8008bbc <drv_display_init+0xe4>)
 8008b1c:	f7fb fbc0 	bl	80042a0 <_pal_lld_setgroupmode>
                   PAL_MODE_ALTERNATE(5) | PAL_STM32_OSPEED_HIGHEST);

    spiStart(&SPID2, &spicfg);
 8008b20:	4927      	ldr	r1, [pc, #156]	; (8008bc0 <drv_display_init+0xe8>)
 8008b22:	4828      	ldr	r0, [pc, #160]	; (8008bc4 <drv_display_init+0xec>)
 8008b24:	f7f9 f90e 	bl	8001d44 <spiStart>

    /* Reset OLED */
    palClearLine(LINE_SPI5_RES_OLED);
 8008b28:	4b24      	ldr	r3, [pc, #144]	; (8008bbc <drv_display_init+0xe4>)
 8008b2a:	2210      	movs	r2, #16
 8008b2c:	835a      	strh	r2, [r3, #26]
    chThdSleepMilliseconds(50);
 8008b2e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8008b32:	f7ff f8ca 	bl	8007cca <chThdSleep>
    palSetLine(LINE_SPI5_RES_OLED);
 8008b36:	4b21      	ldr	r3, [pc, #132]	; (8008bbc <drv_display_init+0xe4>)
 8008b38:	2210      	movs	r2, #16
 8008b3a:	831a      	strh	r2, [r3, #24]
    chThdSleepMilliseconds(50);
 8008b3c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8008b40:	f7ff f8c3 	bl	8007cca <chThdSleep>

    /* Init SSD130x */
    send_cmd(0xAE);
 8008b44:	20ae      	movs	r0, #174	; 0xae
 8008b46:	f7ff fe31 	bl	80087ac <send_cmd>
    send_cmd(0xD5); send_cmd(0x80);
 8008b4a:	20d5      	movs	r0, #213	; 0xd5
 8008b4c:	f7ff fe2e 	bl	80087ac <send_cmd>
 8008b50:	2080      	movs	r0, #128	; 0x80
 8008b52:	f7ff fe2b 	bl	80087ac <send_cmd>
    send_cmd(0xA8); send_cmd(0x3F);
 8008b56:	20a8      	movs	r0, #168	; 0xa8
 8008b58:	f7ff fe28 	bl	80087ac <send_cmd>
 8008b5c:	203f      	movs	r0, #63	; 0x3f
 8008b5e:	f7ff fe25 	bl	80087ac <send_cmd>
    send_cmd(0xD3); send_cmd(0x00);
 8008b62:	20d3      	movs	r0, #211	; 0xd3
 8008b64:	f7ff fe22 	bl	80087ac <send_cmd>
 8008b68:	2000      	movs	r0, #0
 8008b6a:	f7ff fe1f 	bl	80087ac <send_cmd>
    send_cmd(0x40);
 8008b6e:	2040      	movs	r0, #64	; 0x40
 8008b70:	f7ff fe1c 	bl	80087ac <send_cmd>
    send_cmd(0x8D); send_cmd(0x14);
 8008b74:	208d      	movs	r0, #141	; 0x8d
 8008b76:	f7ff fe19 	bl	80087ac <send_cmd>
 8008b7a:	2014      	movs	r0, #20
 8008b7c:	f7ff fe16 	bl	80087ac <send_cmd>
    send_cmd(0x20); send_cmd(0x00);
 8008b80:	2020      	movs	r0, #32
 8008b82:	f7ff fe13 	bl	80087ac <send_cmd>
 8008b86:	2000      	movs	r0, #0
 8008b88:	f7ff fe10 	bl	80087ac <send_cmd>
    send_cmd(0xA1);
 8008b8c:	20a1      	movs	r0, #161	; 0xa1
 8008b8e:	f7ff fe0d 	bl	80087ac <send_cmd>
    send_cmd(0xC8);
 8008b92:	20c8      	movs	r0, #200	; 0xc8
 8008b94:	f7ff fe0a 	bl	80087ac <send_cmd>
    send_cmd(0xDA); send_cmd(0x12);
 8008b98:	20da      	movs	r0, #218	; 0xda
 8008b9a:	f7ff fe07 	bl	80087ac <send_cmd>
 8008b9e:	2012      	movs	r0, #18
 8008ba0:	f7ff fe04 	bl	80087ac <send_cmd>
    send_cmd(0xAF);
 8008ba4:	20af      	movs	r0, #175	; 0xaf
 8008ba6:	f7ff fe01 	bl	80087ac <send_cmd>

    drv_display_clear();
 8008baa:	f7ff ff39 	bl	8008a20 <drv_display_clear>
    drv_display_update();
 8008bae:	f7ff ff4d 	bl	8008a4c <drv_display_update>

    extern const font_t FONT_5X7;
    current_font = &FONT_5X7;
 8008bb2:	4b05      	ldr	r3, [pc, #20]	; (8008bc8 <drv_display_init+0xf0>)
 8008bb4:	4a05      	ldr	r2, [pc, #20]	; (8008bcc <drv_display_init+0xf4>)
 8008bb6:	601a      	str	r2, [r3, #0]
}
 8008bb8:	bf00      	nop
 8008bba:	bd80      	pop	{r7, pc}
 8008bbc:	58022000 	.word	0x58022000
 8008bc0:	0800f324 	.word	0x0800f324
 8008bc4:	240008a4 	.word	0x240008a4
 8008bc8:	24001844 	.word	0x24001844
 8008bcc:	0800f340 	.word	0x0800f340

08008bd0 <get_col_5x7>:
 *
 * @param c   Caractre ASCII (32..126)
 * @param col Index de colonne (0..4)
 * @return Octet contenant les 7 bits verticaux du glyphe.
 */
static uint8_t get_col_5x7(char c, uint8_t col) {
 8008bd0:	b480      	push	{r7}
 8008bd2:	b083      	sub	sp, #12
 8008bd4:	af00      	add	r7, sp, #0
 8008bd6:	4603      	mov	r3, r0
 8008bd8:	460a      	mov	r2, r1
 8008bda:	71fb      	strb	r3, [r7, #7]
 8008bdc:	4613      	mov	r3, r2
 8008bde:	71bb      	strb	r3, [r7, #6]
    if (c < 32 || c > 126) return 0;
 8008be0:	79fb      	ldrb	r3, [r7, #7]
 8008be2:	2b1f      	cmp	r3, #31
 8008be4:	d902      	bls.n	8008bec <get_col_5x7+0x1c>
 8008be6:	79fb      	ldrb	r3, [r7, #7]
 8008be8:	2b7e      	cmp	r3, #126	; 0x7e
 8008bea:	d901      	bls.n	8008bf0 <get_col_5x7+0x20>
 8008bec:	2300      	movs	r3, #0
 8008bee:	e00f      	b.n	8008c10 <get_col_5x7+0x40>
    if (col >= 5) return 0;
 8008bf0:	79bb      	ldrb	r3, [r7, #6]
 8008bf2:	2b04      	cmp	r3, #4
 8008bf4:	d901      	bls.n	8008bfa <get_col_5x7+0x2a>
 8008bf6:	2300      	movs	r3, #0
 8008bf8:	e00a      	b.n	8008c10 <get_col_5x7+0x40>
    return font5x7[(uint8_t)c - 32][col];
 8008bfa:	79fb      	ldrb	r3, [r7, #7]
 8008bfc:	f1a3 0220 	sub.w	r2, r3, #32
 8008c00:	79b9      	ldrb	r1, [r7, #6]
 8008c02:	4806      	ldr	r0, [pc, #24]	; (8008c1c <get_col_5x7+0x4c>)
 8008c04:	4613      	mov	r3, r2
 8008c06:	009b      	lsls	r3, r3, #2
 8008c08:	4413      	add	r3, r2
 8008c0a:	4403      	add	r3, r0
 8008c0c:	440b      	add	r3, r1
 8008c0e:	781b      	ldrb	r3, [r3, #0]
}
 8008c10:	4618      	mov	r0, r3
 8008c12:	370c      	adds	r7, #12
 8008c14:	46bd      	mov	sp, r7
 8008c16:	bc80      	pop	{r7}
 8008c18:	4770      	bx	lr
 8008c1a:	bf00      	nop
 8008c1c:	0800f350 	.word	0x0800f350

08008c20 <abort>:
 8008c20:	b508      	push	{r3, lr}
 8008c22:	2006      	movs	r0, #6
 8008c24:	f000 f89a 	bl	8008d5c <raise>
 8008c28:	2001      	movs	r0, #1
 8008c2a:	f7ff fc3d 	bl	80084a8 <_exit>
 8008c2e:	bf00      	nop

08008c30 <snprintf>:
 8008c30:	b40c      	push	{r2, r3}
 8008c32:	b510      	push	{r4, lr}
 8008c34:	4b1f      	ldr	r3, [pc, #124]	; (8008cb4 <snprintf+0x84>)
 8008c36:	2900      	cmp	r1, #0
 8008c38:	681c      	ldr	r4, [r3, #0]
 8008c3a:	b09c      	sub	sp, #112	; 0x70
 8008c3c:	db35      	blt.n	8008caa <snprintf+0x7a>
 8008c3e:	f44f 7302 	mov.w	r3, #520	; 0x208
 8008c42:	f8ad 3014 	strh.w	r3, [sp, #20]
 8008c46:	9002      	str	r0, [sp, #8]
 8008c48:	9006      	str	r0, [sp, #24]
 8008c4a:	ab1f      	add	r3, sp, #124	; 0x7c
 8008c4c:	d018      	beq.n	8008c80 <snprintf+0x50>
 8008c4e:	3901      	subs	r1, #1
 8008c50:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008c54:	9104      	str	r1, [sp, #16]
 8008c56:	9107      	str	r1, [sp, #28]
 8008c58:	f8ad 2016 	strh.w	r2, [sp, #22]
 8008c5c:	a902      	add	r1, sp, #8
 8008c5e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8008c60:	9301      	str	r3, [sp, #4]
 8008c62:	4620      	mov	r0, r4
 8008c64:	f000 fb7c 	bl	8009360 <_svfprintf_r>
 8008c68:	1c42      	adds	r2, r0, #1
 8008c6a:	da01      	bge.n	8008c70 <snprintf+0x40>
 8008c6c:	238b      	movs	r3, #139	; 0x8b
 8008c6e:	6023      	str	r3, [r4, #0]
 8008c70:	9b02      	ldr	r3, [sp, #8]
 8008c72:	2200      	movs	r2, #0
 8008c74:	701a      	strb	r2, [r3, #0]
 8008c76:	b01c      	add	sp, #112	; 0x70
 8008c78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008c7c:	b002      	add	sp, #8
 8008c7e:	4770      	bx	lr
 8008c80:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008c84:	9104      	str	r1, [sp, #16]
 8008c86:	9107      	str	r1, [sp, #28]
 8008c88:	f8ad 2016 	strh.w	r2, [sp, #22]
 8008c8c:	a902      	add	r1, sp, #8
 8008c8e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8008c90:	9301      	str	r3, [sp, #4]
 8008c92:	4620      	mov	r0, r4
 8008c94:	f000 fb64 	bl	8009360 <_svfprintf_r>
 8008c98:	1c43      	adds	r3, r0, #1
 8008c9a:	da01      	bge.n	8008ca0 <snprintf+0x70>
 8008c9c:	238b      	movs	r3, #139	; 0x8b
 8008c9e:	6023      	str	r3, [r4, #0]
 8008ca0:	b01c      	add	sp, #112	; 0x70
 8008ca2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008ca6:	b002      	add	sp, #8
 8008ca8:	4770      	bx	lr
 8008caa:	238b      	movs	r3, #139	; 0x8b
 8008cac:	6023      	str	r3, [r4, #0]
 8008cae:	f04f 30ff 	mov.w	r0, #4294967295
 8008cb2:	e7f5      	b.n	8008ca0 <snprintf+0x70>
 8008cb4:	24000120 	.word	0x24000120

08008cb8 <memset>:
 8008cb8:	0783      	lsls	r3, r0, #30
 8008cba:	b530      	push	{r4, r5, lr}
 8008cbc:	d048      	beq.n	8008d50 <memset+0x98>
 8008cbe:	1e54      	subs	r4, r2, #1
 8008cc0:	2a00      	cmp	r2, #0
 8008cc2:	d03f      	beq.n	8008d44 <memset+0x8c>
 8008cc4:	b2ca      	uxtb	r2, r1
 8008cc6:	4603      	mov	r3, r0
 8008cc8:	e001      	b.n	8008cce <memset+0x16>
 8008cca:	3c01      	subs	r4, #1
 8008ccc:	d33a      	bcc.n	8008d44 <memset+0x8c>
 8008cce:	f803 2b01 	strb.w	r2, [r3], #1
 8008cd2:	079d      	lsls	r5, r3, #30
 8008cd4:	d1f9      	bne.n	8008cca <memset+0x12>
 8008cd6:	2c03      	cmp	r4, #3
 8008cd8:	d92d      	bls.n	8008d36 <memset+0x7e>
 8008cda:	b2cd      	uxtb	r5, r1
 8008cdc:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 8008ce0:	2c0f      	cmp	r4, #15
 8008ce2:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 8008ce6:	d936      	bls.n	8008d56 <memset+0x9e>
 8008ce8:	f1a4 0210 	sub.w	r2, r4, #16
 8008cec:	f022 0c0f 	bic.w	ip, r2, #15
 8008cf0:	f103 0e20 	add.w	lr, r3, #32
 8008cf4:	44e6      	add	lr, ip
 8008cf6:	ea4f 1c12 	mov.w	ip, r2, lsr #4
 8008cfa:	f103 0210 	add.w	r2, r3, #16
 8008cfe:	e942 5504 	strd	r5, r5, [r2, #-16]
 8008d02:	e942 5502 	strd	r5, r5, [r2, #-8]
 8008d06:	3210      	adds	r2, #16
 8008d08:	4572      	cmp	r2, lr
 8008d0a:	d1f8      	bne.n	8008cfe <memset+0x46>
 8008d0c:	f10c 0201 	add.w	r2, ip, #1
 8008d10:	f014 0f0c 	tst.w	r4, #12
 8008d14:	eb03 1202 	add.w	r2, r3, r2, lsl #4
 8008d18:	f004 0c0f 	and.w	ip, r4, #15
 8008d1c:	d013      	beq.n	8008d46 <memset+0x8e>
 8008d1e:	f1ac 0304 	sub.w	r3, ip, #4
 8008d22:	f023 0303 	bic.w	r3, r3, #3
 8008d26:	3304      	adds	r3, #4
 8008d28:	4413      	add	r3, r2
 8008d2a:	f842 5b04 	str.w	r5, [r2], #4
 8008d2e:	4293      	cmp	r3, r2
 8008d30:	d1fb      	bne.n	8008d2a <memset+0x72>
 8008d32:	f00c 0403 	and.w	r4, ip, #3
 8008d36:	b12c      	cbz	r4, 8008d44 <memset+0x8c>
 8008d38:	b2c9      	uxtb	r1, r1
 8008d3a:	441c      	add	r4, r3
 8008d3c:	f803 1b01 	strb.w	r1, [r3], #1
 8008d40:	429c      	cmp	r4, r3
 8008d42:	d1fb      	bne.n	8008d3c <memset+0x84>
 8008d44:	bd30      	pop	{r4, r5, pc}
 8008d46:	4664      	mov	r4, ip
 8008d48:	4613      	mov	r3, r2
 8008d4a:	2c00      	cmp	r4, #0
 8008d4c:	d1f4      	bne.n	8008d38 <memset+0x80>
 8008d4e:	e7f9      	b.n	8008d44 <memset+0x8c>
 8008d50:	4603      	mov	r3, r0
 8008d52:	4614      	mov	r4, r2
 8008d54:	e7bf      	b.n	8008cd6 <memset+0x1e>
 8008d56:	461a      	mov	r2, r3
 8008d58:	46a4      	mov	ip, r4
 8008d5a:	e7e0      	b.n	8008d1e <memset+0x66>

08008d5c <raise>:
 8008d5c:	b538      	push	{r3, r4, r5, lr}
 8008d5e:	4b15      	ldr	r3, [pc, #84]	; (8008db4 <raise+0x58>)
 8008d60:	281f      	cmp	r0, #31
 8008d62:	681d      	ldr	r5, [r3, #0]
 8008d64:	d820      	bhi.n	8008da8 <raise+0x4c>
 8008d66:	f8d5 2118 	ldr.w	r2, [r5, #280]	; 0x118
 8008d6a:	4604      	mov	r4, r0
 8008d6c:	b162      	cbz	r2, 8008d88 <raise+0x2c>
 8008d6e:	f852 3020 	ldr.w	r3, [r2, r0, lsl #2]
 8008d72:	b14b      	cbz	r3, 8008d88 <raise+0x2c>
 8008d74:	2b01      	cmp	r3, #1
 8008d76:	d015      	beq.n	8008da4 <raise+0x48>
 8008d78:	1c59      	adds	r1, r3, #1
 8008d7a:	d00f      	beq.n	8008d9c <raise+0x40>
 8008d7c:	2500      	movs	r5, #0
 8008d7e:	f842 5020 	str.w	r5, [r2, r0, lsl #2]
 8008d82:	4798      	blx	r3
 8008d84:	4628      	mov	r0, r5
 8008d86:	bd38      	pop	{r3, r4, r5, pc}
 8008d88:	4628      	mov	r0, r5
 8008d8a:	f000 f82b 	bl	8008de4 <_getpid_r>
 8008d8e:	4622      	mov	r2, r4
 8008d90:	4601      	mov	r1, r0
 8008d92:	4628      	mov	r0, r5
 8008d94:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008d98:	f000 b80e 	b.w	8008db8 <_kill_r>
 8008d9c:	2316      	movs	r3, #22
 8008d9e:	602b      	str	r3, [r5, #0]
 8008da0:	2001      	movs	r0, #1
 8008da2:	bd38      	pop	{r3, r4, r5, pc}
 8008da4:	2000      	movs	r0, #0
 8008da6:	bd38      	pop	{r3, r4, r5, pc}
 8008da8:	2316      	movs	r3, #22
 8008daa:	602b      	str	r3, [r5, #0]
 8008dac:	f04f 30ff 	mov.w	r0, #4294967295
 8008db0:	bd38      	pop	{r3, r4, r5, pc}
 8008db2:	bf00      	nop
 8008db4:	24000120 	.word	0x24000120

08008db8 <_kill_r>:
 8008db8:	b570      	push	{r4, r5, r6, lr}
 8008dba:	460c      	mov	r4, r1
 8008dbc:	4d08      	ldr	r5, [pc, #32]	; (8008de0 <_kill_r+0x28>)
 8008dbe:	4603      	mov	r3, r0
 8008dc0:	2600      	movs	r6, #0
 8008dc2:	4620      	mov	r0, r4
 8008dc4:	4611      	mov	r1, r2
 8008dc6:	461c      	mov	r4, r3
 8008dc8:	602e      	str	r6, [r5, #0]
 8008dca:	f7ff fb79 	bl	80084c0 <_kill>
 8008dce:	1c43      	adds	r3, r0, #1
 8008dd0:	d000      	beq.n	8008dd4 <_kill_r+0x1c>
 8008dd2:	bd70      	pop	{r4, r5, r6, pc}
 8008dd4:	682b      	ldr	r3, [r5, #0]
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d0fb      	beq.n	8008dd2 <_kill_r+0x1a>
 8008dda:	6023      	str	r3, [r4, #0]
 8008ddc:	bd70      	pop	{r4, r5, r6, pc}
 8008dde:	bf00      	nop
 8008de0:	240019bc 	.word	0x240019bc

08008de4 <_getpid_r>:
 8008de4:	f7ff bb78 	b.w	80084d8 <_getpid>

08008de8 <_malloc_r>:
 8008de8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008dec:	f101 060b 	add.w	r6, r1, #11
 8008df0:	2e16      	cmp	r6, #22
 8008df2:	b083      	sub	sp, #12
 8008df4:	4604      	mov	r4, r0
 8008df6:	d824      	bhi.n	8008e42 <_malloc_r+0x5a>
 8008df8:	2910      	cmp	r1, #16
 8008dfa:	f200 80ba 	bhi.w	8008f72 <_malloc_r+0x18a>
 8008dfe:	f000 faa3 	bl	8009348 <__malloc_lock>
 8008e02:	2610      	movs	r6, #16
 8008e04:	2218      	movs	r2, #24
 8008e06:	2002      	movs	r0, #2
 8008e08:	4fb5      	ldr	r7, [pc, #724]	; (80090e0 <_malloc_r+0x2f8>)
 8008e0a:	443a      	add	r2, r7
 8008e0c:	f1a2 0108 	sub.w	r1, r2, #8
 8008e10:	6853      	ldr	r3, [r2, #4]
 8008e12:	428b      	cmp	r3, r1
 8008e14:	f000 80ba 	beq.w	8008f8c <_malloc_r+0x1a4>
 8008e18:	685a      	ldr	r2, [r3, #4]
 8008e1a:	68d9      	ldr	r1, [r3, #12]
 8008e1c:	f022 0203 	bic.w	r2, r2, #3
 8008e20:	441a      	add	r2, r3
 8008e22:	689d      	ldr	r5, [r3, #8]
 8008e24:	60e9      	str	r1, [r5, #12]
 8008e26:	608d      	str	r5, [r1, #8]
 8008e28:	6851      	ldr	r1, [r2, #4]
 8008e2a:	f041 0101 	orr.w	r1, r1, #1
 8008e2e:	4620      	mov	r0, r4
 8008e30:	6051      	str	r1, [r2, #4]
 8008e32:	f103 0508 	add.w	r5, r3, #8
 8008e36:	f000 fa8d 	bl	8009354 <__malloc_unlock>
 8008e3a:	4628      	mov	r0, r5
 8008e3c:	b003      	add	sp, #12
 8008e3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e42:	f036 0607 	bics.w	r6, r6, #7
 8008e46:	f100 8094 	bmi.w	8008f72 <_malloc_r+0x18a>
 8008e4a:	42b1      	cmp	r1, r6
 8008e4c:	f200 8091 	bhi.w	8008f72 <_malloc_r+0x18a>
 8008e50:	f000 fa7a 	bl	8009348 <__malloc_lock>
 8008e54:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
 8008e58:	f0c0 819a 	bcc.w	8009190 <_malloc_r+0x3a8>
 8008e5c:	0a73      	lsrs	r3, r6, #9
 8008e5e:	f000 808f 	beq.w	8008f80 <_malloc_r+0x198>
 8008e62:	2b04      	cmp	r3, #4
 8008e64:	f200 816f 	bhi.w	8009146 <_malloc_r+0x35e>
 8008e68:	09b3      	lsrs	r3, r6, #6
 8008e6a:	f103 0039 	add.w	r0, r3, #57	; 0x39
 8008e6e:	f103 0c38 	add.w	ip, r3, #56	; 0x38
 8008e72:	00c3      	lsls	r3, r0, #3
 8008e74:	4f9a      	ldr	r7, [pc, #616]	; (80090e0 <_malloc_r+0x2f8>)
 8008e76:	443b      	add	r3, r7
 8008e78:	f1a3 0508 	sub.w	r5, r3, #8
 8008e7c:	685b      	ldr	r3, [r3, #4]
 8008e7e:	429d      	cmp	r5, r3
 8008e80:	d106      	bne.n	8008e90 <_malloc_r+0xa8>
 8008e82:	e00c      	b.n	8008e9e <_malloc_r+0xb6>
 8008e84:	2900      	cmp	r1, #0
 8008e86:	f280 8127 	bge.w	80090d8 <_malloc_r+0x2f0>
 8008e8a:	68db      	ldr	r3, [r3, #12]
 8008e8c:	429d      	cmp	r5, r3
 8008e8e:	d006      	beq.n	8008e9e <_malloc_r+0xb6>
 8008e90:	685a      	ldr	r2, [r3, #4]
 8008e92:	f022 0203 	bic.w	r2, r2, #3
 8008e96:	1b91      	subs	r1, r2, r6
 8008e98:	290f      	cmp	r1, #15
 8008e9a:	ddf3      	ble.n	8008e84 <_malloc_r+0x9c>
 8008e9c:	4660      	mov	r0, ip
 8008e9e:	693d      	ldr	r5, [r7, #16]
 8008ea0:	f8df c240 	ldr.w	ip, [pc, #576]	; 80090e4 <_malloc_r+0x2fc>
 8008ea4:	4565      	cmp	r5, ip
 8008ea6:	d07c      	beq.n	8008fa2 <_malloc_r+0x1ba>
 8008ea8:	686a      	ldr	r2, [r5, #4]
 8008eaa:	f022 0203 	bic.w	r2, r2, #3
 8008eae:	1b93      	subs	r3, r2, r6
 8008eb0:	2b0f      	cmp	r3, #15
 8008eb2:	f300 817b 	bgt.w	80091ac <_malloc_r+0x3c4>
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	e9c7 cc04 	strd	ip, ip, [r7, #16]
 8008ebc:	f280 816c 	bge.w	8009198 <_malloc_r+0x3b0>
 8008ec0:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8008ec4:	f080 811a 	bcs.w	80090fc <_malloc_r+0x314>
 8008ec8:	08d3      	lsrs	r3, r2, #3
 8008eca:	6879      	ldr	r1, [r7, #4]
 8008ecc:	3301      	adds	r3, #1
 8008ece:	ea4f 1e52 	mov.w	lr, r2, lsr #5
 8008ed2:	2201      	movs	r2, #1
 8008ed4:	fa02 f20e 	lsl.w	r2, r2, lr
 8008ed8:	430a      	orrs	r2, r1
 8008eda:	f857 e033 	ldr.w	lr, [r7, r3, lsl #3]
 8008ede:	f8c5 e008 	str.w	lr, [r5, #8]
 8008ee2:	eb07 01c3 	add.w	r1, r7, r3, lsl #3
 8008ee6:	3908      	subs	r1, #8
 8008ee8:	60e9      	str	r1, [r5, #12]
 8008eea:	607a      	str	r2, [r7, #4]
 8008eec:	f847 5033 	str.w	r5, [r7, r3, lsl #3]
 8008ef0:	f8ce 500c 	str.w	r5, [lr, #12]
 8008ef4:	1083      	asrs	r3, r0, #2
 8008ef6:	2101      	movs	r1, #1
 8008ef8:	4099      	lsls	r1, r3
 8008efa:	4291      	cmp	r1, r2
 8008efc:	d857      	bhi.n	8008fae <_malloc_r+0x1c6>
 8008efe:	4211      	tst	r1, r2
 8008f00:	d106      	bne.n	8008f10 <_malloc_r+0x128>
 8008f02:	f020 0003 	bic.w	r0, r0, #3
 8008f06:	0049      	lsls	r1, r1, #1
 8008f08:	4211      	tst	r1, r2
 8008f0a:	f100 0004 	add.w	r0, r0, #4
 8008f0e:	d0fa      	beq.n	8008f06 <_malloc_r+0x11e>
 8008f10:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
 8008f14:	464d      	mov	r5, r9
 8008f16:	4686      	mov	lr, r0
 8008f18:	f8d5 800c 	ldr.w	r8, [r5, #12]
 8008f1c:	4545      	cmp	r5, r8
 8008f1e:	d108      	bne.n	8008f32 <_malloc_r+0x14a>
 8008f20:	e11d      	b.n	800915e <_malloc_r+0x376>
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	f280 8124 	bge.w	8009170 <_malloc_r+0x388>
 8008f28:	f8d8 800c 	ldr.w	r8, [r8, #12]
 8008f2c:	4545      	cmp	r5, r8
 8008f2e:	f000 8116 	beq.w	800915e <_malloc_r+0x376>
 8008f32:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8008f36:	f022 0203 	bic.w	r2, r2, #3
 8008f3a:	1b93      	subs	r3, r2, r6
 8008f3c:	2b0f      	cmp	r3, #15
 8008f3e:	ddf0      	ble.n	8008f22 <_malloc_r+0x13a>
 8008f40:	4620      	mov	r0, r4
 8008f42:	e9d8 5402 	ldrd	r5, r4, [r8, #8]
 8008f46:	eb08 0106 	add.w	r1, r8, r6
 8008f4a:	f046 0601 	orr.w	r6, r6, #1
 8008f4e:	f8c8 6004 	str.w	r6, [r8, #4]
 8008f52:	60ec      	str	r4, [r5, #12]
 8008f54:	60a5      	str	r5, [r4, #8]
 8008f56:	f043 0401 	orr.w	r4, r3, #1
 8008f5a:	e9c7 1104 	strd	r1, r1, [r7, #16]
 8008f5e:	e9c1 cc02 	strd	ip, ip, [r1, #8]
 8008f62:	604c      	str	r4, [r1, #4]
 8008f64:	f848 3002 	str.w	r3, [r8, r2]
 8008f68:	f000 f9f4 	bl	8009354 <__malloc_unlock>
 8008f6c:	f108 0508 	add.w	r5, r8, #8
 8008f70:	e002      	b.n	8008f78 <_malloc_r+0x190>
 8008f72:	230c      	movs	r3, #12
 8008f74:	6023      	str	r3, [r4, #0]
 8008f76:	2500      	movs	r5, #0
 8008f78:	4628      	mov	r0, r5
 8008f7a:	b003      	add	sp, #12
 8008f7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f80:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008f84:	2040      	movs	r0, #64	; 0x40
 8008f86:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
 8008f8a:	e773      	b.n	8008e74 <_malloc_r+0x8c>
 8008f8c:	68d3      	ldr	r3, [r2, #12]
 8008f8e:	429a      	cmp	r2, r3
 8008f90:	bf08      	it	eq
 8008f92:	3002      	addeq	r0, #2
 8008f94:	f47f af40 	bne.w	8008e18 <_malloc_r+0x30>
 8008f98:	693d      	ldr	r5, [r7, #16]
 8008f9a:	f8df c148 	ldr.w	ip, [pc, #328]	; 80090e4 <_malloc_r+0x2fc>
 8008f9e:	4565      	cmp	r5, ip
 8008fa0:	d182      	bne.n	8008ea8 <_malloc_r+0xc0>
 8008fa2:	687a      	ldr	r2, [r7, #4]
 8008fa4:	1083      	asrs	r3, r0, #2
 8008fa6:	2101      	movs	r1, #1
 8008fa8:	4099      	lsls	r1, r3
 8008faa:	4291      	cmp	r1, r2
 8008fac:	d9a7      	bls.n	8008efe <_malloc_r+0x116>
 8008fae:	68bd      	ldr	r5, [r7, #8]
 8008fb0:	686b      	ldr	r3, [r5, #4]
 8008fb2:	f023 0903 	bic.w	r9, r3, #3
 8008fb6:	454e      	cmp	r6, r9
 8008fb8:	d803      	bhi.n	8008fc2 <_malloc_r+0x1da>
 8008fba:	eba9 0306 	sub.w	r3, r9, r6
 8008fbe:	2b0f      	cmp	r3, #15
 8008fc0:	dc7a      	bgt.n	80090b8 <_malloc_r+0x2d0>
 8008fc2:	f8df b124 	ldr.w	fp, [pc, #292]	; 80090e8 <_malloc_r+0x300>
 8008fc6:	4b49      	ldr	r3, [pc, #292]	; (80090ec <_malloc_r+0x304>)
 8008fc8:	f8db 2000 	ldr.w	r2, [fp]
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	3201      	adds	r2, #1
 8008fd0:	4433      	add	r3, r6
 8008fd2:	eb05 0a09 	add.w	sl, r5, r9
 8008fd6:	f000 8133 	beq.w	8009240 <_malloc_r+0x458>
 8008fda:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008fde:	330f      	adds	r3, #15
 8008fe0:	f423 687f 	bic.w	r8, r3, #4080	; 0xff0
 8008fe4:	f028 080f 	bic.w	r8, r8, #15
 8008fe8:	4641      	mov	r1, r8
 8008fea:	4620      	mov	r0, r4
 8008fec:	f7ff fa22 	bl	8008434 <_sbrk_r>
 8008ff0:	1c41      	adds	r1, r0, #1
 8008ff2:	4602      	mov	r2, r0
 8008ff4:	f000 80f3 	beq.w	80091de <_malloc_r+0x3f6>
 8008ff8:	4582      	cmp	sl, r0
 8008ffa:	f200 80ee 	bhi.w	80091da <_malloc_r+0x3f2>
 8008ffe:	4b3c      	ldr	r3, [pc, #240]	; (80090f0 <_malloc_r+0x308>)
 8009000:	6819      	ldr	r1, [r3, #0]
 8009002:	4441      	add	r1, r8
 8009004:	6019      	str	r1, [r3, #0]
 8009006:	4608      	mov	r0, r1
 8009008:	f000 814e 	beq.w	80092a8 <_malloc_r+0x4c0>
 800900c:	f8db 1000 	ldr.w	r1, [fp]
 8009010:	9301      	str	r3, [sp, #4]
 8009012:	3101      	adds	r1, #1
 8009014:	bf1b      	ittet	ne
 8009016:	eba2 010a 	subne.w	r1, r2, sl
 800901a:	1809      	addne	r1, r1, r0
 800901c:	f8cb 2000 	streq.w	r2, [fp]
 8009020:	6019      	strne	r1, [r3, #0]
 8009022:	f012 0b07 	ands.w	fp, r2, #7
 8009026:	f000 8117 	beq.w	8009258 <_malloc_r+0x470>
 800902a:	f1cb 0108 	rsb	r1, fp, #8
 800902e:	440a      	add	r2, r1
 8009030:	f5cb 5180 	rsb	r1, fp, #4096	; 0x1000
 8009034:	4490      	add	r8, r2
 8009036:	3108      	adds	r1, #8
 8009038:	eba1 0108 	sub.w	r1, r1, r8
 800903c:	f3c1 0a0b 	ubfx	sl, r1, #0, #12
 8009040:	4651      	mov	r1, sl
 8009042:	4620      	mov	r0, r4
 8009044:	9200      	str	r2, [sp, #0]
 8009046:	f7ff f9f5 	bl	8008434 <_sbrk_r>
 800904a:	1c42      	adds	r2, r0, #1
 800904c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009050:	f000 814f 	beq.w	80092f2 <_malloc_r+0x50a>
 8009054:	1a80      	subs	r0, r0, r2
 8009056:	eb00 080a 	add.w	r8, r0, sl
 800905a:	6819      	ldr	r1, [r3, #0]
 800905c:	60ba      	str	r2, [r7, #8]
 800905e:	f048 0001 	orr.w	r0, r8, #1
 8009062:	4451      	add	r1, sl
 8009064:	42bd      	cmp	r5, r7
 8009066:	6050      	str	r0, [r2, #4]
 8009068:	6019      	str	r1, [r3, #0]
 800906a:	f000 8129 	beq.w	80092c0 <_malloc_r+0x4d8>
 800906e:	f1b9 0f0f 	cmp.w	r9, #15
 8009072:	f240 8127 	bls.w	80092c4 <_malloc_r+0x4dc>
 8009076:	6868      	ldr	r0, [r5, #4]
 8009078:	f1a9 0c0c 	sub.w	ip, r9, #12
 800907c:	f02c 0c07 	bic.w	ip, ip, #7
 8009080:	f000 0001 	and.w	r0, r0, #1
 8009084:	ea40 000c 	orr.w	r0, r0, ip
 8009088:	6068      	str	r0, [r5, #4]
 800908a:	f04f 0e05 	mov.w	lr, #5
 800908e:	eb05 000c 	add.w	r0, r5, ip
 8009092:	f1bc 0f0f 	cmp.w	ip, #15
 8009096:	e9c0 ee01 	strd	lr, lr, [r0, #4]
 800909a:	f200 8132 	bhi.w	8009302 <_malloc_r+0x51a>
 800909e:	6850      	ldr	r0, [r2, #4]
 80090a0:	4615      	mov	r5, r2
 80090a2:	4b14      	ldr	r3, [pc, #80]	; (80090f4 <_malloc_r+0x30c>)
 80090a4:	681a      	ldr	r2, [r3, #0]
 80090a6:	428a      	cmp	r2, r1
 80090a8:	bf38      	it	cc
 80090aa:	6019      	strcc	r1, [r3, #0]
 80090ac:	4b12      	ldr	r3, [pc, #72]	; (80090f8 <_malloc_r+0x310>)
 80090ae:	681a      	ldr	r2, [r3, #0]
 80090b0:	428a      	cmp	r2, r1
 80090b2:	bf38      	it	cc
 80090b4:	6019      	strcc	r1, [r3, #0]
 80090b6:	e094      	b.n	80091e2 <_malloc_r+0x3fa>
 80090b8:	19aa      	adds	r2, r5, r6
 80090ba:	f043 0301 	orr.w	r3, r3, #1
 80090be:	f046 0601 	orr.w	r6, r6, #1
 80090c2:	606e      	str	r6, [r5, #4]
 80090c4:	4620      	mov	r0, r4
 80090c6:	60ba      	str	r2, [r7, #8]
 80090c8:	6053      	str	r3, [r2, #4]
 80090ca:	f000 f943 	bl	8009354 <__malloc_unlock>
 80090ce:	3508      	adds	r5, #8
 80090d0:	4628      	mov	r0, r5
 80090d2:	b003      	add	sp, #12
 80090d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80090d8:	68d9      	ldr	r1, [r3, #12]
 80090da:	441a      	add	r2, r3
 80090dc:	e6a1      	b.n	8008e22 <_malloc_r+0x3a>
 80090de:	bf00      	nop
 80090e0:	24000124 	.word	0x24000124
 80090e4:	2400012c 	.word	0x2400012c
 80090e8:	2400052c 	.word	0x2400052c
 80090ec:	2400187c 	.word	0x2400187c
 80090f0:	2400184c 	.word	0x2400184c
 80090f4:	24001874 	.word	0x24001874
 80090f8:	24001878 	.word	0x24001878
 80090fc:	f5b2 6f20 	cmp.w	r2, #2560	; 0xa00
 8009100:	ea4f 2352 	mov.w	r3, r2, lsr #9
 8009104:	d363      	bcc.n	80091ce <_malloc_r+0x3e6>
 8009106:	2b14      	cmp	r3, #20
 8009108:	f200 80b7 	bhi.w	800927a <_malloc_r+0x492>
 800910c:	f103 015c 	add.w	r1, r3, #92	; 0x5c
 8009110:	00c9      	lsls	r1, r1, #3
 8009112:	335b      	adds	r3, #91	; 0x5b
 8009114:	eb07 0e01 	add.w	lr, r7, r1
 8009118:	5879      	ldr	r1, [r7, r1]
 800911a:	f1ae 0e08 	sub.w	lr, lr, #8
 800911e:	458e      	cmp	lr, r1
 8009120:	f000 8091 	beq.w	8009246 <_malloc_r+0x45e>
 8009124:	684b      	ldr	r3, [r1, #4]
 8009126:	f023 0303 	bic.w	r3, r3, #3
 800912a:	4293      	cmp	r3, r2
 800912c:	d902      	bls.n	8009134 <_malloc_r+0x34c>
 800912e:	6889      	ldr	r1, [r1, #8]
 8009130:	458e      	cmp	lr, r1
 8009132:	d1f7      	bne.n	8009124 <_malloc_r+0x33c>
 8009134:	f8d1 e00c 	ldr.w	lr, [r1, #12]
 8009138:	687a      	ldr	r2, [r7, #4]
 800913a:	e9c5 1e02 	strd	r1, lr, [r5, #8]
 800913e:	f8ce 5008 	str.w	r5, [lr, #8]
 8009142:	60cd      	str	r5, [r1, #12]
 8009144:	e6d6      	b.n	8008ef4 <_malloc_r+0x10c>
 8009146:	2b14      	cmp	r3, #20
 8009148:	d959      	bls.n	80091fe <_malloc_r+0x416>
 800914a:	2b54      	cmp	r3, #84	; 0x54
 800914c:	f200 809d 	bhi.w	800928a <_malloc_r+0x4a2>
 8009150:	0b33      	lsrs	r3, r6, #12
 8009152:	f103 006f 	add.w	r0, r3, #111	; 0x6f
 8009156:	f103 0c6e 	add.w	ip, r3, #110	; 0x6e
 800915a:	00c3      	lsls	r3, r0, #3
 800915c:	e68a      	b.n	8008e74 <_malloc_r+0x8c>
 800915e:	f10e 0e01 	add.w	lr, lr, #1
 8009162:	f01e 0f03 	tst.w	lr, #3
 8009166:	f105 0508 	add.w	r5, r5, #8
 800916a:	f47f aed5 	bne.w	8008f18 <_malloc_r+0x130>
 800916e:	e051      	b.n	8009214 <_malloc_r+0x42c>
 8009170:	4442      	add	r2, r8
 8009172:	4645      	mov	r5, r8
 8009174:	6853      	ldr	r3, [r2, #4]
 8009176:	f8d8 100c 	ldr.w	r1, [r8, #12]
 800917a:	f043 0301 	orr.w	r3, r3, #1
 800917e:	6053      	str	r3, [r2, #4]
 8009180:	f855 3f08 	ldr.w	r3, [r5, #8]!
 8009184:	4620      	mov	r0, r4
 8009186:	60d9      	str	r1, [r3, #12]
 8009188:	608b      	str	r3, [r1, #8]
 800918a:	f000 f8e3 	bl	8009354 <__malloc_unlock>
 800918e:	e6f3      	b.n	8008f78 <_malloc_r+0x190>
 8009190:	08f0      	lsrs	r0, r6, #3
 8009192:	f106 0208 	add.w	r2, r6, #8
 8009196:	e637      	b.n	8008e08 <_malloc_r+0x20>
 8009198:	442a      	add	r2, r5
 800919a:	4620      	mov	r0, r4
 800919c:	6853      	ldr	r3, [r2, #4]
 800919e:	f043 0301 	orr.w	r3, r3, #1
 80091a2:	6053      	str	r3, [r2, #4]
 80091a4:	3508      	adds	r5, #8
 80091a6:	f000 f8d5 	bl	8009354 <__malloc_unlock>
 80091aa:	e6e5      	b.n	8008f78 <_malloc_r+0x190>
 80091ac:	19a9      	adds	r1, r5, r6
 80091ae:	4620      	mov	r0, r4
 80091b0:	f046 0601 	orr.w	r6, r6, #1
 80091b4:	f043 0401 	orr.w	r4, r3, #1
 80091b8:	606e      	str	r6, [r5, #4]
 80091ba:	e9c7 1104 	strd	r1, r1, [r7, #16]
 80091be:	e9c1 cc02 	strd	ip, ip, [r1, #8]
 80091c2:	604c      	str	r4, [r1, #4]
 80091c4:	50ab      	str	r3, [r5, r2]
 80091c6:	f000 f8c5 	bl	8009354 <__malloc_unlock>
 80091ca:	3508      	adds	r5, #8
 80091cc:	e6d4      	b.n	8008f78 <_malloc_r+0x190>
 80091ce:	0993      	lsrs	r3, r2, #6
 80091d0:	f103 0139 	add.w	r1, r3, #57	; 0x39
 80091d4:	00c9      	lsls	r1, r1, #3
 80091d6:	3338      	adds	r3, #56	; 0x38
 80091d8:	e79c      	b.n	8009114 <_malloc_r+0x32c>
 80091da:	42bd      	cmp	r5, r7
 80091dc:	d05f      	beq.n	800929e <_malloc_r+0x4b6>
 80091de:	68bd      	ldr	r5, [r7, #8]
 80091e0:	6868      	ldr	r0, [r5, #4]
 80091e2:	f020 0803 	bic.w	r8, r0, #3
 80091e6:	4546      	cmp	r6, r8
 80091e8:	eba8 0306 	sub.w	r3, r8, r6
 80091ec:	d802      	bhi.n	80091f4 <_malloc_r+0x40c>
 80091ee:	2b0f      	cmp	r3, #15
 80091f0:	f73f af62 	bgt.w	80090b8 <_malloc_r+0x2d0>
 80091f4:	4620      	mov	r0, r4
 80091f6:	f000 f8ad 	bl	8009354 <__malloc_unlock>
 80091fa:	2500      	movs	r5, #0
 80091fc:	e6bc      	b.n	8008f78 <_malloc_r+0x190>
 80091fe:	f103 005c 	add.w	r0, r3, #92	; 0x5c
 8009202:	f103 0c5b 	add.w	ip, r3, #91	; 0x5b
 8009206:	00c3      	lsls	r3, r0, #3
 8009208:	e634      	b.n	8008e74 <_malloc_r+0x8c>
 800920a:	f859 3908 	ldr.w	r3, [r9], #-8
 800920e:	454b      	cmp	r3, r9
 8009210:	f040 8096 	bne.w	8009340 <_malloc_r+0x558>
 8009214:	f010 0f03 	tst.w	r0, #3
 8009218:	f100 30ff 	add.w	r0, r0, #4294967295
 800921c:	d1f5      	bne.n	800920a <_malloc_r+0x422>
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	ea23 0301 	bic.w	r3, r3, r1
 8009224:	607b      	str	r3, [r7, #4]
 8009226:	0049      	lsls	r1, r1, #1
 8009228:	4299      	cmp	r1, r3
 800922a:	f63f aec0 	bhi.w	8008fae <_malloc_r+0x1c6>
 800922e:	b919      	cbnz	r1, 8009238 <_malloc_r+0x450>
 8009230:	e6bd      	b.n	8008fae <_malloc_r+0x1c6>
 8009232:	0049      	lsls	r1, r1, #1
 8009234:	f10e 0e04 	add.w	lr, lr, #4
 8009238:	4219      	tst	r1, r3
 800923a:	d0fa      	beq.n	8009232 <_malloc_r+0x44a>
 800923c:	4670      	mov	r0, lr
 800923e:	e667      	b.n	8008f10 <_malloc_r+0x128>
 8009240:	f103 0810 	add.w	r8, r3, #16
 8009244:	e6d0      	b.n	8008fe8 <_malloc_r+0x200>
 8009246:	109a      	asrs	r2, r3, #2
 8009248:	f04f 0801 	mov.w	r8, #1
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	fa08 f202 	lsl.w	r2, r8, r2
 8009252:	431a      	orrs	r2, r3
 8009254:	607a      	str	r2, [r7, #4]
 8009256:	e770      	b.n	800913a <_malloc_r+0x352>
 8009258:	eb02 0108 	add.w	r1, r2, r8
 800925c:	4249      	negs	r1, r1
 800925e:	f3c1 0a0b 	ubfx	sl, r1, #0, #12
 8009262:	4651      	mov	r1, sl
 8009264:	4620      	mov	r0, r4
 8009266:	9200      	str	r2, [sp, #0]
 8009268:	f7ff f8e4 	bl	8008434 <_sbrk_r>
 800926c:	1c43      	adds	r3, r0, #1
 800926e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009272:	f47f aeef 	bne.w	8009054 <_malloc_r+0x26c>
 8009276:	46da      	mov	sl, fp
 8009278:	e6ef      	b.n	800905a <_malloc_r+0x272>
 800927a:	2b54      	cmp	r3, #84	; 0x54
 800927c:	d825      	bhi.n	80092ca <_malloc_r+0x4e2>
 800927e:	0b13      	lsrs	r3, r2, #12
 8009280:	f103 016f 	add.w	r1, r3, #111	; 0x6f
 8009284:	00c9      	lsls	r1, r1, #3
 8009286:	336e      	adds	r3, #110	; 0x6e
 8009288:	e744      	b.n	8009114 <_malloc_r+0x32c>
 800928a:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 800928e:	d825      	bhi.n	80092dc <_malloc_r+0x4f4>
 8009290:	0bf3      	lsrs	r3, r6, #15
 8009292:	f103 0078 	add.w	r0, r3, #120	; 0x78
 8009296:	f103 0c77 	add.w	ip, r3, #119	; 0x77
 800929a:	00c3      	lsls	r3, r0, #3
 800929c:	e5ea      	b.n	8008e74 <_malloc_r+0x8c>
 800929e:	4b29      	ldr	r3, [pc, #164]	; (8009344 <_malloc_r+0x55c>)
 80092a0:	6818      	ldr	r0, [r3, #0]
 80092a2:	4440      	add	r0, r8
 80092a4:	6018      	str	r0, [r3, #0]
 80092a6:	e6b1      	b.n	800900c <_malloc_r+0x224>
 80092a8:	f3ca 0c0b 	ubfx	ip, sl, #0, #12
 80092ac:	f1bc 0f00 	cmp.w	ip, #0
 80092b0:	f47f aeac 	bne.w	800900c <_malloc_r+0x224>
 80092b4:	68bd      	ldr	r5, [r7, #8]
 80092b6:	44c8      	add	r8, r9
 80092b8:	f048 0001 	orr.w	r0, r8, #1
 80092bc:	6068      	str	r0, [r5, #4]
 80092be:	e6f0      	b.n	80090a2 <_malloc_r+0x2ba>
 80092c0:	4615      	mov	r5, r2
 80092c2:	e6ee      	b.n	80090a2 <_malloc_r+0x2ba>
 80092c4:	2301      	movs	r3, #1
 80092c6:	6053      	str	r3, [r2, #4]
 80092c8:	e794      	b.n	80091f4 <_malloc_r+0x40c>
 80092ca:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 80092ce:	d823      	bhi.n	8009318 <_malloc_r+0x530>
 80092d0:	0bd3      	lsrs	r3, r2, #15
 80092d2:	f103 0178 	add.w	r1, r3, #120	; 0x78
 80092d6:	00c9      	lsls	r1, r1, #3
 80092d8:	3377      	adds	r3, #119	; 0x77
 80092da:	e71b      	b.n	8009114 <_malloc_r+0x32c>
 80092dc:	f240 5254 	movw	r2, #1364	; 0x554
 80092e0:	4293      	cmp	r3, r2
 80092e2:	d823      	bhi.n	800932c <_malloc_r+0x544>
 80092e4:	0cb3      	lsrs	r3, r6, #18
 80092e6:	f103 007d 	add.w	r0, r3, #125	; 0x7d
 80092ea:	f103 0c7c 	add.w	ip, r3, #124	; 0x7c
 80092ee:	00c3      	lsls	r3, r0, #3
 80092f0:	e5c0      	b.n	8008e74 <_malloc_r+0x8c>
 80092f2:	f1ab 0b08 	sub.w	fp, fp, #8
 80092f6:	44d8      	add	r8, fp
 80092f8:	eba8 0802 	sub.w	r8, r8, r2
 80092fc:	f04f 0a00 	mov.w	sl, #0
 8009300:	e6ab      	b.n	800905a <_malloc_r+0x272>
 8009302:	f105 0108 	add.w	r1, r5, #8
 8009306:	4620      	mov	r0, r4
 8009308:	9300      	str	r3, [sp, #0]
 800930a:	f002 ffe1 	bl	800c2d0 <_free_r>
 800930e:	68bd      	ldr	r5, [r7, #8]
 8009310:	9b00      	ldr	r3, [sp, #0]
 8009312:	6868      	ldr	r0, [r5, #4]
 8009314:	6819      	ldr	r1, [r3, #0]
 8009316:	e6c4      	b.n	80090a2 <_malloc_r+0x2ba>
 8009318:	f240 5154 	movw	r1, #1364	; 0x554
 800931c:	428b      	cmp	r3, r1
 800931e:	d80b      	bhi.n	8009338 <_malloc_r+0x550>
 8009320:	0c93      	lsrs	r3, r2, #18
 8009322:	f103 017d 	add.w	r1, r3, #125	; 0x7d
 8009326:	00c9      	lsls	r1, r1, #3
 8009328:	337c      	adds	r3, #124	; 0x7c
 800932a:	e6f3      	b.n	8009114 <_malloc_r+0x32c>
 800932c:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
 8009330:	207f      	movs	r0, #127	; 0x7f
 8009332:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
 8009336:	e59d      	b.n	8008e74 <_malloc_r+0x8c>
 8009338:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
 800933c:	237e      	movs	r3, #126	; 0x7e
 800933e:	e6e9      	b.n	8009114 <_malloc_r+0x32c>
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	e770      	b.n	8009226 <_malloc_r+0x43e>
 8009344:	2400184c 	.word	0x2400184c

08009348 <__malloc_lock>:
 8009348:	4801      	ldr	r0, [pc, #4]	; (8009350 <__malloc_lock+0x8>)
 800934a:	f001 bf45 	b.w	800b1d8 <__retarget_lock_acquire_recursive>
 800934e:	bf00      	nop
 8009350:	240019c0 	.word	0x240019c0

08009354 <__malloc_unlock>:
 8009354:	4801      	ldr	r0, [pc, #4]	; (800935c <__malloc_unlock+0x8>)
 8009356:	f001 bf41 	b.w	800b1dc <__retarget_lock_release_recursive>
 800935a:	bf00      	nop
 800935c:	240019c0 	.word	0x240019c0

08009360 <_svfprintf_r>:
 8009360:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009364:	b0d9      	sub	sp, #356	; 0x164
 8009366:	460c      	mov	r4, r1
 8009368:	910c      	str	r1, [sp, #48]	; 0x30
 800936a:	4690      	mov	r8, r2
 800936c:	930e      	str	r3, [sp, #56]	; 0x38
 800936e:	4682      	mov	sl, r0
 8009370:	f001 ff2a 	bl	800b1c8 <_localeconv_r>
 8009374:	6803      	ldr	r3, [r0, #0]
 8009376:	9319      	str	r3, [sp, #100]	; 0x64
 8009378:	4618      	mov	r0, r3
 800937a:	f7f7 f941 	bl	8000600 <strlen>
 800937e:	2208      	movs	r2, #8
 8009380:	9017      	str	r0, [sp, #92]	; 0x5c
 8009382:	2100      	movs	r1, #0
 8009384:	a828      	add	r0, sp, #160	; 0xa0
 8009386:	f7ff fc97 	bl	8008cb8 <memset>
 800938a:	89a3      	ldrh	r3, [r4, #12]
 800938c:	061f      	lsls	r7, r3, #24
 800938e:	d503      	bpl.n	8009398 <_svfprintf_r+0x38>
 8009390:	6923      	ldr	r3, [r4, #16]
 8009392:	2b00      	cmp	r3, #0
 8009394:	f000 873f 	beq.w	800a216 <_svfprintf_r+0xeb6>
 8009398:	2300      	movs	r3, #0
 800939a:	aa2f      	add	r2, sp, #188	; 0xbc
 800939c:	2400      	movs	r4, #0
 800939e:	e9cd 332d 	strd	r3, r3, [sp, #180]	; 0xb4
 80093a2:	e9cd 331a 	strd	r3, r3, [sp, #104]	; 0x68
 80093a6:	e9cd 331c 	strd	r3, r3, [sp, #112]	; 0x70
 80093aa:	9313      	str	r3, [sp, #76]	; 0x4c
 80093ac:	9318      	str	r3, [sp, #96]	; 0x60
 80093ae:	9309      	str	r3, [sp, #36]	; 0x24
 80093b0:	2300      	movs	r3, #0
 80093b2:	e9cd 3414 	strd	r3, r4, [sp, #80]	; 0x50
 80093b6:	922c      	str	r2, [sp, #176]	; 0xb0
 80093b8:	4691      	mov	r9, r2
 80093ba:	4644      	mov	r4, r8
 80093bc:	46a0      	mov	r8, r4
 80093be:	4b78      	ldr	r3, [pc, #480]	; (80095a0 <_svfprintf_r+0x240>)
 80093c0:	f8d3 50e4 	ldr.w	r5, [r3, #228]	; 0xe4
 80093c4:	f001 fefa 	bl	800b1bc <__locale_mb_cur_max>
 80093c8:	4603      	mov	r3, r0
 80093ca:	a828      	add	r0, sp, #160	; 0xa0
 80093cc:	9000      	str	r0, [sp, #0]
 80093ce:	4642      	mov	r2, r8
 80093d0:	a924      	add	r1, sp, #144	; 0x90
 80093d2:	4650      	mov	r0, sl
 80093d4:	47a8      	blx	r5
 80093d6:	2800      	cmp	r0, #0
 80093d8:	f000 80b0 	beq.w	800953c <_svfprintf_r+0x1dc>
 80093dc:	f2c0 80a6 	blt.w	800952c <_svfprintf_r+0x1cc>
 80093e0:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80093e2:	2a25      	cmp	r2, #37	; 0x25
 80093e4:	4603      	mov	r3, r0
 80093e6:	d001      	beq.n	80093ec <_svfprintf_r+0x8c>
 80093e8:	4498      	add	r8, r3
 80093ea:	e7e8      	b.n	80093be <_svfprintf_r+0x5e>
 80093ec:	ebb8 0704 	subs.w	r7, r8, r4
 80093f0:	4606      	mov	r6, r0
 80093f2:	f040 80a7 	bne.w	8009544 <_svfprintf_r+0x1e4>
 80093f6:	2300      	movs	r3, #0
 80093f8:	f04f 32ff 	mov.w	r2, #4294967295
 80093fc:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
 8009400:	469b      	mov	fp, r3
 8009402:	930b      	str	r3, [sp, #44]	; 0x2c
 8009404:	f108 0801 	add.w	r8, r8, #1
 8009408:	f898 3000 	ldrb.w	r3, [r8]
 800940c:	9208      	str	r2, [sp, #32]
 800940e:	252b      	movs	r5, #43	; 0x2b
 8009410:	2620      	movs	r6, #32
 8009412:	f108 0801 	add.w	r8, r8, #1
 8009416:	f1a3 0220 	sub.w	r2, r3, #32
 800941a:	2a5a      	cmp	r2, #90	; 0x5a
 800941c:	f200 80c2 	bhi.w	80095a4 <_svfprintf_r+0x244>
 8009420:	e8df f012 	tbh	[pc, r2, lsl #1]
 8009424:	00c002e6 	.word	0x00c002e6
 8009428:	02e100c0 	.word	0x02e100c0
 800942c:	00c000c0 	.word	0x00c000c0
 8009430:	006a00c0 	.word	0x006a00c0
 8009434:	00c000c0 	.word	0x00c000c0
 8009438:	02840208 	.word	0x02840208
 800943c:	021300c0 	.word	0x021300c0
 8009440:	00c002c7 	.word	0x00c002c7
 8009444:	005b02c2 	.word	0x005b02c2
 8009448:	005b005b 	.word	0x005b005b
 800944c:	005b005b 	.word	0x005b005b
 8009450:	005b005b 	.word	0x005b005b
 8009454:	005b005b 	.word	0x005b005b
 8009458:	00c000c0 	.word	0x00c000c0
 800945c:	00c000c0 	.word	0x00c000c0
 8009460:	00c000c0 	.word	0x00c000c0
 8009464:	014300c0 	.word	0x014300c0
 8009468:	018900c0 	.word	0x018900c0
 800946c:	0143021d 	.word	0x0143021d
 8009470:	01430143 	.word	0x01430143
 8009474:	00c000c0 	.word	0x00c000c0
 8009478:	00c000c0 	.word	0x00c000c0
 800947c:	00c00218 	.word	0x00c00218
 8009480:	029600c0 	.word	0x029600c0
 8009484:	00c000c0 	.word	0x00c000c0
 8009488:	01b100c0 	.word	0x01b100c0
 800948c:	02a900c0 	.word	0x02a900c0
 8009490:	00c000c0 	.word	0x00c000c0
 8009494:	00c006dd 	.word	0x00c006dd
 8009498:	00c000c0 	.word	0x00c000c0
 800949c:	00c000c0 	.word	0x00c000c0
 80094a0:	00c000c0 	.word	0x00c000c0
 80094a4:	014300c0 	.word	0x014300c0
 80094a8:	018900c0 	.word	0x018900c0
 80094ac:	014301e2 	.word	0x014301e2
 80094b0:	01430143 	.word	0x01430143
 80094b4:	01e20277 	.word	0x01e20277
 80094b8:	00c0007f 	.word	0x00c0007f
 80094bc:	00c00289 	.word	0x00c00289
 80094c0:	06da025f 	.word	0x06da025f
 80094c4:	007f0232 	.word	0x007f0232
 80094c8:	01b100c0 	.word	0x01b100c0
 80094cc:	06b4007c 	.word	0x06b4007c
 80094d0:	00c000c0 	.word	0x00c000c0
 80094d4:	00c006b8 	.word	0x00c006b8
 80094d8:	007c      	.short	0x007c
 80094da:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 80094de:	2100      	movs	r1, #0
 80094e0:	f818 3b01 	ldrb.w	r3, [r8], #1
 80094e4:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 80094e8:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 80094ec:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 80094f0:	2a09      	cmp	r2, #9
 80094f2:	d9f5      	bls.n	80094e0 <_svfprintf_r+0x180>
 80094f4:	910b      	str	r1, [sp, #44]	; 0x2c
 80094f6:	e78e      	b.n	8009416 <_svfprintf_r+0xb6>
 80094f8:	4650      	mov	r0, sl
 80094fa:	f001 fe65 	bl	800b1c8 <_localeconv_r>
 80094fe:	6843      	ldr	r3, [r0, #4]
 8009500:	931c      	str	r3, [sp, #112]	; 0x70
 8009502:	4618      	mov	r0, r3
 8009504:	f7f7 f87c 	bl	8000600 <strlen>
 8009508:	901d      	str	r0, [sp, #116]	; 0x74
 800950a:	4607      	mov	r7, r0
 800950c:	4650      	mov	r0, sl
 800950e:	f001 fe5b 	bl	800b1c8 <_localeconv_r>
 8009512:	6883      	ldr	r3, [r0, #8]
 8009514:	931a      	str	r3, [sp, #104]	; 0x68
 8009516:	2f00      	cmp	r7, #0
 8009518:	f040 85b1 	bne.w	800a07e <_svfprintf_r+0xd1e>
 800951c:	f898 3000 	ldrb.w	r3, [r8]
 8009520:	e777      	b.n	8009412 <_svfprintf_r+0xb2>
 8009522:	f898 3000 	ldrb.w	r3, [r8]
 8009526:	f04b 0b20 	orr.w	fp, fp, #32
 800952a:	e772      	b.n	8009412 <_svfprintf_r+0xb2>
 800952c:	2208      	movs	r2, #8
 800952e:	2100      	movs	r1, #0
 8009530:	a828      	add	r0, sp, #160	; 0xa0
 8009532:	f7ff fbc1 	bl	8008cb8 <memset>
 8009536:	2301      	movs	r3, #1
 8009538:	4498      	add	r8, r3
 800953a:	e740      	b.n	80093be <_svfprintf_r+0x5e>
 800953c:	ebb8 0704 	subs.w	r7, r8, r4
 8009540:	4606      	mov	r6, r0
 8009542:	d011      	beq.n	8009568 <_svfprintf_r+0x208>
 8009544:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 8009546:	443b      	add	r3, r7
 8009548:	932e      	str	r3, [sp, #184]	; 0xb8
 800954a:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800954c:	3301      	adds	r3, #1
 800954e:	2b07      	cmp	r3, #7
 8009550:	e9c9 4700 	strd	r4, r7, [r9]
 8009554:	932d      	str	r3, [sp, #180]	; 0xb4
 8009556:	dc19      	bgt.n	800958c <_svfprintf_r+0x22c>
 8009558:	f109 0908 	add.w	r9, r9, #8
 800955c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800955e:	443b      	add	r3, r7
 8009560:	9309      	str	r3, [sp, #36]	; 0x24
 8009562:	2e00      	cmp	r6, #0
 8009564:	f47f af47 	bne.w	80093f6 <_svfprintf_r+0x96>
 8009568:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800956a:	2b00      	cmp	r3, #0
 800956c:	f041 8201 	bne.w	800a972 <_svfprintf_r+0x1612>
 8009570:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009572:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8009576:	f013 0f40 	tst.w	r3, #64	; 0x40
 800957a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800957c:	bf18      	it	ne
 800957e:	f04f 33ff 	movne.w	r3, #4294967295
 8009582:	9309      	str	r3, [sp, #36]	; 0x24
 8009584:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009586:	b059      	add	sp, #356	; 0x164
 8009588:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800958c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800958e:	aa2c      	add	r2, sp, #176	; 0xb0
 8009590:	4650      	mov	r0, sl
 8009592:	f003 fba9 	bl	800cce8 <__ssprint_r>
 8009596:	2800      	cmp	r0, #0
 8009598:	d1ea      	bne.n	8009570 <_svfprintf_r+0x210>
 800959a:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800959e:	e7dd      	b.n	800955c <_svfprintf_r+0x1fc>
 80095a0:	24000540 	.word	0x24000540
 80095a4:	9310      	str	r3, [sp, #64]	; 0x40
 80095a6:	2b00      	cmp	r3, #0
 80095a8:	d0de      	beq.n	8009568 <_svfprintf_r+0x208>
 80095aa:	2200      	movs	r2, #0
 80095ac:	f88d 30fc 	strb.w	r3, [sp, #252]	; 0xfc
 80095b0:	2301      	movs	r3, #1
 80095b2:	f88d 2087 	strb.w	r2, [sp, #135]	; 0x87
 80095b6:	9307      	str	r3, [sp, #28]
 80095b8:	920d      	str	r2, [sp, #52]	; 0x34
 80095ba:	930a      	str	r3, [sp, #40]	; 0x28
 80095bc:	9208      	str	r2, [sp, #32]
 80095be:	9212      	str	r2, [sp, #72]	; 0x48
 80095c0:	9216      	str	r2, [sp, #88]	; 0x58
 80095c2:	9211      	str	r2, [sp, #68]	; 0x44
 80095c4:	ac3f      	add	r4, sp, #252	; 0xfc
 80095c6:	f01b 0302 	ands.w	r3, fp, #2
 80095ca:	d002      	beq.n	80095d2 <_svfprintf_r+0x272>
 80095cc:	9907      	ldr	r1, [sp, #28]
 80095ce:	3102      	adds	r1, #2
 80095d0:	9107      	str	r1, [sp, #28]
 80095d2:	f01b 0184 	ands.w	r1, fp, #132	; 0x84
 80095d6:	910f      	str	r1, [sp, #60]	; 0x3c
 80095d8:	d105      	bne.n	80095e6 <_svfprintf_r+0x286>
 80095da:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80095dc:	9807      	ldr	r0, [sp, #28]
 80095de:	1a0f      	subs	r7, r1, r0
 80095e0:	2f00      	cmp	r7, #0
 80095e2:	f300 8382 	bgt.w	8009cea <_svfprintf_r+0x98a>
 80095e6:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 80095e8:	b182      	cbz	r2, 800960c <_svfprintf_r+0x2ac>
 80095ea:	2201      	movs	r2, #1
 80095ec:	f8c9 2004 	str.w	r2, [r9, #4]
 80095f0:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 80095f2:	3201      	adds	r2, #1
 80095f4:	3601      	adds	r6, #1
 80095f6:	f10d 0187 	add.w	r1, sp, #135	; 0x87
 80095fa:	2a07      	cmp	r2, #7
 80095fc:	962e      	str	r6, [sp, #184]	; 0xb8
 80095fe:	922d      	str	r2, [sp, #180]	; 0xb4
 8009600:	f8c9 1000 	str.w	r1, [r9]
 8009604:	f300 83bd 	bgt.w	8009d82 <_svfprintf_r+0xa22>
 8009608:	f109 0908 	add.w	r9, r9, #8
 800960c:	b183      	cbz	r3, 8009630 <_svfprintf_r+0x2d0>
 800960e:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 8009610:	aa22      	add	r2, sp, #136	; 0x88
 8009612:	3301      	adds	r3, #1
 8009614:	3602      	adds	r6, #2
 8009616:	f8c9 2000 	str.w	r2, [r9]
 800961a:	2b07      	cmp	r3, #7
 800961c:	f04f 0202 	mov.w	r2, #2
 8009620:	962e      	str	r6, [sp, #184]	; 0xb8
 8009622:	932d      	str	r3, [sp, #180]	; 0xb4
 8009624:	f8c9 2004 	str.w	r2, [r9, #4]
 8009628:	f300 83c0 	bgt.w	8009dac <_svfprintf_r+0xa4c>
 800962c:	f109 0908 	add.w	r9, r9, #8
 8009630:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009632:	2b80      	cmp	r3, #128	; 0x80
 8009634:	f000 8281 	beq.w	8009b3a <_svfprintf_r+0x7da>
 8009638:	9b08      	ldr	r3, [sp, #32]
 800963a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800963c:	1a9f      	subs	r7, r3, r2
 800963e:	2f00      	cmp	r7, #0
 8009640:	f300 82bc 	bgt.w	8009bbc <_svfprintf_r+0x85c>
 8009644:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8009648:	f040 821e 	bne.w	8009a88 <_svfprintf_r+0x728>
 800964c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800964e:	f8c9 3004 	str.w	r3, [r9, #4]
 8009652:	441e      	add	r6, r3
 8009654:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 8009656:	f8c9 4000 	str.w	r4, [r9]
 800965a:	3301      	adds	r3, #1
 800965c:	2b07      	cmp	r3, #7
 800965e:	962e      	str	r6, [sp, #184]	; 0xb8
 8009660:	932d      	str	r3, [sp, #180]	; 0xb4
 8009662:	f300 8337 	bgt.w	8009cd4 <_svfprintf_r+0x974>
 8009666:	f109 0908 	add.w	r9, r9, #8
 800966a:	f01b 0f04 	tst.w	fp, #4
 800966e:	d005      	beq.n	800967c <_svfprintf_r+0x31c>
 8009670:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009672:	9a07      	ldr	r2, [sp, #28]
 8009674:	1a9c      	subs	r4, r3, r2
 8009676:	2c00      	cmp	r4, #0
 8009678:	f300 83a4 	bgt.w	8009dc4 <_svfprintf_r+0xa64>
 800967c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800967e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009680:	9907      	ldr	r1, [sp, #28]
 8009682:	428a      	cmp	r2, r1
 8009684:	bfac      	ite	ge
 8009686:	189b      	addge	r3, r3, r2
 8009688:	185b      	addlt	r3, r3, r1
 800968a:	9309      	str	r3, [sp, #36]	; 0x24
 800968c:	2e00      	cmp	r6, #0
 800968e:	f040 82ca 	bne.w	8009c26 <_svfprintf_r+0x8c6>
 8009692:	2300      	movs	r3, #0
 8009694:	932d      	str	r3, [sp, #180]	; 0xb4
 8009696:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009698:	b11b      	cbz	r3, 80096a2 <_svfprintf_r+0x342>
 800969a:	990d      	ldr	r1, [sp, #52]	; 0x34
 800969c:	4650      	mov	r0, sl
 800969e:	f002 fe17 	bl	800c2d0 <_free_r>
 80096a2:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 80096a6:	4644      	mov	r4, r8
 80096a8:	e688      	b.n	80093bc <_svfprintf_r+0x5c>
 80096aa:	9310      	str	r3, [sp, #64]	; 0x40
 80096ac:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80096ae:	3307      	adds	r3, #7
 80096b0:	f023 0107 	bic.w	r1, r3, #7
 80096b4:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 80096b8:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 80096bc:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80096c0:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 80096c4:	910e      	str	r1, [sp, #56]	; 0x38
 80096c6:	4616      	mov	r6, r2
 80096c8:	4610      	mov	r0, r2
 80096ca:	4bb3      	ldr	r3, [pc, #716]	; (8009998 <_svfprintf_r+0x638>)
 80096cc:	4629      	mov	r1, r5
 80096ce:	f04f 32ff 	mov.w	r2, #4294967295
 80096d2:	f7f7 fc59 	bl	8000f88 <__aeabi_dcmpun>
 80096d6:	2800      	cmp	r0, #0
 80096d8:	f040 84fc 	bne.w	800a0d4 <_svfprintf_r+0xd74>
 80096dc:	4bae      	ldr	r3, [pc, #696]	; (8009998 <_svfprintf_r+0x638>)
 80096de:	4630      	mov	r0, r6
 80096e0:	4629      	mov	r1, r5
 80096e2:	f04f 32ff 	mov.w	r2, #4294967295
 80096e6:	f7f7 fc31 	bl	8000f4c <__aeabi_dcmple>
 80096ea:	2800      	cmp	r0, #0
 80096ec:	f040 84f2 	bne.w	800a0d4 <_svfprintf_r+0xd74>
 80096f0:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 80096f4:	2200      	movs	r2, #0
 80096f6:	2300      	movs	r3, #0
 80096f8:	f7f7 fc1e 	bl	8000f38 <__aeabi_dcmplt>
 80096fc:	2800      	cmp	r0, #0
 80096fe:	f041 8038 	bne.w	800a772 <_svfprintf_r+0x1412>
 8009702:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
 8009706:	4ca5      	ldr	r4, [pc, #660]	; (800999c <_svfprintf_r+0x63c>)
 8009708:	4ba5      	ldr	r3, [pc, #660]	; (80099a0 <_svfprintf_r+0x640>)
 800970a:	f02b 0b80 	bic.w	fp, fp, #128	; 0x80
 800970e:	9910      	ldr	r1, [sp, #64]	; 0x40
 8009710:	2947      	cmp	r1, #71	; 0x47
 8009712:	bfc8      	it	gt
 8009714:	461c      	movgt	r4, r3
 8009716:	2300      	movs	r3, #0
 8009718:	2103      	movs	r1, #3
 800971a:	930d      	str	r3, [sp, #52]	; 0x34
 800971c:	9107      	str	r1, [sp, #28]
 800971e:	910a      	str	r1, [sp, #40]	; 0x28
 8009720:	9308      	str	r3, [sp, #32]
 8009722:	9312      	str	r3, [sp, #72]	; 0x48
 8009724:	9316      	str	r3, [sp, #88]	; 0x58
 8009726:	9311      	str	r3, [sp, #68]	; 0x44
 8009728:	2a00      	cmp	r2, #0
 800972a:	f43f af4c 	beq.w	80095c6 <_svfprintf_r+0x266>
 800972e:	9b07      	ldr	r3, [sp, #28]
 8009730:	3301      	adds	r3, #1
 8009732:	9307      	str	r3, [sp, #28]
 8009734:	e747      	b.n	80095c6 <_svfprintf_r+0x266>
 8009736:	2b43      	cmp	r3, #67	; 0x43
 8009738:	9310      	str	r3, [sp, #64]	; 0x40
 800973a:	d003      	beq.n	8009744 <_svfprintf_r+0x3e4>
 800973c:	f01b 0f10 	tst.w	fp, #16
 8009740:	f000 8551 	beq.w	800a1e6 <_svfprintf_r+0xe86>
 8009744:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8009746:	2208      	movs	r2, #8
 8009748:	2100      	movs	r1, #0
 800974a:	a82a      	add	r0, sp, #168	; 0xa8
 800974c:	ac3f      	add	r4, sp, #252	; 0xfc
 800974e:	f7ff fab3 	bl	8008cb8 <memset>
 8009752:	ab2a      	add	r3, sp, #168	; 0xa8
 8009754:	f856 2b04 	ldr.w	r2, [r6], #4
 8009758:	4621      	mov	r1, r4
 800975a:	4650      	mov	r0, sl
 800975c:	f003 fa90 	bl	800cc80 <_wcrtomb_r>
 8009760:	4603      	mov	r3, r0
 8009762:	3301      	adds	r3, #1
 8009764:	900a      	str	r0, [sp, #40]	; 0x28
 8009766:	f001 82c3 	beq.w	800acf0 <_svfprintf_r+0x1990>
 800976a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800976c:	960e      	str	r6, [sp, #56]	; 0x38
 800976e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8009772:	9307      	str	r3, [sp, #28]
 8009774:	2200      	movs	r2, #0
 8009776:	f88d 2087 	strb.w	r2, [sp, #135]	; 0x87
 800977a:	920d      	str	r2, [sp, #52]	; 0x34
 800977c:	9208      	str	r2, [sp, #32]
 800977e:	9212      	str	r2, [sp, #72]	; 0x48
 8009780:	9216      	str	r2, [sp, #88]	; 0x58
 8009782:	9211      	str	r2, [sp, #68]	; 0x44
 8009784:	e71f      	b.n	80095c6 <_svfprintf_r+0x266>
 8009786:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 8009788:	9310      	str	r3, [sp, #64]	; 0x40
 800978a:	f857 4b04 	ldr.w	r4, [r7], #4
 800978e:	2300      	movs	r3, #0
 8009790:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
 8009794:	2c00      	cmp	r4, #0
 8009796:	f000 854d 	beq.w	800a234 <_svfprintf_r+0xed4>
 800979a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800979c:	2b53      	cmp	r3, #83	; 0x53
 800979e:	f000 86d4 	beq.w	800a54a <_svfprintf_r+0x11ea>
 80097a2:	f01b 0310 	ands.w	r3, fp, #16
 80097a6:	9311      	str	r3, [sp, #68]	; 0x44
 80097a8:	f040 86cf 	bne.w	800a54a <_svfprintf_r+0x11ea>
 80097ac:	9b08      	ldr	r3, [sp, #32]
 80097ae:	1c5d      	adds	r5, r3, #1
 80097b0:	f001 80cc 	beq.w	800a94c <_svfprintf_r+0x15ec>
 80097b4:	9911      	ldr	r1, [sp, #68]	; 0x44
 80097b6:	461a      	mov	r2, r3
 80097b8:	4620      	mov	r0, r4
 80097ba:	f7f6 fec1 	bl	8000540 <memchr>
 80097be:	900d      	str	r0, [sp, #52]	; 0x34
 80097c0:	2800      	cmp	r0, #0
 80097c2:	f001 8351 	beq.w	800ae68 <_svfprintf_r+0x1b08>
 80097c6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80097c8:	9911      	ldr	r1, [sp, #68]	; 0x44
 80097ca:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
 80097ce:	970e      	str	r7, [sp, #56]	; 0x38
 80097d0:	1b1b      	subs	r3, r3, r4
 80097d2:	930a      	str	r3, [sp, #40]	; 0x28
 80097d4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80097d8:	9307      	str	r3, [sp, #28]
 80097da:	2373      	movs	r3, #115	; 0x73
 80097dc:	9108      	str	r1, [sp, #32]
 80097de:	9112      	str	r1, [sp, #72]	; 0x48
 80097e0:	9116      	str	r1, [sp, #88]	; 0x58
 80097e2:	910d      	str	r1, [sp, #52]	; 0x34
 80097e4:	9310      	str	r3, [sp, #64]	; 0x40
 80097e6:	e79f      	b.n	8009728 <_svfprintf_r+0x3c8>
 80097e8:	f01b 0f20 	tst.w	fp, #32
 80097ec:	9310      	str	r3, [sp, #64]	; 0x40
 80097ee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80097f0:	d03c      	beq.n	800986c <_svfprintf_r+0x50c>
 80097f2:	3307      	adds	r3, #7
 80097f4:	f023 0307 	bic.w	r3, r3, #7
 80097f8:	461a      	mov	r2, r3
 80097fa:	4611      	mov	r1, r2
 80097fc:	685b      	ldr	r3, [r3, #4]
 80097fe:	f851 2b08 	ldr.w	r2, [r1], #8
 8009802:	910e      	str	r1, [sp, #56]	; 0x38
 8009804:	4619      	mov	r1, r3
 8009806:	2b00      	cmp	r3, #0
 8009808:	f2c0 8401 	blt.w	800a00e <_svfprintf_r+0xcae>
 800980c:	9b08      	ldr	r3, [sp, #32]
 800980e:	3301      	adds	r3, #1
 8009810:	f000 82a8 	beq.w	8009d64 <_svfprintf_r+0xa04>
 8009814:	ea52 0301 	orrs.w	r3, r2, r1
 8009818:	f02b 0580 	bic.w	r5, fp, #128	; 0x80
 800981c:	f040 82a3 	bne.w	8009d66 <_svfprintf_r+0xa06>
 8009820:	9b08      	ldr	r3, [sp, #32]
 8009822:	2b00      	cmp	r3, #0
 8009824:	f040 82a4 	bne.w	8009d70 <_svfprintf_r+0xa10>
 8009828:	46ab      	mov	fp, r5
 800982a:	2300      	movs	r3, #0
 800982c:	9308      	str	r3, [sp, #32]
 800982e:	930a      	str	r3, [sp, #40]	; 0x28
 8009830:	ac58      	add	r4, sp, #352	; 0x160
 8009832:	e0ff      	b.n	8009a34 <_svfprintf_r+0x6d4>
 8009834:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009836:	f853 2b04 	ldr.w	r2, [r3], #4
 800983a:	920b      	str	r2, [sp, #44]	; 0x2c
 800983c:	2a00      	cmp	r2, #0
 800983e:	f280 840c 	bge.w	800a05a <_svfprintf_r+0xcfa>
 8009842:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009844:	930e      	str	r3, [sp, #56]	; 0x38
 8009846:	4252      	negs	r2, r2
 8009848:	920b      	str	r2, [sp, #44]	; 0x2c
 800984a:	f898 3000 	ldrb.w	r3, [r8]
 800984e:	f04b 0b04 	orr.w	fp, fp, #4
 8009852:	e5de      	b.n	8009412 <_svfprintf_r+0xb2>
 8009854:	f898 3000 	ldrb.w	r3, [r8]
 8009858:	f04b 0b08 	orr.w	fp, fp, #8
 800985c:	e5d9      	b.n	8009412 <_svfprintf_r+0xb2>
 800985e:	f04b 0b10 	orr.w	fp, fp, #16
 8009862:	f01b 0f20 	tst.w	fp, #32
 8009866:	9310      	str	r3, [sp, #64]	; 0x40
 8009868:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800986a:	d1c2      	bne.n	80097f2 <_svfprintf_r+0x492>
 800986c:	f01b 0f10 	tst.w	fp, #16
 8009870:	f040 83fe 	bne.w	800a070 <_svfprintf_r+0xd10>
 8009874:	f01b 0f40 	tst.w	fp, #64	; 0x40
 8009878:	f000 83f6 	beq.w	800a068 <_svfprintf_r+0xd08>
 800987c:	f933 2b04 	ldrsh.w	r2, [r3], #4
 8009880:	930e      	str	r3, [sp, #56]	; 0x38
 8009882:	17d1      	asrs	r1, r2, #31
 8009884:	460b      	mov	r3, r1
 8009886:	e7be      	b.n	8009806 <_svfprintf_r+0x4a6>
 8009888:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800988a:	f853 2b04 	ldr.w	r2, [r3], #4
 800988e:	930e      	str	r3, [sp, #56]	; 0x38
 8009890:	f647 0330 	movw	r3, #30768	; 0x7830
 8009894:	f8ad 3088 	strh.w	r3, [sp, #136]	; 0x88
 8009898:	2078      	movs	r0, #120	; 0x78
 800989a:	4b42      	ldr	r3, [pc, #264]	; (80099a4 <_svfprintf_r+0x644>)
 800989c:	9318      	str	r3, [sp, #96]	; 0x60
 800989e:	f04b 0502 	orr.w	r5, fp, #2
 80098a2:	2100      	movs	r1, #0
 80098a4:	2302      	movs	r3, #2
 80098a6:	9010      	str	r0, [sp, #64]	; 0x40
 80098a8:	2000      	movs	r0, #0
 80098aa:	9c08      	ldr	r4, [sp, #32]
 80098ac:	f88d 0087 	strb.w	r0, [sp, #135]	; 0x87
 80098b0:	1c60      	adds	r0, r4, #1
 80098b2:	f000 80a8 	beq.w	8009a06 <_svfprintf_r+0x6a6>
 80098b6:	ea52 0001 	orrs.w	r0, r2, r1
 80098ba:	f025 0b80 	bic.w	fp, r5, #128	; 0x80
 80098be:	f040 80a1 	bne.w	8009a04 <_svfprintf_r+0x6a4>
 80098c2:	2c00      	cmp	r4, #0
 80098c4:	f040 8695 	bne.w	800a5f2 <_svfprintf_r+0x1292>
 80098c8:	2b00      	cmp	r3, #0
 80098ca:	d1ae      	bne.n	800982a <_svfprintf_r+0x4ca>
 80098cc:	f015 0301 	ands.w	r3, r5, #1
 80098d0:	930a      	str	r3, [sp, #40]	; 0x28
 80098d2:	f000 83c7 	beq.w	800a064 <_svfprintf_r+0xd04>
 80098d6:	2330      	movs	r3, #48	; 0x30
 80098d8:	f88d 315f 	strb.w	r3, [sp, #351]	; 0x15f
 80098dc:	f20d 145f 	addw	r4, sp, #351	; 0x15f
 80098e0:	e0a8      	b.n	8009a34 <_svfprintf_r+0x6d4>
 80098e2:	f01b 0f20 	tst.w	fp, #32
 80098e6:	f040 83e5 	bne.w	800a0b4 <_svfprintf_r+0xd54>
 80098ea:	f01b 0f10 	tst.w	fp, #16
 80098ee:	f040 8686 	bne.w	800a5fe <_svfprintf_r+0x129e>
 80098f2:	f01b 0f40 	tst.w	fp, #64	; 0x40
 80098f6:	f040 877f 	bne.w	800a7f8 <_svfprintf_r+0x1498>
 80098fa:	f41b 7f00 	tst.w	fp, #512	; 0x200
 80098fe:	f000 867e 	beq.w	800a5fe <_svfprintf_r+0x129e>
 8009902:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009904:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009906:	f853 2b04 	ldr.w	r2, [r3], #4
 800990a:	930e      	str	r3, [sp, #56]	; 0x38
 800990c:	7011      	strb	r1, [r2, #0]
 800990e:	4644      	mov	r4, r8
 8009910:	e554      	b.n	80093bc <_svfprintf_r+0x5c>
 8009912:	f898 3000 	ldrb.w	r3, [r8]
 8009916:	2b68      	cmp	r3, #104	; 0x68
 8009918:	bf03      	ittte	eq
 800991a:	f898 3001 	ldrbeq.w	r3, [r8, #1]
 800991e:	f44b 7b00 	orreq.w	fp, fp, #512	; 0x200
 8009922:	f108 0801 	addeq.w	r8, r8, #1
 8009926:	f04b 0b40 	orrne.w	fp, fp, #64	; 0x40
 800992a:	e572      	b.n	8009412 <_svfprintf_r+0xb2>
 800992c:	f898 3000 	ldrb.w	r3, [r8]
 8009930:	f88d 5087 	strb.w	r5, [sp, #135]	; 0x87
 8009934:	e56d      	b.n	8009412 <_svfprintf_r+0xb2>
 8009936:	f898 3000 	ldrb.w	r3, [r8]
 800993a:	2b6c      	cmp	r3, #108	; 0x6c
 800993c:	bf03      	ittte	eq
 800993e:	f898 3001 	ldrbeq.w	r3, [r8, #1]
 8009942:	f04b 0b20 	orreq.w	fp, fp, #32
 8009946:	f108 0801 	addeq.w	r8, r8, #1
 800994a:	f04b 0b10 	orrne.w	fp, fp, #16
 800994e:	e560      	b.n	8009412 <_svfprintf_r+0xb2>
 8009950:	9310      	str	r3, [sp, #64]	; 0x40
 8009952:	f04b 0b10 	orr.w	fp, fp, #16
 8009956:	f01b 0120 	ands.w	r1, fp, #32
 800995a:	f000 834a 	beq.w	8009ff2 <_svfprintf_r+0xc92>
 800995e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009960:	3307      	adds	r3, #7
 8009962:	f023 0307 	bic.w	r3, r3, #7
 8009966:	6859      	ldr	r1, [r3, #4]
 8009968:	f853 2b08 	ldr.w	r2, [r3], #8
 800996c:	930e      	str	r3, [sp, #56]	; 0x38
 800996e:	f42b 6580 	bic.w	r5, fp, #1024	; 0x400
 8009972:	2300      	movs	r3, #0
 8009974:	e798      	b.n	80098a8 <_svfprintf_r+0x548>
 8009976:	9310      	str	r3, [sp, #64]	; 0x40
 8009978:	f04b 0510 	orr.w	r5, fp, #16
 800997c:	f015 0120 	ands.w	r1, r5, #32
 8009980:	f000 8328 	beq.w	8009fd4 <_svfprintf_r+0xc74>
 8009984:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009986:	3307      	adds	r3, #7
 8009988:	f023 0307 	bic.w	r3, r3, #7
 800998c:	6859      	ldr	r1, [r3, #4]
 800998e:	f853 2b08 	ldr.w	r2, [r3], #8
 8009992:	930e      	str	r3, [sp, #56]	; 0x38
 8009994:	2301      	movs	r3, #1
 8009996:	e787      	b.n	80098a8 <_svfprintf_r+0x548>
 8009998:	7fefffff 	.word	0x7fefffff
 800999c:	0800f630 	.word	0x0800f630
 80099a0:	0800f634 	.word	0x0800f634
 80099a4:	0800f640 	.word	0x0800f640
 80099a8:	f898 3000 	ldrb.w	r3, [r8]
 80099ac:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
 80099b0:	e52f      	b.n	8009412 <_svfprintf_r+0xb2>
 80099b2:	4641      	mov	r1, r8
 80099b4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80099b8:	2b2a      	cmp	r3, #42	; 0x2a
 80099ba:	f001 827f 	beq.w	800aebc <_svfprintf_r+0x1b5c>
 80099be:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 80099c2:	2a09      	cmp	r2, #9
 80099c4:	4688      	mov	r8, r1
 80099c6:	bf98      	it	ls
 80099c8:	2100      	movls	r1, #0
 80099ca:	f201 8176 	bhi.w	800acba <_svfprintf_r+0x195a>
 80099ce:	f818 3b01 	ldrb.w	r3, [r8], #1
 80099d2:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 80099d6:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 80099da:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 80099de:	2a09      	cmp	r2, #9
 80099e0:	d9f5      	bls.n	80099ce <_svfprintf_r+0x66e>
 80099e2:	9108      	str	r1, [sp, #32]
 80099e4:	e517      	b.n	8009416 <_svfprintf_r+0xb6>
 80099e6:	f898 3000 	ldrb.w	r3, [r8]
 80099ea:	f04b 0b01 	orr.w	fp, fp, #1
 80099ee:	e510      	b.n	8009412 <_svfprintf_r+0xb2>
 80099f0:	f89d 3087 	ldrb.w	r3, [sp, #135]	; 0x87
 80099f4:	2b00      	cmp	r3, #0
 80099f6:	f47f ad91 	bne.w	800951c <_svfprintf_r+0x1bc>
 80099fa:	f898 3000 	ldrb.w	r3, [r8]
 80099fe:	f88d 6087 	strb.w	r6, [sp, #135]	; 0x87
 8009a02:	e506      	b.n	8009412 <_svfprintf_r+0xb2>
 8009a04:	465d      	mov	r5, fp
 8009a06:	2b01      	cmp	r3, #1
 8009a08:	f000 81ad 	beq.w	8009d66 <_svfprintf_r+0xa06>
 8009a0c:	2b02      	cmp	r3, #2
 8009a0e:	ac58      	add	r4, sp, #352	; 0x160
 8009a10:	d11f      	bne.n	8009a52 <_svfprintf_r+0x6f2>
 8009a12:	9818      	ldr	r0, [sp, #96]	; 0x60
 8009a14:	f002 030f 	and.w	r3, r2, #15
 8009a18:	0912      	lsrs	r2, r2, #4
 8009a1a:	5cc3      	ldrb	r3, [r0, r3]
 8009a1c:	f804 3d01 	strb.w	r3, [r4, #-1]!
 8009a20:	ea42 7201 	orr.w	r2, r2, r1, lsl #28
 8009a24:	0909      	lsrs	r1, r1, #4
 8009a26:	ea52 0301 	orrs.w	r3, r2, r1
 8009a2a:	d1f3      	bne.n	8009a14 <_svfprintf_r+0x6b4>
 8009a2c:	ab58      	add	r3, sp, #352	; 0x160
 8009a2e:	1b1b      	subs	r3, r3, r4
 8009a30:	46ab      	mov	fp, r5
 8009a32:	930a      	str	r3, [sp, #40]	; 0x28
 8009a34:	990a      	ldr	r1, [sp, #40]	; 0x28
 8009a36:	9808      	ldr	r0, [sp, #32]
 8009a38:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
 8009a3c:	4281      	cmp	r1, r0
 8009a3e:	f04f 0300 	mov.w	r3, #0
 8009a42:	bfb8      	it	lt
 8009a44:	4601      	movlt	r1, r0
 8009a46:	930d      	str	r3, [sp, #52]	; 0x34
 8009a48:	9107      	str	r1, [sp, #28]
 8009a4a:	9312      	str	r3, [sp, #72]	; 0x48
 8009a4c:	9316      	str	r3, [sp, #88]	; 0x58
 8009a4e:	9311      	str	r3, [sp, #68]	; 0x44
 8009a50:	e66a      	b.n	8009728 <_svfprintf_r+0x3c8>
 8009a52:	f002 0307 	and.w	r3, r2, #7
 8009a56:	08d2      	lsrs	r2, r2, #3
 8009a58:	ea42 7241 	orr.w	r2, r2, r1, lsl #29
 8009a5c:	08c9      	lsrs	r1, r1, #3
 8009a5e:	3330      	adds	r3, #48	; 0x30
 8009a60:	ea52 0601 	orrs.w	r6, r2, r1
 8009a64:	4620      	mov	r0, r4
 8009a66:	f804 3d01 	strb.w	r3, [r4, #-1]!
 8009a6a:	d1f2      	bne.n	8009a52 <_svfprintf_r+0x6f2>
 8009a6c:	07e9      	lsls	r1, r5, #31
 8009a6e:	d5dd      	bpl.n	8009a2c <_svfprintf_r+0x6cc>
 8009a70:	2b30      	cmp	r3, #48	; 0x30
 8009a72:	d0db      	beq.n	8009a2c <_svfprintf_r+0x6cc>
 8009a74:	2330      	movs	r3, #48	; 0x30
 8009a76:	3802      	subs	r0, #2
 8009a78:	f804 3c01 	strb.w	r3, [r4, #-1]
 8009a7c:	ab58      	add	r3, sp, #352	; 0x160
 8009a7e:	1a1b      	subs	r3, r3, r0
 8009a80:	46ab      	mov	fp, r5
 8009a82:	930a      	str	r3, [sp, #40]	; 0x28
 8009a84:	4604      	mov	r4, r0
 8009a86:	e7d5      	b.n	8009a34 <_svfprintf_r+0x6d4>
 8009a88:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009a8a:	2b65      	cmp	r3, #101	; 0x65
 8009a8c:	f340 80dc 	ble.w	8009c48 <_svfprintf_r+0x8e8>
 8009a90:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 8009a94:	2200      	movs	r2, #0
 8009a96:	2300      	movs	r3, #0
 8009a98:	f7f7 fa44 	bl	8000f24 <__aeabi_dcmpeq>
 8009a9c:	2800      	cmp	r0, #0
 8009a9e:	f000 81c8 	beq.w	8009e32 <_svfprintf_r+0xad2>
 8009aa2:	2301      	movs	r3, #1
 8009aa4:	f8c9 3004 	str.w	r3, [r9, #4]
 8009aa8:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 8009aaa:	4abd      	ldr	r2, [pc, #756]	; (8009da0 <_svfprintf_r+0xa40>)
 8009aac:	f8c9 2000 	str.w	r2, [r9]
 8009ab0:	3301      	adds	r3, #1
 8009ab2:	3601      	adds	r6, #1
 8009ab4:	2b07      	cmp	r3, #7
 8009ab6:	962e      	str	r6, [sp, #184]	; 0xb8
 8009ab8:	932d      	str	r3, [sp, #180]	; 0xb4
 8009aba:	f300 8539 	bgt.w	800a530 <_svfprintf_r+0x11d0>
 8009abe:	f109 0908 	add.w	r9, r9, #8
 8009ac2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009ac4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009ac6:	4293      	cmp	r3, r2
 8009ac8:	f280 82c2 	bge.w	800a050 <_svfprintf_r+0xcf0>
 8009acc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009ace:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8009ad0:	441e      	add	r6, r3
 8009ad2:	e9c9 2300 	strd	r2, r3, [r9]
 8009ad6:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 8009ad8:	962e      	str	r6, [sp, #184]	; 0xb8
 8009ada:	3301      	adds	r3, #1
 8009adc:	2b07      	cmp	r3, #7
 8009ade:	932d      	str	r3, [sp, #180]	; 0xb4
 8009ae0:	f300 838d 	bgt.w	800a1fe <_svfprintf_r+0xe9e>
 8009ae4:	f109 0908 	add.w	r9, r9, #8
 8009ae8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009aea:	1e5c      	subs	r4, r3, #1
 8009aec:	2c00      	cmp	r4, #0
 8009aee:	f77f adbc 	ble.w	800966a <_svfprintf_r+0x30a>
 8009af2:	2c10      	cmp	r4, #16
 8009af4:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 8009af6:	4dab      	ldr	r5, [pc, #684]	; (8009da4 <_svfprintf_r+0xa44>)
 8009af8:	f340 8555 	ble.w	800a5a6 <_svfprintf_r+0x1246>
 8009afc:	4632      	mov	r2, r6
 8009afe:	2710      	movs	r7, #16
 8009b00:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8009b02:	e005      	b.n	8009b10 <_svfprintf_r+0x7b0>
 8009b04:	f109 0908 	add.w	r9, r9, #8
 8009b08:	3c10      	subs	r4, #16
 8009b0a:	2c10      	cmp	r4, #16
 8009b0c:	f340 854a 	ble.w	800a5a4 <_svfprintf_r+0x1244>
 8009b10:	3301      	adds	r3, #1
 8009b12:	3210      	adds	r2, #16
 8009b14:	2b07      	cmp	r3, #7
 8009b16:	e9c9 5700 	strd	r5, r7, [r9]
 8009b1a:	e9cd 322d 	strd	r3, r2, [sp, #180]	; 0xb4
 8009b1e:	ddf1      	ble.n	8009b04 <_svfprintf_r+0x7a4>
 8009b20:	aa2c      	add	r2, sp, #176	; 0xb0
 8009b22:	4631      	mov	r1, r6
 8009b24:	4650      	mov	r0, sl
 8009b26:	f003 f8df 	bl	800cce8 <__ssprint_r>
 8009b2a:	2800      	cmp	r0, #0
 8009b2c:	f040 8083 	bne.w	8009c36 <_svfprintf_r+0x8d6>
 8009b30:	e9dd 322d 	ldrd	r3, r2, [sp, #180]	; 0xb4
 8009b34:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 8009b38:	e7e6      	b.n	8009b08 <_svfprintf_r+0x7a8>
 8009b3a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009b3c:	9a07      	ldr	r2, [sp, #28]
 8009b3e:	1a9f      	subs	r7, r3, r2
 8009b40:	2f00      	cmp	r7, #0
 8009b42:	f77f ad79 	ble.w	8009638 <_svfprintf_r+0x2d8>
 8009b46:	2f10      	cmp	r7, #16
 8009b48:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 8009b4a:	4d96      	ldr	r5, [pc, #600]	; (8009da4 <_svfprintf_r+0xa44>)
 8009b4c:	dd23      	ble.n	8009b96 <_svfprintf_r+0x836>
 8009b4e:	4632      	mov	r2, r6
 8009b50:	4626      	mov	r6, r4
 8009b52:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8009b54:	e004      	b.n	8009b60 <_svfprintf_r+0x800>
 8009b56:	3f10      	subs	r7, #16
 8009b58:	2f10      	cmp	r7, #16
 8009b5a:	f109 0908 	add.w	r9, r9, #8
 8009b5e:	dd18      	ble.n	8009b92 <_svfprintf_r+0x832>
 8009b60:	3301      	adds	r3, #1
 8009b62:	3210      	adds	r2, #16
 8009b64:	2110      	movs	r1, #16
 8009b66:	2b07      	cmp	r3, #7
 8009b68:	e9cd 322d 	strd	r3, r2, [sp, #180]	; 0xb4
 8009b6c:	f8c9 5000 	str.w	r5, [r9]
 8009b70:	f8c9 1004 	str.w	r1, [r9, #4]
 8009b74:	ddef      	ble.n	8009b56 <_svfprintf_r+0x7f6>
 8009b76:	aa2c      	add	r2, sp, #176	; 0xb0
 8009b78:	4621      	mov	r1, r4
 8009b7a:	4650      	mov	r0, sl
 8009b7c:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 8009b80:	f003 f8b2 	bl	800cce8 <__ssprint_r>
 8009b84:	2800      	cmp	r0, #0
 8009b86:	d156      	bne.n	8009c36 <_svfprintf_r+0x8d6>
 8009b88:	3f10      	subs	r7, #16
 8009b8a:	2f10      	cmp	r7, #16
 8009b8c:	e9dd 322d 	ldrd	r3, r2, [sp, #180]	; 0xb4
 8009b90:	dce6      	bgt.n	8009b60 <_svfprintf_r+0x800>
 8009b92:	4634      	mov	r4, r6
 8009b94:	4616      	mov	r6, r2
 8009b96:	3301      	adds	r3, #1
 8009b98:	443e      	add	r6, r7
 8009b9a:	2b07      	cmp	r3, #7
 8009b9c:	e9cd 362d 	strd	r3, r6, [sp, #180]	; 0xb4
 8009ba0:	f8c9 5000 	str.w	r5, [r9]
 8009ba4:	f8c9 7004 	str.w	r7, [r9, #4]
 8009ba8:	f300 8516 	bgt.w	800a5d8 <_svfprintf_r+0x1278>
 8009bac:	9b08      	ldr	r3, [sp, #32]
 8009bae:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009bb0:	1a9f      	subs	r7, r3, r2
 8009bb2:	2f00      	cmp	r7, #0
 8009bb4:	f109 0908 	add.w	r9, r9, #8
 8009bb8:	f77f ad44 	ble.w	8009644 <_svfprintf_r+0x2e4>
 8009bbc:	2f10      	cmp	r7, #16
 8009bbe:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 8009bc0:	4d78      	ldr	r5, [pc, #480]	; (8009da4 <_svfprintf_r+0xa44>)
 8009bc2:	dd22      	ble.n	8009c0a <_svfprintf_r+0x8aa>
 8009bc4:	4632      	mov	r2, r6
 8009bc6:	4626      	mov	r6, r4
 8009bc8:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8009bca:	e004      	b.n	8009bd6 <_svfprintf_r+0x876>
 8009bcc:	3f10      	subs	r7, #16
 8009bce:	2f10      	cmp	r7, #16
 8009bd0:	f109 0908 	add.w	r9, r9, #8
 8009bd4:	dd17      	ble.n	8009c06 <_svfprintf_r+0x8a6>
 8009bd6:	3301      	adds	r3, #1
 8009bd8:	3210      	adds	r2, #16
 8009bda:	2110      	movs	r1, #16
 8009bdc:	2b07      	cmp	r3, #7
 8009bde:	e9cd 322d 	strd	r3, r2, [sp, #180]	; 0xb4
 8009be2:	f8c9 5000 	str.w	r5, [r9]
 8009be6:	f8c9 1004 	str.w	r1, [r9, #4]
 8009bea:	ddef      	ble.n	8009bcc <_svfprintf_r+0x86c>
 8009bec:	aa2c      	add	r2, sp, #176	; 0xb0
 8009bee:	4621      	mov	r1, r4
 8009bf0:	4650      	mov	r0, sl
 8009bf2:	f003 f879 	bl	800cce8 <__ssprint_r>
 8009bf6:	b9f0      	cbnz	r0, 8009c36 <_svfprintf_r+0x8d6>
 8009bf8:	3f10      	subs	r7, #16
 8009bfa:	2f10      	cmp	r7, #16
 8009bfc:	e9dd 322d 	ldrd	r3, r2, [sp, #180]	; 0xb4
 8009c00:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 8009c04:	dce7      	bgt.n	8009bd6 <_svfprintf_r+0x876>
 8009c06:	4634      	mov	r4, r6
 8009c08:	4616      	mov	r6, r2
 8009c0a:	3301      	adds	r3, #1
 8009c0c:	443e      	add	r6, r7
 8009c0e:	2b07      	cmp	r3, #7
 8009c10:	e9cd 362d 	strd	r3, r6, [sp, #180]	; 0xb4
 8009c14:	f8c9 5000 	str.w	r5, [r9]
 8009c18:	f8c9 7004 	str.w	r7, [r9, #4]
 8009c1c:	f300 81cd 	bgt.w	8009fba <_svfprintf_r+0xc5a>
 8009c20:	f109 0908 	add.w	r9, r9, #8
 8009c24:	e50e      	b.n	8009644 <_svfprintf_r+0x2e4>
 8009c26:	990c      	ldr	r1, [sp, #48]	; 0x30
 8009c28:	aa2c      	add	r2, sp, #176	; 0xb0
 8009c2a:	4650      	mov	r0, sl
 8009c2c:	f003 f85c 	bl	800cce8 <__ssprint_r>
 8009c30:	2800      	cmp	r0, #0
 8009c32:	f43f ad2e 	beq.w	8009692 <_svfprintf_r+0x332>
 8009c36:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009c38:	2b00      	cmp	r3, #0
 8009c3a:	f43f ac99 	beq.w	8009570 <_svfprintf_r+0x210>
 8009c3e:	990d      	ldr	r1, [sp, #52]	; 0x34
 8009c40:	4650      	mov	r0, sl
 8009c42:	f002 fb45 	bl	800c2d0 <_free_r>
 8009c46:	e493      	b.n	8009570 <_svfprintf_r+0x210>
 8009c48:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009c4a:	2b01      	cmp	r3, #1
 8009c4c:	f340 816e 	ble.w	8009f2c <_svfprintf_r+0xbcc>
 8009c50:	9f2d      	ldr	r7, [sp, #180]	; 0xb4
 8009c52:	f8c9 4000 	str.w	r4, [r9]
 8009c56:	2301      	movs	r3, #1
 8009c58:	441f      	add	r7, r3
 8009c5a:	3601      	adds	r6, #1
 8009c5c:	2f07      	cmp	r7, #7
 8009c5e:	f8c9 3004 	str.w	r3, [r9, #4]
 8009c62:	962e      	str	r6, [sp, #184]	; 0xb8
 8009c64:	972d      	str	r7, [sp, #180]	; 0xb4
 8009c66:	f300 81d9 	bgt.w	800a01c <_svfprintf_r+0xcbc>
 8009c6a:	f109 0908 	add.w	r9, r9, #8
 8009c6e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009c70:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8009c72:	3701      	adds	r7, #1
 8009c74:	441e      	add	r6, r3
 8009c76:	2f07      	cmp	r7, #7
 8009c78:	e9c9 2300 	strd	r2, r3, [r9]
 8009c7c:	e9cd 762d 	strd	r7, r6, [sp, #180]	; 0xb4
 8009c80:	f300 81d9 	bgt.w	800a036 <_svfprintf_r+0xcd6>
 8009c84:	f109 0908 	add.w	r9, r9, #8
 8009c88:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 8009c8c:	2200      	movs	r2, #0
 8009c8e:	2300      	movs	r3, #0
 8009c90:	f7f7 f948 	bl	8000f24 <__aeabi_dcmpeq>
 8009c94:	2800      	cmp	r0, #0
 8009c96:	f040 8167 	bne.w	8009f68 <_svfprintf_r+0xc08>
 8009c9a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009c9c:	3701      	adds	r7, #1
 8009c9e:	3b01      	subs	r3, #1
 8009ca0:	3401      	adds	r4, #1
 8009ca2:	441e      	add	r6, r3
 8009ca4:	2f07      	cmp	r7, #7
 8009ca6:	f8c9 4000 	str.w	r4, [r9]
 8009caa:	972d      	str	r7, [sp, #180]	; 0xb4
 8009cac:	f8c9 3004 	str.w	r3, [r9, #4]
 8009cb0:	962e      	str	r6, [sp, #184]	; 0xb8
 8009cb2:	f300 814c 	bgt.w	8009f4e <_svfprintf_r+0xbee>
 8009cb6:	f109 0908 	add.w	r9, r9, #8
 8009cba:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009cbc:	f8c9 3004 	str.w	r3, [r9, #4]
 8009cc0:	3701      	adds	r7, #1
 8009cc2:	441e      	add	r6, r3
 8009cc4:	2f07      	cmp	r7, #7
 8009cc6:	ab26      	add	r3, sp, #152	; 0x98
 8009cc8:	e9cd 762d 	strd	r7, r6, [sp, #180]	; 0xb4
 8009ccc:	f8c9 3000 	str.w	r3, [r9]
 8009cd0:	f77f acc9 	ble.w	8009666 <_svfprintf_r+0x306>
 8009cd4:	990c      	ldr	r1, [sp, #48]	; 0x30
 8009cd6:	aa2c      	add	r2, sp, #176	; 0xb0
 8009cd8:	4650      	mov	r0, sl
 8009cda:	f003 f805 	bl	800cce8 <__ssprint_r>
 8009cde:	2800      	cmp	r0, #0
 8009ce0:	d1a9      	bne.n	8009c36 <_svfprintf_r+0x8d6>
 8009ce2:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 8009ce4:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 8009ce8:	e4bf      	b.n	800966a <_svfprintf_r+0x30a>
 8009cea:	2f10      	cmp	r7, #16
 8009cec:	e9dd 212d 	ldrd	r2, r1, [sp, #180]	; 0xb4
 8009cf0:	4d2d      	ldr	r5, [pc, #180]	; (8009da8 <_svfprintf_r+0xa48>)
 8009cf2:	dd27      	ble.n	8009d44 <_svfprintf_r+0x9e4>
 8009cf4:	e9cd 381e 	strd	r3, r8, [sp, #120]	; 0x78
 8009cf8:	2610      	movs	r6, #16
 8009cfa:	46d0      	mov	r8, sl
 8009cfc:	46a2      	mov	sl, r4
 8009cfe:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8009d00:	e004      	b.n	8009d0c <_svfprintf_r+0x9ac>
 8009d02:	3f10      	subs	r7, #16
 8009d04:	2f10      	cmp	r7, #16
 8009d06:	f109 0908 	add.w	r9, r9, #8
 8009d0a:	dd16      	ble.n	8009d3a <_svfprintf_r+0x9da>
 8009d0c:	3201      	adds	r2, #1
 8009d0e:	3110      	adds	r1, #16
 8009d10:	2a07      	cmp	r2, #7
 8009d12:	e9c9 5600 	strd	r5, r6, [r9]
 8009d16:	e9cd 212d 	strd	r2, r1, [sp, #180]	; 0xb4
 8009d1a:	ddf2      	ble.n	8009d02 <_svfprintf_r+0x9a2>
 8009d1c:	aa2c      	add	r2, sp, #176	; 0xb0
 8009d1e:	4621      	mov	r1, r4
 8009d20:	4640      	mov	r0, r8
 8009d22:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 8009d26:	f002 ffdf 	bl	800cce8 <__ssprint_r>
 8009d2a:	2800      	cmp	r0, #0
 8009d2c:	f040 83f2 	bne.w	800a514 <_svfprintf_r+0x11b4>
 8009d30:	3f10      	subs	r7, #16
 8009d32:	2f10      	cmp	r7, #16
 8009d34:	e9dd 212d 	ldrd	r2, r1, [sp, #180]	; 0xb4
 8009d38:	dce8      	bgt.n	8009d0c <_svfprintf_r+0x9ac>
 8009d3a:	4654      	mov	r4, sl
 8009d3c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8009d3e:	46c2      	mov	sl, r8
 8009d40:	f8dd 807c 	ldr.w	r8, [sp, #124]	; 0x7c
 8009d44:	f8c9 5000 	str.w	r5, [r9]
 8009d48:	3201      	adds	r2, #1
 8009d4a:	187e      	adds	r6, r7, r1
 8009d4c:	2a07      	cmp	r2, #7
 8009d4e:	e9cd 262d 	strd	r2, r6, [sp, #180]	; 0xb4
 8009d52:	f8c9 7004 	str.w	r7, [r9, #4]
 8009d56:	f300 83cc 	bgt.w	800a4f2 <_svfprintf_r+0x1192>
 8009d5a:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
 8009d5e:	f109 0908 	add.w	r9, r9, #8
 8009d62:	e441      	b.n	80095e8 <_svfprintf_r+0x288>
 8009d64:	465d      	mov	r5, fp
 8009d66:	2a0a      	cmp	r2, #10
 8009d68:	f171 0300 	sbcs.w	r3, r1, #0
 8009d6c:	f080 8329 	bcs.w	800a3c2 <_svfprintf_r+0x1062>
 8009d70:	3230      	adds	r2, #48	; 0x30
 8009d72:	2301      	movs	r3, #1
 8009d74:	f88d 215f 	strb.w	r2, [sp, #351]	; 0x15f
 8009d78:	46ab      	mov	fp, r5
 8009d7a:	930a      	str	r3, [sp, #40]	; 0x28
 8009d7c:	f20d 145f 	addw	r4, sp, #351	; 0x15f
 8009d80:	e658      	b.n	8009a34 <_svfprintf_r+0x6d4>
 8009d82:	990c      	ldr	r1, [sp, #48]	; 0x30
 8009d84:	931e      	str	r3, [sp, #120]	; 0x78
 8009d86:	aa2c      	add	r2, sp, #176	; 0xb0
 8009d88:	4650      	mov	r0, sl
 8009d8a:	f002 ffad 	bl	800cce8 <__ssprint_r>
 8009d8e:	2800      	cmp	r0, #0
 8009d90:	f47f af51 	bne.w	8009c36 <_svfprintf_r+0x8d6>
 8009d94:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 8009d96:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8009d98:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 8009d9c:	e436      	b.n	800960c <_svfprintf_r+0x2ac>
 8009d9e:	bf00      	nop
 8009da0:	0800f670 	.word	0x0800f670
 8009da4:	0800f684 	.word	0x0800f684
 8009da8:	0800f674 	.word	0x0800f674
 8009dac:	990c      	ldr	r1, [sp, #48]	; 0x30
 8009dae:	aa2c      	add	r2, sp, #176	; 0xb0
 8009db0:	4650      	mov	r0, sl
 8009db2:	f002 ff99 	bl	800cce8 <__ssprint_r>
 8009db6:	2800      	cmp	r0, #0
 8009db8:	f47f af3d 	bne.w	8009c36 <_svfprintf_r+0x8d6>
 8009dbc:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 8009dbe:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 8009dc2:	e435      	b.n	8009630 <_svfprintf_r+0x2d0>
 8009dc4:	2c10      	cmp	r4, #16
 8009dc6:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 8009dc8:	4db8      	ldr	r5, [pc, #736]	; (800a0ac <_svfprintf_r+0xd4c>)
 8009dca:	dd1f      	ble.n	8009e0c <_svfprintf_r+0xaac>
 8009dcc:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
 8009dd0:	2710      	movs	r7, #16
 8009dd2:	e004      	b.n	8009dde <_svfprintf_r+0xa7e>
 8009dd4:	3c10      	subs	r4, #16
 8009dd6:	2c10      	cmp	r4, #16
 8009dd8:	f109 0908 	add.w	r9, r9, #8
 8009ddc:	dd16      	ble.n	8009e0c <_svfprintf_r+0xaac>
 8009dde:	3301      	adds	r3, #1
 8009de0:	3610      	adds	r6, #16
 8009de2:	2b07      	cmp	r3, #7
 8009de4:	e9c9 5700 	strd	r5, r7, [r9]
 8009de8:	e9cd 362d 	strd	r3, r6, [sp, #180]	; 0xb4
 8009dec:	ddf2      	ble.n	8009dd4 <_svfprintf_r+0xa74>
 8009dee:	aa2c      	add	r2, sp, #176	; 0xb0
 8009df0:	4659      	mov	r1, fp
 8009df2:	4650      	mov	r0, sl
 8009df4:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 8009df8:	f002 ff76 	bl	800cce8 <__ssprint_r>
 8009dfc:	2800      	cmp	r0, #0
 8009dfe:	f47f af1a 	bne.w	8009c36 <_svfprintf_r+0x8d6>
 8009e02:	3c10      	subs	r4, #16
 8009e04:	2c10      	cmp	r4, #16
 8009e06:	e9dd 362d 	ldrd	r3, r6, [sp, #180]	; 0xb4
 8009e0a:	dce8      	bgt.n	8009dde <_svfprintf_r+0xa7e>
 8009e0c:	3301      	adds	r3, #1
 8009e0e:	4426      	add	r6, r4
 8009e10:	2b07      	cmp	r3, #7
 8009e12:	e9c9 5400 	strd	r5, r4, [r9]
 8009e16:	e9cd 362d 	strd	r3, r6, [sp, #180]	; 0xb4
 8009e1a:	f77f ac2f 	ble.w	800967c <_svfprintf_r+0x31c>
 8009e1e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8009e20:	aa2c      	add	r2, sp, #176	; 0xb0
 8009e22:	4650      	mov	r0, sl
 8009e24:	f002 ff60 	bl	800cce8 <__ssprint_r>
 8009e28:	2800      	cmp	r0, #0
 8009e2a:	f47f af04 	bne.w	8009c36 <_svfprintf_r+0x8d6>
 8009e2e:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 8009e30:	e424      	b.n	800967c <_svfprintf_r+0x31c>
 8009e32:	9923      	ldr	r1, [sp, #140]	; 0x8c
 8009e34:	2900      	cmp	r1, #0
 8009e36:	f340 8327 	ble.w	800a488 <_svfprintf_r+0x1128>
 8009e3a:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8009e3c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009e3e:	429d      	cmp	r5, r3
 8009e40:	bfa8      	it	ge
 8009e42:	461d      	movge	r5, r3
 8009e44:	2d00      	cmp	r5, #0
 8009e46:	dd0b      	ble.n	8009e60 <_svfprintf_r+0xb00>
 8009e48:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 8009e4a:	3301      	adds	r3, #1
 8009e4c:	442e      	add	r6, r5
 8009e4e:	2b07      	cmp	r3, #7
 8009e50:	e9c9 4500 	strd	r4, r5, [r9]
 8009e54:	962e      	str	r6, [sp, #184]	; 0xb8
 8009e56:	932d      	str	r3, [sp, #180]	; 0xb4
 8009e58:	f300 86dd 	bgt.w	800ac16 <_svfprintf_r+0x18b6>
 8009e5c:	f109 0908 	add.w	r9, r9, #8
 8009e60:	9f11      	ldr	r7, [sp, #68]	; 0x44
 8009e62:	2d00      	cmp	r5, #0
 8009e64:	bfa8      	it	ge
 8009e66:	1b7f      	subge	r7, r7, r5
 8009e68:	2f00      	cmp	r7, #0
 8009e6a:	f300 81f4 	bgt.w	800a256 <_svfprintf_r+0xef6>
 8009e6e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009e70:	f41b 6f80 	tst.w	fp, #1024	; 0x400
 8009e74:	4423      	add	r3, r4
 8009e76:	930a      	str	r3, [sp, #40]	; 0x28
 8009e78:	f040 8214 	bne.w	800a2a4 <_svfprintf_r+0xf44>
 8009e7c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009e7e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009e80:	4293      	cmp	r3, r2
 8009e82:	db03      	blt.n	8009e8c <_svfprintf_r+0xb2c>
 8009e84:	f01b 0f01 	tst.w	fp, #1
 8009e88:	f000 84a5 	beq.w	800a7d6 <_svfprintf_r+0x1476>
 8009e8c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009e8e:	9919      	ldr	r1, [sp, #100]	; 0x64
 8009e90:	4416      	add	r6, r2
 8009e92:	e9c9 1200 	strd	r1, r2, [r9]
 8009e96:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 8009e98:	962e      	str	r6, [sp, #184]	; 0xb8
 8009e9a:	3201      	adds	r2, #1
 8009e9c:	2a07      	cmp	r2, #7
 8009e9e:	922d      	str	r2, [sp, #180]	; 0xb4
 8009ea0:	f300 86c6 	bgt.w	800ac30 <_svfprintf_r+0x18d0>
 8009ea4:	f109 0908 	add.w	r9, r9, #8
 8009ea8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009eaa:	18a5      	adds	r5, r4, r2
 8009eac:	1ad4      	subs	r4, r2, r3
 8009eae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009eb0:	1aed      	subs	r5, r5, r3
 8009eb2:	42a5      	cmp	r5, r4
 8009eb4:	bfa8      	it	ge
 8009eb6:	4625      	movge	r5, r4
 8009eb8:	2d00      	cmp	r5, #0
 8009eba:	dd0d      	ble.n	8009ed8 <_svfprintf_r+0xb78>
 8009ebc:	f8c9 3000 	str.w	r3, [r9]
 8009ec0:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 8009ec2:	f8c9 5004 	str.w	r5, [r9, #4]
 8009ec6:	3301      	adds	r3, #1
 8009ec8:	442e      	add	r6, r5
 8009eca:	2b07      	cmp	r3, #7
 8009ecc:	962e      	str	r6, [sp, #184]	; 0xb8
 8009ece:	932d      	str	r3, [sp, #180]	; 0xb4
 8009ed0:	f300 86be 	bgt.w	800ac50 <_svfprintf_r+0x18f0>
 8009ed4:	f109 0908 	add.w	r9, r9, #8
 8009ed8:	2d00      	cmp	r5, #0
 8009eda:	bfa8      	it	ge
 8009edc:	1b64      	subge	r4, r4, r5
 8009ede:	2c00      	cmp	r4, #0
 8009ee0:	f77f abc3 	ble.w	800966a <_svfprintf_r+0x30a>
 8009ee4:	2c10      	cmp	r4, #16
 8009ee6:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 8009ee8:	4d71      	ldr	r5, [pc, #452]	; (800a0b0 <_svfprintf_r+0xd50>)
 8009eea:	f340 835c 	ble.w	800a5a6 <_svfprintf_r+0x1246>
 8009eee:	4632      	mov	r2, r6
 8009ef0:	2710      	movs	r7, #16
 8009ef2:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8009ef4:	e005      	b.n	8009f02 <_svfprintf_r+0xba2>
 8009ef6:	f109 0908 	add.w	r9, r9, #8
 8009efa:	3c10      	subs	r4, #16
 8009efc:	2c10      	cmp	r4, #16
 8009efe:	f340 8351 	ble.w	800a5a4 <_svfprintf_r+0x1244>
 8009f02:	3301      	adds	r3, #1
 8009f04:	3210      	adds	r2, #16
 8009f06:	2b07      	cmp	r3, #7
 8009f08:	e9c9 5700 	strd	r5, r7, [r9]
 8009f0c:	e9cd 322d 	strd	r3, r2, [sp, #180]	; 0xb4
 8009f10:	ddf1      	ble.n	8009ef6 <_svfprintf_r+0xb96>
 8009f12:	aa2c      	add	r2, sp, #176	; 0xb0
 8009f14:	4631      	mov	r1, r6
 8009f16:	4650      	mov	r0, sl
 8009f18:	f002 fee6 	bl	800cce8 <__ssprint_r>
 8009f1c:	2800      	cmp	r0, #0
 8009f1e:	f47f ae8a 	bne.w	8009c36 <_svfprintf_r+0x8d6>
 8009f22:	e9dd 322d 	ldrd	r3, r2, [sp, #180]	; 0xb4
 8009f26:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 8009f2a:	e7e6      	b.n	8009efa <_svfprintf_r+0xb9a>
 8009f2c:	f01b 0f01 	tst.w	fp, #1
 8009f30:	f47f ae8e 	bne.w	8009c50 <_svfprintf_r+0x8f0>
 8009f34:	9f2d      	ldr	r7, [sp, #180]	; 0xb4
 8009f36:	f8c9 4000 	str.w	r4, [r9]
 8009f3a:	2301      	movs	r3, #1
 8009f3c:	441f      	add	r7, r3
 8009f3e:	3601      	adds	r6, #1
 8009f40:	2f07      	cmp	r7, #7
 8009f42:	f8c9 3004 	str.w	r3, [r9, #4]
 8009f46:	962e      	str	r6, [sp, #184]	; 0xb8
 8009f48:	972d      	str	r7, [sp, #180]	; 0xb4
 8009f4a:	f77f aeb4 	ble.w	8009cb6 <_svfprintf_r+0x956>
 8009f4e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8009f50:	aa2c      	add	r2, sp, #176	; 0xb0
 8009f52:	4650      	mov	r0, sl
 8009f54:	f002 fec8 	bl	800cce8 <__ssprint_r>
 8009f58:	2800      	cmp	r0, #0
 8009f5a:	f47f ae6c 	bne.w	8009c36 <_svfprintf_r+0x8d6>
 8009f5e:	e9dd 762d 	ldrd	r7, r6, [sp, #180]	; 0xb4
 8009f62:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 8009f66:	e6a8      	b.n	8009cba <_svfprintf_r+0x95a>
 8009f68:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009f6a:	1e5c      	subs	r4, r3, #1
 8009f6c:	2c00      	cmp	r4, #0
 8009f6e:	f77f aea4 	ble.w	8009cba <_svfprintf_r+0x95a>
 8009f72:	2c10      	cmp	r4, #16
 8009f74:	4d4e      	ldr	r5, [pc, #312]	; (800a0b0 <_svfprintf_r+0xd50>)
 8009f76:	f340 834c 	ble.w	800a612 <_svfprintf_r+0x12b2>
 8009f7a:	4632      	mov	r2, r6
 8009f7c:	2310      	movs	r3, #16
 8009f7e:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8009f80:	e005      	b.n	8009f8e <_svfprintf_r+0xc2e>
 8009f82:	f109 0908 	add.w	r9, r9, #8
 8009f86:	3c10      	subs	r4, #16
 8009f88:	2c10      	cmp	r4, #16
 8009f8a:	f340 8341 	ble.w	800a610 <_svfprintf_r+0x12b0>
 8009f8e:	3701      	adds	r7, #1
 8009f90:	3210      	adds	r2, #16
 8009f92:	2f07      	cmp	r7, #7
 8009f94:	e9c9 5300 	strd	r5, r3, [r9]
 8009f98:	e9cd 722d 	strd	r7, r2, [sp, #180]	; 0xb4
 8009f9c:	ddf1      	ble.n	8009f82 <_svfprintf_r+0xc22>
 8009f9e:	aa2c      	add	r2, sp, #176	; 0xb0
 8009fa0:	4631      	mov	r1, r6
 8009fa2:	4650      	mov	r0, sl
 8009fa4:	f002 fea0 	bl	800cce8 <__ssprint_r>
 8009fa8:	2800      	cmp	r0, #0
 8009faa:	f47f ae44 	bne.w	8009c36 <_svfprintf_r+0x8d6>
 8009fae:	e9dd 722d 	ldrd	r7, r2, [sp, #180]	; 0xb4
 8009fb2:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 8009fb6:	2310      	movs	r3, #16
 8009fb8:	e7e5      	b.n	8009f86 <_svfprintf_r+0xc26>
 8009fba:	990c      	ldr	r1, [sp, #48]	; 0x30
 8009fbc:	aa2c      	add	r2, sp, #176	; 0xb0
 8009fbe:	4650      	mov	r0, sl
 8009fc0:	f002 fe92 	bl	800cce8 <__ssprint_r>
 8009fc4:	2800      	cmp	r0, #0
 8009fc6:	f47f ae36 	bne.w	8009c36 <_svfprintf_r+0x8d6>
 8009fca:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 8009fcc:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 8009fd0:	f7ff bb38 	b.w	8009644 <_svfprintf_r+0x2e4>
 8009fd4:	f015 0310 	ands.w	r3, r5, #16
 8009fd8:	d160      	bne.n	800a09c <_svfprintf_r+0xd3c>
 8009fda:	f015 0240 	ands.w	r2, r5, #64	; 0x40
 8009fde:	f000 8373 	beq.w	800a6c8 <_svfprintf_r+0x1368>
 8009fe2:	980e      	ldr	r0, [sp, #56]	; 0x38
 8009fe4:	f850 2b04 	ldr.w	r2, [r0], #4
 8009fe8:	900e      	str	r0, [sp, #56]	; 0x38
 8009fea:	4619      	mov	r1, r3
 8009fec:	b292      	uxth	r2, r2
 8009fee:	2301      	movs	r3, #1
 8009ff0:	e45a      	b.n	80098a8 <_svfprintf_r+0x548>
 8009ff2:	f01b 0310 	ands.w	r3, fp, #16
 8009ff6:	d168      	bne.n	800a0ca <_svfprintf_r+0xd6a>
 8009ff8:	f01b 0240 	ands.w	r2, fp, #64	; 0x40
 8009ffc:	f000 8356 	beq.w	800a6ac <_svfprintf_r+0x134c>
 800a000:	980e      	ldr	r0, [sp, #56]	; 0x38
 800a002:	f850 2b04 	ldr.w	r2, [r0], #4
 800a006:	900e      	str	r0, [sp, #56]	; 0x38
 800a008:	4619      	mov	r1, r3
 800a00a:	b292      	uxth	r2, r2
 800a00c:	e4af      	b.n	800996e <_svfprintf_r+0x60e>
 800a00e:	4252      	negs	r2, r2
 800a010:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800a014:	465d      	mov	r5, fp
 800a016:	202d      	movs	r0, #45	; 0x2d
 800a018:	2301      	movs	r3, #1
 800a01a:	e446      	b.n	80098aa <_svfprintf_r+0x54a>
 800a01c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800a01e:	aa2c      	add	r2, sp, #176	; 0xb0
 800a020:	4650      	mov	r0, sl
 800a022:	f002 fe61 	bl	800cce8 <__ssprint_r>
 800a026:	2800      	cmp	r0, #0
 800a028:	f47f ae05 	bne.w	8009c36 <_svfprintf_r+0x8d6>
 800a02c:	e9dd 762d 	ldrd	r7, r6, [sp, #180]	; 0xb4
 800a030:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800a034:	e61b      	b.n	8009c6e <_svfprintf_r+0x90e>
 800a036:	990c      	ldr	r1, [sp, #48]	; 0x30
 800a038:	aa2c      	add	r2, sp, #176	; 0xb0
 800a03a:	4650      	mov	r0, sl
 800a03c:	f002 fe54 	bl	800cce8 <__ssprint_r>
 800a040:	2800      	cmp	r0, #0
 800a042:	f47f adf8 	bne.w	8009c36 <_svfprintf_r+0x8d6>
 800a046:	e9dd 762d 	ldrd	r7, r6, [sp, #180]	; 0xb4
 800a04a:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800a04e:	e61b      	b.n	8009c88 <_svfprintf_r+0x928>
 800a050:	f01b 0f01 	tst.w	fp, #1
 800a054:	f43f ab09 	beq.w	800966a <_svfprintf_r+0x30a>
 800a058:	e538      	b.n	8009acc <_svfprintf_r+0x76c>
 800a05a:	930e      	str	r3, [sp, #56]	; 0x38
 800a05c:	f898 3000 	ldrb.w	r3, [r8]
 800a060:	f7ff b9d7 	b.w	8009412 <_svfprintf_r+0xb2>
 800a064:	ac58      	add	r4, sp, #352	; 0x160
 800a066:	e4e5      	b.n	8009a34 <_svfprintf_r+0x6d4>
 800a068:	f41b 7f00 	tst.w	fp, #512	; 0x200
 800a06c:	f040 83bd 	bne.w	800a7ea <_svfprintf_r+0x148a>
 800a070:	f853 2b04 	ldr.w	r2, [r3], #4
 800a074:	930e      	str	r3, [sp, #56]	; 0x38
 800a076:	17d1      	asrs	r1, r2, #31
 800a078:	460b      	mov	r3, r1
 800a07a:	f7ff bbc4 	b.w	8009806 <_svfprintf_r+0x4a6>
 800a07e:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800a080:	2b00      	cmp	r3, #0
 800a082:	f43f aa4b 	beq.w	800951c <_svfprintf_r+0x1bc>
 800a086:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800a088:	781b      	ldrb	r3, [r3, #0]
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	f43f aa46 	beq.w	800951c <_svfprintf_r+0x1bc>
 800a090:	f898 3000 	ldrb.w	r3, [r8]
 800a094:	f44b 6b80 	orr.w	fp, fp, #1024	; 0x400
 800a098:	f7ff b9bb 	b.w	8009412 <_svfprintf_r+0xb2>
 800a09c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a09e:	f853 2b04 	ldr.w	r2, [r3], #4
 800a0a2:	930e      	str	r3, [sp, #56]	; 0x38
 800a0a4:	2301      	movs	r3, #1
 800a0a6:	f7ff bbff 	b.w	80098a8 <_svfprintf_r+0x548>
 800a0aa:	bf00      	nop
 800a0ac:	0800f674 	.word	0x0800f674
 800a0b0:	0800f684 	.word	0x0800f684
 800a0b4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a0b6:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a0b8:	f853 1b04 	ldr.w	r1, [r3], #4
 800a0bc:	930e      	str	r3, [sp, #56]	; 0x38
 800a0be:	17c2      	asrs	r2, r0, #31
 800a0c0:	e9c1 0200 	strd	r0, r2, [r1]
 800a0c4:	4644      	mov	r4, r8
 800a0c6:	f7ff b979 	b.w	80093bc <_svfprintf_r+0x5c>
 800a0ca:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a0cc:	f853 2b04 	ldr.w	r2, [r3], #4
 800a0d0:	930e      	str	r3, [sp, #56]	; 0x38
 800a0d2:	e44c      	b.n	800996e <_svfprintf_r+0x60e>
 800a0d4:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 800a0d8:	4602      	mov	r2, r0
 800a0da:	460b      	mov	r3, r1
 800a0dc:	f7f6 ff54 	bl	8000f88 <__aeabi_dcmpun>
 800a0e0:	2800      	cmp	r0, #0
 800a0e2:	f040 8675 	bne.w	800add0 <_svfprintf_r+0x1a70>
 800a0e6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a0e8:	2b61      	cmp	r3, #97	; 0x61
 800a0ea:	f000 855b 	beq.w	800aba4 <_svfprintf_r+0x1844>
 800a0ee:	2b41      	cmp	r3, #65	; 0x41
 800a0f0:	f000 85ac 	beq.w	800ac4c <_svfprintf_r+0x18ec>
 800a0f4:	9b08      	ldr	r3, [sp, #32]
 800a0f6:	3301      	adds	r3, #1
 800a0f8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a0fa:	f023 0320 	bic.w	r3, r3, #32
 800a0fe:	9307      	str	r3, [sp, #28]
 800a100:	f000 8463 	beq.w	800a9ca <_svfprintf_r+0x166a>
 800a104:	2b47      	cmp	r3, #71	; 0x47
 800a106:	d104      	bne.n	800a112 <_svfprintf_r+0xdb2>
 800a108:	9b08      	ldr	r3, [sp, #32]
 800a10a:	2b00      	cmp	r3, #0
 800a10c:	bf08      	it	eq
 800a10e:	2301      	moveq	r3, #1
 800a110:	9308      	str	r3, [sp, #32]
 800a112:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 800a116:	460a      	mov	r2, r1
 800a118:	2a00      	cmp	r2, #0
 800a11a:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
 800a11e:	f8cd b03c 	str.w	fp, [sp, #60]	; 0x3c
 800a122:	f2c0 85e1 	blt.w	800ace8 <_svfprintf_r+0x1988>
 800a126:	469b      	mov	fp, r3
 800a128:	2300      	movs	r3, #0
 800a12a:	4616      	mov	r6, r2
 800a12c:	931e      	str	r3, [sp, #120]	; 0x78
 800a12e:	4607      	mov	r7, r0
 800a130:	930d      	str	r3, [sp, #52]	; 0x34
 800a132:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a134:	3b41      	subs	r3, #65	; 0x41
 800a136:	2b25      	cmp	r3, #37	; 0x25
 800a138:	f200 8367 	bhi.w	800a80a <_svfprintf_r+0x14aa>
 800a13c:	e8df f013 	tbh	[pc, r3, lsl #1]
 800a140:	03650452 	.word	0x03650452
 800a144:	03650365 	.word	0x03650365
 800a148:	044e0449 	.word	0x044e0449
 800a14c:	03650365 	.word	0x03650365
 800a150:	03650365 	.word	0x03650365
 800a154:	03650365 	.word	0x03650365
 800a158:	03650365 	.word	0x03650365
 800a15c:	03650365 	.word	0x03650365
 800a160:	03650365 	.word	0x03650365
 800a164:	03650365 	.word	0x03650365
 800a168:	03650365 	.word	0x03650365
 800a16c:	03650365 	.word	0x03650365
 800a170:	03650365 	.word	0x03650365
 800a174:	03650365 	.word	0x03650365
 800a178:	03650365 	.word	0x03650365
 800a17c:	03650365 	.word	0x03650365
 800a180:	03650365 	.word	0x03650365
 800a184:	03650365 	.word	0x03650365
 800a188:	044e0449 	.word	0x044e0449
 800a18c:	9310      	str	r3, [sp, #64]	; 0x40
 800a18e:	465d      	mov	r5, fp
 800a190:	f7ff bbf4 	b.w	800997c <_svfprintf_r+0x61c>
 800a194:	9310      	str	r3, [sp, #64]	; 0x40
 800a196:	4bb7      	ldr	r3, [pc, #732]	; (800a474 <_svfprintf_r+0x1114>)
 800a198:	9318      	str	r3, [sp, #96]	; 0x60
 800a19a:	f01b 0120 	ands.w	r1, fp, #32
 800a19e:	f000 80fc 	beq.w	800a39a <_svfprintf_r+0x103a>
 800a1a2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a1a4:	3307      	adds	r3, #7
 800a1a6:	f023 0307 	bic.w	r3, r3, #7
 800a1aa:	6859      	ldr	r1, [r3, #4]
 800a1ac:	f853 2b08 	ldr.w	r2, [r3], #8
 800a1b0:	930e      	str	r3, [sp, #56]	; 0x38
 800a1b2:	f01b 0f01 	tst.w	fp, #1
 800a1b6:	d00a      	beq.n	800a1ce <_svfprintf_r+0xe6e>
 800a1b8:	ea52 0301 	orrs.w	r3, r2, r1
 800a1bc:	d007      	beq.n	800a1ce <_svfprintf_r+0xe6e>
 800a1be:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a1c0:	f88d 3089 	strb.w	r3, [sp, #137]	; 0x89
 800a1c4:	2330      	movs	r3, #48	; 0x30
 800a1c6:	f04b 0b02 	orr.w	fp, fp, #2
 800a1ca:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 800a1ce:	f42b 6580 	bic.w	r5, fp, #1024	; 0x400
 800a1d2:	2302      	movs	r3, #2
 800a1d4:	f7ff bb68 	b.w	80098a8 <_svfprintf_r+0x548>
 800a1d8:	9310      	str	r3, [sp, #64]	; 0x40
 800a1da:	f7ff bbbc 	b.w	8009956 <_svfprintf_r+0x5f6>
 800a1de:	9310      	str	r3, [sp, #64]	; 0x40
 800a1e0:	4ba5      	ldr	r3, [pc, #660]	; (800a478 <_svfprintf_r+0x1118>)
 800a1e2:	9318      	str	r3, [sp, #96]	; 0x60
 800a1e4:	e7d9      	b.n	800a19a <_svfprintf_r+0xe3a>
 800a1e6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a1e8:	2101      	movs	r1, #1
 800a1ea:	f853 2b04 	ldr.w	r2, [r3], #4
 800a1ee:	9107      	str	r1, [sp, #28]
 800a1f0:	f88d 20fc 	strb.w	r2, [sp, #252]	; 0xfc
 800a1f4:	930e      	str	r3, [sp, #56]	; 0x38
 800a1f6:	910a      	str	r1, [sp, #40]	; 0x28
 800a1f8:	ac3f      	add	r4, sp, #252	; 0xfc
 800a1fa:	f7ff babb 	b.w	8009774 <_svfprintf_r+0x414>
 800a1fe:	990c      	ldr	r1, [sp, #48]	; 0x30
 800a200:	aa2c      	add	r2, sp, #176	; 0xb0
 800a202:	4650      	mov	r0, sl
 800a204:	f002 fd70 	bl	800cce8 <__ssprint_r>
 800a208:	2800      	cmp	r0, #0
 800a20a:	f47f ad14 	bne.w	8009c36 <_svfprintf_r+0x8d6>
 800a20e:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800a210:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800a214:	e468      	b.n	8009ae8 <_svfprintf_r+0x788>
 800a216:	2140      	movs	r1, #64	; 0x40
 800a218:	4650      	mov	r0, sl
 800a21a:	f7fe fde5 	bl	8008de8 <_malloc_r>
 800a21e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a220:	6018      	str	r0, [r3, #0]
 800a222:	6118      	str	r0, [r3, #16]
 800a224:	2800      	cmp	r0, #0
 800a226:	f000 8660 	beq.w	800aeea <_svfprintf_r+0x1b8a>
 800a22a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a22c:	2340      	movs	r3, #64	; 0x40
 800a22e:	6153      	str	r3, [r2, #20]
 800a230:	f7ff b8b2 	b.w	8009398 <_svfprintf_r+0x38>
 800a234:	9b08      	ldr	r3, [sp, #32]
 800a236:	940d      	str	r4, [sp, #52]	; 0x34
 800a238:	2b06      	cmp	r3, #6
 800a23a:	4621      	mov	r1, r4
 800a23c:	bf28      	it	cs
 800a23e:	2306      	movcs	r3, #6
 800a240:	9408      	str	r4, [sp, #32]
 800a242:	4622      	mov	r2, r4
 800a244:	9307      	str	r3, [sp, #28]
 800a246:	4c8d      	ldr	r4, [pc, #564]	; (800a47c <_svfprintf_r+0x111c>)
 800a248:	970e      	str	r7, [sp, #56]	; 0x38
 800a24a:	930a      	str	r3, [sp, #40]	; 0x28
 800a24c:	9112      	str	r1, [sp, #72]	; 0x48
 800a24e:	9116      	str	r1, [sp, #88]	; 0x58
 800a250:	9111      	str	r1, [sp, #68]	; 0x44
 800a252:	f7ff ba69 	b.w	8009728 <_svfprintf_r+0x3c8>
 800a256:	2f10      	cmp	r7, #16
 800a258:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800a25a:	4d89      	ldr	r5, [pc, #548]	; (800a480 <_svfprintf_r+0x1120>)
 800a25c:	f340 8245 	ble.w	800a6ea <_svfprintf_r+0x138a>
 800a260:	4632      	mov	r2, r6
 800a262:	4626      	mov	r6, r4
 800a264:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800a266:	e005      	b.n	800a274 <_svfprintf_r+0xf14>
 800a268:	f109 0908 	add.w	r9, r9, #8
 800a26c:	3f10      	subs	r7, #16
 800a26e:	2f10      	cmp	r7, #16
 800a270:	f340 8239 	ble.w	800a6e6 <_svfprintf_r+0x1386>
 800a274:	3301      	adds	r3, #1
 800a276:	3210      	adds	r2, #16
 800a278:	2110      	movs	r1, #16
 800a27a:	2b07      	cmp	r3, #7
 800a27c:	e9cd 322d 	strd	r3, r2, [sp, #180]	; 0xb4
 800a280:	f8c9 5000 	str.w	r5, [r9]
 800a284:	f8c9 1004 	str.w	r1, [r9, #4]
 800a288:	ddee      	ble.n	800a268 <_svfprintf_r+0xf08>
 800a28a:	aa2c      	add	r2, sp, #176	; 0xb0
 800a28c:	4621      	mov	r1, r4
 800a28e:	4650      	mov	r0, sl
 800a290:	f002 fd2a 	bl	800cce8 <__ssprint_r>
 800a294:	2800      	cmp	r0, #0
 800a296:	f47f acce 	bne.w	8009c36 <_svfprintf_r+0x8d6>
 800a29a:	e9dd 322d 	ldrd	r3, r2, [sp, #180]	; 0xb4
 800a29e:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800a2a2:	e7e3      	b.n	800a26c <_svfprintf_r+0xf0c>
 800a2a4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a2a6:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800a2a8:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
 800a2ac:	464a      	mov	r2, r9
 800a2ae:	f8dd 9058 	ldr.w	r9, [sp, #88]	; 0x58
 800a2b2:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 800a2b6:	18e3      	adds	r3, r4, r3
 800a2b8:	9308      	str	r3, [sp, #32]
 800a2ba:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 800a2bc:	f8dd b074 	ldr.w	fp, [sp, #116]	; 0x74
 800a2c0:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 800a2c4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a2c6:	9410      	str	r4, [sp, #64]	; 0x40
 800a2c8:	4631      	mov	r1, r6
 800a2ca:	f1b9 0f00 	cmp.w	r9, #0
 800a2ce:	d02e      	beq.n	800a32e <_svfprintf_r+0xfce>
 800a2d0:	bb83      	cbnz	r3, 800a334 <_svfprintf_r+0xfd4>
 800a2d2:	3f01      	subs	r7, #1
 800a2d4:	f109 39ff 	add.w	r9, r9, #4294967295
 800a2d8:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800a2da:	e9c2 3b00 	strd	r3, fp, [r2]
 800a2de:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800a2e0:	3301      	adds	r3, #1
 800a2e2:	4459      	add	r1, fp
 800a2e4:	2b07      	cmp	r3, #7
 800a2e6:	912e      	str	r1, [sp, #184]	; 0xb8
 800a2e8:	932d      	str	r3, [sp, #180]	; 0xb4
 800a2ea:	dc5f      	bgt.n	800a3ac <_svfprintf_r+0x104c>
 800a2ec:	3208      	adds	r2, #8
 800a2ee:	9b08      	ldr	r3, [sp, #32]
 800a2f0:	7838      	ldrb	r0, [r7, #0]
 800a2f2:	1b5b      	subs	r3, r3, r5
 800a2f4:	4283      	cmp	r3, r0
 800a2f6:	bfa8      	it	ge
 800a2f8:	4603      	movge	r3, r0
 800a2fa:	2b00      	cmp	r3, #0
 800a2fc:	461e      	mov	r6, r3
 800a2fe:	dd0b      	ble.n	800a318 <_svfprintf_r+0xfb8>
 800a300:	982d      	ldr	r0, [sp, #180]	; 0xb4
 800a302:	3001      	adds	r0, #1
 800a304:	4419      	add	r1, r3
 800a306:	2807      	cmp	r0, #7
 800a308:	e9c2 5300 	strd	r5, r3, [r2]
 800a30c:	912e      	str	r1, [sp, #184]	; 0xb8
 800a30e:	902d      	str	r0, [sp, #180]	; 0xb4
 800a310:	f300 8156 	bgt.w	800a5c0 <_svfprintf_r+0x1260>
 800a314:	7838      	ldrb	r0, [r7, #0]
 800a316:	3208      	adds	r2, #8
 800a318:	2e00      	cmp	r6, #0
 800a31a:	bfac      	ite	ge
 800a31c:	1b84      	subge	r4, r0, r6
 800a31e:	4604      	movlt	r4, r0
 800a320:	2c00      	cmp	r4, #0
 800a322:	dc0b      	bgt.n	800a33c <_svfprintf_r+0xfdc>
 800a324:	4405      	add	r5, r0
 800a326:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a328:	f1b9 0f00 	cmp.w	r9, #0
 800a32c:	d1d0      	bne.n	800a2d0 <_svfprintf_r+0xf70>
 800a32e:	2b00      	cmp	r3, #0
 800a330:	f000 83d4 	beq.w	800aadc <_svfprintf_r+0x177c>
 800a334:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a336:	3b01      	subs	r3, #1
 800a338:	9312      	str	r3, [sp, #72]	; 0x48
 800a33a:	e7cd      	b.n	800a2d8 <_svfprintf_r+0xf78>
 800a33c:	2c10      	cmp	r4, #16
 800a33e:	982d      	ldr	r0, [sp, #180]	; 0xb4
 800a340:	dd1d      	ble.n	800a37e <_svfprintf_r+0x101e>
 800a342:	2610      	movs	r6, #16
 800a344:	e004      	b.n	800a350 <_svfprintf_r+0xff0>
 800a346:	3c10      	subs	r4, #16
 800a348:	2c10      	cmp	r4, #16
 800a34a:	f102 0208 	add.w	r2, r2, #8
 800a34e:	dd16      	ble.n	800a37e <_svfprintf_r+0x101e>
 800a350:	3001      	adds	r0, #1
 800a352:	4b4b      	ldr	r3, [pc, #300]	; (800a480 <_svfprintf_r+0x1120>)
 800a354:	3110      	adds	r1, #16
 800a356:	2807      	cmp	r0, #7
 800a358:	e9c2 3600 	strd	r3, r6, [r2]
 800a35c:	e9cd 012d 	strd	r0, r1, [sp, #180]	; 0xb4
 800a360:	ddf1      	ble.n	800a346 <_svfprintf_r+0xfe6>
 800a362:	aa2c      	add	r2, sp, #176	; 0xb0
 800a364:	4641      	mov	r1, r8
 800a366:	4650      	mov	r0, sl
 800a368:	f002 fcbe 	bl	800cce8 <__ssprint_r>
 800a36c:	2800      	cmp	r0, #0
 800a36e:	f47f ac62 	bne.w	8009c36 <_svfprintf_r+0x8d6>
 800a372:	3c10      	subs	r4, #16
 800a374:	2c10      	cmp	r4, #16
 800a376:	e9dd 012d 	ldrd	r0, r1, [sp, #180]	; 0xb4
 800a37a:	aa2f      	add	r2, sp, #188	; 0xbc
 800a37c:	dce8      	bgt.n	800a350 <_svfprintf_r+0xff0>
 800a37e:	3001      	adds	r0, #1
 800a380:	4b3f      	ldr	r3, [pc, #252]	; (800a480 <_svfprintf_r+0x1120>)
 800a382:	6054      	str	r4, [r2, #4]
 800a384:	4421      	add	r1, r4
 800a386:	2807      	cmp	r0, #7
 800a388:	e9cd 012d 	strd	r0, r1, [sp, #180]	; 0xb4
 800a38c:	6013      	str	r3, [r2, #0]
 800a38e:	f300 83fb 	bgt.w	800ab88 <_svfprintf_r+0x1828>
 800a392:	7838      	ldrb	r0, [r7, #0]
 800a394:	3208      	adds	r2, #8
 800a396:	4405      	add	r5, r0
 800a398:	e7c5      	b.n	800a326 <_svfprintf_r+0xfc6>
 800a39a:	f01b 0310 	ands.w	r3, fp, #16
 800a39e:	f000 80bc 	beq.w	800a51a <_svfprintf_r+0x11ba>
 800a3a2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a3a4:	f853 2b04 	ldr.w	r2, [r3], #4
 800a3a8:	930e      	str	r3, [sp, #56]	; 0x38
 800a3aa:	e702      	b.n	800a1b2 <_svfprintf_r+0xe52>
 800a3ac:	aa2c      	add	r2, sp, #176	; 0xb0
 800a3ae:	4641      	mov	r1, r8
 800a3b0:	4650      	mov	r0, sl
 800a3b2:	f002 fc99 	bl	800cce8 <__ssprint_r>
 800a3b6:	2800      	cmp	r0, #0
 800a3b8:	f47f ac3d 	bne.w	8009c36 <_svfprintf_r+0x8d6>
 800a3bc:	992e      	ldr	r1, [sp, #184]	; 0xb8
 800a3be:	aa2f      	add	r2, sp, #188	; 0xbc
 800a3c0:	e795      	b.n	800a2ee <_svfprintf_r+0xf8e>
 800a3c2:	f8cd 9034 	str.w	r9, [sp, #52]	; 0x34
 800a3c6:	4b2f      	ldr	r3, [pc, #188]	; (800a484 <_svfprintf_r+0x1124>)
 800a3c8:	f8dd 9068 	ldr.w	r9, [sp, #104]	; 0x68
 800a3cc:	f8cd 801c 	str.w	r8, [sp, #28]
 800a3d0:	f405 6780 	and.w	r7, r5, #1024	; 0x400
 800a3d4:	f04f 0c00 	mov.w	ip, #0
 800a3d8:	ac58      	add	r4, sp, #352	; 0x160
 800a3da:	f04f 3bcc 	mov.w	fp, #3435973836	; 0xcccccccc
 800a3de:	950a      	str	r5, [sp, #40]	; 0x28
 800a3e0:	e005      	b.n	800a3ee <_svfprintf_r+0x108e>
 800a3e2:	2a0a      	cmp	r2, #10
 800a3e4:	f171 0100 	sbcs.w	r1, r1, #0
 800a3e8:	d334      	bcc.n	800a454 <_svfprintf_r+0x10f4>
 800a3ea:	4642      	mov	r2, r8
 800a3ec:	4631      	mov	r1, r6
 800a3ee:	1850      	adds	r0, r2, r1
 800a3f0:	f140 0000 	adc.w	r0, r0, #0
 800a3f4:	fba3 5600 	umull	r5, r6, r3, r0
 800a3f8:	f026 0503 	bic.w	r5, r6, #3
 800a3fc:	eb05 0596 	add.w	r5, r5, r6, lsr #2
 800a400:	1b40      	subs	r0, r0, r5
 800a402:	1a15      	subs	r5, r2, r0
 800a404:	f161 0e00 	sbc.w	lr, r1, #0
 800a408:	fb0b f605 	mul.w	r6, fp, r5
 800a40c:	fb03 660e 	mla	r6, r3, lr, r6
 800a410:	fba5 8503 	umull	r8, r5, r5, r3
 800a414:	442e      	add	r6, r5
 800a416:	f008 0e01 	and.w	lr, r8, #1
 800a41a:	2505      	movs	r5, #5
 800a41c:	fbae 5e05 	umull	r5, lr, lr, r5
 800a420:	182d      	adds	r5, r5, r0
 800a422:	ea4f 0858 	mov.w	r8, r8, lsr #1
 800a426:	3530      	adds	r5, #48	; 0x30
 800a428:	f804 5c01 	strb.w	r5, [r4, #-1]
 800a42c:	ea48 78c6 	orr.w	r8, r8, r6, lsl #31
 800a430:	f10c 0c01 	add.w	ip, ip, #1
 800a434:	3c01      	subs	r4, #1
 800a436:	0876      	lsrs	r6, r6, #1
 800a438:	2f00      	cmp	r7, #0
 800a43a:	d0d2      	beq.n	800a3e2 <_svfprintf_r+0x1082>
 800a43c:	f899 0000 	ldrb.w	r0, [r9]
 800a440:	4584      	cmp	ip, r0
 800a442:	d1ce      	bne.n	800a3e2 <_svfprintf_r+0x1082>
 800a444:	f1bc 0fff 	cmp.w	ip, #255	; 0xff
 800a448:	d0cb      	beq.n	800a3e2 <_svfprintf_r+0x1082>
 800a44a:	2a0a      	cmp	r2, #10
 800a44c:	f171 0100 	sbcs.w	r1, r1, #0
 800a450:	f080 8198 	bcs.w	800a784 <_svfprintf_r+0x1424>
 800a454:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800a456:	f8cd 9068 	str.w	r9, [sp, #104]	; 0x68
 800a45a:	ab58      	add	r3, sp, #352	; 0x160
 800a45c:	1b1b      	subs	r3, r3, r4
 800a45e:	f8dd 801c 	ldr.w	r8, [sp, #28]
 800a462:	f8dd 9034 	ldr.w	r9, [sp, #52]	; 0x34
 800a466:	f8cd c04c 	str.w	ip, [sp, #76]	; 0x4c
 800a46a:	46ab      	mov	fp, r5
 800a46c:	930a      	str	r3, [sp, #40]	; 0x28
 800a46e:	f7ff bae1 	b.w	8009a34 <_svfprintf_r+0x6d4>
 800a472:	bf00      	nop
 800a474:	0800f640 	.word	0x0800f640
 800a478:	0800f654 	.word	0x0800f654
 800a47c:	0800f668 	.word	0x0800f668
 800a480:	0800f684 	.word	0x0800f684
 800a484:	cccccccd 	.word	0xcccccccd
 800a488:	2301      	movs	r3, #1
 800a48a:	f8c9 3004 	str.w	r3, [r9, #4]
 800a48e:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800a490:	4aba      	ldr	r2, [pc, #744]	; (800a77c <_svfprintf_r+0x141c>)
 800a492:	f8c9 2000 	str.w	r2, [r9]
 800a496:	3301      	adds	r3, #1
 800a498:	3601      	adds	r6, #1
 800a49a:	2b07      	cmp	r3, #7
 800a49c:	962e      	str	r6, [sp, #184]	; 0xb8
 800a49e:	932d      	str	r3, [sp, #180]	; 0xb4
 800a4a0:	f300 818c 	bgt.w	800a7bc <_svfprintf_r+0x145c>
 800a4a4:	f109 0908 	add.w	r9, r9, #8
 800a4a8:	2900      	cmp	r1, #0
 800a4aa:	f040 80be 	bne.w	800a62a <_svfprintf_r+0x12ca>
 800a4ae:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a4b0:	f00b 0301 	and.w	r3, fp, #1
 800a4b4:	4313      	orrs	r3, r2
 800a4b6:	f43f a8d8 	beq.w	800966a <_svfprintf_r+0x30a>
 800a4ba:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a4bc:	9919      	ldr	r1, [sp, #100]	; 0x64
 800a4be:	199a      	adds	r2, r3, r6
 800a4c0:	e9c9 1300 	strd	r1, r3, [r9]
 800a4c4:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800a4c6:	922e      	str	r2, [sp, #184]	; 0xb8
 800a4c8:	3301      	adds	r3, #1
 800a4ca:	2b07      	cmp	r3, #7
 800a4cc:	932d      	str	r3, [sp, #180]	; 0xb4
 800a4ce:	f300 826e 	bgt.w	800a9ae <_svfprintf_r+0x164e>
 800a4d2:	f109 0908 	add.w	r9, r9, #8
 800a4d6:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800a4d8:	f8c9 4000 	str.w	r4, [r9]
 800a4dc:	3301      	adds	r3, #1
 800a4de:	188e      	adds	r6, r1, r2
 800a4e0:	2b07      	cmp	r3, #7
 800a4e2:	e9cd 362d 	strd	r3, r6, [sp, #180]	; 0xb4
 800a4e6:	f8c9 1004 	str.w	r1, [r9, #4]
 800a4ea:	f77f a8bc 	ble.w	8009666 <_svfprintf_r+0x306>
 800a4ee:	f7ff bbf1 	b.w	8009cd4 <_svfprintf_r+0x974>
 800a4f2:	990c      	ldr	r1, [sp, #48]	; 0x30
 800a4f4:	931e      	str	r3, [sp, #120]	; 0x78
 800a4f6:	aa2c      	add	r2, sp, #176	; 0xb0
 800a4f8:	4650      	mov	r0, sl
 800a4fa:	f002 fbf5 	bl	800cce8 <__ssprint_r>
 800a4fe:	2800      	cmp	r0, #0
 800a500:	f47f ab99 	bne.w	8009c36 <_svfprintf_r+0x8d6>
 800a504:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
 800a508:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800a50a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800a50c:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800a510:	f7ff b86a 	b.w	80095e8 <_svfprintf_r+0x288>
 800a514:	46c2      	mov	sl, r8
 800a516:	f7ff bb8e 	b.w	8009c36 <_svfprintf_r+0x8d6>
 800a51a:	f01b 0240 	ands.w	r2, fp, #64	; 0x40
 800a51e:	f000 80b8 	beq.w	800a692 <_svfprintf_r+0x1332>
 800a522:	980e      	ldr	r0, [sp, #56]	; 0x38
 800a524:	f850 2b04 	ldr.w	r2, [r0], #4
 800a528:	900e      	str	r0, [sp, #56]	; 0x38
 800a52a:	4619      	mov	r1, r3
 800a52c:	b292      	uxth	r2, r2
 800a52e:	e640      	b.n	800a1b2 <_svfprintf_r+0xe52>
 800a530:	990c      	ldr	r1, [sp, #48]	; 0x30
 800a532:	aa2c      	add	r2, sp, #176	; 0xb0
 800a534:	4650      	mov	r0, sl
 800a536:	f002 fbd7 	bl	800cce8 <__ssprint_r>
 800a53a:	2800      	cmp	r0, #0
 800a53c:	f47f ab7b 	bne.w	8009c36 <_svfprintf_r+0x8d6>
 800a540:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800a542:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800a546:	f7ff babc 	b.w	8009ac2 <_svfprintf_r+0x762>
 800a54a:	ae2a      	add	r6, sp, #168	; 0xa8
 800a54c:	2208      	movs	r2, #8
 800a54e:	2100      	movs	r1, #0
 800a550:	4630      	mov	r0, r6
 800a552:	9425      	str	r4, [sp, #148]	; 0x94
 800a554:	f7fe fbb0 	bl	8008cb8 <memset>
 800a558:	9b08      	ldr	r3, [sp, #32]
 800a55a:	1c5a      	adds	r2, r3, #1
 800a55c:	f000 80d4 	beq.w	800a708 <_svfprintf_r+0x13a8>
 800a560:	2500      	movs	r5, #0
 800a562:	f8cd 801c 	str.w	r8, [sp, #28]
 800a566:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
 800a56a:	46a8      	mov	r8, r5
 800a56c:	469b      	mov	fp, r3
 800a56e:	e00c      	b.n	800a58a <_svfprintf_r+0x122a>
 800a570:	a93f      	add	r1, sp, #252	; 0xfc
 800a572:	4650      	mov	r0, sl
 800a574:	f002 fb84 	bl	800cc80 <_wcrtomb_r>
 800a578:	1c43      	adds	r3, r0, #1
 800a57a:	4440      	add	r0, r8
 800a57c:	f000 83b8 	beq.w	800acf0 <_svfprintf_r+0x1990>
 800a580:	4558      	cmp	r0, fp
 800a582:	dc08      	bgt.n	800a596 <_svfprintf_r+0x1236>
 800a584:	f000 8435 	beq.w	800adf2 <_svfprintf_r+0x1a92>
 800a588:	4680      	mov	r8, r0
 800a58a:	9a25      	ldr	r2, [sp, #148]	; 0x94
 800a58c:	5952      	ldr	r2, [r2, r5]
 800a58e:	4633      	mov	r3, r6
 800a590:	3504      	adds	r5, #4
 800a592:	2a00      	cmp	r2, #0
 800a594:	d1ec      	bne.n	800a570 <_svfprintf_r+0x1210>
 800a596:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 800a59a:	f8dd b034 	ldr.w	fp, [sp, #52]	; 0x34
 800a59e:	f8dd 801c 	ldr.w	r8, [sp, #28]
 800a5a2:	e0be      	b.n	800a722 <_svfprintf_r+0x13c2>
 800a5a4:	4616      	mov	r6, r2
 800a5a6:	3301      	adds	r3, #1
 800a5a8:	4426      	add	r6, r4
 800a5aa:	2b07      	cmp	r3, #7
 800a5ac:	f8c9 5000 	str.w	r5, [r9]
 800a5b0:	f8c9 4004 	str.w	r4, [r9, #4]
 800a5b4:	e9cd 362d 	strd	r3, r6, [sp, #180]	; 0xb4
 800a5b8:	f77f a855 	ble.w	8009666 <_svfprintf_r+0x306>
 800a5bc:	f7ff bb8a 	b.w	8009cd4 <_svfprintf_r+0x974>
 800a5c0:	aa2c      	add	r2, sp, #176	; 0xb0
 800a5c2:	4641      	mov	r1, r8
 800a5c4:	4650      	mov	r0, sl
 800a5c6:	f002 fb8f 	bl	800cce8 <__ssprint_r>
 800a5ca:	2800      	cmp	r0, #0
 800a5cc:	f47f ab33 	bne.w	8009c36 <_svfprintf_r+0x8d6>
 800a5d0:	7838      	ldrb	r0, [r7, #0]
 800a5d2:	992e      	ldr	r1, [sp, #184]	; 0xb8
 800a5d4:	aa2f      	add	r2, sp, #188	; 0xbc
 800a5d6:	e69f      	b.n	800a318 <_svfprintf_r+0xfb8>
 800a5d8:	990c      	ldr	r1, [sp, #48]	; 0x30
 800a5da:	aa2c      	add	r2, sp, #176	; 0xb0
 800a5dc:	4650      	mov	r0, sl
 800a5de:	f002 fb83 	bl	800cce8 <__ssprint_r>
 800a5e2:	2800      	cmp	r0, #0
 800a5e4:	f47f ab27 	bne.w	8009c36 <_svfprintf_r+0x8d6>
 800a5e8:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800a5ea:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800a5ee:	f7ff b823 	b.w	8009638 <_svfprintf_r+0x2d8>
 800a5f2:	2b01      	cmp	r3, #1
 800a5f4:	465d      	mov	r5, fp
 800a5f6:	f47f aa09 	bne.w	8009a0c <_svfprintf_r+0x6ac>
 800a5fa:	f7ff bbb9 	b.w	8009d70 <_svfprintf_r+0xa10>
 800a5fe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a600:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a602:	f853 2b04 	ldr.w	r2, [r3], #4
 800a606:	4644      	mov	r4, r8
 800a608:	6011      	str	r1, [r2, #0]
 800a60a:	930e      	str	r3, [sp, #56]	; 0x38
 800a60c:	f7fe bed6 	b.w	80093bc <_svfprintf_r+0x5c>
 800a610:	4616      	mov	r6, r2
 800a612:	3701      	adds	r7, #1
 800a614:	4426      	add	r6, r4
 800a616:	2f07      	cmp	r7, #7
 800a618:	e9cd 762d 	strd	r7, r6, [sp, #180]	; 0xb4
 800a61c:	f8c9 5000 	str.w	r5, [r9]
 800a620:	f8c9 4004 	str.w	r4, [r9, #4]
 800a624:	f77f ab47 	ble.w	8009cb6 <_svfprintf_r+0x956>
 800a628:	e491      	b.n	8009f4e <_svfprintf_r+0xbee>
 800a62a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a62c:	9819      	ldr	r0, [sp, #100]	; 0x64
 800a62e:	199a      	adds	r2, r3, r6
 800a630:	e9c9 0300 	strd	r0, r3, [r9]
 800a634:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800a636:	922e      	str	r2, [sp, #184]	; 0xb8
 800a638:	3301      	adds	r3, #1
 800a63a:	2b07      	cmp	r3, #7
 800a63c:	932d      	str	r3, [sp, #180]	; 0xb4
 800a63e:	f300 81b6 	bgt.w	800a9ae <_svfprintf_r+0x164e>
 800a642:	f109 0908 	add.w	r9, r9, #8
 800a646:	2900      	cmp	r1, #0
 800a648:	f6bf af45 	bge.w	800a4d6 <_svfprintf_r+0x1176>
 800a64c:	424f      	negs	r7, r1
 800a64e:	3110      	adds	r1, #16
 800a650:	4d4b      	ldr	r5, [pc, #300]	; (800a780 <_svfprintf_r+0x1420>)
 800a652:	f280 8388 	bge.w	800ad66 <_svfprintf_r+0x1a06>
 800a656:	4649      	mov	r1, r9
 800a658:	2610      	movs	r6, #16
 800a65a:	46a1      	mov	r9, r4
 800a65c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800a65e:	e004      	b.n	800a66a <_svfprintf_r+0x130a>
 800a660:	3108      	adds	r1, #8
 800a662:	3f10      	subs	r7, #16
 800a664:	2f10      	cmp	r7, #16
 800a666:	f340 837c 	ble.w	800ad62 <_svfprintf_r+0x1a02>
 800a66a:	3301      	adds	r3, #1
 800a66c:	3210      	adds	r2, #16
 800a66e:	2b07      	cmp	r3, #7
 800a670:	e9c1 5600 	strd	r5, r6, [r1]
 800a674:	e9cd 322d 	strd	r3, r2, [sp, #180]	; 0xb4
 800a678:	ddf2      	ble.n	800a660 <_svfprintf_r+0x1300>
 800a67a:	aa2c      	add	r2, sp, #176	; 0xb0
 800a67c:	4621      	mov	r1, r4
 800a67e:	4650      	mov	r0, sl
 800a680:	f002 fb32 	bl	800cce8 <__ssprint_r>
 800a684:	2800      	cmp	r0, #0
 800a686:	f47f aad6 	bne.w	8009c36 <_svfprintf_r+0x8d6>
 800a68a:	e9dd 322d 	ldrd	r3, r2, [sp, #180]	; 0xb4
 800a68e:	a92f      	add	r1, sp, #188	; 0xbc
 800a690:	e7e7      	b.n	800a662 <_svfprintf_r+0x1302>
 800a692:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a694:	f41b 7100 	ands.w	r1, fp, #512	; 0x200
 800a698:	bf1a      	itte	ne
 800a69a:	4611      	movne	r1, r2
 800a69c:	f853 2b04 	ldrne.w	r2, [r3], #4
 800a6a0:	f853 2b04 	ldreq.w	r2, [r3], #4
 800a6a4:	930e      	str	r3, [sp, #56]	; 0x38
 800a6a6:	bf18      	it	ne
 800a6a8:	b2d2      	uxtbne	r2, r2
 800a6aa:	e582      	b.n	800a1b2 <_svfprintf_r+0xe52>
 800a6ac:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a6ae:	f41b 7100 	ands.w	r1, fp, #512	; 0x200
 800a6b2:	bf1a      	itte	ne
 800a6b4:	4611      	movne	r1, r2
 800a6b6:	f853 2b04 	ldrne.w	r2, [r3], #4
 800a6ba:	f853 2b04 	ldreq.w	r2, [r3], #4
 800a6be:	930e      	str	r3, [sp, #56]	; 0x38
 800a6c0:	bf18      	it	ne
 800a6c2:	b2d2      	uxtbne	r2, r2
 800a6c4:	f7ff b953 	b.w	800996e <_svfprintf_r+0x60e>
 800a6c8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a6ca:	f415 7100 	ands.w	r1, r5, #512	; 0x200
 800a6ce:	bf1a      	itte	ne
 800a6d0:	4611      	movne	r1, r2
 800a6d2:	f853 2b04 	ldrne.w	r2, [r3], #4
 800a6d6:	f853 2b04 	ldreq.w	r2, [r3], #4
 800a6da:	930e      	str	r3, [sp, #56]	; 0x38
 800a6dc:	bf18      	it	ne
 800a6de:	b2d2      	uxtbne	r2, r2
 800a6e0:	2301      	movs	r3, #1
 800a6e2:	f7ff b8e1 	b.w	80098a8 <_svfprintf_r+0x548>
 800a6e6:	4634      	mov	r4, r6
 800a6e8:	4616      	mov	r6, r2
 800a6ea:	3301      	adds	r3, #1
 800a6ec:	443e      	add	r6, r7
 800a6ee:	2b07      	cmp	r3, #7
 800a6f0:	e9cd 362d 	strd	r3, r6, [sp, #180]	; 0xb4
 800a6f4:	f8c9 5000 	str.w	r5, [r9]
 800a6f8:	f8c9 7004 	str.w	r7, [r9, #4]
 800a6fc:	f300 814a 	bgt.w	800a994 <_svfprintf_r+0x1634>
 800a700:	f109 0908 	add.w	r9, r9, #8
 800a704:	f7ff bbb3 	b.w	8009e6e <_svfprintf_r+0xb0e>
 800a708:	2300      	movs	r3, #0
 800a70a:	4619      	mov	r1, r3
 800a70c:	9600      	str	r6, [sp, #0]
 800a70e:	aa25      	add	r2, sp, #148	; 0x94
 800a710:	4650      	mov	r0, sl
 800a712:	f002 fadb 	bl	800cccc <_wcsrtombs_r>
 800a716:	4603      	mov	r3, r0
 800a718:	3301      	adds	r3, #1
 800a71a:	900a      	str	r0, [sp, #40]	; 0x28
 800a71c:	f000 82e8 	beq.w	800acf0 <_svfprintf_r+0x1990>
 800a720:	9425      	str	r4, [sp, #148]	; 0x94
 800a722:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a724:	2b00      	cmp	r3, #0
 800a726:	d03d      	beq.n	800a7a4 <_svfprintf_r+0x1444>
 800a728:	2b63      	cmp	r3, #99	; 0x63
 800a72a:	f300 8129 	bgt.w	800a980 <_svfprintf_r+0x1620>
 800a72e:	2300      	movs	r3, #0
 800a730:	930d      	str	r3, [sp, #52]	; 0x34
 800a732:	ac3f      	add	r4, sp, #252	; 0xfc
 800a734:	2208      	movs	r2, #8
 800a736:	2100      	movs	r1, #0
 800a738:	4630      	mov	r0, r6
 800a73a:	f7fe fabd 	bl	8008cb8 <memset>
 800a73e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800a740:	9600      	str	r6, [sp, #0]
 800a742:	462b      	mov	r3, r5
 800a744:	aa25      	add	r2, sp, #148	; 0x94
 800a746:	4621      	mov	r1, r4
 800a748:	4650      	mov	r0, sl
 800a74a:	f002 fabf 	bl	800cccc <_wcsrtombs_r>
 800a74e:	4285      	cmp	r5, r0
 800a750:	f040 83c4 	bne.w	800aedc <_svfprintf_r+0x1b7c>
 800a754:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a756:	970e      	str	r7, [sp, #56]	; 0x38
 800a758:	2300      	movs	r3, #0
 800a75a:	5463      	strb	r3, [r4, r1]
 800a75c:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
 800a760:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
 800a764:	9308      	str	r3, [sp, #32]
 800a766:	9107      	str	r1, [sp, #28]
 800a768:	9312      	str	r3, [sp, #72]	; 0x48
 800a76a:	9316      	str	r3, [sp, #88]	; 0x58
 800a76c:	9311      	str	r3, [sp, #68]	; 0x44
 800a76e:	f7fe bfdb 	b.w	8009728 <_svfprintf_r+0x3c8>
 800a772:	222d      	movs	r2, #45	; 0x2d
 800a774:	f88d 2087 	strb.w	r2, [sp, #135]	; 0x87
 800a778:	f7fe bfc5 	b.w	8009706 <_svfprintf_r+0x3a6>
 800a77c:	0800f670 	.word	0x0800f670
 800a780:	0800f684 	.word	0x0800f684
 800a784:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a786:	991c      	ldr	r1, [sp, #112]	; 0x70
 800a788:	1ae4      	subs	r4, r4, r3
 800a78a:	461a      	mov	r2, r3
 800a78c:	4620      	mov	r0, r4
 800a78e:	f000 fce3 	bl	800b158 <strncpy>
 800a792:	f899 2001 	ldrb.w	r2, [r9, #1]
 800a796:	4ba5      	ldr	r3, [pc, #660]	; (800aa2c <_svfprintf_r+0x16cc>)
 800a798:	b10a      	cbz	r2, 800a79e <_svfprintf_r+0x143e>
 800a79a:	f109 0901 	add.w	r9, r9, #1
 800a79e:	f04f 0c00 	mov.w	ip, #0
 800a7a2:	e622      	b.n	800a3ea <_svfprintf_r+0x108a>
 800a7a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a7a6:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
 800a7aa:	970e      	str	r7, [sp, #56]	; 0x38
 800a7ac:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800a7b0:	9312      	str	r3, [sp, #72]	; 0x48
 800a7b2:	9316      	str	r3, [sp, #88]	; 0x58
 800a7b4:	9311      	str	r3, [sp, #68]	; 0x44
 800a7b6:	930d      	str	r3, [sp, #52]	; 0x34
 800a7b8:	f7fe bfb6 	b.w	8009728 <_svfprintf_r+0x3c8>
 800a7bc:	990c      	ldr	r1, [sp, #48]	; 0x30
 800a7be:	aa2c      	add	r2, sp, #176	; 0xb0
 800a7c0:	4650      	mov	r0, sl
 800a7c2:	f002 fa91 	bl	800cce8 <__ssprint_r>
 800a7c6:	2800      	cmp	r0, #0
 800a7c8:	f47f aa35 	bne.w	8009c36 <_svfprintf_r+0x8d6>
 800a7cc:	9923      	ldr	r1, [sp, #140]	; 0x8c
 800a7ce:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800a7d0:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800a7d4:	e668      	b.n	800a4a8 <_svfprintf_r+0x1148>
 800a7d6:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a7d8:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a7da:	18a5      	adds	r5, r4, r2
 800a7dc:	1a6d      	subs	r5, r5, r1
 800a7de:	1ad4      	subs	r4, r2, r3
 800a7e0:	42a5      	cmp	r5, r4
 800a7e2:	bfa8      	it	ge
 800a7e4:	4625      	movge	r5, r4
 800a7e6:	f7ff bb77 	b.w	8009ed8 <_svfprintf_r+0xb78>
 800a7ea:	f913 2b04 	ldrsb.w	r2, [r3], #4
 800a7ee:	930e      	str	r3, [sp, #56]	; 0x38
 800a7f0:	17d1      	asrs	r1, r2, #31
 800a7f2:	460b      	mov	r3, r1
 800a7f4:	f7ff b807 	b.w	8009806 <_svfprintf_r+0x4a6>
 800a7f8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a7fa:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a7fc:	f853 2b04 	ldr.w	r2, [r3], #4
 800a800:	930e      	str	r3, [sp, #56]	; 0x38
 800a802:	8011      	strh	r1, [r2, #0]
 800a804:	4644      	mov	r4, r8
 800a806:	f7fe bdd9 	b.w	80093bc <_svfprintf_r+0x5c>
 800a80a:	9b08      	ldr	r3, [sp, #32]
 800a80c:	930a      	str	r3, [sp, #40]	; 0x28
 800a80e:	2302      	movs	r3, #2
 800a810:	a92a      	add	r1, sp, #168	; 0xa8
 800a812:	9104      	str	r1, [sp, #16]
 800a814:	a925      	add	r1, sp, #148	; 0x94
 800a816:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800a818:	9103      	str	r1, [sp, #12]
 800a81a:	a923      	add	r1, sp, #140	; 0x8c
 800a81c:	9300      	str	r3, [sp, #0]
 800a81e:	463a      	mov	r2, r7
 800a820:	4633      	mov	r3, r6
 800a822:	9501      	str	r5, [sp, #4]
 800a824:	9102      	str	r1, [sp, #8]
 800a826:	4650      	mov	r0, sl
 800a828:	f000 fda6 	bl	800b378 <_dtoa_r>
 800a82c:	9b07      	ldr	r3, [sp, #28]
 800a82e:	2b47      	cmp	r3, #71	; 0x47
 800a830:	4604      	mov	r4, r0
 800a832:	f000 81a3 	beq.w	800ab7c <_svfprintf_r+0x181c>
 800a836:	2b46      	cmp	r3, #70	; 0x46
 800a838:	4405      	add	r5, r0
 800a83a:	d105      	bne.n	800a848 <_svfprintf_r+0x14e8>
 800a83c:	7803      	ldrb	r3, [r0, #0]
 800a83e:	2b30      	cmp	r3, #48	; 0x30
 800a840:	f000 82b8 	beq.w	800adb4 <_svfprintf_r+0x1a54>
 800a844:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a846:	441d      	add	r5, r3
 800a848:	4638      	mov	r0, r7
 800a84a:	4631      	mov	r1, r6
 800a84c:	2200      	movs	r2, #0
 800a84e:	2300      	movs	r3, #0
 800a850:	f7f6 fb68 	bl	8000f24 <__aeabi_dcmpeq>
 800a854:	2800      	cmp	r0, #0
 800a856:	f000 8166 	beq.w	800ab26 <_svfprintf_r+0x17c6>
 800a85a:	462b      	mov	r3, r5
 800a85c:	1b1b      	subs	r3, r3, r4
 800a85e:	9313      	str	r3, [sp, #76]	; 0x4c
 800a860:	9b07      	ldr	r3, [sp, #28]
 800a862:	2b47      	cmp	r3, #71	; 0x47
 800a864:	f000 814a 	beq.w	800aafc <_svfprintf_r+0x179c>
 800a868:	9b07      	ldr	r3, [sp, #28]
 800a86a:	2b46      	cmp	r3, #70	; 0x46
 800a86c:	f000 8200 	beq.w	800ac70 <_svfprintf_r+0x1910>
 800a870:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a872:	9311      	str	r3, [sp, #68]	; 0x44
 800a874:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a876:	9a07      	ldr	r2, [sp, #28]
 800a878:	3b01      	subs	r3, #1
 800a87a:	2a41      	cmp	r2, #65	; 0x41
 800a87c:	9323      	str	r3, [sp, #140]	; 0x8c
 800a87e:	f000 8223 	beq.w	800acc8 <_svfprintf_r+0x1968>
 800a882:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
 800a886:	2100      	movs	r1, #0
 800a888:	2b00      	cmp	r3, #0
 800a88a:	bfb8      	it	lt
 800a88c:	9b11      	ldrlt	r3, [sp, #68]	; 0x44
 800a88e:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
 800a892:	bfba      	itte	lt
 800a894:	f1c3 0301 	rsblt	r3, r3, #1
 800a898:	222d      	movlt	r2, #45	; 0x2d
 800a89a:	222b      	movge	r2, #43	; 0x2b
 800a89c:	2b09      	cmp	r3, #9
 800a89e:	f88d 2099 	strb.w	r2, [sp, #153]	; 0x99
 800a8a2:	f340 824f 	ble.w	800ad44 <_svfprintf_r+0x19e4>
 800a8a6:	f10d 05af 	add.w	r5, sp, #175	; 0xaf
 800a8aa:	4e61      	ldr	r6, [pc, #388]	; (800aa30 <_svfprintf_r+0x16d0>)
 800a8ac:	462a      	mov	r2, r5
 800a8ae:	4610      	mov	r0, r2
 800a8b0:	fb86 2103 	smull	r2, r1, r6, r3
 800a8b4:	17da      	asrs	r2, r3, #31
 800a8b6:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
 800a8ba:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 800a8be:	eba3 0141 	sub.w	r1, r3, r1, lsl #1
 800a8c2:	3130      	adds	r1, #48	; 0x30
 800a8c4:	f800 1c01 	strb.w	r1, [r0, #-1]
 800a8c8:	4619      	mov	r1, r3
 800a8ca:	2963      	cmp	r1, #99	; 0x63
 800a8cc:	4613      	mov	r3, r2
 800a8ce:	f100 32ff 	add.w	r2, r0, #4294967295
 800a8d2:	dcec      	bgt.n	800a8ae <_svfprintf_r+0x154e>
 800a8d4:	3330      	adds	r3, #48	; 0x30
 800a8d6:	b2d9      	uxtb	r1, r3
 800a8d8:	1e83      	subs	r3, r0, #2
 800a8da:	429d      	cmp	r5, r3
 800a8dc:	f802 1c01 	strb.w	r1, [r2, #-1]
 800a8e0:	f240 82e9 	bls.w	800aeb6 <_svfprintf_r+0x1b56>
 800a8e4:	4613      	mov	r3, r2
 800a8e6:	f10d 029a 	add.w	r2, sp, #154	; 0x9a
 800a8ea:	e001      	b.n	800a8f0 <_svfprintf_r+0x1590>
 800a8ec:	f813 1b01 	ldrb.w	r1, [r3], #1
 800a8f0:	f802 1b01 	strb.w	r1, [r2], #1
 800a8f4:	429d      	cmp	r5, r3
 800a8f6:	d1f9      	bne.n	800a8ec <_svfprintf_r+0x158c>
 800a8f8:	f10d 03b1 	add.w	r3, sp, #177	; 0xb1
 800a8fc:	f10d 029a 	add.w	r2, sp, #154	; 0x9a
 800a900:	1a1b      	subs	r3, r3, r0
 800a902:	4413      	add	r3, r2
 800a904:	aa26      	add	r2, sp, #152	; 0x98
 800a906:	1a9b      	subs	r3, r3, r2
 800a908:	931b      	str	r3, [sp, #108]	; 0x6c
 800a90a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a90c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800a90e:	2b01      	cmp	r3, #1
 800a910:	441a      	add	r2, r3
 800a912:	920a      	str	r2, [sp, #40]	; 0x28
 800a914:	f340 8249 	ble.w	800adaa <_svfprintf_r+0x1a4a>
 800a918:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a91a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800a91c:	4413      	add	r3, r2
 800a91e:	930a      	str	r3, [sp, #40]	; 0x28
 800a920:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a922:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a924:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a928:	f443 7b80 	orr.w	fp, r3, #256	; 0x100
 800a92c:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
 800a930:	2300      	movs	r3, #0
 800a932:	9312      	str	r3, [sp, #72]	; 0x48
 800a934:	9207      	str	r2, [sp, #28]
 800a936:	9316      	str	r3, [sp, #88]	; 0x58
 800a938:	9311      	str	r3, [sp, #68]	; 0x44
 800a93a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800a93c:	2b00      	cmp	r3, #0
 800a93e:	f040 80eb 	bne.w	800ab18 <_svfprintf_r+0x17b8>
 800a942:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
 800a946:	9308      	str	r3, [sp, #32]
 800a948:	f7fe beee 	b.w	8009728 <_svfprintf_r+0x3c8>
 800a94c:	4620      	mov	r0, r4
 800a94e:	970e      	str	r7, [sp, #56]	; 0x38
 800a950:	f7f5 fe56 	bl	8000600 <strlen>
 800a954:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a956:	9308      	str	r3, [sp, #32]
 800a958:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
 800a95c:	9312      	str	r3, [sp, #72]	; 0x48
 800a95e:	9316      	str	r3, [sp, #88]	; 0x58
 800a960:	930d      	str	r3, [sp, #52]	; 0x34
 800a962:	2373      	movs	r3, #115	; 0x73
 800a964:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
 800a968:	900a      	str	r0, [sp, #40]	; 0x28
 800a96a:	9107      	str	r1, [sp, #28]
 800a96c:	9310      	str	r3, [sp, #64]	; 0x40
 800a96e:	f7fe bedb 	b.w	8009728 <_svfprintf_r+0x3c8>
 800a972:	990c      	ldr	r1, [sp, #48]	; 0x30
 800a974:	aa2c      	add	r2, sp, #176	; 0xb0
 800a976:	4650      	mov	r0, sl
 800a978:	f002 f9b6 	bl	800cce8 <__ssprint_r>
 800a97c:	f7fe bdf8 	b.w	8009570 <_svfprintf_r+0x210>
 800a980:	1c59      	adds	r1, r3, #1
 800a982:	4650      	mov	r0, sl
 800a984:	f7fe fa30 	bl	8008de8 <_malloc_r>
 800a988:	4604      	mov	r4, r0
 800a98a:	2800      	cmp	r0, #0
 800a98c:	f000 81b0 	beq.w	800acf0 <_svfprintf_r+0x1990>
 800a990:	900d      	str	r0, [sp, #52]	; 0x34
 800a992:	e6cf      	b.n	800a734 <_svfprintf_r+0x13d4>
 800a994:	990c      	ldr	r1, [sp, #48]	; 0x30
 800a996:	aa2c      	add	r2, sp, #176	; 0xb0
 800a998:	4650      	mov	r0, sl
 800a99a:	f002 f9a5 	bl	800cce8 <__ssprint_r>
 800a99e:	2800      	cmp	r0, #0
 800a9a0:	f47f a949 	bne.w	8009c36 <_svfprintf_r+0x8d6>
 800a9a4:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800a9a6:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800a9aa:	f7ff ba60 	b.w	8009e6e <_svfprintf_r+0xb0e>
 800a9ae:	990c      	ldr	r1, [sp, #48]	; 0x30
 800a9b0:	aa2c      	add	r2, sp, #176	; 0xb0
 800a9b2:	4650      	mov	r0, sl
 800a9b4:	f002 f998 	bl	800cce8 <__ssprint_r>
 800a9b8:	2800      	cmp	r0, #0
 800a9ba:	f47f a93c 	bne.w	8009c36 <_svfprintf_r+0x8d6>
 800a9be:	e9dd 322d 	ldrd	r3, r2, [sp, #180]	; 0xb4
 800a9c2:	9923      	ldr	r1, [sp, #140]	; 0x8c
 800a9c4:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800a9c8:	e63d      	b.n	800a646 <_svfprintf_r+0x12e6>
 800a9ca:	2306      	movs	r3, #6
 800a9cc:	9308      	str	r3, [sp, #32]
 800a9ce:	f7ff bba0 	b.w	800a112 <_svfprintf_r+0xdb2>
 800a9d2:	9b08      	ldr	r3, [sp, #32]
 800a9d4:	3301      	adds	r3, #1
 800a9d6:	930a      	str	r3, [sp, #40]	; 0x28
 800a9d8:	2302      	movs	r3, #2
 800a9da:	e719      	b.n	800a810 <_svfprintf_r+0x14b0>
 800a9dc:	9b08      	ldr	r3, [sp, #32]
 800a9de:	930a      	str	r3, [sp, #40]	; 0x28
 800a9e0:	2303      	movs	r3, #3
 800a9e2:	e715      	b.n	800a810 <_svfprintf_r+0x14b0>
 800a9e4:	4638      	mov	r0, r7
 800a9e6:	4631      	mov	r1, r6
 800a9e8:	aa23      	add	r2, sp, #140	; 0x8c
 800a9ea:	f000 fbf9 	bl	800b1e0 <frexp>
 800a9ee:	2200      	movs	r2, #0
 800a9f0:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800a9f4:	f7f6 f82e 	bl	8000a54 <__aeabi_dmul>
 800a9f8:	2200      	movs	r2, #0
 800a9fa:	2300      	movs	r3, #0
 800a9fc:	4606      	mov	r6, r0
 800a9fe:	460f      	mov	r7, r1
 800aa00:	f7f6 fa90 	bl	8000f24 <__aeabi_dcmpeq>
 800aa04:	b108      	cbz	r0, 800aa0a <_svfprintf_r+0x16aa>
 800aa06:	2301      	movs	r3, #1
 800aa08:	9323      	str	r3, [sp, #140]	; 0x8c
 800aa0a:	4b0a      	ldr	r3, [pc, #40]	; (800aa34 <_svfprintf_r+0x16d4>)
 800aa0c:	930a      	str	r3, [sp, #40]	; 0x28
 800aa0e:	9b08      	ldr	r3, [sp, #32]
 800aa10:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800aa14:	3b01      	subs	r3, #1
 800aa16:	e9cd 8b11 	strd	r8, fp, [sp, #68]	; 0x44
 800aa1a:	4625      	mov	r5, r4
 800aa1c:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 800aa20:	f8cd a058 	str.w	sl, [sp, #88]	; 0x58
 800aa24:	4698      	mov	r8, r3
 800aa26:	941f      	str	r4, [sp, #124]	; 0x7c
 800aa28:	e00d      	b.n	800aa46 <_svfprintf_r+0x16e6>
 800aa2a:	bf00      	nop
 800aa2c:	cccccccd 	.word	0xcccccccd
 800aa30:	66666667 	.word	0x66666667
 800aa34:	0800f654 	.word	0x0800f654
 800aa38:	2200      	movs	r2, #0
 800aa3a:	2300      	movs	r3, #0
 800aa3c:	f108 38ff 	add.w	r8, r8, #4294967295
 800aa40:	f7f6 fa70 	bl	8000f24 <__aeabi_dcmpeq>
 800aa44:	b9e8      	cbnz	r0, 800aa82 <_svfprintf_r+0x1722>
 800aa46:	4bae      	ldr	r3, [pc, #696]	; (800ad00 <_svfprintf_r+0x19a0>)
 800aa48:	2200      	movs	r2, #0
 800aa4a:	4630      	mov	r0, r6
 800aa4c:	4639      	mov	r1, r7
 800aa4e:	f7f6 f801 	bl	8000a54 <__aeabi_dmul>
 800aa52:	460f      	mov	r7, r1
 800aa54:	4606      	mov	r6, r0
 800aa56:	f7f6 faad 	bl	8000fb4 <__aeabi_d2iz>
 800aa5a:	4604      	mov	r4, r0
 800aa5c:	f7f5 ff90 	bl	8000980 <__aeabi_i2d>
 800aa60:	460b      	mov	r3, r1
 800aa62:	4602      	mov	r2, r0
 800aa64:	4639      	mov	r1, r7
 800aa66:	4630      	mov	r0, r6
 800aa68:	f7f5 fe3c 	bl	80006e4 <__aeabi_dsub>
 800aa6c:	f81b 3004 	ldrb.w	r3, [fp, r4]
 800aa70:	f1b8 3fff 	cmp.w	r8, #4294967295
 800aa74:	46aa      	mov	sl, r5
 800aa76:	46c1      	mov	r9, r8
 800aa78:	f805 3b01 	strb.w	r3, [r5], #1
 800aa7c:	4606      	mov	r6, r0
 800aa7e:	460f      	mov	r7, r1
 800aa80:	d1da      	bne.n	800aa38 <_svfprintf_r+0x16d8>
 800aa82:	4ba0      	ldr	r3, [pc, #640]	; (800ad04 <_svfprintf_r+0x19a4>)
 800aa84:	2200      	movs	r2, #0
 800aa86:	4630      	mov	r0, r6
 800aa88:	4639      	mov	r1, r7
 800aa8a:	e9dd 8b11 	ldrd	r8, fp, [sp, #68]	; 0x44
 800aa8e:	f8cd 9044 	str.w	r9, [sp, #68]	; 0x44
 800aa92:	f8dd 904c 	ldr.w	r9, [sp, #76]	; 0x4c
 800aa96:	e9cd a412 	strd	sl, r4, [sp, #72]	; 0x48
 800aa9a:	f8dd a058 	ldr.w	sl, [sp, #88]	; 0x58
 800aa9e:	9c1f      	ldr	r4, [sp, #124]	; 0x7c
 800aaa0:	f7f6 fa68 	bl	8000f74 <__aeabi_dcmpgt>
 800aaa4:	2800      	cmp	r0, #0
 800aaa6:	f040 8131 	bne.w	800ad0c <_svfprintf_r+0x19ac>
 800aaaa:	4b96      	ldr	r3, [pc, #600]	; (800ad04 <_svfprintf_r+0x19a4>)
 800aaac:	4630      	mov	r0, r6
 800aaae:	4639      	mov	r1, r7
 800aab0:	2200      	movs	r2, #0
 800aab2:	f7f6 fa37 	bl	8000f24 <__aeabi_dcmpeq>
 800aab6:	b118      	cbz	r0, 800aac0 <_svfprintf_r+0x1760>
 800aab8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800aaba:	07de      	lsls	r6, r3, #31
 800aabc:	f100 8126 	bmi.w	800ad0c <_svfprintf_r+0x19ac>
 800aac0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800aac2:	2b00      	cmp	r3, #0
 800aac4:	db07      	blt.n	800aad6 <_svfprintf_r+0x1776>
 800aac6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800aac8:	3301      	adds	r3, #1
 800aaca:	442b      	add	r3, r5
 800aacc:	2230      	movs	r2, #48	; 0x30
 800aace:	f805 2b01 	strb.w	r2, [r5], #1
 800aad2:	42ab      	cmp	r3, r5
 800aad4:	d1fb      	bne.n	800aace <_svfprintf_r+0x176e>
 800aad6:	1b2b      	subs	r3, r5, r4
 800aad8:	9313      	str	r3, [sp, #76]	; 0x4c
 800aada:	e6c1      	b.n	800a860 <_svfprintf_r+0x1500>
 800aadc:	9c10      	ldr	r4, [sp, #64]	; 0x40
 800aade:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800aae0:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 800aae4:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
 800aae8:	971a      	str	r7, [sp, #104]	; 0x68
 800aaea:	18e3      	adds	r3, r4, r3
 800aaec:	429d      	cmp	r5, r3
 800aaee:	bf28      	it	cs
 800aaf0:	461d      	movcs	r5, r3
 800aaf2:	4691      	mov	r9, r2
 800aaf4:	460e      	mov	r6, r1
 800aaf6:	950a      	str	r5, [sp, #40]	; 0x28
 800aaf8:	f7ff b9c0 	b.w	8009e7c <_svfprintf_r+0xb1c>
 800aafc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800aafe:	9311      	str	r3, [sp, #68]	; 0x44
 800ab00:	1cdd      	adds	r5, r3, #3
 800ab02:	db02      	blt.n	800ab0a <_svfprintf_r+0x17aa>
 800ab04:	9a08      	ldr	r2, [sp, #32]
 800ab06:	4293      	cmp	r3, r2
 800ab08:	dd19      	ble.n	800ab3e <_svfprintf_r+0x17de>
 800ab0a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ab0c:	3b02      	subs	r3, #2
 800ab0e:	9310      	str	r3, [sp, #64]	; 0x40
 800ab10:	f023 0320 	bic.w	r3, r3, #32
 800ab14:	9307      	str	r3, [sp, #28]
 800ab16:	e6ad      	b.n	800a874 <_svfprintf_r+0x1514>
 800ab18:	222d      	movs	r2, #45	; 0x2d
 800ab1a:	2300      	movs	r3, #0
 800ab1c:	f88d 2087 	strb.w	r2, [sp, #135]	; 0x87
 800ab20:	9308      	str	r3, [sp, #32]
 800ab22:	f7fe be04 	b.w	800972e <_svfprintf_r+0x3ce>
 800ab26:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800ab28:	42ab      	cmp	r3, r5
 800ab2a:	f4bf ae97 	bcs.w	800a85c <_svfprintf_r+0x14fc>
 800ab2e:	2130      	movs	r1, #48	; 0x30
 800ab30:	1c5a      	adds	r2, r3, #1
 800ab32:	922a      	str	r2, [sp, #168]	; 0xa8
 800ab34:	7019      	strb	r1, [r3, #0]
 800ab36:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800ab38:	429d      	cmp	r5, r3
 800ab3a:	d8f9      	bhi.n	800ab30 <_svfprintf_r+0x17d0>
 800ab3c:	e68e      	b.n	800a85c <_svfprintf_r+0x14fc>
 800ab3e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ab40:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800ab42:	4293      	cmp	r3, r2
 800ab44:	f2c0 80c5 	blt.w	800acd2 <_svfprintf_r+0x1972>
 800ab48:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ab4a:	f013 0f01 	tst.w	r3, #1
 800ab4e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ab50:	f000 814d 	beq.w	800adee <_svfprintf_r+0x1a8e>
 800ab54:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800ab56:	4413      	add	r3, r2
 800ab58:	930a      	str	r3, [sp, #40]	; 0x28
 800ab5a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ab5c:	0559      	lsls	r1, r3, #21
 800ab5e:	d503      	bpl.n	800ab68 <_svfprintf_r+0x1808>
 800ab60:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ab62:	2b00      	cmp	r3, #0
 800ab64:	f300 8156 	bgt.w	800ae14 <_svfprintf_r+0x1ab4>
 800ab68:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ab6a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800ab6e:	9307      	str	r3, [sp, #28]
 800ab70:	2367      	movs	r3, #103	; 0x67
 800ab72:	9310      	str	r3, [sp, #64]	; 0x40
 800ab74:	2300      	movs	r3, #0
 800ab76:	9312      	str	r3, [sp, #72]	; 0x48
 800ab78:	9316      	str	r3, [sp, #88]	; 0x58
 800ab7a:	e6de      	b.n	800a93a <_svfprintf_r+0x15da>
 800ab7c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ab7e:	07db      	lsls	r3, r3, #31
 800ab80:	f100 809f 	bmi.w	800acc2 <_svfprintf_r+0x1962>
 800ab84:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800ab86:	e669      	b.n	800a85c <_svfprintf_r+0x14fc>
 800ab88:	aa2c      	add	r2, sp, #176	; 0xb0
 800ab8a:	4641      	mov	r1, r8
 800ab8c:	4650      	mov	r0, sl
 800ab8e:	f002 f8ab 	bl	800cce8 <__ssprint_r>
 800ab92:	2800      	cmp	r0, #0
 800ab94:	f47f a84f 	bne.w	8009c36 <_svfprintf_r+0x8d6>
 800ab98:	7838      	ldrb	r0, [r7, #0]
 800ab9a:	992e      	ldr	r1, [sp, #184]	; 0xb8
 800ab9c:	aa2f      	add	r2, sp, #188	; 0xbc
 800ab9e:	4405      	add	r5, r0
 800aba0:	f7ff bbc1 	b.w	800a326 <_svfprintf_r+0xfc6>
 800aba4:	2378      	movs	r3, #120	; 0x78
 800aba6:	f88d 3089 	strb.w	r3, [sp, #137]	; 0x89
 800abaa:	2330      	movs	r3, #48	; 0x30
 800abac:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 800abb0:	f04b 0302 	orr.w	r3, fp, #2
 800abb4:	930f      	str	r3, [sp, #60]	; 0x3c
 800abb6:	9b08      	ldr	r3, [sp, #32]
 800abb8:	2b63      	cmp	r3, #99	; 0x63
 800abba:	f300 80ed 	bgt.w	800ad98 <_svfprintf_r+0x1a38>
 800abbe:	2300      	movs	r3, #0
 800abc0:	930d      	str	r3, [sp, #52]	; 0x34
 800abc2:	ac3f      	add	r4, sp, #252	; 0xfc
 800abc4:	e9dd 1214 	ldrd	r1, r2, [sp, #80]	; 0x50
 800abc8:	4613      	mov	r3, r2
 800abca:	2b00      	cmp	r3, #0
 800abcc:	f44b 7b81 	orr.w	fp, fp, #258	; 0x102
 800abd0:	db67      	blt.n	800aca2 <_svfprintf_r+0x1942>
 800abd2:	461e      	mov	r6, r3
 800abd4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800abd6:	f023 0320 	bic.w	r3, r3, #32
 800abda:	9307      	str	r3, [sp, #28]
 800abdc:	2300      	movs	r3, #0
 800abde:	460f      	mov	r7, r1
 800abe0:	931e      	str	r3, [sp, #120]	; 0x78
 800abe2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800abe4:	2b61      	cmp	r3, #97	; 0x61
 800abe6:	f47f aaa4 	bne.w	800a132 <_svfprintf_r+0xdd2>
 800abea:	4638      	mov	r0, r7
 800abec:	4631      	mov	r1, r6
 800abee:	aa23      	add	r2, sp, #140	; 0x8c
 800abf0:	f000 faf6 	bl	800b1e0 <frexp>
 800abf4:	2200      	movs	r2, #0
 800abf6:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800abfa:	f7f5 ff2b 	bl	8000a54 <__aeabi_dmul>
 800abfe:	2200      	movs	r2, #0
 800ac00:	2300      	movs	r3, #0
 800ac02:	4606      	mov	r6, r0
 800ac04:	460f      	mov	r7, r1
 800ac06:	f7f6 f98d 	bl	8000f24 <__aeabi_dcmpeq>
 800ac0a:	b108      	cbz	r0, 800ac10 <_svfprintf_r+0x18b0>
 800ac0c:	2301      	movs	r3, #1
 800ac0e:	9323      	str	r3, [sp, #140]	; 0x8c
 800ac10:	4b3d      	ldr	r3, [pc, #244]	; (800ad08 <_svfprintf_r+0x19a8>)
 800ac12:	930a      	str	r3, [sp, #40]	; 0x28
 800ac14:	e6fb      	b.n	800aa0e <_svfprintf_r+0x16ae>
 800ac16:	990c      	ldr	r1, [sp, #48]	; 0x30
 800ac18:	aa2c      	add	r2, sp, #176	; 0xb0
 800ac1a:	4650      	mov	r0, sl
 800ac1c:	f002 f864 	bl	800cce8 <__ssprint_r>
 800ac20:	2800      	cmp	r0, #0
 800ac22:	f47f a808 	bne.w	8009c36 <_svfprintf_r+0x8d6>
 800ac26:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800ac28:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800ac2c:	f7ff b918 	b.w	8009e60 <_svfprintf_r+0xb00>
 800ac30:	990c      	ldr	r1, [sp, #48]	; 0x30
 800ac32:	aa2c      	add	r2, sp, #176	; 0xb0
 800ac34:	4650      	mov	r0, sl
 800ac36:	f002 f857 	bl	800cce8 <__ssprint_r>
 800ac3a:	2800      	cmp	r0, #0
 800ac3c:	f47e affb 	bne.w	8009c36 <_svfprintf_r+0x8d6>
 800ac40:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800ac42:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800ac44:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800ac48:	f7ff b92e 	b.w	8009ea8 <_svfprintf_r+0xb48>
 800ac4c:	2358      	movs	r3, #88	; 0x58
 800ac4e:	e7aa      	b.n	800aba6 <_svfprintf_r+0x1846>
 800ac50:	990c      	ldr	r1, [sp, #48]	; 0x30
 800ac52:	aa2c      	add	r2, sp, #176	; 0xb0
 800ac54:	4650      	mov	r0, sl
 800ac56:	f002 f847 	bl	800cce8 <__ssprint_r>
 800ac5a:	2800      	cmp	r0, #0
 800ac5c:	f47e afeb 	bne.w	8009c36 <_svfprintf_r+0x8d6>
 800ac60:	9c23      	ldr	r4, [sp, #140]	; 0x8c
 800ac62:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800ac64:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800ac66:	1b1c      	subs	r4, r3, r4
 800ac68:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800ac6c:	f7ff b934 	b.w	8009ed8 <_svfprintf_r+0xb78>
 800ac70:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800ac72:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ac74:	9211      	str	r2, [sp, #68]	; 0x44
 800ac76:	2a00      	cmp	r2, #0
 800ac78:	f003 0301 	and.w	r3, r3, #1
 800ac7c:	f340 8108 	ble.w	800ae90 <_svfprintf_r+0x1b30>
 800ac80:	9908      	ldr	r1, [sp, #32]
 800ac82:	430b      	orrs	r3, r1
 800ac84:	f040 80fd 	bne.w	800ae82 <_svfprintf_r+0x1b22>
 800ac88:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ac8a:	930a      	str	r3, [sp, #40]	; 0x28
 800ac8c:	2366      	movs	r3, #102	; 0x66
 800ac8e:	9310      	str	r3, [sp, #64]	; 0x40
 800ac90:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ac92:	055a      	lsls	r2, r3, #21
 800ac94:	f100 80c0 	bmi.w	800ae18 <_svfprintf_r+0x1ab8>
 800ac98:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ac9a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800ac9e:	9307      	str	r3, [sp, #28]
 800aca0:	e768      	b.n	800ab74 <_svfprintf_r+0x1814>
 800aca2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800aca4:	f023 0320 	bic.w	r3, r3, #32
 800aca8:	9307      	str	r3, [sp, #28]
 800acaa:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800acae:	f103 4600 	add.w	r6, r3, #2147483648	; 0x80000000
 800acb2:	232d      	movs	r3, #45	; 0x2d
 800acb4:	4617      	mov	r7, r2
 800acb6:	931e      	str	r3, [sp, #120]	; 0x78
 800acb8:	e793      	b.n	800abe2 <_svfprintf_r+0x1882>
 800acba:	2200      	movs	r2, #0
 800acbc:	9208      	str	r2, [sp, #32]
 800acbe:	f7fe bbaa 	b.w	8009416 <_svfprintf_r+0xb6>
 800acc2:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800acc4:	4425      	add	r5, r4
 800acc6:	e5bf      	b.n	800a848 <_svfprintf_r+0x14e8>
 800acc8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800acca:	320f      	adds	r2, #15
 800accc:	b2d2      	uxtb	r2, r2
 800acce:	2101      	movs	r1, #1
 800acd0:	e5da      	b.n	800a888 <_svfprintf_r+0x1528>
 800acd2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800acd4:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800acd6:	189a      	adds	r2, r3, r2
 800acd8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800acda:	920a      	str	r2, [sp, #40]	; 0x28
 800acdc:	2b00      	cmp	r3, #0
 800acde:	f340 808f 	ble.w	800ae00 <_svfprintf_r+0x1aa0>
 800ace2:	2367      	movs	r3, #103	; 0x67
 800ace4:	9310      	str	r3, [sp, #64]	; 0x40
 800ace6:	e7d3      	b.n	800ac90 <_svfprintf_r+0x1930>
 800ace8:	469b      	mov	fp, r3
 800acea:	2300      	movs	r3, #0
 800acec:	930d      	str	r3, [sp, #52]	; 0x34
 800acee:	e7dc      	b.n	800acaa <_svfprintf_r+0x194a>
 800acf0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800acf2:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
 800acf6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800acfa:	8193      	strh	r3, [r2, #12]
 800acfc:	f7fe bc3b 	b.w	8009576 <_svfprintf_r+0x216>
 800ad00:	40300000 	.word	0x40300000
 800ad04:	3fe00000 	.word	0x3fe00000
 800ad08:	0800f640 	.word	0x0800f640
 800ad0c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ad0e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ad10:	932a      	str	r3, [sp, #168]	; 0xa8
 800ad12:	7bd1      	ldrb	r1, [r2, #15]
 800ad14:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800ad18:	428b      	cmp	r3, r1
 800ad1a:	462a      	mov	r2, r5
 800ad1c:	d109      	bne.n	800ad32 <_svfprintf_r+0x19d2>
 800ad1e:	2030      	movs	r0, #48	; 0x30
 800ad20:	f802 0c01 	strb.w	r0, [r2, #-1]
 800ad24:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 800ad26:	1e53      	subs	r3, r2, #1
 800ad28:	932a      	str	r3, [sp, #168]	; 0xa8
 800ad2a:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 800ad2e:	4299      	cmp	r1, r3
 800ad30:	d0f6      	beq.n	800ad20 <_svfprintf_r+0x19c0>
 800ad32:	2b39      	cmp	r3, #57	; 0x39
 800ad34:	bf0b      	itete	eq
 800ad36:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
 800ad38:	3301      	addne	r3, #1
 800ad3a:	7a9b      	ldrbeq	r3, [r3, #10]
 800ad3c:	b2db      	uxtbne	r3, r3
 800ad3e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800ad42:	e6c8      	b.n	800aad6 <_svfprintf_r+0x1776>
 800ad44:	2900      	cmp	r1, #0
 800ad46:	f040 808c 	bne.w	800ae62 <_svfprintf_r+0x1b02>
 800ad4a:	2230      	movs	r2, #48	; 0x30
 800ad4c:	f88d 209a 	strb.w	r2, [sp, #154]	; 0x9a
 800ad50:	f10d 029b 	add.w	r2, sp, #155	; 0x9b
 800ad54:	3330      	adds	r3, #48	; 0x30
 800ad56:	f802 3b01 	strb.w	r3, [r2], #1
 800ad5a:	ab26      	add	r3, sp, #152	; 0x98
 800ad5c:	1ad3      	subs	r3, r2, r3
 800ad5e:	931b      	str	r3, [sp, #108]	; 0x6c
 800ad60:	e5d3      	b.n	800a90a <_svfprintf_r+0x15aa>
 800ad62:	464c      	mov	r4, r9
 800ad64:	4689      	mov	r9, r1
 800ad66:	3301      	adds	r3, #1
 800ad68:	443a      	add	r2, r7
 800ad6a:	2b07      	cmp	r3, #7
 800ad6c:	e9cd 322d 	strd	r3, r2, [sp, #180]	; 0xb4
 800ad70:	f8c9 5000 	str.w	r5, [r9]
 800ad74:	f8c9 7004 	str.w	r7, [r9, #4]
 800ad78:	f77f abab 	ble.w	800a4d2 <_svfprintf_r+0x1172>
 800ad7c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800ad7e:	aa2c      	add	r2, sp, #176	; 0xb0
 800ad80:	4650      	mov	r0, sl
 800ad82:	f001 ffb1 	bl	800cce8 <__ssprint_r>
 800ad86:	2800      	cmp	r0, #0
 800ad88:	f47e af55 	bne.w	8009c36 <_svfprintf_r+0x8d6>
 800ad8c:	e9dd 322d 	ldrd	r3, r2, [sp, #180]	; 0xb4
 800ad90:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800ad94:	f7ff bb9f 	b.w	800a4d6 <_svfprintf_r+0x1176>
 800ad98:	1c59      	adds	r1, r3, #1
 800ad9a:	4650      	mov	r0, sl
 800ad9c:	f7fe f824 	bl	8008de8 <_malloc_r>
 800ada0:	4604      	mov	r4, r0
 800ada2:	2800      	cmp	r0, #0
 800ada4:	d0a4      	beq.n	800acf0 <_svfprintf_r+0x1990>
 800ada6:	900d      	str	r0, [sp, #52]	; 0x34
 800ada8:	e70c      	b.n	800abc4 <_svfprintf_r+0x1864>
 800adaa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800adac:	07d8      	lsls	r0, r3, #31
 800adae:	f57f adb7 	bpl.w	800a920 <_svfprintf_r+0x15c0>
 800adb2:	e5b1      	b.n	800a918 <_svfprintf_r+0x15b8>
 800adb4:	4638      	mov	r0, r7
 800adb6:	4631      	mov	r1, r6
 800adb8:	2200      	movs	r2, #0
 800adba:	2300      	movs	r3, #0
 800adbc:	f7f6 f8b2 	bl	8000f24 <__aeabi_dcmpeq>
 800adc0:	2800      	cmp	r0, #0
 800adc2:	f47f ad3f 	bne.w	800a844 <_svfprintf_r+0x14e4>
 800adc6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800adc8:	f1c3 0301 	rsb	r3, r3, #1
 800adcc:	9323      	str	r3, [sp, #140]	; 0x8c
 800adce:	e53a      	b.n	800a846 <_svfprintf_r+0x14e6>
 800add0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800add2:	4c4a      	ldr	r4, [pc, #296]	; (800aefc <_svfprintf_r+0x1b9c>)
 800add4:	2b00      	cmp	r3, #0
 800add6:	bfb4      	ite	lt
 800add8:	222d      	movlt	r2, #45	; 0x2d
 800adda:	f89d 2087 	ldrbge.w	r2, [sp, #135]	; 0x87
 800adde:	4b48      	ldr	r3, [pc, #288]	; (800af00 <_svfprintf_r+0x1ba0>)
 800ade0:	bfb8      	it	lt
 800ade2:	f88d 2087 	strblt.w	r2, [sp, #135]	; 0x87
 800ade6:	f02b 0b80 	bic.w	fp, fp, #128	; 0x80
 800adea:	f7fe bc90 	b.w	800970e <_svfprintf_r+0x3ae>
 800adee:	930a      	str	r3, [sp, #40]	; 0x28
 800adf0:	e6b3      	b.n	800ab5a <_svfprintf_r+0x17fa>
 800adf2:	9b08      	ldr	r3, [sp, #32]
 800adf4:	f8dd 801c 	ldr.w	r8, [sp, #28]
 800adf8:	f8dd b034 	ldr.w	fp, [sp, #52]	; 0x34
 800adfc:	930a      	str	r3, [sp, #40]	; 0x28
 800adfe:	e490      	b.n	800a722 <_svfprintf_r+0x13c2>
 800ae00:	f1c3 0301 	rsb	r3, r3, #1
 800ae04:	441a      	add	r2, r3
 800ae06:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800ae0a:	9307      	str	r3, [sp, #28]
 800ae0c:	2367      	movs	r3, #103	; 0x67
 800ae0e:	920a      	str	r2, [sp, #40]	; 0x28
 800ae10:	9310      	str	r3, [sp, #64]	; 0x40
 800ae12:	e6af      	b.n	800ab74 <_svfprintf_r+0x1814>
 800ae14:	2367      	movs	r3, #103	; 0x67
 800ae16:	9310      	str	r3, [sp, #64]	; 0x40
 800ae18:	991a      	ldr	r1, [sp, #104]	; 0x68
 800ae1a:	780b      	ldrb	r3, [r1, #0]
 800ae1c:	2bff      	cmp	r3, #255	; 0xff
 800ae1e:	d059      	beq.n	800aed4 <_svfprintf_r+0x1b74>
 800ae20:	2500      	movs	r5, #0
 800ae22:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800ae24:	4628      	mov	r0, r5
 800ae26:	e003      	b.n	800ae30 <_svfprintf_r+0x1ad0>
 800ae28:	3001      	adds	r0, #1
 800ae2a:	3101      	adds	r1, #1
 800ae2c:	2bff      	cmp	r3, #255	; 0xff
 800ae2e:	d008      	beq.n	800ae42 <_svfprintf_r+0x1ae2>
 800ae30:	4293      	cmp	r3, r2
 800ae32:	da06      	bge.n	800ae42 <_svfprintf_r+0x1ae2>
 800ae34:	1ad2      	subs	r2, r2, r3
 800ae36:	784b      	ldrb	r3, [r1, #1]
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	d1f5      	bne.n	800ae28 <_svfprintf_r+0x1ac8>
 800ae3c:	780b      	ldrb	r3, [r1, #0]
 800ae3e:	3501      	adds	r5, #1
 800ae40:	e7f4      	b.n	800ae2c <_svfprintf_r+0x1acc>
 800ae42:	9211      	str	r2, [sp, #68]	; 0x44
 800ae44:	911a      	str	r1, [sp, #104]	; 0x68
 800ae46:	9016      	str	r0, [sp, #88]	; 0x58
 800ae48:	9512      	str	r5, [sp, #72]	; 0x48
 800ae4a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ae4c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800ae4e:	991d      	ldr	r1, [sp, #116]	; 0x74
 800ae50:	4413      	add	r3, r2
 800ae52:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ae54:	fb01 2303 	mla	r3, r1, r3, r2
 800ae58:	930a      	str	r3, [sp, #40]	; 0x28
 800ae5a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800ae5e:	9307      	str	r3, [sp, #28]
 800ae60:	e56b      	b.n	800a93a <_svfprintf_r+0x15da>
 800ae62:	f10d 029a 	add.w	r2, sp, #154	; 0x9a
 800ae66:	e775      	b.n	800ad54 <_svfprintf_r+0x19f4>
 800ae68:	9b08      	ldr	r3, [sp, #32]
 800ae6a:	9307      	str	r3, [sp, #28]
 800ae6c:	930a      	str	r3, [sp, #40]	; 0x28
 800ae6e:	2373      	movs	r3, #115	; 0x73
 800ae70:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
 800ae74:	970e      	str	r7, [sp, #56]	; 0x38
 800ae76:	9008      	str	r0, [sp, #32]
 800ae78:	9012      	str	r0, [sp, #72]	; 0x48
 800ae7a:	9016      	str	r0, [sp, #88]	; 0x58
 800ae7c:	9310      	str	r3, [sp, #64]	; 0x40
 800ae7e:	f7fe bc53 	b.w	8009728 <_svfprintf_r+0x3c8>
 800ae82:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ae84:	18d5      	adds	r5, r2, r3
 800ae86:	4429      	add	r1, r5
 800ae88:	2366      	movs	r3, #102	; 0x66
 800ae8a:	910a      	str	r1, [sp, #40]	; 0x28
 800ae8c:	9310      	str	r3, [sp, #64]	; 0x40
 800ae8e:	e6ff      	b.n	800ac90 <_svfprintf_r+0x1930>
 800ae90:	9a08      	ldr	r2, [sp, #32]
 800ae92:	4313      	orrs	r3, r2
 800ae94:	d105      	bne.n	800aea2 <_svfprintf_r+0x1b42>
 800ae96:	2301      	movs	r3, #1
 800ae98:	2266      	movs	r2, #102	; 0x66
 800ae9a:	9307      	str	r3, [sp, #28]
 800ae9c:	9210      	str	r2, [sp, #64]	; 0x40
 800ae9e:	930a      	str	r3, [sp, #40]	; 0x28
 800aea0:	e668      	b.n	800ab74 <_svfprintf_r+0x1814>
 800aea2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800aea4:	1c5d      	adds	r5, r3, #1
 800aea6:	442a      	add	r2, r5
 800aea8:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800aeac:	9307      	str	r3, [sp, #28]
 800aeae:	2366      	movs	r3, #102	; 0x66
 800aeb0:	920a      	str	r2, [sp, #40]	; 0x28
 800aeb2:	9310      	str	r3, [sp, #64]	; 0x40
 800aeb4:	e65e      	b.n	800ab74 <_svfprintf_r+0x1814>
 800aeb6:	2302      	movs	r3, #2
 800aeb8:	931b      	str	r3, [sp, #108]	; 0x6c
 800aeba:	e526      	b.n	800a90a <_svfprintf_r+0x15aa>
 800aebc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800aebe:	f898 3001 	ldrb.w	r3, [r8, #1]
 800aec2:	4688      	mov	r8, r1
 800aec4:	f852 1b04 	ldr.w	r1, [r2], #4
 800aec8:	920e      	str	r2, [sp, #56]	; 0x38
 800aeca:	ea41 71e1 	orr.w	r1, r1, r1, asr #31
 800aece:	9108      	str	r1, [sp, #32]
 800aed0:	f7fe ba9f 	b.w	8009412 <_svfprintf_r+0xb2>
 800aed4:	2300      	movs	r3, #0
 800aed6:	9312      	str	r3, [sp, #72]	; 0x48
 800aed8:	9316      	str	r3, [sp, #88]	; 0x58
 800aeda:	e7b6      	b.n	800ae4a <_svfprintf_r+0x1aea>
 800aedc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800aede:	8993      	ldrh	r3, [r2, #12]
 800aee0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800aee4:	8193      	strh	r3, [r2, #12]
 800aee6:	f7fe bea6 	b.w	8009c36 <_svfprintf_r+0x8d6>
 800aeea:	230c      	movs	r3, #12
 800aeec:	f8ca 3000 	str.w	r3, [sl]
 800aef0:	f04f 33ff 	mov.w	r3, #4294967295
 800aef4:	9309      	str	r3, [sp, #36]	; 0x24
 800aef6:	f7fe bb45 	b.w	8009584 <_svfprintf_r+0x224>
 800aefa:	bf00      	nop
 800aefc:	0800f638 	.word	0x0800f638
 800af00:	0800f63c 	.word	0x0800f63c

0800af04 <stdio_exit_handler>:
 800af04:	4a02      	ldr	r2, [pc, #8]	; (800af10 <stdio_exit_handler+0xc>)
 800af06:	4903      	ldr	r1, [pc, #12]	; (800af14 <stdio_exit_handler+0x10>)
 800af08:	4803      	ldr	r0, [pc, #12]	; (800af18 <stdio_exit_handler+0x14>)
 800af0a:	f000 b8bb 	b.w	800b084 <_fwalk_sglue>
 800af0e:	bf00      	nop
 800af10:	24000534 	.word	0x24000534
 800af14:	0800cde9 	.word	0x0800cde9
 800af18:	24000000 	.word	0x24000000

0800af1c <cleanup_stdio>:
 800af1c:	4b0c      	ldr	r3, [pc, #48]	; (800af50 <cleanup_stdio+0x34>)
 800af1e:	6841      	ldr	r1, [r0, #4]
 800af20:	4299      	cmp	r1, r3
 800af22:	b510      	push	{r4, lr}
 800af24:	4604      	mov	r4, r0
 800af26:	d001      	beq.n	800af2c <cleanup_stdio+0x10>
 800af28:	f001 ff5e 	bl	800cde8 <_fclose_r>
 800af2c:	68a1      	ldr	r1, [r4, #8]
 800af2e:	4b09      	ldr	r3, [pc, #36]	; (800af54 <cleanup_stdio+0x38>)
 800af30:	4299      	cmp	r1, r3
 800af32:	d002      	beq.n	800af3a <cleanup_stdio+0x1e>
 800af34:	4620      	mov	r0, r4
 800af36:	f001 ff57 	bl	800cde8 <_fclose_r>
 800af3a:	68e1      	ldr	r1, [r4, #12]
 800af3c:	4b06      	ldr	r3, [pc, #24]	; (800af58 <cleanup_stdio+0x3c>)
 800af3e:	4299      	cmp	r1, r3
 800af40:	d004      	beq.n	800af4c <cleanup_stdio+0x30>
 800af42:	4620      	mov	r0, r4
 800af44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800af48:	f001 bf4e 	b.w	800cde8 <_fclose_r>
 800af4c:	bd10      	pop	{r4, pc}
 800af4e:	bf00      	nop
 800af50:	24001880 	.word	0x24001880
 800af54:	240018e8 	.word	0x240018e8
 800af58:	24001950 	.word	0x24001950

0800af5c <global_stdio_init.part.0>:
 800af5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800af60:	4c2a      	ldr	r4, [pc, #168]	; (800b00c <global_stdio_init.part.0+0xb0>)
 800af62:	4b2b      	ldr	r3, [pc, #172]	; (800b010 <global_stdio_init.part.0+0xb4>)
 800af64:	482b      	ldr	r0, [pc, #172]	; (800b014 <global_stdio_init.part.0+0xb8>)
 800af66:	f8df 90b0 	ldr.w	r9, [pc, #176]	; 800b018 <global_stdio_init.part.0+0xbc>
 800af6a:	f8df 80b0 	ldr.w	r8, [pc, #176]	; 800b01c <global_stdio_init.part.0+0xc0>
 800af6e:	4f2c      	ldr	r7, [pc, #176]	; (800b020 <global_stdio_init.part.0+0xc4>)
 800af70:	6018      	str	r0, [r3, #0]
 800af72:	2500      	movs	r5, #0
 800af74:	2304      	movs	r3, #4
 800af76:	2208      	movs	r2, #8
 800af78:	4629      	mov	r1, r5
 800af7a:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800af7e:	4e29      	ldr	r6, [pc, #164]	; (800b024 <global_stdio_init.part.0+0xc8>)
 800af80:	6665      	str	r5, [r4, #100]	; 0x64
 800af82:	e9c4 5302 	strd	r5, r3, [r4, #8]
 800af86:	e9c4 5500 	strd	r5, r5, [r4]
 800af8a:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800af8e:	61a5      	str	r5, [r4, #24]
 800af90:	f7fd fe92 	bl	8008cb8 <memset>
 800af94:	4b24      	ldr	r3, [pc, #144]	; (800b028 <global_stdio_init.part.0+0xcc>)
 800af96:	6763      	str	r3, [r4, #116]	; 0x74
 800af98:	2208      	movs	r2, #8
 800af9a:	4629      	mov	r1, r5
 800af9c:	f104 00c4 	add.w	r0, r4, #196	; 0xc4
 800afa0:	e9c4 4907 	strd	r4, r9, [r4, #28]
 800afa4:	e9c4 8709 	strd	r8, r7, [r4, #36]	; 0x24
 800afa8:	e9c4 551a 	strd	r5, r5, [r4, #104]	; 0x68
 800afac:	e9c4 551e 	strd	r5, r5, [r4, #120]	; 0x78
 800afb0:	f8c4 50cc 	str.w	r5, [r4, #204]	; 0xcc
 800afb4:	6725      	str	r5, [r4, #112]	; 0x70
 800afb6:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
 800afba:	62e6      	str	r6, [r4, #44]	; 0x2c
 800afbc:	f7fd fe7c 	bl	8008cb8 <memset>
 800afc0:	4b1a      	ldr	r3, [pc, #104]	; (800b02c <global_stdio_init.part.0+0xd0>)
 800afc2:	f8c4 30dc 	str.w	r3, [r4, #220]	; 0xdc
 800afc6:	4629      	mov	r1, r5
 800afc8:	f104 0368 	add.w	r3, r4, #104	; 0x68
 800afcc:	2208      	movs	r2, #8
 800afce:	f504 7096 	add.w	r0, r4, #300	; 0x12c
 800afd2:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
 800afd6:	e9c4 9822 	strd	r9, r8, [r4, #136]	; 0x88
 800afda:	e9c4 7624 	strd	r7, r6, [r4, #144]	; 0x90
 800afde:	e9c4 5534 	strd	r5, r5, [r4, #208]	; 0xd0
 800afe2:	e9c4 5538 	strd	r5, r5, [r4, #224]	; 0xe0
 800afe6:	f8c4 5134 	str.w	r5, [r4, #308]	; 0x134
 800afea:	f8c4 50d8 	str.w	r5, [r4, #216]	; 0xd8
 800afee:	f8c4 50e8 	str.w	r5, [r4, #232]	; 0xe8
 800aff2:	f7fd fe61 	bl	8008cb8 <memset>
 800aff6:	f104 03d0 	add.w	r3, r4, #208	; 0xd0
 800affa:	e9c4 983c 	strd	r9, r8, [r4, #240]	; 0xf0
 800affe:	e9c4 763e 	strd	r7, r6, [r4, #248]	; 0xf8
 800b002:	f8c4 30ec 	str.w	r3, [r4, #236]	; 0xec
 800b006:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b00a:	bf00      	nop
 800b00c:	24001880 	.word	0x24001880
 800b010:	240019b8 	.word	0x240019b8
 800b014:	0800af05 	.word	0x0800af05
 800b018:	0800b0cd 	.word	0x0800b0cd
 800b01c:	0800b0f1 	.word	0x0800b0f1
 800b020:	0800b131 	.word	0x0800b131
 800b024:	0800b151 	.word	0x0800b151
 800b028:	00010009 	.word	0x00010009
 800b02c:	00020012 	.word	0x00020012

0800b030 <__sinit>:
 800b030:	b510      	push	{r4, lr}
 800b032:	4604      	mov	r4, r0
 800b034:	480a      	ldr	r0, [pc, #40]	; (800b060 <__sinit+0x30>)
 800b036:	f000 f8cf 	bl	800b1d8 <__retarget_lock_acquire_recursive>
 800b03a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b03c:	b923      	cbnz	r3, 800b048 <__sinit+0x18>
 800b03e:	4b09      	ldr	r3, [pc, #36]	; (800b064 <__sinit+0x34>)
 800b040:	4a09      	ldr	r2, [pc, #36]	; (800b068 <__sinit+0x38>)
 800b042:	681b      	ldr	r3, [r3, #0]
 800b044:	6362      	str	r2, [r4, #52]	; 0x34
 800b046:	b123      	cbz	r3, 800b052 <__sinit+0x22>
 800b048:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b04c:	4804      	ldr	r0, [pc, #16]	; (800b060 <__sinit+0x30>)
 800b04e:	f000 b8c5 	b.w	800b1dc <__retarget_lock_release_recursive>
 800b052:	f7ff ff83 	bl	800af5c <global_stdio_init.part.0>
 800b056:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b05a:	4801      	ldr	r0, [pc, #4]	; (800b060 <__sinit+0x30>)
 800b05c:	f000 b8be 	b.w	800b1dc <__retarget_lock_release_recursive>
 800b060:	240019c4 	.word	0x240019c4
 800b064:	240019b8 	.word	0x240019b8
 800b068:	0800af1d 	.word	0x0800af1d

0800b06c <__sfp_lock_acquire>:
 800b06c:	4801      	ldr	r0, [pc, #4]	; (800b074 <__sfp_lock_acquire+0x8>)
 800b06e:	f000 b8b3 	b.w	800b1d8 <__retarget_lock_acquire_recursive>
 800b072:	bf00      	nop
 800b074:	240019c4 	.word	0x240019c4

0800b078 <__sfp_lock_release>:
 800b078:	4801      	ldr	r0, [pc, #4]	; (800b080 <__sfp_lock_release+0x8>)
 800b07a:	f000 b8af 	b.w	800b1dc <__retarget_lock_release_recursive>
 800b07e:	bf00      	nop
 800b080:	240019c4 	.word	0x240019c4

0800b084 <_fwalk_sglue>:
 800b084:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b088:	4680      	mov	r8, r0
 800b08a:	460f      	mov	r7, r1
 800b08c:	4616      	mov	r6, r2
 800b08e:	f04f 0900 	mov.w	r9, #0
 800b092:	e9d6 5401 	ldrd	r5, r4, [r6, #4]
 800b096:	3d01      	subs	r5, #1
 800b098:	d411      	bmi.n	800b0be <_fwalk_sglue+0x3a>
 800b09a:	89a3      	ldrh	r3, [r4, #12]
 800b09c:	2b01      	cmp	r3, #1
 800b09e:	f105 35ff 	add.w	r5, r5, #4294967295
 800b0a2:	d908      	bls.n	800b0b6 <_fwalk_sglue+0x32>
 800b0a4:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
 800b0a8:	3301      	adds	r3, #1
 800b0aa:	4621      	mov	r1, r4
 800b0ac:	d003      	beq.n	800b0b6 <_fwalk_sglue+0x32>
 800b0ae:	4640      	mov	r0, r8
 800b0b0:	47b8      	blx	r7
 800b0b2:	ea49 0900 	orr.w	r9, r9, r0
 800b0b6:	1c6b      	adds	r3, r5, #1
 800b0b8:	f104 0468 	add.w	r4, r4, #104	; 0x68
 800b0bc:	d1ed      	bne.n	800b09a <_fwalk_sglue+0x16>
 800b0be:	6836      	ldr	r6, [r6, #0]
 800b0c0:	2e00      	cmp	r6, #0
 800b0c2:	d1e6      	bne.n	800b092 <_fwalk_sglue+0xe>
 800b0c4:	4648      	mov	r0, r9
 800b0c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b0ca:	bf00      	nop

0800b0cc <__sread>:
 800b0cc:	b510      	push	{r4, lr}
 800b0ce:	460c      	mov	r4, r1
 800b0d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b0d4:	f7fd f978 	bl	80083c8 <_read_r>
 800b0d8:	2800      	cmp	r0, #0
 800b0da:	db03      	blt.n	800b0e4 <__sread+0x18>
 800b0dc:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800b0de:	4403      	add	r3, r0
 800b0e0:	6523      	str	r3, [r4, #80]	; 0x50
 800b0e2:	bd10      	pop	{r4, pc}
 800b0e4:	89a3      	ldrh	r3, [r4, #12]
 800b0e6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b0ea:	81a3      	strh	r3, [r4, #12]
 800b0ec:	bd10      	pop	{r4, pc}
 800b0ee:	bf00      	nop

0800b0f0 <__swrite>:
 800b0f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b0f4:	460c      	mov	r4, r1
 800b0f6:	f9b1 100c 	ldrsh.w	r1, [r1, #12]
 800b0fa:	461f      	mov	r7, r3
 800b0fc:	05cb      	lsls	r3, r1, #23
 800b0fe:	4605      	mov	r5, r0
 800b100:	4616      	mov	r6, r2
 800b102:	d40b      	bmi.n	800b11c <__swrite+0x2c>
 800b104:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
 800b108:	81a1      	strh	r1, [r4, #12]
 800b10a:	463b      	mov	r3, r7
 800b10c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b110:	4632      	mov	r2, r6
 800b112:	4628      	mov	r0, r5
 800b114:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b118:	f7fd b974 	b.w	8008404 <_write_r>
 800b11c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b120:	2302      	movs	r3, #2
 800b122:	2200      	movs	r2, #0
 800b124:	f7fd f961 	bl	80083ea <_lseek_r>
 800b128:	f9b4 100c 	ldrsh.w	r1, [r4, #12]
 800b12c:	e7ea      	b.n	800b104 <__swrite+0x14>
 800b12e:	bf00      	nop

0800b130 <__sseek>:
 800b130:	b510      	push	{r4, lr}
 800b132:	460c      	mov	r4, r1
 800b134:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b138:	f7fd f957 	bl	80083ea <_lseek_r>
 800b13c:	89a3      	ldrh	r3, [r4, #12]
 800b13e:	1c42      	adds	r2, r0, #1
 800b140:	bf0e      	itee	eq
 800b142:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b146:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b14a:	6520      	strne	r0, [r4, #80]	; 0x50
 800b14c:	81a3      	strh	r3, [r4, #12]
 800b14e:	bd10      	pop	{r4, pc}

0800b150 <__sclose>:
 800b150:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b154:	f7fd b963 	b.w	800841e <_close_r>

0800b158 <strncpy>:
 800b158:	ea40 0301 	orr.w	r3, r0, r1
 800b15c:	079b      	lsls	r3, r3, #30
 800b15e:	b530      	push	{r4, r5, lr}
 800b160:	d101      	bne.n	800b166 <strncpy+0xe>
 800b162:	2a03      	cmp	r2, #3
 800b164:	d80f      	bhi.n	800b186 <strncpy+0x2e>
 800b166:	4684      	mov	ip, r0
 800b168:	f101 3eff 	add.w	lr, r1, #4294967295
 800b16c:	e007      	b.n	800b17e <strncpy+0x26>
 800b16e:	f81e 1f01 	ldrb.w	r1, [lr, #1]!
 800b172:	f803 1b01 	strb.w	r1, [r3], #1
 800b176:	1e54      	subs	r4, r2, #1
 800b178:	b1c1      	cbz	r1, 800b1ac <strncpy+0x54>
 800b17a:	469c      	mov	ip, r3
 800b17c:	4622      	mov	r2, r4
 800b17e:	4663      	mov	r3, ip
 800b180:	2a00      	cmp	r2, #0
 800b182:	d1f4      	bne.n	800b16e <strncpy+0x16>
 800b184:	bd30      	pop	{r4, r5, pc}
 800b186:	460b      	mov	r3, r1
 800b188:	4684      	mov	ip, r0
 800b18a:	4619      	mov	r1, r3
 800b18c:	f853 5b04 	ldr.w	r5, [r3], #4
 800b190:	f1a5 3401 	sub.w	r4, r5, #16843009	; 0x1010101
 800b194:	ea24 0405 	bic.w	r4, r4, r5
 800b198:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
 800b19c:	d1e4      	bne.n	800b168 <strncpy+0x10>
 800b19e:	3a04      	subs	r2, #4
 800b1a0:	2a03      	cmp	r2, #3
 800b1a2:	f84c 5b04 	str.w	r5, [ip], #4
 800b1a6:	4619      	mov	r1, r3
 800b1a8:	d8ef      	bhi.n	800b18a <strncpy+0x32>
 800b1aa:	e7dd      	b.n	800b168 <strncpy+0x10>
 800b1ac:	4494      	add	ip, r2
 800b1ae:	2c00      	cmp	r4, #0
 800b1b0:	d0e8      	beq.n	800b184 <strncpy+0x2c>
 800b1b2:	f803 1b01 	strb.w	r1, [r3], #1
 800b1b6:	4563      	cmp	r3, ip
 800b1b8:	d1fb      	bne.n	800b1b2 <strncpy+0x5a>
 800b1ba:	bd30      	pop	{r4, r5, pc}

0800b1bc <__locale_mb_cur_max>:
 800b1bc:	4b01      	ldr	r3, [pc, #4]	; (800b1c4 <__locale_mb_cur_max+0x8>)
 800b1be:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 800b1c2:	4770      	bx	lr
 800b1c4:	24000540 	.word	0x24000540

0800b1c8 <_localeconv_r>:
 800b1c8:	4800      	ldr	r0, [pc, #0]	; (800b1cc <_localeconv_r+0x4>)
 800b1ca:	4770      	bx	lr
 800b1cc:	24000630 	.word	0x24000630

0800b1d0 <__retarget_lock_init_recursive>:
 800b1d0:	4770      	bx	lr
 800b1d2:	bf00      	nop

0800b1d4 <__retarget_lock_close_recursive>:
 800b1d4:	4770      	bx	lr
 800b1d6:	bf00      	nop

0800b1d8 <__retarget_lock_acquire_recursive>:
 800b1d8:	4770      	bx	lr
 800b1da:	bf00      	nop

0800b1dc <__retarget_lock_release_recursive>:
 800b1dc:	4770      	bx	lr
 800b1de:	bf00      	nop

0800b1e0 <frexp>:
 800b1e0:	f8df c060 	ldr.w	ip, [pc, #96]	; 800b244 <frexp+0x64>
 800b1e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b1e6:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800b1ea:	2700      	movs	r7, #0
 800b1ec:	4563      	cmp	r3, ip
 800b1ee:	4604      	mov	r4, r0
 800b1f0:	460d      	mov	r5, r1
 800b1f2:	4616      	mov	r6, r2
 800b1f4:	6017      	str	r7, [r2, #0]
 800b1f6:	dc22      	bgt.n	800b23e <frexp+0x5e>
 800b1f8:	4684      	mov	ip, r0
 800b1fa:	ea53 0c0c 	orrs.w	ip, r3, ip
 800b1fe:	d01e      	beq.n	800b23e <frexp+0x5e>
 800b200:	f8df c044 	ldr.w	ip, [pc, #68]	; 800b248 <frexp+0x68>
 800b204:	ea01 0c0c 	and.w	ip, r1, ip
 800b208:	460a      	mov	r2, r1
 800b20a:	f1bc 0f00 	cmp.w	ip, #0
 800b20e:	d109      	bne.n	800b224 <frexp+0x44>
 800b210:	4b0e      	ldr	r3, [pc, #56]	; (800b24c <frexp+0x6c>)
 800b212:	2200      	movs	r2, #0
 800b214:	f7f5 fc1e 	bl	8000a54 <__aeabi_dmul>
 800b218:	f06f 0735 	mvn.w	r7, #53	; 0x35
 800b21c:	4604      	mov	r4, r0
 800b21e:	460a      	mov	r2, r1
 800b220:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800b224:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 800b228:	151b      	asrs	r3, r3, #20
 800b22a:	f422 02e0 	bic.w	r2, r2, #7340032	; 0x700000
 800b22e:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800b232:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 800b236:	443b      	add	r3, r7
 800b238:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
 800b23c:	6033      	str	r3, [r6, #0]
 800b23e:	4620      	mov	r0, r4
 800b240:	4629      	mov	r1, r5
 800b242:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b244:	7fefffff 	.word	0x7fefffff
 800b248:	7ff00000 	.word	0x7ff00000
 800b24c:	43500000 	.word	0x43500000

0800b250 <quorem>:
 800b250:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b254:	6903      	ldr	r3, [r0, #16]
 800b256:	690c      	ldr	r4, [r1, #16]
 800b258:	42a3      	cmp	r3, r4
 800b25a:	b083      	sub	sp, #12
 800b25c:	f2c0 8088 	blt.w	800b370 <quorem+0x120>
 800b260:	3c01      	subs	r4, #1
 800b262:	f101 0514 	add.w	r5, r1, #20
 800b266:	00a3      	lsls	r3, r4, #2
 800b268:	f100 0814 	add.w	r8, r0, #20
 800b26c:	9300      	str	r3, [sp, #0]
 800b26e:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 800b272:	f858 2024 	ldr.w	r2, [r8, r4, lsl #2]
 800b276:	3301      	adds	r3, #1
 800b278:	468a      	mov	sl, r1
 800b27a:	429a      	cmp	r2, r3
 800b27c:	eb08 0184 	add.w	r1, r8, r4, lsl #2
 800b280:	4681      	mov	r9, r0
 800b282:	eb05 0784 	add.w	r7, r5, r4, lsl #2
 800b286:	9101      	str	r1, [sp, #4]
 800b288:	fbb2 f6f3 	udiv	r6, r2, r3
 800b28c:	d33a      	bcc.n	800b304 <quorem+0xb4>
 800b28e:	f04f 0c00 	mov.w	ip, #0
 800b292:	46ae      	mov	lr, r5
 800b294:	4640      	mov	r0, r8
 800b296:	4662      	mov	r2, ip
 800b298:	4663      	mov	r3, ip
 800b29a:	f85e bb04 	ldr.w	fp, [lr], #4
 800b29e:	6801      	ldr	r1, [r0, #0]
 800b2a0:	fa1f fc8b 	uxth.w	ip, fp
 800b2a4:	fb06 330c 	mla	r3, r6, ip, r3
 800b2a8:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 800b2ac:	ea4f 4b1b 	mov.w	fp, fp, lsr #16
 800b2b0:	fb06 cc0b 	mla	ip, r6, fp, ip
 800b2b4:	b29b      	uxth	r3, r3
 800b2b6:	1ad3      	subs	r3, r2, r3
 800b2b8:	fa1f f28c 	uxth.w	r2, ip
 800b2bc:	fa13 f381 	uxtah	r3, r3, r1
 800b2c0:	ebc2 4211 	rsb	r2, r2, r1, lsr #16
 800b2c4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b2c8:	b29b      	uxth	r3, r3
 800b2ca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b2ce:	4577      	cmp	r7, lr
 800b2d0:	f840 3b04 	str.w	r3, [r0], #4
 800b2d4:	ea4f 4222 	mov.w	r2, r2, asr #16
 800b2d8:	ea4f 431c 	mov.w	r3, ip, lsr #16
 800b2dc:	d2dd      	bcs.n	800b29a <quorem+0x4a>
 800b2de:	9b00      	ldr	r3, [sp, #0]
 800b2e0:	f858 3003 	ldr.w	r3, [r8, r3]
 800b2e4:	b973      	cbnz	r3, 800b304 <quorem+0xb4>
 800b2e6:	9b01      	ldr	r3, [sp, #4]
 800b2e8:	3b04      	subs	r3, #4
 800b2ea:	4598      	cmp	r8, r3
 800b2ec:	d304      	bcc.n	800b2f8 <quorem+0xa8>
 800b2ee:	e007      	b.n	800b300 <quorem+0xb0>
 800b2f0:	4598      	cmp	r8, r3
 800b2f2:	f104 34ff 	add.w	r4, r4, #4294967295
 800b2f6:	d203      	bcs.n	800b300 <quorem+0xb0>
 800b2f8:	f853 2904 	ldr.w	r2, [r3], #-4
 800b2fc:	2a00      	cmp	r2, #0
 800b2fe:	d0f7      	beq.n	800b2f0 <quorem+0xa0>
 800b300:	f8c9 4010 	str.w	r4, [r9, #16]
 800b304:	4651      	mov	r1, sl
 800b306:	4648      	mov	r0, r9
 800b308:	f001 fb82 	bl	800ca10 <__mcmp>
 800b30c:	2800      	cmp	r0, #0
 800b30e:	db2b      	blt.n	800b368 <quorem+0x118>
 800b310:	3601      	adds	r6, #1
 800b312:	4641      	mov	r1, r8
 800b314:	2300      	movs	r3, #0
 800b316:	f855 0b04 	ldr.w	r0, [r5], #4
 800b31a:	f8d1 c000 	ldr.w	ip, [r1]
 800b31e:	b282      	uxth	r2, r0
 800b320:	1a9a      	subs	r2, r3, r2
 800b322:	0c03      	lsrs	r3, r0, #16
 800b324:	fa12 f28c 	uxtah	r2, r2, ip
 800b328:	ebc3 431c 	rsb	r3, r3, ip, lsr #16
 800b32c:	eb03 4322 	add.w	r3, r3, r2, asr #16
 800b330:	b292      	uxth	r2, r2
 800b332:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800b336:	42af      	cmp	r7, r5
 800b338:	f841 2b04 	str.w	r2, [r1], #4
 800b33c:	ea4f 4323 	mov.w	r3, r3, asr #16
 800b340:	d2e9      	bcs.n	800b316 <quorem+0xc6>
 800b342:	f858 2024 	ldr.w	r2, [r8, r4, lsl #2]
 800b346:	eb08 0384 	add.w	r3, r8, r4, lsl #2
 800b34a:	b96a      	cbnz	r2, 800b368 <quorem+0x118>
 800b34c:	3b04      	subs	r3, #4
 800b34e:	4598      	cmp	r8, r3
 800b350:	d304      	bcc.n	800b35c <quorem+0x10c>
 800b352:	e007      	b.n	800b364 <quorem+0x114>
 800b354:	4598      	cmp	r8, r3
 800b356:	f104 34ff 	add.w	r4, r4, #4294967295
 800b35a:	d203      	bcs.n	800b364 <quorem+0x114>
 800b35c:	f853 2904 	ldr.w	r2, [r3], #-4
 800b360:	2a00      	cmp	r2, #0
 800b362:	d0f7      	beq.n	800b354 <quorem+0x104>
 800b364:	f8c9 4010 	str.w	r4, [r9, #16]
 800b368:	4630      	mov	r0, r6
 800b36a:	b003      	add	sp, #12
 800b36c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b370:	2000      	movs	r0, #0
 800b372:	b003      	add	sp, #12
 800b374:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b378 <_dtoa_r>:
 800b378:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b37c:	6b81      	ldr	r1, [r0, #56]	; 0x38
 800b37e:	b099      	sub	sp, #100	; 0x64
 800b380:	4690      	mov	r8, r2
 800b382:	4699      	mov	r9, r3
 800b384:	e9cd 8904 	strd	r8, r9, [sp, #16]
 800b388:	9d25      	ldr	r5, [sp, #148]	; 0x94
 800b38a:	4604      	mov	r4, r0
 800b38c:	b141      	cbz	r1, 800b3a0 <_dtoa_r+0x28>
 800b38e:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800b390:	604a      	str	r2, [r1, #4]
 800b392:	2301      	movs	r3, #1
 800b394:	4093      	lsls	r3, r2
 800b396:	608b      	str	r3, [r1, #8]
 800b398:	f001 f8dc 	bl	800c554 <_Bfree>
 800b39c:	2300      	movs	r3, #0
 800b39e:	63a3      	str	r3, [r4, #56]	; 0x38
 800b3a0:	f1b9 0a00 	subs.w	sl, r9, #0
 800b3a4:	bfb4      	ite	lt
 800b3a6:	2301      	movlt	r3, #1
 800b3a8:	2300      	movge	r3, #0
 800b3aa:	602b      	str	r3, [r5, #0]
 800b3ac:	4b76      	ldr	r3, [pc, #472]	; (800b588 <_dtoa_r+0x210>)
 800b3ae:	bfbc      	itt	lt
 800b3b0:	f02a 4a00 	biclt.w	sl, sl, #2147483648	; 0x80000000
 800b3b4:	f8cd a014 	strlt.w	sl, [sp, #20]
 800b3b8:	ea33 030a 	bics.w	r3, r3, sl
 800b3bc:	f000 80ab 	beq.w	800b516 <_dtoa_r+0x19e>
 800b3c0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b3c4:	4610      	mov	r0, r2
 800b3c6:	4619      	mov	r1, r3
 800b3c8:	2200      	movs	r2, #0
 800b3ca:	2300      	movs	r3, #0
 800b3cc:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800b3d0:	f7f5 fda8 	bl	8000f24 <__aeabi_dcmpeq>
 800b3d4:	4607      	mov	r7, r0
 800b3d6:	b178      	cbz	r0, 800b3f8 <_dtoa_r+0x80>
 800b3d8:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800b3da:	2301      	movs	r3, #1
 800b3dc:	6013      	str	r3, [r2, #0]
 800b3de:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800b3e0:	2b00      	cmp	r3, #0
 800b3e2:	f000 83ae 	beq.w	800bb42 <_dtoa_r+0x7ca>
 800b3e6:	4b69      	ldr	r3, [pc, #420]	; (800b58c <_dtoa_r+0x214>)
 800b3e8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800b3ea:	6013      	str	r3, [r2, #0]
 800b3ec:	3b01      	subs	r3, #1
 800b3ee:	9303      	str	r3, [sp, #12]
 800b3f0:	9803      	ldr	r0, [sp, #12]
 800b3f2:	b019      	add	sp, #100	; 0x64
 800b3f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b3f8:	ab16      	add	r3, sp, #88	; 0x58
 800b3fa:	9301      	str	r3, [sp, #4]
 800b3fc:	ab17      	add	r3, sp, #92	; 0x5c
 800b3fe:	9300      	str	r3, [sp, #0]
 800b400:	4620      	mov	r0, r4
 800b402:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800b406:	f001 fbcd 	bl	800cba4 <__d2b>
 800b40a:	ea5f 561a 	movs.w	r6, sl, lsr #20
 800b40e:	4605      	mov	r5, r0
 800b410:	f040 8097 	bne.w	800b542 <_dtoa_r+0x1ca>
 800b414:	e9dd 7616 	ldrd	r7, r6, [sp, #88]	; 0x58
 800b418:	443e      	add	r6, r7
 800b41a:	f206 4332 	addw	r3, r6, #1074	; 0x432
 800b41e:	2b20      	cmp	r3, #32
 800b420:	f340 83a6 	ble.w	800bb70 <_dtoa_r+0x7f8>
 800b424:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 800b428:	fa0a fa03 	lsl.w	sl, sl, r3
 800b42c:	f206 4312 	addw	r3, r6, #1042	; 0x412
 800b430:	fa28 f003 	lsr.w	r0, r8, r3
 800b434:	ea4a 0000 	orr.w	r0, sl, r0
 800b438:	f7f5 fa92 	bl	8000960 <__aeabi_ui2d>
 800b43c:	2301      	movs	r3, #1
 800b43e:	3e01      	subs	r6, #1
 800b440:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800b444:	930f      	str	r3, [sp, #60]	; 0x3c
 800b446:	4b52      	ldr	r3, [pc, #328]	; (800b590 <_dtoa_r+0x218>)
 800b448:	2200      	movs	r2, #0
 800b44a:	f7f5 f94b 	bl	80006e4 <__aeabi_dsub>
 800b44e:	a348      	add	r3, pc, #288	; (adr r3, 800b570 <_dtoa_r+0x1f8>)
 800b450:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b454:	f7f5 fafe 	bl	8000a54 <__aeabi_dmul>
 800b458:	a347      	add	r3, pc, #284	; (adr r3, 800b578 <_dtoa_r+0x200>)
 800b45a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b45e:	f7f5 f943 	bl	80006e8 <__adddf3>
 800b462:	4680      	mov	r8, r0
 800b464:	4630      	mov	r0, r6
 800b466:	4689      	mov	r9, r1
 800b468:	f7f5 fa8a 	bl	8000980 <__aeabi_i2d>
 800b46c:	a344      	add	r3, pc, #272	; (adr r3, 800b580 <_dtoa_r+0x208>)
 800b46e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b472:	f7f5 faef 	bl	8000a54 <__aeabi_dmul>
 800b476:	4602      	mov	r2, r0
 800b478:	460b      	mov	r3, r1
 800b47a:	4640      	mov	r0, r8
 800b47c:	4649      	mov	r1, r9
 800b47e:	f7f5 f933 	bl	80006e8 <__adddf3>
 800b482:	4680      	mov	r8, r0
 800b484:	4689      	mov	r9, r1
 800b486:	f7f5 fd95 	bl	8000fb4 <__aeabi_d2iz>
 800b48a:	2200      	movs	r2, #0
 800b48c:	4683      	mov	fp, r0
 800b48e:	2300      	movs	r3, #0
 800b490:	4640      	mov	r0, r8
 800b492:	4649      	mov	r1, r9
 800b494:	f7f5 fd50 	bl	8000f38 <__aeabi_dcmplt>
 800b498:	2800      	cmp	r0, #0
 800b49a:	f040 8345 	bne.w	800bb28 <_dtoa_r+0x7b0>
 800b49e:	f1bb 0f16 	cmp.w	fp, #22
 800b4a2:	f200 8334 	bhi.w	800bb0e <_dtoa_r+0x796>
 800b4a6:	4b3b      	ldr	r3, [pc, #236]	; (800b594 <_dtoa_r+0x21c>)
 800b4a8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800b4ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4b0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800b4b4:	f7f5 fd40 	bl	8000f38 <__aeabi_dcmplt>
 800b4b8:	2800      	cmp	r0, #0
 800b4ba:	d071      	beq.n	800b5a0 <_dtoa_r+0x228>
 800b4bc:	2300      	movs	r3, #0
 800b4be:	1bbf      	subs	r7, r7, r6
 800b4c0:	930e      	str	r3, [sp, #56]	; 0x38
 800b4c2:	1e7b      	subs	r3, r7, #1
 800b4c4:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b4c8:	9306      	str	r3, [sp, #24]
 800b4ca:	f100 8327 	bmi.w	800bb1c <_dtoa_r+0x7a4>
 800b4ce:	2300      	movs	r3, #0
 800b4d0:	9309      	str	r3, [sp, #36]	; 0x24
 800b4d2:	f1bb 0f00 	cmp.w	fp, #0
 800b4d6:	da6a      	bge.n	800b5ae <_dtoa_r+0x236>
 800b4d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b4da:	f8cd b01c 	str.w	fp, [sp, #28]
 800b4de:	eba3 030b 	sub.w	r3, r3, fp
 800b4e2:	9309      	str	r3, [sp, #36]	; 0x24
 800b4e4:	f1cb 0300 	rsb	r3, fp, #0
 800b4e8:	930d      	str	r3, [sp, #52]	; 0x34
 800b4ea:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b4ec:	2b09      	cmp	r3, #9
 800b4ee:	f04f 0b00 	mov.w	fp, #0
 800b4f2:	d865      	bhi.n	800b5c0 <_dtoa_r+0x248>
 800b4f4:	2b05      	cmp	r3, #5
 800b4f6:	f340 8339 	ble.w	800bb6c <_dtoa_r+0x7f4>
 800b4fa:	3b04      	subs	r3, #4
 800b4fc:	9322      	str	r3, [sp, #136]	; 0x88
 800b4fe:	2600      	movs	r6, #0
 800b500:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b502:	3b02      	subs	r3, #2
 800b504:	2b03      	cmp	r3, #3
 800b506:	f200 8667 	bhi.w	800c1d8 <_dtoa_r+0xe60>
 800b50a:	e8df f013 	tbh	[pc, r3, lsl #1]
 800b50e:	044e      	.short	0x044e
 800b510:	0442044b 	.word	0x0442044b
 800b514:	0425      	.short	0x0425
 800b516:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800b518:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800b51c:	f242 730f 	movw	r3, #9999	; 0x270f
 800b520:	ea5a 0a08 	orrs.w	sl, sl, r8
 800b524:	6013      	str	r3, [r2, #0]
 800b526:	d11a      	bne.n	800b55e <_dtoa_r+0x1e6>
 800b528:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800b52a:	2b00      	cmp	r3, #0
 800b52c:	f000 8663 	beq.w	800c1f6 <_dtoa_r+0xe7e>
 800b530:	4b19      	ldr	r3, [pc, #100]	; (800b598 <_dtoa_r+0x220>)
 800b532:	9303      	str	r3, [sp, #12]
 800b534:	3308      	adds	r3, #8
 800b536:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800b538:	9803      	ldr	r0, [sp, #12]
 800b53a:	6013      	str	r3, [r2, #0]
 800b53c:	b019      	add	sp, #100	; 0x64
 800b53e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b542:	e9dd 120a 	ldrd	r1, r2, [sp, #40]	; 0x28
 800b546:	f3c2 0313 	ubfx	r3, r2, #0, #20
 800b54a:	4608      	mov	r0, r1
 800b54c:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800b550:	970f      	str	r7, [sp, #60]	; 0x3c
 800b552:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
 800b556:	9f16      	ldr	r7, [sp, #88]	; 0x58
 800b558:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800b55c:	e773      	b.n	800b446 <_dtoa_r+0xce>
 800b55e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800b560:	2b00      	cmp	r3, #0
 800b562:	f040 83db 	bne.w	800bd1c <_dtoa_r+0x9a4>
 800b566:	4b0d      	ldr	r3, [pc, #52]	; (800b59c <_dtoa_r+0x224>)
 800b568:	9303      	str	r3, [sp, #12]
 800b56a:	e741      	b.n	800b3f0 <_dtoa_r+0x78>
 800b56c:	f3af 8000 	nop.w
 800b570:	636f4361 	.word	0x636f4361
 800b574:	3fd287a7 	.word	0x3fd287a7
 800b578:	8b60c8b3 	.word	0x8b60c8b3
 800b57c:	3fc68a28 	.word	0x3fc68a28
 800b580:	509f79fb 	.word	0x509f79fb
 800b584:	3fd34413 	.word	0x3fd34413
 800b588:	7ff00000 	.word	0x7ff00000
 800b58c:	0800f671 	.word	0x0800f671
 800b590:	3ff80000 	.word	0x3ff80000
 800b594:	0800f7e0 	.word	0x0800f7e0
 800b598:	0800f6dc 	.word	0x0800f6dc
 800b59c:	0800f6e8 	.word	0x0800f6e8
 800b5a0:	1bbf      	subs	r7, r7, r6
 800b5a2:	1e7b      	subs	r3, r7, #1
 800b5a4:	9306      	str	r3, [sp, #24]
 800b5a6:	f100 847e 	bmi.w	800bea6 <_dtoa_r+0xb2e>
 800b5aa:	900e      	str	r0, [sp, #56]	; 0x38
 800b5ac:	9009      	str	r0, [sp, #36]	; 0x24
 800b5ae:	9b06      	ldr	r3, [sp, #24]
 800b5b0:	445b      	add	r3, fp
 800b5b2:	e9cd 3b06 	strd	r3, fp, [sp, #24]
 800b5b6:	2300      	movs	r3, #0
 800b5b8:	930d      	str	r3, [sp, #52]	; 0x34
 800b5ba:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b5bc:	2b09      	cmp	r3, #9
 800b5be:	d999      	bls.n	800b4f4 <_dtoa_r+0x17c>
 800b5c0:	2300      	movs	r3, #0
 800b5c2:	e9cd 3322 	strd	r3, r3, [sp, #136]	; 0x88
 800b5c6:	2601      	movs	r6, #1
 800b5c8:	f04f 33ff 	mov.w	r3, #4294967295
 800b5cc:	960c      	str	r6, [sp, #48]	; 0x30
 800b5ce:	9308      	str	r3, [sp, #32]
 800b5d0:	9b08      	ldr	r3, [sp, #32]
 800b5d2:	9312      	str	r3, [sp, #72]	; 0x48
 800b5d4:	2100      	movs	r1, #0
 800b5d6:	63e1      	str	r1, [r4, #60]	; 0x3c
 800b5d8:	4620      	mov	r0, r4
 800b5da:	f000 ff95 	bl	800c508 <_Balloc>
 800b5de:	9003      	str	r0, [sp, #12]
 800b5e0:	2800      	cmp	r0, #0
 800b5e2:	f000 8601 	beq.w	800c1e8 <_dtoa_r+0xe70>
 800b5e6:	9b03      	ldr	r3, [sp, #12]
 800b5e8:	63a3      	str	r3, [r4, #56]	; 0x38
 800b5ea:	9b08      	ldr	r3, [sp, #32]
 800b5ec:	2b0e      	cmp	r3, #14
 800b5ee:	f200 8113 	bhi.w	800b818 <_dtoa_r+0x4a0>
 800b5f2:	2e00      	cmp	r6, #0
 800b5f4:	f000 8110 	beq.w	800b818 <_dtoa_r+0x4a0>
 800b5f8:	9907      	ldr	r1, [sp, #28]
 800b5fa:	2900      	cmp	r1, #0
 800b5fc:	f340 8455 	ble.w	800beaa <_dtoa_r+0xb32>
 800b600:	4bae      	ldr	r3, [pc, #696]	; (800b8bc <_dtoa_r+0x544>)
 800b602:	f001 020f 	and.w	r2, r1, #15
 800b606:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b60a:	ea4f 1821 	mov.w	r8, r1, asr #4
 800b60e:	05c9      	lsls	r1, r1, #23
 800b610:	e9d3 6700 	ldrd	r6, r7, [r3]
 800b614:	f140 8411 	bpl.w	800be3a <_dtoa_r+0xac2>
 800b618:	4ba9      	ldr	r3, [pc, #676]	; (800b8c0 <_dtoa_r+0x548>)
 800b61a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800b61e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b622:	f7f5 fb41 	bl	8000ca8 <__aeabi_ddiv>
 800b626:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800b62a:	f008 080f 	and.w	r8, r8, #15
 800b62e:	f04f 0a03 	mov.w	sl, #3
 800b632:	f1b8 0f00 	cmp.w	r8, #0
 800b636:	d013      	beq.n	800b660 <_dtoa_r+0x2e8>
 800b638:	f8df 9284 	ldr.w	r9, [pc, #644]	; 800b8c0 <_dtoa_r+0x548>
 800b63c:	f018 0f01 	tst.w	r8, #1
 800b640:	d009      	beq.n	800b656 <_dtoa_r+0x2de>
 800b642:	4630      	mov	r0, r6
 800b644:	4639      	mov	r1, r7
 800b646:	e9d9 2300 	ldrd	r2, r3, [r9]
 800b64a:	f7f5 fa03 	bl	8000a54 <__aeabi_dmul>
 800b64e:	f10a 0a01 	add.w	sl, sl, #1
 800b652:	4606      	mov	r6, r0
 800b654:	460f      	mov	r7, r1
 800b656:	ea5f 0868 	movs.w	r8, r8, asr #1
 800b65a:	f109 0908 	add.w	r9, r9, #8
 800b65e:	d1ed      	bne.n	800b63c <_dtoa_r+0x2c4>
 800b660:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b664:	4632      	mov	r2, r6
 800b666:	463b      	mov	r3, r7
 800b668:	f7f5 fb1e 	bl	8000ca8 <__aeabi_ddiv>
 800b66c:	4680      	mov	r8, r0
 800b66e:	4689      	mov	r9, r1
 800b670:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b672:	b143      	cbz	r3, 800b686 <_dtoa_r+0x30e>
 800b674:	4b93      	ldr	r3, [pc, #588]	; (800b8c4 <_dtoa_r+0x54c>)
 800b676:	2200      	movs	r2, #0
 800b678:	4640      	mov	r0, r8
 800b67a:	4649      	mov	r1, r9
 800b67c:	f7f5 fc5c 	bl	8000f38 <__aeabi_dcmplt>
 800b680:	2800      	cmp	r0, #0
 800b682:	f040 852a 	bne.w	800c0da <_dtoa_r+0xd62>
 800b686:	4650      	mov	r0, sl
 800b688:	f7f5 f97a 	bl	8000980 <__aeabi_i2d>
 800b68c:	4642      	mov	r2, r8
 800b68e:	464b      	mov	r3, r9
 800b690:	f7f5 f9e0 	bl	8000a54 <__aeabi_dmul>
 800b694:	4b8c      	ldr	r3, [pc, #560]	; (800b8c8 <_dtoa_r+0x550>)
 800b696:	2200      	movs	r2, #0
 800b698:	f7f5 f826 	bl	80006e8 <__adddf3>
 800b69c:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800b6a0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800b6a4:	9311      	str	r3, [sp, #68]	; 0x44
 800b6a6:	9b08      	ldr	r3, [sp, #32]
 800b6a8:	2b00      	cmp	r3, #0
 800b6aa:	f000 8099 	beq.w	800b7e0 <_dtoa_r+0x468>
 800b6ae:	9b07      	ldr	r3, [sp, #28]
 800b6b0:	9314      	str	r3, [sp, #80]	; 0x50
 800b6b2:	9b08      	ldr	r3, [sp, #32]
 800b6b4:	9313      	str	r3, [sp, #76]	; 0x4c
 800b6b6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b6b8:	2b00      	cmp	r3, #0
 800b6ba:	f000 84a5 	beq.w	800c008 <_dtoa_r+0xc90>
 800b6be:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b6c0:	4b7e      	ldr	r3, [pc, #504]	; (800b8bc <_dtoa_r+0x544>)
 800b6c2:	4982      	ldr	r1, [pc, #520]	; (800b8cc <_dtoa_r+0x554>)
 800b6c4:	9e03      	ldr	r6, [sp, #12]
 800b6c6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b6ca:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b6ce:	2000      	movs	r0, #0
 800b6d0:	f7f5 faea 	bl	8000ca8 <__aeabi_ddiv>
 800b6d4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800b6d8:	f7f5 f804 	bl	80006e4 <__aeabi_dsub>
 800b6dc:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800b6e0:	4649      	mov	r1, r9
 800b6e2:	4640      	mov	r0, r8
 800b6e4:	f7f5 fc66 	bl	8000fb4 <__aeabi_d2iz>
 800b6e8:	4607      	mov	r7, r0
 800b6ea:	f7f5 f949 	bl	8000980 <__aeabi_i2d>
 800b6ee:	4602      	mov	r2, r0
 800b6f0:	460b      	mov	r3, r1
 800b6f2:	4640      	mov	r0, r8
 800b6f4:	4649      	mov	r1, r9
 800b6f6:	f7f4 fff5 	bl	80006e4 <__aeabi_dsub>
 800b6fa:	3730      	adds	r7, #48	; 0x30
 800b6fc:	4680      	mov	r8, r0
 800b6fe:	4689      	mov	r9, r1
 800b700:	4602      	mov	r2, r0
 800b702:	460b      	mov	r3, r1
 800b704:	f806 7b01 	strb.w	r7, [r6], #1
 800b708:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b70c:	f7f5 fc32 	bl	8000f74 <__aeabi_dcmpgt>
 800b710:	2800      	cmp	r0, #0
 800b712:	f040 8527 	bne.w	800c164 <_dtoa_r+0xdec>
 800b716:	f8cd b054 	str.w	fp, [sp, #84]	; 0x54
 800b71a:	2700      	movs	r7, #0
 800b71c:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
 800b720:	9510      	str	r5, [sp, #64]	; 0x40
 800b722:	9d13      	ldr	r5, [sp, #76]	; 0x4c
 800b724:	9413      	str	r4, [sp, #76]	; 0x4c
 800b726:	e02a      	b.n	800b77e <_dtoa_r+0x406>
 800b728:	3701      	adds	r7, #1
 800b72a:	42af      	cmp	r7, r5
 800b72c:	f280 852a 	bge.w	800c184 <_dtoa_r+0xe0c>
 800b730:	4b67      	ldr	r3, [pc, #412]	; (800b8d0 <_dtoa_r+0x558>)
 800b732:	4650      	mov	r0, sl
 800b734:	4659      	mov	r1, fp
 800b736:	2200      	movs	r2, #0
 800b738:	f7f5 f98c 	bl	8000a54 <__aeabi_dmul>
 800b73c:	4b64      	ldr	r3, [pc, #400]	; (800b8d0 <_dtoa_r+0x558>)
 800b73e:	2200      	movs	r2, #0
 800b740:	4682      	mov	sl, r0
 800b742:	468b      	mov	fp, r1
 800b744:	4640      	mov	r0, r8
 800b746:	4649      	mov	r1, r9
 800b748:	f7f5 f984 	bl	8000a54 <__aeabi_dmul>
 800b74c:	4689      	mov	r9, r1
 800b74e:	4680      	mov	r8, r0
 800b750:	f7f5 fc30 	bl	8000fb4 <__aeabi_d2iz>
 800b754:	4604      	mov	r4, r0
 800b756:	f7f5 f913 	bl	8000980 <__aeabi_i2d>
 800b75a:	4602      	mov	r2, r0
 800b75c:	460b      	mov	r3, r1
 800b75e:	4640      	mov	r0, r8
 800b760:	4649      	mov	r1, r9
 800b762:	f7f4 ffbf 	bl	80006e4 <__aeabi_dsub>
 800b766:	3430      	adds	r4, #48	; 0x30
 800b768:	f806 4b01 	strb.w	r4, [r6], #1
 800b76c:	4652      	mov	r2, sl
 800b76e:	465b      	mov	r3, fp
 800b770:	4680      	mov	r8, r0
 800b772:	4689      	mov	r9, r1
 800b774:	f7f5 fbe0 	bl	8000f38 <__aeabi_dcmplt>
 800b778:	2800      	cmp	r0, #0
 800b77a:	f040 84f1 	bne.w	800c160 <_dtoa_r+0xde8>
 800b77e:	4642      	mov	r2, r8
 800b780:	464b      	mov	r3, r9
 800b782:	4950      	ldr	r1, [pc, #320]	; (800b8c4 <_dtoa_r+0x54c>)
 800b784:	2000      	movs	r0, #0
 800b786:	f7f4 ffad 	bl	80006e4 <__aeabi_dsub>
 800b78a:	4652      	mov	r2, sl
 800b78c:	465b      	mov	r3, fp
 800b78e:	f7f5 fbd3 	bl	8000f38 <__aeabi_dcmplt>
 800b792:	2800      	cmp	r0, #0
 800b794:	d0c8      	beq.n	800b728 <_dtoa_r+0x3b0>
 800b796:	e9dd 4313 	ldrd	r4, r3, [sp, #76]	; 0x4c
 800b79a:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800b79c:	9a03      	ldr	r2, [sp, #12]
 800b79e:	9307      	str	r3, [sp, #28]
 800b7a0:	e002      	b.n	800b7a8 <_dtoa_r+0x430>
 800b7a2:	42b2      	cmp	r2, r6
 800b7a4:	f000 84c6 	beq.w	800c134 <_dtoa_r+0xdbc>
 800b7a8:	46b1      	mov	r9, r6
 800b7aa:	f816 3d01 	ldrb.w	r3, [r6, #-1]!
 800b7ae:	2b39      	cmp	r3, #57	; 0x39
 800b7b0:	d0f7      	beq.n	800b7a2 <_dtoa_r+0x42a>
 800b7b2:	3301      	adds	r3, #1
 800b7b4:	b2db      	uxtb	r3, r3
 800b7b6:	7033      	strb	r3, [r6, #0]
 800b7b8:	9b07      	ldr	r3, [sp, #28]
 800b7ba:	3301      	adds	r3, #1
 800b7bc:	9307      	str	r3, [sp, #28]
 800b7be:	e192      	b.n	800bae6 <_dtoa_r+0x76e>
 800b7c0:	4650      	mov	r0, sl
 800b7c2:	f7f5 f8dd 	bl	8000980 <__aeabi_i2d>
 800b7c6:	4642      	mov	r2, r8
 800b7c8:	464b      	mov	r3, r9
 800b7ca:	f7f5 f943 	bl	8000a54 <__aeabi_dmul>
 800b7ce:	4b3e      	ldr	r3, [pc, #248]	; (800b8c8 <_dtoa_r+0x550>)
 800b7d0:	2200      	movs	r2, #0
 800b7d2:	f7f4 ff89 	bl	80006e8 <__adddf3>
 800b7d6:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800b7da:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800b7de:	9311      	str	r3, [sp, #68]	; 0x44
 800b7e0:	4b3c      	ldr	r3, [pc, #240]	; (800b8d4 <_dtoa_r+0x55c>)
 800b7e2:	4640      	mov	r0, r8
 800b7e4:	4649      	mov	r1, r9
 800b7e6:	2200      	movs	r2, #0
 800b7e8:	f7f4 ff7c 	bl	80006e4 <__aeabi_dsub>
 800b7ec:	e9dd 8910 	ldrd	r8, r9, [sp, #64]	; 0x40
 800b7f0:	4642      	mov	r2, r8
 800b7f2:	464b      	mov	r3, r9
 800b7f4:	4606      	mov	r6, r0
 800b7f6:	460f      	mov	r7, r1
 800b7f8:	f7f5 fbbc 	bl	8000f74 <__aeabi_dcmpgt>
 800b7fc:	4682      	mov	sl, r0
 800b7fe:	2800      	cmp	r0, #0
 800b800:	f040 84a8 	bne.w	800c154 <_dtoa_r+0xddc>
 800b804:	4642      	mov	r2, r8
 800b806:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800b80a:	4630      	mov	r0, r6
 800b80c:	4639      	mov	r1, r7
 800b80e:	f7f5 fb93 	bl	8000f38 <__aeabi_dcmplt>
 800b812:	2800      	cmp	r0, #0
 800b814:	f040 8345 	bne.w	800bea2 <_dtoa_r+0xb2a>
 800b818:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b81a:	2b00      	cmp	r3, #0
 800b81c:	f2c0 808c 	blt.w	800b938 <_dtoa_r+0x5c0>
 800b820:	9a07      	ldr	r2, [sp, #28]
 800b822:	2a0e      	cmp	r2, #14
 800b824:	f300 8088 	bgt.w	800b938 <_dtoa_r+0x5c0>
 800b828:	4b24      	ldr	r3, [pc, #144]	; (800b8bc <_dtoa_r+0x544>)
 800b82a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b82e:	e9d3 ab00 	ldrd	sl, fp, [r3]
 800b832:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800b834:	2b00      	cmp	r3, #0
 800b836:	da1b      	bge.n	800b870 <_dtoa_r+0x4f8>
 800b838:	9b08      	ldr	r3, [sp, #32]
 800b83a:	2b00      	cmp	r3, #0
 800b83c:	dc18      	bgt.n	800b870 <_dtoa_r+0x4f8>
 800b83e:	f040 832e 	bne.w	800be9e <_dtoa_r+0xb26>
 800b842:	4b24      	ldr	r3, [pc, #144]	; (800b8d4 <_dtoa_r+0x55c>)
 800b844:	4650      	mov	r0, sl
 800b846:	2200      	movs	r2, #0
 800b848:	4659      	mov	r1, fp
 800b84a:	f7f5 f903 	bl	8000a54 <__aeabi_dmul>
 800b84e:	4602      	mov	r2, r0
 800b850:	460b      	mov	r3, r1
 800b852:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800b856:	f7f5 fb79 	bl	8000f4c <__aeabi_dcmple>
 800b85a:	f8dd a020 	ldr.w	sl, [sp, #32]
 800b85e:	4656      	mov	r6, sl
 800b860:	2800      	cmp	r0, #0
 800b862:	f000 82b9 	beq.w	800bdd8 <_dtoa_r+0xa60>
 800b866:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800b868:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800b86c:	43df      	mvns	r7, r3
 800b86e:	e2bb      	b.n	800bde8 <_dtoa_r+0xa70>
 800b870:	e9dd 780a 	ldrd	r7, r8, [sp, #40]	; 0x28
 800b874:	4652      	mov	r2, sl
 800b876:	465b      	mov	r3, fp
 800b878:	4638      	mov	r0, r7
 800b87a:	4641      	mov	r1, r8
 800b87c:	f7f5 fa14 	bl	8000ca8 <__aeabi_ddiv>
 800b880:	f7f5 fb98 	bl	8000fb4 <__aeabi_d2iz>
 800b884:	4681      	mov	r9, r0
 800b886:	9009      	str	r0, [sp, #36]	; 0x24
 800b888:	f7f5 f87a 	bl	8000980 <__aeabi_i2d>
 800b88c:	4652      	mov	r2, sl
 800b88e:	465b      	mov	r3, fp
 800b890:	f7f5 f8e0 	bl	8000a54 <__aeabi_dmul>
 800b894:	9e03      	ldr	r6, [sp, #12]
 800b896:	460b      	mov	r3, r1
 800b898:	4602      	mov	r2, r0
 800b89a:	4641      	mov	r1, r8
 800b89c:	4638      	mov	r0, r7
 800b89e:	f7f4 ff21 	bl	80006e4 <__aeabi_dsub>
 800b8a2:	f109 0330 	add.w	r3, r9, #48	; 0x30
 800b8a6:	f806 3b01 	strb.w	r3, [r6], #1
 800b8aa:	9b08      	ldr	r3, [sp, #32]
 800b8ac:	2b01      	cmp	r3, #1
 800b8ae:	f000 835c 	beq.w	800bf6a <_dtoa_r+0xbf2>
 800b8b2:	9406      	str	r4, [sp, #24]
 800b8b4:	2701      	movs	r7, #1
 800b8b6:	9504      	str	r5, [sp, #16]
 800b8b8:	461c      	mov	r4, r3
 800b8ba:	e02a      	b.n	800b912 <_dtoa_r+0x59a>
 800b8bc:	0800f7e0 	.word	0x0800f7e0
 800b8c0:	0800f7b8 	.word	0x0800f7b8
 800b8c4:	3ff00000 	.word	0x3ff00000
 800b8c8:	401c0000 	.word	0x401c0000
 800b8cc:	3fe00000 	.word	0x3fe00000
 800b8d0:	40240000 	.word	0x40240000
 800b8d4:	40140000 	.word	0x40140000
 800b8d8:	4652      	mov	r2, sl
 800b8da:	465b      	mov	r3, fp
 800b8dc:	4640      	mov	r0, r8
 800b8de:	4649      	mov	r1, r9
 800b8e0:	f7f5 f9e2 	bl	8000ca8 <__aeabi_ddiv>
 800b8e4:	f7f5 fb66 	bl	8000fb4 <__aeabi_d2iz>
 800b8e8:	4605      	mov	r5, r0
 800b8ea:	f7f5 f849 	bl	8000980 <__aeabi_i2d>
 800b8ee:	4652      	mov	r2, sl
 800b8f0:	465b      	mov	r3, fp
 800b8f2:	f7f5 f8af 	bl	8000a54 <__aeabi_dmul>
 800b8f6:	3701      	adds	r7, #1
 800b8f8:	460b      	mov	r3, r1
 800b8fa:	4602      	mov	r2, r0
 800b8fc:	4649      	mov	r1, r9
 800b8fe:	4640      	mov	r0, r8
 800b900:	f7f4 fef0 	bl	80006e4 <__aeabi_dsub>
 800b904:	f105 0330 	add.w	r3, r5, #48	; 0x30
 800b908:	42a7      	cmp	r7, r4
 800b90a:	f806 3b01 	strb.w	r3, [r6], #1
 800b90e:	f000 8329 	beq.w	800bf64 <_dtoa_r+0xbec>
 800b912:	4ba5      	ldr	r3, [pc, #660]	; (800bba8 <_dtoa_r+0x830>)
 800b914:	2200      	movs	r2, #0
 800b916:	f7f5 f89d 	bl	8000a54 <__aeabi_dmul>
 800b91a:	2200      	movs	r2, #0
 800b91c:	2300      	movs	r3, #0
 800b91e:	4680      	mov	r8, r0
 800b920:	4689      	mov	r9, r1
 800b922:	f7f5 faff 	bl	8000f24 <__aeabi_dcmpeq>
 800b926:	2800      	cmp	r0, #0
 800b928:	d0d6      	beq.n	800b8d8 <_dtoa_r+0x560>
 800b92a:	9d04      	ldr	r5, [sp, #16]
 800b92c:	9c06      	ldr	r4, [sp, #24]
 800b92e:	9b07      	ldr	r3, [sp, #28]
 800b930:	3301      	adds	r3, #1
 800b932:	9307      	str	r3, [sp, #28]
 800b934:	46b1      	mov	r9, r6
 800b936:	e0d6      	b.n	800bae6 <_dtoa_r+0x76e>
 800b938:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b93a:	2a00      	cmp	r2, #0
 800b93c:	f000 8107 	beq.w	800bb4e <_dtoa_r+0x7d6>
 800b940:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800b942:	2a01      	cmp	r2, #1
 800b944:	f340 8294 	ble.w	800be70 <_dtoa_r+0xaf8>
 800b948:	9b08      	ldr	r3, [sp, #32]
 800b94a:	f103 38ff 	add.w	r8, r3, #4294967295
 800b94e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b950:	4543      	cmp	r3, r8
 800b952:	f280 825e 	bge.w	800be12 <_dtoa_r+0xa9a>
 800b956:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b958:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
 800b95c:	eba8 0303 	sub.w	r3, r8, r3
 800b960:	449b      	add	fp, r3
 800b962:	f04f 0800 	mov.w	r8, #0
 800b966:	9b08      	ldr	r3, [sp, #32]
 800b968:	2b00      	cmp	r3, #0
 800b96a:	f2c0 832f 	blt.w	800bfcc <_dtoa_r+0xc54>
 800b96e:	9a06      	ldr	r2, [sp, #24]
 800b970:	441a      	add	r2, r3
 800b972:	9206      	str	r2, [sp, #24]
 800b974:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b976:	4617      	mov	r7, r2
 800b978:	441a      	add	r2, r3
 800b97a:	9209      	str	r2, [sp, #36]	; 0x24
 800b97c:	2101      	movs	r1, #1
 800b97e:	4620      	mov	r0, r4
 800b980:	f000 fe92 	bl	800c6a8 <__i2b>
 800b984:	4606      	mov	r6, r0
 800b986:	b167      	cbz	r7, 800b9a2 <_dtoa_r+0x62a>
 800b988:	9906      	ldr	r1, [sp, #24]
 800b98a:	2900      	cmp	r1, #0
 800b98c:	460b      	mov	r3, r1
 800b98e:	dd08      	ble.n	800b9a2 <_dtoa_r+0x62a>
 800b990:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b992:	42b9      	cmp	r1, r7
 800b994:	bfa8      	it	ge
 800b996:	463b      	movge	r3, r7
 800b998:	1ad2      	subs	r2, r2, r3
 800b99a:	1aff      	subs	r7, r7, r3
 800b99c:	1acb      	subs	r3, r1, r3
 800b99e:	9209      	str	r2, [sp, #36]	; 0x24
 800b9a0:	9306      	str	r3, [sp, #24]
 800b9a2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b9a4:	b163      	cbz	r3, 800b9c0 <_dtoa_r+0x648>
 800b9a6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b9a8:	2b00      	cmp	r3, #0
 800b9aa:	f000 82b6 	beq.w	800bf1a <_dtoa_r+0xba2>
 800b9ae:	f1b8 0f00 	cmp.w	r8, #0
 800b9b2:	f300 8231 	bgt.w	800be18 <_dtoa_r+0xaa0>
 800b9b6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b9b8:	ebb3 0208 	subs.w	r2, r3, r8
 800b9bc:	f040 8316 	bne.w	800bfec <_dtoa_r+0xc74>
 800b9c0:	2101      	movs	r1, #1
 800b9c2:	4620      	mov	r0, r4
 800b9c4:	f000 fe70 	bl	800c6a8 <__i2b>
 800b9c8:	f1bb 0f00 	cmp.w	fp, #0
 800b9cc:	4682      	mov	sl, r0
 800b9ce:	f300 80d4 	bgt.w	800bb7a <_dtoa_r+0x802>
 800b9d2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b9d4:	2b01      	cmp	r3, #1
 800b9d6:	f340 81a7 	ble.w	800bd28 <_dtoa_r+0x9b0>
 800b9da:	f04f 0900 	mov.w	r9, #0
 800b9de:	2001      	movs	r0, #1
 800b9e0:	f1bb 0f00 	cmp.w	fp, #0
 800b9e4:	f040 80d5 	bne.w	800bb92 <_dtoa_r+0x81a>
 800b9e8:	9b06      	ldr	r3, [sp, #24]
 800b9ea:	4418      	add	r0, r3
 800b9ec:	f010 001f 	ands.w	r0, r0, #31
 800b9f0:	f000 8198 	beq.w	800bd24 <_dtoa_r+0x9ac>
 800b9f4:	f1c0 0320 	rsb	r3, r0, #32
 800b9f8:	2b04      	cmp	r3, #4
 800b9fa:	f300 80ad 	bgt.w	800bb58 <_dtoa_r+0x7e0>
 800b9fe:	f040 8224 	bne.w	800be4a <_dtoa_r+0xad2>
 800ba02:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ba04:	2b00      	cmp	r3, #0
 800ba06:	dd05      	ble.n	800ba14 <_dtoa_r+0x69c>
 800ba08:	4629      	mov	r1, r5
 800ba0a:	461a      	mov	r2, r3
 800ba0c:	4620      	mov	r0, r4
 800ba0e:	f000 ff87 	bl	800c920 <__lshift>
 800ba12:	4605      	mov	r5, r0
 800ba14:	9b06      	ldr	r3, [sp, #24]
 800ba16:	2b00      	cmp	r3, #0
 800ba18:	dd05      	ble.n	800ba26 <_dtoa_r+0x6ae>
 800ba1a:	4651      	mov	r1, sl
 800ba1c:	461a      	mov	r2, r3
 800ba1e:	4620      	mov	r0, r4
 800ba20:	f000 ff7e 	bl	800c920 <__lshift>
 800ba24:	4682      	mov	sl, r0
 800ba26:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ba28:	2b00      	cmp	r3, #0
 800ba2a:	f040 815c 	bne.w	800bce6 <_dtoa_r+0x96e>
 800ba2e:	9b08      	ldr	r3, [sp, #32]
 800ba30:	2b00      	cmp	r3, #0
 800ba32:	f340 8143 	ble.w	800bcbc <_dtoa_r+0x944>
 800ba36:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ba38:	2b00      	cmp	r3, #0
 800ba3a:	f040 80c6 	bne.w	800bbca <_dtoa_r+0x852>
 800ba3e:	9b07      	ldr	r3, [sp, #28]
 800ba40:	3301      	adds	r3, #1
 800ba42:	9307      	str	r3, [sp, #28]
 800ba44:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800ba48:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ba4c:	2701      	movs	r7, #1
 800ba4e:	e007      	b.n	800ba60 <_dtoa_r+0x6e8>
 800ba50:	4629      	mov	r1, r5
 800ba52:	2300      	movs	r3, #0
 800ba54:	220a      	movs	r2, #10
 800ba56:	4620      	mov	r0, r4
 800ba58:	f000 fd86 	bl	800c568 <__multadd>
 800ba5c:	3701      	adds	r7, #1
 800ba5e:	4605      	mov	r5, r0
 800ba60:	4651      	mov	r1, sl
 800ba62:	4628      	mov	r0, r5
 800ba64:	f7ff fbf4 	bl	800b250 <quorem>
 800ba68:	45b9      	cmp	r9, r7
 800ba6a:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800ba6e:	f808 3b01 	strb.w	r3, [r8], #1
 800ba72:	dced      	bgt.n	800ba50 <_dtoa_r+0x6d8>
 800ba74:	9a08      	ldr	r2, [sp, #32]
 800ba76:	2a00      	cmp	r2, #0
 800ba78:	bfc8      	it	gt
 800ba7a:	4693      	movgt	fp, r2
 800ba7c:	9a03      	ldr	r2, [sp, #12]
 800ba7e:	bfd8      	it	le
 800ba80:	f04f 0b01 	movle.w	fp, #1
 800ba84:	4493      	add	fp, r2
 800ba86:	2700      	movs	r7, #0
 800ba88:	4629      	mov	r1, r5
 800ba8a:	2201      	movs	r2, #1
 800ba8c:	4620      	mov	r0, r4
 800ba8e:	9304      	str	r3, [sp, #16]
 800ba90:	f000 ff46 	bl	800c920 <__lshift>
 800ba94:	4651      	mov	r1, sl
 800ba96:	4605      	mov	r5, r0
 800ba98:	f000 ffba 	bl	800ca10 <__mcmp>
 800ba9c:	2800      	cmp	r0, #0
 800ba9e:	f340 81dc 	ble.w	800be5a <_dtoa_r+0xae2>
 800baa2:	f81b 3c01 	ldrb.w	r3, [fp, #-1]
 800baa6:	9a03      	ldr	r2, [sp, #12]
 800baa8:	f10b 3bff 	add.w	fp, fp, #4294967295
 800baac:	e004      	b.n	800bab8 <_dtoa_r+0x740>
 800baae:	455a      	cmp	r2, fp
 800bab0:	f000 81ee 	beq.w	800be90 <_dtoa_r+0xb18>
 800bab4:	f81b 3d01 	ldrb.w	r3, [fp, #-1]!
 800bab8:	2b39      	cmp	r3, #57	; 0x39
 800baba:	f10b 0901 	add.w	r9, fp, #1
 800babe:	d0f6      	beq.n	800baae <_dtoa_r+0x736>
 800bac0:	3301      	adds	r3, #1
 800bac2:	f88b 3000 	strb.w	r3, [fp]
 800bac6:	4651      	mov	r1, sl
 800bac8:	4620      	mov	r0, r4
 800baca:	f000 fd43 	bl	800c554 <_Bfree>
 800bace:	b156      	cbz	r6, 800bae6 <_dtoa_r+0x76e>
 800bad0:	b12f      	cbz	r7, 800bade <_dtoa_r+0x766>
 800bad2:	42b7      	cmp	r7, r6
 800bad4:	d003      	beq.n	800bade <_dtoa_r+0x766>
 800bad6:	4639      	mov	r1, r7
 800bad8:	4620      	mov	r0, r4
 800bada:	f000 fd3b 	bl	800c554 <_Bfree>
 800bade:	4631      	mov	r1, r6
 800bae0:	4620      	mov	r0, r4
 800bae2:	f000 fd37 	bl	800c554 <_Bfree>
 800bae6:	4629      	mov	r1, r5
 800bae8:	4620      	mov	r0, r4
 800baea:	f000 fd33 	bl	800c554 <_Bfree>
 800baee:	2300      	movs	r3, #0
 800baf0:	f889 3000 	strb.w	r3, [r9]
 800baf4:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800baf6:	9a07      	ldr	r2, [sp, #28]
 800baf8:	601a      	str	r2, [r3, #0]
 800bafa:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800bafc:	2b00      	cmp	r3, #0
 800bafe:	f43f ac77 	beq.w	800b3f0 <_dtoa_r+0x78>
 800bb02:	9803      	ldr	r0, [sp, #12]
 800bb04:	f8c3 9000 	str.w	r9, [r3]
 800bb08:	b019      	add	sp, #100	; 0x64
 800bb0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb0e:	2301      	movs	r3, #1
 800bb10:	1bbf      	subs	r7, r7, r6
 800bb12:	930e      	str	r3, [sp, #56]	; 0x38
 800bb14:	1e7b      	subs	r3, r7, #1
 800bb16:	9306      	str	r3, [sp, #24]
 800bb18:	f57f acd9 	bpl.w	800b4ce <_dtoa_r+0x156>
 800bb1c:	f1c7 0301 	rsb	r3, r7, #1
 800bb20:	9309      	str	r3, [sp, #36]	; 0x24
 800bb22:	2300      	movs	r3, #0
 800bb24:	9306      	str	r3, [sp, #24]
 800bb26:	e4d4      	b.n	800b4d2 <_dtoa_r+0x15a>
 800bb28:	4658      	mov	r0, fp
 800bb2a:	f7f4 ff29 	bl	8000980 <__aeabi_i2d>
 800bb2e:	4642      	mov	r2, r8
 800bb30:	464b      	mov	r3, r9
 800bb32:	f7f5 f9f7 	bl	8000f24 <__aeabi_dcmpeq>
 800bb36:	2800      	cmp	r0, #0
 800bb38:	f47f acb1 	bne.w	800b49e <_dtoa_r+0x126>
 800bb3c:	f10b 3bff 	add.w	fp, fp, #4294967295
 800bb40:	e4ad      	b.n	800b49e <_dtoa_r+0x126>
 800bb42:	4b1a      	ldr	r3, [pc, #104]	; (800bbac <_dtoa_r+0x834>)
 800bb44:	9303      	str	r3, [sp, #12]
 800bb46:	9803      	ldr	r0, [sp, #12]
 800bb48:	b019      	add	sp, #100	; 0x64
 800bb4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb4e:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
 800bb52:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800bb54:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800bb56:	e716      	b.n	800b986 <_dtoa_r+0x60e>
 800bb58:	f1c0 001c 	rsb	r0, r0, #28
 800bb5c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bb5e:	4403      	add	r3, r0
 800bb60:	9309      	str	r3, [sp, #36]	; 0x24
 800bb62:	9b06      	ldr	r3, [sp, #24]
 800bb64:	4403      	add	r3, r0
 800bb66:	4407      	add	r7, r0
 800bb68:	9306      	str	r3, [sp, #24]
 800bb6a:	e74a      	b.n	800ba02 <_dtoa_r+0x68a>
 800bb6c:	2601      	movs	r6, #1
 800bb6e:	e4c7      	b.n	800b500 <_dtoa_r+0x188>
 800bb70:	f1c3 0320 	rsb	r3, r3, #32
 800bb74:	fa08 f003 	lsl.w	r0, r8, r3
 800bb78:	e45e      	b.n	800b438 <_dtoa_r+0xc0>
 800bb7a:	4601      	mov	r1, r0
 800bb7c:	465a      	mov	r2, fp
 800bb7e:	4620      	mov	r0, r4
 800bb80:	f000 fe6e 	bl	800c860 <__pow5mult>
 800bb84:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800bb86:	2b01      	cmp	r3, #1
 800bb88:	4682      	mov	sl, r0
 800bb8a:	f340 81ba 	ble.w	800bf02 <_dtoa_r+0xb8a>
 800bb8e:	f04f 0900 	mov.w	r9, #0
 800bb92:	f8da 3010 	ldr.w	r3, [sl, #16]
 800bb96:	eb0a 0383 	add.w	r3, sl, r3, lsl #2
 800bb9a:	6918      	ldr	r0, [r3, #16]
 800bb9c:	f000 fd34 	bl	800c608 <__hi0bits>
 800bba0:	f1c0 0020 	rsb	r0, r0, #32
 800bba4:	e720      	b.n	800b9e8 <_dtoa_r+0x670>
 800bba6:	bf00      	nop
 800bba8:	40240000 	.word	0x40240000
 800bbac:	0800f670 	.word	0x0800f670
 800bbb0:	4631      	mov	r1, r6
 800bbb2:	2300      	movs	r3, #0
 800bbb4:	220a      	movs	r2, #10
 800bbb6:	4620      	mov	r0, r4
 800bbb8:	f000 fcd6 	bl	800c568 <__multadd>
 800bbbc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800bbbe:	2b00      	cmp	r3, #0
 800bbc0:	4606      	mov	r6, r0
 800bbc2:	f340 82f3 	ble.w	800c1ac <_dtoa_r+0xe34>
 800bbc6:	e9cd 8307 	strd	r8, r3, [sp, #28]
 800bbca:	2f00      	cmp	r7, #0
 800bbcc:	f300 811a 	bgt.w	800be04 <_dtoa_r+0xa8c>
 800bbd0:	f1b9 0f00 	cmp.w	r9, #0
 800bbd4:	f040 81e3 	bne.w	800bf9e <_dtoa_r+0xc26>
 800bbd8:	46b0      	mov	r8, r6
 800bbda:	9b04      	ldr	r3, [sp, #16]
 800bbdc:	9f03      	ldr	r7, [sp, #12]
 800bbde:	9908      	ldr	r1, [sp, #32]
 800bbe0:	f003 0201 	and.w	r2, r3, #1
 800bbe4:	1e7b      	subs	r3, r7, #1
 800bbe6:	4419      	add	r1, r3
 800bbe8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800bbea:	920c      	str	r2, [sp, #48]	; 0x30
 800bbec:	4313      	orrs	r3, r2
 800bbee:	9109      	str	r1, [sp, #36]	; 0x24
 800bbf0:	930a      	str	r3, [sp, #40]	; 0x28
 800bbf2:	4651      	mov	r1, sl
 800bbf4:	4628      	mov	r0, r5
 800bbf6:	f7ff fb2b 	bl	800b250 <quorem>
 800bbfa:	4631      	mov	r1, r6
 800bbfc:	4683      	mov	fp, r0
 800bbfe:	4628      	mov	r0, r5
 800bc00:	f000 ff06 	bl	800ca10 <__mcmp>
 800bc04:	4642      	mov	r2, r8
 800bc06:	4651      	mov	r1, sl
 800bc08:	4681      	mov	r9, r0
 800bc0a:	4620      	mov	r0, r4
 800bc0c:	f000 ff20 	bl	800ca50 <__mdiff>
 800bc10:	68c2      	ldr	r2, [r0, #12]
 800bc12:	4601      	mov	r1, r0
 800bc14:	f10b 0330 	add.w	r3, fp, #48	; 0x30
 800bc18:	2a00      	cmp	r2, #0
 800bc1a:	d142      	bne.n	800bca2 <_dtoa_r+0x92a>
 800bc1c:	9006      	str	r0, [sp, #24]
 800bc1e:	4628      	mov	r0, r5
 800bc20:	9308      	str	r3, [sp, #32]
 800bc22:	f000 fef5 	bl	800ca10 <__mcmp>
 800bc26:	9906      	ldr	r1, [sp, #24]
 800bc28:	9004      	str	r0, [sp, #16]
 800bc2a:	4620      	mov	r0, r4
 800bc2c:	f000 fc92 	bl	800c554 <_Bfree>
 800bc30:	9a04      	ldr	r2, [sp, #16]
 800bc32:	9b08      	ldr	r3, [sp, #32]
 800bc34:	b91a      	cbnz	r2, 800bc3e <_dtoa_r+0x8c6>
 800bc36:	990a      	ldr	r1, [sp, #40]	; 0x28
 800bc38:	2900      	cmp	r1, #0
 800bc3a:	f000 82a9 	beq.w	800c190 <_dtoa_r+0xe18>
 800bc3e:	f1b9 0f00 	cmp.w	r9, #0
 800bc42:	f2c0 8171 	blt.w	800bf28 <_dtoa_r+0xbb0>
 800bc46:	9922      	ldr	r1, [sp, #136]	; 0x88
 800bc48:	ea49 0901 	orr.w	r9, r9, r1
 800bc4c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800bc4e:	ea51 0909 	orrs.w	r9, r1, r9
 800bc52:	f000 8169 	beq.w	800bf28 <_dtoa_r+0xbb0>
 800bc56:	2a00      	cmp	r2, #0
 800bc58:	f300 81bc 	bgt.w	800bfd4 <_dtoa_r+0xc5c>
 800bc5c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bc5e:	703b      	strb	r3, [r7, #0]
 800bc60:	f107 0901 	add.w	r9, r7, #1
 800bc64:	4297      	cmp	r7, r2
 800bc66:	46cb      	mov	fp, r9
 800bc68:	f000 81ba 	beq.w	800bfe0 <_dtoa_r+0xc68>
 800bc6c:	4629      	mov	r1, r5
 800bc6e:	2300      	movs	r3, #0
 800bc70:	220a      	movs	r2, #10
 800bc72:	4620      	mov	r0, r4
 800bc74:	f000 fc78 	bl	800c568 <__multadd>
 800bc78:	4546      	cmp	r6, r8
 800bc7a:	4605      	mov	r5, r0
 800bc7c:	4631      	mov	r1, r6
 800bc7e:	f04f 0300 	mov.w	r3, #0
 800bc82:	f04f 020a 	mov.w	r2, #10
 800bc86:	4620      	mov	r0, r4
 800bc88:	d012      	beq.n	800bcb0 <_dtoa_r+0x938>
 800bc8a:	f000 fc6d 	bl	800c568 <__multadd>
 800bc8e:	4641      	mov	r1, r8
 800bc90:	4606      	mov	r6, r0
 800bc92:	2300      	movs	r3, #0
 800bc94:	220a      	movs	r2, #10
 800bc96:	4620      	mov	r0, r4
 800bc98:	f000 fc66 	bl	800c568 <__multadd>
 800bc9c:	464f      	mov	r7, r9
 800bc9e:	4680      	mov	r8, r0
 800bca0:	e7a7      	b.n	800bbf2 <_dtoa_r+0x87a>
 800bca2:	4620      	mov	r0, r4
 800bca4:	9304      	str	r3, [sp, #16]
 800bca6:	f000 fc55 	bl	800c554 <_Bfree>
 800bcaa:	9b04      	ldr	r3, [sp, #16]
 800bcac:	2201      	movs	r2, #1
 800bcae:	e7c6      	b.n	800bc3e <_dtoa_r+0x8c6>
 800bcb0:	f000 fc5a 	bl	800c568 <__multadd>
 800bcb4:	464f      	mov	r7, r9
 800bcb6:	4606      	mov	r6, r0
 800bcb8:	4680      	mov	r8, r0
 800bcba:	e79a      	b.n	800bbf2 <_dtoa_r+0x87a>
 800bcbc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800bcbe:	2b02      	cmp	r3, #2
 800bcc0:	dc79      	bgt.n	800bdb6 <_dtoa_r+0xa3e>
 800bcc2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800bcc4:	2b00      	cmp	r3, #0
 800bcc6:	d180      	bne.n	800bbca <_dtoa_r+0x852>
 800bcc8:	9b07      	ldr	r3, [sp, #28]
 800bcca:	4651      	mov	r1, sl
 800bccc:	3301      	adds	r3, #1
 800bcce:	4628      	mov	r0, r5
 800bcd0:	9307      	str	r3, [sp, #28]
 800bcd2:	f7ff fabd 	bl	800b250 <quorem>
 800bcd6:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800bcda:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800bcde:	f80b 3b01 	strb.w	r3, [fp], #1
 800bce2:	2700      	movs	r7, #0
 800bce4:	e6d0      	b.n	800ba88 <_dtoa_r+0x710>
 800bce6:	4651      	mov	r1, sl
 800bce8:	4628      	mov	r0, r5
 800bcea:	f000 fe91 	bl	800ca10 <__mcmp>
 800bcee:	2800      	cmp	r0, #0
 800bcf0:	f6bf ae9d 	bge.w	800ba2e <_dtoa_r+0x6b6>
 800bcf4:	4629      	mov	r1, r5
 800bcf6:	2300      	movs	r3, #0
 800bcf8:	220a      	movs	r2, #10
 800bcfa:	4620      	mov	r0, r4
 800bcfc:	f000 fc34 	bl	800c568 <__multadd>
 800bd00:	9b07      	ldr	r3, [sp, #28]
 800bd02:	f103 38ff 	add.w	r8, r3, #4294967295
 800bd06:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800bd08:	4605      	mov	r5, r0
 800bd0a:	2b00      	cmp	r3, #0
 800bd0c:	f47f af50 	bne.w	800bbb0 <_dtoa_r+0x838>
 800bd10:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800bd12:	2b00      	cmp	r3, #0
 800bd14:	f340 8243 	ble.w	800c19e <_dtoa_r+0xe26>
 800bd18:	9308      	str	r3, [sp, #32]
 800bd1a:	e693      	b.n	800ba44 <_dtoa_r+0x6cc>
 800bd1c:	4bb6      	ldr	r3, [pc, #728]	; (800bff8 <_dtoa_r+0xc80>)
 800bd1e:	9303      	str	r3, [sp, #12]
 800bd20:	3303      	adds	r3, #3
 800bd22:	e408      	b.n	800b536 <_dtoa_r+0x1be>
 800bd24:	201c      	movs	r0, #28
 800bd26:	e719      	b.n	800bb5c <_dtoa_r+0x7e4>
 800bd28:	e9dd 1204 	ldrd	r1, r2, [sp, #16]
 800bd2c:	2900      	cmp	r1, #0
 800bd2e:	f47f ae54 	bne.w	800b9da <_dtoa_r+0x662>
 800bd32:	f3c2 0313 	ubfx	r3, r2, #0, #20
 800bd36:	2b00      	cmp	r3, #0
 800bd38:	f47f ae4f 	bne.w	800b9da <_dtoa_r+0x662>
 800bd3c:	4baf      	ldr	r3, [pc, #700]	; (800bffc <_dtoa_r+0xc84>)
 800bd3e:	4013      	ands	r3, r2
 800bd40:	2b00      	cmp	r3, #0
 800bd42:	f000 820b 	beq.w	800c15c <_dtoa_r+0xde4>
 800bd46:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bd48:	3301      	adds	r3, #1
 800bd4a:	9309      	str	r3, [sp, #36]	; 0x24
 800bd4c:	9b06      	ldr	r3, [sp, #24]
 800bd4e:	3301      	adds	r3, #1
 800bd50:	9306      	str	r3, [sp, #24]
 800bd52:	f04f 0901 	mov.w	r9, #1
 800bd56:	e642      	b.n	800b9de <_dtoa_r+0x666>
 800bd58:	2301      	movs	r3, #1
 800bd5a:	930c      	str	r3, [sp, #48]	; 0x30
 800bd5c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800bd5e:	9a07      	ldr	r2, [sp, #28]
 800bd60:	4413      	add	r3, r2
 800bd62:	9312      	str	r3, [sp, #72]	; 0x48
 800bd64:	3301      	adds	r3, #1
 800bd66:	2b01      	cmp	r3, #1
 800bd68:	461f      	mov	r7, r3
 800bd6a:	9308      	str	r3, [sp, #32]
 800bd6c:	bfb8      	it	lt
 800bd6e:	2701      	movlt	r7, #1
 800bd70:	2100      	movs	r1, #0
 800bd72:	2f17      	cmp	r7, #23
 800bd74:	63e1      	str	r1, [r4, #60]	; 0x3c
 800bd76:	f77f ac2f 	ble.w	800b5d8 <_dtoa_r+0x260>
 800bd7a:	2201      	movs	r2, #1
 800bd7c:	2304      	movs	r3, #4
 800bd7e:	005b      	lsls	r3, r3, #1
 800bd80:	f103 0014 	add.w	r0, r3, #20
 800bd84:	42b8      	cmp	r0, r7
 800bd86:	4611      	mov	r1, r2
 800bd88:	f102 0201 	add.w	r2, r2, #1
 800bd8c:	d9f7      	bls.n	800bd7e <_dtoa_r+0xa06>
 800bd8e:	63e1      	str	r1, [r4, #60]	; 0x3c
 800bd90:	e422      	b.n	800b5d8 <_dtoa_r+0x260>
 800bd92:	2301      	movs	r3, #1
 800bd94:	930c      	str	r3, [sp, #48]	; 0x30
 800bd96:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800bd98:	2b00      	cmp	r3, #0
 800bd9a:	dd59      	ble.n	800be50 <_dtoa_r+0xad8>
 800bd9c:	9312      	str	r3, [sp, #72]	; 0x48
 800bd9e:	9308      	str	r3, [sp, #32]
 800bda0:	461f      	mov	r7, r3
 800bda2:	e7e5      	b.n	800bd70 <_dtoa_r+0x9f8>
 800bda4:	2300      	movs	r3, #0
 800bda6:	930c      	str	r3, [sp, #48]	; 0x30
 800bda8:	e7d8      	b.n	800bd5c <_dtoa_r+0x9e4>
 800bdaa:	2300      	movs	r3, #0
 800bdac:	930c      	str	r3, [sp, #48]	; 0x30
 800bdae:	e7f2      	b.n	800bd96 <_dtoa_r+0xa1e>
 800bdb0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800bdb2:	e9cd 8307 	strd	r8, r3, [sp, #28]
 800bdb6:	9b08      	ldr	r3, [sp, #32]
 800bdb8:	2b00      	cmp	r3, #0
 800bdba:	f47f ad54 	bne.w	800b866 <_dtoa_r+0x4ee>
 800bdbe:	4651      	mov	r1, sl
 800bdc0:	2205      	movs	r2, #5
 800bdc2:	4620      	mov	r0, r4
 800bdc4:	f000 fbd0 	bl	800c568 <__multadd>
 800bdc8:	4601      	mov	r1, r0
 800bdca:	4682      	mov	sl, r0
 800bdcc:	4628      	mov	r0, r5
 800bdce:	f000 fe1f 	bl	800ca10 <__mcmp>
 800bdd2:	2800      	cmp	r0, #0
 800bdd4:	f77f ad47 	ble.w	800b866 <_dtoa_r+0x4ee>
 800bdd8:	9b03      	ldr	r3, [sp, #12]
 800bdda:	9f07      	ldr	r7, [sp, #28]
 800bddc:	2231      	movs	r2, #49	; 0x31
 800bdde:	4698      	mov	r8, r3
 800bde0:	f803 2b01 	strb.w	r2, [r3], #1
 800bde4:	3701      	adds	r7, #1
 800bde6:	9303      	str	r3, [sp, #12]
 800bde8:	4651      	mov	r1, sl
 800bdea:	4620      	mov	r0, r4
 800bdec:	f000 fbb2 	bl	800c554 <_Bfree>
 800bdf0:	1c7b      	adds	r3, r7, #1
 800bdf2:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800bdf6:	9307      	str	r3, [sp, #28]
 800bdf8:	f8cd 800c 	str.w	r8, [sp, #12]
 800bdfc:	2e00      	cmp	r6, #0
 800bdfe:	f47f ae6e 	bne.w	800bade <_dtoa_r+0x766>
 800be02:	e670      	b.n	800bae6 <_dtoa_r+0x76e>
 800be04:	4631      	mov	r1, r6
 800be06:	463a      	mov	r2, r7
 800be08:	4620      	mov	r0, r4
 800be0a:	f000 fd89 	bl	800c920 <__lshift>
 800be0e:	4606      	mov	r6, r0
 800be10:	e6de      	b.n	800bbd0 <_dtoa_r+0x858>
 800be12:	eba3 0808 	sub.w	r8, r3, r8
 800be16:	e5a6      	b.n	800b966 <_dtoa_r+0x5ee>
 800be18:	4631      	mov	r1, r6
 800be1a:	4642      	mov	r2, r8
 800be1c:	4620      	mov	r0, r4
 800be1e:	f000 fd1f 	bl	800c860 <__pow5mult>
 800be22:	462a      	mov	r2, r5
 800be24:	4601      	mov	r1, r0
 800be26:	4606      	mov	r6, r0
 800be28:	4620      	mov	r0, r4
 800be2a:	f000 fc6b 	bl	800c704 <__multiply>
 800be2e:	4629      	mov	r1, r5
 800be30:	4605      	mov	r5, r0
 800be32:	4620      	mov	r0, r4
 800be34:	f000 fb8e 	bl	800c554 <_Bfree>
 800be38:	e5bd      	b.n	800b9b6 <_dtoa_r+0x63e>
 800be3a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800be3e:	f04f 0a02 	mov.w	sl, #2
 800be42:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800be46:	f7ff bbf4 	b.w	800b632 <_dtoa_r+0x2ba>
 800be4a:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
 800be4e:	e685      	b.n	800bb5c <_dtoa_r+0x7e4>
 800be50:	2301      	movs	r3, #1
 800be52:	9323      	str	r3, [sp, #140]	; 0x8c
 800be54:	9308      	str	r3, [sp, #32]
 800be56:	f7ff bbbb 	b.w	800b5d0 <_dtoa_r+0x258>
 800be5a:	d103      	bne.n	800be64 <_dtoa_r+0xaec>
 800be5c:	9b04      	ldr	r3, [sp, #16]
 800be5e:	07db      	lsls	r3, r3, #31
 800be60:	f53f ae1f 	bmi.w	800baa2 <_dtoa_r+0x72a>
 800be64:	46d9      	mov	r9, fp
 800be66:	f81b 3d01 	ldrb.w	r3, [fp, #-1]!
 800be6a:	2b30      	cmp	r3, #48	; 0x30
 800be6c:	d0fa      	beq.n	800be64 <_dtoa_r+0xaec>
 800be6e:	e62a      	b.n	800bac6 <_dtoa_r+0x74e>
 800be70:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800be72:	2a00      	cmp	r2, #0
 800be74:	f000 812d 	beq.w	800c0d2 <_dtoa_r+0xd5a>
 800be78:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800be7c:	9a06      	ldr	r2, [sp, #24]
 800be7e:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
 800be82:	441a      	add	r2, r3
 800be84:	9206      	str	r2, [sp, #24]
 800be86:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800be88:	4617      	mov	r7, r2
 800be8a:	441a      	add	r2, r3
 800be8c:	9209      	str	r2, [sp, #36]	; 0x24
 800be8e:	e575      	b.n	800b97c <_dtoa_r+0x604>
 800be90:	9b07      	ldr	r3, [sp, #28]
 800be92:	9a03      	ldr	r2, [sp, #12]
 800be94:	3301      	adds	r3, #1
 800be96:	9307      	str	r3, [sp, #28]
 800be98:	2331      	movs	r3, #49	; 0x31
 800be9a:	7013      	strb	r3, [r2, #0]
 800be9c:	e613      	b.n	800bac6 <_dtoa_r+0x74e>
 800be9e:	f04f 0a00 	mov.w	sl, #0
 800bea2:	4656      	mov	r6, sl
 800bea4:	e4df      	b.n	800b866 <_dtoa_r+0x4ee>
 800bea6:	900e      	str	r0, [sp, #56]	; 0x38
 800bea8:	e638      	b.n	800bb1c <_dtoa_r+0x7a4>
 800beaa:	f000 813d 	beq.w	800c128 <_dtoa_r+0xdb0>
 800beae:	9a07      	ldr	r2, [sp, #28]
 800beb0:	4b53      	ldr	r3, [pc, #332]	; (800c000 <_dtoa_r+0xc88>)
 800beb2:	4256      	negs	r6, r2
 800beb4:	f006 020f 	and.w	r2, r6, #15
 800beb8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bebc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bec0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800bec4:	f7f4 fdc6 	bl	8000a54 <__aeabi_dmul>
 800bec8:	1136      	asrs	r6, r6, #4
 800beca:	4680      	mov	r8, r0
 800becc:	4689      	mov	r9, r1
 800bece:	f000 8178 	beq.w	800c1c2 <_dtoa_r+0xe4a>
 800bed2:	4f4c      	ldr	r7, [pc, #304]	; (800c004 <_dtoa_r+0xc8c>)
 800bed4:	2300      	movs	r3, #0
 800bed6:	f04f 0a02 	mov.w	sl, #2
 800beda:	07f2      	lsls	r2, r6, #31
 800bedc:	d506      	bpl.n	800beec <_dtoa_r+0xb74>
 800bede:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bee2:	f7f4 fdb7 	bl	8000a54 <__aeabi_dmul>
 800bee6:	f10a 0a01 	add.w	sl, sl, #1
 800beea:	2301      	movs	r3, #1
 800beec:	1076      	asrs	r6, r6, #1
 800beee:	f107 0708 	add.w	r7, r7, #8
 800bef2:	d1f2      	bne.n	800beda <_dtoa_r+0xb62>
 800bef4:	2b00      	cmp	r3, #0
 800bef6:	f43f abbb 	beq.w	800b670 <_dtoa_r+0x2f8>
 800befa:	4680      	mov	r8, r0
 800befc:	4689      	mov	r9, r1
 800befe:	f7ff bbb7 	b.w	800b670 <_dtoa_r+0x2f8>
 800bf02:	9b04      	ldr	r3, [sp, #16]
 800bf04:	2b00      	cmp	r3, #0
 800bf06:	f47f ae42 	bne.w	800bb8e <_dtoa_r+0x816>
 800bf0a:	e9dd 1204 	ldrd	r1, r2, [sp, #16]
 800bf0e:	f3c2 0313 	ubfx	r3, r2, #0, #20
 800bf12:	2b00      	cmp	r3, #0
 800bf14:	f43f af12 	beq.w	800bd3c <_dtoa_r+0x9c4>
 800bf18:	e639      	b.n	800bb8e <_dtoa_r+0x816>
 800bf1a:	4629      	mov	r1, r5
 800bf1c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800bf1e:	4620      	mov	r0, r4
 800bf20:	f000 fc9e 	bl	800c860 <__pow5mult>
 800bf24:	4605      	mov	r5, r0
 800bf26:	e54b      	b.n	800b9c0 <_dtoa_r+0x648>
 800bf28:	2a00      	cmp	r2, #0
 800bf2a:	dd12      	ble.n	800bf52 <_dtoa_r+0xbda>
 800bf2c:	4629      	mov	r1, r5
 800bf2e:	2201      	movs	r2, #1
 800bf30:	4620      	mov	r0, r4
 800bf32:	9304      	str	r3, [sp, #16]
 800bf34:	f000 fcf4 	bl	800c920 <__lshift>
 800bf38:	4651      	mov	r1, sl
 800bf3a:	4605      	mov	r5, r0
 800bf3c:	f000 fd68 	bl	800ca10 <__mcmp>
 800bf40:	2800      	cmp	r0, #0
 800bf42:	9b04      	ldr	r3, [sp, #16]
 800bf44:	f340 8118 	ble.w	800c178 <_dtoa_r+0xe00>
 800bf48:	2b39      	cmp	r3, #57	; 0x39
 800bf4a:	f000 80f9 	beq.w	800c140 <_dtoa_r+0xdc8>
 800bf4e:	f10b 0331 	add.w	r3, fp, #49	; 0x31
 800bf52:	46b9      	mov	r9, r7
 800bf54:	f809 3b01 	strb.w	r3, [r9], #1
 800bf58:	9b07      	ldr	r3, [sp, #28]
 800bf5a:	3301      	adds	r3, #1
 800bf5c:	4637      	mov	r7, r6
 800bf5e:	9307      	str	r3, [sp, #28]
 800bf60:	4646      	mov	r6, r8
 800bf62:	e5b0      	b.n	800bac6 <_dtoa_r+0x74e>
 800bf64:	9509      	str	r5, [sp, #36]	; 0x24
 800bf66:	9c06      	ldr	r4, [sp, #24]
 800bf68:	9d04      	ldr	r5, [sp, #16]
 800bf6a:	4602      	mov	r2, r0
 800bf6c:	460b      	mov	r3, r1
 800bf6e:	f7f4 fbbb 	bl	80006e8 <__adddf3>
 800bf72:	4652      	mov	r2, sl
 800bf74:	465b      	mov	r3, fp
 800bf76:	4680      	mov	r8, r0
 800bf78:	4689      	mov	r9, r1
 800bf7a:	f7f4 fffb 	bl	8000f74 <__aeabi_dcmpgt>
 800bf7e:	b960      	cbnz	r0, 800bf9a <_dtoa_r+0xc22>
 800bf80:	4652      	mov	r2, sl
 800bf82:	465b      	mov	r3, fp
 800bf84:	4640      	mov	r0, r8
 800bf86:	4649      	mov	r1, r9
 800bf88:	f7f4 ffcc 	bl	8000f24 <__aeabi_dcmpeq>
 800bf8c:	2800      	cmp	r0, #0
 800bf8e:	f43f acce 	beq.w	800b92e <_dtoa_r+0x5b6>
 800bf92:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bf94:	07d9      	lsls	r1, r3, #31
 800bf96:	f57f acca 	bpl.w	800b92e <_dtoa_r+0x5b6>
 800bf9a:	9a03      	ldr	r2, [sp, #12]
 800bf9c:	e404      	b.n	800b7a8 <_dtoa_r+0x430>
 800bf9e:	6871      	ldr	r1, [r6, #4]
 800bfa0:	4620      	mov	r0, r4
 800bfa2:	f000 fab1 	bl	800c508 <_Balloc>
 800bfa6:	4607      	mov	r7, r0
 800bfa8:	2800      	cmp	r0, #0
 800bfaa:	f000 810e 	beq.w	800c1ca <_dtoa_r+0xe52>
 800bfae:	6933      	ldr	r3, [r6, #16]
 800bfb0:	3302      	adds	r3, #2
 800bfb2:	009a      	lsls	r2, r3, #2
 800bfb4:	f106 010c 	add.w	r1, r6, #12
 800bfb8:	300c      	adds	r0, #12
 800bfba:	f7f4 fa27 	bl	800040c <memcpy>
 800bfbe:	4639      	mov	r1, r7
 800bfc0:	2201      	movs	r2, #1
 800bfc2:	4620      	mov	r0, r4
 800bfc4:	f000 fcac 	bl	800c920 <__lshift>
 800bfc8:	4680      	mov	r8, r0
 800bfca:	e606      	b.n	800bbda <_dtoa_r+0x862>
 800bfcc:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800bfd0:	1a9f      	subs	r7, r3, r2
 800bfd2:	e4d3      	b.n	800b97c <_dtoa_r+0x604>
 800bfd4:	2b39      	cmp	r3, #57	; 0x39
 800bfd6:	f000 80b3 	beq.w	800c140 <_dtoa_r+0xdc8>
 800bfda:	46b9      	mov	r9, r7
 800bfdc:	3301      	adds	r3, #1
 800bfde:	e7b9      	b.n	800bf54 <_dtoa_r+0xbdc>
 800bfe0:	9a07      	ldr	r2, [sp, #28]
 800bfe2:	3201      	adds	r2, #1
 800bfe4:	4637      	mov	r7, r6
 800bfe6:	9207      	str	r2, [sp, #28]
 800bfe8:	4646      	mov	r6, r8
 800bfea:	e54d      	b.n	800ba88 <_dtoa_r+0x710>
 800bfec:	4629      	mov	r1, r5
 800bfee:	4620      	mov	r0, r4
 800bff0:	f000 fc36 	bl	800c860 <__pow5mult>
 800bff4:	4605      	mov	r5, r0
 800bff6:	e4e3      	b.n	800b9c0 <_dtoa_r+0x648>
 800bff8:	0800f6e8 	.word	0x0800f6e8
 800bffc:	7ff00000 	.word	0x7ff00000
 800c000:	0800f7e0 	.word	0x0800f7e0
 800c004:	0800f7b8 	.word	0x0800f7b8
 800c008:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 800c00c:	4981      	ldr	r1, [pc, #516]	; (800c214 <_dtoa_r+0xe9c>)
 800c00e:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800c012:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c016:	e951 0102 	ldrd	r0, r1, [r1, #-8]
 800c01a:	f7f4 fd1b 	bl	8000a54 <__aeabi_dmul>
 800c01e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800c022:	4649      	mov	r1, r9
 800c024:	4640      	mov	r0, r8
 800c026:	f7f4 ffc5 	bl	8000fb4 <__aeabi_d2iz>
 800c02a:	4606      	mov	r6, r0
 800c02c:	f7f4 fca8 	bl	8000980 <__aeabi_i2d>
 800c030:	460b      	mov	r3, r1
 800c032:	4602      	mov	r2, r0
 800c034:	4649      	mov	r1, r9
 800c036:	4640      	mov	r0, r8
 800c038:	f7f4 fb54 	bl	80006e4 <__aeabi_dsub>
 800c03c:	9f03      	ldr	r7, [sp, #12]
 800c03e:	4653      	mov	r3, sl
 800c040:	3630      	adds	r6, #48	; 0x30
 800c042:	2b01      	cmp	r3, #1
 800c044:	f807 6b01 	strb.w	r6, [r7], #1
 800c048:	4680      	mov	r8, r0
 800c04a:	4689      	mov	r9, r1
 800c04c:	f000 80b7 	beq.w	800c1be <_dtoa_r+0xe46>
 800c050:	9e13      	ldr	r6, [sp, #76]	; 0x4c
 800c052:	9b03      	ldr	r3, [sp, #12]
 800c054:	441e      	add	r6, r3
 800c056:	4b70      	ldr	r3, [pc, #448]	; (800c218 <_dtoa_r+0xea0>)
 800c058:	2200      	movs	r2, #0
 800c05a:	4640      	mov	r0, r8
 800c05c:	4649      	mov	r1, r9
 800c05e:	f7f4 fcf9 	bl	8000a54 <__aeabi_dmul>
 800c062:	4689      	mov	r9, r1
 800c064:	4680      	mov	r8, r0
 800c066:	f7f4 ffa5 	bl	8000fb4 <__aeabi_d2iz>
 800c06a:	4682      	mov	sl, r0
 800c06c:	f7f4 fc88 	bl	8000980 <__aeabi_i2d>
 800c070:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
 800c074:	4602      	mov	r2, r0
 800c076:	460b      	mov	r3, r1
 800c078:	4640      	mov	r0, r8
 800c07a:	4649      	mov	r1, r9
 800c07c:	f7f4 fb32 	bl	80006e4 <__aeabi_dsub>
 800c080:	f807 ab01 	strb.w	sl, [r7], #1
 800c084:	42be      	cmp	r6, r7
 800c086:	4680      	mov	r8, r0
 800c088:	4689      	mov	r9, r1
 800c08a:	d1e4      	bne.n	800c056 <_dtoa_r+0xcde>
 800c08c:	4b63      	ldr	r3, [pc, #396]	; (800c21c <_dtoa_r+0xea4>)
 800c08e:	2200      	movs	r2, #0
 800c090:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800c094:	f7f4 fb28 	bl	80006e8 <__adddf3>
 800c098:	4642      	mov	r2, r8
 800c09a:	464b      	mov	r3, r9
 800c09c:	f7f4 ff4c 	bl	8000f38 <__aeabi_dcmplt>
 800c0a0:	2800      	cmp	r0, #0
 800c0a2:	d164      	bne.n	800c16e <_dtoa_r+0xdf6>
 800c0a4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c0a8:	495c      	ldr	r1, [pc, #368]	; (800c21c <_dtoa_r+0xea4>)
 800c0aa:	2000      	movs	r0, #0
 800c0ac:	f7f4 fb1a 	bl	80006e4 <__aeabi_dsub>
 800c0b0:	4642      	mov	r2, r8
 800c0b2:	464b      	mov	r3, r9
 800c0b4:	f7f4 ff5e 	bl	8000f74 <__aeabi_dcmpgt>
 800c0b8:	2800      	cmp	r0, #0
 800c0ba:	f43f abad 	beq.w	800b818 <_dtoa_r+0x4a0>
 800c0be:	46b1      	mov	r9, r6
 800c0c0:	3e01      	subs	r6, #1
 800c0c2:	f819 3c01 	ldrb.w	r3, [r9, #-1]
 800c0c6:	2b30      	cmp	r3, #48	; 0x30
 800c0c8:	d0f9      	beq.n	800c0be <_dtoa_r+0xd46>
 800c0ca:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c0cc:	3301      	adds	r3, #1
 800c0ce:	9307      	str	r3, [sp, #28]
 800c0d0:	e509      	b.n	800bae6 <_dtoa_r+0x76e>
 800c0d2:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800c0d4:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800c0d8:	e6d0      	b.n	800be7c <_dtoa_r+0xb04>
 800c0da:	9b08      	ldr	r3, [sp, #32]
 800c0dc:	2b00      	cmp	r3, #0
 800c0de:	f43f ab6f 	beq.w	800b7c0 <_dtoa_r+0x448>
 800c0e2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c0e4:	2b00      	cmp	r3, #0
 800c0e6:	f77f ab97 	ble.w	800b818 <_dtoa_r+0x4a0>
 800c0ea:	9a07      	ldr	r2, [sp, #28]
 800c0ec:	3a01      	subs	r2, #1
 800c0ee:	e9cd 3213 	strd	r3, r2, [sp, #76]	; 0x4c
 800c0f2:	4640      	mov	r0, r8
 800c0f4:	4b48      	ldr	r3, [pc, #288]	; (800c218 <_dtoa_r+0xea0>)
 800c0f6:	2200      	movs	r2, #0
 800c0f8:	4649      	mov	r1, r9
 800c0fa:	f7f4 fcab 	bl	8000a54 <__aeabi_dmul>
 800c0fe:	4680      	mov	r8, r0
 800c100:	4689      	mov	r9, r1
 800c102:	f10a 0001 	add.w	r0, sl, #1
 800c106:	f7f4 fc3b 	bl	8000980 <__aeabi_i2d>
 800c10a:	4642      	mov	r2, r8
 800c10c:	464b      	mov	r3, r9
 800c10e:	f7f4 fca1 	bl	8000a54 <__aeabi_dmul>
 800c112:	4b43      	ldr	r3, [pc, #268]	; (800c220 <_dtoa_r+0xea8>)
 800c114:	2200      	movs	r2, #0
 800c116:	f7f4 fae7 	bl	80006e8 <__adddf3>
 800c11a:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800c11e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800c122:	9311      	str	r3, [sp, #68]	; 0x44
 800c124:	f7ff bac7 	b.w	800b6b6 <_dtoa_r+0x33e>
 800c128:	e9dd 890a 	ldrd	r8, r9, [sp, #40]	; 0x28
 800c12c:	f04f 0a02 	mov.w	sl, #2
 800c130:	f7ff ba9e 	b.w	800b670 <_dtoa_r+0x2f8>
 800c134:	9b07      	ldr	r3, [sp, #28]
 800c136:	3301      	adds	r3, #1
 800c138:	9307      	str	r3, [sp, #28]
 800c13a:	2331      	movs	r3, #49	; 0x31
 800c13c:	f7ff bb3b 	b.w	800b7b6 <_dtoa_r+0x43e>
 800c140:	9b07      	ldr	r3, [sp, #28]
 800c142:	46bb      	mov	fp, r7
 800c144:	3301      	adds	r3, #1
 800c146:	9307      	str	r3, [sp, #28]
 800c148:	2339      	movs	r3, #57	; 0x39
 800c14a:	4637      	mov	r7, r6
 800c14c:	f80b 3b01 	strb.w	r3, [fp], #1
 800c150:	4646      	mov	r6, r8
 800c152:	e4a8      	b.n	800baa6 <_dtoa_r+0x72e>
 800c154:	f04f 0a00 	mov.w	sl, #0
 800c158:	4656      	mov	r6, sl
 800c15a:	e63d      	b.n	800bdd8 <_dtoa_r+0xa60>
 800c15c:	4699      	mov	r9, r3
 800c15e:	e43e      	b.n	800b9de <_dtoa_r+0x666>
 800c160:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800c162:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 800c164:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c166:	3301      	adds	r3, #1
 800c168:	9307      	str	r3, [sp, #28]
 800c16a:	46b1      	mov	r9, r6
 800c16c:	e4bb      	b.n	800bae6 <_dtoa_r+0x76e>
 800c16e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c170:	9a03      	ldr	r2, [sp, #12]
 800c172:	9307      	str	r3, [sp, #28]
 800c174:	f7ff bb18 	b.w	800b7a8 <_dtoa_r+0x430>
 800c178:	f47f aeeb 	bne.w	800bf52 <_dtoa_r+0xbda>
 800c17c:	07da      	lsls	r2, r3, #31
 800c17e:	f57f aee8 	bpl.w	800bf52 <_dtoa_r+0xbda>
 800c182:	e6e1      	b.n	800bf48 <_dtoa_r+0xbd0>
 800c184:	f8dd b054 	ldr.w	fp, [sp, #84]	; 0x54
 800c188:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800c18a:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 800c18c:	f7ff bb44 	b.w	800b818 <_dtoa_r+0x4a0>
 800c190:	2b39      	cmp	r3, #57	; 0x39
 800c192:	d0d5      	beq.n	800c140 <_dtoa_r+0xdc8>
 800c194:	f1b9 0f00 	cmp.w	r9, #0
 800c198:	f73f aed9 	bgt.w	800bf4e <_dtoa_r+0xbd6>
 800c19c:	e6d9      	b.n	800bf52 <_dtoa_r+0xbda>
 800c19e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c1a0:	2b02      	cmp	r3, #2
 800c1a2:	f73f ae05 	bgt.w	800bdb0 <_dtoa_r+0xa38>
 800c1a6:	f8cd 801c 	str.w	r8, [sp, #28]
 800c1aa:	e58d      	b.n	800bcc8 <_dtoa_r+0x950>
 800c1ac:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c1ae:	2b02      	cmp	r3, #2
 800c1b0:	f73f adfe 	bgt.w	800bdb0 <_dtoa_r+0xa38>
 800c1b4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c1b6:	f8cd 801c 	str.w	r8, [sp, #28]
 800c1ba:	9308      	str	r3, [sp, #32]
 800c1bc:	e505      	b.n	800bbca <_dtoa_r+0x852>
 800c1be:	463e      	mov	r6, r7
 800c1c0:	e764      	b.n	800c08c <_dtoa_r+0xd14>
 800c1c2:	f04f 0a02 	mov.w	sl, #2
 800c1c6:	f7ff ba53 	b.w	800b670 <_dtoa_r+0x2f8>
 800c1ca:	4b16      	ldr	r3, [pc, #88]	; (800c224 <_dtoa_r+0xeac>)
 800c1cc:	4816      	ldr	r0, [pc, #88]	; (800c228 <_dtoa_r+0xeb0>)
 800c1ce:	463a      	mov	r2, r7
 800c1d0:	f240 21ef 	movw	r1, #751	; 0x2ef
 800c1d4:	f000 ffa8 	bl	800d128 <__assert_func>
 800c1d8:	2600      	movs	r6, #0
 800c1da:	63e6      	str	r6, [r4, #60]	; 0x3c
 800c1dc:	4631      	mov	r1, r6
 800c1de:	4620      	mov	r0, r4
 800c1e0:	f000 f992 	bl	800c508 <_Balloc>
 800c1e4:	9003      	str	r0, [sp, #12]
 800c1e6:	b950      	cbnz	r0, 800c1fe <_dtoa_r+0xe86>
 800c1e8:	4b0e      	ldr	r3, [pc, #56]	; (800c224 <_dtoa_r+0xeac>)
 800c1ea:	480f      	ldr	r0, [pc, #60]	; (800c228 <_dtoa_r+0xeb0>)
 800c1ec:	2200      	movs	r2, #0
 800c1ee:	f240 11af 	movw	r1, #431	; 0x1af
 800c1f2:	f000 ff99 	bl	800d128 <__assert_func>
 800c1f6:	4b0d      	ldr	r3, [pc, #52]	; (800c22c <_dtoa_r+0xeb4>)
 800c1f8:	9303      	str	r3, [sp, #12]
 800c1fa:	f7ff b8f9 	b.w	800b3f0 <_dtoa_r+0x78>
 800c1fe:	9b03      	ldr	r3, [sp, #12]
 800c200:	63a3      	str	r3, [r4, #56]	; 0x38
 800c202:	f04f 33ff 	mov.w	r3, #4294967295
 800c206:	9312      	str	r3, [sp, #72]	; 0x48
 800c208:	9308      	str	r3, [sp, #32]
 800c20a:	2301      	movs	r3, #1
 800c20c:	9623      	str	r6, [sp, #140]	; 0x8c
 800c20e:	930c      	str	r3, [sp, #48]	; 0x30
 800c210:	f7ff bb02 	b.w	800b818 <_dtoa_r+0x4a0>
 800c214:	0800f7e0 	.word	0x0800f7e0
 800c218:	40240000 	.word	0x40240000
 800c21c:	3fe00000 	.word	0x3fe00000
 800c220:	401c0000 	.word	0x401c0000
 800c224:	0800f6ec 	.word	0x0800f6ec
 800c228:	0800f700 	.word	0x0800f700
 800c22c:	0800f6dc 	.word	0x0800f6dc

0800c230 <_malloc_trim_r>:
 800c230:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c232:	4f24      	ldr	r7, [pc, #144]	; (800c2c4 <_malloc_trim_r+0x94>)
 800c234:	460c      	mov	r4, r1
 800c236:	4606      	mov	r6, r0
 800c238:	f7fd f886 	bl	8009348 <__malloc_lock>
 800c23c:	68bb      	ldr	r3, [r7, #8]
 800c23e:	685d      	ldr	r5, [r3, #4]
 800c240:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
 800c244:	310f      	adds	r1, #15
 800c246:	f025 0503 	bic.w	r5, r5, #3
 800c24a:	194b      	adds	r3, r1, r5
 800c24c:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800c250:	f023 030f 	bic.w	r3, r3, #15
 800c254:	f5a3 5480 	sub.w	r4, r3, #4096	; 0x1000
 800c258:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
 800c25c:	db07      	blt.n	800c26e <_malloc_trim_r+0x3e>
 800c25e:	2100      	movs	r1, #0
 800c260:	4630      	mov	r0, r6
 800c262:	f7fc f8e7 	bl	8008434 <_sbrk_r>
 800c266:	68bb      	ldr	r3, [r7, #8]
 800c268:	442b      	add	r3, r5
 800c26a:	4298      	cmp	r0, r3
 800c26c:	d004      	beq.n	800c278 <_malloc_trim_r+0x48>
 800c26e:	4630      	mov	r0, r6
 800c270:	f7fd f870 	bl	8009354 <__malloc_unlock>
 800c274:	2000      	movs	r0, #0
 800c276:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c278:	4261      	negs	r1, r4
 800c27a:	4630      	mov	r0, r6
 800c27c:	f7fc f8da 	bl	8008434 <_sbrk_r>
 800c280:	3001      	adds	r0, #1
 800c282:	d00d      	beq.n	800c2a0 <_malloc_trim_r+0x70>
 800c284:	4a10      	ldr	r2, [pc, #64]	; (800c2c8 <_malloc_trim_r+0x98>)
 800c286:	68bb      	ldr	r3, [r7, #8]
 800c288:	1b2d      	subs	r5, r5, r4
 800c28a:	f045 0501 	orr.w	r5, r5, #1
 800c28e:	605d      	str	r5, [r3, #4]
 800c290:	6813      	ldr	r3, [r2, #0]
 800c292:	4630      	mov	r0, r6
 800c294:	1b1b      	subs	r3, r3, r4
 800c296:	6013      	str	r3, [r2, #0]
 800c298:	f7fd f85c 	bl	8009354 <__malloc_unlock>
 800c29c:	2001      	movs	r0, #1
 800c29e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c2a0:	2100      	movs	r1, #0
 800c2a2:	4630      	mov	r0, r6
 800c2a4:	f7fc f8c6 	bl	8008434 <_sbrk_r>
 800c2a8:	68ba      	ldr	r2, [r7, #8]
 800c2aa:	1a83      	subs	r3, r0, r2
 800c2ac:	2b0f      	cmp	r3, #15
 800c2ae:	ddde      	ble.n	800c26e <_malloc_trim_r+0x3e>
 800c2b0:	f043 0301 	orr.w	r3, r3, #1
 800c2b4:	6053      	str	r3, [r2, #4]
 800c2b6:	4b05      	ldr	r3, [pc, #20]	; (800c2cc <_malloc_trim_r+0x9c>)
 800c2b8:	4903      	ldr	r1, [pc, #12]	; (800c2c8 <_malloc_trim_r+0x98>)
 800c2ba:	681b      	ldr	r3, [r3, #0]
 800c2bc:	1ac0      	subs	r0, r0, r3
 800c2be:	6008      	str	r0, [r1, #0]
 800c2c0:	e7d5      	b.n	800c26e <_malloc_trim_r+0x3e>
 800c2c2:	bf00      	nop
 800c2c4:	24000124 	.word	0x24000124
 800c2c8:	2400184c 	.word	0x2400184c
 800c2cc:	2400052c 	.word	0x2400052c

0800c2d0 <_free_r>:
 800c2d0:	2900      	cmp	r1, #0
 800c2d2:	d061      	beq.n	800c398 <_free_r+0xc8>
 800c2d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c2d6:	460c      	mov	r4, r1
 800c2d8:	4606      	mov	r6, r0
 800c2da:	f7fd f835 	bl	8009348 <__malloc_lock>
 800c2de:	f854 2c04 	ldr.w	r2, [r4, #-4]
 800c2e2:	4f7b      	ldr	r7, [pc, #492]	; (800c4d0 <_free_r+0x200>)
 800c2e4:	f1a4 0508 	sub.w	r5, r4, #8
 800c2e8:	f022 0101 	bic.w	r1, r2, #1
 800c2ec:	eb05 0c01 	add.w	ip, r5, r1
 800c2f0:	68b8      	ldr	r0, [r7, #8]
 800c2f2:	f8dc 3004 	ldr.w	r3, [ip, #4]
 800c2f6:	4560      	cmp	r0, ip
 800c2f8:	f023 0303 	bic.w	r3, r3, #3
 800c2fc:	f000 808b 	beq.w	800c416 <_free_r+0x146>
 800c300:	07d2      	lsls	r2, r2, #31
 800c302:	f8cc 3004 	str.w	r3, [ip, #4]
 800c306:	d432      	bmi.n	800c36e <_free_r+0x9e>
 800c308:	f854 2c08 	ldr.w	r2, [r4, #-8]
 800c30c:	1aad      	subs	r5, r5, r2
 800c30e:	4411      	add	r1, r2
 800c310:	68aa      	ldr	r2, [r5, #8]
 800c312:	f107 0008 	add.w	r0, r7, #8
 800c316:	4282      	cmp	r2, r0
 800c318:	d06a      	beq.n	800c3f0 <_free_r+0x120>
 800c31a:	eb0c 0403 	add.w	r4, ip, r3
 800c31e:	f8d4 e004 	ldr.w	lr, [r4, #4]
 800c322:	68ec      	ldr	r4, [r5, #12]
 800c324:	60d4      	str	r4, [r2, #12]
 800c326:	f01e 0f01 	tst.w	lr, #1
 800c32a:	60a2      	str	r2, [r4, #8]
 800c32c:	f000 8097 	beq.w	800c45e <_free_r+0x18e>
 800c330:	f041 0301 	orr.w	r3, r1, #1
 800c334:	606b      	str	r3, [r5, #4]
 800c336:	f8cc 1000 	str.w	r1, [ip]
 800c33a:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800c33e:	d235      	bcs.n	800c3ac <_free_r+0xdc>
 800c340:	6878      	ldr	r0, [r7, #4]
 800c342:	08cb      	lsrs	r3, r1, #3
 800c344:	2201      	movs	r2, #1
 800c346:	0949      	lsrs	r1, r1, #5
 800c348:	3301      	adds	r3, #1
 800c34a:	408a      	lsls	r2, r1
 800c34c:	4302      	orrs	r2, r0
 800c34e:	f857 1033 	ldr.w	r1, [r7, r3, lsl #3]
 800c352:	607a      	str	r2, [r7, #4]
 800c354:	eb07 02c3 	add.w	r2, r7, r3, lsl #3
 800c358:	3a08      	subs	r2, #8
 800c35a:	e9c5 1202 	strd	r1, r2, [r5, #8]
 800c35e:	f847 5033 	str.w	r5, [r7, r3, lsl #3]
 800c362:	60cd      	str	r5, [r1, #12]
 800c364:	4630      	mov	r0, r6
 800c366:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800c36a:	f7fc bff3 	b.w	8009354 <__malloc_unlock>
 800c36e:	eb0c 0203 	add.w	r2, ip, r3
 800c372:	6852      	ldr	r2, [r2, #4]
 800c374:	07d0      	lsls	r0, r2, #31
 800c376:	d410      	bmi.n	800c39a <_free_r+0xca>
 800c378:	4419      	add	r1, r3
 800c37a:	f107 0008 	add.w	r0, r7, #8
 800c37e:	f8dc 3008 	ldr.w	r3, [ip, #8]
 800c382:	4283      	cmp	r3, r0
 800c384:	d073      	beq.n	800c46e <_free_r+0x19e>
 800c386:	f8dc 200c 	ldr.w	r2, [ip, #12]
 800c38a:	60da      	str	r2, [r3, #12]
 800c38c:	6093      	str	r3, [r2, #8]
 800c38e:	f041 0301 	orr.w	r3, r1, #1
 800c392:	606b      	str	r3, [r5, #4]
 800c394:	5069      	str	r1, [r5, r1]
 800c396:	e7d0      	b.n	800c33a <_free_r+0x6a>
 800c398:	4770      	bx	lr
 800c39a:	f041 0301 	orr.w	r3, r1, #1
 800c39e:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800c3a2:	f844 3c04 	str.w	r3, [r4, #-4]
 800c3a6:	f8cc 1000 	str.w	r1, [ip]
 800c3aa:	d3c9      	bcc.n	800c340 <_free_r+0x70>
 800c3ac:	f5b1 6f20 	cmp.w	r1, #2560	; 0xa00
 800c3b0:	ea4f 2351 	mov.w	r3, r1, lsr #9
 800c3b4:	d248      	bcs.n	800c448 <_free_r+0x178>
 800c3b6:	098b      	lsrs	r3, r1, #6
 800c3b8:	f103 0039 	add.w	r0, r3, #57	; 0x39
 800c3bc:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800c3c0:	00c3      	lsls	r3, r0, #3
 800c3c2:	18f8      	adds	r0, r7, r3
 800c3c4:	58fb      	ldr	r3, [r7, r3]
 800c3c6:	3808      	subs	r0, #8
 800c3c8:	4298      	cmp	r0, r3
 800c3ca:	d059      	beq.n	800c480 <_free_r+0x1b0>
 800c3cc:	685a      	ldr	r2, [r3, #4]
 800c3ce:	f022 0203 	bic.w	r2, r2, #3
 800c3d2:	428a      	cmp	r2, r1
 800c3d4:	d902      	bls.n	800c3dc <_free_r+0x10c>
 800c3d6:	689b      	ldr	r3, [r3, #8]
 800c3d8:	4298      	cmp	r0, r3
 800c3da:	d1f7      	bne.n	800c3cc <_free_r+0xfc>
 800c3dc:	68d8      	ldr	r0, [r3, #12]
 800c3de:	e9c5 3002 	strd	r3, r0, [r5, #8]
 800c3e2:	6085      	str	r5, [r0, #8]
 800c3e4:	60dd      	str	r5, [r3, #12]
 800c3e6:	4630      	mov	r0, r6
 800c3e8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800c3ec:	f7fc bfb2 	b.w	8009354 <__malloc_unlock>
 800c3f0:	eb0c 0203 	add.w	r2, ip, r3
 800c3f4:	6852      	ldr	r2, [r2, #4]
 800c3f6:	07d2      	lsls	r2, r2, #31
 800c3f8:	d463      	bmi.n	800c4c2 <_free_r+0x1f2>
 800c3fa:	440b      	add	r3, r1
 800c3fc:	e9dc 1202 	ldrd	r1, r2, [ip, #8]
 800c400:	60ca      	str	r2, [r1, #12]
 800c402:	6091      	str	r1, [r2, #8]
 800c404:	f043 0201 	orr.w	r2, r3, #1
 800c408:	606a      	str	r2, [r5, #4]
 800c40a:	4630      	mov	r0, r6
 800c40c:	50eb      	str	r3, [r5, r3]
 800c40e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800c412:	f7fc bf9f 	b.w	8009354 <__malloc_unlock>
 800c416:	440b      	add	r3, r1
 800c418:	07d1      	lsls	r1, r2, #31
 800c41a:	d407      	bmi.n	800c42c <_free_r+0x15c>
 800c41c:	f854 2c08 	ldr.w	r2, [r4, #-8]
 800c420:	1aad      	subs	r5, r5, r2
 800c422:	4413      	add	r3, r2
 800c424:	e9d5 1202 	ldrd	r1, r2, [r5, #8]
 800c428:	60ca      	str	r2, [r1, #12]
 800c42a:	6091      	str	r1, [r2, #8]
 800c42c:	f043 0201 	orr.w	r2, r3, #1
 800c430:	606a      	str	r2, [r5, #4]
 800c432:	4a28      	ldr	r2, [pc, #160]	; (800c4d4 <_free_r+0x204>)
 800c434:	60bd      	str	r5, [r7, #8]
 800c436:	6812      	ldr	r2, [r2, #0]
 800c438:	429a      	cmp	r2, r3
 800c43a:	d893      	bhi.n	800c364 <_free_r+0x94>
 800c43c:	4b26      	ldr	r3, [pc, #152]	; (800c4d8 <_free_r+0x208>)
 800c43e:	4630      	mov	r0, r6
 800c440:	6819      	ldr	r1, [r3, #0]
 800c442:	f7ff fef5 	bl	800c230 <_malloc_trim_r>
 800c446:	e78d      	b.n	800c364 <_free_r+0x94>
 800c448:	2b14      	cmp	r3, #20
 800c44a:	d90a      	bls.n	800c462 <_free_r+0x192>
 800c44c:	2b54      	cmp	r3, #84	; 0x54
 800c44e:	d81f      	bhi.n	800c490 <_free_r+0x1c0>
 800c450:	0b0b      	lsrs	r3, r1, #12
 800c452:	f103 006f 	add.w	r0, r3, #111	; 0x6f
 800c456:	f103 026e 	add.w	r2, r3, #110	; 0x6e
 800c45a:	00c3      	lsls	r3, r0, #3
 800c45c:	e7b1      	b.n	800c3c2 <_free_r+0xf2>
 800c45e:	4419      	add	r1, r3
 800c460:	e78d      	b.n	800c37e <_free_r+0xae>
 800c462:	f103 005c 	add.w	r0, r3, #92	; 0x5c
 800c466:	f103 025b 	add.w	r2, r3, #91	; 0x5b
 800c46a:	00c3      	lsls	r3, r0, #3
 800c46c:	e7a9      	b.n	800c3c2 <_free_r+0xf2>
 800c46e:	f041 0301 	orr.w	r3, r1, #1
 800c472:	e9c7 5504 	strd	r5, r5, [r7, #16]
 800c476:	e9c5 0002 	strd	r0, r0, [r5, #8]
 800c47a:	606b      	str	r3, [r5, #4]
 800c47c:	5069      	str	r1, [r5, r1]
 800c47e:	e771      	b.n	800c364 <_free_r+0x94>
 800c480:	6879      	ldr	r1, [r7, #4]
 800c482:	1092      	asrs	r2, r2, #2
 800c484:	2401      	movs	r4, #1
 800c486:	fa04 f202 	lsl.w	r2, r4, r2
 800c48a:	430a      	orrs	r2, r1
 800c48c:	607a      	str	r2, [r7, #4]
 800c48e:	e7a6      	b.n	800c3de <_free_r+0x10e>
 800c490:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 800c494:	d806      	bhi.n	800c4a4 <_free_r+0x1d4>
 800c496:	0bcb      	lsrs	r3, r1, #15
 800c498:	f103 0078 	add.w	r0, r3, #120	; 0x78
 800c49c:	f103 0277 	add.w	r2, r3, #119	; 0x77
 800c4a0:	00c3      	lsls	r3, r0, #3
 800c4a2:	e78e      	b.n	800c3c2 <_free_r+0xf2>
 800c4a4:	f240 5254 	movw	r2, #1364	; 0x554
 800c4a8:	4293      	cmp	r3, r2
 800c4aa:	d806      	bhi.n	800c4ba <_free_r+0x1ea>
 800c4ac:	0c8b      	lsrs	r3, r1, #18
 800c4ae:	f103 007d 	add.w	r0, r3, #125	; 0x7d
 800c4b2:	f103 027c 	add.w	r2, r3, #124	; 0x7c
 800c4b6:	00c3      	lsls	r3, r0, #3
 800c4b8:	e783      	b.n	800c3c2 <_free_r+0xf2>
 800c4ba:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
 800c4be:	227e      	movs	r2, #126	; 0x7e
 800c4c0:	e77f      	b.n	800c3c2 <_free_r+0xf2>
 800c4c2:	f041 0301 	orr.w	r3, r1, #1
 800c4c6:	606b      	str	r3, [r5, #4]
 800c4c8:	f8cc 1000 	str.w	r1, [ip]
 800c4cc:	e74a      	b.n	800c364 <_free_r+0x94>
 800c4ce:	bf00      	nop
 800c4d0:	24000124 	.word	0x24000124
 800c4d4:	24000530 	.word	0x24000530
 800c4d8:	2400187c 	.word	0x2400187c

0800c4dc <__ascii_mbtowc>:
 800c4dc:	b082      	sub	sp, #8
 800c4de:	b149      	cbz	r1, 800c4f4 <__ascii_mbtowc+0x18>
 800c4e0:	b15a      	cbz	r2, 800c4fa <__ascii_mbtowc+0x1e>
 800c4e2:	b16b      	cbz	r3, 800c500 <__ascii_mbtowc+0x24>
 800c4e4:	7813      	ldrb	r3, [r2, #0]
 800c4e6:	600b      	str	r3, [r1, #0]
 800c4e8:	7812      	ldrb	r2, [r2, #0]
 800c4ea:	1e10      	subs	r0, r2, #0
 800c4ec:	bf18      	it	ne
 800c4ee:	2001      	movne	r0, #1
 800c4f0:	b002      	add	sp, #8
 800c4f2:	4770      	bx	lr
 800c4f4:	a901      	add	r1, sp, #4
 800c4f6:	2a00      	cmp	r2, #0
 800c4f8:	d1f3      	bne.n	800c4e2 <__ascii_mbtowc+0x6>
 800c4fa:	4610      	mov	r0, r2
 800c4fc:	b002      	add	sp, #8
 800c4fe:	4770      	bx	lr
 800c500:	f06f 0001 	mvn.w	r0, #1
 800c504:	e7f4      	b.n	800c4f0 <__ascii_mbtowc+0x14>
 800c506:	bf00      	nop

0800c508 <_Balloc>:
 800c508:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800c50a:	b570      	push	{r4, r5, r6, lr}
 800c50c:	4605      	mov	r5, r0
 800c50e:	460c      	mov	r4, r1
 800c510:	b14b      	cbz	r3, 800c526 <_Balloc+0x1e>
 800c512:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800c516:	b180      	cbz	r0, 800c53a <_Balloc+0x32>
 800c518:	6802      	ldr	r2, [r0, #0]
 800c51a:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 800c51e:	2300      	movs	r3, #0
 800c520:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c524:	bd70      	pop	{r4, r5, r6, pc}
 800c526:	2221      	movs	r2, #33	; 0x21
 800c528:	2104      	movs	r1, #4
 800c52a:	f000 fe1d 	bl	800d168 <_calloc_r>
 800c52e:	4603      	mov	r3, r0
 800c530:	6468      	str	r0, [r5, #68]	; 0x44
 800c532:	2800      	cmp	r0, #0
 800c534:	d1ed      	bne.n	800c512 <_Balloc+0xa>
 800c536:	2000      	movs	r0, #0
 800c538:	bd70      	pop	{r4, r5, r6, pc}
 800c53a:	2101      	movs	r1, #1
 800c53c:	fa01 f604 	lsl.w	r6, r1, r4
 800c540:	1d72      	adds	r2, r6, #5
 800c542:	0092      	lsls	r2, r2, #2
 800c544:	4628      	mov	r0, r5
 800c546:	f000 fe0f 	bl	800d168 <_calloc_r>
 800c54a:	2800      	cmp	r0, #0
 800c54c:	d0f3      	beq.n	800c536 <_Balloc+0x2e>
 800c54e:	e9c0 4601 	strd	r4, r6, [r0, #4]
 800c552:	e7e4      	b.n	800c51e <_Balloc+0x16>

0800c554 <_Bfree>:
 800c554:	b131      	cbz	r1, 800c564 <_Bfree+0x10>
 800c556:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800c558:	684a      	ldr	r2, [r1, #4]
 800c55a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800c55e:	6008      	str	r0, [r1, #0]
 800c560:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800c564:	4770      	bx	lr
 800c566:	bf00      	nop

0800c568 <__multadd>:
 800c568:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c56c:	690d      	ldr	r5, [r1, #16]
 800c56e:	4607      	mov	r7, r0
 800c570:	460e      	mov	r6, r1
 800c572:	461c      	mov	r4, r3
 800c574:	f101 0e14 	add.w	lr, r1, #20
 800c578:	2000      	movs	r0, #0
 800c57a:	f8de 1000 	ldr.w	r1, [lr]
 800c57e:	b28b      	uxth	r3, r1
 800c580:	fb02 4303 	mla	r3, r2, r3, r4
 800c584:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 800c588:	0c09      	lsrs	r1, r1, #16
 800c58a:	fb02 cc01 	mla	ip, r2, r1, ip
 800c58e:	3001      	adds	r0, #1
 800c590:	b29b      	uxth	r3, r3
 800c592:	eb03 430c 	add.w	r3, r3, ip, lsl #16
 800c596:	4285      	cmp	r5, r0
 800c598:	f84e 3b04 	str.w	r3, [lr], #4
 800c59c:	ea4f 441c 	mov.w	r4, ip, lsr #16
 800c5a0:	dceb      	bgt.n	800c57a <__multadd+0x12>
 800c5a2:	b13c      	cbz	r4, 800c5b4 <__multadd+0x4c>
 800c5a4:	68b3      	ldr	r3, [r6, #8]
 800c5a6:	42ab      	cmp	r3, r5
 800c5a8:	dd07      	ble.n	800c5ba <__multadd+0x52>
 800c5aa:	eb06 0385 	add.w	r3, r6, r5, lsl #2
 800c5ae:	3501      	adds	r5, #1
 800c5b0:	615c      	str	r4, [r3, #20]
 800c5b2:	6135      	str	r5, [r6, #16]
 800c5b4:	4630      	mov	r0, r6
 800c5b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c5ba:	6871      	ldr	r1, [r6, #4]
 800c5bc:	4638      	mov	r0, r7
 800c5be:	3101      	adds	r1, #1
 800c5c0:	f7ff ffa2 	bl	800c508 <_Balloc>
 800c5c4:	4680      	mov	r8, r0
 800c5c6:	b1a8      	cbz	r0, 800c5f4 <__multadd+0x8c>
 800c5c8:	6932      	ldr	r2, [r6, #16]
 800c5ca:	3202      	adds	r2, #2
 800c5cc:	f106 010c 	add.w	r1, r6, #12
 800c5d0:	0092      	lsls	r2, r2, #2
 800c5d2:	300c      	adds	r0, #12
 800c5d4:	f7f3 ff1a 	bl	800040c <memcpy>
 800c5d8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800c5da:	6872      	ldr	r2, [r6, #4]
 800c5dc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c5e0:	6031      	str	r1, [r6, #0]
 800c5e2:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
 800c5e6:	4646      	mov	r6, r8
 800c5e8:	eb06 0385 	add.w	r3, r6, r5, lsl #2
 800c5ec:	3501      	adds	r5, #1
 800c5ee:	615c      	str	r4, [r3, #20]
 800c5f0:	6135      	str	r5, [r6, #16]
 800c5f2:	e7df      	b.n	800c5b4 <__multadd+0x4c>
 800c5f4:	4b02      	ldr	r3, [pc, #8]	; (800c600 <__multadd+0x98>)
 800c5f6:	4803      	ldr	r0, [pc, #12]	; (800c604 <__multadd+0x9c>)
 800c5f8:	4642      	mov	r2, r8
 800c5fa:	21ba      	movs	r1, #186	; 0xba
 800c5fc:	f000 fd94 	bl	800d128 <__assert_func>
 800c600:	0800f6ec 	.word	0x0800f6ec
 800c604:	0800f75c 	.word	0x0800f75c

0800c608 <__hi0bits>:
 800c608:	0c02      	lsrs	r2, r0, #16
 800c60a:	0412      	lsls	r2, r2, #16
 800c60c:	4603      	mov	r3, r0
 800c60e:	b9ca      	cbnz	r2, 800c644 <__hi0bits+0x3c>
 800c610:	0403      	lsls	r3, r0, #16
 800c612:	2010      	movs	r0, #16
 800c614:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800c618:	bf04      	itt	eq
 800c61a:	021b      	lsleq	r3, r3, #8
 800c61c:	3008      	addeq	r0, #8
 800c61e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800c622:	bf04      	itt	eq
 800c624:	011b      	lsleq	r3, r3, #4
 800c626:	3004      	addeq	r0, #4
 800c628:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800c62c:	bf04      	itt	eq
 800c62e:	009b      	lsleq	r3, r3, #2
 800c630:	3002      	addeq	r0, #2
 800c632:	2b00      	cmp	r3, #0
 800c634:	db05      	blt.n	800c642 <__hi0bits+0x3a>
 800c636:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800c63a:	f100 0001 	add.w	r0, r0, #1
 800c63e:	bf08      	it	eq
 800c640:	2020      	moveq	r0, #32
 800c642:	4770      	bx	lr
 800c644:	2000      	movs	r0, #0
 800c646:	e7e5      	b.n	800c614 <__hi0bits+0xc>

0800c648 <__lo0bits>:
 800c648:	6803      	ldr	r3, [r0, #0]
 800c64a:	f013 0207 	ands.w	r2, r3, #7
 800c64e:	4601      	mov	r1, r0
 800c650:	d007      	beq.n	800c662 <__lo0bits+0x1a>
 800c652:	07da      	lsls	r2, r3, #31
 800c654:	d41f      	bmi.n	800c696 <__lo0bits+0x4e>
 800c656:	0798      	lsls	r0, r3, #30
 800c658:	d521      	bpl.n	800c69e <__lo0bits+0x56>
 800c65a:	085b      	lsrs	r3, r3, #1
 800c65c:	600b      	str	r3, [r1, #0]
 800c65e:	2001      	movs	r0, #1
 800c660:	4770      	bx	lr
 800c662:	b298      	uxth	r0, r3
 800c664:	b1a0      	cbz	r0, 800c690 <__lo0bits+0x48>
 800c666:	4610      	mov	r0, r2
 800c668:	b2da      	uxtb	r2, r3
 800c66a:	b90a      	cbnz	r2, 800c670 <__lo0bits+0x28>
 800c66c:	3008      	adds	r0, #8
 800c66e:	0a1b      	lsrs	r3, r3, #8
 800c670:	071a      	lsls	r2, r3, #28
 800c672:	bf04      	itt	eq
 800c674:	091b      	lsreq	r3, r3, #4
 800c676:	3004      	addeq	r0, #4
 800c678:	079a      	lsls	r2, r3, #30
 800c67a:	bf04      	itt	eq
 800c67c:	089b      	lsreq	r3, r3, #2
 800c67e:	3002      	addeq	r0, #2
 800c680:	07da      	lsls	r2, r3, #31
 800c682:	d403      	bmi.n	800c68c <__lo0bits+0x44>
 800c684:	085b      	lsrs	r3, r3, #1
 800c686:	f100 0001 	add.w	r0, r0, #1
 800c68a:	d006      	beq.n	800c69a <__lo0bits+0x52>
 800c68c:	600b      	str	r3, [r1, #0]
 800c68e:	4770      	bx	lr
 800c690:	0c1b      	lsrs	r3, r3, #16
 800c692:	2010      	movs	r0, #16
 800c694:	e7e8      	b.n	800c668 <__lo0bits+0x20>
 800c696:	2000      	movs	r0, #0
 800c698:	4770      	bx	lr
 800c69a:	2020      	movs	r0, #32
 800c69c:	4770      	bx	lr
 800c69e:	089b      	lsrs	r3, r3, #2
 800c6a0:	600b      	str	r3, [r1, #0]
 800c6a2:	2002      	movs	r0, #2
 800c6a4:	4770      	bx	lr
 800c6a6:	bf00      	nop

0800c6a8 <__i2b>:
 800c6a8:	b538      	push	{r3, r4, r5, lr}
 800c6aa:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800c6ac:	4604      	mov	r4, r0
 800c6ae:	460d      	mov	r5, r1
 800c6b0:	b14b      	cbz	r3, 800c6c6 <__i2b+0x1e>
 800c6b2:	6858      	ldr	r0, [r3, #4]
 800c6b4:	b1b0      	cbz	r0, 800c6e4 <__i2b+0x3c>
 800c6b6:	6802      	ldr	r2, [r0, #0]
 800c6b8:	605a      	str	r2, [r3, #4]
 800c6ba:	2200      	movs	r2, #0
 800c6bc:	2301      	movs	r3, #1
 800c6be:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c6c2:	60c2      	str	r2, [r0, #12]
 800c6c4:	bd38      	pop	{r3, r4, r5, pc}
 800c6c6:	2221      	movs	r2, #33	; 0x21
 800c6c8:	2104      	movs	r1, #4
 800c6ca:	f000 fd4d 	bl	800d168 <_calloc_r>
 800c6ce:	4603      	mov	r3, r0
 800c6d0:	6460      	str	r0, [r4, #68]	; 0x44
 800c6d2:	2800      	cmp	r0, #0
 800c6d4:	d1ed      	bne.n	800c6b2 <__i2b+0xa>
 800c6d6:	4b09      	ldr	r3, [pc, #36]	; (800c6fc <__i2b+0x54>)
 800c6d8:	4809      	ldr	r0, [pc, #36]	; (800c700 <__i2b+0x58>)
 800c6da:	2200      	movs	r2, #0
 800c6dc:	f240 1145 	movw	r1, #325	; 0x145
 800c6e0:	f000 fd22 	bl	800d128 <__assert_func>
 800c6e4:	221c      	movs	r2, #28
 800c6e6:	2101      	movs	r1, #1
 800c6e8:	4620      	mov	r0, r4
 800c6ea:	f000 fd3d 	bl	800d168 <_calloc_r>
 800c6ee:	2800      	cmp	r0, #0
 800c6f0:	d0f1      	beq.n	800c6d6 <__i2b+0x2e>
 800c6f2:	2201      	movs	r2, #1
 800c6f4:	2302      	movs	r3, #2
 800c6f6:	e9c0 2301 	strd	r2, r3, [r0, #4]
 800c6fa:	e7de      	b.n	800c6ba <__i2b+0x12>
 800c6fc:	0800f6ec 	.word	0x0800f6ec
 800c700:	0800f75c 	.word	0x0800f75c

0800c704 <__multiply>:
 800c704:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c708:	690e      	ldr	r6, [r1, #16]
 800c70a:	6915      	ldr	r5, [r2, #16]
 800c70c:	42ae      	cmp	r6, r5
 800c70e:	b085      	sub	sp, #20
 800c710:	4688      	mov	r8, r1
 800c712:	4614      	mov	r4, r2
 800c714:	db05      	blt.n	800c722 <__multiply+0x1e>
 800c716:	462a      	mov	r2, r5
 800c718:	4623      	mov	r3, r4
 800c71a:	4635      	mov	r5, r6
 800c71c:	460c      	mov	r4, r1
 800c71e:	4616      	mov	r6, r2
 800c720:	4698      	mov	r8, r3
 800c722:	68a3      	ldr	r3, [r4, #8]
 800c724:	6861      	ldr	r1, [r4, #4]
 800c726:	19af      	adds	r7, r5, r6
 800c728:	42bb      	cmp	r3, r7
 800c72a:	bfb8      	it	lt
 800c72c:	3101      	addlt	r1, #1
 800c72e:	f7ff feeb 	bl	800c508 <_Balloc>
 800c732:	9001      	str	r0, [sp, #4]
 800c734:	2800      	cmp	r0, #0
 800c736:	f000 8087 	beq.w	800c848 <__multiply+0x144>
 800c73a:	9b01      	ldr	r3, [sp, #4]
 800c73c:	f103 0914 	add.w	r9, r3, #20
 800c740:	eb09 0a87 	add.w	sl, r9, r7, lsl #2
 800c744:	45d1      	cmp	r9, sl
 800c746:	d205      	bcs.n	800c754 <__multiply+0x50>
 800c748:	464b      	mov	r3, r9
 800c74a:	2200      	movs	r2, #0
 800c74c:	f843 2b04 	str.w	r2, [r3], #4
 800c750:	459a      	cmp	sl, r3
 800c752:	d8fb      	bhi.n	800c74c <__multiply+0x48>
 800c754:	f108 0814 	add.w	r8, r8, #20
 800c758:	eb08 0b86 	add.w	fp, r8, r6, lsl #2
 800c75c:	f104 0314 	add.w	r3, r4, #20
 800c760:	45d8      	cmp	r8, fp
 800c762:	461a      	mov	r2, r3
 800c764:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 800c768:	d25f      	bcs.n	800c82a <__multiply+0x126>
 800c76a:	1b2b      	subs	r3, r5, r4
 800c76c:	3b15      	subs	r3, #21
 800c76e:	f023 0303 	bic.w	r3, r3, #3
 800c772:	3304      	adds	r3, #4
 800c774:	3415      	adds	r4, #21
 800c776:	42a5      	cmp	r5, r4
 800c778:	bf38      	it	cc
 800c77a:	2304      	movcc	r3, #4
 800c77c:	e9cd a702 	strd	sl, r7, [sp, #8]
 800c780:	46ac      	mov	ip, r5
 800c782:	461f      	mov	r7, r3
 800c784:	4692      	mov	sl, r2
 800c786:	e005      	b.n	800c794 <__multiply+0x90>
 800c788:	0c09      	lsrs	r1, r1, #16
 800c78a:	d129      	bne.n	800c7e0 <__multiply+0xdc>
 800c78c:	45c3      	cmp	fp, r8
 800c78e:	f109 0904 	add.w	r9, r9, #4
 800c792:	d948      	bls.n	800c826 <__multiply+0x122>
 800c794:	f858 1b04 	ldr.w	r1, [r8], #4
 800c798:	b28d      	uxth	r5, r1
 800c79a:	2d00      	cmp	r5, #0
 800c79c:	d0f4      	beq.n	800c788 <__multiply+0x84>
 800c79e:	4656      	mov	r6, sl
 800c7a0:	464c      	mov	r4, r9
 800c7a2:	2300      	movs	r3, #0
 800c7a4:	f856 1b04 	ldr.w	r1, [r6], #4
 800c7a8:	6822      	ldr	r2, [r4, #0]
 800c7aa:	fa1f fe81 	uxth.w	lr, r1
 800c7ae:	b290      	uxth	r0, r2
 800c7b0:	0c09      	lsrs	r1, r1, #16
 800c7b2:	fb05 000e 	mla	r0, r5, lr, r0
 800c7b6:	0c12      	lsrs	r2, r2, #16
 800c7b8:	4403      	add	r3, r0
 800c7ba:	fb05 2201 	mla	r2, r5, r1, r2
 800c7be:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800c7c2:	b29b      	uxth	r3, r3
 800c7c4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c7c8:	45b4      	cmp	ip, r6
 800c7ca:	f844 3b04 	str.w	r3, [r4], #4
 800c7ce:	ea4f 4312 	mov.w	r3, r2, lsr #16
 800c7d2:	d8e7      	bhi.n	800c7a4 <__multiply+0xa0>
 800c7d4:	f849 3007 	str.w	r3, [r9, r7]
 800c7d8:	f858 1c04 	ldr.w	r1, [r8, #-4]
 800c7dc:	0c09      	lsrs	r1, r1, #16
 800c7de:	d0d5      	beq.n	800c78c <__multiply+0x88>
 800c7e0:	f8d9 3000 	ldr.w	r3, [r9]
 800c7e4:	4650      	mov	r0, sl
 800c7e6:	461a      	mov	r2, r3
 800c7e8:	464c      	mov	r4, r9
 800c7ea:	2600      	movs	r6, #0
 800c7ec:	8805      	ldrh	r5, [r0, #0]
 800c7ee:	0c12      	lsrs	r2, r2, #16
 800c7f0:	fb01 2205 	mla	r2, r1, r5, r2
 800c7f4:	4416      	add	r6, r2
 800c7f6:	b29b      	uxth	r3, r3
 800c7f8:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800c7fc:	f844 3b04 	str.w	r3, [r4], #4
 800c800:	f850 5b04 	ldr.w	r5, [r0], #4
 800c804:	6822      	ldr	r2, [r4, #0]
 800c806:	0c2d      	lsrs	r5, r5, #16
 800c808:	b293      	uxth	r3, r2
 800c80a:	fb01 3305 	mla	r3, r1, r5, r3
 800c80e:	eb03 4316 	add.w	r3, r3, r6, lsr #16
 800c812:	4584      	cmp	ip, r0
 800c814:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c818:	d8e8      	bhi.n	800c7ec <__multiply+0xe8>
 800c81a:	45c3      	cmp	fp, r8
 800c81c:	f849 3007 	str.w	r3, [r9, r7]
 800c820:	f109 0904 	add.w	r9, r9, #4
 800c824:	d8b6      	bhi.n	800c794 <__multiply+0x90>
 800c826:	e9dd a702 	ldrd	sl, r7, [sp, #8]
 800c82a:	2f00      	cmp	r7, #0
 800c82c:	dc02      	bgt.n	800c834 <__multiply+0x130>
 800c82e:	e005      	b.n	800c83c <__multiply+0x138>
 800c830:	3f01      	subs	r7, #1
 800c832:	d003      	beq.n	800c83c <__multiply+0x138>
 800c834:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
 800c838:	2b00      	cmp	r3, #0
 800c83a:	d0f9      	beq.n	800c830 <__multiply+0x12c>
 800c83c:	9b01      	ldr	r3, [sp, #4]
 800c83e:	4618      	mov	r0, r3
 800c840:	611f      	str	r7, [r3, #16]
 800c842:	b005      	add	sp, #20
 800c844:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c848:	4b03      	ldr	r3, [pc, #12]	; (800c858 <__multiply+0x154>)
 800c84a:	4804      	ldr	r0, [pc, #16]	; (800c85c <__multiply+0x158>)
 800c84c:	9a01      	ldr	r2, [sp, #4]
 800c84e:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800c852:	f000 fc69 	bl	800d128 <__assert_func>
 800c856:	bf00      	nop
 800c858:	0800f6ec 	.word	0x0800f6ec
 800c85c:	0800f75c 	.word	0x0800f75c

0800c860 <__pow5mult>:
 800c860:	f012 0303 	ands.w	r3, r2, #3
 800c864:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c868:	4614      	mov	r4, r2
 800c86a:	4606      	mov	r6, r0
 800c86c:	d132      	bne.n	800c8d4 <__pow5mult+0x74>
 800c86e:	460d      	mov	r5, r1
 800c870:	10a4      	asrs	r4, r4, #2
 800c872:	d020      	beq.n	800c8b6 <__pow5mult+0x56>
 800c874:	f8d6 8040 	ldr.w	r8, [r6, #64]	; 0x40
 800c878:	f1b8 0f00 	cmp.w	r8, #0
 800c87c:	d033      	beq.n	800c8e6 <__pow5mult+0x86>
 800c87e:	07e3      	lsls	r3, r4, #31
 800c880:	f04f 0700 	mov.w	r7, #0
 800c884:	d407      	bmi.n	800c896 <__pow5mult+0x36>
 800c886:	1064      	asrs	r4, r4, #1
 800c888:	d015      	beq.n	800c8b6 <__pow5mult+0x56>
 800c88a:	f8d8 0000 	ldr.w	r0, [r8]
 800c88e:	b1a8      	cbz	r0, 800c8bc <__pow5mult+0x5c>
 800c890:	4680      	mov	r8, r0
 800c892:	07e3      	lsls	r3, r4, #31
 800c894:	d5f7      	bpl.n	800c886 <__pow5mult+0x26>
 800c896:	4642      	mov	r2, r8
 800c898:	4629      	mov	r1, r5
 800c89a:	4630      	mov	r0, r6
 800c89c:	f7ff ff32 	bl	800c704 <__multiply>
 800c8a0:	b1b5      	cbz	r5, 800c8d0 <__pow5mult+0x70>
 800c8a2:	6869      	ldr	r1, [r5, #4]
 800c8a4:	6c73      	ldr	r3, [r6, #68]	; 0x44
 800c8a6:	1064      	asrs	r4, r4, #1
 800c8a8:	f853 2021 	ldr.w	r2, [r3, r1, lsl #2]
 800c8ac:	602a      	str	r2, [r5, #0]
 800c8ae:	f843 5021 	str.w	r5, [r3, r1, lsl #2]
 800c8b2:	4605      	mov	r5, r0
 800c8b4:	d1e9      	bne.n	800c88a <__pow5mult+0x2a>
 800c8b6:	4628      	mov	r0, r5
 800c8b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c8bc:	4642      	mov	r2, r8
 800c8be:	4641      	mov	r1, r8
 800c8c0:	4630      	mov	r0, r6
 800c8c2:	f7ff ff1f 	bl	800c704 <__multiply>
 800c8c6:	f8c8 0000 	str.w	r0, [r8]
 800c8ca:	6007      	str	r7, [r0, #0]
 800c8cc:	4680      	mov	r8, r0
 800c8ce:	e7e0      	b.n	800c892 <__pow5mult+0x32>
 800c8d0:	4605      	mov	r5, r0
 800c8d2:	e7d8      	b.n	800c886 <__pow5mult+0x26>
 800c8d4:	3b01      	subs	r3, #1
 800c8d6:	4a0f      	ldr	r2, [pc, #60]	; (800c914 <__pow5mult+0xb4>)
 800c8d8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800c8dc:	2300      	movs	r3, #0
 800c8de:	f7ff fe43 	bl	800c568 <__multadd>
 800c8e2:	4605      	mov	r5, r0
 800c8e4:	e7c4      	b.n	800c870 <__pow5mult+0x10>
 800c8e6:	2101      	movs	r1, #1
 800c8e8:	4630      	mov	r0, r6
 800c8ea:	f7ff fe0d 	bl	800c508 <_Balloc>
 800c8ee:	4680      	mov	r8, r0
 800c8f0:	b140      	cbz	r0, 800c904 <__pow5mult+0xa4>
 800c8f2:	2301      	movs	r3, #1
 800c8f4:	f240 2271 	movw	r2, #625	; 0x271
 800c8f8:	e9c0 3204 	strd	r3, r2, [r0, #16]
 800c8fc:	2300      	movs	r3, #0
 800c8fe:	6430      	str	r0, [r6, #64]	; 0x40
 800c900:	6003      	str	r3, [r0, #0]
 800c902:	e7bc      	b.n	800c87e <__pow5mult+0x1e>
 800c904:	4b04      	ldr	r3, [pc, #16]	; (800c918 <__pow5mult+0xb8>)
 800c906:	4805      	ldr	r0, [pc, #20]	; (800c91c <__pow5mult+0xbc>)
 800c908:	4642      	mov	r2, r8
 800c90a:	f240 1145 	movw	r1, #325	; 0x145
 800c90e:	f000 fc0b 	bl	800d128 <__assert_func>
 800c912:	bf00      	nop
 800c914:	0800f8a8 	.word	0x0800f8a8
 800c918:	0800f6ec 	.word	0x0800f6ec
 800c91c:	0800f75c 	.word	0x0800f75c

0800c920 <__lshift>:
 800c920:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c924:	460c      	mov	r4, r1
 800c926:	4690      	mov	r8, r2
 800c928:	6926      	ldr	r6, [r4, #16]
 800c92a:	68a3      	ldr	r3, [r4, #8]
 800c92c:	6849      	ldr	r1, [r1, #4]
 800c92e:	eb06 1662 	add.w	r6, r6, r2, asr #5
 800c932:	1c75      	adds	r5, r6, #1
 800c934:	429d      	cmp	r5, r3
 800c936:	4607      	mov	r7, r0
 800c938:	ea4f 1962 	mov.w	r9, r2, asr #5
 800c93c:	dd04      	ble.n	800c948 <__lshift+0x28>
 800c93e:	005b      	lsls	r3, r3, #1
 800c940:	429d      	cmp	r5, r3
 800c942:	f101 0101 	add.w	r1, r1, #1
 800c946:	dcfa      	bgt.n	800c93e <__lshift+0x1e>
 800c948:	4638      	mov	r0, r7
 800c94a:	f7ff fddd 	bl	800c508 <_Balloc>
 800c94e:	4684      	mov	ip, r0
 800c950:	2800      	cmp	r0, #0
 800c952:	d051      	beq.n	800c9f8 <__lshift+0xd8>
 800c954:	f1b9 0f00 	cmp.w	r9, #0
 800c958:	f100 0014 	add.w	r0, r0, #20
 800c95c:	dd0e      	ble.n	800c97c <__lshift+0x5c>
 800c95e:	f109 0205 	add.w	r2, r9, #5
 800c962:	ea4f 0e82 	mov.w	lr, r2, lsl #2
 800c966:	4603      	mov	r3, r0
 800c968:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
 800c96c:	2100      	movs	r1, #0
 800c96e:	f843 1b04 	str.w	r1, [r3], #4
 800c972:	4293      	cmp	r3, r2
 800c974:	d1fb      	bne.n	800c96e <__lshift+0x4e>
 800c976:	f1ae 0314 	sub.w	r3, lr, #20
 800c97a:	4418      	add	r0, r3
 800c97c:	6921      	ldr	r1, [r4, #16]
 800c97e:	f104 0314 	add.w	r3, r4, #20
 800c982:	f018 081f 	ands.w	r8, r8, #31
 800c986:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 800c98a:	d02d      	beq.n	800c9e8 <__lshift+0xc8>
 800c98c:	f1c8 0920 	rsb	r9, r8, #32
 800c990:	4686      	mov	lr, r0
 800c992:	f04f 0a00 	mov.w	sl, #0
 800c996:	681a      	ldr	r2, [r3, #0]
 800c998:	fa02 f208 	lsl.w	r2, r2, r8
 800c99c:	ea42 020a 	orr.w	r2, r2, sl
 800c9a0:	f84e 2b04 	str.w	r2, [lr], #4
 800c9a4:	f853 2b04 	ldr.w	r2, [r3], #4
 800c9a8:	4299      	cmp	r1, r3
 800c9aa:	fa22 fa09 	lsr.w	sl, r2, r9
 800c9ae:	d8f2      	bhi.n	800c996 <__lshift+0x76>
 800c9b0:	1b0b      	subs	r3, r1, r4
 800c9b2:	3b15      	subs	r3, #21
 800c9b4:	f023 0303 	bic.w	r3, r3, #3
 800c9b8:	3304      	adds	r3, #4
 800c9ba:	f104 0215 	add.w	r2, r4, #21
 800c9be:	4291      	cmp	r1, r2
 800c9c0:	bf38      	it	cc
 800c9c2:	2304      	movcc	r3, #4
 800c9c4:	f1ba 0f00 	cmp.w	sl, #0
 800c9c8:	bf18      	it	ne
 800c9ca:	462e      	movne	r6, r5
 800c9cc:	f840 a003 	str.w	sl, [r0, r3]
 800c9d0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800c9d2:	6862      	ldr	r2, [r4, #4]
 800c9d4:	f8cc 6010 	str.w	r6, [ip, #16]
 800c9d8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c9dc:	6021      	str	r1, [r4, #0]
 800c9de:	4660      	mov	r0, ip
 800c9e0:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c9e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c9e8:	3804      	subs	r0, #4
 800c9ea:	f853 2b04 	ldr.w	r2, [r3], #4
 800c9ee:	f840 2f04 	str.w	r2, [r0, #4]!
 800c9f2:	4299      	cmp	r1, r3
 800c9f4:	d8f9      	bhi.n	800c9ea <__lshift+0xca>
 800c9f6:	e7eb      	b.n	800c9d0 <__lshift+0xb0>
 800c9f8:	4b03      	ldr	r3, [pc, #12]	; (800ca08 <__lshift+0xe8>)
 800c9fa:	4804      	ldr	r0, [pc, #16]	; (800ca0c <__lshift+0xec>)
 800c9fc:	4662      	mov	r2, ip
 800c9fe:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800ca02:	f000 fb91 	bl	800d128 <__assert_func>
 800ca06:	bf00      	nop
 800ca08:	0800f6ec 	.word	0x0800f6ec
 800ca0c:	0800f75c 	.word	0x0800f75c

0800ca10 <__mcmp>:
 800ca10:	690b      	ldr	r3, [r1, #16]
 800ca12:	4684      	mov	ip, r0
 800ca14:	6900      	ldr	r0, [r0, #16]
 800ca16:	1ac0      	subs	r0, r0, r3
 800ca18:	d115      	bne.n	800ca46 <__mcmp+0x36>
 800ca1a:	f10c 0c14 	add.w	ip, ip, #20
 800ca1e:	3114      	adds	r1, #20
 800ca20:	eb0c 0283 	add.w	r2, ip, r3, lsl #2
 800ca24:	b410      	push	{r4}
 800ca26:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800ca2a:	e001      	b.n	800ca30 <__mcmp+0x20>
 800ca2c:	4594      	cmp	ip, r2
 800ca2e:	d208      	bcs.n	800ca42 <__mcmp+0x32>
 800ca30:	f852 4d04 	ldr.w	r4, [r2, #-4]!
 800ca34:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ca38:	428c      	cmp	r4, r1
 800ca3a:	d0f7      	beq.n	800ca2c <__mcmp+0x1c>
 800ca3c:	d204      	bcs.n	800ca48 <__mcmp+0x38>
 800ca3e:	f04f 30ff 	mov.w	r0, #4294967295
 800ca42:	bc10      	pop	{r4}
 800ca44:	4770      	bx	lr
 800ca46:	4770      	bx	lr
 800ca48:	2001      	movs	r0, #1
 800ca4a:	bc10      	pop	{r4}
 800ca4c:	4770      	bx	lr
 800ca4e:	bf00      	nop

0800ca50 <__mdiff>:
 800ca50:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca54:	690f      	ldr	r7, [r1, #16]
 800ca56:	6913      	ldr	r3, [r2, #16]
 800ca58:	1aff      	subs	r7, r7, r3
 800ca5a:	2f00      	cmp	r7, #0
 800ca5c:	460e      	mov	r6, r1
 800ca5e:	4690      	mov	r8, r2
 800ca60:	d17f      	bne.n	800cb62 <__mdiff+0x112>
 800ca62:	f101 0514 	add.w	r5, r1, #20
 800ca66:	3214      	adds	r2, #20
 800ca68:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800ca6c:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800ca70:	e001      	b.n	800ca76 <__mdiff+0x26>
 800ca72:	429d      	cmp	r5, r3
 800ca74:	d278      	bcs.n	800cb68 <__mdiff+0x118>
 800ca76:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ca7a:	f852 4d04 	ldr.w	r4, [r2, #-4]!
 800ca7e:	42a1      	cmp	r1, r4
 800ca80:	d0f7      	beq.n	800ca72 <__mdiff+0x22>
 800ca82:	d369      	bcc.n	800cb58 <__mdiff+0x108>
 800ca84:	6871      	ldr	r1, [r6, #4]
 800ca86:	f7ff fd3f 	bl	800c508 <_Balloc>
 800ca8a:	4681      	mov	r9, r0
 800ca8c:	2800      	cmp	r0, #0
 800ca8e:	d077      	beq.n	800cb80 <__mdiff+0x130>
 800ca90:	6935      	ldr	r5, [r6, #16]
 800ca92:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800ca96:	60c7      	str	r7, [r0, #12]
 800ca98:	f108 0e14 	add.w	lr, r8, #20
 800ca9c:	f106 0014 	add.w	r0, r6, #20
 800caa0:	f109 0a14 	add.w	sl, r9, #20
 800caa4:	f106 0110 	add.w	r1, r6, #16
 800caa8:	eb0e 0282 	add.w	r2, lr, r2, lsl #2
 800caac:	eb00 0785 	add.w	r7, r0, r5, lsl #2
 800cab0:	4656      	mov	r6, sl
 800cab2:	f04f 0c00 	mov.w	ip, #0
 800cab6:	f85e 4b04 	ldr.w	r4, [lr], #4
 800caba:	f851 bf04 	ldr.w	fp, [r1, #4]!
 800cabe:	b2a3      	uxth	r3, r4
 800cac0:	fa1c fc8b 	uxtah	ip, ip, fp
 800cac4:	ebac 0303 	sub.w	r3, ip, r3
 800cac8:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800cacc:	ebcc 4c1b 	rsb	ip, ip, fp, lsr #16
 800cad0:	eb0c 4c23 	add.w	ip, ip, r3, asr #16
 800cad4:	b29b      	uxth	r3, r3
 800cad6:	ea43 430c 	orr.w	r3, r3, ip, lsl #16
 800cada:	4572      	cmp	r2, lr
 800cadc:	f846 3b04 	str.w	r3, [r6], #4
 800cae0:	ea4f 4c2c 	mov.w	ip, ip, asr #16
 800cae4:	d8e7      	bhi.n	800cab6 <__mdiff+0x66>
 800cae6:	eba2 0108 	sub.w	r1, r2, r8
 800caea:	3915      	subs	r1, #21
 800caec:	f108 0815 	add.w	r8, r8, #21
 800caf0:	4542      	cmp	r2, r8
 800caf2:	f021 0403 	bic.w	r4, r1, #3
 800caf6:	f104 0404 	add.w	r4, r4, #4
 800cafa:	bf38      	it	cc
 800cafc:	2404      	movcc	r4, #4
 800cafe:	4420      	add	r0, r4
 800cb00:	f021 0203 	bic.w	r2, r1, #3
 800cb04:	bf38      	it	cc
 800cb06:	2200      	movcc	r2, #0
 800cb08:	4287      	cmp	r7, r0
 800cb0a:	4452      	add	r2, sl
 800cb0c:	4454      	add	r4, sl
 800cb0e:	d918      	bls.n	800cb42 <__mdiff+0xf2>
 800cb10:	4626      	mov	r6, r4
 800cb12:	4601      	mov	r1, r0
 800cb14:	f851 3b04 	ldr.w	r3, [r1], #4
 800cb18:	fa1c fc83 	uxtah	ip, ip, r3
 800cb1c:	ea4f 422c 	mov.w	r2, ip, asr #16
 800cb20:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800cb24:	fa1f fc8c 	uxth.w	ip, ip
 800cb28:	ea4c 4302 	orr.w	r3, ip, r2, lsl #16
 800cb2c:	428f      	cmp	r7, r1
 800cb2e:	f846 3b04 	str.w	r3, [r6], #4
 800cb32:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800cb36:	d8ed      	bhi.n	800cb14 <__mdiff+0xc4>
 800cb38:	3f01      	subs	r7, #1
 800cb3a:	1a3f      	subs	r7, r7, r0
 800cb3c:	f027 0703 	bic.w	r7, r7, #3
 800cb40:	19e2      	adds	r2, r4, r7
 800cb42:	b923      	cbnz	r3, 800cb4e <__mdiff+0xfe>
 800cb44:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800cb48:	3d01      	subs	r5, #1
 800cb4a:	2b00      	cmp	r3, #0
 800cb4c:	d0fa      	beq.n	800cb44 <__mdiff+0xf4>
 800cb4e:	f8c9 5010 	str.w	r5, [r9, #16]
 800cb52:	4648      	mov	r0, r9
 800cb54:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb58:	4633      	mov	r3, r6
 800cb5a:	2701      	movs	r7, #1
 800cb5c:	4646      	mov	r6, r8
 800cb5e:	4698      	mov	r8, r3
 800cb60:	e790      	b.n	800ca84 <__mdiff+0x34>
 800cb62:	dbf9      	blt.n	800cb58 <__mdiff+0x108>
 800cb64:	2700      	movs	r7, #0
 800cb66:	e78d      	b.n	800ca84 <__mdiff+0x34>
 800cb68:	2100      	movs	r1, #0
 800cb6a:	f7ff fccd 	bl	800c508 <_Balloc>
 800cb6e:	4681      	mov	r9, r0
 800cb70:	b168      	cbz	r0, 800cb8e <__mdiff+0x13e>
 800cb72:	2201      	movs	r2, #1
 800cb74:	2300      	movs	r3, #0
 800cb76:	e9c9 2304 	strd	r2, r3, [r9, #16]
 800cb7a:	4648      	mov	r0, r9
 800cb7c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb80:	4b06      	ldr	r3, [pc, #24]	; (800cb9c <__mdiff+0x14c>)
 800cb82:	4807      	ldr	r0, [pc, #28]	; (800cba0 <__mdiff+0x150>)
 800cb84:	464a      	mov	r2, r9
 800cb86:	f240 2145 	movw	r1, #581	; 0x245
 800cb8a:	f000 facd 	bl	800d128 <__assert_func>
 800cb8e:	4b03      	ldr	r3, [pc, #12]	; (800cb9c <__mdiff+0x14c>)
 800cb90:	4803      	ldr	r0, [pc, #12]	; (800cba0 <__mdiff+0x150>)
 800cb92:	464a      	mov	r2, r9
 800cb94:	f240 2137 	movw	r1, #567	; 0x237
 800cb98:	f000 fac6 	bl	800d128 <__assert_func>
 800cb9c:	0800f6ec 	.word	0x0800f6ec
 800cba0:	0800f75c 	.word	0x0800f75c

0800cba4 <__d2b>:
 800cba4:	b570      	push	{r4, r5, r6, lr}
 800cba6:	2101      	movs	r1, #1
 800cba8:	b082      	sub	sp, #8
 800cbaa:	4616      	mov	r6, r2
 800cbac:	461d      	mov	r5, r3
 800cbae:	f7ff fcab 	bl	800c508 <_Balloc>
 800cbb2:	4604      	mov	r4, r0
 800cbb4:	2800      	cmp	r0, #0
 800cbb6:	d04a      	beq.n	800cc4e <__d2b+0xaa>
 800cbb8:	462b      	mov	r3, r5
 800cbba:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800cbbe:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cbc2:	b10d      	cbz	r5, 800cbc8 <__d2b+0x24>
 800cbc4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800cbc8:	2e00      	cmp	r6, #0
 800cbca:	9301      	str	r3, [sp, #4]
 800cbcc:	d114      	bne.n	800cbf8 <__d2b+0x54>
 800cbce:	a801      	add	r0, sp, #4
 800cbd0:	f7ff fd3a 	bl	800c648 <__lo0bits>
 800cbd4:	9b01      	ldr	r3, [sp, #4]
 800cbd6:	6163      	str	r3, [r4, #20]
 800cbd8:	2101      	movs	r1, #1
 800cbda:	3020      	adds	r0, #32
 800cbdc:	6121      	str	r1, [r4, #16]
 800cbde:	b315      	cbz	r5, 800cc26 <__d2b+0x82>
 800cbe0:	9b06      	ldr	r3, [sp, #24]
 800cbe2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800cbe6:	4405      	add	r5, r0
 800cbe8:	601d      	str	r5, [r3, #0]
 800cbea:	9b07      	ldr	r3, [sp, #28]
 800cbec:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800cbf0:	6018      	str	r0, [r3, #0]
 800cbf2:	4620      	mov	r0, r4
 800cbf4:	b002      	add	sp, #8
 800cbf6:	bd70      	pop	{r4, r5, r6, pc}
 800cbf8:	4668      	mov	r0, sp
 800cbfa:	9600      	str	r6, [sp, #0]
 800cbfc:	f7ff fd24 	bl	800c648 <__lo0bits>
 800cc00:	b308      	cbz	r0, 800cc46 <__d2b+0xa2>
 800cc02:	9b01      	ldr	r3, [sp, #4]
 800cc04:	9900      	ldr	r1, [sp, #0]
 800cc06:	f1c0 0220 	rsb	r2, r0, #32
 800cc0a:	fa03 f202 	lsl.w	r2, r3, r2
 800cc0e:	430a      	orrs	r2, r1
 800cc10:	40c3      	lsrs	r3, r0
 800cc12:	9301      	str	r3, [sp, #4]
 800cc14:	6162      	str	r2, [r4, #20]
 800cc16:	2b00      	cmp	r3, #0
 800cc18:	bf14      	ite	ne
 800cc1a:	2102      	movne	r1, #2
 800cc1c:	2101      	moveq	r1, #1
 800cc1e:	61a3      	str	r3, [r4, #24]
 800cc20:	6121      	str	r1, [r4, #16]
 800cc22:	2d00      	cmp	r5, #0
 800cc24:	d1dc      	bne.n	800cbe0 <__d2b+0x3c>
 800cc26:	eb04 0281 	add.w	r2, r4, r1, lsl #2
 800cc2a:	f2a0 4332 	subw	r3, r0, #1074	; 0x432
 800cc2e:	6910      	ldr	r0, [r2, #16]
 800cc30:	9a06      	ldr	r2, [sp, #24]
 800cc32:	6013      	str	r3, [r2, #0]
 800cc34:	f7ff fce8 	bl	800c608 <__hi0bits>
 800cc38:	9b07      	ldr	r3, [sp, #28]
 800cc3a:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800cc3e:	6018      	str	r0, [r3, #0]
 800cc40:	4620      	mov	r0, r4
 800cc42:	b002      	add	sp, #8
 800cc44:	bd70      	pop	{r4, r5, r6, pc}
 800cc46:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cc4a:	6162      	str	r2, [r4, #20]
 800cc4c:	e7e3      	b.n	800cc16 <__d2b+0x72>
 800cc4e:	4b03      	ldr	r3, [pc, #12]	; (800cc5c <__d2b+0xb8>)
 800cc50:	4803      	ldr	r0, [pc, #12]	; (800cc60 <__d2b+0xbc>)
 800cc52:	4622      	mov	r2, r4
 800cc54:	f240 310f 	movw	r1, #783	; 0x30f
 800cc58:	f000 fa66 	bl	800d128 <__assert_func>
 800cc5c:	0800f6ec 	.word	0x0800f6ec
 800cc60:	0800f75c 	.word	0x0800f75c

0800cc64 <__ascii_wctomb>:
 800cc64:	b149      	cbz	r1, 800cc7a <__ascii_wctomb+0x16>
 800cc66:	2aff      	cmp	r2, #255	; 0xff
 800cc68:	d802      	bhi.n	800cc70 <__ascii_wctomb+0xc>
 800cc6a:	700a      	strb	r2, [r1, #0]
 800cc6c:	2001      	movs	r0, #1
 800cc6e:	4770      	bx	lr
 800cc70:	238a      	movs	r3, #138	; 0x8a
 800cc72:	6003      	str	r3, [r0, #0]
 800cc74:	f04f 30ff 	mov.w	r0, #4294967295
 800cc78:	4770      	bx	lr
 800cc7a:	4608      	mov	r0, r1
 800cc7c:	4770      	bx	lr
 800cc7e:	bf00      	nop

0800cc80 <_wcrtomb_r>:
 800cc80:	b570      	push	{r4, r5, r6, lr}
 800cc82:	4605      	mov	r5, r0
 800cc84:	b084      	sub	sp, #16
 800cc86:	b15b      	cbz	r3, 800cca0 <_wcrtomb_r+0x20>
 800cc88:	461c      	mov	r4, r3
 800cc8a:	b169      	cbz	r1, 800cca8 <_wcrtomb_r+0x28>
 800cc8c:	4b0e      	ldr	r3, [pc, #56]	; (800ccc8 <_wcrtomb_r+0x48>)
 800cc8e:	4628      	mov	r0, r5
 800cc90:	f8d3 60e0 	ldr.w	r6, [r3, #224]	; 0xe0
 800cc94:	4623      	mov	r3, r4
 800cc96:	47b0      	blx	r6
 800cc98:	1c43      	adds	r3, r0, #1
 800cc9a:	d00f      	beq.n	800ccbc <_wcrtomb_r+0x3c>
 800cc9c:	b004      	add	sp, #16
 800cc9e:	bd70      	pop	{r4, r5, r6, pc}
 800cca0:	f500 7482 	add.w	r4, r0, #260	; 0x104
 800cca4:	2900      	cmp	r1, #0
 800cca6:	d1f1      	bne.n	800cc8c <_wcrtomb_r+0xc>
 800cca8:	4a07      	ldr	r2, [pc, #28]	; (800ccc8 <_wcrtomb_r+0x48>)
 800ccaa:	4623      	mov	r3, r4
 800ccac:	f8d2 60e0 	ldr.w	r6, [r2, #224]	; 0xe0
 800ccb0:	4628      	mov	r0, r5
 800ccb2:	460a      	mov	r2, r1
 800ccb4:	a901      	add	r1, sp, #4
 800ccb6:	47b0      	blx	r6
 800ccb8:	1c43      	adds	r3, r0, #1
 800ccba:	d1ef      	bne.n	800cc9c <_wcrtomb_r+0x1c>
 800ccbc:	2200      	movs	r2, #0
 800ccbe:	238a      	movs	r3, #138	; 0x8a
 800ccc0:	6022      	str	r2, [r4, #0]
 800ccc2:	602b      	str	r3, [r5, #0]
 800ccc4:	b004      	add	sp, #16
 800ccc6:	bd70      	pop	{r4, r5, r6, pc}
 800ccc8:	24000540 	.word	0x24000540

0800cccc <_wcsrtombs_r>:
 800cccc:	b500      	push	{lr}
 800ccce:	b083      	sub	sp, #12
 800ccd0:	f8dd c010 	ldr.w	ip, [sp, #16]
 800ccd4:	e9cd 3c00 	strd	r3, ip, [sp]
 800ccd8:	f04f 33ff 	mov.w	r3, #4294967295
 800ccdc:	f000 fce8 	bl	800d6b0 <_wcsnrtombs_r>
 800cce0:	b003      	add	sp, #12
 800cce2:	f85d fb04 	ldr.w	pc, [sp], #4
 800cce6:	bf00      	nop

0800cce8 <__ssprint_r>:
 800cce8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ccec:	6893      	ldr	r3, [r2, #8]
 800ccee:	6817      	ldr	r7, [r2, #0]
 800ccf0:	b083      	sub	sp, #12
 800ccf2:	4692      	mov	sl, r2
 800ccf4:	2b00      	cmp	r3, #0
 800ccf6:	d070      	beq.n	800cdda <__ssprint_r+0xf2>
 800ccf8:	4681      	mov	r9, r0
 800ccfa:	688a      	ldr	r2, [r1, #8]
 800ccfc:	6808      	ldr	r0, [r1, #0]
 800ccfe:	460c      	mov	r4, r1
 800cd00:	3708      	adds	r7, #8
 800cd02:	e043      	b.n	800cd8c <__ssprint_r+0xa4>
 800cd04:	89a3      	ldrh	r3, [r4, #12]
 800cd06:	f413 6f90 	tst.w	r3, #1152	; 0x480
 800cd0a:	d02e      	beq.n	800cd6a <__ssprint_r+0x82>
 800cd0c:	e9d4 1604 	ldrd	r1, r6, [r4, #16]
 800cd10:	eba0 0801 	sub.w	r8, r0, r1
 800cd14:	eb06 0646 	add.w	r6, r6, r6, lsl #1
 800cd18:	eb06 76d6 	add.w	r6, r6, r6, lsr #31
 800cd1c:	f108 0001 	add.w	r0, r8, #1
 800cd20:	1076      	asrs	r6, r6, #1
 800cd22:	4428      	add	r0, r5
 800cd24:	42b0      	cmp	r0, r6
 800cd26:	4632      	mov	r2, r6
 800cd28:	bf84      	itt	hi
 800cd2a:	4606      	movhi	r6, r0
 800cd2c:	4632      	movhi	r2, r6
 800cd2e:	055b      	lsls	r3, r3, #21
 800cd30:	d537      	bpl.n	800cda2 <__ssprint_r+0xba>
 800cd32:	4611      	mov	r1, r2
 800cd34:	4648      	mov	r0, r9
 800cd36:	f7fc f857 	bl	8008de8 <_malloc_r>
 800cd3a:	9001      	str	r0, [sp, #4]
 800cd3c:	2800      	cmp	r0, #0
 800cd3e:	d03a      	beq.n	800cdb6 <__ssprint_r+0xce>
 800cd40:	4642      	mov	r2, r8
 800cd42:	6921      	ldr	r1, [r4, #16]
 800cd44:	f7f3 fb62 	bl	800040c <memcpy>
 800cd48:	89a2      	ldrh	r2, [r4, #12]
 800cd4a:	9b01      	ldr	r3, [sp, #4]
 800cd4c:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800cd50:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800cd54:	81a2      	strh	r2, [r4, #12]
 800cd56:	eba6 0208 	sub.w	r2, r6, r8
 800cd5a:	eb03 0008 	add.w	r0, r3, r8
 800cd5e:	6166      	str	r6, [r4, #20]
 800cd60:	60a2      	str	r2, [r4, #8]
 800cd62:	6123      	str	r3, [r4, #16]
 800cd64:	6020      	str	r0, [r4, #0]
 800cd66:	462e      	mov	r6, r5
 800cd68:	46a8      	mov	r8, r5
 800cd6a:	4642      	mov	r2, r8
 800cd6c:	4659      	mov	r1, fp
 800cd6e:	f000 f959 	bl	800d024 <memmove>
 800cd72:	f8da 3008 	ldr.w	r3, [sl, #8]
 800cd76:	68a2      	ldr	r2, [r4, #8]
 800cd78:	6820      	ldr	r0, [r4, #0]
 800cd7a:	1b92      	subs	r2, r2, r6
 800cd7c:	4440      	add	r0, r8
 800cd7e:	1b5b      	subs	r3, r3, r5
 800cd80:	60a2      	str	r2, [r4, #8]
 800cd82:	6020      	str	r0, [r4, #0]
 800cd84:	f8ca 3008 	str.w	r3, [sl, #8]
 800cd88:	b33b      	cbz	r3, 800cdda <__ssprint_r+0xf2>
 800cd8a:	3708      	adds	r7, #8
 800cd8c:	e957 b502 	ldrd	fp, r5, [r7, #-8]
 800cd90:	2d00      	cmp	r5, #0
 800cd92:	d0fa      	beq.n	800cd8a <__ssprint_r+0xa2>
 800cd94:	42aa      	cmp	r2, r5
 800cd96:	4616      	mov	r6, r2
 800cd98:	4690      	mov	r8, r2
 800cd9a:	d9b3      	bls.n	800cd04 <__ssprint_r+0x1c>
 800cd9c:	462e      	mov	r6, r5
 800cd9e:	46a8      	mov	r8, r5
 800cda0:	e7e3      	b.n	800cd6a <__ssprint_r+0x82>
 800cda2:	4648      	mov	r0, r9
 800cda4:	f000 fa1c 	bl	800d1e0 <_realloc_r>
 800cda8:	4603      	mov	r3, r0
 800cdaa:	2800      	cmp	r0, #0
 800cdac:	d1d3      	bne.n	800cd56 <__ssprint_r+0x6e>
 800cdae:	6921      	ldr	r1, [r4, #16]
 800cdb0:	4648      	mov	r0, r9
 800cdb2:	f7ff fa8d 	bl	800c2d0 <_free_r>
 800cdb6:	89a3      	ldrh	r3, [r4, #12]
 800cdb8:	220c      	movs	r2, #12
 800cdba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cdbe:	f8c9 2000 	str.w	r2, [r9]
 800cdc2:	f04f 30ff 	mov.w	r0, #4294967295
 800cdc6:	81a3      	strh	r3, [r4, #12]
 800cdc8:	2200      	movs	r2, #0
 800cdca:	2300      	movs	r3, #0
 800cdcc:	f8ca 2008 	str.w	r2, [sl, #8]
 800cdd0:	f8ca 3004 	str.w	r3, [sl, #4]
 800cdd4:	b003      	add	sp, #12
 800cdd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cdda:	2000      	movs	r0, #0
 800cddc:	2300      	movs	r3, #0
 800cdde:	f8ca 3004 	str.w	r3, [sl, #4]
 800cde2:	b003      	add	sp, #12
 800cde4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800cde8 <_fclose_r>:
 800cde8:	b570      	push	{r4, r5, r6, lr}
 800cdea:	2900      	cmp	r1, #0
 800cdec:	d04b      	beq.n	800ce86 <_fclose_r+0x9e>
 800cdee:	4606      	mov	r6, r0
 800cdf0:	460c      	mov	r4, r1
 800cdf2:	b110      	cbz	r0, 800cdfa <_fclose_r+0x12>
 800cdf4:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800cdf6:	2b00      	cmp	r3, #0
 800cdf8:	d048      	beq.n	800ce8c <_fclose_r+0xa4>
 800cdfa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800cdfc:	07d8      	lsls	r0, r3, #31
 800cdfe:	d534      	bpl.n	800ce6a <_fclose_r+0x82>
 800ce00:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ce04:	2b00      	cmp	r3, #0
 800ce06:	d03e      	beq.n	800ce86 <_fclose_r+0x9e>
 800ce08:	4621      	mov	r1, r4
 800ce0a:	4630      	mov	r0, r6
 800ce0c:	f000 f850 	bl	800ceb0 <__sflush_r>
 800ce10:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800ce12:	4605      	mov	r5, r0
 800ce14:	b133      	cbz	r3, 800ce24 <_fclose_r+0x3c>
 800ce16:	69e1      	ldr	r1, [r4, #28]
 800ce18:	4630      	mov	r0, r6
 800ce1a:	4798      	blx	r3
 800ce1c:	2800      	cmp	r0, #0
 800ce1e:	bfb8      	it	lt
 800ce20:	f04f 35ff 	movlt.w	r5, #4294967295
 800ce24:	89a3      	ldrh	r3, [r4, #12]
 800ce26:	061a      	lsls	r2, r3, #24
 800ce28:	d43c      	bmi.n	800cea4 <_fclose_r+0xbc>
 800ce2a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800ce2c:	b141      	cbz	r1, 800ce40 <_fclose_r+0x58>
 800ce2e:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800ce32:	4299      	cmp	r1, r3
 800ce34:	d002      	beq.n	800ce3c <_fclose_r+0x54>
 800ce36:	4630      	mov	r0, r6
 800ce38:	f7ff fa4a 	bl	800c2d0 <_free_r>
 800ce3c:	2300      	movs	r3, #0
 800ce3e:	6323      	str	r3, [r4, #48]	; 0x30
 800ce40:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800ce42:	b121      	cbz	r1, 800ce4e <_fclose_r+0x66>
 800ce44:	4630      	mov	r0, r6
 800ce46:	f7ff fa43 	bl	800c2d0 <_free_r>
 800ce4a:	2300      	movs	r3, #0
 800ce4c:	6463      	str	r3, [r4, #68]	; 0x44
 800ce4e:	f7fe f90d 	bl	800b06c <__sfp_lock_acquire>
 800ce52:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ce54:	2200      	movs	r2, #0
 800ce56:	07db      	lsls	r3, r3, #31
 800ce58:	81a2      	strh	r2, [r4, #12]
 800ce5a:	d51f      	bpl.n	800ce9c <_fclose_r+0xb4>
 800ce5c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ce5e:	f7fe f9b9 	bl	800b1d4 <__retarget_lock_close_recursive>
 800ce62:	f7fe f909 	bl	800b078 <__sfp_lock_release>
 800ce66:	4628      	mov	r0, r5
 800ce68:	bd70      	pop	{r4, r5, r6, pc}
 800ce6a:	89a3      	ldrh	r3, [r4, #12]
 800ce6c:	0599      	lsls	r1, r3, #22
 800ce6e:	d4cb      	bmi.n	800ce08 <_fclose_r+0x20>
 800ce70:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ce72:	f7fe f9b1 	bl	800b1d8 <__retarget_lock_acquire_recursive>
 800ce76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ce7a:	2b00      	cmp	r3, #0
 800ce7c:	d1c4      	bne.n	800ce08 <_fclose_r+0x20>
 800ce7e:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800ce80:	f015 0501 	ands.w	r5, r5, #1
 800ce84:	d005      	beq.n	800ce92 <_fclose_r+0xaa>
 800ce86:	2500      	movs	r5, #0
 800ce88:	4628      	mov	r0, r5
 800ce8a:	bd70      	pop	{r4, r5, r6, pc}
 800ce8c:	f7fe f8d0 	bl	800b030 <__sinit>
 800ce90:	e7b3      	b.n	800cdfa <_fclose_r+0x12>
 800ce92:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ce94:	f7fe f9a2 	bl	800b1dc <__retarget_lock_release_recursive>
 800ce98:	4628      	mov	r0, r5
 800ce9a:	bd70      	pop	{r4, r5, r6, pc}
 800ce9c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ce9e:	f7fe f99d 	bl	800b1dc <__retarget_lock_release_recursive>
 800cea2:	e7db      	b.n	800ce5c <_fclose_r+0x74>
 800cea4:	6921      	ldr	r1, [r4, #16]
 800cea6:	4630      	mov	r0, r6
 800cea8:	f7ff fa12 	bl	800c2d0 <_free_r>
 800ceac:	e7bd      	b.n	800ce2a <_fclose_r+0x42>
 800ceae:	bf00      	nop

0800ceb0 <__sflush_r>:
 800ceb0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ceb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ceb6:	460c      	mov	r4, r1
 800ceb8:	0711      	lsls	r1, r2, #28
 800ceba:	4607      	mov	r7, r0
 800cebc:	d442      	bmi.n	800cf44 <__sflush_r+0x94>
 800cebe:	6863      	ldr	r3, [r4, #4]
 800cec0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800cec4:	2b00      	cmp	r3, #0
 800cec6:	81a2      	strh	r2, [r4, #12]
 800cec8:	dd59      	ble.n	800cf7e <__sflush_r+0xce>
 800ceca:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 800cecc:	2d00      	cmp	r5, #0
 800cece:	d054      	beq.n	800cf7a <__sflush_r+0xca>
 800ced0:	2300      	movs	r3, #0
 800ced2:	683e      	ldr	r6, [r7, #0]
 800ced4:	603b      	str	r3, [r7, #0]
 800ced6:	b293      	uxth	r3, r2
 800ced8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800cedc:	d153      	bne.n	800cf86 <__sflush_r+0xd6>
 800cede:	69e1      	ldr	r1, [r4, #28]
 800cee0:	2301      	movs	r3, #1
 800cee2:	4638      	mov	r0, r7
 800cee4:	47a8      	blx	r5
 800cee6:	1c42      	adds	r2, r0, #1
 800cee8:	d063      	beq.n	800cfb2 <__sflush_r+0x102>
 800ceea:	89a3      	ldrh	r3, [r4, #12]
 800ceec:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 800ceee:	075b      	lsls	r3, r3, #29
 800cef0:	d505      	bpl.n	800cefe <__sflush_r+0x4e>
 800cef2:	6863      	ldr	r3, [r4, #4]
 800cef4:	1ac0      	subs	r0, r0, r3
 800cef6:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800cef8:	b10b      	cbz	r3, 800cefe <__sflush_r+0x4e>
 800cefa:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800cefc:	1ac0      	subs	r0, r0, r3
 800cefe:	69e1      	ldr	r1, [r4, #28]
 800cf00:	4602      	mov	r2, r0
 800cf02:	2300      	movs	r3, #0
 800cf04:	4638      	mov	r0, r7
 800cf06:	47a8      	blx	r5
 800cf08:	1c41      	adds	r1, r0, #1
 800cf0a:	d13e      	bne.n	800cf8a <__sflush_r+0xda>
 800cf0c:	683b      	ldr	r3, [r7, #0]
 800cf0e:	2b00      	cmp	r3, #0
 800cf10:	d03b      	beq.n	800cf8a <__sflush_r+0xda>
 800cf12:	2b1d      	cmp	r3, #29
 800cf14:	d001      	beq.n	800cf1a <__sflush_r+0x6a>
 800cf16:	2b16      	cmp	r3, #22
 800cf18:	d152      	bne.n	800cfc0 <__sflush_r+0x110>
 800cf1a:	89a3      	ldrh	r3, [r4, #12]
 800cf1c:	6922      	ldr	r2, [r4, #16]
 800cf1e:	6022      	str	r2, [r4, #0]
 800cf20:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800cf24:	2100      	movs	r1, #0
 800cf26:	6061      	str	r1, [r4, #4]
 800cf28:	81a3      	strh	r3, [r4, #12]
 800cf2a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800cf2c:	603e      	str	r6, [r7, #0]
 800cf2e:	b321      	cbz	r1, 800cf7a <__sflush_r+0xca>
 800cf30:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800cf34:	4299      	cmp	r1, r3
 800cf36:	d002      	beq.n	800cf3e <__sflush_r+0x8e>
 800cf38:	4638      	mov	r0, r7
 800cf3a:	f7ff f9c9 	bl	800c2d0 <_free_r>
 800cf3e:	2000      	movs	r0, #0
 800cf40:	6320      	str	r0, [r4, #48]	; 0x30
 800cf42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cf44:	6926      	ldr	r6, [r4, #16]
 800cf46:	b1c6      	cbz	r6, 800cf7a <__sflush_r+0xca>
 800cf48:	b293      	uxth	r3, r2
 800cf4a:	6825      	ldr	r5, [r4, #0]
 800cf4c:	6026      	str	r6, [r4, #0]
 800cf4e:	079a      	lsls	r2, r3, #30
 800cf50:	bf0c      	ite	eq
 800cf52:	6963      	ldreq	r3, [r4, #20]
 800cf54:	2300      	movne	r3, #0
 800cf56:	1bad      	subs	r5, r5, r6
 800cf58:	60a3      	str	r3, [r4, #8]
 800cf5a:	e00c      	b.n	800cf76 <__sflush_r+0xc6>
 800cf5c:	f8d4 c024 	ldr.w	ip, [r4, #36]	; 0x24
 800cf60:	69e1      	ldr	r1, [r4, #28]
 800cf62:	462b      	mov	r3, r5
 800cf64:	4632      	mov	r2, r6
 800cf66:	4638      	mov	r0, r7
 800cf68:	47e0      	blx	ip
 800cf6a:	f1b0 0c00 	subs.w	ip, r0, #0
 800cf6e:	eba5 050c 	sub.w	r5, r5, ip
 800cf72:	4466      	add	r6, ip
 800cf74:	dd16      	ble.n	800cfa4 <__sflush_r+0xf4>
 800cf76:	2d00      	cmp	r5, #0
 800cf78:	dcf0      	bgt.n	800cf5c <__sflush_r+0xac>
 800cf7a:	2000      	movs	r0, #0
 800cf7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cf7e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800cf80:	2b00      	cmp	r3, #0
 800cf82:	dca2      	bgt.n	800ceca <__sflush_r+0x1a>
 800cf84:	e7f9      	b.n	800cf7a <__sflush_r+0xca>
 800cf86:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800cf88:	e7b1      	b.n	800ceee <__sflush_r+0x3e>
 800cf8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cf8e:	6922      	ldr	r2, [r4, #16]
 800cf90:	6022      	str	r2, [r4, #0]
 800cf92:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800cf96:	81a3      	strh	r3, [r4, #12]
 800cf98:	2200      	movs	r2, #0
 800cf9a:	04db      	lsls	r3, r3, #19
 800cf9c:	6062      	str	r2, [r4, #4]
 800cf9e:	d5c4      	bpl.n	800cf2a <__sflush_r+0x7a>
 800cfa0:	6520      	str	r0, [r4, #80]	; 0x50
 800cfa2:	e7c2      	b.n	800cf2a <__sflush_r+0x7a>
 800cfa4:	89a3      	ldrh	r3, [r4, #12]
 800cfa6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cfaa:	f04f 30ff 	mov.w	r0, #4294967295
 800cfae:	81a3      	strh	r3, [r4, #12]
 800cfb0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cfb2:	683b      	ldr	r3, [r7, #0]
 800cfb4:	2b00      	cmp	r3, #0
 800cfb6:	d098      	beq.n	800ceea <__sflush_r+0x3a>
 800cfb8:	2b1d      	cmp	r3, #29
 800cfba:	d006      	beq.n	800cfca <__sflush_r+0x11a>
 800cfbc:	2b16      	cmp	r3, #22
 800cfbe:	d004      	beq.n	800cfca <__sflush_r+0x11a>
 800cfc0:	89a3      	ldrh	r3, [r4, #12]
 800cfc2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cfc6:	81a3      	strh	r3, [r4, #12]
 800cfc8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cfca:	603e      	str	r6, [r7, #0]
 800cfcc:	e7d5      	b.n	800cf7a <__sflush_r+0xca>
 800cfce:	bf00      	nop

0800cfd0 <_fflush_r>:
 800cfd0:	b538      	push	{r3, r4, r5, lr}
 800cfd2:	460c      	mov	r4, r1
 800cfd4:	4605      	mov	r5, r0
 800cfd6:	b108      	cbz	r0, 800cfdc <_fflush_r+0xc>
 800cfd8:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800cfda:	b303      	cbz	r3, 800d01e <_fflush_r+0x4e>
 800cfdc:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 800cfe0:	b188      	cbz	r0, 800d006 <_fflush_r+0x36>
 800cfe2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800cfe4:	07db      	lsls	r3, r3, #31
 800cfe6:	d401      	bmi.n	800cfec <_fflush_r+0x1c>
 800cfe8:	0581      	lsls	r1, r0, #22
 800cfea:	d50f      	bpl.n	800d00c <_fflush_r+0x3c>
 800cfec:	4628      	mov	r0, r5
 800cfee:	4621      	mov	r1, r4
 800cff0:	f7ff ff5e 	bl	800ceb0 <__sflush_r>
 800cff4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800cff6:	07da      	lsls	r2, r3, #31
 800cff8:	4605      	mov	r5, r0
 800cffa:	d402      	bmi.n	800d002 <_fflush_r+0x32>
 800cffc:	89a3      	ldrh	r3, [r4, #12]
 800cffe:	059b      	lsls	r3, r3, #22
 800d000:	d508      	bpl.n	800d014 <_fflush_r+0x44>
 800d002:	4628      	mov	r0, r5
 800d004:	bd38      	pop	{r3, r4, r5, pc}
 800d006:	4605      	mov	r5, r0
 800d008:	4628      	mov	r0, r5
 800d00a:	bd38      	pop	{r3, r4, r5, pc}
 800d00c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d00e:	f7fe f8e3 	bl	800b1d8 <__retarget_lock_acquire_recursive>
 800d012:	e7eb      	b.n	800cfec <_fflush_r+0x1c>
 800d014:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d016:	f7fe f8e1 	bl	800b1dc <__retarget_lock_release_recursive>
 800d01a:	4628      	mov	r0, r5
 800d01c:	bd38      	pop	{r3, r4, r5, pc}
 800d01e:	f7fe f807 	bl	800b030 <__sinit>
 800d022:	e7db      	b.n	800cfdc <_fflush_r+0xc>

0800d024 <memmove>:
 800d024:	4288      	cmp	r0, r1
 800d026:	d90d      	bls.n	800d044 <memmove+0x20>
 800d028:	188b      	adds	r3, r1, r2
 800d02a:	4283      	cmp	r3, r0
 800d02c:	d90a      	bls.n	800d044 <memmove+0x20>
 800d02e:	eb00 0c02 	add.w	ip, r0, r2
 800d032:	b1ba      	cbz	r2, 800d064 <memmove+0x40>
 800d034:	4662      	mov	r2, ip
 800d036:	f813 cd01 	ldrb.w	ip, [r3, #-1]!
 800d03a:	f802 cd01 	strb.w	ip, [r2, #-1]!
 800d03e:	4299      	cmp	r1, r3
 800d040:	d1f9      	bne.n	800d036 <memmove+0x12>
 800d042:	4770      	bx	lr
 800d044:	2a0f      	cmp	r2, #15
 800d046:	d80e      	bhi.n	800d066 <memmove+0x42>
 800d048:	4603      	mov	r3, r0
 800d04a:	f102 3cff 	add.w	ip, r2, #4294967295
 800d04e:	b14a      	cbz	r2, 800d064 <memmove+0x40>
 800d050:	f10c 0c01 	add.w	ip, ip, #1
 800d054:	3b01      	subs	r3, #1
 800d056:	448c      	add	ip, r1
 800d058:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d05c:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d060:	4561      	cmp	r1, ip
 800d062:	d1f9      	bne.n	800d058 <memmove+0x34>
 800d064:	4770      	bx	lr
 800d066:	ea40 0301 	orr.w	r3, r0, r1
 800d06a:	079b      	lsls	r3, r3, #30
 800d06c:	d150      	bne.n	800d110 <memmove+0xec>
 800d06e:	f1a2 0310 	sub.w	r3, r2, #16
 800d072:	b570      	push	{r4, r5, r6, lr}
 800d074:	f101 0c20 	add.w	ip, r1, #32
 800d078:	f023 050f 	bic.w	r5, r3, #15
 800d07c:	f101 0e10 	add.w	lr, r1, #16
 800d080:	f100 0410 	add.w	r4, r0, #16
 800d084:	44ac      	add	ip, r5
 800d086:	091b      	lsrs	r3, r3, #4
 800d088:	f85e 5c10 	ldr.w	r5, [lr, #-16]
 800d08c:	f844 5c10 	str.w	r5, [r4, #-16]
 800d090:	f85e 5c0c 	ldr.w	r5, [lr, #-12]
 800d094:	f844 5c0c 	str.w	r5, [r4, #-12]
 800d098:	f85e 5c08 	ldr.w	r5, [lr, #-8]
 800d09c:	f844 5c08 	str.w	r5, [r4, #-8]
 800d0a0:	f85e 5c04 	ldr.w	r5, [lr, #-4]
 800d0a4:	f844 5c04 	str.w	r5, [r4, #-4]
 800d0a8:	f10e 0e10 	add.w	lr, lr, #16
 800d0ac:	45e6      	cmp	lr, ip
 800d0ae:	f104 0410 	add.w	r4, r4, #16
 800d0b2:	d1e9      	bne.n	800d088 <memmove+0x64>
 800d0b4:	3301      	adds	r3, #1
 800d0b6:	f012 0f0c 	tst.w	r2, #12
 800d0ba:	eb01 1103 	add.w	r1, r1, r3, lsl #4
 800d0be:	f002 040f 	and.w	r4, r2, #15
 800d0c2:	eb00 1303 	add.w	r3, r0, r3, lsl #4
 800d0c6:	d027      	beq.n	800d118 <memmove+0xf4>
 800d0c8:	3c04      	subs	r4, #4
 800d0ca:	f024 0603 	bic.w	r6, r4, #3
 800d0ce:	ea4f 0c94 	mov.w	ip, r4, lsr #2
 800d0d2:	441e      	add	r6, r3
 800d0d4:	1f1c      	subs	r4, r3, #4
 800d0d6:	468e      	mov	lr, r1
 800d0d8:	f85e 5b04 	ldr.w	r5, [lr], #4
 800d0dc:	f844 5f04 	str.w	r5, [r4, #4]!
 800d0e0:	42b4      	cmp	r4, r6
 800d0e2:	d1f9      	bne.n	800d0d8 <memmove+0xb4>
 800d0e4:	f10c 0401 	add.w	r4, ip, #1
 800d0e8:	f002 0203 	and.w	r2, r2, #3
 800d0ec:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800d0f0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800d0f4:	f102 3cff 	add.w	ip, r2, #4294967295
 800d0f8:	b14a      	cbz	r2, 800d10e <memmove+0xea>
 800d0fa:	f10c 0c01 	add.w	ip, ip, #1
 800d0fe:	3b01      	subs	r3, #1
 800d100:	448c      	add	ip, r1
 800d102:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d106:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d10a:	4561      	cmp	r1, ip
 800d10c:	d1f9      	bne.n	800d102 <memmove+0xde>
 800d10e:	bd70      	pop	{r4, r5, r6, pc}
 800d110:	f102 3cff 	add.w	ip, r2, #4294967295
 800d114:	4603      	mov	r3, r0
 800d116:	e79b      	b.n	800d050 <memmove+0x2c>
 800d118:	4622      	mov	r2, r4
 800d11a:	e7eb      	b.n	800d0f4 <memmove+0xd0>

0800d11c <__errno>:
 800d11c:	4b01      	ldr	r3, [pc, #4]	; (800d124 <__errno+0x8>)
 800d11e:	6818      	ldr	r0, [r3, #0]
 800d120:	4770      	bx	lr
 800d122:	bf00      	nop
 800d124:	24000120 	.word	0x24000120

0800d128 <__assert_func>:
 800d128:	b500      	push	{lr}
 800d12a:	4c0b      	ldr	r4, [pc, #44]	; (800d158 <__assert_func+0x30>)
 800d12c:	6825      	ldr	r5, [r4, #0]
 800d12e:	4614      	mov	r4, r2
 800d130:	68ee      	ldr	r6, [r5, #12]
 800d132:	461a      	mov	r2, r3
 800d134:	b085      	sub	sp, #20
 800d136:	4603      	mov	r3, r0
 800d138:	460d      	mov	r5, r1
 800d13a:	b14c      	cbz	r4, 800d150 <__assert_func+0x28>
 800d13c:	4907      	ldr	r1, [pc, #28]	; (800d15c <__assert_func+0x34>)
 800d13e:	9500      	str	r5, [sp, #0]
 800d140:	e9cd 1401 	strd	r1, r4, [sp, #4]
 800d144:	4630      	mov	r0, r6
 800d146:	4906      	ldr	r1, [pc, #24]	; (800d160 <__assert_func+0x38>)
 800d148:	f000 fac4 	bl	800d6d4 <fiprintf>
 800d14c:	f7fb fd68 	bl	8008c20 <abort>
 800d150:	4904      	ldr	r1, [pc, #16]	; (800d164 <__assert_func+0x3c>)
 800d152:	460c      	mov	r4, r1
 800d154:	e7f3      	b.n	800d13e <__assert_func+0x16>
 800d156:	bf00      	nop
 800d158:	24000120 	.word	0x24000120
 800d15c:	0800f8b4 	.word	0x0800f8b4
 800d160:	0800f8c4 	.word	0x0800f8c4
 800d164:	0800f8c0 	.word	0x0800f8c0

0800d168 <_calloc_r>:
 800d168:	b538      	push	{r3, r4, r5, lr}
 800d16a:	fba1 1402 	umull	r1, r4, r1, r2
 800d16e:	bb8c      	cbnz	r4, 800d1d4 <_calloc_r+0x6c>
 800d170:	f7fb fe3a 	bl	8008de8 <_malloc_r>
 800d174:	4605      	mov	r5, r0
 800d176:	b1e0      	cbz	r0, 800d1b2 <_calloc_r+0x4a>
 800d178:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800d17c:	f022 0203 	bic.w	r2, r2, #3
 800d180:	3a04      	subs	r2, #4
 800d182:	2a24      	cmp	r2, #36	; 0x24
 800d184:	d817      	bhi.n	800d1b6 <_calloc_r+0x4e>
 800d186:	2a13      	cmp	r2, #19
 800d188:	d91a      	bls.n	800d1c0 <_calloc_r+0x58>
 800d18a:	2a1b      	cmp	r2, #27
 800d18c:	e9c0 4400 	strd	r4, r4, [r0]
 800d190:	d91d      	bls.n	800d1ce <_calloc_r+0x66>
 800d192:	2a24      	cmp	r2, #36	; 0x24
 800d194:	bf14      	ite	ne
 800d196:	f100 0210 	addne.w	r2, r0, #16
 800d19a:	f100 0218 	addeq.w	r2, r0, #24
 800d19e:	f04f 0300 	mov.w	r3, #0
 800d1a2:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800d1a6:	bf04      	itt	eq
 800d1a8:	6104      	streq	r4, [r0, #16]
 800d1aa:	6144      	streq	r4, [r0, #20]
 800d1ac:	e9c2 3300 	strd	r3, r3, [r2]
 800d1b0:	6093      	str	r3, [r2, #8]
 800d1b2:	4628      	mov	r0, r5
 800d1b4:	bd38      	pop	{r3, r4, r5, pc}
 800d1b6:	4621      	mov	r1, r4
 800d1b8:	f7fb fd7e 	bl	8008cb8 <memset>
 800d1bc:	4628      	mov	r0, r5
 800d1be:	bd38      	pop	{r3, r4, r5, pc}
 800d1c0:	4602      	mov	r2, r0
 800d1c2:	2300      	movs	r3, #0
 800d1c4:	e9c2 3300 	strd	r3, r3, [r2]
 800d1c8:	6093      	str	r3, [r2, #8]
 800d1ca:	4628      	mov	r0, r5
 800d1cc:	bd38      	pop	{r3, r4, r5, pc}
 800d1ce:	f100 0208 	add.w	r2, r0, #8
 800d1d2:	e7f6      	b.n	800d1c2 <_calloc_r+0x5a>
 800d1d4:	f7ff ffa2 	bl	800d11c <__errno>
 800d1d8:	230c      	movs	r3, #12
 800d1da:	2500      	movs	r5, #0
 800d1dc:	6003      	str	r3, [r0, #0]
 800d1de:	e7e8      	b.n	800d1b2 <_calloc_r+0x4a>

0800d1e0 <_realloc_r>:
 800d1e0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d1e4:	4617      	mov	r7, r2
 800d1e6:	2900      	cmp	r1, #0
 800d1e8:	f000 8098 	beq.w	800d31c <_realloc_r+0x13c>
 800d1ec:	460c      	mov	r4, r1
 800d1ee:	f107 050b 	add.w	r5, r7, #11
 800d1f2:	4680      	mov	r8, r0
 800d1f4:	f7fc f8a8 	bl	8009348 <__malloc_lock>
 800d1f8:	2d16      	cmp	r5, #22
 800d1fa:	f854 1c04 	ldr.w	r1, [r4, #-4]
 800d1fe:	d85b      	bhi.n	800d2b8 <_realloc_r+0xd8>
 800d200:	2510      	movs	r5, #16
 800d202:	462a      	mov	r2, r5
 800d204:	42af      	cmp	r7, r5
 800d206:	d85c      	bhi.n	800d2c2 <_realloc_r+0xe2>
 800d208:	f021 0603 	bic.w	r6, r1, #3
 800d20c:	4296      	cmp	r6, r2
 800d20e:	f1a4 0908 	sub.w	r9, r4, #8
 800d212:	da62      	bge.n	800d2da <_realloc_r+0xfa>
 800d214:	4bbc      	ldr	r3, [pc, #752]	; (800d508 <_realloc_r+0x328>)
 800d216:	f8d3 c008 	ldr.w	ip, [r3, #8]
 800d21a:	eb09 0006 	add.w	r0, r9, r6
 800d21e:	4584      	cmp	ip, r0
 800d220:	f000 8097 	beq.w	800d352 <_realloc_r+0x172>
 800d224:	f8d0 c004 	ldr.w	ip, [r0, #4]
 800d228:	f02c 0301 	bic.w	r3, ip, #1
 800d22c:	4403      	add	r3, r0
 800d22e:	685b      	ldr	r3, [r3, #4]
 800d230:	07db      	lsls	r3, r3, #31
 800d232:	d468      	bmi.n	800d306 <_realloc_r+0x126>
 800d234:	f02c 0c03 	bic.w	ip, ip, #3
 800d238:	eb06 030c 	add.w	r3, r6, ip
 800d23c:	4293      	cmp	r3, r2
 800d23e:	da47      	bge.n	800d2d0 <_realloc_r+0xf0>
 800d240:	07cb      	lsls	r3, r1, #31
 800d242:	d410      	bmi.n	800d266 <_realloc_r+0x86>
 800d244:	f854 3c08 	ldr.w	r3, [r4, #-8]
 800d248:	eba9 0a03 	sub.w	sl, r9, r3
 800d24c:	f8da 3004 	ldr.w	r3, [sl, #4]
 800d250:	f023 0103 	bic.w	r1, r3, #3
 800d254:	448c      	add	ip, r1
 800d256:	44b4      	add	ip, r6
 800d258:	4594      	cmp	ip, r2
 800d25a:	f280 8111 	bge.w	800d480 <_realloc_r+0x2a0>
 800d25e:	1873      	adds	r3, r6, r1
 800d260:	4293      	cmp	r3, r2
 800d262:	f280 80e8 	bge.w	800d436 <_realloc_r+0x256>
 800d266:	4639      	mov	r1, r7
 800d268:	4640      	mov	r0, r8
 800d26a:	f7fb fdbd 	bl	8008de8 <_malloc_r>
 800d26e:	4607      	mov	r7, r0
 800d270:	b1e0      	cbz	r0, 800d2ac <_realloc_r+0xcc>
 800d272:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800d276:	f023 0301 	bic.w	r3, r3, #1
 800d27a:	444b      	add	r3, r9
 800d27c:	f1a0 0208 	sub.w	r2, r0, #8
 800d280:	4293      	cmp	r3, r2
 800d282:	f000 80d2 	beq.w	800d42a <_realloc_r+0x24a>
 800d286:	1f32      	subs	r2, r6, #4
 800d288:	2a24      	cmp	r2, #36	; 0x24
 800d28a:	f200 80f5 	bhi.w	800d478 <_realloc_r+0x298>
 800d28e:	2a13      	cmp	r2, #19
 800d290:	f200 80ac 	bhi.w	800d3ec <_realloc_r+0x20c>
 800d294:	4603      	mov	r3, r0
 800d296:	4622      	mov	r2, r4
 800d298:	6811      	ldr	r1, [r2, #0]
 800d29a:	6019      	str	r1, [r3, #0]
 800d29c:	6851      	ldr	r1, [r2, #4]
 800d29e:	6059      	str	r1, [r3, #4]
 800d2a0:	6892      	ldr	r2, [r2, #8]
 800d2a2:	609a      	str	r2, [r3, #8]
 800d2a4:	4621      	mov	r1, r4
 800d2a6:	4640      	mov	r0, r8
 800d2a8:	f7ff f812 	bl	800c2d0 <_free_r>
 800d2ac:	4640      	mov	r0, r8
 800d2ae:	f7fc f851 	bl	8009354 <__malloc_unlock>
 800d2b2:	4638      	mov	r0, r7
 800d2b4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d2b8:	f025 0507 	bic.w	r5, r5, #7
 800d2bc:	2d00      	cmp	r5, #0
 800d2be:	462a      	mov	r2, r5
 800d2c0:	daa0      	bge.n	800d204 <_realloc_r+0x24>
 800d2c2:	230c      	movs	r3, #12
 800d2c4:	f8c8 3000 	str.w	r3, [r8]
 800d2c8:	2700      	movs	r7, #0
 800d2ca:	4638      	mov	r0, r7
 800d2cc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d2d0:	461e      	mov	r6, r3
 800d2d2:	e9d0 2302 	ldrd	r2, r3, [r0, #8]
 800d2d6:	60d3      	str	r3, [r2, #12]
 800d2d8:	609a      	str	r2, [r3, #8]
 800d2da:	1b73      	subs	r3, r6, r5
 800d2dc:	2b0f      	cmp	r3, #15
 800d2de:	d822      	bhi.n	800d326 <_realloc_r+0x146>
 800d2e0:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800d2e4:	f003 0301 	and.w	r3, r3, #1
 800d2e8:	4333      	orrs	r3, r6
 800d2ea:	444e      	add	r6, r9
 800d2ec:	f8c9 3004 	str.w	r3, [r9, #4]
 800d2f0:	6873      	ldr	r3, [r6, #4]
 800d2f2:	f043 0301 	orr.w	r3, r3, #1
 800d2f6:	6073      	str	r3, [r6, #4]
 800d2f8:	4640      	mov	r0, r8
 800d2fa:	4627      	mov	r7, r4
 800d2fc:	f7fc f82a 	bl	8009354 <__malloc_unlock>
 800d300:	4638      	mov	r0, r7
 800d302:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d306:	07c9      	lsls	r1, r1, #31
 800d308:	d4ad      	bmi.n	800d266 <_realloc_r+0x86>
 800d30a:	f854 3c08 	ldr.w	r3, [r4, #-8]
 800d30e:	eba9 0a03 	sub.w	sl, r9, r3
 800d312:	f8da 1004 	ldr.w	r1, [sl, #4]
 800d316:	f021 0103 	bic.w	r1, r1, #3
 800d31a:	e7a0      	b.n	800d25e <_realloc_r+0x7e>
 800d31c:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d320:	4611      	mov	r1, r2
 800d322:	f7fb bd61 	b.w	8008de8 <_malloc_r>
 800d326:	f8d9 2004 	ldr.w	r2, [r9, #4]
 800d32a:	eb09 0105 	add.w	r1, r9, r5
 800d32e:	f002 0201 	and.w	r2, r2, #1
 800d332:	444e      	add	r6, r9
 800d334:	f043 0301 	orr.w	r3, r3, #1
 800d338:	432a      	orrs	r2, r5
 800d33a:	f8c9 2004 	str.w	r2, [r9, #4]
 800d33e:	604b      	str	r3, [r1, #4]
 800d340:	6873      	ldr	r3, [r6, #4]
 800d342:	f043 0301 	orr.w	r3, r3, #1
 800d346:	3108      	adds	r1, #8
 800d348:	6073      	str	r3, [r6, #4]
 800d34a:	4640      	mov	r0, r8
 800d34c:	f7fe ffc0 	bl	800c2d0 <_free_r>
 800d350:	e7d2      	b.n	800d2f8 <_realloc_r+0x118>
 800d352:	f8dc 0004 	ldr.w	r0, [ip, #4]
 800d356:	f020 0b03 	bic.w	fp, r0, #3
 800d35a:	eb06 0c0b 	add.w	ip, r6, fp
 800d35e:	f105 0010 	add.w	r0, r5, #16
 800d362:	4584      	cmp	ip, r0
 800d364:	da4d      	bge.n	800d402 <_realloc_r+0x222>
 800d366:	07c9      	lsls	r1, r1, #31
 800d368:	f53f af7d 	bmi.w	800d266 <_realloc_r+0x86>
 800d36c:	f854 1c08 	ldr.w	r1, [r4, #-8]
 800d370:	eba9 0a01 	sub.w	sl, r9, r1
 800d374:	f8da 1004 	ldr.w	r1, [sl, #4]
 800d378:	f021 0103 	bic.w	r1, r1, #3
 800d37c:	448b      	add	fp, r1
 800d37e:	44b3      	add	fp, r6
 800d380:	4558      	cmp	r0, fp
 800d382:	f73f af6c 	bgt.w	800d25e <_realloc_r+0x7e>
 800d386:	4657      	mov	r7, sl
 800d388:	f8da 100c 	ldr.w	r1, [sl, #12]
 800d38c:	f857 0f08 	ldr.w	r0, [r7, #8]!
 800d390:	1f32      	subs	r2, r6, #4
 800d392:	2a24      	cmp	r2, #36	; 0x24
 800d394:	60c1      	str	r1, [r0, #12]
 800d396:	6088      	str	r0, [r1, #8]
 800d398:	f200 80db 	bhi.w	800d552 <_realloc_r+0x372>
 800d39c:	2a13      	cmp	r2, #19
 800d39e:	f240 80d6 	bls.w	800d54e <_realloc_r+0x36e>
 800d3a2:	6821      	ldr	r1, [r4, #0]
 800d3a4:	f8ca 1008 	str.w	r1, [sl, #8]
 800d3a8:	6861      	ldr	r1, [r4, #4]
 800d3aa:	f8ca 100c 	str.w	r1, [sl, #12]
 800d3ae:	2a1b      	cmp	r2, #27
 800d3b0:	f200 80df 	bhi.w	800d572 <_realloc_r+0x392>
 800d3b4:	3408      	adds	r4, #8
 800d3b6:	f10a 0210 	add.w	r2, sl, #16
 800d3ba:	6821      	ldr	r1, [r4, #0]
 800d3bc:	6011      	str	r1, [r2, #0]
 800d3be:	6861      	ldr	r1, [r4, #4]
 800d3c0:	6051      	str	r1, [r2, #4]
 800d3c2:	68a1      	ldr	r1, [r4, #8]
 800d3c4:	6091      	str	r1, [r2, #8]
 800d3c6:	eb0a 0105 	add.w	r1, sl, r5
 800d3ca:	ebab 0205 	sub.w	r2, fp, r5
 800d3ce:	f042 0201 	orr.w	r2, r2, #1
 800d3d2:	6099      	str	r1, [r3, #8]
 800d3d4:	604a      	str	r2, [r1, #4]
 800d3d6:	f8da 3004 	ldr.w	r3, [sl, #4]
 800d3da:	f003 0301 	and.w	r3, r3, #1
 800d3de:	432b      	orrs	r3, r5
 800d3e0:	4640      	mov	r0, r8
 800d3e2:	f8ca 3004 	str.w	r3, [sl, #4]
 800d3e6:	f7fb ffb5 	bl	8009354 <__malloc_unlock>
 800d3ea:	e76e      	b.n	800d2ca <_realloc_r+0xea>
 800d3ec:	6823      	ldr	r3, [r4, #0]
 800d3ee:	6003      	str	r3, [r0, #0]
 800d3f0:	6863      	ldr	r3, [r4, #4]
 800d3f2:	6043      	str	r3, [r0, #4]
 800d3f4:	2a1b      	cmp	r2, #27
 800d3f6:	d868      	bhi.n	800d4ca <_realloc_r+0x2ea>
 800d3f8:	f104 0208 	add.w	r2, r4, #8
 800d3fc:	f100 0308 	add.w	r3, r0, #8
 800d400:	e74a      	b.n	800d298 <_realloc_r+0xb8>
 800d402:	eb09 0205 	add.w	r2, r9, r5
 800d406:	609a      	str	r2, [r3, #8]
 800d408:	ebac 0305 	sub.w	r3, ip, r5
 800d40c:	f043 0301 	orr.w	r3, r3, #1
 800d410:	6053      	str	r3, [r2, #4]
 800d412:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800d416:	f003 0301 	and.w	r3, r3, #1
 800d41a:	432b      	orrs	r3, r5
 800d41c:	4640      	mov	r0, r8
 800d41e:	f844 3c04 	str.w	r3, [r4, #-4]
 800d422:	f7fb ff97 	bl	8009354 <__malloc_unlock>
 800d426:	4627      	mov	r7, r4
 800d428:	e74f      	b.n	800d2ca <_realloc_r+0xea>
 800d42a:	f850 3c04 	ldr.w	r3, [r0, #-4]
 800d42e:	f023 0303 	bic.w	r3, r3, #3
 800d432:	441e      	add	r6, r3
 800d434:	e751      	b.n	800d2da <_realloc_r+0xfa>
 800d436:	4657      	mov	r7, sl
 800d438:	f8da 100c 	ldr.w	r1, [sl, #12]
 800d43c:	f857 0f08 	ldr.w	r0, [r7, #8]!
 800d440:	1f32      	subs	r2, r6, #4
 800d442:	2a24      	cmp	r2, #36	; 0x24
 800d444:	60c1      	str	r1, [r0, #12]
 800d446:	6088      	str	r0, [r1, #8]
 800d448:	d84c      	bhi.n	800d4e4 <_realloc_r+0x304>
 800d44a:	2a13      	cmp	r2, #19
 800d44c:	d948      	bls.n	800d4e0 <_realloc_r+0x300>
 800d44e:	6821      	ldr	r1, [r4, #0]
 800d450:	f8ca 1008 	str.w	r1, [sl, #8]
 800d454:	6861      	ldr	r1, [r4, #4]
 800d456:	f8ca 100c 	str.w	r1, [sl, #12]
 800d45a:	2a1b      	cmp	r2, #27
 800d45c:	d856      	bhi.n	800d50c <_realloc_r+0x32c>
 800d45e:	3408      	adds	r4, #8
 800d460:	f10a 0210 	add.w	r2, sl, #16
 800d464:	461e      	mov	r6, r3
 800d466:	6823      	ldr	r3, [r4, #0]
 800d468:	6013      	str	r3, [r2, #0]
 800d46a:	6863      	ldr	r3, [r4, #4]
 800d46c:	6053      	str	r3, [r2, #4]
 800d46e:	68a3      	ldr	r3, [r4, #8]
 800d470:	6093      	str	r3, [r2, #8]
 800d472:	46d1      	mov	r9, sl
 800d474:	463c      	mov	r4, r7
 800d476:	e730      	b.n	800d2da <_realloc_r+0xfa>
 800d478:	4621      	mov	r1, r4
 800d47a:	f7ff fdd3 	bl	800d024 <memmove>
 800d47e:	e711      	b.n	800d2a4 <_realloc_r+0xc4>
 800d480:	e9d0 1302 	ldrd	r1, r3, [r0, #8]
 800d484:	4657      	mov	r7, sl
 800d486:	60cb      	str	r3, [r1, #12]
 800d488:	6099      	str	r1, [r3, #8]
 800d48a:	f857 1f08 	ldr.w	r1, [r7, #8]!
 800d48e:	f8da 300c 	ldr.w	r3, [sl, #12]
 800d492:	60cb      	str	r3, [r1, #12]
 800d494:	1f32      	subs	r2, r6, #4
 800d496:	2a24      	cmp	r2, #36	; 0x24
 800d498:	6099      	str	r1, [r3, #8]
 800d49a:	d82d      	bhi.n	800d4f8 <_realloc_r+0x318>
 800d49c:	2a13      	cmp	r2, #19
 800d49e:	d929      	bls.n	800d4f4 <_realloc_r+0x314>
 800d4a0:	6823      	ldr	r3, [r4, #0]
 800d4a2:	f8ca 3008 	str.w	r3, [sl, #8]
 800d4a6:	6863      	ldr	r3, [r4, #4]
 800d4a8:	f8ca 300c 	str.w	r3, [sl, #12]
 800d4ac:	2a1b      	cmp	r2, #27
 800d4ae:	d842      	bhi.n	800d536 <_realloc_r+0x356>
 800d4b0:	3408      	adds	r4, #8
 800d4b2:	f10a 0310 	add.w	r3, sl, #16
 800d4b6:	6822      	ldr	r2, [r4, #0]
 800d4b8:	601a      	str	r2, [r3, #0]
 800d4ba:	6862      	ldr	r2, [r4, #4]
 800d4bc:	605a      	str	r2, [r3, #4]
 800d4be:	68a2      	ldr	r2, [r4, #8]
 800d4c0:	609a      	str	r2, [r3, #8]
 800d4c2:	4666      	mov	r6, ip
 800d4c4:	46d1      	mov	r9, sl
 800d4c6:	463c      	mov	r4, r7
 800d4c8:	e707      	b.n	800d2da <_realloc_r+0xfa>
 800d4ca:	68a3      	ldr	r3, [r4, #8]
 800d4cc:	6083      	str	r3, [r0, #8]
 800d4ce:	68e3      	ldr	r3, [r4, #12]
 800d4d0:	60c3      	str	r3, [r0, #12]
 800d4d2:	2a24      	cmp	r2, #36	; 0x24
 800d4d4:	d026      	beq.n	800d524 <_realloc_r+0x344>
 800d4d6:	f104 0210 	add.w	r2, r4, #16
 800d4da:	f100 0310 	add.w	r3, r0, #16
 800d4de:	e6db      	b.n	800d298 <_realloc_r+0xb8>
 800d4e0:	463a      	mov	r2, r7
 800d4e2:	e7bf      	b.n	800d464 <_realloc_r+0x284>
 800d4e4:	4621      	mov	r1, r4
 800d4e6:	4638      	mov	r0, r7
 800d4e8:	461e      	mov	r6, r3
 800d4ea:	46d1      	mov	r9, sl
 800d4ec:	f7ff fd9a 	bl	800d024 <memmove>
 800d4f0:	463c      	mov	r4, r7
 800d4f2:	e6f2      	b.n	800d2da <_realloc_r+0xfa>
 800d4f4:	463b      	mov	r3, r7
 800d4f6:	e7de      	b.n	800d4b6 <_realloc_r+0x2d6>
 800d4f8:	4621      	mov	r1, r4
 800d4fa:	4638      	mov	r0, r7
 800d4fc:	4666      	mov	r6, ip
 800d4fe:	46d1      	mov	r9, sl
 800d500:	f7ff fd90 	bl	800d024 <memmove>
 800d504:	463c      	mov	r4, r7
 800d506:	e6e8      	b.n	800d2da <_realloc_r+0xfa>
 800d508:	24000124 	.word	0x24000124
 800d50c:	68a1      	ldr	r1, [r4, #8]
 800d50e:	f8ca 1010 	str.w	r1, [sl, #16]
 800d512:	68e1      	ldr	r1, [r4, #12]
 800d514:	f8ca 1014 	str.w	r1, [sl, #20]
 800d518:	2a24      	cmp	r2, #36	; 0x24
 800d51a:	d020      	beq.n	800d55e <_realloc_r+0x37e>
 800d51c:	3410      	adds	r4, #16
 800d51e:	f10a 0218 	add.w	r2, sl, #24
 800d522:	e79f      	b.n	800d464 <_realloc_r+0x284>
 800d524:	6923      	ldr	r3, [r4, #16]
 800d526:	6103      	str	r3, [r0, #16]
 800d528:	6961      	ldr	r1, [r4, #20]
 800d52a:	6141      	str	r1, [r0, #20]
 800d52c:	f104 0218 	add.w	r2, r4, #24
 800d530:	f100 0318 	add.w	r3, r0, #24
 800d534:	e6b0      	b.n	800d298 <_realloc_r+0xb8>
 800d536:	68a3      	ldr	r3, [r4, #8]
 800d538:	f8ca 3010 	str.w	r3, [sl, #16]
 800d53c:	68e3      	ldr	r3, [r4, #12]
 800d53e:	f8ca 3014 	str.w	r3, [sl, #20]
 800d542:	2a24      	cmp	r2, #36	; 0x24
 800d544:	d021      	beq.n	800d58a <_realloc_r+0x3aa>
 800d546:	3410      	adds	r4, #16
 800d548:	f10a 0318 	add.w	r3, sl, #24
 800d54c:	e7b3      	b.n	800d4b6 <_realloc_r+0x2d6>
 800d54e:	463a      	mov	r2, r7
 800d550:	e733      	b.n	800d3ba <_realloc_r+0x1da>
 800d552:	4621      	mov	r1, r4
 800d554:	4638      	mov	r0, r7
 800d556:	f7ff fd65 	bl	800d024 <memmove>
 800d55a:	4b16      	ldr	r3, [pc, #88]	; (800d5b4 <_realloc_r+0x3d4>)
 800d55c:	e733      	b.n	800d3c6 <_realloc_r+0x1e6>
 800d55e:	6922      	ldr	r2, [r4, #16]
 800d560:	f8ca 2018 	str.w	r2, [sl, #24]
 800d564:	6962      	ldr	r2, [r4, #20]
 800d566:	f8ca 201c 	str.w	r2, [sl, #28]
 800d56a:	3418      	adds	r4, #24
 800d56c:	f10a 0220 	add.w	r2, sl, #32
 800d570:	e778      	b.n	800d464 <_realloc_r+0x284>
 800d572:	68a1      	ldr	r1, [r4, #8]
 800d574:	f8ca 1010 	str.w	r1, [sl, #16]
 800d578:	68e1      	ldr	r1, [r4, #12]
 800d57a:	f8ca 1014 	str.w	r1, [sl, #20]
 800d57e:	2a24      	cmp	r2, #36	; 0x24
 800d580:	d00d      	beq.n	800d59e <_realloc_r+0x3be>
 800d582:	3410      	adds	r4, #16
 800d584:	f10a 0218 	add.w	r2, sl, #24
 800d588:	e717      	b.n	800d3ba <_realloc_r+0x1da>
 800d58a:	6923      	ldr	r3, [r4, #16]
 800d58c:	f8ca 3018 	str.w	r3, [sl, #24]
 800d590:	6963      	ldr	r3, [r4, #20]
 800d592:	f8ca 301c 	str.w	r3, [sl, #28]
 800d596:	3418      	adds	r4, #24
 800d598:	f10a 0320 	add.w	r3, sl, #32
 800d59c:	e78b      	b.n	800d4b6 <_realloc_r+0x2d6>
 800d59e:	6922      	ldr	r2, [r4, #16]
 800d5a0:	f8ca 2018 	str.w	r2, [sl, #24]
 800d5a4:	6962      	ldr	r2, [r4, #20]
 800d5a6:	f8ca 201c 	str.w	r2, [sl, #28]
 800d5aa:	3418      	adds	r4, #24
 800d5ac:	f10a 0220 	add.w	r2, sl, #32
 800d5b0:	e703      	b.n	800d3ba <_realloc_r+0x1da>
 800d5b2:	bf00      	nop
 800d5b4:	24000124 	.word	0x24000124

0800d5b8 <_wcsnrtombs_l>:
 800d5b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d5bc:	b089      	sub	sp, #36	; 0x24
 800d5be:	e9dd 8a13 	ldrd	r8, sl, [sp, #76]	; 0x4c
 800d5c2:	9f12      	ldr	r7, [sp, #72]	; 0x48
 800d5c4:	9101      	str	r1, [sp, #4]
 800d5c6:	4681      	mov	r9, r0
 800d5c8:	9203      	str	r2, [sp, #12]
 800d5ca:	461e      	mov	r6, r3
 800d5cc:	f1b8 0f00 	cmp.w	r8, #0
 800d5d0:	d055      	beq.n	800d67e <_wcsnrtombs_l+0xc6>
 800d5d2:	9b01      	ldr	r3, [sp, #4]
 800d5d4:	2b00      	cmp	r3, #0
 800d5d6:	d057      	beq.n	800d688 <_wcsnrtombs_l+0xd0>
 800d5d8:	9b03      	ldr	r3, [sp, #12]
 800d5da:	681d      	ldr	r5, [r3, #0]
 800d5dc:	2f00      	cmp	r7, #0
 800d5de:	d063      	beq.n	800d6a8 <_wcsnrtombs_l+0xf0>
 800d5e0:	1e74      	subs	r4, r6, #1
 800d5e2:	b32e      	cbz	r6, 800d630 <_wcsnrtombs_l+0x78>
 800d5e4:	9b01      	ldr	r3, [sp, #4]
 800d5e6:	9302      	str	r3, [sp, #8]
 800d5e8:	3d04      	subs	r5, #4
 800d5ea:	2600      	movs	r6, #0
 800d5ec:	e00a      	b.n	800d604 <_wcsnrtombs_l+0x4c>
 800d5ee:	9b01      	ldr	r3, [sp, #4]
 800d5f0:	bb13      	cbnz	r3, 800d638 <_wcsnrtombs_l+0x80>
 800d5f2:	682a      	ldr	r2, [r5, #0]
 800d5f4:	2a00      	cmp	r2, #0
 800d5f6:	d035      	beq.n	800d664 <_wcsnrtombs_l+0xac>
 800d5f8:	45bc      	cmp	ip, r7
 800d5fa:	d257      	bcs.n	800d6ac <_wcsnrtombs_l+0xf4>
 800d5fc:	3c01      	subs	r4, #1
 800d5fe:	1c63      	adds	r3, r4, #1
 800d600:	4666      	mov	r6, ip
 800d602:	d015      	beq.n	800d630 <_wcsnrtombs_l+0x78>
 800d604:	f8d8 3000 	ldr.w	r3, [r8]
 800d608:	f855 2f04 	ldr.w	r2, [r5, #4]!
 800d60c:	9300      	str	r3, [sp, #0]
 800d60e:	f8da c0e0 	ldr.w	ip, [sl, #224]	; 0xe0
 800d612:	f8d8 b004 	ldr.w	fp, [r8, #4]
 800d616:	4643      	mov	r3, r8
 800d618:	a905      	add	r1, sp, #20
 800d61a:	4648      	mov	r0, r9
 800d61c:	47e0      	blx	ip
 800d61e:	1c42      	adds	r2, r0, #1
 800d620:	d037      	beq.n	800d692 <_wcsnrtombs_l+0xda>
 800d622:	eb00 0c06 	add.w	ip, r0, r6
 800d626:	45bc      	cmp	ip, r7
 800d628:	d9e1      	bls.n	800d5ee <_wcsnrtombs_l+0x36>
 800d62a:	9b00      	ldr	r3, [sp, #0]
 800d62c:	e9c8 3b00 	strd	r3, fp, [r8]
 800d630:	4630      	mov	r0, r6
 800d632:	b009      	add	sp, #36	; 0x24
 800d634:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d638:	2800      	cmp	r0, #0
 800d63a:	dd0c      	ble.n	800d656 <_wcsnrtombs_l+0x9e>
 800d63c:	9b02      	ldr	r3, [sp, #8]
 800d63e:	4418      	add	r0, r3
 800d640:	1e5a      	subs	r2, r3, #1
 800d642:	a905      	add	r1, sp, #20
 800d644:	f100 3eff 	add.w	lr, r0, #4294967295
 800d648:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d64c:	f802 3f01 	strb.w	r3, [r2, #1]!
 800d650:	4572      	cmp	r2, lr
 800d652:	d1f9      	bne.n	800d648 <_wcsnrtombs_l+0x90>
 800d654:	9002      	str	r0, [sp, #8]
 800d656:	9b03      	ldr	r3, [sp, #12]
 800d658:	681a      	ldr	r2, [r3, #0]
 800d65a:	3204      	adds	r2, #4
 800d65c:	601a      	str	r2, [r3, #0]
 800d65e:	682a      	ldr	r2, [r5, #0]
 800d660:	2a00      	cmp	r2, #0
 800d662:	d1c9      	bne.n	800d5f8 <_wcsnrtombs_l+0x40>
 800d664:	9b01      	ldr	r3, [sp, #4]
 800d666:	b10b      	cbz	r3, 800d66c <_wcsnrtombs_l+0xb4>
 800d668:	9b03      	ldr	r3, [sp, #12]
 800d66a:	601a      	str	r2, [r3, #0]
 800d66c:	f10c 36ff 	add.w	r6, ip, #4294967295
 800d670:	2200      	movs	r2, #0
 800d672:	4630      	mov	r0, r6
 800d674:	f8c8 2000 	str.w	r2, [r8]
 800d678:	b009      	add	sp, #36	; 0x24
 800d67a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d67e:	9b01      	ldr	r3, [sp, #4]
 800d680:	f500 7886 	add.w	r8, r0, #268	; 0x10c
 800d684:	2b00      	cmp	r3, #0
 800d686:	d1a7      	bne.n	800d5d8 <_wcsnrtombs_l+0x20>
 800d688:	9b03      	ldr	r3, [sp, #12]
 800d68a:	f04f 37ff 	mov.w	r7, #4294967295
 800d68e:	681d      	ldr	r5, [r3, #0]
 800d690:	e7a6      	b.n	800d5e0 <_wcsnrtombs_l+0x28>
 800d692:	4606      	mov	r6, r0
 800d694:	218a      	movs	r1, #138	; 0x8a
 800d696:	2200      	movs	r2, #0
 800d698:	4630      	mov	r0, r6
 800d69a:	f8c9 1000 	str.w	r1, [r9]
 800d69e:	f8c8 2000 	str.w	r2, [r8]
 800d6a2:	b009      	add	sp, #36	; 0x24
 800d6a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d6a8:	463e      	mov	r6, r7
 800d6aa:	e7c1      	b.n	800d630 <_wcsnrtombs_l+0x78>
 800d6ac:	4666      	mov	r6, ip
 800d6ae:	e7bf      	b.n	800d630 <_wcsnrtombs_l+0x78>

0800d6b0 <_wcsnrtombs_r>:
 800d6b0:	b510      	push	{r4, lr}
 800d6b2:	b084      	sub	sp, #16
 800d6b4:	4c05      	ldr	r4, [pc, #20]	; (800d6cc <_wcsnrtombs_r+0x1c>)
 800d6b6:	9806      	ldr	r0, [sp, #24]
 800d6b8:	9000      	str	r0, [sp, #0]
 800d6ba:	9807      	ldr	r0, [sp, #28]
 800d6bc:	9001      	str	r0, [sp, #4]
 800d6be:	4804      	ldr	r0, [pc, #16]	; (800d6d0 <_wcsnrtombs_r+0x20>)
 800d6c0:	6800      	ldr	r0, [r0, #0]
 800d6c2:	9402      	str	r4, [sp, #8]
 800d6c4:	f7ff ff78 	bl	800d5b8 <_wcsnrtombs_l>
 800d6c8:	b004      	add	sp, #16
 800d6ca:	bd10      	pop	{r4, pc}
 800d6cc:	24000540 	.word	0x24000540
 800d6d0:	24000120 	.word	0x24000120

0800d6d4 <fiprintf>:
 800d6d4:	b40e      	push	{r1, r2, r3}
 800d6d6:	b510      	push	{r4, lr}
 800d6d8:	b083      	sub	sp, #12
 800d6da:	ab05      	add	r3, sp, #20
 800d6dc:	4c06      	ldr	r4, [pc, #24]	; (800d6f8 <fiprintf+0x24>)
 800d6de:	f853 2b04 	ldr.w	r2, [r3], #4
 800d6e2:	9301      	str	r3, [sp, #4]
 800d6e4:	4601      	mov	r1, r0
 800d6e6:	6820      	ldr	r0, [r4, #0]
 800d6e8:	f000 f844 	bl	800d774 <_vfiprintf_r>
 800d6ec:	b003      	add	sp, #12
 800d6ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d6f2:	b003      	add	sp, #12
 800d6f4:	4770      	bx	lr
 800d6f6:	bf00      	nop
 800d6f8:	24000120 	.word	0x24000120

0800d6fc <__sprint_r.part.0>:
 800d6fc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d700:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800d702:	049c      	lsls	r4, r3, #18
 800d704:	4690      	mov	r8, r2
 800d706:	d52d      	bpl.n	800d764 <__sprint_r.part.0+0x68>
 800d708:	6893      	ldr	r3, [r2, #8]
 800d70a:	6812      	ldr	r2, [r2, #0]
 800d70c:	b343      	cbz	r3, 800d760 <__sprint_r.part.0+0x64>
 800d70e:	468b      	mov	fp, r1
 800d710:	4606      	mov	r6, r0
 800d712:	f102 0908 	add.w	r9, r2, #8
 800d716:	e959 5a02 	ldrd	r5, sl, [r9, #-8]
 800d71a:	ea5f 079a 	movs.w	r7, sl, lsr #2
 800d71e:	d015      	beq.n	800d74c <__sprint_r.part.0+0x50>
 800d720:	3d04      	subs	r5, #4
 800d722:	2400      	movs	r4, #0
 800d724:	e001      	b.n	800d72a <__sprint_r.part.0+0x2e>
 800d726:	42a7      	cmp	r7, r4
 800d728:	d00e      	beq.n	800d748 <__sprint_r.part.0+0x4c>
 800d72a:	f855 1f04 	ldr.w	r1, [r5, #4]!
 800d72e:	465a      	mov	r2, fp
 800d730:	4630      	mov	r0, r6
 800d732:	f001 fa51 	bl	800ebd8 <_fputwc_r>
 800d736:	1c43      	adds	r3, r0, #1
 800d738:	f104 0401 	add.w	r4, r4, #1
 800d73c:	d1f3      	bne.n	800d726 <__sprint_r.part.0+0x2a>
 800d73e:	2300      	movs	r3, #0
 800d740:	e9c8 3301 	strd	r3, r3, [r8, #4]
 800d744:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d748:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d74c:	f02a 0a03 	bic.w	sl, sl, #3
 800d750:	eba3 030a 	sub.w	r3, r3, sl
 800d754:	f8c8 3008 	str.w	r3, [r8, #8]
 800d758:	f109 0908 	add.w	r9, r9, #8
 800d75c:	2b00      	cmp	r3, #0
 800d75e:	d1da      	bne.n	800d716 <__sprint_r.part.0+0x1a>
 800d760:	2000      	movs	r0, #0
 800d762:	e7ec      	b.n	800d73e <__sprint_r.part.0+0x42>
 800d764:	f001 f808 	bl	800e778 <__sfvwrite_r>
 800d768:	2300      	movs	r3, #0
 800d76a:	e9c8 3301 	strd	r3, r3, [r8, #4]
 800d76e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d772:	bf00      	nop

0800d774 <_vfiprintf_r>:
 800d774:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d778:	b0c5      	sub	sp, #276	; 0x114
 800d77a:	f10d 0a50 	add.w	sl, sp, #80	; 0x50
 800d77e:	4683      	mov	fp, r0
 800d780:	9103      	str	r1, [sp, #12]
 800d782:	4616      	mov	r6, r2
 800d784:	2100      	movs	r1, #0
 800d786:	2208      	movs	r2, #8
 800d788:	4650      	mov	r0, sl
 800d78a:	461c      	mov	r4, r3
 800d78c:	9307      	str	r3, [sp, #28]
 800d78e:	f7fb fa93 	bl	8008cb8 <memset>
 800d792:	f1bb 0f00 	cmp.w	fp, #0
 800d796:	d004      	beq.n	800d7a2 <_vfiprintf_r+0x2e>
 800d798:	f8db 3034 	ldr.w	r3, [fp, #52]	; 0x34
 800d79c:	2b00      	cmp	r3, #0
 800d79e:	f000 86a1 	beq.w	800e4e4 <_vfiprintf_r+0xd70>
 800d7a2:	9a03      	ldr	r2, [sp, #12]
 800d7a4:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800d7a6:	07db      	lsls	r3, r3, #31
 800d7a8:	f140 851c 	bpl.w	800e1e4 <_vfiprintf_r+0xa70>
 800d7ac:	f9b2 100c 	ldrsh.w	r1, [r2, #12]
 800d7b0:	b28a      	uxth	r2, r1
 800d7b2:	0495      	lsls	r5, r2, #18
 800d7b4:	d409      	bmi.n	800d7ca <_vfiprintf_r+0x56>
 800d7b6:	9b03      	ldr	r3, [sp, #12]
 800d7b8:	f441 5100 	orr.w	r1, r1, #8192	; 0x2000
 800d7bc:	8199      	strh	r1, [r3, #12]
 800d7be:	b28a      	uxth	r2, r1
 800d7c0:	4619      	mov	r1, r3
 800d7c2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d7c4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800d7c8:	664b      	str	r3, [r1, #100]	; 0x64
 800d7ca:	0710      	lsls	r0, r2, #28
 800d7cc:	f140 8104 	bpl.w	800d9d8 <_vfiprintf_r+0x264>
 800d7d0:	9b03      	ldr	r3, [sp, #12]
 800d7d2:	691b      	ldr	r3, [r3, #16]
 800d7d4:	2b00      	cmp	r3, #0
 800d7d6:	f000 80ff 	beq.w	800d9d8 <_vfiprintf_r+0x264>
 800d7da:	f002 031a 	and.w	r3, r2, #26
 800d7de:	2b0a      	cmp	r3, #10
 800d7e0:	f000 8108 	beq.w	800d9f4 <_vfiprintf_r+0x280>
 800d7e4:	2300      	movs	r3, #0
 800d7e6:	e9cd 3319 	strd	r3, r3, [sp, #100]	; 0x64
 800d7ea:	e9cd 330d 	strd	r3, r3, [sp, #52]	; 0x34
 800d7ee:	aa1b      	add	r2, sp, #108	; 0x6c
 800d7f0:	930b      	str	r3, [sp, #44]	; 0x2c
 800d7f2:	9218      	str	r2, [sp, #96]	; 0x60
 800d7f4:	4691      	mov	r9, r2
 800d7f6:	930c      	str	r3, [sp, #48]	; 0x30
 800d7f8:	9305      	str	r3, [sp, #20]
 800d7fa:	46b0      	mov	r8, r6
 800d7fc:	4644      	mov	r4, r8
 800d7fe:	4ba6      	ldr	r3, [pc, #664]	; (800da98 <_vfiprintf_r+0x324>)
 800d800:	f8d3 50e4 	ldr.w	r5, [r3, #228]	; 0xe4
 800d804:	f7fd fcda 	bl	800b1bc <__locale_mb_cur_max>
 800d808:	4622      	mov	r2, r4
 800d80a:	4603      	mov	r3, r0
 800d80c:	a912      	add	r1, sp, #72	; 0x48
 800d80e:	f8cd a000 	str.w	sl, [sp]
 800d812:	4658      	mov	r0, fp
 800d814:	47a8      	blx	r5
 800d816:	2800      	cmp	r0, #0
 800d818:	f000 8140 	beq.w	800da9c <_vfiprintf_r+0x328>
 800d81c:	f2c0 8133 	blt.w	800da86 <_vfiprintf_r+0x312>
 800d820:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800d822:	2a25      	cmp	r2, #37	; 0x25
 800d824:	4603      	mov	r3, r0
 800d826:	d001      	beq.n	800d82c <_vfiprintf_r+0xb8>
 800d828:	441c      	add	r4, r3
 800d82a:	e7e8      	b.n	800d7fe <_vfiprintf_r+0x8a>
 800d82c:	ebb4 0608 	subs.w	r6, r4, r8
 800d830:	4605      	mov	r5, r0
 800d832:	f040 8137 	bne.w	800daa4 <_vfiprintf_r+0x330>
 800d836:	2300      	movs	r3, #0
 800d838:	7861      	ldrb	r1, [r4, #1]
 800d83a:	f88d 3043 	strb.w	r3, [sp, #67]	; 0x43
 800d83e:	f104 0801 	add.w	r8, r4, #1
 800d842:	9306      	str	r3, [sp, #24]
 800d844:	f04f 37ff 	mov.w	r7, #4294967295
 800d848:	461e      	mov	r6, r3
 800d84a:	242b      	movs	r4, #43	; 0x2b
 800d84c:	f108 0801 	add.w	r8, r8, #1
 800d850:	f1a1 0320 	sub.w	r3, r1, #32
 800d854:	2b5a      	cmp	r3, #90	; 0x5a
 800d856:	f200 8165 	bhi.w	800db24 <_vfiprintf_r+0x3b0>
 800d85a:	e8df f013 	tbh	[pc, r3, lsl #1]
 800d85e:	029f      	.short	0x029f
 800d860:	01630163 	.word	0x01630163
 800d864:	0163029a 	.word	0x0163029a
 800d868:	01630163 	.word	0x01630163
 800d86c:	0163006a 	.word	0x0163006a
 800d870:	02670163 	.word	0x02670163
 800d874:	01630277 	.word	0x01630277
 800d878:	02810272 	.word	0x02810272
 800d87c:	027c0163 	.word	0x027c0163
 800d880:	005b005b 	.word	0x005b005b
 800d884:	005b005b 	.word	0x005b005b
 800d888:	005b005b 	.word	0x005b005b
 800d88c:	005b005b 	.word	0x005b005b
 800d890:	0163005b 	.word	0x0163005b
 800d894:	01630163 	.word	0x01630163
 800d898:	01630163 	.word	0x01630163
 800d89c:	01630163 	.word	0x01630163
 800d8a0:	01630163 	.word	0x01630163
 800d8a4:	00840246 	.word	0x00840246
 800d8a8:	01630163 	.word	0x01630163
 800d8ac:	01630163 	.word	0x01630163
 800d8b0:	01630163 	.word	0x01630163
 800d8b4:	01630163 	.word	0x01630163
 800d8b8:	01630163 	.word	0x01630163
 800d8bc:	016300e2 	.word	0x016300e2
 800d8c0:	01630163 	.word	0x01630163
 800d8c4:	0163021d 	.word	0x0163021d
 800d8c8:	016302c4 	.word	0x016302c4
 800d8cc:	05940163 	.word	0x05940163
 800d8d0:	01630163 	.word	0x01630163
 800d8d4:	01630163 	.word	0x01630163
 800d8d8:	01630163 	.word	0x01630163
 800d8dc:	01630163 	.word	0x01630163
 800d8e0:	01630163 	.word	0x01630163
 800d8e4:	00860246 	.word	0x00860246
 800d8e8:	01630163 	.word	0x01630163
 800d8ec:	02b70163 	.word	0x02b70163
 800d8f0:	007f0086 	.word	0x007f0086
 800d8f4:	02aa0163 	.word	0x02aa0163
 800d8f8:	02e70163 	.word	0x02e70163
 800d8fc:	02d700e4 	.word	0x02d700e4
 800d900:	0163007f 	.word	0x0163007f
 800d904:	007c021d 	.word	0x007c021d
 800d908:	01630572 	.word	0x01630572
 800d90c:	05740163 	.word	0x05740163
 800d910:	007c0163 	.word	0x007c0163
 800d914:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800d918:	2200      	movs	r2, #0
 800d91a:	f818 1b01 	ldrb.w	r1, [r8], #1
 800d91e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800d922:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 800d926:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800d92a:	2b09      	cmp	r3, #9
 800d92c:	d9f5      	bls.n	800d91a <_vfiprintf_r+0x1a6>
 800d92e:	9206      	str	r2, [sp, #24]
 800d930:	e78e      	b.n	800d850 <_vfiprintf_r+0xdc>
 800d932:	4658      	mov	r0, fp
 800d934:	f7fd fc48 	bl	800b1c8 <_localeconv_r>
 800d938:	6843      	ldr	r3, [r0, #4]
 800d93a:	930d      	str	r3, [sp, #52]	; 0x34
 800d93c:	4618      	mov	r0, r3
 800d93e:	f7f2 fe5f 	bl	8000600 <strlen>
 800d942:	900e      	str	r0, [sp, #56]	; 0x38
 800d944:	4605      	mov	r5, r0
 800d946:	4658      	mov	r0, fp
 800d948:	f7fd fc3e 	bl	800b1c8 <_localeconv_r>
 800d94c:	6883      	ldr	r3, [r0, #8]
 800d94e:	930c      	str	r3, [sp, #48]	; 0x30
 800d950:	2d00      	cmp	r5, #0
 800d952:	f040 84df 	bne.w	800e314 <_vfiprintf_r+0xba0>
 800d956:	f898 1000 	ldrb.w	r1, [r8]
 800d95a:	e777      	b.n	800d84c <_vfiprintf_r+0xd8>
 800d95c:	f898 1000 	ldrb.w	r1, [r8]
 800d960:	f046 0620 	orr.w	r6, r6, #32
 800d964:	e772      	b.n	800d84c <_vfiprintf_r+0xd8>
 800d966:	f046 0610 	orr.w	r6, r6, #16
 800d96a:	06b4      	lsls	r4, r6, #26
 800d96c:	f140 8178 	bpl.w	800dc60 <_vfiprintf_r+0x4ec>
 800d970:	9b07      	ldr	r3, [sp, #28]
 800d972:	3307      	adds	r3, #7
 800d974:	f023 0307 	bic.w	r3, r3, #7
 800d978:	461a      	mov	r2, r3
 800d97a:	6859      	ldr	r1, [r3, #4]
 800d97c:	f852 3b08 	ldr.w	r3, [r2], #8
 800d980:	9207      	str	r2, [sp, #28]
 800d982:	460a      	mov	r2, r1
 800d984:	2900      	cmp	r1, #0
 800d986:	f2c0 847a 	blt.w	800e27e <_vfiprintf_r+0xb0a>
 800d98a:	1c79      	adds	r1, r7, #1
 800d98c:	f000 85a7 	beq.w	800e4de <_vfiprintf_r+0xd6a>
 800d990:	f026 0180 	bic.w	r1, r6, #128	; 0x80
 800d994:	9102      	str	r1, [sp, #8]
 800d996:	ea53 0102 	orrs.w	r1, r3, r2
 800d99a:	f000 8448 	beq.w	800e22e <_vfiprintf_r+0xaba>
 800d99e:	2b0a      	cmp	r3, #10
 800d9a0:	f172 0100 	sbcs.w	r1, r2, #0
 800d9a4:	f080 8549 	bcs.w	800e43a <_vfiprintf_r+0xcc6>
 800d9a8:	3330      	adds	r3, #48	; 0x30
 800d9aa:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
 800d9ae:	9e02      	ldr	r6, [sp, #8]
 800d9b0:	2301      	movs	r3, #1
 800d9b2:	9304      	str	r3, [sp, #16]
 800d9b4:	f20d 140f 	addw	r4, sp, #271	; 0x10f
 800d9b8:	9b04      	ldr	r3, [sp, #16]
 800d9ba:	42bb      	cmp	r3, r7
 800d9bc:	bfb8      	it	lt
 800d9be:	463b      	movlt	r3, r7
 800d9c0:	9302      	str	r3, [sp, #8]
 800d9c2:	2300      	movs	r3, #0
 800d9c4:	9308      	str	r3, [sp, #32]
 800d9c6:	f89d 3043 	ldrb.w	r3, [sp, #67]	; 0x43
 800d9ca:	2b00      	cmp	r3, #0
 800d9cc:	f000 80b8 	beq.w	800db40 <_vfiprintf_r+0x3cc>
 800d9d0:	9b02      	ldr	r3, [sp, #8]
 800d9d2:	3301      	adds	r3, #1
 800d9d4:	9302      	str	r3, [sp, #8]
 800d9d6:	e0b3      	b.n	800db40 <_vfiprintf_r+0x3cc>
 800d9d8:	9d03      	ldr	r5, [sp, #12]
 800d9da:	4658      	mov	r0, fp
 800d9dc:	4629      	mov	r1, r5
 800d9de:	f001 f83f 	bl	800ea60 <__swsetup_r>
 800d9e2:	2800      	cmp	r0, #0
 800d9e4:	f040 8656 	bne.w	800e694 <_vfiprintf_r+0xf20>
 800d9e8:	89aa      	ldrh	r2, [r5, #12]
 800d9ea:	f002 031a 	and.w	r3, r2, #26
 800d9ee:	2b0a      	cmp	r3, #10
 800d9f0:	f47f aef8 	bne.w	800d7e4 <_vfiprintf_r+0x70>
 800d9f4:	9903      	ldr	r1, [sp, #12]
 800d9f6:	f9b1 300e 	ldrsh.w	r3, [r1, #14]
 800d9fa:	2b00      	cmp	r3, #0
 800d9fc:	f6ff aef2 	blt.w	800d7e4 <_vfiprintf_r+0x70>
 800da00:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800da02:	07db      	lsls	r3, r3, #31
 800da04:	d402      	bmi.n	800da0c <_vfiprintf_r+0x298>
 800da06:	0597      	lsls	r7, r2, #22
 800da08:	f140 8618 	bpl.w	800e63c <_vfiprintf_r+0xec8>
 800da0c:	9903      	ldr	r1, [sp, #12]
 800da0e:	4623      	mov	r3, r4
 800da10:	4632      	mov	r2, r6
 800da12:	4658      	mov	r0, fp
 800da14:	f000 fe70 	bl	800e6f8 <__sbprintf>
 800da18:	9005      	str	r0, [sp, #20]
 800da1a:	9805      	ldr	r0, [sp, #20]
 800da1c:	b045      	add	sp, #276	; 0x114
 800da1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800da22:	f046 0610 	orr.w	r6, r6, #16
 800da26:	f016 0220 	ands.w	r2, r6, #32
 800da2a:	f000 8126 	beq.w	800dc7a <_vfiprintf_r+0x506>
 800da2e:	9b07      	ldr	r3, [sp, #28]
 800da30:	3307      	adds	r3, #7
 800da32:	f023 0307 	bic.w	r3, r3, #7
 800da36:	4619      	mov	r1, r3
 800da38:	685a      	ldr	r2, [r3, #4]
 800da3a:	f851 3b08 	ldr.w	r3, [r1], #8
 800da3e:	9107      	str	r1, [sp, #28]
 800da40:	f426 6180 	bic.w	r1, r6, #1024	; 0x400
 800da44:	9102      	str	r1, [sp, #8]
 800da46:	2100      	movs	r1, #0
 800da48:	2000      	movs	r0, #0
 800da4a:	f88d 0043 	strb.w	r0, [sp, #67]	; 0x43
 800da4e:	1c78      	adds	r0, r7, #1
 800da50:	f000 8200 	beq.w	800de54 <_vfiprintf_r+0x6e0>
 800da54:	9802      	ldr	r0, [sp, #8]
 800da56:	f020 0680 	bic.w	r6, r0, #128	; 0x80
 800da5a:	ea53 0002 	orrs.w	r0, r3, r2
 800da5e:	f040 81f8 	bne.w	800de52 <_vfiprintf_r+0x6de>
 800da62:	2f00      	cmp	r7, #0
 800da64:	f040 8543 	bne.w	800e4ee <_vfiprintf_r+0xd7a>
 800da68:	2900      	cmp	r1, #0
 800da6a:	f040 83e4 	bne.w	800e236 <_vfiprintf_r+0xac2>
 800da6e:	9b02      	ldr	r3, [sp, #8]
 800da70:	f013 0301 	ands.w	r3, r3, #1
 800da74:	9304      	str	r3, [sp, #16]
 800da76:	f000 8420 	beq.w	800e2ba <_vfiprintf_r+0xb46>
 800da7a:	2330      	movs	r3, #48	; 0x30
 800da7c:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
 800da80:	f20d 140f 	addw	r4, sp, #271	; 0x10f
 800da84:	e798      	b.n	800d9b8 <_vfiprintf_r+0x244>
 800da86:	2208      	movs	r2, #8
 800da88:	2100      	movs	r1, #0
 800da8a:	4650      	mov	r0, sl
 800da8c:	f7fb f914 	bl	8008cb8 <memset>
 800da90:	2301      	movs	r3, #1
 800da92:	441c      	add	r4, r3
 800da94:	e6b3      	b.n	800d7fe <_vfiprintf_r+0x8a>
 800da96:	bf00      	nop
 800da98:	24000540 	.word	0x24000540
 800da9c:	ebb4 0608 	subs.w	r6, r4, r8
 800daa0:	4605      	mov	r5, r0
 800daa2:	d01a      	beq.n	800dada <_vfiprintf_r+0x366>
 800daa4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800daa6:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800daa8:	3301      	adds	r3, #1
 800daaa:	4432      	add	r2, r6
 800daac:	2b07      	cmp	r3, #7
 800daae:	e9c9 8600 	strd	r8, r6, [r9]
 800dab2:	921a      	str	r2, [sp, #104]	; 0x68
 800dab4:	9319      	str	r3, [sp, #100]	; 0x64
 800dab6:	dd1a      	ble.n	800daee <_vfiprintf_r+0x37a>
 800dab8:	2a00      	cmp	r2, #0
 800daba:	f000 83b4 	beq.w	800e226 <_vfiprintf_r+0xab2>
 800dabe:	9903      	ldr	r1, [sp, #12]
 800dac0:	aa18      	add	r2, sp, #96	; 0x60
 800dac2:	4658      	mov	r0, fp
 800dac4:	f7ff fe1a 	bl	800d6fc <__sprint_r.part.0>
 800dac8:	b9d8      	cbnz	r0, 800db02 <_vfiprintf_r+0x38e>
 800daca:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800dace:	9b05      	ldr	r3, [sp, #20]
 800dad0:	4433      	add	r3, r6
 800dad2:	9305      	str	r3, [sp, #20]
 800dad4:	2d00      	cmp	r5, #0
 800dad6:	f47f aeae 	bne.w	800d836 <_vfiprintf_r+0xc2>
 800dada:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800dadc:	2b00      	cmp	r3, #0
 800dade:	f040 85ca 	bne.w	800e676 <_vfiprintf_r+0xf02>
 800dae2:	9b03      	ldr	r3, [sp, #12]
 800dae4:	2200      	movs	r2, #0
 800dae6:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800daea:	9219      	str	r2, [sp, #100]	; 0x64
 800daec:	e00c      	b.n	800db08 <_vfiprintf_r+0x394>
 800daee:	f109 0908 	add.w	r9, r9, #8
 800daf2:	e7ec      	b.n	800dace <_vfiprintf_r+0x35a>
 800daf4:	46b3      	mov	fp, r6
 800daf6:	9b08      	ldr	r3, [sp, #32]
 800daf8:	b11b      	cbz	r3, 800db02 <_vfiprintf_r+0x38e>
 800dafa:	9908      	ldr	r1, [sp, #32]
 800dafc:	4658      	mov	r0, fp
 800dafe:	f7fe fbe7 	bl	800c2d0 <_free_r>
 800db02:	9b03      	ldr	r3, [sp, #12]
 800db04:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800db08:	9a03      	ldr	r2, [sp, #12]
 800db0a:	6e52      	ldr	r2, [r2, #100]	; 0x64
 800db0c:	f012 0f01 	tst.w	r2, #1
 800db10:	b29a      	uxth	r2, r3
 800db12:	f000 809c 	beq.w	800dc4e <_vfiprintf_r+0x4da>
 800db16:	0650      	lsls	r0, r2, #25
 800db18:	f100 85c8 	bmi.w	800e6ac <_vfiprintf_r+0xf38>
 800db1c:	9805      	ldr	r0, [sp, #20]
 800db1e:	b045      	add	sp, #276	; 0x114
 800db20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800db24:	2900      	cmp	r1, #0
 800db26:	d0d8      	beq.n	800dada <_vfiprintf_r+0x366>
 800db28:	2300      	movs	r3, #0
 800db2a:	f88d 3043 	strb.w	r3, [sp, #67]	; 0x43
 800db2e:	2301      	movs	r3, #1
 800db30:	f88d 10ac 	strb.w	r1, [sp, #172]	; 0xac
 800db34:	9302      	str	r3, [sp, #8]
 800db36:	9304      	str	r3, [sp, #16]
 800db38:	ac2b      	add	r4, sp, #172	; 0xac
 800db3a:	2300      	movs	r3, #0
 800db3c:	9308      	str	r3, [sp, #32]
 800db3e:	461f      	mov	r7, r3
 800db40:	f016 0302 	ands.w	r3, r6, #2
 800db44:	9309      	str	r3, [sp, #36]	; 0x24
 800db46:	d002      	beq.n	800db4e <_vfiprintf_r+0x3da>
 800db48:	9b02      	ldr	r3, [sp, #8]
 800db4a:	3302      	adds	r3, #2
 800db4c:	9302      	str	r3, [sp, #8]
 800db4e:	f016 0384 	ands.w	r3, r6, #132	; 0x84
 800db52:	930a      	str	r3, [sp, #40]	; 0x28
 800db54:	d105      	bne.n	800db62 <_vfiprintf_r+0x3ee>
 800db56:	9b06      	ldr	r3, [sp, #24]
 800db58:	9a02      	ldr	r2, [sp, #8]
 800db5a:	1a9d      	subs	r5, r3, r2
 800db5c:	2d00      	cmp	r5, #0
 800db5e:	f300 8294 	bgt.w	800e08a <_vfiprintf_r+0x916>
 800db62:	e9dd 0319 	ldrd	r0, r3, [sp, #100]	; 0x64
 800db66:	1c41      	adds	r1, r0, #1
 800db68:	f89d 2043 	ldrb.w	r2, [sp, #67]	; 0x43
 800db6c:	b182      	cbz	r2, 800db90 <_vfiprintf_r+0x41c>
 800db6e:	2201      	movs	r2, #1
 800db70:	3301      	adds	r3, #1
 800db72:	f8c9 2004 	str.w	r2, [r9, #4]
 800db76:	2907      	cmp	r1, #7
 800db78:	f10d 0243 	add.w	r2, sp, #67	; 0x43
 800db7c:	e9cd 1319 	strd	r1, r3, [sp, #100]	; 0x64
 800db80:	f8c9 2000 	str.w	r2, [r9]
 800db84:	f300 8264 	bgt.w	800e050 <_vfiprintf_r+0x8dc>
 800db88:	4608      	mov	r0, r1
 800db8a:	f109 0908 	add.w	r9, r9, #8
 800db8e:	3101      	adds	r1, #1
 800db90:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800db92:	b1da      	cbz	r2, 800dbcc <_vfiprintf_r+0x458>
 800db94:	aa11      	add	r2, sp, #68	; 0x44
 800db96:	3302      	adds	r3, #2
 800db98:	f8c9 2000 	str.w	r2, [r9]
 800db9c:	2907      	cmp	r1, #7
 800db9e:	f04f 0202 	mov.w	r2, #2
 800dba2:	e9cd 1319 	strd	r1, r3, [sp, #100]	; 0x64
 800dba6:	f8c9 2004 	str.w	r2, [r9, #4]
 800dbaa:	f340 8269 	ble.w	800e080 <_vfiprintf_r+0x90c>
 800dbae:	2b00      	cmp	r3, #0
 800dbb0:	f000 8358 	beq.w	800e264 <_vfiprintf_r+0xaf0>
 800dbb4:	9903      	ldr	r1, [sp, #12]
 800dbb6:	aa18      	add	r2, sp, #96	; 0x60
 800dbb8:	4658      	mov	r0, fp
 800dbba:	f7ff fd9f 	bl	800d6fc <__sprint_r.part.0>
 800dbbe:	2800      	cmp	r0, #0
 800dbc0:	d199      	bne.n	800daf6 <_vfiprintf_r+0x382>
 800dbc2:	e9dd 0319 	ldrd	r0, r3, [sp, #100]	; 0x64
 800dbc6:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800dbca:	1c41      	adds	r1, r0, #1
 800dbcc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800dbce:	2a80      	cmp	r2, #128	; 0x80
 800dbd0:	f000 8182 	beq.w	800ded8 <_vfiprintf_r+0x764>
 800dbd4:	9a04      	ldr	r2, [sp, #16]
 800dbd6:	1abd      	subs	r5, r7, r2
 800dbd8:	2d00      	cmp	r5, #0
 800dbda:	f300 81e0 	bgt.w	800df9e <_vfiprintf_r+0x82a>
 800dbde:	9a04      	ldr	r2, [sp, #16]
 800dbe0:	f8c9 4000 	str.w	r4, [r9]
 800dbe4:	4413      	add	r3, r2
 800dbe6:	2907      	cmp	r1, #7
 800dbe8:	e9cd 1319 	strd	r1, r3, [sp, #100]	; 0x64
 800dbec:	f8c9 2004 	str.w	r2, [r9, #4]
 800dbf0:	f340 816c 	ble.w	800decc <_vfiprintf_r+0x758>
 800dbf4:	2b00      	cmp	r3, #0
 800dbf6:	f000 829e 	beq.w	800e136 <_vfiprintf_r+0x9c2>
 800dbfa:	9903      	ldr	r1, [sp, #12]
 800dbfc:	aa18      	add	r2, sp, #96	; 0x60
 800dbfe:	4658      	mov	r0, fp
 800dc00:	f7ff fd7c 	bl	800d6fc <__sprint_r.part.0>
 800dc04:	2800      	cmp	r0, #0
 800dc06:	f47f af76 	bne.w	800daf6 <_vfiprintf_r+0x382>
 800dc0a:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800dc0c:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800dc10:	0775      	lsls	r5, r6, #29
 800dc12:	d505      	bpl.n	800dc20 <_vfiprintf_r+0x4ac>
 800dc14:	9a06      	ldr	r2, [sp, #24]
 800dc16:	9902      	ldr	r1, [sp, #8]
 800dc18:	1a54      	subs	r4, r2, r1
 800dc1a:	2c00      	cmp	r4, #0
 800dc1c:	f300 8295 	bgt.w	800e14a <_vfiprintf_r+0x9d6>
 800dc20:	e9dd 2105 	ldrd	r2, r1, [sp, #20]
 800dc24:	9802      	ldr	r0, [sp, #8]
 800dc26:	4281      	cmp	r1, r0
 800dc28:	bfac      	ite	ge
 800dc2a:	1852      	addge	r2, r2, r1
 800dc2c:	1812      	addlt	r2, r2, r0
 800dc2e:	9205      	str	r2, [sp, #20]
 800dc30:	2b00      	cmp	r3, #0
 800dc32:	f040 81fe 	bne.w	800e032 <_vfiprintf_r+0x8be>
 800dc36:	9908      	ldr	r1, [sp, #32]
 800dc38:	2300      	movs	r3, #0
 800dc3a:	9319      	str	r3, [sp, #100]	; 0x64
 800dc3c:	2900      	cmp	r1, #0
 800dc3e:	f000 8148 	beq.w	800ded2 <_vfiprintf_r+0x75e>
 800dc42:	4658      	mov	r0, fp
 800dc44:	f7fe fb44 	bl	800c2d0 <_free_r>
 800dc48:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800dc4c:	e5d6      	b.n	800d7fc <_vfiprintf_r+0x88>
 800dc4e:	059c      	lsls	r4, r3, #22
 800dc50:	f53f af61 	bmi.w	800db16 <_vfiprintf_r+0x3a2>
 800dc54:	9c03      	ldr	r4, [sp, #12]
 800dc56:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800dc58:	f7fd fac0 	bl	800b1dc <__retarget_lock_release_recursive>
 800dc5c:	89a2      	ldrh	r2, [r4, #12]
 800dc5e:	e75a      	b.n	800db16 <_vfiprintf_r+0x3a2>
 800dc60:	06f0      	lsls	r0, r6, #27
 800dc62:	9a07      	ldr	r2, [sp, #28]
 800dc64:	f100 833e 	bmi.w	800e2e4 <_vfiprintf_r+0xb70>
 800dc68:	0671      	lsls	r1, r6, #25
 800dc6a:	f140 8338 	bpl.w	800e2de <_vfiprintf_r+0xb6a>
 800dc6e:	f932 3b04 	ldrsh.w	r3, [r2], #4
 800dc72:	9207      	str	r2, [sp, #28]
 800dc74:	17da      	asrs	r2, r3, #31
 800dc76:	4611      	mov	r1, r2
 800dc78:	e684      	b.n	800d984 <_vfiprintf_r+0x210>
 800dc7a:	f016 0310 	ands.w	r3, r6, #16
 800dc7e:	9907      	ldr	r1, [sp, #28]
 800dc80:	f040 8328 	bne.w	800e2d4 <_vfiprintf_r+0xb60>
 800dc84:	f016 0040 	ands.w	r0, r6, #64	; 0x40
 800dc88:	f000 8320 	beq.w	800e2cc <_vfiprintf_r+0xb58>
 800dc8c:	461a      	mov	r2, r3
 800dc8e:	f851 3b04 	ldr.w	r3, [r1], #4
 800dc92:	9107      	str	r1, [sp, #28]
 800dc94:	b29b      	uxth	r3, r3
 800dc96:	e6d3      	b.n	800da40 <_vfiprintf_r+0x2cc>
 800dc98:	9b07      	ldr	r3, [sp, #28]
 800dc9a:	461a      	mov	r2, r3
 800dc9c:	2300      	movs	r3, #0
 800dc9e:	f88d 3043 	strb.w	r3, [sp, #67]	; 0x43
 800dca2:	4613      	mov	r3, r2
 800dca4:	f853 4b04 	ldr.w	r4, [r3], #4
 800dca8:	9302      	str	r3, [sp, #8]
 800dcaa:	2c00      	cmp	r4, #0
 800dcac:	f000 842d 	beq.w	800e50a <_vfiprintf_r+0xd96>
 800dcb0:	2953      	cmp	r1, #83	; 0x53
 800dcb2:	f000 838a 	beq.w	800e3ca <_vfiprintf_r+0xc56>
 800dcb6:	f016 0510 	ands.w	r5, r6, #16
 800dcba:	f040 8386 	bne.w	800e3ca <_vfiprintf_r+0xc56>
 800dcbe:	1c7b      	adds	r3, r7, #1
 800dcc0:	f000 84cc 	beq.w	800e65c <_vfiprintf_r+0xee8>
 800dcc4:	463a      	mov	r2, r7
 800dcc6:	4629      	mov	r1, r5
 800dcc8:	4620      	mov	r0, r4
 800dcca:	f7f2 fc39 	bl	8000540 <memchr>
 800dcce:	9008      	str	r0, [sp, #32]
 800dcd0:	2800      	cmp	r0, #0
 800dcd2:	f000 84b8 	beq.w	800e646 <_vfiprintf_r+0xed2>
 800dcd6:	1b03      	subs	r3, r0, r4
 800dcd8:	9a02      	ldr	r2, [sp, #8]
 800dcda:	9304      	str	r3, [sp, #16]
 800dcdc:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800dce0:	462f      	mov	r7, r5
 800dce2:	9207      	str	r2, [sp, #28]
 800dce4:	9302      	str	r3, [sp, #8]
 800dce6:	9508      	str	r5, [sp, #32]
 800dce8:	e66d      	b.n	800d9c6 <_vfiprintf_r+0x252>
 800dcea:	2943      	cmp	r1, #67	; 0x43
 800dcec:	d002      	beq.n	800dcf4 <_vfiprintf_r+0x580>
 800dcee:	06f5      	lsls	r5, r6, #27
 800dcf0:	f140 8352 	bpl.w	800e398 <_vfiprintf_r+0xc24>
 800dcf4:	9d07      	ldr	r5, [sp, #28]
 800dcf6:	2208      	movs	r2, #8
 800dcf8:	2100      	movs	r1, #0
 800dcfa:	a816      	add	r0, sp, #88	; 0x58
 800dcfc:	ac2b      	add	r4, sp, #172	; 0xac
 800dcfe:	f7fa ffdb 	bl	8008cb8 <memset>
 800dd02:	ab16      	add	r3, sp, #88	; 0x58
 800dd04:	f855 2b04 	ldr.w	r2, [r5], #4
 800dd08:	4621      	mov	r1, r4
 800dd0a:	4658      	mov	r0, fp
 800dd0c:	f7fe ffb8 	bl	800cc80 <_wcrtomb_r>
 800dd10:	4603      	mov	r3, r0
 800dd12:	3301      	adds	r3, #1
 800dd14:	9004      	str	r0, [sp, #16]
 800dd16:	f000 84ce 	beq.w	800e6b6 <_vfiprintf_r+0xf42>
 800dd1a:	9b04      	ldr	r3, [sp, #16]
 800dd1c:	9507      	str	r5, [sp, #28]
 800dd1e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800dd22:	9302      	str	r3, [sp, #8]
 800dd24:	2300      	movs	r3, #0
 800dd26:	f88d 3043 	strb.w	r3, [sp, #67]	; 0x43
 800dd2a:	e706      	b.n	800db3a <_vfiprintf_r+0x3c6>
 800dd2c:	9b07      	ldr	r3, [sp, #28]
 800dd2e:	f853 2b04 	ldr.w	r2, [r3], #4
 800dd32:	9206      	str	r2, [sp, #24]
 800dd34:	2a00      	cmp	r2, #0
 800dd36:	f280 82bb 	bge.w	800e2b0 <_vfiprintf_r+0xb3c>
 800dd3a:	9a06      	ldr	r2, [sp, #24]
 800dd3c:	4252      	negs	r2, r2
 800dd3e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800dd42:	f898 1000 	ldrb.w	r1, [r8]
 800dd46:	f046 0604 	orr.w	r6, r6, #4
 800dd4a:	e57f      	b.n	800d84c <_vfiprintf_r+0xd8>
 800dd4c:	f898 1000 	ldrb.w	r1, [r8]
 800dd50:	f88d 4043 	strb.w	r4, [sp, #67]	; 0x43
 800dd54:	e57a      	b.n	800d84c <_vfiprintf_r+0xd8>
 800dd56:	f898 1000 	ldrb.w	r1, [r8]
 800dd5a:	f046 0680 	orr.w	r6, r6, #128	; 0x80
 800dd5e:	e575      	b.n	800d84c <_vfiprintf_r+0xd8>
 800dd60:	4642      	mov	r2, r8
 800dd62:	f812 1b01 	ldrb.w	r1, [r2], #1
 800dd66:	292a      	cmp	r1, #42	; 0x2a
 800dd68:	f000 84b0 	beq.w	800e6cc <_vfiprintf_r+0xf58>
 800dd6c:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800dd70:	2b09      	cmp	r3, #9
 800dd72:	4690      	mov	r8, r2
 800dd74:	f04f 0700 	mov.w	r7, #0
 800dd78:	f63f ad6a 	bhi.w	800d850 <_vfiprintf_r+0xdc>
 800dd7c:	f818 1b01 	ldrb.w	r1, [r8], #1
 800dd80:	eb07 0787 	add.w	r7, r7, r7, lsl #2
 800dd84:	eb03 0747 	add.w	r7, r3, r7, lsl #1
 800dd88:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800dd8c:	2b09      	cmp	r3, #9
 800dd8e:	d9f5      	bls.n	800dd7c <_vfiprintf_r+0x608>
 800dd90:	e55e      	b.n	800d850 <_vfiprintf_r+0xdc>
 800dd92:	f898 1000 	ldrb.w	r1, [r8]
 800dd96:	f046 0601 	orr.w	r6, r6, #1
 800dd9a:	e557      	b.n	800d84c <_vfiprintf_r+0xd8>
 800dd9c:	f89d 3043 	ldrb.w	r3, [sp, #67]	; 0x43
 800dda0:	2b00      	cmp	r3, #0
 800dda2:	f47f add8 	bne.w	800d956 <_vfiprintf_r+0x1e2>
 800dda6:	2320      	movs	r3, #32
 800dda8:	f898 1000 	ldrb.w	r1, [r8]
 800ddac:	f88d 3043 	strb.w	r3, [sp, #67]	; 0x43
 800ddb0:	e54c      	b.n	800d84c <_vfiprintf_r+0xd8>
 800ddb2:	f898 1000 	ldrb.w	r1, [r8]
 800ddb6:	296c      	cmp	r1, #108	; 0x6c
 800ddb8:	bf03      	ittte	eq
 800ddba:	f898 1001 	ldrbeq.w	r1, [r8, #1]
 800ddbe:	f046 0620 	orreq.w	r6, r6, #32
 800ddc2:	f108 0801 	addeq.w	r8, r8, #1
 800ddc6:	f046 0610 	orrne.w	r6, r6, #16
 800ddca:	e53f      	b.n	800d84c <_vfiprintf_r+0xd8>
 800ddcc:	f898 1000 	ldrb.w	r1, [r8]
 800ddd0:	2968      	cmp	r1, #104	; 0x68
 800ddd2:	bf03      	ittte	eq
 800ddd4:	f898 1001 	ldrbeq.w	r1, [r8, #1]
 800ddd8:	f446 7600 	orreq.w	r6, r6, #512	; 0x200
 800dddc:	f108 0801 	addeq.w	r8, r8, #1
 800dde0:	f046 0640 	orrne.w	r6, r6, #64	; 0x40
 800dde4:	e532      	b.n	800d84c <_vfiprintf_r+0xd8>
 800dde6:	f046 0310 	orr.w	r3, r6, #16
 800ddea:	9302      	str	r3, [sp, #8]
 800ddec:	9b02      	ldr	r3, [sp, #8]
 800ddee:	f013 0220 	ands.w	r2, r3, #32
 800ddf2:	f000 8225 	beq.w	800e240 <_vfiprintf_r+0xacc>
 800ddf6:	9b07      	ldr	r3, [sp, #28]
 800ddf8:	3307      	adds	r3, #7
 800ddfa:	f023 0307 	bic.w	r3, r3, #7
 800ddfe:	4619      	mov	r1, r3
 800de00:	685a      	ldr	r2, [r3, #4]
 800de02:	f851 3b08 	ldr.w	r3, [r1], #8
 800de06:	9107      	str	r1, [sp, #28]
 800de08:	2101      	movs	r1, #1
 800de0a:	e61d      	b.n	800da48 <_vfiprintf_r+0x2d4>
 800de0c:	9a07      	ldr	r2, [sp, #28]
 800de0e:	f046 0302 	orr.w	r3, r6, #2
 800de12:	9302      	str	r3, [sp, #8]
 800de14:	f852 3b04 	ldr.w	r3, [r2], #4
 800de18:	9207      	str	r2, [sp, #28]
 800de1a:	f647 0230 	movw	r2, #30768	; 0x7830
 800de1e:	f8ad 2044 	strh.w	r2, [sp, #68]	; 0x44
 800de22:	4aa1      	ldr	r2, [pc, #644]	; (800e0a8 <_vfiprintf_r+0x934>)
 800de24:	920b      	str	r2, [sp, #44]	; 0x2c
 800de26:	2102      	movs	r1, #2
 800de28:	2200      	movs	r2, #0
 800de2a:	e60d      	b.n	800da48 <_vfiprintf_r+0x2d4>
 800de2c:	06b7      	lsls	r7, r6, #26
 800de2e:	f100 8267 	bmi.w	800e300 <_vfiprintf_r+0xb8c>
 800de32:	06f5      	lsls	r5, r6, #27
 800de34:	f100 8361 	bmi.w	800e4fa <_vfiprintf_r+0xd86>
 800de38:	0674      	lsls	r4, r6, #25
 800de3a:	f100 83ee 	bmi.w	800e61a <_vfiprintf_r+0xea6>
 800de3e:	05b0      	lsls	r0, r6, #22
 800de40:	f140 835b 	bpl.w	800e4fa <_vfiprintf_r+0xd86>
 800de44:	9b07      	ldr	r3, [sp, #28]
 800de46:	9905      	ldr	r1, [sp, #20]
 800de48:	f853 2b04 	ldr.w	r2, [r3], #4
 800de4c:	9307      	str	r3, [sp, #28]
 800de4e:	7011      	strb	r1, [r2, #0]
 800de50:	e4d4      	b.n	800d7fc <_vfiprintf_r+0x88>
 800de52:	9602      	str	r6, [sp, #8]
 800de54:	2901      	cmp	r1, #1
 800de56:	f43f ada2 	beq.w	800d99e <_vfiprintf_r+0x22a>
 800de5a:	2902      	cmp	r1, #2
 800de5c:	ac44      	add	r4, sp, #272	; 0x110
 800de5e:	d111      	bne.n	800de84 <_vfiprintf_r+0x710>
 800de60:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800de62:	f003 010f 	and.w	r1, r3, #15
 800de66:	091b      	lsrs	r3, r3, #4
 800de68:	5c41      	ldrb	r1, [r0, r1]
 800de6a:	f804 1d01 	strb.w	r1, [r4, #-1]!
 800de6e:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 800de72:	0912      	lsrs	r2, r2, #4
 800de74:	ea53 0102 	orrs.w	r1, r3, r2
 800de78:	d1f3      	bne.n	800de62 <_vfiprintf_r+0x6ee>
 800de7a:	9e02      	ldr	r6, [sp, #8]
 800de7c:	ab44      	add	r3, sp, #272	; 0x110
 800de7e:	1b1b      	subs	r3, r3, r4
 800de80:	9304      	str	r3, [sp, #16]
 800de82:	e599      	b.n	800d9b8 <_vfiprintf_r+0x244>
 800de84:	f003 0107 	and.w	r1, r3, #7
 800de88:	08db      	lsrs	r3, r3, #3
 800de8a:	ea43 7342 	orr.w	r3, r3, r2, lsl #29
 800de8e:	08d2      	lsrs	r2, r2, #3
 800de90:	3130      	adds	r1, #48	; 0x30
 800de92:	ea53 0502 	orrs.w	r5, r3, r2
 800de96:	4620      	mov	r0, r4
 800de98:	f804 1d01 	strb.w	r1, [r4, #-1]!
 800de9c:	d1f2      	bne.n	800de84 <_vfiprintf_r+0x710>
 800de9e:	9e02      	ldr	r6, [sp, #8]
 800dea0:	07f3      	lsls	r3, r6, #31
 800dea2:	d5eb      	bpl.n	800de7c <_vfiprintf_r+0x708>
 800dea4:	2930      	cmp	r1, #48	; 0x30
 800dea6:	d0e8      	beq.n	800de7a <_vfiprintf_r+0x706>
 800dea8:	2330      	movs	r3, #48	; 0x30
 800deaa:	3802      	subs	r0, #2
 800deac:	f804 3c01 	strb.w	r3, [r4, #-1]
 800deb0:	ab44      	add	r3, sp, #272	; 0x110
 800deb2:	1a1b      	subs	r3, r3, r0
 800deb4:	9e02      	ldr	r6, [sp, #8]
 800deb6:	9304      	str	r3, [sp, #16]
 800deb8:	4604      	mov	r4, r0
 800deba:	e57d      	b.n	800d9b8 <_vfiprintf_r+0x244>
 800debc:	9b04      	ldr	r3, [sp, #16]
 800debe:	941b      	str	r4, [sp, #108]	; 0x6c
 800dec0:	2201      	movs	r2, #1
 800dec2:	931c      	str	r3, [sp, #112]	; 0x70
 800dec4:	931a      	str	r3, [sp, #104]	; 0x68
 800dec6:	9219      	str	r2, [sp, #100]	; 0x64
 800dec8:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800decc:	f109 0908 	add.w	r9, r9, #8
 800ded0:	e69e      	b.n	800dc10 <_vfiprintf_r+0x49c>
 800ded2:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800ded6:	e491      	b.n	800d7fc <_vfiprintf_r+0x88>
 800ded8:	9a06      	ldr	r2, [sp, #24]
 800deda:	9d02      	ldr	r5, [sp, #8]
 800dedc:	1b55      	subs	r5, r2, r5
 800dede:	2d00      	cmp	r5, #0
 800dee0:	f77f ae78 	ble.w	800dbd4 <_vfiprintf_r+0x460>
 800dee4:	2d10      	cmp	r5, #16
 800dee6:	f340 83d3 	ble.w	800e690 <_vfiprintf_r+0xf1c>
 800deea:	4619      	mov	r1, r3
 800deec:	4643      	mov	r3, r8
 800deee:	9409      	str	r4, [sp, #36]	; 0x24
 800def0:	46b8      	mov	r8, r7
 800def2:	9c03      	ldr	r4, [sp, #12]
 800def4:	4637      	mov	r7, r6
 800def6:	465e      	mov	r6, fp
 800def8:	469b      	mov	fp, r3
 800defa:	e007      	b.n	800df0c <_vfiprintf_r+0x798>
 800defc:	f100 0c02 	add.w	ip, r0, #2
 800df00:	f109 0908 	add.w	r9, r9, #8
 800df04:	4610      	mov	r0, r2
 800df06:	3d10      	subs	r5, #16
 800df08:	2d10      	cmp	r5, #16
 800df0a:	dd1f      	ble.n	800df4c <_vfiprintf_r+0x7d8>
 800df0c:	4b67      	ldr	r3, [pc, #412]	; (800e0ac <_vfiprintf_r+0x938>)
 800df0e:	f8c9 3000 	str.w	r3, [r9]
 800df12:	1c42      	adds	r2, r0, #1
 800df14:	3110      	adds	r1, #16
 800df16:	2310      	movs	r3, #16
 800df18:	2a07      	cmp	r2, #7
 800df1a:	e9cd 2119 	strd	r2, r1, [sp, #100]	; 0x64
 800df1e:	f8c9 3004 	str.w	r3, [r9, #4]
 800df22:	ddeb      	ble.n	800defc <_vfiprintf_r+0x788>
 800df24:	aa18      	add	r2, sp, #96	; 0x60
 800df26:	2900      	cmp	r1, #0
 800df28:	f000 808c 	beq.w	800e044 <_vfiprintf_r+0x8d0>
 800df2c:	4621      	mov	r1, r4
 800df2e:	4630      	mov	r0, r6
 800df30:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800df34:	f7ff fbe2 	bl	800d6fc <__sprint_r.part.0>
 800df38:	2800      	cmp	r0, #0
 800df3a:	f47f addb 	bne.w	800daf4 <_vfiprintf_r+0x380>
 800df3e:	e9dd 0119 	ldrd	r0, r1, [sp, #100]	; 0x64
 800df42:	3d10      	subs	r5, #16
 800df44:	2d10      	cmp	r5, #16
 800df46:	f100 0c01 	add.w	ip, r0, #1
 800df4a:	dcdf      	bgt.n	800df0c <_vfiprintf_r+0x798>
 800df4c:	465a      	mov	r2, fp
 800df4e:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800df50:	46b3      	mov	fp, r6
 800df52:	460b      	mov	r3, r1
 800df54:	463e      	mov	r6, r7
 800df56:	4647      	mov	r7, r8
 800df58:	4690      	mov	r8, r2
 800df5a:	4a54      	ldr	r2, [pc, #336]	; (800e0ac <_vfiprintf_r+0x938>)
 800df5c:	f8c9 5004 	str.w	r5, [r9, #4]
 800df60:	442b      	add	r3, r5
 800df62:	f1bc 0f07 	cmp.w	ip, #7
 800df66:	e9cd c319 	strd	ip, r3, [sp, #100]	; 0x64
 800df6a:	f8c9 2000 	str.w	r2, [r9]
 800df6e:	f340 81a7 	ble.w	800e2c0 <_vfiprintf_r+0xb4c>
 800df72:	2b00      	cmp	r3, #0
 800df74:	f000 832c 	beq.w	800e5d0 <_vfiprintf_r+0xe5c>
 800df78:	9903      	ldr	r1, [sp, #12]
 800df7a:	aa18      	add	r2, sp, #96	; 0x60
 800df7c:	4658      	mov	r0, fp
 800df7e:	f7ff fbbd 	bl	800d6fc <__sprint_r.part.0>
 800df82:	2800      	cmp	r0, #0
 800df84:	f47f adb7 	bne.w	800daf6 <_vfiprintf_r+0x382>
 800df88:	9a04      	ldr	r2, [sp, #16]
 800df8a:	e9dd 0319 	ldrd	r0, r3, [sp, #100]	; 0x64
 800df8e:	1abd      	subs	r5, r7, r2
 800df90:	2d00      	cmp	r5, #0
 800df92:	f100 0101 	add.w	r1, r0, #1
 800df96:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800df9a:	f77f ae20 	ble.w	800dbde <_vfiprintf_r+0x46a>
 800df9e:	2d10      	cmp	r5, #16
 800dfa0:	dd32      	ble.n	800e008 <_vfiprintf_r+0x894>
 800dfa2:	4619      	mov	r1, r3
 800dfa4:	4643      	mov	r3, r8
 800dfa6:	9409      	str	r4, [sp, #36]	; 0x24
 800dfa8:	46b0      	mov	r8, r6
 800dfaa:	9c03      	ldr	r4, [sp, #12]
 800dfac:	465e      	mov	r6, fp
 800dfae:	2710      	movs	r7, #16
 800dfb0:	469b      	mov	fp, r3
 800dfb2:	e007      	b.n	800dfc4 <_vfiprintf_r+0x850>
 800dfb4:	f100 0c02 	add.w	ip, r0, #2
 800dfb8:	f109 0908 	add.w	r9, r9, #8
 800dfbc:	4610      	mov	r0, r2
 800dfbe:	3d10      	subs	r5, #16
 800dfc0:	2d10      	cmp	r5, #16
 800dfc2:	dd1a      	ble.n	800dffa <_vfiprintf_r+0x886>
 800dfc4:	1c42      	adds	r2, r0, #1
 800dfc6:	4b39      	ldr	r3, [pc, #228]	; (800e0ac <_vfiprintf_r+0x938>)
 800dfc8:	3110      	adds	r1, #16
 800dfca:	2a07      	cmp	r2, #7
 800dfcc:	e9c9 3700 	strd	r3, r7, [r9]
 800dfd0:	e9cd 2119 	strd	r2, r1, [sp, #100]	; 0x64
 800dfd4:	ddee      	ble.n	800dfb4 <_vfiprintf_r+0x840>
 800dfd6:	aa18      	add	r2, sp, #96	; 0x60
 800dfd8:	b329      	cbz	r1, 800e026 <_vfiprintf_r+0x8b2>
 800dfda:	4621      	mov	r1, r4
 800dfdc:	4630      	mov	r0, r6
 800dfde:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800dfe2:	f7ff fb8b 	bl	800d6fc <__sprint_r.part.0>
 800dfe6:	2800      	cmp	r0, #0
 800dfe8:	f47f ad84 	bne.w	800daf4 <_vfiprintf_r+0x380>
 800dfec:	e9dd 0119 	ldrd	r0, r1, [sp, #100]	; 0x64
 800dff0:	3d10      	subs	r5, #16
 800dff2:	2d10      	cmp	r5, #16
 800dff4:	f100 0c01 	add.w	ip, r0, #1
 800dff8:	dce4      	bgt.n	800dfc4 <_vfiprintf_r+0x850>
 800dffa:	465a      	mov	r2, fp
 800dffc:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800dffe:	460b      	mov	r3, r1
 800e000:	46b3      	mov	fp, r6
 800e002:	4661      	mov	r1, ip
 800e004:	4646      	mov	r6, r8
 800e006:	4690      	mov	r8, r2
 800e008:	4a28      	ldr	r2, [pc, #160]	; (800e0ac <_vfiprintf_r+0x938>)
 800e00a:	f8c9 5004 	str.w	r5, [r9, #4]
 800e00e:	442b      	add	r3, r5
 800e010:	2907      	cmp	r1, #7
 800e012:	e9cd 1319 	strd	r1, r3, [sp, #100]	; 0x64
 800e016:	f8c9 2000 	str.w	r2, [r9]
 800e01a:	f300 80f3 	bgt.w	800e204 <_vfiprintf_r+0xa90>
 800e01e:	f109 0908 	add.w	r9, r9, #8
 800e022:	3101      	adds	r1, #1
 800e024:	e5db      	b.n	800dbde <_vfiprintf_r+0x46a>
 800e026:	f04f 0c01 	mov.w	ip, #1
 800e02a:	4608      	mov	r0, r1
 800e02c:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800e030:	e7c5      	b.n	800dfbe <_vfiprintf_r+0x84a>
 800e032:	9903      	ldr	r1, [sp, #12]
 800e034:	aa18      	add	r2, sp, #96	; 0x60
 800e036:	4658      	mov	r0, fp
 800e038:	f7ff fb60 	bl	800d6fc <__sprint_r.part.0>
 800e03c:	2800      	cmp	r0, #0
 800e03e:	f43f adfa 	beq.w	800dc36 <_vfiprintf_r+0x4c2>
 800e042:	e558      	b.n	800daf6 <_vfiprintf_r+0x382>
 800e044:	f04f 0c01 	mov.w	ip, #1
 800e048:	4608      	mov	r0, r1
 800e04a:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800e04e:	e75a      	b.n	800df06 <_vfiprintf_r+0x792>
 800e050:	2b00      	cmp	r3, #0
 800e052:	f000 810c 	beq.w	800e26e <_vfiprintf_r+0xafa>
 800e056:	9903      	ldr	r1, [sp, #12]
 800e058:	aa18      	add	r2, sp, #96	; 0x60
 800e05a:	4658      	mov	r0, fp
 800e05c:	f7ff fb4e 	bl	800d6fc <__sprint_r.part.0>
 800e060:	2800      	cmp	r0, #0
 800e062:	f47f ad48 	bne.w	800daf6 <_vfiprintf_r+0x382>
 800e066:	e9dd 0319 	ldrd	r0, r3, [sp, #100]	; 0x64
 800e06a:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800e06e:	1c41      	adds	r1, r0, #1
 800e070:	e58e      	b.n	800db90 <_vfiprintf_r+0x41c>
 800e072:	2302      	movs	r3, #2
 800e074:	aa11      	add	r2, sp, #68	; 0x44
 800e076:	931c      	str	r3, [sp, #112]	; 0x70
 800e078:	921b      	str	r2, [sp, #108]	; 0x6c
 800e07a:	2101      	movs	r1, #1
 800e07c:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800e080:	4608      	mov	r0, r1
 800e082:	f109 0908 	add.w	r9, r9, #8
 800e086:	1c41      	adds	r1, r0, #1
 800e088:	e5a0      	b.n	800dbcc <_vfiprintf_r+0x458>
 800e08a:	2d10      	cmp	r5, #16
 800e08c:	f340 82e2 	ble.w	800e654 <_vfiprintf_r+0xee0>
 800e090:	e9dd 1319 	ldrd	r1, r3, [sp, #100]	; 0x64
 800e094:	4618      	mov	r0, r3
 800e096:	4643      	mov	r3, r8
 800e098:	940f      	str	r4, [sp, #60]	; 0x3c
 800e09a:	46b8      	mov	r8, r7
 800e09c:	9c03      	ldr	r4, [sp, #12]
 800e09e:	4637      	mov	r7, r6
 800e0a0:	465e      	mov	r6, fp
 800e0a2:	469b      	mov	fp, r3
 800e0a4:	e00c      	b.n	800e0c0 <_vfiprintf_r+0x94c>
 800e0a6:	bf00      	nop
 800e0a8:	0800f640 	.word	0x0800f640
 800e0ac:	0800f904 	.word	0x0800f904
 800e0b0:	f101 0c02 	add.w	ip, r1, #2
 800e0b4:	f109 0908 	add.w	r9, r9, #8
 800e0b8:	4611      	mov	r1, r2
 800e0ba:	3d10      	subs	r5, #16
 800e0bc:	2d10      	cmp	r5, #16
 800e0be:	dd1d      	ble.n	800e0fc <_vfiprintf_r+0x988>
 800e0c0:	4bb2      	ldr	r3, [pc, #712]	; (800e38c <_vfiprintf_r+0xc18>)
 800e0c2:	f8c9 3000 	str.w	r3, [r9]
 800e0c6:	1c4a      	adds	r2, r1, #1
 800e0c8:	3010      	adds	r0, #16
 800e0ca:	2310      	movs	r3, #16
 800e0cc:	2a07      	cmp	r2, #7
 800e0ce:	e9cd 2019 	strd	r2, r0, [sp, #100]	; 0x64
 800e0d2:	f8c9 3004 	str.w	r3, [r9, #4]
 800e0d6:	ddeb      	ble.n	800e0b0 <_vfiprintf_r+0x93c>
 800e0d8:	aa18      	add	r2, sp, #96	; 0x60
 800e0da:	b330      	cbz	r0, 800e12a <_vfiprintf_r+0x9b6>
 800e0dc:	4621      	mov	r1, r4
 800e0de:	4630      	mov	r0, r6
 800e0e0:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800e0e4:	f7ff fb0a 	bl	800d6fc <__sprint_r.part.0>
 800e0e8:	2800      	cmp	r0, #0
 800e0ea:	f47f ad03 	bne.w	800daf4 <_vfiprintf_r+0x380>
 800e0ee:	e9dd 1019 	ldrd	r1, r0, [sp, #100]	; 0x64
 800e0f2:	3d10      	subs	r5, #16
 800e0f4:	2d10      	cmp	r5, #16
 800e0f6:	f101 0c01 	add.w	ip, r1, #1
 800e0fa:	dce1      	bgt.n	800e0c0 <_vfiprintf_r+0x94c>
 800e0fc:	465a      	mov	r2, fp
 800e0fe:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 800e100:	4603      	mov	r3, r0
 800e102:	46b3      	mov	fp, r6
 800e104:	4660      	mov	r0, ip
 800e106:	463e      	mov	r6, r7
 800e108:	4647      	mov	r7, r8
 800e10a:	4690      	mov	r8, r2
 800e10c:	4a9f      	ldr	r2, [pc, #636]	; (800e38c <_vfiprintf_r+0xc18>)
 800e10e:	f8c9 5004 	str.w	r5, [r9, #4]
 800e112:	442b      	add	r3, r5
 800e114:	2807      	cmp	r0, #7
 800e116:	e9cd 0319 	strd	r0, r3, [sp, #100]	; 0x64
 800e11a:	f8c9 2000 	str.w	r2, [r9]
 800e11e:	f300 80b6 	bgt.w	800e28e <_vfiprintf_r+0xb1a>
 800e122:	f109 0908 	add.w	r9, r9, #8
 800e126:	1c41      	adds	r1, r0, #1
 800e128:	e51e      	b.n	800db68 <_vfiprintf_r+0x3f4>
 800e12a:	4601      	mov	r1, r0
 800e12c:	f04f 0c01 	mov.w	ip, #1
 800e130:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800e134:	e7c1      	b.n	800e0ba <_vfiprintf_r+0x946>
 800e136:	0776      	lsls	r6, r6, #29
 800e138:	9319      	str	r3, [sp, #100]	; 0x64
 800e13a:	d54a      	bpl.n	800e1d2 <_vfiprintf_r+0xa5e>
 800e13c:	9a06      	ldr	r2, [sp, #24]
 800e13e:	9902      	ldr	r1, [sp, #8]
 800e140:	1a54      	subs	r4, r2, r1
 800e142:	2c00      	cmp	r4, #0
 800e144:	dd45      	ble.n	800e1d2 <_vfiprintf_r+0xa5e>
 800e146:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800e14a:	2c10      	cmp	r4, #16
 800e14c:	f340 829d 	ble.w	800e68a <_vfiprintf_r+0xf16>
 800e150:	9919      	ldr	r1, [sp, #100]	; 0x64
 800e152:	9e03      	ldr	r6, [sp, #12]
 800e154:	2510      	movs	r5, #16
 800e156:	e006      	b.n	800e166 <_vfiprintf_r+0x9f2>
 800e158:	1c88      	adds	r0, r1, #2
 800e15a:	f109 0908 	add.w	r9, r9, #8
 800e15e:	4611      	mov	r1, r2
 800e160:	3c10      	subs	r4, #16
 800e162:	2c10      	cmp	r4, #16
 800e164:	dd1a      	ble.n	800e19c <_vfiprintf_r+0xa28>
 800e166:	1c4a      	adds	r2, r1, #1
 800e168:	4888      	ldr	r0, [pc, #544]	; (800e38c <_vfiprintf_r+0xc18>)
 800e16a:	3310      	adds	r3, #16
 800e16c:	2a07      	cmp	r2, #7
 800e16e:	e9c9 0500 	strd	r0, r5, [r9]
 800e172:	e9cd 2319 	strd	r2, r3, [sp, #100]	; 0x64
 800e176:	ddef      	ble.n	800e158 <_vfiprintf_r+0x9e4>
 800e178:	aa18      	add	r2, sp, #96	; 0x60
 800e17a:	b32b      	cbz	r3, 800e1c8 <_vfiprintf_r+0xa54>
 800e17c:	4631      	mov	r1, r6
 800e17e:	4658      	mov	r0, fp
 800e180:	f7ff fabc 	bl	800d6fc <__sprint_r.part.0>
 800e184:	2800      	cmp	r0, #0
 800e186:	f47f acb6 	bne.w	800daf6 <_vfiprintf_r+0x382>
 800e18a:	e9dd 1319 	ldrd	r1, r3, [sp, #100]	; 0x64
 800e18e:	3c10      	subs	r4, #16
 800e190:	2c10      	cmp	r4, #16
 800e192:	f101 0001 	add.w	r0, r1, #1
 800e196:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800e19a:	dce4      	bgt.n	800e166 <_vfiprintf_r+0x9f2>
 800e19c:	4a7b      	ldr	r2, [pc, #492]	; (800e38c <_vfiprintf_r+0xc18>)
 800e19e:	f8c9 4004 	str.w	r4, [r9, #4]
 800e1a2:	4423      	add	r3, r4
 800e1a4:	2807      	cmp	r0, #7
 800e1a6:	e9cd 0319 	strd	r0, r3, [sp, #100]	; 0x64
 800e1aa:	f8c9 2000 	str.w	r2, [r9]
 800e1ae:	f77f ad37 	ble.w	800dc20 <_vfiprintf_r+0x4ac>
 800e1b2:	b173      	cbz	r3, 800e1d2 <_vfiprintf_r+0xa5e>
 800e1b4:	9903      	ldr	r1, [sp, #12]
 800e1b6:	aa18      	add	r2, sp, #96	; 0x60
 800e1b8:	4658      	mov	r0, fp
 800e1ba:	f7ff fa9f 	bl	800d6fc <__sprint_r.part.0>
 800e1be:	2800      	cmp	r0, #0
 800e1c0:	f47f ac99 	bne.w	800daf6 <_vfiprintf_r+0x382>
 800e1c4:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800e1c6:	e52b      	b.n	800dc20 <_vfiprintf_r+0x4ac>
 800e1c8:	2001      	movs	r0, #1
 800e1ca:	4619      	mov	r1, r3
 800e1cc:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800e1d0:	e7c6      	b.n	800e160 <_vfiprintf_r+0x9ec>
 800e1d2:	e9dd 3205 	ldrd	r3, r2, [sp, #20]
 800e1d6:	9902      	ldr	r1, [sp, #8]
 800e1d8:	428a      	cmp	r2, r1
 800e1da:	bfac      	ite	ge
 800e1dc:	189b      	addge	r3, r3, r2
 800e1de:	185b      	addlt	r3, r3, r1
 800e1e0:	9305      	str	r3, [sp, #20]
 800e1e2:	e528      	b.n	800dc36 <_vfiprintf_r+0x4c2>
 800e1e4:	9b03      	ldr	r3, [sp, #12]
 800e1e6:	f9b3 100c 	ldrsh.w	r1, [r3, #12]
 800e1ea:	058f      	lsls	r7, r1, #22
 800e1ec:	b28a      	uxth	r2, r1
 800e1ee:	f53f aae0 	bmi.w	800d7b2 <_vfiprintf_r+0x3e>
 800e1f2:	461d      	mov	r5, r3
 800e1f4:	6d98      	ldr	r0, [r3, #88]	; 0x58
 800e1f6:	f7fc ffef 	bl	800b1d8 <__retarget_lock_acquire_recursive>
 800e1fa:	f9b5 100c 	ldrsh.w	r1, [r5, #12]
 800e1fe:	b28a      	uxth	r2, r1
 800e200:	f7ff bad7 	b.w	800d7b2 <_vfiprintf_r+0x3e>
 800e204:	2b00      	cmp	r3, #0
 800e206:	f43f ae59 	beq.w	800debc <_vfiprintf_r+0x748>
 800e20a:	9903      	ldr	r1, [sp, #12]
 800e20c:	aa18      	add	r2, sp, #96	; 0x60
 800e20e:	4658      	mov	r0, fp
 800e210:	f7ff fa74 	bl	800d6fc <__sprint_r.part.0>
 800e214:	2800      	cmp	r0, #0
 800e216:	f47f ac6e 	bne.w	800daf6 <_vfiprintf_r+0x382>
 800e21a:	9919      	ldr	r1, [sp, #100]	; 0x64
 800e21c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800e21e:	3101      	adds	r1, #1
 800e220:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800e224:	e4db      	b.n	800dbde <_vfiprintf_r+0x46a>
 800e226:	9219      	str	r2, [sp, #100]	; 0x64
 800e228:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800e22c:	e44f      	b.n	800dace <_vfiprintf_r+0x35a>
 800e22e:	2f00      	cmp	r7, #0
 800e230:	f47f abba 	bne.w	800d9a8 <_vfiprintf_r+0x234>
 800e234:	9e02      	ldr	r6, [sp, #8]
 800e236:	2700      	movs	r7, #0
 800e238:	9704      	str	r7, [sp, #16]
 800e23a:	ac44      	add	r4, sp, #272	; 0x110
 800e23c:	f7ff bbbc 	b.w	800d9b8 <_vfiprintf_r+0x244>
 800e240:	9b02      	ldr	r3, [sp, #8]
 800e242:	f013 0310 	ands.w	r3, r3, #16
 800e246:	d154      	bne.n	800e2f2 <_vfiprintf_r+0xb7e>
 800e248:	9a02      	ldr	r2, [sp, #8]
 800e24a:	f012 0040 	ands.w	r0, r2, #64	; 0x40
 800e24e:	f000 8167 	beq.w	800e520 <_vfiprintf_r+0xdac>
 800e252:	9907      	ldr	r1, [sp, #28]
 800e254:	461a      	mov	r2, r3
 800e256:	f851 3b04 	ldr.w	r3, [r1], #4
 800e25a:	9107      	str	r1, [sp, #28]
 800e25c:	b29b      	uxth	r3, r3
 800e25e:	2101      	movs	r1, #1
 800e260:	f7ff bbf2 	b.w	800da48 <_vfiprintf_r+0x2d4>
 800e264:	2101      	movs	r1, #1
 800e266:	4618      	mov	r0, r3
 800e268:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800e26c:	e4ae      	b.n	800dbcc <_vfiprintf_r+0x458>
 800e26e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e270:	2a00      	cmp	r2, #0
 800e272:	d15e      	bne.n	800e332 <_vfiprintf_r+0xbbe>
 800e274:	4618      	mov	r0, r3
 800e276:	2101      	movs	r1, #1
 800e278:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800e27c:	e4a6      	b.n	800dbcc <_vfiprintf_r+0x458>
 800e27e:	425b      	negs	r3, r3
 800e280:	eb62 0242 	sbc.w	r2, r2, r2, lsl #1
 800e284:	9602      	str	r6, [sp, #8]
 800e286:	202d      	movs	r0, #45	; 0x2d
 800e288:	2101      	movs	r1, #1
 800e28a:	f7ff bbde 	b.w	800da4a <_vfiprintf_r+0x2d6>
 800e28e:	2b00      	cmp	r3, #0
 800e290:	f000 808d 	beq.w	800e3ae <_vfiprintf_r+0xc3a>
 800e294:	9903      	ldr	r1, [sp, #12]
 800e296:	aa18      	add	r2, sp, #96	; 0x60
 800e298:	4658      	mov	r0, fp
 800e29a:	f7ff fa2f 	bl	800d6fc <__sprint_r.part.0>
 800e29e:	2800      	cmp	r0, #0
 800e2a0:	f47f ac29 	bne.w	800daf6 <_vfiprintf_r+0x382>
 800e2a4:	e9dd 0319 	ldrd	r0, r3, [sp, #100]	; 0x64
 800e2a8:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800e2ac:	1c41      	adds	r1, r0, #1
 800e2ae:	e45b      	b.n	800db68 <_vfiprintf_r+0x3f4>
 800e2b0:	f898 1000 	ldrb.w	r1, [r8]
 800e2b4:	9307      	str	r3, [sp, #28]
 800e2b6:	f7ff bac9 	b.w	800d84c <_vfiprintf_r+0xd8>
 800e2ba:	ac44      	add	r4, sp, #272	; 0x110
 800e2bc:	f7ff bb7c 	b.w	800d9b8 <_vfiprintf_r+0x244>
 800e2c0:	f109 0908 	add.w	r9, r9, #8
 800e2c4:	f10c 0101 	add.w	r1, ip, #1
 800e2c8:	4660      	mov	r0, ip
 800e2ca:	e483      	b.n	800dbd4 <_vfiprintf_r+0x460>
 800e2cc:	f416 7200 	ands.w	r2, r6, #512	; 0x200
 800e2d0:	f040 8191 	bne.w	800e5f6 <_vfiprintf_r+0xe82>
 800e2d4:	f851 3b04 	ldr.w	r3, [r1], #4
 800e2d8:	9107      	str	r1, [sp, #28]
 800e2da:	f7ff bbb1 	b.w	800da40 <_vfiprintf_r+0x2cc>
 800e2de:	05b3      	lsls	r3, r6, #22
 800e2e0:	f100 8182 	bmi.w	800e5e8 <_vfiprintf_r+0xe74>
 800e2e4:	f852 3b04 	ldr.w	r3, [r2], #4
 800e2e8:	9207      	str	r2, [sp, #28]
 800e2ea:	17da      	asrs	r2, r3, #31
 800e2ec:	4611      	mov	r1, r2
 800e2ee:	f7ff bb49 	b.w	800d984 <_vfiprintf_r+0x210>
 800e2f2:	9907      	ldr	r1, [sp, #28]
 800e2f4:	f851 3b04 	ldr.w	r3, [r1], #4
 800e2f8:	9107      	str	r1, [sp, #28]
 800e2fa:	2101      	movs	r1, #1
 800e2fc:	f7ff bba4 	b.w	800da48 <_vfiprintf_r+0x2d4>
 800e300:	9b07      	ldr	r3, [sp, #28]
 800e302:	9805      	ldr	r0, [sp, #20]
 800e304:	f853 1b04 	ldr.w	r1, [r3], #4
 800e308:	9307      	str	r3, [sp, #28]
 800e30a:	17c2      	asrs	r2, r0, #31
 800e30c:	e9c1 0200 	strd	r0, r2, [r1]
 800e310:	f7ff ba74 	b.w	800d7fc <_vfiprintf_r+0x88>
 800e314:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e316:	2b00      	cmp	r3, #0
 800e318:	f43f ab1d 	beq.w	800d956 <_vfiprintf_r+0x1e2>
 800e31c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e31e:	781b      	ldrb	r3, [r3, #0]
 800e320:	2b00      	cmp	r3, #0
 800e322:	f43f ab18 	beq.w	800d956 <_vfiprintf_r+0x1e2>
 800e326:	f898 1000 	ldrb.w	r1, [r8]
 800e32a:	f446 6680 	orr.w	r6, r6, #1024	; 0x400
 800e32e:	f7ff ba8d 	b.w	800d84c <_vfiprintf_r+0xd8>
 800e332:	2302      	movs	r3, #2
 800e334:	aa11      	add	r2, sp, #68	; 0x44
 800e336:	931c      	str	r3, [sp, #112]	; 0x70
 800e338:	921b      	str	r2, [sp, #108]	; 0x6c
 800e33a:	2001      	movs	r0, #1
 800e33c:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800e340:	e69f      	b.n	800e082 <_vfiprintf_r+0x90e>
 800e342:	9602      	str	r6, [sp, #8]
 800e344:	e552      	b.n	800ddec <_vfiprintf_r+0x678>
 800e346:	4b12      	ldr	r3, [pc, #72]	; (800e390 <_vfiprintf_r+0xc1c>)
 800e348:	930b      	str	r3, [sp, #44]	; 0x2c
 800e34a:	f016 0220 	ands.w	r2, r6, #32
 800e34e:	d05f      	beq.n	800e410 <_vfiprintf_r+0xc9c>
 800e350:	9b07      	ldr	r3, [sp, #28]
 800e352:	3307      	adds	r3, #7
 800e354:	f023 0307 	bic.w	r3, r3, #7
 800e358:	4618      	mov	r0, r3
 800e35a:	685a      	ldr	r2, [r3, #4]
 800e35c:	f850 3b08 	ldr.w	r3, [r0], #8
 800e360:	9007      	str	r0, [sp, #28]
 800e362:	07f4      	lsls	r4, r6, #31
 800e364:	d509      	bpl.n	800e37a <_vfiprintf_r+0xc06>
 800e366:	ea53 0002 	orrs.w	r0, r3, r2
 800e36a:	d006      	beq.n	800e37a <_vfiprintf_r+0xc06>
 800e36c:	f88d 1045 	strb.w	r1, [sp, #69]	; 0x45
 800e370:	2130      	movs	r1, #48	; 0x30
 800e372:	f046 0602 	orr.w	r6, r6, #2
 800e376:	f88d 1044 	strb.w	r1, [sp, #68]	; 0x44
 800e37a:	f426 6180 	bic.w	r1, r6, #1024	; 0x400
 800e37e:	9102      	str	r1, [sp, #8]
 800e380:	2102      	movs	r1, #2
 800e382:	f7ff bb61 	b.w	800da48 <_vfiprintf_r+0x2d4>
 800e386:	4b03      	ldr	r3, [pc, #12]	; (800e394 <_vfiprintf_r+0xc20>)
 800e388:	930b      	str	r3, [sp, #44]	; 0x2c
 800e38a:	e7de      	b.n	800e34a <_vfiprintf_r+0xbd6>
 800e38c:	0800f8f4 	.word	0x0800f8f4
 800e390:	0800f640 	.word	0x0800f640
 800e394:	0800f654 	.word	0x0800f654
 800e398:	9b07      	ldr	r3, [sp, #28]
 800e39a:	2101      	movs	r1, #1
 800e39c:	f853 2b04 	ldr.w	r2, [r3], #4
 800e3a0:	9102      	str	r1, [sp, #8]
 800e3a2:	f88d 20ac 	strb.w	r2, [sp, #172]	; 0xac
 800e3a6:	9307      	str	r3, [sp, #28]
 800e3a8:	9104      	str	r1, [sp, #16]
 800e3aa:	ac2b      	add	r4, sp, #172	; 0xac
 800e3ac:	e4ba      	b.n	800dd24 <_vfiprintf_r+0x5b0>
 800e3ae:	f89d 2043 	ldrb.w	r2, [sp, #67]	; 0x43
 800e3b2:	2a00      	cmp	r2, #0
 800e3b4:	f040 8126 	bne.w	800e604 <_vfiprintf_r+0xe90>
 800e3b8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e3ba:	2a00      	cmp	r2, #0
 800e3bc:	f47f ae59 	bne.w	800e072 <_vfiprintf_r+0x8fe>
 800e3c0:	4618      	mov	r0, r3
 800e3c2:	2101      	movs	r1, #1
 800e3c4:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800e3c8:	e404      	b.n	800dbd4 <_vfiprintf_r+0x460>
 800e3ca:	2100      	movs	r1, #0
 800e3cc:	2208      	movs	r2, #8
 800e3ce:	a816      	add	r0, sp, #88	; 0x58
 800e3d0:	9413      	str	r4, [sp, #76]	; 0x4c
 800e3d2:	f7fa fc71 	bl	8008cb8 <memset>
 800e3d6:	1c79      	adds	r1, r7, #1
 800e3d8:	f000 80b2 	beq.w	800e540 <_vfiprintf_r+0xdcc>
 800e3dc:	2500      	movs	r5, #0
 800e3de:	9407      	str	r4, [sp, #28]
 800e3e0:	462c      	mov	r4, r5
 800e3e2:	e00c      	b.n	800e3fe <_vfiprintf_r+0xc8a>
 800e3e4:	a92b      	add	r1, sp, #172	; 0xac
 800e3e6:	4658      	mov	r0, fp
 800e3e8:	f7fe fc4a 	bl	800cc80 <_wcrtomb_r>
 800e3ec:	1c42      	adds	r2, r0, #1
 800e3ee:	4420      	add	r0, r4
 800e3f0:	f000 8161 	beq.w	800e6b6 <_vfiprintf_r+0xf42>
 800e3f4:	42b8      	cmp	r0, r7
 800e3f6:	dc08      	bgt.n	800e40a <_vfiprintf_r+0xc96>
 800e3f8:	f000 8165 	beq.w	800e6c6 <_vfiprintf_r+0xf52>
 800e3fc:	4604      	mov	r4, r0
 800e3fe:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800e400:	5952      	ldr	r2, [r2, r5]
 800e402:	ab16      	add	r3, sp, #88	; 0x58
 800e404:	3504      	adds	r5, #4
 800e406:	2a00      	cmp	r2, #0
 800e408:	d1ec      	bne.n	800e3e4 <_vfiprintf_r+0xc70>
 800e40a:	9404      	str	r4, [sp, #16]
 800e40c:	9c07      	ldr	r4, [sp, #28]
 800e40e:	e0a5      	b.n	800e55c <_vfiprintf_r+0xde8>
 800e410:	f016 0310 	ands.w	r3, r6, #16
 800e414:	9807      	ldr	r0, [sp, #28]
 800e416:	d10c      	bne.n	800e432 <_vfiprintf_r+0xcbe>
 800e418:	f016 0440 	ands.w	r4, r6, #64	; 0x40
 800e41c:	d005      	beq.n	800e42a <_vfiprintf_r+0xcb6>
 800e41e:	461a      	mov	r2, r3
 800e420:	f850 3b04 	ldr.w	r3, [r0], #4
 800e424:	9007      	str	r0, [sp, #28]
 800e426:	b29b      	uxth	r3, r3
 800e428:	e79b      	b.n	800e362 <_vfiprintf_r+0xbee>
 800e42a:	f416 7200 	ands.w	r2, r6, #512	; 0x200
 800e42e:	f040 80d5 	bne.w	800e5dc <_vfiprintf_r+0xe68>
 800e432:	f850 3b04 	ldr.w	r3, [r0], #4
 800e436:	9007      	str	r0, [sp, #28]
 800e438:	e793      	b.n	800e362 <_vfiprintf_r+0xbee>
 800e43a:	9902      	ldr	r1, [sp, #8]
 800e43c:	f8cd 8020 	str.w	r8, [sp, #32]
 800e440:	f401 6680 	and.w	r6, r1, #1024	; 0x400
 800e444:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 800e448:	9704      	str	r7, [sp, #16]
 800e44a:	f04f 0c00 	mov.w	ip, #0
 800e44e:	ac44      	add	r4, sp, #272	; 0x110
 800e450:	e005      	b.n	800e45e <_vfiprintf_r+0xcea>
 800e452:	2b0a      	cmp	r3, #10
 800e454:	f172 0200 	sbcs.w	r2, r2, #0
 800e458:	d336      	bcc.n	800e4c8 <_vfiprintf_r+0xd54>
 800e45a:	463b      	mov	r3, r7
 800e45c:	462a      	mov	r2, r5
 800e45e:	f8df e290 	ldr.w	lr, [pc, #656]	; 800e6f0 <_vfiprintf_r+0xf7c>
 800e462:	1899      	adds	r1, r3, r2
 800e464:	f141 0100 	adc.w	r1, r1, #0
 800e468:	fbae 0501 	umull	r0, r5, lr, r1
 800e46c:	f025 0003 	bic.w	r0, r5, #3
 800e470:	eb00 0095 	add.w	r0, r0, r5, lsr #2
 800e474:	1a09      	subs	r1, r1, r0
 800e476:	1a58      	subs	r0, r3, r1
 800e478:	f04f 35cc 	mov.w	r5, #3435973836	; 0xcccccccc
 800e47c:	f162 0700 	sbc.w	r7, r2, #0
 800e480:	fb05 f500 	mul.w	r5, r5, r0
 800e484:	fb0e 5507 	mla	r5, lr, r7, r5
 800e488:	fba0 700e 	umull	r7, r0, r0, lr
 800e48c:	4405      	add	r5, r0
 800e48e:	f007 0e01 	and.w	lr, r7, #1
 800e492:	2005      	movs	r0, #5
 800e494:	fbae 0e00 	umull	r0, lr, lr, r0
 800e498:	1840      	adds	r0, r0, r1
 800e49a:	087f      	lsrs	r7, r7, #1
 800e49c:	3030      	adds	r0, #48	; 0x30
 800e49e:	f804 0c01 	strb.w	r0, [r4, #-1]
 800e4a2:	ea47 77c5 	orr.w	r7, r7, r5, lsl #31
 800e4a6:	f10c 0c01 	add.w	ip, ip, #1
 800e4aa:	3c01      	subs	r4, #1
 800e4ac:	086d      	lsrs	r5, r5, #1
 800e4ae:	2e00      	cmp	r6, #0
 800e4b0:	d0cf      	beq.n	800e452 <_vfiprintf_r+0xcde>
 800e4b2:	f898 1000 	ldrb.w	r1, [r8]
 800e4b6:	4561      	cmp	r1, ip
 800e4b8:	d1cb      	bne.n	800e452 <_vfiprintf_r+0xcde>
 800e4ba:	f1bc 0fff 	cmp.w	ip, #255	; 0xff
 800e4be:	d0c8      	beq.n	800e452 <_vfiprintf_r+0xcde>
 800e4c0:	2b0a      	cmp	r3, #10
 800e4c2:	f172 0200 	sbcs.w	r2, r2, #0
 800e4c6:	d26c      	bcs.n	800e5a2 <_vfiprintf_r+0xe2e>
 800e4c8:	ab44      	add	r3, sp, #272	; 0x110
 800e4ca:	1b1b      	subs	r3, r3, r4
 800e4cc:	9f04      	ldr	r7, [sp, #16]
 800e4ce:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 800e4d2:	9e02      	ldr	r6, [sp, #8]
 800e4d4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800e4d8:	9304      	str	r3, [sp, #16]
 800e4da:	f7ff ba6d 	b.w	800d9b8 <_vfiprintf_r+0x244>
 800e4de:	9602      	str	r6, [sp, #8]
 800e4e0:	f7ff ba5d 	b.w	800d99e <_vfiprintf_r+0x22a>
 800e4e4:	4658      	mov	r0, fp
 800e4e6:	f7fc fda3 	bl	800b030 <__sinit>
 800e4ea:	f7ff b95a 	b.w	800d7a2 <_vfiprintf_r+0x2e>
 800e4ee:	2901      	cmp	r1, #1
 800e4f0:	9602      	str	r6, [sp, #8]
 800e4f2:	f47f acb2 	bne.w	800de5a <_vfiprintf_r+0x6e6>
 800e4f6:	f7ff ba57 	b.w	800d9a8 <_vfiprintf_r+0x234>
 800e4fa:	9b07      	ldr	r3, [sp, #28]
 800e4fc:	9905      	ldr	r1, [sp, #20]
 800e4fe:	f853 2b04 	ldr.w	r2, [r3], #4
 800e502:	6011      	str	r1, [r2, #0]
 800e504:	9307      	str	r3, [sp, #28]
 800e506:	f7ff b979 	b.w	800d7fc <_vfiprintf_r+0x88>
 800e50a:	2f06      	cmp	r7, #6
 800e50c:	463b      	mov	r3, r7
 800e50e:	9a02      	ldr	r2, [sp, #8]
 800e510:	4c78      	ldr	r4, [pc, #480]	; (800e6f4 <_vfiprintf_r+0xf80>)
 800e512:	9207      	str	r2, [sp, #28]
 800e514:	bf28      	it	cs
 800e516:	2306      	movcs	r3, #6
 800e518:	9304      	str	r3, [sp, #16]
 800e51a:	9302      	str	r3, [sp, #8]
 800e51c:	f7ff bb0d 	b.w	800db3a <_vfiprintf_r+0x3c6>
 800e520:	9b02      	ldr	r3, [sp, #8]
 800e522:	9907      	ldr	r1, [sp, #28]
 800e524:	f413 7200 	ands.w	r2, r3, #512	; 0x200
 800e528:	bf14      	ite	ne
 800e52a:	f851 3b04 	ldrne.w	r3, [r1], #4
 800e52e:	f851 3b04 	ldreq.w	r3, [r1], #4
 800e532:	9107      	str	r1, [sp, #28]
 800e534:	bf1c      	itt	ne
 800e536:	4602      	movne	r2, r0
 800e538:	b2db      	uxtbne	r3, r3
 800e53a:	2101      	movs	r1, #1
 800e53c:	f7ff ba84 	b.w	800da48 <_vfiprintf_r+0x2d4>
 800e540:	ab16      	add	r3, sp, #88	; 0x58
 800e542:	9300      	str	r3, [sp, #0]
 800e544:	2300      	movs	r3, #0
 800e546:	4619      	mov	r1, r3
 800e548:	aa13      	add	r2, sp, #76	; 0x4c
 800e54a:	4658      	mov	r0, fp
 800e54c:	f7fe fbbe 	bl	800cccc <_wcsrtombs_r>
 800e550:	4603      	mov	r3, r0
 800e552:	3301      	adds	r3, #1
 800e554:	9004      	str	r0, [sp, #16]
 800e556:	f000 80ae 	beq.w	800e6b6 <_vfiprintf_r+0xf42>
 800e55a:	9413      	str	r4, [sp, #76]	; 0x4c
 800e55c:	9b04      	ldr	r3, [sp, #16]
 800e55e:	b37b      	cbz	r3, 800e5c0 <_vfiprintf_r+0xe4c>
 800e560:	2b63      	cmp	r3, #99	; 0x63
 800e562:	dc62      	bgt.n	800e62a <_vfiprintf_r+0xeb6>
 800e564:	2300      	movs	r3, #0
 800e566:	9308      	str	r3, [sp, #32]
 800e568:	ac2b      	add	r4, sp, #172	; 0xac
 800e56a:	2208      	movs	r2, #8
 800e56c:	2100      	movs	r1, #0
 800e56e:	a816      	add	r0, sp, #88	; 0x58
 800e570:	f7fa fba2 	bl	8008cb8 <memset>
 800e574:	9d04      	ldr	r5, [sp, #16]
 800e576:	ab16      	add	r3, sp, #88	; 0x58
 800e578:	9300      	str	r3, [sp, #0]
 800e57a:	aa13      	add	r2, sp, #76	; 0x4c
 800e57c:	462b      	mov	r3, r5
 800e57e:	4621      	mov	r1, r4
 800e580:	4658      	mov	r0, fp
 800e582:	f7fe fba3 	bl	800cccc <_wcsrtombs_r>
 800e586:	4285      	cmp	r5, r0
 800e588:	f040 80ab 	bne.w	800e6e2 <_vfiprintf_r+0xf6e>
 800e58c:	9b02      	ldr	r3, [sp, #8]
 800e58e:	9a04      	ldr	r2, [sp, #16]
 800e590:	9307      	str	r3, [sp, #28]
 800e592:	2300      	movs	r3, #0
 800e594:	54a3      	strb	r3, [r4, r2]
 800e596:	461f      	mov	r7, r3
 800e598:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800e59c:	9302      	str	r3, [sp, #8]
 800e59e:	f7ff ba12 	b.w	800d9c6 <_vfiprintf_r+0x252>
 800e5a2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e5a4:	990d      	ldr	r1, [sp, #52]	; 0x34
 800e5a6:	1ae4      	subs	r4, r4, r3
 800e5a8:	461a      	mov	r2, r3
 800e5aa:	4620      	mov	r0, r4
 800e5ac:	f7fc fdd4 	bl	800b158 <strncpy>
 800e5b0:	f898 3001 	ldrb.w	r3, [r8, #1]
 800e5b4:	b10b      	cbz	r3, 800e5ba <_vfiprintf_r+0xe46>
 800e5b6:	f108 0801 	add.w	r8, r8, #1
 800e5ba:	f04f 0c00 	mov.w	ip, #0
 800e5be:	e74c      	b.n	800e45a <_vfiprintf_r+0xce6>
 800e5c0:	9b02      	ldr	r3, [sp, #8]
 800e5c2:	9307      	str	r3, [sp, #28]
 800e5c4:	9b04      	ldr	r3, [sp, #16]
 800e5c6:	9302      	str	r3, [sp, #8]
 800e5c8:	461f      	mov	r7, r3
 800e5ca:	9308      	str	r3, [sp, #32]
 800e5cc:	f7ff b9fb 	b.w	800d9c6 <_vfiprintf_r+0x252>
 800e5d0:	2101      	movs	r1, #1
 800e5d2:	4618      	mov	r0, r3
 800e5d4:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800e5d8:	f7ff bafc 	b.w	800dbd4 <_vfiprintf_r+0x460>
 800e5dc:	f850 3b04 	ldr.w	r3, [r0], #4
 800e5e0:	9007      	str	r0, [sp, #28]
 800e5e2:	4622      	mov	r2, r4
 800e5e4:	b2db      	uxtb	r3, r3
 800e5e6:	e6bc      	b.n	800e362 <_vfiprintf_r+0xbee>
 800e5e8:	f912 3b04 	ldrsb.w	r3, [r2], #4
 800e5ec:	9207      	str	r2, [sp, #28]
 800e5ee:	17da      	asrs	r2, r3, #31
 800e5f0:	4611      	mov	r1, r2
 800e5f2:	f7ff b9c7 	b.w	800d984 <_vfiprintf_r+0x210>
 800e5f6:	f851 3b04 	ldr.w	r3, [r1], #4
 800e5fa:	9107      	str	r1, [sp, #28]
 800e5fc:	4602      	mov	r2, r0
 800e5fe:	b2db      	uxtb	r3, r3
 800e600:	f7ff ba1e 	b.w	800da40 <_vfiprintf_r+0x2cc>
 800e604:	2301      	movs	r3, #1
 800e606:	931c      	str	r3, [sp, #112]	; 0x70
 800e608:	2101      	movs	r1, #1
 800e60a:	f10d 0343 	add.w	r3, sp, #67	; 0x43
 800e60e:	931b      	str	r3, [sp, #108]	; 0x6c
 800e610:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800e614:	460b      	mov	r3, r1
 800e616:	f7ff bab7 	b.w	800db88 <_vfiprintf_r+0x414>
 800e61a:	9b07      	ldr	r3, [sp, #28]
 800e61c:	9905      	ldr	r1, [sp, #20]
 800e61e:	f853 2b04 	ldr.w	r2, [r3], #4
 800e622:	9307      	str	r3, [sp, #28]
 800e624:	8011      	strh	r1, [r2, #0]
 800e626:	f7ff b8e9 	b.w	800d7fc <_vfiprintf_r+0x88>
 800e62a:	1c59      	adds	r1, r3, #1
 800e62c:	4658      	mov	r0, fp
 800e62e:	f7fa fbdb 	bl	8008de8 <_malloc_r>
 800e632:	4604      	mov	r4, r0
 800e634:	2800      	cmp	r0, #0
 800e636:	d03e      	beq.n	800e6b6 <_vfiprintf_r+0xf42>
 800e638:	9008      	str	r0, [sp, #32]
 800e63a:	e796      	b.n	800e56a <_vfiprintf_r+0xdf6>
 800e63c:	6d88      	ldr	r0, [r1, #88]	; 0x58
 800e63e:	f7fc fdcd 	bl	800b1dc <__retarget_lock_release_recursive>
 800e642:	f7ff b9e3 	b.w	800da0c <_vfiprintf_r+0x298>
 800e646:	9b02      	ldr	r3, [sp, #8]
 800e648:	9704      	str	r7, [sp, #16]
 800e64a:	9702      	str	r7, [sp, #8]
 800e64c:	9307      	str	r3, [sp, #28]
 800e64e:	9f08      	ldr	r7, [sp, #32]
 800e650:	f7ff b9b9 	b.w	800d9c6 <_vfiprintf_r+0x252>
 800e654:	9819      	ldr	r0, [sp, #100]	; 0x64
 800e656:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800e658:	3001      	adds	r0, #1
 800e65a:	e557      	b.n	800e10c <_vfiprintf_r+0x998>
 800e65c:	9b02      	ldr	r3, [sp, #8]
 800e65e:	9307      	str	r3, [sp, #28]
 800e660:	4620      	mov	r0, r4
 800e662:	f7f1 ffcd 	bl	8000600 <strlen>
 800e666:	ea20 73e0 	bic.w	r3, r0, r0, asr #31
 800e66a:	462f      	mov	r7, r5
 800e66c:	9004      	str	r0, [sp, #16]
 800e66e:	9302      	str	r3, [sp, #8]
 800e670:	9508      	str	r5, [sp, #32]
 800e672:	f7ff b9a8 	b.w	800d9c6 <_vfiprintf_r+0x252>
 800e676:	9903      	ldr	r1, [sp, #12]
 800e678:	aa18      	add	r2, sp, #96	; 0x60
 800e67a:	4658      	mov	r0, fp
 800e67c:	f7ff f83e 	bl	800d6fc <__sprint_r.part.0>
 800e680:	2800      	cmp	r0, #0
 800e682:	f43f aa2e 	beq.w	800dae2 <_vfiprintf_r+0x36e>
 800e686:	f7ff ba3c 	b.w	800db02 <_vfiprintf_r+0x38e>
 800e68a:	9819      	ldr	r0, [sp, #100]	; 0x64
 800e68c:	3001      	adds	r0, #1
 800e68e:	e585      	b.n	800e19c <_vfiprintf_r+0xa28>
 800e690:	468c      	mov	ip, r1
 800e692:	e462      	b.n	800df5a <_vfiprintf_r+0x7e6>
 800e694:	9b03      	ldr	r3, [sp, #12]
 800e696:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e698:	07d9      	lsls	r1, r3, #31
 800e69a:	d407      	bmi.n	800e6ac <_vfiprintf_r+0xf38>
 800e69c:	9b03      	ldr	r3, [sp, #12]
 800e69e:	899b      	ldrh	r3, [r3, #12]
 800e6a0:	059a      	lsls	r2, r3, #22
 800e6a2:	d403      	bmi.n	800e6ac <_vfiprintf_r+0xf38>
 800e6a4:	9b03      	ldr	r3, [sp, #12]
 800e6a6:	6d98      	ldr	r0, [r3, #88]	; 0x58
 800e6a8:	f7fc fd98 	bl	800b1dc <__retarget_lock_release_recursive>
 800e6ac:	f04f 33ff 	mov.w	r3, #4294967295
 800e6b0:	9305      	str	r3, [sp, #20]
 800e6b2:	f7ff ba33 	b.w	800db1c <_vfiprintf_r+0x3a8>
 800e6b6:	9a03      	ldr	r2, [sp, #12]
 800e6b8:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
 800e6bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e6c0:	8193      	strh	r3, [r2, #12]
 800e6c2:	f7ff ba21 	b.w	800db08 <_vfiprintf_r+0x394>
 800e6c6:	9c07      	ldr	r4, [sp, #28]
 800e6c8:	9704      	str	r7, [sp, #16]
 800e6ca:	e747      	b.n	800e55c <_vfiprintf_r+0xde8>
 800e6cc:	9b07      	ldr	r3, [sp, #28]
 800e6ce:	f898 1001 	ldrb.w	r1, [r8, #1]
 800e6d2:	f853 7b04 	ldr.w	r7, [r3], #4
 800e6d6:	9307      	str	r3, [sp, #28]
 800e6d8:	4690      	mov	r8, r2
 800e6da:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
 800e6de:	f7ff b8b5 	b.w	800d84c <_vfiprintf_r+0xd8>
 800e6e2:	9a03      	ldr	r2, [sp, #12]
 800e6e4:	8993      	ldrh	r3, [r2, #12]
 800e6e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e6ea:	8193      	strh	r3, [r2, #12]
 800e6ec:	f7ff ba03 	b.w	800daf6 <_vfiprintf_r+0x382>
 800e6f0:	cccccccd 	.word	0xcccccccd
 800e6f4:	0800f668 	.word	0x0800f668

0800e6f8 <__sbprintf>:
 800e6f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e6fa:	461f      	mov	r7, r3
 800e6fc:	898b      	ldrh	r3, [r1, #12]
 800e6fe:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 800e702:	f023 0302 	bic.w	r3, r3, #2
 800e706:	f8ad 300c 	strh.w	r3, [sp, #12]
 800e70a:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800e70c:	9319      	str	r3, [sp, #100]	; 0x64
 800e70e:	89cb      	ldrh	r3, [r1, #14]
 800e710:	f8ad 300e 	strh.w	r3, [sp, #14]
 800e714:	69cb      	ldr	r3, [r1, #28]
 800e716:	9307      	str	r3, [sp, #28]
 800e718:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 800e71a:	9309      	str	r3, [sp, #36]	; 0x24
 800e71c:	ab1a      	add	r3, sp, #104	; 0x68
 800e71e:	9300      	str	r3, [sp, #0]
 800e720:	9304      	str	r3, [sp, #16]
 800e722:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e726:	4615      	mov	r5, r2
 800e728:	4606      	mov	r6, r0
 800e72a:	9302      	str	r3, [sp, #8]
 800e72c:	9305      	str	r3, [sp, #20]
 800e72e:	a816      	add	r0, sp, #88	; 0x58
 800e730:	2300      	movs	r3, #0
 800e732:	460c      	mov	r4, r1
 800e734:	9306      	str	r3, [sp, #24]
 800e736:	f7fc fd4b 	bl	800b1d0 <__retarget_lock_init_recursive>
 800e73a:	462a      	mov	r2, r5
 800e73c:	463b      	mov	r3, r7
 800e73e:	4669      	mov	r1, sp
 800e740:	4630      	mov	r0, r6
 800e742:	f7ff f817 	bl	800d774 <_vfiprintf_r>
 800e746:	1e05      	subs	r5, r0, #0
 800e748:	db07      	blt.n	800e75a <__sbprintf+0x62>
 800e74a:	4669      	mov	r1, sp
 800e74c:	4630      	mov	r0, r6
 800e74e:	f7fe fc3f 	bl	800cfd0 <_fflush_r>
 800e752:	2800      	cmp	r0, #0
 800e754:	bf18      	it	ne
 800e756:	f04f 35ff 	movne.w	r5, #4294967295
 800e75a:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800e75e:	065b      	lsls	r3, r3, #25
 800e760:	d503      	bpl.n	800e76a <__sbprintf+0x72>
 800e762:	89a3      	ldrh	r3, [r4, #12]
 800e764:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e768:	81a3      	strh	r3, [r4, #12]
 800e76a:	9816      	ldr	r0, [sp, #88]	; 0x58
 800e76c:	f7fc fd32 	bl	800b1d4 <__retarget_lock_close_recursive>
 800e770:	4628      	mov	r0, r5
 800e772:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 800e776:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800e778 <__sfvwrite_r>:
 800e778:	6893      	ldr	r3, [r2, #8]
 800e77a:	2b00      	cmp	r3, #0
 800e77c:	f000 8081 	beq.w	800e882 <__sfvwrite_r+0x10a>
 800e780:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e784:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
 800e788:	460c      	mov	r4, r1
 800e78a:	0719      	lsls	r1, r3, #28
 800e78c:	4680      	mov	r8, r0
 800e78e:	b083      	sub	sp, #12
 800e790:	4617      	mov	r7, r2
 800e792:	b298      	uxth	r0, r3
 800e794:	d523      	bpl.n	800e7de <__sfvwrite_r+0x66>
 800e796:	6923      	ldr	r3, [r4, #16]
 800e798:	b30b      	cbz	r3, 800e7de <__sfvwrite_r+0x66>
 800e79a:	f010 0302 	ands.w	r3, r0, #2
 800e79e:	683d      	ldr	r5, [r7, #0]
 800e7a0:	d02b      	beq.n	800e7fa <__sfvwrite_r+0x82>
 800e7a2:	f04f 0a00 	mov.w	sl, #0
 800e7a6:	f8df b2b4 	ldr.w	fp, [pc, #692]	; 800ea5c <__sfvwrite_r+0x2e4>
 800e7aa:	4656      	mov	r6, sl
 800e7ac:	455e      	cmp	r6, fp
 800e7ae:	4633      	mov	r3, r6
 800e7b0:	4652      	mov	r2, sl
 800e7b2:	bf28      	it	cs
 800e7b4:	465b      	movcs	r3, fp
 800e7b6:	4640      	mov	r0, r8
 800e7b8:	2e00      	cmp	r6, #0
 800e7ba:	d04f      	beq.n	800e85c <__sfvwrite_r+0xe4>
 800e7bc:	69e1      	ldr	r1, [r4, #28]
 800e7be:	f8d4 c024 	ldr.w	ip, [r4, #36]	; 0x24
 800e7c2:	47e0      	blx	ip
 800e7c4:	2800      	cmp	r0, #0
 800e7c6:	dd52      	ble.n	800e86e <__sfvwrite_r+0xf6>
 800e7c8:	68bb      	ldr	r3, [r7, #8]
 800e7ca:	1a1b      	subs	r3, r3, r0
 800e7cc:	4482      	add	sl, r0
 800e7ce:	1a36      	subs	r6, r6, r0
 800e7d0:	60bb      	str	r3, [r7, #8]
 800e7d2:	2b00      	cmp	r3, #0
 800e7d4:	d1ea      	bne.n	800e7ac <__sfvwrite_r+0x34>
 800e7d6:	2000      	movs	r0, #0
 800e7d8:	b003      	add	sp, #12
 800e7da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e7de:	4621      	mov	r1, r4
 800e7e0:	4640      	mov	r0, r8
 800e7e2:	f000 f93d 	bl	800ea60 <__swsetup_r>
 800e7e6:	2800      	cmp	r0, #0
 800e7e8:	f040 8134 	bne.w	800ea54 <__sfvwrite_r+0x2dc>
 800e7ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e7f0:	683d      	ldr	r5, [r7, #0]
 800e7f2:	b298      	uxth	r0, r3
 800e7f4:	f010 0302 	ands.w	r3, r0, #2
 800e7f8:	d1d3      	bne.n	800e7a2 <__sfvwrite_r+0x2a>
 800e7fa:	f010 0901 	ands.w	r9, r0, #1
 800e7fe:	d142      	bne.n	800e886 <__sfvwrite_r+0x10e>
 800e800:	464e      	mov	r6, r9
 800e802:	b33e      	cbz	r6, 800e854 <__sfvwrite_r+0xdc>
 800e804:	0582      	lsls	r2, r0, #22
 800e806:	f8d4 b008 	ldr.w	fp, [r4, #8]
 800e80a:	f140 8081 	bpl.w	800e910 <__sfvwrite_r+0x198>
 800e80e:	45b3      	cmp	fp, r6
 800e810:	465a      	mov	r2, fp
 800e812:	f200 80b1 	bhi.w	800e978 <__sfvwrite_r+0x200>
 800e816:	f410 6f90 	tst.w	r0, #1152	; 0x480
 800e81a:	f040 80be 	bne.w	800e99a <__sfvwrite_r+0x222>
 800e81e:	6820      	ldr	r0, [r4, #0]
 800e820:	9201      	str	r2, [sp, #4]
 800e822:	4649      	mov	r1, r9
 800e824:	f7fe fbfe 	bl	800d024 <memmove>
 800e828:	68a3      	ldr	r3, [r4, #8]
 800e82a:	9a01      	ldr	r2, [sp, #4]
 800e82c:	eba3 010b 	sub.w	r1, r3, fp
 800e830:	6823      	ldr	r3, [r4, #0]
 800e832:	60a1      	str	r1, [r4, #8]
 800e834:	4413      	add	r3, r2
 800e836:	46b2      	mov	sl, r6
 800e838:	6023      	str	r3, [r4, #0]
 800e83a:	2600      	movs	r6, #0
 800e83c:	68bb      	ldr	r3, [r7, #8]
 800e83e:	eba3 030a 	sub.w	r3, r3, sl
 800e842:	44d1      	add	r9, sl
 800e844:	60bb      	str	r3, [r7, #8]
 800e846:	2b00      	cmp	r3, #0
 800e848:	d0c5      	beq.n	800e7d6 <__sfvwrite_r+0x5e>
 800e84a:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 800e84e:	b280      	uxth	r0, r0
 800e850:	2e00      	cmp	r6, #0
 800e852:	d1d7      	bne.n	800e804 <__sfvwrite_r+0x8c>
 800e854:	e9d5 9600 	ldrd	r9, r6, [r5]
 800e858:	3508      	adds	r5, #8
 800e85a:	e7d2      	b.n	800e802 <__sfvwrite_r+0x8a>
 800e85c:	e9d5 a600 	ldrd	sl, r6, [r5]
 800e860:	3508      	adds	r5, #8
 800e862:	e7a3      	b.n	800e7ac <__sfvwrite_r+0x34>
 800e864:	4621      	mov	r1, r4
 800e866:	4640      	mov	r0, r8
 800e868:	f7fe fbb2 	bl	800cfd0 <_fflush_r>
 800e86c:	b380      	cbz	r0, 800e8d0 <__sfvwrite_r+0x158>
 800e86e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e872:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e876:	f04f 30ff 	mov.w	r0, #4294967295
 800e87a:	81a3      	strh	r3, [r4, #12]
 800e87c:	b003      	add	sp, #12
 800e87e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e882:	2000      	movs	r0, #0
 800e884:	4770      	bx	lr
 800e886:	461e      	mov	r6, r3
 800e888:	46ba      	mov	sl, r7
 800e88a:	4699      	mov	r9, r3
 800e88c:	4618      	mov	r0, r3
 800e88e:	461f      	mov	r7, r3
 800e890:	b366      	cbz	r6, 800e8ec <__sfvwrite_r+0x174>
 800e892:	b388      	cbz	r0, 800e8f8 <__sfvwrite_r+0x180>
 800e894:	464a      	mov	r2, r9
 800e896:	e9d4 c304 	ldrd	ip, r3, [r4, #16]
 800e89a:	6820      	ldr	r0, [r4, #0]
 800e89c:	68a1      	ldr	r1, [r4, #8]
 800e89e:	42b2      	cmp	r2, r6
 800e8a0:	bf28      	it	cs
 800e8a2:	4632      	movcs	r2, r6
 800e8a4:	4560      	cmp	r0, ip
 800e8a6:	d904      	bls.n	800e8b2 <__sfvwrite_r+0x13a>
 800e8a8:	eb01 0b03 	add.w	fp, r1, r3
 800e8ac:	455a      	cmp	r2, fp
 800e8ae:	f300 80a7 	bgt.w	800ea00 <__sfvwrite_r+0x288>
 800e8b2:	4293      	cmp	r3, r2
 800e8b4:	dc64      	bgt.n	800e980 <__sfvwrite_r+0x208>
 800e8b6:	69e1      	ldr	r1, [r4, #28]
 800e8b8:	f8d4 c024 	ldr.w	ip, [r4, #36]	; 0x24
 800e8bc:	463a      	mov	r2, r7
 800e8be:	4640      	mov	r0, r8
 800e8c0:	47e0      	blx	ip
 800e8c2:	f1b0 0b00 	subs.w	fp, r0, #0
 800e8c6:	ddd2      	ble.n	800e86e <__sfvwrite_r+0xf6>
 800e8c8:	ebb9 090b 	subs.w	r9, r9, fp
 800e8cc:	d0ca      	beq.n	800e864 <__sfvwrite_r+0xec>
 800e8ce:	2001      	movs	r0, #1
 800e8d0:	f8da 3008 	ldr.w	r3, [sl, #8]
 800e8d4:	eba3 030b 	sub.w	r3, r3, fp
 800e8d8:	445f      	add	r7, fp
 800e8da:	eba6 060b 	sub.w	r6, r6, fp
 800e8de:	f8ca 3008 	str.w	r3, [sl, #8]
 800e8e2:	2b00      	cmp	r3, #0
 800e8e4:	f43f af77 	beq.w	800e7d6 <__sfvwrite_r+0x5e>
 800e8e8:	2e00      	cmp	r6, #0
 800e8ea:	d1d2      	bne.n	800e892 <__sfvwrite_r+0x11a>
 800e8ec:	686e      	ldr	r6, [r5, #4]
 800e8ee:	462b      	mov	r3, r5
 800e8f0:	3508      	adds	r5, #8
 800e8f2:	2e00      	cmp	r6, #0
 800e8f4:	d0fa      	beq.n	800e8ec <__sfvwrite_r+0x174>
 800e8f6:	681f      	ldr	r7, [r3, #0]
 800e8f8:	4632      	mov	r2, r6
 800e8fa:	210a      	movs	r1, #10
 800e8fc:	4638      	mov	r0, r7
 800e8fe:	f7f1 fe1f 	bl	8000540 <memchr>
 800e902:	2800      	cmp	r0, #0
 800e904:	f000 809d 	beq.w	800ea42 <__sfvwrite_r+0x2ca>
 800e908:	3001      	adds	r0, #1
 800e90a:	eba0 0907 	sub.w	r9, r0, r7
 800e90e:	e7c1      	b.n	800e894 <__sfvwrite_r+0x11c>
 800e910:	6820      	ldr	r0, [r4, #0]
 800e912:	6923      	ldr	r3, [r4, #16]
 800e914:	4298      	cmp	r0, r3
 800e916:	d817      	bhi.n	800e948 <__sfvwrite_r+0x1d0>
 800e918:	6962      	ldr	r2, [r4, #20]
 800e91a:	42b2      	cmp	r2, r6
 800e91c:	d814      	bhi.n	800e948 <__sfvwrite_r+0x1d0>
 800e91e:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800e922:	42b3      	cmp	r3, r6
 800e924:	bf28      	it	cs
 800e926:	4633      	movcs	r3, r6
 800e928:	69e1      	ldr	r1, [r4, #28]
 800e92a:	fb93 f3f2 	sdiv	r3, r3, r2
 800e92e:	f8d4 c024 	ldr.w	ip, [r4, #36]	; 0x24
 800e932:	fb02 f303 	mul.w	r3, r2, r3
 800e936:	4640      	mov	r0, r8
 800e938:	464a      	mov	r2, r9
 800e93a:	47e0      	blx	ip
 800e93c:	f1b0 0a00 	subs.w	sl, r0, #0
 800e940:	dd95      	ble.n	800e86e <__sfvwrite_r+0xf6>
 800e942:	eba6 060a 	sub.w	r6, r6, sl
 800e946:	e779      	b.n	800e83c <__sfvwrite_r+0xc4>
 800e948:	45b3      	cmp	fp, r6
 800e94a:	46da      	mov	sl, fp
 800e94c:	bf28      	it	cs
 800e94e:	46b2      	movcs	sl, r6
 800e950:	4652      	mov	r2, sl
 800e952:	4649      	mov	r1, r9
 800e954:	f7fe fb66 	bl	800d024 <memmove>
 800e958:	68a3      	ldr	r3, [r4, #8]
 800e95a:	6822      	ldr	r2, [r4, #0]
 800e95c:	eba3 030a 	sub.w	r3, r3, sl
 800e960:	4452      	add	r2, sl
 800e962:	60a3      	str	r3, [r4, #8]
 800e964:	6022      	str	r2, [r4, #0]
 800e966:	2b00      	cmp	r3, #0
 800e968:	d1eb      	bne.n	800e942 <__sfvwrite_r+0x1ca>
 800e96a:	4621      	mov	r1, r4
 800e96c:	4640      	mov	r0, r8
 800e96e:	f7fe fb2f 	bl	800cfd0 <_fflush_r>
 800e972:	2800      	cmp	r0, #0
 800e974:	d0e5      	beq.n	800e942 <__sfvwrite_r+0x1ca>
 800e976:	e77a      	b.n	800e86e <__sfvwrite_r+0xf6>
 800e978:	6820      	ldr	r0, [r4, #0]
 800e97a:	46b3      	mov	fp, r6
 800e97c:	4632      	mov	r2, r6
 800e97e:	e74f      	b.n	800e820 <__sfvwrite_r+0xa8>
 800e980:	4639      	mov	r1, r7
 800e982:	9201      	str	r2, [sp, #4]
 800e984:	f7fe fb4e 	bl	800d024 <memmove>
 800e988:	9a01      	ldr	r2, [sp, #4]
 800e98a:	68a3      	ldr	r3, [r4, #8]
 800e98c:	1a9b      	subs	r3, r3, r2
 800e98e:	60a3      	str	r3, [r4, #8]
 800e990:	6823      	ldr	r3, [r4, #0]
 800e992:	4413      	add	r3, r2
 800e994:	6023      	str	r3, [r4, #0]
 800e996:	4693      	mov	fp, r2
 800e998:	e796      	b.n	800e8c8 <__sfvwrite_r+0x150>
 800e99a:	6823      	ldr	r3, [r4, #0]
 800e99c:	6921      	ldr	r1, [r4, #16]
 800e99e:	eba3 0b01 	sub.w	fp, r3, r1
 800e9a2:	6963      	ldr	r3, [r4, #20]
 800e9a4:	eb03 0a43 	add.w	sl, r3, r3, lsl #1
 800e9a8:	eb0a 7ada 	add.w	sl, sl, sl, lsr #31
 800e9ac:	f10b 0301 	add.w	r3, fp, #1
 800e9b0:	ea4f 0a6a 	mov.w	sl, sl, asr #1
 800e9b4:	4433      	add	r3, r6
 800e9b6:	4553      	cmp	r3, sl
 800e9b8:	4652      	mov	r2, sl
 800e9ba:	bf84      	itt	hi
 800e9bc:	469a      	movhi	sl, r3
 800e9be:	4652      	movhi	r2, sl
 800e9c0:	0543      	lsls	r3, r0, #21
 800e9c2:	d52c      	bpl.n	800ea1e <__sfvwrite_r+0x2a6>
 800e9c4:	4611      	mov	r1, r2
 800e9c6:	4640      	mov	r0, r8
 800e9c8:	f7fa fa0e 	bl	8008de8 <_malloc_r>
 800e9cc:	2800      	cmp	r0, #0
 800e9ce:	d03b      	beq.n	800ea48 <__sfvwrite_r+0x2d0>
 800e9d0:	465a      	mov	r2, fp
 800e9d2:	6921      	ldr	r1, [r4, #16]
 800e9d4:	9001      	str	r0, [sp, #4]
 800e9d6:	f7f1 fd19 	bl	800040c <memcpy>
 800e9da:	89a2      	ldrh	r2, [r4, #12]
 800e9dc:	9b01      	ldr	r3, [sp, #4]
 800e9de:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800e9e2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800e9e6:	81a2      	strh	r2, [r4, #12]
 800e9e8:	eb03 000b 	add.w	r0, r3, fp
 800e9ec:	6123      	str	r3, [r4, #16]
 800e9ee:	ebaa 030b 	sub.w	r3, sl, fp
 800e9f2:	f8c4 a014 	str.w	sl, [r4, #20]
 800e9f6:	60a3      	str	r3, [r4, #8]
 800e9f8:	6020      	str	r0, [r4, #0]
 800e9fa:	46b3      	mov	fp, r6
 800e9fc:	4632      	mov	r2, r6
 800e9fe:	e70f      	b.n	800e820 <__sfvwrite_r+0xa8>
 800ea00:	4639      	mov	r1, r7
 800ea02:	465a      	mov	r2, fp
 800ea04:	f7fe fb0e 	bl	800d024 <memmove>
 800ea08:	6823      	ldr	r3, [r4, #0]
 800ea0a:	445b      	add	r3, fp
 800ea0c:	6023      	str	r3, [r4, #0]
 800ea0e:	4621      	mov	r1, r4
 800ea10:	4640      	mov	r0, r8
 800ea12:	f7fe fadd 	bl	800cfd0 <_fflush_r>
 800ea16:	2800      	cmp	r0, #0
 800ea18:	f43f af56 	beq.w	800e8c8 <__sfvwrite_r+0x150>
 800ea1c:	e727      	b.n	800e86e <__sfvwrite_r+0xf6>
 800ea1e:	4640      	mov	r0, r8
 800ea20:	f7fe fbde 	bl	800d1e0 <_realloc_r>
 800ea24:	4603      	mov	r3, r0
 800ea26:	2800      	cmp	r0, #0
 800ea28:	d1de      	bne.n	800e9e8 <__sfvwrite_r+0x270>
 800ea2a:	6921      	ldr	r1, [r4, #16]
 800ea2c:	4640      	mov	r0, r8
 800ea2e:	f7fd fc4f 	bl	800c2d0 <_free_r>
 800ea32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ea36:	220c      	movs	r2, #12
 800ea38:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ea3c:	f8c8 2000 	str.w	r2, [r8]
 800ea40:	e717      	b.n	800e872 <__sfvwrite_r+0xfa>
 800ea42:	1c72      	adds	r2, r6, #1
 800ea44:	4691      	mov	r9, r2
 800ea46:	e726      	b.n	800e896 <__sfvwrite_r+0x11e>
 800ea48:	220c      	movs	r2, #12
 800ea4a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ea4e:	f8c8 2000 	str.w	r2, [r8]
 800ea52:	e70e      	b.n	800e872 <__sfvwrite_r+0xfa>
 800ea54:	f04f 30ff 	mov.w	r0, #4294967295
 800ea58:	e6be      	b.n	800e7d8 <__sfvwrite_r+0x60>
 800ea5a:	bf00      	nop
 800ea5c:	7ffffc00 	.word	0x7ffffc00

0800ea60 <__swsetup_r>:
 800ea60:	b538      	push	{r3, r4, r5, lr}
 800ea62:	4b31      	ldr	r3, [pc, #196]	; (800eb28 <__swsetup_r+0xc8>)
 800ea64:	681b      	ldr	r3, [r3, #0]
 800ea66:	4605      	mov	r5, r0
 800ea68:	460c      	mov	r4, r1
 800ea6a:	b113      	cbz	r3, 800ea72 <__swsetup_r+0x12>
 800ea6c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ea6e:	2a00      	cmp	r2, #0
 800ea70:	d04e      	beq.n	800eb10 <__swsetup_r+0xb0>
 800ea72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ea76:	0718      	lsls	r0, r3, #28
 800ea78:	b29a      	uxth	r2, r3
 800ea7a:	d51c      	bpl.n	800eab6 <__swsetup_r+0x56>
 800ea7c:	6921      	ldr	r1, [r4, #16]
 800ea7e:	b329      	cbz	r1, 800eacc <__swsetup_r+0x6c>
 800ea80:	f012 0001 	ands.w	r0, r2, #1
 800ea84:	d007      	beq.n	800ea96 <__swsetup_r+0x36>
 800ea86:	2000      	movs	r0, #0
 800ea88:	60a0      	str	r0, [r4, #8]
 800ea8a:	6960      	ldr	r0, [r4, #20]
 800ea8c:	4240      	negs	r0, r0
 800ea8e:	61a0      	str	r0, [r4, #24]
 800ea90:	b139      	cbz	r1, 800eaa2 <__swsetup_r+0x42>
 800ea92:	2000      	movs	r0, #0
 800ea94:	bd38      	pop	{r3, r4, r5, pc}
 800ea96:	0795      	lsls	r5, r2, #30
 800ea98:	bf58      	it	pl
 800ea9a:	6960      	ldrpl	r0, [r4, #20]
 800ea9c:	60a0      	str	r0, [r4, #8]
 800ea9e:	2900      	cmp	r1, #0
 800eaa0:	d1f7      	bne.n	800ea92 <__swsetup_r+0x32>
 800eaa2:	0612      	lsls	r2, r2, #24
 800eaa4:	bf58      	it	pl
 800eaa6:	4608      	movpl	r0, r1
 800eaa8:	d5f4      	bpl.n	800ea94 <__swsetup_r+0x34>
 800eaaa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800eaae:	81a3      	strh	r3, [r4, #12]
 800eab0:	f04f 30ff 	mov.w	r0, #4294967295
 800eab4:	bd38      	pop	{r3, r4, r5, pc}
 800eab6:	06d1      	lsls	r1, r2, #27
 800eab8:	d52e      	bpl.n	800eb18 <__swsetup_r+0xb8>
 800eaba:	0752      	lsls	r2, r2, #29
 800eabc:	d414      	bmi.n	800eae8 <__swsetup_r+0x88>
 800eabe:	6921      	ldr	r1, [r4, #16]
 800eac0:	f043 0308 	orr.w	r3, r3, #8
 800eac4:	81a3      	strh	r3, [r4, #12]
 800eac6:	b29a      	uxth	r2, r3
 800eac8:	2900      	cmp	r1, #0
 800eaca:	d1d9      	bne.n	800ea80 <__swsetup_r+0x20>
 800eacc:	f402 7020 	and.w	r0, r2, #640	; 0x280
 800ead0:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800ead4:	d0d4      	beq.n	800ea80 <__swsetup_r+0x20>
 800ead6:	4621      	mov	r1, r4
 800ead8:	4628      	mov	r0, r5
 800eada:	f000 f8b1 	bl	800ec40 <__smakebuf_r>
 800eade:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800eae2:	6921      	ldr	r1, [r4, #16]
 800eae4:	b29a      	uxth	r2, r3
 800eae6:	e7cb      	b.n	800ea80 <__swsetup_r+0x20>
 800eae8:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800eaea:	b151      	cbz	r1, 800eb02 <__swsetup_r+0xa2>
 800eaec:	f104 0240 	add.w	r2, r4, #64	; 0x40
 800eaf0:	4291      	cmp	r1, r2
 800eaf2:	d004      	beq.n	800eafe <__swsetup_r+0x9e>
 800eaf4:	4628      	mov	r0, r5
 800eaf6:	f7fd fbeb 	bl	800c2d0 <_free_r>
 800eafa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800eafe:	2200      	movs	r2, #0
 800eb00:	6322      	str	r2, [r4, #48]	; 0x30
 800eb02:	6921      	ldr	r1, [r4, #16]
 800eb04:	2200      	movs	r2, #0
 800eb06:	e9c4 1200 	strd	r1, r2, [r4]
 800eb0a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800eb0e:	e7d7      	b.n	800eac0 <__swsetup_r+0x60>
 800eb10:	4618      	mov	r0, r3
 800eb12:	f7fc fa8d 	bl	800b030 <__sinit>
 800eb16:	e7ac      	b.n	800ea72 <__swsetup_r+0x12>
 800eb18:	2209      	movs	r2, #9
 800eb1a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800eb1e:	602a      	str	r2, [r5, #0]
 800eb20:	f04f 30ff 	mov.w	r0, #4294967295
 800eb24:	81a3      	strh	r3, [r4, #12]
 800eb26:	bd38      	pop	{r3, r4, r5, pc}
 800eb28:	24000120 	.word	0x24000120

0800eb2c <__fputwc>:
 800eb2c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800eb30:	b083      	sub	sp, #12
 800eb32:	4607      	mov	r7, r0
 800eb34:	4688      	mov	r8, r1
 800eb36:	4614      	mov	r4, r2
 800eb38:	f7fc fb40 	bl	800b1bc <__locale_mb_cur_max>
 800eb3c:	2801      	cmp	r0, #1
 800eb3e:	d103      	bne.n	800eb48 <__fputwc+0x1c>
 800eb40:	f108 33ff 	add.w	r3, r8, #4294967295
 800eb44:	2bfe      	cmp	r3, #254	; 0xfe
 800eb46:	d937      	bls.n	800ebb8 <__fputwc+0x8c>
 800eb48:	f10d 0904 	add.w	r9, sp, #4
 800eb4c:	4642      	mov	r2, r8
 800eb4e:	f104 035c 	add.w	r3, r4, #92	; 0x5c
 800eb52:	4649      	mov	r1, r9
 800eb54:	4638      	mov	r0, r7
 800eb56:	f7fe f893 	bl	800cc80 <_wcrtomb_r>
 800eb5a:	1c42      	adds	r2, r0, #1
 800eb5c:	4606      	mov	r6, r0
 800eb5e:	d033      	beq.n	800ebc8 <__fputwc+0x9c>
 800eb60:	b328      	cbz	r0, 800ebae <__fputwc+0x82>
 800eb62:	f89d c004 	ldrb.w	ip, [sp, #4]
 800eb66:	2500      	movs	r5, #0
 800eb68:	e009      	b.n	800eb7e <__fputwc+0x52>
 800eb6a:	6823      	ldr	r3, [r4, #0]
 800eb6c:	1c5a      	adds	r2, r3, #1
 800eb6e:	6022      	str	r2, [r4, #0]
 800eb70:	f883 c000 	strb.w	ip, [r3]
 800eb74:	3501      	adds	r5, #1
 800eb76:	42b5      	cmp	r5, r6
 800eb78:	d219      	bcs.n	800ebae <__fputwc+0x82>
 800eb7a:	f819 cf01 	ldrb.w	ip, [r9, #1]!
 800eb7e:	68a3      	ldr	r3, [r4, #8]
 800eb80:	3b01      	subs	r3, #1
 800eb82:	2b00      	cmp	r3, #0
 800eb84:	60a3      	str	r3, [r4, #8]
 800eb86:	daf0      	bge.n	800eb6a <__fputwc+0x3e>
 800eb88:	f8d4 e018 	ldr.w	lr, [r4, #24]
 800eb8c:	4573      	cmp	r3, lr
 800eb8e:	4661      	mov	r1, ip
 800eb90:	4622      	mov	r2, r4
 800eb92:	4638      	mov	r0, r7
 800eb94:	db02      	blt.n	800eb9c <__fputwc+0x70>
 800eb96:	f1bc 0f0a 	cmp.w	ip, #10
 800eb9a:	d1e6      	bne.n	800eb6a <__fputwc+0x3e>
 800eb9c:	f000 f8bc 	bl	800ed18 <__swbuf_r>
 800eba0:	1c43      	adds	r3, r0, #1
 800eba2:	d1e7      	bne.n	800eb74 <__fputwc+0x48>
 800eba4:	4606      	mov	r6, r0
 800eba6:	4630      	mov	r0, r6
 800eba8:	b003      	add	sp, #12
 800ebaa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ebae:	4646      	mov	r6, r8
 800ebb0:	4630      	mov	r0, r6
 800ebb2:	b003      	add	sp, #12
 800ebb4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ebb8:	fa5f fc88 	uxtb.w	ip, r8
 800ebbc:	f88d c004 	strb.w	ip, [sp, #4]
 800ebc0:	4606      	mov	r6, r0
 800ebc2:	f10d 0904 	add.w	r9, sp, #4
 800ebc6:	e7ce      	b.n	800eb66 <__fputwc+0x3a>
 800ebc8:	89a3      	ldrh	r3, [r4, #12]
 800ebca:	4630      	mov	r0, r6
 800ebcc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ebd0:	81a3      	strh	r3, [r4, #12]
 800ebd2:	b003      	add	sp, #12
 800ebd4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800ebd8 <_fputwc_r>:
 800ebd8:	b530      	push	{r4, r5, lr}
 800ebda:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800ebdc:	f013 0f01 	tst.w	r3, #1
 800ebe0:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
 800ebe4:	4614      	mov	r4, r2
 800ebe6:	b083      	sub	sp, #12
 800ebe8:	4605      	mov	r5, r0
 800ebea:	b29a      	uxth	r2, r3
 800ebec:	d101      	bne.n	800ebf2 <_fputwc_r+0x1a>
 800ebee:	0598      	lsls	r0, r3, #22
 800ebf0:	d51c      	bpl.n	800ec2c <_fputwc_r+0x54>
 800ebf2:	0490      	lsls	r0, r2, #18
 800ebf4:	d406      	bmi.n	800ec04 <_fputwc_r+0x2c>
 800ebf6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ebf8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800ebfc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800ec00:	81a3      	strh	r3, [r4, #12]
 800ec02:	6662      	str	r2, [r4, #100]	; 0x64
 800ec04:	4622      	mov	r2, r4
 800ec06:	4628      	mov	r0, r5
 800ec08:	f7ff ff90 	bl	800eb2c <__fputwc>
 800ec0c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ec0e:	07da      	lsls	r2, r3, #31
 800ec10:	4605      	mov	r5, r0
 800ec12:	d402      	bmi.n	800ec1a <_fputwc_r+0x42>
 800ec14:	89a3      	ldrh	r3, [r4, #12]
 800ec16:	059b      	lsls	r3, r3, #22
 800ec18:	d502      	bpl.n	800ec20 <_fputwc_r+0x48>
 800ec1a:	4628      	mov	r0, r5
 800ec1c:	b003      	add	sp, #12
 800ec1e:	bd30      	pop	{r4, r5, pc}
 800ec20:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ec22:	f7fc fadb 	bl	800b1dc <__retarget_lock_release_recursive>
 800ec26:	4628      	mov	r0, r5
 800ec28:	b003      	add	sp, #12
 800ec2a:	bd30      	pop	{r4, r5, pc}
 800ec2c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ec2e:	9101      	str	r1, [sp, #4]
 800ec30:	f7fc fad2 	bl	800b1d8 <__retarget_lock_acquire_recursive>
 800ec34:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ec38:	9901      	ldr	r1, [sp, #4]
 800ec3a:	b29a      	uxth	r2, r3
 800ec3c:	e7d9      	b.n	800ebf2 <_fputwc_r+0x1a>
 800ec3e:	bf00      	nop

0800ec40 <__smakebuf_r>:
 800ec40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ec44:	898b      	ldrh	r3, [r1, #12]
 800ec46:	460c      	mov	r4, r1
 800ec48:	0799      	lsls	r1, r3, #30
 800ec4a:	b096      	sub	sp, #88	; 0x58
 800ec4c:	d508      	bpl.n	800ec60 <__smakebuf_r+0x20>
 800ec4e:	f104 0343 	add.w	r3, r4, #67	; 0x43
 800ec52:	2201      	movs	r2, #1
 800ec54:	e9c4 3204 	strd	r3, r2, [r4, #16]
 800ec58:	6023      	str	r3, [r4, #0]
 800ec5a:	b016      	add	sp, #88	; 0x58
 800ec5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ec60:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ec64:	2900      	cmp	r1, #0
 800ec66:	4606      	mov	r6, r0
 800ec68:	db25      	blt.n	800ecb6 <__smakebuf_r+0x76>
 800ec6a:	466a      	mov	r2, sp
 800ec6c:	f7f9 fbfc 	bl	8008468 <_fstat_r>
 800ec70:	2800      	cmp	r0, #0
 800ec72:	db1f      	blt.n	800ecb4 <__smakebuf_r+0x74>
 800ec74:	9d01      	ldr	r5, [sp, #4]
 800ec76:	f405 4570 	and.w	r5, r5, #61440	; 0xf000
 800ec7a:	f5a5 5500 	sub.w	r5, r5, #8192	; 0x2000
 800ec7e:	fab5 f585 	clz	r5, r5
 800ec82:	f44f 6880 	mov.w	r8, #1024	; 0x400
 800ec86:	096d      	lsrs	r5, r5, #5
 800ec88:	f44f 6700 	mov.w	r7, #2048	; 0x800
 800ec8c:	4641      	mov	r1, r8
 800ec8e:	4630      	mov	r0, r6
 800ec90:	f7fa f8aa 	bl	8008de8 <_malloc_r>
 800ec94:	b1e0      	cbz	r0, 800ecd0 <__smakebuf_r+0x90>
 800ec96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ec9a:	f8c4 8014 	str.w	r8, [r4, #20]
 800ec9e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800eca2:	6020      	str	r0, [r4, #0]
 800eca4:	6120      	str	r0, [r4, #16]
 800eca6:	81a3      	strh	r3, [r4, #12]
 800eca8:	bb35      	cbnz	r5, 800ecf8 <__smakebuf_r+0xb8>
 800ecaa:	433b      	orrs	r3, r7
 800ecac:	81a3      	strh	r3, [r4, #12]
 800ecae:	b016      	add	sp, #88	; 0x58
 800ecb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ecb4:	89a3      	ldrh	r3, [r4, #12]
 800ecb6:	f013 0580 	ands.w	r5, r3, #128	; 0x80
 800ecba:	d019      	beq.n	800ecf0 <__smakebuf_r+0xb0>
 800ecbc:	f04f 0840 	mov.w	r8, #64	; 0x40
 800ecc0:	2500      	movs	r5, #0
 800ecc2:	4641      	mov	r1, r8
 800ecc4:	4630      	mov	r0, r6
 800ecc6:	462f      	mov	r7, r5
 800ecc8:	f7fa f88e 	bl	8008de8 <_malloc_r>
 800eccc:	2800      	cmp	r0, #0
 800ecce:	d1e2      	bne.n	800ec96 <__smakebuf_r+0x56>
 800ecd0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ecd4:	059a      	lsls	r2, r3, #22
 800ecd6:	d4c0      	bmi.n	800ec5a <__smakebuf_r+0x1a>
 800ecd8:	f023 0303 	bic.w	r3, r3, #3
 800ecdc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ece0:	f043 0302 	orr.w	r3, r3, #2
 800ece4:	2101      	movs	r1, #1
 800ece6:	e9c4 2104 	strd	r2, r1, [r4, #16]
 800ecea:	81a3      	strh	r3, [r4, #12]
 800ecec:	6022      	str	r2, [r4, #0]
 800ecee:	e7b4      	b.n	800ec5a <__smakebuf_r+0x1a>
 800ecf0:	f44f 6880 	mov.w	r8, #1024	; 0x400
 800ecf4:	462f      	mov	r7, r5
 800ecf6:	e7c9      	b.n	800ec8c <__smakebuf_r+0x4c>
 800ecf8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ecfc:	4630      	mov	r0, r6
 800ecfe:	f7f9 fbc7 	bl	8008490 <_isatty_r>
 800ed02:	b910      	cbnz	r0, 800ed0a <__smakebuf_r+0xca>
 800ed04:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ed08:	e7cf      	b.n	800ecaa <__smakebuf_r+0x6a>
 800ed0a:	89a3      	ldrh	r3, [r4, #12]
 800ed0c:	f023 0303 	bic.w	r3, r3, #3
 800ed10:	f043 0301 	orr.w	r3, r3, #1
 800ed14:	b21b      	sxth	r3, r3
 800ed16:	e7c8      	b.n	800ecaa <__smakebuf_r+0x6a>

0800ed18 <__swbuf_r>:
 800ed18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ed1a:	460d      	mov	r5, r1
 800ed1c:	4614      	mov	r4, r2
 800ed1e:	4606      	mov	r6, r0
 800ed20:	b110      	cbz	r0, 800ed28 <__swbuf_r+0x10>
 800ed22:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800ed24:	2b00      	cmp	r3, #0
 800ed26:	d04c      	beq.n	800edc2 <__swbuf_r+0xaa>
 800ed28:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ed2c:	69a3      	ldr	r3, [r4, #24]
 800ed2e:	60a3      	str	r3, [r4, #8]
 800ed30:	0717      	lsls	r7, r2, #28
 800ed32:	b290      	uxth	r0, r2
 800ed34:	d51b      	bpl.n	800ed6e <__swbuf_r+0x56>
 800ed36:	6923      	ldr	r3, [r4, #16]
 800ed38:	b1cb      	cbz	r3, 800ed6e <__swbuf_r+0x56>
 800ed3a:	b2ed      	uxtb	r5, r5
 800ed3c:	0481      	lsls	r1, r0, #18
 800ed3e:	462f      	mov	r7, r5
 800ed40:	d522      	bpl.n	800ed88 <__swbuf_r+0x70>
 800ed42:	6822      	ldr	r2, [r4, #0]
 800ed44:	6961      	ldr	r1, [r4, #20]
 800ed46:	1ad3      	subs	r3, r2, r3
 800ed48:	4299      	cmp	r1, r3
 800ed4a:	dd29      	ble.n	800eda0 <__swbuf_r+0x88>
 800ed4c:	3301      	adds	r3, #1
 800ed4e:	68a1      	ldr	r1, [r4, #8]
 800ed50:	3901      	subs	r1, #1
 800ed52:	60a1      	str	r1, [r4, #8]
 800ed54:	1c51      	adds	r1, r2, #1
 800ed56:	6021      	str	r1, [r4, #0]
 800ed58:	7015      	strb	r5, [r2, #0]
 800ed5a:	6962      	ldr	r2, [r4, #20]
 800ed5c:	429a      	cmp	r2, r3
 800ed5e:	d027      	beq.n	800edb0 <__swbuf_r+0x98>
 800ed60:	89a3      	ldrh	r3, [r4, #12]
 800ed62:	07db      	lsls	r3, r3, #31
 800ed64:	d501      	bpl.n	800ed6a <__swbuf_r+0x52>
 800ed66:	2d0a      	cmp	r5, #10
 800ed68:	d022      	beq.n	800edb0 <__swbuf_r+0x98>
 800ed6a:	4638      	mov	r0, r7
 800ed6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ed6e:	4621      	mov	r1, r4
 800ed70:	4630      	mov	r0, r6
 800ed72:	f7ff fe75 	bl	800ea60 <__swsetup_r>
 800ed76:	bb08      	cbnz	r0, 800edbc <__swbuf_r+0xa4>
 800ed78:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ed7c:	6923      	ldr	r3, [r4, #16]
 800ed7e:	b290      	uxth	r0, r2
 800ed80:	b2ed      	uxtb	r5, r5
 800ed82:	0481      	lsls	r1, r0, #18
 800ed84:	462f      	mov	r7, r5
 800ed86:	d4dc      	bmi.n	800ed42 <__swbuf_r+0x2a>
 800ed88:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800ed8c:	81a2      	strh	r2, [r4, #12]
 800ed8e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ed90:	6961      	ldr	r1, [r4, #20]
 800ed92:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800ed96:	6662      	str	r2, [r4, #100]	; 0x64
 800ed98:	6822      	ldr	r2, [r4, #0]
 800ed9a:	1ad3      	subs	r3, r2, r3
 800ed9c:	4299      	cmp	r1, r3
 800ed9e:	dcd5      	bgt.n	800ed4c <__swbuf_r+0x34>
 800eda0:	4621      	mov	r1, r4
 800eda2:	4630      	mov	r0, r6
 800eda4:	f7fe f914 	bl	800cfd0 <_fflush_r>
 800eda8:	b940      	cbnz	r0, 800edbc <__swbuf_r+0xa4>
 800edaa:	6822      	ldr	r2, [r4, #0]
 800edac:	2301      	movs	r3, #1
 800edae:	e7ce      	b.n	800ed4e <__swbuf_r+0x36>
 800edb0:	4621      	mov	r1, r4
 800edb2:	4630      	mov	r0, r6
 800edb4:	f7fe f90c 	bl	800cfd0 <_fflush_r>
 800edb8:	2800      	cmp	r0, #0
 800edba:	d0d6      	beq.n	800ed6a <__swbuf_r+0x52>
 800edbc:	f04f 37ff 	mov.w	r7, #4294967295
 800edc0:	e7d3      	b.n	800ed6a <__swbuf_r+0x52>
 800edc2:	f7fc f935 	bl	800b030 <__sinit>
 800edc6:	e7af      	b.n	800ed28 <__swbuf_r+0x10>
