TimeQuest Timing Analyzer report for top
Tue Nov 15 00:52:36 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'CLK'
 14. Slow 1200mV 85C Model Hold: 'CLK'
 15. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'CLK'
 24. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 0C Model Hold: 'CLK'
 26. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 34. Fast 1200mV 0C Model Setup: 'CLK'
 35. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 36. Fast 1200mV 0C Model Hold: 'CLK'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; top                                                 ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; CLK                                                  ; Base      ; 20.833 ; 48.0 MHz   ; 0.000 ; 10.416 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                        ; { CLK }                                                  ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 7.692  ; 130.01 MHz ; 0.000 ; 3.846  ; 50.00      ; 24        ; 65          ;       ;        ;           ;            ; false    ; CLK    ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                         ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 106.11 MHz ; 106.11 MHz      ; CLK                                                  ;      ;
; 209.12 MHz ; 209.12 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -3.739 ; -85.298       ;
; CLK                                                  ; -3.414 ; -9.463        ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; CLK                                                  ; 0.452 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.453 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.545  ; 0.000         ;
; CLK                                                  ; 10.196 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                               ;
+--------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -3.739 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 1.346      ;
; -3.739 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 1.346      ;
; -3.652 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 1.259      ;
; -3.651 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 1.258      ;
; -3.650 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 1.257      ;
; -3.648 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 1.255      ;
; -3.647 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 1.254      ;
; -3.646 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 1.253      ;
; -3.644 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 1.251      ;
; -3.641 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 1.248      ;
; -3.640 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 1.247      ;
; -3.639 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 1.246      ;
; -3.635 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 1.242      ;
; -3.153 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.189     ; 1.232      ;
; -3.150 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.189     ; 1.229      ;
; -3.149 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.189     ; 1.228      ;
; -3.148 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.189     ; 1.227      ;
; -3.146 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.189     ; 1.225      ;
; -3.145 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.189     ; 1.224      ;
; -3.143 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.189     ; 1.222      ;
; -3.141 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.189     ; 1.220      ;
; -3.140 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.189     ; 1.219      ;
; -3.139 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.189     ; 1.218      ;
; -3.138 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.189     ; 1.217      ;
; -3.135 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.189     ; 1.214      ;
; 2.910  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.572     ; 4.211      ;
; 2.923  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.572     ; 4.198      ;
; 2.925  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.572     ; 4.196      ;
; 2.942  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.572     ; 4.179      ;
; 2.943  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.572     ; 4.178      ;
; 2.946  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.572     ; 4.175      ;
; 2.952  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.572     ; 4.169      ;
; 2.975  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.572     ; 4.146      ;
; 2.983  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.572     ; 4.138      ;
; 2.983  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.572     ; 4.138      ;
; 2.985  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.572     ; 4.136      ;
; 3.000  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.572     ; 4.121      ;
; 3.000  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.572     ; 4.121      ;
; 3.001  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.572     ; 4.120      ;
; 3.001  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.572     ; 4.120      ;
; 3.002  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.572     ; 4.119      ;
; 3.002  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.572     ; 4.119      ;
; 3.018  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.572     ; 4.103      ;
; 3.022  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.572     ; 4.099      ;
; 3.026  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.572     ; 4.095      ;
; 3.032  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.572     ; 4.089      ;
; 3.032  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.572     ; 4.089      ;
; 3.035  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.572     ; 4.086      ;
; 3.036  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.572     ; 4.085      ;
; 3.036  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.572     ; 4.085      ;
; 3.037  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.572     ; 4.084      ;
; 3.037  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.572     ; 4.084      ;
; 3.053  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.572     ; 4.068      ;
; 3.054  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.572     ; 4.067      ;
; 3.055  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.572     ; 4.066      ;
; 3.056  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.572     ; 4.065      ;
; 3.109  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.572     ; 4.012      ;
; 3.115  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.572     ; 4.006      ;
; 3.123  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.572     ; 3.998      ;
; 3.128  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.572     ; 3.993      ;
; 3.134  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.572     ; 3.987      ;
; 3.137  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.572     ; 3.984      ;
; 3.140  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.572     ; 3.981      ;
; 3.141  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.572     ; 3.980      ;
; 3.142  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.572     ; 3.979      ;
; 3.175  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.572     ; 3.946      ;
; 3.189  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.572     ; 3.932      ;
; 3.192  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.572     ; 3.929      ;
; 3.193  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.572     ; 3.928      ;
; 3.194  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.572     ; 3.927      ;
; 3.199  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.572     ; 3.922      ;
; 3.213  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.572     ; 3.908      ;
; 3.214  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.572     ; 3.907      ;
; 3.216  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.572     ; 3.905      ;
; 3.217  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.572     ; 3.904      ;
; 3.218  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.572     ; 3.903      ;
; 3.220  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.572     ; 3.901      ;
; 3.231  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.572     ; 3.890      ;
; 3.247  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.572     ; 3.874      ;
; 3.248  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.572     ; 3.873      ;
; 3.249  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.572     ; 3.872      ;
; 3.250  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.572     ; 3.871      ;
; 3.266  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.572     ; 3.855      ;
; 3.272  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.572     ; 3.849      ;
; 3.290  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.572     ; 3.831      ;
; 3.296  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.572     ; 3.825      ;
; 3.315  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.572     ; 3.806      ;
; 3.322  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.572     ; 3.799      ;
; 3.328  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.572     ; 3.793      ;
; 3.329  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.572     ; 3.792      ;
; 3.332  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.572     ; 3.789      ;
; 3.333  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.572     ; 3.788      ;
; 3.334  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.572     ; 3.787      ;
; 3.390  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.572     ; 3.731      ;
; 3.404  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.572     ; 3.717      ;
; 3.406  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.572     ; 3.715      ;
; 3.407  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.572     ; 3.714      ;
; 3.408  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.572     ; 3.713      ;
; 3.409  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.572     ; 3.712      ;
; 3.412  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.572     ; 3.709      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK'                                                                                                                                                                               ;
+--------+--------------------------------------------------+----------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+----------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -3.414 ; DRAM_Controller:DRAM_Controller1|ready_for_new   ; state.s_idle                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.140      ; 5.804      ;
; -3.414 ; DRAM_Controller:DRAM_Controller1|ready_for_new   ; uart_link_enable                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.140      ; 5.804      ;
; -2.635 ; DRAM_Controller:DRAM_Controller1|ready_for_new   ; state.s_init_wait                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.140      ; 5.025      ;
; 11.409 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[2]  ; UART_Link:UART_Link1|data_buffer[0][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.065     ; 9.360      ;
; 11.461 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[2]  ; UART_Link:UART_Link1|state.s_listen    ; CLK                                                  ; CLK         ; 20.833       ; -0.054     ; 9.319      ;
; 11.461 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[2]  ; UART_Link:UART_Link1|state.s_act       ; CLK                                                  ; CLK         ; 20.833       ; -0.054     ; 9.319      ;
; 11.504 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[2]  ; UART_Link:UART_Link1|state.s_txing     ; CLK                                                  ; CLK         ; 20.833       ; -0.054     ; 9.276      ;
; 11.504 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[2]  ; UART_Link:UART_Link1|state.s_act_wait  ; CLK                                                  ; CLK         ; 20.833       ; -0.054     ; 9.276      ;
; 11.555 ; UART_Link:UART_Link1|data_buffer_fill_ctr[2]     ; UART_Link:UART_Link1|state.s_listen    ; CLK                                                  ; CLK         ; 20.833       ; -0.083     ; 9.196      ;
; 11.555 ; UART_Link:UART_Link1|data_buffer_fill_ctr[2]     ; UART_Link:UART_Link1|state.s_act       ; CLK                                                  ; CLK         ; 20.833       ; -0.083     ; 9.196      ;
; 11.578 ; UART_Link:UART_Link1|data_buffer_fill_ctr[2]     ; UART_Link:UART_Link1|state.s_txing     ; CLK                                                  ; CLK         ; 20.833       ; -0.083     ; 9.173      ;
; 11.578 ; UART_Link:UART_Link1|data_buffer_fill_ctr[2]     ; UART_Link:UART_Link1|state.s_act_wait  ; CLK                                                  ; CLK         ; 20.833       ; -0.083     ; 9.173      ;
; 11.721 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[2]  ; UART_Link:UART_Link1|data_buffer[0][2] ; CLK                                                  ; CLK         ; 20.833       ; -0.059     ; 9.054      ;
; 11.721 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[2]  ; UART_Link:UART_Link1|data_buffer[0][3] ; CLK                                                  ; CLK         ; 20.833       ; -0.059     ; 9.054      ;
; 11.767 ; UART_Link:UART_Link1|data_buffer_sz_latch[4]     ; UART_Link:UART_Link1|state.s_listen    ; CLK                                                  ; CLK         ; 20.833       ; -0.081     ; 8.986      ;
; 11.767 ; UART_Link:UART_Link1|data_buffer_sz_latch[4]     ; UART_Link:UART_Link1|state.s_act       ; CLK                                                  ; CLK         ; 20.833       ; -0.081     ; 8.986      ;
; 11.775 ; UART_Link:UART_Link1|data_buffer_fill_ctr[0]     ; UART_Link:UART_Link1|state.s_listen    ; CLK                                                  ; CLK         ; 20.833       ; -0.083     ; 8.976      ;
; 11.775 ; UART_Link:UART_Link1|data_buffer_fill_ctr[0]     ; UART_Link:UART_Link1|state.s_act       ; CLK                                                  ; CLK         ; 20.833       ; -0.083     ; 8.976      ;
; 11.786 ; UART_Link:UART_Link1|data_buffer_fill_ctr[2]     ; UART_Link:UART_Link1|data_buffer[0][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.094     ; 8.954      ;
; 11.789 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[2]  ; UART_Link:UART_Link1|data_buffer[0][6] ; CLK                                                  ; CLK         ; 20.833       ; -0.059     ; 8.986      ;
; 11.789 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[2]  ; UART_Link:UART_Link1|data_buffer[0][7] ; CLK                                                  ; CLK         ; 20.833       ; -0.059     ; 8.986      ;
; 11.790 ; UART_Link:UART_Link1|data_buffer_sz_latch[4]     ; UART_Link:UART_Link1|state.s_txing     ; CLK                                                  ; CLK         ; 20.833       ; -0.081     ; 8.963      ;
; 11.790 ; UART_Link:UART_Link1|data_buffer_sz_latch[4]     ; UART_Link:UART_Link1|state.s_act_wait  ; CLK                                                  ; CLK         ; 20.833       ; -0.081     ; 8.963      ;
; 11.798 ; UART_Link:UART_Link1|data_buffer_fill_ctr[0]     ; UART_Link:UART_Link1|state.s_txing     ; CLK                                                  ; CLK         ; 20.833       ; -0.083     ; 8.953      ;
; 11.798 ; UART_Link:UART_Link1|data_buffer_fill_ctr[0]     ; UART_Link:UART_Link1|state.s_act_wait  ; CLK                                                  ; CLK         ; 20.833       ; -0.083     ; 8.953      ;
; 11.800 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[5]  ; UART_Link:UART_Link1|data_buffer[0][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.065     ; 8.969      ;
; 11.852 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[5]  ; UART_Link:UART_Link1|state.s_listen    ; CLK                                                  ; CLK         ; 20.833       ; -0.054     ; 8.928      ;
; 11.852 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[5]  ; UART_Link:UART_Link1|state.s_act       ; CLK                                                  ; CLK         ; 20.833       ; -0.054     ; 8.928      ;
; 11.895 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[5]  ; UART_Link:UART_Link1|state.s_txing     ; CLK                                                  ; CLK         ; 20.833       ; -0.054     ; 8.885      ;
; 11.895 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[5]  ; UART_Link:UART_Link1|state.s_act_wait  ; CLK                                                  ; CLK         ; 20.833       ; -0.054     ; 8.885      ;
; 11.933 ; UART_Link:UART_Link1|data_buffer_sz_latch[3]     ; UART_Link:UART_Link1|state.s_listen    ; CLK                                                  ; CLK         ; 20.833       ; -0.081     ; 8.820      ;
; 11.933 ; UART_Link:UART_Link1|data_buffer_sz_latch[3]     ; UART_Link:UART_Link1|state.s_act       ; CLK                                                  ; CLK         ; 20.833       ; -0.081     ; 8.820      ;
; 11.938 ; UART_Link:UART_Link1|data_buffer_sz_latch[0]     ; UART_Link:UART_Link1|state.s_listen    ; CLK                                                  ; CLK         ; 20.833       ; -0.081     ; 8.815      ;
; 11.938 ; UART_Link:UART_Link1|data_buffer_sz_latch[0]     ; UART_Link:UART_Link1|state.s_act       ; CLK                                                  ; CLK         ; 20.833       ; -0.081     ; 8.815      ;
; 11.956 ; UART_Link:UART_Link1|data_buffer_sz_latch[3]     ; UART_Link:UART_Link1|state.s_txing     ; CLK                                                  ; CLK         ; 20.833       ; -0.081     ; 8.797      ;
; 11.956 ; UART_Link:UART_Link1|data_buffer_sz_latch[3]     ; UART_Link:UART_Link1|state.s_act_wait  ; CLK                                                  ; CLK         ; 20.833       ; -0.081     ; 8.797      ;
; 11.961 ; UART_Link:UART_Link1|data_buffer_sz_latch[0]     ; UART_Link:UART_Link1|state.s_txing     ; CLK                                                  ; CLK         ; 20.833       ; -0.081     ; 8.792      ;
; 11.961 ; UART_Link:UART_Link1|data_buffer_sz_latch[0]     ; UART_Link:UART_Link1|state.s_act_wait  ; CLK                                                  ; CLK         ; 20.833       ; -0.081     ; 8.792      ;
; 11.998 ; UART_Link:UART_Link1|data_buffer_sz_latch[4]     ; UART_Link:UART_Link1|data_buffer[0][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.092     ; 8.744      ;
; 12.006 ; UART_Link:UART_Link1|data_buffer_fill_ctr[0]     ; UART_Link:UART_Link1|data_buffer[0][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.094     ; 8.734      ;
; 12.030 ; UART_Link:UART_Link1|data_buffer_sz_latch[2]     ; UART_Link:UART_Link1|state.s_listen    ; CLK                                                  ; CLK         ; 20.833       ; -0.081     ; 8.723      ;
; 12.030 ; UART_Link:UART_Link1|data_buffer_sz_latch[2]     ; UART_Link:UART_Link1|state.s_act       ; CLK                                                  ; CLK         ; 20.833       ; -0.081     ; 8.723      ;
; 12.053 ; UART_Link:UART_Link1|data_buffer_sz_latch[2]     ; UART_Link:UART_Link1|state.s_txing     ; CLK                                                  ; CLK         ; 20.833       ; -0.081     ; 8.700      ;
; 12.053 ; UART_Link:UART_Link1|data_buffer_sz_latch[2]     ; UART_Link:UART_Link1|state.s_act_wait  ; CLK                                                  ; CLK         ; 20.833       ; -0.081     ; 8.700      ;
; 12.063 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[4]  ; UART_Link:UART_Link1|data_buffer[0][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.065     ; 8.706      ;
; 12.075 ; UART_Link:UART_Link1|data_buffer_fill_ctr[6]     ; UART_Link:UART_Link1|state.s_listen    ; CLK                                                  ; CLK         ; 20.833       ; -0.083     ; 8.676      ;
; 12.075 ; UART_Link:UART_Link1|data_buffer_fill_ctr[6]     ; UART_Link:UART_Link1|state.s_act       ; CLK                                                  ; CLK         ; 20.833       ; -0.083     ; 8.676      ;
; 12.077 ; UART_Link:UART_Link1|data_buffer_fill_ctr[1]     ; UART_Link:UART_Link1|state.s_listen    ; CLK                                                  ; CLK         ; 20.833       ; -0.083     ; 8.674      ;
; 12.077 ; UART_Link:UART_Link1|data_buffer_fill_ctr[1]     ; UART_Link:UART_Link1|state.s_act       ; CLK                                                  ; CLK         ; 20.833       ; -0.083     ; 8.674      ;
; 12.097 ; UART_Link:UART_Link1|data_buffer_sz_latch[1]     ; UART_Link:UART_Link1|state.s_listen    ; CLK                                                  ; CLK         ; 20.833       ; -0.081     ; 8.656      ;
; 12.097 ; UART_Link:UART_Link1|data_buffer_sz_latch[1]     ; UART_Link:UART_Link1|state.s_act       ; CLK                                                  ; CLK         ; 20.833       ; -0.081     ; 8.656      ;
; 12.098 ; UART_Link:UART_Link1|data_buffer_fill_ctr[6]     ; UART_Link:UART_Link1|state.s_txing     ; CLK                                                  ; CLK         ; 20.833       ; -0.083     ; 8.653      ;
; 12.098 ; UART_Link:UART_Link1|data_buffer_fill_ctr[6]     ; UART_Link:UART_Link1|state.s_act_wait  ; CLK                                                  ; CLK         ; 20.833       ; -0.083     ; 8.653      ;
; 12.098 ; UART_Link:UART_Link1|data_buffer_fill_ctr[2]     ; UART_Link:UART_Link1|data_buffer[0][2] ; CLK                                                  ; CLK         ; 20.833       ; -0.088     ; 8.648      ;
; 12.098 ; UART_Link:UART_Link1|data_buffer_fill_ctr[2]     ; UART_Link:UART_Link1|data_buffer[0][3] ; CLK                                                  ; CLK         ; 20.833       ; -0.088     ; 8.648      ;
; 12.100 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[16] ; UART_Link:UART_Link1|data_buffer[0][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 8.660      ;
; 12.100 ; UART_Link:UART_Link1|data_buffer_fill_ctr[1]     ; UART_Link:UART_Link1|state.s_txing     ; CLK                                                  ; CLK         ; 20.833       ; -0.083     ; 8.651      ;
; 12.100 ; UART_Link:UART_Link1|data_buffer_fill_ctr[1]     ; UART_Link:UART_Link1|state.s_act_wait  ; CLK                                                  ; CLK         ; 20.833       ; -0.083     ; 8.651      ;
; 12.112 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[5]  ; UART_Link:UART_Link1|data_buffer[0][2] ; CLK                                                  ; CLK         ; 20.833       ; -0.059     ; 8.663      ;
; 12.112 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[5]  ; UART_Link:UART_Link1|data_buffer[0][3] ; CLK                                                  ; CLK         ; 20.833       ; -0.059     ; 8.663      ;
; 12.115 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[4]  ; UART_Link:UART_Link1|state.s_listen    ; CLK                                                  ; CLK         ; 20.833       ; -0.054     ; 8.665      ;
; 12.115 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[4]  ; UART_Link:UART_Link1|state.s_act       ; CLK                                                  ; CLK         ; 20.833       ; -0.054     ; 8.665      ;
; 12.119 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[2]  ; UART_Link:UART_Link1|data_buffer[1][7] ; CLK                                                  ; CLK         ; 20.833       ; -0.059     ; 8.656      ;
; 12.120 ; UART_Link:UART_Link1|data_buffer_sz_latch[1]     ; UART_Link:UART_Link1|state.s_txing     ; CLK                                                  ; CLK         ; 20.833       ; -0.081     ; 8.633      ;
; 12.120 ; UART_Link:UART_Link1|data_buffer_sz_latch[1]     ; UART_Link:UART_Link1|state.s_act_wait  ; CLK                                                  ; CLK         ; 20.833       ; -0.081     ; 8.633      ;
; 12.131 ; UART_Link:UART_Link1|data_buffer_fill_ctr[4]     ; UART_Link:UART_Link1|state.s_listen    ; CLK                                                  ; CLK         ; 20.833       ; -0.083     ; 8.620      ;
; 12.131 ; UART_Link:UART_Link1|data_buffer_fill_ctr[4]     ; UART_Link:UART_Link1|state.s_act       ; CLK                                                  ; CLK         ; 20.833       ; -0.083     ; 8.620      ;
; 12.152 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[16] ; UART_Link:UART_Link1|state.s_listen    ; CLK                                                  ; CLK         ; 20.833       ; -0.063     ; 8.619      ;
; 12.152 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[16] ; UART_Link:UART_Link1|state.s_act       ; CLK                                                  ; CLK         ; 20.833       ; -0.063     ; 8.619      ;
; 12.152 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[2]  ; UART_Link:UART_Link1|data_buffer[0][0] ; CLK                                                  ; CLK         ; 20.833       ; -0.045     ; 8.637      ;
; 12.152 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[2]  ; UART_Link:UART_Link1|data_buffer[0][1] ; CLK                                                  ; CLK         ; 20.833       ; -0.045     ; 8.637      ;
; 12.152 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[2]  ; UART_Link:UART_Link1|data_buffer[0][5] ; CLK                                                  ; CLK         ; 20.833       ; -0.045     ; 8.637      ;
; 12.154 ; UART_Link:UART_Link1|data_buffer_fill_ctr[4]     ; UART_Link:UART_Link1|state.s_txing     ; CLK                                                  ; CLK         ; 20.833       ; -0.083     ; 8.597      ;
; 12.154 ; UART_Link:UART_Link1|data_buffer_fill_ctr[4]     ; UART_Link:UART_Link1|state.s_act_wait  ; CLK                                                  ; CLK         ; 20.833       ; -0.083     ; 8.597      ;
; 12.158 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[4]  ; UART_Link:UART_Link1|state.s_txing     ; CLK                                                  ; CLK         ; 20.833       ; -0.054     ; 8.622      ;
; 12.158 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[4]  ; UART_Link:UART_Link1|state.s_act_wait  ; CLK                                                  ; CLK         ; 20.833       ; -0.054     ; 8.622      ;
; 12.164 ; UART_Link:UART_Link1|data_buffer_sz_latch[3]     ; UART_Link:UART_Link1|data_buffer[0][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.092     ; 8.578      ;
; 12.166 ; UART_Link:UART_Link1|data_buffer_fill_ctr[2]     ; UART_Link:UART_Link1|data_buffer[0][6] ; CLK                                                  ; CLK         ; 20.833       ; -0.088     ; 8.580      ;
; 12.166 ; UART_Link:UART_Link1|data_buffer_fill_ctr[2]     ; UART_Link:UART_Link1|data_buffer[0][7] ; CLK                                                  ; CLK         ; 20.833       ; -0.088     ; 8.580      ;
; 12.169 ; UART_Link:UART_Link1|data_buffer_sz_latch[0]     ; UART_Link:UART_Link1|data_buffer[0][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.092     ; 8.573      ;
; 12.180 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[5]  ; UART_Link:UART_Link1|data_buffer[0][6] ; CLK                                                  ; CLK         ; 20.833       ; -0.059     ; 8.595      ;
; 12.180 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[5]  ; UART_Link:UART_Link1|data_buffer[0][7] ; CLK                                                  ; CLK         ; 20.833       ; -0.059     ; 8.595      ;
; 12.182 ; UART_Link:UART_Link1|data_buffer_fill_ctr[3]     ; UART_Link:UART_Link1|state.s_listen    ; CLK                                                  ; CLK         ; 20.833       ; -0.083     ; 8.569      ;
; 12.182 ; UART_Link:UART_Link1|data_buffer_fill_ctr[3]     ; UART_Link:UART_Link1|state.s_act       ; CLK                                                  ; CLK         ; 20.833       ; -0.083     ; 8.569      ;
; 12.195 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[16] ; UART_Link:UART_Link1|state.s_txing     ; CLK                                                  ; CLK         ; 20.833       ; -0.063     ; 8.576      ;
; 12.195 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[16] ; UART_Link:UART_Link1|state.s_act_wait  ; CLK                                                  ; CLK         ; 20.833       ; -0.063     ; 8.576      ;
; 12.201 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[3]  ; UART_Link:UART_Link1|data_buffer[0][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.065     ; 8.568      ;
; 12.205 ; UART_Link:UART_Link1|data_buffer_fill_ctr[3]     ; UART_Link:UART_Link1|state.s_txing     ; CLK                                                  ; CLK         ; 20.833       ; -0.083     ; 8.546      ;
; 12.205 ; UART_Link:UART_Link1|data_buffer_fill_ctr[3]     ; UART_Link:UART_Link1|state.s_act_wait  ; CLK                                                  ; CLK         ; 20.833       ; -0.083     ; 8.546      ;
; 12.232 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[31] ; UART_Link:UART_Link1|data_buffer[0][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 8.528      ;
; 12.253 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[3]  ; UART_Link:UART_Link1|state.s_listen    ; CLK                                                  ; CLK         ; 20.833       ; -0.054     ; 8.527      ;
; 12.253 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[3]  ; UART_Link:UART_Link1|state.s_act       ; CLK                                                  ; CLK         ; 20.833       ; -0.054     ; 8.527      ;
; 12.261 ; UART_Link:UART_Link1|data_buffer_sz_latch[2]     ; UART_Link:UART_Link1|data_buffer[0][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.092     ; 8.481      ;
; 12.273 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[28] ; UART_Link:UART_Link1|data_buffer[0][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 8.487      ;
; 12.277 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[0][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 8.483      ;
; 12.296 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[3]  ; UART_Link:UART_Link1|state.s_txing     ; CLK                                                  ; CLK         ; 20.833       ; -0.054     ; 8.484      ;
; 12.296 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[3]  ; UART_Link:UART_Link1|state.s_act_wait  ; CLK                                                  ; CLK         ; 20.833       ; -0.054     ; 8.484      ;
; 12.306 ; UART_Link:UART_Link1|data_buffer_fill_ctr[6]     ; UART_Link:UART_Link1|data_buffer[0][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.094     ; 8.434      ;
; 12.308 ; UART_Link:UART_Link1|data_buffer_fill_ctr[1]     ; UART_Link:UART_Link1|data_buffer[0][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.094     ; 8.432      ;
; 12.309 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[31] ; UART_Link:UART_Link1|state.s_listen    ; CLK                                                  ; CLK         ; 20.833       ; -0.063     ; 8.462      ;
+--------+--------------------------------------------------+----------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK'                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.452 ; UART_Controller:UART_Controller1|uart_tx_data_vec[7]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[7]             ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data      ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data      ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_start_bit ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_start_bit ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_Link:UART_Link1|iob_uart_write                              ; UART_Link:UART_Link1|iob_uart_write                              ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_stop_bit   ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_stop_bit   ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_start_bit  ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_start_bit  ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_data       ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_data       ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[3]          ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[3]          ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[1]          ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[1]          ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[2]          ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[2]          ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_Controller:UART_Controller1|uart_rx_bit                     ; UART_Controller:UART_Controller1|uart_rx_bit                     ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_Controller:UART_Controller1|uart_rx_filter[1]               ; UART_Controller:UART_Controller1|uart_rx_filter[1]               ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_Link:UART_Link1|tx_token[1]                                 ; UART_Link:UART_Link1|tx_token[1]                                 ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_Link:UART_Link1|tx_token[0]                                 ; UART_Link:UART_Link1|tx_token[0]                                 ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_Link:UART_Link1|state.s_rxing                               ; UART_Link:UART_Link1|state.s_rxing                               ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_Link:UART_Link1|rx_dst[0]                                   ; UART_Link:UART_Link1|rx_dst[0]                                   ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_Link:UART_Link1|rx_dst[1]                                   ; UART_Link:UART_Link1|rx_dst[1]                                   ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; pll_reset                                                        ; pll_reset                                                        ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Controller:UART_Controller1|uart_tx_count[1]                ; UART_Controller:UART_Controller1|uart_tx_count[1]                ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Controller:UART_Controller1|uart_tx_count[2]                ; UART_Controller:UART_Controller1|uart_tx_count[2]                ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Controller:UART_Controller1|uart_rx_count[1]                ; UART_Controller:UART_Controller1|uart_rx_count[1]                ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Controller:UART_Controller1|uart_rx_count[2]                ; UART_Controller:UART_Controller1|uart_rx_count[2]                ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Link:UART_Link1|carrier_magic_ctr                           ; UART_Link:UART_Link1|carrier_magic_ctr                           ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.464 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[0]          ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[0]          ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; UART_Controller:UART_Controller1|uart_tx_count[0]                ; UART_Controller:UART_Controller1|uart_tx_count[0]                ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; UART_Controller:UART_Controller1|uart_rx_count[0]                ; UART_Controller:UART_Controller1|uart_rx_count[0]                ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.758      ;
; 0.492 ; UART_Controller:UART_Controller1|tx_baud_counter[9]              ; UART_Controller:UART_Controller1|tx_baud_counter[9]              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.785      ;
; 0.492 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[2]          ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[3]          ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.786      ;
; 0.500 ; UART_Controller:UART_Controller1|rx_baud_counter[5]              ; UART_Controller:UART_Controller1|rx_baud_counter[5]              ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; UART_Controller:UART_Controller1|rx_baud_counter[5]              ; UART_Controller:UART_Controller1|rx_baud_tick                    ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; UART_Link:UART_Link1|data_buffer[1][4]                           ; UART_Link:UART_Link1|iob_uart_writedata[4]                       ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; UART_Link:UART_Link1|data_buffer[1][2]                           ; UART_Link:UART_Link1|iob_uart_writedata[2]                       ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.794      ;
; 0.517 ; state.s_init_pll                                                 ; state.s_init                                                     ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.810      ;
; 0.519 ; state.s_init_pll                                                 ; pll_reset                                                        ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.812      ;
; 0.526 ; UART_Link:UART_Link1|data_buffer[0][2]                           ; UART_Link:UART_Link1|leds[2]                                     ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.819      ;
; 0.526 ; UART_Controller:UART_Controller1|uart_rx_data_vec[5]             ; UART_Controller:UART_Controller1|uart_rx_data_vec[4]             ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.819      ;
; 0.527 ; UART_Controller:UART_Controller1|uart_rx_data_vec[2]             ; UART_Controller:UART_Controller1|uart_rx_data_vec[1]             ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.820      ;
; 0.528 ; UART_Link:UART_Link1|data_buffer[0][3]                           ; UART_Link:UART_Link1|leds[3]                                     ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.821      ;
; 0.532 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_start_bit  ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[0]          ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.826      ;
; 0.532 ; UART_Controller:UART_Controller1|uart_rx_filter[0]               ; UART_Controller:UART_Controller1|uart_rx_bit                     ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.826      ;
; 0.537 ; UART_Controller:UART_Controller1|uart_rx_data_vec[7]             ; UART_Controller:UART_Controller1|uart_rx_data_vec[6]             ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.830      ;
; 0.538 ; UART_Controller:UART_Controller1|uart_rx_data_vec[7]             ; UART_Link:UART_Link1|carrier_buffer[3][7]                        ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.831      ;
; 0.550 ; UART_Controller:UART_Controller1|uart_rx_data_vec[3]             ; UART_Controller:UART_Controller1|uart_rx_data_vec[2]             ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.843      ;
; 0.643 ; UART_Controller:UART_Controller1|uart_tx_data_vec[1]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[0]             ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.936      ;
; 0.643 ; UART_Controller:UART_Controller1|uart_tx_data_vec[4]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[3]             ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.936      ;
; 0.643 ; UART_Controller:UART_Controller1|uart_tx_data_vec[5]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[4]             ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.936      ;
; 0.647 ; UART_Controller:UART_Controller1|uart_rx_data_sr[0]              ; UART_Controller:UART_Controller1|uart_rx_data_sr[1]              ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.941      ;
; 0.659 ; UART_Controller:UART_Controller1|rx_baud_counter[4]              ; UART_Controller:UART_Controller1|rx_baud_tick                    ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.953      ;
; 0.674 ; UART_Link:UART_Link1|state.s_act_wait                            ; UART_Link:UART_Link1|state.s_listen                              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.967      ;
; 0.699 ; UART_Link:UART_Link1|state.s_act                                 ; UART_Link:UART_Link1|state.s_act_wait                            ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.992      ;
; 0.709 ; UART_Link:UART_Link1|data_buffer[0][5]                           ; UART_Link:UART_Link1|iob_uart_writedata[5]                       ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.002      ;
; 0.721 ; UART_Link:UART_Link1|tx_token[0]                                 ; UART_Link:UART_Link1|iob_uart_writedata[0]                       ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.015      ;
; 0.732 ; UART_Link:UART_Link1|state.s_act_wait                            ; UART_Link:UART_Link1|state.s_txing                               ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.025      ;
; 0.737 ; UART_Link:UART_Link1|tx_token[0]                                 ; UART_Link:UART_Link1|iob_uart_writedata[1]                       ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.031      ;
; 0.738 ; UART_Link:UART_Link1|data_buffer[1][3]                           ; UART_Link:UART_Link1|iob_uart_writedata[3]                       ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.032      ;
; 0.739 ; UART_Link:UART_Link1|data_buffer[1][6]                           ; UART_Link:UART_Link1|iob_uart_writedata[6]                       ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.033      ;
; 0.740 ; UART_Controller:UART_Controller1|uart_tx_data_vec[2]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[1]             ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.033      ;
; 0.740 ; UART_Link:UART_Link1|data_buffer[1][5]                           ; UART_Link:UART_Link1|iob_uart_writedata[5]                       ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.034      ;
; 0.741 ; UART_Controller:UART_Controller1|uart_tx_data_vec[3]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[2]             ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.034      ;
; 0.742 ; UART_Controller:UART_Controller1|uart_tx_data_vec[6]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[5]             ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.035      ;
; 0.744 ; UART_Controller:UART_Controller1|tx_baud_counter[1]              ; UART_Controller:UART_Controller1|tx_baud_counter[1]              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.037      ;
; 0.745 ; UART_Controller:UART_Controller1|tx_baud_counter[3]              ; UART_Controller:UART_Controller1|tx_baud_counter[3]              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; UART_Controller:UART_Controller1|rx_baud_counter[1]              ; UART_Controller:UART_Controller1|rx_baud_counter[1]              ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.039      ;
; 0.745 ; UART_Controller:UART_Controller1|rx_baud_counter[3]              ; UART_Controller:UART_Controller1|rx_baud_counter[3]              ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.039      ;
; 0.746 ; UART_Controller:UART_Controller1|tx_baud_counter[2]              ; UART_Controller:UART_Controller1|tx_baud_counter[2]              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; UART_Controller:UART_Controller1|tx_baud_counter[5]              ; UART_Controller:UART_Controller1|tx_baud_counter[5]              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; UART_Controller:UART_Controller1|rx_baud_counter[2]              ; UART_Controller:UART_Controller1|rx_baud_counter[2]              ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.040      ;
; 0.747 ; UART_Controller:UART_Controller1|tx_baud_counter[4]              ; UART_Controller:UART_Controller1|tx_baud_counter[4]              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; UART_Controller:UART_Controller1|tx_baud_counter[7]              ; UART_Controller:UART_Controller1|tx_baud_counter[7]              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.040      ;
; 0.749 ; UART_Controller:UART_Controller1|tx_baud_counter[6]              ; UART_Controller:UART_Controller1|tx_baud_counter[6]              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.042      ;
; 0.749 ; UART_Controller:UART_Controller1|tx_baud_counter[8]              ; UART_Controller:UART_Controller1|tx_baud_counter[8]              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.042      ;
; 0.750 ; UART_Controller:UART_Controller1|uart_tx_count[0]                ; UART_Controller:UART_Controller1|uart_tx_count[1]                ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.043      ;
; 0.757 ; UART_Controller:UART_Controller1|rx_baud_counter[4]              ; UART_Controller:UART_Controller1|rx_baud_counter[4]              ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.051      ;
; 0.760 ; UART_Link:UART_Link1|data_buffer_fill_ctr[3]                     ; UART_Link:UART_Link1|data_buffer_fill_ctr[3]                     ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.053      ;
; 0.760 ; UART_Link:UART_Link1|data_buffer_fill_ctr[15]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[15]                    ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.053      ;
; 0.760 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[3]                  ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[3]                  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.053      ;
; 0.760 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[15]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[15]                 ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.053      ;
; 0.761 ; UART_Link:UART_Link1|data_buffer_fill_ctr[1]                     ; UART_Link:UART_Link1|data_buffer_fill_ctr[1]                     ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; UART_Link:UART_Link1|data_buffer_fill_ctr[5]                     ; UART_Link:UART_Link1|data_buffer_fill_ctr[5]                     ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; UART_Link:UART_Link1|data_buffer_fill_ctr[11]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[11]                    ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; UART_Link:UART_Link1|data_buffer_fill_ctr[13]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[13]                    ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; UART_Link:UART_Link1|data_buffer_fill_ctr[19]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[19]                    ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[1]                  ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[1]                  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[5]                  ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[5]                  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[11]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[11]                 ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[13]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[13]                 ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[19]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[19]                 ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; UART_Link:UART_Link1|data_buffer_fill_ctr[17]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[17]                    ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; UART_Link:UART_Link1|data_buffer_fill_ctr[21]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[21]                    ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; UART_Link:UART_Link1|data_buffer_fill_ctr[27]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[27]                    ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; UART_Link:UART_Link1|data_buffer_fill_ctr[29]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[29]                    ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data      ; UART_Controller:UART_Controller1|uart_tx_data_vec[6]             ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[29]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[29]                 ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[27]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[27]                 ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[21]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[21]                 ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17]                 ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; UART_Link:UART_Link1|data_buffer_fill_ctr[2]                     ; UART_Link:UART_Link1|data_buffer_fill_ctr[2]                     ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; UART_Link:UART_Link1|data_buffer_fill_ctr[6]                     ; UART_Link:UART_Link1|data_buffer_fill_ctr[6]                     ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; UART_Link:UART_Link1|data_buffer_fill_ctr[7]                     ; UART_Link:UART_Link1|data_buffer_fill_ctr[7]                     ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; UART_Link:UART_Link1|data_buffer_fill_ctr[31]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[31]                    ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.056      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                               ;
+-------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                 ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.453 ; DRAM_Controller:DRAM_Controller1|iob_cke                ; DRAM_Controller:DRAM_Controller1|iob_cke                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.525 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.818      ;
; 0.561 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.854      ;
; 0.645 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.938      ;
; 0.646 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.939      ;
; 0.746 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.748 ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.041      ;
; 0.749 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.042      ;
; 0.762 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.765 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.780 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.073      ;
; 0.788 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.081      ;
; 0.790 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.083      ;
; 0.791 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.084      ;
; 0.812 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.105      ;
; 0.821 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.114      ;
; 0.831 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.124      ;
; 0.916 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.209      ;
; 0.954 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|iob_address[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.247      ;
; 0.958 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.251      ;
; 0.961 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.254      ;
; 0.971 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.264      ;
; 1.095 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.388      ;
; 1.095 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.388      ;
; 1.100 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.393      ;
; 1.102 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.395      ;
; 1.103 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.396      ;
; 1.112 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.405      ;
; 1.117 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.410      ;
; 1.126 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.419      ;
; 1.127 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.420      ;
; 1.135 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.428      ;
; 1.135 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.428      ;
; 1.136 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.429      ;
; 1.232 ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.525      ;
; 1.248 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.541      ;
; 1.249 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.542      ;
; 1.249 ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.542      ;
; 1.253 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1      ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.546      ;
; 1.257 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.550      ;
; 1.258 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.551      ;
; 1.264 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.557      ;
; 1.267 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.560      ;
; 1.273 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.566      ;
; 1.276 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.569      ;
; 1.294 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.587      ;
; 1.307 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.600      ;
; 1.371 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.664      ;
; 1.389 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.682      ;
; 1.398 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.691      ;
; 1.404 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.697      ;
; 1.406 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.699      ;
; 1.413 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.706      ;
; 1.414 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.707      ;
; 1.414 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.707      ;
; 1.415 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.708      ;
; 1.416 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.709      ;
; 1.420 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.713      ;
; 1.422 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.715      ;
; 1.424 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.717      ;
; 1.431 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.724      ;
; 1.433 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.726      ;
; 1.435 ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.728      ;
; 1.436 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; DRAM_Controller:DRAM_Controller1|iob_address[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.729      ;
; 1.447 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.740      ;
; 1.452 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.745      ;
; 1.455 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.767      ;
; 1.528 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.821      ;
; 1.547 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.840      ;
; 1.558 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.854      ;
; 1.566 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.859      ;
; 1.608 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.901      ;
; 1.644 ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.937      ;
; 1.661 ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.954      ;
; 1.669 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.962      ;
; 1.675 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.987      ;
; 1.675 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.968      ;
; 1.678 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.990      ;
; 1.678 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.971      ;
; 1.679 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.972      ;
; 1.684 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.977      ;
; 1.685 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; DRAM_Controller:DRAM_Controller1|iob_address[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.978      ;
; 1.687 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.980      ;
; 1.691 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.984      ;
; 1.692 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 2.004      ;
; 1.694 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.987      ;
; 1.704 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 2.016      ;
; 1.713 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; DRAM_Controller:DRAM_Controller1|iob_address[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.006      ;
; 1.783 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.076      ;
; 1.793 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 2.105      ;
; 1.796 ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.089      ;
; 1.798 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 2.110      ;
; 1.804 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.097      ;
; 1.812 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 2.124      ;
; 1.812 ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.105      ;
; 1.812 ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.105      ;
; 1.818 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.111      ;
+-------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                          ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 111.47 MHz ; 111.47 MHz      ; CLK                                                  ;      ;
; 223.26 MHz ; 223.26 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; CLK                                                  ; -3.440 ; -9.443        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -3.291 ; -74.131       ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; CLK                                                  ; 0.401 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.401 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.516  ; 0.000         ;
; CLK                                                  ; 10.187 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                ;
+--------+--------------------------------------------------+----------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+----------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -3.440 ; DRAM_Controller:DRAM_Controller1|ready_for_new   ; state.s_idle                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.856      ; 5.547      ;
; -3.440 ; DRAM_Controller:DRAM_Controller1|ready_for_new   ; uart_link_enable                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.856      ; 5.547      ;
; -2.563 ; DRAM_Controller:DRAM_Controller1|ready_for_new   ; state.s_init_wait                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.855      ; 4.669      ;
; 11.862 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[2]  ; UART_Link:UART_Link1|data_buffer[0][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.056     ; 8.917      ;
; 11.969 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[2]  ; UART_Link:UART_Link1|state.s_listen    ; CLK                                                  ; CLK         ; 20.833       ; -0.046     ; 8.820      ;
; 11.969 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[2]  ; UART_Link:UART_Link1|state.s_act       ; CLK                                                  ; CLK         ; 20.833       ; -0.046     ; 8.820      ;
; 12.016 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[2]  ; UART_Link:UART_Link1|state.s_txing     ; CLK                                                  ; CLK         ; 20.833       ; -0.046     ; 8.773      ;
; 12.016 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[2]  ; UART_Link:UART_Link1|state.s_act_wait  ; CLK                                                  ; CLK         ; 20.833       ; -0.046     ; 8.773      ;
; 12.154 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[2]  ; UART_Link:UART_Link1|data_buffer[0][2] ; CLK                                                  ; CLK         ; 20.833       ; -0.049     ; 8.632      ;
; 12.154 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[2]  ; UART_Link:UART_Link1|data_buffer[0][3] ; CLK                                                  ; CLK         ; 20.833       ; -0.049     ; 8.632      ;
; 12.224 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[2]  ; UART_Link:UART_Link1|data_buffer[0][6] ; CLK                                                  ; CLK         ; 20.833       ; -0.048     ; 8.563      ;
; 12.224 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[2]  ; UART_Link:UART_Link1|data_buffer[0][7] ; CLK                                                  ; CLK         ; 20.833       ; -0.048     ; 8.563      ;
; 12.293 ; UART_Link:UART_Link1|data_buffer_fill_ctr[2]     ; UART_Link:UART_Link1|state.s_listen    ; CLK                                                  ; CLK         ; 20.833       ; -0.076     ; 8.466      ;
; 12.293 ; UART_Link:UART_Link1|data_buffer_fill_ctr[2]     ; UART_Link:UART_Link1|state.s_act       ; CLK                                                  ; CLK         ; 20.833       ; -0.076     ; 8.466      ;
; 12.307 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[5]  ; UART_Link:UART_Link1|data_buffer[0][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.056     ; 8.472      ;
; 12.310 ; UART_Link:UART_Link1|data_buffer_fill_ctr[2]     ; UART_Link:UART_Link1|state.s_txing     ; CLK                                                  ; CLK         ; 20.833       ; -0.076     ; 8.449      ;
; 12.310 ; UART_Link:UART_Link1|data_buffer_fill_ctr[2]     ; UART_Link:UART_Link1|state.s_act_wait  ; CLK                                                  ; CLK         ; 20.833       ; -0.076     ; 8.449      ;
; 12.362 ; UART_Link:UART_Link1|data_buffer_fill_ctr[2]     ; UART_Link:UART_Link1|data_buffer[0][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.086     ; 8.387      ;
; 12.371 ; UART_Link:UART_Link1|data_buffer_sz_latch[4]     ; UART_Link:UART_Link1|state.s_listen    ; CLK                                                  ; CLK         ; 20.833       ; -0.072     ; 8.392      ;
; 12.371 ; UART_Link:UART_Link1|data_buffer_sz_latch[4]     ; UART_Link:UART_Link1|state.s_act       ; CLK                                                  ; CLK         ; 20.833       ; -0.072     ; 8.392      ;
; 12.388 ; UART_Link:UART_Link1|data_buffer_sz_latch[4]     ; UART_Link:UART_Link1|state.s_txing     ; CLK                                                  ; CLK         ; 20.833       ; -0.072     ; 8.375      ;
; 12.388 ; UART_Link:UART_Link1|data_buffer_sz_latch[4]     ; UART_Link:UART_Link1|state.s_act_wait  ; CLK                                                  ; CLK         ; 20.833       ; -0.072     ; 8.375      ;
; 12.414 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[5]  ; UART_Link:UART_Link1|state.s_listen    ; CLK                                                  ; CLK         ; 20.833       ; -0.046     ; 8.375      ;
; 12.414 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[5]  ; UART_Link:UART_Link1|state.s_act       ; CLK                                                  ; CLK         ; 20.833       ; -0.046     ; 8.375      ;
; 12.440 ; UART_Link:UART_Link1|data_buffer_sz_latch[4]     ; UART_Link:UART_Link1|data_buffer[0][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 8.313      ;
; 12.461 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[5]  ; UART_Link:UART_Link1|state.s_txing     ; CLK                                                  ; CLK         ; 20.833       ; -0.046     ; 8.328      ;
; 12.461 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[5]  ; UART_Link:UART_Link1|state.s_act_wait  ; CLK                                                  ; CLK         ; 20.833       ; -0.046     ; 8.328      ;
; 12.496 ; UART_Link:UART_Link1|data_buffer_fill_ctr[0]     ; UART_Link:UART_Link1|state.s_listen    ; CLK                                                  ; CLK         ; 20.833       ; -0.076     ; 8.263      ;
; 12.496 ; UART_Link:UART_Link1|data_buffer_fill_ctr[0]     ; UART_Link:UART_Link1|state.s_act       ; CLK                                                  ; CLK         ; 20.833       ; -0.076     ; 8.263      ;
; 12.509 ; UART_Link:UART_Link1|data_buffer_sz_latch[3]     ; UART_Link:UART_Link1|state.s_listen    ; CLK                                                  ; CLK         ; 20.833       ; -0.072     ; 8.254      ;
; 12.509 ; UART_Link:UART_Link1|data_buffer_sz_latch[3]     ; UART_Link:UART_Link1|state.s_act       ; CLK                                                  ; CLK         ; 20.833       ; -0.072     ; 8.254      ;
; 12.513 ; UART_Link:UART_Link1|data_buffer_fill_ctr[0]     ; UART_Link:UART_Link1|state.s_txing     ; CLK                                                  ; CLK         ; 20.833       ; -0.076     ; 8.246      ;
; 12.513 ; UART_Link:UART_Link1|data_buffer_fill_ctr[0]     ; UART_Link:UART_Link1|state.s_act_wait  ; CLK                                                  ; CLK         ; 20.833       ; -0.076     ; 8.246      ;
; 12.526 ; UART_Link:UART_Link1|data_buffer_sz_latch[3]     ; UART_Link:UART_Link1|state.s_txing     ; CLK                                                  ; CLK         ; 20.833       ; -0.072     ; 8.237      ;
; 12.526 ; UART_Link:UART_Link1|data_buffer_sz_latch[3]     ; UART_Link:UART_Link1|state.s_act_wait  ; CLK                                                  ; CLK         ; 20.833       ; -0.072     ; 8.237      ;
; 12.528 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[4]  ; UART_Link:UART_Link1|data_buffer[0][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.056     ; 8.251      ;
; 12.540 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[2]  ; UART_Link:UART_Link1|data_buffer[1][7] ; CLK                                                  ; CLK         ; 20.833       ; -0.048     ; 8.247      ;
; 12.564 ; UART_Link:UART_Link1|data_buffer_sz_latch[0]     ; UART_Link:UART_Link1|state.s_listen    ; CLK                                                  ; CLK         ; 20.833       ; -0.072     ; 8.199      ;
; 12.564 ; UART_Link:UART_Link1|data_buffer_sz_latch[0]     ; UART_Link:UART_Link1|state.s_act       ; CLK                                                  ; CLK         ; 20.833       ; -0.072     ; 8.199      ;
; 12.565 ; UART_Link:UART_Link1|data_buffer_fill_ctr[0]     ; UART_Link:UART_Link1|data_buffer[0][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.086     ; 8.184      ;
; 12.575 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[2]  ; UART_Link:UART_Link1|data_buffer[0][0] ; CLK                                                  ; CLK         ; 20.833       ; -0.035     ; 8.225      ;
; 12.575 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[2]  ; UART_Link:UART_Link1|data_buffer[0][1] ; CLK                                                  ; CLK         ; 20.833       ; -0.035     ; 8.225      ;
; 12.575 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[2]  ; UART_Link:UART_Link1|data_buffer[0][5] ; CLK                                                  ; CLK         ; 20.833       ; -0.035     ; 8.225      ;
; 12.578 ; UART_Link:UART_Link1|data_buffer_sz_latch[3]     ; UART_Link:UART_Link1|data_buffer[0][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 8.175      ;
; 12.581 ; UART_Link:UART_Link1|data_buffer_sz_latch[0]     ; UART_Link:UART_Link1|state.s_txing     ; CLK                                                  ; CLK         ; 20.833       ; -0.072     ; 8.182      ;
; 12.581 ; UART_Link:UART_Link1|data_buffer_sz_latch[0]     ; UART_Link:UART_Link1|state.s_act_wait  ; CLK                                                  ; CLK         ; 20.833       ; -0.072     ; 8.182      ;
; 12.599 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[5]  ; UART_Link:UART_Link1|data_buffer[0][2] ; CLK                                                  ; CLK         ; 20.833       ; -0.049     ; 8.187      ;
; 12.599 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[5]  ; UART_Link:UART_Link1|data_buffer[0][3] ; CLK                                                  ; CLK         ; 20.833       ; -0.049     ; 8.187      ;
; 12.604 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[16] ; UART_Link:UART_Link1|data_buffer[0][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.065     ; 8.166      ;
; 12.633 ; UART_Link:UART_Link1|data_buffer_sz_latch[2]     ; UART_Link:UART_Link1|state.s_listen    ; CLK                                                  ; CLK         ; 20.833       ; -0.072     ; 8.130      ;
; 12.633 ; UART_Link:UART_Link1|data_buffer_sz_latch[2]     ; UART_Link:UART_Link1|state.s_act       ; CLK                                                  ; CLK         ; 20.833       ; -0.072     ; 8.130      ;
; 12.633 ; UART_Link:UART_Link1|data_buffer_sz_latch[0]     ; UART_Link:UART_Link1|data_buffer[0][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 8.120      ;
; 12.635 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[4]  ; UART_Link:UART_Link1|state.s_listen    ; CLK                                                  ; CLK         ; 20.833       ; -0.046     ; 8.154      ;
; 12.635 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[4]  ; UART_Link:UART_Link1|state.s_act       ; CLK                                                  ; CLK         ; 20.833       ; -0.046     ; 8.154      ;
; 12.650 ; UART_Link:UART_Link1|data_buffer_sz_latch[2]     ; UART_Link:UART_Link1|state.s_txing     ; CLK                                                  ; CLK         ; 20.833       ; -0.072     ; 8.113      ;
; 12.650 ; UART_Link:UART_Link1|data_buffer_sz_latch[2]     ; UART_Link:UART_Link1|state.s_act_wait  ; CLK                                                  ; CLK         ; 20.833       ; -0.072     ; 8.113      ;
; 12.654 ; UART_Link:UART_Link1|data_buffer_fill_ctr[2]     ; UART_Link:UART_Link1|data_buffer[0][2] ; CLK                                                  ; CLK         ; 20.833       ; -0.079     ; 8.102      ;
; 12.654 ; UART_Link:UART_Link1|data_buffer_fill_ctr[2]     ; UART_Link:UART_Link1|data_buffer[0][3] ; CLK                                                  ; CLK         ; 20.833       ; -0.079     ; 8.102      ;
; 12.658 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[3]  ; UART_Link:UART_Link1|data_buffer[0][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.056     ; 8.121      ;
; 12.669 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[5]  ; UART_Link:UART_Link1|data_buffer[0][6] ; CLK                                                  ; CLK         ; 20.833       ; -0.048     ; 8.118      ;
; 12.669 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[5]  ; UART_Link:UART_Link1|data_buffer[0][7] ; CLK                                                  ; CLK         ; 20.833       ; -0.048     ; 8.118      ;
; 12.679 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[31] ; UART_Link:UART_Link1|data_buffer[0][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.065     ; 8.091      ;
; 12.682 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[4]  ; UART_Link:UART_Link1|state.s_txing     ; CLK                                                  ; CLK         ; 20.833       ; -0.046     ; 8.107      ;
; 12.682 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[4]  ; UART_Link:UART_Link1|state.s_act_wait  ; CLK                                                  ; CLK         ; 20.833       ; -0.046     ; 8.107      ;
; 12.697 ; UART_Link:UART_Link1|data_buffer_sz_latch[1]     ; UART_Link:UART_Link1|state.s_listen    ; CLK                                                  ; CLK         ; 20.833       ; -0.072     ; 8.066      ;
; 12.697 ; UART_Link:UART_Link1|data_buffer_sz_latch[1]     ; UART_Link:UART_Link1|state.s_act       ; CLK                                                  ; CLK         ; 20.833       ; -0.072     ; 8.066      ;
; 12.702 ; UART_Link:UART_Link1|data_buffer_sz_latch[2]     ; UART_Link:UART_Link1|data_buffer[0][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 8.051      ;
; 12.711 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[16] ; UART_Link:UART_Link1|state.s_listen    ; CLK                                                  ; CLK         ; 20.833       ; -0.055     ; 8.069      ;
; 12.711 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[16] ; UART_Link:UART_Link1|state.s_act       ; CLK                                                  ; CLK         ; 20.833       ; -0.055     ; 8.069      ;
; 12.714 ; UART_Link:UART_Link1|data_buffer_sz_latch[1]     ; UART_Link:UART_Link1|state.s_txing     ; CLK                                                  ; CLK         ; 20.833       ; -0.072     ; 8.049      ;
; 12.714 ; UART_Link:UART_Link1|data_buffer_sz_latch[1]     ; UART_Link:UART_Link1|state.s_act_wait  ; CLK                                                  ; CLK         ; 20.833       ; -0.072     ; 8.049      ;
; 12.724 ; UART_Link:UART_Link1|data_buffer_fill_ctr[2]     ; UART_Link:UART_Link1|data_buffer[0][6] ; CLK                                                  ; CLK         ; 20.833       ; -0.078     ; 8.033      ;
; 12.724 ; UART_Link:UART_Link1|data_buffer_fill_ctr[2]     ; UART_Link:UART_Link1|data_buffer[0][7] ; CLK                                                  ; CLK         ; 20.833       ; -0.078     ; 8.033      ;
; 12.732 ; UART_Link:UART_Link1|data_buffer_sz_latch[4]     ; UART_Link:UART_Link1|data_buffer[0][2] ; CLK                                                  ; CLK         ; 20.833       ; -0.075     ; 8.028      ;
; 12.732 ; UART_Link:UART_Link1|data_buffer_sz_latch[4]     ; UART_Link:UART_Link1|data_buffer[0][3] ; CLK                                                  ; CLK         ; 20.833       ; -0.075     ; 8.028      ;
; 12.751 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[0][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.065     ; 8.019      ;
; 12.755 ; UART_Link:UART_Link1|data_buffer_fill_ctr[6]     ; UART_Link:UART_Link1|state.s_listen    ; CLK                                                  ; CLK         ; 20.833       ; -0.076     ; 8.004      ;
; 12.755 ; UART_Link:UART_Link1|data_buffer_fill_ctr[6]     ; UART_Link:UART_Link1|state.s_act       ; CLK                                                  ; CLK         ; 20.833       ; -0.076     ; 8.004      ;
; 12.756 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[28] ; UART_Link:UART_Link1|data_buffer[0][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.065     ; 8.014      ;
; 12.756 ; UART_Link:UART_Link1|data_buffer_fill_ctr[1]     ; UART_Link:UART_Link1|state.s_listen    ; CLK                                                  ; CLK         ; 20.833       ; -0.076     ; 8.003      ;
; 12.756 ; UART_Link:UART_Link1|data_buffer_fill_ctr[1]     ; UART_Link:UART_Link1|state.s_act       ; CLK                                                  ; CLK         ; 20.833       ; -0.076     ; 8.003      ;
; 12.758 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[16] ; UART_Link:UART_Link1|state.s_txing     ; CLK                                                  ; CLK         ; 20.833       ; -0.055     ; 8.022      ;
; 12.758 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[16] ; UART_Link:UART_Link1|state.s_act_wait  ; CLK                                                  ; CLK         ; 20.833       ; -0.055     ; 8.022      ;
; 12.764 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[2]  ; UART_Link:UART_Link1|data_buffer[1][0] ; CLK                                                  ; CLK         ; 20.833       ; -0.038     ; 8.033      ;
; 12.764 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[2]  ; UART_Link:UART_Link1|data_buffer[1][1] ; CLK                                                  ; CLK         ; 20.833       ; -0.038     ; 8.033      ;
; 12.764 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[2]  ; UART_Link:UART_Link1|data_buffer[1][2] ; CLK                                                  ; CLK         ; 20.833       ; -0.038     ; 8.033      ;
; 12.764 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[2]  ; UART_Link:UART_Link1|data_buffer[1][3] ; CLK                                                  ; CLK         ; 20.833       ; -0.038     ; 8.033      ;
; 12.764 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[2]  ; UART_Link:UART_Link1|data_buffer[1][5] ; CLK                                                  ; CLK         ; 20.833       ; -0.038     ; 8.033      ;
; 12.764 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[2]  ; UART_Link:UART_Link1|data_buffer[1][6] ; CLK                                                  ; CLK         ; 20.833       ; -0.038     ; 8.033      ;
; 12.764 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[2]  ; UART_Link:UART_Link1|data_buffer[1][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.038     ; 8.033      ;
; 12.765 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[3]  ; UART_Link:UART_Link1|state.s_listen    ; CLK                                                  ; CLK         ; 20.833       ; -0.046     ; 8.024      ;
; 12.765 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[3]  ; UART_Link:UART_Link1|state.s_act       ; CLK                                                  ; CLK         ; 20.833       ; -0.046     ; 8.024      ;
; 12.766 ; UART_Link:UART_Link1|data_buffer_sz_latch[1]     ; UART_Link:UART_Link1|data_buffer[0][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 7.987      ;
; 12.772 ; UART_Link:UART_Link1|data_buffer_fill_ctr[6]     ; UART_Link:UART_Link1|state.s_txing     ; CLK                                                  ; CLK         ; 20.833       ; -0.076     ; 7.987      ;
; 12.772 ; UART_Link:UART_Link1|data_buffer_fill_ctr[6]     ; UART_Link:UART_Link1|state.s_act_wait  ; CLK                                                  ; CLK         ; 20.833       ; -0.076     ; 7.987      ;
; 12.773 ; UART_Link:UART_Link1|data_buffer_fill_ctr[1]     ; UART_Link:UART_Link1|state.s_txing     ; CLK                                                  ; CLK         ; 20.833       ; -0.076     ; 7.986      ;
; 12.773 ; UART_Link:UART_Link1|data_buffer_fill_ctr[1]     ; UART_Link:UART_Link1|state.s_act_wait  ; CLK                                                  ; CLK         ; 20.833       ; -0.076     ; 7.986      ;
; 12.801 ; UART_Link:UART_Link1|data_buffer_fill_ctr[4]     ; UART_Link:UART_Link1|state.s_listen    ; CLK                                                  ; CLK         ; 20.833       ; -0.076     ; 7.958      ;
; 12.801 ; UART_Link:UART_Link1|data_buffer_fill_ctr[4]     ; UART_Link:UART_Link1|state.s_act       ; CLK                                                  ; CLK         ; 20.833       ; -0.076     ; 7.958      ;
; 12.802 ; UART_Link:UART_Link1|data_buffer_sz_latch[4]     ; UART_Link:UART_Link1|data_buffer[0][6] ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 7.959      ;
+--------+--------------------------------------------------+----------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                ;
+--------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -3.291 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 1.245      ;
; -3.291 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 1.245      ;
; -3.182 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 1.136      ;
; -3.181 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 1.135      ;
; -3.180 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 1.134      ;
; -3.178 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 1.132      ;
; -3.177 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 1.131      ;
; -3.177 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 1.131      ;
; -3.175 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 1.129      ;
; -3.172 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 1.126      ;
; -3.171 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 1.125      ;
; -3.170 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 1.124      ;
; -3.167 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 1.121      ;
; -2.726 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.870     ; 1.125      ;
; -2.724 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.870     ; 1.123      ;
; -2.723 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.870     ; 1.122      ;
; -2.722 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.870     ; 1.121      ;
; -2.720 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.870     ; 1.119      ;
; -2.719 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.870     ; 1.118      ;
; -2.717 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.870     ; 1.116      ;
; -2.716 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.870     ; 1.115      ;
; -2.715 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.870     ; 1.114      ;
; -2.714 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.870     ; 1.113      ;
; -2.713 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.870     ; 1.112      ;
; -2.710 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.870     ; 1.109      ;
; 3.213  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.536     ; 3.945      ;
; 3.213  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.536     ; 3.945      ;
; 3.213  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.536     ; 3.945      ;
; 3.213  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.536     ; 3.945      ;
; 3.214  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.536     ; 3.944      ;
; 3.214  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.536     ; 3.944      ;
; 3.251  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.535     ; 3.908      ;
; 3.251  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.535     ; 3.908      ;
; 3.253  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.535     ; 3.906      ;
; 3.255  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.535     ; 3.904      ;
; 3.260  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.535     ; 3.899      ;
; 3.271  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.536     ; 3.887      ;
; 3.271  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.536     ; 3.887      ;
; 3.272  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.536     ; 3.886      ;
; 3.277  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.536     ; 3.881      ;
; 3.277  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.536     ; 3.881      ;
; 3.278  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.536     ; 3.880      ;
; 3.285  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.535     ; 3.874      ;
; 3.288  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.536     ; 3.870      ;
; 3.288  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.536     ; 3.870      ;
; 3.289  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.536     ; 3.869      ;
; 3.311  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.535     ; 3.848      ;
; 3.311  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.535     ; 3.848      ;
; 3.315  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.535     ; 3.844      ;
; 3.326  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.535     ; 3.833      ;
; 3.351  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.536     ; 3.807      ;
; 3.351  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.536     ; 3.807      ;
; 3.352  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.536     ; 3.806      ;
; 3.367  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.535     ; 3.792      ;
; 3.367  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.535     ; 3.792      ;
; 3.373  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.535     ; 3.786      ;
; 3.373  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.535     ; 3.786      ;
; 3.375  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.535     ; 3.784      ;
; 3.384  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.535     ; 3.775      ;
; 3.389  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.535     ; 3.770      ;
; 3.392  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.536     ; 3.766      ;
; 3.392  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.536     ; 3.766      ;
; 3.393  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.536     ; 3.765      ;
; 3.430  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.535     ; 3.729      ;
; 3.431  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.535     ; 3.728      ;
; 3.437  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.535     ; 3.722      ;
; 3.439  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.536     ; 3.719      ;
; 3.439  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.536     ; 3.719      ;
; 3.440  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.536     ; 3.718      ;
; 3.440  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.536     ; 3.718      ;
; 3.440  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.536     ; 3.718      ;
; 3.441  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.536     ; 3.717      ;
; 3.442  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.535     ; 3.717      ;
; 3.447  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.535     ; 3.712      ;
; 3.448  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.535     ; 3.711      ;
; 3.477  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.535     ; 3.682      ;
; 3.478  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.535     ; 3.681      ;
; 3.489  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.535     ; 3.670      ;
; 3.505  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.535     ; 3.654      ;
; 3.511  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.535     ; 3.648      ;
; 3.535  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.535     ; 3.624      ;
; 3.537  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.536     ; 3.621      ;
; 3.537  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.536     ; 3.621      ;
; 3.538  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.535     ; 3.621      ;
; 3.538  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.536     ; 3.620      ;
; 3.546  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.535     ; 3.613      ;
; 3.552  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.535     ; 3.607      ;
; 3.575  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.535     ; 3.584      ;
; 3.593  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.535     ; 3.566      ;
; 3.594  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.535     ; 3.565      ;
; 3.599  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.535     ; 3.560      ;
; 3.600  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.536     ; 3.558      ;
; 3.600  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.536     ; 3.558      ;
; 3.600  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.535     ; 3.559      ;
; 3.601  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.536     ; 3.557      ;
; 3.634  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.535     ; 3.525      ;
; 3.638  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.535     ; 3.521      ;
; 3.663  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.536     ; 3.495      ;
; 3.663  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.536     ; 3.495      ;
; 3.664  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.536     ; 3.494      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.401 ; pll_reset                                                        ; pll_reset                                                        ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_Controller:UART_Controller1|uart_tx_data_vec[7]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[7]             ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data      ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data      ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_start_bit ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_start_bit ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_Controller:UART_Controller1|uart_tx_count[1]                ; UART_Controller:UART_Controller1|uart_tx_count[1]                ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_Controller:UART_Controller1|uart_tx_count[2]                ; UART_Controller:UART_Controller1|uart_tx_count[2]                ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_Link:UART_Link1|iob_uart_write                              ; UART_Link:UART_Link1|iob_uart_write                              ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_stop_bit   ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_stop_bit   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_start_bit  ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_start_bit  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_data       ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_data       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_Controller:UART_Controller1|uart_rx_count[1]                ; UART_Controller:UART_Controller1|uart_rx_count[1]                ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_Controller:UART_Controller1|uart_rx_count[2]                ; UART_Controller:UART_Controller1|uart_rx_count[2]                ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[3]          ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[3]          ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[1]          ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[1]          ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[2]          ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[2]          ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_Controller:UART_Controller1|uart_rx_bit                     ; UART_Controller:UART_Controller1|uart_rx_bit                     ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_Controller:UART_Controller1|uart_rx_filter[1]               ; UART_Controller:UART_Controller1|uart_rx_filter[1]               ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_Link:UART_Link1|tx_token[1]                                 ; UART_Link:UART_Link1|tx_token[1]                                 ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_Link:UART_Link1|tx_token[0]                                 ; UART_Link:UART_Link1|tx_token[0]                                 ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_Link:UART_Link1|state.s_rxing                               ; UART_Link:UART_Link1|state.s_rxing                               ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_Link:UART_Link1|rx_dst[0]                                   ; UART_Link:UART_Link1|rx_dst[0]                                   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_Link:UART_Link1|rx_dst[1]                                   ; UART_Link:UART_Link1|rx_dst[1]                                   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; UART_Link:UART_Link1|carrier_magic_ctr                           ; UART_Link:UART_Link1|carrier_magic_ctr                           ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; UART_Controller:UART_Controller1|uart_tx_count[0]                ; UART_Controller:UART_Controller1|uart_tx_count[0]                ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[0]          ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[0]          ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; UART_Controller:UART_Controller1|uart_rx_count[0]                ; UART_Controller:UART_Controller1|uart_rx_count[0]                ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.684      ;
; 0.455 ; UART_Controller:UART_Controller1|tx_baud_counter[9]              ; UART_Controller:UART_Controller1|tx_baud_counter[9]              ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.723      ;
; 0.457 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[2]          ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[3]          ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.725      ;
; 0.462 ; UART_Controller:UART_Controller1|rx_baud_counter[5]              ; UART_Controller:UART_Controller1|rx_baud_counter[5]              ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.730      ;
; 0.462 ; UART_Controller:UART_Controller1|rx_baud_counter[5]              ; UART_Controller:UART_Controller1|rx_baud_tick                    ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.730      ;
; 0.469 ; UART_Link:UART_Link1|data_buffer[1][4]                           ; UART_Link:UART_Link1|iob_uart_writedata[4]                       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; UART_Link:UART_Link1|data_buffer[1][2]                           ; UART_Link:UART_Link1|iob_uart_writedata[2]                       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.737      ;
; 0.476 ; state.s_init_pll                                                 ; state.s_init                                                     ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.744      ;
; 0.478 ; state.s_init_pll                                                 ; pll_reset                                                        ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.746      ;
; 0.490 ; UART_Link:UART_Link1|data_buffer[0][2]                           ; UART_Link:UART_Link1|leds[2]                                     ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.758      ;
; 0.492 ; UART_Controller:UART_Controller1|uart_rx_data_vec[2]             ; UART_Controller:UART_Controller1|uart_rx_data_vec[1]             ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.759      ;
; 0.492 ; UART_Controller:UART_Controller1|uart_rx_data_vec[5]             ; UART_Controller:UART_Controller1|uart_rx_data_vec[4]             ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.759      ;
; 0.493 ; UART_Link:UART_Link1|data_buffer[0][3]                           ; UART_Link:UART_Link1|leds[3]                                     ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.761      ;
; 0.498 ; UART_Controller:UART_Controller1|uart_rx_filter[0]               ; UART_Controller:UART_Controller1|uart_rx_bit                     ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.766      ;
; 0.501 ; UART_Controller:UART_Controller1|uart_rx_data_vec[7]             ; UART_Controller:UART_Controller1|uart_rx_data_vec[6]             ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.768      ;
; 0.502 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_start_bit  ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[0]          ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.770      ;
; 0.503 ; UART_Controller:UART_Controller1|uart_rx_data_vec[7]             ; UART_Link:UART_Link1|carrier_buffer[3][7]                        ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.770      ;
; 0.515 ; UART_Controller:UART_Controller1|uart_rx_data_vec[3]             ; UART_Controller:UART_Controller1|uart_rx_data_vec[2]             ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.782      ;
; 0.599 ; UART_Controller:UART_Controller1|uart_tx_data_vec[4]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[3]             ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.867      ;
; 0.600 ; UART_Controller:UART_Controller1|uart_tx_data_vec[1]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[0]             ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.868      ;
; 0.600 ; UART_Controller:UART_Controller1|uart_tx_data_vec[5]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[4]             ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.868      ;
; 0.603 ; UART_Controller:UART_Controller1|uart_rx_data_sr[0]              ; UART_Controller:UART_Controller1|uart_rx_data_sr[1]              ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.871      ;
; 0.616 ; UART_Controller:UART_Controller1|rx_baud_counter[4]              ; UART_Controller:UART_Controller1|rx_baud_tick                    ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.884      ;
; 0.627 ; UART_Link:UART_Link1|state.s_act_wait                            ; UART_Link:UART_Link1|state.s_listen                              ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.895      ;
; 0.629 ; UART_Link:UART_Link1|data_buffer[0][5]                           ; UART_Link:UART_Link1|iob_uart_writedata[5]                       ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.894      ;
; 0.645 ; UART_Link:UART_Link1|state.s_act                                 ; UART_Link:UART_Link1|state.s_act_wait                            ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.913      ;
; 0.674 ; UART_Link:UART_Link1|state.s_act_wait                            ; UART_Link:UART_Link1|state.s_txing                               ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.942      ;
; 0.677 ; UART_Link:UART_Link1|tx_token[0]                                 ; UART_Link:UART_Link1|iob_uart_writedata[0]                       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.945      ;
; 0.686 ; UART_Link:UART_Link1|data_buffer[1][3]                           ; UART_Link:UART_Link1|iob_uart_writedata[3]                       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.954      ;
; 0.687 ; UART_Link:UART_Link1|data_buffer[1][6]                           ; UART_Link:UART_Link1|iob_uart_writedata[6]                       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.955      ;
; 0.688 ; UART_Link:UART_Link1|data_buffer[1][5]                           ; UART_Link:UART_Link1|iob_uart_writedata[5]                       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.956      ;
; 0.689 ; UART_Controller:UART_Controller1|uart_tx_data_vec[2]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[1]             ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.957      ;
; 0.690 ; UART_Controller:UART_Controller1|uart_tx_data_vec[3]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[2]             ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.958      ;
; 0.690 ; UART_Controller:UART_Controller1|uart_tx_data_vec[6]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[5]             ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.958      ;
; 0.692 ; UART_Controller:UART_Controller1|tx_baud_counter[5]              ; UART_Controller:UART_Controller1|tx_baud_counter[5]              ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.960      ;
; 0.692 ; UART_Controller:UART_Controller1|rx_baud_counter[3]              ; UART_Controller:UART_Controller1|rx_baud_counter[3]              ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.960      ;
; 0.693 ; UART_Controller:UART_Controller1|tx_baud_counter[1]              ; UART_Controller:UART_Controller1|tx_baud_counter[1]              ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.961      ;
; 0.694 ; UART_Controller:UART_Controller1|tx_baud_counter[2]              ; UART_Controller:UART_Controller1|tx_baud_counter[2]              ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; UART_Controller:UART_Controller1|tx_baud_counter[3]              ; UART_Controller:UART_Controller1|tx_baud_counter[3]              ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; UART_Controller:UART_Controller1|rx_baud_counter[1]              ; UART_Controller:UART_Controller1|rx_baud_counter[1]              ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.962      ;
; 0.695 ; UART_Controller:UART_Controller1|rx_baud_counter[2]              ; UART_Controller:UART_Controller1|rx_baud_counter[2]              ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; UART_Link:UART_Link1|tx_token[0]                                 ; UART_Link:UART_Link1|iob_uart_writedata[1]                       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.963      ;
; 0.696 ; UART_Controller:UART_Controller1|tx_baud_counter[4]              ; UART_Controller:UART_Controller1|tx_baud_counter[4]              ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; UART_Controller:UART_Controller1|tx_baud_counter[7]              ; UART_Controller:UART_Controller1|tx_baud_counter[7]              ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.964      ;
; 0.699 ; UART_Controller:UART_Controller1|tx_baud_counter[6]              ; UART_Controller:UART_Controller1|tx_baud_counter[6]              ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.967      ;
; 0.699 ; UART_Controller:UART_Controller1|tx_baud_counter[8]              ; UART_Controller:UART_Controller1|tx_baud_counter[8]              ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.967      ;
; 0.699 ; UART_Controller:UART_Controller1|uart_tx_count[0]                ; UART_Controller:UART_Controller1|uart_tx_count[1]                ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.967      ;
; 0.703 ; UART_Link:UART_Link1|data_buffer_fill_ctr[3]                     ; UART_Link:UART_Link1|data_buffer_fill_ctr[3]                     ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.972      ;
; 0.703 ; UART_Link:UART_Link1|data_buffer_fill_ctr[5]                     ; UART_Link:UART_Link1|data_buffer_fill_ctr[5]                     ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.972      ;
; 0.703 ; UART_Link:UART_Link1|data_buffer_fill_ctr[13]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[13]                    ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.972      ;
; 0.703 ; UART_Link:UART_Link1|data_buffer_fill_ctr[15]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[15]                    ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.972      ;
; 0.704 ; UART_Link:UART_Link1|data_buffer_fill_ctr[11]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[11]                    ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.973      ;
; 0.705 ; UART_Link:UART_Link1|data_buffer_fill_ctr[1]                     ; UART_Link:UART_Link1|data_buffer_fill_ctr[1]                     ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.974      ;
; 0.705 ; UART_Link:UART_Link1|data_buffer_fill_ctr[19]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[19]                    ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; UART_Link:UART_Link1|data_buffer_fill_ctr[21]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[21]                    ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; UART_Link:UART_Link1|data_buffer_fill_ctr[29]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[29]                    ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[3]                  ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[3]                  ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[5]                  ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[5]                  ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[13]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[13]                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[15]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[15]                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.972      ;
; 0.706 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[29]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[29]                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[21]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[21]                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[19]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[19]                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; UART_Link:UART_Link1|data_buffer_fill_ctr[6]                     ; UART_Link:UART_Link1|data_buffer_fill_ctr[6]                     ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.975      ;
; 0.706 ; UART_Link:UART_Link1|data_buffer_fill_ctr[9]                     ; UART_Link:UART_Link1|data_buffer_fill_ctr[9]                     ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.975      ;
; 0.706 ; UART_Link:UART_Link1|data_buffer_fill_ctr[17]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[17]                    ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; UART_Link:UART_Link1|data_buffer_fill_ctr[27]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[27]                    ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[11]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[11]                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[27]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[27]                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17]                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; UART_Controller:UART_Controller1|rx_baud_counter[4]              ; UART_Controller:UART_Controller1|rx_baud_counter[4]              ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; UART_Link:UART_Link1|data_buffer_fill_ctr[7]                     ; UART_Link:UART_Link1|data_buffer_fill_ctr[7]                     ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.976      ;
; 0.707 ; UART_Link:UART_Link1|data_buffer_fill_ctr[31]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[31]                    ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; UART_Link:UART_Link1|data_buffer_fill_ctr[22]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[22]                    ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[1]                  ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[1]                  ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.974      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                ;
+-------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                 ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.401 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; DRAM_Controller:DRAM_Controller1|iob_cke                ; DRAM_Controller:DRAM_Controller1|iob_cke                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.486 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.754      ;
; 0.518 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.786      ;
; 0.601 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.869      ;
; 0.602 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.870      ;
; 0.695 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.696 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.964      ;
; 0.697 ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.965      ;
; 0.705 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.711 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.727 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.995      ;
; 0.731 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.999      ;
; 0.735 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.003      ;
; 0.736 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.004      ;
; 0.753 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.021      ;
; 0.762 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.030      ;
; 0.771 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.039      ;
; 0.852 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.120      ;
; 0.878 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|iob_address[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.146      ;
; 0.883 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.151      ;
; 0.885 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.153      ;
; 0.895 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.163      ;
; 0.993 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.261      ;
; 0.993 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.261      ;
; 1.000 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.268      ;
; 1.001 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.269      ;
; 1.019 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.287      ;
; 1.020 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.288      ;
; 1.027 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.295      ;
; 1.029 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.297      ;
; 1.030 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.298      ;
; 1.045 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.313      ;
; 1.046 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.314      ;
; 1.111 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1      ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.379      ;
; 1.116 ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.384      ;
; 1.120 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.388      ;
; 1.122 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.390      ;
; 1.138 ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.406      ;
; 1.147 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.415      ;
; 1.149 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.417      ;
; 1.151 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.419      ;
; 1.152 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.420      ;
; 1.162 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.430      ;
; 1.168 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.436      ;
; 1.212 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.480      ;
; 1.218 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.486      ;
; 1.238 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.506      ;
; 1.244 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.512      ;
; 1.269 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.537      ;
; 1.272 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.540      ;
; 1.273 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.541      ;
; 1.273 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.541      ;
; 1.275 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.543      ;
; 1.278 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; DRAM_Controller:DRAM_Controller1|iob_address[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.546      ;
; 1.284 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.552      ;
; 1.286 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.554      ;
; 1.289 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.557      ;
; 1.292 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.560      ;
; 1.292 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.560      ;
; 1.295 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.581      ;
; 1.295 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.563      ;
; 1.330 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.598      ;
; 1.330 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.598      ;
; 1.336 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.604      ;
; 1.340 ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.608      ;
; 1.353 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.621      ;
; 1.364 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.632      ;
; 1.396 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.664      ;
; 1.399 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.668      ;
; 1.435 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.703      ;
; 1.488 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.756      ;
; 1.490 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.758      ;
; 1.497 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.783      ;
; 1.500 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.786      ;
; 1.502 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.770      ;
; 1.506 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.774      ;
; 1.509 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.777      ;
; 1.512 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.798      ;
; 1.513 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.781      ;
; 1.516 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.802      ;
; 1.530 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; DRAM_Controller:DRAM_Controller1|iob_address[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.798      ;
; 1.531 ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.799      ;
; 1.531 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.799      ;
; 1.542 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; DRAM_Controller:DRAM_Controller1|iob_address[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.810      ;
; 1.542 ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.810      ;
; 1.560 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.828      ;
; 1.563 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.831      ;
; 1.598 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.884      ;
; 1.602 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.888      ;
; 1.616 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.902      ;
; 1.620 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.536      ; 2.351      ;
; 1.634 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.920      ;
; 1.635 ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.903      ;
; 1.635 ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.903      ;
; 1.638 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|iob_cke                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.893      ;
; 1.638 ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.906      ;
+-------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.626 ; -37.952       ;
; CLK                                                  ; -1.236 ; -3.300        ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.185 ; 0.000         ;
; CLK                                                  ; 0.186 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.621 ; 0.000         ;
; CLK                                                  ; 9.851 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                ;
+--------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -1.626 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.330     ; 0.550      ;
; -1.625 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.330     ; 0.549      ;
; -1.623 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.330     ; 0.547      ;
; -1.621 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.330     ; 0.545      ;
; -1.620 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.330     ; 0.544      ;
; -1.619 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.330     ; 0.543      ;
; -1.618 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.330     ; 0.542      ;
; -1.614 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.330     ; 0.538      ;
; -1.614 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.330     ; 0.538      ;
; -1.614 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.330     ; 0.538      ;
; -1.613 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.330     ; 0.537      ;
; -1.612 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.330     ; 0.536      ;
; -1.609 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.330     ; 0.533      ;
; -1.419 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.138     ; 0.535      ;
; -1.416 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.138     ; 0.532      ;
; -1.415 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.138     ; 0.531      ;
; -1.414 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.138     ; 0.530      ;
; -1.412 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.138     ; 0.528      ;
; -1.411 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.138     ; 0.527      ;
; -1.409 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.138     ; 0.525      ;
; -1.408 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.138     ; 0.524      ;
; -1.407 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.138     ; 0.523      ;
; -1.406 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.138     ; 0.522      ;
; -1.405 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.138     ; 0.521      ;
; -1.402 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.138     ; 0.518      ;
; 5.616  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.237     ; 1.826      ;
; 5.617  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.237     ; 1.825      ;
; 5.619  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.237     ; 1.823      ;
; 5.620  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.237     ; 1.822      ;
; 5.627  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.237     ; 1.815      ;
; 5.630  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.237     ; 1.812      ;
; 5.665  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.236     ; 1.778      ;
; 5.665  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.237     ; 1.777      ;
; 5.666  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.237     ; 1.776      ;
; 5.668  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.236     ; 1.775      ;
; 5.676  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.237     ; 1.766      ;
; 5.677  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.236     ; 1.766      ;
; 5.680  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.236     ; 1.763      ;
; 5.688  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.236     ; 1.755      ;
; 5.691  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.236     ; 1.752      ;
; 5.693  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.236     ; 1.750      ;
; 5.696  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.236     ; 1.747      ;
; 5.697  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.236     ; 1.746      ;
; 5.703  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.236     ; 1.740      ;
; 5.707  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.236     ; 1.736      ;
; 5.716  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.236     ; 1.727      ;
; 5.723  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.237     ; 1.719      ;
; 5.724  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.237     ; 1.718      ;
; 5.729  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.237     ; 1.713      ;
; 5.730  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.237     ; 1.712      ;
; 5.731  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.237     ; 1.711      ;
; 5.732  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.237     ; 1.710      ;
; 5.734  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.237     ; 1.708      ;
; 5.740  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.237     ; 1.702      ;
; 5.742  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.237     ; 1.700      ;
; 5.749  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.237     ; 1.693      ;
; 5.750  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.237     ; 1.692      ;
; 5.754  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.237     ; 1.688      ;
; 5.755  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.237     ; 1.687      ;
; 5.760  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.237     ; 1.682      ;
; 5.761  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.236     ; 1.682      ;
; 5.765  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.237     ; 1.677      ;
; 5.772  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.236     ; 1.671      ;
; 5.778  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.236     ; 1.665      ;
; 5.780  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.236     ; 1.663      ;
; 5.783  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.236     ; 1.660      ;
; 5.789  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.236     ; 1.654      ;
; 5.790  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.236     ; 1.653      ;
; 5.792  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.236     ; 1.651      ;
; 5.795  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.236     ; 1.648      ;
; 5.796  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.236     ; 1.647      ;
; 5.798  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.236     ; 1.645      ;
; 5.800  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.236     ; 1.643      ;
; 5.801  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.236     ; 1.642      ;
; 5.803  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.236     ; 1.640      ;
; 5.803  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.236     ; 1.640      ;
; 5.806  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.236     ; 1.637      ;
; 5.808  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.236     ; 1.635      ;
; 5.815  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.236     ; 1.628      ;
; 5.818  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.237     ; 1.624      ;
; 5.819  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.237     ; 1.623      ;
; 5.826  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.236     ; 1.617      ;
; 5.829  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.237     ; 1.613      ;
; 5.831  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.236     ; 1.612      ;
; 5.839  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.237     ; 1.603      ;
; 5.840  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.237     ; 1.602      ;
; 5.850  ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.792      ;
; 5.850  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.237     ; 1.592      ;
; 5.858  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.236     ; 1.585      ;
; 5.862  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.780      ;
; 5.867  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.236     ; 1.576      ;
; 5.874  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.237     ; 1.568      ;
; 5.875  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.237     ; 1.567      ;
; 5.884  ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.758      ;
; 5.885  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.237     ; 1.557      ;
; 5.887  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.236     ; 1.556      ;
; 5.888  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.236     ; 1.555      ;
; 5.893  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.236     ; 1.550      ;
; 5.899  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.236     ; 1.544      ;
; 5.904  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|iob_address[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.236     ; 1.539      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                ;
+--------+--------------------------------------------------+----------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+----------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -1.236 ; DRAM_Controller:DRAM_Controller1|ready_for_new   ; state.s_idle                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.080      ; 2.552      ;
; -1.236 ; DRAM_Controller:DRAM_Controller1|ready_for_new   ; uart_link_enable                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.080      ; 2.552      ;
; -0.828 ; DRAM_Controller:DRAM_Controller1|ready_for_new   ; state.s_init_wait                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.080      ; 2.144      ;
; 16.464 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[2]  ; UART_Link:UART_Link1|data_buffer[0][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.026     ; 4.330      ;
; 16.539 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[2]  ; UART_Link:UART_Link1|state.s_listen    ; CLK                                                  ; CLK         ; 20.833       ; -0.018     ; 4.263      ;
; 16.539 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[2]  ; UART_Link:UART_Link1|state.s_act       ; CLK                                                  ; CLK         ; 20.833       ; -0.018     ; 4.263      ;
; 16.553 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[2]  ; UART_Link:UART_Link1|state.s_txing     ; CLK                                                  ; CLK         ; 20.833       ; -0.018     ; 4.249      ;
; 16.553 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[2]  ; UART_Link:UART_Link1|state.s_act_wait  ; CLK                                                  ; CLK         ; 20.833       ; -0.018     ; 4.249      ;
; 16.597 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[2]  ; UART_Link:UART_Link1|data_buffer[0][2] ; CLK                                                  ; CLK         ; 20.833       ; -0.020     ; 4.203      ;
; 16.597 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[2]  ; UART_Link:UART_Link1|data_buffer[0][3] ; CLK                                                  ; CLK         ; 20.833       ; -0.020     ; 4.203      ;
; 16.641 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[2]  ; UART_Link:UART_Link1|data_buffer[0][6] ; CLK                                                  ; CLK         ; 20.833       ; -0.020     ; 4.159      ;
; 16.641 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[2]  ; UART_Link:UART_Link1|data_buffer[0][7] ; CLK                                                  ; CLK         ; 20.833       ; -0.020     ; 4.159      ;
; 16.796 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[2]  ; UART_Link:UART_Link1|data_buffer[1][7] ; CLK                                                  ; CLK         ; 20.833       ; -0.020     ; 4.004      ;
; 16.814 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[2]  ; UART_Link:UART_Link1|data_buffer[0][0] ; CLK                                                  ; CLK         ; 20.833       ; -0.012     ; 3.994      ;
; 16.814 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[2]  ; UART_Link:UART_Link1|data_buffer[0][1] ; CLK                                                  ; CLK         ; 20.833       ; -0.012     ; 3.994      ;
; 16.814 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[2]  ; UART_Link:UART_Link1|data_buffer[0][5] ; CLK                                                  ; CLK         ; 20.833       ; -0.012     ; 3.994      ;
; 16.834 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[5]  ; UART_Link:UART_Link1|data_buffer[0][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.026     ; 3.960      ;
; 16.841 ; UART_Link:UART_Link1|data_buffer_fill_ctr[2]     ; UART_Link:UART_Link1|state.s_listen    ; CLK                                                  ; CLK         ; 20.833       ; -0.039     ; 3.940      ;
; 16.841 ; UART_Link:UART_Link1|data_buffer_fill_ctr[2]     ; UART_Link:UART_Link1|state.s_act       ; CLK                                                  ; CLK         ; 20.833       ; -0.039     ; 3.940      ;
; 16.855 ; UART_Link:UART_Link1|data_buffer_fill_ctr[2]     ; UART_Link:UART_Link1|state.s_txing     ; CLK                                                  ; CLK         ; 20.833       ; -0.039     ; 3.926      ;
; 16.855 ; UART_Link:UART_Link1|data_buffer_fill_ctr[2]     ; UART_Link:UART_Link1|state.s_act_wait  ; CLK                                                  ; CLK         ; 20.833       ; -0.039     ; 3.926      ;
; 16.885 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[2]  ; UART_Link:UART_Link1|data_buffer[1][0] ; CLK                                                  ; CLK         ; 20.833       ; -0.012     ; 3.923      ;
; 16.885 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[2]  ; UART_Link:UART_Link1|data_buffer[1][1] ; CLK                                                  ; CLK         ; 20.833       ; -0.012     ; 3.923      ;
; 16.885 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[2]  ; UART_Link:UART_Link1|data_buffer[1][2] ; CLK                                                  ; CLK         ; 20.833       ; -0.012     ; 3.923      ;
; 16.885 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[2]  ; UART_Link:UART_Link1|data_buffer[1][3] ; CLK                                                  ; CLK         ; 20.833       ; -0.012     ; 3.923      ;
; 16.885 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[2]  ; UART_Link:UART_Link1|data_buffer[1][5] ; CLK                                                  ; CLK         ; 20.833       ; -0.012     ; 3.923      ;
; 16.885 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[2]  ; UART_Link:UART_Link1|data_buffer[1][6] ; CLK                                                  ; CLK         ; 20.833       ; -0.012     ; 3.923      ;
; 16.885 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[2]  ; UART_Link:UART_Link1|data_buffer[1][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.012     ; 3.923      ;
; 16.909 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[5]  ; UART_Link:UART_Link1|state.s_listen    ; CLK                                                  ; CLK         ; 20.833       ; -0.018     ; 3.893      ;
; 16.909 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[5]  ; UART_Link:UART_Link1|state.s_act       ; CLK                                                  ; CLK         ; 20.833       ; -0.018     ; 3.893      ;
; 16.923 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[5]  ; UART_Link:UART_Link1|state.s_txing     ; CLK                                                  ; CLK         ; 20.833       ; -0.018     ; 3.879      ;
; 16.923 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[5]  ; UART_Link:UART_Link1|state.s_act_wait  ; CLK                                                  ; CLK         ; 20.833       ; -0.018     ; 3.879      ;
; 16.945 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[4]  ; UART_Link:UART_Link1|data_buffer[0][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.026     ; 3.849      ;
; 16.953 ; UART_Link:UART_Link1|data_buffer_fill_ctr[0]     ; UART_Link:UART_Link1|state.s_listen    ; CLK                                                  ; CLK         ; 20.833       ; -0.039     ; 3.828      ;
; 16.953 ; UART_Link:UART_Link1|data_buffer_fill_ctr[0]     ; UART_Link:UART_Link1|state.s_act       ; CLK                                                  ; CLK         ; 20.833       ; -0.039     ; 3.828      ;
; 16.967 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[5]  ; UART_Link:UART_Link1|data_buffer[0][2] ; CLK                                                  ; CLK         ; 20.833       ; -0.020     ; 3.833      ;
; 16.967 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[5]  ; UART_Link:UART_Link1|data_buffer[0][3] ; CLK                                                  ; CLK         ; 20.833       ; -0.020     ; 3.833      ;
; 16.967 ; UART_Link:UART_Link1|data_buffer_fill_ctr[0]     ; UART_Link:UART_Link1|state.s_txing     ; CLK                                                  ; CLK         ; 20.833       ; -0.039     ; 3.814      ;
; 16.967 ; UART_Link:UART_Link1|data_buffer_fill_ctr[0]     ; UART_Link:UART_Link1|state.s_act_wait  ; CLK                                                  ; CLK         ; 20.833       ; -0.039     ; 3.814      ;
; 16.974 ; UART_Link:UART_Link1|data_buffer_sz_latch[3]     ; UART_Link:UART_Link1|state.s_listen    ; CLK                                                  ; CLK         ; 20.833       ; -0.036     ; 3.810      ;
; 16.974 ; UART_Link:UART_Link1|data_buffer_sz_latch[3]     ; UART_Link:UART_Link1|state.s_act       ; CLK                                                  ; CLK         ; 20.833       ; -0.036     ; 3.810      ;
; 16.980 ; UART_Link:UART_Link1|data_buffer_sz_latch[4]     ; UART_Link:UART_Link1|state.s_listen    ; CLK                                                  ; CLK         ; 20.833       ; -0.036     ; 3.804      ;
; 16.980 ; UART_Link:UART_Link1|data_buffer_sz_latch[4]     ; UART_Link:UART_Link1|state.s_act       ; CLK                                                  ; CLK         ; 20.833       ; -0.036     ; 3.804      ;
; 16.985 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[31] ; UART_Link:UART_Link1|data_buffer[0][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.033     ; 3.802      ;
; 16.985 ; UART_Link:UART_Link1|data_buffer_sz_latch[3]     ; UART_Link:UART_Link1|data_buffer[0][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.044     ; 3.791      ;
; 16.987 ; UART_Link:UART_Link1|data_buffer_sz_latch[3]     ; UART_Link:UART_Link1|state.s_txing     ; CLK                                                  ; CLK         ; 20.833       ; -0.036     ; 3.797      ;
; 16.987 ; UART_Link:UART_Link1|data_buffer_sz_latch[3]     ; UART_Link:UART_Link1|state.s_act_wait  ; CLK                                                  ; CLK         ; 20.833       ; -0.036     ; 3.797      ;
; 16.991 ; UART_Link:UART_Link1|data_buffer_sz_latch[4]     ; UART_Link:UART_Link1|data_buffer[0][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.044     ; 3.785      ;
; 16.993 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[16] ; UART_Link:UART_Link1|data_buffer[0][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.033     ; 3.794      ;
; 16.993 ; UART_Link:UART_Link1|data_buffer_sz_latch[4]     ; UART_Link:UART_Link1|state.s_txing     ; CLK                                                  ; CLK         ; 20.833       ; -0.036     ; 3.791      ;
; 16.993 ; UART_Link:UART_Link1|data_buffer_sz_latch[4]     ; UART_Link:UART_Link1|state.s_act_wait  ; CLK                                                  ; CLK         ; 20.833       ; -0.036     ; 3.791      ;
; 17.002 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[3]  ; UART_Link:UART_Link1|data_buffer[0][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.026     ; 3.792      ;
; 17.011 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[5]  ; UART_Link:UART_Link1|data_buffer[0][6] ; CLK                                                  ; CLK         ; 20.833       ; -0.020     ; 3.789      ;
; 17.011 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[5]  ; UART_Link:UART_Link1|data_buffer[0][7] ; CLK                                                  ; CLK         ; 20.833       ; -0.020     ; 3.789      ;
; 17.020 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[4]  ; UART_Link:UART_Link1|state.s_listen    ; CLK                                                  ; CLK         ; 20.833       ; -0.018     ; 3.782      ;
; 17.020 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[4]  ; UART_Link:UART_Link1|state.s_act       ; CLK                                                  ; CLK         ; 20.833       ; -0.018     ; 3.782      ;
; 17.022 ; UART_Link:UART_Link1|data_buffer_fill_ctr[2]     ; UART_Link:UART_Link1|data_buffer[0][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.047     ; 3.751      ;
; 17.031 ; UART_Link:UART_Link1|data_buffer_sz_latch[1]     ; UART_Link:UART_Link1|state.s_listen    ; CLK                                                  ; CLK         ; 20.833       ; -0.036     ; 3.753      ;
; 17.031 ; UART_Link:UART_Link1|data_buffer_sz_latch[1]     ; UART_Link:UART_Link1|state.s_act       ; CLK                                                  ; CLK         ; 20.833       ; -0.036     ; 3.753      ;
; 17.034 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[4]  ; UART_Link:UART_Link1|state.s_txing     ; CLK                                                  ; CLK         ; 20.833       ; -0.018     ; 3.768      ;
; 17.034 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[4]  ; UART_Link:UART_Link1|state.s_act_wait  ; CLK                                                  ; CLK         ; 20.833       ; -0.018     ; 3.768      ;
; 17.042 ; UART_Link:UART_Link1|data_buffer_sz_latch[1]     ; UART_Link:UART_Link1|data_buffer[0][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.044     ; 3.734      ;
; 17.044 ; UART_Link:UART_Link1|data_buffer_sz_latch[1]     ; UART_Link:UART_Link1|state.s_txing     ; CLK                                                  ; CLK         ; 20.833       ; -0.036     ; 3.740      ;
; 17.044 ; UART_Link:UART_Link1|data_buffer_sz_latch[1]     ; UART_Link:UART_Link1|state.s_act_wait  ; CLK                                                  ; CLK         ; 20.833       ; -0.036     ; 3.740      ;
; 17.047 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[31] ; UART_Link:UART_Link1|state.s_listen    ; CLK                                                  ; CLK         ; 20.833       ; -0.025     ; 3.748      ;
; 17.047 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[31] ; UART_Link:UART_Link1|state.s_act       ; CLK                                                  ; CLK         ; 20.833       ; -0.025     ; 3.748      ;
; 17.056 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[30] ; UART_Link:UART_Link1|data_buffer[0][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.033     ; 3.731      ;
; 17.061 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[31] ; UART_Link:UART_Link1|state.s_txing     ; CLK                                                  ; CLK         ; 20.833       ; -0.025     ; 3.734      ;
; 17.061 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[31] ; UART_Link:UART_Link1|state.s_act_wait  ; CLK                                                  ; CLK         ; 20.833       ; -0.025     ; 3.734      ;
; 17.068 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[28] ; UART_Link:UART_Link1|data_buffer[0][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.033     ; 3.719      ;
; 17.068 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[16] ; UART_Link:UART_Link1|state.s_listen    ; CLK                                                  ; CLK         ; 20.833       ; -0.025     ; 3.727      ;
; 17.068 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[16] ; UART_Link:UART_Link1|state.s_act       ; CLK                                                  ; CLK         ; 20.833       ; -0.025     ; 3.727      ;
; 17.077 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[3]  ; UART_Link:UART_Link1|state.s_listen    ; CLK                                                  ; CLK         ; 20.833       ; -0.018     ; 3.725      ;
; 17.077 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[3]  ; UART_Link:UART_Link1|state.s_act       ; CLK                                                  ; CLK         ; 20.833       ; -0.018     ; 3.725      ;
; 17.078 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[4]  ; UART_Link:UART_Link1|data_buffer[0][2] ; CLK                                                  ; CLK         ; 20.833       ; -0.020     ; 3.722      ;
; 17.078 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[4]  ; UART_Link:UART_Link1|data_buffer[0][3] ; CLK                                                  ; CLK         ; 20.833       ; -0.020     ; 3.722      ;
; 17.078 ; UART_Link:UART_Link1|data_buffer_sz_latch[0]     ; UART_Link:UART_Link1|state.s_listen    ; CLK                                                  ; CLK         ; 20.833       ; -0.036     ; 3.706      ;
; 17.078 ; UART_Link:UART_Link1|data_buffer_sz_latch[0]     ; UART_Link:UART_Link1|state.s_act       ; CLK                                                  ; CLK         ; 20.833       ; -0.036     ; 3.706      ;
; 17.080 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17] ; UART_Link:UART_Link1|data_buffer[0][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.033     ; 3.707      ;
; 17.082 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[16] ; UART_Link:UART_Link1|state.s_txing     ; CLK                                                  ; CLK         ; 20.833       ; -0.025     ; 3.713      ;
; 17.082 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[16] ; UART_Link:UART_Link1|state.s_act_wait  ; CLK                                                  ; CLK         ; 20.833       ; -0.025     ; 3.713      ;
; 17.089 ; UART_Link:UART_Link1|data_buffer_sz_latch[0]     ; UART_Link:UART_Link1|data_buffer[0][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.044     ; 3.687      ;
; 17.091 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[3]  ; UART_Link:UART_Link1|state.s_txing     ; CLK                                                  ; CLK         ; 20.833       ; -0.018     ; 3.711      ;
; 17.091 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[3]  ; UART_Link:UART_Link1|state.s_act_wait  ; CLK                                                  ; CLK         ; 20.833       ; -0.018     ; 3.711      ;
; 17.091 ; UART_Link:UART_Link1|data_buffer_sz_latch[0]     ; UART_Link:UART_Link1|state.s_txing     ; CLK                                                  ; CLK         ; 20.833       ; -0.036     ; 3.693      ;
; 17.091 ; UART_Link:UART_Link1|data_buffer_sz_latch[0]     ; UART_Link:UART_Link1|state.s_act_wait  ; CLK                                                  ; CLK         ; 20.833       ; -0.036     ; 3.693      ;
; 17.094 ; UART_Link:UART_Link1|data_buffer_fill_ctr[6]     ; UART_Link:UART_Link1|state.s_listen    ; CLK                                                  ; CLK         ; 20.833       ; -0.039     ; 3.687      ;
; 17.094 ; UART_Link:UART_Link1|data_buffer_fill_ctr[6]     ; UART_Link:UART_Link1|state.s_act       ; CLK                                                  ; CLK         ; 20.833       ; -0.039     ; 3.687      ;
; 17.099 ; UART_Link:UART_Link1|data_buffer_fill_ctr[1]     ; UART_Link:UART_Link1|state.s_listen    ; CLK                                                  ; CLK         ; 20.833       ; -0.039     ; 3.682      ;
; 17.099 ; UART_Link:UART_Link1|data_buffer_fill_ctr[1]     ; UART_Link:UART_Link1|state.s_act       ; CLK                                                  ; CLK         ; 20.833       ; -0.039     ; 3.682      ;
; 17.108 ; UART_Link:UART_Link1|data_buffer_fill_ctr[6]     ; UART_Link:UART_Link1|state.s_txing     ; CLK                                                  ; CLK         ; 20.833       ; -0.039     ; 3.673      ;
; 17.108 ; UART_Link:UART_Link1|data_buffer_fill_ctr[6]     ; UART_Link:UART_Link1|state.s_act_wait  ; CLK                                                  ; CLK         ; 20.833       ; -0.039     ; 3.673      ;
; 17.113 ; UART_Link:UART_Link1|data_buffer_fill_ctr[1]     ; UART_Link:UART_Link1|state.s_txing     ; CLK                                                  ; CLK         ; 20.833       ; -0.039     ; 3.668      ;
; 17.113 ; UART_Link:UART_Link1|data_buffer_fill_ctr[1]     ; UART_Link:UART_Link1|state.s_act_wait  ; CLK                                                  ; CLK         ; 20.833       ; -0.039     ; 3.668      ;
; 17.116 ; UART_Link:UART_Link1|data_buffer_fill_ctr[0]     ; UART_Link:UART_Link1|data_buffer[0][4] ; CLK                                                  ; CLK         ; 20.833       ; -0.047     ; 3.657      ;
; 17.118 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[31] ; UART_Link:UART_Link1|data_buffer[0][2] ; CLK                                                  ; CLK         ; 20.833       ; -0.027     ; 3.675      ;
; 17.118 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[31] ; UART_Link:UART_Link1|data_buffer[0][3] ; CLK                                                  ; CLK         ; 20.833       ; -0.027     ; 3.675      ;
; 17.118 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[30] ; UART_Link:UART_Link1|state.s_listen    ; CLK                                                  ; CLK         ; 20.833       ; -0.025     ; 3.677      ;
; 17.118 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[30] ; UART_Link:UART_Link1|state.s_act       ; CLK                                                  ; CLK         ; 20.833       ; -0.025     ; 3.677      ;
; 17.118 ; UART_Link:UART_Link1|data_buffer_sz_latch[3]     ; UART_Link:UART_Link1|data_buffer[0][2] ; CLK                                                  ; CLK         ; 20.833       ; -0.038     ; 3.664      ;
+--------+--------------------------------------------------+----------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                ;
+-------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                 ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.185 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; DRAM_Controller:DRAM_Controller1|iob_cke                ; DRAM_Controller:DRAM_Controller1|iob_cke                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.216 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.338      ;
; 0.235 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.357      ;
; 0.252 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.374      ;
; 0.253 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.375      ;
; 0.297 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.419      ;
; 0.298 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.420      ;
; 0.298 ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.420      ;
; 0.303 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.305 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.427      ;
; 0.313 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.435      ;
; 0.314 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.436      ;
; 0.314 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.436      ;
; 0.315 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.437      ;
; 0.328 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.450      ;
; 0.332 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.454      ;
; 0.334 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.456      ;
; 0.373 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|iob_address[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.495      ;
; 0.374 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.496      ;
; 0.377 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.499      ;
; 0.379 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.501      ;
; 0.380 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.502      ;
; 0.446 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.568      ;
; 0.452 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.574      ;
; 0.460 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.582      ;
; 0.463 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.585      ;
; 0.465 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.587      ;
; 0.465 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.587      ;
; 0.466 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.588      ;
; 0.466 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.588      ;
; 0.468 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.590      ;
; 0.472 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.594      ;
; 0.473 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.595      ;
; 0.491 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1      ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.613      ;
; 0.497 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.619      ;
; 0.511 ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.633      ;
; 0.515 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.637      ;
; 0.515 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.637      ;
; 0.517 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.639      ;
; 0.518 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.640      ;
; 0.519 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.641      ;
; 0.520 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.642      ;
; 0.522 ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.644      ;
; 0.528 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.650      ;
; 0.531 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.653      ;
; 0.531 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.653      ;
; 0.534 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.656      ;
; 0.545 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.667      ;
; 0.547 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.669      ;
; 0.548 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.670      ;
; 0.550 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.672      ;
; 0.560 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.682      ;
; 0.560 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.682      ;
; 0.561 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.683      ;
; 0.562 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.691      ;
; 0.562 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.684      ;
; 0.562 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.684      ;
; 0.565 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; DRAM_Controller:DRAM_Controller1|iob_address[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.687      ;
; 0.566 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.688      ;
; 0.575 ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.697      ;
; 0.575 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.697      ;
; 0.583 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.705      ;
; 0.583 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.705      ;
; 0.586 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.708      ;
; 0.594 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.716      ;
; 0.595 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.717      ;
; 0.597 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.719      ;
; 0.615 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.737      ;
; 0.647 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.769      ;
; 0.656 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.785      ;
; 0.656 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.785      ;
; 0.658 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.787      ;
; 0.660 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.789      ;
; 0.661 ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.783      ;
; 0.662 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.784      ;
; 0.663 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.785      ;
; 0.666 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.789      ;
; 0.670 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.792      ;
; 0.670 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; DRAM_Controller:DRAM_Controller1|iob_address[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.792      ;
; 0.672 ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.794      ;
; 0.673 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.795      ;
; 0.675 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.797      ;
; 0.676 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.798      ;
; 0.694 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.816      ;
; 0.696 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.818      ;
; 0.697 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.826      ;
; 0.699 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; DRAM_Controller:DRAM_Controller1|iob_address[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.821      ;
; 0.705 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.834      ;
; 0.706 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 1.027      ;
; 0.715 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.837      ;
; 0.718 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.847      ;
; 0.724 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.853      ;
; 0.725 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.847      ;
; 0.726 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.848      ;
; 0.730 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.852      ;
; 0.731 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.860      ;
; 0.732 ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.854      ;
+-------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; pll_reset                                                        ; pll_reset                                                        ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_Controller:UART_Controller1|uart_tx_count[1]                ; UART_Controller:UART_Controller1|uart_tx_count[1]                ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_Controller:UART_Controller1|uart_tx_count[2]                ; UART_Controller:UART_Controller1|uart_tx_count[2]                ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_stop_bit   ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_stop_bit   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_start_bit  ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_start_bit  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_data       ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_data       ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_Controller:UART_Controller1|uart_rx_count[1]                ; UART_Controller:UART_Controller1|uart_rx_count[1]                ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_Controller:UART_Controller1|uart_rx_count[2]                ; UART_Controller:UART_Controller1|uart_rx_count[2]                ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[3]          ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[3]          ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[1]          ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[1]          ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[2]          ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[2]          ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_Controller:UART_Controller1|uart_rx_bit                     ; UART_Controller:UART_Controller1|uart_rx_bit                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_Controller:UART_Controller1|uart_rx_filter[1]               ; UART_Controller:UART_Controller1|uart_rx_filter[1]               ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_Link:UART_Link1|tx_token[1]                                 ; UART_Link:UART_Link1|tx_token[1]                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_Link:UART_Link1|tx_token[0]                                 ; UART_Link:UART_Link1|tx_token[0]                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_Link:UART_Link1|state.s_rxing                               ; UART_Link:UART_Link1|state.s_rxing                               ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_Link:UART_Link1|rx_dst[0]                                   ; UART_Link:UART_Link1|rx_dst[0]                                   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_Link:UART_Link1|rx_dst[1]                                   ; UART_Link:UART_Link1|rx_dst[1]                                   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; UART_Controller:UART_Controller1|uart_tx_data_vec[7]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[7]             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data      ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data      ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_start_bit ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_start_bit ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Link:UART_Link1|iob_uart_write                              ; UART_Link:UART_Link1|iob_uart_write                              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Link:UART_Link1|carrier_magic_ctr                           ; UART_Link:UART_Link1|carrier_magic_ctr                           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; UART_Controller:UART_Controller1|uart_tx_count[0]                ; UART_Controller:UART_Controller1|uart_tx_count[0]                ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[0]          ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[0]          ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; UART_Link:UART_Link1|data_buffer[1][2]                           ; UART_Link:UART_Link1|iob_uart_writedata[2]                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; UART_Controller:UART_Controller1|uart_rx_count[0]                ; UART_Controller:UART_Controller1|uart_rx_count[0]                ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; UART_Link:UART_Link1|data_buffer[1][4]                           ; UART_Link:UART_Link1|iob_uart_writedata[4]                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.314      ;
; 0.197 ; UART_Controller:UART_Controller1|tx_baud_counter[9]              ; UART_Controller:UART_Controller1|tx_baud_counter[9]              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.318      ;
; 0.200 ; UART_Controller:UART_Controller1|rx_baud_counter[5]              ; UART_Controller:UART_Controller1|rx_baud_counter[5]              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.321      ;
; 0.200 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[2]          ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[3]          ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.321      ;
; 0.204 ; UART_Controller:UART_Controller1|rx_baud_counter[5]              ; UART_Controller:UART_Controller1|rx_baud_tick                    ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; UART_Link:UART_Link1|data_buffer[0][2]                           ; UART_Link:UART_Link1|leds[2]                                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; UART_Controller:UART_Controller1|uart_rx_data_vec[2]             ; UART_Controller:UART_Controller1|uart_rx_data_vec[1]             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; UART_Controller:UART_Controller1|uart_rx_data_vec[5]             ; UART_Controller:UART_Controller1|uart_rx_data_vec[4]             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.325      ;
; 0.206 ; UART_Link:UART_Link1|data_buffer[0][3]                           ; UART_Link:UART_Link1|leds[3]                                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.327      ;
; 0.208 ; UART_Controller:UART_Controller1|uart_rx_filter[0]               ; UART_Controller:UART_Controller1|uart_rx_bit                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.329      ;
; 0.211 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_start_bit  ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[0]          ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.332      ;
; 0.211 ; UART_Controller:UART_Controller1|uart_rx_data_vec[7]             ; UART_Controller:UART_Controller1|uart_rx_data_vec[6]             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.332      ;
; 0.212 ; state.s_init_pll                                                 ; state.s_init                                                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.333      ;
; 0.212 ; UART_Controller:UART_Controller1|uart_rx_data_vec[7]             ; UART_Link:UART_Link1|carrier_buffer[3][7]                        ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.333      ;
; 0.214 ; state.s_init_pll                                                 ; pll_reset                                                        ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.335      ;
; 0.216 ; UART_Controller:UART_Controller1|uart_rx_data_vec[3]             ; UART_Controller:UART_Controller1|uart_rx_data_vec[2]             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.337      ;
; 0.253 ; UART_Controller:UART_Controller1|uart_tx_data_vec[4]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[3]             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.374      ;
; 0.254 ; UART_Controller:UART_Controller1|uart_tx_data_vec[1]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[0]             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; UART_Controller:UART_Controller1|uart_tx_data_vec[5]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[4]             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.375      ;
; 0.255 ; UART_Controller:UART_Controller1|uart_rx_data_sr[0]              ; UART_Controller:UART_Controller1|uart_rx_data_sr[1]              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.376      ;
; 0.261 ; UART_Controller:UART_Controller1|rx_baud_counter[4]              ; UART_Controller:UART_Controller1|rx_baud_tick                    ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.382      ;
; 0.267 ; UART_Link:UART_Link1|data_buffer[0][5]                           ; UART_Link:UART_Link1|iob_uart_writedata[5]                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; UART_Link:UART_Link1|state.s_act                                 ; UART_Link:UART_Link1|state.s_act_wait                            ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.387      ;
; 0.269 ; UART_Link:UART_Link1|state.s_act_wait                            ; UART_Link:UART_Link1|state.s_listen                              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.389      ;
; 0.283 ; UART_Link:UART_Link1|state.s_act_wait                            ; UART_Link:UART_Link1|state.s_txing                               ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.403      ;
; 0.294 ; UART_Controller:UART_Controller1|uart_tx_data_vec[2]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[1]             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; UART_Link:UART_Link1|data_buffer[1][6]                           ; UART_Link:UART_Link1|iob_uart_writedata[6]                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; UART_Controller:UART_Controller1|uart_tx_data_vec[3]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[2]             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; UART_Controller:UART_Controller1|uart_tx_data_vec[6]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[5]             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; UART_Link:UART_Link1|data_buffer[1][3]                           ; UART_Link:UART_Link1|iob_uart_writedata[3]                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; UART_Link:UART_Link1|data_buffer[1][5]                           ; UART_Link:UART_Link1|iob_uart_writedata[5]                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.415      ;
; 0.297 ; UART_Controller:UART_Controller1|tx_baud_counter[5]              ; UART_Controller:UART_Controller1|tx_baud_counter[5]              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; UART_Controller:UART_Controller1|rx_baud_counter[3]              ; UART_Controller:UART_Controller1|rx_baud_counter[3]              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; UART_Controller:UART_Controller1|tx_baud_counter[1]              ; UART_Controller:UART_Controller1|tx_baud_counter[1]              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; UART_Controller:UART_Controller1|tx_baud_counter[2]              ; UART_Controller:UART_Controller1|tx_baud_counter[2]              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; UART_Controller:UART_Controller1|tx_baud_counter[7]              ; UART_Controller:UART_Controller1|tx_baud_counter[7]              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; UART_Controller:UART_Controller1|tx_baud_counter[3]              ; UART_Controller:UART_Controller1|tx_baud_counter[3]              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; UART_Controller:UART_Controller1|tx_baud_counter[4]              ; UART_Controller:UART_Controller1|tx_baud_counter[4]              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; UART_Controller:UART_Controller1|rx_baud_counter[1]              ; UART_Controller:UART_Controller1|rx_baud_counter[1]              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; UART_Controller:UART_Controller1|rx_baud_counter[2]              ; UART_Controller:UART_Controller1|rx_baud_counter[2]              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; UART_Controller:UART_Controller1|tx_baud_counter[6]              ; UART_Controller:UART_Controller1|tx_baud_counter[6]              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.421      ;
; 0.300 ; UART_Controller:UART_Controller1|tx_baud_counter[8]              ; UART_Controller:UART_Controller1|tx_baud_counter[8]              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.421      ;
; 0.301 ; UART_Controller:UART_Controller1|uart_tx_count[0]                ; UART_Controller:UART_Controller1|uart_tx_count[1]                ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.422      ;
; 0.302 ; UART_Link:UART_Link1|data_buffer_fill_ctr[15]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[15]                    ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.423      ;
; 0.303 ; UART_Controller:UART_Controller1|uart_rx_filter[1]               ; UART_Controller:UART_Controller1|uart_rx_bit                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; UART_Link:UART_Link1|data_buffer_fill_ctr[3]                     ; UART_Link:UART_Link1|data_buffer_fill_ctr[3]                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; UART_Link:UART_Link1|data_buffer_fill_ctr[5]                     ; UART_Link:UART_Link1|data_buffer_fill_ctr[5]                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; UART_Link:UART_Link1|data_buffer_fill_ctr[31]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[31]                    ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; UART_Link:UART_Link1|data_buffer_fill_ctr[13]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[13]                    ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[15]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[15]                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[31]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[31]                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; UART_Controller:UART_Controller1|rx_baud_counter[4]              ; UART_Controller:UART_Controller1|rx_baud_counter[4]              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; UART_Link:UART_Link1|data_buffer_fill_ctr[1]                     ; UART_Link:UART_Link1|data_buffer_fill_ctr[1]                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; UART_Link:UART_Link1|data_buffer_fill_ctr[6]                     ; UART_Link:UART_Link1|data_buffer_fill_ctr[6]                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; UART_Link:UART_Link1|data_buffer_fill_ctr[7]                     ; UART_Link:UART_Link1|data_buffer_fill_ctr[7]                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; UART_Link:UART_Link1|data_buffer_fill_ctr[11]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[11]                    ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; UART_Link:UART_Link1|data_buffer_fill_ctr[17]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[17]                    ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; UART_Link:UART_Link1|data_buffer_fill_ctr[19]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[19]                    ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; UART_Link:UART_Link1|data_buffer_fill_ctr[21]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[21]                    ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; UART_Link:UART_Link1|data_buffer_fill_ctr[27]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[27]                    ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; UART_Link:UART_Link1|data_buffer_fill_ctr[29]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[29]                    ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[3]                  ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[3]                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[5]                  ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[5]                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[13]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[13]                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[29]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[29]                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[27]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[27]                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[21]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[21]                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[19]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[19]                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17]                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; UART_Link:UART_Link1|tx_token[0]                                 ; UART_Link:UART_Link1|iob_uart_writedata[0]                       ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; UART_Link:UART_Link1|data_buffer_fill_ctr[2]                     ; UART_Link:UART_Link1|data_buffer_fill_ctr[2]                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; UART_Link:UART_Link1|data_buffer_fill_ctr[8]                     ; UART_Link:UART_Link1|data_buffer_fill_ctr[8]                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; UART_Link:UART_Link1|data_buffer_fill_ctr[9]                     ; UART_Link:UART_Link1|data_buffer_fill_ctr[9]                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.426      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                ;
+-------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; -3.739  ; 0.185 ; N/A      ; N/A     ; 3.516               ;
;  CLK                                                  ; -3.440  ; 0.186 ; N/A      ; N/A     ; 9.851               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -3.739  ; 0.185 ; N/A      ; N/A     ; 3.516               ;
; Design-wide TNS                                       ; -94.761 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK                                                  ; -9.463  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -85.298 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SDRAM_CKE     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CLK     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CS_N    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_WE_N    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CAS_N   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_RAS_N   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A0      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A1      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A2      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A3      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A4      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A5      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A6      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A7      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A8      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A9      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A10     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A11     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A12     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_BA0     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_BA1     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQML    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQMH    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RXD           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DS_DP         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DS_G          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DS_C          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DS_D          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ0     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ1     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ2     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ3     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ4     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ5     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ6     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ7     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ8     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ9     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ10    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ11    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ12    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ13    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ14    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ15    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SDRAM_DQ0               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ1               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ2               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ3               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ4               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ5               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ6               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ7               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ8               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ9               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ10              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ11              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ12              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ13              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ14              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ15              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; TXD                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SDRAM_CKE     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CLK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_WE_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CAS_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_RAS_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_A0      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_A1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_A2      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_A3      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A4      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A5      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A6      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A7      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A8      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A9      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A10     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_A11     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A12     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_BA0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_BA1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQML    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQMH    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; RXD           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DS_DP         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DS_G          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DS_C          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DS_D          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ2     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQ3     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ4     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQ5     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQ6     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ7     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ8     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ9     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ10    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ11    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ12    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ13    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ14    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ15    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SDRAM_CKE     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CLK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_WE_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CAS_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_RAS_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; SDRAM_A0      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_A2      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A3      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A4      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A5      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A6      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A7      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A8      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A9      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A10     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A11     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A12     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; SDRAM_BA0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_BA1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQML    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQMH    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; RXD           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DS_DP         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DS_G          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DS_C          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DS_D          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ2     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ3     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ4     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ5     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ6     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ7     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ8     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ9     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ10    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ11    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ12    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ13    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ14    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ15    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SDRAM_CKE     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CLK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_WE_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CAS_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_RAS_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; SDRAM_A0      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; SDRAM_A2      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A3      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_A4      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A5      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A6      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A7      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A8      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A9      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A10     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A11     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A12     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; SDRAM_BA0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_BA1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQML    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQMH    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; RXD           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DS_DP         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DS_G          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DS_C          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DS_D          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQ1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQ2     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ3     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; SDRAM_DQ4     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ5     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ6     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ7     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ8     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ9     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ10    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ11    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ12    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ13    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ14    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ15    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; CLK                                                  ; CLK                                                  ; 8827     ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK                                                  ; 3        ; 0        ; 0        ; 0        ;
; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 25       ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 496      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; CLK                                                  ; CLK                                                  ; 8827     ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK                                                  ; 3        ; 0        ; 0        ; 0        ;
; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 25       ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 496      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 1     ; 1    ;
; Unconstrained Output Ports      ; 15    ; 15   ;
; Unconstrained Output Port Paths ; 15    ; 15   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                  ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; Target                                               ; Clock                                                ; Type      ; Status      ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; CLK                                                  ; CLK                                                  ; Base      ; Constrained ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; TXD        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; DS_C        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DS_D        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DS_DP       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DS_G        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RXD         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A0    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A5    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A10   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CAS_N ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CKE   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CLK   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQMH  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQML  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_RAS_N ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_WE_N  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; TXD        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; DS_C        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DS_D        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DS_DP       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DS_G        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RXD         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A0    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A5    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A10   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CAS_N ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CKE   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CLK   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQMH  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQML  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_RAS_N ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_WE_N  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Tue Nov 15 00:52:32 2016
Info: Command: quartus_sta FISC -c top
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.833 -waveform {0.000 10.416} -name CLK CLK
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 24 -multiply_by 65 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.739
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.739             -85.298 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.414              -9.463 CLK 
Info (332146): Worst-case hold slack is 0.452
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.452               0.000 CLK 
    Info (332119):     0.453               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.545
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.545               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    10.196               0.000 CLK 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.440
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.440              -9.443 CLK 
    Info (332119):    -3.291             -74.131 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 CLK 
    Info (332119):     0.401               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.516
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.516               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    10.187               0.000 CLK 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.626
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.626             -37.952 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.236              -3.300 CLK 
Info (332146): Worst-case hold slack is 0.185
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.185               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.621
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.621               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.851               0.000 CLK 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 793 megabytes
    Info: Processing ended: Tue Nov 15 00:52:36 2016
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


