{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1656426354556 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656426354556 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 28 11:25:54 2022 " "Processing started: Tue Jun 28 11:25:54 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656426354556 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656426354556 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IFU -c IFU " "Command: quartus_map --read_settings_files=on --write_settings_files=off IFU -c IFU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656426354556 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1656426354853 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1656426354853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incrementer.v 1 1 " "Found 1 design units, including 1 entities, in source file incrementer.v" { { "Info" "ISGN_ENTITY_NAME" "1 incrmenter " "Found entity 1: incrmenter" {  } { { "incrementer.v" "" { Text "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/incrementer.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656426362914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656426362914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifu_rev.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ifu_rev.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ifu_rev " "Found entity 1: ifu_rev" {  } { { "ifu_rev.bdf" "" { Schematic "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/ifu_rev.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656426362914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656426362914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.bdf" "" { Schematic "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656426362914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656426362914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_32 " "Found entity 1: mux_32" {  } { { "mux_32.v" "" { Text "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/mux_32.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656426362914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656426362914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_asynret.v 1 1 " "Found 1 design units, including 1 entities, in source file register_asynret.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_asynret " "Found entity 1: register_asynret" {  } { { "register_asynret.v" "" { Text "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/register_asynret.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656426362914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656426362914 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MIR_IV.v(46) " "Verilog HDL information at MIR_IV.v(46): always construct contains both blocking and non-blocking assignments" {  } { { "MIR_IV.v" "" { Text "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/MIR_IV.v" 46 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1656426362914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mir_iv.v 1 1 " "Found 1 design units, including 1 entities, in source file mir_iv.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIR_4 " "Found entity 1: MIR_4" {  } { { "MIR_IV.v" "" { Text "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/MIR_IV.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656426362914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656426362914 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MIR_III.v(43) " "Verilog HDL information at MIR_III.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "MIR_III.v" "" { Text "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/MIR_III.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1656426362914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mir_iii.v 1 1 " "Found 1 design units, including 1 entities, in source file mir_iii.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIR_3 " "Found entity 1: MIR_3" {  } { { "MIR_III.v" "" { Text "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/MIR_III.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656426362914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656426362914 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MIR_II.v(42) " "Verilog HDL information at MIR_II.v(42): always construct contains both blocking and non-blocking assignments" {  } { { "MIR_II.v" "" { Text "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/MIR_II.v" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1656426362914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mir_ii.v 1 1 " "Found 1 design units, including 1 entities, in source file mir_ii.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIR_2 " "Found entity 1: MIR_2" {  } { { "MIR_II.v" "" { Text "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/MIR_II.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656426362930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656426362930 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MIR_I.v(45) " "Verilog HDL information at MIR_I.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "MIR_I.v" "" { Text "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/MIR_I.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1656426362930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mir_i.v 1 1 " "Found 1 design units, including 1 entities, in source file mir_i.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIR_1 " "Found entity 1: MIR_1" {  } { { "MIR_I.v" "" { Text "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/MIR_I.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656426362930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656426362930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/adder.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656426362930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656426362930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifu.v 1 1 " "Found 1 design units, including 1 entities, in source file ifu.v" { { "Info" "ISGN_ENTITY_NAME" "1 IFU " "Found entity 1: IFU" {  } { { "IFU.v" "" { Text "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/IFU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656426362930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656426362930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerbank.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registerbank.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterBank " "Found entity 1: RegisterBank" {  } { { "RegisterBank.bdf" "" { Schematic "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/RegisterBank.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656426362930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656426362930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656426362930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656426362930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stackblock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file stackblock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 StackBlock " "Found entity 1: StackBlock" {  } { { "StackBlock.bdf" "" { Schematic "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/StackBlock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656426362930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656426362930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inc_stack.v 1 1 " "Found 1 design units, including 1 entities, in source file inc_stack.v" { { "Info" "ISGN_ENTITY_NAME" "1 inc_stack " "Found entity 1: inc_stack" {  } { { "inc_stack.v" "" { Text "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/inc_stack.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656426362930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656426362930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_we_stack.v 1 1 " "Found 1 design units, including 1 entities, in source file ff_we_stack.v" { { "Info" "ISGN_ENTITY_NAME" "1 FF_WE_stack " "Found entity 1: FF_WE_stack" {  } { { "FF_WE_stack.v" "" { Text "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/FF_WE_stack.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656426362930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656426362930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_stack.v 1 1 " "Found 1 design units, including 1 entities, in source file ff_stack.v" { { "Info" "ISGN_ENTITY_NAME" "1 FF_stack " "Found entity 1: FF_stack" {  } { { "FF_stack.v" "" { Text "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/FF_stack.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656426362946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656426362946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_stack.v 1 1 " "Found 1 design units, including 1 entities, in source file count_stack.v" { { "Info" "ISGN_ENTITY_NAME" "1 count_stack " "Found entity 1: count_stack" {  } { { "count_stack.v" "" { Text "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/count_stack.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656426362946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656426362946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sh_16.v 1 1 " "Found 1 design units, including 1 entities, in source file sh_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 SH_16 " "Found entity 1: SH_16" {  } { { "SH_16.v" "" { Text "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/SH_16.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656426362946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656426362946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_16.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_16 " "Found entity 1: ALU_16" {  } { { "ALU_16.v" "" { Text "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/ALU_16.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656426362946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656426362946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block2.v 1 1 " "Found 1 design units, including 1 entities, in source file block2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Block2 " "Found entity 1: Block2" {  } { { "Block2.v" "" { Text "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/Block2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656426362946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656426362946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block3.v 1 1 " "Found 1 design units, including 1 entities, in source file block3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Block3 " "Found entity 1: Block3" {  } { { "Block3.v" "" { Text "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/Block3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656426362946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656426362946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_uinst_block.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeline_uinst_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 PIPELINE_uINST_BLOCK " "Found entity 1: PIPELINE_uINST_BLOCK" {  } { { "PIPELINE_uINST_BLOCK.v" "" { Text "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/PIPELINE_uINST_BLOCK.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656426362946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656426362946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc_unop.v 1 1 " "Found 1 design units, including 1 entities, in source file uc_unop.v" { { "Info" "ISGN_ENTITY_NAME" "1 UC_uNOP " "Found entity 1: UC_uNOP" {  } { { "UC_uNOP.v" "" { Text "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/UC_uNOP.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656426362946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656426362946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656426362946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656426362946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stages345_pipeline.bdf 1 1 " "Found 1 design units, including 1 entities, in source file stages345_pipeline.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 STAGES345_PIPELINE " "Found entity 1: STAGES345_PIPELINE" {  } { { "STAGES345_PIPELINE.bdf" "" { Schematic "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/STAGES345_PIPELINE.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656426362946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656426362946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "k_block.v 1 1 " "Found 1 design units, including 1 entities, in source file k_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 K_BLOCK " "Found entity 1: K_BLOCK" {  } { { "K_BLOCK.v" "" { Text "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/K_BLOCK.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656426362946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656426362946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dadd_block.v 1 1 " "Found 1 design units, including 1 entities, in source file dadd_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 DADD_BLOCK " "Found entity 1: DADD_BLOCK" {  } { { "DADD_BLOCK.v" "" { Text "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/DADD_BLOCK.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656426362946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656426362946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc2_h2.v 1 1 " "Found 1 design units, including 1 entities, in source file uc2_h2.v" { { "Info" "ISGN_ENTITY_NAME" "1 UC2_H2 " "Found entity 1: UC2_H2" {  } { { "UC2_H2.v" "" { Text "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/UC2_H2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656426362961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656426362961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc2_h1.v 1 1 " "Found 1 design units, including 1 entities, in source file uc2_h1.v" { { "Info" "ISGN_ENTITY_NAME" "1 UC2_H1 " "Found entity 1: UC2_H1" {  } { { "UC2_H1.v" "" { Text "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/UC2_H1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656426362961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656426362961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc2_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file uc2_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UC2_BLOCK " "Found entity 1: UC2_BLOCK" {  } { { "UC2_BLOCK.bdf" "" { Schematic "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/UC2_BLOCK.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656426362961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656426362961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_BLOCK " "Found entity 1: ALU_BLOCK" {  } { { "ALU_BLOCK.bdf" "" { Schematic "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/ALU_BLOCK.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656426362961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656426362961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kmux_block.v 1 1 " "Found 1 design units, including 1 entities, in source file kmux_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 KMUX_BLOCK " "Found entity 1: KMUX_BLOCK" {  } { { "KMUX_BLOCK.v" "" { Text "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/KMUX_BLOCK.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656426362961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656426362961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_16.v 1 1 " "Found 1 design units, including 1 entities, in source file ff_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 FF_16 " "Found entity 1: FF_16" {  } { { "FF_16.v" "" { Text "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/FF_16.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656426362961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656426362961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cy_block.v 1 1 " "Found 1 design units, including 1 entities, in source file cy_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 CY_BLOCK " "Found entity 1: CY_BLOCK" {  } { { "CY_BLOCK.v" "" { Text "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/CY_BLOCK.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656426362961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656426362961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file data_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DATA_BLOCK " "Found entity 1: DATA_BLOCK" {  } { { "DATA_BLOCK.bdf" "" { Schematic "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/DATA_BLOCK.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656426362961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656426362961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file data_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATA_RAM " "Found entity 1: DATA_RAM" {  } { { "DATA_RAM.v" "" { Text "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/DATA_RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656426362961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656426362961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file data_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATA_MUX " "Found entity 1: DATA_MUX" {  } { { "DATA_MUX.v" "" { Text "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/DATA_MUX.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656426362961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656426362961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "umux.v 1 1 " "Found 1 design units, including 1 entities, in source file umux.v" { { "Info" "ISGN_ENTITY_NAME" "1 uMUX " "Found entity 1: uMUX" {  } { { "uMUX.v" "" { Text "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/uMUX.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656426362961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656426362961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc_nop.v 1 1 " "Found 1 design units, including 1 entities, in source file uc_nop.v" { { "Info" "ISGN_ENTITY_NAME" "1 UC_NOP " "Found entity 1: UC_NOP" {  } { { "UC_NOP.v" "" { Text "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/UC_NOP.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656426362961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656426362961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stack_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file stack_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Stack_memory " "Found entity 1: Stack_memory" {  } { { "Stack_memory.v" "" { Text "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/Stack_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656426362961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656426362961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_01.v 1 1 " "Found 1 design units, including 1 entities, in source file ff_01.v" { { "Info" "ISGN_ENTITY_NAME" "1 FF_01 " "Found entity 1: FF_01" {  } { { "FF_01.v" "" { Text "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/FF_01.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656426362961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656426362961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tos_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file tos_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 TOS_MUX " "Found entity 1: TOS_MUX" {  } { { "TOS_MUX.v" "" { Text "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/TOS_MUX.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656426362961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656426362961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.v 1 1 " "Found 1 design units, including 1 entities, in source file block1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block1.v" "" { Text "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/Block1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656426362977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656426362977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 INSTRUCTION_ROM " "Found entity 1: INSTRUCTION_ROM" {  } { { "INSTRUCTION_ROM.v" "" { Text "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/INSTRUCTION_ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656426362977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656426362977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "init_reg_test.v 1 1 " "Found 1 design units, including 1 entities, in source file init_reg_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 INIT_REG_TEST " "Found entity 1: INIT_REG_TEST" {  } { { "INIT_REG_TEST.v" "" { Text "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/INIT_REG_TEST.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656426362977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656426362977 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1656426363039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC_NOP UC_NOP:uc4 " "Elaborating entity \"UC_NOP\" for hierarchy \"UC_NOP:uc4\"" {  } { { "CPU.bdf" "uc4" { Schematic "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/CPU.bdf" { { 312 -1408 -1216 392 "uc4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656426363055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ifu_rev ifu_rev:ifu_rev_b " "Elaborating entity \"ifu_rev\" for hierarchy \"ifu_rev:ifu_rev_b\"" {  } { { "CPU.bdf" "ifu_rev_b" { Schematic "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/CPU.bdf" { { 304 -1824 -1552 432 "ifu_rev_b" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656426363055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32 ifu_rev:ifu_rev_b\|mux_32:mux_jmp_b " "Elaborating entity \"mux_32\" for hierarchy \"ifu_rev:ifu_rev_b\|mux_32:mux_jmp_b\"" {  } { { "ifu_rev.bdf" "mux_jmp_b" { Schematic "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/ifu_rev.bdf" { { 208 -104 168 320 "mux_jmp_b" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656426363071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incrmenter ifu_rev:ifu_rev_b\|incrmenter:inc_b " "Elaborating entity \"incrmenter\" for hierarchy \"ifu_rev:ifu_rev_b\|incrmenter:inc_b\"" {  } { { "ifu_rev.bdf" "inc_b" { Schematic "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/ifu_rev.bdf" { { 184 -464 -184 264 "inc_b" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656426363071 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 incrementer.v(40) " "Verilog HDL assignment warning at incrementer.v(40): truncated value with size 32 to match size of target (16)" {  } { { "incrementer.v" "" { Text "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/incrementer.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656426363071 "|CPU|ifu_rev:ifu_rev_b|incrmenter:inc_b"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_asynret ifu_rev:ifu_rev_b\|register_asynret:PrC_b " "Elaborating entity \"register_asynret\" for hierarchy \"ifu_rev:ifu_rev_b\|register_asynret:PrC_b\"" {  } { { "ifu_rev.bdf" "PrC_b" { Schematic "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/ifu_rev.bdf" { { 288 792 1064 400 "PrC_b" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656426363071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "STAGES345_PIPELINE STAGES345_PIPELINE:stage456_b " "Elaborating entity \"STAGES345_PIPELINE\" for hierarchy \"STAGES345_PIPELINE:stage456_b\"" {  } { { "CPU.bdf" "stage456_b" { Schematic "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/CPU.bdf" { { 168 248 472 552 "stage456_b" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656426363071 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "K_BLOCK inst " "Block or symbol \"K_BLOCK\" of instance \"inst\" overlaps another block or symbol" {  } { { "STAGES345_PIPELINE.bdf" "" { Schematic "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/STAGES345_PIPELINE.bdf" { { 528 408 600 640 "inst" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1656426363071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PIPELINE_uINST_BLOCK STAGES345_PIPELINE:stage456_b\|PIPELINE_uINST_BLOCK:STAGE3_PIPELINE " "Elaborating entity \"PIPELINE_uINST_BLOCK\" for hierarchy \"STAGES345_PIPELINE:stage456_b\|PIPELINE_uINST_BLOCK:STAGE3_PIPELINE\"" {  } { { "STAGES345_PIPELINE.bdf" "STAGE3_PIPELINE" { Schematic "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/STAGES345_PIPELINE.bdf" { { 96 320 528 304 "STAGE3_PIPELINE" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656426363071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC_uNOP STAGES345_PIPELINE:stage456_b\|UC_uNOP:UC_3_BLOCK " "Elaborating entity \"UC_uNOP\" for hierarchy \"STAGES345_PIPELINE:stage456_b\|UC_uNOP:UC_3_BLOCK\"" {  } { { "STAGES345_PIPELINE.bdf" "UC_3_BLOCK" { Schematic "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/STAGES345_PIPELINE.bdf" { { 112 32 240 320 "UC_3_BLOCK" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656426363071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC2_BLOCK STAGES345_PIPELINE:stage456_b\|UC2_BLOCK:inst1 " "Elaborating entity \"UC2_BLOCK\" for hierarchy \"STAGES345_PIPELINE:stage456_b\|UC2_BLOCK:inst1\"" {  } { { "STAGES345_PIPELINE.bdf" "inst1" { Schematic "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/STAGES345_PIPELINE.bdf" { { -456 -40 96 -72 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656426363071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC2_H2 STAGES345_PIPELINE:stage456_b\|UC2_BLOCK:inst1\|UC2_H2:inst2 " "Elaborating entity \"UC2_H2\" for hierarchy \"STAGES345_PIPELINE:stage456_b\|UC2_BLOCK:inst1\|UC2_H2:inst2\"" {  } { { "UC2_BLOCK.bdf" "inst2" { Schematic "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/UC2_BLOCK.bdf" { { -24 408 568 280 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656426363071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC2_H1 STAGES345_PIPELINE:stage456_b\|UC2_BLOCK:inst1\|UC2_H1:inst " "Elaborating entity \"UC2_H1\" for hierarchy \"STAGES345_PIPELINE:stage456_b\|UC2_BLOCK:inst1\|UC2_H1:inst\"" {  } { { "UC2_BLOCK.bdf" "inst" { Schematic "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/UC2_BLOCK.bdf" { { -240 1008 1152 96 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656426363071 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PUSH3 UC2_H1.v(38) " "Verilog HDL Always Construct warning at UC2_H1.v(38): variable \"PUSH3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "UC2_H1.v" "" { Text "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/UC2_H1.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1656426363071 "|CPU|STAGES345_PIPELINE:stage456_b|UC2_BLOCK:inst1|UC2_H1:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DADD_BLOCK STAGES345_PIPELINE:stage456_b\|DADD_BLOCK:inst12 " "Elaborating entity \"DADD_BLOCK\" for hierarchy \"STAGES345_PIPELINE:stage456_b\|DADD_BLOCK:inst12\"" {  } { { "STAGES345_PIPELINE.bdf" "inst12" { Schematic "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/STAGES345_PIPELINE.bdf" { { 624 360 600 736 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656426363086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "K_BLOCK STAGES345_PIPELINE:stage456_b\|K_BLOCK:inst " "Elaborating entity \"K_BLOCK\" for hierarchy \"STAGES345_PIPELINE:stage456_b\|K_BLOCK:inst\"" {  } { { "STAGES345_PIPELINE.bdf" "inst" { Schematic "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/STAGES345_PIPELINE.bdf" { { 528 408 600 640 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656426363086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF_01 FF_01:ff_pull " "Elaborating entity \"FF_01\" for hierarchy \"FF_01:ff_pull\"" {  } { { "CPU.bdf" "ff_pull" { Schematic "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/CPU.bdf" { { 360 -336 -200 440 "ff_pull" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656426363086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:inst1 " "Elaborating entity \"decoder\" for hierarchy \"decoder:inst1\"" {  } { { "CPU.bdf" "inst1" { Schematic "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/CPU.bdf" { { 176 -520 -232 272 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656426363086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32 decoder:inst1\|mux_32:mux3_b " "Elaborating entity \"mux_32\" for hierarchy \"decoder:inst1\|mux_32:mux3_b\"" {  } { { "decoder.bdf" "mux3_b" { Schematic "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/decoder.bdf" { { 656 1752 2024 768 "mux3_b" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656426363086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIR_1 decoder:inst1\|MIR_1:mir1_b " "Elaborating entity \"MIR_1\" for hierarchy \"decoder:inst1\|MIR_1:mir1_b\"" {  } { { "decoder.bdf" "mir1_b" { Schematic "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/decoder.bdf" { { 544 104 328 624 "mir1_b" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656426363086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIR_2 decoder:inst1\|MIR_2:mir2_b " "Elaborating entity \"MIR_2\" for hierarchy \"decoder:inst1\|MIR_2:mir2_b\"" {  } { { "decoder.bdf" "mir2_b" { Schematic "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/decoder.bdf" { { 712 104 328 792 "mir2_b" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656426363086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIR_3 decoder:inst1\|MIR_3:mir3_b " "Elaborating entity \"MIR_3\" for hierarchy \"decoder:inst1\|MIR_3:mir3_b\"" {  } { { "decoder.bdf" "mir3_b" { Schematic "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/decoder.bdf" { { 904 112 336 984 "mir3_b" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656426363086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIR_4 decoder:inst1\|MIR_4:mir4_b " "Elaborating entity \"MIR_4\" for hierarchy \"decoder:inst1\|MIR_4:mir4_b\"" {  } { { "decoder.bdf" "mir4_b" { Schematic "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/decoder.bdf" { { 1104 112 336 1184 "mir4_b" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656426363086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uMUX uMUX:umux_b " "Elaborating entity \"uMUX\" for hierarchy \"uMUX:umux_b\"" {  } { { "CPU.bdf" "umux_b" { Schematic "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/CPU.bdf" { { 280 -104 88 424 "umux_b" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656426363086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block1 Block1:block1_b " "Elaborating entity \"Block1\" for hierarchy \"Block1:block1_b\"" {  } { { "CPU.bdf" "block1_b" { Schematic "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/CPU.bdf" { { 632 -1304 -1120 744 "block1_b" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656426363086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_BLOCK ALU_BLOCK:alu_b " "Elaborating entity \"ALU_BLOCK\" for hierarchy \"ALU_BLOCK:alu_b\"" {  } { { "CPU.bdf" "alu_b" { Schematic "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/CPU.bdf" { { 184 808 1016 376 "alu_b" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656426363086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CY_BLOCK ALU_BLOCK:alu_b\|CY_BLOCK:cy_b " "Elaborating entity \"CY_BLOCK\" for hierarchy \"ALU_BLOCK:alu_b\|CY_BLOCK:cy_b\"" {  } { { "ALU_BLOCK.bdf" "cy_b" { Schematic "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/ALU_BLOCK.bdf" { { 152 720 896 264 "cy_b" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656426363102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_16 ALU_BLOCK:alu_b\|ALU_16:alu " "Elaborating entity \"ALU_16\" for hierarchy \"ALU_BLOCK:alu_b\|ALU_16:alu\"" {  } { { "ALU_BLOCK.bdf" "alu" { Schematic "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/ALU_BLOCK.bdf" { { 304 728 928 416 "alu" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656426363102 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ALU_16.v(25) " "Verilog HDL assignment warning at ALU_16.v(25): truncated value with size 32 to match size of target (16)" {  } { { "ALU_16.v" "" { Text "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/ALU_16.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656426363102 "|CPU|ALU_BLOCK:alu_b|ALU_16:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ALU_16.v(26) " "Verilog HDL assignment warning at ALU_16.v(26): truncated value with size 32 to match size of target (16)" {  } { { "ALU_16.v" "" { Text "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/ALU_16.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656426363102 "|CPU|ALU_BLOCK:alu_b|ALU_16:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF_16 ALU_BLOCK:alu_b\|FF_16:FF_A " "Elaborating entity \"FF_16\" for hierarchy \"ALU_BLOCK:alu_b\|FF_16:FF_A\"" {  } { { "ALU_BLOCK.bdf" "FF_A" { Schematic "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/ALU_BLOCK.bdf" { { 224 296 464 304 "FF_A" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656426363102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KMUX_BLOCK ALU_BLOCK:alu_b\|KMUX_BLOCK:kmux_b " "Elaborating entity \"KMUX_BLOCK\" for hierarchy \"ALU_BLOCK:alu_b\|KMUX_BLOCK:kmux_b\"" {  } { { "ALU_BLOCK.bdf" "kmux_b" { Schematic "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/ALU_BLOCK.bdf" { { 240 32 240 352 "kmux_b" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656426363102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SH_16 ALU_BLOCK:alu_b\|SH_16:sh " "Elaborating entity \"SH_16\" for hierarchy \"ALU_BLOCK:alu_b\|SH_16:sh\"" {  } { { "ALU_BLOCK.bdf" "sh" { Schematic "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/ALU_BLOCK.bdf" { { 320 1104 1296 400 "sh" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656426363102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterBank RegisterBank:regBank " "Elaborating entity \"RegisterBank\" for hierarchy \"RegisterBank:regBank\"" {  } { { "CPU.bdf" "regBank" { Schematic "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/CPU.bdf" { { -184 800 1056 8 "regBank" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656426363102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block3 RegisterBank:regBank\|Block3:inst67 " "Elaborating entity \"Block3\" for hierarchy \"RegisterBank:regBank\|Block3:inst67\"" {  } { { "RegisterBank.bdf" "inst67" { Schematic "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/RegisterBank.bdf" { { 256 2800 2992 1328 "inst67" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656426363102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register RegisterBank:regBank\|Register:inst40 " "Elaborating entity \"Register\" for hierarchy \"RegisterBank:regBank\|Register:inst40\"" {  } { { "RegisterBank.bdf" "inst40" { Schematic "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/RegisterBank.bdf" { { 24 408 608 136 "inst40" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656426363102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block2 RegisterBank:regBank\|Block2:inst66 " "Elaborating entity \"Block2\" for hierarchy \"RegisterBank:regBank\|Block2:inst66\"" {  } { { "RegisterBank.bdf" "inst66" { Schematic "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/RegisterBank.bdf" { { 240 -48 176 1312 "inst66" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656426363102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATA_BLOCK DATA_BLOCK:data_b " "Elaborating entity \"DATA_BLOCK\" for hierarchy \"DATA_BLOCK:data_b\"" {  } { { "CPU.bdf" "data_b" { Schematic "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/CPU.bdf" { { 40 800 1040 168 "data_b" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656426363118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATA_RAM DATA_BLOCK:data_b\|DATA_RAM:inst " "Elaborating entity \"DATA_RAM\" for hierarchy \"DATA_BLOCK:data_b\|DATA_RAM:inst\"" {  } { { "DATA_BLOCK.bdf" "inst" { Schematic "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/DATA_BLOCK.bdf" { { 240 368 552 352 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656426363133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DATA_BLOCK:data_b\|DATA_RAM:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DATA_BLOCK:data_b\|DATA_RAM:inst\|altsyncram:altsyncram_component\"" {  } { { "DATA_RAM.v" "altsyncram_component" { Text "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/DATA_RAM.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656426363164 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DATA_BLOCK:data_b\|DATA_RAM:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DATA_BLOCK:data_b\|DATA_RAM:inst\|altsyncram:altsyncram_component\"" {  } { { "DATA_RAM.v" "" { Text "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/DATA_RAM.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656426363164 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DATA_BLOCK:data_b\|DATA_RAM:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"DATA_BLOCK:data_b\|DATA_RAM:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656426363164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656426363164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656426363164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656426363164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656426363164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656426363164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656426363164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656426363164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656426363164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656426363164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656426363164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656426363164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656426363164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656426363164 ""}  } { { "DATA_RAM.v" "" { Text "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/DATA_RAM.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656426363164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2jf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2jf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2jf1 " "Found entity 1: altsyncram_2jf1" {  } { { "db/altsyncram_2jf1.tdf" "" { Text "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/db/altsyncram_2jf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656426363196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656426363196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2jf1 DATA_BLOCK:data_b\|DATA_RAM:inst\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated " "Elaborating entity \"altsyncram_2jf1\" for hierarchy \"DATA_BLOCK:data_b\|DATA_RAM:inst\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656426363196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATA_MUX DATA_BLOCK:data_b\|DATA_MUX:inst1 " "Elaborating entity \"DATA_MUX\" for hierarchy \"DATA_BLOCK:data_b\|DATA_MUX:inst1\"" {  } { { "DATA_BLOCK.bdf" "inst1" { Schematic "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/DATA_BLOCK.bdf" { { 184 16 248 264 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656426363211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOS_MUX TOS_MUX:tos_mux_b " "Elaborating entity \"TOS_MUX\" for hierarchy \"TOS_MUX:tos_mux_b\"" {  } { { "CPU.bdf" "tos_mux_b" { Schematic "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/CPU.bdf" { { 488 -1312 -1096 600 "tos_mux_b" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656426363211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StackBlock StackBlock:stackb " "Elaborating entity \"StackBlock\" for hierarchy \"StackBlock:stackb\"" {  } { { "CPU.bdf" "stackb" { Schematic "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/CPU.bdf" { { 832 -432 -232 960 "stackb" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656426363211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stack_memory StackBlock:stackb\|Stack_memory:inst " "Elaborating entity \"Stack_memory\" for hierarchy \"StackBlock:stackb\|Stack_memory:inst\"" {  } { { "StackBlock.bdf" "inst" { Schematic "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/StackBlock.bdf" { { 128 504 688 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656426363211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram StackBlock:stackb\|Stack_memory:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"StackBlock:stackb\|Stack_memory:inst\|altsyncram:altsyncram_component\"" {  } { { "Stack_memory.v" "altsyncram_component" { Text "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/Stack_memory.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656426363227 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StackBlock:stackb\|Stack_memory:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"StackBlock:stackb\|Stack_memory:inst\|altsyncram:altsyncram_component\"" {  } { { "Stack_memory.v" "" { Text "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/Stack_memory.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656426363227 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StackBlock:stackb\|Stack_memory:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"StackBlock:stackb\|Stack_memory:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656426363227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656426363227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656426363227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656426363227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656426363227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656426363227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656426363227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656426363227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656426363227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656426363227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656426363227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656426363227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656426363227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656426363227 ""}  } { { "Stack_memory.v" "" { Text "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/Stack_memory.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656426363227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r4g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r4g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r4g1 " "Found entity 1: altsyncram_r4g1" {  } { { "db/altsyncram_r4g1.tdf" "" { Text "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/db/altsyncram_r4g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656426363258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656426363258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r4g1 StackBlock:stackb\|Stack_memory:inst\|altsyncram:altsyncram_component\|altsyncram_r4g1:auto_generated " "Elaborating entity \"altsyncram_r4g1\" for hierarchy \"StackBlock:stackb\|Stack_memory:inst\|altsyncram:altsyncram_component\|altsyncram_r4g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656426363258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF_WE_stack StackBlock:stackb\|FF_WE_stack:inst2 " "Elaborating entity \"FF_WE_stack\" for hierarchy \"StackBlock:stackb\|FF_WE_stack:inst2\"" {  } { { "StackBlock.bdf" "inst2" { Schematic "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/StackBlock.bdf" { { 280 240 384 360 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656426363258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_stack StackBlock:stackb\|count_stack:inst1 " "Elaborating entity \"count_stack\" for hierarchy \"StackBlock:stackb\|count_stack:inst1\"" {  } { { "StackBlock.bdf" "inst1" { Schematic "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/StackBlock.bdf" { { -24 184 344 88 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656426363258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF_stack StackBlock:stackb\|FF_stack:inst3 " "Elaborating entity \"FF_stack\" for hierarchy \"StackBlock:stackb\|FF_stack:inst3\"" {  } { { "StackBlock.bdf" "inst3" { Schematic "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/StackBlock.bdf" { { 160 128 336 240 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656426363258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inc_stack StackBlock:stackb\|inc_stack:inst4 " "Elaborating entity \"inc_stack\" for hierarchy \"StackBlock:stackb\|inc_stack:inst4\"" {  } { { "StackBlock.bdf" "inst4" { Schematic "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/StackBlock.bdf" { { 160 -128 80 240 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656426363258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INSTRUCTION_ROM INSTRUCTION_ROM:inst_rom_b " "Elaborating entity \"INSTRUCTION_ROM\" for hierarchy \"INSTRUCTION_ROM:inst_rom_b\"" {  } { { "CPU.bdf" "inst_rom_b" { Schematic "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/CPU.bdf" { { 536 -1664 -1480 616 "inst_rom_b" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656426363274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram INSTRUCTION_ROM:inst_rom_b\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"INSTRUCTION_ROM:inst_rom_b\|altsyncram:altsyncram_component\"" {  } { { "INSTRUCTION_ROM.v" "altsyncram_component" { Text "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/INSTRUCTION_ROM.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656426363274 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "INSTRUCTION_ROM:inst_rom_b\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"INSTRUCTION_ROM:inst_rom_b\|altsyncram:altsyncram_component\"" {  } { { "INSTRUCTION_ROM.v" "" { Text "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/INSTRUCTION_ROM.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656426363274 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "INSTRUCTION_ROM:inst_rom_b\|altsyncram:altsyncram_component " "Instantiated megafunction \"INSTRUCTION_ROM:inst_rom_b\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656426363274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656426363274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656426363274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file INSTRUCTION_ROM_HEX.hex " "Parameter \"init_file\" = \"INSTRUCTION_ROM_HEX.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656426363274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656426363274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656426363274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656426363274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656426363274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656426363274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656426363274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656426363274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656426363274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 20 " "Parameter \"width_a\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656426363274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656426363274 ""}  } { { "INSTRUCTION_ROM.v" "" { Text "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/INSTRUCTION_ROM.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656426363274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sfb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sfb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sfb1 " "Found entity 1: altsyncram_sfb1" {  } { { "db/altsyncram_sfb1.tdf" "" { Text "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/db/altsyncram_sfb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656426363321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656426363321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sfb1 INSTRUCTION_ROM:inst_rom_b\|altsyncram:altsyncram_component\|altsyncram_sfb1:auto_generated " "Elaborating entity \"altsyncram_sfb1\" for hierarchy \"INSTRUCTION_ROM:inst_rom_b\|altsyncram:altsyncram_component\|altsyncram_sfb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656426363321 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1656426364758 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/output_files/IFU.map.smsg " "Generated suppressed messages file C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/output_files/IFU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656426366195 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1656426366336 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656426366336 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2429 " "Implemented 2429 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1656426366477 ""} { "Info" "ICUT_CUT_TM_OPINS" "95 " "Implemented 95 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1656426366477 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2249 " "Implemented 2249 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1656426366477 ""} { "Info" "ICUT_CUT_TM_RAMS" "52 " "Implemented 52 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1656426366477 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1656426366477 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656426366492 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 28 11:26:06 2022 " "Processing ended: Tue Jun 28 11:26:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656426366492 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656426366492 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656426366492 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1656426366492 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1656426367773 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656426367773 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 28 11:26:07 2022 " "Processing started: Tue Jun 28 11:26:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656426367773 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1656426367773 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off IFU -c IFU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off IFU -c IFU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1656426367773 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1656426367851 ""}
{ "Info" "0" "" "Project  = IFU" {  } {  } 0 0 "Project  = IFU" 0 0 "Fitter" 0 0 1656426367851 ""}
{ "Info" "0" "" "Revision = IFU" {  } {  } 0 0 "Revision = IFU" 0 0 "Fitter" 0 0 1656426367851 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1656426367929 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1656426367929 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "IFU EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"IFU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1656426367945 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1656426367992 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1656426367992 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1656426368133 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1656426368148 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1656426368258 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1656426368258 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1656426368258 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1656426368258 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/" { { 0 { 0 ""} 0 3981 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1656426368273 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/" { { 0 { 0 ""} 0 3983 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1656426368273 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/" { { 0 { 0 ""} 0 3985 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1656426368273 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/" { { 0 { 0 ""} 0 3987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1656426368273 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/" { { 0 { 0 ""} 0 3989 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1656426368273 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1656426368273 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1656426368273 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1656426368336 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "128 128 " "No exact pin location assignment(s) for 128 pins of 128 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1656426368633 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "IFU.sdc " "Synopsys Design Constraints File file not found: 'IFU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1656426368961 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1656426368961 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1656426368976 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1656426368976 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1656426368976 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_in~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLOCK_in~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656426369148 ""}  } { { "CPU.bdf" "" { Schematic "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/CPU.bdf" { { 192 -1944 -1776 208 "CLOCK_in" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/" { { 0 { 0 ""} 0 3944 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656426369148 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1656426369445 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1656426369445 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1656426369445 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1656426369445 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1656426369461 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1656426369461 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1656426369461 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1656426369461 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1656426369554 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1656426369554 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1656426369554 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "127 unused 2.5V 32 95 0 " "Number of I/O pins in group: 127 (unused VREF, 2.5V VCCIO, 32 input, 95 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1656426369554 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1656426369554 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1656426369554 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 9 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1656426369554 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 16 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1656426369554 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1656426369554 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1656426369554 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1656426369554 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1656426369554 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1656426369554 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1656426369554 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1656426369554 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1656426369554 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656426369695 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1656426369711 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1656426370445 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656426370804 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1656426370835 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1656426376679 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656426376679 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1656426377100 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/" { { 1 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1656426378631 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1656426378631 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1656426380413 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1656426380413 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656426380413 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.06 " "Total time spent on timing analysis during the Fitter is 1.06 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1656426380553 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1656426380569 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1656426380834 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1656426380834 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1656426381084 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656426381647 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/output_files/IFU.fit.smsg " "Generated suppressed messages file C:/Users/alero/Desktop/QUARTUS_GIAN/EV22-G1/example/output_files/IFU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1656426382100 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5553 " "Peak virtual memory: 5553 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656426382600 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 28 11:26:22 2022 " "Processing ended: Tue Jun 28 11:26:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656426382600 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656426382600 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656426382600 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1656426382600 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1656426383725 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656426383725 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 28 11:26:23 2022 " "Processing started: Tue Jun 28 11:26:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656426383725 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1656426383725 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off IFU -c IFU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off IFU -c IFU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1656426383725 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1656426384006 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1656426384646 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1656426384678 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4689 " "Peak virtual memory: 4689 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656426384850 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 28 11:26:24 2022 " "Processing ended: Tue Jun 28 11:26:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656426384850 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656426384850 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656426384850 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1656426384850 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1656426385615 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1656426386131 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656426386131 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 28 11:26:25 2022 " "Processing started: Tue Jun 28 11:26:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656426386131 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1656426386131 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta IFU -c IFU " "Command: quartus_sta IFU -c IFU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1656426386131 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1656426386224 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1656426386412 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1656426386412 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656426386443 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656426386443 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "IFU.sdc " "Synopsys Design Constraints File file not found: 'IFU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1656426386724 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1656426386724 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_in CLOCK_in " "create_clock -period 1.000 -name CLOCK_in CLOCK_in" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1656426386724 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1656426386724 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1656426386740 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1656426386740 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1656426386740 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1656426386756 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1656426386865 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1656426386865 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.857 " "Worst-case setup slack is -6.857" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656426386865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656426386865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.857           -3915.102 CLOCK_in  " "   -6.857           -3915.102 CLOCK_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656426386865 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656426386865 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.290 " "Worst-case hold slack is 0.290" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656426386881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656426386881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 CLOCK_in  " "    0.290               0.000 CLOCK_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656426386881 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656426386881 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1656426386896 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1656426386896 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656426386896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656426386896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1264.222 CLOCK_in  " "   -3.000           -1264.222 CLOCK_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656426386896 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656426386896 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1656426386974 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1656426386990 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1656426387459 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1656426387568 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1656426387599 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1656426387599 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.146 " "Worst-case setup slack is -6.146" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656426387599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656426387599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.146           -3414.607 CLOCK_in  " "   -6.146           -3414.607 CLOCK_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656426387599 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656426387599 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.286 " "Worst-case hold slack is 0.286" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656426387615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656426387615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.286               0.000 CLOCK_in  " "    0.286               0.000 CLOCK_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656426387615 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656426387615 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1656426387615 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1656426387615 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656426387630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656426387630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1264.222 CLOCK_in  " "   -3.000           -1264.222 CLOCK_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656426387630 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656426387630 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1656426387709 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1656426387802 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1656426387818 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1656426387818 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.367 " "Worst-case setup slack is -3.367" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656426387818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656426387818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.367           -1765.768 CLOCK_in  " "   -3.367           -1765.768 CLOCK_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656426387818 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656426387818 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.139 " "Worst-case hold slack is 0.139" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656426387818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656426387818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 CLOCK_in  " "    0.139               0.000 CLOCK_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656426387818 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656426387818 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1656426387834 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1656426387834 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656426387849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656426387849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1274.531 CLOCK_in  " "   -3.000           -1274.531 CLOCK_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656426387849 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656426387849 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1656426388334 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1656426388334 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4807 " "Peak virtual memory: 4807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656426388412 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 28 11:26:28 2022 " "Processing ended: Tue Jun 28 11:26:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656426388412 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656426388412 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656426388412 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1656426388412 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 17 s " "Quartus Prime Full Compilation was successful. 0 errors, 17 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1656426389208 ""}
