# This script segment is generated automatically by AutoPilot

if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler top_bitselect_1ns_4096ns_32ns_1_1_1 BINDTYPE {op} TYPE {bitselect} IMPL {auto}
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 137 \
    name bitmask1_1_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bitmask1_1_reload \
    op interface \
    ports { bitmask1_1_reload { I 4096 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 138 \
    name inputArray_127 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_127 \
    op interface \
    ports { inputArray_127_i { I 13 vector } inputArray_127_o { O 13 vector } inputArray_127_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 139 \
    name inputArray_126 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_126 \
    op interface \
    ports { inputArray_126_i { I 13 vector } inputArray_126_o { O 13 vector } inputArray_126_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 140 \
    name inputArray_125 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_125 \
    op interface \
    ports { inputArray_125_i { I 13 vector } inputArray_125_o { O 13 vector } inputArray_125_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 141 \
    name inputArray_124 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_124 \
    op interface \
    ports { inputArray_124_i { I 13 vector } inputArray_124_o { O 13 vector } inputArray_124_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 142 \
    name inputArray_123 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_123 \
    op interface \
    ports { inputArray_123_i { I 13 vector } inputArray_123_o { O 13 vector } inputArray_123_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 143 \
    name inputArray_122 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_122 \
    op interface \
    ports { inputArray_122_i { I 13 vector } inputArray_122_o { O 13 vector } inputArray_122_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 144 \
    name inputArray_121 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_121 \
    op interface \
    ports { inputArray_121_i { I 13 vector } inputArray_121_o { O 13 vector } inputArray_121_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 145 \
    name inputArray_120 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_120 \
    op interface \
    ports { inputArray_120_i { I 13 vector } inputArray_120_o { O 13 vector } inputArray_120_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 146 \
    name inputArray_119 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_119 \
    op interface \
    ports { inputArray_119_i { I 13 vector } inputArray_119_o { O 13 vector } inputArray_119_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 147 \
    name inputArray_118 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_118 \
    op interface \
    ports { inputArray_118_i { I 13 vector } inputArray_118_o { O 13 vector } inputArray_118_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 148 \
    name inputArray_117 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_117 \
    op interface \
    ports { inputArray_117_i { I 13 vector } inputArray_117_o { O 13 vector } inputArray_117_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 149 \
    name inputArray_116 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_116 \
    op interface \
    ports { inputArray_116_i { I 13 vector } inputArray_116_o { O 13 vector } inputArray_116_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 150 \
    name inputArray_115 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_115 \
    op interface \
    ports { inputArray_115_i { I 13 vector } inputArray_115_o { O 13 vector } inputArray_115_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 151 \
    name inputArray_114 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_114 \
    op interface \
    ports { inputArray_114_i { I 13 vector } inputArray_114_o { O 13 vector } inputArray_114_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 152 \
    name inputArray_113 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_113 \
    op interface \
    ports { inputArray_113_i { I 13 vector } inputArray_113_o { O 13 vector } inputArray_113_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 153 \
    name inputArray_112 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_112 \
    op interface \
    ports { inputArray_112_i { I 13 vector } inputArray_112_o { O 13 vector } inputArray_112_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 154 \
    name inputArray_111 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_111 \
    op interface \
    ports { inputArray_111_i { I 13 vector } inputArray_111_o { O 13 vector } inputArray_111_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 155 \
    name inputArray_110 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_110 \
    op interface \
    ports { inputArray_110_i { I 13 vector } inputArray_110_o { O 13 vector } inputArray_110_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 156 \
    name inputArray_109 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_109 \
    op interface \
    ports { inputArray_109_i { I 13 vector } inputArray_109_o { O 13 vector } inputArray_109_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 157 \
    name inputArray_108 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_108 \
    op interface \
    ports { inputArray_108_i { I 13 vector } inputArray_108_o { O 13 vector } inputArray_108_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 158 \
    name inputArray_107 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_107 \
    op interface \
    ports { inputArray_107_i { I 13 vector } inputArray_107_o { O 13 vector } inputArray_107_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 159 \
    name inputArray_106 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_106 \
    op interface \
    ports { inputArray_106_i { I 13 vector } inputArray_106_o { O 13 vector } inputArray_106_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 160 \
    name inputArray_105 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_105 \
    op interface \
    ports { inputArray_105_i { I 13 vector } inputArray_105_o { O 13 vector } inputArray_105_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 161 \
    name inputArray_104 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_104 \
    op interface \
    ports { inputArray_104_i { I 13 vector } inputArray_104_o { O 13 vector } inputArray_104_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 162 \
    name inputArray_103 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_103 \
    op interface \
    ports { inputArray_103_i { I 13 vector } inputArray_103_o { O 13 vector } inputArray_103_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 163 \
    name inputArray_102 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_102 \
    op interface \
    ports { inputArray_102_i { I 13 vector } inputArray_102_o { O 13 vector } inputArray_102_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 164 \
    name inputArray_101 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_101 \
    op interface \
    ports { inputArray_101_i { I 13 vector } inputArray_101_o { O 13 vector } inputArray_101_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 165 \
    name inputArray_100 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_100 \
    op interface \
    ports { inputArray_100_i { I 13 vector } inputArray_100_o { O 13 vector } inputArray_100_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 166 \
    name inputArray_99 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_99 \
    op interface \
    ports { inputArray_99_i { I 13 vector } inputArray_99_o { O 13 vector } inputArray_99_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 167 \
    name inputArray_98 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_98 \
    op interface \
    ports { inputArray_98_i { I 13 vector } inputArray_98_o { O 13 vector } inputArray_98_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 168 \
    name inputArray_97 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_97 \
    op interface \
    ports { inputArray_97_i { I 13 vector } inputArray_97_o { O 13 vector } inputArray_97_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 169 \
    name inputArray_96 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_96 \
    op interface \
    ports { inputArray_96_i { I 13 vector } inputArray_96_o { O 13 vector } inputArray_96_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 170 \
    name inputArray_95 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_95 \
    op interface \
    ports { inputArray_95_i { I 13 vector } inputArray_95_o { O 13 vector } inputArray_95_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 171 \
    name inputArray_94 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_94 \
    op interface \
    ports { inputArray_94_i { I 13 vector } inputArray_94_o { O 13 vector } inputArray_94_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 172 \
    name inputArray_93 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_93 \
    op interface \
    ports { inputArray_93_i { I 13 vector } inputArray_93_o { O 13 vector } inputArray_93_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 173 \
    name inputArray_92 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_92 \
    op interface \
    ports { inputArray_92_i { I 13 vector } inputArray_92_o { O 13 vector } inputArray_92_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 174 \
    name inputArray_91 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_91 \
    op interface \
    ports { inputArray_91_i { I 13 vector } inputArray_91_o { O 13 vector } inputArray_91_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 175 \
    name inputArray_90 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_90 \
    op interface \
    ports { inputArray_90_i { I 13 vector } inputArray_90_o { O 13 vector } inputArray_90_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 176 \
    name inputArray_89 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_89 \
    op interface \
    ports { inputArray_89_i { I 13 vector } inputArray_89_o { O 13 vector } inputArray_89_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 177 \
    name inputArray_88 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_88 \
    op interface \
    ports { inputArray_88_i { I 13 vector } inputArray_88_o { O 13 vector } inputArray_88_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 178 \
    name inputArray_87 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_87 \
    op interface \
    ports { inputArray_87_i { I 13 vector } inputArray_87_o { O 13 vector } inputArray_87_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 179 \
    name inputArray_86 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_86 \
    op interface \
    ports { inputArray_86_i { I 13 vector } inputArray_86_o { O 13 vector } inputArray_86_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 180 \
    name inputArray_85 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_85 \
    op interface \
    ports { inputArray_85_i { I 13 vector } inputArray_85_o { O 13 vector } inputArray_85_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 181 \
    name inputArray_84 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_84 \
    op interface \
    ports { inputArray_84_i { I 13 vector } inputArray_84_o { O 13 vector } inputArray_84_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 182 \
    name inputArray_83 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_83 \
    op interface \
    ports { inputArray_83_i { I 13 vector } inputArray_83_o { O 13 vector } inputArray_83_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 183 \
    name inputArray_82 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_82 \
    op interface \
    ports { inputArray_82_i { I 13 vector } inputArray_82_o { O 13 vector } inputArray_82_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 184 \
    name inputArray_81 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_81 \
    op interface \
    ports { inputArray_81_i { I 13 vector } inputArray_81_o { O 13 vector } inputArray_81_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 185 \
    name inputArray_80 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_80 \
    op interface \
    ports { inputArray_80_i { I 13 vector } inputArray_80_o { O 13 vector } inputArray_80_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 186 \
    name inputArray_79 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_79 \
    op interface \
    ports { inputArray_79_i { I 13 vector } inputArray_79_o { O 13 vector } inputArray_79_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 187 \
    name inputArray_78 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_78 \
    op interface \
    ports { inputArray_78_i { I 13 vector } inputArray_78_o { O 13 vector } inputArray_78_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 188 \
    name inputArray_77 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_77 \
    op interface \
    ports { inputArray_77_i { I 13 vector } inputArray_77_o { O 13 vector } inputArray_77_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 189 \
    name inputArray_76 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_76 \
    op interface \
    ports { inputArray_76_i { I 13 vector } inputArray_76_o { O 13 vector } inputArray_76_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 190 \
    name inputArray_75 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_75 \
    op interface \
    ports { inputArray_75_i { I 13 vector } inputArray_75_o { O 13 vector } inputArray_75_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 191 \
    name inputArray_74 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_74 \
    op interface \
    ports { inputArray_74_i { I 13 vector } inputArray_74_o { O 13 vector } inputArray_74_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 192 \
    name inputArray_73 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_73 \
    op interface \
    ports { inputArray_73_i { I 13 vector } inputArray_73_o { O 13 vector } inputArray_73_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 193 \
    name inputArray_72 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_72 \
    op interface \
    ports { inputArray_72_i { I 13 vector } inputArray_72_o { O 13 vector } inputArray_72_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 194 \
    name inputArray_71 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_71 \
    op interface \
    ports { inputArray_71_i { I 13 vector } inputArray_71_o { O 13 vector } inputArray_71_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 195 \
    name inputArray_70 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_70 \
    op interface \
    ports { inputArray_70_i { I 13 vector } inputArray_70_o { O 13 vector } inputArray_70_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 196 \
    name inputArray_69 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_69 \
    op interface \
    ports { inputArray_69_i { I 13 vector } inputArray_69_o { O 13 vector } inputArray_69_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 197 \
    name inputArray_68 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_68 \
    op interface \
    ports { inputArray_68_i { I 13 vector } inputArray_68_o { O 13 vector } inputArray_68_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 198 \
    name inputArray_67 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_67 \
    op interface \
    ports { inputArray_67_i { I 13 vector } inputArray_67_o { O 13 vector } inputArray_67_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 199 \
    name inputArray_66 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_66 \
    op interface \
    ports { inputArray_66_i { I 13 vector } inputArray_66_o { O 13 vector } inputArray_66_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 200 \
    name inputArray_65 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_65 \
    op interface \
    ports { inputArray_65_i { I 13 vector } inputArray_65_o { O 13 vector } inputArray_65_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 201 \
    name inputArray_64 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_64 \
    op interface \
    ports { inputArray_64_i { I 13 vector } inputArray_64_o { O 13 vector } inputArray_64_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 202 \
    name inputArray_63 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_63 \
    op interface \
    ports { inputArray_63_i { I 13 vector } inputArray_63_o { O 13 vector } inputArray_63_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 203 \
    name inputArray_62 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_62 \
    op interface \
    ports { inputArray_62_i { I 13 vector } inputArray_62_o { O 13 vector } inputArray_62_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 204 \
    name inputArray_61 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_61 \
    op interface \
    ports { inputArray_61_i { I 13 vector } inputArray_61_o { O 13 vector } inputArray_61_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 205 \
    name inputArray_60 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_60 \
    op interface \
    ports { inputArray_60_i { I 13 vector } inputArray_60_o { O 13 vector } inputArray_60_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 206 \
    name inputArray_59 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_59 \
    op interface \
    ports { inputArray_59_i { I 13 vector } inputArray_59_o { O 13 vector } inputArray_59_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 207 \
    name inputArray_58 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_58 \
    op interface \
    ports { inputArray_58_i { I 13 vector } inputArray_58_o { O 13 vector } inputArray_58_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 208 \
    name inputArray_57 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_57 \
    op interface \
    ports { inputArray_57_i { I 13 vector } inputArray_57_o { O 13 vector } inputArray_57_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 209 \
    name inputArray_56 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_56 \
    op interface \
    ports { inputArray_56_i { I 13 vector } inputArray_56_o { O 13 vector } inputArray_56_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 210 \
    name inputArray_55 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_55 \
    op interface \
    ports { inputArray_55_i { I 13 vector } inputArray_55_o { O 13 vector } inputArray_55_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 211 \
    name inputArray_54 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_54 \
    op interface \
    ports { inputArray_54_i { I 13 vector } inputArray_54_o { O 13 vector } inputArray_54_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 212 \
    name inputArray_53 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_53 \
    op interface \
    ports { inputArray_53_i { I 13 vector } inputArray_53_o { O 13 vector } inputArray_53_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 213 \
    name inputArray_52 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_52 \
    op interface \
    ports { inputArray_52_i { I 13 vector } inputArray_52_o { O 13 vector } inputArray_52_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 214 \
    name inputArray_51 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_51 \
    op interface \
    ports { inputArray_51_i { I 13 vector } inputArray_51_o { O 13 vector } inputArray_51_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 215 \
    name inputArray_50 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_50 \
    op interface \
    ports { inputArray_50_i { I 13 vector } inputArray_50_o { O 13 vector } inputArray_50_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 216 \
    name inputArray_49 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_49 \
    op interface \
    ports { inputArray_49_i { I 13 vector } inputArray_49_o { O 13 vector } inputArray_49_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 217 \
    name inputArray_48 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_48 \
    op interface \
    ports { inputArray_48_i { I 13 vector } inputArray_48_o { O 13 vector } inputArray_48_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 218 \
    name inputArray_47 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_47 \
    op interface \
    ports { inputArray_47_i { I 13 vector } inputArray_47_o { O 13 vector } inputArray_47_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 219 \
    name inputArray_46 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_46 \
    op interface \
    ports { inputArray_46_i { I 13 vector } inputArray_46_o { O 13 vector } inputArray_46_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 220 \
    name inputArray_45 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_45 \
    op interface \
    ports { inputArray_45_i { I 13 vector } inputArray_45_o { O 13 vector } inputArray_45_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 221 \
    name inputArray_44 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_44 \
    op interface \
    ports { inputArray_44_i { I 13 vector } inputArray_44_o { O 13 vector } inputArray_44_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 222 \
    name inputArray_43 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_43 \
    op interface \
    ports { inputArray_43_i { I 13 vector } inputArray_43_o { O 13 vector } inputArray_43_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 223 \
    name inputArray_42 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_42 \
    op interface \
    ports { inputArray_42_i { I 13 vector } inputArray_42_o { O 13 vector } inputArray_42_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 224 \
    name inputArray_41 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_41 \
    op interface \
    ports { inputArray_41_i { I 13 vector } inputArray_41_o { O 13 vector } inputArray_41_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 225 \
    name inputArray_40 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_40 \
    op interface \
    ports { inputArray_40_i { I 13 vector } inputArray_40_o { O 13 vector } inputArray_40_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 226 \
    name inputArray_39 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_39 \
    op interface \
    ports { inputArray_39_i { I 13 vector } inputArray_39_o { O 13 vector } inputArray_39_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 227 \
    name inputArray_38 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_38 \
    op interface \
    ports { inputArray_38_i { I 13 vector } inputArray_38_o { O 13 vector } inputArray_38_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 228 \
    name inputArray_37 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_37 \
    op interface \
    ports { inputArray_37_i { I 13 vector } inputArray_37_o { O 13 vector } inputArray_37_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 229 \
    name inputArray_36 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_36 \
    op interface \
    ports { inputArray_36_i { I 13 vector } inputArray_36_o { O 13 vector } inputArray_36_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 230 \
    name inputArray_35 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_35 \
    op interface \
    ports { inputArray_35_i { I 13 vector } inputArray_35_o { O 13 vector } inputArray_35_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 231 \
    name inputArray_34 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_34 \
    op interface \
    ports { inputArray_34_i { I 13 vector } inputArray_34_o { O 13 vector } inputArray_34_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 232 \
    name inputArray_33 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_33 \
    op interface \
    ports { inputArray_33_i { I 13 vector } inputArray_33_o { O 13 vector } inputArray_33_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 233 \
    name inputArray_32 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_32 \
    op interface \
    ports { inputArray_32_i { I 13 vector } inputArray_32_o { O 13 vector } inputArray_32_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 234 \
    name inputArray_31 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_31 \
    op interface \
    ports { inputArray_31_i { I 13 vector } inputArray_31_o { O 13 vector } inputArray_31_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 235 \
    name inputArray_30 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_30 \
    op interface \
    ports { inputArray_30_i { I 13 vector } inputArray_30_o { O 13 vector } inputArray_30_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 236 \
    name inputArray_29 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_29 \
    op interface \
    ports { inputArray_29_i { I 13 vector } inputArray_29_o { O 13 vector } inputArray_29_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 237 \
    name inputArray_28 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_28 \
    op interface \
    ports { inputArray_28_i { I 13 vector } inputArray_28_o { O 13 vector } inputArray_28_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 238 \
    name inputArray_27 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_27 \
    op interface \
    ports { inputArray_27_i { I 13 vector } inputArray_27_o { O 13 vector } inputArray_27_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 239 \
    name inputArray_26 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_26 \
    op interface \
    ports { inputArray_26_i { I 13 vector } inputArray_26_o { O 13 vector } inputArray_26_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 240 \
    name inputArray_25 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_25 \
    op interface \
    ports { inputArray_25_i { I 13 vector } inputArray_25_o { O 13 vector } inputArray_25_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 241 \
    name inputArray_24 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_24 \
    op interface \
    ports { inputArray_24_i { I 13 vector } inputArray_24_o { O 13 vector } inputArray_24_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 242 \
    name inputArray_23 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_23 \
    op interface \
    ports { inputArray_23_i { I 13 vector } inputArray_23_o { O 13 vector } inputArray_23_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 243 \
    name inputArray_22 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_22 \
    op interface \
    ports { inputArray_22_i { I 13 vector } inputArray_22_o { O 13 vector } inputArray_22_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 244 \
    name inputArray_21 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_21 \
    op interface \
    ports { inputArray_21_i { I 13 vector } inputArray_21_o { O 13 vector } inputArray_21_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 245 \
    name inputArray_20 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_20 \
    op interface \
    ports { inputArray_20_i { I 13 vector } inputArray_20_o { O 13 vector } inputArray_20_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 246 \
    name inputArray_19 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_19 \
    op interface \
    ports { inputArray_19_i { I 13 vector } inputArray_19_o { O 13 vector } inputArray_19_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 247 \
    name inputArray_18 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_18 \
    op interface \
    ports { inputArray_18_i { I 13 vector } inputArray_18_o { O 13 vector } inputArray_18_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 248 \
    name inputArray_17 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_17 \
    op interface \
    ports { inputArray_17_i { I 13 vector } inputArray_17_o { O 13 vector } inputArray_17_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 249 \
    name inputArray_16 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_16 \
    op interface \
    ports { inputArray_16_i { I 13 vector } inputArray_16_o { O 13 vector } inputArray_16_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 250 \
    name inputArray_15 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_15 \
    op interface \
    ports { inputArray_15_i { I 13 vector } inputArray_15_o { O 13 vector } inputArray_15_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 251 \
    name inputArray_14 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_14 \
    op interface \
    ports { inputArray_14_i { I 13 vector } inputArray_14_o { O 13 vector } inputArray_14_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 252 \
    name inputArray_13 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_13 \
    op interface \
    ports { inputArray_13_i { I 13 vector } inputArray_13_o { O 13 vector } inputArray_13_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 253 \
    name inputArray_12 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_12 \
    op interface \
    ports { inputArray_12_i { I 13 vector } inputArray_12_o { O 13 vector } inputArray_12_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 254 \
    name inputArray_11 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_11 \
    op interface \
    ports { inputArray_11_i { I 13 vector } inputArray_11_o { O 13 vector } inputArray_11_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 255 \
    name inputArray_10 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_10 \
    op interface \
    ports { inputArray_10_i { I 13 vector } inputArray_10_o { O 13 vector } inputArray_10_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 256 \
    name inputArray_9 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_9 \
    op interface \
    ports { inputArray_9_i { I 13 vector } inputArray_9_o { O 13 vector } inputArray_9_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 257 \
    name inputArray_8 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_8 \
    op interface \
    ports { inputArray_8_i { I 13 vector } inputArray_8_o { O 13 vector } inputArray_8_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 258 \
    name inputArray_7 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_7 \
    op interface \
    ports { inputArray_7_i { I 13 vector } inputArray_7_o { O 13 vector } inputArray_7_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 259 \
    name inputArray_6 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_6 \
    op interface \
    ports { inputArray_6_i { I 13 vector } inputArray_6_o { O 13 vector } inputArray_6_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 260 \
    name inputArray_5 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_5 \
    op interface \
    ports { inputArray_5_i { I 13 vector } inputArray_5_o { O 13 vector } inputArray_5_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 261 \
    name inputArray_4 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_4 \
    op interface \
    ports { inputArray_4_i { I 13 vector } inputArray_4_o { O 13 vector } inputArray_4_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 262 \
    name inputArray_3 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_3 \
    op interface \
    ports { inputArray_3_i { I 13 vector } inputArray_3_o { O 13 vector } inputArray_3_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 263 \
    name inputArray_2 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_2 \
    op interface \
    ports { inputArray_2_i { I 13 vector } inputArray_2_o { O 13 vector } inputArray_2_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 264 \
    name inputArray_1 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_1 \
    op interface \
    ports { inputArray_1_i { I 13 vector } inputArray_1_o { O 13 vector } inputArray_1_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 265 \
    name inputArray_0 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_inputArray_0 \
    op interface \
    ports { inputArray_0_i { I 13 vector } inputArray_0_o { O 13 vector } inputArray_0_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 266 \
    name bitmask2_1_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bitmask2_1_reload \
    op interface \
    ports { bitmask2_1_reload { I 4096 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName top_flow_control_loop_pipe_sequential_init_U
set CompName top_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix top_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


