 
****************************************
Report : compile_options
Design : post_sparsity
Version: I-2013.12-SP4
Date   : Tue Dec 11 15:42:22 2018
****************************************

Design                                   Compile Option         Value
--------------------------------------------------------------------------------
post_sparsity                            flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true
                                         fix_multiple_port_nets feedthroughs
                                                                outputs
                                                                constants
                                         isolate_port           disabled
--------------------------------------------------------------------------------
1
 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : post_sparsity
Version: I-2013.12-SP4
Date   : Tue Dec 11 15:42:22 2018
****************************************


    Design: post_sparsity

    max_leakage_power          0.00
  - Current Leakage Power  123894.74
  ----------------------------------
    Slack                  -123894.74  (VIOLATED)


1
 
****************************************
Report : timing
        -path end
        -delay min
        -max_paths 15
Design : post_sparsity
Version: I-2013.12-SP4
Date   : Tue Dec 11 15:42:22 2018
****************************************

Operating Conditions: TYPICAL   Library: sg_338K
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
update_mask_0/reg_i_mask_reg[0]/D (dff_sg)
                                   78.55 r           50.00        28.55
update_mask_0/reg_out_reg[0][0]/D (dff_sg)
                                   78.55 r           50.00        28.55
update_mask_0/reg_out_reg[0][1]/D (dff_sg)
                                   78.55 r           50.00        28.55
update_mask_0/reg_out_reg[0][2]/D (dff_sg)
                                   78.55 r           50.00        28.55
update_mask_0/reg_out_reg[0][3]/D (dff_sg)
                                   78.55 r           50.00        28.55
update_mask_0/reg_out_reg[0][4]/D (dff_sg)
                                   78.55 r           50.00        28.55
update_mask_0/reg_out_reg[0][5]/D (dff_sg)
                                   78.55 r           50.00        28.55
update_mask_0/reg_out_reg[0][6]/D (dff_sg)
                                   78.55 r           50.00        28.55
update_mask_0/reg_out_reg[0][7]/D (dff_sg)
                                   78.55 r           50.00        28.55
update_mask_0/reg_out_reg[0][8]/D (dff_sg)
                                   78.55 r           50.00        28.55
update_mask_0/reg_out_reg[0][9]/D (dff_sg)
                                   78.55 r           50.00        28.55
update_mask_0/reg_out_reg[0][10]/D (dff_sg)
                                   78.55 r           50.00        28.55
update_mask_0/reg_out_reg[0][11]/D (dff_sg)
                                   78.55 r           50.00        28.55
update_mask_0/reg_out_reg[0][12]/D (dff_sg)
                                   78.55 r           50.00        28.55
update_mask_0/reg_out_reg[0][13]/D (dff_sg)
                                   78.55 r           50.00        28.55

1
 
****************************************
Report : timing
        -path end
        -delay max
        -max_paths 15
Design : post_sparsity
Version: I-2013.12-SP4
Date   : Tue Dec 11 15:42:22 2018
****************************************

Operating Conditions: TYPICAL   Library: sg_338K
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
update_output_0/o_im_reg[2][14]/D (dff_sg)
                                 1367.60 f         1384.58        16.98
update_output_0/o_im_reg[2][13]/D (dff_sg)
                                 1367.60 f         1384.58        16.98
update_output_0/o_im_reg[2][12]/D (dff_sg)
                                 1367.60 f         1384.58        16.98
update_output_0/o_im_reg[2][11]/D (dff_sg)
                                 1367.60 f         1384.58        16.98
update_output_0/o_im_reg[2][10]/D (dff_sg)
                                 1367.60 f         1384.58        16.98
update_output_0/o_im_reg[2][9]/D (dff_sg)
                                 1367.60 f         1384.58        16.98
update_output_0/o_im_reg[2][8]/D (dff_sg)
                                 1367.60 f         1384.58        16.98
update_output_0/o_im_reg[2][7]/D (dff_sg)
                                 1367.60 f         1384.58        16.98
update_output_0/o_im_reg[2][6]/D (dff_sg)
                                 1367.60 f         1384.58        16.98
update_output_0/o_im_reg[2][5]/D (dff_sg)
                                 1367.60 f         1384.58        16.98
update_output_0/o_im_reg[2][4]/D (dff_sg)
                                 1367.60 f         1384.58        16.98
update_output_0/o_im_reg[2][3]/D (dff_sg)
                                 1367.60 f         1384.58        16.98
update_output_0/o_im_reg[2][2]/D (dff_sg)
                                 1367.60 f         1384.58        16.98
update_output_0/o_im_reg[2][1]/D (dff_sg)
                                 1367.60 f         1384.58        16.98
update_output_0/o_im_reg[2][0]/D (dff_sg)
                                 1367.60 f         1384.58        16.98

1
 
****************************************
Report : timing
        -path full_clock
        -delay min
        -input_pins
        -nets
        -max_paths 15
Design : post_sparsity
Version: I-2013.12-SP4
Date   : Tue Dec 11 15:42:22 2018
****************************************

Operating Conditions: TYPICAL   Library: sg_338K
Wire Load Model Mode: top

  Startpoint: update_mask_0/reg_i_mask_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: update_mask_0/reg_i_mask_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  post_sparsity      1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  update_mask_0/reg_i_mask_reg[0]/CP (dff_sg)             0.00       0.00 r
  update_mask_0/reg_i_mask_reg[0]/Q (dff_sg)              9.94       9.94 r
  update_mask_0/reg_i_mask[0] (net)             1         0.00       9.94 r
  U9569/A (inv_x2_sg)                                     0.00       9.94 r
  U9569/X (inv_x2_sg)                                    13.53      23.47 f
  n6233 (net)                                   1         0.00      23.47 f
  U9882/A (inv_x4_sg)                                     0.00      23.47 f
  U9882/X (inv_x4_sg)                                    12.12      35.59 r
  n6234 (net)                                   2         0.00      35.59 r
  U12319/A (nand_x1_sg)                                   0.00      35.59 r
  U12319/X (nand_x1_sg)                                  17.78      53.37 f
  n3103 (net)                                   1         0.00      53.37 f
  U9360/B (nand_x1_sg)                                    0.00      53.37 f
  U9360/X (nand_x1_sg)                                   25.18      78.55 r
  update_mask_0/n1480 (net)                     1         0.00      78.55 r
  update_mask_0/reg_i_mask_reg[0]/D (dff_sg)              0.00      78.55 r
  data arrival time                                                 78.55

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  update_mask_0/reg_i_mask_reg[0]/CP (dff_sg)             0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -78.55
  --------------------------------------------------------------------------
  slack (MET)                                                       28.55


  Startpoint: update_mask_0/reg_out_reg[0][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: update_mask_0/reg_out_reg[0][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  post_sparsity      1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  update_mask_0/reg_out_reg[0][0]/CP (dff_sg)             0.00       0.00 r
  update_mask_0/reg_out_reg[0][0]/Q (dff_sg)              9.94       9.94 r
  update_mask_0/reg_out[0][0] (net)             1         0.00       9.94 r
  U9380/A (inv_x2_sg)                                     0.00       9.94 r
  U9380/X (inv_x2_sg)                                    13.53      23.47 f
  n6011 (net)                                   1         0.00      23.47 f
  U9656/A (inv_x4_sg)                                     0.00      23.47 f
  U9656/X (inv_x4_sg)                                    12.12      35.59 r
  n6012 (net)                                   2         0.00      35.59 r
  U12315/A (nand_x1_sg)                                   0.00      35.59 r
  U12315/X (nand_x1_sg)                                  17.78      53.37 f
  n3168 (net)                                   1         0.00      53.37 f
  U9296/B (nand_x1_sg)                                    0.00      53.37 f
  U9296/X (nand_x1_sg)                                   25.18      78.55 r
  update_mask_0/n1448 (net)                     1         0.00      78.55 r
  update_mask_0/reg_out_reg[0][0]/D (dff_sg)              0.00      78.55 r
  data arrival time                                                 78.55

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  update_mask_0/reg_out_reg[0][0]/CP (dff_sg)             0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -78.55
  --------------------------------------------------------------------------
  slack (MET)                                                       28.55


  Startpoint: update_mask_0/reg_out_reg[0][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: update_mask_0/reg_out_reg[0][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  post_sparsity      1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  update_mask_0/reg_out_reg[0][1]/CP (dff_sg)             0.00       0.00 r
  update_mask_0/reg_out_reg[0][1]/Q (dff_sg)              9.94       9.94 r
  update_mask_0/reg_out[0][1] (net)             1         0.00       9.94 r
  U9405/A (inv_x2_sg)                                     0.00       9.94 r
  U9405/X (inv_x2_sg)                                    13.53      23.47 f
  n6157 (net)                                   1         0.00      23.47 f
  U9844/A (inv_x4_sg)                                     0.00      23.47 f
  U9844/X (inv_x4_sg)                                    12.12      35.59 r
  n6158 (net)                                   2         0.00      35.59 r
  U12314/A (nand_x1_sg)                                   0.00      35.59 r
  U12314/X (nand_x1_sg)                                  17.78      53.37 f
  n3170 (net)                                   1         0.00      53.37 f
  U9294/B (nand_x1_sg)                                    0.00      53.37 f
  U9294/X (nand_x1_sg)                                   25.18      78.55 r
  update_mask_0/n1447 (net)                     1         0.00      78.55 r
  update_mask_0/reg_out_reg[0][1]/D (dff_sg)              0.00      78.55 r
  data arrival time                                                 78.55

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  update_mask_0/reg_out_reg[0][1]/CP (dff_sg)             0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -78.55
  --------------------------------------------------------------------------
  slack (MET)                                                       28.55


  Startpoint: update_mask_0/reg_out_reg[0][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: update_mask_0/reg_out_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  post_sparsity      1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  update_mask_0/reg_out_reg[0][2]/CP (dff_sg)             0.00       0.00 r
  update_mask_0/reg_out_reg[0][2]/Q (dff_sg)              9.94       9.94 r
  update_mask_0/reg_out[0][2] (net)             1         0.00       9.94 r
  U9474/A (inv_x2_sg)                                     0.00       9.94 r
  U9474/X (inv_x2_sg)                                    13.53      23.47 f
  n7049 (net)                                   1         0.00      23.47 f
  U10311/A (inv_x4_sg)                                    0.00      23.47 f
  U10311/X (inv_x4_sg)                                   12.12      35.59 r
  n7050 (net)                                   2         0.00      35.59 r
  U12313/A (nand_x1_sg)                                   0.00      35.59 r
  U12313/X (nand_x1_sg)                                  17.78      53.37 f
  n3172 (net)                                   1         0.00      53.37 f
  U9292/B (nand_x1_sg)                                    0.00      53.37 f
  U9292/X (nand_x1_sg)                                   25.18      78.55 r
  update_mask_0/n1446 (net)                     1         0.00      78.55 r
  update_mask_0/reg_out_reg[0][2]/D (dff_sg)              0.00      78.55 r
  data arrival time                                                 78.55

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  update_mask_0/reg_out_reg[0][2]/CP (dff_sg)             0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -78.55
  --------------------------------------------------------------------------
  slack (MET)                                                       28.55


  Startpoint: update_mask_0/reg_out_reg[0][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: update_mask_0/reg_out_reg[0][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  post_sparsity      1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  update_mask_0/reg_out_reg[0][3]/CP (dff_sg)             0.00       0.00 r
  update_mask_0/reg_out_reg[0][3]/Q (dff_sg)              9.94       9.94 r
  update_mask_0/reg_out[0][3] (net)             1         0.00       9.94 r
  U9595/A (inv_x2_sg)                                     0.00       9.94 r
  U9595/X (inv_x2_sg)                                    13.53      23.47 f
  n6285 (net)                                   1         0.00      23.47 f
  U9908/A (inv_x4_sg)                                     0.00      23.47 f
  U9908/X (inv_x4_sg)                                    12.12      35.59 r
  n6286 (net)                                   2         0.00      35.59 r
  U12312/A (nand_x1_sg)                                   0.00      35.59 r
  U12312/X (nand_x1_sg)                                  17.78      53.37 f
  n3174 (net)                                   1         0.00      53.37 f
  U9290/B (nand_x1_sg)                                    0.00      53.37 f
  U9290/X (nand_x1_sg)                                   25.18      78.55 r
  update_mask_0/n1445 (net)                     1         0.00      78.55 r
  update_mask_0/reg_out_reg[0][3]/D (dff_sg)              0.00      78.55 r
  data arrival time                                                 78.55

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  update_mask_0/reg_out_reg[0][3]/CP (dff_sg)             0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -78.55
  --------------------------------------------------------------------------
  slack (MET)                                                       28.55


  Startpoint: update_mask_0/reg_out_reg[0][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: update_mask_0/reg_out_reg[0][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  post_sparsity      1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  update_mask_0/reg_out_reg[0][4]/CP (dff_sg)             0.00       0.00 r
  update_mask_0/reg_out_reg[0][4]/Q (dff_sg)              9.94       9.94 r
  update_mask_0/reg_out[0][4] (net)             1         0.00       9.94 r
  U9708/A (inv_x2_sg)                                     0.00       9.94 r
  U9708/X (inv_x2_sg)                                    13.53      23.47 f
  n7213 (net)                                   1         0.00      23.47 f
  U10393/A (inv_x4_sg)                                    0.00      23.47 f
  U10393/X (inv_x4_sg)                                   12.12      35.59 r
  n7214 (net)                                   2         0.00      35.59 r
  U12311/A (nand_x1_sg)                                   0.00      35.59 r
  U12311/X (nand_x1_sg)                                  17.78      53.37 f
  n3176 (net)                                   1         0.00      53.37 f
  U9288/B (nand_x1_sg)                                    0.00      53.37 f
  U9288/X (nand_x1_sg)                                   25.18      78.55 r
  update_mask_0/n1444 (net)                     1         0.00      78.55 r
  update_mask_0/reg_out_reg[0][4]/D (dff_sg)              0.00      78.55 r
  data arrival time                                                 78.55

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  update_mask_0/reg_out_reg[0][4]/CP (dff_sg)             0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -78.55
  --------------------------------------------------------------------------
  slack (MET)                                                       28.55


  Startpoint: update_mask_0/reg_out_reg[0][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: update_mask_0/reg_out_reg[0][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  post_sparsity      1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  update_mask_0/reg_out_reg[0][5]/CP (dff_sg)             0.00       0.00 r
  update_mask_0/reg_out_reg[0][5]/Q (dff_sg)              9.94       9.94 r
  update_mask_0/reg_out[0][5] (net)             1         0.00       9.94 r
  U9381/A (inv_x2_sg)                                     0.00       9.94 r
  U9381/X (inv_x2_sg)                                    13.53      23.47 f
  n6013 (net)                                   1         0.00      23.47 f
  U9657/A (inv_x4_sg)                                     0.00      23.47 f
  U9657/X (inv_x4_sg)                                    12.12      35.59 r
  n6014 (net)                                   2         0.00      35.59 r
  U12310/A (nand_x1_sg)                                   0.00      35.59 r
  U12310/X (nand_x1_sg)                                  17.78      53.37 f
  n3178 (net)                                   1         0.00      53.37 f
  U9286/B (nand_x1_sg)                                    0.00      53.37 f
  U9286/X (nand_x1_sg)                                   25.18      78.55 r
  update_mask_0/n1443 (net)                     1         0.00      78.55 r
  update_mask_0/reg_out_reg[0][5]/D (dff_sg)              0.00      78.55 r
  data arrival time                                                 78.55

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  update_mask_0/reg_out_reg[0][5]/CP (dff_sg)             0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -78.55
  --------------------------------------------------------------------------
  slack (MET)                                                       28.55


  Startpoint: update_mask_0/reg_out_reg[0][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: update_mask_0/reg_out_reg[0][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  post_sparsity      1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  update_mask_0/reg_out_reg[0][6]/CP (dff_sg)             0.00       0.00 r
  update_mask_0/reg_out_reg[0][6]/Q (dff_sg)              9.94       9.94 r
  update_mask_0/reg_out[0][6] (net)             1         0.00       9.94 r
  U9406/A (inv_x2_sg)                                     0.00       9.94 r
  U9406/X (inv_x2_sg)                                    13.53      23.47 f
  n6159 (net)                                   1         0.00      23.47 f
  U9845/A (inv_x4_sg)                                     0.00      23.47 f
  U9845/X (inv_x4_sg)                                    12.12      35.59 r
  n6160 (net)                                   2         0.00      35.59 r
  U12309/A (nand_x1_sg)                                   0.00      35.59 r
  U12309/X (nand_x1_sg)                                  17.78      53.37 f
  n3180 (net)                                   1         0.00      53.37 f
  U9284/B (nand_x1_sg)                                    0.00      53.37 f
  U9284/X (nand_x1_sg)                                   25.18      78.55 r
  update_mask_0/n1442 (net)                     1         0.00      78.55 r
  update_mask_0/reg_out_reg[0][6]/D (dff_sg)              0.00      78.55 r
  data arrival time                                                 78.55

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  update_mask_0/reg_out_reg[0][6]/CP (dff_sg)             0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -78.55
  --------------------------------------------------------------------------
  slack (MET)                                                       28.55


  Startpoint: update_mask_0/reg_out_reg[0][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: update_mask_0/reg_out_reg[0][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  post_sparsity      1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  update_mask_0/reg_out_reg[0][7]/CP (dff_sg)             0.00       0.00 r
  update_mask_0/reg_out_reg[0][7]/Q (dff_sg)              9.94       9.94 r
  update_mask_0/reg_out[0][7] (net)             1         0.00       9.94 r
  U9475/A (inv_x2_sg)                                     0.00       9.94 r
  U9475/X (inv_x2_sg)                                    13.53      23.47 f
  n7051 (net)                                   1         0.00      23.47 f
  U10312/A (inv_x4_sg)                                    0.00      23.47 f
  U10312/X (inv_x4_sg)                                   12.12      35.59 r
  n7052 (net)                                   2         0.00      35.59 r
  U12308/A (nand_x1_sg)                                   0.00      35.59 r
  U12308/X (nand_x1_sg)                                  17.78      53.37 f
  n3182 (net)                                   1         0.00      53.37 f
  U9282/B (nand_x1_sg)                                    0.00      53.37 f
  U9282/X (nand_x1_sg)                                   25.18      78.55 r
  update_mask_0/n1441 (net)                     1         0.00      78.55 r
  update_mask_0/reg_out_reg[0][7]/D (dff_sg)              0.00      78.55 r
  data arrival time                                                 78.55

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  update_mask_0/reg_out_reg[0][7]/CP (dff_sg)             0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -78.55
  --------------------------------------------------------------------------
  slack (MET)                                                       28.55


  Startpoint: update_mask_0/reg_out_reg[0][8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: update_mask_0/reg_out_reg[0][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  post_sparsity      1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  update_mask_0/reg_out_reg[0][8]/CP (dff_sg)             0.00       0.00 r
  update_mask_0/reg_out_reg[0][8]/Q (dff_sg)              9.94       9.94 r
  update_mask_0/reg_out[0][8] (net)             1         0.00       9.94 r
  U9596/A (inv_x2_sg)                                     0.00       9.94 r
  U9596/X (inv_x2_sg)                                    13.53      23.47 f
  n6287 (net)                                   1         0.00      23.47 f
  U9909/A (inv_x4_sg)                                     0.00      23.47 f
  U9909/X (inv_x4_sg)                                    12.12      35.59 r
  n6288 (net)                                   2         0.00      35.59 r
  U12307/A (nand_x1_sg)                                   0.00      35.59 r
  U12307/X (nand_x1_sg)                                  17.78      53.37 f
  n3184 (net)                                   1         0.00      53.37 f
  U9280/B (nand_x1_sg)                                    0.00      53.37 f
  U9280/X (nand_x1_sg)                                   25.18      78.55 r
  update_mask_0/n1440 (net)                     1         0.00      78.55 r
  update_mask_0/reg_out_reg[0][8]/D (dff_sg)              0.00      78.55 r
  data arrival time                                                 78.55

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  update_mask_0/reg_out_reg[0][8]/CP (dff_sg)             0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -78.55
  --------------------------------------------------------------------------
  slack (MET)                                                       28.55


  Startpoint: update_mask_0/reg_out_reg[0][9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: update_mask_0/reg_out_reg[0][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  post_sparsity      1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  update_mask_0/reg_out_reg[0][9]/CP (dff_sg)             0.00       0.00 r
  update_mask_0/reg_out_reg[0][9]/Q (dff_sg)              9.94       9.94 r
  update_mask_0/reg_out[0][9] (net)             1         0.00       9.94 r
  U9709/A (inv_x2_sg)                                     0.00       9.94 r
  U9709/X (inv_x2_sg)                                    13.53      23.47 f
  n7215 (net)                                   1         0.00      23.47 f
  U10394/A (inv_x4_sg)                                    0.00      23.47 f
  U10394/X (inv_x4_sg)                                   12.12      35.59 r
  n7216 (net)                                   2         0.00      35.59 r
  U12306/A (nand_x1_sg)                                   0.00      35.59 r
  U12306/X (nand_x1_sg)                                  17.78      53.37 f
  n3186 (net)                                   1         0.00      53.37 f
  U9278/B (nand_x1_sg)                                    0.00      53.37 f
  U9278/X (nand_x1_sg)                                   25.18      78.55 r
  update_mask_0/n1439 (net)                     1         0.00      78.55 r
  update_mask_0/reg_out_reg[0][9]/D (dff_sg)              0.00      78.55 r
  data arrival time                                                 78.55

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  update_mask_0/reg_out_reg[0][9]/CP (dff_sg)             0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -78.55
  --------------------------------------------------------------------------
  slack (MET)                                                       28.55


  Startpoint: update_mask_0/reg_out_reg[0][10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: update_mask_0/reg_out_reg[0][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  post_sparsity      1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  update_mask_0/reg_out_reg[0][10]/CP (dff_sg)            0.00       0.00 r
  update_mask_0/reg_out_reg[0][10]/Q (dff_sg)             9.94       9.94 r
  update_mask_0/reg_out[0][10] (net)            1         0.00       9.94 r
  U9382/A (inv_x2_sg)                                     0.00       9.94 r
  U9382/X (inv_x2_sg)                                    13.53      23.47 f
  n6015 (net)                                   1         0.00      23.47 f
  U9658/A (inv_x4_sg)                                     0.00      23.47 f
  U9658/X (inv_x4_sg)                                    12.12      35.59 r
  n6016 (net)                                   2         0.00      35.59 r
  U12305/A (nand_x1_sg)                                   0.00      35.59 r
  U12305/X (nand_x1_sg)                                  17.78      53.37 f
  n3188 (net)                                   1         0.00      53.37 f
  U9276/B (nand_x1_sg)                                    0.00      53.37 f
  U9276/X (nand_x1_sg)                                   25.18      78.55 r
  update_mask_0/n1438 (net)                     1         0.00      78.55 r
  update_mask_0/reg_out_reg[0][10]/D (dff_sg)             0.00      78.55 r
  data arrival time                                                 78.55

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  update_mask_0/reg_out_reg[0][10]/CP (dff_sg)            0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -78.55
  --------------------------------------------------------------------------
  slack (MET)                                                       28.55


  Startpoint: update_mask_0/reg_out_reg[0][11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: update_mask_0/reg_out_reg[0][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  post_sparsity      1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  update_mask_0/reg_out_reg[0][11]/CP (dff_sg)            0.00       0.00 r
  update_mask_0/reg_out_reg[0][11]/Q (dff_sg)             9.94       9.94 r
  update_mask_0/reg_out[0][11] (net)            1         0.00       9.94 r
  U9407/A (inv_x2_sg)                                     0.00       9.94 r
  U9407/X (inv_x2_sg)                                    13.53      23.47 f
  n6161 (net)                                   1         0.00      23.47 f
  U9846/A (inv_x4_sg)                                     0.00      23.47 f
  U9846/X (inv_x4_sg)                                    12.12      35.59 r
  n6162 (net)                                   2         0.00      35.59 r
  U12304/A (nand_x1_sg)                                   0.00      35.59 r
  U12304/X (nand_x1_sg)                                  17.78      53.37 f
  n3190 (net)                                   1         0.00      53.37 f
  U9274/B (nand_x1_sg)                                    0.00      53.37 f
  U9274/X (nand_x1_sg)                                   25.18      78.55 r
  update_mask_0/n1437 (net)                     1         0.00      78.55 r
  update_mask_0/reg_out_reg[0][11]/D (dff_sg)             0.00      78.55 r
  data arrival time                                                 78.55

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  update_mask_0/reg_out_reg[0][11]/CP (dff_sg)            0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -78.55
  --------------------------------------------------------------------------
  slack (MET)                                                       28.55


  Startpoint: update_mask_0/reg_out_reg[0][12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: update_mask_0/reg_out_reg[0][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  post_sparsity      1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  update_mask_0/reg_out_reg[0][12]/CP (dff_sg)            0.00       0.00 r
  update_mask_0/reg_out_reg[0][12]/Q (dff_sg)             9.94       9.94 r
  update_mask_0/reg_out[0][12] (net)            1         0.00       9.94 r
  U9476/A (inv_x2_sg)                                     0.00       9.94 r
  U9476/X (inv_x2_sg)                                    13.53      23.47 f
  n7053 (net)                                   1         0.00      23.47 f
  U10313/A (inv_x4_sg)                                    0.00      23.47 f
  U10313/X (inv_x4_sg)                                   12.12      35.59 r
  n7054 (net)                                   2         0.00      35.59 r
  U12303/A (nand_x1_sg)                                   0.00      35.59 r
  U12303/X (nand_x1_sg)                                  17.78      53.37 f
  n3192 (net)                                   1         0.00      53.37 f
  U9272/B (nand_x1_sg)                                    0.00      53.37 f
  U9272/X (nand_x1_sg)                                   25.18      78.55 r
  update_mask_0/n1436 (net)                     1         0.00      78.55 r
  update_mask_0/reg_out_reg[0][12]/D (dff_sg)             0.00      78.55 r
  data arrival time                                                 78.55

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  update_mask_0/reg_out_reg[0][12]/CP (dff_sg)            0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -78.55
  --------------------------------------------------------------------------
  slack (MET)                                                       28.55


  Startpoint: update_mask_0/reg_out_reg[0][13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: update_mask_0/reg_out_reg[0][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  post_sparsity      1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  update_mask_0/reg_out_reg[0][13]/CP (dff_sg)            0.00       0.00 r
  update_mask_0/reg_out_reg[0][13]/Q (dff_sg)             9.94       9.94 r
  update_mask_0/reg_out[0][13] (net)            1         0.00       9.94 r
  U9597/A (inv_x2_sg)                                     0.00       9.94 r
  U9597/X (inv_x2_sg)                                    13.53      23.47 f
  n6289 (net)                                   1         0.00      23.47 f
  U9910/A (inv_x4_sg)                                     0.00      23.47 f
  U9910/X (inv_x4_sg)                                    12.12      35.59 r
  n6290 (net)                                   2         0.00      35.59 r
  U12302/A (nand_x1_sg)                                   0.00      35.59 r
  U12302/X (nand_x1_sg)                                  17.78      53.37 f
  n3194 (net)                                   1         0.00      53.37 f
  U9270/B (nand_x1_sg)                                    0.00      53.37 f
  U9270/X (nand_x1_sg)                                   25.18      78.55 r
  update_mask_0/n1435 (net)                     1         0.00      78.55 r
  update_mask_0/reg_out_reg[0][13]/D (dff_sg)             0.00      78.55 r
  data arrival time                                                 78.55

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  update_mask_0/reg_out_reg[0][13]/CP (dff_sg)            0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -78.55
  --------------------------------------------------------------------------
  slack (MET)                                                       28.55


1
 
****************************************
Report : timing
        -path full_clock
        -delay max
        -input_pins
        -nets
        -max_paths 15
Design : post_sparsity
Version: I-2013.12-SP4
Date   : Tue Dec 11 15:42:22 2018
****************************************

Operating Conditions: TYPICAL   Library: sg_338K
Wire Load Model Mode: top

  Startpoint: update_output_0/i_pointer_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: update_output_0/o_im_reg[2][14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  post_sparsity      1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  update_output_0/i_pointer_reg[1]/CP (dff_sg)            0.00       0.00 r
  update_output_0/i_pointer_reg[1]/Q (dff_sg)            11.68      11.68 f
  update_output_0/N28 (net)                     1         0.00      11.68 f
  U6768/A (inv_x1_sg)                                     0.00      11.68 f
  U6768/X (inv_x1_sg)                                    16.84      28.51 r
  n5894 (net)                                   1         0.00      28.51 r
  U6769/A (inv_x2_sg)                                     0.00      28.51 r
  U6769/X (inv_x2_sg)                                    14.62      43.14 f
  n5895 (net)                                   1         0.00      43.14 f
  U12987/A (inv_x4_sg)                                    0.00      43.14 f
  U12987/X (inv_x4_sg)                                   14.25      57.39 r
  n7567 (net)                                   1         0.00      57.39 r
  U12986/A (inv_x8_sg)                                    0.00      57.39 r
  U12986/X (inv_x8_sg)                                  116.31     173.70 f
  n7566 (net)                                  17         0.00     173.70 f
  U6726/A (inv_x4_sg)                                     0.01     173.72 f
  U6726/X (inv_x4_sg)                                    39.78     213.49 r
  n7565 (net)                                   1         0.00     213.49 r
  U12985/A (inv_x8_sg)                                    0.00     213.49 r
  U12985/X (inv_x8_sg)                                   43.14     256.63 f
  n7564 (net)                                   9         0.00     256.63 f
  U2955/A (nand_x8_sg)                                    0.00     256.63 f
  U2955/X (nand_x8_sg)                                   50.99     307.62 r
  n4196 (net)                                   6         0.00     307.62 r
  U12847/A (inv_x8_sg)                                    0.00     307.63 r
  U12847/X (inv_x8_sg)                                  180.04     487.67 f
  n7392 (net)                                  23         0.00     487.67 f
  U6957/B (nand_x1_sg)                                    0.02     487.68 f
  U6957/X (nand_x1_sg)                                   65.81     553.49 r
  n1089 (net)                                   1         0.00     553.49 r
  U11230/B (nand_x2_sg)                                   0.00     553.49 r
  U11230/X (nand_x2_sg)                                  31.85     585.34 f
  n1087 (net)                                   1         0.00     585.34 f
  U2407/B (nor_x2_sg)                                     0.00     585.34 f
  U2407/X (nor_x2_sg)                                    20.82     606.16 r
  n1085 (net)                                   1         0.00     606.16 r
  U2408/A (nor_x2_sg)                                     0.00     606.16 r
  U2408/X (nor_x2_sg)                                    13.41     619.56 f
  n1084 (net)                                   1         0.00     619.56 f
  U7208/B (nor_x1_sg)                                     0.00     619.56 f
  U7208/X (nor_x1_sg)                                    23.97     643.53 r
  n1078 (net)                                   1         0.00     643.53 r
  U7414/A (nand_x1_sg)                                    0.00     643.53 r
  U7414/X (nand_x1_sg)                                   20.80     664.33 f
  n1077 (net)                                   1         0.00     664.33 f
  U7413/B (nand_x1_sg)                                    0.00     664.33 f
  U7413/X (nand_x1_sg)                                   25.77     690.10 r
  n1075 (net)                                   1         0.00     690.10 r
  U11592/A (nand_x2_sg)                                   0.00     690.10 r
  U11592/X (nand_x2_sg)                                  25.50     715.60 f
  n1074 (net)                                   1         0.00     715.60 f
  U11214/B (nor_x1_sg)                                    0.00     715.60 f
  U11214/X (nor_x1_sg)                                   20.91     736.51 r
  n1063 (net)                                   1         0.00     736.51 r
  U11212/A (nand_x4_sg)                                   0.00     736.51 r
  U11212/X (nand_x4_sg)                                  22.19     758.71 f
  n778 (net)                                    1         0.00     758.71 f
  U12817/A (inv_x8_sg)                                    0.00     758.71 f
  U12817/X (inv_x8_sg)                                  128.11     886.82 r
  n7347 (net)                                  18         0.00     886.82 r
  U10734/A (nand_x2_sg)                                   0.01     886.83 r
  U10734/X (nand_x2_sg)                                  37.19     924.02 f
  n1029 (net)                                   1         0.00     924.02 f
  U10733/B (nor_x1_sg)                                    0.00     924.02 f
  U10733/X (nor_x1_sg)                                   22.48     946.50 r
  n1028 (net)                                   1         0.00     946.50 r
  U10731/B (nand_x2_sg)                                   0.00     946.50 r
  U10731/X (nand_x2_sg)                                  28.66     975.16 f
  n847 (net)                                    1         0.00     975.16 f
  U2542/A (nor_x2_sg)                                     0.00     975.16 f
  U2542/X (nor_x2_sg)                                    18.15     993.32 r
  n846 (net)                                    1         0.00     993.32 r
  U2972/B (nand_x8_sg)                                    0.00     993.32 r
  U2972/X (nand_x8_sg)                                   13.48    1006.80 f
  n824 (net)                                    4         0.00    1006.80 f
  U1772/B (nand_x8_sg)                                    0.00    1006.80 f
  U1772/X (nand_x8_sg)                                   33.57    1040.38 r
  n3098 (net)                                   7         0.00    1040.38 r
  U6308/B (nand_x8_sg)                                    0.00    1040.38 r
  U6308/X (nand_x8_sg)                                   64.25    1104.62 f
  n3886 (net)                                  12         0.00    1104.62 f
  U12908/B (nand_x8_sg)                                   0.01    1104.63 f
  U12908/X (nand_x8_sg)                                  41.95    1146.58 r
  n7461 (net)                                   8         0.00    1146.58 r
  U12868/A (inv_x8_sg)                                    0.00    1146.59 r
  U12868/X (inv_x8_sg)                                  138.00    1284.59 f
  n7412 (net)                                  20         0.00    1284.59 f
  U8195/A (nand_x1_sg)                                    0.01    1284.60 f
  U8195/X (nand_x1_sg)                                   54.09    1338.69 r
  n5063 (net)                                   1         0.00    1338.69 r
  U8194/B (nand_x1_sg)                                    0.00    1338.69 r
  U8194/X (nand_x1_sg)                                   28.91    1367.60 f
  n5864 (net)                                   1         0.00    1367.60 f
  update_output_0/o_im_reg[2][14]/D (dff_sg)              0.00    1367.60 f
  data arrival time                                               1367.60

  clock clk (rise edge)                                1429.00    1429.00
  clock network delay (ideal)                             0.00    1429.00
  clock uncertainty                                     -50.00    1379.00
  update_output_0/o_im_reg[2][14]/CP (dff_sg)             0.00    1379.00 r
  library setup time                                      5.58    1384.58
  data required time                                              1384.58
  --------------------------------------------------------------------------
  data required time                                              1384.58
  data arrival time                                              -1367.60
  --------------------------------------------------------------------------
  slack (MET)                                                       16.98


  Startpoint: update_output_0/i_pointer_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: update_output_0/o_im_reg[2][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  post_sparsity      1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  update_output_0/i_pointer_reg[1]/CP (dff_sg)            0.00       0.00 r
  update_output_0/i_pointer_reg[1]/Q (dff_sg)            11.68      11.68 f
  update_output_0/N28 (net)                     1         0.00      11.68 f
  U6768/A (inv_x1_sg)                                     0.00      11.68 f
  U6768/X (inv_x1_sg)                                    16.84      28.51 r
  n5894 (net)                                   1         0.00      28.51 r
  U6769/A (inv_x2_sg)                                     0.00      28.51 r
  U6769/X (inv_x2_sg)                                    14.62      43.14 f
  n5895 (net)                                   1         0.00      43.14 f
  U12987/A (inv_x4_sg)                                    0.00      43.14 f
  U12987/X (inv_x4_sg)                                   14.25      57.39 r
  n7567 (net)                                   1         0.00      57.39 r
  U12986/A (inv_x8_sg)                                    0.00      57.39 r
  U12986/X (inv_x8_sg)                                  116.31     173.70 f
  n7566 (net)                                  17         0.00     173.70 f
  U6726/A (inv_x4_sg)                                     0.01     173.72 f
  U6726/X (inv_x4_sg)                                    39.78     213.49 r
  n7565 (net)                                   1         0.00     213.49 r
  U12985/A (inv_x8_sg)                                    0.00     213.49 r
  U12985/X (inv_x8_sg)                                   43.14     256.63 f
  n7564 (net)                                   9         0.00     256.63 f
  U2955/A (nand_x8_sg)                                    0.00     256.63 f
  U2955/X (nand_x8_sg)                                   50.99     307.62 r
  n4196 (net)                                   6         0.00     307.62 r
  U12847/A (inv_x8_sg)                                    0.00     307.63 r
  U12847/X (inv_x8_sg)                                  180.04     487.67 f
  n7392 (net)                                  23         0.00     487.67 f
  U6957/B (nand_x1_sg)                                    0.02     487.68 f
  U6957/X (nand_x1_sg)                                   65.81     553.49 r
  n1089 (net)                                   1         0.00     553.49 r
  U11230/B (nand_x2_sg)                                   0.00     553.49 r
  U11230/X (nand_x2_sg)                                  31.85     585.34 f
  n1087 (net)                                   1         0.00     585.34 f
  U2407/B (nor_x2_sg)                                     0.00     585.34 f
  U2407/X (nor_x2_sg)                                    20.82     606.16 r
  n1085 (net)                                   1         0.00     606.16 r
  U2408/A (nor_x2_sg)                                     0.00     606.16 r
  U2408/X (nor_x2_sg)                                    13.41     619.56 f
  n1084 (net)                                   1         0.00     619.56 f
  U7208/B (nor_x1_sg)                                     0.00     619.56 f
  U7208/X (nor_x1_sg)                                    23.97     643.53 r
  n1078 (net)                                   1         0.00     643.53 r
  U7414/A (nand_x1_sg)                                    0.00     643.53 r
  U7414/X (nand_x1_sg)                                   20.80     664.33 f
  n1077 (net)                                   1         0.00     664.33 f
  U7413/B (nand_x1_sg)                                    0.00     664.33 f
  U7413/X (nand_x1_sg)                                   25.77     690.10 r
  n1075 (net)                                   1         0.00     690.10 r
  U11592/A (nand_x2_sg)                                   0.00     690.10 r
  U11592/X (nand_x2_sg)                                  25.50     715.60 f
  n1074 (net)                                   1         0.00     715.60 f
  U11214/B (nor_x1_sg)                                    0.00     715.60 f
  U11214/X (nor_x1_sg)                                   20.91     736.51 r
  n1063 (net)                                   1         0.00     736.51 r
  U11212/A (nand_x4_sg)                                   0.00     736.51 r
  U11212/X (nand_x4_sg)                                  22.19     758.71 f
  n778 (net)                                    1         0.00     758.71 f
  U12817/A (inv_x8_sg)                                    0.00     758.71 f
  U12817/X (inv_x8_sg)                                  128.11     886.82 r
  n7347 (net)                                  18         0.00     886.82 r
  U10734/A (nand_x2_sg)                                   0.01     886.83 r
  U10734/X (nand_x2_sg)                                  37.19     924.02 f
  n1029 (net)                                   1         0.00     924.02 f
  U10733/B (nor_x1_sg)                                    0.00     924.02 f
  U10733/X (nor_x1_sg)                                   22.48     946.50 r
  n1028 (net)                                   1         0.00     946.50 r
  U10731/B (nand_x2_sg)                                   0.00     946.50 r
  U10731/X (nand_x2_sg)                                  28.66     975.16 f
  n847 (net)                                    1         0.00     975.16 f
  U2542/A (nor_x2_sg)                                     0.00     975.16 f
  U2542/X (nor_x2_sg)                                    18.15     993.32 r
  n846 (net)                                    1         0.00     993.32 r
  U2972/B (nand_x8_sg)                                    0.00     993.32 r
  U2972/X (nand_x8_sg)                                   13.48    1006.80 f
  n824 (net)                                    4         0.00    1006.80 f
  U1772/B (nand_x8_sg)                                    0.00    1006.80 f
  U1772/X (nand_x8_sg)                                   33.57    1040.38 r
  n3098 (net)                                   7         0.00    1040.38 r
  U6308/B (nand_x8_sg)                                    0.00    1040.38 r
  U6308/X (nand_x8_sg)                                   64.25    1104.62 f
  n3886 (net)                                  12         0.00    1104.62 f
  U12908/B (nand_x8_sg)                                   0.01    1104.63 f
  U12908/X (nand_x8_sg)                                  41.95    1146.58 r
  n7461 (net)                                   8         0.00    1146.58 r
  U12868/A (inv_x8_sg)                                    0.00    1146.59 r
  U12868/X (inv_x8_sg)                                  138.00    1284.59 f
  n7412 (net)                                  20         0.00    1284.59 f
  U8193/A (nand_x1_sg)                                    0.01    1284.60 f
  U8193/X (nand_x1_sg)                                   54.09    1338.69 r
  n5059 (net)                                   1         0.00    1338.69 r
  U8192/B (nand_x1_sg)                                    0.00    1338.69 r
  U8192/X (nand_x1_sg)                                   28.91    1367.60 f
  n5862 (net)                                   1         0.00    1367.60 f
  update_output_0/o_im_reg[2][13]/D (dff_sg)              0.00    1367.60 f
  data arrival time                                               1367.60

  clock clk (rise edge)                                1429.00    1429.00
  clock network delay (ideal)                             0.00    1429.00
  clock uncertainty                                     -50.00    1379.00
  update_output_0/o_im_reg[2][13]/CP (dff_sg)             0.00    1379.00 r
  library setup time                                      5.58    1384.58
  data required time                                              1384.58
  --------------------------------------------------------------------------
  data required time                                              1384.58
  data arrival time                                              -1367.60
  --------------------------------------------------------------------------
  slack (MET)                                                       16.98


  Startpoint: update_output_0/i_pointer_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: update_output_0/o_im_reg[2][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  post_sparsity      1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  update_output_0/i_pointer_reg[1]/CP (dff_sg)            0.00       0.00 r
  update_output_0/i_pointer_reg[1]/Q (dff_sg)            11.68      11.68 f
  update_output_0/N28 (net)                     1         0.00      11.68 f
  U6768/A (inv_x1_sg)                                     0.00      11.68 f
  U6768/X (inv_x1_sg)                                    16.84      28.51 r
  n5894 (net)                                   1         0.00      28.51 r
  U6769/A (inv_x2_sg)                                     0.00      28.51 r
  U6769/X (inv_x2_sg)                                    14.62      43.14 f
  n5895 (net)                                   1         0.00      43.14 f
  U12987/A (inv_x4_sg)                                    0.00      43.14 f
  U12987/X (inv_x4_sg)                                   14.25      57.39 r
  n7567 (net)                                   1         0.00      57.39 r
  U12986/A (inv_x8_sg)                                    0.00      57.39 r
  U12986/X (inv_x8_sg)                                  116.31     173.70 f
  n7566 (net)                                  17         0.00     173.70 f
  U6726/A (inv_x4_sg)                                     0.01     173.72 f
  U6726/X (inv_x4_sg)                                    39.78     213.49 r
  n7565 (net)                                   1         0.00     213.49 r
  U12985/A (inv_x8_sg)                                    0.00     213.49 r
  U12985/X (inv_x8_sg)                                   43.14     256.63 f
  n7564 (net)                                   9         0.00     256.63 f
  U2955/A (nand_x8_sg)                                    0.00     256.63 f
  U2955/X (nand_x8_sg)                                   50.99     307.62 r
  n4196 (net)                                   6         0.00     307.62 r
  U12847/A (inv_x8_sg)                                    0.00     307.63 r
  U12847/X (inv_x8_sg)                                  180.04     487.67 f
  n7392 (net)                                  23         0.00     487.67 f
  U6957/B (nand_x1_sg)                                    0.02     487.68 f
  U6957/X (nand_x1_sg)                                   65.81     553.49 r
  n1089 (net)                                   1         0.00     553.49 r
  U11230/B (nand_x2_sg)                                   0.00     553.49 r
  U11230/X (nand_x2_sg)                                  31.85     585.34 f
  n1087 (net)                                   1         0.00     585.34 f
  U2407/B (nor_x2_sg)                                     0.00     585.34 f
  U2407/X (nor_x2_sg)                                    20.82     606.16 r
  n1085 (net)                                   1         0.00     606.16 r
  U2408/A (nor_x2_sg)                                     0.00     606.16 r
  U2408/X (nor_x2_sg)                                    13.41     619.56 f
  n1084 (net)                                   1         0.00     619.56 f
  U7208/B (nor_x1_sg)                                     0.00     619.56 f
  U7208/X (nor_x1_sg)                                    23.97     643.53 r
  n1078 (net)                                   1         0.00     643.53 r
  U7414/A (nand_x1_sg)                                    0.00     643.53 r
  U7414/X (nand_x1_sg)                                   20.80     664.33 f
  n1077 (net)                                   1         0.00     664.33 f
  U7413/B (nand_x1_sg)                                    0.00     664.33 f
  U7413/X (nand_x1_sg)                                   25.77     690.10 r
  n1075 (net)                                   1         0.00     690.10 r
  U11592/A (nand_x2_sg)                                   0.00     690.10 r
  U11592/X (nand_x2_sg)                                  25.50     715.60 f
  n1074 (net)                                   1         0.00     715.60 f
  U11214/B (nor_x1_sg)                                    0.00     715.60 f
  U11214/X (nor_x1_sg)                                   20.91     736.51 r
  n1063 (net)                                   1         0.00     736.51 r
  U11212/A (nand_x4_sg)                                   0.00     736.51 r
  U11212/X (nand_x4_sg)                                  22.19     758.71 f
  n778 (net)                                    1         0.00     758.71 f
  U12817/A (inv_x8_sg)                                    0.00     758.71 f
  U12817/X (inv_x8_sg)                                  128.11     886.82 r
  n7347 (net)                                  18         0.00     886.82 r
  U10734/A (nand_x2_sg)                                   0.01     886.83 r
  U10734/X (nand_x2_sg)                                  37.19     924.02 f
  n1029 (net)                                   1         0.00     924.02 f
  U10733/B (nor_x1_sg)                                    0.00     924.02 f
  U10733/X (nor_x1_sg)                                   22.48     946.50 r
  n1028 (net)                                   1         0.00     946.50 r
  U10731/B (nand_x2_sg)                                   0.00     946.50 r
  U10731/X (nand_x2_sg)                                  28.66     975.16 f
  n847 (net)                                    1         0.00     975.16 f
  U2542/A (nor_x2_sg)                                     0.00     975.16 f
  U2542/X (nor_x2_sg)                                    18.15     993.32 r
  n846 (net)                                    1         0.00     993.32 r
  U2972/B (nand_x8_sg)                                    0.00     993.32 r
  U2972/X (nand_x8_sg)                                   13.48    1006.80 f
  n824 (net)                                    4         0.00    1006.80 f
  U1772/B (nand_x8_sg)                                    0.00    1006.80 f
  U1772/X (nand_x8_sg)                                   33.57    1040.38 r
  n3098 (net)                                   7         0.00    1040.38 r
  U6308/B (nand_x8_sg)                                    0.00    1040.38 r
  U6308/X (nand_x8_sg)                                   64.25    1104.62 f
  n3886 (net)                                  12         0.00    1104.62 f
  U12908/B (nand_x8_sg)                                   0.01    1104.63 f
  U12908/X (nand_x8_sg)                                  41.95    1146.58 r
  n7461 (net)                                   8         0.00    1146.58 r
  U12868/A (inv_x8_sg)                                    0.00    1146.59 r
  U12868/X (inv_x8_sg)                                  138.00    1284.59 f
  n7412 (net)                                  20         0.00    1284.59 f
  U8191/A (nand_x1_sg)                                    0.01    1284.60 f
  U8191/X (nand_x1_sg)                                   54.09    1338.69 r
  n5061 (net)                                   1         0.00    1338.69 r
  U8190/B (nand_x1_sg)                                    0.00    1338.69 r
  U8190/X (nand_x1_sg)                                   28.91    1367.60 f
  n5863 (net)                                   1         0.00    1367.60 f
  update_output_0/o_im_reg[2][12]/D (dff_sg)              0.00    1367.60 f
  data arrival time                                               1367.60

  clock clk (rise edge)                                1429.00    1429.00
  clock network delay (ideal)                             0.00    1429.00
  clock uncertainty                                     -50.00    1379.00
  update_output_0/o_im_reg[2][12]/CP (dff_sg)             0.00    1379.00 r
  library setup time                                      5.58    1384.58
  data required time                                              1384.58
  --------------------------------------------------------------------------
  data required time                                              1384.58
  data arrival time                                              -1367.60
  --------------------------------------------------------------------------
  slack (MET)                                                       16.98


  Startpoint: update_output_0/i_pointer_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: update_output_0/o_im_reg[2][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  post_sparsity      1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  update_output_0/i_pointer_reg[1]/CP (dff_sg)            0.00       0.00 r
  update_output_0/i_pointer_reg[1]/Q (dff_sg)            11.68      11.68 f
  update_output_0/N28 (net)                     1         0.00      11.68 f
  U6768/A (inv_x1_sg)                                     0.00      11.68 f
  U6768/X (inv_x1_sg)                                    16.84      28.51 r
  n5894 (net)                                   1         0.00      28.51 r
  U6769/A (inv_x2_sg)                                     0.00      28.51 r
  U6769/X (inv_x2_sg)                                    14.62      43.14 f
  n5895 (net)                                   1         0.00      43.14 f
  U12987/A (inv_x4_sg)                                    0.00      43.14 f
  U12987/X (inv_x4_sg)                                   14.25      57.39 r
  n7567 (net)                                   1         0.00      57.39 r
  U12986/A (inv_x8_sg)                                    0.00      57.39 r
  U12986/X (inv_x8_sg)                                  116.31     173.70 f
  n7566 (net)                                  17         0.00     173.70 f
  U6726/A (inv_x4_sg)                                     0.01     173.72 f
  U6726/X (inv_x4_sg)                                    39.78     213.49 r
  n7565 (net)                                   1         0.00     213.49 r
  U12985/A (inv_x8_sg)                                    0.00     213.49 r
  U12985/X (inv_x8_sg)                                   43.14     256.63 f
  n7564 (net)                                   9         0.00     256.63 f
  U2955/A (nand_x8_sg)                                    0.00     256.63 f
  U2955/X (nand_x8_sg)                                   50.99     307.62 r
  n4196 (net)                                   6         0.00     307.62 r
  U12847/A (inv_x8_sg)                                    0.00     307.63 r
  U12847/X (inv_x8_sg)                                  180.04     487.67 f
  n7392 (net)                                  23         0.00     487.67 f
  U6957/B (nand_x1_sg)                                    0.02     487.68 f
  U6957/X (nand_x1_sg)                                   65.81     553.49 r
  n1089 (net)                                   1         0.00     553.49 r
  U11230/B (nand_x2_sg)                                   0.00     553.49 r
  U11230/X (nand_x2_sg)                                  31.85     585.34 f
  n1087 (net)                                   1         0.00     585.34 f
  U2407/B (nor_x2_sg)                                     0.00     585.34 f
  U2407/X (nor_x2_sg)                                    20.82     606.16 r
  n1085 (net)                                   1         0.00     606.16 r
  U2408/A (nor_x2_sg)                                     0.00     606.16 r
  U2408/X (nor_x2_sg)                                    13.41     619.56 f
  n1084 (net)                                   1         0.00     619.56 f
  U7208/B (nor_x1_sg)                                     0.00     619.56 f
  U7208/X (nor_x1_sg)                                    23.97     643.53 r
  n1078 (net)                                   1         0.00     643.53 r
  U7414/A (nand_x1_sg)                                    0.00     643.53 r
  U7414/X (nand_x1_sg)                                   20.80     664.33 f
  n1077 (net)                                   1         0.00     664.33 f
  U7413/B (nand_x1_sg)                                    0.00     664.33 f
  U7413/X (nand_x1_sg)                                   25.77     690.10 r
  n1075 (net)                                   1         0.00     690.10 r
  U11592/A (nand_x2_sg)                                   0.00     690.10 r
  U11592/X (nand_x2_sg)                                  25.50     715.60 f
  n1074 (net)                                   1         0.00     715.60 f
  U11214/B (nor_x1_sg)                                    0.00     715.60 f
  U11214/X (nor_x1_sg)                                   20.91     736.51 r
  n1063 (net)                                   1         0.00     736.51 r
  U11212/A (nand_x4_sg)                                   0.00     736.51 r
  U11212/X (nand_x4_sg)                                  22.19     758.71 f
  n778 (net)                                    1         0.00     758.71 f
  U12817/A (inv_x8_sg)                                    0.00     758.71 f
  U12817/X (inv_x8_sg)                                  128.11     886.82 r
  n7347 (net)                                  18         0.00     886.82 r
  U10734/A (nand_x2_sg)                                   0.01     886.83 r
  U10734/X (nand_x2_sg)                                  37.19     924.02 f
  n1029 (net)                                   1         0.00     924.02 f
  U10733/B (nor_x1_sg)                                    0.00     924.02 f
  U10733/X (nor_x1_sg)                                   22.48     946.50 r
  n1028 (net)                                   1         0.00     946.50 r
  U10731/B (nand_x2_sg)                                   0.00     946.50 r
  U10731/X (nand_x2_sg)                                  28.66     975.16 f
  n847 (net)                                    1         0.00     975.16 f
  U2542/A (nor_x2_sg)                                     0.00     975.16 f
  U2542/X (nor_x2_sg)                                    18.15     993.32 r
  n846 (net)                                    1         0.00     993.32 r
  U2972/B (nand_x8_sg)                                    0.00     993.32 r
  U2972/X (nand_x8_sg)                                   13.48    1006.80 f
  n824 (net)                                    4         0.00    1006.80 f
  U1772/B (nand_x8_sg)                                    0.00    1006.80 f
  U1772/X (nand_x8_sg)                                   33.57    1040.38 r
  n3098 (net)                                   7         0.00    1040.38 r
  U6308/B (nand_x8_sg)                                    0.00    1040.38 r
  U6308/X (nand_x8_sg)                                   64.25    1104.62 f
  n3886 (net)                                  12         0.00    1104.62 f
  U12908/B (nand_x8_sg)                                   0.01    1104.63 f
  U12908/X (nand_x8_sg)                                  41.95    1146.58 r
  n7461 (net)                                   8         0.00    1146.58 r
  U12868/A (inv_x8_sg)                                    0.00    1146.59 r
  U12868/X (inv_x8_sg)                                  138.00    1284.59 f
  n7412 (net)                                  20         0.00    1284.59 f
  U8189/A (nand_x1_sg)                                    0.01    1284.60 f
  U8189/X (nand_x1_sg)                                   54.09    1338.69 r
  n5055 (net)                                   1         0.00    1338.69 r
  U8188/B (nand_x1_sg)                                    0.00    1338.69 r
  U8188/X (nand_x1_sg)                                   28.91    1367.60 f
  n5860 (net)                                   1         0.00    1367.60 f
  update_output_0/o_im_reg[2][11]/D (dff_sg)              0.00    1367.60 f
  data arrival time                                               1367.60

  clock clk (rise edge)                                1429.00    1429.00
  clock network delay (ideal)                             0.00    1429.00
  clock uncertainty                                     -50.00    1379.00
  update_output_0/o_im_reg[2][11]/CP (dff_sg)             0.00    1379.00 r
  library setup time                                      5.58    1384.58
  data required time                                              1384.58
  --------------------------------------------------------------------------
  data required time                                              1384.58
  data arrival time                                              -1367.60
  --------------------------------------------------------------------------
  slack (MET)                                                       16.98


  Startpoint: update_output_0/i_pointer_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: update_output_0/o_im_reg[2][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  post_sparsity      1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  update_output_0/i_pointer_reg[1]/CP (dff_sg)            0.00       0.00 r
  update_output_0/i_pointer_reg[1]/Q (dff_sg)            11.68      11.68 f
  update_output_0/N28 (net)                     1         0.00      11.68 f
  U6768/A (inv_x1_sg)                                     0.00      11.68 f
  U6768/X (inv_x1_sg)                                    16.84      28.51 r
  n5894 (net)                                   1         0.00      28.51 r
  U6769/A (inv_x2_sg)                                     0.00      28.51 r
  U6769/X (inv_x2_sg)                                    14.62      43.14 f
  n5895 (net)                                   1         0.00      43.14 f
  U12987/A (inv_x4_sg)                                    0.00      43.14 f
  U12987/X (inv_x4_sg)                                   14.25      57.39 r
  n7567 (net)                                   1         0.00      57.39 r
  U12986/A (inv_x8_sg)                                    0.00      57.39 r
  U12986/X (inv_x8_sg)                                  116.31     173.70 f
  n7566 (net)                                  17         0.00     173.70 f
  U6726/A (inv_x4_sg)                                     0.01     173.72 f
  U6726/X (inv_x4_sg)                                    39.78     213.49 r
  n7565 (net)                                   1         0.00     213.49 r
  U12985/A (inv_x8_sg)                                    0.00     213.49 r
  U12985/X (inv_x8_sg)                                   43.14     256.63 f
  n7564 (net)                                   9         0.00     256.63 f
  U2955/A (nand_x8_sg)                                    0.00     256.63 f
  U2955/X (nand_x8_sg)                                   50.99     307.62 r
  n4196 (net)                                   6         0.00     307.62 r
  U12847/A (inv_x8_sg)                                    0.00     307.63 r
  U12847/X (inv_x8_sg)                                  180.04     487.67 f
  n7392 (net)                                  23         0.00     487.67 f
  U6957/B (nand_x1_sg)                                    0.02     487.68 f
  U6957/X (nand_x1_sg)                                   65.81     553.49 r
  n1089 (net)                                   1         0.00     553.49 r
  U11230/B (nand_x2_sg)                                   0.00     553.49 r
  U11230/X (nand_x2_sg)                                  31.85     585.34 f
  n1087 (net)                                   1         0.00     585.34 f
  U2407/B (nor_x2_sg)                                     0.00     585.34 f
  U2407/X (nor_x2_sg)                                    20.82     606.16 r
  n1085 (net)                                   1         0.00     606.16 r
  U2408/A (nor_x2_sg)                                     0.00     606.16 r
  U2408/X (nor_x2_sg)                                    13.41     619.56 f
  n1084 (net)                                   1         0.00     619.56 f
  U7208/B (nor_x1_sg)                                     0.00     619.56 f
  U7208/X (nor_x1_sg)                                    23.97     643.53 r
  n1078 (net)                                   1         0.00     643.53 r
  U7414/A (nand_x1_sg)                                    0.00     643.53 r
  U7414/X (nand_x1_sg)                                   20.80     664.33 f
  n1077 (net)                                   1         0.00     664.33 f
  U7413/B (nand_x1_sg)                                    0.00     664.33 f
  U7413/X (nand_x1_sg)                                   25.77     690.10 r
  n1075 (net)                                   1         0.00     690.10 r
  U11592/A (nand_x2_sg)                                   0.00     690.10 r
  U11592/X (nand_x2_sg)                                  25.50     715.60 f
  n1074 (net)                                   1         0.00     715.60 f
  U11214/B (nor_x1_sg)                                    0.00     715.60 f
  U11214/X (nor_x1_sg)                                   20.91     736.51 r
  n1063 (net)                                   1         0.00     736.51 r
  U11212/A (nand_x4_sg)                                   0.00     736.51 r
  U11212/X (nand_x4_sg)                                  22.19     758.71 f
  n778 (net)                                    1         0.00     758.71 f
  U12817/A (inv_x8_sg)                                    0.00     758.71 f
  U12817/X (inv_x8_sg)                                  128.11     886.82 r
  n7347 (net)                                  18         0.00     886.82 r
  U10734/A (nand_x2_sg)                                   0.01     886.83 r
  U10734/X (nand_x2_sg)                                  37.19     924.02 f
  n1029 (net)                                   1         0.00     924.02 f
  U10733/B (nor_x1_sg)                                    0.00     924.02 f
  U10733/X (nor_x1_sg)                                   22.48     946.50 r
  n1028 (net)                                   1         0.00     946.50 r
  U10731/B (nand_x2_sg)                                   0.00     946.50 r
  U10731/X (nand_x2_sg)                                  28.66     975.16 f
  n847 (net)                                    1         0.00     975.16 f
  U2542/A (nor_x2_sg)                                     0.00     975.16 f
  U2542/X (nor_x2_sg)                                    18.15     993.32 r
  n846 (net)                                    1         0.00     993.32 r
  U2972/B (nand_x8_sg)                                    0.00     993.32 r
  U2972/X (nand_x8_sg)                                   13.48    1006.80 f
  n824 (net)                                    4         0.00    1006.80 f
  U1772/B (nand_x8_sg)                                    0.00    1006.80 f
  U1772/X (nand_x8_sg)                                   33.57    1040.38 r
  n3098 (net)                                   7         0.00    1040.38 r
  U6308/B (nand_x8_sg)                                    0.00    1040.38 r
  U6308/X (nand_x8_sg)                                   64.25    1104.62 f
  n3886 (net)                                  12         0.00    1104.62 f
  U12908/B (nand_x8_sg)                                   0.01    1104.63 f
  U12908/X (nand_x8_sg)                                  41.95    1146.58 r
  n7461 (net)                                   8         0.00    1146.58 r
  U12868/A (inv_x8_sg)                                    0.00    1146.59 r
  U12868/X (inv_x8_sg)                                  138.00    1284.59 f
  n7412 (net)                                  20         0.00    1284.59 f
  U8187/A (nand_x1_sg)                                    0.01    1284.60 f
  U8187/X (nand_x1_sg)                                   54.09    1338.69 r
  n4966 (net)                                   1         0.00    1338.69 r
  U8186/B (nand_x1_sg)                                    0.00    1338.69 r
  U8186/X (nand_x1_sg)                                   28.91    1367.60 f
  n5850 (net)                                   1         0.00    1367.60 f
  update_output_0/o_im_reg[2][10]/D (dff_sg)              0.00    1367.60 f
  data arrival time                                               1367.60

  clock clk (rise edge)                                1429.00    1429.00
  clock network delay (ideal)                             0.00    1429.00
  clock uncertainty                                     -50.00    1379.00
  update_output_0/o_im_reg[2][10]/CP (dff_sg)             0.00    1379.00 r
  library setup time                                      5.58    1384.58
  data required time                                              1384.58
  --------------------------------------------------------------------------
  data required time                                              1384.58
  data arrival time                                              -1367.60
  --------------------------------------------------------------------------
  slack (MET)                                                       16.98


  Startpoint: update_output_0/i_pointer_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: update_output_0/o_im_reg[2][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  post_sparsity      1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  update_output_0/i_pointer_reg[1]/CP (dff_sg)            0.00       0.00 r
  update_output_0/i_pointer_reg[1]/Q (dff_sg)            11.68      11.68 f
  update_output_0/N28 (net)                     1         0.00      11.68 f
  U6768/A (inv_x1_sg)                                     0.00      11.68 f
  U6768/X (inv_x1_sg)                                    16.84      28.51 r
  n5894 (net)                                   1         0.00      28.51 r
  U6769/A (inv_x2_sg)                                     0.00      28.51 r
  U6769/X (inv_x2_sg)                                    14.62      43.14 f
  n5895 (net)                                   1         0.00      43.14 f
  U12987/A (inv_x4_sg)                                    0.00      43.14 f
  U12987/X (inv_x4_sg)                                   14.25      57.39 r
  n7567 (net)                                   1         0.00      57.39 r
  U12986/A (inv_x8_sg)                                    0.00      57.39 r
  U12986/X (inv_x8_sg)                                  116.31     173.70 f
  n7566 (net)                                  17         0.00     173.70 f
  U6726/A (inv_x4_sg)                                     0.01     173.72 f
  U6726/X (inv_x4_sg)                                    39.78     213.49 r
  n7565 (net)                                   1         0.00     213.49 r
  U12985/A (inv_x8_sg)                                    0.00     213.49 r
  U12985/X (inv_x8_sg)                                   43.14     256.63 f
  n7564 (net)                                   9         0.00     256.63 f
  U2955/A (nand_x8_sg)                                    0.00     256.63 f
  U2955/X (nand_x8_sg)                                   50.99     307.62 r
  n4196 (net)                                   6         0.00     307.62 r
  U12847/A (inv_x8_sg)                                    0.00     307.63 r
  U12847/X (inv_x8_sg)                                  180.04     487.67 f
  n7392 (net)                                  23         0.00     487.67 f
  U6957/B (nand_x1_sg)                                    0.02     487.68 f
  U6957/X (nand_x1_sg)                                   65.81     553.49 r
  n1089 (net)                                   1         0.00     553.49 r
  U11230/B (nand_x2_sg)                                   0.00     553.49 r
  U11230/X (nand_x2_sg)                                  31.85     585.34 f
  n1087 (net)                                   1         0.00     585.34 f
  U2407/B (nor_x2_sg)                                     0.00     585.34 f
  U2407/X (nor_x2_sg)                                    20.82     606.16 r
  n1085 (net)                                   1         0.00     606.16 r
  U2408/A (nor_x2_sg)                                     0.00     606.16 r
  U2408/X (nor_x2_sg)                                    13.41     619.56 f
  n1084 (net)                                   1         0.00     619.56 f
  U7208/B (nor_x1_sg)                                     0.00     619.56 f
  U7208/X (nor_x1_sg)                                    23.97     643.53 r
  n1078 (net)                                   1         0.00     643.53 r
  U7414/A (nand_x1_sg)                                    0.00     643.53 r
  U7414/X (nand_x1_sg)                                   20.80     664.33 f
  n1077 (net)                                   1         0.00     664.33 f
  U7413/B (nand_x1_sg)                                    0.00     664.33 f
  U7413/X (nand_x1_sg)                                   25.77     690.10 r
  n1075 (net)                                   1         0.00     690.10 r
  U11592/A (nand_x2_sg)                                   0.00     690.10 r
  U11592/X (nand_x2_sg)                                  25.50     715.60 f
  n1074 (net)                                   1         0.00     715.60 f
  U11214/B (nor_x1_sg)                                    0.00     715.60 f
  U11214/X (nor_x1_sg)                                   20.91     736.51 r
  n1063 (net)                                   1         0.00     736.51 r
  U11212/A (nand_x4_sg)                                   0.00     736.51 r
  U11212/X (nand_x4_sg)                                  22.19     758.71 f
  n778 (net)                                    1         0.00     758.71 f
  U12817/A (inv_x8_sg)                                    0.00     758.71 f
  U12817/X (inv_x8_sg)                                  128.11     886.82 r
  n7347 (net)                                  18         0.00     886.82 r
  U10734/A (nand_x2_sg)                                   0.01     886.83 r
  U10734/X (nand_x2_sg)                                  37.19     924.02 f
  n1029 (net)                                   1         0.00     924.02 f
  U10733/B (nor_x1_sg)                                    0.00     924.02 f
  U10733/X (nor_x1_sg)                                   22.48     946.50 r
  n1028 (net)                                   1         0.00     946.50 r
  U10731/B (nand_x2_sg)                                   0.00     946.50 r
  U10731/X (nand_x2_sg)                                  28.66     975.16 f
  n847 (net)                                    1         0.00     975.16 f
  U2542/A (nor_x2_sg)                                     0.00     975.16 f
  U2542/X (nor_x2_sg)                                    18.15     993.32 r
  n846 (net)                                    1         0.00     993.32 r
  U2972/B (nand_x8_sg)                                    0.00     993.32 r
  U2972/X (nand_x8_sg)                                   13.48    1006.80 f
  n824 (net)                                    4         0.00    1006.80 f
  U1772/B (nand_x8_sg)                                    0.00    1006.80 f
  U1772/X (nand_x8_sg)                                   33.57    1040.38 r
  n3098 (net)                                   7         0.00    1040.38 r
  U6308/B (nand_x8_sg)                                    0.00    1040.38 r
  U6308/X (nand_x8_sg)                                   64.25    1104.62 f
  n3886 (net)                                  12         0.00    1104.62 f
  U12908/B (nand_x8_sg)                                   0.01    1104.63 f
  U12908/X (nand_x8_sg)                                  41.95    1146.58 r
  n7461 (net)                                   8         0.00    1146.58 r
  U12868/A (inv_x8_sg)                                    0.00    1146.59 r
  U12868/X (inv_x8_sg)                                  138.00    1284.59 f
  n7412 (net)                                  20         0.00    1284.59 f
  U8185/A (nand_x1_sg)                                    0.01    1284.60 f
  U8185/X (nand_x1_sg)                                   54.09    1338.69 r
  n4920 (net)                                   1         0.00    1338.69 r
  U8184/B (nand_x1_sg)                                    0.00    1338.69 r
  U8184/X (nand_x1_sg)                                   28.91    1367.60 f
  n5844 (net)                                   1         0.00    1367.60 f
  update_output_0/o_im_reg[2][9]/D (dff_sg)               0.00    1367.60 f
  data arrival time                                               1367.60

  clock clk (rise edge)                                1429.00    1429.00
  clock network delay (ideal)                             0.00    1429.00
  clock uncertainty                                     -50.00    1379.00
  update_output_0/o_im_reg[2][9]/CP (dff_sg)              0.00    1379.00 r
  library setup time                                      5.58    1384.58
  data required time                                              1384.58
  --------------------------------------------------------------------------
  data required time                                              1384.58
  data arrival time                                              -1367.60
  --------------------------------------------------------------------------
  slack (MET)                                                       16.98


  Startpoint: update_output_0/i_pointer_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: update_output_0/o_im_reg[2][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  post_sparsity      1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  update_output_0/i_pointer_reg[1]/CP (dff_sg)            0.00       0.00 r
  update_output_0/i_pointer_reg[1]/Q (dff_sg)            11.68      11.68 f
  update_output_0/N28 (net)                     1         0.00      11.68 f
  U6768/A (inv_x1_sg)                                     0.00      11.68 f
  U6768/X (inv_x1_sg)                                    16.84      28.51 r
  n5894 (net)                                   1         0.00      28.51 r
  U6769/A (inv_x2_sg)                                     0.00      28.51 r
  U6769/X (inv_x2_sg)                                    14.62      43.14 f
  n5895 (net)                                   1         0.00      43.14 f
  U12987/A (inv_x4_sg)                                    0.00      43.14 f
  U12987/X (inv_x4_sg)                                   14.25      57.39 r
  n7567 (net)                                   1         0.00      57.39 r
  U12986/A (inv_x8_sg)                                    0.00      57.39 r
  U12986/X (inv_x8_sg)                                  116.31     173.70 f
  n7566 (net)                                  17         0.00     173.70 f
  U6726/A (inv_x4_sg)                                     0.01     173.72 f
  U6726/X (inv_x4_sg)                                    39.78     213.49 r
  n7565 (net)                                   1         0.00     213.49 r
  U12985/A (inv_x8_sg)                                    0.00     213.49 r
  U12985/X (inv_x8_sg)                                   43.14     256.63 f
  n7564 (net)                                   9         0.00     256.63 f
  U2955/A (nand_x8_sg)                                    0.00     256.63 f
  U2955/X (nand_x8_sg)                                   50.99     307.62 r
  n4196 (net)                                   6         0.00     307.62 r
  U12847/A (inv_x8_sg)                                    0.00     307.63 r
  U12847/X (inv_x8_sg)                                  180.04     487.67 f
  n7392 (net)                                  23         0.00     487.67 f
  U6957/B (nand_x1_sg)                                    0.02     487.68 f
  U6957/X (nand_x1_sg)                                   65.81     553.49 r
  n1089 (net)                                   1         0.00     553.49 r
  U11230/B (nand_x2_sg)                                   0.00     553.49 r
  U11230/X (nand_x2_sg)                                  31.85     585.34 f
  n1087 (net)                                   1         0.00     585.34 f
  U2407/B (nor_x2_sg)                                     0.00     585.34 f
  U2407/X (nor_x2_sg)                                    20.82     606.16 r
  n1085 (net)                                   1         0.00     606.16 r
  U2408/A (nor_x2_sg)                                     0.00     606.16 r
  U2408/X (nor_x2_sg)                                    13.41     619.56 f
  n1084 (net)                                   1         0.00     619.56 f
  U7208/B (nor_x1_sg)                                     0.00     619.56 f
  U7208/X (nor_x1_sg)                                    23.97     643.53 r
  n1078 (net)                                   1         0.00     643.53 r
  U7414/A (nand_x1_sg)                                    0.00     643.53 r
  U7414/X (nand_x1_sg)                                   20.80     664.33 f
  n1077 (net)                                   1         0.00     664.33 f
  U7413/B (nand_x1_sg)                                    0.00     664.33 f
  U7413/X (nand_x1_sg)                                   25.77     690.10 r
  n1075 (net)                                   1         0.00     690.10 r
  U11592/A (nand_x2_sg)                                   0.00     690.10 r
  U11592/X (nand_x2_sg)                                  25.50     715.60 f
  n1074 (net)                                   1         0.00     715.60 f
  U11214/B (nor_x1_sg)                                    0.00     715.60 f
  U11214/X (nor_x1_sg)                                   20.91     736.51 r
  n1063 (net)                                   1         0.00     736.51 r
  U11212/A (nand_x4_sg)                                   0.00     736.51 r
  U11212/X (nand_x4_sg)                                  22.19     758.71 f
  n778 (net)                                    1         0.00     758.71 f
  U12817/A (inv_x8_sg)                                    0.00     758.71 f
  U12817/X (inv_x8_sg)                                  128.11     886.82 r
  n7347 (net)                                  18         0.00     886.82 r
  U10734/A (nand_x2_sg)                                   0.01     886.83 r
  U10734/X (nand_x2_sg)                                  37.19     924.02 f
  n1029 (net)                                   1         0.00     924.02 f
  U10733/B (nor_x1_sg)                                    0.00     924.02 f
  U10733/X (nor_x1_sg)                                   22.48     946.50 r
  n1028 (net)                                   1         0.00     946.50 r
  U10731/B (nand_x2_sg)                                   0.00     946.50 r
  U10731/X (nand_x2_sg)                                  28.66     975.16 f
  n847 (net)                                    1         0.00     975.16 f
  U2542/A (nor_x2_sg)                                     0.00     975.16 f
  U2542/X (nor_x2_sg)                                    18.15     993.32 r
  n846 (net)                                    1         0.00     993.32 r
  U2972/B (nand_x8_sg)                                    0.00     993.32 r
  U2972/X (nand_x8_sg)                                   13.48    1006.80 f
  n824 (net)                                    4         0.00    1006.80 f
  U1772/B (nand_x8_sg)                                    0.00    1006.80 f
  U1772/X (nand_x8_sg)                                   33.57    1040.38 r
  n3098 (net)                                   7         0.00    1040.38 r
  U6308/B (nand_x8_sg)                                    0.00    1040.38 r
  U6308/X (nand_x8_sg)                                   64.25    1104.62 f
  n3886 (net)                                  12         0.00    1104.62 f
  U12908/B (nand_x8_sg)                                   0.01    1104.63 f
  U12908/X (nand_x8_sg)                                  41.95    1146.58 r
  n7461 (net)                                   8         0.00    1146.58 r
  U12868/A (inv_x8_sg)                                    0.00    1146.59 r
  U12868/X (inv_x8_sg)                                  138.00    1284.59 f
  n7412 (net)                                  20         0.00    1284.59 f
  U8183/A (nand_x1_sg)                                    0.01    1284.60 f
  U8183/X (nand_x1_sg)                                   54.09    1338.69 r
  n4582 (net)                                   1         0.00    1338.69 r
  U8182/B (nand_x1_sg)                                    0.00    1338.69 r
  U8182/X (nand_x1_sg)                                   28.91    1367.60 f
  n5811 (net)                                   1         0.00    1367.60 f
  update_output_0/o_im_reg[2][8]/D (dff_sg)               0.00    1367.60 f
  data arrival time                                               1367.60

  clock clk (rise edge)                                1429.00    1429.00
  clock network delay (ideal)                             0.00    1429.00
  clock uncertainty                                     -50.00    1379.00
  update_output_0/o_im_reg[2][8]/CP (dff_sg)              0.00    1379.00 r
  library setup time                                      5.58    1384.58
  data required time                                              1384.58
  --------------------------------------------------------------------------
  data required time                                              1384.58
  data arrival time                                              -1367.60
  --------------------------------------------------------------------------
  slack (MET)                                                       16.98


  Startpoint: update_output_0/i_pointer_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: update_output_0/o_im_reg[2][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  post_sparsity      1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  update_output_0/i_pointer_reg[1]/CP (dff_sg)            0.00       0.00 r
  update_output_0/i_pointer_reg[1]/Q (dff_sg)            11.68      11.68 f
  update_output_0/N28 (net)                     1         0.00      11.68 f
  U6768/A (inv_x1_sg)                                     0.00      11.68 f
  U6768/X (inv_x1_sg)                                    16.84      28.51 r
  n5894 (net)                                   1         0.00      28.51 r
  U6769/A (inv_x2_sg)                                     0.00      28.51 r
  U6769/X (inv_x2_sg)                                    14.62      43.14 f
  n5895 (net)                                   1         0.00      43.14 f
  U12987/A (inv_x4_sg)                                    0.00      43.14 f
  U12987/X (inv_x4_sg)                                   14.25      57.39 r
  n7567 (net)                                   1         0.00      57.39 r
  U12986/A (inv_x8_sg)                                    0.00      57.39 r
  U12986/X (inv_x8_sg)                                  116.31     173.70 f
  n7566 (net)                                  17         0.00     173.70 f
  U6726/A (inv_x4_sg)                                     0.01     173.72 f
  U6726/X (inv_x4_sg)                                    39.78     213.49 r
  n7565 (net)                                   1         0.00     213.49 r
  U12985/A (inv_x8_sg)                                    0.00     213.49 r
  U12985/X (inv_x8_sg)                                   43.14     256.63 f
  n7564 (net)                                   9         0.00     256.63 f
  U2955/A (nand_x8_sg)                                    0.00     256.63 f
  U2955/X (nand_x8_sg)                                   50.99     307.62 r
  n4196 (net)                                   6         0.00     307.62 r
  U12847/A (inv_x8_sg)                                    0.00     307.63 r
  U12847/X (inv_x8_sg)                                  180.04     487.67 f
  n7392 (net)                                  23         0.00     487.67 f
  U6957/B (nand_x1_sg)                                    0.02     487.68 f
  U6957/X (nand_x1_sg)                                   65.81     553.49 r
  n1089 (net)                                   1         0.00     553.49 r
  U11230/B (nand_x2_sg)                                   0.00     553.49 r
  U11230/X (nand_x2_sg)                                  31.85     585.34 f
  n1087 (net)                                   1         0.00     585.34 f
  U2407/B (nor_x2_sg)                                     0.00     585.34 f
  U2407/X (nor_x2_sg)                                    20.82     606.16 r
  n1085 (net)                                   1         0.00     606.16 r
  U2408/A (nor_x2_sg)                                     0.00     606.16 r
  U2408/X (nor_x2_sg)                                    13.41     619.56 f
  n1084 (net)                                   1         0.00     619.56 f
  U7208/B (nor_x1_sg)                                     0.00     619.56 f
  U7208/X (nor_x1_sg)                                    23.97     643.53 r
  n1078 (net)                                   1         0.00     643.53 r
  U7414/A (nand_x1_sg)                                    0.00     643.53 r
  U7414/X (nand_x1_sg)                                   20.80     664.33 f
  n1077 (net)                                   1         0.00     664.33 f
  U7413/B (nand_x1_sg)                                    0.00     664.33 f
  U7413/X (nand_x1_sg)                                   25.77     690.10 r
  n1075 (net)                                   1         0.00     690.10 r
  U11592/A (nand_x2_sg)                                   0.00     690.10 r
  U11592/X (nand_x2_sg)                                  25.50     715.60 f
  n1074 (net)                                   1         0.00     715.60 f
  U11214/B (nor_x1_sg)                                    0.00     715.60 f
  U11214/X (nor_x1_sg)                                   20.91     736.51 r
  n1063 (net)                                   1         0.00     736.51 r
  U11212/A (nand_x4_sg)                                   0.00     736.51 r
  U11212/X (nand_x4_sg)                                  22.19     758.71 f
  n778 (net)                                    1         0.00     758.71 f
  U12817/A (inv_x8_sg)                                    0.00     758.71 f
  U12817/X (inv_x8_sg)                                  128.11     886.82 r
  n7347 (net)                                  18         0.00     886.82 r
  U10734/A (nand_x2_sg)                                   0.01     886.83 r
  U10734/X (nand_x2_sg)                                  37.19     924.02 f
  n1029 (net)                                   1         0.00     924.02 f
  U10733/B (nor_x1_sg)                                    0.00     924.02 f
  U10733/X (nor_x1_sg)                                   22.48     946.50 r
  n1028 (net)                                   1         0.00     946.50 r
  U10731/B (nand_x2_sg)                                   0.00     946.50 r
  U10731/X (nand_x2_sg)                                  28.66     975.16 f
  n847 (net)                                    1         0.00     975.16 f
  U2542/A (nor_x2_sg)                                     0.00     975.16 f
  U2542/X (nor_x2_sg)                                    18.15     993.32 r
  n846 (net)                                    1         0.00     993.32 r
  U2972/B (nand_x8_sg)                                    0.00     993.32 r
  U2972/X (nand_x8_sg)                                   13.48    1006.80 f
  n824 (net)                                    4         0.00    1006.80 f
  U1772/B (nand_x8_sg)                                    0.00    1006.80 f
  U1772/X (nand_x8_sg)                                   33.57    1040.38 r
  n3098 (net)                                   7         0.00    1040.38 r
  U6308/B (nand_x8_sg)                                    0.00    1040.38 r
  U6308/X (nand_x8_sg)                                   64.25    1104.62 f
  n3886 (net)                                  12         0.00    1104.62 f
  U12908/B (nand_x8_sg)                                   0.01    1104.63 f
  U12908/X (nand_x8_sg)                                  41.95    1146.58 r
  n7461 (net)                                   8         0.00    1146.58 r
  U12868/A (inv_x8_sg)                                    0.00    1146.59 r
  U12868/X (inv_x8_sg)                                  138.00    1284.59 f
  n7412 (net)                                  20         0.00    1284.59 f
  U8181/A (nand_x1_sg)                                    0.01    1284.60 f
  U8181/X (nand_x1_sg)                                   54.09    1338.69 r
  n4628 (net)                                   1         0.00    1338.69 r
  U8180/B (nand_x1_sg)                                    0.00    1338.69 r
  U8180/X (nand_x1_sg)                                   28.91    1367.60 f
  n5817 (net)                                   1         0.00    1367.60 f
  update_output_0/o_im_reg[2][7]/D (dff_sg)               0.00    1367.60 f
  data arrival time                                               1367.60

  clock clk (rise edge)                                1429.00    1429.00
  clock network delay (ideal)                             0.00    1429.00
  clock uncertainty                                     -50.00    1379.00
  update_output_0/o_im_reg[2][7]/CP (dff_sg)              0.00    1379.00 r
  library setup time                                      5.58    1384.58
  data required time                                              1384.58
  --------------------------------------------------------------------------
  data required time                                              1384.58
  data arrival time                                              -1367.60
  --------------------------------------------------------------------------
  slack (MET)                                                       16.98


  Startpoint: update_output_0/i_pointer_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: update_output_0/o_im_reg[2][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  post_sparsity      1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  update_output_0/i_pointer_reg[1]/CP (dff_sg)            0.00       0.00 r
  update_output_0/i_pointer_reg[1]/Q (dff_sg)            11.68      11.68 f
  update_output_0/N28 (net)                     1         0.00      11.68 f
  U6768/A (inv_x1_sg)                                     0.00      11.68 f
  U6768/X (inv_x1_sg)                                    16.84      28.51 r
  n5894 (net)                                   1         0.00      28.51 r
  U6769/A (inv_x2_sg)                                     0.00      28.51 r
  U6769/X (inv_x2_sg)                                    14.62      43.14 f
  n5895 (net)                                   1         0.00      43.14 f
  U12987/A (inv_x4_sg)                                    0.00      43.14 f
  U12987/X (inv_x4_sg)                                   14.25      57.39 r
  n7567 (net)                                   1         0.00      57.39 r
  U12986/A (inv_x8_sg)                                    0.00      57.39 r
  U12986/X (inv_x8_sg)                                  116.31     173.70 f
  n7566 (net)                                  17         0.00     173.70 f
  U6726/A (inv_x4_sg)                                     0.01     173.72 f
  U6726/X (inv_x4_sg)                                    39.78     213.49 r
  n7565 (net)                                   1         0.00     213.49 r
  U12985/A (inv_x8_sg)                                    0.00     213.49 r
  U12985/X (inv_x8_sg)                                   43.14     256.63 f
  n7564 (net)                                   9         0.00     256.63 f
  U2955/A (nand_x8_sg)                                    0.00     256.63 f
  U2955/X (nand_x8_sg)                                   50.99     307.62 r
  n4196 (net)                                   6         0.00     307.62 r
  U12847/A (inv_x8_sg)                                    0.00     307.63 r
  U12847/X (inv_x8_sg)                                  180.04     487.67 f
  n7392 (net)                                  23         0.00     487.67 f
  U6957/B (nand_x1_sg)                                    0.02     487.68 f
  U6957/X (nand_x1_sg)                                   65.81     553.49 r
  n1089 (net)                                   1         0.00     553.49 r
  U11230/B (nand_x2_sg)                                   0.00     553.49 r
  U11230/X (nand_x2_sg)                                  31.85     585.34 f
  n1087 (net)                                   1         0.00     585.34 f
  U2407/B (nor_x2_sg)                                     0.00     585.34 f
  U2407/X (nor_x2_sg)                                    20.82     606.16 r
  n1085 (net)                                   1         0.00     606.16 r
  U2408/A (nor_x2_sg)                                     0.00     606.16 r
  U2408/X (nor_x2_sg)                                    13.41     619.56 f
  n1084 (net)                                   1         0.00     619.56 f
  U7208/B (nor_x1_sg)                                     0.00     619.56 f
  U7208/X (nor_x1_sg)                                    23.97     643.53 r
  n1078 (net)                                   1         0.00     643.53 r
  U7414/A (nand_x1_sg)                                    0.00     643.53 r
  U7414/X (nand_x1_sg)                                   20.80     664.33 f
  n1077 (net)                                   1         0.00     664.33 f
  U7413/B (nand_x1_sg)                                    0.00     664.33 f
  U7413/X (nand_x1_sg)                                   25.77     690.10 r
  n1075 (net)                                   1         0.00     690.10 r
  U11592/A (nand_x2_sg)                                   0.00     690.10 r
  U11592/X (nand_x2_sg)                                  25.50     715.60 f
  n1074 (net)                                   1         0.00     715.60 f
  U11214/B (nor_x1_sg)                                    0.00     715.60 f
  U11214/X (nor_x1_sg)                                   20.91     736.51 r
  n1063 (net)                                   1         0.00     736.51 r
  U11212/A (nand_x4_sg)                                   0.00     736.51 r
  U11212/X (nand_x4_sg)                                  22.19     758.71 f
  n778 (net)                                    1         0.00     758.71 f
  U12817/A (inv_x8_sg)                                    0.00     758.71 f
  U12817/X (inv_x8_sg)                                  128.11     886.82 r
  n7347 (net)                                  18         0.00     886.82 r
  U10734/A (nand_x2_sg)                                   0.01     886.83 r
  U10734/X (nand_x2_sg)                                  37.19     924.02 f
  n1029 (net)                                   1         0.00     924.02 f
  U10733/B (nor_x1_sg)                                    0.00     924.02 f
  U10733/X (nor_x1_sg)                                   22.48     946.50 r
  n1028 (net)                                   1         0.00     946.50 r
  U10731/B (nand_x2_sg)                                   0.00     946.50 r
  U10731/X (nand_x2_sg)                                  28.66     975.16 f
  n847 (net)                                    1         0.00     975.16 f
  U2542/A (nor_x2_sg)                                     0.00     975.16 f
  U2542/X (nor_x2_sg)                                    18.15     993.32 r
  n846 (net)                                    1         0.00     993.32 r
  U2972/B (nand_x8_sg)                                    0.00     993.32 r
  U2972/X (nand_x8_sg)                                   13.48    1006.80 f
  n824 (net)                                    4         0.00    1006.80 f
  U1772/B (nand_x8_sg)                                    0.00    1006.80 f
  U1772/X (nand_x8_sg)                                   33.57    1040.38 r
  n3098 (net)                                   7         0.00    1040.38 r
  U6308/B (nand_x8_sg)                                    0.00    1040.38 r
  U6308/X (nand_x8_sg)                                   64.25    1104.62 f
  n3886 (net)                                  12         0.00    1104.62 f
  U12908/B (nand_x8_sg)                                   0.01    1104.63 f
  U12908/X (nand_x8_sg)                                  41.95    1146.58 r
  n7461 (net)                                   8         0.00    1146.58 r
  U12868/A (inv_x8_sg)                                    0.00    1146.59 r
  U12868/X (inv_x8_sg)                                  138.00    1284.59 f
  n7412 (net)                                  20         0.00    1284.59 f
  U8179/A (nand_x1_sg)                                    0.01    1284.60 f
  U8179/X (nand_x1_sg)                                   54.09    1338.69 r
  n4710 (net)                                   1         0.00    1338.69 r
  U8178/B (nand_x1_sg)                                    0.00    1338.69 r
  U8178/X (nand_x1_sg)                                   28.91    1367.60 f
  n5824 (net)                                   1         0.00    1367.60 f
  update_output_0/o_im_reg[2][6]/D (dff_sg)               0.00    1367.60 f
  data arrival time                                               1367.60

  clock clk (rise edge)                                1429.00    1429.00
  clock network delay (ideal)                             0.00    1429.00
  clock uncertainty                                     -50.00    1379.00
  update_output_0/o_im_reg[2][6]/CP (dff_sg)              0.00    1379.00 r
  library setup time                                      5.58    1384.58
  data required time                                              1384.58
  --------------------------------------------------------------------------
  data required time                                              1384.58
  data arrival time                                              -1367.60
  --------------------------------------------------------------------------
  slack (MET)                                                       16.98


  Startpoint: update_output_0/i_pointer_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: update_output_0/o_im_reg[2][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  post_sparsity      1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  update_output_0/i_pointer_reg[1]/CP (dff_sg)            0.00       0.00 r
  update_output_0/i_pointer_reg[1]/Q (dff_sg)            11.68      11.68 f
  update_output_0/N28 (net)                     1         0.00      11.68 f
  U6768/A (inv_x1_sg)                                     0.00      11.68 f
  U6768/X (inv_x1_sg)                                    16.84      28.51 r
  n5894 (net)                                   1         0.00      28.51 r
  U6769/A (inv_x2_sg)                                     0.00      28.51 r
  U6769/X (inv_x2_sg)                                    14.62      43.14 f
  n5895 (net)                                   1         0.00      43.14 f
  U12987/A (inv_x4_sg)                                    0.00      43.14 f
  U12987/X (inv_x4_sg)                                   14.25      57.39 r
  n7567 (net)                                   1         0.00      57.39 r
  U12986/A (inv_x8_sg)                                    0.00      57.39 r
  U12986/X (inv_x8_sg)                                  116.31     173.70 f
  n7566 (net)                                  17         0.00     173.70 f
  U6726/A (inv_x4_sg)                                     0.01     173.72 f
  U6726/X (inv_x4_sg)                                    39.78     213.49 r
  n7565 (net)                                   1         0.00     213.49 r
  U12985/A (inv_x8_sg)                                    0.00     213.49 r
  U12985/X (inv_x8_sg)                                   43.14     256.63 f
  n7564 (net)                                   9         0.00     256.63 f
  U2955/A (nand_x8_sg)                                    0.00     256.63 f
  U2955/X (nand_x8_sg)                                   50.99     307.62 r
  n4196 (net)                                   6         0.00     307.62 r
  U12847/A (inv_x8_sg)                                    0.00     307.63 r
  U12847/X (inv_x8_sg)                                  180.04     487.67 f
  n7392 (net)                                  23         0.00     487.67 f
  U6957/B (nand_x1_sg)                                    0.02     487.68 f
  U6957/X (nand_x1_sg)                                   65.81     553.49 r
  n1089 (net)                                   1         0.00     553.49 r
  U11230/B (nand_x2_sg)                                   0.00     553.49 r
  U11230/X (nand_x2_sg)                                  31.85     585.34 f
  n1087 (net)                                   1         0.00     585.34 f
  U2407/B (nor_x2_sg)                                     0.00     585.34 f
  U2407/X (nor_x2_sg)                                    20.82     606.16 r
  n1085 (net)                                   1         0.00     606.16 r
  U2408/A (nor_x2_sg)                                     0.00     606.16 r
  U2408/X (nor_x2_sg)                                    13.41     619.56 f
  n1084 (net)                                   1         0.00     619.56 f
  U7208/B (nor_x1_sg)                                     0.00     619.56 f
  U7208/X (nor_x1_sg)                                    23.97     643.53 r
  n1078 (net)                                   1         0.00     643.53 r
  U7414/A (nand_x1_sg)                                    0.00     643.53 r
  U7414/X (nand_x1_sg)                                   20.80     664.33 f
  n1077 (net)                                   1         0.00     664.33 f
  U7413/B (nand_x1_sg)                                    0.00     664.33 f
  U7413/X (nand_x1_sg)                                   25.77     690.10 r
  n1075 (net)                                   1         0.00     690.10 r
  U11592/A (nand_x2_sg)                                   0.00     690.10 r
  U11592/X (nand_x2_sg)                                  25.50     715.60 f
  n1074 (net)                                   1         0.00     715.60 f
  U11214/B (nor_x1_sg)                                    0.00     715.60 f
  U11214/X (nor_x1_sg)                                   20.91     736.51 r
  n1063 (net)                                   1         0.00     736.51 r
  U11212/A (nand_x4_sg)                                   0.00     736.51 r
  U11212/X (nand_x4_sg)                                  22.19     758.71 f
  n778 (net)                                    1         0.00     758.71 f
  U12817/A (inv_x8_sg)                                    0.00     758.71 f
  U12817/X (inv_x8_sg)                                  128.11     886.82 r
  n7347 (net)                                  18         0.00     886.82 r
  U10734/A (nand_x2_sg)                                   0.01     886.83 r
  U10734/X (nand_x2_sg)                                  37.19     924.02 f
  n1029 (net)                                   1         0.00     924.02 f
  U10733/B (nor_x1_sg)                                    0.00     924.02 f
  U10733/X (nor_x1_sg)                                   22.48     946.50 r
  n1028 (net)                                   1         0.00     946.50 r
  U10731/B (nand_x2_sg)                                   0.00     946.50 r
  U10731/X (nand_x2_sg)                                  28.66     975.16 f
  n847 (net)                                    1         0.00     975.16 f
  U2542/A (nor_x2_sg)                                     0.00     975.16 f
  U2542/X (nor_x2_sg)                                    18.15     993.32 r
  n846 (net)                                    1         0.00     993.32 r
  U2972/B (nand_x8_sg)                                    0.00     993.32 r
  U2972/X (nand_x8_sg)                                   13.48    1006.80 f
  n824 (net)                                    4         0.00    1006.80 f
  U1772/B (nand_x8_sg)                                    0.00    1006.80 f
  U1772/X (nand_x8_sg)                                   33.57    1040.38 r
  n3098 (net)                                   7         0.00    1040.38 r
  U6308/B (nand_x8_sg)                                    0.00    1040.38 r
  U6308/X (nand_x8_sg)                                   64.25    1104.62 f
  n3886 (net)                                  12         0.00    1104.62 f
  U12908/B (nand_x8_sg)                                   0.01    1104.63 f
  U12908/X (nand_x8_sg)                                  41.95    1146.58 r
  n7461 (net)                                   8         0.00    1146.58 r
  U12868/A (inv_x8_sg)                                    0.00    1146.59 r
  U12868/X (inv_x8_sg)                                  138.00    1284.59 f
  n7412 (net)                                  20         0.00    1284.59 f
  U8177/A (nand_x1_sg)                                    0.01    1284.60 f
  U8177/X (nand_x1_sg)                                   54.09    1338.69 r
  n4668 (net)                                   1         0.00    1338.69 r
  U8176/B (nand_x1_sg)                                    0.00    1338.69 r
  U8176/X (nand_x1_sg)                                   28.91    1367.60 f
  n5820 (net)                                   1         0.00    1367.60 f
  update_output_0/o_im_reg[2][5]/D (dff_sg)               0.00    1367.60 f
  data arrival time                                               1367.60

  clock clk (rise edge)                                1429.00    1429.00
  clock network delay (ideal)                             0.00    1429.00
  clock uncertainty                                     -50.00    1379.00
  update_output_0/o_im_reg[2][5]/CP (dff_sg)              0.00    1379.00 r
  library setup time                                      5.58    1384.58
  data required time                                              1384.58
  --------------------------------------------------------------------------
  data required time                                              1384.58
  data arrival time                                              -1367.60
  --------------------------------------------------------------------------
  slack (MET)                                                       16.98


  Startpoint: update_output_0/i_pointer_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: update_output_0/o_im_reg[2][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  post_sparsity      1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  update_output_0/i_pointer_reg[1]/CP (dff_sg)            0.00       0.00 r
  update_output_0/i_pointer_reg[1]/Q (dff_sg)            11.68      11.68 f
  update_output_0/N28 (net)                     1         0.00      11.68 f
  U6768/A (inv_x1_sg)                                     0.00      11.68 f
  U6768/X (inv_x1_sg)                                    16.84      28.51 r
  n5894 (net)                                   1         0.00      28.51 r
  U6769/A (inv_x2_sg)                                     0.00      28.51 r
  U6769/X (inv_x2_sg)                                    14.62      43.14 f
  n5895 (net)                                   1         0.00      43.14 f
  U12987/A (inv_x4_sg)                                    0.00      43.14 f
  U12987/X (inv_x4_sg)                                   14.25      57.39 r
  n7567 (net)                                   1         0.00      57.39 r
  U12986/A (inv_x8_sg)                                    0.00      57.39 r
  U12986/X (inv_x8_sg)                                  116.31     173.70 f
  n7566 (net)                                  17         0.00     173.70 f
  U6726/A (inv_x4_sg)                                     0.01     173.72 f
  U6726/X (inv_x4_sg)                                    39.78     213.49 r
  n7565 (net)                                   1         0.00     213.49 r
  U12985/A (inv_x8_sg)                                    0.00     213.49 r
  U12985/X (inv_x8_sg)                                   43.14     256.63 f
  n7564 (net)                                   9         0.00     256.63 f
  U2955/A (nand_x8_sg)                                    0.00     256.63 f
  U2955/X (nand_x8_sg)                                   50.99     307.62 r
  n4196 (net)                                   6         0.00     307.62 r
  U12847/A (inv_x8_sg)                                    0.00     307.63 r
  U12847/X (inv_x8_sg)                                  180.04     487.67 f
  n7392 (net)                                  23         0.00     487.67 f
  U6957/B (nand_x1_sg)                                    0.02     487.68 f
  U6957/X (nand_x1_sg)                                   65.81     553.49 r
  n1089 (net)                                   1         0.00     553.49 r
  U11230/B (nand_x2_sg)                                   0.00     553.49 r
  U11230/X (nand_x2_sg)                                  31.85     585.34 f
  n1087 (net)                                   1         0.00     585.34 f
  U2407/B (nor_x2_sg)                                     0.00     585.34 f
  U2407/X (nor_x2_sg)                                    20.82     606.16 r
  n1085 (net)                                   1         0.00     606.16 r
  U2408/A (nor_x2_sg)                                     0.00     606.16 r
  U2408/X (nor_x2_sg)                                    13.41     619.56 f
  n1084 (net)                                   1         0.00     619.56 f
  U7208/B (nor_x1_sg)                                     0.00     619.56 f
  U7208/X (nor_x1_sg)                                    23.97     643.53 r
  n1078 (net)                                   1         0.00     643.53 r
  U7414/A (nand_x1_sg)                                    0.00     643.53 r
  U7414/X (nand_x1_sg)                                   20.80     664.33 f
  n1077 (net)                                   1         0.00     664.33 f
  U7413/B (nand_x1_sg)                                    0.00     664.33 f
  U7413/X (nand_x1_sg)                                   25.77     690.10 r
  n1075 (net)                                   1         0.00     690.10 r
  U11592/A (nand_x2_sg)                                   0.00     690.10 r
  U11592/X (nand_x2_sg)                                  25.50     715.60 f
  n1074 (net)                                   1         0.00     715.60 f
  U11214/B (nor_x1_sg)                                    0.00     715.60 f
  U11214/X (nor_x1_sg)                                   20.91     736.51 r
  n1063 (net)                                   1         0.00     736.51 r
  U11212/A (nand_x4_sg)                                   0.00     736.51 r
  U11212/X (nand_x4_sg)                                  22.19     758.71 f
  n778 (net)                                    1         0.00     758.71 f
  U12817/A (inv_x8_sg)                                    0.00     758.71 f
  U12817/X (inv_x8_sg)                                  128.11     886.82 r
  n7347 (net)                                  18         0.00     886.82 r
  U10734/A (nand_x2_sg)                                   0.01     886.83 r
  U10734/X (nand_x2_sg)                                  37.19     924.02 f
  n1029 (net)                                   1         0.00     924.02 f
  U10733/B (nor_x1_sg)                                    0.00     924.02 f
  U10733/X (nor_x1_sg)                                   22.48     946.50 r
  n1028 (net)                                   1         0.00     946.50 r
  U10731/B (nand_x2_sg)                                   0.00     946.50 r
  U10731/X (nand_x2_sg)                                  28.66     975.16 f
  n847 (net)                                    1         0.00     975.16 f
  U2542/A (nor_x2_sg)                                     0.00     975.16 f
  U2542/X (nor_x2_sg)                                    18.15     993.32 r
  n846 (net)                                    1         0.00     993.32 r
  U2972/B (nand_x8_sg)                                    0.00     993.32 r
  U2972/X (nand_x8_sg)                                   13.48    1006.80 f
  n824 (net)                                    4         0.00    1006.80 f
  U1772/B (nand_x8_sg)                                    0.00    1006.80 f
  U1772/X (nand_x8_sg)                                   33.57    1040.38 r
  n3098 (net)                                   7         0.00    1040.38 r
  U6308/B (nand_x8_sg)                                    0.00    1040.38 r
  U6308/X (nand_x8_sg)                                   64.25    1104.62 f
  n3886 (net)                                  12         0.00    1104.62 f
  U12908/B (nand_x8_sg)                                   0.01    1104.63 f
  U12908/X (nand_x8_sg)                                  41.95    1146.58 r
  n7461 (net)                                   8         0.00    1146.58 r
  U12868/A (inv_x8_sg)                                    0.00    1146.59 r
  U12868/X (inv_x8_sg)                                  138.00    1284.59 f
  n7412 (net)                                  20         0.00    1284.59 f
  U8175/A (nand_x1_sg)                                    0.01    1284.60 f
  U8175/X (nand_x1_sg)                                   54.09    1338.69 r
  n4460 (net)                                   1         0.00    1338.69 r
  U8174/B (nand_x1_sg)                                    0.00    1338.69 r
  U8174/X (nand_x1_sg)                                   28.91    1367.60 f
  n5801 (net)                                   1         0.00    1367.60 f
  update_output_0/o_im_reg[2][4]/D (dff_sg)               0.00    1367.60 f
  data arrival time                                               1367.60

  clock clk (rise edge)                                1429.00    1429.00
  clock network delay (ideal)                             0.00    1429.00
  clock uncertainty                                     -50.00    1379.00
  update_output_0/o_im_reg[2][4]/CP (dff_sg)              0.00    1379.00 r
  library setup time                                      5.58    1384.58
  data required time                                              1384.58
  --------------------------------------------------------------------------
  data required time                                              1384.58
  data arrival time                                              -1367.60
  --------------------------------------------------------------------------
  slack (MET)                                                       16.98


  Startpoint: update_output_0/i_pointer_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: update_output_0/o_im_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  post_sparsity      1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  update_output_0/i_pointer_reg[1]/CP (dff_sg)            0.00       0.00 r
  update_output_0/i_pointer_reg[1]/Q (dff_sg)            11.68      11.68 f
  update_output_0/N28 (net)                     1         0.00      11.68 f
  U6768/A (inv_x1_sg)                                     0.00      11.68 f
  U6768/X (inv_x1_sg)                                    16.84      28.51 r
  n5894 (net)                                   1         0.00      28.51 r
  U6769/A (inv_x2_sg)                                     0.00      28.51 r
  U6769/X (inv_x2_sg)                                    14.62      43.14 f
  n5895 (net)                                   1         0.00      43.14 f
  U12987/A (inv_x4_sg)                                    0.00      43.14 f
  U12987/X (inv_x4_sg)                                   14.25      57.39 r
  n7567 (net)                                   1         0.00      57.39 r
  U12986/A (inv_x8_sg)                                    0.00      57.39 r
  U12986/X (inv_x8_sg)                                  116.31     173.70 f
  n7566 (net)                                  17         0.00     173.70 f
  U6726/A (inv_x4_sg)                                     0.01     173.72 f
  U6726/X (inv_x4_sg)                                    39.78     213.49 r
  n7565 (net)                                   1         0.00     213.49 r
  U12985/A (inv_x8_sg)                                    0.00     213.49 r
  U12985/X (inv_x8_sg)                                   43.14     256.63 f
  n7564 (net)                                   9         0.00     256.63 f
  U2955/A (nand_x8_sg)                                    0.00     256.63 f
  U2955/X (nand_x8_sg)                                   50.99     307.62 r
  n4196 (net)                                   6         0.00     307.62 r
  U12847/A (inv_x8_sg)                                    0.00     307.63 r
  U12847/X (inv_x8_sg)                                  180.04     487.67 f
  n7392 (net)                                  23         0.00     487.67 f
  U6957/B (nand_x1_sg)                                    0.02     487.68 f
  U6957/X (nand_x1_sg)                                   65.81     553.49 r
  n1089 (net)                                   1         0.00     553.49 r
  U11230/B (nand_x2_sg)                                   0.00     553.49 r
  U11230/X (nand_x2_sg)                                  31.85     585.34 f
  n1087 (net)                                   1         0.00     585.34 f
  U2407/B (nor_x2_sg)                                     0.00     585.34 f
  U2407/X (nor_x2_sg)                                    20.82     606.16 r
  n1085 (net)                                   1         0.00     606.16 r
  U2408/A (nor_x2_sg)                                     0.00     606.16 r
  U2408/X (nor_x2_sg)                                    13.41     619.56 f
  n1084 (net)                                   1         0.00     619.56 f
  U7208/B (nor_x1_sg)                                     0.00     619.56 f
  U7208/X (nor_x1_sg)                                    23.97     643.53 r
  n1078 (net)                                   1         0.00     643.53 r
  U7414/A (nand_x1_sg)                                    0.00     643.53 r
  U7414/X (nand_x1_sg)                                   20.80     664.33 f
  n1077 (net)                                   1         0.00     664.33 f
  U7413/B (nand_x1_sg)                                    0.00     664.33 f
  U7413/X (nand_x1_sg)                                   25.77     690.10 r
  n1075 (net)                                   1         0.00     690.10 r
  U11592/A (nand_x2_sg)                                   0.00     690.10 r
  U11592/X (nand_x2_sg)                                  25.50     715.60 f
  n1074 (net)                                   1         0.00     715.60 f
  U11214/B (nor_x1_sg)                                    0.00     715.60 f
  U11214/X (nor_x1_sg)                                   20.91     736.51 r
  n1063 (net)                                   1         0.00     736.51 r
  U11212/A (nand_x4_sg)                                   0.00     736.51 r
  U11212/X (nand_x4_sg)                                  22.19     758.71 f
  n778 (net)                                    1         0.00     758.71 f
  U12817/A (inv_x8_sg)                                    0.00     758.71 f
  U12817/X (inv_x8_sg)                                  128.11     886.82 r
  n7347 (net)                                  18         0.00     886.82 r
  U10734/A (nand_x2_sg)                                   0.01     886.83 r
  U10734/X (nand_x2_sg)                                  37.19     924.02 f
  n1029 (net)                                   1         0.00     924.02 f
  U10733/B (nor_x1_sg)                                    0.00     924.02 f
  U10733/X (nor_x1_sg)                                   22.48     946.50 r
  n1028 (net)                                   1         0.00     946.50 r
  U10731/B (nand_x2_sg)                                   0.00     946.50 r
  U10731/X (nand_x2_sg)                                  28.66     975.16 f
  n847 (net)                                    1         0.00     975.16 f
  U2542/A (nor_x2_sg)                                     0.00     975.16 f
  U2542/X (nor_x2_sg)                                    18.15     993.32 r
  n846 (net)                                    1         0.00     993.32 r
  U2972/B (nand_x8_sg)                                    0.00     993.32 r
  U2972/X (nand_x8_sg)                                   13.48    1006.80 f
  n824 (net)                                    4         0.00    1006.80 f
  U1772/B (nand_x8_sg)                                    0.00    1006.80 f
  U1772/X (nand_x8_sg)                                   33.57    1040.38 r
  n3098 (net)                                   7         0.00    1040.38 r
  U6308/B (nand_x8_sg)                                    0.00    1040.38 r
  U6308/X (nand_x8_sg)                                   64.25    1104.62 f
  n3886 (net)                                  12         0.00    1104.62 f
  U12908/B (nand_x8_sg)                                   0.01    1104.63 f
  U12908/X (nand_x8_sg)                                  41.95    1146.58 r
  n7461 (net)                                   8         0.00    1146.58 r
  U12868/A (inv_x8_sg)                                    0.00    1146.59 r
  U12868/X (inv_x8_sg)                                  138.00    1284.59 f
  n7412 (net)                                  20         0.00    1284.59 f
  U8173/A (nand_x1_sg)                                    0.01    1284.60 f
  U8173/X (nand_x1_sg)                                   54.09    1338.69 r
  n4403 (net)                                   1         0.00    1338.69 r
  U8172/B (nand_x1_sg)                                    0.00    1338.69 r
  U8172/X (nand_x1_sg)                                   28.91    1367.60 f
  n5796 (net)                                   1         0.00    1367.60 f
  update_output_0/o_im_reg[2][3]/D (dff_sg)               0.00    1367.60 f
  data arrival time                                               1367.60

  clock clk (rise edge)                                1429.00    1429.00
  clock network delay (ideal)                             0.00    1429.00
  clock uncertainty                                     -50.00    1379.00
  update_output_0/o_im_reg[2][3]/CP (dff_sg)              0.00    1379.00 r
  library setup time                                      5.58    1384.58
  data required time                                              1384.58
  --------------------------------------------------------------------------
  data required time                                              1384.58
  data arrival time                                              -1367.60
  --------------------------------------------------------------------------
  slack (MET)                                                       16.98


  Startpoint: update_output_0/i_pointer_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: update_output_0/o_im_reg[2][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  post_sparsity      1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  update_output_0/i_pointer_reg[1]/CP (dff_sg)            0.00       0.00 r
  update_output_0/i_pointer_reg[1]/Q (dff_sg)            11.68      11.68 f
  update_output_0/N28 (net)                     1         0.00      11.68 f
  U6768/A (inv_x1_sg)                                     0.00      11.68 f
  U6768/X (inv_x1_sg)                                    16.84      28.51 r
  n5894 (net)                                   1         0.00      28.51 r
  U6769/A (inv_x2_sg)                                     0.00      28.51 r
  U6769/X (inv_x2_sg)                                    14.62      43.14 f
  n5895 (net)                                   1         0.00      43.14 f
  U12987/A (inv_x4_sg)                                    0.00      43.14 f
  U12987/X (inv_x4_sg)                                   14.25      57.39 r
  n7567 (net)                                   1         0.00      57.39 r
  U12986/A (inv_x8_sg)                                    0.00      57.39 r
  U12986/X (inv_x8_sg)                                  116.31     173.70 f
  n7566 (net)                                  17         0.00     173.70 f
  U6726/A (inv_x4_sg)                                     0.01     173.72 f
  U6726/X (inv_x4_sg)                                    39.78     213.49 r
  n7565 (net)                                   1         0.00     213.49 r
  U12985/A (inv_x8_sg)                                    0.00     213.49 r
  U12985/X (inv_x8_sg)                                   43.14     256.63 f
  n7564 (net)                                   9         0.00     256.63 f
  U2955/A (nand_x8_sg)                                    0.00     256.63 f
  U2955/X (nand_x8_sg)                                   50.99     307.62 r
  n4196 (net)                                   6         0.00     307.62 r
  U12847/A (inv_x8_sg)                                    0.00     307.63 r
  U12847/X (inv_x8_sg)                                  180.04     487.67 f
  n7392 (net)                                  23         0.00     487.67 f
  U6957/B (nand_x1_sg)                                    0.02     487.68 f
  U6957/X (nand_x1_sg)                                   65.81     553.49 r
  n1089 (net)                                   1         0.00     553.49 r
  U11230/B (nand_x2_sg)                                   0.00     553.49 r
  U11230/X (nand_x2_sg)                                  31.85     585.34 f
  n1087 (net)                                   1         0.00     585.34 f
  U2407/B (nor_x2_sg)                                     0.00     585.34 f
  U2407/X (nor_x2_sg)                                    20.82     606.16 r
  n1085 (net)                                   1         0.00     606.16 r
  U2408/A (nor_x2_sg)                                     0.00     606.16 r
  U2408/X (nor_x2_sg)                                    13.41     619.56 f
  n1084 (net)                                   1         0.00     619.56 f
  U7208/B (nor_x1_sg)                                     0.00     619.56 f
  U7208/X (nor_x1_sg)                                    23.97     643.53 r
  n1078 (net)                                   1         0.00     643.53 r
  U7414/A (nand_x1_sg)                                    0.00     643.53 r
  U7414/X (nand_x1_sg)                                   20.80     664.33 f
  n1077 (net)                                   1         0.00     664.33 f
  U7413/B (nand_x1_sg)                                    0.00     664.33 f
  U7413/X (nand_x1_sg)                                   25.77     690.10 r
  n1075 (net)                                   1         0.00     690.10 r
  U11592/A (nand_x2_sg)                                   0.00     690.10 r
  U11592/X (nand_x2_sg)                                  25.50     715.60 f
  n1074 (net)                                   1         0.00     715.60 f
  U11214/B (nor_x1_sg)                                    0.00     715.60 f
  U11214/X (nor_x1_sg)                                   20.91     736.51 r
  n1063 (net)                                   1         0.00     736.51 r
  U11212/A (nand_x4_sg)                                   0.00     736.51 r
  U11212/X (nand_x4_sg)                                  22.19     758.71 f
  n778 (net)                                    1         0.00     758.71 f
  U12817/A (inv_x8_sg)                                    0.00     758.71 f
  U12817/X (inv_x8_sg)                                  128.11     886.82 r
  n7347 (net)                                  18         0.00     886.82 r
  U10734/A (nand_x2_sg)                                   0.01     886.83 r
  U10734/X (nand_x2_sg)                                  37.19     924.02 f
  n1029 (net)                                   1         0.00     924.02 f
  U10733/B (nor_x1_sg)                                    0.00     924.02 f
  U10733/X (nor_x1_sg)                                   22.48     946.50 r
  n1028 (net)                                   1         0.00     946.50 r
  U10731/B (nand_x2_sg)                                   0.00     946.50 r
  U10731/X (nand_x2_sg)                                  28.66     975.16 f
  n847 (net)                                    1         0.00     975.16 f
  U2542/A (nor_x2_sg)                                     0.00     975.16 f
  U2542/X (nor_x2_sg)                                    18.15     993.32 r
  n846 (net)                                    1         0.00     993.32 r
  U2972/B (nand_x8_sg)                                    0.00     993.32 r
  U2972/X (nand_x8_sg)                                   13.48    1006.80 f
  n824 (net)                                    4         0.00    1006.80 f
  U1772/B (nand_x8_sg)                                    0.00    1006.80 f
  U1772/X (nand_x8_sg)                                   33.57    1040.38 r
  n3098 (net)                                   7         0.00    1040.38 r
  U6308/B (nand_x8_sg)                                    0.00    1040.38 r
  U6308/X (nand_x8_sg)                                   64.25    1104.62 f
  n3886 (net)                                  12         0.00    1104.62 f
  U12908/B (nand_x8_sg)                                   0.01    1104.63 f
  U12908/X (nand_x8_sg)                                  41.95    1146.58 r
  n7461 (net)                                   8         0.00    1146.58 r
  U12868/A (inv_x8_sg)                                    0.00    1146.59 r
  U12868/X (inv_x8_sg)                                  138.00    1284.59 f
  n7412 (net)                                  20         0.00    1284.59 f
  U8171/A (nand_x1_sg)                                    0.01    1284.60 f
  U8171/X (nand_x1_sg)                                   54.09    1338.69 r
  n4500 (net)                                   1         0.00    1338.69 r
  U8170/B (nand_x1_sg)                                    0.00    1338.69 r
  U8170/X (nand_x1_sg)                                   28.91    1367.60 f
  n5804 (net)                                   1         0.00    1367.60 f
  update_output_0/o_im_reg[2][2]/D (dff_sg)               0.00    1367.60 f
  data arrival time                                               1367.60

  clock clk (rise edge)                                1429.00    1429.00
  clock network delay (ideal)                             0.00    1429.00
  clock uncertainty                                     -50.00    1379.00
  update_output_0/o_im_reg[2][2]/CP (dff_sg)              0.00    1379.00 r
  library setup time                                      5.58    1384.58
  data required time                                              1384.58
  --------------------------------------------------------------------------
  data required time                                              1384.58
  data arrival time                                              -1367.60
  --------------------------------------------------------------------------
  slack (MET)                                                       16.98


  Startpoint: update_output_0/i_pointer_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: update_output_0/o_im_reg[2][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  post_sparsity      1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  update_output_0/i_pointer_reg[1]/CP (dff_sg)            0.00       0.00 r
  update_output_0/i_pointer_reg[1]/Q (dff_sg)            11.68      11.68 f
  update_output_0/N28 (net)                     1         0.00      11.68 f
  U6768/A (inv_x1_sg)                                     0.00      11.68 f
  U6768/X (inv_x1_sg)                                    16.84      28.51 r
  n5894 (net)                                   1         0.00      28.51 r
  U6769/A (inv_x2_sg)                                     0.00      28.51 r
  U6769/X (inv_x2_sg)                                    14.62      43.14 f
  n5895 (net)                                   1         0.00      43.14 f
  U12987/A (inv_x4_sg)                                    0.00      43.14 f
  U12987/X (inv_x4_sg)                                   14.25      57.39 r
  n7567 (net)                                   1         0.00      57.39 r
  U12986/A (inv_x8_sg)                                    0.00      57.39 r
  U12986/X (inv_x8_sg)                                  116.31     173.70 f
  n7566 (net)                                  17         0.00     173.70 f
  U6726/A (inv_x4_sg)                                     0.01     173.72 f
  U6726/X (inv_x4_sg)                                    39.78     213.49 r
  n7565 (net)                                   1         0.00     213.49 r
  U12985/A (inv_x8_sg)                                    0.00     213.49 r
  U12985/X (inv_x8_sg)                                   43.14     256.63 f
  n7564 (net)                                   9         0.00     256.63 f
  U2955/A (nand_x8_sg)                                    0.00     256.63 f
  U2955/X (nand_x8_sg)                                   50.99     307.62 r
  n4196 (net)                                   6         0.00     307.62 r
  U12847/A (inv_x8_sg)                                    0.00     307.63 r
  U12847/X (inv_x8_sg)                                  180.04     487.67 f
  n7392 (net)                                  23         0.00     487.67 f
  U6957/B (nand_x1_sg)                                    0.02     487.68 f
  U6957/X (nand_x1_sg)                                   65.81     553.49 r
  n1089 (net)                                   1         0.00     553.49 r
  U11230/B (nand_x2_sg)                                   0.00     553.49 r
  U11230/X (nand_x2_sg)                                  31.85     585.34 f
  n1087 (net)                                   1         0.00     585.34 f
  U2407/B (nor_x2_sg)                                     0.00     585.34 f
  U2407/X (nor_x2_sg)                                    20.82     606.16 r
  n1085 (net)                                   1         0.00     606.16 r
  U2408/A (nor_x2_sg)                                     0.00     606.16 r
  U2408/X (nor_x2_sg)                                    13.41     619.56 f
  n1084 (net)                                   1         0.00     619.56 f
  U7208/B (nor_x1_sg)                                     0.00     619.56 f
  U7208/X (nor_x1_sg)                                    23.97     643.53 r
  n1078 (net)                                   1         0.00     643.53 r
  U7414/A (nand_x1_sg)                                    0.00     643.53 r
  U7414/X (nand_x1_sg)                                   20.80     664.33 f
  n1077 (net)                                   1         0.00     664.33 f
  U7413/B (nand_x1_sg)                                    0.00     664.33 f
  U7413/X (nand_x1_sg)                                   25.77     690.10 r
  n1075 (net)                                   1         0.00     690.10 r
  U11592/A (nand_x2_sg)                                   0.00     690.10 r
  U11592/X (nand_x2_sg)                                  25.50     715.60 f
  n1074 (net)                                   1         0.00     715.60 f
  U11214/B (nor_x1_sg)                                    0.00     715.60 f
  U11214/X (nor_x1_sg)                                   20.91     736.51 r
  n1063 (net)                                   1         0.00     736.51 r
  U11212/A (nand_x4_sg)                                   0.00     736.51 r
  U11212/X (nand_x4_sg)                                  22.19     758.71 f
  n778 (net)                                    1         0.00     758.71 f
  U12817/A (inv_x8_sg)                                    0.00     758.71 f
  U12817/X (inv_x8_sg)                                  128.11     886.82 r
  n7347 (net)                                  18         0.00     886.82 r
  U10734/A (nand_x2_sg)                                   0.01     886.83 r
  U10734/X (nand_x2_sg)                                  37.19     924.02 f
  n1029 (net)                                   1         0.00     924.02 f
  U10733/B (nor_x1_sg)                                    0.00     924.02 f
  U10733/X (nor_x1_sg)                                   22.48     946.50 r
  n1028 (net)                                   1         0.00     946.50 r
  U10731/B (nand_x2_sg)                                   0.00     946.50 r
  U10731/X (nand_x2_sg)                                  28.66     975.16 f
  n847 (net)                                    1         0.00     975.16 f
  U2542/A (nor_x2_sg)                                     0.00     975.16 f
  U2542/X (nor_x2_sg)                                    18.15     993.32 r
  n846 (net)                                    1         0.00     993.32 r
  U2972/B (nand_x8_sg)                                    0.00     993.32 r
  U2972/X (nand_x8_sg)                                   13.48    1006.80 f
  n824 (net)                                    4         0.00    1006.80 f
  U1772/B (nand_x8_sg)                                    0.00    1006.80 f
  U1772/X (nand_x8_sg)                                   33.57    1040.38 r
  n3098 (net)                                   7         0.00    1040.38 r
  U6308/B (nand_x8_sg)                                    0.00    1040.38 r
  U6308/X (nand_x8_sg)                                   64.25    1104.62 f
  n3886 (net)                                  12         0.00    1104.62 f
  U12908/B (nand_x8_sg)                                   0.01    1104.63 f
  U12908/X (nand_x8_sg)                                  41.95    1146.58 r
  n7461 (net)                                   8         0.00    1146.58 r
  U12868/A (inv_x8_sg)                                    0.00    1146.59 r
  U12868/X (inv_x8_sg)                                  138.00    1284.59 f
  n7412 (net)                                  20         0.00    1284.59 f
  U8169/A (nand_x1_sg)                                    0.01    1284.60 f
  U8169/X (nand_x1_sg)                                   54.09    1338.69 r
  n4544 (net)                                   1         0.00    1338.69 r
  U8168/B (nand_x1_sg)                                    0.00    1338.69 r
  U8168/X (nand_x1_sg)                                   28.91    1367.60 f
  n5809 (net)                                   1         0.00    1367.60 f
  update_output_0/o_im_reg[2][1]/D (dff_sg)               0.00    1367.60 f
  data arrival time                                               1367.60

  clock clk (rise edge)                                1429.00    1429.00
  clock network delay (ideal)                             0.00    1429.00
  clock uncertainty                                     -50.00    1379.00
  update_output_0/o_im_reg[2][1]/CP (dff_sg)              0.00    1379.00 r
  library setup time                                      5.58    1384.58
  data required time                                              1384.58
  --------------------------------------------------------------------------
  data required time                                              1384.58
  data arrival time                                              -1367.60
  --------------------------------------------------------------------------
  slack (MET)                                                       16.98


  Startpoint: update_output_0/i_pointer_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: update_output_0/o_im_reg[2][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  post_sparsity      1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  update_output_0/i_pointer_reg[1]/CP (dff_sg)            0.00       0.00 r
  update_output_0/i_pointer_reg[1]/Q (dff_sg)            11.68      11.68 f
  update_output_0/N28 (net)                     1         0.00      11.68 f
  U6768/A (inv_x1_sg)                                     0.00      11.68 f
  U6768/X (inv_x1_sg)                                    16.84      28.51 r
  n5894 (net)                                   1         0.00      28.51 r
  U6769/A (inv_x2_sg)                                     0.00      28.51 r
  U6769/X (inv_x2_sg)                                    14.62      43.14 f
  n5895 (net)                                   1         0.00      43.14 f
  U12987/A (inv_x4_sg)                                    0.00      43.14 f
  U12987/X (inv_x4_sg)                                   14.25      57.39 r
  n7567 (net)                                   1         0.00      57.39 r
  U12986/A (inv_x8_sg)                                    0.00      57.39 r
  U12986/X (inv_x8_sg)                                  116.31     173.70 f
  n7566 (net)                                  17         0.00     173.70 f
  U6726/A (inv_x4_sg)                                     0.01     173.72 f
  U6726/X (inv_x4_sg)                                    39.78     213.49 r
  n7565 (net)                                   1         0.00     213.49 r
  U12985/A (inv_x8_sg)                                    0.00     213.49 r
  U12985/X (inv_x8_sg)                                   43.14     256.63 f
  n7564 (net)                                   9         0.00     256.63 f
  U2955/A (nand_x8_sg)                                    0.00     256.63 f
  U2955/X (nand_x8_sg)                                   50.99     307.62 r
  n4196 (net)                                   6         0.00     307.62 r
  U12847/A (inv_x8_sg)                                    0.00     307.63 r
  U12847/X (inv_x8_sg)                                  180.04     487.67 f
  n7392 (net)                                  23         0.00     487.67 f
  U6957/B (nand_x1_sg)                                    0.02     487.68 f
  U6957/X (nand_x1_sg)                                   65.81     553.49 r
  n1089 (net)                                   1         0.00     553.49 r
  U11230/B (nand_x2_sg)                                   0.00     553.49 r
  U11230/X (nand_x2_sg)                                  31.85     585.34 f
  n1087 (net)                                   1         0.00     585.34 f
  U2407/B (nor_x2_sg)                                     0.00     585.34 f
  U2407/X (nor_x2_sg)                                    20.82     606.16 r
  n1085 (net)                                   1         0.00     606.16 r
  U2408/A (nor_x2_sg)                                     0.00     606.16 r
  U2408/X (nor_x2_sg)                                    13.41     619.56 f
  n1084 (net)                                   1         0.00     619.56 f
  U7208/B (nor_x1_sg)                                     0.00     619.56 f
  U7208/X (nor_x1_sg)                                    23.97     643.53 r
  n1078 (net)                                   1         0.00     643.53 r
  U7414/A (nand_x1_sg)                                    0.00     643.53 r
  U7414/X (nand_x1_sg)                                   20.80     664.33 f
  n1077 (net)                                   1         0.00     664.33 f
  U7413/B (nand_x1_sg)                                    0.00     664.33 f
  U7413/X (nand_x1_sg)                                   25.77     690.10 r
  n1075 (net)                                   1         0.00     690.10 r
  U11592/A (nand_x2_sg)                                   0.00     690.10 r
  U11592/X (nand_x2_sg)                                  25.50     715.60 f
  n1074 (net)                                   1         0.00     715.60 f
  U11214/B (nor_x1_sg)                                    0.00     715.60 f
  U11214/X (nor_x1_sg)                                   20.91     736.51 r
  n1063 (net)                                   1         0.00     736.51 r
  U11212/A (nand_x4_sg)                                   0.00     736.51 r
  U11212/X (nand_x4_sg)                                  22.19     758.71 f
  n778 (net)                                    1         0.00     758.71 f
  U12817/A (inv_x8_sg)                                    0.00     758.71 f
  U12817/X (inv_x8_sg)                                  128.11     886.82 r
  n7347 (net)                                  18         0.00     886.82 r
  U10734/A (nand_x2_sg)                                   0.01     886.83 r
  U10734/X (nand_x2_sg)                                  37.19     924.02 f
  n1029 (net)                                   1         0.00     924.02 f
  U10733/B (nor_x1_sg)                                    0.00     924.02 f
  U10733/X (nor_x1_sg)                                   22.48     946.50 r
  n1028 (net)                                   1         0.00     946.50 r
  U10731/B (nand_x2_sg)                                   0.00     946.50 r
  U10731/X (nand_x2_sg)                                  28.66     975.16 f
  n847 (net)                                    1         0.00     975.16 f
  U2542/A (nor_x2_sg)                                     0.00     975.16 f
  U2542/X (nor_x2_sg)                                    18.15     993.32 r
  n846 (net)                                    1         0.00     993.32 r
  U2972/B (nand_x8_sg)                                    0.00     993.32 r
  U2972/X (nand_x8_sg)                                   13.48    1006.80 f
  n824 (net)                                    4         0.00    1006.80 f
  U1772/B (nand_x8_sg)                                    0.00    1006.80 f
  U1772/X (nand_x8_sg)                                   33.57    1040.38 r
  n3098 (net)                                   7         0.00    1040.38 r
  U6308/B (nand_x8_sg)                                    0.00    1040.38 r
  U6308/X (nand_x8_sg)                                   64.25    1104.62 f
  n3886 (net)                                  12         0.00    1104.62 f
  U12908/B (nand_x8_sg)                                   0.01    1104.63 f
  U12908/X (nand_x8_sg)                                  41.95    1146.58 r
  n7461 (net)                                   8         0.00    1146.58 r
  U12868/A (inv_x8_sg)                                    0.00    1146.59 r
  U12868/X (inv_x8_sg)                                  138.00    1284.59 f
  n7412 (net)                                  20         0.00    1284.59 f
  U8167/A (nand_x1_sg)                                    0.01    1284.60 f
  U8167/X (nand_x1_sg)                                   54.09    1338.69 r
  n5057 (net)                                   1         0.00    1338.69 r
  U8166/B (nand_x1_sg)                                    0.00    1338.69 r
  U8166/X (nand_x1_sg)                                   28.91    1367.60 f
  n5861 (net)                                   1         0.00    1367.60 f
  update_output_0/o_im_reg[2][0]/D (dff_sg)               0.00    1367.60 f
  data arrival time                                               1367.60

  clock clk (rise edge)                                1429.00    1429.00
  clock network delay (ideal)                             0.00    1429.00
  clock uncertainty                                     -50.00    1379.00
  update_output_0/o_im_reg[2][0]/CP (dff_sg)              0.00    1379.00 r
  library setup time                                      5.58    1384.58
  data required time                                              1384.58
  --------------------------------------------------------------------------
  data required time                                              1384.58
  data arrival time                                              -1367.60
  --------------------------------------------------------------------------
  slack (MET)                                                       16.98


  Startpoint: state_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: state[1] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  post_sparsity      1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  state_reg[1]/CP (dff_sg)                 0.00       0.00 r
  state_reg[1]/Q (dff_sg)                 13.90      13.90 f
  n9568 (net)                    1         0.00      13.90 f
  U9735/A (inv_x2_sg)                      0.00      13.90 f
  U9735/X (inv_x2_sg)                     15.44      29.34 r
  n7305 (net)                    1         0.00      29.34 r
  U10440/A (inv_x4_sg)                     0.00      29.34 r
  U10440/X (inv_x4_sg)                    17.41      46.75 f
  state[1] (net)                 3         0.00      46.75 f
  state[1] (out)                           0.00      46.75 f
  data arrival time                                  46.75

  max_delay                             1429.00    1429.00
  output external delay                    0.00    1429.00
  data required time                               1429.00
  -----------------------------------------------------------
  data required time                               1429.00
  data arrival time                                 -46.75
  -----------------------------------------------------------
  slack (MET)                                      1382.25


  Startpoint: update_output_0/o_im_reg[0][13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: o_im[0][13]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  post_sparsity      1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  update_output_0/o_im_reg[0][13]/CP (dff_sg)             0.00       0.00 r
  update_output_0/o_im_reg[0][13]/Q (dff_sg)             11.68      11.68 f
  n9554 (net)                                   1         0.00      11.68 f
  U7647/A (inv_x1_sg)                                     0.00      11.68 f
  U7647/X (inv_x1_sg)                                    16.84      28.51 r
  n6876 (net)                                   1         0.00      28.51 r
  U10223/A (inv_x2_sg)                                    0.00      28.51 r
  U10223/X (inv_x2_sg)                                   15.38      43.89 f
  o_im[0][13] (net)                             2         0.00      43.89 f
  o_im[0][13] (out)                                       0.00      43.89 f
  data arrival time                                                 43.89

  max_delay                                            1429.00    1429.00
  output external delay                                   0.00    1429.00
  data required time                                              1429.00
  --------------------------------------------------------------------------
  data required time                                              1429.00
  data arrival time                                                -43.89
  --------------------------------------------------------------------------
  slack (MET)                                                     1385.11


  Startpoint: update_output_0/o_im_reg[0][12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: o_im[0][12]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  post_sparsity      1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  update_output_0/o_im_reg[0][12]/CP (dff_sg)             0.00       0.00 r
  update_output_0/o_im_reg[0][12]/Q (dff_sg)             11.68      11.68 f
  n9555 (net)                                   1         0.00      11.68 f
  U7646/A (inv_x1_sg)                                     0.00      11.68 f
  U7646/X (inv_x1_sg)                                    16.84      28.51 r
  n6878 (net)                                   1         0.00      28.51 r
  U10224/A (inv_x2_sg)                                    0.00      28.51 r
  U10224/X (inv_x2_sg)                                   15.38      43.89 f
  o_im[0][12] (net)                             2         0.00      43.89 f
  o_im[0][12] (out)                                       0.00      43.89 f
  data arrival time                                                 43.89

  max_delay                                            1429.00    1429.00
  output external delay                                   0.00    1429.00
  data required time                                              1429.00
  --------------------------------------------------------------------------
  data required time                                              1429.00
  data arrival time                                                -43.89
  --------------------------------------------------------------------------
  slack (MET)                                                     1385.11


  Startpoint: update_output_0/o_im_reg[0][11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: o_im[0][11]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  post_sparsity      1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  update_output_0/o_im_reg[0][11]/CP (dff_sg)             0.00       0.00 r
  update_output_0/o_im_reg[0][11]/Q (dff_sg)             11.68      11.68 f
  n9556 (net)                                   1         0.00      11.68 f
  U7645/A (inv_x1_sg)                                     0.00      11.68 f
  U7645/X (inv_x1_sg)                                    16.84      28.51 r
  n6880 (net)                                   1         0.00      28.51 r
  U10225/A (inv_x2_sg)                                    0.00      28.51 r
  U10225/X (inv_x2_sg)                                   15.38      43.89 f
  o_im[0][11] (net)                             2         0.00      43.89 f
  o_im[0][11] (out)                                       0.00      43.89 f
  data arrival time                                                 43.89

  max_delay                                            1429.00    1429.00
  output external delay                                   0.00    1429.00
  data required time                                              1429.00
  --------------------------------------------------------------------------
  data required time                                              1429.00
  data arrival time                                                -43.89
  --------------------------------------------------------------------------
  slack (MET)                                                     1385.11


  Startpoint: update_output_0/o_im_reg[0][10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: o_im[0][10]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  post_sparsity      1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  update_output_0/o_im_reg[0][10]/CP (dff_sg)             0.00       0.00 r
  update_output_0/o_im_reg[0][10]/Q (dff_sg)             11.68      11.68 f
  n9557 (net)                                   1         0.00      11.68 f
  U7644/A (inv_x1_sg)                                     0.00      11.68 f
  U7644/X (inv_x1_sg)                                    16.84      28.51 r
  n6882 (net)                                   1         0.00      28.51 r
  U10226/A (inv_x2_sg)                                    0.00      28.51 r
  U10226/X (inv_x2_sg)                                   15.38      43.89 f
  o_im[0][10] (net)                             2         0.00      43.89 f
  o_im[0][10] (out)                                       0.00      43.89 f
  data arrival time                                                 43.89

  max_delay                                            1429.00    1429.00
  output external delay                                   0.00    1429.00
  data required time                                              1429.00
  --------------------------------------------------------------------------
  data required time                                              1429.00
  data arrival time                                                -43.89
  --------------------------------------------------------------------------
  slack (MET)                                                     1385.11


  Startpoint: update_output_0/o_im_reg[0][9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: o_im[0][9] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  post_sparsity      1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  update_output_0/o_im_reg[0][9]/CP (dff_sg)              0.00       0.00 r
  update_output_0/o_im_reg[0][9]/Q (dff_sg)              11.68      11.68 f
  n9558 (net)                                   1         0.00      11.68 f
  U7643/A (inv_x1_sg)                                     0.00      11.68 f
  U7643/X (inv_x1_sg)                                    16.84      28.51 r
  n6884 (net)                                   1         0.00      28.51 r
  U10227/A (inv_x2_sg)                                    0.00      28.51 r
  U10227/X (inv_x2_sg)                                   15.38      43.89 f
  o_im[0][9] (net)                              2         0.00      43.89 f
  o_im[0][9] (out)                                        0.00      43.89 f
  data arrival time                                                 43.89

  max_delay                                            1429.00    1429.00
  output external delay                                   0.00    1429.00
  data required time                                              1429.00
  --------------------------------------------------------------------------
  data required time                                              1429.00
  data arrival time                                                -43.89
  --------------------------------------------------------------------------
  slack (MET)                                                     1385.11


  Startpoint: update_output_0/o_im_reg[0][8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: o_im[0][8] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  post_sparsity      1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  update_output_0/o_im_reg[0][8]/CP (dff_sg)              0.00       0.00 r
  update_output_0/o_im_reg[0][8]/Q (dff_sg)              11.68      11.68 f
  n9559 (net)                                   1         0.00      11.68 f
  U7642/A (inv_x1_sg)                                     0.00      11.68 f
  U7642/X (inv_x1_sg)                                    16.84      28.51 r
  n6886 (net)                                   1         0.00      28.51 r
  U10228/A (inv_x2_sg)                                    0.00      28.51 r
  U10228/X (inv_x2_sg)                                   15.38      43.89 f
  o_im[0][8] (net)                              2         0.00      43.89 f
  o_im[0][8] (out)                                        0.00      43.89 f
  data arrival time                                                 43.89

  max_delay                                            1429.00    1429.00
  output external delay                                   0.00    1429.00
  data required time                                              1429.00
  --------------------------------------------------------------------------
  data required time                                              1429.00
  data arrival time                                                -43.89
  --------------------------------------------------------------------------
  slack (MET)                                                     1385.11


  Startpoint: update_output_0/o_im_reg[0][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: o_im[0][7] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  post_sparsity      1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  update_output_0/o_im_reg[0][7]/CP (dff_sg)              0.00       0.00 r
  update_output_0/o_im_reg[0][7]/Q (dff_sg)              11.68      11.68 f
  n9560 (net)                                   1         0.00      11.68 f
  U7641/A (inv_x1_sg)                                     0.00      11.68 f
  U7641/X (inv_x1_sg)                                    16.84      28.51 r
  n6888 (net)                                   1         0.00      28.51 r
  U10229/A (inv_x2_sg)                                    0.00      28.51 r
  U10229/X (inv_x2_sg)                                   15.38      43.89 f
  o_im[0][7] (net)                              2         0.00      43.89 f
  o_im[0][7] (out)                                        0.00      43.89 f
  data arrival time                                                 43.89

  max_delay                                            1429.00    1429.00
  output external delay                                   0.00    1429.00
  data required time                                              1429.00
  --------------------------------------------------------------------------
  data required time                                              1429.00
  data arrival time                                                -43.89
  --------------------------------------------------------------------------
  slack (MET)                                                     1385.11


  Startpoint: update_output_0/o_im_reg[0][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: o_im[0][6] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  post_sparsity      1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  update_output_0/o_im_reg[0][6]/CP (dff_sg)              0.00       0.00 r
  update_output_0/o_im_reg[0][6]/Q (dff_sg)              11.68      11.68 f
  n9561 (net)                                   1         0.00      11.68 f
  U7640/A (inv_x1_sg)                                     0.00      11.68 f
  U7640/X (inv_x1_sg)                                    16.84      28.51 r
  n6890 (net)                                   1         0.00      28.51 r
  U10230/A (inv_x2_sg)                                    0.00      28.51 r
  U10230/X (inv_x2_sg)                                   15.38      43.89 f
  o_im[0][6] (net)                              2         0.00      43.89 f
  o_im[0][6] (out)                                        0.00      43.89 f
  data arrival time                                                 43.89

  max_delay                                            1429.00    1429.00
  output external delay                                   0.00    1429.00
  data required time                                              1429.00
  --------------------------------------------------------------------------
  data required time                                              1429.00
  data arrival time                                                -43.89
  --------------------------------------------------------------------------
  slack (MET)                                                     1385.11


  Startpoint: update_output_0/o_im_reg[0][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: o_im[0][5] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  post_sparsity      1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  update_output_0/o_im_reg[0][5]/CP (dff_sg)              0.00       0.00 r
  update_output_0/o_im_reg[0][5]/Q (dff_sg)              11.68      11.68 f
  n9562 (net)                                   1         0.00      11.68 f
  U7639/A (inv_x1_sg)                                     0.00      11.68 f
  U7639/X (inv_x1_sg)                                    16.84      28.51 r
  n6892 (net)                                   1         0.00      28.51 r
  U10231/A (inv_x2_sg)                                    0.00      28.51 r
  U10231/X (inv_x2_sg)                                   15.38      43.89 f
  o_im[0][5] (net)                              2         0.00      43.89 f
  o_im[0][5] (out)                                        0.00      43.89 f
  data arrival time                                                 43.89

  max_delay                                            1429.00    1429.00
  output external delay                                   0.00    1429.00
  data required time                                              1429.00
  --------------------------------------------------------------------------
  data required time                                              1429.00
  data arrival time                                                -43.89
  --------------------------------------------------------------------------
  slack (MET)                                                     1385.11


  Startpoint: update_output_0/o_im_reg[0][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: o_im[0][4] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  post_sparsity      1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  update_output_0/o_im_reg[0][4]/CP (dff_sg)              0.00       0.00 r
  update_output_0/o_im_reg[0][4]/Q (dff_sg)              11.68      11.68 f
  n9563 (net)                                   1         0.00      11.68 f
  U7638/A (inv_x1_sg)                                     0.00      11.68 f
  U7638/X (inv_x1_sg)                                    16.84      28.51 r
  n6894 (net)                                   1         0.00      28.51 r
  U10232/A (inv_x2_sg)                                    0.00      28.51 r
  U10232/X (inv_x2_sg)                                   15.38      43.89 f
  o_im[0][4] (net)                              2         0.00      43.89 f
  o_im[0][4] (out)                                        0.00      43.89 f
  data arrival time                                                 43.89

  max_delay                                            1429.00    1429.00
  output external delay                                   0.00    1429.00
  data required time                                              1429.00
  --------------------------------------------------------------------------
  data required time                                              1429.00
  data arrival time                                                -43.89
  --------------------------------------------------------------------------
  slack (MET)                                                     1385.11


  Startpoint: update_output_0/o_im_reg[0][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: o_im[0][3] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  post_sparsity      1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  update_output_0/o_im_reg[0][3]/CP (dff_sg)              0.00       0.00 r
  update_output_0/o_im_reg[0][3]/Q (dff_sg)              11.68      11.68 f
  n9564 (net)                                   1         0.00      11.68 f
  U7637/A (inv_x1_sg)                                     0.00      11.68 f
  U7637/X (inv_x1_sg)                                    16.84      28.51 r
  n6896 (net)                                   1         0.00      28.51 r
  U10233/A (inv_x2_sg)                                    0.00      28.51 r
  U10233/X (inv_x2_sg)                                   15.38      43.89 f
  o_im[0][3] (net)                              2         0.00      43.89 f
  o_im[0][3] (out)                                        0.00      43.89 f
  data arrival time                                                 43.89

  max_delay                                            1429.00    1429.00
  output external delay                                   0.00    1429.00
  data required time                                              1429.00
  --------------------------------------------------------------------------
  data required time                                              1429.00
  data arrival time                                                -43.89
  --------------------------------------------------------------------------
  slack (MET)                                                     1385.11


  Startpoint: update_output_0/o_im_reg[0][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: o_im[0][2] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  post_sparsity      1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  update_output_0/o_im_reg[0][2]/CP (dff_sg)              0.00       0.00 r
  update_output_0/o_im_reg[0][2]/Q (dff_sg)              11.68      11.68 f
  n9565 (net)                                   1         0.00      11.68 f
  U7636/A (inv_x1_sg)                                     0.00      11.68 f
  U7636/X (inv_x1_sg)                                    16.84      28.51 r
  n6898 (net)                                   1         0.00      28.51 r
  U10234/A (inv_x2_sg)                                    0.00      28.51 r
  U10234/X (inv_x2_sg)                                   15.38      43.89 f
  o_im[0][2] (net)                              2         0.00      43.89 f
  o_im[0][2] (out)                                        0.00      43.89 f
  data arrival time                                                 43.89

  max_delay                                            1429.00    1429.00
  output external delay                                   0.00    1429.00
  data required time                                              1429.00
  --------------------------------------------------------------------------
  data required time                                              1429.00
  data arrival time                                                -43.89
  --------------------------------------------------------------------------
  slack (MET)                                                     1385.11


  Startpoint: update_output_0/o_im_reg[0][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: o_im[0][1] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  post_sparsity      1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  update_output_0/o_im_reg[0][1]/CP (dff_sg)              0.00       0.00 r
  update_output_0/o_im_reg[0][1]/Q (dff_sg)              11.68      11.68 f
  n9566 (net)                                   1         0.00      11.68 f
  U7635/A (inv_x1_sg)                                     0.00      11.68 f
  U7635/X (inv_x1_sg)                                    16.84      28.51 r
  n6900 (net)                                   1         0.00      28.51 r
  U10235/A (inv_x2_sg)                                    0.00      28.51 r
  U10235/X (inv_x2_sg)                                   15.38      43.89 f
  o_im[0][1] (net)                              2         0.00      43.89 f
  o_im[0][1] (out)                                        0.00      43.89 f
  data arrival time                                                 43.89

  max_delay                                            1429.00    1429.00
  output external delay                                   0.00    1429.00
  data required time                                              1429.00
  --------------------------------------------------------------------------
  data required time                                              1429.00
  data arrival time                                                -43.89
  --------------------------------------------------------------------------
  slack (MET)                                                     1385.11


  Startpoint: update_output_0/o_im_reg[0][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: o_im[0][0] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  post_sparsity      1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  update_output_0/o_im_reg[0][0]/CP (dff_sg)              0.00       0.00 r
  update_output_0/o_im_reg[0][0]/Q (dff_sg)              11.68      11.68 f
  n9567 (net)                                   1         0.00      11.68 f
  U7634/A (inv_x1_sg)                                     0.00      11.68 f
  U7634/X (inv_x1_sg)                                    16.84      28.51 r
  n6902 (net)                                   1         0.00      28.51 r
  U10236/A (inv_x2_sg)                                    0.00      28.51 r
  U10236/X (inv_x2_sg)                                   15.38      43.89 f
  o_im[0][0] (net)                              2         0.00      43.89 f
  o_im[0][0] (out)                                        0.00      43.89 f
  data arrival time                                                 43.89

  max_delay                                            1429.00    1429.00
  output external delay                                   0.00    1429.00
  data required time                                              1429.00
  --------------------------------------------------------------------------
  data required time                                              1429.00
  data arrival time                                                -43.89
  --------------------------------------------------------------------------
  slack (MET)                                                     1385.11


1
 
****************************************
Report : clock_skew
Design : post_sparsity
Version: I-2013.12-SP4
Date   : Tue Dec 11 15:42:22 2018
****************************************

                 Rise      Fall  Min Rise  Min fall        Uncertainty
Object          Delay     Delay     Delay     Delay     Plus      Minus
--------------------------------------------------------------------------------
clk                 -         -         -         -     50.00     50.00
1
Reporting Fanout

================

 
****************************************
Report : net fanout
        -high_fanout
Design : post_sparsity
Version: I-2013.12-SP4
Date   : Tue Dec 11 15:42:22 2018
****************************************


Operating Conditions: TYPICAL   Library: sg_338K
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
post_sparsity          1K                sg_338K


Attributes:
   dr - drc disabled
    c - annotated capacitance
    d - dont_touch
    i - ideal_net
    I - ideal_network
    p - includes pin load
    r - annotated resistance
    h - high fanout

Net                 Fanout   Attributes   Capacitance   Driver
--------------------------------------------------------------------------------
clk                    695   dr, d         3367.79      clk
1
