- ğŸ‘‹ Hi, Iâ€™m @Prajwal-1718
- ğŸ‘€ Iâ€™m interested in ...
- ğŸŒ± Iâ€™m currently learning System Verilog, RTL Designing, FPGA Design and Development
- ğŸ’ï¸ Iâ€™m looking to collaborate on ...
- ğŸ“« How to reach me ...

<!---
Prajwal-1718/Prajwal-1718 is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
