{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1757534338847 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1757534338847 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 10 15:58:58 2025 " "Processing started: Wed Sep 10 15:58:58 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1757534338847 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1757534338847 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc Pong -c Pong " "Command: quartus_drc Pong -c Pong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1757534338847 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Assistant" 0 -1 1757534340107 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Pong.sdc " "Synopsys Design Constraints File file not found: 'Pong.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Design Assistant" 0 -1 1757534340226 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1757534340227 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1757534340228 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Design Assistant" 0 -1 1757534340229 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_clock\|pll_74mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_clock\|pll_74mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1757534340230 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_clock\|pll_74mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_clock\|pll_74mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1757534340230 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_clock\|pll_74mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: pll_clock\|pll_74mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1757534340230 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Design Assistant" 0 -1 1757534340230 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Design Assistant" 0 -1 1757534340232 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1757534340232 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " pll_74mhz:pll_clock\|pll_74mhz_0002:pll_74mhz_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 " "Node  \"pll_74mhz:pll_clock\|pll_74mhz_0002:pll_74mhz_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altera_pll.v" 414 -1 0 } } { "temporary_test_loc" "" { Generic "C:/QuartusProj/New Pong/" { { 0 { 0 ""} 0 896 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1757534340257 ""} { "Info" "IDRC_NODES_INFO" " video_timing:video_timing\|de " "Node  \"video_timing:video_timing\|de\"" {  } { { "video_timing.vhd" "" { Text "C:/QuartusProj/New Pong/video_timing.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/QuartusProj/New Pong/" { { 0 { 0 ""} 0 423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1757534340257 ""} { "Info" "IDRC_NODES_INFO" " video_timing:video_timing\|Equal0~2 " "Node  \"video_timing:video_timing\|Equal0~2\"" {  } { { "video_timing.vhd" "" { Text "C:/QuartusProj/New Pong/video_timing.vhd" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/QuartusProj/New Pong/" { { 0 { 0 ""} 0 694 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1757534340257 ""} { "Info" "IDRC_NODES_INFO" " video_timing:video_timing\|vcount_buf~0 " "Node  \"video_timing:video_timing\|vcount_buf~0\"" {  } { { "video_timing.vhd" "" { Text "C:/QuartusProj/New Pong/video_timing.vhd" 42 -1 0 } } { "temporary_test_loc" "" { Generic "C:/QuartusProj/New Pong/" { { 0 { 0 ""} 0 693 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1757534340257 ""} { "Info" "IDRC_NODES_INFO" " video_timing:video_timing\|hcount_buf~0 " "Node  \"video_timing:video_timing\|hcount_buf~0\"" {  } { { "video_timing.vhd" "" { Text "C:/QuartusProj/New Pong/video_timing.vhd" 41 -1 0 } } { "temporary_test_loc" "" { Generic "C:/QuartusProj/New Pong/" { { 0 { 0 ""} 0 775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1757534340257 ""} { "Info" "IDRC_NODES_INFO" " ~GND " "Node  \"~GND\"" {  } { { "temporary_test_loc" "" { Generic "C:/QuartusProj/New Pong/" { { 0 { 0 ""} 0 814 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1757534340257 ""} { "Info" "IDRC_NODES_INFO" " video_timing:video_timing\|Equal0~0 " "Node  \"video_timing:video_timing\|Equal0~0\"" {  } { { "video_timing.vhd" "" { Text "C:/QuartusProj/New Pong/video_timing.vhd" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/QuartusProj/New Pong/" { { 0 { 0 ""} 0 689 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1757534340257 ""} { "Info" "IDRC_NODES_INFO" " video_timing:video_timing\|Equal0~1 " "Node  \"video_timing:video_timing\|Equal0~1\"" {  } { { "video_timing.vhd" "" { Text "C:/QuartusProj/New Pong/video_timing.vhd" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/QuartusProj/New Pong/" { { 0 { 0 ""} 0 690 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1757534340257 ""} { "Info" "IDRC_NODES_INFO" " video_timing:video_timing\|vcount_buf\[7\] " "Node  \"video_timing:video_timing\|vcount_buf\[7\]\"" {  } { { "video_timing.vhd" "" { Text "C:/QuartusProj/New Pong/video_timing.vhd" 47 -1 0 } } { "temporary_test_loc" "" { Generic "C:/QuartusProj/New Pong/" { { 0 { 0 ""} 0 399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1757534340257 ""} { "Info" "IDRC_NODES_INFO" " video_timing:video_timing\|vcount_buf\[3\] " "Node  \"video_timing:video_timing\|vcount_buf\[3\]\"" {  } { { "video_timing.vhd" "" { Text "C:/QuartusProj/New Pong/video_timing.vhd" 47 -1 0 } } { "temporary_test_loc" "" { Generic "C:/QuartusProj/New Pong/" { { 0 { 0 ""} 0 395 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1757534340257 ""} { "Info" "IDRC_NODES_INFO" " video_timing:video_timing\|vcount_buf\[5\] " "Node  \"video_timing:video_timing\|vcount_buf\[5\]\"" {  } { { "video_timing.vhd" "" { Text "C:/QuartusProj/New Pong/video_timing.vhd" 47 -1 0 } } { "temporary_test_loc" "" { Generic "C:/QuartusProj/New Pong/" { { 0 { 0 ""} 0 397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1757534340257 ""} { "Info" "IDRC_NODES_INFO" " video_timing:video_timing\|vcount_buf\[6\] " "Node  \"video_timing:video_timing\|vcount_buf\[6\]\"" {  } { { "video_timing.vhd" "" { Text "C:/QuartusProj/New Pong/video_timing.vhd" 47 -1 0 } } { "temporary_test_loc" "" { Generic "C:/QuartusProj/New Pong/" { { 0 { 0 ""} 0 398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1757534340257 ""} { "Info" "IDRC_NODES_INFO" " video_timing:video_timing\|vcount_buf\[4\] " "Node  \"video_timing:video_timing\|vcount_buf\[4\]\"" {  } { { "video_timing.vhd" "" { Text "C:/QuartusProj/New Pong/video_timing.vhd" 47 -1 0 } } { "temporary_test_loc" "" { Generic "C:/QuartusProj/New Pong/" { { 0 { 0 ""} 0 396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1757534340257 ""} { "Info" "IDRC_NODES_INFO" " video_timing:video_timing\|vcount_buf\[9\] " "Node  \"video_timing:video_timing\|vcount_buf\[9\]\"" {  } { { "video_timing.vhd" "" { Text "C:/QuartusProj/New Pong/video_timing.vhd" 47 -1 0 } } { "temporary_test_loc" "" { Generic "C:/QuartusProj/New Pong/" { { 0 { 0 ""} 0 401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1757534340257 ""} { "Info" "IDRC_NODES_INFO" " video_timing:video_timing\|vcount_buf\[2\] " "Node  \"video_timing:video_timing\|vcount_buf\[2\]\"" {  } { { "video_timing.vhd" "" { Text "C:/QuartusProj/New Pong/video_timing.vhd" 47 -1 0 } } { "temporary_test_loc" "" { Generic "C:/QuartusProj/New Pong/" { { 0 { 0 ""} 0 394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1757534340257 ""} { "Info" "IDRC_NODES_INFO" " video_timing:video_timing\|Add1~1 " "Node  \"video_timing:video_timing\|Add1~1\"" {  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1244 -1 0 } } { "temporary_test_loc" "" { Generic "C:/QuartusProj/New Pong/" { { 0 { 0 ""} 0 733 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1757534340257 ""} { "Info" "IDRC_NODES_INFO" " video_timing:video_timing\|Add1~25 " "Node  \"video_timing:video_timing\|Add1~25\"" {  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1244 -1 0 } } { "temporary_test_loc" "" { Generic "C:/QuartusProj/New Pong/" { { 0 { 0 ""} 0 785 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1757534340257 ""} { "Info" "IDRC_NODES_INFO" " video_timing:video_timing\|Add1~9 " "Node  \"video_timing:video_timing\|Add1~9\"" {  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1244 -1 0 } } { "temporary_test_loc" "" { Generic "C:/QuartusProj/New Pong/" { { 0 { 0 ""} 0 741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1757534340257 ""} { "Info" "IDRC_NODES_INFO" " video_timing:video_timing\|Add0~17 " "Node  \"video_timing:video_timing\|Add0~17\"" {  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1244 -1 0 } } { "temporary_test_loc" "" { Generic "C:/QuartusProj/New Pong/" { { 0 { 0 ""} 0 714 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1757534340257 ""} { "Info" "IDRC_NODES_INFO" " video_timing:video_timing\|Add1~37 " "Node  \"video_timing:video_timing\|Add1~37\"" {  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1244 -1 0 } } { "temporary_test_loc" "" { Generic "C:/QuartusProj/New Pong/" { { 0 { 0 ""} 0 798 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1757534340257 ""} { "Info" "IDRC_NODES_INFO" " video_timing:video_timing\|vcount_buf\[8\] " "Node  \"video_timing:video_timing\|vcount_buf\[8\]\"" {  } { { "video_timing.vhd" "" { Text "C:/QuartusProj/New Pong/video_timing.vhd" 47 -1 0 } } { "temporary_test_loc" "" { Generic "C:/QuartusProj/New Pong/" { { 0 { 0 ""} 0 400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1757534340257 ""} { "Info" "IDRC_NODES_INFO" " video_timing:video_timing\|Add1~33 " "Node  \"video_timing:video_timing\|Add1~33\"" {  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1244 -1 0 } } { "temporary_test_loc" "" { Generic "C:/QuartusProj/New Pong/" { { 0 { 0 ""} 0 793 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1757534340257 ""} { "Info" "IDRC_NODES_INFO" " video_timing:video_timing\|vcount_buf\[1\] " "Node  \"video_timing:video_timing\|vcount_buf\[1\]\"" {  } { { "video_timing.vhd" "" { Text "C:/QuartusProj/New Pong/video_timing.vhd" 47 -1 0 } } { "temporary_test_loc" "" { Generic "C:/QuartusProj/New Pong/" { { 0 { 0 ""} 0 393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1757534340257 ""} { "Info" "IDRC_NODES_INFO" " video_timing:video_timing\|Add0~5 " "Node  \"video_timing:video_timing\|Add0~5\"" {  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1244 -1 0 } } { "temporary_test_loc" "" { Generic "C:/QuartusProj/New Pong/" { { 0 { 0 ""} 0 700 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1757534340257 ""} { "Info" "IDRC_NODES_INFO" " video_timing:video_timing\|Add1~5 " "Node  \"video_timing:video_timing\|Add1~5\"" {  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1244 -1 0 } } { "temporary_test_loc" "" { Generic "C:/QuartusProj/New Pong/" { { 0 { 0 ""} 0 737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1757534340257 ""} { "Info" "IDRC_NODES_INFO" " video_timing:video_timing\|vcount_buf\[11\] " "Node  \"video_timing:video_timing\|vcount_buf\[11\]\"" {  } { { "video_timing.vhd" "" { Text "C:/QuartusProj/New Pong/video_timing.vhd" 47 -1 0 } } { "temporary_test_loc" "" { Generic "C:/QuartusProj/New Pong/" { { 0 { 0 ""} 0 403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1757534340257 ""} { "Info" "IDRC_NODES_INFO" " video_timing:video_timing\|Add1~17 " "Node  \"video_timing:video_timing\|Add1~17\"" {  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1244 -1 0 } } { "temporary_test_loc" "" { Generic "C:/QuartusProj/New Pong/" { { 0 { 0 ""} 0 777 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1757534340257 ""} { "Info" "IDRC_NODES_INFO" " video_timing:video_timing\|Add1~13 " "Node  \"video_timing:video_timing\|Add1~13\"" {  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1244 -1 0 } } { "temporary_test_loc" "" { Generic "C:/QuartusProj/New Pong/" { { 0 { 0 ""} 0 745 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1757534340257 ""} { "Info" "IDRC_NODES_INFO" " video_timing:video_timing\|Add1~29 " "Node  \"video_timing:video_timing\|Add1~29\"" {  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1244 -1 0 } } { "temporary_test_loc" "" { Generic "C:/QuartusProj/New Pong/" { { 0 { 0 ""} 0 789 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1757534340257 ""} { "Info" "IDRC_NODES_INFO" " video_timing:video_timing\|Add1~41 " "Node  \"video_timing:video_timing\|Add1~41\"" {  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1244 -1 0 } } { "temporary_test_loc" "" { Generic "C:/QuartusProj/New Pong/" { { 0 { 0 ""} 0 802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1757534340257 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1757534340257 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1757534340257 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "50 0 " "Design Assistant information: finished post-fitting analysis of current design -- generated 50 information messages and 0 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1757534340261 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 2 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4740 " "Peak virtual memory: 4740 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1757534340319 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 10 15:59:00 2025 " "Processing ended: Wed Sep 10 15:59:00 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1757534340319 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1757534340319 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1757534340319 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1757534340319 ""}
