{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651295088454 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651295088458 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 30 00:04:48 2022 " "Processing started: Sat Apr 30 00:04:48 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651295088458 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295088458 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295088458 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1651295089437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/final_project_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/final_project_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc " "Found entity 1: final_project_soc" {  } { { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295095962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295095962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "final_project_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295095969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295095969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "final_project_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295095976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295095976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_irq_mapper " "Found entity 1: final_project_soc_irq_mapper" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_irq_mapper.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295095979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295095979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0 " "Found entity 1: final_project_soc_mm_interconnect_0" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295096011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: final_project_soc_mm_interconnect_0_avalon_st_adapter_005" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295096018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: final_project_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295096023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: final_project_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295096030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295096037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "final_project_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295096043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "final_project_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295096050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "final_project_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295096053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "final_project_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295096060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295096070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295096074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295096076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: final_project_soc_mm_interconnect_0_rsp_mux_001" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295096084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096088 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295096088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_rsp_mux " "Found entity 1: final_project_soc_mm_interconnect_0_rsp_mux" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295096096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_rsp_demux_001 " "Found entity 1: final_project_soc_mm_interconnect_0_rsp_demux_001" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295096099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_rsp_demux " "Found entity 1: final_project_soc_mm_interconnect_0_rsp_demux" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295096106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_cmd_mux_001 " "Found entity 1: final_project_soc_mm_interconnect_0_cmd_mux_001" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295096110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_cmd_mux " "Found entity 1: final_project_soc_mm_interconnect_0_cmd_mux" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295096116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: final_project_soc_mm_interconnect_0_cmd_demux_001" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295096123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_cmd_demux " "Found entity 1: final_project_soc_mm_interconnect_0_cmd_demux" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295096131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295096138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295096141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096154 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096154 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096154 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096154 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295096154 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651295096167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295096168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "final_project_soc/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295096175 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "final_project_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651295096182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "final_project_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295096183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "final_project_soc/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295096190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "final_project_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295096197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295096207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096215 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295096215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "final_project_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295096219 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_soc_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at final_project_soc_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651295096222 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_soc_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at final_project_soc_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651295096222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_router_007_default_decode " "Found entity 1: final_project_soc_mm_interconnect_0_router_007_default_decode" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096224 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_soc_mm_interconnect_0_router_007 " "Found entity 2: final_project_soc_mm_interconnect_0_router_007" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295096224 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_soc_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at final_project_soc_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651295096227 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_soc_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at final_project_soc_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651295096227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_router_003_default_decode " "Found entity 1: final_project_soc_mm_interconnect_0_router_003_default_decode" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096229 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_soc_mm_interconnect_0_router_003 " "Found entity 2: final_project_soc_mm_interconnect_0_router_003" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295096229 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at final_project_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651295096231 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at final_project_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651295096232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: final_project_soc_mm_interconnect_0_router_002_default_decode" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096233 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_soc_mm_interconnect_0_router_002 " "Found entity 2: final_project_soc_mm_interconnect_0_router_002" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295096233 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_soc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at final_project_soc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651295096240 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_soc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at final_project_soc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651295096241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_router_001_default_decode " "Found entity 1: final_project_soc_mm_interconnect_0_router_001_default_decode" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096243 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_soc_mm_interconnect_0_router_001 " "Found entity 2: final_project_soc_mm_interconnect_0_router_001" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295096243 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at final_project_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651295096249 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at final_project_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651295096249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_router_default_decode " "Found entity 1: final_project_soc_mm_interconnect_0_router_default_decode" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096252 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_soc_mm_interconnect_0_router " "Found entity 2: final_project_soc_mm_interconnect_0_router" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295096252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295096260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295096268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295096276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295096284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_usb_rst " "Found entity 1: final_project_soc_usb_rst" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_usb_rst.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295096289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_usb_gpx.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_usb_gpx.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_usb_gpx " "Found entity 1: final_project_soc_usb_gpx" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_usb_gpx.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_usb_gpx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295096293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_timer " "Found entity 1: final_project_soc_timer" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_timer.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295096301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_sysid_qsys_0 " "Found entity 1: final_project_soc_sysid_qsys_0" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sysid_qsys_0.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295096309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_spi_0 " "Found entity 1: final_project_soc_spi_0" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_spi_0.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295096317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_sdram_pll_dffpipe_l2c " "Found entity 1: final_project_soc_sdram_pll_dffpipe_l2c" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096330 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_soc_sdram_pll_stdsync_sv6 " "Found entity 2: final_project_soc_sdram_pll_stdsync_sv6" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096330 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_project_soc_sdram_pll_altpll_vg92 " "Found entity 3: final_project_soc_sdram_pll_altpll_vg92" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096330 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_project_soc_sdram_pll " "Found entity 4: final_project_soc_sdram_pll" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295096330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_sdram_input_efifo_module " "Found entity 1: final_project_soc_sdram_input_efifo_module" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096341 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_soc_sdram " "Found entity 2: final_project_soc_sdram" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295096341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_nios2_gen2_0 " "Found entity 1: final_project_soc_nios2_gen2_0" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295096348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: final_project_soc_nios2_gen2_0_cpu_ic_data_module" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096856 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_soc_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: final_project_soc_nios2_gen2_0_cpu_ic_tag_module" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096856 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_project_soc_nios2_gen2_0_cpu_bht_module " "Found entity 3: final_project_soc_nios2_gen2_0_cpu_bht_module" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096856 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_project_soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: final_project_soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096856 ""} { "Info" "ISGN_ENTITY_NAME" "5 final_project_soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: final_project_soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096856 ""} { "Info" "ISGN_ENTITY_NAME" "6 final_project_soc_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: final_project_soc_nios2_gen2_0_cpu_dc_tag_module" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096856 ""} { "Info" "ISGN_ENTITY_NAME" "7 final_project_soc_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: final_project_soc_nios2_gen2_0_cpu_dc_data_module" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096856 ""} { "Info" "ISGN_ENTITY_NAME" "8 final_project_soc_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: final_project_soc_nios2_gen2_0_cpu_dc_victim_module" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096856 ""} { "Info" "ISGN_ENTITY_NAME" "9 final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096856 ""} { "Info" "ISGN_ENTITY_NAME" "10 final_project_soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: final_project_soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096856 ""} { "Info" "ISGN_ENTITY_NAME" "11 final_project_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: final_project_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096856 ""} { "Info" "ISGN_ENTITY_NAME" "12 final_project_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: final_project_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096856 ""} { "Info" "ISGN_ENTITY_NAME" "13 final_project_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: final_project_soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096856 ""} { "Info" "ISGN_ENTITY_NAME" "14 final_project_soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: final_project_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096856 ""} { "Info" "ISGN_ENTITY_NAME" "15 final_project_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: final_project_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096856 ""} { "Info" "ISGN_ENTITY_NAME" "16 final_project_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: final_project_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096856 ""} { "Info" "ISGN_ENTITY_NAME" "17 final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096856 ""} { "Info" "ISGN_ENTITY_NAME" "18 final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096856 ""} { "Info" "ISGN_ENTITY_NAME" "19 final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096856 ""} { "Info" "ISGN_ENTITY_NAME" "20 final_project_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: final_project_soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096856 ""} { "Info" "ISGN_ENTITY_NAME" "21 final_project_soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: final_project_soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096856 ""} { "Info" "ISGN_ENTITY_NAME" "22 final_project_soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: final_project_soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096856 ""} { "Info" "ISGN_ENTITY_NAME" "23 final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096856 ""} { "Info" "ISGN_ENTITY_NAME" "24 final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096856 ""} { "Info" "ISGN_ENTITY_NAME" "25 final_project_soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: final_project_soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096856 ""} { "Info" "ISGN_ENTITY_NAME" "26 final_project_soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: final_project_soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096856 ""} { "Info" "ISGN_ENTITY_NAME" "27 final_project_soc_nios2_gen2_0_cpu " "Found entity 27: final_project_soc_nios2_gen2_0_cpu" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295096856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295096861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: final_project_soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295096871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295096880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_nios2_gen2_0_cpu_mult_cell " "Found entity 1: final_project_soc_nios2_gen2_0_cpu_mult_cell" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_mult_cell.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295096887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: final_project_soc_nios2_gen2_0_cpu_test_bench" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295096898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_leds_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_leds_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_leds_pio " "Found entity 1: final_project_soc_leds_pio" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_leds_pio.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_leds_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295096903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_keycode " "Found entity 1: final_project_soc_keycode" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_keycode.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295096908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_key.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_key " "Found entity 1: final_project_soc_key" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_key.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295096913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_jtag_uart_sim_scfifo_w " "Found entity 1: final_project_soc_jtag_uart_sim_scfifo_w" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096928 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_soc_jtag_uart_scfifo_w " "Found entity 2: final_project_soc_jtag_uart_scfifo_w" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096928 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_project_soc_jtag_uart_sim_scfifo_r " "Found entity 3: final_project_soc_jtag_uart_sim_scfifo_r" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096928 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_project_soc_jtag_uart_scfifo_r " "Found entity 4: final_project_soc_jtag_uart_scfifo_r" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096928 ""} { "Info" "ISGN_ENTITY_NAME" "5 final_project_soc_jtag_uart " "Found entity 5: final_project_soc_jtag_uart" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295096928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_hex_digits_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_hex_digits_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_hex_digits_pio " "Found entity 1: final_project_soc_hex_digits_pio" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_hex_digits_pio.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_hex_digits_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295096933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/vga_pixel_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/vga_pixel_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_text_avl_interface " "Found entity 1: vga_text_avl_interface" {  } { { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295096938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "final_project_soc/synthesis/submodules/VGA_controller.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295096946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295096953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project " "Found entity 1: final_project" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295096959 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1651295096961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295096964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295096964 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Reset_h final_project.sv(120) " "Verilog HDL Implicit Net warning at final_project.sv(120): created implicit net for \"Reset_h\"" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 120 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295096964 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_soc_sdram.v(318) " "Verilog HDL or VHDL warning at final_project_soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651295096985 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_soc_sdram.v(328) " "Verilog HDL or VHDL warning at final_project_soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651295096985 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_soc_sdram.v(338) " "Verilog HDL or VHDL warning at final_project_soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651295096985 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_soc_sdram.v(682) " "Verilog HDL or VHDL warning at final_project_soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651295096987 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_soc_spi_0.v(402) " "Verilog HDL or VHDL warning at final_project_soc_spi_0.v(402): conditional expression evaluates to a constant" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_spi_0.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_spi_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651295096987 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final_project " "Elaborating entity \"final_project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651295097104 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Reset_h final_project.sv(120) " "Verilog HDL or VHDL warning at final_project.sv(120): object \"Reset_h\" assigned a value but never read" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651295097105 "|final_project"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_driver4 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_driver4\"" {  } { { "final_project.sv" "hex_driver4" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295097115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc final_project_soc:u0 " "Elaborating entity \"final_project_soc\" for hierarchy \"final_project_soc:u0\"" {  } { { "final_project.sv" "u0" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295097138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_text_avl_interface final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0 " "Elaborating entity \"vga_text_avl_interface\" for hierarchy \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "vga_pixel_controller_0" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295097165 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_pixel_interface.sv(112) " "Verilog HDL assignment warning at vga_pixel_interface.sv(112): truncated value with size 32 to match size of target (10)" {  } { { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651295097166 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_pixel_interface.sv(113) " "Verilog HDL assignment warning at vga_pixel_interface.sv(113): truncated value with size 32 to match size of target (10)" {  } { { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651295097167 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 vga_pixel_interface.sv(116) " "Verilog HDL assignment warning at vga_pixel_interface.sv(116): truncated value with size 32 to match size of target (15)" {  } { { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651295097167 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 vga_pixel_interface.sv(119) " "Verilog HDL assignment warning at vga_pixel_interface.sv(119): truncated value with size 32 to match size of target (2)" {  } { { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651295097167 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_pixel_interface.sv(125) " "Verilog HDL assignment warning at vga_pixel_interface.sv(125): truncated value with size 32 to match size of target (10)" {  } { { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651295097167 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_pixel_interface.sv(126) " "Verilog HDL assignment warning at vga_pixel_interface.sv(126): truncated value with size 32 to match size of target (10)" {  } { { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651295097167 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_pixel_interface.sv(134) " "Verilog HDL assignment warning at vga_pixel_interface.sv(134): truncated value with size 32 to match size of target (4)" {  } { { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651295097167 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_pixel_interface.sv(135) " "Verilog HDL assignment warning at vga_pixel_interface.sv(135): truncated value with size 32 to match size of target (4)" {  } { { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651295097167 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_pixel_interface.sv(136) " "Verilog HDL assignment warning at vga_pixel_interface.sv(136): truncated value with size 32 to match size of target (4)" {  } { { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651295097168 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|vga_controller:vga_control " "Elaborating entity \"vga_controller\" for hierarchy \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|vga_controller:vga_control\"" {  } { { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "vga_control" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295097185 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(76) " "Verilog HDL assignment warning at VGA_controller.sv(76): truncated value with size 32 to match size of target (10)" {  } { { "final_project_soc/synthesis/submodules/VGA_controller.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/VGA_controller.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651295097185 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|vga_controller:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(79) " "Verilog HDL assignment warning at VGA_controller.sv(79): truncated value with size 32 to match size of target (10)" {  } { { "final_project_soc/synthesis/submodules/VGA_controller.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/VGA_controller.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651295097185 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|vga_controller:vga_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram " "Elaborating entity \"ram\" for hierarchy \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\"" {  } { { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "ram" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295097196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\"" {  } { { "final_project_soc/synthesis/submodules/ram.v" "altsyncram_component" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295097277 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\"" {  } { { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295097287 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651295097287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651295097287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651295097287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651295097287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651295097287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651295097287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651295097287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651295097287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651295097287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 65536 " "Parameter \"numwords_b\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651295097287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651295097287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651295097287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651295097287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651295097287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651295097287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651295097287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651295097287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651295097287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651295097287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651295097287 ""}  } { { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651295097287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v3n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v3n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v3n1 " "Found entity 1: altsyncram_v3n1" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295097363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295097363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v3n1 final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated " "Elaborating entity \"altsyncram_v3n1\" for hierarchy \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295097366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_h7a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_h7a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_h7a " "Found entity 1: decode_h7a" {  } { { "db/decode_h7a.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/decode_h7a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295097466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295097466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_h7a final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|decode_h7a:decode2 " "Elaborating entity \"decode_h7a\" for hierarchy \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|decode_h7a:decode2\"" {  } { { "db/altsyncram_v3n1.tdf" "decode2" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295097470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_aj9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_aj9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_aj9 " "Found entity 1: decode_aj9" {  } { { "db/decode_aj9.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/decode_aj9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295097511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295097511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_aj9 final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|decode_aj9:rden_decode_b " "Elaborating entity \"decode_aj9\" for hierarchy \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|decode_aj9:rden_decode_b\"" {  } { { "db/altsyncram_v3n1.tdf" "rden_decode_b" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295097515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_e3b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_e3b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_e3b " "Found entity 1: mux_e3b" {  } { { "db/mux_e3b.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/mux_e3b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295097565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295097565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_e3b final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|mux_e3b:mux3 " "Elaborating entity \"mux_e3b\" for hierarchy \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|mux_e3b:mux3\"" {  } { { "db/altsyncram_v3n1.tdf" "mux3" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295097570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_hex_digits_pio final_project_soc:u0\|final_project_soc_hex_digits_pio:hex_digits_pio " "Elaborating entity \"final_project_soc_hex_digits_pio\" for hierarchy \"final_project_soc:u0\|final_project_soc_hex_digits_pio:hex_digits_pio\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "hex_digits_pio" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295097597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_jtag_uart final_project_soc:u0\|final_project_soc_jtag_uart:jtag_uart " "Elaborating entity \"final_project_soc_jtag_uart\" for hierarchy \"final_project_soc:u0\|final_project_soc_jtag_uart:jtag_uart\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "jtag_uart" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295097608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_jtag_uart_scfifo_w final_project_soc:u0\|final_project_soc_jtag_uart:jtag_uart\|final_project_soc_jtag_uart_scfifo_w:the_final_project_soc_jtag_uart_scfifo_w " "Elaborating entity \"final_project_soc_jtag_uart_scfifo_w\" for hierarchy \"final_project_soc:u0\|final_project_soc_jtag_uart:jtag_uart\|final_project_soc_jtag_uart_scfifo_w:the_final_project_soc_jtag_uart_scfifo_w\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart.v" "the_final_project_soc_jtag_uart_scfifo_w" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295097620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo final_project_soc:u0\|final_project_soc_jtag_uart:jtag_uart\|final_project_soc_jtag_uart_scfifo_w:the_final_project_soc_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"final_project_soc:u0\|final_project_soc_jtag_uart:jtag_uart\|final_project_soc_jtag_uart_scfifo_w:the_final_project_soc_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart.v" "wfifo" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295097769 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_soc:u0\|final_project_soc_jtag_uart:jtag_uart\|final_project_soc_jtag_uart_scfifo_w:the_final_project_soc_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"final_project_soc:u0\|final_project_soc_jtag_uart:jtag_uart\|final_project_soc_jtag_uart_scfifo_w:the_final_project_soc_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295097774 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_soc:u0\|final_project_soc_jtag_uart:jtag_uart\|final_project_soc_jtag_uart_scfifo_w:the_final_project_soc_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"final_project_soc:u0\|final_project_soc_jtag_uart:jtag_uart\|final_project_soc_jtag_uart_scfifo_w:the_final_project_soc_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651295097774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651295097774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651295097774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651295097774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651295097774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651295097774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651295097774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651295097774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651295097774 ""}  } { { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651295097774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295097819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295097819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 final_project_soc:u0\|final_project_soc_jtag_uart:jtag_uart\|final_project_soc_jtag_uart_scfifo_w:the_final_project_soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"final_project_soc:u0\|final_project_soc_jtag_uart:jtag_uart\|final_project_soc_jtag_uart_scfifo_w:the_final_project_soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295097822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295097843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295097843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 final_project_soc:u0\|final_project_soc_jtag_uart:jtag_uart\|final_project_soc_jtag_uart_scfifo_w:the_final_project_soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"final_project_soc:u0\|final_project_soc_jtag_uart:jtag_uart\|final_project_soc_jtag_uart_scfifo_w:the_final_project_soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295097849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295097869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295097869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf final_project_soc:u0\|final_project_soc_jtag_uart:jtag_uart\|final_project_soc_jtag_uart_scfifo_w:the_final_project_soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"final_project_soc:u0\|final_project_soc_jtag_uart:jtag_uart\|final_project_soc_jtag_uart_scfifo_w:the_final_project_soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295097875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295097916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295097916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 final_project_soc:u0\|final_project_soc_jtag_uart:jtag_uart\|final_project_soc_jtag_uart_scfifo_w:the_final_project_soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"final_project_soc:u0\|final_project_soc_jtag_uart:jtag_uart\|final_project_soc_jtag_uart_scfifo_w:the_final_project_soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295097924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295097967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295097967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 final_project_soc:u0\|final_project_soc_jtag_uart:jtag_uart\|final_project_soc_jtag_uart_scfifo_w:the_final_project_soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"final_project_soc:u0\|final_project_soc_jtag_uart:jtag_uart\|final_project_soc_jtag_uart_scfifo_w:the_final_project_soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295097973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295098016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295098016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b final_project_soc:u0\|final_project_soc_jtag_uart:jtag_uart\|final_project_soc_jtag_uart_scfifo_w:the_final_project_soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"final_project_soc:u0\|final_project_soc_jtag_uart:jtag_uart\|final_project_soc_jtag_uart_scfifo_w:the_final_project_soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295098022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_jtag_uart_scfifo_r final_project_soc:u0\|final_project_soc_jtag_uart:jtag_uart\|final_project_soc_jtag_uart_scfifo_r:the_final_project_soc_jtag_uart_scfifo_r " "Elaborating entity \"final_project_soc_jtag_uart_scfifo_r\" for hierarchy \"final_project_soc:u0\|final_project_soc_jtag_uart:jtag_uart\|final_project_soc_jtag_uart_scfifo_r:the_final_project_soc_jtag_uart_scfifo_r\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart.v" "the_final_project_soc_jtag_uart_scfifo_r" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295098050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic final_project_soc:u0\|final_project_soc_jtag_uart:jtag_uart\|alt_jtag_atlantic:final_project_soc_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"final_project_soc:u0\|final_project_soc_jtag_uart:jtag_uart\|alt_jtag_atlantic:final_project_soc_jtag_uart_alt_jtag_atlantic\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart.v" "final_project_soc_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295098291 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_soc:u0\|final_project_soc_jtag_uart:jtag_uart\|alt_jtag_atlantic:final_project_soc_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"final_project_soc:u0\|final_project_soc_jtag_uart:jtag_uart\|alt_jtag_atlantic:final_project_soc_jtag_uart_alt_jtag_atlantic\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295098307 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_soc:u0\|final_project_soc_jtag_uart:jtag_uart\|alt_jtag_atlantic:final_project_soc_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"final_project_soc:u0\|final_project_soc_jtag_uart:jtag_uart\|alt_jtag_atlantic:final_project_soc_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651295098307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651295098307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651295098307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651295098307 ""}  } { { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651295098307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter final_project_soc:u0\|final_project_soc_jtag_uart:jtag_uart\|alt_jtag_atlantic:final_project_soc_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"final_project_soc:u0\|final_project_soc_jtag_uart:jtag_uart\|alt_jtag_atlantic:final_project_soc_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295098706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl final_project_soc:u0\|final_project_soc_jtag_uart:jtag_uart\|alt_jtag_atlantic:final_project_soc_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"final_project_soc:u0\|final_project_soc_jtag_uart:jtag_uart\|alt_jtag_atlantic:final_project_soc_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295098807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_key final_project_soc:u0\|final_project_soc_key:key " "Elaborating entity \"final_project_soc_key\" for hierarchy \"final_project_soc:u0\|final_project_soc_key:key\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "key" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295098844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_keycode final_project_soc:u0\|final_project_soc_keycode:keycode " "Elaborating entity \"final_project_soc_keycode\" for hierarchy \"final_project_soc:u0\|final_project_soc_keycode:keycode\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "keycode" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295098855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_leds_pio final_project_soc:u0\|final_project_soc_leds_pio:leds_pio " "Elaborating entity \"final_project_soc_leds_pio\" for hierarchy \"final_project_soc:u0\|final_project_soc_leds_pio:leds_pio\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "leds_pio" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295098865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0 final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"final_project_soc_nios2_gen2_0\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "nios2_gen2_0" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295098875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0.v" "cpu" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295098904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_test_bench final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_test_bench:the_final_project_soc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_test_bench:the_final_project_soc_nios2_gen2_0_cpu_test_bench\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "the_final_project_soc_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 5986 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295099158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_ic_data_module final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_ic_data_module:final_project_soc_nios2_gen2_0_cpu_ic_data " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_ic_data_module\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_ic_data_module:final_project_soc_nios2_gen2_0_cpu_ic_data\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "final_project_soc_nios2_gen2_0_cpu_ic_data" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 6988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295099190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_ic_data_module:final_project_soc_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_ic_data_module:final_project_soc_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295099206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2uc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2uc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2uc1 " "Found entity 1: altsyncram_2uc1" {  } { { "db/altsyncram_2uc1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_2uc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295099264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295099264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2uc1 final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_ic_data_module:final_project_soc_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated " "Elaborating entity \"altsyncram_2uc1\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_ic_data_module:final_project_soc_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295099267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_ic_tag_module final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_ic_tag_module:final_project_soc_nios2_gen2_0_cpu_ic_tag " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_ic_tag_module\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_ic_tag_module:final_project_soc_nios2_gen2_0_cpu_ic_tag\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "final_project_soc_nios2_gen2_0_cpu_ic_tag" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 7054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295099308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_ic_tag_module:final_project_soc_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_ic_tag_module:final_project_soc_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295099324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1lc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1lc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1lc1 " "Found entity 1: altsyncram_1lc1" {  } { { "db/altsyncram_1lc1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_1lc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295099380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295099380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1lc1 final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_ic_tag_module:final_project_soc_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_1lc1:auto_generated " "Elaborating entity \"altsyncram_1lc1\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_ic_tag_module:final_project_soc_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_1lc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295099383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_bht_module final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_bht_module:final_project_soc_nios2_gen2_0_cpu_bht " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_bht_module\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_bht_module:final_project_soc_nios2_gen2_0_cpu_bht\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "final_project_soc_nios2_gen2_0_cpu_bht" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 7252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295099423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_bht_module:final_project_soc_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_bht_module:final_project_soc_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295099437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vhc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vhc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vhc1 " "Found entity 1: altsyncram_vhc1" {  } { { "db/altsyncram_vhc1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_vhc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295099491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295099491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vhc1 final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_bht_module:final_project_soc_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated " "Elaborating entity \"altsyncram_vhc1\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_bht_module:final_project_soc_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295099494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_register_bank_a_module final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_register_bank_a_module:final_project_soc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_register_bank_a_module:final_project_soc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "final_project_soc_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 8209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295099530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_register_bank_a_module:final_project_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_register_bank_a_module:final_project_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295099545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5tb1 " "Found entity 1: altsyncram_5tb1" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_5tb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295099602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295099602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5tb1 final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_register_bank_a_module:final_project_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated " "Elaborating entity \"altsyncram_5tb1\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_register_bank_a_module:final_project_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295099605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_register_bank_b_module final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_register_bank_b_module:final_project_soc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_register_bank_b_module:final_project_soc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "final_project_soc_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 8227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295099647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_mult_cell final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "the_final_project_soc_nios2_gen2_0_cpu_mult_cell" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 8812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295099680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295099713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_bbo2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_bbo2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_bbo2 " "Found entity 1: altera_mult_add_bbo2" {  } { { "db/altera_mult_add_bbo2.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altera_mult_add_bbo2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295099762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295099762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_bbo2 final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated " "Elaborating entity \"altera_mult_add_bbo2\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295099772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_bbo2.v" "altera_mult_add_rtl1" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altera_mult_add_bbo2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295099867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295099911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295099941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295099961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295100018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295100181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295100203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295100258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295100317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295100340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295100362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295100425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295100852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295100969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295100992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295101039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295101061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295101117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295101175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_dc_tag_module final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_dc_tag_module:final_project_soc_nios2_gen2_0_cpu_dc_tag " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_dc_tag_module\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_dc_tag_module:final_project_soc_nios2_gen2_0_cpu_dc_tag\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "final_project_soc_nios2_gen2_0_cpu_dc_tag" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 9234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295103450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_dc_tag_module:final_project_soc_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_dc_tag_module:final_project_soc_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295103465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rtb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rtb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rtb1 " "Found entity 1: altsyncram_rtb1" {  } { { "db/altsyncram_rtb1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_rtb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295103521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295103521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rtb1 final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_dc_tag_module:final_project_soc_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_rtb1:auto_generated " "Elaborating entity \"altsyncram_rtb1\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_dc_tag_module:final_project_soc_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_rtb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295103525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_dc_data_module final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_dc_data_module:final_project_soc_nios2_gen2_0_cpu_dc_data " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_dc_data_module\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_dc_data_module:final_project_soc_nios2_gen2_0_cpu_dc_data\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "final_project_soc_nios2_gen2_0_cpu_dc_data" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 9300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295103563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_dc_data_module:final_project_soc_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_dc_data_module:final_project_soc_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295103579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aoe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aoe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aoe1 " "Found entity 1: altsyncram_aoe1" {  } { { "db/altsyncram_aoe1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_aoe1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295103636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295103636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aoe1 final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_dc_data_module:final_project_soc_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated " "Elaborating entity \"altsyncram_aoe1\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_dc_data_module:final_project_soc_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295103640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_dc_victim_module final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_dc_victim_module:final_project_soc_nios2_gen2_0_cpu_dc_victim " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_dc_victim_module\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_dc_victim_module:final_project_soc_nios2_gen2_0_cpu_dc_victim\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "final_project_soc_nios2_gen2_0_cpu_dc_victim" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 9412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295103681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_dc_victim_module:final_project_soc_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_dc_victim_module:final_project_soc_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295103696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hec1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hec1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hec1 " "Found entity 1: altsyncram_hec1" {  } { { "db/altsyncram_hec1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_hec1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295103751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295103751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hec1 final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_dc_victim_module:final_project_soc_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated " "Elaborating entity \"altsyncram_hec1\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_dc_victim_module:final_project_soc_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295103755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_nios2_oci final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "the_final_project_soc_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 10217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295103795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295103834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295103873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_nios2_oci_break final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_break:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_break:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295103904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_nios2_oci_xbrk final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295103950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_nios2_oci_dbrk final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295103976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_nios2_oci_itrace final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295104002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_nios2_oci_dtrace final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295104029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_nios2_oci_td_mode final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:final_project_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:final_project_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "final_project_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295104081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295104105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295104148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295104172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295104196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_nios2_oci_pib final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295104220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_nios2_oci_im final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_im:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_im:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295104245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "the_final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295104272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_nios2_ocimem final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_soc_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_soc_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "the_final_project_soc_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295104299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram_module final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_soc_nios2_gen2_0_cpu_nios2_ocimem\|final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_soc_nios2_gen2_0_cpu_nios2_ocimem\|final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295104341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_soc_nios2_gen2_0_cpu_nios2_ocimem\|final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_soc_nios2_gen2_0_cpu_nios2_ocimem\|final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295104356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295104413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295104413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_soc_nios2_gen2_0_cpu_nios2_ocimem\|final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_soc_nios2_gen2_0_cpu_nios2_ocimem\|final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295104417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295104442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_debug_slave_tck final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_final_project_soc_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295104454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295104496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "final_project_soc_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295104566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295104578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295104593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295104608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_sdram final_project_soc:u0\|final_project_soc_sdram:sdram " "Elaborating entity \"final_project_soc_sdram\" for hierarchy \"final_project_soc:u0\|final_project_soc_sdram:sdram\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "sdram" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295104631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_sdram_input_efifo_module final_project_soc:u0\|final_project_soc_sdram:sdram\|final_project_soc_sdram_input_efifo_module:the_final_project_soc_sdram_input_efifo_module " "Elaborating entity \"final_project_soc_sdram_input_efifo_module\" for hierarchy \"final_project_soc:u0\|final_project_soc_sdram:sdram\|final_project_soc_sdram_input_efifo_module:the_final_project_soc_sdram_input_efifo_module\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram.v" "the_final_project_soc_sdram_input_efifo_module" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295104679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_sdram_pll final_project_soc:u0\|final_project_soc_sdram_pll:sdram_pll " "Elaborating entity \"final_project_soc_sdram_pll\" for hierarchy \"final_project_soc:u0\|final_project_soc_sdram_pll:sdram_pll\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "sdram_pll" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295104693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_sdram_pll_stdsync_sv6 final_project_soc:u0\|final_project_soc_sdram_pll:sdram_pll\|final_project_soc_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"final_project_soc_sdram_pll_stdsync_sv6\" for hierarchy \"final_project_soc:u0\|final_project_soc_sdram_pll:sdram_pll\|final_project_soc_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" "stdsync2" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295104703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_sdram_pll_dffpipe_l2c final_project_soc:u0\|final_project_soc_sdram_pll:sdram_pll\|final_project_soc_sdram_pll_stdsync_sv6:stdsync2\|final_project_soc_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"final_project_soc_sdram_pll_dffpipe_l2c\" for hierarchy \"final_project_soc:u0\|final_project_soc_sdram_pll:sdram_pll\|final_project_soc_sdram_pll_stdsync_sv6:stdsync2\|final_project_soc_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" "dffpipe3" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295104711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_sdram_pll_altpll_vg92 final_project_soc:u0\|final_project_soc_sdram_pll:sdram_pll\|final_project_soc_sdram_pll_altpll_vg92:sd1 " "Elaborating entity \"final_project_soc_sdram_pll_altpll_vg92\" for hierarchy \"final_project_soc:u0\|final_project_soc_sdram_pll:sdram_pll\|final_project_soc_sdram_pll_altpll_vg92:sd1\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" "sd1" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295104720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_spi_0 final_project_soc:u0\|final_project_soc_spi_0:spi_0 " "Elaborating entity \"final_project_soc_spi_0\" for hierarchy \"final_project_soc:u0\|final_project_soc_spi_0:spi_0\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "spi_0" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295104730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_sysid_qsys_0 final_project_soc:u0\|final_project_soc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"final_project_soc_sysid_qsys_0\" for hierarchy \"final_project_soc:u0\|final_project_soc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "sysid_qsys_0" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295104748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_timer final_project_soc:u0\|final_project_soc_timer:timer " "Elaborating entity \"final_project_soc_timer\" for hierarchy \"final_project_soc:u0\|final_project_soc_timer:timer\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "timer" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295104757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_usb_gpx final_project_soc:u0\|final_project_soc_usb_gpx:usb_gpx " "Elaborating entity \"final_project_soc_usb_gpx\" for hierarchy \"final_project_soc:u0\|final_project_soc_usb_gpx:usb_gpx\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "usb_gpx" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295104779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_usb_rst final_project_soc:u0\|final_project_soc_usb_rst:usb_rst " "Elaborating entity \"final_project_soc_usb_rst\" for hierarchy \"final_project_soc:u0\|final_project_soc_usb_rst:usb_rst\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "usb_rst" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295104793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0 final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"final_project_soc_mm_interconnect_0\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "mm_interconnect_0" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295104802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 1313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295105133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 1373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295105145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 1437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295105158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_pixel_controller_0_avl_mm_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_pixel_controller_0_avl_mm_slave_translator\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "vga_pixel_controller_0_avl_mm_slave_translator" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 1501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295105174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 1565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295105188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 1629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295105202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 1693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295105217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 1757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295105232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_irq_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_irq_s1_translator\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "usb_irq_s1_translator" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 1821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295105245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "timer_s1_translator" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 2013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295105268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "spi_0_spi_control_port_translator" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 2333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295105297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 2414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295105310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 2495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295105324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 2579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295105337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295105352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 2620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295105367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 3204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295105435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295105450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 3245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295105465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 3286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295105512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_router final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router:router " "Elaborating entity \"final_project_soc_mm_interconnect_0_router\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router:router\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "router" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 4427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295105626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_router_default_decode final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router:router\|final_project_soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"final_project_soc_mm_interconnect_0_router_default_decode\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router:router\|final_project_soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295105653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_router_001 final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"final_project_soc_mm_interconnect_0_router_001\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_001:router_001\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "router_001" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 4443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295105662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_router_001_default_decode final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_001:router_001\|final_project_soc_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"final_project_soc_mm_interconnect_0_router_001_default_decode\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_001:router_001\|final_project_soc_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295105687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_router_002 final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"final_project_soc_mm_interconnect_0_router_002\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_002:router_002\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "router_002" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 4459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295105697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_router_002_default_decode final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_002:router_002\|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"final_project_soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_002:router_002\|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295105717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_router_003 final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"final_project_soc_mm_interconnect_0_router_003\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_003:router_003\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "router_003" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 4475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295105726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_router_003_default_decode final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_003:router_003\|final_project_soc_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"final_project_soc_mm_interconnect_0_router_003_default_decode\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_003:router_003\|final_project_soc_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295105736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_router_007 final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"final_project_soc_mm_interconnect_0_router_007\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_007:router_007\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "router_007" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 4539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295105768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_router_007_default_decode final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_007:router_007\|final_project_soc_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"final_project_soc_mm_interconnect_0_router_007_default_decode\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_007:router_007\|final_project_soc_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295105778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_limiter" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 4733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295105854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 4833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295105874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295105884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_cmd_demux final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"final_project_soc_mm_interconnect_0_cmd_demux\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 4934 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295105893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_cmd_demux_001 final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"final_project_soc_mm_interconnect_0_cmd_demux_001\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 5029 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295105915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_cmd_mux final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"final_project_soc_mm_interconnect_0_cmd_mux\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 5052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295105935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295105949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295105957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_cmd_mux_001 final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"final_project_soc_mm_interconnect_0_cmd_mux_001\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 5069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295105965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_rsp_demux final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"final_project_soc_mm_interconnect_0_rsp_demux\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 5391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295106096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_rsp_demux_001 final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"final_project_soc_mm_interconnect_0_rsp_demux_001\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 5408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295106107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_rsp_mux final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"final_project_soc_mm_interconnect_0_rsp_mux\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 5808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295106156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux.sv" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295106203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295106212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_rsp_mux_001 final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"final_project_soc_mm_interconnect_0_rsp_mux_001\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 5903 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295106220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux_001.sv" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295106264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295106272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 5969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295106280 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651295106286 "|final_project|final_project_soc:u0|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651295106287 "|final_project|final_project_soc:u0|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651295106287 "|final_project|final_project_soc:u0|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 6035 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295106316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "crosser" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 6069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295106338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "final_project_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295106349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "final_project_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295106387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_avalon_st_adapter final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"final_project_soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 6200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295106434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295106442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_avalon_st_adapter_005 final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 " "Elaborating entity \"final_project_soc_mm_interconnect_0_avalon_st_adapter_005\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "avalon_st_adapter_005" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 6345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295106472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|final_project_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0 " "Elaborating entity \"final_project_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0\" for hierarchy \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|final_project_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_avalon_st_adapter_005.v" "error_adapter_0" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_avalon_st_adapter_005.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295106480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_irq_mapper final_project_soc:u0\|final_project_soc_irq_mapper:irq_mapper " "Elaborating entity \"final_project_soc_irq_mapper\" for hierarchy \"final_project_soc:u0\|final_project_soc_irq_mapper:irq_mapper\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "irq_mapper" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295106538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller final_project_soc:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"final_project_soc:u0\|altera_reset_controller:rst_controller\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "rst_controller" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295106545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer final_project_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"final_project_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "final_project_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295106553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer final_project_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"final_project_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "final_project_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295106560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller final_project_soc:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"final_project_soc:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "rst_controller_001" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295106568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller final_project_soc:u0\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"final_project_soc:u0\|altera_reset_controller:rst_controller_002\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "rst_controller_002" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295106582 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1651295107861 "|final_project|final_project_soc:u0|final_project_soc_nios2_gen2_0:nios2_gen2_0|final_project_soc_nios2_gen2_0_cpu:cpu|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci|final_project_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1651295108495 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.04.30.00:05:11 Progress: Loading slde12e9b63/alt_sld_fab_wrapper_hw.tcl " "2022.04.30.00:05:11 Progress: Loading slde12e9b63/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295111247 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295114552 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295114645 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295121800 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295121856 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295121913 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295121985 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295121988 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295121988 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1651295122666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde12e9b63/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slde12e9b63/alt_sld_fab.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/ip/slde12e9b63/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295122838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295122838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295122908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295122908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295122923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295122923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295122968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295122968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295123029 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295123029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295123029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295123079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295123079 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a128 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 4531 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a129 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 4566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a130 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 4601 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a130"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a131 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 4636 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a131"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a132 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 4671 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a132"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a133 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 4706 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a133"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a134 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 4741 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a134"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a135 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 4776 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a136 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 4811 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a136"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a137 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 4846 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a137"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a138 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 4881 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a138"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a139 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 4916 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a139"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a140 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 4951 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a141 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 4986 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a142 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 5021 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a143 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 5056 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a144 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 5091 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a144"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a145 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 5126 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a145"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a146 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 5161 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a146"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a147 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 5196 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a147"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a148 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 5231 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a148"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a149 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 5266 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a149"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a150 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 5301 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a150"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a151 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 5336 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a151"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a152 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 5371 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a152"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a153 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 5406 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a153"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a154 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 5441 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a154"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a155 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 5476 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a155"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a156 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 5511 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a157 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 5546 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a158 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 5581 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a159 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 5616 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a159"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a160 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 5651 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a160"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a161 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 5686 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a161"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a162 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a162\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 5721 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a162"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a163 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a163\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 5756 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a163"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a164 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a164\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 5791 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a164"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a165 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a165\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 5826 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a165"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a166 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a166\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 5861 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a166"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a167 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a167\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 5896 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a167"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a168 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 5931 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a168"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a169 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 5966 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a169"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a170 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 6001 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a170"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a171 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 6036 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a171"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a172 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 6071 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a172"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a173 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 6106 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a173"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a174 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 6141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a174"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a175 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 6176 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a175"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a176 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 6211 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a176"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a177 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 6246 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a177"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a178 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 6281 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a178"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a179 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 6316 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a179"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a180 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 6351 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a180"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a181 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 6386 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a181"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a182 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 6421 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a182"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a183 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 6456 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a183"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a184 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 6491 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a184"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a185 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 6526 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a185"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a186 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 6561 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a186"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a187 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 6596 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a187"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a188 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 6631 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a188"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a189 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 6666 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a189"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a190 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 6701 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a190"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a191 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 6736 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a191"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a192 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 6771 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a192"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a193 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 6806 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a193"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a194 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 6841 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a194"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a195 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a195\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 6876 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a195"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a196 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 6911 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a196"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a197 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 6946 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a197"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a198 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a198\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 6981 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a198"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a199 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a199\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 7016 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a199"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a200 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a200\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 7051 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a200"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a201 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a201\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 7086 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a201"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a202 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a202\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 7121 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a202"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a203 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 7156 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a203"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a204 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 7191 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a204"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a205 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 7226 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a205"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a206 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 7261 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a206"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a207 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 7296 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a207"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a208 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 7331 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a208"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a209 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 7366 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a209"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a210 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 7401 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a210"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a211 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 7436 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a211"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a212 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 7471 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a212"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a213 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 7506 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a213"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a214 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 7541 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a214"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a215 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 7576 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a215"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a216 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a216\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 7611 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a216"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a217 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a217\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 7646 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a217"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a218 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a218\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 7681 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a219 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a219\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 7716 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a219"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a220 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 7751 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a220"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a221 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a221\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 7786 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a221"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a222 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a222\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 7821 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a222"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a223 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 7856 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a223"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a224 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a224\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 7891 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a224"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a225 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a225\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 7926 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a225"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a226 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a226\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 7961 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a226"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a227 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a227\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 7996 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a227"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a228 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a228\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 8031 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a228"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a229 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a229\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 8066 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a229"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a230 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a230\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 8101 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a230"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a231 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a231\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 8136 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a231"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a232 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a232\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 8171 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a232"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a233 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a233\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 8206 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a233"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a234 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a234\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 8241 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a234"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a235 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a235\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 8276 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a235"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a236 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a236\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 8311 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a236"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a237 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a237\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 8346 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a237"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a238 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a238\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 8381 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a238"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a239 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a239\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 8416 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a239"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a240 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a240\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 8451 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a240"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a241 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a241\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 8486 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a241"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a242 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a242\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 8521 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a242"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a243 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a243\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 8556 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a243"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a244 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a244\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 8591 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a244"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a245 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a245\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 8626 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a245"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a246 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a246\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 8661 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a246"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a247 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a247\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 8696 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a247"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a248 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a248\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 8731 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a248"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a249 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a249\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 8766 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a249"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a250 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a250\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 8801 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a250"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a251 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a251\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 8836 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a251"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a252 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a252\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 8871 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a252"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a253 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a253\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 8906 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a253"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a254 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a254\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 8941 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a254"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a255 " "Synthesized away node \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_v3n1:auto_generated\|ram_block1a255\"" {  } { { "db/altsyncram_v3n1.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/altsyncram_v3n1.tdf" 8976 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "final_project_soc/synthesis/submodules/ram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/ram.v" 93 0 0 } } { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 69 0 0 } } { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/final_project_soc.v" 152 0 0 } } { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295124236 "|final_project|final_project_soc:u0|vga_text_avl_interface:vga_pixel_controller_0|ram:ram|altsyncram:altsyncram_component|altsyncram_v3n1:auto_generated|ram_block1a255"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1651295124236 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1651295124236 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"final_project_soc:u0\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "final_project_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1651295125730 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1651295125730 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|Mod1\"" {  } { { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "Mod1" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 125 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295127605 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|Mod0\"" {  } { { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "Mod0" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 112 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295127605 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295127605 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295127605 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295127605 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1651295127605 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|lpm_divide:Mod1\"" {  } { { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 125 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295127666 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|lpm_divide:Mod1 " "Instantiated megafunction \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651295127666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651295127666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651295127666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651295127666 ""}  } { { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 125 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651295127666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3nl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3nl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3nl " "Found entity 1: lpm_divide_3nl" {  } { { "db/lpm_divide_3nl.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/lpm_divide_3nl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295127708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295127708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_2nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_2nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_2nh " "Found entity 1: sign_div_unsign_2nh" {  } { { "db/sign_div_unsign_2nh.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/sign_div_unsign_2nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295127734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295127734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eke " "Found entity 1: alt_u_div_eke" {  } { { "db/alt_u_div_eke.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/alt_u_div_eke.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295127766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295127766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295127826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295127826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295127880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295127880 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|lpm_divide:Mod0\"" {  } { { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 112 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295127909 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|lpm_divide:Mod0 " "Instantiated megafunction \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651295127909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651295127909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651295127909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651295127909 ""}  } { { "final_project_soc/synthesis/submodules/vga_pixel_interface.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/vga_pixel_interface.sv" 112 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651295127909 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295128039 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651295128039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651295128039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651295128039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651295128039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651295128039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651295128039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651295128039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651295128039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651295128039 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651295128039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9401.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9401.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9401 " "Found entity 1: mult_9401" {  } { { "db/mult_9401.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/mult_9401.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295128088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295128088 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295128124 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"final_project_soc:u0\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_mult_cell:the_final_project_soc_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651295128125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651295128125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651295128125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651295128125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651295128125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651295128125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651295128125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651295128125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651295128125 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651295128125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9b01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9b01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9b01 " "Found entity 1: mult_9b01" {  } { { "db/mult_9b01.tdf" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/mult_9b01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651295128171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295128171 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1651295128978 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1651295128978 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1651295129015 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1651295129015 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1651295129015 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1651295129015 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1651295129015 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1651295129032 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[5\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[5\]\" and its non-tri-state driver." {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 59 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651295129168 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[10\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[10\]\" and its non-tri-state driver." {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 59 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651295129168 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[11\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[11\]\" and its non-tri-state driver." {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 59 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651295129168 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[13\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[13\]\" and its non-tri-state driver." {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 59 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651295129168 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1651295129168 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651295129168 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651295129168 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651295129168 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651295129168 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651295129168 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651295129168 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651295129168 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651295129168 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651295129168 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1651295129168 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_RESET_N VCC pin " "The pin \"ARDUINO_RESET_N\" is fed by VCC" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 62 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1651295129168 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1651295129168 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram.v" 442 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "final_project_soc/synthesis/submodules/final_project_soc_sdram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram.v" 356 -1 0 } } { "final_project_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart.v" 352 -1 0 } } { "final_project_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 7658 -1 0 } } { "final_project_soc/synthesis/submodules/final_project_soc_sdram.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "final_project_soc/synthesis/submodules/final_project_soc_spi_0.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_spi_0.v" 132 -1 0 } } { "final_project_soc/synthesis/submodules/final_project_soc_spi_0.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_spi_0.v" 243 -1 0 } } { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart.v" 398 -1 0 } } { "final_project_soc/synthesis/submodules/final_project_soc_spi_0.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_spi_0.v" 253 -1 0 } } { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 2618 -1 0 } } { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 5910 -1 0 } } { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 7667 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 4045 -1 0 } } { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 5829 -1 0 } } { "final_project_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "final_project_soc/synthesis/submodules/final_project_soc_timer.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_timer.v" 181 -1 0 } } { "final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" 272 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1651295129190 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1651295129190 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[5\]~synth " "Node \"ARDUINO_IO\[5\]~synth\"" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295130532 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[10\]~synth " "Node \"ARDUINO_IO\[10\]~synth\"" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295130532 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[11\]~synth " "Node \"ARDUINO_IO\[11\]~synth\"" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295130532 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[13\]~synth " "Node \"ARDUINO_IO\[13\]~synth\"" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295130532 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_RESET_N~synth " "Node \"ARDUINO_RESET_N~synth\"" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 62 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295130532 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651295130532 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651295130532 "|final_project|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651295130532 "|final_project|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651295130532 "|final_project|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651295130532 "|final_project|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651295130532 "|final_project|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651295130532 "|final_project|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651295130532 "|final_project|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651295130532 "|final_project|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651295130532 "|final_project|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651295130532 "|final_project|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651295130532 "|final_project|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651295130532 "|final_project|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651295130532 "|final_project|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651295130532 "|final_project|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651295130532 "|final_project|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1651295130532 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295130800 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "305 " "305 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651295133090 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|lpm_divide:Mod1\|lpm_divide_3nl:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_eke:divider\|add_sub_10_result_int\[0\]~18 " "Logic cell \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|lpm_divide:Mod1\|lpm_divide_3nl:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_eke:divider\|add_sub_10_result_int\[0\]~18\"" {  } { { "db/alt_u_div_eke.tdf" "add_sub_10_result_int\[0\]~18" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/alt_u_div_eke.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295133119 ""} { "Info" "ISCL_SCL_CELL_NAME" "final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|lpm_divide:Mod0\|lpm_divide_3nl:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_eke:divider\|add_sub_9_result_int\[1\]~12 " "Logic cell \"final_project_soc:u0\|vga_text_avl_interface:vga_pixel_controller_0\|lpm_divide:Mod0\|lpm_divide_3nl:auto_generated\|sign_div_unsign_2nh:divider\|alt_u_div_eke:divider\|add_sub_9_result_int\[1\]~12\"" {  } { { "db/alt_u_div_eke.tdf" "add_sub_9_result_int\[1\]~12" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/db/alt_u_div_eke.tdf" 76 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295133119 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1651295133119 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295133311 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1651295133545 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1651295133545 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295133677 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_LITE_Default 24 " "Ignored 24 assignments for entity \"DE10_LITE_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651295133956 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651295133956 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651295133956 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651295133956 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651295133956 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651295133956 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651295133956 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651295133956 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651295133956 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651295133956 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651295133956 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651295133956 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651295133956 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651295133956 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651295133956 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651295133956 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651295133956 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651295133956 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651295133956 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651295133956 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651295133956 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651295133956 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651295133956 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651295133956 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1651295133956 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/output_files/final_project.map.smsg " "Generated suppressed messages file C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/output_files/final_project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295134661 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651295137421 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651295137421 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295137860 "|final_project|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295137860 "|final_project|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295137860 "|final_project|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295137860 "|final_project|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295137860 "|final_project|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295137860 "|final_project|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295137860 "|final_project|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295137860 "|final_project|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295137860 "|final_project|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "final_project.sv" "" { Text "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651295137860 "|final_project|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1651295137860 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7862 " "Implemented 7862 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651295137860 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651295137860 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1651295137860 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7328 " "Implemented 7328 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651295137860 ""} { "Info" "ICUT_CUT_TM_RAMS" "381 " "Implemented 381 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1651295137860 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1651295137860 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1651295137860 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651295137860 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 234 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 234 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5130 " "Peak virtual memory: 5130 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651295137943 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 30 00:05:37 2022 " "Processing ended: Sat Apr 30 00:05:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651295137943 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651295137943 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651295137943 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651295137943 ""}
