Classic Timing Analyzer report for Lab2
Tue Oct 09 10:12:55 2018
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'KEY[0]'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                        ;
+------------------------------+-------+---------------+------------------------------------------------+----------------+----------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From           ; To             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+----------------+----------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 0.571 ns                                       ; SW[1]          ; DFF0~_emulated ; --         ; KEY[0]   ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 11.758 ns                                      ; DFF2~_emulated ; HEX0[0]        ; KEY[0]     ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 10.086 ns                                      ; SW[1]          ; HEX0[5]        ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.855 ns                                       ; SW[0]          ; DFF1~_emulated ; --         ; KEY[0]   ; 0            ;
; Clock Setup: 'KEY[0]'        ; N/A   ; None          ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DFF0~_emulated ; DFF0~_emulated ; KEY[0]     ; KEY[0]   ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                ;                ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+----------------+----------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; KEY[0]          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'KEY[0]'                                                                                                                                                                                ;
+-------+------------------------------------------------+----------------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From           ; To             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DFF0~_emulated ; DFF0~_emulated ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 1.942 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DFF1~_emulated ; DFF0~_emulated ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 1.808 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DFF2~_emulated ; DFF0~_emulated ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 1.793 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DFF2~_emulated ; DFF2~_emulated ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 1.510 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DFF1~_emulated ; DFF1~_emulated ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 1.509 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DFF2~_emulated ; DFF1~_emulated ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 1.422 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DFF0~_emulated ; DFF1~_emulated ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 1.368 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DFF1~_emulated ; DFF2~_emulated ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 1.100 ns                ;
+-------+------------------------------------------------+----------------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------+
; tsu                                                                   ;
+-------+--------------+------------+-------+----------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To             ; To Clock ;
+-------+--------------+------------+-------+----------------+----------+
; N/A   ; None         ; 0.571 ns   ; SW[1] ; DFF0~_emulated ; KEY[0]   ;
; N/A   ; None         ; 0.548 ns   ; SW[2] ; DFF0~_emulated ; KEY[0]   ;
; N/A   ; None         ; 0.131 ns   ; SW[1] ; DFF1~_emulated ; KEY[0]   ;
; N/A   ; None         ; 0.103 ns   ; SW[2] ; DFF1~_emulated ; KEY[0]   ;
; N/A   ; None         ; -0.006 ns  ; SW[1] ; DFF2~_emulated ; KEY[0]   ;
; N/A   ; None         ; -0.032 ns  ; SW[2] ; DFF2~_emulated ; KEY[0]   ;
; N/A   ; None         ; -0.377 ns  ; SW[0] ; DFF0~_emulated ; KEY[0]   ;
; N/A   ; None         ; -0.622 ns  ; SW[0] ; DFF2~_emulated ; KEY[0]   ;
; N/A   ; None         ; -0.625 ns  ; SW[0] ; DFF1~_emulated ; KEY[0]   ;
+-------+--------------+------------+-------+----------------+----------+


+---------------------------------------------------------------------------+
; tco                                                                       ;
+-------+--------------+------------+----------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From           ; To      ; From Clock ;
+-------+--------------+------------+----------------+---------+------------+
; N/A   ; None         ; 11.758 ns  ; DFF2~_emulated ; HEX0[0] ; KEY[0]     ;
; N/A   ; None         ; 11.678 ns  ; DFF1~_emulated ; HEX0[5] ; KEY[0]     ;
; N/A   ; None         ; 11.590 ns  ; DFF1~_emulated ; HEX0[0] ; KEY[0]     ;
; N/A   ; None         ; 11.428 ns  ; DFF2~_emulated ; HEX0[5] ; KEY[0]     ;
; N/A   ; None         ; 11.418 ns  ; DFF0~_emulated ; HEX0[0] ; KEY[0]     ;
; N/A   ; None         ; 11.344 ns  ; DFF0~_emulated ; HEX0[5] ; KEY[0]     ;
; N/A   ; None         ; 10.738 ns  ; DFF1~_emulated ; HEX0[6] ; KEY[0]     ;
; N/A   ; None         ; 10.489 ns  ; DFF2~_emulated ; HEX0[6] ; KEY[0]     ;
; N/A   ; None         ; 10.401 ns  ; DFF0~_emulated ; HEX0[6] ; KEY[0]     ;
; N/A   ; None         ; 10.215 ns  ; DFF1~_emulated ; HEX0[1] ; KEY[0]     ;
; N/A   ; None         ; 10.064 ns  ; DFF1~_emulated ; HEX0[3] ; KEY[0]     ;
; N/A   ; None         ; 9.941 ns   ; DFF2~_emulated ; HEX0[1] ; KEY[0]     ;
; N/A   ; None         ; 9.856 ns   ; DFF0~_emulated ; HEX0[1] ; KEY[0]     ;
; N/A   ; None         ; 9.789 ns   ; DFF2~_emulated ; HEX0[3] ; KEY[0]     ;
; N/A   ; None         ; 9.703 ns   ; DFF0~_emulated ; HEX0[3] ; KEY[0]     ;
; N/A   ; None         ; 9.314 ns   ; DFF2~_emulated ; HEX1[1] ; KEY[0]     ;
; N/A   ; None         ; 9.176 ns   ; DFF2~_emulated ; HEX1[0] ; KEY[0]     ;
; N/A   ; None         ; 9.146 ns   ; DFF1~_emulated ; HEX1[1] ; KEY[0]     ;
; N/A   ; None         ; 9.135 ns   ; DFF2~_emulated ; HEX1[6] ; KEY[0]     ;
; N/A   ; None         ; 9.116 ns   ; DFF2~_emulated ; HEX1[5] ; KEY[0]     ;
; N/A   ; None         ; 9.070 ns   ; DFF2~_emulated ; Z       ; KEY[0]     ;
; N/A   ; None         ; 9.010 ns   ; DFF1~_emulated ; HEX1[0] ; KEY[0]     ;
; N/A   ; None         ; 8.973 ns   ; DFF0~_emulated ; HEX1[1] ; KEY[0]     ;
; N/A   ; None         ; 8.969 ns   ; DFF1~_emulated ; HEX1[6] ; KEY[0]     ;
; N/A   ; None         ; 8.952 ns   ; DFF1~_emulated ; HEX1[5] ; KEY[0]     ;
; N/A   ; None         ; 8.903 ns   ; DFF1~_emulated ; Z       ; KEY[0]     ;
; N/A   ; None         ; 8.891 ns   ; DFF2~_emulated ; HEX1[4] ; KEY[0]     ;
; N/A   ; None         ; 8.874 ns   ; DFF2~_emulated ; HEX1[3] ; KEY[0]     ;
; N/A   ; None         ; 8.842 ns   ; DFF2~_emulated ; HEX1[2] ; KEY[0]     ;
; N/A   ; None         ; 8.837 ns   ; DFF0~_emulated ; HEX1[0] ; KEY[0]     ;
; N/A   ; None         ; 8.798 ns   ; DFF0~_emulated ; HEX1[6] ; KEY[0]     ;
; N/A   ; None         ; 8.781 ns   ; DFF0~_emulated ; HEX1[5] ; KEY[0]     ;
; N/A   ; None         ; 8.725 ns   ; DFF0~_emulated ; Z       ; KEY[0]     ;
; N/A   ; None         ; 8.724 ns   ; DFF1~_emulated ; HEX1[4] ; KEY[0]     ;
; N/A   ; None         ; 8.712 ns   ; DFF1~_emulated ; HEX1[2] ; KEY[0]     ;
; N/A   ; None         ; 8.707 ns   ; DFF1~_emulated ; HEX1[3] ; KEY[0]     ;
; N/A   ; None         ; 8.543 ns   ; DFF0~_emulated ; HEX1[2] ; KEY[0]     ;
; N/A   ; None         ; 8.536 ns   ; DFF0~_emulated ; HEX1[3] ; KEY[0]     ;
; N/A   ; None         ; 8.525 ns   ; DFF0~_emulated ; HEX1[4] ; KEY[0]     ;
+-------+--------------+------------+----------------+---------+------------+


+---------------------------------------------------------------+
; tpd                                                           ;
+-------+-------------------+-----------------+-------+---------+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To      ;
+-------+-------------------+-----------------+-------+---------+
; N/A   ; None              ; 10.086 ns       ; SW[1] ; HEX0[5] ;
; N/A   ; None              ; 10.058 ns       ; SW[2] ; HEX0[5] ;
; N/A   ; None              ; 10.028 ns       ; SW[1] ; HEX0[0] ;
; N/A   ; None              ; 10.002 ns       ; SW[2] ; HEX0[0] ;
; N/A   ; None              ; 9.146 ns        ; SW[1] ; HEX0[6] ;
; N/A   ; None              ; 9.118 ns        ; SW[2] ; HEX0[6] ;
; N/A   ; None              ; 8.695 ns        ; SW[0] ; HEX0[5] ;
; N/A   ; None              ; 8.623 ns        ; SW[1] ; HEX0[1] ;
; N/A   ; None              ; 8.595 ns        ; SW[2] ; HEX0[1] ;
; N/A   ; None              ; 8.472 ns        ; SW[1] ; HEX0[3] ;
; N/A   ; None              ; 8.444 ns        ; SW[2] ; HEX0[3] ;
; N/A   ; None              ; 7.752 ns        ; SW[0] ; HEX0[6] ;
; N/A   ; None              ; 7.584 ns        ; SW[1] ; HEX1[1] ;
; N/A   ; None              ; 7.558 ns        ; SW[2] ; HEX1[1] ;
; N/A   ; None              ; 7.446 ns        ; SW[1] ; HEX1[0] ;
; N/A   ; None              ; 7.420 ns        ; SW[2] ; HEX1[0] ;
; N/A   ; None              ; 7.405 ns        ; SW[1] ; HEX1[6] ;
; N/A   ; None              ; 7.386 ns        ; SW[1] ; HEX1[5] ;
; N/A   ; None              ; 7.379 ns        ; SW[2] ; HEX1[6] ;
; N/A   ; None              ; 7.360 ns        ; SW[2] ; HEX1[5] ;
; N/A   ; None              ; 7.340 ns        ; SW[1] ; Z       ;
; N/A   ; None              ; 7.314 ns        ; SW[2] ; Z       ;
; N/A   ; None              ; 7.208 ns        ; SW[0] ; HEX0[1] ;
; N/A   ; None              ; 7.161 ns        ; SW[1] ; HEX1[4] ;
; N/A   ; None              ; 7.144 ns        ; SW[1] ; HEX1[3] ;
; N/A   ; None              ; 7.135 ns        ; SW[2] ; HEX1[4] ;
; N/A   ; None              ; 7.120 ns        ; SW[1] ; HEX1[2] ;
; N/A   ; None              ; 7.118 ns        ; SW[2] ; HEX1[3] ;
; N/A   ; None              ; 7.092 ns        ; SW[2] ; HEX1[2] ;
; N/A   ; None              ; 7.056 ns        ; SW[0] ; HEX0[3] ;
+-------+-------------------+-----------------+-------+---------+


+-----------------------------------------------------------------------------+
; th                                                                          ;
+---------------+-------------+-----------+-------+----------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To             ; To Clock ;
+---------------+-------------+-----------+-------+----------------+----------+
; N/A           ; None        ; 0.855 ns  ; SW[0] ; DFF1~_emulated ; KEY[0]   ;
; N/A           ; None        ; 0.852 ns  ; SW[0] ; DFF2~_emulated ; KEY[0]   ;
; N/A           ; None        ; 0.607 ns  ; SW[0] ; DFF0~_emulated ; KEY[0]   ;
; N/A           ; None        ; 0.536 ns  ; SW[2] ; DFF2~_emulated ; KEY[0]   ;
; N/A           ; None        ; 0.508 ns  ; SW[1] ; DFF2~_emulated ; KEY[0]   ;
; N/A           ; None        ; 0.350 ns  ; SW[2] ; DFF1~_emulated ; KEY[0]   ;
; N/A           ; None        ; 0.324 ns  ; SW[1] ; DFF1~_emulated ; KEY[0]   ;
; N/A           ; None        ; 0.275 ns  ; SW[2] ; DFF0~_emulated ; KEY[0]   ;
; N/A           ; None        ; 0.249 ns  ; SW[1] ; DFF0~_emulated ; KEY[0]   ;
+---------------+-------------+-----------+-------+----------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Oct 09 10:12:55 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab2 -c Lab2 --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "DFF0~latch" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "KEY[0]" is an undefined clock
Info: Clock "KEY[0]" Internal fmax is restricted to 450.05 MHz between source register "DFF0~_emulated" and destination register "DFF0~_emulated"
    Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.942 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 1; REG Node = 'DFF0~_emulated'
            Info: 2: + IC(0.295 ns) + CELL(0.150 ns) = 0.445 ns; Loc. = LCCOMB_X64_Y19_N2; Fanout = 17; COMB Node = 'DFF0~head_lut'
            Info: 3: + IC(0.285 ns) + CELL(0.420 ns) = 1.150 ns; Loc. = LCCOMB_X64_Y19_N20; Fanout = 1; COMB Node = 'inst16~2'
            Info: 4: + IC(0.270 ns) + CELL(0.438 ns) = 1.858 ns; Loc. = LCCOMB_X64_Y19_N0; Fanout = 1; COMB Node = 'DFF0~data_lut'
            Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 1.942 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 1; REG Node = 'DFF0~_emulated'
            Info: Total cell delay = 1.092 ns ( 56.23 % )
            Info: Total interconnect delay = 0.850 ns ( 43.77 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "KEY[0]" to destination register is 2.730 ns
                Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 3; CLK Node = 'KEY[0]'
                Info: 2: + IC(1.331 ns) + CELL(0.537 ns) = 2.730 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 1; REG Node = 'DFF0~_emulated'
                Info: Total cell delay = 1.399 ns ( 51.25 % )
                Info: Total interconnect delay = 1.331 ns ( 48.75 % )
            Info: - Longest clock path from clock "KEY[0]" to source register is 2.730 ns
                Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 3; CLK Node = 'KEY[0]'
                Info: 2: + IC(1.331 ns) + CELL(0.537 ns) = 2.730 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 1; REG Node = 'DFF0~_emulated'
                Info: Total cell delay = 1.399 ns ( 51.25 % )
                Info: Total interconnect delay = 1.331 ns ( 48.75 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "DFF0~_emulated" (data pin = "SW[1]", clock pin = "KEY[0]") is 0.571 ns
    Info: + Longest pin to register delay is 3.337 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 5; PIN Node = 'SW[1]'
        Info: 2: + IC(0.404 ns) + CELL(0.437 ns) = 1.840 ns; Loc. = LCCOMB_X64_Y19_N2; Fanout = 17; COMB Node = 'DFF0~head_lut'
        Info: 3: + IC(0.285 ns) + CELL(0.420 ns) = 2.545 ns; Loc. = LCCOMB_X64_Y19_N20; Fanout = 1; COMB Node = 'inst16~2'
        Info: 4: + IC(0.270 ns) + CELL(0.438 ns) = 3.253 ns; Loc. = LCCOMB_X64_Y19_N0; Fanout = 1; COMB Node = 'DFF0~data_lut'
        Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 3.337 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 1; REG Node = 'DFF0~_emulated'
        Info: Total cell delay = 2.378 ns ( 71.26 % )
        Info: Total interconnect delay = 0.959 ns ( 28.74 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "KEY[0]" to destination register is 2.730 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 3; CLK Node = 'KEY[0]'
        Info: 2: + IC(1.331 ns) + CELL(0.537 ns) = 2.730 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 1; REG Node = 'DFF0~_emulated'
        Info: Total cell delay = 1.399 ns ( 51.25 % )
        Info: Total interconnect delay = 1.331 ns ( 48.75 % )
Info: tco from clock "KEY[0]" to destination pin "HEX0[0]" through register "DFF2~_emulated" is 11.758 ns
    Info: + Longest clock path from clock "KEY[0]" to source register is 2.730 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 3; CLK Node = 'KEY[0]'
        Info: 2: + IC(1.331 ns) + CELL(0.537 ns) = 2.730 ns; Loc. = LCFF_X64_Y19_N17; Fanout = 1; REG Node = 'DFF2~_emulated'
        Info: Total cell delay = 1.399 ns ( 51.25 % )
        Info: Total interconnect delay = 1.331 ns ( 48.75 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 8.778 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y19_N17; Fanout = 1; REG Node = 'DFF2~_emulated'
        Info: 2: + IC(0.317 ns) + CELL(0.275 ns) = 0.592 ns; Loc. = LCCOMB_X64_Y19_N10; Fanout = 17; COMB Node = 'DFF2~head_lut'
        Info: 3: + IC(1.782 ns) + CELL(0.438 ns) = 2.812 ns; Loc. = LCCOMB_X64_Y4_N10; Fanout = 1; COMB Node = '7447:NSTATE|38'
        Info: 4: + IC(3.168 ns) + CELL(2.798 ns) = 8.778 ns; Loc. = PIN_AF10; Fanout = 0; PIN Node = 'HEX0[0]'
        Info: Total cell delay = 3.511 ns ( 40.00 % )
        Info: Total interconnect delay = 5.267 ns ( 60.00 % )
Info: Longest tpd from source pin "SW[1]" to destination pin "HEX0[5]" is 10.086 ns
    Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 5; PIN Node = 'SW[1]'
    Info: 2: + IC(0.407 ns) + CELL(0.437 ns) = 1.843 ns; Loc. = LCCOMB_X64_Y19_N14; Fanout = 18; COMB Node = 'DFF1~head_lut'
    Info: 3: + IC(0.806 ns) + CELL(0.413 ns) = 3.062 ns; Loc. = LCCOMB_X64_Y19_N26; Fanout = 1; COMB Node = '7447:NSTATE|86'
    Info: 4: + IC(4.236 ns) + CELL(2.788 ns) = 10.086 ns; Loc. = PIN_V14; Fanout = 0; PIN Node = 'HEX0[5]'
    Info: Total cell delay = 4.637 ns ( 45.97 % )
    Info: Total interconnect delay = 5.449 ns ( 54.03 % )
Info: th for register "DFF1~_emulated" (data pin = "SW[0]", clock pin = "KEY[0]") is 0.855 ns
    Info: + Longest clock path from clock "KEY[0]" to destination register is 2.730 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 3; CLK Node = 'KEY[0]'
        Info: 2: + IC(1.331 ns) + CELL(0.537 ns) = 2.730 ns; Loc. = LCFF_X64_Y19_N13; Fanout = 1; REG Node = 'DFF1~_emulated'
        Info: Total cell delay = 1.399 ns ( 51.25 % )
        Info: Total interconnect delay = 1.331 ns ( 48.75 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.141 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 7; PIN Node = 'SW[0]'
        Info: 2: + IC(0.620 ns) + CELL(0.438 ns) = 2.057 ns; Loc. = LCCOMB_X64_Y19_N12; Fanout = 1; COMB Node = 'DFF1~data_lut'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.141 ns; Loc. = LCFF_X64_Y19_N13; Fanout = 1; REG Node = 'DFF1~_emulated'
        Info: Total cell delay = 1.521 ns ( 71.04 % )
        Info: Total interconnect delay = 0.620 ns ( 28.96 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 186 megabytes
    Info: Processing ended: Tue Oct 09 10:12:55 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


