--------------------------------------------------------------------------------------------
COMMAND
--------------------------------------------------------------------------------------------

exec> report_checks \
        -path_delay min \
        -through _60e2f50400000000_p_Instance \
        -format full_clock_expanded \
        -fields {slew cap input_pins nets fanout} \
        -no_line_splits \
        -group_count 1000 \
        -slack_max 40 \
        -digits 2 \
        -unique_paths_to_endpoint \
        
design: caravel
time: Sun Dec 10 01:34:01 UTC 2023

--------------------------------------------------------------------------------------------
REPORT
--------------------------------------------------------------------------------------------

Startpoint: chip_core/_37874_ (falling edge-triggered flip-flop clocked by clk)
Endpoint: chip_core/mprj/j1a/_51724_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         15.00   15.00   clock clk (fall edge)
                          0.00   15.00   clock source latency
     1    2.87    2.00    0.00   15.00 v clock (in)
                                         clock (net)
                  2.00    0.00   15.00 v padframe/mgmt_clock_input_pad/PAD (gf180mcu_fd_io__in_c)
     1    0.05    0.10    1.26   16.26 v padframe/mgmt_clock_input_pad/Y (gf180mcu_fd_io__in_c)
                                         clock_core (net)
                  0.10    0.00   16.26 v chip_core/input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.07    0.06    0.13   16.39 v chip_core/input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                                         chip_core/net1 (net)
                  0.06    0.01   16.40 v chip_core/wire2130/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.13    0.07    0.12   16.52 v chip_core/wire2130/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                                         chip_core/net2130 (net)
                  0.09    0.02   16.54 v chip_core/wire2129/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.11    0.07    0.13   16.67 v chip_core/wire2129/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                                         chip_core/net2129 (net)
                  0.08    0.02   16.69 v chip_core/_21442_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03    0.26    0.17   16.86 ^ chip_core/_21442_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                         chip_core/_09463_ (net)
                  0.26    0.00   16.86 ^ chip_core/_21454_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.26    1.23    0.73   17.60 v chip_core/_21454_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         chip_core/clock_ctrl.core_clk (net)
                  1.24    0.07   17.67 v chip_core/clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.04    0.10    0.35   18.02 v chip_core/clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                                         chip_core/clknet_0_clock_ctrl.core_clk (net)
                  0.10    0.00   18.02 v chip_core/clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04    0.09    0.17   18.19 v chip_core/clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.09    0.00   18.19 v chip_core/clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04    0.09    0.17   18.36 v chip_core/clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.09    0.00   18.36 v chip_core/clkbuf_1_1_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04    0.09    0.17   18.53 v chip_core/clkbuf_1_1_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_1_2_clock_ctrl.core_clk (net)
                  0.09    0.00   18.54 v chip_core/clkbuf_1_1_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02    0.07    0.16   18.69 v chip_core/clkbuf_1_1_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_1_3_clock_ctrl.core_clk (net)
                  0.07    0.00   18.69 v chip_core/clkbuf_1_1_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07    0.13    0.19   18.89 v chip_core/clkbuf_1_1_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_1_4_clock_ctrl.core_clk (net)
                  0.13    0.00   18.89 v chip_core/clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03    0.08    0.18   19.06 v chip_core/clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.08    0.00   19.07 v chip_core/clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06    0.11    0.19   19.25 v chip_core/clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.11    0.00   19.26 v chip_core/clkbuf_3_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03    0.08    0.17   19.42 v chip_core/clkbuf_3_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_3_5_0_clock_ctrl.core_clk (net)
                  0.08    0.00   19.42 v chip_core/clkbuf_3_5_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02    0.07    0.15   19.57 v chip_core/clkbuf_3_5_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_3_5_1_clock_ctrl.core_clk (net)
                  0.07    0.00   19.58 v chip_core/clkbuf_3_5_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06    0.11    0.18   19.76 v chip_core/clkbuf_3_5_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_3_5_2_clock_ctrl.core_clk (net)
                  0.11    0.00   19.76 v chip_core/clkbuf_4_10_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06    0.12    0.20   19.96 v chip_core/clkbuf_4_10_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_4_10_0_clock_ctrl.core_clk (net)
                  0.12    0.00   19.96 v chip_core/clkbuf_5_21_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04    0.10    0.18   20.15 v chip_core/clkbuf_5_21_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_5_21_0_clock_ctrl.core_clk (net)
                  0.10    0.00   20.15 v chip_core/clkbuf_6_43_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04    0.10    0.18   20.33 v chip_core/clkbuf_6_43_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_6_43_0_clock_ctrl.core_clk (net)
                  0.10    0.00   20.33 v chip_core/clkbuf_7_87_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    13    0.35    0.51    0.43   20.76 v chip_core/clkbuf_7_87_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_7_87_0_clock_ctrl.core_clk (net)
                  0.51    0.01   20.77 v chip_core/clkbuf_leaf_1161_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     3    0.02    0.06    0.24   21.00 v chip_core/clkbuf_leaf_1161_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                                         chip_core/clknet_leaf_1161_clock_ctrl.core_clk (net)
                  0.06    0.00   21.00 v chip_core/_37874_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_4)
     3    0.08    0.22    0.62   21.62 v chip_core/_37874_/Q (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_4)
                                         chip_core/clock_ctrl.reset_delay[0] (net)
                  0.22    0.00   21.62 v chip_core/max_length1744/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     1    0.09    0.16    0.24   21.86 v chip_core/max_length1744/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         chip_core/net1744 (net)
                  0.16    0.01   21.87 v chip_core/wire1743/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     6    0.05    0.07    0.16   22.03 v chip_core/wire1743/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         chip_core/net1743 (net)
                  0.07    0.00   22.03 v chip_core/wire1742/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     3    0.04    0.09    0.17   22.20 v chip_core/wire1742/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/net1742 (net)
                  0.09    0.00   22.20 v chip_core/wire1741/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     2    0.01    0.06    0.15   22.34 v chip_core/wire1741/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         chip_core/net1741 (net)
                  0.06    0.00   22.34 v chip_core/mprj/j1a/input11/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     8    0.08    0.24    0.26   22.60 v chip_core/mprj/j1a/input11/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         chip_core/mprj/j1a/net11 (net)
                  0.24    0.01   22.61 v chip_core/mprj/j1a/_38974_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.23    0.31   22.92 v chip_core/mprj/j1a/_38974_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         chip_core/mprj/j1a/_17776_ (net)
                  0.23    0.00   22.92 v chip_core/mprj/j1a/_40311_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.14    0.12   23.05 ^ chip_core/mprj/j1a/_40311_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         chip_core/mprj/j1a/_00059_ (net)
                  0.14    0.00   23.05 ^ chip_core/mprj/j1a/_51724_/SETN (gf180mcu_fd_sc_mcu7t5v0__dffsnq_1)
                                 23.05   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    2.86    3.50    0.00    0.00 ^ clock (in)
                                         clock (net)
                  3.50    0.00    0.00 ^ padframe/mgmt_clock_input_pad/PAD (gf180mcu_fd_io__in_c)
     1    0.05    0.15    0.43    0.43 ^ padframe/mgmt_clock_input_pad/Y (gf180mcu_fd_io__in_c)
                                         clock_core (net)
                  0.15    0.00    0.43 ^ chip_core/input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.07    0.07    0.13    0.56 ^ chip_core/input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                                         chip_core/net1 (net)
                  0.07    0.01    0.57 ^ chip_core/wire2130/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.13    0.09    0.12    0.69 ^ chip_core/wire2130/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                                         chip_core/net2130 (net)
                  0.10    0.02    0.72 ^ chip_core/wire2129/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.11    0.08    0.13    0.85 ^ chip_core/wire2129/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                                         chip_core/net2129 (net)
                  0.09    0.02    0.87 ^ chip_core/_21442_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03    0.16    0.12    0.99 v chip_core/_21442_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                         chip_core/_09463_ (net)
                  0.16    0.00    0.99 v chip_core/_21454_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.26    1.52    0.96    1.94 ^ chip_core/_21454_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         chip_core/clock_ctrl.core_clk (net)
                  1.53    0.07    2.02 ^ chip_core/clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.04    0.11    0.32    2.33 ^ chip_core/clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                                         chip_core/clknet_0_clock_ctrl.core_clk (net)
                  0.11    0.00    2.33 ^ chip_core/clkbuf_1_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04    0.09    0.18    2.51 ^ chip_core/clkbuf_1_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_0_0_clock_ctrl.core_clk (net)
                  0.09    0.00    2.51 ^ chip_core/clkbuf_1_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03    0.08    0.17    2.68 ^ chip_core/clkbuf_1_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_0_1_clock_ctrl.core_clk (net)
                  0.08    0.00    2.68 ^ chip_core/clkbuf_1_0_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04    0.09    0.18    2.86 ^ chip_core/clkbuf_1_0_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_0_2_clock_ctrl.core_clk (net)
                  0.09    0.00    2.86 ^ chip_core/clkbuf_1_0_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02    0.07    0.16    3.02 ^ chip_core/clkbuf_1_0_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_0_3_clock_ctrl.core_clk (net)
                  0.07    0.00    3.02 ^ chip_core/clkbuf_1_0_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08    0.13    0.20    3.22 ^ chip_core/clkbuf_1_0_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_0_4_clock_ctrl.core_clk (net)
                  0.13    0.00    3.23 ^ chip_core/clkbuf_2_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03    0.08    0.18    3.41 ^ chip_core/clkbuf_2_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_2_1_0_clock_ctrl.core_clk (net)
                  0.08    0.00    3.41 ^ chip_core/clkbuf_2_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07    0.13    0.20    3.61 ^ chip_core/clkbuf_2_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_2_1_1_clock_ctrl.core_clk (net)
                  0.13    0.00    3.61 ^ chip_core/clkbuf_3_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04    0.09    0.19    3.80 ^ chip_core/clkbuf_3_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_3_2_0_clock_ctrl.core_clk (net)
                  0.09    0.00    3.80 ^ chip_core/clkbuf_3_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02    0.07    0.16    3.96 ^ chip_core/clkbuf_3_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_3_2_1_clock_ctrl.core_clk (net)
                  0.07    0.00    3.96 ^ chip_core/clkbuf_3_2_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07    0.12    0.20    4.16 ^ chip_core/clkbuf_3_2_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_3_2_2_clock_ctrl.core_clk (net)
                  0.12    0.00    4.16 ^ chip_core/clkbuf_4_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07    0.13    0.21    4.37 ^ chip_core/clkbuf_4_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_4_5_0_clock_ctrl.core_clk (net)
                  0.13    0.00    4.37 ^ chip_core/clkbuf_5_10_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04    0.09    0.19    4.56 ^ chip_core/clkbuf_5_10_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_5_10_0_clock_ctrl.core_clk (net)
                  0.09    0.00    4.56 ^ chip_core/clkbuf_6_21_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04    0.09    0.18    4.74 ^ chip_core/clkbuf_6_21_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_6_21_0_clock_ctrl.core_clk (net)
                  0.09    0.00    4.74 ^ chip_core/clkbuf_7_42_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.24    0.34    0.34    5.08 ^ chip_core/clkbuf_7_42_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_7_42_0_clock_ctrl.core_clk (net)
                  0.34    0.00    5.08 ^ chip_core/clkbuf_opt_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     1    0.04    0.07    0.21    5.29 ^ chip_core/clkbuf_opt_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                                         chip_core/clknet_opt_2_0_clock_ctrl.core_clk (net)
                  0.07    0.00    5.29 ^ chip_core/clkbuf_opt_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.02    0.06    0.15    5.44 ^ chip_core/clkbuf_opt_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                                         chip_core/clknet_opt_2_1_clock_ctrl.core_clk (net)
                  0.06    0.00    5.44 ^ chip_core/mprj/j1a/clkbuf_0_boardClk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.21    0.17    0.22    5.66 ^ chip_core/mprj/j1a/clkbuf_0_boardClk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         chip_core/mprj/j1a/clknet_0_boardClk (net)
                  0.17    0.02    5.68 ^ chip_core/mprj/j1a/clkbuf_1_0_0_boardClk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.25    0.35    0.36    6.04 ^ chip_core/mprj/j1a/clkbuf_1_0_0_boardClk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/mprj/j1a/clknet_1_0_0_boardClk (net)
                  0.35    0.01    6.05 ^ chip_core/mprj/j1a/clkbuf_3_0_0_boardClk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    32    0.40    0.54    0.50    6.54 ^ chip_core/mprj/j1a/clkbuf_3_0_0_boardClk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/mprj/j1a/clknet_3_0_0_boardClk (net)
                  0.54    0.01    6.55 ^ chip_core/mprj/j1a/clkbuf_7_5_0_boardClk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.18    0.26    0.36    6.91 ^ chip_core/mprj/j1a/clkbuf_7_5_0_boardClk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/mprj/j1a/clknet_7_5_0_boardClk (net)
                  0.26    0.00    6.92 ^ chip_core/mprj/j1a/clkbuf_leaf_32_boardClk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.03    0.07    0.20    7.11 ^ chip_core/mprj/j1a/clkbuf_leaf_32_boardClk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         chip_core/mprj/j1a/clknet_leaf_32_boardClk (net)
                  0.07    0.00    7.11 ^ chip_core/mprj/j1a/_51724_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffsnq_1)
                          0.10    7.21   clock uncertainty
                         -0.03    7.18   clock reconvergence pessimism
                          0.14    7.32   library removal time
                                  7.32   data required time
-----------------------------------------------------------------------------
                                  7.32   data required time
                                -23.05   data arrival time
-----------------------------------------------------------------------------
                                 15.72   slack (MET)


Startpoint: chip_core/_37874_ (falling edge-triggered flip-flop clocked by clk)
Endpoint: chip_core/mprj/j1a/_51843_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         15.00   15.00   clock clk (fall edge)
                          0.00   15.00   clock source latency
     1    2.87    2.00    0.00   15.00 v clock (in)
                                         clock (net)
                  2.00    0.00   15.00 v padframe/mgmt_clock_input_pad/PAD (gf180mcu_fd_io__in_c)
     1    0.05    0.10    1.26   16.26 v padframe/mgmt_clock_input_pad/Y (gf180mcu_fd_io__in_c)
                                         clock_core (net)
                  0.10    0.00   16.26 v chip_core/input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.07    0.06    0.13   16.39 v chip_core/input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                                         chip_core/net1 (net)
                  0.06    0.01   16.40 v chip_core/wire2130/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.13    0.07    0.12   16.52 v chip_core/wire2130/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                                         chip_core/net2130 (net)
                  0.09    0.02   16.54 v chip_core/wire2129/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.11    0.07    0.13   16.67 v chip_core/wire2129/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                                         chip_core/net2129 (net)
                  0.08    0.02   16.69 v chip_core/_21442_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03    0.26    0.17   16.86 ^ chip_core/_21442_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                         chip_core/_09463_ (net)
                  0.26    0.00   16.86 ^ chip_core/_21454_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.26    1.23    0.73   17.60 v chip_core/_21454_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         chip_core/clock_ctrl.core_clk (net)
                  1.24    0.07   17.67 v chip_core/clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.04    0.10    0.35   18.02 v chip_core/clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                                         chip_core/clknet_0_clock_ctrl.core_clk (net)
                  0.10    0.00   18.02 v chip_core/clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04    0.09    0.17   18.19 v chip_core/clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.09    0.00   18.19 v chip_core/clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04    0.09    0.17   18.36 v chip_core/clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.09    0.00   18.36 v chip_core/clkbuf_1_1_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04    0.09    0.17   18.53 v chip_core/clkbuf_1_1_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_1_2_clock_ctrl.core_clk (net)
                  0.09    0.00   18.54 v chip_core/clkbuf_1_1_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02    0.07    0.16   18.69 v chip_core/clkbuf_1_1_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_1_3_clock_ctrl.core_clk (net)
                  0.07    0.00   18.69 v chip_core/clkbuf_1_1_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07    0.13    0.19   18.89 v chip_core/clkbuf_1_1_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_1_4_clock_ctrl.core_clk (net)
                  0.13    0.00   18.89 v chip_core/clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03    0.08    0.18   19.06 v chip_core/clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.08    0.00   19.07 v chip_core/clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06    0.11    0.19   19.25 v chip_core/clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.11    0.00   19.26 v chip_core/clkbuf_3_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03    0.08    0.17   19.42 v chip_core/clkbuf_3_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_3_5_0_clock_ctrl.core_clk (net)
                  0.08    0.00   19.42 v chip_core/clkbuf_3_5_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02    0.07    0.15   19.57 v chip_core/clkbuf_3_5_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_3_5_1_clock_ctrl.core_clk (net)
                  0.07    0.00   19.58 v chip_core/clkbuf_3_5_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06    0.11    0.18   19.76 v chip_core/clkbuf_3_5_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_3_5_2_clock_ctrl.core_clk (net)
                  0.11    0.00   19.76 v chip_core/clkbuf_4_10_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06    0.12    0.20   19.96 v chip_core/clkbuf_4_10_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_4_10_0_clock_ctrl.core_clk (net)
                  0.12    0.00   19.96 v chip_core/clkbuf_5_21_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04    0.10    0.18   20.15 v chip_core/clkbuf_5_21_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_5_21_0_clock_ctrl.core_clk (net)
                  0.10    0.00   20.15 v chip_core/clkbuf_6_43_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04    0.10    0.18   20.33 v chip_core/clkbuf_6_43_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_6_43_0_clock_ctrl.core_clk (net)
                  0.10    0.00   20.33 v chip_core/clkbuf_7_87_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    13    0.35    0.51    0.43   20.76 v chip_core/clkbuf_7_87_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_7_87_0_clock_ctrl.core_clk (net)
                  0.51    0.01   20.77 v chip_core/clkbuf_leaf_1161_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     3    0.02    0.06    0.24   21.00 v chip_core/clkbuf_leaf_1161_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                                         chip_core/clknet_leaf_1161_clock_ctrl.core_clk (net)
                  0.06    0.00   21.00 v chip_core/_37874_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_4)
     3    0.08    0.22    0.62   21.62 v chip_core/_37874_/Q (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_4)
                                         chip_core/clock_ctrl.reset_delay[0] (net)
                  0.22    0.00   21.62 v chip_core/max_length1744/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     1    0.09    0.16    0.24   21.86 v chip_core/max_length1744/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         chip_core/net1744 (net)
                  0.16    0.01   21.87 v chip_core/wire1743/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     6    0.05    0.07    0.16   22.03 v chip_core/wire1743/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         chip_core/net1743 (net)
                  0.07    0.00   22.03 v chip_core/wire1742/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     3    0.04    0.09    0.17   22.20 v chip_core/wire1742/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/net1742 (net)
                  0.09    0.00   22.20 v chip_core/wire1741/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     2    0.01    0.06    0.15   22.34 v chip_core/wire1741/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         chip_core/net1741 (net)
                  0.06    0.00   22.34 v chip_core/mprj/j1a/input11/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     8    0.08    0.24    0.26   22.60 v chip_core/mprj/j1a/input11/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         chip_core/mprj/j1a/net11 (net)
                  0.24    0.01   22.61 v chip_core/mprj/j1a/_38974_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.23    0.31   22.92 v chip_core/mprj/j1a/_38974_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         chip_core/mprj/j1a/_17776_ (net)
                  0.23    0.00   22.92 v chip_core/mprj/j1a/_40604_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.15    0.13   23.05 ^ chip_core/mprj/j1a/_40604_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         chip_core/mprj/j1a/_00060_ (net)
                  0.15    0.00   23.05 ^ chip_core/mprj/j1a/_51843_/SETN (gf180mcu_fd_sc_mcu7t5v0__dffsnq_1)
                                 23.05   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    2.86    3.50    0.00    0.00 ^ clock (in)
                                         clock (net)
                  3.50    0.00    0.00 ^ padframe/mgmt_clock_input_pad/PAD (gf180mcu_fd_io__in_c)
     1    0.05    0.15    0.43    0.43 ^ padframe/mgmt_clock_input_pad/Y (gf180mcu_fd_io__in_c)
                                         clock_core (net)
                  0.15    0.00    0.43 ^ chip_core/input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.07    0.07    0.13    0.56 ^ chip_core/input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                                         chip_core/net1 (net)
                  0.07    0.01    0.57 ^ chip_core/wire2130/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.13    0.09    0.12    0.69 ^ chip_core/wire2130/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                                         chip_core/net2130 (net)
                  0.10    0.02    0.72 ^ chip_core/wire2129/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.11    0.08    0.13    0.85 ^ chip_core/wire2129/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                                         chip_core/net2129 (net)
                  0.09    0.02    0.87 ^ chip_core/_21442_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03    0.16    0.12    0.99 v chip_core/_21442_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                         chip_core/_09463_ (net)
                  0.16    0.00    0.99 v chip_core/_21454_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.26    1.52    0.96    1.94 ^ chip_core/_21454_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         chip_core/clock_ctrl.core_clk (net)
                  1.53    0.07    2.02 ^ chip_core/clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.04    0.11    0.32    2.33 ^ chip_core/clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                                         chip_core/clknet_0_clock_ctrl.core_clk (net)
                  0.11    0.00    2.33 ^ chip_core/clkbuf_1_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04    0.09    0.18    2.51 ^ chip_core/clkbuf_1_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_0_0_clock_ctrl.core_clk (net)
                  0.09    0.00    2.51 ^ chip_core/clkbuf_1_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03    0.08    0.17    2.68 ^ chip_core/clkbuf_1_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_0_1_clock_ctrl.core_clk (net)
                  0.08    0.00    2.68 ^ chip_core/clkbuf_1_0_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04    0.09    0.18    2.86 ^ chip_core/clkbuf_1_0_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_0_2_clock_ctrl.core_clk (net)
                  0.09    0.00    2.86 ^ chip_core/clkbuf_1_0_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02    0.07    0.16    3.02 ^ chip_core/clkbuf_1_0_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_0_3_clock_ctrl.core_clk (net)
                  0.07    0.00    3.02 ^ chip_core/clkbuf_1_0_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08    0.13    0.20    3.22 ^ chip_core/clkbuf_1_0_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_0_4_clock_ctrl.core_clk (net)
                  0.13    0.00    3.23 ^ chip_core/clkbuf_2_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03    0.08    0.18    3.41 ^ chip_core/clkbuf_2_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_2_1_0_clock_ctrl.core_clk (net)
                  0.08    0.00    3.41 ^ chip_core/clkbuf_2_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07    0.13    0.20    3.61 ^ chip_core/clkbuf_2_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_2_1_1_clock_ctrl.core_clk (net)
                  0.13    0.00    3.61 ^ chip_core/clkbuf_3_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04    0.09    0.19    3.80 ^ chip_core/clkbuf_3_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_3_2_0_clock_ctrl.core_clk (net)
                  0.09    0.00    3.80 ^ chip_core/clkbuf_3_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02    0.07    0.16    3.96 ^ chip_core/clkbuf_3_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_3_2_1_clock_ctrl.core_clk (net)
                  0.07    0.00    3.96 ^ chip_core/clkbuf_3_2_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07    0.12    0.20    4.16 ^ chip_core/clkbuf_3_2_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_3_2_2_clock_ctrl.core_clk (net)
                  0.12    0.00    4.16 ^ chip_core/clkbuf_4_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07    0.13    0.21    4.37 ^ chip_core/clkbuf_4_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_4_5_0_clock_ctrl.core_clk (net)
                  0.13    0.00    4.37 ^ chip_core/clkbuf_5_10_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04    0.09    0.19    4.56 ^ chip_core/clkbuf_5_10_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_5_10_0_clock_ctrl.core_clk (net)
                  0.09    0.00    4.56 ^ chip_core/clkbuf_6_21_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04    0.09    0.18    4.74 ^ chip_core/clkbuf_6_21_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_6_21_0_clock_ctrl.core_clk (net)
                  0.09    0.00    4.74 ^ chip_core/clkbuf_7_42_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.24    0.34    0.34    5.08 ^ chip_core/clkbuf_7_42_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_7_42_0_clock_ctrl.core_clk (net)
                  0.34    0.00    5.08 ^ chip_core/clkbuf_opt_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     1    0.04    0.07    0.21    5.29 ^ chip_core/clkbuf_opt_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                                         chip_core/clknet_opt_2_0_clock_ctrl.core_clk (net)
                  0.07    0.00    5.29 ^ chip_core/clkbuf_opt_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.02    0.06    0.15    5.44 ^ chip_core/clkbuf_opt_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                                         chip_core/clknet_opt_2_1_clock_ctrl.core_clk (net)
                  0.06    0.00    5.44 ^ chip_core/mprj/j1a/clkbuf_0_boardClk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.21    0.17    0.22    5.66 ^ chip_core/mprj/j1a/clkbuf_0_boardClk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         chip_core/mprj/j1a/clknet_0_boardClk (net)
                  0.17    0.02    5.68 ^ chip_core/mprj/j1a/clkbuf_1_0_0_boardClk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.25    0.35    0.36    6.04 ^ chip_core/mprj/j1a/clkbuf_1_0_0_boardClk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/mprj/j1a/clknet_1_0_0_boardClk (net)
                  0.35    0.01    6.05 ^ chip_core/mprj/j1a/clkbuf_3_0_0_boardClk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    32    0.40    0.54    0.50    6.54 ^ chip_core/mprj/j1a/clkbuf_3_0_0_boardClk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/mprj/j1a/clknet_3_0_0_boardClk (net)
                  0.54    0.01    6.55 ^ chip_core/mprj/j1a/clkbuf_7_5_0_boardClk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.18    0.26    0.36    6.91 ^ chip_core/mprj/j1a/clkbuf_7_5_0_boardClk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/mprj/j1a/clknet_7_5_0_boardClk (net)
                  0.26    0.00    6.92 ^ chip_core/mprj/j1a/clkbuf_leaf_32_boardClk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.03    0.07    0.20    7.11 ^ chip_core/mprj/j1a/clkbuf_leaf_32_boardClk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         chip_core/mprj/j1a/clknet_leaf_32_boardClk (net)
                  0.07    0.00    7.11 ^ chip_core/mprj/j1a/_51843_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffsnq_1)
                          0.10    7.21   clock uncertainty
                         -0.03    7.18   clock reconvergence pessimism
                          0.14    7.32   library removal time
                                  7.32   data required time
-----------------------------------------------------------------------------
                                  7.32   data required time
                                -23.05   data arrival time
-----------------------------------------------------------------------------
                                 15.73   slack (MET)


min:
reg-reg: 0/2
reg-output: 0/0
input-reg: 0/0
input-output: 0/0
max:
reg-reg: 0/0
reg-output: 0/0
input-reg: 0/0
input-output: 0/0
