
// module alu(
// 	   input  [9:0]     opcode_info_i,
// 	   input  [9:0]     alu_info_i,
// 	   input  [2:0]	    mul_info_i,
// 	   input  [5:0]     branch_info_i,	   
// 	   input  [7:0]     load_store_info_i,
// 	   input  [12:0]	

// 	   //数据信息
// 	   input  [31:0]    pc_i,
// 	   input  [31:0]    rs1_data_i,
// 	   input  [31:0]    rs2_data_i,
// 	   input  [31:0]    imm_i,

// 	   //跳转指令的信号
// 	   output           alu_branch_jump_o
// 	   //alu的结果
// 	   output [31:0]    alu_result_o,   
// 	   output [31:0]    mem_addr_o,
// );
// //opcode info 
// wire op_alu_jal         =   opcode_info_i[12];
// wire op_alu_jalr        =   opcode_info_i[11];
// wire op_alu_lui         =   opcode_info_i[10];
// wire op_alu_auipc       =   opcode_info_i[9];
// wire op_alu_reg_imm     =   opcode_info_i[8];
// wire op_alu_reg_immw    =   opcode_info_i[7];
// wire op_alu_reg_reg     =   opcode_info_i[6];
// wire op_alu_reg_regw    =   opcode_info_i[5];
// wire op_branch          =   opcode_info_i[4];
// wire op_load            =   opcode_info_i[3];
// wire op_store           =   opcode_info_i[2];
// wire op_system          =   opcode_info_i[1];
// wire op_fence           =   opcode_info_i[0];


// //decode stage ALU Info 
// wire  alu_add  		    = alu_info_i[9];  //ALU_ADD 9
// wire  alu_sub  		    = alu_info_i[8];
// wire  alu_sll  		    = alu_info_i[7];  
// wire  alu_slt  		    = alu_info_i[6];
// wire  alu_sltu 		    = alu_info_i[5];
// wire  alu_xor  		    = alu_info_i[4];  
// wire  alu_srl  		    = alu_info_i[3];
// wire  alu_sra  		    = alu_info_i[2];
// wire  alu_or   		    = alu_info_i[1];
// wire  alu_and  		    = alu_info_i[0];

// //decode stage branch info
// wire branch_beq  		= branch_info_i[5];
// wire branch_bne  		= branch_info_i[4];
// wire branch_blt  		= branch_info_i[3];
// wire branch_bge  		= branch_info_i[2];
// wire branch_bltu 		= branch_info_i[1];
// wire branch_bgeu 		= branch_info_i[0];

// wire result_sel_add     = alu_add | op_jal | op_jalr | op_lui | op_auipc;  
// wire result_sel_sub     = alu_sub | op_branch;

// wire result_sel_add_sub = result_sel_add | result_sel_sub;
// wire result_sel_sll     = alu_sll;
// wire result_sel_slt     = alu_slt;
// wire result_sel_sltu    = alu_sltu;
// wire result_sel_xor     = alu_xor;
// wire result_sel_srl     = alu_srl;
// wire result_sel_sra     = alu_sra;
// wire result_sel_or      = alu_or;
// wire result_sel_and     = alu_and;

// wire [31:0] alu_op1;
// wire [31:0] alu_op2;
// assign  alu_op1 = (op_jal | op_jalr | op_auipc) ? pc_i 
//                 :  op_lui ? 0    
//                 :  rs1_data_i;
// assign  alu_op2 = (op_lui | op_auipc | op_alu_imm | op_load | op_store) ? imm_i 
//                 : (op_jal | op_jalr) ? 4    
// 		        :  rs2_data_i;                

// wire [31:0]  alu_add_sub_result;
// wire [31:0]  alu_slt_result;
// wire [31:0]  alu_sll_result;
// wire [31:0]  alu_sltu_result;
// wire [31:0]  alu_xor_result;
// wire [31:0]  alu_srl_result;
// wire [31:0]  alu_sra_result;
// wire [31:0]  alu_or_result;
// wire [31:0]  alu_and_result;

// wire [31:0]  alu_op_result;

// wire [31:0]  adder_op1;
// wire [31:0]  adder_op2;
// wire [31:0]  adder_result;
// wire         adder_cin;
// wire         adder_cout;

// assign  adder_op1 = alu_op1;
// assign  adder_op2 = (result_sel_sub | alu_slt | alu_sltu) ? (~alu_op2) : alu_op2;
// assign  adder_cin = (result_sel_sub | alu_slt | alu_sltu) ? 1'b1 : 1'b0;
// assign {adder_cout, adder_result} = adder_op1 + adder_op2 +  {31'b0, adder_cin};
// assign alu_add_sub_result = adder_result;
// assign alu_slt_result[31:1] = 31'b0;
// assign alu_slt_result[0]    = ((alu_op1[31] & ~alu_op2[31]) |
//                               (~(alu_op1[31] ^ alu_op2[31]) & alu_add_sub_result[31]));

// //sltu
// /* rs1   rs2  rs1-rs2   set(rs1 < rs2)    
// 	0     0      1        1
// */
// assign alu_sltu_result[31:1] = 31'b0;
// assign alu_sltu_result[0]    = ~adder_cout;

// //
// wire [5:0] shift_op2 = alu_op2[5:0];

// //sll
// assign alu_sll_result = alu_op1 << shift_op2;

// //srl
// assign alu_srl_result = alu_op1 >> shift_op2;

// //sra
// assign alu_sra_result = $signed(alu_op1) >>> shift_op2;

// //logic op
// assign alu_and_result = alu_op1 & alu_op2;
// assign alu_or_result  = alu_op1 | alu_op2;
// assign alu_xor_result = alu_op1 ^ alu_op2;

// //memory address
// assign mem_addr_o = alu_add_sub_result;

// assign alu_op_result =  ({32{result_sel_add_sub}} & alu_add_sub_result) |
//                         ({32{result_sel_sll}}     & alu_sll_result)     |
//                         ({32{result_sel_slt}}     & alu_slt_result)     |
//                         ({32{result_sel_sltu}}    & alu_sltu_result)    |
// 						({32{result_sel_xor}}     & alu_xor_result)     |
// 						({32{result_sel_srl}}     & alu_srl_result)     |
// 						({32{result_sel_sra}}     & alu_sra_result)     |
// 						({32{result_sel_or}}      & alu_or_result)      |
// 						({32{result_sel_and}}     & alu_and_result) ;				   
					   
// //wire [31:0] alu_result_w = {{32{alu_op_result[31]}}, alu_op_result[31:0] };

// assign alu_result_o = alu_op_result;

// //branch
// //xor 用于比较两个数是否相等，相等则为0，不相等则为1
// // | 操作， 如果操作数中有1，则结果为1，如果全为0，则结果为0
// wire not_equal = (|alu_xor_result);
// wire equal     = ~not_equal;

// //小于等于
// /* rs1   rs2  rs1-rs2   set(rs1 < rs2) 
//     1     0      -        1    
//     0     0      1        1
//     1     1      1        1
// */
// wire  less_than  = ((alu_op1[31] & ~alu_op2[31]) |
//                    (~(alu_op1[31] ^ alu_op2[31]) & alu_add_sub_result[31]));

// wire  less_than_u    = ~adder_cout;

// wire  greater_than   =  ~less_than;

// wire  greater_than_u =  ~less_than_u;

// assign alu_branch_jump_o =  (branch_beq  & equal)         |
//                             (branch_bne  & not_equal)     |
// 						    (branch_blt  & less_than)     |
// 						    (branch_bge  & greater_than)  |
// 							(branch_bltu & less_than_u)   |
// 							(branch_bgeu & greater_than_u);
						   
// endmodule


// //