read -sv run_verilog_mid/adder_32b_8_89_034486eeda3dbfd126dcc64be95dcd60.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_89_034486eeda3dbfd126dcc64be95dcd60_yosys.v
