{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1398348278523 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1398348278524 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 24 16:04:37 2014 " "Processing started: Thu Apr 24 16:04:37 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1398348278524 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1398348278524 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MEMORY -c MEMORY " "Command: quartus_map --read_settings_files=on --write_settings_files=off MEMORY -c MEMORY" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1398348278524 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1398348279545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-behavioral " "Found design unit 1: rom-behavioral" {  } { { "rom.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/rom.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398348281512 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/rom.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398348281512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398348281512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 module-behavioral " "Found design unit 1: module-behavioral" {  } { { "module.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/module.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398348281520 ""} { "Info" "ISGN_ENTITY_NAME" "1 module " "Found entity 1: module" {  } { { "module.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/module.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398348281520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398348281520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regmem-arch " "Found design unit 1: regmem-arch" {  } { { "regmem.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/regmem.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398348281528 ""} { "Info" "ISGN_ENTITY_NAME" "1 regmem " "Found entity 1: regmem" {  } { { "regmem.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/regmem.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398348281528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398348281528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regmem2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regmem2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regmem2-behavioral " "Found design unit 1: regmem2-behavioral" {  } { { "regmem2.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/regmem2.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398348281538 ""} { "Info" "ISGN_ENTITY_NAME" "1 regmem2 " "Found entity 1: regmem2" {  } { { "regmem2.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/regmem2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398348281538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398348281538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-behavioral " "Found design unit 1: ram-behavioral" {  } { { "ram.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/ram.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398348281546 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/ram.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398348281546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398348281546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-behavioral " "Found design unit 1: memory-behavioral" {  } { { "memory.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/memory.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398348281554 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/memory.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398348281554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398348281554 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "memory " "Elaborating entity \"memory\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1398348281737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "rom rom:ROM A:behavioral " "Elaborating entity \"rom\" using architecture \"A:behavioral\" for hierarchy \"rom:ROM\"" {  } { { "memory.vhd" "ROM" { Text "D:/fax/VLSI Literatura/MEMORY/memory.vhd" 32 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398348281745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "module rom:ROM\|module:MODULE_0 A:behavioral " "Elaborating entity \"module\" using architecture \"A:behavioral\" for hierarchy \"rom:ROM\|module:MODULE_0\"" {  } { { "rom.vhd" "MODULE_0" { Text "D:/fax/VLSI Literatura/MEMORY/rom.vhd" 34 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398348281757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "regmem rom:ROM\|module:MODULE_0\|regmem:ENT1 A:arch " "Elaborating entity \"regmem\" using architecture \"A:arch\" for hierarchy \"rom:ROM\|module:MODULE_0\|regmem:ENT1\"" {  } { { "module.vhd" "ENT1" { Text "D:/fax/VLSI Literatura/MEMORY/module.vhd" 85 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398348281770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "regmem2 rom:ROM\|module:MODULE_0\|regmem2:ENT12 A:behavioral " "Elaborating entity \"regmem2\" using architecture \"A:behavioral\" for hierarchy \"rom:ROM\|module:MODULE_0\|regmem2:ENT12\"" {  } { { "module.vhd" "ENT12" { Text "D:/fax/VLSI Literatura/MEMORY/module.vhd" 229 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398348281825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ram ram:RAM A:behavioral " "Elaborating entity \"ram\" using architecture \"A:behavioral\" for hierarchy \"ram:RAM\"" {  } { { "memory.vhd" "RAM" { Text "D:/fax/VLSI Literatura/MEMORY/memory.vhd" 41 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398348281990 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1398348284067 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DBUS\[31\] " "Bidir \"DBUS\[31\]\" has no driver" {  } { { "memory.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/memory.vhd" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1398348284227 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DBUS\[30\] " "Bidir \"DBUS\[30\]\" has no driver" {  } { { "memory.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/memory.vhd" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1398348284227 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DBUS\[29\] " "Bidir \"DBUS\[29\]\" has no driver" {  } { { "memory.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/memory.vhd" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1398348284227 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DBUS\[28\] " "Bidir \"DBUS\[28\]\" has no driver" {  } { { "memory.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/memory.vhd" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1398348284227 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DBUS\[27\] " "Bidir \"DBUS\[27\]\" has no driver" {  } { { "memory.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/memory.vhd" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1398348284227 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DBUS\[26\] " "Bidir \"DBUS\[26\]\" has no driver" {  } { { "memory.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/memory.vhd" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1398348284227 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DBUS\[25\] " "Bidir \"DBUS\[25\]\" has no driver" {  } { { "memory.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/memory.vhd" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1398348284227 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DBUS\[24\] " "Bidir \"DBUS\[24\]\" has no driver" {  } { { "memory.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/memory.vhd" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1398348284227 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DBUS\[23\] " "Bidir \"DBUS\[23\]\" has no driver" {  } { { "memory.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/memory.vhd" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1398348284227 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DBUS\[22\] " "Bidir \"DBUS\[22\]\" has no driver" {  } { { "memory.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/memory.vhd" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1398348284227 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DBUS\[21\] " "Bidir \"DBUS\[21\]\" has no driver" {  } { { "memory.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/memory.vhd" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1398348284227 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DBUS\[20\] " "Bidir \"DBUS\[20\]\" has no driver" {  } { { "memory.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/memory.vhd" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1398348284227 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DBUS\[19\] " "Bidir \"DBUS\[19\]\" has no driver" {  } { { "memory.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/memory.vhd" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1398348284227 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DBUS\[18\] " "Bidir \"DBUS\[18\]\" has no driver" {  } { { "memory.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/memory.vhd" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1398348284227 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DBUS\[17\] " "Bidir \"DBUS\[17\]\" has no driver" {  } { { "memory.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/memory.vhd" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1398348284227 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DBUS\[16\] " "Bidir \"DBUS\[16\]\" has no driver" {  } { { "memory.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/memory.vhd" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1398348284227 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DBUS\[15\] " "Bidir \"DBUS\[15\]\" has no driver" {  } { { "memory.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/memory.vhd" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1398348284227 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DBUS\[14\] " "Bidir \"DBUS\[14\]\" has no driver" {  } { { "memory.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/memory.vhd" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1398348284227 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DBUS\[13\] " "Bidir \"DBUS\[13\]\" has no driver" {  } { { "memory.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/memory.vhd" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1398348284227 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DBUS\[12\] " "Bidir \"DBUS\[12\]\" has no driver" {  } { { "memory.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/memory.vhd" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1398348284227 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DBUS\[11\] " "Bidir \"DBUS\[11\]\" has no driver" {  } { { "memory.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/memory.vhd" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1398348284227 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DBUS\[10\] " "Bidir \"DBUS\[10\]\" has no driver" {  } { { "memory.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/memory.vhd" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1398348284227 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DBUS\[9\] " "Bidir \"DBUS\[9\]\" has no driver" {  } { { "memory.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/memory.vhd" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1398348284227 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DBUS\[8\] " "Bidir \"DBUS\[8\]\" has no driver" {  } { { "memory.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/memory.vhd" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1398348284227 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DBUS\[7\] " "Bidir \"DBUS\[7\]\" has no driver" {  } { { "memory.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/memory.vhd" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1398348284227 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DBUS\[6\] " "Bidir \"DBUS\[6\]\" has no driver" {  } { { "memory.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/memory.vhd" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1398348284227 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DBUS\[5\] " "Bidir \"DBUS\[5\]\" has no driver" {  } { { "memory.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/memory.vhd" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1398348284227 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DBUS\[4\] " "Bidir \"DBUS\[4\]\" has no driver" {  } { { "memory.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/memory.vhd" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1398348284227 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DBUS\[3\] " "Bidir \"DBUS\[3\]\" has no driver" {  } { { "memory.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/memory.vhd" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1398348284227 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DBUS\[2\] " "Bidir \"DBUS\[2\]\" has no driver" {  } { { "memory.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/memory.vhd" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1398348284227 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DBUS\[1\] " "Bidir \"DBUS\[1\]\" has no driver" {  } { { "memory.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/memory.vhd" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1398348284227 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DBUS\[0\] " "Bidir \"DBUS\[0\]\" has no driver" {  } { { "memory.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/memory.vhd" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1398348284227 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1398348284227 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1398348285388 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398348285388 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "36 " "Design contains 36 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "memory.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/memory.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398348285509 "|memory|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[0\] " "No output dependent on input pin \"ABUS\[0\]\"" {  } { { "memory.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/memory.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398348285509 "|memory|ABUS[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[1\] " "No output dependent on input pin \"ABUS\[1\]\"" {  } { { "memory.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/memory.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398348285509 "|memory|ABUS[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[2\] " "No output dependent on input pin \"ABUS\[2\]\"" {  } { { "memory.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/memory.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398348285509 "|memory|ABUS[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[3\] " "No output dependent on input pin \"ABUS\[3\]\"" {  } { { "memory.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/memory.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398348285509 "|memory|ABUS[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[4\] " "No output dependent on input pin \"ABUS\[4\]\"" {  } { { "memory.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/memory.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398348285509 "|memory|ABUS[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[5\] " "No output dependent on input pin \"ABUS\[5\]\"" {  } { { "memory.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/memory.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398348285509 "|memory|ABUS[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[6\] " "No output dependent on input pin \"ABUS\[6\]\"" {  } { { "memory.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/memory.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398348285509 "|memory|ABUS[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[7\] " "No output dependent on input pin \"ABUS\[7\]\"" {  } { { "memory.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/memory.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398348285509 "|memory|ABUS[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[8\] " "No output dependent on input pin \"ABUS\[8\]\"" {  } { { "memory.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/memory.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398348285509 "|memory|ABUS[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[9\] " "No output dependent on input pin \"ABUS\[9\]\"" {  } { { "memory.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/memory.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398348285509 "|memory|ABUS[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[10\] " "No output dependent on input pin \"ABUS\[10\]\"" {  } { { "memory.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/memory.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398348285509 "|memory|ABUS[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[11\] " "No output dependent on input pin \"ABUS\[11\]\"" {  } { { "memory.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/memory.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398348285509 "|memory|ABUS[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[12\] " "No output dependent on input pin \"ABUS\[12\]\"" {  } { { "memory.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/memory.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398348285509 "|memory|ABUS[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[13\] " "No output dependent on input pin \"ABUS\[13\]\"" {  } { { "memory.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/memory.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398348285509 "|memory|ABUS[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[14\] " "No output dependent on input pin \"ABUS\[14\]\"" {  } { { "memory.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/memory.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398348285509 "|memory|ABUS[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[15\] " "No output dependent on input pin \"ABUS\[15\]\"" {  } { { "memory.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/memory.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398348285509 "|memory|ABUS[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[16\] " "No output dependent on input pin \"ABUS\[16\]\"" {  } { { "memory.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/memory.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398348285509 "|memory|ABUS[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[17\] " "No output dependent on input pin \"ABUS\[17\]\"" {  } { { "memory.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/memory.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398348285509 "|memory|ABUS[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[18\] " "No output dependent on input pin \"ABUS\[18\]\"" {  } { { "memory.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/memory.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398348285509 "|memory|ABUS[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[19\] " "No output dependent on input pin \"ABUS\[19\]\"" {  } { { "memory.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/memory.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398348285509 "|memory|ABUS[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[20\] " "No output dependent on input pin \"ABUS\[20\]\"" {  } { { "memory.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/memory.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398348285509 "|memory|ABUS[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[21\] " "No output dependent on input pin \"ABUS\[21\]\"" {  } { { "memory.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/memory.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398348285509 "|memory|ABUS[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[22\] " "No output dependent on input pin \"ABUS\[22\]\"" {  } { { "memory.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/memory.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398348285509 "|memory|ABUS[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[23\] " "No output dependent on input pin \"ABUS\[23\]\"" {  } { { "memory.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/memory.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398348285509 "|memory|ABUS[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[24\] " "No output dependent on input pin \"ABUS\[24\]\"" {  } { { "memory.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/memory.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398348285509 "|memory|ABUS[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[25\] " "No output dependent on input pin \"ABUS\[25\]\"" {  } { { "memory.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/memory.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398348285509 "|memory|ABUS[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[26\] " "No output dependent on input pin \"ABUS\[26\]\"" {  } { { "memory.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/memory.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398348285509 "|memory|ABUS[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[27\] " "No output dependent on input pin \"ABUS\[27\]\"" {  } { { "memory.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/memory.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398348285509 "|memory|ABUS[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[28\] " "No output dependent on input pin \"ABUS\[28\]\"" {  } { { "memory.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/memory.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398348285509 "|memory|ABUS[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[29\] " "No output dependent on input pin \"ABUS\[29\]\"" {  } { { "memory.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/memory.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398348285509 "|memory|ABUS[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[30\] " "No output dependent on input pin \"ABUS\[30\]\"" {  } { { "memory.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/memory.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398348285509 "|memory|ABUS[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[31\] " "No output dependent on input pin \"ABUS\[31\]\"" {  } { { "memory.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/memory.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398348285509 "|memory|ABUS[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr " "No output dependent on input pin \"wr\"" {  } { { "memory.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/memory.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398348285509 "|memory|wr"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd " "No output dependent on input pin \"rd\"" {  } { { "memory.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/memory.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398348285509 "|memory|rd"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INIT " "No output dependent on input pin \"INIT\"" {  } { { "memory.vhd" "" { Text "D:/fax/VLSI Literatura/MEMORY/memory.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398348285509 "|memory|INIT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1398348285509 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "68 " "Implemented 68 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1398348285517 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1398348285517 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1398348285517 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1398348285517 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 72 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "482 " "Peak virtual memory: 482 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1398348285665 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 24 16:04:45 2014 " "Processing ended: Thu Apr 24 16:04:45 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1398348285665 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1398348285665 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1398348285665 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1398348285665 ""}
