// Seed: 4170560253
module module_0 (
    input supply0 id_0,
    input tri id_1,
    input supply1 id_2,
    input wire id_3
);
  wire id_5, id_6;
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1,
    input supply1 id_2,
    output wand id_3,
    input wire id_4,
    input wand id_5,
    input wire id_6,
    output uwire id_7,
    output tri0 id_8,
    output tri0 id_9,
    output uwire id_10,
    input tri1 id_11,
    output tri1 id_12,
    input tri id_13,
    output wand id_14
);
  assign {-1'b0, -1} = 1 ? id_2 : id_2;
  supply1 id_16 = -1;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_2,
      id_5
  );
  assign modCall_1.id_3 = 0;
  assign id_7 = 1 << id_0;
endmodule
