
                                 Formality (R)

               Version L-2016.03-SP1 for linux64 - Apr 13, 2016 

                    Copyright (c) 1988 - 2016 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

  ** Highlights of Formality (R) Version L-2016.03 **
   - New alternate verification strategies for resolving inconclusive verifications
   - Automation for deploying alternate strategies
   - New command to export the mapping of reference to implementation registers
   - New capability to combine PG and low power information from db libraries with Verilog functional models

   * Please refer to the Formality Release Notes for details and additional enhancements

Build: 4031317
Hostname: IC (RHEL64)
Current time: Sun Oct 20 08:57:39 2024

Loading db file '/opt/Synopsys/Formality2016/libraries/syn/gtech.db'
############################  Search PATH ################################
lappend search_path "/home/IC/Diffe/rtl"
/home/IC/Diffe/rtl
lappend search_path "/home/IC/Diffe/std_cells"
/home/IC/Diffe/rtl /home/IC/Diffe/std_cells
########################### Define Top Module ############################
set top_module Diffe_TOP
Diffe_TOP
######################### Formality Setup File ###########################
set synopsys_auto_setup true
true
set_svf "/home/IC/Diffe/syn/Diffe_TOP.svf"
SVF set to '/home/IC/Diffe/syn/Diffe_TOP.svf'.
1
####################### Read Reference tech libs ########################
set SSLIB "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set FFLIB "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
read_db -container Ref [list $SSLIB $TTLIB $FFLIB]
Loading db file '/home/IC/Diffe/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Created container 'Ref'
Current container set to 'Ref'
Loading db file '/home/IC/Diffe/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Diffe/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
1
###################  Read Reference Design Files ######################## 
read_verilog -container Ref "CHECK_2.v"
No target library specified, default is WORK
Initializing DesignWare ...
Initialization Complete
Loading verilog file '/home/IC/Diffe/rtl/CHECK_2.v'
1
read_verilog -container Ref "CLC_R1.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Diffe/rtl/CLC_R1.v'
1
read_verilog -container Ref "CLC_R2.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Diffe/rtl/CLC_R2.v'
1
read_verilog -container Ref "CONTROLLER.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Diffe/rtl/CONTROLLER.v'
Warning: Initialization of a based number where the width of the number is not large enough to accurately represent the number. (File: /home/IC/Diffe/rtl/CONTROLLER.v Line: 66)  (FMR_VLOG-067)
1
read_verilog -container Ref "ENCRYPTION_R1.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Diffe/rtl/ENCRYPTION_R1.v'
1
read_verilog -container Ref "ENCRYPTION_R2.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Diffe/rtl/ENCRYPTION_R2.v'
1
read_verilog -container Ref "Exponentiation.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Diffe/rtl/Exponentiation.v'
1
read_verilog -container Ref "Exponentiation_For_R.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Diffe/rtl/Exponentiation_For_R.v'
1
read_verilog -container Ref "Diffe_TOP.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Diffe/rtl/Diffe_TOP.v'
1
######################## set the top Reference Design ######################## 
set_reference_design Diffe_TOP
Reference design set to 'Ref:/WORK/Diffe_TOP'
1
set_top Diffe_TOP
Setting top design to 'Ref:/WORK/Diffe_TOP'
Status:   Elaborating design Diffe_TOP   ...  
Status:   Elaborating design CLC_R1   ...  
Status:   Elaborating design ENCRYPTION_R2   ...  
Status:   Elaborating design CLC_R2   ...  
Status:   Elaborating design ENCRYPTION_R1   ...  
Status:   Elaborating design CHECK_2   ...  
Status:   Elaborating design CONTROLKER   ...  
Status:   Elaborating design exponentiation   ...  
Status:   Elaborating design exponentiation_R   ...  
Status:  Implementing inferred operators...

************ Library Checking Summary ************
Warning:  3 unlinked power cell(s) with unread pg pins.
        Use 'report_libraries -defects all' for more details.
**************************************************

Top design successfully set to 'Ref:/WORK/Diffe_TOP'
Reference design set to 'Ref:/WORK/Diffe_TOP'
1
####################### Read Implementation tech libs ######################## 
read_db -container Imp [list $SSLIB $TTLIB $FFLIB]
Loading db file '/home/IC/Diffe/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Created container 'Imp'
Current container set to 'Imp'
Loading db file '/home/IC/Diffe/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Diffe/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
1
#################### Read Implementation Design Files ######################## 
read_verilog -container Imp -netlist "/home/IC/Diffe/syn/netlists/Diffe_TOP.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Diffe/syn/netlists/Diffe_TOP.v'
1
####################  set the top Implementation Design ######################
set_implementation_design Diffe_TOP
Implementation design set to 'Imp:/WORK/Diffe_TOP'
1
set_top Diffe_TOP
Setting top design to 'Imp:/WORK/Diffe_TOP'
Status:  Implementing inferred operators...

************ Library Checking Summary ************
Warning:  3 unlinked power cell(s) with unread pg pins.
        Use 'report_libraries -defects all' for more details.
**************************************************

Top design successfully set to 'Imp:/WORK/Diffe_TOP'
Implementation design set to 'Imp:/WORK/Diffe_TOP'
1
## matching Compare points
match
Reference design is 'Ref:/WORK/Diffe_TOP'
Implementation design is 'Imp:/WORK/Diffe_TOP'
Status:  Checking designs...
    Warning: 0 (498) undriven nets found in reference (implementation) design; see formality.log for list (FM-399)
Status:  Building verification models...
Status:  Processing Guide Commands...

***************************** Guidance Summary *****************************
                                         Status
Command                 Accepted   Rejected  Unsupported  Unprocessed  Total
----------------------------------------------------------------------------
change_names        :          8          0          0          0          8
environment         :          8          0          0          0          8
mark                :         22          0          0          0         22
multiplier          :         12          0          0          0         12
transformation
   map              :         28          0          0          0         28
uniquify            :          6          8          0          0         14

Note: If verification succeeds you can safely ignore unaccepted guidance commands.

SVF files read:
      /home/IC/Diffe/syn/Diffe_TOP.svf

SVF files produced:
  /home/IC/Diffe/formality/post_syn/formality_svf/
    svf.txt
****************************************************************************

Status:  Matching...
    
*********************************** Matching Results ***********************************    
 1113 Compare points matched by name    
 0 Compare points matched by signature analysis    
 0 Compare points matched by topology    
 131 Matched primary inputs, black-box outputs    
 0(0) Unmatched reference(implementation) compare points    
 0(0) Unmatched reference(implementation) primary inputs, black-box outputs    
 128(0) Unmatched reference(implementation) unread points    
****************************************************************************************

1
## verify
set successful [verify]
Reference design is 'Ref:/WORK/Diffe_TOP'
Implementation design is 'Imp:/WORK/Diffe_TOP'
    
*********************************** Matching Results ***********************************    
 1113 Compare points matched by name    
 0 Compare points matched by signature analysis    
 0 Compare points matched by topology    
 131 Matched primary inputs, black-box outputs    
 0(0) Unmatched reference(implementation) compare points    
 0(0) Unmatched reference(implementation) primary inputs, black-box outputs    
 128(0) Unmatched reference(implementation) unread points    
****************************************************************************************

Status:  Verifying...

***************************** Synopsys Auto Setup Summary ******************************

!!! Synopsys Auto Setup Mode was enabled. !!!
!!! Verification results are valid assuming the following setup constraints: !!!

### RTL Interpretation Setup
   set hdlin_ignore_parallel_case false
   set hdlin_ignore_full_case false
   set hdlin_error_on_mismatch_message false
   set hdlin_ignore_embedded_configuration true

### Undriven Signal Handling Setup
   set verification_set_undriven_signals synthesis

### Test Logic Setup
   set verification_verify_directly_undriven_output false
   For details see report_dont_verify_points and report_constants


For further details on Synopsys Auto Setup Mode: Type man synopsys_auto_setup
****************************************************************************************


********************************* Verification Results *********************************
Verification SUCCEEDED
   ATTENTION: synopsys_auto_setup mode was enabled.
              See Synopsys Auto Setup Summary for details.
----------------------------------------------------------
 Reference design: Ref:/WORK/Diffe_TOP
 Implementation design: Imp:/WORK/Diffe_TOP
 1113 Passing compare points
----------------------------------------------------------------------------------------
Matched Compare Points     BBPin    Loop   BBNet     Cut    Port     DFF     LAT   TOTAL
----------------------------------------------------------------------------------------
Passing (equivalent)           0       0       0       0      48    1065       0    1113
Failing (not equivalent)       0       0       0       0       0       0       0       0
Not Compared
  Unread                       0       0       0       0       0     192       0     192
****************************************************************************************
1
if {!$successful} {
diagnose
analyze_points -failing
}
report_passing_points > "reports/passing_points.rpt"
report_failing_points > "reports/failing_points.rpt"
report_aborted_points > "reports/aborted_points.rpt"
report_unverified_points > "reports/unverified_points.rpt"
start_gui
     1  source -echo -verbose syn_fm_script.tcl
1
1
fm_shell (verify)> 