<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>DisplayPort IP Support Center</title>

    <link rel="stylesheet" href="/css/dk_PCI_express_IP_support_center.css">
    <link rel="stylesheet" href="/css/rushita_automotive.css">
    
    <link rel="stylesheet" href="/css/yatri.css">
    <!-- ***** Bootstrap *****  -->
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/css/bootstrap.min.css" rel="stylesheet" integrity="sha384-EVSTQN3/azprG1Anm3QDgpJLIm9Nao0Yz1ztcQTwFspd3yD65VohhpuuCOmLASjC" crossorigin="anonymous">
    <!-- ***** Fontawesome *****  -->
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.6.0/css/all.min.css" integrity="sha512-Kc323vGBEqzTmouAECnVceyQqyqdsSiqLQISBL29aUW4U/M7pSPA/gEUZQqv1cwx4OnYxTxve5UMg5GT6L4JJg==" crossorigin="anonymous" referrerpolicy="no-referrer" />
    <!-- ***** Google Fonts *****  -->
    <link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Material+Symbols+Outlined:opsz,wght,FILL,GRAD@24,400,0,0" />

    <style>
        nav{
            position: relative !important;
        }
        .mv_teaching_padd{
            padding-inline: 4.6875rem 9rem !important;
        }
    </style>
</head>
<body>

    <!-- header -->
    <header>
        <div id="navbar"></div>
    </header>  

<!-- --------------------------------------------------------------------- -->
<section>
    <nav class="mb_sub_nv">
        <div class="mv_breadcrumb">
            <ol class="mv_spark_breadcrumb_items">
                <!-- <li><a href="">Altera® FPGAs and Programmable Devices</a></li>
                <li><a href="">FPGA Product Support</a></li>
                <li><a href="">FPGA Support Resources</a></li>
                <li><a href="">FPGA IP Support</a></li>
                <li><p class="mb-0">PCI Express* IP Support Center</p></li> -->
            </ol>
        </div>
    </nav>
</section>

<section class="m_ai_tdrop">
    <div>
        <button class="btn dropdown-toggle" type="button" data-bs-toggle="dropdown" aria-expanded="false">
            Altera® FPGAs and Programmable Devices
        </button>
        <ul class="dropdown-menu">
            <li><a class="dropdown-item m_dropActive" href="#">FPGA Products</a></li>
            <li><a class="dropdown-item m_dropActive" href="/Product/B8_FPGA_CPLD.html">FPGA Devices</a></li>
            <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_product/quartus_development_software_tools_quartus_prime_design_software_overview.html">FPGA Software</a></li>
            <li><a class="dropdown-item m_dropActive" href="/Product/B11_intel_intellectual.html">FPGA IP</a></li>
            <li><a class="dropdown-item m_dropActive" href="/Product/B12_intel_fpga_develop.html">FPGA DEVKITs</a></li>
            <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_developer_learn/developer_get_help_FPGA_support.html">FPGA Product Support</a></li>
        </ul>
    </div>


    <div class="m_ai_shlash">/</div>
    <div>
        <button class="btn dropdown-toggle" type="button" data-bs-toggle="dropdown" aria-expanded="false">
            FPGA Product Support
        </button>
        <ul class="dropdown-menu">
            <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_developer_learn/developer_get_help_FPGA_support_FPGA_developer_center.html">FPGA Developer Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="#">FPGA Documentation</a></li>
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/device_and_product_support_collections.html">Devices and Product collections</a></li>
            <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_product/FPGAs_programmable_devices_support_training.html">FPGA Technical Training</a></li>
            <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_product/design_examples.html">FPGA Design Examples</a></li>
            <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_product/quartus_development_software_tools_licensing.html">FPGA Licensing Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="#">FPGA Downloads</a></li>
            <li><a class="dropdown-item m_dropActive" href="#">FPGA Knowledge Base</a></li>
            <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_developer_learn/developer_get_help_FPGA_support.html">FPGA Support Resources</a></li>
        </ul>
    </div>

    <div class="m_ai_shlash">/</div>

    <div>
        <button class="btn dropdown-toggle" type="button" data-bs-toggle="dropdown" aria-expanded="false">
            FPGA Support Resources
        </button>
        <ul class="dropdown-menu">
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/system_architect_developer_center.html">System Architect Developer Support Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/device_configuration_support_center.html">Device Configuration Support Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_product/board_developer_center.html">Board Developer Support Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/FPGA_Design_Software_Resource_Centers.html">FPGA Design Software Resource Centers</a></li>
            <li><a class="dropdown-item m_dropActive" href="/darshit/developers_learn/embedded_software_developer_center.html">Embedded Software Developer Support Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="#">HLS Compiler Support Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/DSP_IP_Support_Center.html">Digital Signal Processing (DSP) IP Support Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/intel_FPGA_IP_Support.html">FPGA IP Support</a></li>
            <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_product/power_solutions.html">Power Solutions Resources</a></li>
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Programming_Support_Center.html">Programming Support Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/EDA_tool_support_resource_center.html">EDA Tool Support Resource Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/intel_FPGA_SDK_for_OpenCL_support_center.html">FPGA SDK for OpenCL™ - Support Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_product/quality_and_reliability.html">FPGA Quality and Reliability</a></li>
        </ul>
    </div>

    <div class="m_ai_shlash">/</div>

    <div>
        <button class="btn dropdown-toggle" type="button" data-bs-toggle="dropdown" aria-expanded="false">
            FPGA IP Support
        </button>
        <ul class="dropdown-menu">
            <ul class="dropdown-menu">
                <li><a class="dropdown-item m_dropActive" href="">PCI Express* IP Support Center</a></li>
                <li><a class="dropdown-item m_dropActive" href="">DisplayPort IP Support Center</a></li>
                <li><a class="dropdown-item m_dropActive" href="">JESD204B and JESD204C IP Core Support Center</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Ethernet Support Center</a></li>
                <li><a class="dropdown-item m_dropActive" href="">FPGA Interface IP Resources</a></li>
                <li><a class="dropdown-item m_dropActive" href="">EMIF Support Center</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Transceiver PHY IP Support Center</a></li>
                <li><a class="dropdown-item m_dropActive" href="">10 Gbps Ethernet IP Core Resource Center</a></li>
                <li><a class="dropdown-item m_dropActive" href="">PCI* Express (PCIE) IP Core Resource Center</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Serial Digital Interface IP Core Resource Center</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Serial Digital Interface II IP Support Center</a></li>
                <li><a class="dropdown-item m_dropActive" href="">RapidIO IP Core Resource Center</a></li>
                <li><a class="dropdown-item m_dropActive" href="">IP Evaluation and Purchase</a></li>
            </ul>
        </ul>
    </div>

    <div class="m_ai_shlash">/</div>
    <div class="m_ai_httl">PCI Express* IP Support Center</div>

</section>
<!-- --------------------------------------------------------------------- -->

    <!-------------------------------- Altera® FPGA ----------------------------------->
    <section>
        <div class="mv_intel_fpga_padd">
            <h1 style="font-weight: 350; color: #fff;">DisplayPort IP Support Center</h1>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!------------------------------------- nav ------------------------------------>
    <section>
        <div class="VK_client_app_navigation VK_ai_navigation ">
            <div class=" d-flex justify-content-center align-items-center overflow-hidden flex-nowrap w-100">
                <ul class="VK_ai_nav_bar d-flex list-unstyled m-0 overflow-auto">
                    <li>
                        <a href="#dk_getting_started" class="text-dark text-decoration-none py-4 d-block">
                            Getting Started			
                        </a>
                    </li>
                    <li>
                        <a href="#dk_device_ip_selection" class="text-dark text-decoration-none py-4 d-block VK_ai_nav_link">
                            1. Device and IP Selection	
                        </a>
                    </li>
                    <li>
                        <a href="#dk_design_flow" class="text-dark text-decoration-none py-4 d-block">
                            2. Design Flow and IP Integration		
                        </a>
                    </li>
                    <li>
                        <a href="#dk_board_design" class="text-dark text-decoration-none py-4 d-block">
                            3. Board Design and Power Management		
                        </a>
                    </li>
                    <li>
                        <a href="#dk_design_ex" class="text-dark text-decoration-none py-4 d-block">
                            4. Design Examples		
                        </a>
                    </li>
                    <li>
                        <a href="#dk_debug5" class="text-dark text-decoration-none py-4 d-block">
                            5. Debug	
                        </a>
                    </li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->
    <section id="dk_getting_started">
        <div style="padding: 1rem 0rem 2rem;">
            <div class="container">
                <p>The DisplayPort IP Support Center is organized into industry-standard stages, which provides you with various resources to plan, select, design, implement, and verify your DisplayPort IP cores. There are also guidelines on how to bring up your system and debug the DisplayPort links. This page is organized into categories that align with a DisplayPort system design flow from start to finish.</p>
                <p>Additional support resources for&nbsp;<b>Intel Agilex® 7,&nbsp;Intel® Stratix® 10, Intel® Arria® 10, Intel® Cyclone® 10 GX&nbsp;</b>devices can be found by clicking on the following links&nbsp;<a class="b_special_a1" href="" title="Documentation Archive">Documentation Archive</a>,&nbsp;<a class="b_special_a1" href="" title="Training Courses">Training Courses</a>,&nbsp;<a class="b_special_a1" href="" title="Videos">Videos</a>,&nbsp;<a class="b_special_a1" href="" title="Design Examples">Design Examples</a>, and&nbsp;<a class="b_special_a1" href="" title="Knowledge Base">Knowledge Base</a>.</p>
            </div>
        </div>
    </section>

    <section>
        <div style="padding-bottom: 2em; padding-top: 2em;" class="mv_transceiver_padd">
            <div class="container">
                <div class="row justify-content-center">
                    <div class="col-xxl-6 col-xl-6 col-lg-7 col-md-6">
                        <div class="mv_silder_flex">
                            <div class="item">
                                <div class="mv_industry_download" data-bs-toggle="modal" data-bs-target="#mv_developer_usability_1">
                                    <i class="fa-solid fa-up-right-and-down-left-from-center"></i>
                                    <a href=""></a>
                                </div>
                                <img class="w-100" src="/img/darshit_image/displayport-design-flow.png.rendition.intel.web.1072.603.png" alt="">
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    
    <!---------------------------------- 1. Device and IP Selection ------------------------------>
    <section id="dk_device_ip_selection">
        <div class="mv_become_padd">
            <div class="container">
                <h2 style="font-weight: 350;">1. Device and IP Selection</h2>
                <h4 style="font-weight: 300; padding-bottom: 1.5rem;">What features are supported in the DisplayPort IP?</h4>

                <table class="mv_product_table w-100 mb-4">
                    <thead>
                        <tr>
                            <th>
                                <p class="mb-2">Feature</p>
                            </th>
                            <th>
                                <p class="mb-2">Description</p>
                            </th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>DisplayPort IP Core Features</td>
                            <td>
                                <ul>
                                    <li>Conforms to the <i>Video Electronics Standards Association (VESA) DisplayPort Standard version 2.0</i></li>
                                    <li>Scalable main data link</li>
                                    <li style="margin-left: 40px;">1, 2, or 4 lane operation</li>
                                    <li style="margin-left: 40px;">1.62, 2.7, 5.4, 8.1, and 10.0 gigabits per second (Gbps) per lane with an embedded clock (1)(2)</li>
                                    <li>Color support</li>
                                    <li style="margin-left: 40px;">RGB 18, 24, 30, 36, or 48 bpp</li>
                                    <li style="margin-left: 40px;">YCbCr 4:4:4 24, 30, 36, or 48 bpp</li>
                                    <li style="margin-left: 40px;">YCbCr 4:2:2 16, 20, 24, or 32 bpp</li>
                                    <li style="margin-left: 40px;">YCbCr 4:2:0 12, 15, 18, or 24 bpp</li>
                                    <li>8B/10B Channel Coding supports 40-bit (quad symbol) and 20-bit (dual symbol) transceiver data interface</li>
                                    <li>128B/132B Channel Coding supports 32-bit transceiver data interface</li>
                                    <li>Support for 1, 2, or 4 parallel pixels per clock</li>
                                    <li>Support for 2 or 8 audio channels</li>
                                    <li>8B/10B Channel Coding supports Multi-stream transport (MST)</li>
                                    <li style="margin-left: 40px;">Intel Arria® 10 devices support up to 4 streams</li>
                                    <li style="margin-left: 40px;">Intel Cyclone® 10 GX devices support up to 4 streams</li>
                                    <li>128B/132B Channel Coding supports up to 4 streams</li>
                                    <li>8B/10B Channel Coding supports progressive and interlaced video</li>
                                    <li>128B/132B Channel Coding supports progressive video</li>
                                    <li>Source support for proprietary video image format (optional)</li>
                                    <li>Support for sink non-GPU mode</li>
                                    <li>Support for adaptive sync feature</li>
                                    <li>Support for High Dynamic Range (HDR) metadata</li>
                                    <p>transport using secondary stream data packet</p>
                                    <li>Auxiliary channel for 2-way communication (link and device management)</li>
                                    <li>Hot plug detect (HPD)</li>
                                    <li style="margin-left: 40px;">Sink announces its presence</li>
                                    <li style="margin-left: 40px;">Sink requests the source’s attention</li>
                                    <li>8B/10B Channel Coding in SST mode supports the High-bandwidth Digital Content Protection (HDCP) feature for Intel Arria 10 and Intel Stratix 10 devices</li>
                                    <li>Source support for proprietary video image format (optional)</li>
                                    <li>Source and sink support for AXIS video format (optional)</li>
                                </ul>
                            </td>
                        </tr>
                        <tr>
                            <td>Typical Application</td>
                            <td>
                                <ul>
                                    <li>Interfaces within a PC or monitor<br>
                                    </li>
                                    <li>External display connections, including interfaces between a PC and monitor or projector, between a PC and TV, or between a device such as a DVD player and TV display</li>
                                </ul>
                            </td>
                        </tr>
                        <tr>
                            <td>Device Family Support</td>
                            <td><ul>
                                <li>Intel Agilex 7 (F-tile), Intel Stratix 10 (H-tile and L-tile), Intel Arria 10, Intel Cyclone 10 GX, Arria V, Cyclone V, and Stratix V FPGA devices.</li>
                                </ul>
                            </td>
                        </tr>
                        <tr>
                            <td>
                                <p class="mb-2">Design Tools</p>
                            </td>
                            <td>
                                <ul>
                                    <li>IP Catalog in the Intel Quartus Prime software for IP design instantiation and compilation</li>
                                    <li>Timing Analyzer in the Intel Quartus Prime software for timing analysis</li>
                                    <li>ModelSim* - Intel FPGA Edition, NCSim, VCS*/VCS MX, and Xcelium* Parallel software for design simulation</li>
                                </ul>
                            </td>
                        </tr>
                    </tbody>
                </table>

                <p><b>Note:</b>&nbsp;The High-bandwidth Digital Content Protection (HDCP) feature is not included in the Intel Quartus Prime Pro Edition software. For more information goto&nbsp;<a class="b_special_a1" href="" title="HDCP feature at Media Connectivity Solutions - Intel® FPGAs">HDCP feature at Media Connectivity Solutions - Intel® FPGAs</a>.</p>
                <p>&nbsp;</p>

                <h2 style="font-weight: 350;">Which Intel® FPGA Device Family Should I Use?</h2>
                <p>Link Rate Supported by Device Family</p>
                <p>The table below shows the resource information for Arria V and Cyclone V devices using M10K; Intel Arria 10, Intel Stratix 10, and Stratix V devices using M20K.</p>
                <p>The resources were obtained using the following parameter settings:</p>
                <ul>
                    <li>Mode = simplex</li>
                    <li>Maximum lane count = 4 lanes</li>
                    <li>Maximum video input color depth = 8 bits per color (bpc)</li>
                    <li>Pixel input mode = 1 pixel per clock</li>
                </ul>

                <table class="mv_product_table w-100 mb-4">
                    <thead>
                        <tr>
                            <th>
                                <p class="mb-2">Device Family</p>
                            </th>
                            <th>
                                <p class="mb-1"><b><b>Dual Symbol</b></b></p>
                                <p class="mb-1"><b><b>(20 Bit Mode)</b></b></p>
                            </th>
                            <th>
                                <p class="mb-1"><b><b>Quad Symbol</b></b></p>
                                <p class="mb-1"><b><b>(40 Bit Mode)</b></b></p>
                            </th>
                            <th>
                                <p class="mb-2">FPGA Fabric Speed Grade</p>
                            </th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td width="150">Intel Agilex® 7 (F-tile)</td>
                            <td width="150">RBR, HBR, HBR2</td>
                            <td width="150">RBR, HBR, HBR2, HBR3, UHBR10</td>
                            <td width="150">1, 2, 3*</td>
                        </tr>
                        <tr>
                            <td>Intel Stratix 10 (H-tile)</td>
                            <td>RBR, HBR, HBR2</td>
                            <td>RBR, HBR, HBR2, HBR3, UHBR10, UHBR20 (Preliminary support only)</td>
                            <td>1, 2, 3*</td>
                        </tr>
                        <tr>
                            <td>Intel Stratix 10 (L-tile)</td>
                            <td>RBR, HBR, HBR2</td>
                            <td>RBR, HBR, HBR2, HBR3</td>
                            <td>1, 2, 3*</td>
                        </tr>
                        <tr>
                            <td>ntel Arria 10</td>
                            <td>RBR, HBR, HBR2</td>
                            <td>RBR, HBR, HBR2, HBR3</td>
                            <td>1, 2</td>
                        </tr>
                        <tr>
                            <td>Intel Cyclone® 10 GX</td>
                            <td>RBR, HBR, HBR2</td>
                            <td>RBR, HBR, HBR2, HBR3</td>
                            <td>5, 6</td>
                        </tr>
                        <tr>
                            <td>Stratix® V</td>
                            <td>RBR, HBR, HBR2</td>
                            <td>RBR, HBR, HBR2</td>
                            <td>1, 2, 3</td>
                        </tr>
                        <tr>
                            <td>Arria® V GX/GT/GS</td>
                            <td>RBR, HBR</td>
                            <td>RBR, HBR, HBR2</td>
                            <td>3, 4, 5</td>
                        </tr>
                        <tr>
                            <td>Arria® V GZ</td>
                            <td>RBR, HBR, HBR2</td>
                            <td>RBR, HBR, HBR2</td>
                            <td>Any supported speed grade</td>
                        </tr>
                        <tr>
                            <td>Cyclone® V</td>
                            <td>RBR, HBR</td>
                            <td>RBR, HBR</td>
                            <td>Any supported speed grade</td>
                        </tr>
                    </tbody>
                </table>
                <p><b>Note</b>: Conditional support for Intel Agilex 7, Intel Arria 10 and Intel Stratix 10 FPGA Fabric Speed Grade 3. Contact your sales representative for more information.<br>
                </p>
                <p>&nbsp;</p>
                <h2 style="padding-bottom: 1.5rem; font-weight: 300;">What is the DisplayPort Intel FPGA IP Core FPGA Resource Utilization?</h2>
                <p><b>Performance and Resource Utilization</b></p>
                <p>The resource utilization data indicates typical expected performance for the DisplayPort Intel FPGA IP.</p>
                <p>The below table lists the resources and expected performance for selected variations. The results were obtained using the Intel Quartus Prime Pro Edition software version 20.2 for the following devices:</p>
                <ul>
                    <li>Intel Agilex® F-tile (AGIB027R31B1E2VR0)</li>
                    <li>Intel Stratix 10 (1SG280HU1F50E2VGS1)</li>
                    <li>Intel Arria 10 (10AX115S2F45I1SG)</li>
                    <li>Intel Cyclone 10 GX (10CX220YF780E5G)</li>
                </ul>
                <p>&nbsp;</p>
                <p><b>DisplayPort 1.4 Intel FPGA IP Resource Utilization</b></p>
                <p>The table below shows the resource information for Intel Agilex 7, Intel Arria 10, Intel Cyclone 10 GX, and Intel Stratix 10 devices using M20K. The resources were obtained using the following parameter settings:</p>
                <ul>
                    <li>Mode = simplex</li>
                    <li>Maximum lane count = 4 lanes</li>
                    <li>Maximum video input color depth = 8 bits per color (bpc)</li>
                    <li>Pixel input mode = 1 pixel per clock, 4 pixel per clock for Intel Agilex 7</li>
                </ul>

                <table class="mv_product_table w-100 mb-4">
                    <thead>
                        <tr>
                            <th>
                                <p class="mb-2">Device</p>
                            </th>
                            <th>
                                <p class="mb-1"><b><b>Streams</b></b></p>
                            </th>
                            <th>
                                <p class="mb-1"><b><b>Direction</b></b></p>
                            </th>
                            <th>
                                <p class="mb-1">Symbol per</p>
                                <p class="mb-1">Clock</p>
                            </th>
                            <th>
                                <p class="mb-1">ALMs</p>
                            </th>
                            <th>
                                <p class="mb-1">Logic Registers</p>
                                <p class="mb-1">Primary</p>
                            </th>
                            <th>
                                <p class="mb-1">Logic Registers</p>
                                <p class="mb-1">Secondary</p>
                            </th>
                            <th>
                                <p class="mb-1">Memory Bits</p>
                            </th>
                            <th>
                                <p class="mb-1">Memory</p>
                                <p class="mb-1">M10K or M20K</p>
                            </th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td rowspan="3"><p>Intel Agilex® 7</p></td>
                        </tr>
                        <tr>
                            <td>SST</td>
                            <td>RX</td>
                            <td>Quad</td>
                            <td>7040</td>
                            <td>11781</td>
                            <td>-</td>
                            <td>18368</td>
                            <td>18</td>
                        </tr>
                        <tr>
                            <td>SST</td>
                            <td>TX</td>
                            <td>Quad</td>
                            <td>7600</td>
                            <td>10149</td>
                            <td>-</td>
                            <td>26576</td>
                            <td>29</td>
                        </tr>
                        <tr>
                            <td rowspan="5">Intel® Stratix® 10</td>
                        </tr>
                        <tr>
                            <td>SST (Single Stream)</td>
                            <td>RX</td>
                            <td>Dual</td>
                            <td>5,200</td>
                            <td>7,700</td>
                            <td>640</td>
                            <td>16,256</td>
                            <td>11</td>
                        </tr>
                        <tr>
                            <td>SST (Single Stream)</td>
                            <td>RX</td>
                            <td>Quad</td>
                            <td>7,100</td>
                            <td>9,500</td>
                            <td>880</td>
                            <td>18,816</td>
                            <td>14</td>
                        </tr>
                        <tr>
                            <td>SST (Single Stream)</td>
                            <td>TX</td>
                            <td>Dual</td>
                            <td>5,100</td>
                            <td>7,100</td>
                            <td>420</td>
                            <td>12,176</td>
                            <td>15</td>
                        </tr>
                        <tr>
                            <td>SST (Single Stream)</td>
                            <td>TX</td>
                            <td>Quad</td>
                            <td>7,100</td>
                            <td>9,200</td>
                            <td>550</td>
                            <td>22,688</td>
                            <td>29</td>
                        </tr>
                        <tr>
                            <td rowspan="7">Intel® Arria® 10</td>
                        </tr>
                        <tr>
                            <td>SST (Single Stream)</td>
                            <td>RX</td>
                            <td>Dual</td>
                            <td>4,200</td>
                            <td>6,900</td>
                            <td>1,200</td>
                            <td>16,256</td>
                            <td>11</td>
                        </tr>
                        <tr>
                            <td>SST (Single Stream)</td>
                            <td>RX</td>
                            <td>Quad</td>
                            <td>6,000</td>
                            <td>8,800</td>
                            <td>1,600</td>
                            <td>18,816</td>
                            <td>14</td>
                        </tr>
                        <tr>
                            <td>SST (Single Stream)</td>
                            <td>TX</td>
                            <td>Dual</td>
                            <td>4,700</td>
                            <td>6,300</td>
                            <td>1,000</td>
                            <td>6,728</td>
                            <td>6</td>
                        </tr>
                        <tr>
                            <td>SST (Single Stream)</td>
                            <td>TX</td>
                            <td>Quad</td>
                            <td>6,700</td>
                            <td>8,400</td>
                            <td>1,200</td>
                            <td>16,520</td>
                            <td>13</td>
                        </tr>
                        <tr>
                            <td>MST</td>
                            <td>RX</td>
                            <td>Quad</td>
                            <td>20,100</td>
                            <td>24,400</td>
                            <td>4,500</td>
                            <td>58,368</td>
                            <td>32</td>
                        </tr>
                        <tr>
                            <td>(4 Streams)</td>
                            <td>TX</td>
                            <td>Quad</td>
                            <td>26,400</td>
                            <td>29,000</td>
                            <td>4,300</td>
                            <td>21,728</td>
                            <td>34</td>
                        </tr>
                        <tr>
                            <td rowspan="7">Intel® Cyclone® 10 GX</td>
                        </tr>
                        <tr>
                            <td>SST (Single Stream)</td>
                            <td>RX</td>
                            <td>Dual</td>
                            <td>4,200</td>
                            <td>7,000</td>
                            <td>1,200</td>
                            <td>16,256</td>
                            <td>11</td>
                        </tr>
                        <tr>
                            <td>SST (Single Stream)</td>
                            <td>RX</td>
                            <td>Quad</td>
                            <td>6,000</td>
                            <td>8,800</td>
                            <td>1,600</td>
                            <td>18,816</td>
                            <td>14</td>
                        </tr>
                        <tr>
                            <td>SST (Single Stream)</td>
                            <td>TX</td>
                            <td>Dual</td>
                            <td>4,600</td>
                            <td>6,200</td>
                            <td>1,000</td>
                            <td>10,568</td>
                            <td>8</td>
                        </tr>
                        <tr>
                            <td>SST (Single Stream)</td>
                            <td>TX</td>
                            <td>Quad</td>
                            <td>6,800</td>
                            <td>8,400</td>
                            <td>1,200</td>
                            <td>17,096</td>
                            <td>13</td>
                        </tr>
                        <tr>
                            <td>MST</td>
                            <td>RX</td>
                            <td>Dual</td>
                            <td>22,000</td>
                            <td>24,400</td>
                            <td>4,400</td>
                            <td>58,368</td>
                            <td>32</td>
                        </tr>
                        <tr>
                            <td>(4 Streams)</td>
                            <td>TX</td>
                            <td>Quad</td>
                            <td>26,500</td>
                            <td>29,000</td>
                            <td>4,400</td>
                            <td>36,576</td>
                            <td>32</td>
                        </tr>
                    </tbody>
                </table>

                <p><b>DisplayPort 2.0 Intel FPGA IP Resource Utilization</b></p>
                <p>The table below shows the resource information for Intel Stratix 10 devices using the M20K. The resource count for the DP2.0 includes the resource count for the DP1.4 as well. The resources were obtained using the following parameter settings:</p>
                <ul>
                    <li>Mode = simplex</li>
                    <li>Maximum lane count = 4 lanes</li>
                    <li>Maximum video input color depth = 8 bits per color (bpc)</li>
                    <li>Pixel input mode = 4 pixel per clock</li>
                </ul>

                <table class="mv_product_table w-100 mb-4">
                    <thead>
                        <tr>
                            <th>
                                <p class="mb-2">Device</p>
                            </th>
                            <th>
                                <p class="mb-1"><b><b>Streams</b></b></p>
                            </th>
                            <th>
                                <p class="mb-1"><b><b>Direction</b></b></p>
                            </th>
                            <th>
                                <p class="mb-1">Symbol per</p>
                                <p class="mb-1">Clock</p>
                            </th>
                            <th>
                                <p class="mb-1">ALMs</p>
                            </th>
                            <th>
                                <p class="mb-1">Logic Registers</p>
                                <p class="mb-1">Primary</p>
                            </th>
                            <th>
                                <p class="mb-1">Logic Registers</p>
                                <p class="mb-1">Secondary</p>
                            </th>
                            <th>
                                <p class="mb-1">Memory Bits</p>
                            </th>
                            <th>
                                <p class="mb-1">Memory</p>
                                <p class="mb-1">M10K or M20K</p>
                            </th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td rowspan="5"><p>Intel® Stratix® 10</p></td>
                        </tr>
                        <tr>
                            <td>MST (1 Stream)</td>
                            <td>RX</td>
                            <td>-</td>
                            <td>21,500</td>
                            <td>38,000</td>
                            <td>-</td>
                            <td>244,352</td>
                            <td>74</td>
                        </tr>
                        <tr>
                            <td>MST (1 Stream)</td>
                            <td>TX</td>
                            <td>-</td>
                            <td>32,500</td>
                            <td>43,000</td>
                            <td>-</td>
                            <td>265,232</td>
                            <td>154</td>
                        </tr>
                        <tr>
                            <td>MST (4 Streams)</td>
                            <td>RX</td>
                            <td>-</td>
                            <td>48,000</td>
                            <td>70,751</td>
                            <td>-</td>
                            <td>357,632</td>
                            <td>164</td>
                        </tr>
                        <tr>
                            <td>MST (4 Streams)</td>
                            <td>TX</td>
                            <td>-</td>
                            <td>104,000</td>
                            <td>125,478</td>
                            <td>-</td>
                            <td>535,808</td>
                            <td>572</td>
                        </tr>
                    </tbody>
                </table>

                <p><b>HDCP Resource Utilization</b></p>
                <p>The table lists the HDCP resource data for DisplayPort Intel FPGA IP with configurations of SST (single stream) and at maximum lane of 4 configuration for Intel Arria 10 and Intel Stratix 10 devices.</p>

                <table class="mv_product_table w-100 mb-4">
                    <thead>
                        <tr>
                            <th>
                                <p class="mb-2">Device</p>
                            </th>
                            <th>
                                <p class="mb-1"><b><b>HDCP IP</b></b></p>
                            </th>
                            <th>
                                <p class="mb-1"><b><b>Support HDCP Key Management</b></b></p>
                            </th>
                            <th>
                                <p class="mb-1">Symbols per Clock</p>
                            </th>
                            <th>
                                <p class="mb-1">ALMs</p>
                            </th>
                            <th>
                                <p class="mb-1">Combinatorial ALUTs</p>
                            </th>
                            <th>
                                <p class="mb-1">Logic Registers</p>
                            </th>
                            <th>
                                <p class="mb-1">Memory M20K</p>
                            </th>
                            <th>
                                <p class="mb-1">DSP</p>
                            </th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr class="data" data-category-id="">
                            <td width="11%" rowspan="16" valign="top"><p>Intel® Stratix® 10</p></td>
                            <td width="9%" valign="top"><p>HDCP 2.3 TX</p></td>
                            <td width="14%" valign="top"><p>0</p></td>
                            <td width="9%" valign="top"><p>Dual</p></td>
                            <td width="10%" valign="top"><p>7,723</p></td>
                            <td width="14%" valign="top"><p>11,555</p></td>
                            <td width="11%" valign="top"><p>13,685</p></td>
                            <td width="9%" valign="top"><p>10</p></td>
                            <td width="9%" valign="top"><p>3</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td width="9%" valign="top"><p>HDCP 2.3 TX</p></td>
                            <td width="14%" valign="top"><p>0</p></td>
                            <td width="9%" valign="top"><p>Quad</p></td>
                            <td width="10%" valign="top"><p>10,767</p></td>
                            <td width="14%" valign="top"><p>17,154</p></td>
                            <td width="11%" valign="top"><p>17,842</p></td>
                            <td width="9%" valign="top"><p>10</p></td>
                            <td width="9%" valign="top"><p>3</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td width="9%" valign="top"><p>HDCP 2.3 TX</p></td>
                            <td width="14%" valign="top"><p>1</p></td>
                            <td width="9%" valign="top"><p>Dual</p></td>
                            <td width="10%" valign="top"><p>8,232</p></td>
                            <td width="14%" valign="top"><p>12,376</p></td>
                            <td width="11%" valign="top"><p>14,123</p></td>
                            <td width="9%" valign="top"><p>12</p></td>
                            <td width="9%" valign="top"><p>3</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td width="9%" valign="top"><p>HDCP 2.3 TX</p></td>
                            <td width="14%" valign="top"><p>1</p></td>
                            <td width="9%" valign="top"><p>Quad</p></td>
                            <td width="10%" valign="top"><p>11,082</p></td>
                            <td width="14%" valign="top"><p>17,741</p></td>
                            <td width="11%" valign="top"><p>18,125</p></td>
                            <td width="9%" valign="top"><p>12</p></td>
                            <td width="9%" valign="top"><p>3</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td width="9%" valign="top"><p>HDCP 2.3 RX</p></td>
                            <td width="14%" valign="top"><p>0</p></td>
                            <td width="9%" valign="top"><p>Dual</p></td>
                            <td width="10%" valign="top"><p>8,431</p></td>
                            <td width="14%" valign="top"><p>12,626</p></td>
                            <td width="11%" valign="top"><p>14,647</p></td>
                            <td width="9%" valign="top"><p>11</p></td>
                            <td width="9%" valign="top"><p>3</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td width="9%" valign="top"><p>HDCP 2.3 RX</p></td>
                            <td width="14%" valign="top"><p>0</p></td>
                            <td width="9%" valign="top"><p>Quad</p></td>
                            <td width="10%" valign="top"><p>11,304</p></td>
                            <td width="14%" valign="top"><p>18,071</p></td>
                            <td width="11%" valign="top"><p>18,586</p></td>
                            <td width="9%" valign="top"><p>11</p></td>
                            <td width="9%" valign="top"><p>3</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td width="9%" valign="top"><p>HDCP 2.3 RX</p></td>
                            <td width="14%" valign="top"><p>1</p></td>
                            <td width="9%" valign="top"><p>Dual</p></td>
                            <td width="10%" valign="top"><p>8,796</p></td>
                            <td width="14%" valign="top"><p>13,174</p></td>
                            <td width="11%" valign="top"><p>14,707</p></td>
                            <td width="9%" valign="top"><p>13</p></td>
                            <td width="9%" valign="top"><p>3</p</td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td width="9%" valign="top"><p>HDCP 2.3 RX</p></td>
                            <td width="14%" valign="top"><p>1</p></td>
                            <td width="9%" valign="top"><p>Quad</p></td>
                            <td width="10%" valign="top"><p>11,690</p></td>
                            <td width="14%" valign="top"><p>18,658</p></td>
                            <td width="11%" valign="top"><p>18,847</p></td>
                            <td width="9%" valign="top"><p>13</p></td>
                            <td width="9%" valign="top"><p>3</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td width="9%" valign="top"><p>HDCP 1.3 TX</p></td>
                            <td width="14%" valign="top"><p>0</p></td>
                            <td width="9%" valign="top"><p>Dual</p></td>
                            <td width="10%" valign="top"><p>3,154</p></td>
                            <td width="14%" valign="top"><p>4,108</p></td>
                            <td width="11%" valign="top"><p>5,181</p></td>
                            <td width="9%" valign="top"><p>2</p></td>
                            <td width="9%" valign="top"><p>0</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td width="9%" valign="top"><p>HDCP 1.3 TX</p></td>
                            <td width="14%" valign="top"><p>0</p></td>
                            <td width="9%" valign="top"><p>Quad</p></td>
                            <td width="10%" valign="top"><p>4,794</p></td>
                            <td width="14%" valign="top"><p>6,194</p></td>
                            <td width="11%" valign="top"><p>7,640</p></td>
                            <td width="9%" valign="top"><p>2</p></td>
                            <td width="9%" valign="top"><p>0</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td width="9%" valign="top"><p>HDCP 1.3 TX</p></td>
                            <td width="14%" valign="top"><p>1</p</td>
                            <td width="9%" valign="top"><p>Dual</p></td>
                            <td width="10%" valign="top"><p>3,614</p></td>
                            <td width="14%" valign="top"><p>4,894</p></td>
                            <td width="11%" valign="top"><p>5,916</p></td>
                            <td width="9%" valign="top"><p>4</p></td>
                            <td width="9%" valign="top"><p>0</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td width="9%" valign="top"><p>HDCP 1.3 TX</p></td>
                            <td width="14%" valign="top"><p>1</p></td>
                            <td width="9%" valign="top"><p>Quad</p></td>
                            <td width="10%" valign="top"><p>5,169</p></td>
                            <td width="14%" valign="top"><p>6,979</p></td>
                            <td width="11%" valign="top"><p>6,791</p></td>
                            <td width="9%" valign="top"><p>4</p></td>
                            <td width="9%" valign="top"><p>0</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td width="9%" valign="top"><p>HDCP 1.3 RX</p></td>
                            <td width="14%" valign="top"><p>0</p></td>
                            <td width="9%" valign="top"><p>Dual</p></td>
                            <td width="10%" valign="top"><p>2,602</p></td>
                            <td width="14%" valign="top"><p>3,355</p></td>
                            <td width="11%" valign="top"><p>4,245</p></td>
                            <td width="9%" valign="top"><p>3</p></td>
                            <td width="9%" valign="top"><p>0</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td width="9%" valign="top"><p>HDCP 1.3 RX</p></td>
                            <td width="14%" valign="top"><p>0</p></td>
                            <td width="9%" valign="top"><p>Quad</p></td>
                            <td width="10%" valign="top"><p>4,229</p</td>
                            <td width="14%" valign="top"><p>5,428</p</td>
                            <td width="11%" valign="top"><p>6,452</p></td>
                            <td width="9%" valign="top"><p>3</p></td>
                            <td width="9%" valign="top"><p>0</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td width="9%" valign="top"><p>HDCP 1.3 RX</p></td>
                            <td width="14%" valign="top"><p>1</p></td>
                            <td width="9%" valign="top"><p>Dual</p></td>
                            <td width="10%" valign="top"><p>3,045</p></td>
                            <td width="14%" valign="top"><p>4,022</p></td>
                            <td width="11%" valign="top"><p>4,904</p></td>
                            <td width="9%" valign="top"><p>5</p></td>
                            <td width="9%" valign="top"><p>0</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td width="9%" valign="top"><p>HDCP 1.3 RX</p></td>
                            <td width="14%" valign="top"><p>1</p></td>
                            <td width="9%" valign="top"><p>Quad</p></td>
                            <td width="10%" valign="top"><p>4,656</p></td>
                            <td width="14%" valign="top"><p>6,173</p></td>
                            <td width="11%" valign="top"><p>5,773</p></td>
                            <td width="9%" valign="top"><p>5</p></td>
                            <td width="9%" valign="top"><p>0</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td width="11%" rowspan="16" valign="top"><p>Intel® Arria® 10</p></td>
                            <td width="9%" valign="top"><p>HDCP 2.3 TX</p></td>
                            <td width="14%" valign="top"><p>0</p</td>
                            <td width="9%" valign="top"><p>Dual</p></td>
                            <td width="10%" valign="top"><p>6,752</p></td>
                            <td width="14%" valign="top"><p>10,724</p></td>
                            <td width="11%" valign="top"><p>13,138</p></td>
                            <td width="9%" valign="top"><p>10</p></td>
                            <td width="9%" valign="top"><p>3</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td width="9%" valign="top"><p>HDCP 2.3 TX</p></td>
                            <td width="14%" valign="top"><p>0</p</td>
                            <td width="9%" valign="top"><p>Quad</p></td>
                            <td width="10%" valign="top"><p>9,934</p></td>
                            <td width="14%" valign="top"><p>16,760</p></td>
                            <td width="11%" valign="top"><p>16,716</p></td>
                            <td width="9%" valign="top"><p>10</p></td>
                            <td width="9%" valign="top"><p>3</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td width="9%" valign="top"><p>HDCP 2.3 TX</p></td>
                            <td width="14%" valign="top"><p>1</p></td>
                            <td width="9%" valign="top"><p>Dual</p></td>
                            <td width="10%" valign="top"><p>7,165</p></td>
                            <td width="14%" valign="top"><p>11,350</p></td>
                            <td width="11%" valign="top"><p>13,615</p></td>
                            <td width="9%" valign="top"><p>12</p></td>
                            <td width="9%" valign="top"><p>3</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td width="9%" valign="top"><p>HDCP 2.3 TX</p></td>
                            <td width="14%" valign="top"><p>1</p></td>
                            <td width="9%" valign="top"><p>Quad</p></td>
                            <td width="10%" valign="top"><p>10,374</p></td>
                            <td width="14%" valign="top"><p>17,364</p></td>
                            <td width="11%" valign="top"><p>17,561</p></td>
                            <td width="9%" valign="top"><p>12</p></td>
                            <td width="9%" valign="top"><p>3</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td width="9%" valign="top"><p>HDCP 2.3 RX</p></td>
                            <td width="14%" valign="top"><p>0</p></td>
                            <td width="9%" valign="top"><p>Dual</p></td>
                            <td width="10%" valign="top"><p>7,395</p></td>
                            <td width="14%" valign="top"><p>11,721</p</td>
                            <td width="11%" valign="top"><p>13,775</p></td>
                            <td width="9%" valign="top"><p>11</p></td>
                            <td width="9%" valign="top"><p>3</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td width="9%" valign="top"><p>HDCP 2.3 RX</p></td>
                            <td width="14%" valign="top"><p>0</p></td>
                            <td width="9%" valign="top"><p>Quad</p></td>
                            <td width="10%" valign="top"><p>10,547</p></td>
                            <td width="14%" valign="top"><p>17,674</p></td>
                            <td width="11%" valign="top"><p>17,335</p></td>
                            <td width="9%" valign="top"><p>11</p></td>
                            <td width="9%" valign="top"><p>3</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td width="9%" valign="top"><p>HDCP 2.3 RX</p></td>
                            <td width="14%" valign="top"><p>1</p></td>
                            <td width="9%" valign="top"><p>Dual</p></td>
                            <td width="10%" valign="top"><p>7,785</p></td>
                            <td width="14%" valign="top"><p>12,420</p></td>
                            <td width="11%" valign="top"><p>14,213</p></td>
                            <td width="9%" valign="top"><p>13</p></td>
                            <td width="9%" valign="top"><p>3</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td width="9%" valign="top"><p>HDCP 2.3 RX</p></td>
                            <td width="14%" valign="top"><p>1</p></td>
                            <td width="9%" valign="top"><p>Quad</p></td>
                            <td width="10%" valign="top"><p>10,972</p></td>
                            <td width="14%" valign="top"><p>18,424</p></td>
                            <td width="11%" valign="top"><p>18,167</p></td>
                            <td width="9%" valign="top"><p>13</p></td>
                            <td width="9%" valign="top"><p>3</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td width="9%" valign="top"><p>HDCP 1.3 TX</p></td>
                            <td width="14%" valign="top"><p>0</p></td>
                            <td width="9%" valign="top"><p>Dual</p></td>
                            <td width="10%" valign="top"><p>2,505</p></td>
                            <td width="14%" valign="top"><p>3,826</p></td>
                            <td width="11%" valign="top"><p>5,336</p></td>
                            <td width="9%" valign="top"><p>2</p></td>
                            <td width="9%" valign="top"><p>0</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td width="9%" valign="top"><p>HDCP 1.3 TX</p></td>
                            <td width="14%" valign="top"><p>0</p></td>
                            <td width="9%" valign="top"><p>Quad</p></td>
                            <td width="10%" valign="top"><p>3,724</p></td>
                            <td width="14%" valign="top"><p>5,648</p></td>
                            <td width="11%" valign="top"><p>5,882</p></td>
                            <td width="9%" valign="top"><p>2</p></td>
                            <td width="9%" valign="top"><p>0</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td width="9%" valign="top"><p>HDCP 1.3 TX</p></td>
                            <td width="14%" valign="top"><p>1</p></td>
                            <td width="9%" valign="top"><p>Dual</p></td>
                            <td width="10%" valign="top"><p>2,849</p</td>
                            <td width="14%" valign="top"><p>4,429</p></td>
                            <td width="11%" valign="top"><p>5,846</p></td>
                            <td width="9%" valign="top"><p>4</p></td>
                            <td width="9%" valign="top"><p>0</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td width="9%" valign="top"><p>HDCP 1.3 TX</p></td>
                            <td width="14%" valign="top"><p>1</p></td>
                            <td width="9%" valign="top"><p>Quad</p></td>
                            <td width="10%" valign="top"><p>4,142</p></td>
                            <td width="14%" valign="top"><p>6,335</p></td>
                            <td width="11%" valign="top"><p>6,635</p></td>
                            <td width="9%" valign="top"><p>4</p</td>
                            <td width="9%" valign="top"><p>0</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td width="9%" valign="top"><p>HDCP 1.3 RX</p></td>
                            <td width="14%" valign="top"><p>0</p></td>
                            <td width="9%" valign="top"><p>Dual</p></td>
                            <td width="10%" valign="top"><p>1,995</p></td>
                            <td width="14%" valign="top"><p>2,879</p></td>
                            <td width="11%" valign="top"><p>4,248</p></td>
                            <td width="9%" valign="top"><p>3</p></td>
                            <td width="9%" valign="top"><p>0</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td width="9%" valign="top"><p>HDCP 1.3 RX</p></td>
                            <td width="14%" valign="top"><p>0</p></td>
                            <td width="9%" valign="top"><p>Quad</p></td>
                            <td width="10%" valign="top"><p>3,270</p></td>
                            <td width="14%" valign="top"><p>4,810</p></td>
                            <td width="11%" valign="top"><p>4,851</p></td>
                            <td width="9%" valign="top"><p>3</p></td>
                            <td width="9%" valign="top"><p>0</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td width="9%" valign="top"><p>HDCP 1.3 RX</p></td>
                            <td width="14%" valign="top"><p>1</p></td>
                            <td width="9%" valign="top"><p>Dual</p></td>
                            <td width="10%" valign="top"><p>2,382</p></td>
                            <td width="14%" valign="top"><p>3,549</p></td>
                            <td width="11%" valign="top"><p>4,821</p></td>
                            <td width="9%" valign="top"><p>5</p></td>
                            <td width="9%" valign="top"><p>0</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td width="9%" valign="top"><p>HDCP 1.3 RX</p></td>
                            <td width="14%" valign="top"><p>1</p></td>
                            <td width="9%" valign="top"><p>Quad</p></td>
                            <td width="10%" valign="top"><p>3,677</p></td>
                            <td width="14%" valign="top"><p>5,472</p></td>
                            <td width="11%" valign="top"><p>5,604</p></td>
                            <td width="9%" valign="top"><p>5</p></td>
                            <td width="9%" valign="top"><p>0</p></td>
                        </tr>
                        </tbody>
                </table>

            </div>
        </div>
    </section>
    <!-- ------------------ 2. Design Flow and IP Integration  ------------------->

    <section id="dk_design_flow">
        <div style="padding: 1rem 0rem 2rem;">
            <div class="container">
                <h2 style="font-weight: 350;">2. Design Flow and IP Integration</h2>

                <h4 class="mb-4" style="font-weight: 300;">What is the DisplayPort related information and documentation available?<br></h3>
                <p class="mb-0"><b>Intel® Agilex® 7 (F-tile), Intel® Stratix® 10 (H-tile and L-tile), Intel® Arria® 10, Intel® Cyclone® 10 GX, Arria V GX/GT/GS, Arria V GZ, Cyclone V, Stratix V</b></p>
                 <ul>
                    <li><a title="DisplayPort Intel® FPGA IP User Guide" class="b_special_a1" href="">DisplayPort Intel® FPGA IP User Guide</a></li>
                </ul>
                
                <h3 style="font-weight: 350; padding-top: 1.5rem;">How do I generate the DisplayPort IP core?</h3>

                <p>Steps to generate DisplayPort IP Core in the Intel Quartus Prime software can be found in the chapter for Specifying IP Parameters and Options.</p>
                <ul>
                    <li><a class="b_special_a1" href="" title="DisplayPort Intel® FPGA IP User Guide">DisplayPort Intel® FPGA IP User Guide</a></li>
                    </ul>
                
                <h4 style="font-weight: 350; padding: 1.5rem 0rem 1rem;">What is supported in the Intel Quartus generated DisplayPort design example?</h4>
                <p class="mb-4">The DisplayPort Intel FPGA IP core design examples demonstrate parallel loopback from DisplayPort RX instance to DisplayPort TX instance with or without a Pixel Clock Recovery (PCR) module. The below table illustrates design example options available for Intel Agilex 7, Intel Stratix 10, Intel Arria 10 and Intel Cyclone 10 GX devices.</p>
                
                <table class="mv_product_table w-100 mb-4">
                    <thead>
                        <tr>
                            <th>
                                <p class="mb-0"><b>Device</b></p>
                            </th>
                            <th>
                                <p class="mb-0"><b><b>Design Example</b></b></p>
                            </th>
                            <th>
                                <p class="mb-0"><b><b>Designation</b></b></p>
                            </th>
                            <th>
                                <p class="mb-0"><b>Data Rate</b></p>
                            </th>
                            <th>
                                <p class="mb-0"><b>Channel Mode</b></p>
                            </th>
                            <th>
                                <p class="mb-0"><b>Loopback Type</b></p>
                            </th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr class="data" data-category-id="">
                            <td width="99" valign="top" rowspan="2"><p>Intel Agilex 7</p></td>
                            <td width="100" valign="top">DisplayPort SST&nbsp;<span style="background-color: transparent;">parallel loopback&nbsp;without PCR</span></td>
                            <td width="104" valign="top"><p>DisplayPort SST</p></td>
                            <td width="99" valign="top"><p>RBR, HBR, HBR2, HBR3, UHBR10</p></td>
                            <td width="99" valign="top"><p>Simplex</p></td>
                            <td width="100" valign="top"><p>Parallel without PCR</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td>DisplayPort SST parallel loopback with AXIS Video Interface</td>
                            <td>DisplayPort SST</td>
                            <td>RBR,HBR, HRB2,HBR3, UHBR10</td>
                            <td>Simplex</td>
                            <td>Parallel with AXIS Video Interface</td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td width="99" rowspan="4" valign="top"><p>Intel Stratix 10</p></td>
                            <td width="100" valign="top">DisplayPort SST&nbsp;<span style="background-color: transparent;">parallel loopback&nbsp;with PCR (with and without HDCP)</span></td>
                            <td width="104" valign="top"><p>DisplayPort SST</p></td>
                            <td width="99" valign="top">HBR3, HBR2, HBR,&nbsp;<span style="background-color: transparent;">and RBR</span></td>
                            <td width="99" valign="top"><p>Simplex</p></td>
                            <td width="100" valign="top"><p>Parallel with PCR</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td width="100" valign="top">DisplayPort SST&nbsp;<span style="background-color: transparent;">parallel loopback&nbsp;without PCR</span></td>
                            <td width="104" valign="top"><p>DisplayPort SST</p></td>
                            <td width="99" valign="top">UHBR10 (Stratix 10 H-tile), HBR3,&nbsp;<span style="background-color: transparent;">HBR2, HBR, and RBR</span></td>
                            <td width="99" valign="top"><p>Simplex</p></td>
                            <td width="100" valign="top"><p>Parallel without PCR</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td>DisplayPort SST TX-only</td>
                            <td>DisplayPort SST</td>
                            <td>HBR3,HBR2, HBR, RBR</td>
                            <td>Simplex</td>
                            <td>-</td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td>DisplayPort SST RX-only</td>
                            <td>DisplayPort SST</td>
                            <td>HBR3,HBR2, HBR,RBR</td>
                            <td>Simplex</td>
                            <td>-</td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td width="99" rowspan="6" valign="top"><p>Intel Arria 10</p</td>
                            <td width="100" valign="top">DisplayPort SST&nbsp;<span style="background-color: transparent;">parallel loopback&nbsp;with PCR (with and without HDCP)</span></td>
                            <td width="104" valign="top"><p>DisplayPort SST</p></td>
                            <td width="99" valign="top">HBR3, HBR2, HBR,&nbsp;<span style="background-color: transparent;">and RBR</span></td>
                            <td width="99" valign="top"><p>Simplex</p></td>
                            <td width="100" valign="top"><p>Parallel with PCR</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td width="100" valign="top">DisplayPort SST&nbsp;<span style="background-color: transparent;">parallel loopback&nbsp;without PCR</span></td>
                            <td width="104" valign="top"><p>DisplayPort SST</p></td>
                            <td width="99" valign="top">HBR3,&nbsp;<span style="background-color: transparent;">HBR2, HBR, and RBR</span></td>
                            <td width="99" valign="top"><p>Simplex</p></td>
                            <td width="100" valign="top"><p>Parallel without PCR</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td width="100" valign="top">DisplayPort MST parallel&nbsp;<span style="background-color: transparent;">loopback with PCR</span></td>
                            <td width="104" valign="top"><p>DisplayPort MST</p></td>
                            <td width="99" valign="top">HBR3, HBR2, HBR,&nbsp;<span style="background-color: transparent;">and RBR</span></td>
                            <td width="99" valign="top"><p>Simplex</p></td>
                            <td width="100" valign="top"><p>Parallel with PCR</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td width="100" valign="top">DisplayPort MST parallel&nbsp;<span style="background-color: transparent;">loopback without PCR</span></td>
                            <td width="104" valign="top"><p>DisplayPort MST</p></td>
                            <td width="99" valign="top">HBR3, HBR2, HBR,&nbsp;<span style="background-color: transparent;">and RBR</span></td>
                            <td width="99" valign="top"><p>Simplex</p></td>
                            <td width="100" valign="top"><p>Parallel without PCR</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td width="100" valign="top"><p>DisplayPort SST TX-only</p></td>
                            <td width="104" valign="top"><p>DisplayPort SST</p</td>
                            <td width="99" valign="top">HBR3, HBR2, HBR,&nbsp;<span style="background-color: transparent;">and RBR</span></td>
                            <td width="99" valign="top"><p>Simplex</p></td>
                            <td width="100" valign="top"><p>-</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td width="100" valign="top"><p>DisplayPort SST RX-only</p></td>
                            <td width="104" valign="top"><p>DisplayPort SST</p></td>
                            <td width="99" valign="top">HBR3, HBR2, HBR,&nbsp;<span style="background-color: transparent;">and RBR</span></td>
                            <td width="99" valign="top"><p>Simplex</p></td>
                            <td width="100" valign="top"><p>-</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td width="99" rowspan="6" valign="top"><p>Intel Cyclone 10 GX</p></td>
                            <td width="100" valign="top">DisplayPort SST&nbsp;<span style="background-color: transparent;">parallel loopback&nbsp;with PCR</span></td>
                            <td width="104" valign="top"><p>DisplayPort SST</p></td>
                            <td width="99" valign="top">HBR3, HBR2, HBR,<span style="background-color: transparent;">and RBR</span></td>
                            <td width="99" valign="top"><p>Simplex</p></td>
                            <td width="100" valign="top"><p>Parallel with PCR</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td width="100" valign="top">DisplayPort SST&nbsp;parallel loopback&nbsp;with PCR</td>
                            <td width="104" valign="top"><p>DisplayPort SST</p></td>
                            <td width="99" valign="top">HBR3,&nbsp;<span style="background-color: transparent;">HBR2, HBR, and RBR</span></td>
                            <td width="99" valign="top"><p>Simplex</p></td>
                            <td width="100" valign="top"><p>Parallel without PCR</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td width="100" valign="top">DisplayPort MST parallel&nbsp;<span style="background-color: transparent;">loopback with PCR</span></td>
                            <td width="104" valign="top"><p>DisplayPort MST</p></td>
                            <td width="99" valign="top"><p>Simplex</p></td>
                            <td width="100" valign="top"><p>Parallel with PCR</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td width="100" valign="top">DisplayPort MST parallel&nbsp;<span style="background-color: transparent;">loopback without PCR</span></td>
                            <td width="104" valign="top"><p>DisplayPort MST</p></td>
                            <td width="99" valign="top">HBR3, HBR2, HBR,&nbsp;<span style="background-color: transparent;">and RBR</span></td>
                            <td width="99" valign="top"><p>Simplex</p></td>
                            <td width="100" valign="top"><p>Parallel without PCR</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td>DisplayPort SST TX-only</td>
                            <td>DisplayPort SST</td>
                            <td>HBR3,HBR2, HBR, RBR</td>
                            <td>Simplex</td>
                            <td>-</td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td>DisplayPort SST RX-only</td>
                            <td>DisplayPort SST</td>
                            <td>HBR3,HBR2, HBR, RBR</td>
                            <td>Simplex</td>
                            <td>-</td>
                        </tr>
                        </tbody>
                </table>

                <h3 class="mb-3" style="font-weight: 350;">How do I generate the Intel Quartus DisplayPort design example?</h3>
                <p class="mb-0">For Intel Agilex® 7, Intel Stratix, Intel Arria 10, and Intel Cyclone 10 GX devices, use the DisplayPort Intel FPGA parameter editor in the Intel Quartus Prime Pro Edition software to generate the design example.</p>
                <ul>
                    <li>Click Tools &gt; IP Catalog, and select target device family.</li>
                    <li>In the IP Catalog, locate and double-click DisplayPort Intel FPGA IP. The New IP Variation window appears.</li>
                    <li>Specify a top-level name for your custom IP variation. The parameter editor saves the IP variation settings in a file named ip.</li>
                    <li>You may select a specific FPGA device in the Device field, or keep the default Intel Quartus Prime software device selection.</li>
                    <li>Click OK. The parameter editor appears.</li>
                    <li>Configure the desired parameters for both TX and RX.</li>
                    <li>On the Design Example tab, select the design example that fits your criteria.</li>
                    <li>Select Simulation to generate the testbench, and select Synthesis to generate the hardware design example. You must select at least one of these options to generate the design example files. If you select both, the generation time is longer.</li>
                    <li>For Target Development Kit, select the available Intel FPGA development kit. If you select the development kit, then the target device (selected in step 4) changes to match the device on the development kit.</li>
                    <li>Click Generate Example Design.</li>
                </ul>
                <p>Similarly, the links below provides step-by-step instruction to generate</p>
                <p><b>DisplayPort design example from the Intel Quartus Prime software:</b></p>
                <ul>
                    <li><a class="b_special_a1" href="" title="DisplayPort Intel Agilex® 7 F-Tile FPGA IP Design Example User Guide">DisplayPort Intel Agilex® 7 F-Tile FPGA IP Design Example User Guide</a></li>
                    <li><a class="b_special_a1" href="" title="DisplayPort Intel® Stratix® 10 FPGA IP Design Example User Guide">DisplayPort Intel® Stratix® 10 FPGA IP Design Example User Guide</a></li>
                    <li><a class="b_special_a1" href="" title="DisplayPort Intel® Arria 10 FPGA IP Design Example User Guide">DisplayPort Intel® Arria 10 FPGA IP Design Example User Guide</a></li>
                    <li><a class="b_special_a1" href="" title="DisplayPort Intel® Cyclone 10 GX FPGA IP Design Example User Guide">DisplayPort Intel® Cyclone 10 GX FPGA IP Design Example User Guide</a></li>
                    </ul>
                <h3 class="mb-3" style="font-weight: 350;" >How do I compile and test my design?</h3>
                <p>For Intel Agilex 7 and 10-series devices, the steps to compile and test your DisplayPort design can be found in the following DisplayPort Design</p>
                <p><b>Compiling and Testing the Design:</b><br>
                </p>
                <ul>
                    <li><a class="b_special_a1" href="" title="DisplayPort Intel Agilex® 7 F-Tile FPGA IP Design Example User Guide">DisplayPort Intel Agilex® 7 F-Tile FPGA IP Design Example User Guide</a></li>
                    <li><a class="b_special_a1" href="" title="DisplayPort Intel® Stratix® 10 FPGA IP Design Example User Guide">DisplayPort Intel® Stratix® 10 FPGA IP Design Example User Guide</a></li>
                    <li><a class="b_special_a1" href="" title="DisplayPort Intel® Arria 10 FPGA IP Design Example User Guide">DisplayPort Intel® Arria 10 FPGA IP Design Example User Guide</a></li>
                    <li><a class="b_special_a1" href="" title="DisplayPort Intel® Cyclone 10 GX FPGA IP Design Example User Guide">DisplayPort Intel® Cyclone 10 GX FPGA IP Design Example User Guide</a></li>
                </ul>

                <h3 class="mb-3" style="font-weight: 350;">How can I perform DisplayPort functional simulation?</h3>
                <p>For Intel Agilex 7, Intel Stratix, Intel Arria 10, and Intel Cyclone 10 GX devices, below are the steps to generate DisplayPort functional simulation:</p>
                <p>Enable the simulation option in the DisplayPort Parameter Editor and generate DisplayPort design example.</p>
                <p class="mb-0"><b>Simulating Design:</b></p>
                <ul>
                    <li><a class="b_special_a1" href="" title="DisplayPort Intel Agilex® 7 F-Tile FPGA IP Design Example User Guide">DisplayPort Intel Agilex® 7 F-Tile FPGA IP Design Example User Guide</a></li>
                    <li><a class="b_special_a1" href="" title="DisplayPort Intel® Stratix® 10 FPGA IP Design Example User Guide">DisplayPort Intel® Stratix® 10 FPGA IP Design Example User Guide</a></li>
                    <li><a class="b_special_a1" href="" title="DisplayPort Intel® Arria 10 FPGA IP Design Example User Guide">DisplayPort Intel® Arria 10 FPGA IP Design Example User Guide</a></li>
                    <li><a class="b_special_a1" href="" title="DisplayPort Intel® Cyclone 10 GX FPGA IP Design Example User Guide">DisplayPort Intel® Cyclone 10 GX FPGA IP Design Example User Guide</a></li>
                </ul>
                <p class="mb-0"><b>Simulation Testbench:</b></p>
                <ul>
                    <li><a class="b_special_a1" href="" title="DisplayPort Intel Agilex® 7 F-Tile FPGA IP Design Example User Guide">DisplayPort Intel Agilex® 7 F-Tile FPGA IP Design Example User Guide</a></li>
                    <li><a class="b_special_a1" href="" title="DisplayPort Intel® Stratix® 10 FPGA IP Design Example User Guide">DisplayPort Intel® Stratix® 10 FPGA IP Design Example User Guide</a></li>
                    <li><a class="b_special_a1" href="" title="DisplayPort Intel® Arria 10 FPGA IP Design Example User Guide">DisplayPort Intel® Arria 10 FPGA IP Design Example User Guide</a></li>
                    <li><a class="b_special_a1" href="" title="DisplayPort Intel® Cyclone 10 GX FPGA IP Design Example User Guide">DisplayPort Intel® Cyclone 10 GX FPGA IP Design Example User Guide</a></li>
                </ul>

                <h3 class="mb-3" style="font-weight: 350;">Where do I find information on the Clock Recovery Core?</h3>
                <p>The Intel Agilex 7, Intel Stratix, Intel Arria 10, and Intel Cyclone 10 GX DisplayPort design example uses Pixel Clock Recovery IP.</p>
                <p class="mb-0"><b>Clock Recovery Core information:</b></p>
                <ul>
                    <li><a class="b_special_a1" href="" title="Intel® DisplayPort IP Core User Guide">Intel® DisplayPort IP Core User Guide</a></li>
                </ul>

                <h3 class="mb-3" style="font-weight: 350;">Where do I find information on the DisplayPort Link Training flow?</h3>
                <p>Before the source device can send video data to sink device, a Link Training process has to be completed between source-sink.</p>
                <p class="mb-0"><b>DisplayPort Link Training Flow:</b></p>
                <ul>
                    <li><a class="b_special_a1" href="" title="Intel DisplayPort IP Core User Guide">Intel DisplayPort IP Core User Guide</a></li>
                </ul>

                <h3 class="mb-3" style="font-weight: 350;">Where do I find information on the DisplayPort API reference and DPCD information?</h3>
                <p class="mb-0">The following resources will provide instructions for the DisplayPort application programming interface (API) reference and DPCD:</p>
                <ul>
                    <li><a class="b_special_a1" href="" title="Source-supported DPCD locations">Source-supported DPCD locations</a></li>
                    <li><a class="b_special_a1" href="" title="Sink-supported DPCD locations">Sink-supported DPCD locations</a></li>
                    <li><a class="b_special_a1" href="" title="DisplayPort Intel® FPGA IP User Guide">DisplayPort Intel® FPGA IP User Guide</a><br>
                    </li>
                </ul>

            </div>
        </div>
    </section>

    <!-- -----------------------------  3. IP Integration  -------------------- -->

    <section id="dk_board_design">
            <div class="container">
                <h3 class="mb-3" style="font-weight: 400;">3. Board Design and Power Management</h3>
                <h4 class="mb-3" style="font-weight: 300;">Pin Connection Guidelines</h4>
                <p class="mb-0"><b>Intel Agilex 7 Devices</b></p>
                <ul>
                    <li><a class="b_special_a1" href="" title="Intel Agilex® 7 Device Family Pin Connection Guidelines">Intel Agilex® 7 Device Family Pin Connection Guidelines</a></li>
                </ul>
                <p class="mb-0"><b>Intel Stratix 10 Devices</b></p>
                <ul>
                    <li><a class="b_special_a1" href="" title="Intel Stratix 10 GX, MX, TX and SX Device Family Pin Connection Guidelines">Intel Stratix 10 GX, MX, TX and SX Device Family Pin Connection Guidelines</a></li>
                </ul>
                <p class="mb-0"><b>Intel Arria 10 Devices</b></p>
                <ul>
                    <li><a class="b_special_a1" href="" title="Intel Arria 10 GX, GT, and SX Device Family Pin Connection Guidelines">Intel Arria 10 GX, GT, and SX Device Family Pin Connection Guidelines</a></li>
                </ul>
                <p class="mb-0"><b>Intel Cyclone 10 GX Devices</b></p>
                <ul>
                    <li><a class="b_special_a1" href="" title="Intel Cyclone 10 GX Device Family Pin Connection Guidelines">Intel Cyclone 10 GX Device Family Pin Connection Guidelines</a></li>
                </ul>
                <h4 class="mb-3" style="font-weight: 300;">Schematic Review</h4>
                <p class="mb-0"><b>Intel Agilex 7 Devices</b></p>
                <ul>
                    <li><a class="b_special_a1" href="" title="Intel Agilex® 7 Schematic Review Worksheet">Intel Agilex® 7 Schematic Review Worksheet</a></li>
                </ul>
                <p class="mb-0"><b>Intel Stratix 10 Devices</b></p>
                <ul>
                    <li><a class="b_special_a1" href="" title="Intel Stratix 10 GX, MX, and SX Schematic Review Worksheet">Intel Stratix 10 GX, MX, and SX Schematic Review Worksheet</a></li>
                    <li><a class="b_special_a1" href="" title="Intel Stratix 10 GX FPGA Development Kit User Guides and Schematics">Intel Stratix 10 GX FPGA Development Kit User Guides and Schematics</a></li>
                    <li><a class="b_special_a1" href="" title="Intel Stratix 10 SX SoC Development Kit User Guides and Schematics">Intel Stratix 10 SX SoC Development Kit User Guides and Schematics</a></li>
                </ul>
                <p class="mb-0"><b>Intel Arria 10 Devices</b></p>
                <ul>
                    <li><a class="b_special_a1" href="" title="Intel Arria 10 GX, GT, and SX Schematic Review Worksheet">Intel Arria 10 GX, GT, and SX Schematic Review Worksheet</a></li>
                    <li><a class="b_special_a1" href="" title="Intel Arria 10 GX FPGA Development Kit User Guides and Schematics">Intel Arria 10 GX FPGA Development Kit User Guides and Schematics</a></li>
                    <li><a class="b_special_a1" href="" title="Intel Arria 10 SoC Development Kit User Guides and Schematics">Intel Arria 10 SoC Development Kit User Guides and Schematics</a></li>
                </ul>
                <p class="mb-0"><b>Intel Cyclone GX 10 Devices</b></p>
                <ul>
                    <li><a class="b_special_a1" href="" title="Intel Cyclone 10 GX Schematic Review Worksheet">Intel Cyclone 10 GX Schematic Review Worksheet</a></li>
                    <li><a class="b_special_a1" href="" title="Intel Cyclone 10 GX FPGA Development Kit User Guides and Schematics">Intel Cyclone 10 GX FPGA Development Kit User Guides and Schematics</a></li>
                </ul>

                <h4 class="mb-3" style="font-weight: 300;">Board Design Guidelines</h4>
                <ul>
                    <li><a class="b_special_a1" href="" title="AN 958: Board Design Guidelines Solutions">AN 958: Board Design Guidelines Solutions</a></li>
                    <li><a class="b_special_a1" href="" title="Board Layout Test">Board Layout Test</a></li>
                    <li><a class="b_special_a1" href="" title="AN 114: Board Design Guidelines for Intel® Programmable Device Packages">AN 114: Board Design Guidelines for Intel® Programmable Device Packages</a></li>
                    <li><a class="b_special_a1" href="" title="AN 766: Intel Stratix 10 Devices, High-Speed Signal Interface Layout Design Guideline">AN 766: Intel Stratix 10 Devices, High-Speed Signal Interface Layout Design Guideline</a></li>
                    <li><a class="b_special_a1" href="" title="AN 613: PCB Stackup Design Considerations for Intel FPGAs">AN 613: PCB Stackup Design Considerations for Intel FPGAs</a></li>
                    <li><a class="b_special_a1" href="" title="AN745: Design Guideline for Intel FPGA DisplayPort Interface">AN745: Design Guideline for Intel FPGA DisplayPort Interface</a></li>
                    <li><a class="b_special_a1" href="" title="FMC DisplayPort Daughter Card Revision 8 Schematics">FMC DisplayPort Daughter Card Revision 8 Schematics</a></li>
                    <li><a class="b_special_a1" href="" title="FMC DisplayPort Daughter Card Revision 11 Schematics">FMC DisplayPort Daughter Card Revision 11 Schematics</a></li>
                    <li><a title="HSMC DisplayPort 1.2 Daughter Card Schematics" class="b_special_a1" href="">HSMC DisplayPort 1.2 Daughter Card Schematics</a></li>
                </ul>
                <p>Disclaimer: The Intel Arria 10 and Intel Stratix 10 Development Kit on-board DisplayPort TX board design implementation is NOT recommended as it does not allow PMA + PCS bonding. Users are advised to refer to the Bitec design implementation.</p>

                <h4 class="mb-4" style="font-weight: 300;">Power Management</h4>
                <ul>
                    <li><a class="b_special_a1" href="" title="Early Power Estimator (EPE) and Power Analyzer">Early Power Estimator (EPE) and Power Analyzer</a></li>
                    <li><a class="b_special_a1" href="" title="AN 750: Using the Intel FPGA PDN Tool to Optimize Your Power Delivery Network Design">AN 750: Using the Intel FPGA PDN Tool to Optimize Your Power Delivery Network Design</a></li>
                    <li><a class="b_special_a1" href="" title="Device-Specific Power Deliver Network (PDN) Tool 2.0 User Guide">Device-Specific Power Deliver Network (PDN) Tool 2.0 User Guide</a></li>
                    <li><a class="b_special_a1" href="" title="Early Power Estimator for Intel® Cyclone® 10 GX FPGAs User Guide">Early Power Estimator for Intel® Cyclone® 10 GX FPGAs User Guide</a></li>
                    <li><a class="b_special_a1" href="" title="Early Power Estimator for Intel® Arria® 10 FPGAs User Guide">Early Power Estimator for Intel® Arria® 10 FPGAs User Guide</a></li>
                    <li><a class="b_special_a1" href="" title="AN 711: Power Reduction Features in Intel® Arria® 10 Devices">AN 711: Power Reduction Features in Intel® Arria® 10 Devices</a></li>
                    <li><a class="b_special_a1" href="" title="AN 721: Creating an FPGA Power Tree">AN 721: Creating an FPGA Power Tree</a></li>
                    <li><a class="b_special_a1" href="" title="AN 692: Power Sequencing Considerations for Intel® Cyclone® 10 GX, Intel® Arria® 10, Intel® Stratix® 10, and Intel Agilex® 7 Devices">AN 692: Power Sequencing Considerations for Intel® Cyclone® 10 GX, Intel® Arria® 10, Intel® Stratix® 10, and Intel Agilex® 7 Devices</a></li>
                    <li><a class="b_special_a1" href="" title="Early Power Estimator for Intel® Stratix® 10 FPGAs User Guide">Early Power Estimator for Intel® Stratix® 10 FPGAs User Guide</a></li>
                    <li><a class="b_special_a1" href="" title="Intel® Stratix® 10 Power Management User Guide">Intel® Stratix® 10 Power Management User Guide</a></li>
                    <li><a class="b_special_a1" href="" title="Intel® Agilex® 7 Power Management User Guide">Intel® Agilex® 7 Power Management User Guide</a></li>
                    <li><a class="b_special_a1" href="" title="AN 910: Intel Agilex® 7 Power Distribution Network Design Guidelines">AN 910: Intel Agilex® 7 Power Distribution Network Design Guidelines</a></li>
                    <li><a class="b_special_a1" href="" title="Intel® Quartus® Prime Pro Edition User Guide Power Analysis and Optimization">Intel® Quartus® Prime Pro Edition User Guide Power Analysis and Optimization</a></li>
                    <li><a class="b_special_a1" href="" title="Intel® FPGA Power and Thermal Calculator User Guide">Intel® FPGA Power and Thermal Calculator User Guide</a></li>
                </ul>

                <h4 class="mb-3" style="font-weight: 300;">Thermal Power Management</h4>
                <p class="mb-0"><b>Intel Stratix 10 Devices</b></p>
                <ul>
                    <li><a class="b_special_a1" href="" title="AN 787: Intel® Stratix® 10 Thermal Modeling and Management with the Early Power Estimator">AN 787: Intel® Stratix® 10 Thermal Modeling and Management with the Early Power Estimator</a></li>
                    <li><a class="b_special_a1" href="" title="AN 943: Thermal Modeling for Intel Stratix 10 FPGAs with the Intel FPGA Power and Thermal Calculator">AN 943: Thermal Modeling for Intel Stratix 10 FPGAs with the Intel FPGA Power and Thermal Calculator</a></li>
                    <li><a class="b_special_a1" href="" title="AN 944: Thermal Modeling for Intel Agilex® 7 FPGAs with the Intel® FPGA Power and Thermal Calculator">AN 944: Thermal Modeling for Intel Agilex® 7 FPGAs with the Intel® FPGA Power and Thermal Calculator</a></li>
                </ul>

                <h4 class="mb-3" style="font-weight: 300;">Power Sequencing</h4>
                <p class="mb-0"><b>Intel Stratix 10, Intel Cyclone 10 GX, and Intel Arria 10 Devices</b></p>
                <ul>
                    <li class="mb-5"><a class="b_special_a1" href="" title="AN 692: Power Sequencing Considerations for Intel Cyclone 10 GX, Intel Arria 10, Intel Stratix 10 and Intel Agilex® 7 Devices">AN 692: Power Sequencing Considerations for Intel Cyclone 10 GX, Intel Arria 10, Intel Stratix 10 and Intel Agilex® 7 Devices</a></li>
                </ul>

                <h2 style="font-weight: 300;">My design require Bitec FMC daughter card. How do I select them?</h2>
                <p>The following table provides a quick guideline in selecting Bitec FMC daughtercard revision.</p>

                <table class="mv_product_table w-100 mb-4">
                    <thead>
                        <tr>
                            <th>
                                <p class="mb-2">Bitec FMC Daughtercard Revision</p>
                            </th>
                            <th>
                                <p class="mb-2">Supported Data Rate</p>
                            </th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr class="data" data-category-id="">
                            <td width="200"><p>Revision 8</p></td>
                            <td width="200"><p>RBR(1.62 Gbps), HBR(2.7 Gbps), HBR2(5.4 Gbps),&nbsp;HBR3(8.1 Gbps), UHBR10 (10 Gbps)</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td width="200"><p>Revision 11</p></td>
                            <td width="200"><p>RBR(1.62 Gbps), HBR(2.7 Gbps), HBR2(2.7 Gbps), HBR3(8.1 Gbps)</p></td>
                        </tr>
                        </tbody>
                </table>

                <h2 class="mb-3" style="font-weight: 300;">Any requirement to use single or dual lanes transceiver channel with Bitec FMC daughter card for 10-series devices?</h2>
                <p>Yes. For DisplayPort design that uses/referred to in an early version of Bitec FMC daughtercard (revision 9 and earlier), the pin assignment in the following link has to be followed at TX and RX due to the lane reversal and polarity inversion at the channel.</p>

                <table class="mv_product_table w-100 mb-4">
                    <thead>
                        <tr>
                            <th>
                                <p class="mb-2">Device</p>
                            </th>
                            <th>
                                <p class="mb-2">Device Part Number</p>
                            </th>
                            <th>
                                <p class="mb-2">Link to Pin Assignment Guide</p>
                            </th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr class="data" data-category-id="">
                            <td width="200"><p>Intel Stratix 10 Device</p></td>
                            <td width="200"><p>1SG280HU1F50E2VGS1</p></td>
                            <td width="200"><p><a class="b_special_a1" href="" title="	 Intel Stratix 10 FPGA Design Example User Guide">Intel Stratix 10 FPGA Design Example User Guide</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td width="200"><p>Intel Arria 10 Device</p></td>
                            <td width="200"><p>10AX115S2F45I1SG</p</td>
                            <td width="200"><p><a class="b_special_a1" href="" title="	 Intel Arria 10 FPGA Design Example User Guide">Intel&nbsp;Arria 10 FPGA Design Example User Guide</a></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td width="200"><p>Intel Cyclone 10 GX Device</p></td>
                            <td width="200"><p>10CX220YF780E5G</p></td>
                            <td width="200"><p><a class="b_special_a1" href="" title="	 Intel Cyclone 10 GX FPGA Design Example User Guide">Intel&nbsp;Cyclone 10 GX FPGA Design Example User Guide</a></p></td>
                        </tr>
                        </tbody>
                </table>

            </div>
    </section>

    <!-- ------------------------------------------------------------------------- -->

    <!--------------------------------4. Design Examples ------------------------->
    <section id="dk_design_ex">
        <div class="mv_become_padd">
            <div class="container">
                <h2 style="font-weight: 350;" class="mb-2">4. Design Examples</h2>
                <p class="mb-0"><b>Intel Arria 10 Devices</b></p>
                <ul>
                    <li><a class="b_special_a1" href="" title="AN 793: Intel Arria 10 DisplayPort 4Kp60 with Video and Image Processing Pipeline Retransmit Reference Design">AN 793: Intel Arria 10 DisplayPort 4Kp60 with Video and Image Processing Pipeline Retransmit Reference Design</a></li>
                    <li><a class="b_special_a1" href="" title="Intel Arria 10 DisplayPort TX-only Design User Guide">Intel Arria 10 DisplayPort TX-only Design User Guide</a></li>
                    <li><a class="b_special_a1" href="" title="Intel Arria 10 DisplayPort Design Example using On-board Connector (TX-Only)">Intel Arria 10 DisplayPort Design Example using On-board Connector (TX-Only)</a></li>
                    <li><a class="b_special_a1" href="" title="DisplayPort UHD Scaler and Mixer Design Example User Guide">DisplayPort UHD Scaler and Mixer Design Example User Guide</a></li>
                    <li><a class="b_special_a1" href="" title="AN 900: Intel® Arria 10 DisplayPort 8K RX-only Design.">AN 900: Intel® Arria 10 DisplayPort 8K RX-only Design.</a></li>
                    <li><a class="b_special_a1" href="" title="AN 889: 8K DisplayPort Video Format Conversion Design Example">AN 889: 8K DisplayPort Video Format Conversion Design Example</a></li>
                </ul>

            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- 5. Debug ------------------------->
    <section id="dk_debug5">
        <div class="mv_become_padd">
            <div class="container">
                <h2 style="font-weight: 350;" class="mb-2">5. Debug</h2>
                <h4 style="font-weight: 300; padding-bottom: 1.5rem;">How do I debug my DisplayPort design?</h4>

                <p class="mb-0">Monitor link training completion status, link rate, and channel count on the development kit on-board user LED.</p>
                <ul>
                    <li><a class="b_special_a1" href="" title="DisplayPort Intel® Stratix® 10 FPGA IP Design Example User Guide">DisplayPort Intel® Stratix® 10 FPGA IP Design Example User Guide</a></li>
                </ul>
                <p class="mb-0">Monitor video Main Stream Attributes (MSA) information and auxiliary channel traffic of link training via Nios II terminal.</p>
                <ul>
                    <li><a class="b_special_a1" href="" title="DisplayPort Intel® FPGA IP User Guide">DisplayPort Intel® FPGA IP User Guide</a></li>
                    <li><a class="b_special_a1" href="" title="AN 900: Intel® Arria 10 DisplayPort 8K RX-only Design">AN 900: Intel® Arria 10 DisplayPort 8K RX-only Design</a></li>
                </ul>
                <p class="mb-0">Calculate the required video resolution bandwidth and its recovered clock.</p>
                <ul>
                    <li><a class="b_special_a1" href="" title="Intel DisplayPort Bandwidth &amp; PCR Calculator">Intel DisplayPort Bandwidth &amp; PCR Calculator</a></li>
                </ul>
                <p class="mb-0">Translate DisplayPort Link Training AUX Transaction</p>
                <ul>
                    <li><a class="b_special_a1" href="" title="Intel® DisplayPort Link Training AUX Translation Tool">Intel® DisplayPort Link Training AUX Translation Tool</a></li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->
    
    <!--------------------------------- Still Have Questions ----------------------------->
    <section>
        <div style="padding-bottom: 2.5rem; padding-top: 2.5rem; text-align: center;">
            <div class="container">
                <div class="d-flex justify-content-center align-items-center">
                    <div>
                        <img style="height: 40px; width: 40px; margin-right: 20px;" src="/img/mv_image/icon-why-choose-desktop-rwd.png.rendition.intel.web.64.64.png" alt="">
                    </div>
                    <div>
                        <h2 style="font-weight: 350;"> Still Have Questions?</h2>
                    </div>
                </div>
                <p>Get answers for the most common design issues.</p>
                <a class="mv_coman_btn" href="">Search the Knowledge Base</a>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-- footer -->
    <footer>
        <div id="footer"></div>
    </footer>

    <!------------------------------------ Model ----------------------------------->
    <!-- Use the 1 -->
    <div class="modal" id="mv_developer_usability_1" tabindex="-1">
        <div class="modal-dialog mv_industry_dialog">
            <div class="modal-content mv_industry_model_content dk_Cyclone_fmc">
                <div class="modal-body mv_industry_body">
                    <button type="button" data-bs-dismiss="modal" aria-label="Close">
                        <span><i class="fa-solid fa-xmark"></i></span>
                    </button>
                    <div class="mv_enlarged-image">
                        <img src="/img/darshit_image/displayport-design-flow.png.rendition.intel.web.1920.1080.png" alt="">
                    </div>
                </div>
            </div>
        </div>
    </div>
    <!-- ----------------------------------------------------------------------------- -->

    </body>

    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/js/bootstrap.bundle.min.js" integrity="sha384-MrcW6ZMFYlzcLA8Nl+NtUVF0sA7MsXsP1UyJoMp4YLEuNSfAP+JcXn/tWtIaxVXM" crossorigin="anonymous"></script>

    <script>
        // navbar include
        fetch('/y_index/y_navbar.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('navbar').innerHTML = data;
            });
        // footer include 
        fetch('/y_index/y_footer.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('footer').innerHTML = data;
            });
    </script>

    <!-- nav script -->
    <script>
        document.addEventListener('DOMContentLoaded', function () {
        const nav = document.querySelector('.VK_client_app_navigation');
        const navLinks = document.querySelectorAll('.VK_ai_nav_bar a');
        const sections = document.querySelectorAll('section[id]');
        let navOffset = nav.offsetTop;

            // Add smooth scrolling to all links
            navLinks.forEach(link => {
                link.addEventListener('click', function (e) {
                    e.preventDefault();
                    document.querySelector(this.getAttribute('href')).scrollIntoView({
                        behavior: 'smooth'
                    });
                });
            });

            // Sticky Navigation
            window.addEventListener('scroll', () => {
                if (window.pageYOffset >= navOffset) {
                    nav.classList.add('VK_sticky_nav_bar');
                } else {
                    nav.classList.remove('VK_sticky_nav_bar');
                }
                // Section highlighting
                sections.forEach(section => {
                    const sectionTop = section.offsetTop - nav.clientHeight;
                    const sectionHeight = section.clientHeight;
                    if (window.pageYOffset >= sectionTop && window.pageYOffset <= sectionTop + sectionHeight) {
                        navLinks.forEach(link => {
                            link.classList.remove('active');
                            if (link.getAttribute('href') === `#${section.id}`) {
                                link.classList.add('active');
                                
                                // Ensure the active link is visible in the nav bar
                                const navBar = document.querySelector('.VK_ai_nav_bar');
                                const activeLink = document.querySelector('.VK_ai_nav_bar a.active');
                                const linkRect = activeLink.getBoundingClientRect();
                                const navBarRect = navBar.getBoundingClientRect();

                                if (linkRect.left < navBarRect.left || linkRect.right > navBarRect.right) {
                                    activeLink.scrollIntoView({ inline: 'center', behavior: 'smooth' });
                                }
                            }
                        });
                    }
                });
            });
        });
    </script>

</html>