ncverilog: 10.20-s114: (c) Copyright 1995-2012 Cadence Design Systems, Inc.
TOOL:	ncverilog	10.20-s114: Started on Feb 01, 2017 at 16:45:38 CST
ncverilog
	testfixture1.v
	CONV.v
file: testfixture1.v
	module worklib.test_conv:v
		errors: 0, warnings: 0
file: CONV.v
	module worklib.CONV:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.CONV:v <0x10ad0f81>
			streams:   7, words:  9915
		worklib.test_conv:v <0x04c0e8c7>
			streams:  11, words:  9739
	Loading native compiled code:     .................... Done
	Building instance specific data structures.
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                  2       2
		Registers:               26      26
		Scalar wires:             5       -
		Vectored wires:           2       -
		Always blocks:            5       5
		Initial blocks:           7       7
		Pseudo assignments:       1       1
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.test_conv:v
Loading snapshot worklib.test_conv:v .................... Done
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
ncsim: *W,DVEXACC: some objects excluded from $dumpvars due to access restrictions, use +access+r on command line for access to all objects.
            File: ./testfixture1.v, line = 53, pos = 8
           Scope: test_conv
            Time: 0 FS + 0

ERROR at     0:output 00 !=expect 04 
ERROR at     1:output 04 !=expect 08 
ERROR at     2:output 08 !=expect 0c 
ERROR at     3:output 08 !=expect 10 
ERROR at     4:output 08 !=expect 14 
ERROR at     5:output 08 !=expect 18 
ERROR at     6:output 08 !=expect 1c 
ERROR at     7:output 08 !=expect 20 
ERROR at     8:output 08 !=expect 1c 
ERROR at     9:output 04 !=expect 18 
ERROR at    10:output 00 !=expect 14 
ERROR at    11:output 00 !=expect 10 
ERROR at    12:output 00 !=expect 0c 
ERROR at    13:output 00 !=expect 08 
ERROR at    14:output 00 !=expect 04 
ERROR at    15:output 00 !=expect 01 
ERROR at    16:output 00 !=expect 03 
ERROR at    17:output 02 !=expect 06 
ERROR at    18:output 04 !=expect 0a 
ERROR at    19:output 04 !=expect 0f 
ERROR at    20:output 04 !=expect 15 
ERROR at    21:output 04 !=expect 1c 
ERROR at    22:output 04 !=expect 24 
ERROR at    23:output 04 !=expect 23 
ERROR at    24:output 03 !=expect 21 
ERROR at    25:output 01 !=expect 1e 
ERROR at    26:output 00 !=expect 1a 
ERROR at    27:output 00 !=expect 15 
ERROR at    28:output 00 !=expect 0f 
ERROR at    29:output 00 !=expect 08 
ERROR at    30:output 00 !=expect 01 
ERROR at    31:output 00 !=expect 04 
ERROR at    32:output 00 !=expect 0a 
ERROR at    33:output 03 !=expect 14 
ERROR at    34:output 06 !=expect 23 
ERROR at    35:output 06 !=expect 38 
ERROR at    36:output 06 !=expect 54 
ERROR at    37:output 06 !=expect 78 
ERROR at    38:output 06 !=expect 93 
ERROR at    39:output 06 !=expect a4 
ERROR at    40:output 09 !=expect aa 
ERROR at    41:output 06 !=expect a4 
ERROR at    42:output 00 !=expect 91 
ERROR at    43:output 00 !=expect 70 
ERROR at    44:output 00 !=expect 40 
ERROR at    45:output 00 !=expect 08 
ERROR at    46:output 00 !=expect 1e 
ERROR at    47:output 00 !=expect 3e 
ERROR at    48:output 00 !=expect 64 
ERROR at    49:output 10 !=expect 7e 
ERROR at    50:output 24 !=expect 82 
ERROR at    51:output 2c !=expect 7c 
ERROR at    52:output 34 !=expect 78 
ERROR at    53:output 3c !=expect 7c 
ERROR at    54:output 24 !=expect 82 
ERROR at    55:output 0c !=expect 7e 
ERROR at    56:output 14 !=expect 64 
ERROR at    57:output 0c !=expect 3e 
ERROR at    58:output 00 !=expect 1e 
ERROR at    59:output 00 !=expect 08 
ERROR at    60:output 00 !=expect 02 
ERROR at    61:output 00 !=expect 0e 
ERROR at    62:output 00 !=expect 1f 
ERROR at    63:output 00 !=expect 3a 
ERROR at    64:output 00 !=expect 37 
ERROR at    65:output 19 !=expect 5a 
ERROR at    66:output 37 !=expect 56 
ERROR at    67:output 41 !=expect 6e 
ERROR at    68:output 4b !=expect 7a 
ERROR at    69:output 2d !=expect 75 
ERROR at    70:output 0f !=expect 5b 
ERROR at    71:output 19 !=expect 39 
ERROR at    72:output 23 !=expect 4f 
ERROR at    73:output 14 !=expect 1e 
ERROR at    74:output 00 !=expect 30 
------------------------------------------------------------

There are          75 errors!

-----------------------------------------------------

Simulation complete via $finish(1) at time 1191 NS + 0
./testfixture1.v:140       #(`CYCLE/2); $finish;
ncsim> exit
TOOL:	ncverilog	10.20-s114: Exiting on Feb 01, 2017 at 16:45:40 CST  (total: 00:00:02)
