 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 13:41:21 2021
****************************************

Operating Conditions: ss0p7v125c   Library: saed32rvt_ss0p7v125c
Wire Load Model Mode: enclosed

  Startpoint: Delay2_out1_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Delay3_out1_reg[32]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  HDL_Complex_Multiplier
                     8000                  saed32rvt_ss0p7v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Delay2_out1_reg[2]/CLK (DFFX1_RVT)       0.00       0.00 r
  Delay2_out1_reg[2]/Q (DFFX1_RVT)         0.36       0.36 r
  U1026/Y (NBUFFX16_RVT)                   0.17       0.53 r
  U1527/Y (XNOR2X2_RVT)                    0.25       0.78 r
  U1530/Y (NAND2X0_RVT)                    0.10       0.88 f
  U1282/Y (OA21X1_RVT)                     0.24       1.12 f
  U1313/Y (OA21X1_RVT)                     0.20       1.32 f
  U1427/Y (OA21X1_RVT)                     0.18       1.49 f
  U1292/Y (OA21X1_RVT)                     0.18       1.67 f
  U1027/Y (OAI21X2_RVT)                    0.31       1.98 r
  U1706/Y (AO21X1_RVT)                     0.20       2.18 r
  U1306/Y (XNOR2X2_RVT)                    0.22       2.40 f
  U1708/Y (NAND2X0_RVT)                    0.10       2.50 r
  U1712/Y (NAND2X0_RVT)                    0.08       2.58 f
  Delay3_out1_reg[32]/D (DFFX1_RVT)        0.00       2.58 f
  data arrival time                                   2.58

  clock clk (rise edge)                    1.21       1.21
  clock network delay (ideal)              0.00       1.21
  Delay3_out1_reg[32]/CLK (DFFX1_RVT)      0.00       1.21 r
  library setup time                      -0.18       1.03
  data required time                                  1.03
  -----------------------------------------------------------
  data required time                                  1.03
  data arrival time                                  -2.58
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.55


1
