/* Generated by Yosys 0.9 (git sha1 1979e0b) */

(* blackbox =  1  *)
(* src = "nngenmod.v:42525" *)
module ram_w4_l8192_id0_0(CLK, ram_w4_l8192_id0_0_0_addr, ram_w4_l8192_id0_0_0_rdata, ram_w4_l8192_id0_0_0_wdata, ram_w4_l8192_id0_0_0_wenable, ram_w4_l8192_id0_0_1_addr, ram_w4_l8192_id0_0_1_rdata, ram_w4_l8192_id0_0_1_wdata, ram_w4_l8192_id0_0_1_wenable);
  (* src = "nngenmod.v:42527" *)
  input CLK;
  (* src = "nngenmod.v:42528" *)
  input [9:0] ram_w4_l8192_id0_0_0_addr;
  (* src = "nngenmod.v:42529" *)
  output [3:0] ram_w4_l8192_id0_0_0_rdata;
  (* src = "nngenmod.v:42530" *)
  input [3:0] ram_w4_l8192_id0_0_0_wdata;
  (* src = "nngenmod.v:42531" *)
  input ram_w4_l8192_id0_0_0_wenable;
  (* src = "nngenmod.v:42532" *)
  input [9:0] ram_w4_l8192_id0_0_1_addr;
  (* src = "nngenmod.v:42533" *)
  output [3:0] ram_w4_l8192_id0_0_1_rdata;
  (* src = "nngenmod.v:42534" *)
  input [3:0] ram_w4_l8192_id0_0_1_wdata;
  (* src = "nngenmod.v:42535" *)
  input ram_w4_l8192_id0_0_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:42564" *)
module ram_w4_l8192_id0_1(CLK, ram_w4_l8192_id0_1_0_addr, ram_w4_l8192_id0_1_0_rdata, ram_w4_l8192_id0_1_0_wdata, ram_w4_l8192_id0_1_0_wenable, ram_w4_l8192_id0_1_1_addr, ram_w4_l8192_id0_1_1_rdata, ram_w4_l8192_id0_1_1_wdata, ram_w4_l8192_id0_1_1_wenable);
  (* src = "nngenmod.v:42566" *)
  input CLK;
  (* src = "nngenmod.v:42567" *)
  input [9:0] ram_w4_l8192_id0_1_0_addr;
  (* src = "nngenmod.v:42568" *)
  output [3:0] ram_w4_l8192_id0_1_0_rdata;
  (* src = "nngenmod.v:42569" *)
  input [3:0] ram_w4_l8192_id0_1_0_wdata;
  (* src = "nngenmod.v:42570" *)
  input ram_w4_l8192_id0_1_0_wenable;
  (* src = "nngenmod.v:42571" *)
  input [9:0] ram_w4_l8192_id0_1_1_addr;
  (* src = "nngenmod.v:42572" *)
  output [3:0] ram_w4_l8192_id0_1_1_rdata;
  (* src = "nngenmod.v:42573" *)
  input [3:0] ram_w4_l8192_id0_1_1_wdata;
  (* src = "nngenmod.v:42574" *)
  input ram_w4_l8192_id0_1_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:42603" *)
module ram_w4_l8192_id0_2(CLK, ram_w4_l8192_id0_2_0_addr, ram_w4_l8192_id0_2_0_rdata, ram_w4_l8192_id0_2_0_wdata, ram_w4_l8192_id0_2_0_wenable, ram_w4_l8192_id0_2_1_addr, ram_w4_l8192_id0_2_1_rdata, ram_w4_l8192_id0_2_1_wdata, ram_w4_l8192_id0_2_1_wenable);
  (* src = "nngenmod.v:42605" *)
  input CLK;
  (* src = "nngenmod.v:42606" *)
  input [9:0] ram_w4_l8192_id0_2_0_addr;
  (* src = "nngenmod.v:42607" *)
  output [3:0] ram_w4_l8192_id0_2_0_rdata;
  (* src = "nngenmod.v:42608" *)
  input [3:0] ram_w4_l8192_id0_2_0_wdata;
  (* src = "nngenmod.v:42609" *)
  input ram_w4_l8192_id0_2_0_wenable;
  (* src = "nngenmod.v:42610" *)
  input [9:0] ram_w4_l8192_id0_2_1_addr;
  (* src = "nngenmod.v:42611" *)
  output [3:0] ram_w4_l8192_id0_2_1_rdata;
  (* src = "nngenmod.v:42612" *)
  input [3:0] ram_w4_l8192_id0_2_1_wdata;
  (* src = "nngenmod.v:42613" *)
  input ram_w4_l8192_id0_2_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:42642" *)
module ram_w4_l8192_id0_3(CLK, ram_w4_l8192_id0_3_0_addr, ram_w4_l8192_id0_3_0_rdata, ram_w4_l8192_id0_3_0_wdata, ram_w4_l8192_id0_3_0_wenable, ram_w4_l8192_id0_3_1_addr, ram_w4_l8192_id0_3_1_rdata, ram_w4_l8192_id0_3_1_wdata, ram_w4_l8192_id0_3_1_wenable);
  (* src = "nngenmod.v:42644" *)
  input CLK;
  (* src = "nngenmod.v:42645" *)
  input [9:0] ram_w4_l8192_id0_3_0_addr;
  (* src = "nngenmod.v:42646" *)
  output [3:0] ram_w4_l8192_id0_3_0_rdata;
  (* src = "nngenmod.v:42647" *)
  input [3:0] ram_w4_l8192_id0_3_0_wdata;
  (* src = "nngenmod.v:42648" *)
  input ram_w4_l8192_id0_3_0_wenable;
  (* src = "nngenmod.v:42649" *)
  input [9:0] ram_w4_l8192_id0_3_1_addr;
  (* src = "nngenmod.v:42650" *)
  output [3:0] ram_w4_l8192_id0_3_1_rdata;
  (* src = "nngenmod.v:42651" *)
  input [3:0] ram_w4_l8192_id0_3_1_wdata;
  (* src = "nngenmod.v:42652" *)
  input ram_w4_l8192_id0_3_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:42681" *)
module ram_w4_l8192_id0_4(CLK, ram_w4_l8192_id0_4_0_addr, ram_w4_l8192_id0_4_0_rdata, ram_w4_l8192_id0_4_0_wdata, ram_w4_l8192_id0_4_0_wenable, ram_w4_l8192_id0_4_1_addr, ram_w4_l8192_id0_4_1_rdata, ram_w4_l8192_id0_4_1_wdata, ram_w4_l8192_id0_4_1_wenable);
  (* src = "nngenmod.v:42683" *)
  input CLK;
  (* src = "nngenmod.v:42684" *)
  input [9:0] ram_w4_l8192_id0_4_0_addr;
  (* src = "nngenmod.v:42685" *)
  output [3:0] ram_w4_l8192_id0_4_0_rdata;
  (* src = "nngenmod.v:42686" *)
  input [3:0] ram_w4_l8192_id0_4_0_wdata;
  (* src = "nngenmod.v:42687" *)
  input ram_w4_l8192_id0_4_0_wenable;
  (* src = "nngenmod.v:42688" *)
  input [9:0] ram_w4_l8192_id0_4_1_addr;
  (* src = "nngenmod.v:42689" *)
  output [3:0] ram_w4_l8192_id0_4_1_rdata;
  (* src = "nngenmod.v:42690" *)
  input [3:0] ram_w4_l8192_id0_4_1_wdata;
  (* src = "nngenmod.v:42691" *)
  input ram_w4_l8192_id0_4_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:42720" *)
module ram_w4_l8192_id0_5(CLK, ram_w4_l8192_id0_5_0_addr, ram_w4_l8192_id0_5_0_rdata, ram_w4_l8192_id0_5_0_wdata, ram_w4_l8192_id0_5_0_wenable, ram_w4_l8192_id0_5_1_addr, ram_w4_l8192_id0_5_1_rdata, ram_w4_l8192_id0_5_1_wdata, ram_w4_l8192_id0_5_1_wenable);
  (* src = "nngenmod.v:42722" *)
  input CLK;
  (* src = "nngenmod.v:42723" *)
  input [9:0] ram_w4_l8192_id0_5_0_addr;
  (* src = "nngenmod.v:42724" *)
  output [3:0] ram_w4_l8192_id0_5_0_rdata;
  (* src = "nngenmod.v:42725" *)
  input [3:0] ram_w4_l8192_id0_5_0_wdata;
  (* src = "nngenmod.v:42726" *)
  input ram_w4_l8192_id0_5_0_wenable;
  (* src = "nngenmod.v:42727" *)
  input [9:0] ram_w4_l8192_id0_5_1_addr;
  (* src = "nngenmod.v:42728" *)
  output [3:0] ram_w4_l8192_id0_5_1_rdata;
  (* src = "nngenmod.v:42729" *)
  input [3:0] ram_w4_l8192_id0_5_1_wdata;
  (* src = "nngenmod.v:42730" *)
  input ram_w4_l8192_id0_5_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:42759" *)
module ram_w4_l8192_id0_6(CLK, ram_w4_l8192_id0_6_0_addr, ram_w4_l8192_id0_6_0_rdata, ram_w4_l8192_id0_6_0_wdata, ram_w4_l8192_id0_6_0_wenable, ram_w4_l8192_id0_6_1_addr, ram_w4_l8192_id0_6_1_rdata, ram_w4_l8192_id0_6_1_wdata, ram_w4_l8192_id0_6_1_wenable);
  (* src = "nngenmod.v:42761" *)
  input CLK;
  (* src = "nngenmod.v:42762" *)
  input [9:0] ram_w4_l8192_id0_6_0_addr;
  (* src = "nngenmod.v:42763" *)
  output [3:0] ram_w4_l8192_id0_6_0_rdata;
  (* src = "nngenmod.v:42764" *)
  input [3:0] ram_w4_l8192_id0_6_0_wdata;
  (* src = "nngenmod.v:42765" *)
  input ram_w4_l8192_id0_6_0_wenable;
  (* src = "nngenmod.v:42766" *)
  input [9:0] ram_w4_l8192_id0_6_1_addr;
  (* src = "nngenmod.v:42767" *)
  output [3:0] ram_w4_l8192_id0_6_1_rdata;
  (* src = "nngenmod.v:42768" *)
  input [3:0] ram_w4_l8192_id0_6_1_wdata;
  (* src = "nngenmod.v:42769" *)
  input ram_w4_l8192_id0_6_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:42798" *)
module ram_w4_l8192_id0_7(CLK, ram_w4_l8192_id0_7_0_addr, ram_w4_l8192_id0_7_0_rdata, ram_w4_l8192_id0_7_0_wdata, ram_w4_l8192_id0_7_0_wenable, ram_w4_l8192_id0_7_1_addr, ram_w4_l8192_id0_7_1_rdata, ram_w4_l8192_id0_7_1_wdata, ram_w4_l8192_id0_7_1_wenable);
  (* src = "nngenmod.v:42800" *)
  input CLK;
  (* src = "nngenmod.v:42801" *)
  input [9:0] ram_w4_l8192_id0_7_0_addr;
  (* src = "nngenmod.v:42802" *)
  output [3:0] ram_w4_l8192_id0_7_0_rdata;
  (* src = "nngenmod.v:42803" *)
  input [3:0] ram_w4_l8192_id0_7_0_wdata;
  (* src = "nngenmod.v:42804" *)
  input ram_w4_l8192_id0_7_0_wenable;
  (* src = "nngenmod.v:42805" *)
  input [9:0] ram_w4_l8192_id0_7_1_addr;
  (* src = "nngenmod.v:42806" *)
  output [3:0] ram_w4_l8192_id0_7_1_rdata;
  (* src = "nngenmod.v:42807" *)
  input [3:0] ram_w4_l8192_id0_7_1_wdata;
  (* src = "nngenmod.v:42808" *)
  input ram_w4_l8192_id0_7_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:42837" *)
module ram_w4_l8192_id1_0(CLK, ram_w4_l8192_id1_0_0_addr, ram_w4_l8192_id1_0_0_rdata, ram_w4_l8192_id1_0_0_wdata, ram_w4_l8192_id1_0_0_wenable, ram_w4_l8192_id1_0_1_addr, ram_w4_l8192_id1_0_1_rdata, ram_w4_l8192_id1_0_1_wdata, ram_w4_l8192_id1_0_1_wenable);
  (* src = "nngenmod.v:42839" *)
  input CLK;
  (* src = "nngenmod.v:42840" *)
  input [9:0] ram_w4_l8192_id1_0_0_addr;
  (* src = "nngenmod.v:42841" *)
  output [3:0] ram_w4_l8192_id1_0_0_rdata;
  (* src = "nngenmod.v:42842" *)
  input [3:0] ram_w4_l8192_id1_0_0_wdata;
  (* src = "nngenmod.v:42843" *)
  input ram_w4_l8192_id1_0_0_wenable;
  (* src = "nngenmod.v:42844" *)
  input [9:0] ram_w4_l8192_id1_0_1_addr;
  (* src = "nngenmod.v:42845" *)
  output [3:0] ram_w4_l8192_id1_0_1_rdata;
  (* src = "nngenmod.v:42846" *)
  input [3:0] ram_w4_l8192_id1_0_1_wdata;
  (* src = "nngenmod.v:42847" *)
  input ram_w4_l8192_id1_0_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:42876" *)
module ram_w4_l8192_id1_1(CLK, ram_w4_l8192_id1_1_0_addr, ram_w4_l8192_id1_1_0_rdata, ram_w4_l8192_id1_1_0_wdata, ram_w4_l8192_id1_1_0_wenable, ram_w4_l8192_id1_1_1_addr, ram_w4_l8192_id1_1_1_rdata, ram_w4_l8192_id1_1_1_wdata, ram_w4_l8192_id1_1_1_wenable);
  (* src = "nngenmod.v:42878" *)
  input CLK;
  (* src = "nngenmod.v:42879" *)
  input [9:0] ram_w4_l8192_id1_1_0_addr;
  (* src = "nngenmod.v:42880" *)
  output [3:0] ram_w4_l8192_id1_1_0_rdata;
  (* src = "nngenmod.v:42881" *)
  input [3:0] ram_w4_l8192_id1_1_0_wdata;
  (* src = "nngenmod.v:42882" *)
  input ram_w4_l8192_id1_1_0_wenable;
  (* src = "nngenmod.v:42883" *)
  input [9:0] ram_w4_l8192_id1_1_1_addr;
  (* src = "nngenmod.v:42884" *)
  output [3:0] ram_w4_l8192_id1_1_1_rdata;
  (* src = "nngenmod.v:42885" *)
  input [3:0] ram_w4_l8192_id1_1_1_wdata;
  (* src = "nngenmod.v:42886" *)
  input ram_w4_l8192_id1_1_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:42915" *)
module ram_w4_l8192_id1_2(CLK, ram_w4_l8192_id1_2_0_addr, ram_w4_l8192_id1_2_0_rdata, ram_w4_l8192_id1_2_0_wdata, ram_w4_l8192_id1_2_0_wenable, ram_w4_l8192_id1_2_1_addr, ram_w4_l8192_id1_2_1_rdata, ram_w4_l8192_id1_2_1_wdata, ram_w4_l8192_id1_2_1_wenable);
  (* src = "nngenmod.v:42917" *)
  input CLK;
  (* src = "nngenmod.v:42918" *)
  input [9:0] ram_w4_l8192_id1_2_0_addr;
  (* src = "nngenmod.v:42919" *)
  output [3:0] ram_w4_l8192_id1_2_0_rdata;
  (* src = "nngenmod.v:42920" *)
  input [3:0] ram_w4_l8192_id1_2_0_wdata;
  (* src = "nngenmod.v:42921" *)
  input ram_w4_l8192_id1_2_0_wenable;
  (* src = "nngenmod.v:42922" *)
  input [9:0] ram_w4_l8192_id1_2_1_addr;
  (* src = "nngenmod.v:42923" *)
  output [3:0] ram_w4_l8192_id1_2_1_rdata;
  (* src = "nngenmod.v:42924" *)
  input [3:0] ram_w4_l8192_id1_2_1_wdata;
  (* src = "nngenmod.v:42925" *)
  input ram_w4_l8192_id1_2_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:42954" *)
module ram_w4_l8192_id1_3(CLK, ram_w4_l8192_id1_3_0_addr, ram_w4_l8192_id1_3_0_rdata, ram_w4_l8192_id1_3_0_wdata, ram_w4_l8192_id1_3_0_wenable, ram_w4_l8192_id1_3_1_addr, ram_w4_l8192_id1_3_1_rdata, ram_w4_l8192_id1_3_1_wdata, ram_w4_l8192_id1_3_1_wenable);
  (* src = "nngenmod.v:42956" *)
  input CLK;
  (* src = "nngenmod.v:42957" *)
  input [9:0] ram_w4_l8192_id1_3_0_addr;
  (* src = "nngenmod.v:42958" *)
  output [3:0] ram_w4_l8192_id1_3_0_rdata;
  (* src = "nngenmod.v:42959" *)
  input [3:0] ram_w4_l8192_id1_3_0_wdata;
  (* src = "nngenmod.v:42960" *)
  input ram_w4_l8192_id1_3_0_wenable;
  (* src = "nngenmod.v:42961" *)
  input [9:0] ram_w4_l8192_id1_3_1_addr;
  (* src = "nngenmod.v:42962" *)
  output [3:0] ram_w4_l8192_id1_3_1_rdata;
  (* src = "nngenmod.v:42963" *)
  input [3:0] ram_w4_l8192_id1_3_1_wdata;
  (* src = "nngenmod.v:42964" *)
  input ram_w4_l8192_id1_3_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:42993" *)
module ram_w4_l8192_id1_4(CLK, ram_w4_l8192_id1_4_0_addr, ram_w4_l8192_id1_4_0_rdata, ram_w4_l8192_id1_4_0_wdata, ram_w4_l8192_id1_4_0_wenable, ram_w4_l8192_id1_4_1_addr, ram_w4_l8192_id1_4_1_rdata, ram_w4_l8192_id1_4_1_wdata, ram_w4_l8192_id1_4_1_wenable);
  (* src = "nngenmod.v:42995" *)
  input CLK;
  (* src = "nngenmod.v:42996" *)
  input [9:0] ram_w4_l8192_id1_4_0_addr;
  (* src = "nngenmod.v:42997" *)
  output [3:0] ram_w4_l8192_id1_4_0_rdata;
  (* src = "nngenmod.v:42998" *)
  input [3:0] ram_w4_l8192_id1_4_0_wdata;
  (* src = "nngenmod.v:42999" *)
  input ram_w4_l8192_id1_4_0_wenable;
  (* src = "nngenmod.v:43000" *)
  input [9:0] ram_w4_l8192_id1_4_1_addr;
  (* src = "nngenmod.v:43001" *)
  output [3:0] ram_w4_l8192_id1_4_1_rdata;
  (* src = "nngenmod.v:43002" *)
  input [3:0] ram_w4_l8192_id1_4_1_wdata;
  (* src = "nngenmod.v:43003" *)
  input ram_w4_l8192_id1_4_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:43032" *)
module ram_w4_l8192_id1_5(CLK, ram_w4_l8192_id1_5_0_addr, ram_w4_l8192_id1_5_0_rdata, ram_w4_l8192_id1_5_0_wdata, ram_w4_l8192_id1_5_0_wenable, ram_w4_l8192_id1_5_1_addr, ram_w4_l8192_id1_5_1_rdata, ram_w4_l8192_id1_5_1_wdata, ram_w4_l8192_id1_5_1_wenable);
  (* src = "nngenmod.v:43034" *)
  input CLK;
  (* src = "nngenmod.v:43035" *)
  input [9:0] ram_w4_l8192_id1_5_0_addr;
  (* src = "nngenmod.v:43036" *)
  output [3:0] ram_w4_l8192_id1_5_0_rdata;
  (* src = "nngenmod.v:43037" *)
  input [3:0] ram_w4_l8192_id1_5_0_wdata;
  (* src = "nngenmod.v:43038" *)
  input ram_w4_l8192_id1_5_0_wenable;
  (* src = "nngenmod.v:43039" *)
  input [9:0] ram_w4_l8192_id1_5_1_addr;
  (* src = "nngenmod.v:43040" *)
  output [3:0] ram_w4_l8192_id1_5_1_rdata;
  (* src = "nngenmod.v:43041" *)
  input [3:0] ram_w4_l8192_id1_5_1_wdata;
  (* src = "nngenmod.v:43042" *)
  input ram_w4_l8192_id1_5_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:43071" *)
module ram_w4_l8192_id1_6(CLK, ram_w4_l8192_id1_6_0_addr, ram_w4_l8192_id1_6_0_rdata, ram_w4_l8192_id1_6_0_wdata, ram_w4_l8192_id1_6_0_wenable, ram_w4_l8192_id1_6_1_addr, ram_w4_l8192_id1_6_1_rdata, ram_w4_l8192_id1_6_1_wdata, ram_w4_l8192_id1_6_1_wenable);
  (* src = "nngenmod.v:43073" *)
  input CLK;
  (* src = "nngenmod.v:43074" *)
  input [9:0] ram_w4_l8192_id1_6_0_addr;
  (* src = "nngenmod.v:43075" *)
  output [3:0] ram_w4_l8192_id1_6_0_rdata;
  (* src = "nngenmod.v:43076" *)
  input [3:0] ram_w4_l8192_id1_6_0_wdata;
  (* src = "nngenmod.v:43077" *)
  input ram_w4_l8192_id1_6_0_wenable;
  (* src = "nngenmod.v:43078" *)
  input [9:0] ram_w4_l8192_id1_6_1_addr;
  (* src = "nngenmod.v:43079" *)
  output [3:0] ram_w4_l8192_id1_6_1_rdata;
  (* src = "nngenmod.v:43080" *)
  input [3:0] ram_w4_l8192_id1_6_1_wdata;
  (* src = "nngenmod.v:43081" *)
  input ram_w4_l8192_id1_6_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:43110" *)
module ram_w4_l8192_id1_7(CLK, ram_w4_l8192_id1_7_0_addr, ram_w4_l8192_id1_7_0_rdata, ram_w4_l8192_id1_7_0_wdata, ram_w4_l8192_id1_7_0_wenable, ram_w4_l8192_id1_7_1_addr, ram_w4_l8192_id1_7_1_rdata, ram_w4_l8192_id1_7_1_wdata, ram_w4_l8192_id1_7_1_wenable);
  (* src = "nngenmod.v:43112" *)
  input CLK;
  (* src = "nngenmod.v:43113" *)
  input [9:0] ram_w4_l8192_id1_7_0_addr;
  (* src = "nngenmod.v:43114" *)
  output [3:0] ram_w4_l8192_id1_7_0_rdata;
  (* src = "nngenmod.v:43115" *)
  input [3:0] ram_w4_l8192_id1_7_0_wdata;
  (* src = "nngenmod.v:43116" *)
  input ram_w4_l8192_id1_7_0_wenable;
  (* src = "nngenmod.v:43117" *)
  input [9:0] ram_w4_l8192_id1_7_1_addr;
  (* src = "nngenmod.v:43118" *)
  output [3:0] ram_w4_l8192_id1_7_1_rdata;
  (* src = "nngenmod.v:43119" *)
  input [3:0] ram_w4_l8192_id1_7_1_wdata;
  (* src = "nngenmod.v:43120" *)
  input ram_w4_l8192_id1_7_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:43149" *)
module ram_w4_l8192_id2_0(CLK, ram_w4_l8192_id2_0_0_addr, ram_w4_l8192_id2_0_0_rdata, ram_w4_l8192_id2_0_0_wdata, ram_w4_l8192_id2_0_0_wenable, ram_w4_l8192_id2_0_1_addr, ram_w4_l8192_id2_0_1_rdata, ram_w4_l8192_id2_0_1_wdata, ram_w4_l8192_id2_0_1_wenable);
  (* src = "nngenmod.v:43151" *)
  input CLK;
  (* src = "nngenmod.v:43152" *)
  input [9:0] ram_w4_l8192_id2_0_0_addr;
  (* src = "nngenmod.v:43153" *)
  output [3:0] ram_w4_l8192_id2_0_0_rdata;
  (* src = "nngenmod.v:43154" *)
  input [3:0] ram_w4_l8192_id2_0_0_wdata;
  (* src = "nngenmod.v:43155" *)
  input ram_w4_l8192_id2_0_0_wenable;
  (* src = "nngenmod.v:43156" *)
  input [9:0] ram_w4_l8192_id2_0_1_addr;
  (* src = "nngenmod.v:43157" *)
  output [3:0] ram_w4_l8192_id2_0_1_rdata;
  (* src = "nngenmod.v:43158" *)
  input [3:0] ram_w4_l8192_id2_0_1_wdata;
  (* src = "nngenmod.v:43159" *)
  input ram_w4_l8192_id2_0_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:43188" *)
module ram_w4_l8192_id2_1(CLK, ram_w4_l8192_id2_1_0_addr, ram_w4_l8192_id2_1_0_rdata, ram_w4_l8192_id2_1_0_wdata, ram_w4_l8192_id2_1_0_wenable, ram_w4_l8192_id2_1_1_addr, ram_w4_l8192_id2_1_1_rdata, ram_w4_l8192_id2_1_1_wdata, ram_w4_l8192_id2_1_1_wenable);
  (* src = "nngenmod.v:43190" *)
  input CLK;
  (* src = "nngenmod.v:43191" *)
  input [9:0] ram_w4_l8192_id2_1_0_addr;
  (* src = "nngenmod.v:43192" *)
  output [3:0] ram_w4_l8192_id2_1_0_rdata;
  (* src = "nngenmod.v:43193" *)
  input [3:0] ram_w4_l8192_id2_1_0_wdata;
  (* src = "nngenmod.v:43194" *)
  input ram_w4_l8192_id2_1_0_wenable;
  (* src = "nngenmod.v:43195" *)
  input [9:0] ram_w4_l8192_id2_1_1_addr;
  (* src = "nngenmod.v:43196" *)
  output [3:0] ram_w4_l8192_id2_1_1_rdata;
  (* src = "nngenmod.v:43197" *)
  input [3:0] ram_w4_l8192_id2_1_1_wdata;
  (* src = "nngenmod.v:43198" *)
  input ram_w4_l8192_id2_1_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:43227" *)
module ram_w4_l8192_id2_2(CLK, ram_w4_l8192_id2_2_0_addr, ram_w4_l8192_id2_2_0_rdata, ram_w4_l8192_id2_2_0_wdata, ram_w4_l8192_id2_2_0_wenable, ram_w4_l8192_id2_2_1_addr, ram_w4_l8192_id2_2_1_rdata, ram_w4_l8192_id2_2_1_wdata, ram_w4_l8192_id2_2_1_wenable);
  (* src = "nngenmod.v:43229" *)
  input CLK;
  (* src = "nngenmod.v:43230" *)
  input [9:0] ram_w4_l8192_id2_2_0_addr;
  (* src = "nngenmod.v:43231" *)
  output [3:0] ram_w4_l8192_id2_2_0_rdata;
  (* src = "nngenmod.v:43232" *)
  input [3:0] ram_w4_l8192_id2_2_0_wdata;
  (* src = "nngenmod.v:43233" *)
  input ram_w4_l8192_id2_2_0_wenable;
  (* src = "nngenmod.v:43234" *)
  input [9:0] ram_w4_l8192_id2_2_1_addr;
  (* src = "nngenmod.v:43235" *)
  output [3:0] ram_w4_l8192_id2_2_1_rdata;
  (* src = "nngenmod.v:43236" *)
  input [3:0] ram_w4_l8192_id2_2_1_wdata;
  (* src = "nngenmod.v:43237" *)
  input ram_w4_l8192_id2_2_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:43266" *)
module ram_w4_l8192_id2_3(CLK, ram_w4_l8192_id2_3_0_addr, ram_w4_l8192_id2_3_0_rdata, ram_w4_l8192_id2_3_0_wdata, ram_w4_l8192_id2_3_0_wenable, ram_w4_l8192_id2_3_1_addr, ram_w4_l8192_id2_3_1_rdata, ram_w4_l8192_id2_3_1_wdata, ram_w4_l8192_id2_3_1_wenable);
  (* src = "nngenmod.v:43268" *)
  input CLK;
  (* src = "nngenmod.v:43269" *)
  input [9:0] ram_w4_l8192_id2_3_0_addr;
  (* src = "nngenmod.v:43270" *)
  output [3:0] ram_w4_l8192_id2_3_0_rdata;
  (* src = "nngenmod.v:43271" *)
  input [3:0] ram_w4_l8192_id2_3_0_wdata;
  (* src = "nngenmod.v:43272" *)
  input ram_w4_l8192_id2_3_0_wenable;
  (* src = "nngenmod.v:43273" *)
  input [9:0] ram_w4_l8192_id2_3_1_addr;
  (* src = "nngenmod.v:43274" *)
  output [3:0] ram_w4_l8192_id2_3_1_rdata;
  (* src = "nngenmod.v:43275" *)
  input [3:0] ram_w4_l8192_id2_3_1_wdata;
  (* src = "nngenmod.v:43276" *)
  input ram_w4_l8192_id2_3_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:43305" *)
module ram_w4_l8192_id2_4(CLK, ram_w4_l8192_id2_4_0_addr, ram_w4_l8192_id2_4_0_rdata, ram_w4_l8192_id2_4_0_wdata, ram_w4_l8192_id2_4_0_wenable, ram_w4_l8192_id2_4_1_addr, ram_w4_l8192_id2_4_1_rdata, ram_w4_l8192_id2_4_1_wdata, ram_w4_l8192_id2_4_1_wenable);
  (* src = "nngenmod.v:43307" *)
  input CLK;
  (* src = "nngenmod.v:43308" *)
  input [9:0] ram_w4_l8192_id2_4_0_addr;
  (* src = "nngenmod.v:43309" *)
  output [3:0] ram_w4_l8192_id2_4_0_rdata;
  (* src = "nngenmod.v:43310" *)
  input [3:0] ram_w4_l8192_id2_4_0_wdata;
  (* src = "nngenmod.v:43311" *)
  input ram_w4_l8192_id2_4_0_wenable;
  (* src = "nngenmod.v:43312" *)
  input [9:0] ram_w4_l8192_id2_4_1_addr;
  (* src = "nngenmod.v:43313" *)
  output [3:0] ram_w4_l8192_id2_4_1_rdata;
  (* src = "nngenmod.v:43314" *)
  input [3:0] ram_w4_l8192_id2_4_1_wdata;
  (* src = "nngenmod.v:43315" *)
  input ram_w4_l8192_id2_4_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:43344" *)
module ram_w4_l8192_id2_5(CLK, ram_w4_l8192_id2_5_0_addr, ram_w4_l8192_id2_5_0_rdata, ram_w4_l8192_id2_5_0_wdata, ram_w4_l8192_id2_5_0_wenable, ram_w4_l8192_id2_5_1_addr, ram_w4_l8192_id2_5_1_rdata, ram_w4_l8192_id2_5_1_wdata, ram_w4_l8192_id2_5_1_wenable);
  (* src = "nngenmod.v:43346" *)
  input CLK;
  (* src = "nngenmod.v:43347" *)
  input [9:0] ram_w4_l8192_id2_5_0_addr;
  (* src = "nngenmod.v:43348" *)
  output [3:0] ram_w4_l8192_id2_5_0_rdata;
  (* src = "nngenmod.v:43349" *)
  input [3:0] ram_w4_l8192_id2_5_0_wdata;
  (* src = "nngenmod.v:43350" *)
  input ram_w4_l8192_id2_5_0_wenable;
  (* src = "nngenmod.v:43351" *)
  input [9:0] ram_w4_l8192_id2_5_1_addr;
  (* src = "nngenmod.v:43352" *)
  output [3:0] ram_w4_l8192_id2_5_1_rdata;
  (* src = "nngenmod.v:43353" *)
  input [3:0] ram_w4_l8192_id2_5_1_wdata;
  (* src = "nngenmod.v:43354" *)
  input ram_w4_l8192_id2_5_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:43383" *)
module ram_w4_l8192_id2_6(CLK, ram_w4_l8192_id2_6_0_addr, ram_w4_l8192_id2_6_0_rdata, ram_w4_l8192_id2_6_0_wdata, ram_w4_l8192_id2_6_0_wenable, ram_w4_l8192_id2_6_1_addr, ram_w4_l8192_id2_6_1_rdata, ram_w4_l8192_id2_6_1_wdata, ram_w4_l8192_id2_6_1_wenable);
  (* src = "nngenmod.v:43385" *)
  input CLK;
  (* src = "nngenmod.v:43386" *)
  input [9:0] ram_w4_l8192_id2_6_0_addr;
  (* src = "nngenmod.v:43387" *)
  output [3:0] ram_w4_l8192_id2_6_0_rdata;
  (* src = "nngenmod.v:43388" *)
  input [3:0] ram_w4_l8192_id2_6_0_wdata;
  (* src = "nngenmod.v:43389" *)
  input ram_w4_l8192_id2_6_0_wenable;
  (* src = "nngenmod.v:43390" *)
  input [9:0] ram_w4_l8192_id2_6_1_addr;
  (* src = "nngenmod.v:43391" *)
  output [3:0] ram_w4_l8192_id2_6_1_rdata;
  (* src = "nngenmod.v:43392" *)
  input [3:0] ram_w4_l8192_id2_6_1_wdata;
  (* src = "nngenmod.v:43393" *)
  input ram_w4_l8192_id2_6_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:43422" *)
module ram_w4_l8192_id2_7(CLK, ram_w4_l8192_id2_7_0_addr, ram_w4_l8192_id2_7_0_rdata, ram_w4_l8192_id2_7_0_wdata, ram_w4_l8192_id2_7_0_wenable, ram_w4_l8192_id2_7_1_addr, ram_w4_l8192_id2_7_1_rdata, ram_w4_l8192_id2_7_1_wdata, ram_w4_l8192_id2_7_1_wenable);
  (* src = "nngenmod.v:43424" *)
  input CLK;
  (* src = "nngenmod.v:43425" *)
  input [9:0] ram_w4_l8192_id2_7_0_addr;
  (* src = "nngenmod.v:43426" *)
  output [3:0] ram_w4_l8192_id2_7_0_rdata;
  (* src = "nngenmod.v:43427" *)
  input [3:0] ram_w4_l8192_id2_7_0_wdata;
  (* src = "nngenmod.v:43428" *)
  input ram_w4_l8192_id2_7_0_wenable;
  (* src = "nngenmod.v:43429" *)
  input [9:0] ram_w4_l8192_id2_7_1_addr;
  (* src = "nngenmod.v:43430" *)
  output [3:0] ram_w4_l8192_id2_7_1_rdata;
  (* src = "nngenmod.v:43431" *)
  input [3:0] ram_w4_l8192_id2_7_1_wdata;
  (* src = "nngenmod.v:43432" *)
  input ram_w4_l8192_id2_7_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:43461" *)
module ram_w4_l8192_id3_0(CLK, ram_w4_l8192_id3_0_0_addr, ram_w4_l8192_id3_0_0_rdata, ram_w4_l8192_id3_0_0_wdata, ram_w4_l8192_id3_0_0_wenable, ram_w4_l8192_id3_0_1_addr, ram_w4_l8192_id3_0_1_rdata, ram_w4_l8192_id3_0_1_wdata, ram_w4_l8192_id3_0_1_wenable);
  (* src = "nngenmod.v:43463" *)
  input CLK;
  (* src = "nngenmod.v:43464" *)
  input [9:0] ram_w4_l8192_id3_0_0_addr;
  (* src = "nngenmod.v:43465" *)
  output [3:0] ram_w4_l8192_id3_0_0_rdata;
  (* src = "nngenmod.v:43466" *)
  input [3:0] ram_w4_l8192_id3_0_0_wdata;
  (* src = "nngenmod.v:43467" *)
  input ram_w4_l8192_id3_0_0_wenable;
  (* src = "nngenmod.v:43468" *)
  input [9:0] ram_w4_l8192_id3_0_1_addr;
  (* src = "nngenmod.v:43469" *)
  output [3:0] ram_w4_l8192_id3_0_1_rdata;
  (* src = "nngenmod.v:43470" *)
  input [3:0] ram_w4_l8192_id3_0_1_wdata;
  (* src = "nngenmod.v:43471" *)
  input ram_w4_l8192_id3_0_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:43500" *)
module ram_w4_l8192_id3_1(CLK, ram_w4_l8192_id3_1_0_addr, ram_w4_l8192_id3_1_0_rdata, ram_w4_l8192_id3_1_0_wdata, ram_w4_l8192_id3_1_0_wenable, ram_w4_l8192_id3_1_1_addr, ram_w4_l8192_id3_1_1_rdata, ram_w4_l8192_id3_1_1_wdata, ram_w4_l8192_id3_1_1_wenable);
  (* src = "nngenmod.v:43502" *)
  input CLK;
  (* src = "nngenmod.v:43503" *)
  input [9:0] ram_w4_l8192_id3_1_0_addr;
  (* src = "nngenmod.v:43504" *)
  output [3:0] ram_w4_l8192_id3_1_0_rdata;
  (* src = "nngenmod.v:43505" *)
  input [3:0] ram_w4_l8192_id3_1_0_wdata;
  (* src = "nngenmod.v:43506" *)
  input ram_w4_l8192_id3_1_0_wenable;
  (* src = "nngenmod.v:43507" *)
  input [9:0] ram_w4_l8192_id3_1_1_addr;
  (* src = "nngenmod.v:43508" *)
  output [3:0] ram_w4_l8192_id3_1_1_rdata;
  (* src = "nngenmod.v:43509" *)
  input [3:0] ram_w4_l8192_id3_1_1_wdata;
  (* src = "nngenmod.v:43510" *)
  input ram_w4_l8192_id3_1_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:43539" *)
module ram_w4_l8192_id3_2(CLK, ram_w4_l8192_id3_2_0_addr, ram_w4_l8192_id3_2_0_rdata, ram_w4_l8192_id3_2_0_wdata, ram_w4_l8192_id3_2_0_wenable, ram_w4_l8192_id3_2_1_addr, ram_w4_l8192_id3_2_1_rdata, ram_w4_l8192_id3_2_1_wdata, ram_w4_l8192_id3_2_1_wenable);
  (* src = "nngenmod.v:43541" *)
  input CLK;
  (* src = "nngenmod.v:43542" *)
  input [9:0] ram_w4_l8192_id3_2_0_addr;
  (* src = "nngenmod.v:43543" *)
  output [3:0] ram_w4_l8192_id3_2_0_rdata;
  (* src = "nngenmod.v:43544" *)
  input [3:0] ram_w4_l8192_id3_2_0_wdata;
  (* src = "nngenmod.v:43545" *)
  input ram_w4_l8192_id3_2_0_wenable;
  (* src = "nngenmod.v:43546" *)
  input [9:0] ram_w4_l8192_id3_2_1_addr;
  (* src = "nngenmod.v:43547" *)
  output [3:0] ram_w4_l8192_id3_2_1_rdata;
  (* src = "nngenmod.v:43548" *)
  input [3:0] ram_w4_l8192_id3_2_1_wdata;
  (* src = "nngenmod.v:43549" *)
  input ram_w4_l8192_id3_2_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:43578" *)
module ram_w4_l8192_id3_3(CLK, ram_w4_l8192_id3_3_0_addr, ram_w4_l8192_id3_3_0_rdata, ram_w4_l8192_id3_3_0_wdata, ram_w4_l8192_id3_3_0_wenable, ram_w4_l8192_id3_3_1_addr, ram_w4_l8192_id3_3_1_rdata, ram_w4_l8192_id3_3_1_wdata, ram_w4_l8192_id3_3_1_wenable);
  (* src = "nngenmod.v:43580" *)
  input CLK;
  (* src = "nngenmod.v:43581" *)
  input [9:0] ram_w4_l8192_id3_3_0_addr;
  (* src = "nngenmod.v:43582" *)
  output [3:0] ram_w4_l8192_id3_3_0_rdata;
  (* src = "nngenmod.v:43583" *)
  input [3:0] ram_w4_l8192_id3_3_0_wdata;
  (* src = "nngenmod.v:43584" *)
  input ram_w4_l8192_id3_3_0_wenable;
  (* src = "nngenmod.v:43585" *)
  input [9:0] ram_w4_l8192_id3_3_1_addr;
  (* src = "nngenmod.v:43586" *)
  output [3:0] ram_w4_l8192_id3_3_1_rdata;
  (* src = "nngenmod.v:43587" *)
  input [3:0] ram_w4_l8192_id3_3_1_wdata;
  (* src = "nngenmod.v:43588" *)
  input ram_w4_l8192_id3_3_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:43617" *)
module ram_w4_l8192_id3_4(CLK, ram_w4_l8192_id3_4_0_addr, ram_w4_l8192_id3_4_0_rdata, ram_w4_l8192_id3_4_0_wdata, ram_w4_l8192_id3_4_0_wenable, ram_w4_l8192_id3_4_1_addr, ram_w4_l8192_id3_4_1_rdata, ram_w4_l8192_id3_4_1_wdata, ram_w4_l8192_id3_4_1_wenable);
  (* src = "nngenmod.v:43619" *)
  input CLK;
  (* src = "nngenmod.v:43620" *)
  input [9:0] ram_w4_l8192_id3_4_0_addr;
  (* src = "nngenmod.v:43621" *)
  output [3:0] ram_w4_l8192_id3_4_0_rdata;
  (* src = "nngenmod.v:43622" *)
  input [3:0] ram_w4_l8192_id3_4_0_wdata;
  (* src = "nngenmod.v:43623" *)
  input ram_w4_l8192_id3_4_0_wenable;
  (* src = "nngenmod.v:43624" *)
  input [9:0] ram_w4_l8192_id3_4_1_addr;
  (* src = "nngenmod.v:43625" *)
  output [3:0] ram_w4_l8192_id3_4_1_rdata;
  (* src = "nngenmod.v:43626" *)
  input [3:0] ram_w4_l8192_id3_4_1_wdata;
  (* src = "nngenmod.v:43627" *)
  input ram_w4_l8192_id3_4_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:43656" *)
module ram_w4_l8192_id3_5(CLK, ram_w4_l8192_id3_5_0_addr, ram_w4_l8192_id3_5_0_rdata, ram_w4_l8192_id3_5_0_wdata, ram_w4_l8192_id3_5_0_wenable, ram_w4_l8192_id3_5_1_addr, ram_w4_l8192_id3_5_1_rdata, ram_w4_l8192_id3_5_1_wdata, ram_w4_l8192_id3_5_1_wenable);
  (* src = "nngenmod.v:43658" *)
  input CLK;
  (* src = "nngenmod.v:43659" *)
  input [9:0] ram_w4_l8192_id3_5_0_addr;
  (* src = "nngenmod.v:43660" *)
  output [3:0] ram_w4_l8192_id3_5_0_rdata;
  (* src = "nngenmod.v:43661" *)
  input [3:0] ram_w4_l8192_id3_5_0_wdata;
  (* src = "nngenmod.v:43662" *)
  input ram_w4_l8192_id3_5_0_wenable;
  (* src = "nngenmod.v:43663" *)
  input [9:0] ram_w4_l8192_id3_5_1_addr;
  (* src = "nngenmod.v:43664" *)
  output [3:0] ram_w4_l8192_id3_5_1_rdata;
  (* src = "nngenmod.v:43665" *)
  input [3:0] ram_w4_l8192_id3_5_1_wdata;
  (* src = "nngenmod.v:43666" *)
  input ram_w4_l8192_id3_5_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:43695" *)
module ram_w4_l8192_id3_6(CLK, ram_w4_l8192_id3_6_0_addr, ram_w4_l8192_id3_6_0_rdata, ram_w4_l8192_id3_6_0_wdata, ram_w4_l8192_id3_6_0_wenable, ram_w4_l8192_id3_6_1_addr, ram_w4_l8192_id3_6_1_rdata, ram_w4_l8192_id3_6_1_wdata, ram_w4_l8192_id3_6_1_wenable);
  (* src = "nngenmod.v:43697" *)
  input CLK;
  (* src = "nngenmod.v:43698" *)
  input [9:0] ram_w4_l8192_id3_6_0_addr;
  (* src = "nngenmod.v:43699" *)
  output [3:0] ram_w4_l8192_id3_6_0_rdata;
  (* src = "nngenmod.v:43700" *)
  input [3:0] ram_w4_l8192_id3_6_0_wdata;
  (* src = "nngenmod.v:43701" *)
  input ram_w4_l8192_id3_6_0_wenable;
  (* src = "nngenmod.v:43702" *)
  input [9:0] ram_w4_l8192_id3_6_1_addr;
  (* src = "nngenmod.v:43703" *)
  output [3:0] ram_w4_l8192_id3_6_1_rdata;
  (* src = "nngenmod.v:43704" *)
  input [3:0] ram_w4_l8192_id3_6_1_wdata;
  (* src = "nngenmod.v:43705" *)
  input ram_w4_l8192_id3_6_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:43734" *)
module ram_w4_l8192_id3_7(CLK, ram_w4_l8192_id3_7_0_addr, ram_w4_l8192_id3_7_0_rdata, ram_w4_l8192_id3_7_0_wdata, ram_w4_l8192_id3_7_0_wenable, ram_w4_l8192_id3_7_1_addr, ram_w4_l8192_id3_7_1_rdata, ram_w4_l8192_id3_7_1_wdata, ram_w4_l8192_id3_7_1_wenable);
  (* src = "nngenmod.v:43736" *)
  input CLK;
  (* src = "nngenmod.v:43737" *)
  input [9:0] ram_w4_l8192_id3_7_0_addr;
  (* src = "nngenmod.v:43738" *)
  output [3:0] ram_w4_l8192_id3_7_0_rdata;
  (* src = "nngenmod.v:43739" *)
  input [3:0] ram_w4_l8192_id3_7_0_wdata;
  (* src = "nngenmod.v:43740" *)
  input ram_w4_l8192_id3_7_0_wenable;
  (* src = "nngenmod.v:43741" *)
  input [9:0] ram_w4_l8192_id3_7_1_addr;
  (* src = "nngenmod.v:43742" *)
  output [3:0] ram_w4_l8192_id3_7_1_rdata;
  (* src = "nngenmod.v:43743" *)
  input [3:0] ram_w4_l8192_id3_7_1_wdata;
  (* src = "nngenmod.v:43744" *)
  input ram_w4_l8192_id3_7_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:43773" *)
module ram_w4_l8192_id4_0(CLK, ram_w4_l8192_id4_0_0_addr, ram_w4_l8192_id4_0_0_rdata, ram_w4_l8192_id4_0_0_wdata, ram_w4_l8192_id4_0_0_wenable, ram_w4_l8192_id4_0_1_addr, ram_w4_l8192_id4_0_1_rdata, ram_w4_l8192_id4_0_1_wdata, ram_w4_l8192_id4_0_1_wenable);
  (* src = "nngenmod.v:43775" *)
  input CLK;
  (* src = "nngenmod.v:43776" *)
  input [9:0] ram_w4_l8192_id4_0_0_addr;
  (* src = "nngenmod.v:43777" *)
  output [3:0] ram_w4_l8192_id4_0_0_rdata;
  (* src = "nngenmod.v:43778" *)
  input [3:0] ram_w4_l8192_id4_0_0_wdata;
  (* src = "nngenmod.v:43779" *)
  input ram_w4_l8192_id4_0_0_wenable;
  (* src = "nngenmod.v:43780" *)
  input [9:0] ram_w4_l8192_id4_0_1_addr;
  (* src = "nngenmod.v:43781" *)
  output [3:0] ram_w4_l8192_id4_0_1_rdata;
  (* src = "nngenmod.v:43782" *)
  input [3:0] ram_w4_l8192_id4_0_1_wdata;
  (* src = "nngenmod.v:43783" *)
  input ram_w4_l8192_id4_0_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:43812" *)
module ram_w4_l8192_id4_1(CLK, ram_w4_l8192_id4_1_0_addr, ram_w4_l8192_id4_1_0_rdata, ram_w4_l8192_id4_1_0_wdata, ram_w4_l8192_id4_1_0_wenable, ram_w4_l8192_id4_1_1_addr, ram_w4_l8192_id4_1_1_rdata, ram_w4_l8192_id4_1_1_wdata, ram_w4_l8192_id4_1_1_wenable);
  (* src = "nngenmod.v:43814" *)
  input CLK;
  (* src = "nngenmod.v:43815" *)
  input [9:0] ram_w4_l8192_id4_1_0_addr;
  (* src = "nngenmod.v:43816" *)
  output [3:0] ram_w4_l8192_id4_1_0_rdata;
  (* src = "nngenmod.v:43817" *)
  input [3:0] ram_w4_l8192_id4_1_0_wdata;
  (* src = "nngenmod.v:43818" *)
  input ram_w4_l8192_id4_1_0_wenable;
  (* src = "nngenmod.v:43819" *)
  input [9:0] ram_w4_l8192_id4_1_1_addr;
  (* src = "nngenmod.v:43820" *)
  output [3:0] ram_w4_l8192_id4_1_1_rdata;
  (* src = "nngenmod.v:43821" *)
  input [3:0] ram_w4_l8192_id4_1_1_wdata;
  (* src = "nngenmod.v:43822" *)
  input ram_w4_l8192_id4_1_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:43851" *)
module ram_w4_l8192_id4_2(CLK, ram_w4_l8192_id4_2_0_addr, ram_w4_l8192_id4_2_0_rdata, ram_w4_l8192_id4_2_0_wdata, ram_w4_l8192_id4_2_0_wenable, ram_w4_l8192_id4_2_1_addr, ram_w4_l8192_id4_2_1_rdata, ram_w4_l8192_id4_2_1_wdata, ram_w4_l8192_id4_2_1_wenable);
  (* src = "nngenmod.v:43853" *)
  input CLK;
  (* src = "nngenmod.v:43854" *)
  input [9:0] ram_w4_l8192_id4_2_0_addr;
  (* src = "nngenmod.v:43855" *)
  output [3:0] ram_w4_l8192_id4_2_0_rdata;
  (* src = "nngenmod.v:43856" *)
  input [3:0] ram_w4_l8192_id4_2_0_wdata;
  (* src = "nngenmod.v:43857" *)
  input ram_w4_l8192_id4_2_0_wenable;
  (* src = "nngenmod.v:43858" *)
  input [9:0] ram_w4_l8192_id4_2_1_addr;
  (* src = "nngenmod.v:43859" *)
  output [3:0] ram_w4_l8192_id4_2_1_rdata;
  (* src = "nngenmod.v:43860" *)
  input [3:0] ram_w4_l8192_id4_2_1_wdata;
  (* src = "nngenmod.v:43861" *)
  input ram_w4_l8192_id4_2_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:43890" *)
module ram_w4_l8192_id4_3(CLK, ram_w4_l8192_id4_3_0_addr, ram_w4_l8192_id4_3_0_rdata, ram_w4_l8192_id4_3_0_wdata, ram_w4_l8192_id4_3_0_wenable, ram_w4_l8192_id4_3_1_addr, ram_w4_l8192_id4_3_1_rdata, ram_w4_l8192_id4_3_1_wdata, ram_w4_l8192_id4_3_1_wenable);
  (* src = "nngenmod.v:43892" *)
  input CLK;
  (* src = "nngenmod.v:43893" *)
  input [9:0] ram_w4_l8192_id4_3_0_addr;
  (* src = "nngenmod.v:43894" *)
  output [3:0] ram_w4_l8192_id4_3_0_rdata;
  (* src = "nngenmod.v:43895" *)
  input [3:0] ram_w4_l8192_id4_3_0_wdata;
  (* src = "nngenmod.v:43896" *)
  input ram_w4_l8192_id4_3_0_wenable;
  (* src = "nngenmod.v:43897" *)
  input [9:0] ram_w4_l8192_id4_3_1_addr;
  (* src = "nngenmod.v:43898" *)
  output [3:0] ram_w4_l8192_id4_3_1_rdata;
  (* src = "nngenmod.v:43899" *)
  input [3:0] ram_w4_l8192_id4_3_1_wdata;
  (* src = "nngenmod.v:43900" *)
  input ram_w4_l8192_id4_3_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:43929" *)
module ram_w4_l8192_id4_4(CLK, ram_w4_l8192_id4_4_0_addr, ram_w4_l8192_id4_4_0_rdata, ram_w4_l8192_id4_4_0_wdata, ram_w4_l8192_id4_4_0_wenable, ram_w4_l8192_id4_4_1_addr, ram_w4_l8192_id4_4_1_rdata, ram_w4_l8192_id4_4_1_wdata, ram_w4_l8192_id4_4_1_wenable);
  (* src = "nngenmod.v:43931" *)
  input CLK;
  (* src = "nngenmod.v:43932" *)
  input [9:0] ram_w4_l8192_id4_4_0_addr;
  (* src = "nngenmod.v:43933" *)
  output [3:0] ram_w4_l8192_id4_4_0_rdata;
  (* src = "nngenmod.v:43934" *)
  input [3:0] ram_w4_l8192_id4_4_0_wdata;
  (* src = "nngenmod.v:43935" *)
  input ram_w4_l8192_id4_4_0_wenable;
  (* src = "nngenmod.v:43936" *)
  input [9:0] ram_w4_l8192_id4_4_1_addr;
  (* src = "nngenmod.v:43937" *)
  output [3:0] ram_w4_l8192_id4_4_1_rdata;
  (* src = "nngenmod.v:43938" *)
  input [3:0] ram_w4_l8192_id4_4_1_wdata;
  (* src = "nngenmod.v:43939" *)
  input ram_w4_l8192_id4_4_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:43968" *)
module ram_w4_l8192_id4_5(CLK, ram_w4_l8192_id4_5_0_addr, ram_w4_l8192_id4_5_0_rdata, ram_w4_l8192_id4_5_0_wdata, ram_w4_l8192_id4_5_0_wenable, ram_w4_l8192_id4_5_1_addr, ram_w4_l8192_id4_5_1_rdata, ram_w4_l8192_id4_5_1_wdata, ram_w4_l8192_id4_5_1_wenable);
  (* src = "nngenmod.v:43970" *)
  input CLK;
  (* src = "nngenmod.v:43971" *)
  input [9:0] ram_w4_l8192_id4_5_0_addr;
  (* src = "nngenmod.v:43972" *)
  output [3:0] ram_w4_l8192_id4_5_0_rdata;
  (* src = "nngenmod.v:43973" *)
  input [3:0] ram_w4_l8192_id4_5_0_wdata;
  (* src = "nngenmod.v:43974" *)
  input ram_w4_l8192_id4_5_0_wenable;
  (* src = "nngenmod.v:43975" *)
  input [9:0] ram_w4_l8192_id4_5_1_addr;
  (* src = "nngenmod.v:43976" *)
  output [3:0] ram_w4_l8192_id4_5_1_rdata;
  (* src = "nngenmod.v:43977" *)
  input [3:0] ram_w4_l8192_id4_5_1_wdata;
  (* src = "nngenmod.v:43978" *)
  input ram_w4_l8192_id4_5_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:44007" *)
module ram_w4_l8192_id4_6(CLK, ram_w4_l8192_id4_6_0_addr, ram_w4_l8192_id4_6_0_rdata, ram_w4_l8192_id4_6_0_wdata, ram_w4_l8192_id4_6_0_wenable, ram_w4_l8192_id4_6_1_addr, ram_w4_l8192_id4_6_1_rdata, ram_w4_l8192_id4_6_1_wdata, ram_w4_l8192_id4_6_1_wenable);
  (* src = "nngenmod.v:44009" *)
  input CLK;
  (* src = "nngenmod.v:44010" *)
  input [9:0] ram_w4_l8192_id4_6_0_addr;
  (* src = "nngenmod.v:44011" *)
  output [3:0] ram_w4_l8192_id4_6_0_rdata;
  (* src = "nngenmod.v:44012" *)
  input [3:0] ram_w4_l8192_id4_6_0_wdata;
  (* src = "nngenmod.v:44013" *)
  input ram_w4_l8192_id4_6_0_wenable;
  (* src = "nngenmod.v:44014" *)
  input [9:0] ram_w4_l8192_id4_6_1_addr;
  (* src = "nngenmod.v:44015" *)
  output [3:0] ram_w4_l8192_id4_6_1_rdata;
  (* src = "nngenmod.v:44016" *)
  input [3:0] ram_w4_l8192_id4_6_1_wdata;
  (* src = "nngenmod.v:44017" *)
  input ram_w4_l8192_id4_6_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:44046" *)
module ram_w4_l8192_id4_7(CLK, ram_w4_l8192_id4_7_0_addr, ram_w4_l8192_id4_7_0_rdata, ram_w4_l8192_id4_7_0_wdata, ram_w4_l8192_id4_7_0_wenable, ram_w4_l8192_id4_7_1_addr, ram_w4_l8192_id4_7_1_rdata, ram_w4_l8192_id4_7_1_wdata, ram_w4_l8192_id4_7_1_wenable);
  (* src = "nngenmod.v:44048" *)
  input CLK;
  (* src = "nngenmod.v:44049" *)
  input [9:0] ram_w4_l8192_id4_7_0_addr;
  (* src = "nngenmod.v:44050" *)
  output [3:0] ram_w4_l8192_id4_7_0_rdata;
  (* src = "nngenmod.v:44051" *)
  input [3:0] ram_w4_l8192_id4_7_0_wdata;
  (* src = "nngenmod.v:44052" *)
  input ram_w4_l8192_id4_7_0_wenable;
  (* src = "nngenmod.v:44053" *)
  input [9:0] ram_w4_l8192_id4_7_1_addr;
  (* src = "nngenmod.v:44054" *)
  output [3:0] ram_w4_l8192_id4_7_1_rdata;
  (* src = "nngenmod.v:44055" *)
  input [3:0] ram_w4_l8192_id4_7_1_wdata;
  (* src = "nngenmod.v:44056" *)
  input ram_w4_l8192_id4_7_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:44085" *)
module ram_w4_l8192_id5_0(CLK, ram_w4_l8192_id5_0_0_addr, ram_w4_l8192_id5_0_0_rdata, ram_w4_l8192_id5_0_0_wdata, ram_w4_l8192_id5_0_0_wenable, ram_w4_l8192_id5_0_1_addr, ram_w4_l8192_id5_0_1_rdata, ram_w4_l8192_id5_0_1_wdata, ram_w4_l8192_id5_0_1_wenable);
  (* src = "nngenmod.v:44087" *)
  input CLK;
  (* src = "nngenmod.v:44088" *)
  input [9:0] ram_w4_l8192_id5_0_0_addr;
  (* src = "nngenmod.v:44089" *)
  output [3:0] ram_w4_l8192_id5_0_0_rdata;
  (* src = "nngenmod.v:44090" *)
  input [3:0] ram_w4_l8192_id5_0_0_wdata;
  (* src = "nngenmod.v:44091" *)
  input ram_w4_l8192_id5_0_0_wenable;
  (* src = "nngenmod.v:44092" *)
  input [9:0] ram_w4_l8192_id5_0_1_addr;
  (* src = "nngenmod.v:44093" *)
  output [3:0] ram_w4_l8192_id5_0_1_rdata;
  (* src = "nngenmod.v:44094" *)
  input [3:0] ram_w4_l8192_id5_0_1_wdata;
  (* src = "nngenmod.v:44095" *)
  input ram_w4_l8192_id5_0_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:44124" *)
module ram_w4_l8192_id5_1(CLK, ram_w4_l8192_id5_1_0_addr, ram_w4_l8192_id5_1_0_rdata, ram_w4_l8192_id5_1_0_wdata, ram_w4_l8192_id5_1_0_wenable, ram_w4_l8192_id5_1_1_addr, ram_w4_l8192_id5_1_1_rdata, ram_w4_l8192_id5_1_1_wdata, ram_w4_l8192_id5_1_1_wenable);
  (* src = "nngenmod.v:44126" *)
  input CLK;
  (* src = "nngenmod.v:44127" *)
  input [9:0] ram_w4_l8192_id5_1_0_addr;
  (* src = "nngenmod.v:44128" *)
  output [3:0] ram_w4_l8192_id5_1_0_rdata;
  (* src = "nngenmod.v:44129" *)
  input [3:0] ram_w4_l8192_id5_1_0_wdata;
  (* src = "nngenmod.v:44130" *)
  input ram_w4_l8192_id5_1_0_wenable;
  (* src = "nngenmod.v:44131" *)
  input [9:0] ram_w4_l8192_id5_1_1_addr;
  (* src = "nngenmod.v:44132" *)
  output [3:0] ram_w4_l8192_id5_1_1_rdata;
  (* src = "nngenmod.v:44133" *)
  input [3:0] ram_w4_l8192_id5_1_1_wdata;
  (* src = "nngenmod.v:44134" *)
  input ram_w4_l8192_id5_1_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:44163" *)
module ram_w4_l8192_id5_2(CLK, ram_w4_l8192_id5_2_0_addr, ram_w4_l8192_id5_2_0_rdata, ram_w4_l8192_id5_2_0_wdata, ram_w4_l8192_id5_2_0_wenable, ram_w4_l8192_id5_2_1_addr, ram_w4_l8192_id5_2_1_rdata, ram_w4_l8192_id5_2_1_wdata, ram_w4_l8192_id5_2_1_wenable);
  (* src = "nngenmod.v:44165" *)
  input CLK;
  (* src = "nngenmod.v:44166" *)
  input [9:0] ram_w4_l8192_id5_2_0_addr;
  (* src = "nngenmod.v:44167" *)
  output [3:0] ram_w4_l8192_id5_2_0_rdata;
  (* src = "nngenmod.v:44168" *)
  input [3:0] ram_w4_l8192_id5_2_0_wdata;
  (* src = "nngenmod.v:44169" *)
  input ram_w4_l8192_id5_2_0_wenable;
  (* src = "nngenmod.v:44170" *)
  input [9:0] ram_w4_l8192_id5_2_1_addr;
  (* src = "nngenmod.v:44171" *)
  output [3:0] ram_w4_l8192_id5_2_1_rdata;
  (* src = "nngenmod.v:44172" *)
  input [3:0] ram_w4_l8192_id5_2_1_wdata;
  (* src = "nngenmod.v:44173" *)
  input ram_w4_l8192_id5_2_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:44202" *)
module ram_w4_l8192_id5_3(CLK, ram_w4_l8192_id5_3_0_addr, ram_w4_l8192_id5_3_0_rdata, ram_w4_l8192_id5_3_0_wdata, ram_w4_l8192_id5_3_0_wenable, ram_w4_l8192_id5_3_1_addr, ram_w4_l8192_id5_3_1_rdata, ram_w4_l8192_id5_3_1_wdata, ram_w4_l8192_id5_3_1_wenable);
  (* src = "nngenmod.v:44204" *)
  input CLK;
  (* src = "nngenmod.v:44205" *)
  input [9:0] ram_w4_l8192_id5_3_0_addr;
  (* src = "nngenmod.v:44206" *)
  output [3:0] ram_w4_l8192_id5_3_0_rdata;
  (* src = "nngenmod.v:44207" *)
  input [3:0] ram_w4_l8192_id5_3_0_wdata;
  (* src = "nngenmod.v:44208" *)
  input ram_w4_l8192_id5_3_0_wenable;
  (* src = "nngenmod.v:44209" *)
  input [9:0] ram_w4_l8192_id5_3_1_addr;
  (* src = "nngenmod.v:44210" *)
  output [3:0] ram_w4_l8192_id5_3_1_rdata;
  (* src = "nngenmod.v:44211" *)
  input [3:0] ram_w4_l8192_id5_3_1_wdata;
  (* src = "nngenmod.v:44212" *)
  input ram_w4_l8192_id5_3_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:44241" *)
module ram_w4_l8192_id5_4(CLK, ram_w4_l8192_id5_4_0_addr, ram_w4_l8192_id5_4_0_rdata, ram_w4_l8192_id5_4_0_wdata, ram_w4_l8192_id5_4_0_wenable, ram_w4_l8192_id5_4_1_addr, ram_w4_l8192_id5_4_1_rdata, ram_w4_l8192_id5_4_1_wdata, ram_w4_l8192_id5_4_1_wenable);
  (* src = "nngenmod.v:44243" *)
  input CLK;
  (* src = "nngenmod.v:44244" *)
  input [9:0] ram_w4_l8192_id5_4_0_addr;
  (* src = "nngenmod.v:44245" *)
  output [3:0] ram_w4_l8192_id5_4_0_rdata;
  (* src = "nngenmod.v:44246" *)
  input [3:0] ram_w4_l8192_id5_4_0_wdata;
  (* src = "nngenmod.v:44247" *)
  input ram_w4_l8192_id5_4_0_wenable;
  (* src = "nngenmod.v:44248" *)
  input [9:0] ram_w4_l8192_id5_4_1_addr;
  (* src = "nngenmod.v:44249" *)
  output [3:0] ram_w4_l8192_id5_4_1_rdata;
  (* src = "nngenmod.v:44250" *)
  input [3:0] ram_w4_l8192_id5_4_1_wdata;
  (* src = "nngenmod.v:44251" *)
  input ram_w4_l8192_id5_4_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:44280" *)
module ram_w4_l8192_id5_5(CLK, ram_w4_l8192_id5_5_0_addr, ram_w4_l8192_id5_5_0_rdata, ram_w4_l8192_id5_5_0_wdata, ram_w4_l8192_id5_5_0_wenable, ram_w4_l8192_id5_5_1_addr, ram_w4_l8192_id5_5_1_rdata, ram_w4_l8192_id5_5_1_wdata, ram_w4_l8192_id5_5_1_wenable);
  (* src = "nngenmod.v:44282" *)
  input CLK;
  (* src = "nngenmod.v:44283" *)
  input [9:0] ram_w4_l8192_id5_5_0_addr;
  (* src = "nngenmod.v:44284" *)
  output [3:0] ram_w4_l8192_id5_5_0_rdata;
  (* src = "nngenmod.v:44285" *)
  input [3:0] ram_w4_l8192_id5_5_0_wdata;
  (* src = "nngenmod.v:44286" *)
  input ram_w4_l8192_id5_5_0_wenable;
  (* src = "nngenmod.v:44287" *)
  input [9:0] ram_w4_l8192_id5_5_1_addr;
  (* src = "nngenmod.v:44288" *)
  output [3:0] ram_w4_l8192_id5_5_1_rdata;
  (* src = "nngenmod.v:44289" *)
  input [3:0] ram_w4_l8192_id5_5_1_wdata;
  (* src = "nngenmod.v:44290" *)
  input ram_w4_l8192_id5_5_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:44319" *)
module ram_w4_l8192_id5_6(CLK, ram_w4_l8192_id5_6_0_addr, ram_w4_l8192_id5_6_0_rdata, ram_w4_l8192_id5_6_0_wdata, ram_w4_l8192_id5_6_0_wenable, ram_w4_l8192_id5_6_1_addr, ram_w4_l8192_id5_6_1_rdata, ram_w4_l8192_id5_6_1_wdata, ram_w4_l8192_id5_6_1_wenable);
  (* src = "nngenmod.v:44321" *)
  input CLK;
  (* src = "nngenmod.v:44322" *)
  input [9:0] ram_w4_l8192_id5_6_0_addr;
  (* src = "nngenmod.v:44323" *)
  output [3:0] ram_w4_l8192_id5_6_0_rdata;
  (* src = "nngenmod.v:44324" *)
  input [3:0] ram_w4_l8192_id5_6_0_wdata;
  (* src = "nngenmod.v:44325" *)
  input ram_w4_l8192_id5_6_0_wenable;
  (* src = "nngenmod.v:44326" *)
  input [9:0] ram_w4_l8192_id5_6_1_addr;
  (* src = "nngenmod.v:44327" *)
  output [3:0] ram_w4_l8192_id5_6_1_rdata;
  (* src = "nngenmod.v:44328" *)
  input [3:0] ram_w4_l8192_id5_6_1_wdata;
  (* src = "nngenmod.v:44329" *)
  input ram_w4_l8192_id5_6_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:44358" *)
module ram_w4_l8192_id5_7(CLK, ram_w4_l8192_id5_7_0_addr, ram_w4_l8192_id5_7_0_rdata, ram_w4_l8192_id5_7_0_wdata, ram_w4_l8192_id5_7_0_wenable, ram_w4_l8192_id5_7_1_addr, ram_w4_l8192_id5_7_1_rdata, ram_w4_l8192_id5_7_1_wdata, ram_w4_l8192_id5_7_1_wenable);
  (* src = "nngenmod.v:44360" *)
  input CLK;
  (* src = "nngenmod.v:44361" *)
  input [9:0] ram_w4_l8192_id5_7_0_addr;
  (* src = "nngenmod.v:44362" *)
  output [3:0] ram_w4_l8192_id5_7_0_rdata;
  (* src = "nngenmod.v:44363" *)
  input [3:0] ram_w4_l8192_id5_7_0_wdata;
  (* src = "nngenmod.v:44364" *)
  input ram_w4_l8192_id5_7_0_wenable;
  (* src = "nngenmod.v:44365" *)
  input [9:0] ram_w4_l8192_id5_7_1_addr;
  (* src = "nngenmod.v:44366" *)
  output [3:0] ram_w4_l8192_id5_7_1_rdata;
  (* src = "nngenmod.v:44367" *)
  input [3:0] ram_w4_l8192_id5_7_1_wdata;
  (* src = "nngenmod.v:44368" *)
  input ram_w4_l8192_id5_7_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:44397" *)
module ram_w4_l8192_id6_0(CLK, ram_w4_l8192_id6_0_0_addr, ram_w4_l8192_id6_0_0_rdata, ram_w4_l8192_id6_0_0_wdata, ram_w4_l8192_id6_0_0_wenable, ram_w4_l8192_id6_0_1_addr, ram_w4_l8192_id6_0_1_rdata, ram_w4_l8192_id6_0_1_wdata, ram_w4_l8192_id6_0_1_wenable);
  (* src = "nngenmod.v:44399" *)
  input CLK;
  (* src = "nngenmod.v:44400" *)
  input [9:0] ram_w4_l8192_id6_0_0_addr;
  (* src = "nngenmod.v:44401" *)
  output [3:0] ram_w4_l8192_id6_0_0_rdata;
  (* src = "nngenmod.v:44402" *)
  input [3:0] ram_w4_l8192_id6_0_0_wdata;
  (* src = "nngenmod.v:44403" *)
  input ram_w4_l8192_id6_0_0_wenable;
  (* src = "nngenmod.v:44404" *)
  input [9:0] ram_w4_l8192_id6_0_1_addr;
  (* src = "nngenmod.v:44405" *)
  output [3:0] ram_w4_l8192_id6_0_1_rdata;
  (* src = "nngenmod.v:44406" *)
  input [3:0] ram_w4_l8192_id6_0_1_wdata;
  (* src = "nngenmod.v:44407" *)
  input ram_w4_l8192_id6_0_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:44436" *)
module ram_w4_l8192_id6_1(CLK, ram_w4_l8192_id6_1_0_addr, ram_w4_l8192_id6_1_0_rdata, ram_w4_l8192_id6_1_0_wdata, ram_w4_l8192_id6_1_0_wenable, ram_w4_l8192_id6_1_1_addr, ram_w4_l8192_id6_1_1_rdata, ram_w4_l8192_id6_1_1_wdata, ram_w4_l8192_id6_1_1_wenable);
  (* src = "nngenmod.v:44438" *)
  input CLK;
  (* src = "nngenmod.v:44439" *)
  input [9:0] ram_w4_l8192_id6_1_0_addr;
  (* src = "nngenmod.v:44440" *)
  output [3:0] ram_w4_l8192_id6_1_0_rdata;
  (* src = "nngenmod.v:44441" *)
  input [3:0] ram_w4_l8192_id6_1_0_wdata;
  (* src = "nngenmod.v:44442" *)
  input ram_w4_l8192_id6_1_0_wenable;
  (* src = "nngenmod.v:44443" *)
  input [9:0] ram_w4_l8192_id6_1_1_addr;
  (* src = "nngenmod.v:44444" *)
  output [3:0] ram_w4_l8192_id6_1_1_rdata;
  (* src = "nngenmod.v:44445" *)
  input [3:0] ram_w4_l8192_id6_1_1_wdata;
  (* src = "nngenmod.v:44446" *)
  input ram_w4_l8192_id6_1_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:44475" *)
module ram_w4_l8192_id6_2(CLK, ram_w4_l8192_id6_2_0_addr, ram_w4_l8192_id6_2_0_rdata, ram_w4_l8192_id6_2_0_wdata, ram_w4_l8192_id6_2_0_wenable, ram_w4_l8192_id6_2_1_addr, ram_w4_l8192_id6_2_1_rdata, ram_w4_l8192_id6_2_1_wdata, ram_w4_l8192_id6_2_1_wenable);
  (* src = "nngenmod.v:44477" *)
  input CLK;
  (* src = "nngenmod.v:44478" *)
  input [9:0] ram_w4_l8192_id6_2_0_addr;
  (* src = "nngenmod.v:44479" *)
  output [3:0] ram_w4_l8192_id6_2_0_rdata;
  (* src = "nngenmod.v:44480" *)
  input [3:0] ram_w4_l8192_id6_2_0_wdata;
  (* src = "nngenmod.v:44481" *)
  input ram_w4_l8192_id6_2_0_wenable;
  (* src = "nngenmod.v:44482" *)
  input [9:0] ram_w4_l8192_id6_2_1_addr;
  (* src = "nngenmod.v:44483" *)
  output [3:0] ram_w4_l8192_id6_2_1_rdata;
  (* src = "nngenmod.v:44484" *)
  input [3:0] ram_w4_l8192_id6_2_1_wdata;
  (* src = "nngenmod.v:44485" *)
  input ram_w4_l8192_id6_2_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:44514" *)
module ram_w4_l8192_id6_3(CLK, ram_w4_l8192_id6_3_0_addr, ram_w4_l8192_id6_3_0_rdata, ram_w4_l8192_id6_3_0_wdata, ram_w4_l8192_id6_3_0_wenable, ram_w4_l8192_id6_3_1_addr, ram_w4_l8192_id6_3_1_rdata, ram_w4_l8192_id6_3_1_wdata, ram_w4_l8192_id6_3_1_wenable);
  (* src = "nngenmod.v:44516" *)
  input CLK;
  (* src = "nngenmod.v:44517" *)
  input [9:0] ram_w4_l8192_id6_3_0_addr;
  (* src = "nngenmod.v:44518" *)
  output [3:0] ram_w4_l8192_id6_3_0_rdata;
  (* src = "nngenmod.v:44519" *)
  input [3:0] ram_w4_l8192_id6_3_0_wdata;
  (* src = "nngenmod.v:44520" *)
  input ram_w4_l8192_id6_3_0_wenable;
  (* src = "nngenmod.v:44521" *)
  input [9:0] ram_w4_l8192_id6_3_1_addr;
  (* src = "nngenmod.v:44522" *)
  output [3:0] ram_w4_l8192_id6_3_1_rdata;
  (* src = "nngenmod.v:44523" *)
  input [3:0] ram_w4_l8192_id6_3_1_wdata;
  (* src = "nngenmod.v:44524" *)
  input ram_w4_l8192_id6_3_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:44553" *)
module ram_w4_l8192_id6_4(CLK, ram_w4_l8192_id6_4_0_addr, ram_w4_l8192_id6_4_0_rdata, ram_w4_l8192_id6_4_0_wdata, ram_w4_l8192_id6_4_0_wenable, ram_w4_l8192_id6_4_1_addr, ram_w4_l8192_id6_4_1_rdata, ram_w4_l8192_id6_4_1_wdata, ram_w4_l8192_id6_4_1_wenable);
  (* src = "nngenmod.v:44555" *)
  input CLK;
  (* src = "nngenmod.v:44556" *)
  input [9:0] ram_w4_l8192_id6_4_0_addr;
  (* src = "nngenmod.v:44557" *)
  output [3:0] ram_w4_l8192_id6_4_0_rdata;
  (* src = "nngenmod.v:44558" *)
  input [3:0] ram_w4_l8192_id6_4_0_wdata;
  (* src = "nngenmod.v:44559" *)
  input ram_w4_l8192_id6_4_0_wenable;
  (* src = "nngenmod.v:44560" *)
  input [9:0] ram_w4_l8192_id6_4_1_addr;
  (* src = "nngenmod.v:44561" *)
  output [3:0] ram_w4_l8192_id6_4_1_rdata;
  (* src = "nngenmod.v:44562" *)
  input [3:0] ram_w4_l8192_id6_4_1_wdata;
  (* src = "nngenmod.v:44563" *)
  input ram_w4_l8192_id6_4_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:44592" *)
module ram_w4_l8192_id6_5(CLK, ram_w4_l8192_id6_5_0_addr, ram_w4_l8192_id6_5_0_rdata, ram_w4_l8192_id6_5_0_wdata, ram_w4_l8192_id6_5_0_wenable, ram_w4_l8192_id6_5_1_addr, ram_w4_l8192_id6_5_1_rdata, ram_w4_l8192_id6_5_1_wdata, ram_w4_l8192_id6_5_1_wenable);
  (* src = "nngenmod.v:44594" *)
  input CLK;
  (* src = "nngenmod.v:44595" *)
  input [9:0] ram_w4_l8192_id6_5_0_addr;
  (* src = "nngenmod.v:44596" *)
  output [3:0] ram_w4_l8192_id6_5_0_rdata;
  (* src = "nngenmod.v:44597" *)
  input [3:0] ram_w4_l8192_id6_5_0_wdata;
  (* src = "nngenmod.v:44598" *)
  input ram_w4_l8192_id6_5_0_wenable;
  (* src = "nngenmod.v:44599" *)
  input [9:0] ram_w4_l8192_id6_5_1_addr;
  (* src = "nngenmod.v:44600" *)
  output [3:0] ram_w4_l8192_id6_5_1_rdata;
  (* src = "nngenmod.v:44601" *)
  input [3:0] ram_w4_l8192_id6_5_1_wdata;
  (* src = "nngenmod.v:44602" *)
  input ram_w4_l8192_id6_5_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:44631" *)
module ram_w4_l8192_id6_6(CLK, ram_w4_l8192_id6_6_0_addr, ram_w4_l8192_id6_6_0_rdata, ram_w4_l8192_id6_6_0_wdata, ram_w4_l8192_id6_6_0_wenable, ram_w4_l8192_id6_6_1_addr, ram_w4_l8192_id6_6_1_rdata, ram_w4_l8192_id6_6_1_wdata, ram_w4_l8192_id6_6_1_wenable);
  (* src = "nngenmod.v:44633" *)
  input CLK;
  (* src = "nngenmod.v:44634" *)
  input [9:0] ram_w4_l8192_id6_6_0_addr;
  (* src = "nngenmod.v:44635" *)
  output [3:0] ram_w4_l8192_id6_6_0_rdata;
  (* src = "nngenmod.v:44636" *)
  input [3:0] ram_w4_l8192_id6_6_0_wdata;
  (* src = "nngenmod.v:44637" *)
  input ram_w4_l8192_id6_6_0_wenable;
  (* src = "nngenmod.v:44638" *)
  input [9:0] ram_w4_l8192_id6_6_1_addr;
  (* src = "nngenmod.v:44639" *)
  output [3:0] ram_w4_l8192_id6_6_1_rdata;
  (* src = "nngenmod.v:44640" *)
  input [3:0] ram_w4_l8192_id6_6_1_wdata;
  (* src = "nngenmod.v:44641" *)
  input ram_w4_l8192_id6_6_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:44670" *)
module ram_w4_l8192_id6_7(CLK, ram_w4_l8192_id6_7_0_addr, ram_w4_l8192_id6_7_0_rdata, ram_w4_l8192_id6_7_0_wdata, ram_w4_l8192_id6_7_0_wenable, ram_w4_l8192_id6_7_1_addr, ram_w4_l8192_id6_7_1_rdata, ram_w4_l8192_id6_7_1_wdata, ram_w4_l8192_id6_7_1_wenable);
  (* src = "nngenmod.v:44672" *)
  input CLK;
  (* src = "nngenmod.v:44673" *)
  input [9:0] ram_w4_l8192_id6_7_0_addr;
  (* src = "nngenmod.v:44674" *)
  output [3:0] ram_w4_l8192_id6_7_0_rdata;
  (* src = "nngenmod.v:44675" *)
  input [3:0] ram_w4_l8192_id6_7_0_wdata;
  (* src = "nngenmod.v:44676" *)
  input ram_w4_l8192_id6_7_0_wenable;
  (* src = "nngenmod.v:44677" *)
  input [9:0] ram_w4_l8192_id6_7_1_addr;
  (* src = "nngenmod.v:44678" *)
  output [3:0] ram_w4_l8192_id6_7_1_rdata;
  (* src = "nngenmod.v:44679" *)
  input [3:0] ram_w4_l8192_id6_7_1_wdata;
  (* src = "nngenmod.v:44680" *)
  input ram_w4_l8192_id6_7_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:44709" *)
module ram_w4_l8192_id7_0(CLK, ram_w4_l8192_id7_0_0_addr, ram_w4_l8192_id7_0_0_rdata, ram_w4_l8192_id7_0_0_wdata, ram_w4_l8192_id7_0_0_wenable, ram_w4_l8192_id7_0_1_addr, ram_w4_l8192_id7_0_1_rdata, ram_w4_l8192_id7_0_1_wdata, ram_w4_l8192_id7_0_1_wenable);
  (* src = "nngenmod.v:44711" *)
  input CLK;
  (* src = "nngenmod.v:44712" *)
  input [9:0] ram_w4_l8192_id7_0_0_addr;
  (* src = "nngenmod.v:44713" *)
  output [3:0] ram_w4_l8192_id7_0_0_rdata;
  (* src = "nngenmod.v:44714" *)
  input [3:0] ram_w4_l8192_id7_0_0_wdata;
  (* src = "nngenmod.v:44715" *)
  input ram_w4_l8192_id7_0_0_wenable;
  (* src = "nngenmod.v:44716" *)
  input [9:0] ram_w4_l8192_id7_0_1_addr;
  (* src = "nngenmod.v:44717" *)
  output [3:0] ram_w4_l8192_id7_0_1_rdata;
  (* src = "nngenmod.v:44718" *)
  input [3:0] ram_w4_l8192_id7_0_1_wdata;
  (* src = "nngenmod.v:44719" *)
  input ram_w4_l8192_id7_0_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:44748" *)
module ram_w4_l8192_id7_1(CLK, ram_w4_l8192_id7_1_0_addr, ram_w4_l8192_id7_1_0_rdata, ram_w4_l8192_id7_1_0_wdata, ram_w4_l8192_id7_1_0_wenable, ram_w4_l8192_id7_1_1_addr, ram_w4_l8192_id7_1_1_rdata, ram_w4_l8192_id7_1_1_wdata, ram_w4_l8192_id7_1_1_wenable);
  (* src = "nngenmod.v:44750" *)
  input CLK;
  (* src = "nngenmod.v:44751" *)
  input [9:0] ram_w4_l8192_id7_1_0_addr;
  (* src = "nngenmod.v:44752" *)
  output [3:0] ram_w4_l8192_id7_1_0_rdata;
  (* src = "nngenmod.v:44753" *)
  input [3:0] ram_w4_l8192_id7_1_0_wdata;
  (* src = "nngenmod.v:44754" *)
  input ram_w4_l8192_id7_1_0_wenable;
  (* src = "nngenmod.v:44755" *)
  input [9:0] ram_w4_l8192_id7_1_1_addr;
  (* src = "nngenmod.v:44756" *)
  output [3:0] ram_w4_l8192_id7_1_1_rdata;
  (* src = "nngenmod.v:44757" *)
  input [3:0] ram_w4_l8192_id7_1_1_wdata;
  (* src = "nngenmod.v:44758" *)
  input ram_w4_l8192_id7_1_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:44787" *)
module ram_w4_l8192_id7_2(CLK, ram_w4_l8192_id7_2_0_addr, ram_w4_l8192_id7_2_0_rdata, ram_w4_l8192_id7_2_0_wdata, ram_w4_l8192_id7_2_0_wenable, ram_w4_l8192_id7_2_1_addr, ram_w4_l8192_id7_2_1_rdata, ram_w4_l8192_id7_2_1_wdata, ram_w4_l8192_id7_2_1_wenable);
  (* src = "nngenmod.v:44789" *)
  input CLK;
  (* src = "nngenmod.v:44790" *)
  input [9:0] ram_w4_l8192_id7_2_0_addr;
  (* src = "nngenmod.v:44791" *)
  output [3:0] ram_w4_l8192_id7_2_0_rdata;
  (* src = "nngenmod.v:44792" *)
  input [3:0] ram_w4_l8192_id7_2_0_wdata;
  (* src = "nngenmod.v:44793" *)
  input ram_w4_l8192_id7_2_0_wenable;
  (* src = "nngenmod.v:44794" *)
  input [9:0] ram_w4_l8192_id7_2_1_addr;
  (* src = "nngenmod.v:44795" *)
  output [3:0] ram_w4_l8192_id7_2_1_rdata;
  (* src = "nngenmod.v:44796" *)
  input [3:0] ram_w4_l8192_id7_2_1_wdata;
  (* src = "nngenmod.v:44797" *)
  input ram_w4_l8192_id7_2_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:44826" *)
module ram_w4_l8192_id7_3(CLK, ram_w4_l8192_id7_3_0_addr, ram_w4_l8192_id7_3_0_rdata, ram_w4_l8192_id7_3_0_wdata, ram_w4_l8192_id7_3_0_wenable, ram_w4_l8192_id7_3_1_addr, ram_w4_l8192_id7_3_1_rdata, ram_w4_l8192_id7_3_1_wdata, ram_w4_l8192_id7_3_1_wenable);
  (* src = "nngenmod.v:44828" *)
  input CLK;
  (* src = "nngenmod.v:44829" *)
  input [9:0] ram_w4_l8192_id7_3_0_addr;
  (* src = "nngenmod.v:44830" *)
  output [3:0] ram_w4_l8192_id7_3_0_rdata;
  (* src = "nngenmod.v:44831" *)
  input [3:0] ram_w4_l8192_id7_3_0_wdata;
  (* src = "nngenmod.v:44832" *)
  input ram_w4_l8192_id7_3_0_wenable;
  (* src = "nngenmod.v:44833" *)
  input [9:0] ram_w4_l8192_id7_3_1_addr;
  (* src = "nngenmod.v:44834" *)
  output [3:0] ram_w4_l8192_id7_3_1_rdata;
  (* src = "nngenmod.v:44835" *)
  input [3:0] ram_w4_l8192_id7_3_1_wdata;
  (* src = "nngenmod.v:44836" *)
  input ram_w4_l8192_id7_3_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:44865" *)
module ram_w4_l8192_id7_4(CLK, ram_w4_l8192_id7_4_0_addr, ram_w4_l8192_id7_4_0_rdata, ram_w4_l8192_id7_4_0_wdata, ram_w4_l8192_id7_4_0_wenable, ram_w4_l8192_id7_4_1_addr, ram_w4_l8192_id7_4_1_rdata, ram_w4_l8192_id7_4_1_wdata, ram_w4_l8192_id7_4_1_wenable);
  (* src = "nngenmod.v:44867" *)
  input CLK;
  (* src = "nngenmod.v:44868" *)
  input [9:0] ram_w4_l8192_id7_4_0_addr;
  (* src = "nngenmod.v:44869" *)
  output [3:0] ram_w4_l8192_id7_4_0_rdata;
  (* src = "nngenmod.v:44870" *)
  input [3:0] ram_w4_l8192_id7_4_0_wdata;
  (* src = "nngenmod.v:44871" *)
  input ram_w4_l8192_id7_4_0_wenable;
  (* src = "nngenmod.v:44872" *)
  input [9:0] ram_w4_l8192_id7_4_1_addr;
  (* src = "nngenmod.v:44873" *)
  output [3:0] ram_w4_l8192_id7_4_1_rdata;
  (* src = "nngenmod.v:44874" *)
  input [3:0] ram_w4_l8192_id7_4_1_wdata;
  (* src = "nngenmod.v:44875" *)
  input ram_w4_l8192_id7_4_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:44904" *)
module ram_w4_l8192_id7_5(CLK, ram_w4_l8192_id7_5_0_addr, ram_w4_l8192_id7_5_0_rdata, ram_w4_l8192_id7_5_0_wdata, ram_w4_l8192_id7_5_0_wenable, ram_w4_l8192_id7_5_1_addr, ram_w4_l8192_id7_5_1_rdata, ram_w4_l8192_id7_5_1_wdata, ram_w4_l8192_id7_5_1_wenable);
  (* src = "nngenmod.v:44906" *)
  input CLK;
  (* src = "nngenmod.v:44907" *)
  input [9:0] ram_w4_l8192_id7_5_0_addr;
  (* src = "nngenmod.v:44908" *)
  output [3:0] ram_w4_l8192_id7_5_0_rdata;
  (* src = "nngenmod.v:44909" *)
  input [3:0] ram_w4_l8192_id7_5_0_wdata;
  (* src = "nngenmod.v:44910" *)
  input ram_w4_l8192_id7_5_0_wenable;
  (* src = "nngenmod.v:44911" *)
  input [9:0] ram_w4_l8192_id7_5_1_addr;
  (* src = "nngenmod.v:44912" *)
  output [3:0] ram_w4_l8192_id7_5_1_rdata;
  (* src = "nngenmod.v:44913" *)
  input [3:0] ram_w4_l8192_id7_5_1_wdata;
  (* src = "nngenmod.v:44914" *)
  input ram_w4_l8192_id7_5_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:44943" *)
module ram_w4_l8192_id7_6(CLK, ram_w4_l8192_id7_6_0_addr, ram_w4_l8192_id7_6_0_rdata, ram_w4_l8192_id7_6_0_wdata, ram_w4_l8192_id7_6_0_wenable, ram_w4_l8192_id7_6_1_addr, ram_w4_l8192_id7_6_1_rdata, ram_w4_l8192_id7_6_1_wdata, ram_w4_l8192_id7_6_1_wenable);
  (* src = "nngenmod.v:44945" *)
  input CLK;
  (* src = "nngenmod.v:44946" *)
  input [9:0] ram_w4_l8192_id7_6_0_addr;
  (* src = "nngenmod.v:44947" *)
  output [3:0] ram_w4_l8192_id7_6_0_rdata;
  (* src = "nngenmod.v:44948" *)
  input [3:0] ram_w4_l8192_id7_6_0_wdata;
  (* src = "nngenmod.v:44949" *)
  input ram_w4_l8192_id7_6_0_wenable;
  (* src = "nngenmod.v:44950" *)
  input [9:0] ram_w4_l8192_id7_6_1_addr;
  (* src = "nngenmod.v:44951" *)
  output [3:0] ram_w4_l8192_id7_6_1_rdata;
  (* src = "nngenmod.v:44952" *)
  input [3:0] ram_w4_l8192_id7_6_1_wdata;
  (* src = "nngenmod.v:44953" *)
  input ram_w4_l8192_id7_6_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:44982" *)
module ram_w4_l8192_id7_7(CLK, ram_w4_l8192_id7_7_0_addr, ram_w4_l8192_id7_7_0_rdata, ram_w4_l8192_id7_7_0_wdata, ram_w4_l8192_id7_7_0_wenable, ram_w4_l8192_id7_7_1_addr, ram_w4_l8192_id7_7_1_rdata, ram_w4_l8192_id7_7_1_wdata, ram_w4_l8192_id7_7_1_wenable);
  (* src = "nngenmod.v:44984" *)
  input CLK;
  (* src = "nngenmod.v:44985" *)
  input [9:0] ram_w4_l8192_id7_7_0_addr;
  (* src = "nngenmod.v:44986" *)
  output [3:0] ram_w4_l8192_id7_7_0_rdata;
  (* src = "nngenmod.v:44987" *)
  input [3:0] ram_w4_l8192_id7_7_0_wdata;
  (* src = "nngenmod.v:44988" *)
  input ram_w4_l8192_id7_7_0_wenable;
  (* src = "nngenmod.v:44989" *)
  input [9:0] ram_w4_l8192_id7_7_1_addr;
  (* src = "nngenmod.v:44990" *)
  output [3:0] ram_w4_l8192_id7_7_1_rdata;
  (* src = "nngenmod.v:44991" *)
  input [3:0] ram_w4_l8192_id7_7_1_wdata;
  (* src = "nngenmod.v:44992" *)
  input ram_w4_l8192_id7_7_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:45021" *)
module ram_w4_l8192_id8_0(CLK, ram_w4_l8192_id8_0_0_addr, ram_w4_l8192_id8_0_0_rdata, ram_w4_l8192_id8_0_0_wdata, ram_w4_l8192_id8_0_0_wenable, ram_w4_l8192_id8_0_1_addr, ram_w4_l8192_id8_0_1_rdata, ram_w4_l8192_id8_0_1_wdata, ram_w4_l8192_id8_0_1_wenable);
  (* src = "nngenmod.v:45023" *)
  input CLK;
  (* src = "nngenmod.v:45024" *)
  input [9:0] ram_w4_l8192_id8_0_0_addr;
  (* src = "nngenmod.v:45025" *)
  output [3:0] ram_w4_l8192_id8_0_0_rdata;
  (* src = "nngenmod.v:45026" *)
  input [3:0] ram_w4_l8192_id8_0_0_wdata;
  (* src = "nngenmod.v:45027" *)
  input ram_w4_l8192_id8_0_0_wenable;
  (* src = "nngenmod.v:45028" *)
  input [9:0] ram_w4_l8192_id8_0_1_addr;
  (* src = "nngenmod.v:45029" *)
  output [3:0] ram_w4_l8192_id8_0_1_rdata;
  (* src = "nngenmod.v:45030" *)
  input [3:0] ram_w4_l8192_id8_0_1_wdata;
  (* src = "nngenmod.v:45031" *)
  input ram_w4_l8192_id8_0_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:45060" *)
module ram_w4_l8192_id8_1(CLK, ram_w4_l8192_id8_1_0_addr, ram_w4_l8192_id8_1_0_rdata, ram_w4_l8192_id8_1_0_wdata, ram_w4_l8192_id8_1_0_wenable, ram_w4_l8192_id8_1_1_addr, ram_w4_l8192_id8_1_1_rdata, ram_w4_l8192_id8_1_1_wdata, ram_w4_l8192_id8_1_1_wenable);
  (* src = "nngenmod.v:45062" *)
  input CLK;
  (* src = "nngenmod.v:45063" *)
  input [9:0] ram_w4_l8192_id8_1_0_addr;
  (* src = "nngenmod.v:45064" *)
  output [3:0] ram_w4_l8192_id8_1_0_rdata;
  (* src = "nngenmod.v:45065" *)
  input [3:0] ram_w4_l8192_id8_1_0_wdata;
  (* src = "nngenmod.v:45066" *)
  input ram_w4_l8192_id8_1_0_wenable;
  (* src = "nngenmod.v:45067" *)
  input [9:0] ram_w4_l8192_id8_1_1_addr;
  (* src = "nngenmod.v:45068" *)
  output [3:0] ram_w4_l8192_id8_1_1_rdata;
  (* src = "nngenmod.v:45069" *)
  input [3:0] ram_w4_l8192_id8_1_1_wdata;
  (* src = "nngenmod.v:45070" *)
  input ram_w4_l8192_id8_1_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:45099" *)
module ram_w4_l8192_id8_2(CLK, ram_w4_l8192_id8_2_0_addr, ram_w4_l8192_id8_2_0_rdata, ram_w4_l8192_id8_2_0_wdata, ram_w4_l8192_id8_2_0_wenable, ram_w4_l8192_id8_2_1_addr, ram_w4_l8192_id8_2_1_rdata, ram_w4_l8192_id8_2_1_wdata, ram_w4_l8192_id8_2_1_wenable);
  (* src = "nngenmod.v:45101" *)
  input CLK;
  (* src = "nngenmod.v:45102" *)
  input [9:0] ram_w4_l8192_id8_2_0_addr;
  (* src = "nngenmod.v:45103" *)
  output [3:0] ram_w4_l8192_id8_2_0_rdata;
  (* src = "nngenmod.v:45104" *)
  input [3:0] ram_w4_l8192_id8_2_0_wdata;
  (* src = "nngenmod.v:45105" *)
  input ram_w4_l8192_id8_2_0_wenable;
  (* src = "nngenmod.v:45106" *)
  input [9:0] ram_w4_l8192_id8_2_1_addr;
  (* src = "nngenmod.v:45107" *)
  output [3:0] ram_w4_l8192_id8_2_1_rdata;
  (* src = "nngenmod.v:45108" *)
  input [3:0] ram_w4_l8192_id8_2_1_wdata;
  (* src = "nngenmod.v:45109" *)
  input ram_w4_l8192_id8_2_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:45138" *)
module ram_w4_l8192_id8_3(CLK, ram_w4_l8192_id8_3_0_addr, ram_w4_l8192_id8_3_0_rdata, ram_w4_l8192_id8_3_0_wdata, ram_w4_l8192_id8_3_0_wenable, ram_w4_l8192_id8_3_1_addr, ram_w4_l8192_id8_3_1_rdata, ram_w4_l8192_id8_3_1_wdata, ram_w4_l8192_id8_3_1_wenable);
  (* src = "nngenmod.v:45140" *)
  input CLK;
  (* src = "nngenmod.v:45141" *)
  input [9:0] ram_w4_l8192_id8_3_0_addr;
  (* src = "nngenmod.v:45142" *)
  output [3:0] ram_w4_l8192_id8_3_0_rdata;
  (* src = "nngenmod.v:45143" *)
  input [3:0] ram_w4_l8192_id8_3_0_wdata;
  (* src = "nngenmod.v:45144" *)
  input ram_w4_l8192_id8_3_0_wenable;
  (* src = "nngenmod.v:45145" *)
  input [9:0] ram_w4_l8192_id8_3_1_addr;
  (* src = "nngenmod.v:45146" *)
  output [3:0] ram_w4_l8192_id8_3_1_rdata;
  (* src = "nngenmod.v:45147" *)
  input [3:0] ram_w4_l8192_id8_3_1_wdata;
  (* src = "nngenmod.v:45148" *)
  input ram_w4_l8192_id8_3_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:45177" *)
module ram_w4_l8192_id8_4(CLK, ram_w4_l8192_id8_4_0_addr, ram_w4_l8192_id8_4_0_rdata, ram_w4_l8192_id8_4_0_wdata, ram_w4_l8192_id8_4_0_wenable, ram_w4_l8192_id8_4_1_addr, ram_w4_l8192_id8_4_1_rdata, ram_w4_l8192_id8_4_1_wdata, ram_w4_l8192_id8_4_1_wenable);
  (* src = "nngenmod.v:45179" *)
  input CLK;
  (* src = "nngenmod.v:45180" *)
  input [9:0] ram_w4_l8192_id8_4_0_addr;
  (* src = "nngenmod.v:45181" *)
  output [3:0] ram_w4_l8192_id8_4_0_rdata;
  (* src = "nngenmod.v:45182" *)
  input [3:0] ram_w4_l8192_id8_4_0_wdata;
  (* src = "nngenmod.v:45183" *)
  input ram_w4_l8192_id8_4_0_wenable;
  (* src = "nngenmod.v:45184" *)
  input [9:0] ram_w4_l8192_id8_4_1_addr;
  (* src = "nngenmod.v:45185" *)
  output [3:0] ram_w4_l8192_id8_4_1_rdata;
  (* src = "nngenmod.v:45186" *)
  input [3:0] ram_w4_l8192_id8_4_1_wdata;
  (* src = "nngenmod.v:45187" *)
  input ram_w4_l8192_id8_4_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:45216" *)
module ram_w4_l8192_id8_5(CLK, ram_w4_l8192_id8_5_0_addr, ram_w4_l8192_id8_5_0_rdata, ram_w4_l8192_id8_5_0_wdata, ram_w4_l8192_id8_5_0_wenable, ram_w4_l8192_id8_5_1_addr, ram_w4_l8192_id8_5_1_rdata, ram_w4_l8192_id8_5_1_wdata, ram_w4_l8192_id8_5_1_wenable);
  (* src = "nngenmod.v:45218" *)
  input CLK;
  (* src = "nngenmod.v:45219" *)
  input [9:0] ram_w4_l8192_id8_5_0_addr;
  (* src = "nngenmod.v:45220" *)
  output [3:0] ram_w4_l8192_id8_5_0_rdata;
  (* src = "nngenmod.v:45221" *)
  input [3:0] ram_w4_l8192_id8_5_0_wdata;
  (* src = "nngenmod.v:45222" *)
  input ram_w4_l8192_id8_5_0_wenable;
  (* src = "nngenmod.v:45223" *)
  input [9:0] ram_w4_l8192_id8_5_1_addr;
  (* src = "nngenmod.v:45224" *)
  output [3:0] ram_w4_l8192_id8_5_1_rdata;
  (* src = "nngenmod.v:45225" *)
  input [3:0] ram_w4_l8192_id8_5_1_wdata;
  (* src = "nngenmod.v:45226" *)
  input ram_w4_l8192_id8_5_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:45255" *)
module ram_w4_l8192_id8_6(CLK, ram_w4_l8192_id8_6_0_addr, ram_w4_l8192_id8_6_0_rdata, ram_w4_l8192_id8_6_0_wdata, ram_w4_l8192_id8_6_0_wenable, ram_w4_l8192_id8_6_1_addr, ram_w4_l8192_id8_6_1_rdata, ram_w4_l8192_id8_6_1_wdata, ram_w4_l8192_id8_6_1_wenable);
  (* src = "nngenmod.v:45257" *)
  input CLK;
  (* src = "nngenmod.v:45258" *)
  input [9:0] ram_w4_l8192_id8_6_0_addr;
  (* src = "nngenmod.v:45259" *)
  output [3:0] ram_w4_l8192_id8_6_0_rdata;
  (* src = "nngenmod.v:45260" *)
  input [3:0] ram_w4_l8192_id8_6_0_wdata;
  (* src = "nngenmod.v:45261" *)
  input ram_w4_l8192_id8_6_0_wenable;
  (* src = "nngenmod.v:45262" *)
  input [9:0] ram_w4_l8192_id8_6_1_addr;
  (* src = "nngenmod.v:45263" *)
  output [3:0] ram_w4_l8192_id8_6_1_rdata;
  (* src = "nngenmod.v:45264" *)
  input [3:0] ram_w4_l8192_id8_6_1_wdata;
  (* src = "nngenmod.v:45265" *)
  input ram_w4_l8192_id8_6_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:45294" *)
module ram_w4_l8192_id8_7(CLK, ram_w4_l8192_id8_7_0_addr, ram_w4_l8192_id8_7_0_rdata, ram_w4_l8192_id8_7_0_wdata, ram_w4_l8192_id8_7_0_wenable, ram_w4_l8192_id8_7_1_addr, ram_w4_l8192_id8_7_1_rdata, ram_w4_l8192_id8_7_1_wdata, ram_w4_l8192_id8_7_1_wenable);
  (* src = "nngenmod.v:45296" *)
  input CLK;
  (* src = "nngenmod.v:45297" *)
  input [9:0] ram_w4_l8192_id8_7_0_addr;
  (* src = "nngenmod.v:45298" *)
  output [3:0] ram_w4_l8192_id8_7_0_rdata;
  (* src = "nngenmod.v:45299" *)
  input [3:0] ram_w4_l8192_id8_7_0_wdata;
  (* src = "nngenmod.v:45300" *)
  input ram_w4_l8192_id8_7_0_wenable;
  (* src = "nngenmod.v:45301" *)
  input [9:0] ram_w4_l8192_id8_7_1_addr;
  (* src = "nngenmod.v:45302" *)
  output [3:0] ram_w4_l8192_id8_7_1_rdata;
  (* src = "nngenmod.v:45303" *)
  input [3:0] ram_w4_l8192_id8_7_1_wdata;
  (* src = "nngenmod.v:45304" *)
  input ram_w4_l8192_id8_7_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:45333" *)
module ram_w8_l2048_id0_0(CLK, ram_w8_l2048_id0_0_0_addr, ram_w8_l2048_id0_0_0_rdata, ram_w8_l2048_id0_0_0_wdata, ram_w8_l2048_id0_0_0_wenable, ram_w8_l2048_id0_0_1_addr, ram_w8_l2048_id0_0_1_rdata, ram_w8_l2048_id0_0_1_wdata, ram_w8_l2048_id0_0_1_wenable);
  (* src = "nngenmod.v:45335" *)
  input CLK;
  (* src = "nngenmod.v:45336" *)
  input [8:0] ram_w8_l2048_id0_0_0_addr;
  (* src = "nngenmod.v:45337" *)
  output [7:0] ram_w8_l2048_id0_0_0_rdata;
  (* src = "nngenmod.v:45338" *)
  input [7:0] ram_w8_l2048_id0_0_0_wdata;
  (* src = "nngenmod.v:45339" *)
  input ram_w8_l2048_id0_0_0_wenable;
  (* src = "nngenmod.v:45340" *)
  input [8:0] ram_w8_l2048_id0_0_1_addr;
  (* src = "nngenmod.v:45341" *)
  output [7:0] ram_w8_l2048_id0_0_1_rdata;
  (* src = "nngenmod.v:45342" *)
  input [7:0] ram_w8_l2048_id0_0_1_wdata;
  (* src = "nngenmod.v:45343" *)
  input ram_w8_l2048_id0_0_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:45372" *)
module ram_w8_l2048_id0_1(CLK, ram_w8_l2048_id0_1_0_addr, ram_w8_l2048_id0_1_0_rdata, ram_w8_l2048_id0_1_0_wdata, ram_w8_l2048_id0_1_0_wenable, ram_w8_l2048_id0_1_1_addr, ram_w8_l2048_id0_1_1_rdata, ram_w8_l2048_id0_1_1_wdata, ram_w8_l2048_id0_1_1_wenable);
  (* src = "nngenmod.v:45374" *)
  input CLK;
  (* src = "nngenmod.v:45375" *)
  input [8:0] ram_w8_l2048_id0_1_0_addr;
  (* src = "nngenmod.v:45376" *)
  output [7:0] ram_w8_l2048_id0_1_0_rdata;
  (* src = "nngenmod.v:45377" *)
  input [7:0] ram_w8_l2048_id0_1_0_wdata;
  (* src = "nngenmod.v:45378" *)
  input ram_w8_l2048_id0_1_0_wenable;
  (* src = "nngenmod.v:45379" *)
  input [8:0] ram_w8_l2048_id0_1_1_addr;
  (* src = "nngenmod.v:45380" *)
  output [7:0] ram_w8_l2048_id0_1_1_rdata;
  (* src = "nngenmod.v:45381" *)
  input [7:0] ram_w8_l2048_id0_1_1_wdata;
  (* src = "nngenmod.v:45382" *)
  input ram_w8_l2048_id0_1_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:45411" *)
module ram_w8_l2048_id0_2(CLK, ram_w8_l2048_id0_2_0_addr, ram_w8_l2048_id0_2_0_rdata, ram_w8_l2048_id0_2_0_wdata, ram_w8_l2048_id0_2_0_wenable, ram_w8_l2048_id0_2_1_addr, ram_w8_l2048_id0_2_1_rdata, ram_w8_l2048_id0_2_1_wdata, ram_w8_l2048_id0_2_1_wenable);
  (* src = "nngenmod.v:45413" *)
  input CLK;
  (* src = "nngenmod.v:45414" *)
  input [8:0] ram_w8_l2048_id0_2_0_addr;
  (* src = "nngenmod.v:45415" *)
  output [7:0] ram_w8_l2048_id0_2_0_rdata;
  (* src = "nngenmod.v:45416" *)
  input [7:0] ram_w8_l2048_id0_2_0_wdata;
  (* src = "nngenmod.v:45417" *)
  input ram_w8_l2048_id0_2_0_wenable;
  (* src = "nngenmod.v:45418" *)
  input [8:0] ram_w8_l2048_id0_2_1_addr;
  (* src = "nngenmod.v:45419" *)
  output [7:0] ram_w8_l2048_id0_2_1_rdata;
  (* src = "nngenmod.v:45420" *)
  input [7:0] ram_w8_l2048_id0_2_1_wdata;
  (* src = "nngenmod.v:45421" *)
  input ram_w8_l2048_id0_2_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:45450" *)
module ram_w8_l2048_id0_3(CLK, ram_w8_l2048_id0_3_0_addr, ram_w8_l2048_id0_3_0_rdata, ram_w8_l2048_id0_3_0_wdata, ram_w8_l2048_id0_3_0_wenable, ram_w8_l2048_id0_3_1_addr, ram_w8_l2048_id0_3_1_rdata, ram_w8_l2048_id0_3_1_wdata, ram_w8_l2048_id0_3_1_wenable);
  (* src = "nngenmod.v:45452" *)
  input CLK;
  (* src = "nngenmod.v:45453" *)
  input [8:0] ram_w8_l2048_id0_3_0_addr;
  (* src = "nngenmod.v:45454" *)
  output [7:0] ram_w8_l2048_id0_3_0_rdata;
  (* src = "nngenmod.v:45455" *)
  input [7:0] ram_w8_l2048_id0_3_0_wdata;
  (* src = "nngenmod.v:45456" *)
  input ram_w8_l2048_id0_3_0_wenable;
  (* src = "nngenmod.v:45457" *)
  input [8:0] ram_w8_l2048_id0_3_1_addr;
  (* src = "nngenmod.v:45458" *)
  output [7:0] ram_w8_l2048_id0_3_1_rdata;
  (* src = "nngenmod.v:45459" *)
  input [7:0] ram_w8_l2048_id0_3_1_wdata;
  (* src = "nngenmod.v:45460" *)
  input ram_w8_l2048_id0_3_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:46893" *)
module ram_w8_l2048_id10_0(CLK, ram_w8_l2048_id10_0_0_addr, ram_w8_l2048_id10_0_0_rdata, ram_w8_l2048_id10_0_0_wdata, ram_w8_l2048_id10_0_0_wenable, ram_w8_l2048_id10_0_1_addr, ram_w8_l2048_id10_0_1_rdata, ram_w8_l2048_id10_0_1_wdata, ram_w8_l2048_id10_0_1_wenable);
  (* src = "nngenmod.v:46895" *)
  input CLK;
  (* src = "nngenmod.v:46896" *)
  input [8:0] ram_w8_l2048_id10_0_0_addr;
  (* src = "nngenmod.v:46897" *)
  output [7:0] ram_w8_l2048_id10_0_0_rdata;
  (* src = "nngenmod.v:46898" *)
  input [7:0] ram_w8_l2048_id10_0_0_wdata;
  (* src = "nngenmod.v:46899" *)
  input ram_w8_l2048_id10_0_0_wenable;
  (* src = "nngenmod.v:46900" *)
  input [8:0] ram_w8_l2048_id10_0_1_addr;
  (* src = "nngenmod.v:46901" *)
  output [7:0] ram_w8_l2048_id10_0_1_rdata;
  (* src = "nngenmod.v:46902" *)
  input [7:0] ram_w8_l2048_id10_0_1_wdata;
  (* src = "nngenmod.v:46903" *)
  input ram_w8_l2048_id10_0_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:46932" *)
module ram_w8_l2048_id10_1(CLK, ram_w8_l2048_id10_1_0_addr, ram_w8_l2048_id10_1_0_rdata, ram_w8_l2048_id10_1_0_wdata, ram_w8_l2048_id10_1_0_wenable, ram_w8_l2048_id10_1_1_addr, ram_w8_l2048_id10_1_1_rdata, ram_w8_l2048_id10_1_1_wdata, ram_w8_l2048_id10_1_1_wenable);
  (* src = "nngenmod.v:46934" *)
  input CLK;
  (* src = "nngenmod.v:46935" *)
  input [8:0] ram_w8_l2048_id10_1_0_addr;
  (* src = "nngenmod.v:46936" *)
  output [7:0] ram_w8_l2048_id10_1_0_rdata;
  (* src = "nngenmod.v:46937" *)
  input [7:0] ram_w8_l2048_id10_1_0_wdata;
  (* src = "nngenmod.v:46938" *)
  input ram_w8_l2048_id10_1_0_wenable;
  (* src = "nngenmod.v:46939" *)
  input [8:0] ram_w8_l2048_id10_1_1_addr;
  (* src = "nngenmod.v:46940" *)
  output [7:0] ram_w8_l2048_id10_1_1_rdata;
  (* src = "nngenmod.v:46941" *)
  input [7:0] ram_w8_l2048_id10_1_1_wdata;
  (* src = "nngenmod.v:46942" *)
  input ram_w8_l2048_id10_1_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:46971" *)
module ram_w8_l2048_id10_2(CLK, ram_w8_l2048_id10_2_0_addr, ram_w8_l2048_id10_2_0_rdata, ram_w8_l2048_id10_2_0_wdata, ram_w8_l2048_id10_2_0_wenable, ram_w8_l2048_id10_2_1_addr, ram_w8_l2048_id10_2_1_rdata, ram_w8_l2048_id10_2_1_wdata, ram_w8_l2048_id10_2_1_wenable);
  (* src = "nngenmod.v:46973" *)
  input CLK;
  (* src = "nngenmod.v:46974" *)
  input [8:0] ram_w8_l2048_id10_2_0_addr;
  (* src = "nngenmod.v:46975" *)
  output [7:0] ram_w8_l2048_id10_2_0_rdata;
  (* src = "nngenmod.v:46976" *)
  input [7:0] ram_w8_l2048_id10_2_0_wdata;
  (* src = "nngenmod.v:46977" *)
  input ram_w8_l2048_id10_2_0_wenable;
  (* src = "nngenmod.v:46978" *)
  input [8:0] ram_w8_l2048_id10_2_1_addr;
  (* src = "nngenmod.v:46979" *)
  output [7:0] ram_w8_l2048_id10_2_1_rdata;
  (* src = "nngenmod.v:46980" *)
  input [7:0] ram_w8_l2048_id10_2_1_wdata;
  (* src = "nngenmod.v:46981" *)
  input ram_w8_l2048_id10_2_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:47010" *)
module ram_w8_l2048_id10_3(CLK, ram_w8_l2048_id10_3_0_addr, ram_w8_l2048_id10_3_0_rdata, ram_w8_l2048_id10_3_0_wdata, ram_w8_l2048_id10_3_0_wenable, ram_w8_l2048_id10_3_1_addr, ram_w8_l2048_id10_3_1_rdata, ram_w8_l2048_id10_3_1_wdata, ram_w8_l2048_id10_3_1_wenable);
  (* src = "nngenmod.v:47012" *)
  input CLK;
  (* src = "nngenmod.v:47013" *)
  input [8:0] ram_w8_l2048_id10_3_0_addr;
  (* src = "nngenmod.v:47014" *)
  output [7:0] ram_w8_l2048_id10_3_0_rdata;
  (* src = "nngenmod.v:47015" *)
  input [7:0] ram_w8_l2048_id10_3_0_wdata;
  (* src = "nngenmod.v:47016" *)
  input ram_w8_l2048_id10_3_0_wenable;
  (* src = "nngenmod.v:47017" *)
  input [8:0] ram_w8_l2048_id10_3_1_addr;
  (* src = "nngenmod.v:47018" *)
  output [7:0] ram_w8_l2048_id10_3_1_rdata;
  (* src = "nngenmod.v:47019" *)
  input [7:0] ram_w8_l2048_id10_3_1_wdata;
  (* src = "nngenmod.v:47020" *)
  input ram_w8_l2048_id10_3_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:47049" *)
module ram_w8_l2048_id11_0(CLK, ram_w8_l2048_id11_0_0_addr, ram_w8_l2048_id11_0_0_rdata, ram_w8_l2048_id11_0_0_wdata, ram_w8_l2048_id11_0_0_wenable, ram_w8_l2048_id11_0_1_addr, ram_w8_l2048_id11_0_1_rdata, ram_w8_l2048_id11_0_1_wdata, ram_w8_l2048_id11_0_1_wenable);
  (* src = "nngenmod.v:47051" *)
  input CLK;
  (* src = "nngenmod.v:47052" *)
  input [8:0] ram_w8_l2048_id11_0_0_addr;
  (* src = "nngenmod.v:47053" *)
  output [7:0] ram_w8_l2048_id11_0_0_rdata;
  (* src = "nngenmod.v:47054" *)
  input [7:0] ram_w8_l2048_id11_0_0_wdata;
  (* src = "nngenmod.v:47055" *)
  input ram_w8_l2048_id11_0_0_wenable;
  (* src = "nngenmod.v:47056" *)
  input [8:0] ram_w8_l2048_id11_0_1_addr;
  (* src = "nngenmod.v:47057" *)
  output [7:0] ram_w8_l2048_id11_0_1_rdata;
  (* src = "nngenmod.v:47058" *)
  input [7:0] ram_w8_l2048_id11_0_1_wdata;
  (* src = "nngenmod.v:47059" *)
  input ram_w8_l2048_id11_0_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:47088" *)
module ram_w8_l2048_id11_1(CLK, ram_w8_l2048_id11_1_0_addr, ram_w8_l2048_id11_1_0_rdata, ram_w8_l2048_id11_1_0_wdata, ram_w8_l2048_id11_1_0_wenable, ram_w8_l2048_id11_1_1_addr, ram_w8_l2048_id11_1_1_rdata, ram_w8_l2048_id11_1_1_wdata, ram_w8_l2048_id11_1_1_wenable);
  (* src = "nngenmod.v:47090" *)
  input CLK;
  (* src = "nngenmod.v:47091" *)
  input [8:0] ram_w8_l2048_id11_1_0_addr;
  (* src = "nngenmod.v:47092" *)
  output [7:0] ram_w8_l2048_id11_1_0_rdata;
  (* src = "nngenmod.v:47093" *)
  input [7:0] ram_w8_l2048_id11_1_0_wdata;
  (* src = "nngenmod.v:47094" *)
  input ram_w8_l2048_id11_1_0_wenable;
  (* src = "nngenmod.v:47095" *)
  input [8:0] ram_w8_l2048_id11_1_1_addr;
  (* src = "nngenmod.v:47096" *)
  output [7:0] ram_w8_l2048_id11_1_1_rdata;
  (* src = "nngenmod.v:47097" *)
  input [7:0] ram_w8_l2048_id11_1_1_wdata;
  (* src = "nngenmod.v:47098" *)
  input ram_w8_l2048_id11_1_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:47127" *)
module ram_w8_l2048_id11_2(CLK, ram_w8_l2048_id11_2_0_addr, ram_w8_l2048_id11_2_0_rdata, ram_w8_l2048_id11_2_0_wdata, ram_w8_l2048_id11_2_0_wenable, ram_w8_l2048_id11_2_1_addr, ram_w8_l2048_id11_2_1_rdata, ram_w8_l2048_id11_2_1_wdata, ram_w8_l2048_id11_2_1_wenable);
  (* src = "nngenmod.v:47129" *)
  input CLK;
  (* src = "nngenmod.v:47130" *)
  input [8:0] ram_w8_l2048_id11_2_0_addr;
  (* src = "nngenmod.v:47131" *)
  output [7:0] ram_w8_l2048_id11_2_0_rdata;
  (* src = "nngenmod.v:47132" *)
  input [7:0] ram_w8_l2048_id11_2_0_wdata;
  (* src = "nngenmod.v:47133" *)
  input ram_w8_l2048_id11_2_0_wenable;
  (* src = "nngenmod.v:47134" *)
  input [8:0] ram_w8_l2048_id11_2_1_addr;
  (* src = "nngenmod.v:47135" *)
  output [7:0] ram_w8_l2048_id11_2_1_rdata;
  (* src = "nngenmod.v:47136" *)
  input [7:0] ram_w8_l2048_id11_2_1_wdata;
  (* src = "nngenmod.v:47137" *)
  input ram_w8_l2048_id11_2_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:47166" *)
module ram_w8_l2048_id11_3(CLK, ram_w8_l2048_id11_3_0_addr, ram_w8_l2048_id11_3_0_rdata, ram_w8_l2048_id11_3_0_wdata, ram_w8_l2048_id11_3_0_wenable, ram_w8_l2048_id11_3_1_addr, ram_w8_l2048_id11_3_1_rdata, ram_w8_l2048_id11_3_1_wdata, ram_w8_l2048_id11_3_1_wenable);
  (* src = "nngenmod.v:47168" *)
  input CLK;
  (* src = "nngenmod.v:47169" *)
  input [8:0] ram_w8_l2048_id11_3_0_addr;
  (* src = "nngenmod.v:47170" *)
  output [7:0] ram_w8_l2048_id11_3_0_rdata;
  (* src = "nngenmod.v:47171" *)
  input [7:0] ram_w8_l2048_id11_3_0_wdata;
  (* src = "nngenmod.v:47172" *)
  input ram_w8_l2048_id11_3_0_wenable;
  (* src = "nngenmod.v:47173" *)
  input [8:0] ram_w8_l2048_id11_3_1_addr;
  (* src = "nngenmod.v:47174" *)
  output [7:0] ram_w8_l2048_id11_3_1_rdata;
  (* src = "nngenmod.v:47175" *)
  input [7:0] ram_w8_l2048_id11_3_1_wdata;
  (* src = "nngenmod.v:47176" *)
  input ram_w8_l2048_id11_3_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:45489" *)
module ram_w8_l2048_id1_0(CLK, ram_w8_l2048_id1_0_0_addr, ram_w8_l2048_id1_0_0_rdata, ram_w8_l2048_id1_0_0_wdata, ram_w8_l2048_id1_0_0_wenable, ram_w8_l2048_id1_0_1_addr, ram_w8_l2048_id1_0_1_rdata, ram_w8_l2048_id1_0_1_wdata, ram_w8_l2048_id1_0_1_wenable);
  (* src = "nngenmod.v:45491" *)
  input CLK;
  (* src = "nngenmod.v:45492" *)
  input [8:0] ram_w8_l2048_id1_0_0_addr;
  (* src = "nngenmod.v:45493" *)
  output [7:0] ram_w8_l2048_id1_0_0_rdata;
  (* src = "nngenmod.v:45494" *)
  input [7:0] ram_w8_l2048_id1_0_0_wdata;
  (* src = "nngenmod.v:45495" *)
  input ram_w8_l2048_id1_0_0_wenable;
  (* src = "nngenmod.v:45496" *)
  input [8:0] ram_w8_l2048_id1_0_1_addr;
  (* src = "nngenmod.v:45497" *)
  output [7:0] ram_w8_l2048_id1_0_1_rdata;
  (* src = "nngenmod.v:45498" *)
  input [7:0] ram_w8_l2048_id1_0_1_wdata;
  (* src = "nngenmod.v:45499" *)
  input ram_w8_l2048_id1_0_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:45528" *)
module ram_w8_l2048_id1_1(CLK, ram_w8_l2048_id1_1_0_addr, ram_w8_l2048_id1_1_0_rdata, ram_w8_l2048_id1_1_0_wdata, ram_w8_l2048_id1_1_0_wenable, ram_w8_l2048_id1_1_1_addr, ram_w8_l2048_id1_1_1_rdata, ram_w8_l2048_id1_1_1_wdata, ram_w8_l2048_id1_1_1_wenable);
  (* src = "nngenmod.v:45530" *)
  input CLK;
  (* src = "nngenmod.v:45531" *)
  input [8:0] ram_w8_l2048_id1_1_0_addr;
  (* src = "nngenmod.v:45532" *)
  output [7:0] ram_w8_l2048_id1_1_0_rdata;
  (* src = "nngenmod.v:45533" *)
  input [7:0] ram_w8_l2048_id1_1_0_wdata;
  (* src = "nngenmod.v:45534" *)
  input ram_w8_l2048_id1_1_0_wenable;
  (* src = "nngenmod.v:45535" *)
  input [8:0] ram_w8_l2048_id1_1_1_addr;
  (* src = "nngenmod.v:45536" *)
  output [7:0] ram_w8_l2048_id1_1_1_rdata;
  (* src = "nngenmod.v:45537" *)
  input [7:0] ram_w8_l2048_id1_1_1_wdata;
  (* src = "nngenmod.v:45538" *)
  input ram_w8_l2048_id1_1_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:45567" *)
module ram_w8_l2048_id1_2(CLK, ram_w8_l2048_id1_2_0_addr, ram_w8_l2048_id1_2_0_rdata, ram_w8_l2048_id1_2_0_wdata, ram_w8_l2048_id1_2_0_wenable, ram_w8_l2048_id1_2_1_addr, ram_w8_l2048_id1_2_1_rdata, ram_w8_l2048_id1_2_1_wdata, ram_w8_l2048_id1_2_1_wenable);
  (* src = "nngenmod.v:45569" *)
  input CLK;
  (* src = "nngenmod.v:45570" *)
  input [8:0] ram_w8_l2048_id1_2_0_addr;
  (* src = "nngenmod.v:45571" *)
  output [7:0] ram_w8_l2048_id1_2_0_rdata;
  (* src = "nngenmod.v:45572" *)
  input [7:0] ram_w8_l2048_id1_2_0_wdata;
  (* src = "nngenmod.v:45573" *)
  input ram_w8_l2048_id1_2_0_wenable;
  (* src = "nngenmod.v:45574" *)
  input [8:0] ram_w8_l2048_id1_2_1_addr;
  (* src = "nngenmod.v:45575" *)
  output [7:0] ram_w8_l2048_id1_2_1_rdata;
  (* src = "nngenmod.v:45576" *)
  input [7:0] ram_w8_l2048_id1_2_1_wdata;
  (* src = "nngenmod.v:45577" *)
  input ram_w8_l2048_id1_2_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:45606" *)
module ram_w8_l2048_id1_3(CLK, ram_w8_l2048_id1_3_0_addr, ram_w8_l2048_id1_3_0_rdata, ram_w8_l2048_id1_3_0_wdata, ram_w8_l2048_id1_3_0_wenable, ram_w8_l2048_id1_3_1_addr, ram_w8_l2048_id1_3_1_rdata, ram_w8_l2048_id1_3_1_wdata, ram_w8_l2048_id1_3_1_wenable);
  (* src = "nngenmod.v:45608" *)
  input CLK;
  (* src = "nngenmod.v:45609" *)
  input [8:0] ram_w8_l2048_id1_3_0_addr;
  (* src = "nngenmod.v:45610" *)
  output [7:0] ram_w8_l2048_id1_3_0_rdata;
  (* src = "nngenmod.v:45611" *)
  input [7:0] ram_w8_l2048_id1_3_0_wdata;
  (* src = "nngenmod.v:45612" *)
  input ram_w8_l2048_id1_3_0_wenable;
  (* src = "nngenmod.v:45613" *)
  input [8:0] ram_w8_l2048_id1_3_1_addr;
  (* src = "nngenmod.v:45614" *)
  output [7:0] ram_w8_l2048_id1_3_1_rdata;
  (* src = "nngenmod.v:45615" *)
  input [7:0] ram_w8_l2048_id1_3_1_wdata;
  (* src = "nngenmod.v:45616" *)
  input ram_w8_l2048_id1_3_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:45645" *)
module ram_w8_l2048_id2_0(CLK, ram_w8_l2048_id2_0_0_addr, ram_w8_l2048_id2_0_0_rdata, ram_w8_l2048_id2_0_0_wdata, ram_w8_l2048_id2_0_0_wenable, ram_w8_l2048_id2_0_1_addr, ram_w8_l2048_id2_0_1_rdata, ram_w8_l2048_id2_0_1_wdata, ram_w8_l2048_id2_0_1_wenable);
  (* src = "nngenmod.v:45647" *)
  input CLK;
  (* src = "nngenmod.v:45648" *)
  input [8:0] ram_w8_l2048_id2_0_0_addr;
  (* src = "nngenmod.v:45649" *)
  output [7:0] ram_w8_l2048_id2_0_0_rdata;
  (* src = "nngenmod.v:45650" *)
  input [7:0] ram_w8_l2048_id2_0_0_wdata;
  (* src = "nngenmod.v:45651" *)
  input ram_w8_l2048_id2_0_0_wenable;
  (* src = "nngenmod.v:45652" *)
  input [8:0] ram_w8_l2048_id2_0_1_addr;
  (* src = "nngenmod.v:45653" *)
  output [7:0] ram_w8_l2048_id2_0_1_rdata;
  (* src = "nngenmod.v:45654" *)
  input [7:0] ram_w8_l2048_id2_0_1_wdata;
  (* src = "nngenmod.v:45655" *)
  input ram_w8_l2048_id2_0_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:45684" *)
module ram_w8_l2048_id2_1(CLK, ram_w8_l2048_id2_1_0_addr, ram_w8_l2048_id2_1_0_rdata, ram_w8_l2048_id2_1_0_wdata, ram_w8_l2048_id2_1_0_wenable, ram_w8_l2048_id2_1_1_addr, ram_w8_l2048_id2_1_1_rdata, ram_w8_l2048_id2_1_1_wdata, ram_w8_l2048_id2_1_1_wenable);
  (* src = "nngenmod.v:45686" *)
  input CLK;
  (* src = "nngenmod.v:45687" *)
  input [8:0] ram_w8_l2048_id2_1_0_addr;
  (* src = "nngenmod.v:45688" *)
  output [7:0] ram_w8_l2048_id2_1_0_rdata;
  (* src = "nngenmod.v:45689" *)
  input [7:0] ram_w8_l2048_id2_1_0_wdata;
  (* src = "nngenmod.v:45690" *)
  input ram_w8_l2048_id2_1_0_wenable;
  (* src = "nngenmod.v:45691" *)
  input [8:0] ram_w8_l2048_id2_1_1_addr;
  (* src = "nngenmod.v:45692" *)
  output [7:0] ram_w8_l2048_id2_1_1_rdata;
  (* src = "nngenmod.v:45693" *)
  input [7:0] ram_w8_l2048_id2_1_1_wdata;
  (* src = "nngenmod.v:45694" *)
  input ram_w8_l2048_id2_1_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:45723" *)
module ram_w8_l2048_id2_2(CLK, ram_w8_l2048_id2_2_0_addr, ram_w8_l2048_id2_2_0_rdata, ram_w8_l2048_id2_2_0_wdata, ram_w8_l2048_id2_2_0_wenable, ram_w8_l2048_id2_2_1_addr, ram_w8_l2048_id2_2_1_rdata, ram_w8_l2048_id2_2_1_wdata, ram_w8_l2048_id2_2_1_wenable);
  (* src = "nngenmod.v:45725" *)
  input CLK;
  (* src = "nngenmod.v:45726" *)
  input [8:0] ram_w8_l2048_id2_2_0_addr;
  (* src = "nngenmod.v:45727" *)
  output [7:0] ram_w8_l2048_id2_2_0_rdata;
  (* src = "nngenmod.v:45728" *)
  input [7:0] ram_w8_l2048_id2_2_0_wdata;
  (* src = "nngenmod.v:45729" *)
  input ram_w8_l2048_id2_2_0_wenable;
  (* src = "nngenmod.v:45730" *)
  input [8:0] ram_w8_l2048_id2_2_1_addr;
  (* src = "nngenmod.v:45731" *)
  output [7:0] ram_w8_l2048_id2_2_1_rdata;
  (* src = "nngenmod.v:45732" *)
  input [7:0] ram_w8_l2048_id2_2_1_wdata;
  (* src = "nngenmod.v:45733" *)
  input ram_w8_l2048_id2_2_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:45762" *)
module ram_w8_l2048_id2_3(CLK, ram_w8_l2048_id2_3_0_addr, ram_w8_l2048_id2_3_0_rdata, ram_w8_l2048_id2_3_0_wdata, ram_w8_l2048_id2_3_0_wenable, ram_w8_l2048_id2_3_1_addr, ram_w8_l2048_id2_3_1_rdata, ram_w8_l2048_id2_3_1_wdata, ram_w8_l2048_id2_3_1_wenable);
  (* src = "nngenmod.v:45764" *)
  input CLK;
  (* src = "nngenmod.v:45765" *)
  input [8:0] ram_w8_l2048_id2_3_0_addr;
  (* src = "nngenmod.v:45766" *)
  output [7:0] ram_w8_l2048_id2_3_0_rdata;
  (* src = "nngenmod.v:45767" *)
  input [7:0] ram_w8_l2048_id2_3_0_wdata;
  (* src = "nngenmod.v:45768" *)
  input ram_w8_l2048_id2_3_0_wenable;
  (* src = "nngenmod.v:45769" *)
  input [8:0] ram_w8_l2048_id2_3_1_addr;
  (* src = "nngenmod.v:45770" *)
  output [7:0] ram_w8_l2048_id2_3_1_rdata;
  (* src = "nngenmod.v:45771" *)
  input [7:0] ram_w8_l2048_id2_3_1_wdata;
  (* src = "nngenmod.v:45772" *)
  input ram_w8_l2048_id2_3_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:45801" *)
module ram_w8_l2048_id3_0(CLK, ram_w8_l2048_id3_0_0_addr, ram_w8_l2048_id3_0_0_rdata, ram_w8_l2048_id3_0_0_wdata, ram_w8_l2048_id3_0_0_wenable, ram_w8_l2048_id3_0_1_addr, ram_w8_l2048_id3_0_1_rdata, ram_w8_l2048_id3_0_1_wdata, ram_w8_l2048_id3_0_1_wenable);
  (* src = "nngenmod.v:45803" *)
  input CLK;
  (* src = "nngenmod.v:45804" *)
  input [8:0] ram_w8_l2048_id3_0_0_addr;
  (* src = "nngenmod.v:45805" *)
  output [7:0] ram_w8_l2048_id3_0_0_rdata;
  (* src = "nngenmod.v:45806" *)
  input [7:0] ram_w8_l2048_id3_0_0_wdata;
  (* src = "nngenmod.v:45807" *)
  input ram_w8_l2048_id3_0_0_wenable;
  (* src = "nngenmod.v:45808" *)
  input [8:0] ram_w8_l2048_id3_0_1_addr;
  (* src = "nngenmod.v:45809" *)
  output [7:0] ram_w8_l2048_id3_0_1_rdata;
  (* src = "nngenmod.v:45810" *)
  input [7:0] ram_w8_l2048_id3_0_1_wdata;
  (* src = "nngenmod.v:45811" *)
  input ram_w8_l2048_id3_0_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:45840" *)
module ram_w8_l2048_id3_1(CLK, ram_w8_l2048_id3_1_0_addr, ram_w8_l2048_id3_1_0_rdata, ram_w8_l2048_id3_1_0_wdata, ram_w8_l2048_id3_1_0_wenable, ram_w8_l2048_id3_1_1_addr, ram_w8_l2048_id3_1_1_rdata, ram_w8_l2048_id3_1_1_wdata, ram_w8_l2048_id3_1_1_wenable);
  (* src = "nngenmod.v:45842" *)
  input CLK;
  (* src = "nngenmod.v:45843" *)
  input [8:0] ram_w8_l2048_id3_1_0_addr;
  (* src = "nngenmod.v:45844" *)
  output [7:0] ram_w8_l2048_id3_1_0_rdata;
  (* src = "nngenmod.v:45845" *)
  input [7:0] ram_w8_l2048_id3_1_0_wdata;
  (* src = "nngenmod.v:45846" *)
  input ram_w8_l2048_id3_1_0_wenable;
  (* src = "nngenmod.v:45847" *)
  input [8:0] ram_w8_l2048_id3_1_1_addr;
  (* src = "nngenmod.v:45848" *)
  output [7:0] ram_w8_l2048_id3_1_1_rdata;
  (* src = "nngenmod.v:45849" *)
  input [7:0] ram_w8_l2048_id3_1_1_wdata;
  (* src = "nngenmod.v:45850" *)
  input ram_w8_l2048_id3_1_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:45879" *)
module ram_w8_l2048_id3_2(CLK, ram_w8_l2048_id3_2_0_addr, ram_w8_l2048_id3_2_0_rdata, ram_w8_l2048_id3_2_0_wdata, ram_w8_l2048_id3_2_0_wenable, ram_w8_l2048_id3_2_1_addr, ram_w8_l2048_id3_2_1_rdata, ram_w8_l2048_id3_2_1_wdata, ram_w8_l2048_id3_2_1_wenable);
  (* src = "nngenmod.v:45881" *)
  input CLK;
  (* src = "nngenmod.v:45882" *)
  input [8:0] ram_w8_l2048_id3_2_0_addr;
  (* src = "nngenmod.v:45883" *)
  output [7:0] ram_w8_l2048_id3_2_0_rdata;
  (* src = "nngenmod.v:45884" *)
  input [7:0] ram_w8_l2048_id3_2_0_wdata;
  (* src = "nngenmod.v:45885" *)
  input ram_w8_l2048_id3_2_0_wenable;
  (* src = "nngenmod.v:45886" *)
  input [8:0] ram_w8_l2048_id3_2_1_addr;
  (* src = "nngenmod.v:45887" *)
  output [7:0] ram_w8_l2048_id3_2_1_rdata;
  (* src = "nngenmod.v:45888" *)
  input [7:0] ram_w8_l2048_id3_2_1_wdata;
  (* src = "nngenmod.v:45889" *)
  input ram_w8_l2048_id3_2_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:45918" *)
module ram_w8_l2048_id3_3(CLK, ram_w8_l2048_id3_3_0_addr, ram_w8_l2048_id3_3_0_rdata, ram_w8_l2048_id3_3_0_wdata, ram_w8_l2048_id3_3_0_wenable, ram_w8_l2048_id3_3_1_addr, ram_w8_l2048_id3_3_1_rdata, ram_w8_l2048_id3_3_1_wdata, ram_w8_l2048_id3_3_1_wenable);
  (* src = "nngenmod.v:45920" *)
  input CLK;
  (* src = "nngenmod.v:45921" *)
  input [8:0] ram_w8_l2048_id3_3_0_addr;
  (* src = "nngenmod.v:45922" *)
  output [7:0] ram_w8_l2048_id3_3_0_rdata;
  (* src = "nngenmod.v:45923" *)
  input [7:0] ram_w8_l2048_id3_3_0_wdata;
  (* src = "nngenmod.v:45924" *)
  input ram_w8_l2048_id3_3_0_wenable;
  (* src = "nngenmod.v:45925" *)
  input [8:0] ram_w8_l2048_id3_3_1_addr;
  (* src = "nngenmod.v:45926" *)
  output [7:0] ram_w8_l2048_id3_3_1_rdata;
  (* src = "nngenmod.v:45927" *)
  input [7:0] ram_w8_l2048_id3_3_1_wdata;
  (* src = "nngenmod.v:45928" *)
  input ram_w8_l2048_id3_3_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:45957" *)
module ram_w8_l2048_id4_0(CLK, ram_w8_l2048_id4_0_0_addr, ram_w8_l2048_id4_0_0_rdata, ram_w8_l2048_id4_0_0_wdata, ram_w8_l2048_id4_0_0_wenable, ram_w8_l2048_id4_0_1_addr, ram_w8_l2048_id4_0_1_rdata, ram_w8_l2048_id4_0_1_wdata, ram_w8_l2048_id4_0_1_wenable);
  (* src = "nngenmod.v:45959" *)
  input CLK;
  (* src = "nngenmod.v:45960" *)
  input [8:0] ram_w8_l2048_id4_0_0_addr;
  (* src = "nngenmod.v:45961" *)
  output [7:0] ram_w8_l2048_id4_0_0_rdata;
  (* src = "nngenmod.v:45962" *)
  input [7:0] ram_w8_l2048_id4_0_0_wdata;
  (* src = "nngenmod.v:45963" *)
  input ram_w8_l2048_id4_0_0_wenable;
  (* src = "nngenmod.v:45964" *)
  input [8:0] ram_w8_l2048_id4_0_1_addr;
  (* src = "nngenmod.v:45965" *)
  output [7:0] ram_w8_l2048_id4_0_1_rdata;
  (* src = "nngenmod.v:45966" *)
  input [7:0] ram_w8_l2048_id4_0_1_wdata;
  (* src = "nngenmod.v:45967" *)
  input ram_w8_l2048_id4_0_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:45996" *)
module ram_w8_l2048_id4_1(CLK, ram_w8_l2048_id4_1_0_addr, ram_w8_l2048_id4_1_0_rdata, ram_w8_l2048_id4_1_0_wdata, ram_w8_l2048_id4_1_0_wenable, ram_w8_l2048_id4_1_1_addr, ram_w8_l2048_id4_1_1_rdata, ram_w8_l2048_id4_1_1_wdata, ram_w8_l2048_id4_1_1_wenable);
  (* src = "nngenmod.v:45998" *)
  input CLK;
  (* src = "nngenmod.v:45999" *)
  input [8:0] ram_w8_l2048_id4_1_0_addr;
  (* src = "nngenmod.v:46000" *)
  output [7:0] ram_w8_l2048_id4_1_0_rdata;
  (* src = "nngenmod.v:46001" *)
  input [7:0] ram_w8_l2048_id4_1_0_wdata;
  (* src = "nngenmod.v:46002" *)
  input ram_w8_l2048_id4_1_0_wenable;
  (* src = "nngenmod.v:46003" *)
  input [8:0] ram_w8_l2048_id4_1_1_addr;
  (* src = "nngenmod.v:46004" *)
  output [7:0] ram_w8_l2048_id4_1_1_rdata;
  (* src = "nngenmod.v:46005" *)
  input [7:0] ram_w8_l2048_id4_1_1_wdata;
  (* src = "nngenmod.v:46006" *)
  input ram_w8_l2048_id4_1_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:46035" *)
module ram_w8_l2048_id4_2(CLK, ram_w8_l2048_id4_2_0_addr, ram_w8_l2048_id4_2_0_rdata, ram_w8_l2048_id4_2_0_wdata, ram_w8_l2048_id4_2_0_wenable, ram_w8_l2048_id4_2_1_addr, ram_w8_l2048_id4_2_1_rdata, ram_w8_l2048_id4_2_1_wdata, ram_w8_l2048_id4_2_1_wenable);
  (* src = "nngenmod.v:46037" *)
  input CLK;
  (* src = "nngenmod.v:46038" *)
  input [8:0] ram_w8_l2048_id4_2_0_addr;
  (* src = "nngenmod.v:46039" *)
  output [7:0] ram_w8_l2048_id4_2_0_rdata;
  (* src = "nngenmod.v:46040" *)
  input [7:0] ram_w8_l2048_id4_2_0_wdata;
  (* src = "nngenmod.v:46041" *)
  input ram_w8_l2048_id4_2_0_wenable;
  (* src = "nngenmod.v:46042" *)
  input [8:0] ram_w8_l2048_id4_2_1_addr;
  (* src = "nngenmod.v:46043" *)
  output [7:0] ram_w8_l2048_id4_2_1_rdata;
  (* src = "nngenmod.v:46044" *)
  input [7:0] ram_w8_l2048_id4_2_1_wdata;
  (* src = "nngenmod.v:46045" *)
  input ram_w8_l2048_id4_2_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:46074" *)
module ram_w8_l2048_id4_3(CLK, ram_w8_l2048_id4_3_0_addr, ram_w8_l2048_id4_3_0_rdata, ram_w8_l2048_id4_3_0_wdata, ram_w8_l2048_id4_3_0_wenable, ram_w8_l2048_id4_3_1_addr, ram_w8_l2048_id4_3_1_rdata, ram_w8_l2048_id4_3_1_wdata, ram_w8_l2048_id4_3_1_wenable);
  (* src = "nngenmod.v:46076" *)
  input CLK;
  (* src = "nngenmod.v:46077" *)
  input [8:0] ram_w8_l2048_id4_3_0_addr;
  (* src = "nngenmod.v:46078" *)
  output [7:0] ram_w8_l2048_id4_3_0_rdata;
  (* src = "nngenmod.v:46079" *)
  input [7:0] ram_w8_l2048_id4_3_0_wdata;
  (* src = "nngenmod.v:46080" *)
  input ram_w8_l2048_id4_3_0_wenable;
  (* src = "nngenmod.v:46081" *)
  input [8:0] ram_w8_l2048_id4_3_1_addr;
  (* src = "nngenmod.v:46082" *)
  output [7:0] ram_w8_l2048_id4_3_1_rdata;
  (* src = "nngenmod.v:46083" *)
  input [7:0] ram_w8_l2048_id4_3_1_wdata;
  (* src = "nngenmod.v:46084" *)
  input ram_w8_l2048_id4_3_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:46113" *)
module ram_w8_l2048_id5_0(CLK, ram_w8_l2048_id5_0_0_addr, ram_w8_l2048_id5_0_0_rdata, ram_w8_l2048_id5_0_0_wdata, ram_w8_l2048_id5_0_0_wenable, ram_w8_l2048_id5_0_1_addr, ram_w8_l2048_id5_0_1_rdata, ram_w8_l2048_id5_0_1_wdata, ram_w8_l2048_id5_0_1_wenable);
  (* src = "nngenmod.v:46115" *)
  input CLK;
  (* src = "nngenmod.v:46116" *)
  input [8:0] ram_w8_l2048_id5_0_0_addr;
  (* src = "nngenmod.v:46117" *)
  output [7:0] ram_w8_l2048_id5_0_0_rdata;
  (* src = "nngenmod.v:46118" *)
  input [7:0] ram_w8_l2048_id5_0_0_wdata;
  (* src = "nngenmod.v:46119" *)
  input ram_w8_l2048_id5_0_0_wenable;
  (* src = "nngenmod.v:46120" *)
  input [8:0] ram_w8_l2048_id5_0_1_addr;
  (* src = "nngenmod.v:46121" *)
  output [7:0] ram_w8_l2048_id5_0_1_rdata;
  (* src = "nngenmod.v:46122" *)
  input [7:0] ram_w8_l2048_id5_0_1_wdata;
  (* src = "nngenmod.v:46123" *)
  input ram_w8_l2048_id5_0_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:46152" *)
module ram_w8_l2048_id5_1(CLK, ram_w8_l2048_id5_1_0_addr, ram_w8_l2048_id5_1_0_rdata, ram_w8_l2048_id5_1_0_wdata, ram_w8_l2048_id5_1_0_wenable, ram_w8_l2048_id5_1_1_addr, ram_w8_l2048_id5_1_1_rdata, ram_w8_l2048_id5_1_1_wdata, ram_w8_l2048_id5_1_1_wenable);
  (* src = "nngenmod.v:46154" *)
  input CLK;
  (* src = "nngenmod.v:46155" *)
  input [8:0] ram_w8_l2048_id5_1_0_addr;
  (* src = "nngenmod.v:46156" *)
  output [7:0] ram_w8_l2048_id5_1_0_rdata;
  (* src = "nngenmod.v:46157" *)
  input [7:0] ram_w8_l2048_id5_1_0_wdata;
  (* src = "nngenmod.v:46158" *)
  input ram_w8_l2048_id5_1_0_wenable;
  (* src = "nngenmod.v:46159" *)
  input [8:0] ram_w8_l2048_id5_1_1_addr;
  (* src = "nngenmod.v:46160" *)
  output [7:0] ram_w8_l2048_id5_1_1_rdata;
  (* src = "nngenmod.v:46161" *)
  input [7:0] ram_w8_l2048_id5_1_1_wdata;
  (* src = "nngenmod.v:46162" *)
  input ram_w8_l2048_id5_1_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:46191" *)
module ram_w8_l2048_id5_2(CLK, ram_w8_l2048_id5_2_0_addr, ram_w8_l2048_id5_2_0_rdata, ram_w8_l2048_id5_2_0_wdata, ram_w8_l2048_id5_2_0_wenable, ram_w8_l2048_id5_2_1_addr, ram_w8_l2048_id5_2_1_rdata, ram_w8_l2048_id5_2_1_wdata, ram_w8_l2048_id5_2_1_wenable);
  (* src = "nngenmod.v:46193" *)
  input CLK;
  (* src = "nngenmod.v:46194" *)
  input [8:0] ram_w8_l2048_id5_2_0_addr;
  (* src = "nngenmod.v:46195" *)
  output [7:0] ram_w8_l2048_id5_2_0_rdata;
  (* src = "nngenmod.v:46196" *)
  input [7:0] ram_w8_l2048_id5_2_0_wdata;
  (* src = "nngenmod.v:46197" *)
  input ram_w8_l2048_id5_2_0_wenable;
  (* src = "nngenmod.v:46198" *)
  input [8:0] ram_w8_l2048_id5_2_1_addr;
  (* src = "nngenmod.v:46199" *)
  output [7:0] ram_w8_l2048_id5_2_1_rdata;
  (* src = "nngenmod.v:46200" *)
  input [7:0] ram_w8_l2048_id5_2_1_wdata;
  (* src = "nngenmod.v:46201" *)
  input ram_w8_l2048_id5_2_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:46230" *)
module ram_w8_l2048_id5_3(CLK, ram_w8_l2048_id5_3_0_addr, ram_w8_l2048_id5_3_0_rdata, ram_w8_l2048_id5_3_0_wdata, ram_w8_l2048_id5_3_0_wenable, ram_w8_l2048_id5_3_1_addr, ram_w8_l2048_id5_3_1_rdata, ram_w8_l2048_id5_3_1_wdata, ram_w8_l2048_id5_3_1_wenable);
  (* src = "nngenmod.v:46232" *)
  input CLK;
  (* src = "nngenmod.v:46233" *)
  input [8:0] ram_w8_l2048_id5_3_0_addr;
  (* src = "nngenmod.v:46234" *)
  output [7:0] ram_w8_l2048_id5_3_0_rdata;
  (* src = "nngenmod.v:46235" *)
  input [7:0] ram_w8_l2048_id5_3_0_wdata;
  (* src = "nngenmod.v:46236" *)
  input ram_w8_l2048_id5_3_0_wenable;
  (* src = "nngenmod.v:46237" *)
  input [8:0] ram_w8_l2048_id5_3_1_addr;
  (* src = "nngenmod.v:46238" *)
  output [7:0] ram_w8_l2048_id5_3_1_rdata;
  (* src = "nngenmod.v:46239" *)
  input [7:0] ram_w8_l2048_id5_3_1_wdata;
  (* src = "nngenmod.v:46240" *)
  input ram_w8_l2048_id5_3_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:46269" *)
module ram_w8_l2048_id6_0(CLK, ram_w8_l2048_id6_0_0_addr, ram_w8_l2048_id6_0_0_rdata, ram_w8_l2048_id6_0_0_wdata, ram_w8_l2048_id6_0_0_wenable, ram_w8_l2048_id6_0_1_addr, ram_w8_l2048_id6_0_1_rdata, ram_w8_l2048_id6_0_1_wdata, ram_w8_l2048_id6_0_1_wenable);
  (* src = "nngenmod.v:46271" *)
  input CLK;
  (* src = "nngenmod.v:46272" *)
  input [8:0] ram_w8_l2048_id6_0_0_addr;
  (* src = "nngenmod.v:46273" *)
  output [7:0] ram_w8_l2048_id6_0_0_rdata;
  (* src = "nngenmod.v:46274" *)
  input [7:0] ram_w8_l2048_id6_0_0_wdata;
  (* src = "nngenmod.v:46275" *)
  input ram_w8_l2048_id6_0_0_wenable;
  (* src = "nngenmod.v:46276" *)
  input [8:0] ram_w8_l2048_id6_0_1_addr;
  (* src = "nngenmod.v:46277" *)
  output [7:0] ram_w8_l2048_id6_0_1_rdata;
  (* src = "nngenmod.v:46278" *)
  input [7:0] ram_w8_l2048_id6_0_1_wdata;
  (* src = "nngenmod.v:46279" *)
  input ram_w8_l2048_id6_0_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:46308" *)
module ram_w8_l2048_id6_1(CLK, ram_w8_l2048_id6_1_0_addr, ram_w8_l2048_id6_1_0_rdata, ram_w8_l2048_id6_1_0_wdata, ram_w8_l2048_id6_1_0_wenable, ram_w8_l2048_id6_1_1_addr, ram_w8_l2048_id6_1_1_rdata, ram_w8_l2048_id6_1_1_wdata, ram_w8_l2048_id6_1_1_wenable);
  (* src = "nngenmod.v:46310" *)
  input CLK;
  (* src = "nngenmod.v:46311" *)
  input [8:0] ram_w8_l2048_id6_1_0_addr;
  (* src = "nngenmod.v:46312" *)
  output [7:0] ram_w8_l2048_id6_1_0_rdata;
  (* src = "nngenmod.v:46313" *)
  input [7:0] ram_w8_l2048_id6_1_0_wdata;
  (* src = "nngenmod.v:46314" *)
  input ram_w8_l2048_id6_1_0_wenable;
  (* src = "nngenmod.v:46315" *)
  input [8:0] ram_w8_l2048_id6_1_1_addr;
  (* src = "nngenmod.v:46316" *)
  output [7:0] ram_w8_l2048_id6_1_1_rdata;
  (* src = "nngenmod.v:46317" *)
  input [7:0] ram_w8_l2048_id6_1_1_wdata;
  (* src = "nngenmod.v:46318" *)
  input ram_w8_l2048_id6_1_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:46347" *)
module ram_w8_l2048_id6_2(CLK, ram_w8_l2048_id6_2_0_addr, ram_w8_l2048_id6_2_0_rdata, ram_w8_l2048_id6_2_0_wdata, ram_w8_l2048_id6_2_0_wenable, ram_w8_l2048_id6_2_1_addr, ram_w8_l2048_id6_2_1_rdata, ram_w8_l2048_id6_2_1_wdata, ram_w8_l2048_id6_2_1_wenable);
  (* src = "nngenmod.v:46349" *)
  input CLK;
  (* src = "nngenmod.v:46350" *)
  input [8:0] ram_w8_l2048_id6_2_0_addr;
  (* src = "nngenmod.v:46351" *)
  output [7:0] ram_w8_l2048_id6_2_0_rdata;
  (* src = "nngenmod.v:46352" *)
  input [7:0] ram_w8_l2048_id6_2_0_wdata;
  (* src = "nngenmod.v:46353" *)
  input ram_w8_l2048_id6_2_0_wenable;
  (* src = "nngenmod.v:46354" *)
  input [8:0] ram_w8_l2048_id6_2_1_addr;
  (* src = "nngenmod.v:46355" *)
  output [7:0] ram_w8_l2048_id6_2_1_rdata;
  (* src = "nngenmod.v:46356" *)
  input [7:0] ram_w8_l2048_id6_2_1_wdata;
  (* src = "nngenmod.v:46357" *)
  input ram_w8_l2048_id6_2_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:46386" *)
module ram_w8_l2048_id6_3(CLK, ram_w8_l2048_id6_3_0_addr, ram_w8_l2048_id6_3_0_rdata, ram_w8_l2048_id6_3_0_wdata, ram_w8_l2048_id6_3_0_wenable, ram_w8_l2048_id6_3_1_addr, ram_w8_l2048_id6_3_1_rdata, ram_w8_l2048_id6_3_1_wdata, ram_w8_l2048_id6_3_1_wenable);
  (* src = "nngenmod.v:46388" *)
  input CLK;
  (* src = "nngenmod.v:46389" *)
  input [8:0] ram_w8_l2048_id6_3_0_addr;
  (* src = "nngenmod.v:46390" *)
  output [7:0] ram_w8_l2048_id6_3_0_rdata;
  (* src = "nngenmod.v:46391" *)
  input [7:0] ram_w8_l2048_id6_3_0_wdata;
  (* src = "nngenmod.v:46392" *)
  input ram_w8_l2048_id6_3_0_wenable;
  (* src = "nngenmod.v:46393" *)
  input [8:0] ram_w8_l2048_id6_3_1_addr;
  (* src = "nngenmod.v:46394" *)
  output [7:0] ram_w8_l2048_id6_3_1_rdata;
  (* src = "nngenmod.v:46395" *)
  input [7:0] ram_w8_l2048_id6_3_1_wdata;
  (* src = "nngenmod.v:46396" *)
  input ram_w8_l2048_id6_3_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:46425" *)
module ram_w8_l2048_id7_0(CLK, ram_w8_l2048_id7_0_0_addr, ram_w8_l2048_id7_0_0_rdata, ram_w8_l2048_id7_0_0_wdata, ram_w8_l2048_id7_0_0_wenable, ram_w8_l2048_id7_0_1_addr, ram_w8_l2048_id7_0_1_rdata, ram_w8_l2048_id7_0_1_wdata, ram_w8_l2048_id7_0_1_wenable);
  (* src = "nngenmod.v:46427" *)
  input CLK;
  (* src = "nngenmod.v:46428" *)
  input [8:0] ram_w8_l2048_id7_0_0_addr;
  (* src = "nngenmod.v:46429" *)
  output [7:0] ram_w8_l2048_id7_0_0_rdata;
  (* src = "nngenmod.v:46430" *)
  input [7:0] ram_w8_l2048_id7_0_0_wdata;
  (* src = "nngenmod.v:46431" *)
  input ram_w8_l2048_id7_0_0_wenable;
  (* src = "nngenmod.v:46432" *)
  input [8:0] ram_w8_l2048_id7_0_1_addr;
  (* src = "nngenmod.v:46433" *)
  output [7:0] ram_w8_l2048_id7_0_1_rdata;
  (* src = "nngenmod.v:46434" *)
  input [7:0] ram_w8_l2048_id7_0_1_wdata;
  (* src = "nngenmod.v:46435" *)
  input ram_w8_l2048_id7_0_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:46464" *)
module ram_w8_l2048_id7_1(CLK, ram_w8_l2048_id7_1_0_addr, ram_w8_l2048_id7_1_0_rdata, ram_w8_l2048_id7_1_0_wdata, ram_w8_l2048_id7_1_0_wenable, ram_w8_l2048_id7_1_1_addr, ram_w8_l2048_id7_1_1_rdata, ram_w8_l2048_id7_1_1_wdata, ram_w8_l2048_id7_1_1_wenable);
  (* src = "nngenmod.v:46466" *)
  input CLK;
  (* src = "nngenmod.v:46467" *)
  input [8:0] ram_w8_l2048_id7_1_0_addr;
  (* src = "nngenmod.v:46468" *)
  output [7:0] ram_w8_l2048_id7_1_0_rdata;
  (* src = "nngenmod.v:46469" *)
  input [7:0] ram_w8_l2048_id7_1_0_wdata;
  (* src = "nngenmod.v:46470" *)
  input ram_w8_l2048_id7_1_0_wenable;
  (* src = "nngenmod.v:46471" *)
  input [8:0] ram_w8_l2048_id7_1_1_addr;
  (* src = "nngenmod.v:46472" *)
  output [7:0] ram_w8_l2048_id7_1_1_rdata;
  (* src = "nngenmod.v:46473" *)
  input [7:0] ram_w8_l2048_id7_1_1_wdata;
  (* src = "nngenmod.v:46474" *)
  input ram_w8_l2048_id7_1_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:46503" *)
module ram_w8_l2048_id7_2(CLK, ram_w8_l2048_id7_2_0_addr, ram_w8_l2048_id7_2_0_rdata, ram_w8_l2048_id7_2_0_wdata, ram_w8_l2048_id7_2_0_wenable, ram_w8_l2048_id7_2_1_addr, ram_w8_l2048_id7_2_1_rdata, ram_w8_l2048_id7_2_1_wdata, ram_w8_l2048_id7_2_1_wenable);
  (* src = "nngenmod.v:46505" *)
  input CLK;
  (* src = "nngenmod.v:46506" *)
  input [8:0] ram_w8_l2048_id7_2_0_addr;
  (* src = "nngenmod.v:46507" *)
  output [7:0] ram_w8_l2048_id7_2_0_rdata;
  (* src = "nngenmod.v:46508" *)
  input [7:0] ram_w8_l2048_id7_2_0_wdata;
  (* src = "nngenmod.v:46509" *)
  input ram_w8_l2048_id7_2_0_wenable;
  (* src = "nngenmod.v:46510" *)
  input [8:0] ram_w8_l2048_id7_2_1_addr;
  (* src = "nngenmod.v:46511" *)
  output [7:0] ram_w8_l2048_id7_2_1_rdata;
  (* src = "nngenmod.v:46512" *)
  input [7:0] ram_w8_l2048_id7_2_1_wdata;
  (* src = "nngenmod.v:46513" *)
  input ram_w8_l2048_id7_2_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:46542" *)
module ram_w8_l2048_id7_3(CLK, ram_w8_l2048_id7_3_0_addr, ram_w8_l2048_id7_3_0_rdata, ram_w8_l2048_id7_3_0_wdata, ram_w8_l2048_id7_3_0_wenable, ram_w8_l2048_id7_3_1_addr, ram_w8_l2048_id7_3_1_rdata, ram_w8_l2048_id7_3_1_wdata, ram_w8_l2048_id7_3_1_wenable);
  (* src = "nngenmod.v:46544" *)
  input CLK;
  (* src = "nngenmod.v:46545" *)
  input [8:0] ram_w8_l2048_id7_3_0_addr;
  (* src = "nngenmod.v:46546" *)
  output [7:0] ram_w8_l2048_id7_3_0_rdata;
  (* src = "nngenmod.v:46547" *)
  input [7:0] ram_w8_l2048_id7_3_0_wdata;
  (* src = "nngenmod.v:46548" *)
  input ram_w8_l2048_id7_3_0_wenable;
  (* src = "nngenmod.v:46549" *)
  input [8:0] ram_w8_l2048_id7_3_1_addr;
  (* src = "nngenmod.v:46550" *)
  output [7:0] ram_w8_l2048_id7_3_1_rdata;
  (* src = "nngenmod.v:46551" *)
  input [7:0] ram_w8_l2048_id7_3_1_wdata;
  (* src = "nngenmod.v:46552" *)
  input ram_w8_l2048_id7_3_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:46581" *)
module ram_w8_l2048_id8_0(CLK, ram_w8_l2048_id8_0_0_addr, ram_w8_l2048_id8_0_0_rdata, ram_w8_l2048_id8_0_0_wdata, ram_w8_l2048_id8_0_0_wenable, ram_w8_l2048_id8_0_1_addr, ram_w8_l2048_id8_0_1_rdata, ram_w8_l2048_id8_0_1_wdata, ram_w8_l2048_id8_0_1_wenable);
  (* src = "nngenmod.v:46583" *)
  input CLK;
  (* src = "nngenmod.v:46584" *)
  input [8:0] ram_w8_l2048_id8_0_0_addr;
  (* src = "nngenmod.v:46585" *)
  output [7:0] ram_w8_l2048_id8_0_0_rdata;
  (* src = "nngenmod.v:46586" *)
  input [7:0] ram_w8_l2048_id8_0_0_wdata;
  (* src = "nngenmod.v:46587" *)
  input ram_w8_l2048_id8_0_0_wenable;
  (* src = "nngenmod.v:46588" *)
  input [8:0] ram_w8_l2048_id8_0_1_addr;
  (* src = "nngenmod.v:46589" *)
  output [7:0] ram_w8_l2048_id8_0_1_rdata;
  (* src = "nngenmod.v:46590" *)
  input [7:0] ram_w8_l2048_id8_0_1_wdata;
  (* src = "nngenmod.v:46591" *)
  input ram_w8_l2048_id8_0_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:46620" *)
module ram_w8_l2048_id8_1(CLK, ram_w8_l2048_id8_1_0_addr, ram_w8_l2048_id8_1_0_rdata, ram_w8_l2048_id8_1_0_wdata, ram_w8_l2048_id8_1_0_wenable, ram_w8_l2048_id8_1_1_addr, ram_w8_l2048_id8_1_1_rdata, ram_w8_l2048_id8_1_1_wdata, ram_w8_l2048_id8_1_1_wenable);
  (* src = "nngenmod.v:46622" *)
  input CLK;
  (* src = "nngenmod.v:46623" *)
  input [8:0] ram_w8_l2048_id8_1_0_addr;
  (* src = "nngenmod.v:46624" *)
  output [7:0] ram_w8_l2048_id8_1_0_rdata;
  (* src = "nngenmod.v:46625" *)
  input [7:0] ram_w8_l2048_id8_1_0_wdata;
  (* src = "nngenmod.v:46626" *)
  input ram_w8_l2048_id8_1_0_wenable;
  (* src = "nngenmod.v:46627" *)
  input [8:0] ram_w8_l2048_id8_1_1_addr;
  (* src = "nngenmod.v:46628" *)
  output [7:0] ram_w8_l2048_id8_1_1_rdata;
  (* src = "nngenmod.v:46629" *)
  input [7:0] ram_w8_l2048_id8_1_1_wdata;
  (* src = "nngenmod.v:46630" *)
  input ram_w8_l2048_id8_1_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:46659" *)
module ram_w8_l2048_id8_2(CLK, ram_w8_l2048_id8_2_0_addr, ram_w8_l2048_id8_2_0_rdata, ram_w8_l2048_id8_2_0_wdata, ram_w8_l2048_id8_2_0_wenable, ram_w8_l2048_id8_2_1_addr, ram_w8_l2048_id8_2_1_rdata, ram_w8_l2048_id8_2_1_wdata, ram_w8_l2048_id8_2_1_wenable);
  (* src = "nngenmod.v:46661" *)
  input CLK;
  (* src = "nngenmod.v:46662" *)
  input [8:0] ram_w8_l2048_id8_2_0_addr;
  (* src = "nngenmod.v:46663" *)
  output [7:0] ram_w8_l2048_id8_2_0_rdata;
  (* src = "nngenmod.v:46664" *)
  input [7:0] ram_w8_l2048_id8_2_0_wdata;
  (* src = "nngenmod.v:46665" *)
  input ram_w8_l2048_id8_2_0_wenable;
  (* src = "nngenmod.v:46666" *)
  input [8:0] ram_w8_l2048_id8_2_1_addr;
  (* src = "nngenmod.v:46667" *)
  output [7:0] ram_w8_l2048_id8_2_1_rdata;
  (* src = "nngenmod.v:46668" *)
  input [7:0] ram_w8_l2048_id8_2_1_wdata;
  (* src = "nngenmod.v:46669" *)
  input ram_w8_l2048_id8_2_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:46698" *)
module ram_w8_l2048_id8_3(CLK, ram_w8_l2048_id8_3_0_addr, ram_w8_l2048_id8_3_0_rdata, ram_w8_l2048_id8_3_0_wdata, ram_w8_l2048_id8_3_0_wenable, ram_w8_l2048_id8_3_1_addr, ram_w8_l2048_id8_3_1_rdata, ram_w8_l2048_id8_3_1_wdata, ram_w8_l2048_id8_3_1_wenable);
  (* src = "nngenmod.v:46700" *)
  input CLK;
  (* src = "nngenmod.v:46701" *)
  input [8:0] ram_w8_l2048_id8_3_0_addr;
  (* src = "nngenmod.v:46702" *)
  output [7:0] ram_w8_l2048_id8_3_0_rdata;
  (* src = "nngenmod.v:46703" *)
  input [7:0] ram_w8_l2048_id8_3_0_wdata;
  (* src = "nngenmod.v:46704" *)
  input ram_w8_l2048_id8_3_0_wenable;
  (* src = "nngenmod.v:46705" *)
  input [8:0] ram_w8_l2048_id8_3_1_addr;
  (* src = "nngenmod.v:46706" *)
  output [7:0] ram_w8_l2048_id8_3_1_rdata;
  (* src = "nngenmod.v:46707" *)
  input [7:0] ram_w8_l2048_id8_3_1_wdata;
  (* src = "nngenmod.v:46708" *)
  input ram_w8_l2048_id8_3_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:46737" *)
module ram_w8_l2048_id9_0(CLK, ram_w8_l2048_id9_0_0_addr, ram_w8_l2048_id9_0_0_rdata, ram_w8_l2048_id9_0_0_wdata, ram_w8_l2048_id9_0_0_wenable, ram_w8_l2048_id9_0_1_addr, ram_w8_l2048_id9_0_1_rdata, ram_w8_l2048_id9_0_1_wdata, ram_w8_l2048_id9_0_1_wenable);
  (* src = "nngenmod.v:46739" *)
  input CLK;
  (* src = "nngenmod.v:46740" *)
  input [8:0] ram_w8_l2048_id9_0_0_addr;
  (* src = "nngenmod.v:46741" *)
  output [7:0] ram_w8_l2048_id9_0_0_rdata;
  (* src = "nngenmod.v:46742" *)
  input [7:0] ram_w8_l2048_id9_0_0_wdata;
  (* src = "nngenmod.v:46743" *)
  input ram_w8_l2048_id9_0_0_wenable;
  (* src = "nngenmod.v:46744" *)
  input [8:0] ram_w8_l2048_id9_0_1_addr;
  (* src = "nngenmod.v:46745" *)
  output [7:0] ram_w8_l2048_id9_0_1_rdata;
  (* src = "nngenmod.v:46746" *)
  input [7:0] ram_w8_l2048_id9_0_1_wdata;
  (* src = "nngenmod.v:46747" *)
  input ram_w8_l2048_id9_0_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:46776" *)
module ram_w8_l2048_id9_1(CLK, ram_w8_l2048_id9_1_0_addr, ram_w8_l2048_id9_1_0_rdata, ram_w8_l2048_id9_1_0_wdata, ram_w8_l2048_id9_1_0_wenable, ram_w8_l2048_id9_1_1_addr, ram_w8_l2048_id9_1_1_rdata, ram_w8_l2048_id9_1_1_wdata, ram_w8_l2048_id9_1_1_wenable);
  (* src = "nngenmod.v:46778" *)
  input CLK;
  (* src = "nngenmod.v:46779" *)
  input [8:0] ram_w8_l2048_id9_1_0_addr;
  (* src = "nngenmod.v:46780" *)
  output [7:0] ram_w8_l2048_id9_1_0_rdata;
  (* src = "nngenmod.v:46781" *)
  input [7:0] ram_w8_l2048_id9_1_0_wdata;
  (* src = "nngenmod.v:46782" *)
  input ram_w8_l2048_id9_1_0_wenable;
  (* src = "nngenmod.v:46783" *)
  input [8:0] ram_w8_l2048_id9_1_1_addr;
  (* src = "nngenmod.v:46784" *)
  output [7:0] ram_w8_l2048_id9_1_1_rdata;
  (* src = "nngenmod.v:46785" *)
  input [7:0] ram_w8_l2048_id9_1_1_wdata;
  (* src = "nngenmod.v:46786" *)
  input ram_w8_l2048_id9_1_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:46815" *)
module ram_w8_l2048_id9_2(CLK, ram_w8_l2048_id9_2_0_addr, ram_w8_l2048_id9_2_0_rdata, ram_w8_l2048_id9_2_0_wdata, ram_w8_l2048_id9_2_0_wenable, ram_w8_l2048_id9_2_1_addr, ram_w8_l2048_id9_2_1_rdata, ram_w8_l2048_id9_2_1_wdata, ram_w8_l2048_id9_2_1_wenable);
  (* src = "nngenmod.v:46817" *)
  input CLK;
  (* src = "nngenmod.v:46818" *)
  input [8:0] ram_w8_l2048_id9_2_0_addr;
  (* src = "nngenmod.v:46819" *)
  output [7:0] ram_w8_l2048_id9_2_0_rdata;
  (* src = "nngenmod.v:46820" *)
  input [7:0] ram_w8_l2048_id9_2_0_wdata;
  (* src = "nngenmod.v:46821" *)
  input ram_w8_l2048_id9_2_0_wenable;
  (* src = "nngenmod.v:46822" *)
  input [8:0] ram_w8_l2048_id9_2_1_addr;
  (* src = "nngenmod.v:46823" *)
  output [7:0] ram_w8_l2048_id9_2_1_rdata;
  (* src = "nngenmod.v:46824" *)
  input [7:0] ram_w8_l2048_id9_2_1_wdata;
  (* src = "nngenmod.v:46825" *)
  input ram_w8_l2048_id9_2_1_wenable;
endmodule

(* blackbox =  1  *)
(* src = "nngenmod.v:46854" *)
module ram_w8_l2048_id9_3(CLK, ram_w8_l2048_id9_3_0_addr, ram_w8_l2048_id9_3_0_rdata, ram_w8_l2048_id9_3_0_wdata, ram_w8_l2048_id9_3_0_wenable, ram_w8_l2048_id9_3_1_addr, ram_w8_l2048_id9_3_1_rdata, ram_w8_l2048_id9_3_1_wdata, ram_w8_l2048_id9_3_1_wenable);
  (* src = "nngenmod.v:46856" *)
  input CLK;
  (* src = "nngenmod.v:46857" *)
  input [8:0] ram_w8_l2048_id9_3_0_addr;
  (* src = "nngenmod.v:46858" *)
  output [7:0] ram_w8_l2048_id9_3_0_rdata;
  (* src = "nngenmod.v:46859" *)
  input [7:0] ram_w8_l2048_id9_3_0_wdata;
  (* src = "nngenmod.v:46860" *)
  input ram_w8_l2048_id9_3_0_wenable;
  (* src = "nngenmod.v:46861" *)
  input [8:0] ram_w8_l2048_id9_3_1_addr;
  (* src = "nngenmod.v:46862" *)
  output [7:0] ram_w8_l2048_id9_3_1_rdata;
  (* src = "nngenmod.v:46863" *)
  input [7:0] ram_w8_l2048_id9_3_1_wdata;
  (* src = "nngenmod.v:46864" *)
  input ram_w8_l2048_id9_3_1_wenable;
endmodule
