$date
	Sun Jul 07 15:20:42 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_JK_FF $end
$var wire 1 ! t_Q_b $end
$var wire 1 " t_Q $end
$var reg 1 # t_Clk $end
$var reg 1 $ t_J $end
$var reg 1 % t_K $end
$scope module JK $end
$var wire 1 # Clk $end
$var wire 1 $ J $end
$var wire 1 % K $end
$var wire 1 ! Q_b $end
$var reg 1 " Q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x%
x$
0#
x"
x!
$end
#2
1$
0%
#5
0!
1"
1#
#10
0#
#15
1#
#20
0#
#22
0$
1%
#25
1!
0"
1#
#30
0#
#32
0%
#35
1#
#40
0#
#42
1$
1%
#45
0!
1"
1#
#50
0#
#52
0$
0%
#55
1#
#60
0#
#62
1$
1%
#65
1!
0"
1#
#70
0#
#75
0!
1"
1#
#80
0#
#85
1!
0"
1#
#90
0#
#95
0!
1"
1#
#100
0#
#105
1!
0"
1#
#110
0#
