$date
	Sun Sep 08 13:18:25 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	10ps
$end

$scope module fifo_mem_tb_sv $end
$var parameter 32 ! ENDTIME $end
$var parameter 32 " DATA_WIDTH $end
$var parameter 32 # OSTD_NUM $end
$var parameter 32 $ MAX_INT $end
$var parameter 32 % ADDR_WIDTH $end
$var parameter 32 & MEM_SIZE $end
$var parameter 32 ' MAX_ADDR $end
$var reg 1 ( clk $end
$var reg 1 ) rst_n $end
$var reg 1 * trans_write $end
$var reg 1 + trans_read $end
$var reg 16 , data_in [15:0] $end
$var wire 1 - data_out [15] $end
$var wire 1 . data_out [14] $end
$var wire 1 / data_out [13] $end
$var wire 1 0 data_out [12] $end
$var wire 1 1 data_out [11] $end
$var wire 1 2 data_out [10] $end
$var wire 1 3 data_out [9] $end
$var wire 1 4 data_out [8] $end
$var wire 1 5 data_out [7] $end
$var wire 1 6 data_out [6] $end
$var wire 1 7 data_out [5] $end
$var wire 1 8 data_out [4] $end
$var wire 1 9 data_out [3] $end
$var wire 1 : data_out [2] $end
$var wire 1 ; data_out [1] $end
$var wire 1 < data_out [0] $end
$var wire 1 = fifo_empty $end
$var wire 1 > fifo_full $end
$var wire 1 ? fifo_threshold $end
$var wire 1 @ fifo_overflow $end
$var wire 1 A fifo_underflow $end
$var integer 32 B i $end
$var reg 8 C waddr [7:0] $end
$var reg 8 D raddr [7:0] $end

$scope task main $end
$upscope $end

$scope task clock_gen $end
$upscope $end

$scope task reset_gen $end
$upscope $end

$scope task operation_process $end

$scope begin write_part $end
$upscope $end

$scope begin read_part $end
$upscope $end
$upscope $end

$scope task debug_fifo $end
$upscope $end

$scope task endsimulation $end
$upscope $end

$scope module u_tb $end
$var parameter 32 E DATA_WIDTH $end
$var parameter 32 F OSTD_NUM $end
$var parameter 32 G THRESHOLD_VALUE $end
$var parameter 32 H PTR_SIZE $end
$var wire 1 I clk_in $end
$var wire 1 J areset_b $end
$var wire 1 K trans_read $end
$var wire 1 L trans_write $end
$var wire 1 M data_in [15] $end
$var wire 1 N data_in [14] $end
$var wire 1 O data_in [13] $end
$var wire 1 P data_in [12] $end
$var wire 1 Q data_in [11] $end
$var wire 1 R data_in [10] $end
$var wire 1 S data_in [9] $end
$var wire 1 T data_in [8] $end
$var wire 1 U data_in [7] $end
$var wire 1 V data_in [6] $end
$var wire 1 W data_in [5] $end
$var wire 1 X data_in [4] $end
$var wire 1 Y data_in [3] $end
$var wire 1 Z data_in [2] $end
$var wire 1 [ data_in [1] $end
$var wire 1 \ data_in [0] $end
$var wire 1 - data_out [15] $end
$var wire 1 . data_out [14] $end
$var wire 1 / data_out [13] $end
$var wire 1 0 data_out [12] $end
$var wire 1 1 data_out [11] $end
$var wire 1 2 data_out [10] $end
$var wire 1 3 data_out [9] $end
$var wire 1 4 data_out [8] $end
$var wire 1 5 data_out [7] $end
$var wire 1 6 data_out [6] $end
$var wire 1 7 data_out [5] $end
$var wire 1 8 data_out [4] $end
$var wire 1 9 data_out [3] $end
$var wire 1 : data_out [2] $end
$var wire 1 ; data_out [1] $end
$var wire 1 < data_out [0] $end
$var wire 1 > full_ind $end
$var wire 1 = empty_ind $end
$var wire 1 @ overflow_ind $end
$var wire 1 A underflow_ind $end
$var wire 1 ? threshold_ind $end
$var reg 16 ] read_ptr [15:0] $end
$var reg 16 ^ write_ptr [15:0] $end
$var wire 1 _ fifo_renable $end
$var wire 1 ` fifo_wenable $end

$scope module u_write_pointer $end
$var parameter 32 a OSTD_NUM $end
$var parameter 32 b PTR_SIZE $end
$var wire 1 I clk_in $end
$var wire 1 J areset_b $end
$var wire 1 > full_empty_ind $end
$var wire 1 L trans_enable $end
$var wire 1 ` fifo_enable $end
$var reg 16 c rd_wr_ptr [15:0] $end
$upscope $end

$scope module u_read_pointer $end
$var parameter 32 d OSTD_NUM $end
$var parameter 32 e PTR_SIZE $end
$var wire 1 I clk_in $end
$var wire 1 J areset_b $end
$var wire 1 = full_empty_ind $end
$var wire 1 K trans_enable $end
$var wire 1 _ fifo_enable $end
$var reg 16 f rd_wr_ptr [15:0] $end
$upscope $end

$scope module u_mem_array $end
$var parameter 32 g DATA_WIDTH $end
$var parameter 32 h OSTD_NUM $end
$var parameter 32 i THRESHOLD_VALUE $end
$var parameter 32 j PTR_SIZE $end
$var wire 1 I clk_in $end
$var wire 1 J areset_b $end
$var wire 1 _ fifo_renable $end
$var wire 1 ` fifo_wenable $end
$var wire 1 M data_in [15] $end
$var wire 1 N data_in [14] $end
$var wire 1 O data_in [13] $end
$var wire 1 P data_in [12] $end
$var wire 1 Q data_in [11] $end
$var wire 1 R data_in [10] $end
$var wire 1 S data_in [9] $end
$var wire 1 T data_in [8] $end
$var wire 1 U data_in [7] $end
$var wire 1 V data_in [6] $end
$var wire 1 W data_in [5] $end
$var wire 1 X data_in [4] $end
$var wire 1 Y data_in [3] $end
$var wire 1 Z data_in [2] $end
$var wire 1 [ data_in [1] $end
$var wire 1 \ data_in [0] $end
$var wire 1 k read_ptr [15] $end
$var wire 1 l read_ptr [14] $end
$var wire 1 m read_ptr [13] $end
$var wire 1 n read_ptr [12] $end
$var wire 1 o read_ptr [11] $end
$var wire 1 p read_ptr [10] $end
$var wire 1 q read_ptr [9] $end
$var wire 1 r read_ptr [8] $end
$var wire 1 s read_ptr [7] $end
$var wire 1 t read_ptr [6] $end
$var wire 1 u read_ptr [5] $end
$var wire 1 v read_ptr [4] $end
$var wire 1 w read_ptr [3] $end
$var wire 1 x read_ptr [2] $end
$var wire 1 y read_ptr [1] $end
$var wire 1 z read_ptr [0] $end
$var wire 1 { write_ptr [15] $end
$var wire 1 | write_ptr [14] $end
$var wire 1 } write_ptr [13] $end
$var wire 1 ~ write_ptr [12] $end
$var wire 1 !! write_ptr [11] $end
$var wire 1 "! write_ptr [10] $end
$var wire 1 #! write_ptr [9] $end
$var wire 1 $! write_ptr [8] $end
$var wire 1 %! write_ptr [7] $end
$var wire 1 &! write_ptr [6] $end
$var wire 1 '! write_ptr [5] $end
$var wire 1 (! write_ptr [4] $end
$var wire 1 )! write_ptr [3] $end
$var wire 1 *! write_ptr [2] $end
$var wire 1 +! write_ptr [1] $end
$var wire 1 ,! write_ptr [0] $end
$var wire 1 - data_out [15] $end
$var wire 1 . data_out [14] $end
$var wire 1 / data_out [13] $end
$var wire 1 0 data_out [12] $end
$var wire 1 1 data_out [11] $end
$var wire 1 2 data_out [10] $end
$var wire 1 3 data_out [9] $end
$var wire 1 4 data_out [8] $end
$var wire 1 5 data_out [7] $end
$var wire 1 6 data_out [6] $end
$var wire 1 7 data_out [5] $end
$var wire 1 8 data_out [4] $end
$var wire 1 9 data_out [3] $end
$var wire 1 : data_out [2] $end
$var wire 1 ; data_out [1] $end
$var wire 1 < data_out [0] $end

$scope begin gen_register_dump[15] $end
$var parameter 32 -! i $end
$var wire 1 .! temp_data_reg [15] $end
$var wire 1 /! temp_data_reg [14] $end
$var wire 1 0! temp_data_reg [13] $end
$var wire 1 1! temp_data_reg [12] $end
$var wire 1 2! temp_data_reg [11] $end
$var wire 1 3! temp_data_reg [10] $end
$var wire 1 4! temp_data_reg [9] $end
$var wire 1 5! temp_data_reg [8] $end
$var wire 1 6! temp_data_reg [7] $end
$var wire 1 7! temp_data_reg [6] $end
$var wire 1 8! temp_data_reg [5] $end
$var wire 1 9! temp_data_reg [4] $end
$var wire 1 :! temp_data_reg [3] $end
$var wire 1 ;! temp_data_reg [2] $end
$var wire 1 <! temp_data_reg [1] $end
$var wire 1 =! temp_data_reg [0] $end
$upscope $end

$scope begin gen_register_dump[14] $end
$var parameter 32 >! i $end
$var wire 1 ?! temp_data_reg [15] $end
$var wire 1 @! temp_data_reg [14] $end
$var wire 1 A! temp_data_reg [13] $end
$var wire 1 B! temp_data_reg [12] $end
$var wire 1 C! temp_data_reg [11] $end
$var wire 1 D! temp_data_reg [10] $end
$var wire 1 E! temp_data_reg [9] $end
$var wire 1 F! temp_data_reg [8] $end
$var wire 1 G! temp_data_reg [7] $end
$var wire 1 H! temp_data_reg [6] $end
$var wire 1 I! temp_data_reg [5] $end
$var wire 1 J! temp_data_reg [4] $end
$var wire 1 K! temp_data_reg [3] $end
$var wire 1 L! temp_data_reg [2] $end
$var wire 1 M! temp_data_reg [1] $end
$var wire 1 N! temp_data_reg [0] $end
$upscope $end

$scope begin gen_register_dump[13] $end
$var parameter 32 O! i $end
$var wire 1 P! temp_data_reg [15] $end
$var wire 1 Q! temp_data_reg [14] $end
$var wire 1 R! temp_data_reg [13] $end
$var wire 1 S! temp_data_reg [12] $end
$var wire 1 T! temp_data_reg [11] $end
$var wire 1 U! temp_data_reg [10] $end
$var wire 1 V! temp_data_reg [9] $end
$var wire 1 W! temp_data_reg [8] $end
$var wire 1 X! temp_data_reg [7] $end
$var wire 1 Y! temp_data_reg [6] $end
$var wire 1 Z! temp_data_reg [5] $end
$var wire 1 [! temp_data_reg [4] $end
$var wire 1 \! temp_data_reg [3] $end
$var wire 1 ]! temp_data_reg [2] $end
$var wire 1 ^! temp_data_reg [1] $end
$var wire 1 _! temp_data_reg [0] $end
$upscope $end

$scope begin gen_register_dump[12] $end
$var parameter 32 `! i $end
$var wire 1 a! temp_data_reg [15] $end
$var wire 1 b! temp_data_reg [14] $end
$var wire 1 c! temp_data_reg [13] $end
$var wire 1 d! temp_data_reg [12] $end
$var wire 1 e! temp_data_reg [11] $end
$var wire 1 f! temp_data_reg [10] $end
$var wire 1 g! temp_data_reg [9] $end
$var wire 1 h! temp_data_reg [8] $end
$var wire 1 i! temp_data_reg [7] $end
$var wire 1 j! temp_data_reg [6] $end
$var wire 1 k! temp_data_reg [5] $end
$var wire 1 l! temp_data_reg [4] $end
$var wire 1 m! temp_data_reg [3] $end
$var wire 1 n! temp_data_reg [2] $end
$var wire 1 o! temp_data_reg [1] $end
$var wire 1 p! temp_data_reg [0] $end
$upscope $end

$scope begin gen_register_dump[11] $end
$var parameter 32 q! i $end
$var wire 1 r! temp_data_reg [15] $end
$var wire 1 s! temp_data_reg [14] $end
$var wire 1 t! temp_data_reg [13] $end
$var wire 1 u! temp_data_reg [12] $end
$var wire 1 v! temp_data_reg [11] $end
$var wire 1 w! temp_data_reg [10] $end
$var wire 1 x! temp_data_reg [9] $end
$var wire 1 y! temp_data_reg [8] $end
$var wire 1 z! temp_data_reg [7] $end
$var wire 1 {! temp_data_reg [6] $end
$var wire 1 |! temp_data_reg [5] $end
$var wire 1 }! temp_data_reg [4] $end
$var wire 1 ~! temp_data_reg [3] $end
$var wire 1 !" temp_data_reg [2] $end
$var wire 1 "" temp_data_reg [1] $end
$var wire 1 #" temp_data_reg [0] $end
$upscope $end

$scope begin gen_register_dump[10] $end
$var parameter 32 $" i $end
$var wire 1 %" temp_data_reg [15] $end
$var wire 1 &" temp_data_reg [14] $end
$var wire 1 '" temp_data_reg [13] $end
$var wire 1 (" temp_data_reg [12] $end
$var wire 1 )" temp_data_reg [11] $end
$var wire 1 *" temp_data_reg [10] $end
$var wire 1 +" temp_data_reg [9] $end
$var wire 1 ," temp_data_reg [8] $end
$var wire 1 -" temp_data_reg [7] $end
$var wire 1 ." temp_data_reg [6] $end
$var wire 1 /" temp_data_reg [5] $end
$var wire 1 0" temp_data_reg [4] $end
$var wire 1 1" temp_data_reg [3] $end
$var wire 1 2" temp_data_reg [2] $end
$var wire 1 3" temp_data_reg [1] $end
$var wire 1 4" temp_data_reg [0] $end
$upscope $end

$scope begin gen_register_dump[9] $end
$var parameter 32 5" i $end
$var wire 1 6" temp_data_reg [15] $end
$var wire 1 7" temp_data_reg [14] $end
$var wire 1 8" temp_data_reg [13] $end
$var wire 1 9" temp_data_reg [12] $end
$var wire 1 :" temp_data_reg [11] $end
$var wire 1 ;" temp_data_reg [10] $end
$var wire 1 <" temp_data_reg [9] $end
$var wire 1 =" temp_data_reg [8] $end
$var wire 1 >" temp_data_reg [7] $end
$var wire 1 ?" temp_data_reg [6] $end
$var wire 1 @" temp_data_reg [5] $end
$var wire 1 A" temp_data_reg [4] $end
$var wire 1 B" temp_data_reg [3] $end
$var wire 1 C" temp_data_reg [2] $end
$var wire 1 D" temp_data_reg [1] $end
$var wire 1 E" temp_data_reg [0] $end
$upscope $end

$scope begin gen_register_dump[8] $end
$var parameter 32 F" i $end
$var wire 1 G" temp_data_reg [15] $end
$var wire 1 H" temp_data_reg [14] $end
$var wire 1 I" temp_data_reg [13] $end
$var wire 1 J" temp_data_reg [12] $end
$var wire 1 K" temp_data_reg [11] $end
$var wire 1 L" temp_data_reg [10] $end
$var wire 1 M" temp_data_reg [9] $end
$var wire 1 N" temp_data_reg [8] $end
$var wire 1 O" temp_data_reg [7] $end
$var wire 1 P" temp_data_reg [6] $end
$var wire 1 Q" temp_data_reg [5] $end
$var wire 1 R" temp_data_reg [4] $end
$var wire 1 S" temp_data_reg [3] $end
$var wire 1 T" temp_data_reg [2] $end
$var wire 1 U" temp_data_reg [1] $end
$var wire 1 V" temp_data_reg [0] $end
$upscope $end

$scope begin gen_register_dump[7] $end
$var parameter 32 W" i $end
$var wire 1 X" temp_data_reg [15] $end
$var wire 1 Y" temp_data_reg [14] $end
$var wire 1 Z" temp_data_reg [13] $end
$var wire 1 [" temp_data_reg [12] $end
$var wire 1 \" temp_data_reg [11] $end
$var wire 1 ]" temp_data_reg [10] $end
$var wire 1 ^" temp_data_reg [9] $end
$var wire 1 _" temp_data_reg [8] $end
$var wire 1 `" temp_data_reg [7] $end
$var wire 1 a" temp_data_reg [6] $end
$var wire 1 b" temp_data_reg [5] $end
$var wire 1 c" temp_data_reg [4] $end
$var wire 1 d" temp_data_reg [3] $end
$var wire 1 e" temp_data_reg [2] $end
$var wire 1 f" temp_data_reg [1] $end
$var wire 1 g" temp_data_reg [0] $end
$upscope $end

$scope begin gen_register_dump[6] $end
$var parameter 32 h" i $end
$var wire 1 i" temp_data_reg [15] $end
$var wire 1 j" temp_data_reg [14] $end
$var wire 1 k" temp_data_reg [13] $end
$var wire 1 l" temp_data_reg [12] $end
$var wire 1 m" temp_data_reg [11] $end
$var wire 1 n" temp_data_reg [10] $end
$var wire 1 o" temp_data_reg [9] $end
$var wire 1 p" temp_data_reg [8] $end
$var wire 1 q" temp_data_reg [7] $end
$var wire 1 r" temp_data_reg [6] $end
$var wire 1 s" temp_data_reg [5] $end
$var wire 1 t" temp_data_reg [4] $end
$var wire 1 u" temp_data_reg [3] $end
$var wire 1 v" temp_data_reg [2] $end
$var wire 1 w" temp_data_reg [1] $end
$var wire 1 x" temp_data_reg [0] $end
$upscope $end

$scope begin gen_register_dump[5] $end
$var parameter 32 y" i $end
$var wire 1 z" temp_data_reg [15] $end
$var wire 1 {" temp_data_reg [14] $end
$var wire 1 |" temp_data_reg [13] $end
$var wire 1 }" temp_data_reg [12] $end
$var wire 1 ~" temp_data_reg [11] $end
$var wire 1 !# temp_data_reg [10] $end
$var wire 1 "# temp_data_reg [9] $end
$var wire 1 ## temp_data_reg [8] $end
$var wire 1 $# temp_data_reg [7] $end
$var wire 1 %# temp_data_reg [6] $end
$var wire 1 &# temp_data_reg [5] $end
$var wire 1 '# temp_data_reg [4] $end
$var wire 1 (# temp_data_reg [3] $end
$var wire 1 )# temp_data_reg [2] $end
$var wire 1 *# temp_data_reg [1] $end
$var wire 1 +# temp_data_reg [0] $end
$upscope $end

$scope begin gen_register_dump[4] $end
$var parameter 32 ,# i $end
$var wire 1 -# temp_data_reg [15] $end
$var wire 1 .# temp_data_reg [14] $end
$var wire 1 /# temp_data_reg [13] $end
$var wire 1 0# temp_data_reg [12] $end
$var wire 1 1# temp_data_reg [11] $end
$var wire 1 2# temp_data_reg [10] $end
$var wire 1 3# temp_data_reg [9] $end
$var wire 1 4# temp_data_reg [8] $end
$var wire 1 5# temp_data_reg [7] $end
$var wire 1 6# temp_data_reg [6] $end
$var wire 1 7# temp_data_reg [5] $end
$var wire 1 8# temp_data_reg [4] $end
$var wire 1 9# temp_data_reg [3] $end
$var wire 1 :# temp_data_reg [2] $end
$var wire 1 ;# temp_data_reg [1] $end
$var wire 1 <# temp_data_reg [0] $end
$upscope $end

$scope begin gen_register_dump[3] $end
$var parameter 32 =# i $end
$var wire 1 ># temp_data_reg [15] $end
$var wire 1 ?# temp_data_reg [14] $end
$var wire 1 @# temp_data_reg [13] $end
$var wire 1 A# temp_data_reg [12] $end
$var wire 1 B# temp_data_reg [11] $end
$var wire 1 C# temp_data_reg [10] $end
$var wire 1 D# temp_data_reg [9] $end
$var wire 1 E# temp_data_reg [8] $end
$var wire 1 F# temp_data_reg [7] $end
$var wire 1 G# temp_data_reg [6] $end
$var wire 1 H# temp_data_reg [5] $end
$var wire 1 I# temp_data_reg [4] $end
$var wire 1 J# temp_data_reg [3] $end
$var wire 1 K# temp_data_reg [2] $end
$var wire 1 L# temp_data_reg [1] $end
$var wire 1 M# temp_data_reg [0] $end
$upscope $end

$scope begin gen_register_dump[2] $end
$var parameter 32 N# i $end
$var wire 1 O# temp_data_reg [15] $end
$var wire 1 P# temp_data_reg [14] $end
$var wire 1 Q# temp_data_reg [13] $end
$var wire 1 R# temp_data_reg [12] $end
$var wire 1 S# temp_data_reg [11] $end
$var wire 1 T# temp_data_reg [10] $end
$var wire 1 U# temp_data_reg [9] $end
$var wire 1 V# temp_data_reg [8] $end
$var wire 1 W# temp_data_reg [7] $end
$var wire 1 X# temp_data_reg [6] $end
$var wire 1 Y# temp_data_reg [5] $end
$var wire 1 Z# temp_data_reg [4] $end
$var wire 1 [# temp_data_reg [3] $end
$var wire 1 \# temp_data_reg [2] $end
$var wire 1 ]# temp_data_reg [1] $end
$var wire 1 ^# temp_data_reg [0] $end
$upscope $end

$scope begin gen_register_dump[1] $end
$var parameter 32 _# i $end
$var wire 1 `# temp_data_reg [15] $end
$var wire 1 a# temp_data_reg [14] $end
$var wire 1 b# temp_data_reg [13] $end
$var wire 1 c# temp_data_reg [12] $end
$var wire 1 d# temp_data_reg [11] $end
$var wire 1 e# temp_data_reg [10] $end
$var wire 1 f# temp_data_reg [9] $end
$var wire 1 g# temp_data_reg [8] $end
$var wire 1 h# temp_data_reg [7] $end
$var wire 1 i# temp_data_reg [6] $end
$var wire 1 j# temp_data_reg [5] $end
$var wire 1 k# temp_data_reg [4] $end
$var wire 1 l# temp_data_reg [3] $end
$var wire 1 m# temp_data_reg [2] $end
$var wire 1 n# temp_data_reg [1] $end
$var wire 1 o# temp_data_reg [0] $end
$upscope $end

$scope begin gen_register_dump[0] $end
$var parameter 32 p# i $end
$var wire 1 q# temp_data_reg [15] $end
$var wire 1 r# temp_data_reg [14] $end
$var wire 1 s# temp_data_reg [13] $end
$var wire 1 t# temp_data_reg [12] $end
$var wire 1 u# temp_data_reg [11] $end
$var wire 1 v# temp_data_reg [10] $end
$var wire 1 w# temp_data_reg [9] $end
$var wire 1 x# temp_data_reg [8] $end
$var wire 1 y# temp_data_reg [7] $end
$var wire 1 z# temp_data_reg [6] $end
$var wire 1 {# temp_data_reg [5] $end
$var wire 1 |# temp_data_reg [4] $end
$var wire 1 }# temp_data_reg [3] $end
$var wire 1 ~# temp_data_reg [2] $end
$var wire 1 !$ temp_data_reg [1] $end
$var wire 1 "$ temp_data_reg [0] $end
$upscope $end

$scope begin mem_array_storage $end
$upscope $end
$upscope $end

$scope module u_monitor_signal $end
$var parameter 32 #$ OSTD_NUM $end
$var parameter 32 $$ PTR_SIZE $end
$var wire 1 I clk_in $end
$var wire 1 J areset_b $end
$var wire 1 K trans_read $end
$var wire 1 L trans_write $end
$var wire 1 _ fifo_renable $end
$var wire 1 ` fifo_wenable $end
$var wire 1 %$ read_ptr [15] $end
$var wire 1 &$ read_ptr [14] $end
$var wire 1 '$ read_ptr [13] $end
$var wire 1 ($ read_ptr [12] $end
$var wire 1 )$ read_ptr [11] $end
$var wire 1 *$ read_ptr [10] $end
$var wire 1 +$ read_ptr [9] $end
$var wire 1 ,$ read_ptr [8] $end
$var wire 1 -$ read_ptr [7] $end
$var wire 1 .$ read_ptr [6] $end
$var wire 1 /$ read_ptr [5] $end
$var wire 1 0$ read_ptr [4] $end
$var wire 1 1$ read_ptr [3] $end
$var wire 1 2$ read_ptr [2] $end
$var wire 1 3$ read_ptr [1] $end
$var wire 1 4$ read_ptr [0] $end
$var wire 1 5$ write_ptr [15] $end
$var wire 1 6$ write_ptr [14] $end
$var wire 1 7$ write_ptr [13] $end
$var wire 1 8$ write_ptr [12] $end
$var wire 1 9$ write_ptr [11] $end
$var wire 1 :$ write_ptr [10] $end
$var wire 1 ;$ write_ptr [9] $end
$var wire 1 <$ write_ptr [8] $end
$var wire 1 =$ write_ptr [7] $end
$var wire 1 >$ write_ptr [6] $end
$var wire 1 ?$ write_ptr [5] $end
$var wire 1 @$ write_ptr [4] $end
$var wire 1 A$ write_ptr [3] $end
$var wire 1 B$ write_ptr [2] $end
$var wire 1 C$ write_ptr [1] $end
$var wire 1 D$ write_ptr [0] $end
$var reg 1 E$ full_ind $end
$var reg 1 F$ empty_ind $end
$var reg 1 G$ overflow_ind $end
$var reg 1 H$ underflow_ind $end
$var reg 1 I$ threshold_ind $end
$var wire 1 J$ ptr_msb_compare $end
$var wire 1 K$ overflow_set $end
$var wire 1 L$ underflow_set $end
$var wire 1 M$ ptr_equal $end
$var wire 1 N$ ptr_result [15] $end
$var wire 1 O$ ptr_result [14] $end
$var wire 1 P$ ptr_result [13] $end
$var wire 1 Q$ ptr_result [12] $end
$var wire 1 R$ ptr_result [11] $end
$var wire 1 S$ ptr_result [10] $end
$var wire 1 T$ ptr_result [9] $end
$var wire 1 U$ ptr_result [8] $end
$var wire 1 V$ ptr_result [7] $end
$var wire 1 W$ ptr_result [6] $end
$var wire 1 X$ ptr_result [5] $end
$var wire 1 Y$ ptr_result [4] $end
$var wire 1 Z$ ptr_result [3] $end
$var wire 1 [$ ptr_result [2] $end
$var wire 1 \$ ptr_result [1] $end
$var wire 1 ]$ ptr_result [0] $end

$scope begin indicator_update $end
$upscope $end

$scope begin underflow_indicator $end
$upscope $end

$scope begin overflow_indicator $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end

$scope begin std $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0)
0*
0+
b0 ,
b0 ]
b0 ^
b0 c
b0 f
0E$
1F$
0G$
0H$
0I$
b0 C
b0 D
b11111010000 !
b10000 "
b10000 #
b10000 $
b1000 %
b1000000 &
b100000 '
b10000 E
b10000 F
b1000 G
b100 H
b10000 a
b100 b
b10000 d
b100 e
b10000 g
b10000 h
b1000 i
b100 j
b10000 #$
b100 $$
b0 p#
b1 _#
b10 N#
b11 =#
b100 ,#
b101 y"
b110 h"
b111 W"
b1000 F"
b1001 5"
b1010 $"
b1011 q!
b1100 `!
b1101 O!
b1110 >!
b1111 -!
b0 B
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
1=
0>
0?
0@
0A
0_
0`
0"$
0!$
0~#
0}#
0|#
0{#
0z#
0y#
0x#
0w#
0v#
0u#
0t#
0s#
0r#
0q#
0o#
0n#
0m#
0l#
0k#
0j#
0i#
0h#
0g#
0f#
0e#
0d#
0c#
0b#
0a#
0`#
0^#
0]#
0\#
0[#
0Z#
0Y#
0X#
0W#
0V#
0U#
0T#
0S#
0R#
0Q#
0P#
0O#
0M#
0L#
0K#
0J#
0I#
0H#
0G#
0F#
0E#
0D#
0C#
0B#
0A#
0@#
0?#
0>#
0<#
0;#
0:#
09#
08#
07#
06#
05#
04#
03#
02#
01#
00#
0/#
0.#
0-#
0+#
0*#
0)#
0(#
0'#
0&#
0%#
0$#
0##
0"#
0!#
0~"
0}"
0|"
0{"
0z"
0x"
0w"
0v"
0u"
0t"
0s"
0r"
0q"
0p"
0o"
0n"
0m"
0l"
0k"
0j"
0i"
0g"
0f"
0e"
0d"
0c"
0b"
0a"
0`"
0_"
0^"
0]"
0\"
0["
0Z"
0Y"
0X"
0V"
0U"
0T"
0S"
0R"
0Q"
0P"
0O"
0N"
0M"
0L"
0K"
0J"
0I"
0H"
0G"
0E"
0D"
0C"
0B"
0A"
0@"
0?"
0>"
0="
0<"
0;"
0:"
09"
08"
07"
06"
04"
03"
02"
01"
00"
0/"
0."
0-"
0,"
0+"
0*"
0)"
0("
0'"
0&"
0%"
0#"
0""
0!"
0~!
0}!
0|!
0{!
0z!
0y!
0x!
0w!
0v!
0u!
0t!
0s!
0r!
0p!
0o!
0n!
0m!
0l!
0k!
0j!
0i!
0h!
0g!
0f!
0e!
0d!
0c!
0b!
0a!
0_!
0^!
0]!
0\!
0[!
0Z!
0Y!
0X!
0W!
0V!
0U!
0T!
0S!
0R!
0Q!
0P!
0N!
0M!
0L!
0K!
0J!
0I!
0H!
0G!
0F!
0E!
0D!
0C!
0B!
0A!
0@!
0?!
x=!
x<!
x;!
x:!
x9!
x8!
x7!
x6!
x5!
x4!
x3!
x2!
x1!
x0!
x/!
x.!
0J$
0K$
0L$
1M$
0]$
0\$
0[$
0Z$
0Y$
0X$
0W$
0V$
0U$
0T$
0S$
0R$
0Q$
0P$
0O$
0N$
0I
0J
0K
0L
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
0P
0O
0N
0M
0,!
0+!
0*!
0)!
0(!
0'!
0&!
0%!
0$!
0#!
0"!
0!!
0~
0}
0|
0{
0z
0y
0x
0w
0v
0u
0t
0s
0r
0q
0p
0o
0n
0m
0l
0k
04$
03$
02$
01$
00$
0/$
0.$
0-$
0,$
0+$
0*$
0)$
0($
0'$
0&$
0%$
0D$
0C$
0B$
0A$
0@$
0?$
0>$
0=$
0<$
0;$
0:$
09$
08$
07$
06$
05$
$end
#10
1(
1I
#20
1)
0(
1J
0I
#30
1(
1I
#38
0)
0J
#40
0(
0I
#50
1*
b1 ,
1(
1L
1\
1`
1I
#58
1)
1J
#60
0(
0I
#70
0*
b1 B
1(
0L
0`
1I
#80
0(
0I
#90
1(
1I
#100
0(
0I
#110
1(
1I
#120
1*
b10 ,
0(
1L
0\
1[
1`
0I
#130
1(
1I
b1 c
b1 C
b1 ^
1!$
1,!
1D$
1]$
0M$
0F$
0=
#140
0*
b10 B
0(
0L
0`
0I
#150
1(
1I
#160
0(
0I
#170
1(
1I
#180
0(
0I
#190
1*
b11 ,
1(
1L
1\
1`
1I
b10 c
b10 C
b10 ^
1o#
1n#
0,!
1+!
0D$
1C$
0]$
1\$
#200
0(
0I
#210
0*
b11 B
1(
0L
0`
1I
#220
0(
0I
#230
1(
1I
#240
0(
0I
#250
1(
1I
#260
1*
b100 ,
0(
1L
0\
0[
1Z
1`
0I
#270
1(
1I
b11 c
b11 C
b11 ^
1\#
1,!
1D$
1]$
#280
0*
b100 B
0(
0L
0`
0I
#290
1(
1I
#300
0(
0I
#310
1(
1I
#320
0(
0I
#330
1*
b101 ,
1(
1L
1\
1`
1I
b100 c
b100 C
b100 ^
1M#
1K#
0,!
0+!
1*!
0D$
0C$
1B$
0]$
0\$
1[$
#340
0(
0I
#350
0*
b101 B
1(
0L
0`
1I
#360
0(
0I
#370
1(
1I
#380
0(
0I
#390
1(
1I
#400
1*
b110 ,
0(
1L
0\
1[
1`
0I
#410
1(
1I
b101 c
b101 C
b101 ^
1;#
1:#
1,!
1D$
1]$
#420
0*
b110 B
0(
0L
0`
0I
#430
1(
1I
#440
0(
0I
#450
1(
1I
#460
0(
0I
#470
1*
b111 ,
1(
1L
1\
1`
1I
b110 c
b110 C
b110 ^
1+#
1*#
1)#
0,!
1+!
0D$
1C$
0]$
1\$
#480
0(
0I
#490
0*
b111 B
1(
0L
0`
1I
#500
0(
0I
#510
1(
1I
#520
0(
0I
#530
1(
1I
#540
1*
b1000 ,
0(
1L
0\
0[
0Z
1Y
1`
0I
#550
1(
1I
b111 c
b111 C
b111 ^
1u"
1,!
1D$
1]$
#560
0*
b1000 B
0(
0L
0`
0I
#570
1(
1I
#580
0(
0I
#590
1(
1I
#600
0(
0I
#610
1*
b1001 ,
1(
1L
1\
1`
1I
b1000 c
b1000 C
b1000 ^
1g"
1d"
0,!
0+!
0*!
1)!
0D$
0C$
0B$
1A$
0]$
0\$
0[$
1Z$
#620
0(
0I
#630
0*
b1001 B
1(
0L
0`
1I
#640
0(
0I
#650
1(
1I
#660
0(
0I
#670
1(
1I
#680
1*
b1010 ,
0(
1L
0\
1[
1`
0I
#690
1(
1I
b1001 c
b1001 C
b1001 ^
1U"
1S"
1,!
1D$
1]$
#700
0*
b1010 B
0(
0L
0`
0I
#710
1(
1I
#720
0(
0I
#730
1(
1I
#740
0(
0I
#750
1*
b1011 ,
1(
1L
1\
1`
1I
b1010 c
b1010 C
b1010 ^
1E"
1D"
1B"
0,!
1+!
0D$
1C$
0]$
1\$
#760
0(
0I
#770
0*
b1011 B
1(
0L
0`
1I
#780
0(
0I
#790
1(
1I
#800
0(
0I
#810
1(
1I
#820
1*
b1100 ,
0(
1L
0\
0[
1Z
1`
0I
#830
1(
1I
b1011 c
b1011 C
b1011 ^
12"
11"
1,!
1D$
1]$
#840
0*
b1100 B
0(
0L
0`
0I
#850
1(
1I
#860
0(
0I
#870
1(
1I
#880
0(
0I
#890
1*
b1101 ,
1(
1L
1\
1`
1I
b1100 c
b1100 C
b1100 ^
1#"
1!"
1~!
0,!
0+!
1*!
0D$
0C$
1B$
0]$
0\$
1[$
#900
0(
0I
#910
0*
b1101 B
1(
0L
0`
1I
#920
0(
0I
#930
1(
1I
#940
0(
0I
#950
1(
1I
#960
1*
b1110 ,
0(
1L
0\
1[
1`
0I
#970
1(
1I
b1101 c
b1101 C
b1101 ^
1o!
1n!
1m!
1,!
1D$
1]$
#980
0*
b1110 B
0(
0L
0`
0I
#990
1(
1I
#1000
0(
0I
#1010
1(
1I
#1020
0(
0I
#1030
1*
b1111 ,
1(
1L
1\
1`
1I
b1110 c
b1110 C
b1110 ^
1_!
1^!
1]!
1\!
0,!
1+!
0D$
1C$
0]$
1\$
#1040
0(
0I
#1050
0*
b1111 B
1(
0L
0`
1I
#1060
b0 B
0(
0I
#1070
1(
1I
#1080
1+
0(
1K
1_
1;
0I
#1090
1(
1I
b1 f
b1 D
b1 ]
1z
14$
1]$
0\$
1<
#1100
0+
b1 B
0(
0K
0_
0<
0;
0I
#1110
1(
1I
#1120
1+
0(
1K
1_
1<
1;
0I
#1130
1(
1I
b10 f
b10 D
b10 ]
0z
1y
04$
13$
0]$
0<
0;
1:
#1140
0+
b10 B
0(
0K
0_
0:
0I
#1150
1(
1I
#1160
1+
0(
1K
1_
1:
0I
#1170
1(
1I
b11 f
b11 D
b11 ]
1z
14$
1]$
1\$
0[$
1<
#1180
0+
b11 B
0(
0K
0_
0<
0:
0I
#1190
1(
1I
#1200
1+
0(
1K
1_
1<
1:
0I
#1210
1(
1I
b100 f
b100 D
b100 ]
0z
0y
1x
04$
03$
12$
0]$
0<
1;
#1220
0+
b100 B
0(
0K
0_
0;
0:
0I
#1230
1(
1I
#1240
1+
0(
1K
1_
1;
1:
0I
#1250
1(
1I
b101 f
b101 D
b101 ]
1z
14$
1]$
0\$
1<
#1260
0+
b101 B
0(
0K
0_
0<
0;
0:
0I
#1270
1(
1I
#1280
1+
0(
1K
1_
1<
1;
1:
0I
#1290
1(
1I
b110 f
b110 D
b110 ]
0z
1y
04$
13$
0]$
0<
0;
0:
19
#1300
0+
b110 B
0(
0K
0_
09
0I
#1310
1(
1I
#1320
1+
0(
1K
1_
19
0I
#1330
1(
1I
b111 f
b111 D
b111 ]
1z
14$
1]$
1\$
1[$
0Z$
1<
#1340
0+
b111 B
0(
0K
0_
0<
09
0I
#1350
1(
1I
#1360
1+
0(
1K
1_
1<
19
0I
#1370
1(
1I
b1000 f
b1000 D
b1000 ]
0z
0y
0x
1w
04$
03$
02$
11$
0]$
0<
1;
#1380
0+
b1000 B
0(
0K
0_
0;
09
0I
#1390
1(
1I
#1400
1+
0(
1K
1_
1;
19
0I
#1410
1(
1I
b1001 f
b1001 D
b1001 ]
1z
14$
1]$
0\$
1<
#1420
0+
b1001 B
0(
0K
0_
0<
0;
09
0I
#1430
1(
1I
#1440
1+
0(
1K
1_
1<
1;
19
0I
#1450
1(
1I
b1010 f
b1010 D
b1010 ]
0z
1y
04$
13$
0]$
0<
0;
1:
#1460
0+
b1010 B
0(
0K
0_
0:
09
0I
#1470
1(
1I
#1480
1+
0(
1K
1_
1:
19
0I
#1490
1(
1I
b1011 f
b1011 D
b1011 ]
1z
14$
1]$
1\$
0[$
1<
#1500
0+
b1011 B
0(
0K
0_
0<
0:
09
0I
#1510
1(
1I
#1520
1+
0(
1K
1_
1<
1:
19
0I
#1530
1(
1I
b1100 f
b1100 D
b1100 ]
0z
0y
1x
04$
03$
12$
0]$
0<
1;
#1540
0+
b1100 B
0(
0K
0_
0;
0:
09
0I
#1550
1(
1I
#1560
1+
0(
1K
1_
1;
1:
19
0I
#1570
1(
1I
b1101 f
b1101 D
b1101 ]
1z
14$
1]$
0\$
1<
#1580
0+
b1101 B
0(
0K
0_
0<
0;
0:
09
0I
#1590
1(
1I
#1600
1+
0(
1K
1_
1<
1;
1:
19
0I
#1610
1(
1I
