
*** Running xst
    with args -ifn "VideoProc.xst" -ofn "VideoProc.srp" -intstyle ise

Reading design: VideoProc.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "c:/Xilinx/myProjects/VideoProc/VideoProc.srcs/sources_1/ip/microblaze_mcs_v1_4_0/microblaze_mcs_v1_4_0.v" into library work
Parsing module <microblaze_mcs_v1_4_0>.
Analyzing Verilog file "c:/Xilinx/myProjects/VideoProc/VideoProc.srcs/sources_1/ip/clk_wiz_v3_6_0/clk_wiz_v3_6_0.v" into library work
Parsing module <clk_wiz_v3_6_0>.
Parsing VHDL file "C:/Xilinx/myProjects/VideoProc/VideoProc.srcs/sources_1/imports/VideoProc/SRAM.vhd" into library work
Parsing entity <SRAM>.
Parsing architecture <RTL> of entity <sram>.
Parsing VHDL file "C:/Xilinx/myProjects/VideoProc/VideoProc.srcs/sources_1/imports/VideoProc/VGA_CTRL.vhd" into library work
Parsing entity <VGA_CTRL>.
Parsing architecture <structure> of entity <vga_ctrl>.
Parsing VHDL file "C:/Xilinx/myProjects/VideoProc/VideoProc.srcs/sources_1/imports/VideoProc/SDRAM_CTRL.vhd" into library work
Parsing entity <SDRAM_CTRL>.
Parsing architecture <structure> of entity <sdram_ctrl>.
Parsing VHDL file "C:/Xilinx/myProjects/VideoProc/VideoProc.srcs/sources_1/imports/VideoProc/LINEOUT_CTRL.vhd" into library work
Parsing entity <LINEOUT_CTRL>.
Parsing architecture <structure> of entity <lineout_ctrl>.
Parsing VHDL file "C:/Xilinx/myProjects/VideoProc/VideoProc.srcs/sources_1/imports/VideoProc/LINEIN_CTRL.vhd" into library work
Parsing entity <LINEIN_CTRL>.
Parsing architecture <structure> of entity <linein_ctrl>.
Parsing VHDL file "C:/Xilinx/myProjects/VideoProc/VideoProc.srcs/sources_1/imports/VideoProc/CAM_CTRL.vhd" into library work
Parsing entity <CAM_CTRL>.
Parsing architecture <structure> of entity <cam_ctrl>.
Parsing VHDL file "C:/Xilinx/myProjects/VideoProc/VideoProc.srcs/sources_1/imports/VideoProc/VideoProcCore.vhd" into library work
Parsing entity <VideoProcCore>.
Parsing architecture <structure> of entity <videoproccore>.
Parsing VHDL file "C:/Xilinx/myProjects/VideoProc/VideoProc.srcs/sources_1/imports/VideoProc/VideoProc.vhd" into library work
Parsing entity <VideoProc>.
Parsing architecture <structure> of entity <videoproc>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <VideoProc> (architecture <structure>) from library <work>.
Going to verilog side to elaborate module microblaze_mcs_v1_4_0

Elaborating module <microblaze_mcs_v1_4_0>.
Back to vhdl to continue elaboration

Elaborating entity <VideoProcCore> (architecture <structure>) from library <work>.

Elaborating entity <CAM_CTRL> (architecture <structure>) from library <work>.

Elaborating entity <VGA_CTRL> (architecture <structure>) from library <work>.
WARNING:HDLCompiler:92 - "C:/Xilinx/myProjects/VideoProc/VideoProc.srcs/sources_1/imports/VideoProc/VGA_CTRL.vhd" Line 112: camvsync_edge should be on the sensitivity list of the process

Elaborating entity <LINEIN_CTRL> (architecture <structure>) from library <work>.

Elaborating entity <SRAM> (architecture <RTL>) from library <work>.

Elaborating entity <LINEOUT_CTRL> (architecture <structure>) from library <work>.

Elaborating entity <SDRAM_CTRL> (architecture <structure>) from library <work>.
WARNING:HDLCompiler:871 - "C:/Xilinx/myProjects/VideoProc/VideoProc.srcs/sources_1/imports/VideoProc/SDRAM_CTRL.vhd" Line 63: Using initial value "00000" for initial since it is never assigned
WARNING:HDLCompiler:871 - "C:/Xilinx/myProjects/VideoProc/VideoProc.srcs/sources_1/imports/VideoProc/SDRAM_CTRL.vhd" Line 64: Using initial value "00010" for mrs since it is never assigned
WARNING:HDLCompiler:871 - "C:/Xilinx/myProjects/VideoProc/VideoProc.srcs/sources_1/imports/VideoProc/SDRAM_CTRL.vhd" Line 65: Using initial value "00100" for bstwr since it is never assigned
WARNING:HDLCompiler:871 - "C:/Xilinx/myProjects/VideoProc/VideoProc.srcs/sources_1/imports/VideoProc/SDRAM_CTRL.vhd" Line 66: Using initial value "00101" for bstrd since it is never assigned
WARNING:HDLCompiler:871 - "C:/Xilinx/myProjects/VideoProc/VideoProc.srcs/sources_1/imports/VideoProc/SDRAM_CTRL.vhd" Line 67: Using initial value "00001" for prechall since it is never assigned
WARNING:HDLCompiler:871 - "C:/Xilinx/myProjects/VideoProc/VideoProc.srcs/sources_1/imports/VideoProc/SDRAM_CTRL.vhd" Line 68: Using initial value "10001" for doingprechall since it is never assigned
WARNING:HDLCompiler:871 - "C:/Xilinx/myProjects/VideoProc/VideoProc.srcs/sources_1/imports/VideoProc/SDRAM_CTRL.vhd" Line 69: Using initial value "10010" for doingmrs since it is never assigned
WARNING:HDLCompiler:92 - "C:/Xilinx/myProjects/VideoProc/VideoProc.srcs/sources_1/imports/VideoProc/SDRAM_CTRL.vhd" Line 158: initial should be on the sensitivity list of the process
WARNING:HDLCompiler:1127 - "C:/Xilinx/myProjects/VideoProc/VideoProc.srcs/sources_1/imports/VideoProc/SDRAM_CTRL.vhd" Line 371: Assignment to dqm ignored, since the identifier is never used
Going to verilog side to elaborate module clk_wiz_v3_6_0

Elaborating module <clk_wiz_v3_6_0>.

Elaborating module <IBUFG>.

Elaborating module <PLL_BASE(BANDWIDTH="OPTIMIZED",CLK_FEEDBACK="CLKFBOUT",COMPENSATION="SYSTEM_SYNCHRONOUS",DIVCLK_DIVIDE=1,CLKFBOUT_MULT=25,CLKFBOUT_PHASE=0.0,CLKOUT0_DIVIDE=16,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT1_DIVIDE=8,CLKOUT1_PHASE=0.0,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT2_DIVIDE=8,CLKOUT2_PHASE=-45.0,CLKOUT2_DUTY_CYCLE=0.5,CLKIN_PERIOD=31.25,REF_JITTER=0.01)>.
WARNING:HDLCompiler:1127 - "c:/Xilinx/myProjects/VideoProc/VideoProc.srcs/sources_1/ip/clk_wiz_v3_6_0/clk_wiz_v3_6_0.v" Line 126: Assignment to clkout3_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "c:/Xilinx/myProjects/VideoProc/VideoProc.srcs/sources_1/ip/clk_wiz_v3_6_0/clk_wiz_v3_6_0.v" Line 127: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "c:/Xilinx/myProjects/VideoProc/VideoProc.srcs/sources_1/ip/clk_wiz_v3_6_0/clk_wiz_v3_6_0.v" Line 128: Assignment to clkout5_unused ignored, since the identifier is never used

Elaborating module <BUFG>.
Back to vhdl to continue elaboration
WARNING:HDLCompiler:634 - "C:/Xilinx/myProjects/VideoProc/VideoProc.srcs/sources_1/imports/VideoProc/VideoProc.vhd" Line 142: Net <led_sig[0]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <VideoProc>.
    Related source file is "C:/Xilinx/myProjects/VideoProc/VideoProc.srcs/sources_1/imports/VideoProc/VideoProc.vhd".
INFO:Xst:3210 - "C:/Xilinx/myProjects/VideoProc/VideoProc.srcs/sources_1/imports/VideoProc/VideoProc.vhd" line 198: Output port <GPI1_Interrupt> of the instance <mcs_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/myProjects/VideoProc/VideoProc.srcs/sources_1/imports/VideoProc/VideoProc.vhd" line 198: Output port <GPI2_Interrupt> of the instance <mcs_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/myProjects/VideoProc/VideoProc.srcs/sources_1/imports/VideoProc/VideoProc.vhd" line 198: Output port <GPI3_Interrupt> of the instance <mcs_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/myProjects/VideoProc/VideoProc.srcs/sources_1/imports/VideoProc/VideoProc.vhd" line 198: Output port <GPI4_Interrupt> of the instance <mcs_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/myProjects/VideoProc/VideoProc.srcs/sources_1/imports/VideoProc/VideoProc.vhd" line 216: Output port <SDRAM_CLK> of the instance <VideoProcCore_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/myProjects/VideoProc/VideoProc.srcs/sources_1/imports/VideoProc/VideoProc.vhd" line 261: Output port <LOCKED> of the instance <your_instance_name> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <led_sig> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit tristate buffer for signal <SDA> created at line 175
    Found 1-bit tristate buffer for signal <SCL> created at line 178
    Found 1-bit tristate buffer for signal <SDRAM_DQ<15>> created at line 256
    Found 1-bit tristate buffer for signal <SDRAM_DQ<14>> created at line 256
    Found 1-bit tristate buffer for signal <SDRAM_DQ<13>> created at line 256
    Found 1-bit tristate buffer for signal <SDRAM_DQ<12>> created at line 256
    Found 1-bit tristate buffer for signal <SDRAM_DQ<11>> created at line 256
    Found 1-bit tristate buffer for signal <SDRAM_DQ<10>> created at line 256
    Found 1-bit tristate buffer for signal <SDRAM_DQ<9>> created at line 256
    Found 1-bit tristate buffer for signal <SDRAM_DQ<8>> created at line 256
    Found 1-bit tristate buffer for signal <SDRAM_DQ<7>> created at line 256
    Found 1-bit tristate buffer for signal <SDRAM_DQ<6>> created at line 256
    Found 1-bit tristate buffer for signal <SDRAM_DQ<5>> created at line 256
    Found 1-bit tristate buffer for signal <SDRAM_DQ<4>> created at line 256
    Found 1-bit tristate buffer for signal <SDRAM_DQ<3>> created at line 256
    Found 1-bit tristate buffer for signal <SDRAM_DQ<2>> created at line 256
    Found 1-bit tristate buffer for signal <SDRAM_DQ<1>> created at line 256
    Found 1-bit tristate buffer for signal <SDRAM_DQ<0>> created at line 256
    Summary:
	inferred   3 Multiplexer(s).
	inferred  18 Tristate(s).
Unit <VideoProc> synthesized.

Synthesizing Unit <VideoProcCore>.
    Related source file is "C:/Xilinx/myProjects/VideoProc/VideoProc.srcs/sources_1/imports/VideoProc/VideoProcCore.vhd".
INFO:Xst:3210 - "C:/Xilinx/myProjects/VideoProc/VideoProc.srcs/sources_1/imports/VideoProc/VideoProcCore.vhd" line 229: Output port <OddFrame> of the instance <VGA_CTRL_1> is unconnected or connected to loadless signal.
    Summary:
	inferred   3 Multiplexer(s).
Unit <VideoProcCore> synthesized.

Synthesizing Unit <CAM_CTRL>.
    Related source file is "C:/Xilinx/myProjects/VideoProc/VideoProc.srcs/sources_1/imports/VideoProc/CAM_CTRL.vhd".
    Found 1-bit register for signal <Rg_dec_dly2>.
    Found 1-bit register for signal <Rg_dec_dly1>.
    Found 1-bit register for signal <CamHsync_dly2>.
    Found 1-bit register for signal <CamHsync_dly1>.
    Found 1-bit register for signal <CamVsync_dly2>.
    Found 1-bit register for signal <CamVsync_dly1>.
    Found 8-bit register for signal <Rg_latch>.
    Found 8-bit register for signal <gB_latch>.
    Found 16-bit register for signal <CamPixCount4x_sig>.
    Found 10-bit register for signal <PclkPixCount_dly2>.
    Found 10-bit register for signal <PclkPixCount_dly1>.
    Found 9-bit register for signal <CamLineCount_sig>.
    Found 11-bit register for signal <PclkPixCount>.
    Found 11-bit adder for signal <PclkPixCount[10]_GND_11_o_add_0_OUT> created at line 46.
    Found 16-bit adder for signal <CamPixCount4x_sig[15]_GND_11_o_add_7_OUT> created at line 87.
    Found 9-bit adder for signal <CamLineCount_sig[8]_GND_11_o_add_15_OUT> created at line 165.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  78 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <CAM_CTRL> synthesized.

Synthesizing Unit <VGA_CTRL>.
    Related source file is "C:/Xilinx/myProjects/VideoProc/VideoProc.srcs/sources_1/imports/VideoProc/VGA_CTRL.vhd".
    Found 1-bit register for signal <VgaVisible>.
    Found 1-bit register for signal <VgaHsync>.
    Found 1-bit register for signal <VgaVsync>.
    Found 1-bit register for signal <VgaPixCount_enb>.
    Found 10-bit register for signal <VgaPixCount_sig>.
    Found 9-bit register for signal <VgaLineCount_sig>.
    Found 1-bit register for signal <VgaFrameCount>.
    Found 10-bit adder for signal <VgaPixCount_sig[9]_GND_12_o_add_1_OUT> created at line 61.
    Found 9-bit adder for signal <VgaLineCount_sig[8]_GND_12_o_add_8_OUT> created at line 81.
    Found 10-bit comparator lessequal for signal <n0018> created at line 89
    Found 10-bit comparator greater for signal <VgaPixCount_sig[9]_PWR_10_o_LessThan_15_o> created at line 89
    Found 10-bit comparator lessequal for signal <n0022> created at line 90
    Found 9-bit comparator lessequal for signal <n0025> created at line 94
    Found 9-bit comparator greater for signal <VgaLineCount_sig[8]_PWR_10_o_LessThan_19_o> created at line 94
    Found 9-bit comparator lessequal for signal <n0029> created at line 95
    Found 9-bit comparator lessequal for signal <n0031> created at line 95
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <VGA_CTRL> synthesized.

Synthesizing Unit <LINEIN_CTRL>.
    Related source file is "C:/Xilinx/myProjects/VideoProc/VideoProc.srcs/sources_1/imports/VideoProc/LINEIN_CTRL.vhd".
WARNING:Xst:647 - Input <VgaLineCount<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VgaLineCount<8:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <oddline_dly1>.
    Found 1-bit register for signal <oddline_dly2>.
    Found 16-bit register for signal <buf_RGB>.
    Found 10-bit register for signal <LB_RD_ADDR>.
    Found 10-bit adder for signal <VgaPixCount[9]_GND_13_o_add_2_OUT> created at line 98.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <LINEIN_CTRL> synthesized.

Synthesizing Unit <SRAM>.
    Related source file is "C:/Xilinx/myProjects/VideoProc/VideoProc.srcs/sources_1/imports/VideoProc/SRAM.vhd".
    Found 1024x16-bit dual-port RAM <Mram_RAMDATA> for signal <RAMDATA>.
    Found 16-bit register for signal <RDDATA>.
    Summary:
	inferred   1 RAM(s).
	inferred  16 D-type flip-flop(s).
Unit <SRAM> synthesized.

Synthesizing Unit <LINEOUT_CTRL>.
    Related source file is "C:/Xilinx/myProjects/VideoProc/VideoProc.srcs/sources_1/imports/VideoProc/LINEOUT_CTRL.vhd".
WARNING:Xst:647 - Input <CamLineCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VgaLineCount<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VgaLineCount<8:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLK100M> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <oddline_dly1>.
    Found 1-bit register for signal <OB_WR_N_A>.
    Found 1-bit register for signal <OB_WR_N_B>.
    Found 1-bit register for signal <PIXRD_dly2>.
    Found 1-bit register for signal <PIXRD_dly1>.
    Found 1-bit register for signal <PIXWR_dly2>.
    Found 1-bit register for signal <PIXWR_dly1>.
    Found 1-bit register for signal <PIXSTB_dly2>.
    Found 1-bit register for signal <PIXSTB_dly1>.
    Found 1-bit register for signal <oddline_dly2>.
    Found 16-bit register for signal <vga_RGB>.
    Found 16-bit register for signal <OB_WR_DATA>.
    Found 16-bit register for signal <vga_RGB_dly0>.
    Found 16-bit register for signal <vga_RGB_dly1>.
    Found 16-bit register for signal <vga_RGB_dly2>.
    Found 16-bit register for signal <vga_RGB_dly3>.
    Found 10-bit register for signal <LB_ADDR>.
    Found 10-bit register for signal <OB_RD_ADDR>.
    Found 10-bit register for signal <OB_WR_ADDR>.
    Found 10-bit register for signal <pixstb_count>.
    Found 10-bit register for signal <pixstb_count_plus>.
    Found 3-bit register for signal <WaitLine>.
    Found 4-bit register for signal <ViewMode_dly2>.
    Found 4-bit register for signal <ViewMode_dly1>.
    Found 9-bit register for signal <SdrwLineCount_sig>.
    Found 10-bit adder for signal <VgaPixCount[9]_GND_15_o_add_14_OUT> created at line 163.
    Found 3-bit adder for signal <WaitLine[2]_GND_15_o_add_39_OUT> created at line 294.
    Found 10-bit adder for signal <pixstb_count[9]_GND_15_o_add_48_OUT> created at line 312.
    Found 10-bit adder for signal <pixstb_count[9]_GND_15_o_add_52_OUT> created at line 323.
    Found 9-bit adder for signal <SdrwLineCount_sig[8]_GND_15_o_add_63_OUT> created at line 356.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred 176 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
Unit <LINEOUT_CTRL> synthesized.

Synthesizing Unit <SDRAM_CTRL>.
    Related source file is "C:/Xilinx/myProjects/VideoProc/VideoProc.srcs/sources_1/imports/VideoProc/SDRAM_CTRL.vhd".
WARNING:Xst:647 - Input <SdrwLineCount<8:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIXSTB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CamVsync> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <coladdr_norm> equivalent to <SDRAM_CKE> has been removed
    Found 1-bit register for signal <buf_RGB_win_dly2>.
    Found 1-bit register for signal <buf_RGB_win_dly1>.
    Found 1-bit register for signal <rasn_norm>.
    Found 1-bit register for signal <rasn_diff>.
    Found 1-bit register for signal <casn_norm>.
    Found 1-bit register for signal <casn_diff>.
    Found 1-bit register for signal <SDRAM_WE_N>.
    Found 1-bit register for signal <SDRAM_RAS_N>.
    Found 1-bit register for signal <SDRAM_CAS_N>.
    Found 1-bit register for signal <SDRAM_CKE>.
    Found 1-bit register for signal <SDRAM_DQENB_N>.
    Found 1-bit register for signal <winp0>.
    Found 1-bit register for signal <winp1>.
    Found 1-bit register for signal <winp2>.
    Found 1-bit register for signal <winp3>.
    Found 1-bit register for signal <dec18>.
    Found 1-bit register for signal <dec17>.
    Found 1-bit register for signal <dec16>.
    Found 1-bit register for signal <dec15>.
    Found 1-bit register for signal <MDET_L>.
    Found 1-bit register for signal <MDET_R>.
    Found 8-bit register for signal <coladdr_norm_dummy>.
    Found 16-bit register for signal <buf_RGB_dly3>.
    Found 16-bit register for signal <buf_RGB_dly2>.
    Found 16-bit register for signal <buf_RGB_dly1>.
    Found 16-bit register for signal <sdram_data3>.
    Found 16-bit register for signal <sdram_data2>.
    Found 16-bit register for signal <sdram_data1>.
    Found 16-bit register for signal <sdram_data0>.
    Found 16-bit register for signal <pwrupcount>.
    Found 16-bit register for signal <SDRAM_DQO>.
    Found 16-bit register for signal <latchp0>.
    Found 16-bit register for signal <latchp1>.
    Found 16-bit register for signal <latchp2>.
    Found 16-bit register for signal <latchp3>.
    Found 16-bit register for signal <latchd0>.
    Found 16-bit register for signal <latchd1>.
    Found 16-bit register for signal <latchd2>.
    Found 16-bit register for signal <latchd3>.
    Found 16-bit register for signal <abs3>.
    Found 16-bit register for signal <abs2>.
    Found 16-bit register for signal <abs1>.
    Found 16-bit register for signal <abs0>.
    Found 16-bit register for signal <sdram_data_sdrd>.
    Found 5-bit register for signal <count100m>.
    Found 5-bit register for signal <MemState>.
    Found 3-bit register for signal <FrameCount>.
    Found 12-bit register for signal <rowaddr_norm>.
    Found 12-bit register for signal <SDRAM_A>.
    Found 12-bit register for signal <abs_y_sft>.
    Found 12-bit register for signal <acc_y_L>.
    Found 12-bit register for signal <acc_y_latch_L>.
    Found 12-bit register for signal <v_acc_y_L>.
    Found 12-bit register for signal <v_acc_y_latch_L>.
    Found 12-bit register for signal <acc_y_R>.
    Found 12-bit register for signal <acc_y_latch_R>.
    Found 12-bit register for signal <v_acc_y_R>.
    Found 12-bit register for signal <v_acc_y_latch_R>.
    Found 2-bit register for signal <baddr_norm>.
    Found 2-bit register for signal <SDRAM_BA>.
    Found 4-bit register for signal <cmdcount>.
    Found finite state machine <FSM_0> for signal <MemState>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 14                                             |
    | Inputs             | 4                                              |
    | Outputs            | 6                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST_N (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <cmdcount[3]_GND_16_o_add_18_OUT> created at line 188.
    Found 5-bit adder for signal <count100m[4]_GND_16_o_add_37_OUT> created at line 255.
    Found 16-bit adder for signal <pwrupcount[15]_GND_16_o_add_41_OUT> created at line 267.
    Found 3-bit adder for signal <frame2read_m7> created at line 286.
    Found 12-bit adder for signal <add_y_L> created at line 704.
    Found 12-bit adder for signal <v_add_y_L> created at line 736.
    Found 12-bit adder for signal <add_y_R> created at line 781.
    Found 12-bit adder for signal <v_add_y_R> created at line 813.
    Found 3-bit subtractor for signal <frame2read_norm> created at line 82.
    Found 6-bit subtractor for signal <diffR0> created at line 115.
    Found 6-bit subtractor for signal <diffR1> created at line 116.
    Found 6-bit subtractor for signal <diffR2> created at line 117.
    Found 6-bit subtractor for signal <diffR3> created at line 118.
    Found 7-bit subtractor for signal <diffG0> created at line 123.
    Found 7-bit subtractor for signal <diffG1> created at line 124.
    Found 7-bit subtractor for signal <diffG2> created at line 125.
    Found 7-bit subtractor for signal <diffG3> created at line 126.
    Found 6-bit subtractor for signal <diffB0> created at line 131.
    Found 6-bit subtractor for signal <diffB1> created at line 132.
    Found 6-bit subtractor for signal <diffB2> created at line 133.
    Found 6-bit subtractor for signal <diffB3> created at line 134.
    Found 12-bit adder for signal <_n0823> created at line 687.
    Found 12-bit adder for signal <_n0824> created at line 687.
    Found 12-bit adder for signal <abs_y> created at line 687.
    Found 16-bit 7-to-1 multiplexer for signal <_n0826> created at line 72.
    Found 16-bit comparator greater for signal <CamPixCount4x[15]_GND_16_o_LessThan_46_o> created at line 275
    Found 5-bit comparator lessequal for signal <n0065> created at line 298
    Found 5-bit comparator lessequal for signal <n0067> created at line 298
    Found 5-bit comparator lessequal for signal <n0117> created at line 374
    Found 5-bit comparator lessequal for signal <n0119> created at line 374
    Found 10-bit comparator greater for signal <VgaPixCount[9]_GND_16_o_LessThan_233_o> created at line 712
    Found 9-bit comparator greater for signal <VgaLineCount[8]_GND_16_o_LessThan_237_o> created at line 726
    Found 9-bit comparator greater for signal <VgaLineCount[8]_PWR_14_o_LessThan_245_o> created at line 746
    Found 12-bit comparator lessequal for signal <n0359> created at line 770
    Found 10-bit comparator greater for signal <VgaPixCount[9]_GND_16_o_LessThan_256_o> created at line 789
    Found 12-bit comparator lessequal for signal <n0381> created at line 847
    WARNING:Xst:2404 -  FFs/Latches <SDRAM_DQMH<0:0>> (without init value) have a constant value of 0 in block <SDRAM_CTRL>.
    WARNING:Xst:2404 -  FFs/Latches <SDRAM_DQML<0:0>> (without init value) have a constant value of 0 in block <SDRAM_CTRL>.
    WARNING:Xst:2404 -  FFs/Latches <coladdr_norm<11:11>> (without init value) have a constant value of 0 in block <SDRAM_CTRL>.
    WARNING:Xst:2404 -  FFs/Latches <coladdr_norm<10:9>> (without init value) have a constant value of 0 in block <SDRAM_CTRL>.
    WARNING:Xst:2404 -  FFs/Latches <SDRAM_CS_N<0:0>> (without init value) have a constant value of 0 in block <SDRAM_CTRL>.
    Summary:
	inferred  24 Adder/Subtractor(s).
	inferred 529 D-type flip-flop(s).
	inferred  11 Comparator(s).
	inferred  56 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <SDRAM_CTRL> synthesized.

Synthesizing Unit <clk_wiz_v3_6_0>.
    Related source file is "c:/Xilinx/myProjects/VideoProc/VideoProc.srcs/sources_1/ip/clk_wiz_v3_6_0/clk_wiz_v3_6_0.v".
    Summary:
	no macro.
Unit <clk_wiz_v3_6_0> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 1024x16-bit dual-port RAM                             : 4
# Adders/Subtractors                                   : 35
 10-bit adder                                          : 5
 11-bit adder                                          : 1
 12-bit adder                                          : 7
 16-bit adder                                          : 2
 3-bit adder                                           : 2
 3-bit subtractor                                      : 1
 4-bit adder                                           : 1
 5-bit adder                                           : 1
 6-bit subtractor                                      : 8
 7-bit subtractor                                      : 4
 9-bit adder                                           : 3
# Registers                                            : 113
 1-bit register                                        : 44
 10-bit register                                       : 9
 11-bit register                                       : 1
 12-bit register                                       : 11
 16-bit register                                       : 34
 2-bit register                                        : 2
 3-bit register                                        : 2
 4-bit register                                        : 3
 5-bit register                                        : 1
 8-bit register                                        : 3
 9-bit register                                        : 3
# Comparators                                          : 18
 10-bit comparator greater                             : 3
 10-bit comparator lessequal                           : 2
 12-bit comparator lessequal                           : 2
 16-bit comparator greater                             : 1
 5-bit comparator lessequal                            : 4
 9-bit comparator greater                              : 3
 9-bit comparator lessequal                            : 3
# Multiplexers                                         : 81
 1-bit 2-to-1 multiplexer                              : 15
 10-bit 2-to-1 multiplexer                             : 4
 12-bit 2-to-1 multiplexer                             : 11
 16-bit 2-to-1 multiplexer                             : 17
 16-bit 7-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 3
 3-bit 2-to-1 multiplexer                              : 5
 5-bit 2-to-1 multiplexer                              : 9
 6-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 6
 9-bit 2-to-1 multiplexer                              : 6
# Tristates                                            : 18
 1-bit tristate buffer                                 : 18
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <c:/Xilinx/myProjects/VideoProc/VideoProc.srcs/sources_1/ip/microblaze_mcs_v1_4_0/microblaze_mcs_v1_4_0.ngc>.
Loading core <microblaze_mcs_v1_4_0> for timing and area information for instance <mcs_0>.
WARNING:Xst:2404 -  FFs/Latches <abs_y_sft<11:7>> (without init value) have a constant value of 0 in block <SDRAM_CTRL>.

Synthesizing (advanced) Unit <CAM_CTRL>.
The following registers are absorbed into counter <CamPixCount4x_sig>: 1 register on signal <CamPixCount4x_sig>.
The following registers are absorbed into counter <CamLineCount_sig>: 1 register on signal <CamLineCount_sig>.
The following registers are absorbed into counter <PclkPixCount>: 1 register on signal <PclkPixCount>.
Unit <CAM_CTRL> synthesized (advanced).

Synthesizing (advanced) Unit <LINEOUT_CTRL>.
The following registers are absorbed into counter <pixstb_count>: 1 register on signal <pixstb_count>.
The following registers are absorbed into counter <SdrwLineCount_sig>: 1 register on signal <SdrwLineCount_sig>.
The following registers are absorbed into counter <WaitLine>: 1 register on signal <WaitLine>.
Unit <LINEOUT_CTRL> synthesized (advanced).

Synthesizing (advanced) Unit <SDRAM_CTRL>.
The following registers are absorbed into accumulator <v_acc_y_L>: 1 register on signal <v_acc_y_L>.
The following registers are absorbed into accumulator <v_acc_y_R>: 1 register on signal <v_acc_y_R>.
The following registers are absorbed into accumulator <acc_y_L>: 1 register on signal <acc_y_L>.
The following registers are absorbed into accumulator <acc_y_R>: 1 register on signal <acc_y_R>.
The following registers are absorbed into counter <pwrupcount>: 1 register on signal <pwrupcount>.
The following registers are absorbed into counter <FrameCount>: 1 register on signal <FrameCount>.
The following registers are absorbed into counter <cmdcount>: 1 register on signal <cmdcount>.
The following registers are absorbed into counter <count100m>: 1 register on signal <count100m>.
Unit <SDRAM_CTRL> synthesized (advanced).

Synthesizing (advanced) Unit <SRAM>.
INFO:Xst:3226 - The RAM <Mram_RAMDATA> will be implemented as a BLOCK RAM, absorbing the following register(s): <RDDATA>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 16-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <WRADDR>        |          |
    |     diA            | connected to signal <WRDATA>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 16-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <CLK>           | rise     |
    |     addrB          | connected to signal <RDADDR>        |          |
    |     doB            | connected to signal <RDDATA>        |          |
    |     dorstB         | connected to internal node          | low      |
    | reset value        | 0000000000000000                               |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <SRAM> synthesized (advanced).

Synthesizing (advanced) Unit <VGA_CTRL>.
The following registers are absorbed into counter <VgaPixCount_sig>: 1 register on signal <VgaPixCount_sig>.
The following registers are absorbed into counter <VgaLineCount_sig>: 1 register on signal <VgaLineCount_sig>.
Unit <VGA_CTRL> synthesized (advanced).
WARNING:Xst:2677 - Node <acc_y_latch_L_0> of sequential type is unconnected in block <SDRAM_CTRL>.
WARNING:Xst:2677 - Node <acc_y_latch_L_1> of sequential type is unconnected in block <SDRAM_CTRL>.
WARNING:Xst:2677 - Node <acc_y_latch_L_2> of sequential type is unconnected in block <SDRAM_CTRL>.
WARNING:Xst:2677 - Node <acc_y_latch_L_3> of sequential type is unconnected in block <SDRAM_CTRL>.
WARNING:Xst:2677 - Node <acc_y_latch_L_4> of sequential type is unconnected in block <SDRAM_CTRL>.
WARNING:Xst:2677 - Node <acc_y_latch_L_5> of sequential type is unconnected in block <SDRAM_CTRL>.
WARNING:Xst:2677 - Node <acc_y_latch_L_6> of sequential type is unconnected in block <SDRAM_CTRL>.
WARNING:Xst:2677 - Node <acc_y_latch_L_7> of sequential type is unconnected in block <SDRAM_CTRL>.
WARNING:Xst:2677 - Node <acc_y_latch_R_0> of sequential type is unconnected in block <SDRAM_CTRL>.
WARNING:Xst:2677 - Node <acc_y_latch_R_1> of sequential type is unconnected in block <SDRAM_CTRL>.
WARNING:Xst:2677 - Node <acc_y_latch_R_2> of sequential type is unconnected in block <SDRAM_CTRL>.
WARNING:Xst:2677 - Node <acc_y_latch_R_3> of sequential type is unconnected in block <SDRAM_CTRL>.
WARNING:Xst:2677 - Node <acc_y_latch_R_4> of sequential type is unconnected in block <SDRAM_CTRL>.
WARNING:Xst:2677 - Node <acc_y_latch_R_5> of sequential type is unconnected in block <SDRAM_CTRL>.
WARNING:Xst:2677 - Node <acc_y_latch_R_6> of sequential type is unconnected in block <SDRAM_CTRL>.
WARNING:Xst:2677 - Node <acc_y_latch_R_7> of sequential type is unconnected in block <SDRAM_CTRL>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 1024x16-bit dual-port block RAM                       : 4
# Adders/Subtractors                                   : 20
 10-bit adder                                          : 3
 12-bit adder                                          : 3
 3-bit adder                                           : 1
 3-bit subtractor                                      : 1
 6-bit subtractor                                      : 8
 7-bit subtractor                                      : 4
# Counters                                             : 12
 10-bit up counter                                     : 2
 11-bit up counter                                     : 1
 16-bit up counter                                     : 2
 3-bit up counter                                      : 2
 4-bit up counter                                      : 1
 5-bit up counter                                      : 1
 9-bit up counter                                      : 3
# Accumulators                                         : 4
 12-bit up loadable accumulator                        : 4
# Registers                                            : 661
 Flip-Flops                                            : 661
# Comparators                                          : 18
 10-bit comparator greater                             : 3
 10-bit comparator lessequal                           : 2
 12-bit comparator lessequal                           : 2
 16-bit comparator greater                             : 1
 5-bit comparator lessequal                            : 4
 9-bit comparator greater                              : 3
 9-bit comparator lessequal                            : 3
# Multiplexers                                         : 147
 1-bit 2-to-1 multiplexer                              : 99
 12-bit 2-to-1 multiplexer                             : 7
 16-bit 2-to-1 multiplexer                             : 12
 16-bit 7-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 3
 3-bit 2-to-1 multiplexer                              : 4
 5-bit 2-to-1 multiplexer                              : 8
 6-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 6
 9-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <coladdr_norm_dummy_0> (without init value) has a constant value of 0 in block <SDRAM_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <coladdr_norm_dummy_1> (without init value) has a constant value of 0 in block <SDRAM_CTRL>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <VideoProcCore_1/SDRAM_CTRL_1/FSM_0> on signal <MemState[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00000 | 000
 00001 | 001
 10001 | 011
 00010 | 010
 10010 | 110
 00100 | 111
 00101 | 101
-------------------
WARNING:Xst:2677 - Node <v_acc_y_latch_L_0> of sequential type is unconnected in block <SDRAM_CTRL>.
WARNING:Xst:2677 - Node <v_acc_y_latch_L_1> of sequential type is unconnected in block <SDRAM_CTRL>.
WARNING:Xst:2677 - Node <v_acc_y_latch_L_2> of sequential type is unconnected in block <SDRAM_CTRL>.
WARNING:Xst:2677 - Node <v_acc_y_latch_L_3> of sequential type is unconnected in block <SDRAM_CTRL>.
WARNING:Xst:2677 - Node <v_acc_y_latch_L_4> of sequential type is unconnected in block <SDRAM_CTRL>.
WARNING:Xst:2677 - Node <v_acc_y_latch_L_5> of sequential type is unconnected in block <SDRAM_CTRL>.
WARNING:Xst:2677 - Node <v_acc_y_latch_L_6> of sequential type is unconnected in block <SDRAM_CTRL>.
WARNING:Xst:2677 - Node <v_acc_y_latch_L_7> of sequential type is unconnected in block <SDRAM_CTRL>.
WARNING:Xst:2677 - Node <v_acc_y_latch_R_0> of sequential type is unconnected in block <SDRAM_CTRL>.
WARNING:Xst:2677 - Node <v_acc_y_latch_R_1> of sequential type is unconnected in block <SDRAM_CTRL>.
WARNING:Xst:2677 - Node <v_acc_y_latch_R_2> of sequential type is unconnected in block <SDRAM_CTRL>.
WARNING:Xst:2677 - Node <v_acc_y_latch_R_3> of sequential type is unconnected in block <SDRAM_CTRL>.
WARNING:Xst:2677 - Node <v_acc_y_latch_R_4> of sequential type is unconnected in block <SDRAM_CTRL>.
WARNING:Xst:2677 - Node <v_acc_y_latch_R_5> of sequential type is unconnected in block <SDRAM_CTRL>.
WARNING:Xst:2677 - Node <v_acc_y_latch_R_6> of sequential type is unconnected in block <SDRAM_CTRL>.
WARNING:Xst:2677 - Node <v_acc_y_latch_R_7> of sequential type is unconnected in block <SDRAM_CTRL>.
INFO:Xst:1901 - Instance your_instance_name/pll_base_inst in unit your_instance_name/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV

Optimizing unit <VideoProc> ...

Optimizing unit <VideoProcCore> ...

Optimizing unit <CAM_CTRL> ...

Optimizing unit <LINEOUT_CTRL> ...

Optimizing unit <SDRAM_CTRL> ...

Optimizing unit <VGA_CTRL> ...

Optimizing unit <LINEIN_CTRL> ...
WARNING:Xst:2677 - Node <VideoProcCore_1/LineOut_CTRL_1/SdrwLineCount_sig_8> of sequential type is unconnected in block <VideoProc>.
WARNING:Xst:2677 - Node <VideoProcCore_1/VGA_CTRL_1/VgaFrameCount> of sequential type is unconnected in block <VideoProc>.
WARNING:Xst:1710 - FF/Latch <VideoProcCore_1/LineOut_CTRL_1/WaitLine_2> (without init value) has a constant value of 0 in block <VideoProc>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <VideoProcCore_1/LineOut_CTRL_1/oddline_dly1> in Unit <VideoProc> is equivalent to the following FF/Latch, which will be removed : <VideoProcCore_1/LineIn_CTRL_1/oddline_dly1> 
INFO:Xst:2261 - The FF/Latch <VideoProcCore_1/LineOut_CTRL_1/oddline_dly2> in Unit <VideoProc> is equivalent to the following FF/Latch, which will be removed : <VideoProcCore_1/LineIn_CTRL_1/oddline_dly2> 
Found area constraint ratio of 100 (+ 0) on block VideoProc, actual ratio is 31.
INFO:Xst:2260 - The FF/Latch <U0/ilmb/POR_FF_I> in Unit <mcs_0> is equivalent to the following FF/Latch : <U0/dlmb/POR_FF_I> 
INFO:Xst:2260 - The FF/Latch <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[31].fdr_i> in Unit <mcs_0> is equivalent to the following 31 FFs/Latches : <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[30].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[29].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[28].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[27].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[26].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[25].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[24].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[23].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[22].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[21].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[20].fdr_i>
   <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[19].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[18].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[17].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[16].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[15].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[14].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[13].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[12].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[11].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[10].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[9].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[8].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[7].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[6].fdr_i>
   <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[5].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[4].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[3].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[2].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[1].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[0].fdr_i> 
INFO:Xst:2260 - The FF/Latch <U0/ilmb/POR_FF_I> in Unit <mcs_0> is equivalent to the following FF/Latch : <U0/dlmb/POR_FF_I> 
INFO:Xst:2260 - The FF/Latch <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[31].fdr_i> in Unit <mcs_0> is equivalent to the following 31 FFs/Latches : <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[30].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[29].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[28].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[27].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[26].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[25].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[24].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[23].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[22].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[21].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[20].fdr_i>
   <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[19].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[18].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[17].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[16].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[15].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[14].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[13].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[12].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[11].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[10].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[9].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[8].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[7].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[6].fdr_i>
   <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[5].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[4].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[3].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[2].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[1].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[0].fdr_i> 
FlipFlop VideoProcCore_1/SDRAM_CTRL_1/SDRAM_CKE has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 795
 Flip-Flops                                            : 795

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Clock Information:
------------------
----------------------------------------+------------------------+-------+
Clock Signal                            | Clock buffer(FF name)  | Load  |
----------------------------------------+------------------------+-------+
your_instance_name/pll_base_inst/CLKOUT0| BUFG                   | 997   |
your_instance_name/pll_base_inst/CLKOUT1| BUFG                   | 314   |
PCLK                                    | BUFGP                  | 47    |
----------------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 7.968ns (Maximum Frequency: 125.508MHz)
   Minimum input arrival time before clock: 5.341ns
   Maximum output required time after clock: 5.763ns
   Maximum combinational path delay: No path found

=========================================================================
