# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Nanoprocessor.srcs/sources_1/ip/c_addsub_0/sim/c_addsub_0.vhd" \
"../../../../Nanoprocessor.srcs/sources_1/new/Add_Sub_Unit.vhd" \
"../../../../Nanoprocessor.srcs/sim_1/new/TB_Add_Sub_Unit.vhd" \

# Do not sort compile order
nosort
