-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
-- Date        : Fri Oct 14 12:55:19 2022
-- Host        : beta running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_tdc_bank_0_1_sim_netlist.vhdl
-- Design      : design_1_tdc_bank_0_1
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z045ffg900-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux is
  port (
    clocks_i : in STD_LOGIC_VECTOR ( 3 downto 0 );
    delay_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clock_o : out STD_LOGIC
  );
  attribute dont_touch : string;
  attribute dont_touch of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux : entity is "true";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux is
  signal lut_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  signal mux_s : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH_boolean of mux_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_0 : label is std.standard.true;
  attribute box_type of middle_mux_0 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_1 : label is std.standard.true;
  attribute box_type of middle_mux_1 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of out_mux : label is std.standard.true;
  attribute box_type of out_mux : label is "PRIMITIVE";
begin
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clocks_i(0),
      O => lut_s(0)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clocks_i(1),
      O => lut_s(1)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clocks_i(2),
      O => lut_s(2)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clocks_i(3),
      O => lut_s(3)
    );
middle_mux_0: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(0),
      I1 => lut_s(1),
      O => mux_s(0),
      S => delay_i(0)
    );
middle_mux_1: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(2),
      I1 => lut_s(3),
      O => mux_s(1),
      S => delay_i(0)
    );
out_mux: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_s(0),
      I1 => mux_s(1),
      O => clock_o,
      S => delay_i(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__1\ is
  port (
    clocks_i : in STD_LOGIC_VECTOR ( 3 downto 0 );
    delay_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clock_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__1\ : entity is "clock_mux";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__1\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__1\ is
  signal lut_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  signal mux_s : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH_boolean of mux_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_0 : label is std.standard.true;
  attribute box_type of middle_mux_0 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_1 : label is std.standard.true;
  attribute box_type of middle_mux_1 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of out_mux : label is std.standard.true;
  attribute box_type of out_mux : label is "PRIMITIVE";
begin
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clocks_i(0),
      O => lut_s(0)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clocks_i(1),
      O => lut_s(1)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clocks_i(2),
      O => lut_s(2)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clocks_i(3),
      O => lut_s(3)
    );
middle_mux_0: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(0),
      I1 => lut_s(1),
      O => mux_s(0),
      S => delay_i(0)
    );
middle_mux_1: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(2),
      I1 => lut_s(3),
      O => mux_s(1),
      S => delay_i(0)
    );
out_mux: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_s(0),
      I1 => mux_s(1),
      O => clock_o,
      S => delay_i(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__10\ is
  port (
    clocks_i : in STD_LOGIC_VECTOR ( 3 downto 0 );
    delay_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clock_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__10\ : entity is "clock_mux";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__10\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__10\ is
  signal lut_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  signal mux_s : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH_boolean of mux_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_0 : label is std.standard.true;
  attribute box_type of middle_mux_0 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_1 : label is std.standard.true;
  attribute box_type of middle_mux_1 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of out_mux : label is std.standard.true;
  attribute box_type of out_mux : label is "PRIMITIVE";
begin
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clocks_i(0),
      O => lut_s(0)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clocks_i(1),
      O => lut_s(1)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clocks_i(2),
      O => lut_s(2)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clocks_i(3),
      O => lut_s(3)
    );
middle_mux_0: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(0),
      I1 => lut_s(1),
      O => mux_s(0),
      S => delay_i(0)
    );
middle_mux_1: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(2),
      I1 => lut_s(3),
      O => mux_s(1),
      S => delay_i(0)
    );
out_mux: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_s(0),
      I1 => mux_s(1),
      O => clock_o,
      S => delay_i(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__11\ is
  port (
    clocks_i : in STD_LOGIC_VECTOR ( 3 downto 0 );
    delay_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clock_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__11\ : entity is "clock_mux";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__11\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__11\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__11\ is
  signal lut_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  signal mux_s : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH_boolean of mux_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_0 : label is std.standard.true;
  attribute box_type of middle_mux_0 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_1 : label is std.standard.true;
  attribute box_type of middle_mux_1 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of out_mux : label is std.standard.true;
  attribute box_type of out_mux : label is "PRIMITIVE";
begin
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clocks_i(0),
      O => lut_s(0)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clocks_i(1),
      O => lut_s(1)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clocks_i(2),
      O => lut_s(2)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clocks_i(3),
      O => lut_s(3)
    );
middle_mux_0: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(0),
      I1 => lut_s(1),
      O => mux_s(0),
      S => delay_i(0)
    );
middle_mux_1: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(2),
      I1 => lut_s(3),
      O => mux_s(1),
      S => delay_i(0)
    );
out_mux: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_s(0),
      I1 => mux_s(1),
      O => clock_o,
      S => delay_i(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__12\ is
  port (
    clocks_i : in STD_LOGIC_VECTOR ( 3 downto 0 );
    delay_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clock_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__12\ : entity is "clock_mux";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__12\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__12\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__12\ is
  signal lut_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  signal mux_s : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH_boolean of mux_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_0 : label is std.standard.true;
  attribute box_type of middle_mux_0 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_1 : label is std.standard.true;
  attribute box_type of middle_mux_1 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of out_mux : label is std.standard.true;
  attribute box_type of out_mux : label is "PRIMITIVE";
begin
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clocks_i(0),
      O => lut_s(0)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clocks_i(1),
      O => lut_s(1)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clocks_i(2),
      O => lut_s(2)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clocks_i(3),
      O => lut_s(3)
    );
middle_mux_0: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(0),
      I1 => lut_s(1),
      O => mux_s(0),
      S => delay_i(0)
    );
middle_mux_1: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(2),
      I1 => lut_s(3),
      O => mux_s(1),
      S => delay_i(0)
    );
out_mux: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_s(0),
      I1 => mux_s(1),
      O => clock_o,
      S => delay_i(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__13\ is
  port (
    clocks_i : in STD_LOGIC_VECTOR ( 3 downto 0 );
    delay_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clock_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__13\ : entity is "clock_mux";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__13\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__13\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__13\ is
  signal lut_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  signal mux_s : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH_boolean of mux_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_0 : label is std.standard.true;
  attribute box_type of middle_mux_0 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_1 : label is std.standard.true;
  attribute box_type of middle_mux_1 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of out_mux : label is std.standard.true;
  attribute box_type of out_mux : label is "PRIMITIVE";
begin
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clocks_i(0),
      O => lut_s(0)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clocks_i(1),
      O => lut_s(1)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clocks_i(2),
      O => lut_s(2)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clocks_i(3),
      O => lut_s(3)
    );
middle_mux_0: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(0),
      I1 => lut_s(1),
      O => mux_s(0),
      S => delay_i(0)
    );
middle_mux_1: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(2),
      I1 => lut_s(3),
      O => mux_s(1),
      S => delay_i(0)
    );
out_mux: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_s(0),
      I1 => mux_s(1),
      O => clock_o,
      S => delay_i(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__14\ is
  port (
    clocks_i : in STD_LOGIC_VECTOR ( 3 downto 0 );
    delay_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clock_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__14\ : entity is "clock_mux";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__14\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__14\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__14\ is
  signal lut_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  signal mux_s : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH_boolean of mux_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_0 : label is std.standard.true;
  attribute box_type of middle_mux_0 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_1 : label is std.standard.true;
  attribute box_type of middle_mux_1 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of out_mux : label is std.standard.true;
  attribute box_type of out_mux : label is "PRIMITIVE";
begin
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clocks_i(0),
      O => lut_s(0)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clocks_i(1),
      O => lut_s(1)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clocks_i(2),
      O => lut_s(2)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clocks_i(3),
      O => lut_s(3)
    );
middle_mux_0: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(0),
      I1 => lut_s(1),
      O => mux_s(0),
      S => delay_i(0)
    );
middle_mux_1: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(2),
      I1 => lut_s(3),
      O => mux_s(1),
      S => delay_i(0)
    );
out_mux: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_s(0),
      I1 => mux_s(1),
      O => clock_o,
      S => delay_i(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__15\ is
  port (
    clocks_i : in STD_LOGIC_VECTOR ( 3 downto 0 );
    delay_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clock_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__15\ : entity is "clock_mux";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__15\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__15\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__15\ is
  signal lut_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  signal mux_s : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH_boolean of mux_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_0 : label is std.standard.true;
  attribute box_type of middle_mux_0 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_1 : label is std.standard.true;
  attribute box_type of middle_mux_1 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of out_mux : label is std.standard.true;
  attribute box_type of out_mux : label is "PRIMITIVE";
begin
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clocks_i(0),
      O => lut_s(0)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clocks_i(1),
      O => lut_s(1)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clocks_i(2),
      O => lut_s(2)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clocks_i(3),
      O => lut_s(3)
    );
middle_mux_0: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(0),
      I1 => lut_s(1),
      O => mux_s(0),
      S => delay_i(0)
    );
middle_mux_1: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(2),
      I1 => lut_s(3),
      O => mux_s(1),
      S => delay_i(0)
    );
out_mux: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_s(0),
      I1 => mux_s(1),
      O => clock_o,
      S => delay_i(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__2\ is
  port (
    clocks_i : in STD_LOGIC_VECTOR ( 3 downto 0 );
    delay_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clock_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__2\ : entity is "clock_mux";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__2\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__2\ is
  signal lut_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  signal mux_s : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH_boolean of mux_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_0 : label is std.standard.true;
  attribute box_type of middle_mux_0 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_1 : label is std.standard.true;
  attribute box_type of middle_mux_1 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of out_mux : label is std.standard.true;
  attribute box_type of out_mux : label is "PRIMITIVE";
begin
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clocks_i(0),
      O => lut_s(0)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clocks_i(1),
      O => lut_s(1)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clocks_i(2),
      O => lut_s(2)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clocks_i(3),
      O => lut_s(3)
    );
middle_mux_0: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(0),
      I1 => lut_s(1),
      O => mux_s(0),
      S => delay_i(0)
    );
middle_mux_1: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(2),
      I1 => lut_s(3),
      O => mux_s(1),
      S => delay_i(0)
    );
out_mux: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_s(0),
      I1 => mux_s(1),
      O => clock_o,
      S => delay_i(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__3\ is
  port (
    clocks_i : in STD_LOGIC_VECTOR ( 3 downto 0 );
    delay_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clock_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__3\ : entity is "clock_mux";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__3\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__3\ is
  signal lut_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  signal mux_s : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH_boolean of mux_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_0 : label is std.standard.true;
  attribute box_type of middle_mux_0 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_1 : label is std.standard.true;
  attribute box_type of middle_mux_1 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of out_mux : label is std.standard.true;
  attribute box_type of out_mux : label is "PRIMITIVE";
begin
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clocks_i(0),
      O => lut_s(0)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clocks_i(1),
      O => lut_s(1)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clocks_i(2),
      O => lut_s(2)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clocks_i(3),
      O => lut_s(3)
    );
middle_mux_0: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(0),
      I1 => lut_s(1),
      O => mux_s(0),
      S => delay_i(0)
    );
middle_mux_1: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(2),
      I1 => lut_s(3),
      O => mux_s(1),
      S => delay_i(0)
    );
out_mux: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_s(0),
      I1 => mux_s(1),
      O => clock_o,
      S => delay_i(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__4\ is
  port (
    clocks_i : in STD_LOGIC_VECTOR ( 3 downto 0 );
    delay_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clock_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__4\ : entity is "clock_mux";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__4\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__4\ is
  signal lut_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  signal mux_s : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH_boolean of mux_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_0 : label is std.standard.true;
  attribute box_type of middle_mux_0 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_1 : label is std.standard.true;
  attribute box_type of middle_mux_1 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of out_mux : label is std.standard.true;
  attribute box_type of out_mux : label is "PRIMITIVE";
begin
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clocks_i(0),
      O => lut_s(0)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clocks_i(1),
      O => lut_s(1)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clocks_i(2),
      O => lut_s(2)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clocks_i(3),
      O => lut_s(3)
    );
middle_mux_0: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(0),
      I1 => lut_s(1),
      O => mux_s(0),
      S => delay_i(0)
    );
middle_mux_1: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(2),
      I1 => lut_s(3),
      O => mux_s(1),
      S => delay_i(0)
    );
out_mux: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_s(0),
      I1 => mux_s(1),
      O => clock_o,
      S => delay_i(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__5\ is
  port (
    clocks_i : in STD_LOGIC_VECTOR ( 3 downto 0 );
    delay_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clock_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__5\ : entity is "clock_mux";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__5\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__5\ is
  signal lut_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  signal mux_s : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH_boolean of mux_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_0 : label is std.standard.true;
  attribute box_type of middle_mux_0 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_1 : label is std.standard.true;
  attribute box_type of middle_mux_1 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of out_mux : label is std.standard.true;
  attribute box_type of out_mux : label is "PRIMITIVE";
begin
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clocks_i(0),
      O => lut_s(0)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clocks_i(1),
      O => lut_s(1)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clocks_i(2),
      O => lut_s(2)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clocks_i(3),
      O => lut_s(3)
    );
middle_mux_0: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(0),
      I1 => lut_s(1),
      O => mux_s(0),
      S => delay_i(0)
    );
middle_mux_1: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(2),
      I1 => lut_s(3),
      O => mux_s(1),
      S => delay_i(0)
    );
out_mux: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_s(0),
      I1 => mux_s(1),
      O => clock_o,
      S => delay_i(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__6\ is
  port (
    clocks_i : in STD_LOGIC_VECTOR ( 3 downto 0 );
    delay_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clock_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__6\ : entity is "clock_mux";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__6\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__6\ is
  signal lut_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  signal mux_s : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH_boolean of mux_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_0 : label is std.standard.true;
  attribute box_type of middle_mux_0 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_1 : label is std.standard.true;
  attribute box_type of middle_mux_1 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of out_mux : label is std.standard.true;
  attribute box_type of out_mux : label is "PRIMITIVE";
begin
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clocks_i(0),
      O => lut_s(0)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clocks_i(1),
      O => lut_s(1)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clocks_i(2),
      O => lut_s(2)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clocks_i(3),
      O => lut_s(3)
    );
middle_mux_0: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(0),
      I1 => lut_s(1),
      O => mux_s(0),
      S => delay_i(0)
    );
middle_mux_1: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(2),
      I1 => lut_s(3),
      O => mux_s(1),
      S => delay_i(0)
    );
out_mux: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_s(0),
      I1 => mux_s(1),
      O => clock_o,
      S => delay_i(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__7\ is
  port (
    clocks_i : in STD_LOGIC_VECTOR ( 3 downto 0 );
    delay_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clock_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__7\ : entity is "clock_mux";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__7\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__7\ is
  signal lut_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  signal mux_s : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH_boolean of mux_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_0 : label is std.standard.true;
  attribute box_type of middle_mux_0 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_1 : label is std.standard.true;
  attribute box_type of middle_mux_1 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of out_mux : label is std.standard.true;
  attribute box_type of out_mux : label is "PRIMITIVE";
begin
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clocks_i(0),
      O => lut_s(0)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clocks_i(1),
      O => lut_s(1)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clocks_i(2),
      O => lut_s(2)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clocks_i(3),
      O => lut_s(3)
    );
middle_mux_0: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(0),
      I1 => lut_s(1),
      O => mux_s(0),
      S => delay_i(0)
    );
middle_mux_1: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(2),
      I1 => lut_s(3),
      O => mux_s(1),
      S => delay_i(0)
    );
out_mux: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_s(0),
      I1 => mux_s(1),
      O => clock_o,
      S => delay_i(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__8\ is
  port (
    clocks_i : in STD_LOGIC_VECTOR ( 3 downto 0 );
    delay_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clock_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__8\ : entity is "clock_mux";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__8\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__8\ is
  signal lut_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  signal mux_s : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH_boolean of mux_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_0 : label is std.standard.true;
  attribute box_type of middle_mux_0 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_1 : label is std.standard.true;
  attribute box_type of middle_mux_1 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of out_mux : label is std.standard.true;
  attribute box_type of out_mux : label is "PRIMITIVE";
begin
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clocks_i(0),
      O => lut_s(0)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clocks_i(1),
      O => lut_s(1)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clocks_i(2),
      O => lut_s(2)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clocks_i(3),
      O => lut_s(3)
    );
middle_mux_0: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(0),
      I1 => lut_s(1),
      O => mux_s(0),
      S => delay_i(0)
    );
middle_mux_1: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(2),
      I1 => lut_s(3),
      O => mux_s(1),
      S => delay_i(0)
    );
out_mux: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_s(0),
      I1 => mux_s(1),
      O => clock_o,
      S => delay_i(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__9\ is
  port (
    clocks_i : in STD_LOGIC_VECTOR ( 3 downto 0 );
    delay_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clock_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__9\ : entity is "clock_mux";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__9\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__9\ is
  signal lut_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  signal mux_s : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH_boolean of mux_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_0 : label is std.standard.true;
  attribute box_type of middle_mux_0 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_1 : label is std.standard.true;
  attribute box_type of middle_mux_1 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of out_mux : label is std.standard.true;
  attribute box_type of out_mux : label is "PRIMITIVE";
begin
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clocks_i(0),
      O => lut_s(0)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clocks_i(1),
      O => lut_s(1)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clocks_i(2),
      O => lut_s(2)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clocks_i(3),
      O => lut_s(3)
    );
middle_mux_0: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(0),
      I1 => lut_s(1),
      O => mux_s(0),
      S => delay_i(0)
    );
middle_mux_1: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(2),
      I1 => lut_s(3),
      O => mux_s(1),
      S => delay_i(0)
    );
out_mux: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_s(0),
      I1 => mux_s(1),
      O => clock_o,
      S => delay_i(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block is
  port (
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC
  );
  attribute dont_touch : string;
  attribute dont_touch of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block : entity is "true";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block is
  signal latch_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of latch_s : signal is std.standard.true;
  signal lut_s : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].latch\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[1].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[2].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[3].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
begin
  delta_o <= lut_s(4);
  lut_s(0) <= delta_i;
\delay_path[0].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(0),
      G => '1',
      GE => '1',
      Q => lut_s(1)
    );
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(0),
      O => latch_s(0)
    );
\delay_path[1].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(1),
      G => '1',
      GE => '1',
      Q => lut_s(2)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(1),
      O => latch_s(1)
    );
\delay_path[2].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(2),
      G => '1',
      GE => '1',
      Q => lut_s(3)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(2),
      O => latch_s(2)
    );
\delay_path[3].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(3),
      G => '1',
      GE => '1',
      Q => lut_s(4)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(3),
      O => latch_s(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__1\ is
  port (
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__1\ : entity is "coarse_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__1\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__1\ is
  signal latch_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of latch_s : signal is std.standard.true;
  signal lut_s : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].latch\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[1].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[2].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[3].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
begin
  delta_o <= lut_s(4);
  lut_s(0) <= delta_i;
\delay_path[0].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(0),
      G => '1',
      GE => '1',
      Q => lut_s(1)
    );
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(0),
      O => latch_s(0)
    );
\delay_path[1].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(1),
      G => '1',
      GE => '1',
      Q => lut_s(2)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(1),
      O => latch_s(1)
    );
\delay_path[2].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(2),
      G => '1',
      GE => '1',
      Q => lut_s(3)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(2),
      O => latch_s(2)
    );
\delay_path[3].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(3),
      G => '1',
      GE => '1',
      Q => lut_s(4)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(3),
      O => latch_s(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__10\ is
  port (
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__10\ : entity is "coarse_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__10\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__10\ is
  signal latch_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of latch_s : signal is std.standard.true;
  signal lut_s : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].latch\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[1].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[2].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[3].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
begin
  delta_o <= lut_s(4);
  lut_s(0) <= delta_i;
\delay_path[0].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(0),
      G => '1',
      GE => '1',
      Q => lut_s(1)
    );
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(0),
      O => latch_s(0)
    );
\delay_path[1].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(1),
      G => '1',
      GE => '1',
      Q => lut_s(2)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(1),
      O => latch_s(1)
    );
\delay_path[2].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(2),
      G => '1',
      GE => '1',
      Q => lut_s(3)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(2),
      O => latch_s(2)
    );
\delay_path[3].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(3),
      G => '1',
      GE => '1',
      Q => lut_s(4)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(3),
      O => latch_s(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__11\ is
  port (
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__11\ : entity is "coarse_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__11\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__11\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__11\ is
  signal latch_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of latch_s : signal is std.standard.true;
  signal lut_s : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].latch\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[1].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[2].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[3].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
begin
  delta_o <= lut_s(4);
  lut_s(0) <= delta_i;
\delay_path[0].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(0),
      G => '1',
      GE => '1',
      Q => lut_s(1)
    );
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(0),
      O => latch_s(0)
    );
\delay_path[1].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(1),
      G => '1',
      GE => '1',
      Q => lut_s(2)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(1),
      O => latch_s(1)
    );
\delay_path[2].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(2),
      G => '1',
      GE => '1',
      Q => lut_s(3)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(2),
      O => latch_s(2)
    );
\delay_path[3].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(3),
      G => '1',
      GE => '1',
      Q => lut_s(4)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(3),
      O => latch_s(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__12\ is
  port (
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__12\ : entity is "coarse_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__12\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__12\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__12\ is
  signal latch_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of latch_s : signal is std.standard.true;
  signal lut_s : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].latch\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[1].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[2].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[3].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
begin
  delta_o <= lut_s(4);
  lut_s(0) <= delta_i;
\delay_path[0].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(0),
      G => '1',
      GE => '1',
      Q => lut_s(1)
    );
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(0),
      O => latch_s(0)
    );
\delay_path[1].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(1),
      G => '1',
      GE => '1',
      Q => lut_s(2)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(1),
      O => latch_s(1)
    );
\delay_path[2].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(2),
      G => '1',
      GE => '1',
      Q => lut_s(3)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(2),
      O => latch_s(2)
    );
\delay_path[3].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(3),
      G => '1',
      GE => '1',
      Q => lut_s(4)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(3),
      O => latch_s(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__13\ is
  port (
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__13\ : entity is "coarse_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__13\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__13\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__13\ is
  signal latch_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of latch_s : signal is std.standard.true;
  signal lut_s : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].latch\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[1].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[2].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[3].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
begin
  delta_o <= lut_s(4);
  lut_s(0) <= delta_i;
\delay_path[0].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(0),
      G => '1',
      GE => '1',
      Q => lut_s(1)
    );
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(0),
      O => latch_s(0)
    );
\delay_path[1].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(1),
      G => '1',
      GE => '1',
      Q => lut_s(2)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(1),
      O => latch_s(1)
    );
\delay_path[2].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(2),
      G => '1',
      GE => '1',
      Q => lut_s(3)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(2),
      O => latch_s(2)
    );
\delay_path[3].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(3),
      G => '1',
      GE => '1',
      Q => lut_s(4)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(3),
      O => latch_s(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__14\ is
  port (
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__14\ : entity is "coarse_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__14\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__14\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__14\ is
  signal latch_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of latch_s : signal is std.standard.true;
  signal lut_s : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].latch\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[1].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[2].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[3].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
begin
  delta_o <= lut_s(4);
  lut_s(0) <= delta_i;
\delay_path[0].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(0),
      G => '1',
      GE => '1',
      Q => lut_s(1)
    );
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(0),
      O => latch_s(0)
    );
\delay_path[1].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(1),
      G => '1',
      GE => '1',
      Q => lut_s(2)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(1),
      O => latch_s(1)
    );
\delay_path[2].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(2),
      G => '1',
      GE => '1',
      Q => lut_s(3)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(2),
      O => latch_s(2)
    );
\delay_path[3].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(3),
      G => '1',
      GE => '1',
      Q => lut_s(4)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(3),
      O => latch_s(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__15\ is
  port (
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__15\ : entity is "coarse_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__15\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__15\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__15\ is
  signal latch_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of latch_s : signal is std.standard.true;
  signal lut_s : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].latch\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[1].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[2].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[3].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
begin
  delta_o <= lut_s(4);
  lut_s(0) <= delta_i;
\delay_path[0].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(0),
      G => '1',
      GE => '1',
      Q => lut_s(1)
    );
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(0),
      O => latch_s(0)
    );
\delay_path[1].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(1),
      G => '1',
      GE => '1',
      Q => lut_s(2)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(1),
      O => latch_s(1)
    );
\delay_path[2].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(2),
      G => '1',
      GE => '1',
      Q => lut_s(3)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(2),
      O => latch_s(2)
    );
\delay_path[3].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(3),
      G => '1',
      GE => '1',
      Q => lut_s(4)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(3),
      O => latch_s(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__16\ is
  port (
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__16\ : entity is "coarse_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__16\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__16\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__16\ is
  signal latch_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of latch_s : signal is std.standard.true;
  signal lut_s : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].latch\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[1].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[2].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[3].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
begin
  delta_o <= lut_s(4);
  lut_s(0) <= delta_i;
\delay_path[0].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(0),
      G => '1',
      GE => '1',
      Q => lut_s(1)
    );
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(0),
      O => latch_s(0)
    );
\delay_path[1].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(1),
      G => '1',
      GE => '1',
      Q => lut_s(2)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(1),
      O => latch_s(1)
    );
\delay_path[2].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(2),
      G => '1',
      GE => '1',
      Q => lut_s(3)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(2),
      O => latch_s(2)
    );
\delay_path[3].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(3),
      G => '1',
      GE => '1',
      Q => lut_s(4)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(3),
      O => latch_s(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__17\ is
  port (
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__17\ : entity is "coarse_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__17\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__17\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__17\ is
  signal latch_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of latch_s : signal is std.standard.true;
  signal lut_s : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].latch\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[1].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[2].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[3].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
begin
  delta_o <= lut_s(4);
  lut_s(0) <= delta_i;
\delay_path[0].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(0),
      G => '1',
      GE => '1',
      Q => lut_s(1)
    );
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(0),
      O => latch_s(0)
    );
\delay_path[1].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(1),
      G => '1',
      GE => '1',
      Q => lut_s(2)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(1),
      O => latch_s(1)
    );
\delay_path[2].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(2),
      G => '1',
      GE => '1',
      Q => lut_s(3)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(2),
      O => latch_s(2)
    );
\delay_path[3].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(3),
      G => '1',
      GE => '1',
      Q => lut_s(4)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(3),
      O => latch_s(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__18\ is
  port (
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__18\ : entity is "coarse_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__18\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__18\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__18\ is
  signal latch_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of latch_s : signal is std.standard.true;
  signal lut_s : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].latch\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[1].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[2].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[3].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
begin
  delta_o <= lut_s(4);
  lut_s(0) <= delta_i;
\delay_path[0].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(0),
      G => '1',
      GE => '1',
      Q => lut_s(1)
    );
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(0),
      O => latch_s(0)
    );
\delay_path[1].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(1),
      G => '1',
      GE => '1',
      Q => lut_s(2)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(1),
      O => latch_s(1)
    );
\delay_path[2].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(2),
      G => '1',
      GE => '1',
      Q => lut_s(3)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(2),
      O => latch_s(2)
    );
\delay_path[3].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(3),
      G => '1',
      GE => '1',
      Q => lut_s(4)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(3),
      O => latch_s(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__19\ is
  port (
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__19\ : entity is "coarse_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__19\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__19\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__19\ is
  signal latch_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of latch_s : signal is std.standard.true;
  signal lut_s : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].latch\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[1].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[2].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[3].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
begin
  delta_o <= lut_s(4);
  lut_s(0) <= delta_i;
\delay_path[0].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(0),
      G => '1',
      GE => '1',
      Q => lut_s(1)
    );
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(0),
      O => latch_s(0)
    );
\delay_path[1].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(1),
      G => '1',
      GE => '1',
      Q => lut_s(2)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(1),
      O => latch_s(1)
    );
\delay_path[2].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(2),
      G => '1',
      GE => '1',
      Q => lut_s(3)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(2),
      O => latch_s(2)
    );
\delay_path[3].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(3),
      G => '1',
      GE => '1',
      Q => lut_s(4)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(3),
      O => latch_s(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__2\ is
  port (
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__2\ : entity is "coarse_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__2\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__2\ is
  signal latch_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of latch_s : signal is std.standard.true;
  signal lut_s : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].latch\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[1].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[2].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[3].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
begin
  delta_o <= lut_s(4);
  lut_s(0) <= delta_i;
\delay_path[0].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(0),
      G => '1',
      GE => '1',
      Q => lut_s(1)
    );
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(0),
      O => latch_s(0)
    );
\delay_path[1].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(1),
      G => '1',
      GE => '1',
      Q => lut_s(2)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(1),
      O => latch_s(1)
    );
\delay_path[2].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(2),
      G => '1',
      GE => '1',
      Q => lut_s(3)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(2),
      O => latch_s(2)
    );
\delay_path[3].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(3),
      G => '1',
      GE => '1',
      Q => lut_s(4)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(3),
      O => latch_s(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__20\ is
  port (
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__20\ : entity is "coarse_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__20\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__20\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__20\ is
  signal latch_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of latch_s : signal is std.standard.true;
  signal lut_s : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].latch\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[1].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[2].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[3].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
begin
  delta_o <= lut_s(4);
  lut_s(0) <= delta_i;
\delay_path[0].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(0),
      G => '1',
      GE => '1',
      Q => lut_s(1)
    );
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(0),
      O => latch_s(0)
    );
\delay_path[1].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(1),
      G => '1',
      GE => '1',
      Q => lut_s(2)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(1),
      O => latch_s(1)
    );
\delay_path[2].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(2),
      G => '1',
      GE => '1',
      Q => lut_s(3)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(2),
      O => latch_s(2)
    );
\delay_path[3].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(3),
      G => '1',
      GE => '1',
      Q => lut_s(4)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(3),
      O => latch_s(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__21\ is
  port (
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__21\ : entity is "coarse_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__21\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__21\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__21\ is
  signal latch_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of latch_s : signal is std.standard.true;
  signal lut_s : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].latch\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[1].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[2].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[3].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
begin
  delta_o <= lut_s(4);
  lut_s(0) <= delta_i;
\delay_path[0].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(0),
      G => '1',
      GE => '1',
      Q => lut_s(1)
    );
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(0),
      O => latch_s(0)
    );
\delay_path[1].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(1),
      G => '1',
      GE => '1',
      Q => lut_s(2)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(1),
      O => latch_s(1)
    );
\delay_path[2].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(2),
      G => '1',
      GE => '1',
      Q => lut_s(3)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(2),
      O => latch_s(2)
    );
\delay_path[3].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(3),
      G => '1',
      GE => '1',
      Q => lut_s(4)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(3),
      O => latch_s(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__22\ is
  port (
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__22\ : entity is "coarse_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__22\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__22\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__22\ is
  signal latch_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of latch_s : signal is std.standard.true;
  signal lut_s : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].latch\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[1].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[2].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[3].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
begin
  delta_o <= lut_s(4);
  lut_s(0) <= delta_i;
\delay_path[0].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(0),
      G => '1',
      GE => '1',
      Q => lut_s(1)
    );
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(0),
      O => latch_s(0)
    );
\delay_path[1].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(1),
      G => '1',
      GE => '1',
      Q => lut_s(2)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(1),
      O => latch_s(1)
    );
\delay_path[2].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(2),
      G => '1',
      GE => '1',
      Q => lut_s(3)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(2),
      O => latch_s(2)
    );
\delay_path[3].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(3),
      G => '1',
      GE => '1',
      Q => lut_s(4)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(3),
      O => latch_s(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__23\ is
  port (
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__23\ : entity is "coarse_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__23\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__23\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__23\ is
  signal latch_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of latch_s : signal is std.standard.true;
  signal lut_s : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].latch\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[1].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[2].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[3].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
begin
  delta_o <= lut_s(4);
  lut_s(0) <= delta_i;
\delay_path[0].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(0),
      G => '1',
      GE => '1',
      Q => lut_s(1)
    );
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(0),
      O => latch_s(0)
    );
\delay_path[1].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(1),
      G => '1',
      GE => '1',
      Q => lut_s(2)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(1),
      O => latch_s(1)
    );
\delay_path[2].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(2),
      G => '1',
      GE => '1',
      Q => lut_s(3)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(2),
      O => latch_s(2)
    );
\delay_path[3].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(3),
      G => '1',
      GE => '1',
      Q => lut_s(4)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(3),
      O => latch_s(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__24\ is
  port (
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__24\ : entity is "coarse_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__24\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__24\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__24\ is
  signal latch_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of latch_s : signal is std.standard.true;
  signal lut_s : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].latch\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[1].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[2].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[3].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
begin
  delta_o <= lut_s(4);
  lut_s(0) <= delta_i;
\delay_path[0].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(0),
      G => '1',
      GE => '1',
      Q => lut_s(1)
    );
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(0),
      O => latch_s(0)
    );
\delay_path[1].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(1),
      G => '1',
      GE => '1',
      Q => lut_s(2)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(1),
      O => latch_s(1)
    );
\delay_path[2].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(2),
      G => '1',
      GE => '1',
      Q => lut_s(3)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(2),
      O => latch_s(2)
    );
\delay_path[3].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(3),
      G => '1',
      GE => '1',
      Q => lut_s(4)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(3),
      O => latch_s(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__25\ is
  port (
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__25\ : entity is "coarse_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__25\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__25\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__25\ is
  signal latch_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of latch_s : signal is std.standard.true;
  signal lut_s : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].latch\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[1].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[2].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[3].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
begin
  delta_o <= lut_s(4);
  lut_s(0) <= delta_i;
\delay_path[0].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(0),
      G => '1',
      GE => '1',
      Q => lut_s(1)
    );
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(0),
      O => latch_s(0)
    );
\delay_path[1].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(1),
      G => '1',
      GE => '1',
      Q => lut_s(2)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(1),
      O => latch_s(1)
    );
\delay_path[2].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(2),
      G => '1',
      GE => '1',
      Q => lut_s(3)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(2),
      O => latch_s(2)
    );
\delay_path[3].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(3),
      G => '1',
      GE => '1',
      Q => lut_s(4)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(3),
      O => latch_s(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__26\ is
  port (
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__26\ : entity is "coarse_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__26\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__26\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__26\ is
  signal latch_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of latch_s : signal is std.standard.true;
  signal lut_s : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].latch\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[1].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[2].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[3].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
begin
  delta_o <= lut_s(4);
  lut_s(0) <= delta_i;
\delay_path[0].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(0),
      G => '1',
      GE => '1',
      Q => lut_s(1)
    );
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(0),
      O => latch_s(0)
    );
\delay_path[1].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(1),
      G => '1',
      GE => '1',
      Q => lut_s(2)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(1),
      O => latch_s(1)
    );
\delay_path[2].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(2),
      G => '1',
      GE => '1',
      Q => lut_s(3)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(2),
      O => latch_s(2)
    );
\delay_path[3].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(3),
      G => '1',
      GE => '1',
      Q => lut_s(4)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(3),
      O => latch_s(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__27\ is
  port (
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__27\ : entity is "coarse_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__27\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__27\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__27\ is
  signal latch_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of latch_s : signal is std.standard.true;
  signal lut_s : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].latch\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[1].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[2].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[3].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
begin
  delta_o <= lut_s(4);
  lut_s(0) <= delta_i;
\delay_path[0].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(0),
      G => '1',
      GE => '1',
      Q => lut_s(1)
    );
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(0),
      O => latch_s(0)
    );
\delay_path[1].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(1),
      G => '1',
      GE => '1',
      Q => lut_s(2)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(1),
      O => latch_s(1)
    );
\delay_path[2].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(2),
      G => '1',
      GE => '1',
      Q => lut_s(3)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(2),
      O => latch_s(2)
    );
\delay_path[3].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(3),
      G => '1',
      GE => '1',
      Q => lut_s(4)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(3),
      O => latch_s(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__28\ is
  port (
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__28\ : entity is "coarse_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__28\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__28\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__28\ is
  signal latch_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of latch_s : signal is std.standard.true;
  signal lut_s : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].latch\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[1].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[2].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[3].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
begin
  delta_o <= lut_s(4);
  lut_s(0) <= delta_i;
\delay_path[0].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(0),
      G => '1',
      GE => '1',
      Q => lut_s(1)
    );
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(0),
      O => latch_s(0)
    );
\delay_path[1].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(1),
      G => '1',
      GE => '1',
      Q => lut_s(2)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(1),
      O => latch_s(1)
    );
\delay_path[2].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(2),
      G => '1',
      GE => '1',
      Q => lut_s(3)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(2),
      O => latch_s(2)
    );
\delay_path[3].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(3),
      G => '1',
      GE => '1',
      Q => lut_s(4)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(3),
      O => latch_s(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__29\ is
  port (
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__29\ : entity is "coarse_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__29\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__29\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__29\ is
  signal latch_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of latch_s : signal is std.standard.true;
  signal lut_s : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].latch\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[1].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[2].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[3].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
begin
  delta_o <= lut_s(4);
  lut_s(0) <= delta_i;
\delay_path[0].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(0),
      G => '1',
      GE => '1',
      Q => lut_s(1)
    );
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(0),
      O => latch_s(0)
    );
\delay_path[1].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(1),
      G => '1',
      GE => '1',
      Q => lut_s(2)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(1),
      O => latch_s(1)
    );
\delay_path[2].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(2),
      G => '1',
      GE => '1',
      Q => lut_s(3)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(2),
      O => latch_s(2)
    );
\delay_path[3].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(3),
      G => '1',
      GE => '1',
      Q => lut_s(4)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(3),
      O => latch_s(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__3\ is
  port (
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__3\ : entity is "coarse_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__3\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__3\ is
  signal latch_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of latch_s : signal is std.standard.true;
  signal lut_s : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].latch\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[1].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[2].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[3].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
begin
  delta_o <= lut_s(4);
  lut_s(0) <= delta_i;
\delay_path[0].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(0),
      G => '1',
      GE => '1',
      Q => lut_s(1)
    );
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(0),
      O => latch_s(0)
    );
\delay_path[1].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(1),
      G => '1',
      GE => '1',
      Q => lut_s(2)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(1),
      O => latch_s(1)
    );
\delay_path[2].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(2),
      G => '1',
      GE => '1',
      Q => lut_s(3)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(2),
      O => latch_s(2)
    );
\delay_path[3].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(3),
      G => '1',
      GE => '1',
      Q => lut_s(4)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(3),
      O => latch_s(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__30\ is
  port (
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__30\ : entity is "coarse_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__30\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__30\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__30\ is
  signal latch_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of latch_s : signal is std.standard.true;
  signal lut_s : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].latch\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[1].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[2].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[3].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
begin
  delta_o <= lut_s(4);
  lut_s(0) <= delta_i;
\delay_path[0].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(0),
      G => '1',
      GE => '1',
      Q => lut_s(1)
    );
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(0),
      O => latch_s(0)
    );
\delay_path[1].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(1),
      G => '1',
      GE => '1',
      Q => lut_s(2)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(1),
      O => latch_s(1)
    );
\delay_path[2].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(2),
      G => '1',
      GE => '1',
      Q => lut_s(3)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(2),
      O => latch_s(2)
    );
\delay_path[3].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(3),
      G => '1',
      GE => '1',
      Q => lut_s(4)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(3),
      O => latch_s(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__31\ is
  port (
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__31\ : entity is "coarse_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__31\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__31\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__31\ is
  signal latch_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of latch_s : signal is std.standard.true;
  signal lut_s : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].latch\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[1].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[2].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[3].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
begin
  delta_o <= lut_s(4);
  lut_s(0) <= delta_i;
\delay_path[0].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(0),
      G => '1',
      GE => '1',
      Q => lut_s(1)
    );
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(0),
      O => latch_s(0)
    );
\delay_path[1].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(1),
      G => '1',
      GE => '1',
      Q => lut_s(2)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(1),
      O => latch_s(1)
    );
\delay_path[2].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(2),
      G => '1',
      GE => '1',
      Q => lut_s(3)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(2),
      O => latch_s(2)
    );
\delay_path[3].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(3),
      G => '1',
      GE => '1',
      Q => lut_s(4)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(3),
      O => latch_s(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__4\ is
  port (
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__4\ : entity is "coarse_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__4\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__4\ is
  signal latch_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of latch_s : signal is std.standard.true;
  signal lut_s : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].latch\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[1].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[2].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[3].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
begin
  delta_o <= lut_s(4);
  lut_s(0) <= delta_i;
\delay_path[0].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(0),
      G => '1',
      GE => '1',
      Q => lut_s(1)
    );
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(0),
      O => latch_s(0)
    );
\delay_path[1].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(1),
      G => '1',
      GE => '1',
      Q => lut_s(2)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(1),
      O => latch_s(1)
    );
\delay_path[2].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(2),
      G => '1',
      GE => '1',
      Q => lut_s(3)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(2),
      O => latch_s(2)
    );
\delay_path[3].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(3),
      G => '1',
      GE => '1',
      Q => lut_s(4)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(3),
      O => latch_s(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__5\ is
  port (
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__5\ : entity is "coarse_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__5\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__5\ is
  signal latch_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of latch_s : signal is std.standard.true;
  signal lut_s : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].latch\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[1].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[2].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[3].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
begin
  delta_o <= lut_s(4);
  lut_s(0) <= delta_i;
\delay_path[0].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(0),
      G => '1',
      GE => '1',
      Q => lut_s(1)
    );
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(0),
      O => latch_s(0)
    );
\delay_path[1].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(1),
      G => '1',
      GE => '1',
      Q => lut_s(2)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(1),
      O => latch_s(1)
    );
\delay_path[2].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(2),
      G => '1',
      GE => '1',
      Q => lut_s(3)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(2),
      O => latch_s(2)
    );
\delay_path[3].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(3),
      G => '1',
      GE => '1',
      Q => lut_s(4)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(3),
      O => latch_s(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__6\ is
  port (
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__6\ : entity is "coarse_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__6\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__6\ is
  signal latch_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of latch_s : signal is std.standard.true;
  signal lut_s : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].latch\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[1].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[2].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[3].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
begin
  delta_o <= lut_s(4);
  lut_s(0) <= delta_i;
\delay_path[0].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(0),
      G => '1',
      GE => '1',
      Q => lut_s(1)
    );
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(0),
      O => latch_s(0)
    );
\delay_path[1].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(1),
      G => '1',
      GE => '1',
      Q => lut_s(2)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(1),
      O => latch_s(1)
    );
\delay_path[2].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(2),
      G => '1',
      GE => '1',
      Q => lut_s(3)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(2),
      O => latch_s(2)
    );
\delay_path[3].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(3),
      G => '1',
      GE => '1',
      Q => lut_s(4)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(3),
      O => latch_s(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__7\ is
  port (
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__7\ : entity is "coarse_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__7\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__7\ is
  signal latch_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of latch_s : signal is std.standard.true;
  signal lut_s : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].latch\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[1].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[2].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[3].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
begin
  delta_o <= lut_s(4);
  lut_s(0) <= delta_i;
\delay_path[0].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(0),
      G => '1',
      GE => '1',
      Q => lut_s(1)
    );
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(0),
      O => latch_s(0)
    );
\delay_path[1].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(1),
      G => '1',
      GE => '1',
      Q => lut_s(2)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(1),
      O => latch_s(1)
    );
\delay_path[2].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(2),
      G => '1',
      GE => '1',
      Q => lut_s(3)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(2),
      O => latch_s(2)
    );
\delay_path[3].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(3),
      G => '1',
      GE => '1',
      Q => lut_s(4)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(3),
      O => latch_s(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__8\ is
  port (
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__8\ : entity is "coarse_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__8\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__8\ is
  signal latch_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of latch_s : signal is std.standard.true;
  signal lut_s : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].latch\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[1].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[2].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[3].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
begin
  delta_o <= lut_s(4);
  lut_s(0) <= delta_i;
\delay_path[0].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(0),
      G => '1',
      GE => '1',
      Q => lut_s(1)
    );
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(0),
      O => latch_s(0)
    );
\delay_path[1].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(1),
      G => '1',
      GE => '1',
      Q => lut_s(2)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(1),
      O => latch_s(1)
    );
\delay_path[2].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(2),
      G => '1',
      GE => '1',
      Q => lut_s(3)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(2),
      O => latch_s(2)
    );
\delay_path[3].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(3),
      G => '1',
      GE => '1',
      Q => lut_s(4)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(3),
      O => latch_s(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__9\ is
  port (
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__9\ : entity is "coarse_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__9\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__9\ is
  signal latch_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of latch_s : signal is std.standard.true;
  signal lut_s : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].latch\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[1].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[2].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].latch\ : label is std.standard.true;
  attribute box_type of \delay_path[3].latch\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
begin
  delta_o <= lut_s(4);
  lut_s(0) <= delta_i;
\delay_path[0].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(0),
      G => '1',
      GE => '1',
      Q => lut_s(1)
    );
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(0),
      O => latch_s(0)
    );
\delay_path[1].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(1),
      G => '1',
      GE => '1',
      Q => lut_s(2)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(1),
      O => latch_s(1)
    );
\delay_path[2].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(2),
      G => '1',
      GE => '1',
      Q => lut_s(3)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(2),
      O => latch_s(2)
    );
\delay_path[3].latch\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => latch_s(3),
      G => '1',
      GE => '1',
      Q => lut_s(4)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(3),
      O => latch_s(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block is
  port (
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    delay_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clock_o : out STD_LOGIC
  );
  attribute dont_touch : string;
  attribute dont_touch of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block : entity is "true";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block is
  signal lut_s : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  signal mux_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of mux_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_0 : label is std.standard.true;
  attribute box_type of middle_mux_0 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_1 : label is std.standard.true;
  attribute box_type of middle_mux_1 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of out_mux : label is std.standard.true;
  attribute box_type of out_mux : label is "PRIMITIVE";
begin
  delta_o <= lut_s(4);
  lut_s(0) <= delta_i;
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(0),
      O => lut_s(1)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(1),
      O => lut_s(2)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(2),
      O => lut_s(3)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(3),
      O => lut_s(4)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mux_s(3)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mux_s(2)
    );
middle_mux_0: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(1),
      I1 => lut_s(2),
      O => mux_s(0),
      S => delay_i(0)
    );
middle_mux_1: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(3),
      I1 => lut_s(4),
      O => mux_s(1),
      S => delay_i(0)
    );
out_mux: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_s(0),
      I1 => mux_s(1),
      O => clock_o,
      S => delay_i(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__1\ is
  port (
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    delay_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clock_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__1\ : entity is "fine_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__1\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__1\ is
  signal lut_s : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  signal mux_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of mux_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_0 : label is std.standard.true;
  attribute box_type of middle_mux_0 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_1 : label is std.standard.true;
  attribute box_type of middle_mux_1 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of out_mux : label is std.standard.true;
  attribute box_type of out_mux : label is "PRIMITIVE";
begin
  delta_o <= lut_s(4);
  lut_s(0) <= delta_i;
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(0),
      O => lut_s(1)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(1),
      O => lut_s(2)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(2),
      O => lut_s(3)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(3),
      O => lut_s(4)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mux_s(3)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mux_s(2)
    );
middle_mux_0: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(1),
      I1 => lut_s(2),
      O => mux_s(0),
      S => delay_i(0)
    );
middle_mux_1: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(3),
      I1 => lut_s(4),
      O => mux_s(1),
      S => delay_i(0)
    );
out_mux: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_s(0),
      I1 => mux_s(1),
      O => clock_o,
      S => delay_i(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__10\ is
  port (
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    delay_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clock_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__10\ : entity is "fine_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__10\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__10\ is
  signal lut_s : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  signal mux_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of mux_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_0 : label is std.standard.true;
  attribute box_type of middle_mux_0 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_1 : label is std.standard.true;
  attribute box_type of middle_mux_1 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of out_mux : label is std.standard.true;
  attribute box_type of out_mux : label is "PRIMITIVE";
begin
  delta_o <= lut_s(4);
  lut_s(0) <= delta_i;
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(0),
      O => lut_s(1)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(1),
      O => lut_s(2)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(2),
      O => lut_s(3)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(3),
      O => lut_s(4)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mux_s(3)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mux_s(2)
    );
middle_mux_0: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(1),
      I1 => lut_s(2),
      O => mux_s(0),
      S => delay_i(0)
    );
middle_mux_1: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(3),
      I1 => lut_s(4),
      O => mux_s(1),
      S => delay_i(0)
    );
out_mux: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_s(0),
      I1 => mux_s(1),
      O => clock_o,
      S => delay_i(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__11\ is
  port (
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    delay_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clock_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__11\ : entity is "fine_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__11\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__11\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__11\ is
  signal lut_s : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  signal mux_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of mux_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_0 : label is std.standard.true;
  attribute box_type of middle_mux_0 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_1 : label is std.standard.true;
  attribute box_type of middle_mux_1 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of out_mux : label is std.standard.true;
  attribute box_type of out_mux : label is "PRIMITIVE";
begin
  delta_o <= lut_s(4);
  lut_s(0) <= delta_i;
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(0),
      O => lut_s(1)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(1),
      O => lut_s(2)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(2),
      O => lut_s(3)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(3),
      O => lut_s(4)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mux_s(3)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mux_s(2)
    );
middle_mux_0: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(1),
      I1 => lut_s(2),
      O => mux_s(0),
      S => delay_i(0)
    );
middle_mux_1: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(3),
      I1 => lut_s(4),
      O => mux_s(1),
      S => delay_i(0)
    );
out_mux: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_s(0),
      I1 => mux_s(1),
      O => clock_o,
      S => delay_i(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__12\ is
  port (
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    delay_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clock_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__12\ : entity is "fine_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__12\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__12\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__12\ is
  signal lut_s : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  signal mux_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of mux_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_0 : label is std.standard.true;
  attribute box_type of middle_mux_0 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_1 : label is std.standard.true;
  attribute box_type of middle_mux_1 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of out_mux : label is std.standard.true;
  attribute box_type of out_mux : label is "PRIMITIVE";
begin
  delta_o <= lut_s(4);
  lut_s(0) <= delta_i;
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(0),
      O => lut_s(1)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(1),
      O => lut_s(2)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(2),
      O => lut_s(3)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(3),
      O => lut_s(4)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mux_s(3)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mux_s(2)
    );
middle_mux_0: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(1),
      I1 => lut_s(2),
      O => mux_s(0),
      S => delay_i(0)
    );
middle_mux_1: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(3),
      I1 => lut_s(4),
      O => mux_s(1),
      S => delay_i(0)
    );
out_mux: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_s(0),
      I1 => mux_s(1),
      O => clock_o,
      S => delay_i(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__13\ is
  port (
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    delay_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clock_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__13\ : entity is "fine_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__13\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__13\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__13\ is
  signal lut_s : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  signal mux_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of mux_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_0 : label is std.standard.true;
  attribute box_type of middle_mux_0 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_1 : label is std.standard.true;
  attribute box_type of middle_mux_1 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of out_mux : label is std.standard.true;
  attribute box_type of out_mux : label is "PRIMITIVE";
begin
  delta_o <= lut_s(4);
  lut_s(0) <= delta_i;
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(0),
      O => lut_s(1)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(1),
      O => lut_s(2)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(2),
      O => lut_s(3)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(3),
      O => lut_s(4)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mux_s(3)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mux_s(2)
    );
middle_mux_0: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(1),
      I1 => lut_s(2),
      O => mux_s(0),
      S => delay_i(0)
    );
middle_mux_1: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(3),
      I1 => lut_s(4),
      O => mux_s(1),
      S => delay_i(0)
    );
out_mux: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_s(0),
      I1 => mux_s(1),
      O => clock_o,
      S => delay_i(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__14\ is
  port (
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    delay_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clock_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__14\ : entity is "fine_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__14\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__14\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__14\ is
  signal lut_s : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  signal mux_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of mux_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_0 : label is std.standard.true;
  attribute box_type of middle_mux_0 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_1 : label is std.standard.true;
  attribute box_type of middle_mux_1 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of out_mux : label is std.standard.true;
  attribute box_type of out_mux : label is "PRIMITIVE";
begin
  delta_o <= lut_s(4);
  lut_s(0) <= delta_i;
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(0),
      O => lut_s(1)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(1),
      O => lut_s(2)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(2),
      O => lut_s(3)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(3),
      O => lut_s(4)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mux_s(3)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mux_s(2)
    );
middle_mux_0: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(1),
      I1 => lut_s(2),
      O => mux_s(0),
      S => delay_i(0)
    );
middle_mux_1: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(3),
      I1 => lut_s(4),
      O => mux_s(1),
      S => delay_i(0)
    );
out_mux: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_s(0),
      I1 => mux_s(1),
      O => clock_o,
      S => delay_i(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__15\ is
  port (
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    delay_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clock_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__15\ : entity is "fine_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__15\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__15\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__15\ is
  signal lut_s : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  signal mux_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of mux_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_0 : label is std.standard.true;
  attribute box_type of middle_mux_0 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_1 : label is std.standard.true;
  attribute box_type of middle_mux_1 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of out_mux : label is std.standard.true;
  attribute box_type of out_mux : label is "PRIMITIVE";
begin
  delta_o <= lut_s(4);
  lut_s(0) <= delta_i;
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(0),
      O => lut_s(1)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(1),
      O => lut_s(2)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(2),
      O => lut_s(3)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(3),
      O => lut_s(4)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mux_s(3)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mux_s(2)
    );
middle_mux_0: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(1),
      I1 => lut_s(2),
      O => mux_s(0),
      S => delay_i(0)
    );
middle_mux_1: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(3),
      I1 => lut_s(4),
      O => mux_s(1),
      S => delay_i(0)
    );
out_mux: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_s(0),
      I1 => mux_s(1),
      O => clock_o,
      S => delay_i(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__16\ is
  port (
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    delay_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clock_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__16\ : entity is "fine_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__16\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__16\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__16\ is
  signal lut_s : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  signal mux_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of mux_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_0 : label is std.standard.true;
  attribute box_type of middle_mux_0 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_1 : label is std.standard.true;
  attribute box_type of middle_mux_1 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of out_mux : label is std.standard.true;
  attribute box_type of out_mux : label is "PRIMITIVE";
begin
  delta_o <= lut_s(4);
  lut_s(0) <= delta_i;
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(0),
      O => lut_s(1)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(1),
      O => lut_s(2)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(2),
      O => lut_s(3)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(3),
      O => lut_s(4)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mux_s(3)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mux_s(2)
    );
middle_mux_0: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(1),
      I1 => lut_s(2),
      O => mux_s(0),
      S => delay_i(0)
    );
middle_mux_1: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(3),
      I1 => lut_s(4),
      O => mux_s(1),
      S => delay_i(0)
    );
out_mux: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_s(0),
      I1 => mux_s(1),
      O => clock_o,
      S => delay_i(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__17\ is
  port (
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    delay_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clock_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__17\ : entity is "fine_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__17\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__17\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__17\ is
  signal lut_s : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  signal mux_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of mux_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_0 : label is std.standard.true;
  attribute box_type of middle_mux_0 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_1 : label is std.standard.true;
  attribute box_type of middle_mux_1 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of out_mux : label is std.standard.true;
  attribute box_type of out_mux : label is "PRIMITIVE";
begin
  delta_o <= lut_s(4);
  lut_s(0) <= delta_i;
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(0),
      O => lut_s(1)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(1),
      O => lut_s(2)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(2),
      O => lut_s(3)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(3),
      O => lut_s(4)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mux_s(3)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mux_s(2)
    );
middle_mux_0: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(1),
      I1 => lut_s(2),
      O => mux_s(0),
      S => delay_i(0)
    );
middle_mux_1: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(3),
      I1 => lut_s(4),
      O => mux_s(1),
      S => delay_i(0)
    );
out_mux: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_s(0),
      I1 => mux_s(1),
      O => clock_o,
      S => delay_i(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__18\ is
  port (
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    delay_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clock_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__18\ : entity is "fine_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__18\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__18\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__18\ is
  signal lut_s : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  signal mux_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of mux_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_0 : label is std.standard.true;
  attribute box_type of middle_mux_0 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_1 : label is std.standard.true;
  attribute box_type of middle_mux_1 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of out_mux : label is std.standard.true;
  attribute box_type of out_mux : label is "PRIMITIVE";
begin
  delta_o <= lut_s(4);
  lut_s(0) <= delta_i;
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(0),
      O => lut_s(1)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(1),
      O => lut_s(2)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(2),
      O => lut_s(3)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(3),
      O => lut_s(4)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mux_s(3)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mux_s(2)
    );
middle_mux_0: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(1),
      I1 => lut_s(2),
      O => mux_s(0),
      S => delay_i(0)
    );
middle_mux_1: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(3),
      I1 => lut_s(4),
      O => mux_s(1),
      S => delay_i(0)
    );
out_mux: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_s(0),
      I1 => mux_s(1),
      O => clock_o,
      S => delay_i(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__19\ is
  port (
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    delay_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clock_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__19\ : entity is "fine_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__19\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__19\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__19\ is
  signal lut_s : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  signal mux_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of mux_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_0 : label is std.standard.true;
  attribute box_type of middle_mux_0 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_1 : label is std.standard.true;
  attribute box_type of middle_mux_1 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of out_mux : label is std.standard.true;
  attribute box_type of out_mux : label is "PRIMITIVE";
begin
  delta_o <= lut_s(4);
  lut_s(0) <= delta_i;
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(0),
      O => lut_s(1)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(1),
      O => lut_s(2)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(2),
      O => lut_s(3)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(3),
      O => lut_s(4)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mux_s(3)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mux_s(2)
    );
middle_mux_0: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(1),
      I1 => lut_s(2),
      O => mux_s(0),
      S => delay_i(0)
    );
middle_mux_1: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(3),
      I1 => lut_s(4),
      O => mux_s(1),
      S => delay_i(0)
    );
out_mux: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_s(0),
      I1 => mux_s(1),
      O => clock_o,
      S => delay_i(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__2\ is
  port (
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    delay_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clock_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__2\ : entity is "fine_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__2\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__2\ is
  signal lut_s : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  signal mux_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of mux_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_0 : label is std.standard.true;
  attribute box_type of middle_mux_0 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_1 : label is std.standard.true;
  attribute box_type of middle_mux_1 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of out_mux : label is std.standard.true;
  attribute box_type of out_mux : label is "PRIMITIVE";
begin
  delta_o <= lut_s(4);
  lut_s(0) <= delta_i;
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(0),
      O => lut_s(1)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(1),
      O => lut_s(2)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(2),
      O => lut_s(3)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(3),
      O => lut_s(4)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mux_s(3)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mux_s(2)
    );
middle_mux_0: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(1),
      I1 => lut_s(2),
      O => mux_s(0),
      S => delay_i(0)
    );
middle_mux_1: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(3),
      I1 => lut_s(4),
      O => mux_s(1),
      S => delay_i(0)
    );
out_mux: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_s(0),
      I1 => mux_s(1),
      O => clock_o,
      S => delay_i(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__20\ is
  port (
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    delay_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clock_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__20\ : entity is "fine_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__20\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__20\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__20\ is
  signal lut_s : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  signal mux_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of mux_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_0 : label is std.standard.true;
  attribute box_type of middle_mux_0 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_1 : label is std.standard.true;
  attribute box_type of middle_mux_1 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of out_mux : label is std.standard.true;
  attribute box_type of out_mux : label is "PRIMITIVE";
begin
  delta_o <= lut_s(4);
  lut_s(0) <= delta_i;
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(0),
      O => lut_s(1)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(1),
      O => lut_s(2)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(2),
      O => lut_s(3)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(3),
      O => lut_s(4)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mux_s(3)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mux_s(2)
    );
middle_mux_0: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(1),
      I1 => lut_s(2),
      O => mux_s(0),
      S => delay_i(0)
    );
middle_mux_1: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(3),
      I1 => lut_s(4),
      O => mux_s(1),
      S => delay_i(0)
    );
out_mux: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_s(0),
      I1 => mux_s(1),
      O => clock_o,
      S => delay_i(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__21\ is
  port (
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    delay_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clock_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__21\ : entity is "fine_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__21\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__21\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__21\ is
  signal lut_s : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  signal mux_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of mux_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_0 : label is std.standard.true;
  attribute box_type of middle_mux_0 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_1 : label is std.standard.true;
  attribute box_type of middle_mux_1 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of out_mux : label is std.standard.true;
  attribute box_type of out_mux : label is "PRIMITIVE";
begin
  delta_o <= lut_s(4);
  lut_s(0) <= delta_i;
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(0),
      O => lut_s(1)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(1),
      O => lut_s(2)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(2),
      O => lut_s(3)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(3),
      O => lut_s(4)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mux_s(3)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mux_s(2)
    );
middle_mux_0: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(1),
      I1 => lut_s(2),
      O => mux_s(0),
      S => delay_i(0)
    );
middle_mux_1: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(3),
      I1 => lut_s(4),
      O => mux_s(1),
      S => delay_i(0)
    );
out_mux: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_s(0),
      I1 => mux_s(1),
      O => clock_o,
      S => delay_i(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__22\ is
  port (
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    delay_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clock_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__22\ : entity is "fine_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__22\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__22\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__22\ is
  signal lut_s : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  signal mux_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of mux_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_0 : label is std.standard.true;
  attribute box_type of middle_mux_0 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_1 : label is std.standard.true;
  attribute box_type of middle_mux_1 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of out_mux : label is std.standard.true;
  attribute box_type of out_mux : label is "PRIMITIVE";
begin
  delta_o <= lut_s(4);
  lut_s(0) <= delta_i;
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(0),
      O => lut_s(1)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(1),
      O => lut_s(2)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(2),
      O => lut_s(3)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(3),
      O => lut_s(4)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mux_s(3)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mux_s(2)
    );
middle_mux_0: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(1),
      I1 => lut_s(2),
      O => mux_s(0),
      S => delay_i(0)
    );
middle_mux_1: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(3),
      I1 => lut_s(4),
      O => mux_s(1),
      S => delay_i(0)
    );
out_mux: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_s(0),
      I1 => mux_s(1),
      O => clock_o,
      S => delay_i(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__23\ is
  port (
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    delay_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clock_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__23\ : entity is "fine_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__23\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__23\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__23\ is
  signal lut_s : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  signal mux_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of mux_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_0 : label is std.standard.true;
  attribute box_type of middle_mux_0 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_1 : label is std.standard.true;
  attribute box_type of middle_mux_1 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of out_mux : label is std.standard.true;
  attribute box_type of out_mux : label is "PRIMITIVE";
begin
  delta_o <= lut_s(4);
  lut_s(0) <= delta_i;
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(0),
      O => lut_s(1)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(1),
      O => lut_s(2)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(2),
      O => lut_s(3)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(3),
      O => lut_s(4)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mux_s(3)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mux_s(2)
    );
middle_mux_0: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(1),
      I1 => lut_s(2),
      O => mux_s(0),
      S => delay_i(0)
    );
middle_mux_1: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(3),
      I1 => lut_s(4),
      O => mux_s(1),
      S => delay_i(0)
    );
out_mux: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_s(0),
      I1 => mux_s(1),
      O => clock_o,
      S => delay_i(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__24\ is
  port (
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    delay_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clock_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__24\ : entity is "fine_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__24\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__24\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__24\ is
  signal lut_s : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  signal mux_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of mux_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_0 : label is std.standard.true;
  attribute box_type of middle_mux_0 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_1 : label is std.standard.true;
  attribute box_type of middle_mux_1 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of out_mux : label is std.standard.true;
  attribute box_type of out_mux : label is "PRIMITIVE";
begin
  delta_o <= lut_s(4);
  lut_s(0) <= delta_i;
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(0),
      O => lut_s(1)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(1),
      O => lut_s(2)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(2),
      O => lut_s(3)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(3),
      O => lut_s(4)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mux_s(3)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mux_s(2)
    );
middle_mux_0: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(1),
      I1 => lut_s(2),
      O => mux_s(0),
      S => delay_i(0)
    );
middle_mux_1: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(3),
      I1 => lut_s(4),
      O => mux_s(1),
      S => delay_i(0)
    );
out_mux: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_s(0),
      I1 => mux_s(1),
      O => clock_o,
      S => delay_i(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__25\ is
  port (
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    delay_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clock_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__25\ : entity is "fine_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__25\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__25\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__25\ is
  signal lut_s : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  signal mux_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of mux_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_0 : label is std.standard.true;
  attribute box_type of middle_mux_0 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_1 : label is std.standard.true;
  attribute box_type of middle_mux_1 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of out_mux : label is std.standard.true;
  attribute box_type of out_mux : label is "PRIMITIVE";
begin
  delta_o <= lut_s(4);
  lut_s(0) <= delta_i;
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(0),
      O => lut_s(1)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(1),
      O => lut_s(2)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(2),
      O => lut_s(3)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(3),
      O => lut_s(4)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mux_s(3)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mux_s(2)
    );
middle_mux_0: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(1),
      I1 => lut_s(2),
      O => mux_s(0),
      S => delay_i(0)
    );
middle_mux_1: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(3),
      I1 => lut_s(4),
      O => mux_s(1),
      S => delay_i(0)
    );
out_mux: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_s(0),
      I1 => mux_s(1),
      O => clock_o,
      S => delay_i(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__26\ is
  port (
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    delay_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clock_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__26\ : entity is "fine_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__26\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__26\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__26\ is
  signal lut_s : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  signal mux_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of mux_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_0 : label is std.standard.true;
  attribute box_type of middle_mux_0 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_1 : label is std.standard.true;
  attribute box_type of middle_mux_1 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of out_mux : label is std.standard.true;
  attribute box_type of out_mux : label is "PRIMITIVE";
begin
  delta_o <= lut_s(4);
  lut_s(0) <= delta_i;
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(0),
      O => lut_s(1)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(1),
      O => lut_s(2)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(2),
      O => lut_s(3)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(3),
      O => lut_s(4)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mux_s(3)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mux_s(2)
    );
middle_mux_0: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(1),
      I1 => lut_s(2),
      O => mux_s(0),
      S => delay_i(0)
    );
middle_mux_1: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(3),
      I1 => lut_s(4),
      O => mux_s(1),
      S => delay_i(0)
    );
out_mux: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_s(0),
      I1 => mux_s(1),
      O => clock_o,
      S => delay_i(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__27\ is
  port (
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    delay_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clock_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__27\ : entity is "fine_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__27\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__27\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__27\ is
  signal lut_s : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  signal mux_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of mux_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_0 : label is std.standard.true;
  attribute box_type of middle_mux_0 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_1 : label is std.standard.true;
  attribute box_type of middle_mux_1 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of out_mux : label is std.standard.true;
  attribute box_type of out_mux : label is "PRIMITIVE";
begin
  delta_o <= lut_s(4);
  lut_s(0) <= delta_i;
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(0),
      O => lut_s(1)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(1),
      O => lut_s(2)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(2),
      O => lut_s(3)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(3),
      O => lut_s(4)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mux_s(3)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mux_s(2)
    );
middle_mux_0: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(1),
      I1 => lut_s(2),
      O => mux_s(0),
      S => delay_i(0)
    );
middle_mux_1: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(3),
      I1 => lut_s(4),
      O => mux_s(1),
      S => delay_i(0)
    );
out_mux: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_s(0),
      I1 => mux_s(1),
      O => clock_o,
      S => delay_i(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__28\ is
  port (
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    delay_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clock_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__28\ : entity is "fine_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__28\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__28\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__28\ is
  signal lut_s : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  signal mux_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of mux_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_0 : label is std.standard.true;
  attribute box_type of middle_mux_0 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_1 : label is std.standard.true;
  attribute box_type of middle_mux_1 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of out_mux : label is std.standard.true;
  attribute box_type of out_mux : label is "PRIMITIVE";
begin
  delta_o <= lut_s(4);
  lut_s(0) <= delta_i;
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(0),
      O => lut_s(1)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(1),
      O => lut_s(2)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(2),
      O => lut_s(3)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(3),
      O => lut_s(4)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mux_s(3)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mux_s(2)
    );
middle_mux_0: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(1),
      I1 => lut_s(2),
      O => mux_s(0),
      S => delay_i(0)
    );
middle_mux_1: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(3),
      I1 => lut_s(4),
      O => mux_s(1),
      S => delay_i(0)
    );
out_mux: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_s(0),
      I1 => mux_s(1),
      O => clock_o,
      S => delay_i(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__29\ is
  port (
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    delay_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clock_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__29\ : entity is "fine_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__29\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__29\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__29\ is
  signal lut_s : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  signal mux_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of mux_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_0 : label is std.standard.true;
  attribute box_type of middle_mux_0 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_1 : label is std.standard.true;
  attribute box_type of middle_mux_1 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of out_mux : label is std.standard.true;
  attribute box_type of out_mux : label is "PRIMITIVE";
begin
  delta_o <= lut_s(4);
  lut_s(0) <= delta_i;
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(0),
      O => lut_s(1)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(1),
      O => lut_s(2)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(2),
      O => lut_s(3)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(3),
      O => lut_s(4)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mux_s(3)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mux_s(2)
    );
middle_mux_0: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(1),
      I1 => lut_s(2),
      O => mux_s(0),
      S => delay_i(0)
    );
middle_mux_1: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(3),
      I1 => lut_s(4),
      O => mux_s(1),
      S => delay_i(0)
    );
out_mux: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_s(0),
      I1 => mux_s(1),
      O => clock_o,
      S => delay_i(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__3\ is
  port (
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    delay_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clock_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__3\ : entity is "fine_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__3\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__3\ is
  signal lut_s : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  signal mux_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of mux_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_0 : label is std.standard.true;
  attribute box_type of middle_mux_0 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_1 : label is std.standard.true;
  attribute box_type of middle_mux_1 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of out_mux : label is std.standard.true;
  attribute box_type of out_mux : label is "PRIMITIVE";
begin
  delta_o <= lut_s(4);
  lut_s(0) <= delta_i;
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(0),
      O => lut_s(1)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(1),
      O => lut_s(2)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(2),
      O => lut_s(3)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(3),
      O => lut_s(4)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mux_s(3)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mux_s(2)
    );
middle_mux_0: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(1),
      I1 => lut_s(2),
      O => mux_s(0),
      S => delay_i(0)
    );
middle_mux_1: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(3),
      I1 => lut_s(4),
      O => mux_s(1),
      S => delay_i(0)
    );
out_mux: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_s(0),
      I1 => mux_s(1),
      O => clock_o,
      S => delay_i(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__30\ is
  port (
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    delay_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clock_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__30\ : entity is "fine_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__30\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__30\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__30\ is
  signal lut_s : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  signal mux_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of mux_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_0 : label is std.standard.true;
  attribute box_type of middle_mux_0 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_1 : label is std.standard.true;
  attribute box_type of middle_mux_1 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of out_mux : label is std.standard.true;
  attribute box_type of out_mux : label is "PRIMITIVE";
begin
  delta_o <= lut_s(4);
  lut_s(0) <= delta_i;
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(0),
      O => lut_s(1)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(1),
      O => lut_s(2)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(2),
      O => lut_s(3)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(3),
      O => lut_s(4)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mux_s(3)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mux_s(2)
    );
middle_mux_0: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(1),
      I1 => lut_s(2),
      O => mux_s(0),
      S => delay_i(0)
    );
middle_mux_1: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(3),
      I1 => lut_s(4),
      O => mux_s(1),
      S => delay_i(0)
    );
out_mux: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_s(0),
      I1 => mux_s(1),
      O => clock_o,
      S => delay_i(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__31\ is
  port (
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    delay_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clock_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__31\ : entity is "fine_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__31\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__31\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__31\ is
  signal lut_s : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  signal mux_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of mux_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_0 : label is std.standard.true;
  attribute box_type of middle_mux_0 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_1 : label is std.standard.true;
  attribute box_type of middle_mux_1 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of out_mux : label is std.standard.true;
  attribute box_type of out_mux : label is "PRIMITIVE";
begin
  delta_o <= lut_s(4);
  lut_s(0) <= delta_i;
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(0),
      O => lut_s(1)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(1),
      O => lut_s(2)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(2),
      O => lut_s(3)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(3),
      O => lut_s(4)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mux_s(3)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mux_s(2)
    );
middle_mux_0: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(1),
      I1 => lut_s(2),
      O => mux_s(0),
      S => delay_i(0)
    );
middle_mux_1: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(3),
      I1 => lut_s(4),
      O => mux_s(1),
      S => delay_i(0)
    );
out_mux: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_s(0),
      I1 => mux_s(1),
      O => clock_o,
      S => delay_i(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__4\ is
  port (
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    delay_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clock_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__4\ : entity is "fine_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__4\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__4\ is
  signal lut_s : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  signal mux_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of mux_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_0 : label is std.standard.true;
  attribute box_type of middle_mux_0 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_1 : label is std.standard.true;
  attribute box_type of middle_mux_1 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of out_mux : label is std.standard.true;
  attribute box_type of out_mux : label is "PRIMITIVE";
begin
  delta_o <= lut_s(4);
  lut_s(0) <= delta_i;
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(0),
      O => lut_s(1)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(1),
      O => lut_s(2)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(2),
      O => lut_s(3)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(3),
      O => lut_s(4)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mux_s(3)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mux_s(2)
    );
middle_mux_0: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(1),
      I1 => lut_s(2),
      O => mux_s(0),
      S => delay_i(0)
    );
middle_mux_1: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(3),
      I1 => lut_s(4),
      O => mux_s(1),
      S => delay_i(0)
    );
out_mux: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_s(0),
      I1 => mux_s(1),
      O => clock_o,
      S => delay_i(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__5\ is
  port (
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    delay_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clock_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__5\ : entity is "fine_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__5\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__5\ is
  signal lut_s : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  signal mux_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of mux_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_0 : label is std.standard.true;
  attribute box_type of middle_mux_0 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_1 : label is std.standard.true;
  attribute box_type of middle_mux_1 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of out_mux : label is std.standard.true;
  attribute box_type of out_mux : label is "PRIMITIVE";
begin
  delta_o <= lut_s(4);
  lut_s(0) <= delta_i;
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(0),
      O => lut_s(1)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(1),
      O => lut_s(2)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(2),
      O => lut_s(3)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(3),
      O => lut_s(4)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mux_s(3)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mux_s(2)
    );
middle_mux_0: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(1),
      I1 => lut_s(2),
      O => mux_s(0),
      S => delay_i(0)
    );
middle_mux_1: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(3),
      I1 => lut_s(4),
      O => mux_s(1),
      S => delay_i(0)
    );
out_mux: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_s(0),
      I1 => mux_s(1),
      O => clock_o,
      S => delay_i(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__6\ is
  port (
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    delay_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clock_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__6\ : entity is "fine_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__6\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__6\ is
  signal lut_s : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  signal mux_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of mux_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_0 : label is std.standard.true;
  attribute box_type of middle_mux_0 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_1 : label is std.standard.true;
  attribute box_type of middle_mux_1 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of out_mux : label is std.standard.true;
  attribute box_type of out_mux : label is "PRIMITIVE";
begin
  delta_o <= lut_s(4);
  lut_s(0) <= delta_i;
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(0),
      O => lut_s(1)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(1),
      O => lut_s(2)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(2),
      O => lut_s(3)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(3),
      O => lut_s(4)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mux_s(3)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mux_s(2)
    );
middle_mux_0: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(1),
      I1 => lut_s(2),
      O => mux_s(0),
      S => delay_i(0)
    );
middle_mux_1: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(3),
      I1 => lut_s(4),
      O => mux_s(1),
      S => delay_i(0)
    );
out_mux: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_s(0),
      I1 => mux_s(1),
      O => clock_o,
      S => delay_i(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__7\ is
  port (
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    delay_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clock_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__7\ : entity is "fine_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__7\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__7\ is
  signal lut_s : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  signal mux_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of mux_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_0 : label is std.standard.true;
  attribute box_type of middle_mux_0 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_1 : label is std.standard.true;
  attribute box_type of middle_mux_1 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of out_mux : label is std.standard.true;
  attribute box_type of out_mux : label is "PRIMITIVE";
begin
  delta_o <= lut_s(4);
  lut_s(0) <= delta_i;
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(0),
      O => lut_s(1)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(1),
      O => lut_s(2)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(2),
      O => lut_s(3)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(3),
      O => lut_s(4)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mux_s(3)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mux_s(2)
    );
middle_mux_0: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(1),
      I1 => lut_s(2),
      O => mux_s(0),
      S => delay_i(0)
    );
middle_mux_1: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(3),
      I1 => lut_s(4),
      O => mux_s(1),
      S => delay_i(0)
    );
out_mux: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_s(0),
      I1 => mux_s(1),
      O => clock_o,
      S => delay_i(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__8\ is
  port (
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    delay_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clock_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__8\ : entity is "fine_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__8\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__8\ is
  signal lut_s : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  signal mux_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of mux_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_0 : label is std.standard.true;
  attribute box_type of middle_mux_0 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_1 : label is std.standard.true;
  attribute box_type of middle_mux_1 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of out_mux : label is std.standard.true;
  attribute box_type of out_mux : label is "PRIMITIVE";
begin
  delta_o <= lut_s(4);
  lut_s(0) <= delta_i;
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(0),
      O => lut_s(1)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(1),
      O => lut_s(2)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(2),
      O => lut_s(3)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(3),
      O => lut_s(4)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mux_s(3)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mux_s(2)
    );
middle_mux_0: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(1),
      I1 => lut_s(2),
      O => mux_s(0),
      S => delay_i(0)
    );
middle_mux_1: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(3),
      I1 => lut_s(4),
      O => mux_s(1),
      S => delay_i(0)
    );
out_mux: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_s(0),
      I1 => mux_s(1),
      O => clock_o,
      S => delay_i(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__9\ is
  port (
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    delay_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clock_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__9\ : entity is "fine_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__9\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__9\ is
  signal lut_s : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of lut_s : signal is std.standard.true;
  signal mux_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of mux_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_path[0].lut\ : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of \delay_path[0].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[1].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[1].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[2].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[2].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \delay_path[3].lut\ : label is std.standard.true;
  attribute box_type of \delay_path[3].lut\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_0 : label is std.standard.true;
  attribute box_type of middle_mux_0 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of middle_mux_1 : label is std.standard.true;
  attribute box_type of middle_mux_1 : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of out_mux : label is std.standard.true;
  attribute box_type of out_mux : label is "PRIMITIVE";
begin
  delta_o <= lut_s(4);
  lut_s(0) <= delta_i;
\delay_path[0].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(0),
      O => lut_s(1)
    );
\delay_path[1].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(1),
      O => lut_s(2)
    );
\delay_path[2].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(2),
      O => lut_s(3)
    );
\delay_path[3].lut\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lut_s(3),
      O => lut_s(4)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mux_s(3)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mux_s(2)
    );
middle_mux_0: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(1),
      I1 => lut_s(2),
      O => mux_s(0),
      S => delay_i(0)
    );
middle_mux_1: unisim.vcomponents.MUXF7
     port map (
      I0 => lut_s(3),
      I1 => lut_s(4),
      O => mux_s(1),
      S => delay_i(0)
    );
out_mux: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_s(0),
      I1 => mux_s(1),
      O => clock_o,
      S => delay_i(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute dont_touch : string;
  attribute dont_touch of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block : entity is "true";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block is
  signal carry_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of carry_s : signal is std.standard.true;
  signal NLW_delay_path_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of delay_path : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of delay_path : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[0].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[0].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[1].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[1].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[2].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[2].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[3].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[3].reg\ : label is "PRIMITIVE";
begin
  delta_o <= carry_s(3);
delay_path: unisim.vcomponents.CARRY4
     port map (
      CI => delta_i,
      CO(3 downto 0) => carry_s(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_delay_path_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"1111"
    );
\sampling_path[0].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(0),
      Q => state_o(0)
    );
\sampling_path[1].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(1),
      Q => state_o(1)
    );
\sampling_path[2].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(2),
      Q => state_o(2)
    );
\sampling_path[3].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(3),
      Q => state_o(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__1\ is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__1\ : entity is "sampling_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__1\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__1\ is
  signal carry_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of carry_s : signal is std.standard.true;
  signal NLW_delay_path_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of delay_path : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of delay_path : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[0].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[0].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[1].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[1].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[2].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[2].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[3].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[3].reg\ : label is "PRIMITIVE";
begin
  delta_o <= carry_s(3);
delay_path: unisim.vcomponents.CARRY4
     port map (
      CI => delta_i,
      CO(3 downto 0) => carry_s(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_delay_path_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"1111"
    );
\sampling_path[0].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(0),
      Q => state_o(0)
    );
\sampling_path[1].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(1),
      Q => state_o(1)
    );
\sampling_path[2].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(2),
      Q => state_o(2)
    );
\sampling_path[3].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(3),
      Q => state_o(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__10\ is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__10\ : entity is "sampling_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__10\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__10\ is
  signal carry_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of carry_s : signal is std.standard.true;
  signal NLW_delay_path_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of delay_path : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of delay_path : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[0].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[0].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[1].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[1].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[2].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[2].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[3].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[3].reg\ : label is "PRIMITIVE";
begin
  delta_o <= carry_s(3);
delay_path: unisim.vcomponents.CARRY4
     port map (
      CI => delta_i,
      CO(3 downto 0) => carry_s(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_delay_path_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"1111"
    );
\sampling_path[0].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(0),
      Q => state_o(0)
    );
\sampling_path[1].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(1),
      Q => state_o(1)
    );
\sampling_path[2].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(2),
      Q => state_o(2)
    );
\sampling_path[3].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(3),
      Q => state_o(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__11\ is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__11\ : entity is "sampling_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__11\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__11\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__11\ is
  signal carry_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of carry_s : signal is std.standard.true;
  signal NLW_delay_path_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of delay_path : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of delay_path : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[0].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[0].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[1].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[1].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[2].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[2].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[3].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[3].reg\ : label is "PRIMITIVE";
begin
  delta_o <= carry_s(3);
delay_path: unisim.vcomponents.CARRY4
     port map (
      CI => delta_i,
      CO(3 downto 0) => carry_s(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_delay_path_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"1111"
    );
\sampling_path[0].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(0),
      Q => state_o(0)
    );
\sampling_path[1].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(1),
      Q => state_o(1)
    );
\sampling_path[2].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(2),
      Q => state_o(2)
    );
\sampling_path[3].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(3),
      Q => state_o(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__12\ is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__12\ : entity is "sampling_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__12\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__12\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__12\ is
  signal carry_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of carry_s : signal is std.standard.true;
  signal NLW_delay_path_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of delay_path : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of delay_path : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[0].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[0].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[1].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[1].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[2].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[2].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[3].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[3].reg\ : label is "PRIMITIVE";
begin
  delta_o <= carry_s(3);
delay_path: unisim.vcomponents.CARRY4
     port map (
      CI => delta_i,
      CO(3 downto 0) => carry_s(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_delay_path_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"1111"
    );
\sampling_path[0].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(0),
      Q => state_o(0)
    );
\sampling_path[1].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(1),
      Q => state_o(1)
    );
\sampling_path[2].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(2),
      Q => state_o(2)
    );
\sampling_path[3].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(3),
      Q => state_o(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__13\ is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__13\ : entity is "sampling_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__13\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__13\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__13\ is
  signal carry_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of carry_s : signal is std.standard.true;
  signal NLW_delay_path_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of delay_path : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of delay_path : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[0].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[0].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[1].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[1].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[2].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[2].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[3].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[3].reg\ : label is "PRIMITIVE";
begin
  delta_o <= carry_s(3);
delay_path: unisim.vcomponents.CARRY4
     port map (
      CI => delta_i,
      CO(3 downto 0) => carry_s(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_delay_path_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"1111"
    );
\sampling_path[0].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(0),
      Q => state_o(0)
    );
\sampling_path[1].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(1),
      Q => state_o(1)
    );
\sampling_path[2].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(2),
      Q => state_o(2)
    );
\sampling_path[3].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(3),
      Q => state_o(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__14\ is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__14\ : entity is "sampling_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__14\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__14\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__14\ is
  signal carry_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of carry_s : signal is std.standard.true;
  signal NLW_delay_path_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of delay_path : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of delay_path : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[0].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[0].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[1].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[1].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[2].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[2].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[3].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[3].reg\ : label is "PRIMITIVE";
begin
  delta_o <= carry_s(3);
delay_path: unisim.vcomponents.CARRY4
     port map (
      CI => delta_i,
      CO(3 downto 0) => carry_s(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_delay_path_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"1111"
    );
\sampling_path[0].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(0),
      Q => state_o(0)
    );
\sampling_path[1].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(1),
      Q => state_o(1)
    );
\sampling_path[2].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(2),
      Q => state_o(2)
    );
\sampling_path[3].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(3),
      Q => state_o(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__15\ is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__15\ : entity is "sampling_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__15\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__15\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__15\ is
  signal carry_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of carry_s : signal is std.standard.true;
  signal NLW_delay_path_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of delay_path : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of delay_path : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[0].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[0].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[1].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[1].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[2].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[2].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[3].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[3].reg\ : label is "PRIMITIVE";
begin
  delta_o <= carry_s(3);
delay_path: unisim.vcomponents.CARRY4
     port map (
      CI => delta_i,
      CO(3 downto 0) => carry_s(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_delay_path_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"1111"
    );
\sampling_path[0].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(0),
      Q => state_o(0)
    );
\sampling_path[1].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(1),
      Q => state_o(1)
    );
\sampling_path[2].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(2),
      Q => state_o(2)
    );
\sampling_path[3].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(3),
      Q => state_o(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__16\ is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__16\ : entity is "sampling_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__16\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__16\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__16\ is
  signal carry_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of carry_s : signal is std.standard.true;
  signal NLW_delay_path_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of delay_path : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of delay_path : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[0].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[0].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[1].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[1].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[2].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[2].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[3].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[3].reg\ : label is "PRIMITIVE";
begin
  delta_o <= carry_s(3);
delay_path: unisim.vcomponents.CARRY4
     port map (
      CI => delta_i,
      CO(3 downto 0) => carry_s(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_delay_path_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"1111"
    );
\sampling_path[0].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(0),
      Q => state_o(0)
    );
\sampling_path[1].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(1),
      Q => state_o(1)
    );
\sampling_path[2].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(2),
      Q => state_o(2)
    );
\sampling_path[3].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(3),
      Q => state_o(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__17\ is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__17\ : entity is "sampling_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__17\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__17\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__17\ is
  signal carry_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of carry_s : signal is std.standard.true;
  signal NLW_delay_path_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of delay_path : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of delay_path : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[0].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[0].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[1].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[1].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[2].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[2].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[3].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[3].reg\ : label is "PRIMITIVE";
begin
  delta_o <= carry_s(3);
delay_path: unisim.vcomponents.CARRY4
     port map (
      CI => delta_i,
      CO(3 downto 0) => carry_s(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_delay_path_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"1111"
    );
\sampling_path[0].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(0),
      Q => state_o(0)
    );
\sampling_path[1].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(1),
      Q => state_o(1)
    );
\sampling_path[2].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(2),
      Q => state_o(2)
    );
\sampling_path[3].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(3),
      Q => state_o(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__18\ is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__18\ : entity is "sampling_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__18\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__18\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__18\ is
  signal carry_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of carry_s : signal is std.standard.true;
  signal NLW_delay_path_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of delay_path : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of delay_path : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[0].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[0].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[1].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[1].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[2].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[2].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[3].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[3].reg\ : label is "PRIMITIVE";
begin
  delta_o <= carry_s(3);
delay_path: unisim.vcomponents.CARRY4
     port map (
      CI => delta_i,
      CO(3 downto 0) => carry_s(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_delay_path_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"1111"
    );
\sampling_path[0].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(0),
      Q => state_o(0)
    );
\sampling_path[1].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(1),
      Q => state_o(1)
    );
\sampling_path[2].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(2),
      Q => state_o(2)
    );
\sampling_path[3].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(3),
      Q => state_o(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__19\ is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__19\ : entity is "sampling_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__19\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__19\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__19\ is
  signal carry_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of carry_s : signal is std.standard.true;
  signal NLW_delay_path_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of delay_path : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of delay_path : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[0].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[0].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[1].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[1].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[2].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[2].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[3].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[3].reg\ : label is "PRIMITIVE";
begin
  delta_o <= carry_s(3);
delay_path: unisim.vcomponents.CARRY4
     port map (
      CI => delta_i,
      CO(3 downto 0) => carry_s(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_delay_path_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"1111"
    );
\sampling_path[0].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(0),
      Q => state_o(0)
    );
\sampling_path[1].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(1),
      Q => state_o(1)
    );
\sampling_path[2].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(2),
      Q => state_o(2)
    );
\sampling_path[3].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(3),
      Q => state_o(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__2\ is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__2\ : entity is "sampling_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__2\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__2\ is
  signal carry_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of carry_s : signal is std.standard.true;
  signal NLW_delay_path_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of delay_path : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of delay_path : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[0].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[0].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[1].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[1].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[2].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[2].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[3].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[3].reg\ : label is "PRIMITIVE";
begin
  delta_o <= carry_s(3);
delay_path: unisim.vcomponents.CARRY4
     port map (
      CI => delta_i,
      CO(3 downto 0) => carry_s(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_delay_path_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"1111"
    );
\sampling_path[0].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(0),
      Q => state_o(0)
    );
\sampling_path[1].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(1),
      Q => state_o(1)
    );
\sampling_path[2].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(2),
      Q => state_o(2)
    );
\sampling_path[3].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(3),
      Q => state_o(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__20\ is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__20\ : entity is "sampling_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__20\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__20\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__20\ is
  signal carry_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of carry_s : signal is std.standard.true;
  signal NLW_delay_path_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of delay_path : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of delay_path : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[0].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[0].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[1].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[1].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[2].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[2].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[3].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[3].reg\ : label is "PRIMITIVE";
begin
  delta_o <= carry_s(3);
delay_path: unisim.vcomponents.CARRY4
     port map (
      CI => delta_i,
      CO(3 downto 0) => carry_s(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_delay_path_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"1111"
    );
\sampling_path[0].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(0),
      Q => state_o(0)
    );
\sampling_path[1].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(1),
      Q => state_o(1)
    );
\sampling_path[2].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(2),
      Q => state_o(2)
    );
\sampling_path[3].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(3),
      Q => state_o(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__21\ is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__21\ : entity is "sampling_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__21\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__21\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__21\ is
  signal carry_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of carry_s : signal is std.standard.true;
  signal NLW_delay_path_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of delay_path : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of delay_path : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[0].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[0].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[1].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[1].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[2].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[2].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[3].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[3].reg\ : label is "PRIMITIVE";
begin
  delta_o <= carry_s(3);
delay_path: unisim.vcomponents.CARRY4
     port map (
      CI => delta_i,
      CO(3 downto 0) => carry_s(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_delay_path_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"1111"
    );
\sampling_path[0].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(0),
      Q => state_o(0)
    );
\sampling_path[1].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(1),
      Q => state_o(1)
    );
\sampling_path[2].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(2),
      Q => state_o(2)
    );
\sampling_path[3].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(3),
      Q => state_o(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__22\ is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__22\ : entity is "sampling_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__22\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__22\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__22\ is
  signal carry_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of carry_s : signal is std.standard.true;
  signal NLW_delay_path_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of delay_path : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of delay_path : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[0].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[0].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[1].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[1].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[2].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[2].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[3].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[3].reg\ : label is "PRIMITIVE";
begin
  delta_o <= carry_s(3);
delay_path: unisim.vcomponents.CARRY4
     port map (
      CI => delta_i,
      CO(3 downto 0) => carry_s(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_delay_path_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"1111"
    );
\sampling_path[0].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(0),
      Q => state_o(0)
    );
\sampling_path[1].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(1),
      Q => state_o(1)
    );
\sampling_path[2].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(2),
      Q => state_o(2)
    );
\sampling_path[3].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(3),
      Q => state_o(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__23\ is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__23\ : entity is "sampling_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__23\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__23\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__23\ is
  signal carry_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of carry_s : signal is std.standard.true;
  signal NLW_delay_path_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of delay_path : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of delay_path : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[0].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[0].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[1].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[1].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[2].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[2].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[3].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[3].reg\ : label is "PRIMITIVE";
begin
  delta_o <= carry_s(3);
delay_path: unisim.vcomponents.CARRY4
     port map (
      CI => delta_i,
      CO(3 downto 0) => carry_s(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_delay_path_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"1111"
    );
\sampling_path[0].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(0),
      Q => state_o(0)
    );
\sampling_path[1].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(1),
      Q => state_o(1)
    );
\sampling_path[2].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(2),
      Q => state_o(2)
    );
\sampling_path[3].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(3),
      Q => state_o(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__24\ is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__24\ : entity is "sampling_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__24\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__24\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__24\ is
  signal carry_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of carry_s : signal is std.standard.true;
  signal NLW_delay_path_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of delay_path : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of delay_path : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[0].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[0].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[1].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[1].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[2].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[2].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[3].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[3].reg\ : label is "PRIMITIVE";
begin
  delta_o <= carry_s(3);
delay_path: unisim.vcomponents.CARRY4
     port map (
      CI => delta_i,
      CO(3 downto 0) => carry_s(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_delay_path_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"1111"
    );
\sampling_path[0].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(0),
      Q => state_o(0)
    );
\sampling_path[1].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(1),
      Q => state_o(1)
    );
\sampling_path[2].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(2),
      Q => state_o(2)
    );
\sampling_path[3].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(3),
      Q => state_o(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__25\ is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__25\ : entity is "sampling_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__25\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__25\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__25\ is
  signal carry_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of carry_s : signal is std.standard.true;
  signal NLW_delay_path_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of delay_path : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of delay_path : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[0].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[0].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[1].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[1].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[2].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[2].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[3].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[3].reg\ : label is "PRIMITIVE";
begin
  delta_o <= carry_s(3);
delay_path: unisim.vcomponents.CARRY4
     port map (
      CI => delta_i,
      CO(3 downto 0) => carry_s(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_delay_path_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"1111"
    );
\sampling_path[0].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(0),
      Q => state_o(0)
    );
\sampling_path[1].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(1),
      Q => state_o(1)
    );
\sampling_path[2].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(2),
      Q => state_o(2)
    );
\sampling_path[3].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(3),
      Q => state_o(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__26\ is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__26\ : entity is "sampling_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__26\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__26\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__26\ is
  signal carry_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of carry_s : signal is std.standard.true;
  signal NLW_delay_path_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of delay_path : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of delay_path : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[0].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[0].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[1].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[1].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[2].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[2].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[3].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[3].reg\ : label is "PRIMITIVE";
begin
  delta_o <= carry_s(3);
delay_path: unisim.vcomponents.CARRY4
     port map (
      CI => delta_i,
      CO(3 downto 0) => carry_s(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_delay_path_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"1111"
    );
\sampling_path[0].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(0),
      Q => state_o(0)
    );
\sampling_path[1].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(1),
      Q => state_o(1)
    );
\sampling_path[2].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(2),
      Q => state_o(2)
    );
\sampling_path[3].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(3),
      Q => state_o(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__27\ is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__27\ : entity is "sampling_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__27\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__27\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__27\ is
  signal carry_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of carry_s : signal is std.standard.true;
  signal NLW_delay_path_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of delay_path : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of delay_path : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[0].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[0].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[1].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[1].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[2].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[2].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[3].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[3].reg\ : label is "PRIMITIVE";
begin
  delta_o <= carry_s(3);
delay_path: unisim.vcomponents.CARRY4
     port map (
      CI => delta_i,
      CO(3 downto 0) => carry_s(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_delay_path_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"1111"
    );
\sampling_path[0].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(0),
      Q => state_o(0)
    );
\sampling_path[1].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(1),
      Q => state_o(1)
    );
\sampling_path[2].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(2),
      Q => state_o(2)
    );
\sampling_path[3].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(3),
      Q => state_o(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__28\ is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__28\ : entity is "sampling_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__28\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__28\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__28\ is
  signal carry_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of carry_s : signal is std.standard.true;
  signal NLW_delay_path_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of delay_path : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of delay_path : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[0].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[0].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[1].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[1].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[2].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[2].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[3].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[3].reg\ : label is "PRIMITIVE";
begin
  delta_o <= carry_s(3);
delay_path: unisim.vcomponents.CARRY4
     port map (
      CI => delta_i,
      CO(3 downto 0) => carry_s(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_delay_path_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"1111"
    );
\sampling_path[0].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(0),
      Q => state_o(0)
    );
\sampling_path[1].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(1),
      Q => state_o(1)
    );
\sampling_path[2].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(2),
      Q => state_o(2)
    );
\sampling_path[3].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(3),
      Q => state_o(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__29\ is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__29\ : entity is "sampling_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__29\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__29\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__29\ is
  signal carry_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of carry_s : signal is std.standard.true;
  signal NLW_delay_path_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of delay_path : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of delay_path : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[0].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[0].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[1].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[1].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[2].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[2].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[3].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[3].reg\ : label is "PRIMITIVE";
begin
  delta_o <= carry_s(3);
delay_path: unisim.vcomponents.CARRY4
     port map (
      CI => delta_i,
      CO(3 downto 0) => carry_s(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_delay_path_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"1111"
    );
\sampling_path[0].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(0),
      Q => state_o(0)
    );
\sampling_path[1].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(1),
      Q => state_o(1)
    );
\sampling_path[2].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(2),
      Q => state_o(2)
    );
\sampling_path[3].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(3),
      Q => state_o(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__3\ is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__3\ : entity is "sampling_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__3\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__3\ is
  signal carry_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of carry_s : signal is std.standard.true;
  signal NLW_delay_path_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of delay_path : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of delay_path : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[0].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[0].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[1].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[1].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[2].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[2].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[3].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[3].reg\ : label is "PRIMITIVE";
begin
  delta_o <= carry_s(3);
delay_path: unisim.vcomponents.CARRY4
     port map (
      CI => delta_i,
      CO(3 downto 0) => carry_s(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_delay_path_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"1111"
    );
\sampling_path[0].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(0),
      Q => state_o(0)
    );
\sampling_path[1].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(1),
      Q => state_o(1)
    );
\sampling_path[2].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(2),
      Q => state_o(2)
    );
\sampling_path[3].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(3),
      Q => state_o(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__30\ is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__30\ : entity is "sampling_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__30\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__30\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__30\ is
  signal carry_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of carry_s : signal is std.standard.true;
  signal NLW_delay_path_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of delay_path : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of delay_path : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[0].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[0].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[1].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[1].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[2].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[2].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[3].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[3].reg\ : label is "PRIMITIVE";
begin
  delta_o <= carry_s(3);
delay_path: unisim.vcomponents.CARRY4
     port map (
      CI => delta_i,
      CO(3 downto 0) => carry_s(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_delay_path_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"1111"
    );
\sampling_path[0].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(0),
      Q => state_o(0)
    );
\sampling_path[1].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(1),
      Q => state_o(1)
    );
\sampling_path[2].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(2),
      Q => state_o(2)
    );
\sampling_path[3].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(3),
      Q => state_o(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__31\ is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__31\ : entity is "sampling_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__31\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__31\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__31\ is
  signal carry_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of carry_s : signal is std.standard.true;
  signal NLW_delay_path_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of delay_path : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of delay_path : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[0].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[0].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[1].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[1].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[2].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[2].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[3].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[3].reg\ : label is "PRIMITIVE";
begin
  delta_o <= carry_s(3);
delay_path: unisim.vcomponents.CARRY4
     port map (
      CI => delta_i,
      CO(3 downto 0) => carry_s(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_delay_path_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"1111"
    );
\sampling_path[0].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(0),
      Q => state_o(0)
    );
\sampling_path[1].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(1),
      Q => state_o(1)
    );
\sampling_path[2].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(2),
      Q => state_o(2)
    );
\sampling_path[3].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(3),
      Q => state_o(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__32\ is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__32\ : entity is "sampling_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__32\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__32\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__32\ is
  signal carry_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of carry_s : signal is std.standard.true;
  signal NLW_delay_path_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of delay_path : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of delay_path : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[0].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[0].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[1].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[1].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[2].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[2].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[3].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[3].reg\ : label is "PRIMITIVE";
begin
  delta_o <= carry_s(3);
delay_path: unisim.vcomponents.CARRY4
     port map (
      CI => delta_i,
      CO(3 downto 0) => carry_s(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_delay_path_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"1111"
    );
\sampling_path[0].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(0),
      Q => state_o(0)
    );
\sampling_path[1].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(1),
      Q => state_o(1)
    );
\sampling_path[2].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(2),
      Q => state_o(2)
    );
\sampling_path[3].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(3),
      Q => state_o(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__33\ is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__33\ : entity is "sampling_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__33\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__33\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__33\ is
  signal carry_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of carry_s : signal is std.standard.true;
  signal NLW_delay_path_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of delay_path : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of delay_path : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[0].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[0].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[1].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[1].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[2].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[2].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[3].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[3].reg\ : label is "PRIMITIVE";
begin
  delta_o <= carry_s(3);
delay_path: unisim.vcomponents.CARRY4
     port map (
      CI => delta_i,
      CO(3 downto 0) => carry_s(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_delay_path_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"1111"
    );
\sampling_path[0].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(0),
      Q => state_o(0)
    );
\sampling_path[1].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(1),
      Q => state_o(1)
    );
\sampling_path[2].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(2),
      Q => state_o(2)
    );
\sampling_path[3].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(3),
      Q => state_o(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__34\ is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__34\ : entity is "sampling_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__34\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__34\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__34\ is
  signal carry_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of carry_s : signal is std.standard.true;
  signal NLW_delay_path_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of delay_path : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of delay_path : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[0].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[0].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[1].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[1].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[2].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[2].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[3].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[3].reg\ : label is "PRIMITIVE";
begin
  delta_o <= carry_s(3);
delay_path: unisim.vcomponents.CARRY4
     port map (
      CI => delta_i,
      CO(3 downto 0) => carry_s(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_delay_path_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"1111"
    );
\sampling_path[0].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(0),
      Q => state_o(0)
    );
\sampling_path[1].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(1),
      Q => state_o(1)
    );
\sampling_path[2].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(2),
      Q => state_o(2)
    );
\sampling_path[3].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(3),
      Q => state_o(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__35\ is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__35\ : entity is "sampling_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__35\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__35\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__35\ is
  signal carry_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of carry_s : signal is std.standard.true;
  signal NLW_delay_path_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of delay_path : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of delay_path : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[0].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[0].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[1].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[1].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[2].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[2].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[3].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[3].reg\ : label is "PRIMITIVE";
begin
  delta_o <= carry_s(3);
delay_path: unisim.vcomponents.CARRY4
     port map (
      CI => delta_i,
      CO(3 downto 0) => carry_s(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_delay_path_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"1111"
    );
\sampling_path[0].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(0),
      Q => state_o(0)
    );
\sampling_path[1].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(1),
      Q => state_o(1)
    );
\sampling_path[2].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(2),
      Q => state_o(2)
    );
\sampling_path[3].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(3),
      Q => state_o(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__36\ is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__36\ : entity is "sampling_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__36\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__36\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__36\ is
  signal carry_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of carry_s : signal is std.standard.true;
  signal NLW_delay_path_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of delay_path : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of delay_path : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[0].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[0].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[1].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[1].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[2].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[2].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[3].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[3].reg\ : label is "PRIMITIVE";
begin
  delta_o <= carry_s(3);
delay_path: unisim.vcomponents.CARRY4
     port map (
      CI => delta_i,
      CO(3 downto 0) => carry_s(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_delay_path_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"1111"
    );
\sampling_path[0].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(0),
      Q => state_o(0)
    );
\sampling_path[1].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(1),
      Q => state_o(1)
    );
\sampling_path[2].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(2),
      Q => state_o(2)
    );
\sampling_path[3].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(3),
      Q => state_o(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__37\ is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__37\ : entity is "sampling_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__37\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__37\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__37\ is
  signal carry_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of carry_s : signal is std.standard.true;
  signal NLW_delay_path_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of delay_path : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of delay_path : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[0].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[0].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[1].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[1].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[2].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[2].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[3].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[3].reg\ : label is "PRIMITIVE";
begin
  delta_o <= carry_s(3);
delay_path: unisim.vcomponents.CARRY4
     port map (
      CI => delta_i,
      CO(3 downto 0) => carry_s(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_delay_path_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"1111"
    );
\sampling_path[0].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(0),
      Q => state_o(0)
    );
\sampling_path[1].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(1),
      Q => state_o(1)
    );
\sampling_path[2].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(2),
      Q => state_o(2)
    );
\sampling_path[3].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(3),
      Q => state_o(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__38\ is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__38\ : entity is "sampling_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__38\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__38\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__38\ is
  signal carry_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of carry_s : signal is std.standard.true;
  signal NLW_delay_path_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of delay_path : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of delay_path : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[0].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[0].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[1].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[1].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[2].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[2].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[3].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[3].reg\ : label is "PRIMITIVE";
begin
  delta_o <= carry_s(3);
delay_path: unisim.vcomponents.CARRY4
     port map (
      CI => delta_i,
      CO(3 downto 0) => carry_s(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_delay_path_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"1111"
    );
\sampling_path[0].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(0),
      Q => state_o(0)
    );
\sampling_path[1].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(1),
      Q => state_o(1)
    );
\sampling_path[2].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(2),
      Q => state_o(2)
    );
\sampling_path[3].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(3),
      Q => state_o(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__39\ is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__39\ : entity is "sampling_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__39\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__39\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__39\ is
  signal carry_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of carry_s : signal is std.standard.true;
  signal NLW_delay_path_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of delay_path : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of delay_path : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[0].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[0].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[1].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[1].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[2].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[2].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[3].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[3].reg\ : label is "PRIMITIVE";
begin
  delta_o <= carry_s(3);
delay_path: unisim.vcomponents.CARRY4
     port map (
      CI => delta_i,
      CO(3 downto 0) => carry_s(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_delay_path_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"1111"
    );
\sampling_path[0].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(0),
      Q => state_o(0)
    );
\sampling_path[1].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(1),
      Q => state_o(1)
    );
\sampling_path[2].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(2),
      Q => state_o(2)
    );
\sampling_path[3].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(3),
      Q => state_o(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__4\ is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__4\ : entity is "sampling_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__4\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__4\ is
  signal carry_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of carry_s : signal is std.standard.true;
  signal NLW_delay_path_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of delay_path : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of delay_path : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[0].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[0].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[1].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[1].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[2].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[2].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[3].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[3].reg\ : label is "PRIMITIVE";
begin
  delta_o <= carry_s(3);
delay_path: unisim.vcomponents.CARRY4
     port map (
      CI => delta_i,
      CO(3 downto 0) => carry_s(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_delay_path_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"1111"
    );
\sampling_path[0].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(0),
      Q => state_o(0)
    );
\sampling_path[1].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(1),
      Q => state_o(1)
    );
\sampling_path[2].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(2),
      Q => state_o(2)
    );
\sampling_path[3].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(3),
      Q => state_o(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__40\ is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__40\ : entity is "sampling_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__40\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__40\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__40\ is
  signal carry_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of carry_s : signal is std.standard.true;
  signal NLW_delay_path_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of delay_path : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of delay_path : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[0].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[0].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[1].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[1].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[2].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[2].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[3].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[3].reg\ : label is "PRIMITIVE";
begin
  delta_o <= carry_s(3);
delay_path: unisim.vcomponents.CARRY4
     port map (
      CI => delta_i,
      CO(3 downto 0) => carry_s(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_delay_path_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"1111"
    );
\sampling_path[0].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(0),
      Q => state_o(0)
    );
\sampling_path[1].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(1),
      Q => state_o(1)
    );
\sampling_path[2].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(2),
      Q => state_o(2)
    );
\sampling_path[3].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(3),
      Q => state_o(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__41\ is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__41\ : entity is "sampling_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__41\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__41\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__41\ is
  signal carry_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of carry_s : signal is std.standard.true;
  signal NLW_delay_path_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of delay_path : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of delay_path : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[0].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[0].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[1].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[1].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[2].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[2].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[3].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[3].reg\ : label is "PRIMITIVE";
begin
  delta_o <= carry_s(3);
delay_path: unisim.vcomponents.CARRY4
     port map (
      CI => delta_i,
      CO(3 downto 0) => carry_s(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_delay_path_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"1111"
    );
\sampling_path[0].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(0),
      Q => state_o(0)
    );
\sampling_path[1].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(1),
      Q => state_o(1)
    );
\sampling_path[2].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(2),
      Q => state_o(2)
    );
\sampling_path[3].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(3),
      Q => state_o(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__42\ is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__42\ : entity is "sampling_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__42\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__42\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__42\ is
  signal carry_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of carry_s : signal is std.standard.true;
  signal NLW_delay_path_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of delay_path : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of delay_path : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[0].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[0].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[1].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[1].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[2].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[2].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[3].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[3].reg\ : label is "PRIMITIVE";
begin
  delta_o <= carry_s(3);
delay_path: unisim.vcomponents.CARRY4
     port map (
      CI => delta_i,
      CO(3 downto 0) => carry_s(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_delay_path_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"1111"
    );
\sampling_path[0].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(0),
      Q => state_o(0)
    );
\sampling_path[1].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(1),
      Q => state_o(1)
    );
\sampling_path[2].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(2),
      Q => state_o(2)
    );
\sampling_path[3].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(3),
      Q => state_o(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__43\ is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__43\ : entity is "sampling_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__43\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__43\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__43\ is
  signal carry_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of carry_s : signal is std.standard.true;
  signal NLW_delay_path_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of delay_path : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of delay_path : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[0].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[0].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[1].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[1].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[2].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[2].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[3].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[3].reg\ : label is "PRIMITIVE";
begin
  delta_o <= carry_s(3);
delay_path: unisim.vcomponents.CARRY4
     port map (
      CI => delta_i,
      CO(3 downto 0) => carry_s(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_delay_path_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"1111"
    );
\sampling_path[0].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(0),
      Q => state_o(0)
    );
\sampling_path[1].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(1),
      Q => state_o(1)
    );
\sampling_path[2].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(2),
      Q => state_o(2)
    );
\sampling_path[3].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(3),
      Q => state_o(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__44\ is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__44\ : entity is "sampling_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__44\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__44\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__44\ is
  signal carry_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of carry_s : signal is std.standard.true;
  signal NLW_delay_path_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of delay_path : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of delay_path : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[0].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[0].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[1].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[1].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[2].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[2].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[3].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[3].reg\ : label is "PRIMITIVE";
begin
  delta_o <= carry_s(3);
delay_path: unisim.vcomponents.CARRY4
     port map (
      CI => delta_i,
      CO(3 downto 0) => carry_s(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_delay_path_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"1111"
    );
\sampling_path[0].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(0),
      Q => state_o(0)
    );
\sampling_path[1].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(1),
      Q => state_o(1)
    );
\sampling_path[2].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(2),
      Q => state_o(2)
    );
\sampling_path[3].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(3),
      Q => state_o(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__45\ is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__45\ : entity is "sampling_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__45\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__45\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__45\ is
  signal carry_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of carry_s : signal is std.standard.true;
  signal NLW_delay_path_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of delay_path : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of delay_path : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[0].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[0].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[1].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[1].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[2].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[2].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[3].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[3].reg\ : label is "PRIMITIVE";
begin
  delta_o <= carry_s(3);
delay_path: unisim.vcomponents.CARRY4
     port map (
      CI => delta_i,
      CO(3 downto 0) => carry_s(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_delay_path_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"1111"
    );
\sampling_path[0].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(0),
      Q => state_o(0)
    );
\sampling_path[1].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(1),
      Q => state_o(1)
    );
\sampling_path[2].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(2),
      Q => state_o(2)
    );
\sampling_path[3].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(3),
      Q => state_o(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__46\ is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__46\ : entity is "sampling_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__46\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__46\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__46\ is
  signal carry_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of carry_s : signal is std.standard.true;
  signal NLW_delay_path_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of delay_path : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of delay_path : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[0].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[0].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[1].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[1].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[2].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[2].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[3].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[3].reg\ : label is "PRIMITIVE";
begin
  delta_o <= carry_s(3);
delay_path: unisim.vcomponents.CARRY4
     port map (
      CI => delta_i,
      CO(3 downto 0) => carry_s(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_delay_path_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"1111"
    );
\sampling_path[0].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(0),
      Q => state_o(0)
    );
\sampling_path[1].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(1),
      Q => state_o(1)
    );
\sampling_path[2].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(2),
      Q => state_o(2)
    );
\sampling_path[3].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(3),
      Q => state_o(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__47\ is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__47\ : entity is "sampling_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__47\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__47\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__47\ is
  signal carry_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of carry_s : signal is std.standard.true;
  signal NLW_delay_path_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of delay_path : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of delay_path : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[0].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[0].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[1].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[1].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[2].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[2].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[3].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[3].reg\ : label is "PRIMITIVE";
begin
  delta_o <= carry_s(3);
delay_path: unisim.vcomponents.CARRY4
     port map (
      CI => delta_i,
      CO(3 downto 0) => carry_s(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_delay_path_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"1111"
    );
\sampling_path[0].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(0),
      Q => state_o(0)
    );
\sampling_path[1].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(1),
      Q => state_o(1)
    );
\sampling_path[2].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(2),
      Q => state_o(2)
    );
\sampling_path[3].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(3),
      Q => state_o(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__48\ is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__48\ : entity is "sampling_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__48\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__48\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__48\ is
  signal carry_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of carry_s : signal is std.standard.true;
  signal NLW_delay_path_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of delay_path : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of delay_path : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[0].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[0].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[1].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[1].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[2].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[2].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[3].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[3].reg\ : label is "PRIMITIVE";
begin
  delta_o <= carry_s(3);
delay_path: unisim.vcomponents.CARRY4
     port map (
      CI => delta_i,
      CO(3 downto 0) => carry_s(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_delay_path_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"1111"
    );
\sampling_path[0].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(0),
      Q => state_o(0)
    );
\sampling_path[1].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(1),
      Q => state_o(1)
    );
\sampling_path[2].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(2),
      Q => state_o(2)
    );
\sampling_path[3].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(3),
      Q => state_o(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__49\ is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__49\ : entity is "sampling_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__49\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__49\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__49\ is
  signal carry_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of carry_s : signal is std.standard.true;
  signal NLW_delay_path_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of delay_path : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of delay_path : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[0].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[0].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[1].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[1].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[2].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[2].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[3].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[3].reg\ : label is "PRIMITIVE";
begin
  delta_o <= carry_s(3);
delay_path: unisim.vcomponents.CARRY4
     port map (
      CI => delta_i,
      CO(3 downto 0) => carry_s(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_delay_path_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"1111"
    );
\sampling_path[0].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(0),
      Q => state_o(0)
    );
\sampling_path[1].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(1),
      Q => state_o(1)
    );
\sampling_path[2].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(2),
      Q => state_o(2)
    );
\sampling_path[3].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(3),
      Q => state_o(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__5\ is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__5\ : entity is "sampling_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__5\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__5\ is
  signal carry_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of carry_s : signal is std.standard.true;
  signal NLW_delay_path_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of delay_path : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of delay_path : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[0].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[0].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[1].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[1].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[2].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[2].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[3].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[3].reg\ : label is "PRIMITIVE";
begin
  delta_o <= carry_s(3);
delay_path: unisim.vcomponents.CARRY4
     port map (
      CI => delta_i,
      CO(3 downto 0) => carry_s(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_delay_path_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"1111"
    );
\sampling_path[0].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(0),
      Q => state_o(0)
    );
\sampling_path[1].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(1),
      Q => state_o(1)
    );
\sampling_path[2].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(2),
      Q => state_o(2)
    );
\sampling_path[3].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(3),
      Q => state_o(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__50\ is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__50\ : entity is "sampling_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__50\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__50\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__50\ is
  signal carry_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of carry_s : signal is std.standard.true;
  signal NLW_delay_path_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of delay_path : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of delay_path : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[0].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[0].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[1].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[1].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[2].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[2].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[3].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[3].reg\ : label is "PRIMITIVE";
begin
  delta_o <= carry_s(3);
delay_path: unisim.vcomponents.CARRY4
     port map (
      CI => delta_i,
      CO(3 downto 0) => carry_s(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_delay_path_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"1111"
    );
\sampling_path[0].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(0),
      Q => state_o(0)
    );
\sampling_path[1].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(1),
      Q => state_o(1)
    );
\sampling_path[2].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(2),
      Q => state_o(2)
    );
\sampling_path[3].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(3),
      Q => state_o(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__51\ is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__51\ : entity is "sampling_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__51\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__51\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__51\ is
  signal carry_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of carry_s : signal is std.standard.true;
  signal NLW_delay_path_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of delay_path : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of delay_path : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[0].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[0].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[1].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[1].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[2].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[2].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[3].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[3].reg\ : label is "PRIMITIVE";
begin
  delta_o <= carry_s(3);
delay_path: unisim.vcomponents.CARRY4
     port map (
      CI => delta_i,
      CO(3 downto 0) => carry_s(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_delay_path_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"1111"
    );
\sampling_path[0].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(0),
      Q => state_o(0)
    );
\sampling_path[1].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(1),
      Q => state_o(1)
    );
\sampling_path[2].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(2),
      Q => state_o(2)
    );
\sampling_path[3].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(3),
      Q => state_o(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__52\ is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__52\ : entity is "sampling_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__52\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__52\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__52\ is
  signal carry_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of carry_s : signal is std.standard.true;
  signal NLW_delay_path_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of delay_path : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of delay_path : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[0].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[0].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[1].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[1].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[2].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[2].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[3].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[3].reg\ : label is "PRIMITIVE";
begin
  delta_o <= carry_s(3);
delay_path: unisim.vcomponents.CARRY4
     port map (
      CI => delta_i,
      CO(3 downto 0) => carry_s(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_delay_path_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"1111"
    );
\sampling_path[0].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(0),
      Q => state_o(0)
    );
\sampling_path[1].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(1),
      Q => state_o(1)
    );
\sampling_path[2].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(2),
      Q => state_o(2)
    );
\sampling_path[3].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(3),
      Q => state_o(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__53\ is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__53\ : entity is "sampling_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__53\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__53\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__53\ is
  signal carry_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of carry_s : signal is std.standard.true;
  signal NLW_delay_path_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of delay_path : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of delay_path : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[0].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[0].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[1].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[1].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[2].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[2].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[3].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[3].reg\ : label is "PRIMITIVE";
begin
  delta_o <= carry_s(3);
delay_path: unisim.vcomponents.CARRY4
     port map (
      CI => delta_i,
      CO(3 downto 0) => carry_s(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_delay_path_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"1111"
    );
\sampling_path[0].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(0),
      Q => state_o(0)
    );
\sampling_path[1].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(1),
      Q => state_o(1)
    );
\sampling_path[2].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(2),
      Q => state_o(2)
    );
\sampling_path[3].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(3),
      Q => state_o(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__54\ is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__54\ : entity is "sampling_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__54\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__54\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__54\ is
  signal carry_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of carry_s : signal is std.standard.true;
  signal NLW_delay_path_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of delay_path : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of delay_path : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[0].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[0].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[1].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[1].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[2].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[2].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[3].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[3].reg\ : label is "PRIMITIVE";
begin
  delta_o <= carry_s(3);
delay_path: unisim.vcomponents.CARRY4
     port map (
      CI => delta_i,
      CO(3 downto 0) => carry_s(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_delay_path_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"1111"
    );
\sampling_path[0].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(0),
      Q => state_o(0)
    );
\sampling_path[1].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(1),
      Q => state_o(1)
    );
\sampling_path[2].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(2),
      Q => state_o(2)
    );
\sampling_path[3].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(3),
      Q => state_o(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__55\ is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__55\ : entity is "sampling_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__55\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__55\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__55\ is
  signal carry_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of carry_s : signal is std.standard.true;
  signal NLW_delay_path_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of delay_path : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of delay_path : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[0].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[0].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[1].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[1].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[2].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[2].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[3].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[3].reg\ : label is "PRIMITIVE";
begin
  delta_o <= carry_s(3);
delay_path: unisim.vcomponents.CARRY4
     port map (
      CI => delta_i,
      CO(3 downto 0) => carry_s(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_delay_path_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"1111"
    );
\sampling_path[0].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(0),
      Q => state_o(0)
    );
\sampling_path[1].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(1),
      Q => state_o(1)
    );
\sampling_path[2].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(2),
      Q => state_o(2)
    );
\sampling_path[3].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(3),
      Q => state_o(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__56\ is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__56\ : entity is "sampling_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__56\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__56\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__56\ is
  signal carry_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of carry_s : signal is std.standard.true;
  signal NLW_delay_path_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of delay_path : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of delay_path : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[0].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[0].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[1].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[1].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[2].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[2].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[3].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[3].reg\ : label is "PRIMITIVE";
begin
  delta_o <= carry_s(3);
delay_path: unisim.vcomponents.CARRY4
     port map (
      CI => delta_i,
      CO(3 downto 0) => carry_s(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_delay_path_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"1111"
    );
\sampling_path[0].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(0),
      Q => state_o(0)
    );
\sampling_path[1].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(1),
      Q => state_o(1)
    );
\sampling_path[2].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(2),
      Q => state_o(2)
    );
\sampling_path[3].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(3),
      Q => state_o(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__57\ is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__57\ : entity is "sampling_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__57\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__57\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__57\ is
  signal carry_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of carry_s : signal is std.standard.true;
  signal NLW_delay_path_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of delay_path : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of delay_path : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[0].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[0].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[1].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[1].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[2].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[2].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[3].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[3].reg\ : label is "PRIMITIVE";
begin
  delta_o <= carry_s(3);
delay_path: unisim.vcomponents.CARRY4
     port map (
      CI => delta_i,
      CO(3 downto 0) => carry_s(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_delay_path_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"1111"
    );
\sampling_path[0].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(0),
      Q => state_o(0)
    );
\sampling_path[1].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(1),
      Q => state_o(1)
    );
\sampling_path[2].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(2),
      Q => state_o(2)
    );
\sampling_path[3].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(3),
      Q => state_o(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__58\ is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__58\ : entity is "sampling_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__58\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__58\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__58\ is
  signal carry_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of carry_s : signal is std.standard.true;
  signal NLW_delay_path_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of delay_path : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of delay_path : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[0].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[0].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[1].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[1].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[2].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[2].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[3].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[3].reg\ : label is "PRIMITIVE";
begin
  delta_o <= carry_s(3);
delay_path: unisim.vcomponents.CARRY4
     port map (
      CI => delta_i,
      CO(3 downto 0) => carry_s(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_delay_path_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"1111"
    );
\sampling_path[0].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(0),
      Q => state_o(0)
    );
\sampling_path[1].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(1),
      Q => state_o(1)
    );
\sampling_path[2].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(2),
      Q => state_o(2)
    );
\sampling_path[3].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(3),
      Q => state_o(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__59\ is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__59\ : entity is "sampling_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__59\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__59\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__59\ is
  signal carry_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of carry_s : signal is std.standard.true;
  signal NLW_delay_path_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of delay_path : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of delay_path : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[0].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[0].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[1].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[1].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[2].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[2].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[3].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[3].reg\ : label is "PRIMITIVE";
begin
  delta_o <= carry_s(3);
delay_path: unisim.vcomponents.CARRY4
     port map (
      CI => delta_i,
      CO(3 downto 0) => carry_s(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_delay_path_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"1111"
    );
\sampling_path[0].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(0),
      Q => state_o(0)
    );
\sampling_path[1].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(1),
      Q => state_o(1)
    );
\sampling_path[2].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(2),
      Q => state_o(2)
    );
\sampling_path[3].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(3),
      Q => state_o(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__6\ is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__6\ : entity is "sampling_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__6\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__6\ is
  signal carry_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of carry_s : signal is std.standard.true;
  signal NLW_delay_path_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of delay_path : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of delay_path : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[0].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[0].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[1].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[1].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[2].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[2].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[3].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[3].reg\ : label is "PRIMITIVE";
begin
  delta_o <= carry_s(3);
delay_path: unisim.vcomponents.CARRY4
     port map (
      CI => delta_i,
      CO(3 downto 0) => carry_s(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_delay_path_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"1111"
    );
\sampling_path[0].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(0),
      Q => state_o(0)
    );
\sampling_path[1].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(1),
      Q => state_o(1)
    );
\sampling_path[2].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(2),
      Q => state_o(2)
    );
\sampling_path[3].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(3),
      Q => state_o(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__60\ is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__60\ : entity is "sampling_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__60\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__60\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__60\ is
  signal carry_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of carry_s : signal is std.standard.true;
  signal NLW_delay_path_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of delay_path : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of delay_path : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[0].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[0].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[1].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[1].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[2].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[2].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[3].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[3].reg\ : label is "PRIMITIVE";
begin
  delta_o <= carry_s(3);
delay_path: unisim.vcomponents.CARRY4
     port map (
      CI => delta_i,
      CO(3 downto 0) => carry_s(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_delay_path_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"1111"
    );
\sampling_path[0].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(0),
      Q => state_o(0)
    );
\sampling_path[1].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(1),
      Q => state_o(1)
    );
\sampling_path[2].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(2),
      Q => state_o(2)
    );
\sampling_path[3].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(3),
      Q => state_o(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__61\ is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__61\ : entity is "sampling_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__61\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__61\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__61\ is
  signal carry_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of carry_s : signal is std.standard.true;
  signal NLW_delay_path_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of delay_path : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of delay_path : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[0].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[0].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[1].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[1].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[2].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[2].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[3].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[3].reg\ : label is "PRIMITIVE";
begin
  delta_o <= carry_s(3);
delay_path: unisim.vcomponents.CARRY4
     port map (
      CI => delta_i,
      CO(3 downto 0) => carry_s(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_delay_path_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"1111"
    );
\sampling_path[0].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(0),
      Q => state_o(0)
    );
\sampling_path[1].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(1),
      Q => state_o(1)
    );
\sampling_path[2].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(2),
      Q => state_o(2)
    );
\sampling_path[3].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(3),
      Q => state_o(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__62\ is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__62\ : entity is "sampling_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__62\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__62\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__62\ is
  signal carry_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of carry_s : signal is std.standard.true;
  signal NLW_delay_path_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of delay_path : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of delay_path : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[0].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[0].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[1].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[1].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[2].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[2].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[3].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[3].reg\ : label is "PRIMITIVE";
begin
  delta_o <= carry_s(3);
delay_path: unisim.vcomponents.CARRY4
     port map (
      CI => delta_i,
      CO(3 downto 0) => carry_s(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_delay_path_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"1111"
    );
\sampling_path[0].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(0),
      Q => state_o(0)
    );
\sampling_path[1].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(1),
      Q => state_o(1)
    );
\sampling_path[2].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(2),
      Q => state_o(2)
    );
\sampling_path[3].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(3),
      Q => state_o(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__63\ is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__63\ : entity is "sampling_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__63\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__63\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__63\ is
  signal carry_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of carry_s : signal is std.standard.true;
  signal NLW_delay_path_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of delay_path : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of delay_path : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[0].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[0].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[1].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[1].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[2].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[2].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[3].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[3].reg\ : label is "PRIMITIVE";
begin
  delta_o <= carry_s(3);
delay_path: unisim.vcomponents.CARRY4
     port map (
      CI => delta_i,
      CO(3 downto 0) => carry_s(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_delay_path_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"1111"
    );
\sampling_path[0].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(0),
      Q => state_o(0)
    );
\sampling_path[1].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(1),
      Q => state_o(1)
    );
\sampling_path[2].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(2),
      Q => state_o(2)
    );
\sampling_path[3].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(3),
      Q => state_o(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__7\ is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__7\ : entity is "sampling_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__7\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__7\ is
  signal carry_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of carry_s : signal is std.standard.true;
  signal NLW_delay_path_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of delay_path : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of delay_path : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[0].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[0].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[1].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[1].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[2].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[2].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[3].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[3].reg\ : label is "PRIMITIVE";
begin
  delta_o <= carry_s(3);
delay_path: unisim.vcomponents.CARRY4
     port map (
      CI => delta_i,
      CO(3 downto 0) => carry_s(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_delay_path_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"1111"
    );
\sampling_path[0].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(0),
      Q => state_o(0)
    );
\sampling_path[1].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(1),
      Q => state_o(1)
    );
\sampling_path[2].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(2),
      Q => state_o(2)
    );
\sampling_path[3].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(3),
      Q => state_o(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__8\ is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__8\ : entity is "sampling_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__8\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__8\ is
  signal carry_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of carry_s : signal is std.standard.true;
  signal NLW_delay_path_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of delay_path : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of delay_path : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[0].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[0].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[1].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[1].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[2].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[2].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[3].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[3].reg\ : label is "PRIMITIVE";
begin
  delta_o <= carry_s(3);
delay_path: unisim.vcomponents.CARRY4
     port map (
      CI => delta_i,
      CO(3 downto 0) => carry_s(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_delay_path_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"1111"
    );
\sampling_path[0].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(0),
      Q => state_o(0)
    );
\sampling_path[1].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(1),
      Q => state_o(1)
    );
\sampling_path[2].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(2),
      Q => state_o(2)
    );
\sampling_path[3].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(3),
      Q => state_o(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__9\ is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__9\ : entity is "sampling_block";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__9\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__9\ is
  signal carry_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of carry_s : signal is std.standard.true;
  signal NLW_delay_path_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH_boolean of delay_path : label is std.standard.true;
  attribute box_type : string;
  attribute box_type of delay_path : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[0].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[0].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[1].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[1].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[2].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[2].reg\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \sampling_path[3].reg\ : label is std.standard.true;
  attribute box_type of \sampling_path[3].reg\ : label is "PRIMITIVE";
begin
  delta_o <= carry_s(3);
delay_path: unisim.vcomponents.CARRY4
     port map (
      CI => delta_i,
      CO(3 downto 0) => carry_s(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_delay_path_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"1111"
    );
\sampling_path[0].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(0),
      Q => state_o(0)
    );
\sampling_path[1].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(1),
      Q => state_o(1)
    );
\sampling_path[2].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(2),
      Q => state_o(2)
    );
\sampling_path[3].reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0'
    )
        port map (
      C => clock_i,
      CE => '1',
      CLR => '0',
      D => carry_s(3),
      Q => state_o(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc_exp_sum__parameterized2\ is
  port (
    weight_o : out STD_LOGIC_VECTOR ( 8 downto 0 );
    state_i : in STD_LOGIC_VECTOR ( 255 downto 0 );
    clock_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc_exp_sum__parameterized2\ : entity is "tdc_exp_sum";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc_exp_sum__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc_exp_sum__parameterized2\ is
  signal \curr_sums_s[4][0][4]_i_2_n_0\ : STD_LOGIC;
  signal \curr_sums_s[4][10][4]_i_2_n_0\ : STD_LOGIC;
  signal \curr_sums_s[4][11][4]_i_2_n_0\ : STD_LOGIC;
  signal \curr_sums_s[4][12][4]_i_2_n_0\ : STD_LOGIC;
  signal \curr_sums_s[4][13][4]_i_2_n_0\ : STD_LOGIC;
  signal \curr_sums_s[4][14][4]_i_2_n_0\ : STD_LOGIC;
  signal \curr_sums_s[4][15][4]_i_2_n_0\ : STD_LOGIC;
  signal \curr_sums_s[4][1][4]_i_2_n_0\ : STD_LOGIC;
  signal \curr_sums_s[4][2][4]_i_2_n_0\ : STD_LOGIC;
  signal \curr_sums_s[4][3][4]_i_2_n_0\ : STD_LOGIC;
  signal \curr_sums_s[4][4][4]_i_2_n_0\ : STD_LOGIC;
  signal \curr_sums_s[4][5][4]_i_2_n_0\ : STD_LOGIC;
  signal \curr_sums_s[4][6][4]_i_2_n_0\ : STD_LOGIC;
  signal \curr_sums_s[4][7][4]_i_2_n_0\ : STD_LOGIC;
  signal \curr_sums_s[4][8][4]_i_2_n_0\ : STD_LOGIC;
  signal \curr_sums_s[4][9][4]_i_2_n_0\ : STD_LOGIC;
  signal \curr_sums_s[5][0][5]_i_2_n_0\ : STD_LOGIC;
  signal \curr_sums_s[5][1][5]_i_2_n_0\ : STD_LOGIC;
  signal \curr_sums_s[5][2][5]_i_2_n_0\ : STD_LOGIC;
  signal \curr_sums_s[5][3][5]_i_2_n_0\ : STD_LOGIC;
  signal \curr_sums_s[5][4][5]_i_2_n_0\ : STD_LOGIC;
  signal \curr_sums_s[5][5][5]_i_2_n_0\ : STD_LOGIC;
  signal \curr_sums_s[5][6][5]_i_2_n_0\ : STD_LOGIC;
  signal \curr_sums_s[5][7][5]_i_2_n_0\ : STD_LOGIC;
  signal \curr_sums_s[6][0][3]_i_2_n_0\ : STD_LOGIC;
  signal \curr_sums_s[6][0][3]_i_3_n_0\ : STD_LOGIC;
  signal \curr_sums_s[6][0][3]_i_4_n_0\ : STD_LOGIC;
  signal \curr_sums_s[6][0][3]_i_5_n_0\ : STD_LOGIC;
  signal \curr_sums_s[6][0][6]_i_2_n_0\ : STD_LOGIC;
  signal \curr_sums_s[6][0][6]_i_3_n_0\ : STD_LOGIC;
  signal \curr_sums_s[6][1][3]_i_2_n_0\ : STD_LOGIC;
  signal \curr_sums_s[6][1][3]_i_3_n_0\ : STD_LOGIC;
  signal \curr_sums_s[6][1][3]_i_4_n_0\ : STD_LOGIC;
  signal \curr_sums_s[6][1][3]_i_5_n_0\ : STD_LOGIC;
  signal \curr_sums_s[6][1][6]_i_2_n_0\ : STD_LOGIC;
  signal \curr_sums_s[6][1][6]_i_3_n_0\ : STD_LOGIC;
  signal \curr_sums_s[6][2][3]_i_2_n_0\ : STD_LOGIC;
  signal \curr_sums_s[6][2][3]_i_3_n_0\ : STD_LOGIC;
  signal \curr_sums_s[6][2][3]_i_4_n_0\ : STD_LOGIC;
  signal \curr_sums_s[6][2][3]_i_5_n_0\ : STD_LOGIC;
  signal \curr_sums_s[6][2][6]_i_2_n_0\ : STD_LOGIC;
  signal \curr_sums_s[6][2][6]_i_3_n_0\ : STD_LOGIC;
  signal \curr_sums_s[6][3][3]_i_2_n_0\ : STD_LOGIC;
  signal \curr_sums_s[6][3][3]_i_3_n_0\ : STD_LOGIC;
  signal \curr_sums_s[6][3][3]_i_4_n_0\ : STD_LOGIC;
  signal \curr_sums_s[6][3][3]_i_5_n_0\ : STD_LOGIC;
  signal \curr_sums_s[6][3][6]_i_2_n_0\ : STD_LOGIC;
  signal \curr_sums_s[6][3][6]_i_3_n_0\ : STD_LOGIC;
  signal \curr_sums_s[7][0][3]_i_2_n_0\ : STD_LOGIC;
  signal \curr_sums_s[7][0][3]_i_3_n_0\ : STD_LOGIC;
  signal \curr_sums_s[7][0][3]_i_4_n_0\ : STD_LOGIC;
  signal \curr_sums_s[7][0][3]_i_5_n_0\ : STD_LOGIC;
  signal \curr_sums_s[7][0][7]_i_2_n_0\ : STD_LOGIC;
  signal \curr_sums_s[7][0][7]_i_3_n_0\ : STD_LOGIC;
  signal \curr_sums_s[7][0][7]_i_4_n_0\ : STD_LOGIC;
  signal \curr_sums_s[7][1][3]_i_2_n_0\ : STD_LOGIC;
  signal \curr_sums_s[7][1][3]_i_3_n_0\ : STD_LOGIC;
  signal \curr_sums_s[7][1][3]_i_4_n_0\ : STD_LOGIC;
  signal \curr_sums_s[7][1][3]_i_5_n_0\ : STD_LOGIC;
  signal \curr_sums_s[7][1][7]_i_2_n_0\ : STD_LOGIC;
  signal \curr_sums_s[7][1][7]_i_3_n_0\ : STD_LOGIC;
  signal \curr_sums_s[7][1][7]_i_4_n_0\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][0]_539\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][100]_631\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][101]_630\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][102]_629\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][103]_628\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][104]_627\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][105]_626\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][106]_625\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][107]_624\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][108]_623\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][109]_622\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][10]_529\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][110]_621\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][111]_620\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][112]_619\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][113]_618\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][114]_617\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][115]_616\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][116]_615\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][117]_614\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][118]_613\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][119]_612\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][11]_528\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][120]_611\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][121]_610\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][122]_609\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][123]_608\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][124]_607\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][125]_606\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][126]_605\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][127]_604\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][128]_667\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][129]_666\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][12]_527\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][130]_665\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][131]_664\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][132]_663\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][133]_662\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][134]_661\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][135]_660\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][136]_659\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][137]_658\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][138]_657\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][139]_656\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][13]_526\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][140]_655\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][141]_654\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][142]_653\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][143]_652\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][144]_651\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][145]_650\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][146]_649\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][147]_648\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][148]_647\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][149]_646\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][14]_525\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][150]_645\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][151]_644\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][152]_643\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][153]_642\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][154]_641\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][155]_640\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][156]_639\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][157]_638\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][158]_637\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][159]_636\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][15]_524\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][160]_699\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][161]_698\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][162]_697\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][163]_696\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][164]_695\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][165]_694\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][166]_693\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][167]_692\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][168]_691\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][169]_690\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][16]_523\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][170]_689\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][171]_688\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][172]_687\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][173]_686\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][174]_685\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][175]_684\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][176]_683\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][177]_682\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][178]_681\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][179]_680\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][17]_522\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][180]_679\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][181]_678\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][182]_677\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][183]_676\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][184]_675\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][185]_674\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][186]_673\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][187]_672\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][188]_671\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][189]_670\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][18]_521\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][190]_669\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][191]_668\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][192]_731\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][193]_730\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][194]_729\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][195]_728\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][196]_727\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][197]_726\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][198]_725\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][199]_724\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][19]_520\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][1]_538\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][200]_723\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][201]_722\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][202]_721\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][203]_720\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][204]_719\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][205]_718\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][206]_717\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][207]_716\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][208]_715\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][209]_714\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][20]_519\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][210]_713\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][211]_712\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][212]_711\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][213]_710\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][214]_709\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][215]_708\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][216]_707\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][217]_706\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][218]_705\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][219]_704\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][21]_518\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][220]_703\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][221]_702\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][222]_701\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][223]_700\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][224]_763\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][225]_762\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][226]_761\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][227]_760\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][228]_759\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][229]_758\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][22]_517\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][230]_757\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][231]_756\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][232]_755\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][233]_754\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][234]_753\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][235]_752\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][236]_751\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][237]_750\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][238]_749\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][239]_748\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][23]_516\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][240]_747\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][241]_746\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][242]_745\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][243]_744\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][244]_743\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][245]_742\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][246]_741\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][247]_740\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][248]_739\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][249]_738\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][24]_515\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][250]_737\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][251]_736\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][252]_735\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][253]_734\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][254]_733\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][255]_732\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][25]_514\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][26]_513\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][27]_512\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][28]_511\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][29]_510\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][2]_537\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][30]_509\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][31]_508\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][32]_571\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][33]_570\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][34]_569\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][35]_568\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][36]_567\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][37]_566\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][38]_565\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][39]_564\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][3]_536\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][40]_563\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][41]_562\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][42]_561\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][43]_560\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][44]_559\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][45]_558\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][46]_557\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][47]_556\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][48]_555\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][49]_554\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][4]_535\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][50]_553\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][51]_552\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][52]_551\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][53]_550\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][54]_549\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][55]_548\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][56]_547\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][57]_546\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][58]_545\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][59]_544\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][5]_534\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][60]_543\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][61]_542\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][62]_541\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][63]_540\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][64]_603\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][65]_602\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][66]_601\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][67]_600\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][68]_599\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][69]_598\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][6]_533\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][70]_597\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][71]_596\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][72]_595\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][73]_594\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][74]_593\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][75]_592\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][76]_591\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][77]_590\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][78]_589\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][79]_588\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][7]_532\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][80]_587\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][81]_586\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][82]_585\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][83]_584\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][84]_583\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][85]_582\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][86]_581\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][87]_580\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][88]_579\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][89]_578\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][8]_531\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][90]_577\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][91]_576\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][92]_575\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][93]_574\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][94]_573\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][95]_572\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][96]_635\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][97]_634\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][98]_633\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][99]_632\ : STD_LOGIC;
  signal \curr_sums_s_reg[0][9]_530\ : STD_LOGIC;
  signal \curr_sums_s_reg[1][0]_495\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][100]_101\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][101]_99\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][102]_95\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][103]_93\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][104]_85\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][105]_83\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][106]_79\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][107]_77\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][108]_71\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][109]_69\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][10]_459\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][110]_65\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][111]_63\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][112]_53\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][113]_51\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][114]_47\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][115]_45\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][116]_39\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][117]_37\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][118]_33\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][119]_31\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][11]_457\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][120]_23\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][121]_21\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][122]_17\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][123]_15\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][124]_9\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][125]_7\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][126]_3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][127]_1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][12]_451\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][13]_449\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][14]_445\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][15]_443\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][16]_433\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][17]_431\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][18]_427\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][19]_425\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][1]_493\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][20]_419\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][21]_417\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][22]_413\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][23]_411\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][24]_403\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][25]_401\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][26]_397\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][27]_395\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][28]_389\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][29]_387\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][2]_489\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][30]_383\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][31]_381\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][32]_369\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][33]_367\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][34]_363\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][35]_361\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][36]_355\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][37]_353\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][38]_349\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][39]_347\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][3]_487\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][40]_339\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][41]_337\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][42]_333\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][43]_331\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][44]_325\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][45]_323\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][46]_319\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][47]_317\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][48]_307\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][49]_305\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][4]_481\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][50]_301\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][51]_299\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][52]_293\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][53]_291\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][54]_287\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][55]_285\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][56]_277\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][57]_275\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][58]_271\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][59]_269\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][5]_479\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][60]_263\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][61]_261\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][62]_257\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][63]_255\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][64]_241\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][65]_239\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][66]_235\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][67]_233\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][68]_227\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][69]_225\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][6]_475\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][70]_221\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][71]_219\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][72]_211\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][73]_209\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][74]_205\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][75]_203\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][76]_197\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][77]_195\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][78]_191\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][79]_189\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][7]_473\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][80]_179\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][81]_177\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][82]_173\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][83]_171\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][84]_165\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][85]_163\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][86]_159\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][87]_157\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][88]_149\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][89]_147\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][8]_465\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][90]_143\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][91]_141\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][92]_135\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][93]_133\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][94]_129\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][95]_127\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][96]_115\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][97]_113\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][98]_109\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][99]_107\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[1][9]_463\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \curr_sums_s_reg[2][0]_497\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \curr_sums_s_reg[2][10]_421\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \curr_sums_s_reg[2][11]_415\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \curr_sums_s_reg[2][12]_405\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \curr_sums_s_reg[2][13]_399\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \curr_sums_s_reg[2][14]_391\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \curr_sums_s_reg[2][15]_385\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \curr_sums_s_reg[2][16]_371\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \curr_sums_s_reg[2][17]_365\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \curr_sums_s_reg[2][18]_357\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \curr_sums_s_reg[2][19]_351\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \curr_sums_s_reg[2][1]_491\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \curr_sums_s_reg[2][20]_341\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \curr_sums_s_reg[2][21]_335\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \curr_sums_s_reg[2][22]_327\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \curr_sums_s_reg[2][23]_321\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \curr_sums_s_reg[2][24]_309\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \curr_sums_s_reg[2][25]_303\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \curr_sums_s_reg[2][26]_295\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \curr_sums_s_reg[2][27]_289\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \curr_sums_s_reg[2][28]_279\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \curr_sums_s_reg[2][29]_273\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \curr_sums_s_reg[2][2]_483\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \curr_sums_s_reg[2][30]_265\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \curr_sums_s_reg[2][31]_259\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \curr_sums_s_reg[2][32]_243\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \curr_sums_s_reg[2][33]_237\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \curr_sums_s_reg[2][34]_229\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \curr_sums_s_reg[2][35]_223\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \curr_sums_s_reg[2][36]_213\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \curr_sums_s_reg[2][37]_207\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \curr_sums_s_reg[2][38]_199\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \curr_sums_s_reg[2][39]_193\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \curr_sums_s_reg[2][3]_477\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \curr_sums_s_reg[2][40]_181\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \curr_sums_s_reg[2][41]_175\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \curr_sums_s_reg[2][42]_167\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \curr_sums_s_reg[2][43]_161\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \curr_sums_s_reg[2][44]_151\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \curr_sums_s_reg[2][45]_145\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \curr_sums_s_reg[2][46]_137\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \curr_sums_s_reg[2][47]_131\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \curr_sums_s_reg[2][48]_117\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \curr_sums_s_reg[2][49]_111\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \curr_sums_s_reg[2][4]_467\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \curr_sums_s_reg[2][50]_103\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \curr_sums_s_reg[2][51]_97\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \curr_sums_s_reg[2][52]_87\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \curr_sums_s_reg[2][53]_81\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \curr_sums_s_reg[2][54]_73\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \curr_sums_s_reg[2][55]_67\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \curr_sums_s_reg[2][56]_55\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \curr_sums_s_reg[2][57]_49\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \curr_sums_s_reg[2][58]_41\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \curr_sums_s_reg[2][59]_35\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \curr_sums_s_reg[2][5]_461\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \curr_sums_s_reg[2][60]_25\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \curr_sums_s_reg[2][61]_19\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \curr_sums_s_reg[2][62]_11\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \curr_sums_s_reg[2][63]_5\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \curr_sums_s_reg[2][6]_453\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \curr_sums_s_reg[2][7]_447\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \curr_sums_s_reg[2][8]_435\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \curr_sums_s_reg[2][9]_429\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \curr_sums_s_reg[3][0]_499\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \curr_sums_s_reg[3][10]_343\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \curr_sums_s_reg[3][11]_329\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \curr_sums_s_reg[3][12]_311\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \curr_sums_s_reg[3][13]_297\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \curr_sums_s_reg[3][14]_281\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \curr_sums_s_reg[3][15]_267\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \curr_sums_s_reg[3][16]_245\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \curr_sums_s_reg[3][17]_231\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \curr_sums_s_reg[3][18]_215\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \curr_sums_s_reg[3][19]_201\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \curr_sums_s_reg[3][1]_485\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \curr_sums_s_reg[3][20]_183\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \curr_sums_s_reg[3][21]_169\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \curr_sums_s_reg[3][22]_153\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \curr_sums_s_reg[3][23]_139\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \curr_sums_s_reg[3][24]_119\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \curr_sums_s_reg[3][25]_105\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \curr_sums_s_reg[3][26]_89\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \curr_sums_s_reg[3][27]_75\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \curr_sums_s_reg[3][28]_57\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \curr_sums_s_reg[3][29]_43\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \curr_sums_s_reg[3][2]_469\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \curr_sums_s_reg[3][30]_27\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \curr_sums_s_reg[3][31]_13\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \curr_sums_s_reg[3][3]_455\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \curr_sums_s_reg[3][4]_437\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \curr_sums_s_reg[3][5]_423\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \curr_sums_s_reg[3][6]_407\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \curr_sums_s_reg[3][7]_393\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \curr_sums_s_reg[3][8]_373\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \curr_sums_s_reg[3][9]_359\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \curr_sums_s_reg[4][0]_501\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \curr_sums_s_reg[4][10]_185\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \curr_sums_s_reg[4][11]_155\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \curr_sums_s_reg[4][12]_121\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \curr_sums_s_reg[4][13]_91\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \curr_sums_s_reg[4][14]_59\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \curr_sums_s_reg[4][15]_29\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \curr_sums_s_reg[4][1]_471\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \curr_sums_s_reg[4][2]_439\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \curr_sums_s_reg[4][3]_409\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \curr_sums_s_reg[4][4]_375\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \curr_sums_s_reg[4][5]_345\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \curr_sums_s_reg[4][6]_313\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \curr_sums_s_reg[4][7]_283\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \curr_sums_s_reg[4][8]_247\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \curr_sums_s_reg[4][9]_217\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \curr_sums_s_reg[5][0]_503\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \curr_sums_s_reg[5][1]_441\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \curr_sums_s_reg[5][2]_377\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \curr_sums_s_reg[5][3]_315\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \curr_sums_s_reg[5][4]_249\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \curr_sums_s_reg[5][5]_187\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \curr_sums_s_reg[5][6]_123\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \curr_sums_s_reg[5][7]_61\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \curr_sums_s_reg[6][0][3]_i_1_n_0\ : STD_LOGIC;
  signal \curr_sums_s_reg[6][0][3]_i_1_n_1\ : STD_LOGIC;
  signal \curr_sums_s_reg[6][0][3]_i_1_n_2\ : STD_LOGIC;
  signal \curr_sums_s_reg[6][0][3]_i_1_n_3\ : STD_LOGIC;
  signal \curr_sums_s_reg[6][0][6]_i_1_n_3\ : STD_LOGIC;
  signal \curr_sums_s_reg[6][0]_505\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \curr_sums_s_reg[6][1][3]_i_1_n_0\ : STD_LOGIC;
  signal \curr_sums_s_reg[6][1][3]_i_1_n_1\ : STD_LOGIC;
  signal \curr_sums_s_reg[6][1][3]_i_1_n_2\ : STD_LOGIC;
  signal \curr_sums_s_reg[6][1][3]_i_1_n_3\ : STD_LOGIC;
  signal \curr_sums_s_reg[6][1][6]_i_1_n_3\ : STD_LOGIC;
  signal \curr_sums_s_reg[6][1]_379\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \curr_sums_s_reg[6][2][3]_i_1_n_0\ : STD_LOGIC;
  signal \curr_sums_s_reg[6][2][3]_i_1_n_1\ : STD_LOGIC;
  signal \curr_sums_s_reg[6][2][3]_i_1_n_2\ : STD_LOGIC;
  signal \curr_sums_s_reg[6][2][3]_i_1_n_3\ : STD_LOGIC;
  signal \curr_sums_s_reg[6][2][6]_i_1_n_3\ : STD_LOGIC;
  signal \curr_sums_s_reg[6][2]_251\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \curr_sums_s_reg[6][3][3]_i_1_n_0\ : STD_LOGIC;
  signal \curr_sums_s_reg[6][3][3]_i_1_n_1\ : STD_LOGIC;
  signal \curr_sums_s_reg[6][3][3]_i_1_n_2\ : STD_LOGIC;
  signal \curr_sums_s_reg[6][3][3]_i_1_n_3\ : STD_LOGIC;
  signal \curr_sums_s_reg[6][3][6]_i_1_n_3\ : STD_LOGIC;
  signal \curr_sums_s_reg[6][3]_125\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \curr_sums_s_reg[7][0][3]_i_1_n_0\ : STD_LOGIC;
  signal \curr_sums_s_reg[7][0][3]_i_1_n_1\ : STD_LOGIC;
  signal \curr_sums_s_reg[7][0][3]_i_1_n_2\ : STD_LOGIC;
  signal \curr_sums_s_reg[7][0][3]_i_1_n_3\ : STD_LOGIC;
  signal \curr_sums_s_reg[7][0][7]_i_1_n_2\ : STD_LOGIC;
  signal \curr_sums_s_reg[7][0][7]_i_1_n_3\ : STD_LOGIC;
  signal \curr_sums_s_reg[7][0]_507\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \curr_sums_s_reg[7][1][3]_i_1_n_0\ : STD_LOGIC;
  signal \curr_sums_s_reg[7][1][3]_i_1_n_1\ : STD_LOGIC;
  signal \curr_sums_s_reg[7][1][3]_i_1_n_2\ : STD_LOGIC;
  signal \curr_sums_s_reg[7][1][3]_i_1_n_3\ : STD_LOGIC;
  signal \curr_sums_s_reg[7][1][7]_i_1_n_2\ : STD_LOGIC;
  signal \curr_sums_s_reg[7][1][7]_i_1_n_3\ : STD_LOGIC;
  signal \curr_sums_s_reg[7][1]_253\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \curr_weight_s[3]_i_2_n_0\ : STD_LOGIC;
  signal \curr_weight_s[3]_i_3_n_0\ : STD_LOGIC;
  signal \curr_weight_s[3]_i_4_n_0\ : STD_LOGIC;
  signal \curr_weight_s[3]_i_5_n_0\ : STD_LOGIC;
  signal \curr_weight_s[7]_i_2_n_0\ : STD_LOGIC;
  signal \curr_weight_s[7]_i_3_n_0\ : STD_LOGIC;
  signal \curr_weight_s[7]_i_4_n_0\ : STD_LOGIC;
  signal \curr_weight_s[7]_i_5_n_0\ : STD_LOGIC;
  signal \curr_weight_s_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \curr_weight_s_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \curr_weight_s_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \curr_weight_s_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \curr_weight_s_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \curr_weight_s_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \curr_weight_s_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \curr_weight_s_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \next_sums_s[1][0]_494\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][100]_100\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][101]_98\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][102]_94\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][103]_92\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][104]_84\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][105]_82\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][106]_78\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][107]_76\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][108]_70\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][109]_68\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][10]_458\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][110]_64\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][111]_62\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][112]_52\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][113]_50\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][114]_46\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][115]_44\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][116]_38\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][117]_36\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][118]_32\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][119]_30\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][11]_456\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][120]_22\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][121]_20\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][122]_16\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][123]_14\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][124]_8\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][125]_6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][126]_2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][127]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][12]_450\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][13]_448\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][14]_444\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][15]_442\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][16]_432\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][17]_430\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][18]_426\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][19]_424\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][1]_492\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][20]_418\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][21]_416\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][22]_412\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][23]_410\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][24]_402\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][25]_400\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][26]_396\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][27]_394\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][28]_388\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][29]_386\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][2]_488\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][30]_382\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][31]_380\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][32]_368\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][33]_366\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][34]_362\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][35]_360\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][36]_354\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][37]_352\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][38]_348\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][39]_346\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][3]_486\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][40]_338\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][41]_336\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][42]_332\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][43]_330\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][44]_324\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][45]_322\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][46]_318\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][47]_316\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][48]_306\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][49]_304\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][4]_480\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][50]_300\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][51]_298\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][52]_292\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][53]_290\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][54]_286\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][55]_284\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][56]_276\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][57]_274\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][58]_270\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][59]_268\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][5]_478\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][60]_262\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][61]_260\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][62]_256\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][63]_254\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][64]_240\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][65]_238\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][66]_234\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][67]_232\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][68]_226\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][69]_224\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][6]_474\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][70]_220\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][71]_218\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][72]_210\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][73]_208\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][74]_204\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][75]_202\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][76]_196\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][77]_194\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][78]_190\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][79]_188\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][7]_472\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][80]_178\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][81]_176\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][82]_172\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][83]_170\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][84]_164\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][85]_162\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][86]_158\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][87]_156\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][88]_148\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][89]_146\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][8]_464\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][90]_142\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][91]_140\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][92]_134\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][93]_132\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][94]_128\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][95]_126\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][96]_114\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][97]_112\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][98]_108\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][99]_106\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[1][9]_462\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_sums_s[2][0]_496\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \next_sums_s[2][10]_420\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \next_sums_s[2][11]_414\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \next_sums_s[2][12]_404\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \next_sums_s[2][13]_398\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \next_sums_s[2][14]_390\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \next_sums_s[2][15]_384\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \next_sums_s[2][16]_370\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \next_sums_s[2][17]_364\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \next_sums_s[2][18]_356\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \next_sums_s[2][19]_350\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \next_sums_s[2][1]_490\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \next_sums_s[2][20]_340\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \next_sums_s[2][21]_334\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \next_sums_s[2][22]_326\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \next_sums_s[2][23]_320\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \next_sums_s[2][24]_308\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \next_sums_s[2][25]_302\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \next_sums_s[2][26]_294\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \next_sums_s[2][27]_288\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \next_sums_s[2][28]_278\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \next_sums_s[2][29]_272\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \next_sums_s[2][2]_482\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \next_sums_s[2][30]_264\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \next_sums_s[2][31]_258\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \next_sums_s[2][32]_242\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \next_sums_s[2][33]_236\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \next_sums_s[2][34]_228\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \next_sums_s[2][35]_222\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \next_sums_s[2][36]_212\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \next_sums_s[2][37]_206\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \next_sums_s[2][38]_198\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \next_sums_s[2][39]_192\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \next_sums_s[2][3]_476\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \next_sums_s[2][40]_180\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \next_sums_s[2][41]_174\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \next_sums_s[2][42]_166\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \next_sums_s[2][43]_160\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \next_sums_s[2][44]_150\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \next_sums_s[2][45]_144\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \next_sums_s[2][46]_136\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \next_sums_s[2][47]_130\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \next_sums_s[2][48]_116\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \next_sums_s[2][49]_110\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \next_sums_s[2][4]_466\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \next_sums_s[2][50]_102\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \next_sums_s[2][51]_96\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \next_sums_s[2][52]_86\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \next_sums_s[2][53]_80\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \next_sums_s[2][54]_72\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \next_sums_s[2][55]_66\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \next_sums_s[2][56]_54\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \next_sums_s[2][57]_48\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \next_sums_s[2][58]_40\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \next_sums_s[2][59]_34\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \next_sums_s[2][5]_460\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \next_sums_s[2][60]_24\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \next_sums_s[2][61]_18\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \next_sums_s[2][62]_10\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \next_sums_s[2][63]_4\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \next_sums_s[2][6]_452\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \next_sums_s[2][7]_446\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \next_sums_s[2][8]_434\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \next_sums_s[2][9]_428\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \next_sums_s[3][0]_498\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \next_sums_s[3][10]_342\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \next_sums_s[3][11]_328\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \next_sums_s[3][12]_310\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \next_sums_s[3][13]_296\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \next_sums_s[3][14]_280\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \next_sums_s[3][15]_266\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \next_sums_s[3][16]_244\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \next_sums_s[3][17]_230\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \next_sums_s[3][18]_214\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \next_sums_s[3][19]_200\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \next_sums_s[3][1]_484\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \next_sums_s[3][20]_182\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \next_sums_s[3][21]_168\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \next_sums_s[3][22]_152\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \next_sums_s[3][23]_138\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \next_sums_s[3][24]_118\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \next_sums_s[3][25]_104\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \next_sums_s[3][26]_88\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \next_sums_s[3][27]_74\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \next_sums_s[3][28]_56\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \next_sums_s[3][29]_42\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \next_sums_s[3][2]_468\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \next_sums_s[3][30]_26\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \next_sums_s[3][31]_12\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \next_sums_s[3][3]_454\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \next_sums_s[3][4]_436\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \next_sums_s[3][5]_422\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \next_sums_s[3][6]_406\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \next_sums_s[3][7]_392\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \next_sums_s[3][8]_372\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \next_sums_s[3][9]_358\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \next_sums_s[4][0]_500\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \next_sums_s[4][10]_184\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \next_sums_s[4][11]_154\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \next_sums_s[4][12]_120\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \next_sums_s[4][13]_90\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \next_sums_s[4][14]_58\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \next_sums_s[4][15]_28\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \next_sums_s[4][1]_470\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \next_sums_s[4][2]_438\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \next_sums_s[4][3]_408\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \next_sums_s[4][4]_374\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \next_sums_s[4][5]_344\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \next_sums_s[4][6]_312\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \next_sums_s[4][7]_282\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \next_sums_s[4][8]_246\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \next_sums_s[4][9]_216\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \next_sums_s[5][0]_502\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \next_sums_s[5][1]_440\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \next_sums_s[5][2]_376\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \next_sums_s[5][3]_314\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \next_sums_s[5][4]_248\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \next_sums_s[5][5]_186\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \next_sums_s[5][6]_122\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \next_sums_s[5][7]_60\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \next_sums_s[6][0]_504\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \next_sums_s[6][1]_378\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \next_sums_s[6][2]_250\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \next_sums_s[6][3]_124\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \next_sums_s[7][0]_506\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \next_sums_s[7][1]_252\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_curr_sums_s_reg[6][0][6]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_curr_sums_s_reg[6][0][6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_curr_sums_s_reg[6][1][6]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_curr_sums_s_reg[6][1][6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_curr_sums_s_reg[6][2][6]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_curr_sums_s_reg[6][2][6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_curr_sums_s_reg[6][3][6]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_curr_sums_s_reg[6][3][6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_curr_sums_s_reg[7][0][7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_curr_sums_s_reg[7][0][7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_curr_sums_s_reg[7][1][7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_curr_sums_s_reg[7][1][7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_curr_weight_s_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_curr_weight_s_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \curr_sums_s[1][0][0]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \curr_sums_s[1][0][1]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \curr_sums_s[1][100][0]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \curr_sums_s[1][100][1]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \curr_sums_s[1][101][0]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \curr_sums_s[1][101][1]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \curr_sums_s[1][102][0]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \curr_sums_s[1][102][1]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \curr_sums_s[1][103][0]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \curr_sums_s[1][103][1]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \curr_sums_s[1][104][0]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \curr_sums_s[1][104][1]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \curr_sums_s[1][105][0]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \curr_sums_s[1][105][1]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \curr_sums_s[1][106][0]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \curr_sums_s[1][106][1]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \curr_sums_s[1][107][0]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \curr_sums_s[1][107][1]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \curr_sums_s[1][108][0]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \curr_sums_s[1][108][1]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \curr_sums_s[1][109][0]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \curr_sums_s[1][109][1]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \curr_sums_s[1][10][0]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \curr_sums_s[1][10][1]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \curr_sums_s[1][110][0]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \curr_sums_s[1][110][1]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \curr_sums_s[1][111][0]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \curr_sums_s[1][111][1]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \curr_sums_s[1][112][0]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \curr_sums_s[1][112][1]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \curr_sums_s[1][113][0]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \curr_sums_s[1][113][1]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \curr_sums_s[1][114][0]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \curr_sums_s[1][114][1]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \curr_sums_s[1][115][0]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \curr_sums_s[1][115][1]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \curr_sums_s[1][116][0]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \curr_sums_s[1][116][1]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \curr_sums_s[1][117][0]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \curr_sums_s[1][117][1]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \curr_sums_s[1][118][0]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \curr_sums_s[1][118][1]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \curr_sums_s[1][119][0]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \curr_sums_s[1][119][1]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \curr_sums_s[1][11][0]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \curr_sums_s[1][11][1]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \curr_sums_s[1][120][0]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \curr_sums_s[1][120][1]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \curr_sums_s[1][121][0]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \curr_sums_s[1][121][1]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \curr_sums_s[1][122][0]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \curr_sums_s[1][122][1]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \curr_sums_s[1][123][0]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \curr_sums_s[1][123][1]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \curr_sums_s[1][124][0]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \curr_sums_s[1][124][1]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \curr_sums_s[1][125][0]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \curr_sums_s[1][125][1]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \curr_sums_s[1][126][0]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \curr_sums_s[1][126][1]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \curr_sums_s[1][127][0]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \curr_sums_s[1][127][1]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \curr_sums_s[1][12][0]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \curr_sums_s[1][12][1]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \curr_sums_s[1][13][0]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \curr_sums_s[1][13][1]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \curr_sums_s[1][14][0]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \curr_sums_s[1][14][1]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \curr_sums_s[1][15][0]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \curr_sums_s[1][15][1]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \curr_sums_s[1][16][0]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \curr_sums_s[1][16][1]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \curr_sums_s[1][17][0]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \curr_sums_s[1][17][1]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \curr_sums_s[1][18][0]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \curr_sums_s[1][18][1]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \curr_sums_s[1][19][0]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \curr_sums_s[1][19][1]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \curr_sums_s[1][1][0]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \curr_sums_s[1][1][1]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \curr_sums_s[1][20][0]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \curr_sums_s[1][20][1]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \curr_sums_s[1][21][0]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \curr_sums_s[1][21][1]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \curr_sums_s[1][22][0]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \curr_sums_s[1][22][1]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \curr_sums_s[1][23][0]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \curr_sums_s[1][23][1]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \curr_sums_s[1][24][0]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \curr_sums_s[1][24][1]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \curr_sums_s[1][25][0]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \curr_sums_s[1][25][1]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \curr_sums_s[1][26][0]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \curr_sums_s[1][26][1]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \curr_sums_s[1][27][0]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \curr_sums_s[1][27][1]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \curr_sums_s[1][28][0]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \curr_sums_s[1][28][1]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \curr_sums_s[1][29][0]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \curr_sums_s[1][29][1]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \curr_sums_s[1][2][0]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \curr_sums_s[1][2][1]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \curr_sums_s[1][30][0]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \curr_sums_s[1][30][1]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \curr_sums_s[1][31][0]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \curr_sums_s[1][31][1]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \curr_sums_s[1][32][0]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \curr_sums_s[1][32][1]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \curr_sums_s[1][33][0]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \curr_sums_s[1][33][1]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \curr_sums_s[1][34][0]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \curr_sums_s[1][34][1]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \curr_sums_s[1][35][0]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \curr_sums_s[1][35][1]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \curr_sums_s[1][36][0]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \curr_sums_s[1][36][1]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \curr_sums_s[1][37][0]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \curr_sums_s[1][37][1]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \curr_sums_s[1][38][0]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \curr_sums_s[1][38][1]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \curr_sums_s[1][39][0]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \curr_sums_s[1][39][1]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \curr_sums_s[1][3][0]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \curr_sums_s[1][3][1]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \curr_sums_s[1][40][0]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \curr_sums_s[1][40][1]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \curr_sums_s[1][41][0]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \curr_sums_s[1][41][1]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \curr_sums_s[1][42][0]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \curr_sums_s[1][42][1]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \curr_sums_s[1][43][0]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \curr_sums_s[1][43][1]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \curr_sums_s[1][44][0]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \curr_sums_s[1][44][1]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \curr_sums_s[1][45][0]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \curr_sums_s[1][45][1]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \curr_sums_s[1][46][0]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \curr_sums_s[1][46][1]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \curr_sums_s[1][47][0]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \curr_sums_s[1][47][1]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \curr_sums_s[1][48][0]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \curr_sums_s[1][48][1]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \curr_sums_s[1][49][0]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \curr_sums_s[1][49][1]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \curr_sums_s[1][4][0]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \curr_sums_s[1][4][1]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \curr_sums_s[1][50][0]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \curr_sums_s[1][50][1]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \curr_sums_s[1][51][0]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \curr_sums_s[1][51][1]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \curr_sums_s[1][52][0]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \curr_sums_s[1][52][1]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \curr_sums_s[1][53][0]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \curr_sums_s[1][53][1]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \curr_sums_s[1][54][0]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \curr_sums_s[1][54][1]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \curr_sums_s[1][55][0]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \curr_sums_s[1][55][1]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \curr_sums_s[1][56][0]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \curr_sums_s[1][56][1]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \curr_sums_s[1][57][0]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \curr_sums_s[1][57][1]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \curr_sums_s[1][58][0]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \curr_sums_s[1][58][1]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \curr_sums_s[1][59][0]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \curr_sums_s[1][59][1]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \curr_sums_s[1][5][0]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \curr_sums_s[1][5][1]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \curr_sums_s[1][60][0]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \curr_sums_s[1][60][1]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \curr_sums_s[1][61][0]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \curr_sums_s[1][61][1]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \curr_sums_s[1][62][0]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \curr_sums_s[1][62][1]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \curr_sums_s[1][63][0]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \curr_sums_s[1][63][1]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \curr_sums_s[1][64][0]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \curr_sums_s[1][64][1]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \curr_sums_s[1][65][0]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \curr_sums_s[1][65][1]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \curr_sums_s[1][66][0]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \curr_sums_s[1][66][1]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \curr_sums_s[1][67][0]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \curr_sums_s[1][67][1]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \curr_sums_s[1][68][0]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \curr_sums_s[1][68][1]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \curr_sums_s[1][69][0]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \curr_sums_s[1][69][1]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \curr_sums_s[1][6][0]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \curr_sums_s[1][6][1]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \curr_sums_s[1][70][0]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \curr_sums_s[1][70][1]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \curr_sums_s[1][71][0]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \curr_sums_s[1][71][1]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \curr_sums_s[1][72][0]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \curr_sums_s[1][72][1]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \curr_sums_s[1][73][0]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \curr_sums_s[1][73][1]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \curr_sums_s[1][74][0]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \curr_sums_s[1][74][1]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \curr_sums_s[1][75][0]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \curr_sums_s[1][75][1]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \curr_sums_s[1][76][0]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \curr_sums_s[1][76][1]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \curr_sums_s[1][77][0]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \curr_sums_s[1][77][1]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \curr_sums_s[1][78][0]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \curr_sums_s[1][78][1]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \curr_sums_s[1][79][0]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \curr_sums_s[1][79][1]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \curr_sums_s[1][7][0]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \curr_sums_s[1][7][1]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \curr_sums_s[1][80][0]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \curr_sums_s[1][80][1]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \curr_sums_s[1][81][0]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \curr_sums_s[1][81][1]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \curr_sums_s[1][82][0]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \curr_sums_s[1][82][1]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \curr_sums_s[1][83][0]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \curr_sums_s[1][83][1]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \curr_sums_s[1][84][0]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \curr_sums_s[1][84][1]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \curr_sums_s[1][85][0]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \curr_sums_s[1][85][1]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \curr_sums_s[1][86][0]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \curr_sums_s[1][86][1]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \curr_sums_s[1][87][0]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \curr_sums_s[1][87][1]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \curr_sums_s[1][88][0]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \curr_sums_s[1][88][1]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \curr_sums_s[1][89][0]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \curr_sums_s[1][89][1]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \curr_sums_s[1][8][0]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \curr_sums_s[1][8][1]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \curr_sums_s[1][90][0]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \curr_sums_s[1][90][1]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \curr_sums_s[1][91][0]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \curr_sums_s[1][91][1]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \curr_sums_s[1][92][0]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \curr_sums_s[1][92][1]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \curr_sums_s[1][93][0]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \curr_sums_s[1][93][1]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \curr_sums_s[1][94][0]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \curr_sums_s[1][94][1]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \curr_sums_s[1][95][0]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \curr_sums_s[1][95][1]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \curr_sums_s[1][96][0]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \curr_sums_s[1][96][1]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \curr_sums_s[1][97][0]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \curr_sums_s[1][97][1]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \curr_sums_s[1][98][0]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \curr_sums_s[1][98][1]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \curr_sums_s[1][99][0]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \curr_sums_s[1][99][1]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \curr_sums_s[1][9][0]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \curr_sums_s[1][9][1]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \curr_sums_s[2][0][1]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \curr_sums_s[2][0][2]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \curr_sums_s[2][10][1]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \curr_sums_s[2][10][2]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \curr_sums_s[2][11][1]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \curr_sums_s[2][11][2]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \curr_sums_s[2][12][1]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \curr_sums_s[2][12][2]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \curr_sums_s[2][13][1]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \curr_sums_s[2][13][2]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \curr_sums_s[2][14][1]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \curr_sums_s[2][14][2]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \curr_sums_s[2][15][1]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \curr_sums_s[2][15][2]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \curr_sums_s[2][16][1]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \curr_sums_s[2][16][2]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \curr_sums_s[2][17][1]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \curr_sums_s[2][17][2]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \curr_sums_s[2][18][1]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \curr_sums_s[2][18][2]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \curr_sums_s[2][19][1]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \curr_sums_s[2][19][2]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \curr_sums_s[2][1][1]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \curr_sums_s[2][1][2]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \curr_sums_s[2][20][1]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \curr_sums_s[2][20][2]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \curr_sums_s[2][21][1]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \curr_sums_s[2][21][2]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \curr_sums_s[2][22][1]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \curr_sums_s[2][22][2]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \curr_sums_s[2][23][1]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \curr_sums_s[2][23][2]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \curr_sums_s[2][24][1]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \curr_sums_s[2][24][2]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \curr_sums_s[2][25][1]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \curr_sums_s[2][25][2]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \curr_sums_s[2][26][1]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \curr_sums_s[2][26][2]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \curr_sums_s[2][27][1]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \curr_sums_s[2][27][2]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \curr_sums_s[2][28][1]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \curr_sums_s[2][28][2]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \curr_sums_s[2][29][1]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \curr_sums_s[2][29][2]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \curr_sums_s[2][2][1]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \curr_sums_s[2][2][2]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \curr_sums_s[2][30][1]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \curr_sums_s[2][30][2]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \curr_sums_s[2][31][1]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \curr_sums_s[2][31][2]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \curr_sums_s[2][32][1]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \curr_sums_s[2][32][2]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \curr_sums_s[2][33][1]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \curr_sums_s[2][33][2]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \curr_sums_s[2][34][1]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \curr_sums_s[2][34][2]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \curr_sums_s[2][35][1]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \curr_sums_s[2][35][2]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \curr_sums_s[2][36][1]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \curr_sums_s[2][36][2]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \curr_sums_s[2][37][1]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \curr_sums_s[2][37][2]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \curr_sums_s[2][38][1]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \curr_sums_s[2][38][2]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \curr_sums_s[2][39][1]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \curr_sums_s[2][39][2]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \curr_sums_s[2][3][1]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \curr_sums_s[2][3][2]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \curr_sums_s[2][40][1]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \curr_sums_s[2][40][2]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \curr_sums_s[2][41][1]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \curr_sums_s[2][41][2]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \curr_sums_s[2][42][1]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \curr_sums_s[2][42][2]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \curr_sums_s[2][43][1]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \curr_sums_s[2][43][2]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \curr_sums_s[2][44][1]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \curr_sums_s[2][44][2]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \curr_sums_s[2][45][1]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \curr_sums_s[2][45][2]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \curr_sums_s[2][46][1]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \curr_sums_s[2][46][2]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \curr_sums_s[2][47][1]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \curr_sums_s[2][47][2]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \curr_sums_s[2][48][1]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \curr_sums_s[2][48][2]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \curr_sums_s[2][49][1]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \curr_sums_s[2][49][2]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \curr_sums_s[2][4][1]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \curr_sums_s[2][4][2]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \curr_sums_s[2][50][1]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \curr_sums_s[2][50][2]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \curr_sums_s[2][51][1]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \curr_sums_s[2][51][2]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \curr_sums_s[2][52][1]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \curr_sums_s[2][52][2]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \curr_sums_s[2][53][1]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \curr_sums_s[2][53][2]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \curr_sums_s[2][54][1]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \curr_sums_s[2][54][2]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \curr_sums_s[2][55][1]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \curr_sums_s[2][55][2]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \curr_sums_s[2][56][1]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \curr_sums_s[2][56][2]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \curr_sums_s[2][57][1]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \curr_sums_s[2][57][2]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \curr_sums_s[2][58][1]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \curr_sums_s[2][58][2]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \curr_sums_s[2][59][1]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \curr_sums_s[2][59][2]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \curr_sums_s[2][5][1]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \curr_sums_s[2][5][2]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \curr_sums_s[2][60][1]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \curr_sums_s[2][60][2]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \curr_sums_s[2][61][1]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \curr_sums_s[2][61][2]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \curr_sums_s[2][62][1]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \curr_sums_s[2][62][2]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \curr_sums_s[2][63][1]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \curr_sums_s[2][63][2]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \curr_sums_s[2][6][1]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \curr_sums_s[2][6][2]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \curr_sums_s[2][7][1]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \curr_sums_s[2][7][2]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \curr_sums_s[2][8][1]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \curr_sums_s[2][8][2]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \curr_sums_s[2][9][1]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \curr_sums_s[2][9][2]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \curr_sums_s[3][0][0]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \curr_sums_s[3][0][1]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \curr_sums_s[3][10][0]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \curr_sums_s[3][10][1]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \curr_sums_s[3][11][0]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \curr_sums_s[3][11][1]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \curr_sums_s[3][12][0]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \curr_sums_s[3][12][1]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \curr_sums_s[3][13][0]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \curr_sums_s[3][13][1]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \curr_sums_s[3][14][0]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \curr_sums_s[3][14][1]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \curr_sums_s[3][15][0]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \curr_sums_s[3][15][1]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \curr_sums_s[3][16][0]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \curr_sums_s[3][16][1]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \curr_sums_s[3][17][0]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \curr_sums_s[3][17][1]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \curr_sums_s[3][18][0]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \curr_sums_s[3][18][1]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \curr_sums_s[3][19][0]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \curr_sums_s[3][19][1]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \curr_sums_s[3][1][0]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \curr_sums_s[3][1][1]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \curr_sums_s[3][20][0]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \curr_sums_s[3][20][1]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \curr_sums_s[3][21][0]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \curr_sums_s[3][21][1]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \curr_sums_s[3][22][0]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \curr_sums_s[3][22][1]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \curr_sums_s[3][23][0]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \curr_sums_s[3][23][1]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \curr_sums_s[3][24][0]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \curr_sums_s[3][24][1]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \curr_sums_s[3][25][0]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \curr_sums_s[3][25][1]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \curr_sums_s[3][26][0]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \curr_sums_s[3][26][1]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \curr_sums_s[3][27][0]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \curr_sums_s[3][27][1]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \curr_sums_s[3][28][0]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \curr_sums_s[3][28][1]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \curr_sums_s[3][29][0]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \curr_sums_s[3][29][1]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \curr_sums_s[3][2][0]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \curr_sums_s[3][2][1]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \curr_sums_s[3][30][0]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \curr_sums_s[3][30][1]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \curr_sums_s[3][31][0]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \curr_sums_s[3][31][1]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \curr_sums_s[3][3][0]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \curr_sums_s[3][3][1]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \curr_sums_s[3][4][0]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \curr_sums_s[3][4][1]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \curr_sums_s[3][5][0]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \curr_sums_s[3][5][1]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \curr_sums_s[3][6][0]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \curr_sums_s[3][6][1]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \curr_sums_s[3][7][0]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \curr_sums_s[3][7][1]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \curr_sums_s[3][8][0]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \curr_sums_s[3][8][1]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \curr_sums_s[3][9][0]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \curr_sums_s[3][9][1]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \curr_sums_s[4][0][0]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \curr_sums_s[4][0][1]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \curr_sums_s[4][0][3]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \curr_sums_s[4][0][4]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \curr_sums_s[4][10][0]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \curr_sums_s[4][10][1]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \curr_sums_s[4][10][3]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \curr_sums_s[4][10][4]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \curr_sums_s[4][11][0]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \curr_sums_s[4][11][1]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \curr_sums_s[4][11][3]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \curr_sums_s[4][11][4]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \curr_sums_s[4][12][0]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \curr_sums_s[4][12][1]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \curr_sums_s[4][12][3]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \curr_sums_s[4][12][4]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \curr_sums_s[4][13][0]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \curr_sums_s[4][13][1]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \curr_sums_s[4][13][3]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \curr_sums_s[4][13][4]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \curr_sums_s[4][14][0]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \curr_sums_s[4][14][1]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \curr_sums_s[4][14][3]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \curr_sums_s[4][14][4]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \curr_sums_s[4][15][0]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \curr_sums_s[4][15][1]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \curr_sums_s[4][15][3]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \curr_sums_s[4][15][4]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \curr_sums_s[4][1][0]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \curr_sums_s[4][1][1]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \curr_sums_s[4][1][3]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \curr_sums_s[4][1][4]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \curr_sums_s[4][2][0]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \curr_sums_s[4][2][1]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \curr_sums_s[4][2][3]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \curr_sums_s[4][2][4]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \curr_sums_s[4][3][0]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \curr_sums_s[4][3][1]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \curr_sums_s[4][3][3]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \curr_sums_s[4][3][4]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \curr_sums_s[4][4][0]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \curr_sums_s[4][4][1]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \curr_sums_s[4][4][3]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \curr_sums_s[4][4][4]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \curr_sums_s[4][5][0]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \curr_sums_s[4][5][1]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \curr_sums_s[4][5][3]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \curr_sums_s[4][5][4]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \curr_sums_s[4][6][0]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \curr_sums_s[4][6][1]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \curr_sums_s[4][6][3]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \curr_sums_s[4][6][4]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \curr_sums_s[4][7][0]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \curr_sums_s[4][7][1]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \curr_sums_s[4][7][3]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \curr_sums_s[4][7][4]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \curr_sums_s[4][8][0]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \curr_sums_s[4][8][1]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \curr_sums_s[4][8][3]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \curr_sums_s[4][8][4]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \curr_sums_s[4][9][0]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \curr_sums_s[4][9][1]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \curr_sums_s[4][9][3]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \curr_sums_s[4][9][4]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \curr_sums_s[5][0][0]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \curr_sums_s[5][0][1]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \curr_sums_s[5][0][4]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \curr_sums_s[5][0][5]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \curr_sums_s[5][1][0]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \curr_sums_s[5][1][1]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \curr_sums_s[5][1][4]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \curr_sums_s[5][1][5]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \curr_sums_s[5][2][0]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \curr_sums_s[5][2][1]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \curr_sums_s[5][2][4]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \curr_sums_s[5][2][5]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \curr_sums_s[5][3][0]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \curr_sums_s[5][3][1]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \curr_sums_s[5][3][4]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \curr_sums_s[5][3][5]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \curr_sums_s[5][4][0]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \curr_sums_s[5][4][1]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \curr_sums_s[5][4][4]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \curr_sums_s[5][4][5]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \curr_sums_s[5][5][0]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \curr_sums_s[5][5][1]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \curr_sums_s[5][5][4]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \curr_sums_s[5][5][5]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \curr_sums_s[5][6][0]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \curr_sums_s[5][6][1]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \curr_sums_s[5][6][4]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \curr_sums_s[5][6][5]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \curr_sums_s[5][7][0]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \curr_sums_s[5][7][1]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \curr_sums_s[5][7][4]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \curr_sums_s[5][7][5]_i_1\ : label is "soft_lutpair5";
begin
\curr_sums_s[1][0][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][0]_539\,
      I1 => \curr_sums_s_reg[0][1]_538\,
      O => \next_sums_s[1][0]_494\(0)
    );
\curr_sums_s[1][0][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][1]_538\,
      I1 => \curr_sums_s_reg[0][0]_539\,
      O => \next_sums_s[1][0]_494\(1)
    );
\curr_sums_s[1][100][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][200]_723\,
      I1 => \curr_sums_s_reg[0][201]_722\,
      O => \next_sums_s[1][100]_100\(0)
    );
\curr_sums_s[1][100][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][201]_722\,
      I1 => \curr_sums_s_reg[0][200]_723\,
      O => \next_sums_s[1][100]_100\(1)
    );
\curr_sums_s[1][101][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][202]_721\,
      I1 => \curr_sums_s_reg[0][203]_720\,
      O => \next_sums_s[1][101]_98\(0)
    );
\curr_sums_s[1][101][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][203]_720\,
      I1 => \curr_sums_s_reg[0][202]_721\,
      O => \next_sums_s[1][101]_98\(1)
    );
\curr_sums_s[1][102][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][204]_719\,
      I1 => \curr_sums_s_reg[0][205]_718\,
      O => \next_sums_s[1][102]_94\(0)
    );
\curr_sums_s[1][102][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][205]_718\,
      I1 => \curr_sums_s_reg[0][204]_719\,
      O => \next_sums_s[1][102]_94\(1)
    );
\curr_sums_s[1][103][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][206]_717\,
      I1 => \curr_sums_s_reg[0][207]_716\,
      O => \next_sums_s[1][103]_92\(0)
    );
\curr_sums_s[1][103][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][207]_716\,
      I1 => \curr_sums_s_reg[0][206]_717\,
      O => \next_sums_s[1][103]_92\(1)
    );
\curr_sums_s[1][104][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][208]_715\,
      I1 => \curr_sums_s_reg[0][209]_714\,
      O => \next_sums_s[1][104]_84\(0)
    );
\curr_sums_s[1][104][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][209]_714\,
      I1 => \curr_sums_s_reg[0][208]_715\,
      O => \next_sums_s[1][104]_84\(1)
    );
\curr_sums_s[1][105][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][210]_713\,
      I1 => \curr_sums_s_reg[0][211]_712\,
      O => \next_sums_s[1][105]_82\(0)
    );
\curr_sums_s[1][105][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][211]_712\,
      I1 => \curr_sums_s_reg[0][210]_713\,
      O => \next_sums_s[1][105]_82\(1)
    );
\curr_sums_s[1][106][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][212]_711\,
      I1 => \curr_sums_s_reg[0][213]_710\,
      O => \next_sums_s[1][106]_78\(0)
    );
\curr_sums_s[1][106][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][213]_710\,
      I1 => \curr_sums_s_reg[0][212]_711\,
      O => \next_sums_s[1][106]_78\(1)
    );
\curr_sums_s[1][107][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][214]_709\,
      I1 => \curr_sums_s_reg[0][215]_708\,
      O => \next_sums_s[1][107]_76\(0)
    );
\curr_sums_s[1][107][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][215]_708\,
      I1 => \curr_sums_s_reg[0][214]_709\,
      O => \next_sums_s[1][107]_76\(1)
    );
\curr_sums_s[1][108][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][216]_707\,
      I1 => \curr_sums_s_reg[0][217]_706\,
      O => \next_sums_s[1][108]_70\(0)
    );
\curr_sums_s[1][108][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][217]_706\,
      I1 => \curr_sums_s_reg[0][216]_707\,
      O => \next_sums_s[1][108]_70\(1)
    );
\curr_sums_s[1][109][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][218]_705\,
      I1 => \curr_sums_s_reg[0][219]_704\,
      O => \next_sums_s[1][109]_68\(0)
    );
\curr_sums_s[1][109][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][219]_704\,
      I1 => \curr_sums_s_reg[0][218]_705\,
      O => \next_sums_s[1][109]_68\(1)
    );
\curr_sums_s[1][10][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][20]_519\,
      I1 => \curr_sums_s_reg[0][21]_518\,
      O => \next_sums_s[1][10]_458\(0)
    );
\curr_sums_s[1][10][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][21]_518\,
      I1 => \curr_sums_s_reg[0][20]_519\,
      O => \next_sums_s[1][10]_458\(1)
    );
\curr_sums_s[1][110][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][220]_703\,
      I1 => \curr_sums_s_reg[0][221]_702\,
      O => \next_sums_s[1][110]_64\(0)
    );
\curr_sums_s[1][110][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][221]_702\,
      I1 => \curr_sums_s_reg[0][220]_703\,
      O => \next_sums_s[1][110]_64\(1)
    );
\curr_sums_s[1][111][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][222]_701\,
      I1 => \curr_sums_s_reg[0][223]_700\,
      O => \next_sums_s[1][111]_62\(0)
    );
\curr_sums_s[1][111][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][223]_700\,
      I1 => \curr_sums_s_reg[0][222]_701\,
      O => \next_sums_s[1][111]_62\(1)
    );
\curr_sums_s[1][112][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][224]_763\,
      I1 => \curr_sums_s_reg[0][225]_762\,
      O => \next_sums_s[1][112]_52\(0)
    );
\curr_sums_s[1][112][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][225]_762\,
      I1 => \curr_sums_s_reg[0][224]_763\,
      O => \next_sums_s[1][112]_52\(1)
    );
\curr_sums_s[1][113][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][226]_761\,
      I1 => \curr_sums_s_reg[0][227]_760\,
      O => \next_sums_s[1][113]_50\(0)
    );
\curr_sums_s[1][113][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][227]_760\,
      I1 => \curr_sums_s_reg[0][226]_761\,
      O => \next_sums_s[1][113]_50\(1)
    );
\curr_sums_s[1][114][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][228]_759\,
      I1 => \curr_sums_s_reg[0][229]_758\,
      O => \next_sums_s[1][114]_46\(0)
    );
\curr_sums_s[1][114][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][229]_758\,
      I1 => \curr_sums_s_reg[0][228]_759\,
      O => \next_sums_s[1][114]_46\(1)
    );
\curr_sums_s[1][115][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][230]_757\,
      I1 => \curr_sums_s_reg[0][231]_756\,
      O => \next_sums_s[1][115]_44\(0)
    );
\curr_sums_s[1][115][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][231]_756\,
      I1 => \curr_sums_s_reg[0][230]_757\,
      O => \next_sums_s[1][115]_44\(1)
    );
\curr_sums_s[1][116][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][232]_755\,
      I1 => \curr_sums_s_reg[0][233]_754\,
      O => \next_sums_s[1][116]_38\(0)
    );
\curr_sums_s[1][116][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][233]_754\,
      I1 => \curr_sums_s_reg[0][232]_755\,
      O => \next_sums_s[1][116]_38\(1)
    );
\curr_sums_s[1][117][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][234]_753\,
      I1 => \curr_sums_s_reg[0][235]_752\,
      O => \next_sums_s[1][117]_36\(0)
    );
\curr_sums_s[1][117][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][235]_752\,
      I1 => \curr_sums_s_reg[0][234]_753\,
      O => \next_sums_s[1][117]_36\(1)
    );
\curr_sums_s[1][118][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][236]_751\,
      I1 => \curr_sums_s_reg[0][237]_750\,
      O => \next_sums_s[1][118]_32\(0)
    );
\curr_sums_s[1][118][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][237]_750\,
      I1 => \curr_sums_s_reg[0][236]_751\,
      O => \next_sums_s[1][118]_32\(1)
    );
\curr_sums_s[1][119][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][238]_749\,
      I1 => \curr_sums_s_reg[0][239]_748\,
      O => \next_sums_s[1][119]_30\(0)
    );
\curr_sums_s[1][119][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][239]_748\,
      I1 => \curr_sums_s_reg[0][238]_749\,
      O => \next_sums_s[1][119]_30\(1)
    );
\curr_sums_s[1][11][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][22]_517\,
      I1 => \curr_sums_s_reg[0][23]_516\,
      O => \next_sums_s[1][11]_456\(0)
    );
\curr_sums_s[1][11][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][23]_516\,
      I1 => \curr_sums_s_reg[0][22]_517\,
      O => \next_sums_s[1][11]_456\(1)
    );
\curr_sums_s[1][120][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][240]_747\,
      I1 => \curr_sums_s_reg[0][241]_746\,
      O => \next_sums_s[1][120]_22\(0)
    );
\curr_sums_s[1][120][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][241]_746\,
      I1 => \curr_sums_s_reg[0][240]_747\,
      O => \next_sums_s[1][120]_22\(1)
    );
\curr_sums_s[1][121][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][242]_745\,
      I1 => \curr_sums_s_reg[0][243]_744\,
      O => \next_sums_s[1][121]_20\(0)
    );
\curr_sums_s[1][121][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][243]_744\,
      I1 => \curr_sums_s_reg[0][242]_745\,
      O => \next_sums_s[1][121]_20\(1)
    );
\curr_sums_s[1][122][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][244]_743\,
      I1 => \curr_sums_s_reg[0][245]_742\,
      O => \next_sums_s[1][122]_16\(0)
    );
\curr_sums_s[1][122][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][245]_742\,
      I1 => \curr_sums_s_reg[0][244]_743\,
      O => \next_sums_s[1][122]_16\(1)
    );
\curr_sums_s[1][123][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][246]_741\,
      I1 => \curr_sums_s_reg[0][247]_740\,
      O => \next_sums_s[1][123]_14\(0)
    );
\curr_sums_s[1][123][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][247]_740\,
      I1 => \curr_sums_s_reg[0][246]_741\,
      O => \next_sums_s[1][123]_14\(1)
    );
\curr_sums_s[1][124][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][248]_739\,
      I1 => \curr_sums_s_reg[0][249]_738\,
      O => \next_sums_s[1][124]_8\(0)
    );
\curr_sums_s[1][124][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][249]_738\,
      I1 => \curr_sums_s_reg[0][248]_739\,
      O => \next_sums_s[1][124]_8\(1)
    );
\curr_sums_s[1][125][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][250]_737\,
      I1 => \curr_sums_s_reg[0][251]_736\,
      O => \next_sums_s[1][125]_6\(0)
    );
\curr_sums_s[1][125][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][251]_736\,
      I1 => \curr_sums_s_reg[0][250]_737\,
      O => \next_sums_s[1][125]_6\(1)
    );
\curr_sums_s[1][126][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][252]_735\,
      I1 => \curr_sums_s_reg[0][253]_734\,
      O => \next_sums_s[1][126]_2\(0)
    );
\curr_sums_s[1][126][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][253]_734\,
      I1 => \curr_sums_s_reg[0][252]_735\,
      O => \next_sums_s[1][126]_2\(1)
    );
\curr_sums_s[1][127][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][254]_733\,
      I1 => \curr_sums_s_reg[0][255]_732\,
      O => \next_sums_s[1][127]_0\(0)
    );
\curr_sums_s[1][127][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][255]_732\,
      I1 => \curr_sums_s_reg[0][254]_733\,
      O => \next_sums_s[1][127]_0\(1)
    );
\curr_sums_s[1][12][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][24]_515\,
      I1 => \curr_sums_s_reg[0][25]_514\,
      O => \next_sums_s[1][12]_450\(0)
    );
\curr_sums_s[1][12][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][25]_514\,
      I1 => \curr_sums_s_reg[0][24]_515\,
      O => \next_sums_s[1][12]_450\(1)
    );
\curr_sums_s[1][13][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][26]_513\,
      I1 => \curr_sums_s_reg[0][27]_512\,
      O => \next_sums_s[1][13]_448\(0)
    );
\curr_sums_s[1][13][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][27]_512\,
      I1 => \curr_sums_s_reg[0][26]_513\,
      O => \next_sums_s[1][13]_448\(1)
    );
\curr_sums_s[1][14][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][28]_511\,
      I1 => \curr_sums_s_reg[0][29]_510\,
      O => \next_sums_s[1][14]_444\(0)
    );
\curr_sums_s[1][14][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][29]_510\,
      I1 => \curr_sums_s_reg[0][28]_511\,
      O => \next_sums_s[1][14]_444\(1)
    );
\curr_sums_s[1][15][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][30]_509\,
      I1 => \curr_sums_s_reg[0][31]_508\,
      O => \next_sums_s[1][15]_442\(0)
    );
\curr_sums_s[1][15][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][31]_508\,
      I1 => \curr_sums_s_reg[0][30]_509\,
      O => \next_sums_s[1][15]_442\(1)
    );
\curr_sums_s[1][16][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][32]_571\,
      I1 => \curr_sums_s_reg[0][33]_570\,
      O => \next_sums_s[1][16]_432\(0)
    );
\curr_sums_s[1][16][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][33]_570\,
      I1 => \curr_sums_s_reg[0][32]_571\,
      O => \next_sums_s[1][16]_432\(1)
    );
\curr_sums_s[1][17][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][34]_569\,
      I1 => \curr_sums_s_reg[0][35]_568\,
      O => \next_sums_s[1][17]_430\(0)
    );
\curr_sums_s[1][17][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][35]_568\,
      I1 => \curr_sums_s_reg[0][34]_569\,
      O => \next_sums_s[1][17]_430\(1)
    );
\curr_sums_s[1][18][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][36]_567\,
      I1 => \curr_sums_s_reg[0][37]_566\,
      O => \next_sums_s[1][18]_426\(0)
    );
\curr_sums_s[1][18][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][37]_566\,
      I1 => \curr_sums_s_reg[0][36]_567\,
      O => \next_sums_s[1][18]_426\(1)
    );
\curr_sums_s[1][19][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][38]_565\,
      I1 => \curr_sums_s_reg[0][39]_564\,
      O => \next_sums_s[1][19]_424\(0)
    );
\curr_sums_s[1][19][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][39]_564\,
      I1 => \curr_sums_s_reg[0][38]_565\,
      O => \next_sums_s[1][19]_424\(1)
    );
\curr_sums_s[1][1][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][2]_537\,
      I1 => \curr_sums_s_reg[0][3]_536\,
      O => \next_sums_s[1][1]_492\(0)
    );
\curr_sums_s[1][1][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][3]_536\,
      I1 => \curr_sums_s_reg[0][2]_537\,
      O => \next_sums_s[1][1]_492\(1)
    );
\curr_sums_s[1][20][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][40]_563\,
      I1 => \curr_sums_s_reg[0][41]_562\,
      O => \next_sums_s[1][20]_418\(0)
    );
\curr_sums_s[1][20][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][41]_562\,
      I1 => \curr_sums_s_reg[0][40]_563\,
      O => \next_sums_s[1][20]_418\(1)
    );
\curr_sums_s[1][21][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][42]_561\,
      I1 => \curr_sums_s_reg[0][43]_560\,
      O => \next_sums_s[1][21]_416\(0)
    );
\curr_sums_s[1][21][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][43]_560\,
      I1 => \curr_sums_s_reg[0][42]_561\,
      O => \next_sums_s[1][21]_416\(1)
    );
\curr_sums_s[1][22][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][44]_559\,
      I1 => \curr_sums_s_reg[0][45]_558\,
      O => \next_sums_s[1][22]_412\(0)
    );
\curr_sums_s[1][22][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][45]_558\,
      I1 => \curr_sums_s_reg[0][44]_559\,
      O => \next_sums_s[1][22]_412\(1)
    );
\curr_sums_s[1][23][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][46]_557\,
      I1 => \curr_sums_s_reg[0][47]_556\,
      O => \next_sums_s[1][23]_410\(0)
    );
\curr_sums_s[1][23][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][47]_556\,
      I1 => \curr_sums_s_reg[0][46]_557\,
      O => \next_sums_s[1][23]_410\(1)
    );
\curr_sums_s[1][24][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][48]_555\,
      I1 => \curr_sums_s_reg[0][49]_554\,
      O => \next_sums_s[1][24]_402\(0)
    );
\curr_sums_s[1][24][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][49]_554\,
      I1 => \curr_sums_s_reg[0][48]_555\,
      O => \next_sums_s[1][24]_402\(1)
    );
\curr_sums_s[1][25][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][50]_553\,
      I1 => \curr_sums_s_reg[0][51]_552\,
      O => \next_sums_s[1][25]_400\(0)
    );
\curr_sums_s[1][25][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][51]_552\,
      I1 => \curr_sums_s_reg[0][50]_553\,
      O => \next_sums_s[1][25]_400\(1)
    );
\curr_sums_s[1][26][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][52]_551\,
      I1 => \curr_sums_s_reg[0][53]_550\,
      O => \next_sums_s[1][26]_396\(0)
    );
\curr_sums_s[1][26][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][53]_550\,
      I1 => \curr_sums_s_reg[0][52]_551\,
      O => \next_sums_s[1][26]_396\(1)
    );
\curr_sums_s[1][27][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][54]_549\,
      I1 => \curr_sums_s_reg[0][55]_548\,
      O => \next_sums_s[1][27]_394\(0)
    );
\curr_sums_s[1][27][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][55]_548\,
      I1 => \curr_sums_s_reg[0][54]_549\,
      O => \next_sums_s[1][27]_394\(1)
    );
\curr_sums_s[1][28][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][56]_547\,
      I1 => \curr_sums_s_reg[0][57]_546\,
      O => \next_sums_s[1][28]_388\(0)
    );
\curr_sums_s[1][28][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][57]_546\,
      I1 => \curr_sums_s_reg[0][56]_547\,
      O => \next_sums_s[1][28]_388\(1)
    );
\curr_sums_s[1][29][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][58]_545\,
      I1 => \curr_sums_s_reg[0][59]_544\,
      O => \next_sums_s[1][29]_386\(0)
    );
\curr_sums_s[1][29][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][59]_544\,
      I1 => \curr_sums_s_reg[0][58]_545\,
      O => \next_sums_s[1][29]_386\(1)
    );
\curr_sums_s[1][2][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][4]_535\,
      I1 => \curr_sums_s_reg[0][5]_534\,
      O => \next_sums_s[1][2]_488\(0)
    );
\curr_sums_s[1][2][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][5]_534\,
      I1 => \curr_sums_s_reg[0][4]_535\,
      O => \next_sums_s[1][2]_488\(1)
    );
\curr_sums_s[1][30][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][60]_543\,
      I1 => \curr_sums_s_reg[0][61]_542\,
      O => \next_sums_s[1][30]_382\(0)
    );
\curr_sums_s[1][30][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][61]_542\,
      I1 => \curr_sums_s_reg[0][60]_543\,
      O => \next_sums_s[1][30]_382\(1)
    );
\curr_sums_s[1][31][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][62]_541\,
      I1 => \curr_sums_s_reg[0][63]_540\,
      O => \next_sums_s[1][31]_380\(0)
    );
\curr_sums_s[1][31][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][63]_540\,
      I1 => \curr_sums_s_reg[0][62]_541\,
      O => \next_sums_s[1][31]_380\(1)
    );
\curr_sums_s[1][32][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][64]_603\,
      I1 => \curr_sums_s_reg[0][65]_602\,
      O => \next_sums_s[1][32]_368\(0)
    );
\curr_sums_s[1][32][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][65]_602\,
      I1 => \curr_sums_s_reg[0][64]_603\,
      O => \next_sums_s[1][32]_368\(1)
    );
\curr_sums_s[1][33][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][66]_601\,
      I1 => \curr_sums_s_reg[0][67]_600\,
      O => \next_sums_s[1][33]_366\(0)
    );
\curr_sums_s[1][33][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][67]_600\,
      I1 => \curr_sums_s_reg[0][66]_601\,
      O => \next_sums_s[1][33]_366\(1)
    );
\curr_sums_s[1][34][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][68]_599\,
      I1 => \curr_sums_s_reg[0][69]_598\,
      O => \next_sums_s[1][34]_362\(0)
    );
\curr_sums_s[1][34][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][69]_598\,
      I1 => \curr_sums_s_reg[0][68]_599\,
      O => \next_sums_s[1][34]_362\(1)
    );
\curr_sums_s[1][35][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][70]_597\,
      I1 => \curr_sums_s_reg[0][71]_596\,
      O => \next_sums_s[1][35]_360\(0)
    );
\curr_sums_s[1][35][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][71]_596\,
      I1 => \curr_sums_s_reg[0][70]_597\,
      O => \next_sums_s[1][35]_360\(1)
    );
\curr_sums_s[1][36][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][72]_595\,
      I1 => \curr_sums_s_reg[0][73]_594\,
      O => \next_sums_s[1][36]_354\(0)
    );
\curr_sums_s[1][36][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][73]_594\,
      I1 => \curr_sums_s_reg[0][72]_595\,
      O => \next_sums_s[1][36]_354\(1)
    );
\curr_sums_s[1][37][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][74]_593\,
      I1 => \curr_sums_s_reg[0][75]_592\,
      O => \next_sums_s[1][37]_352\(0)
    );
\curr_sums_s[1][37][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][75]_592\,
      I1 => \curr_sums_s_reg[0][74]_593\,
      O => \next_sums_s[1][37]_352\(1)
    );
\curr_sums_s[1][38][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][76]_591\,
      I1 => \curr_sums_s_reg[0][77]_590\,
      O => \next_sums_s[1][38]_348\(0)
    );
\curr_sums_s[1][38][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][77]_590\,
      I1 => \curr_sums_s_reg[0][76]_591\,
      O => \next_sums_s[1][38]_348\(1)
    );
\curr_sums_s[1][39][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][78]_589\,
      I1 => \curr_sums_s_reg[0][79]_588\,
      O => \next_sums_s[1][39]_346\(0)
    );
\curr_sums_s[1][39][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][79]_588\,
      I1 => \curr_sums_s_reg[0][78]_589\,
      O => \next_sums_s[1][39]_346\(1)
    );
\curr_sums_s[1][3][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][6]_533\,
      I1 => \curr_sums_s_reg[0][7]_532\,
      O => \next_sums_s[1][3]_486\(0)
    );
\curr_sums_s[1][3][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][7]_532\,
      I1 => \curr_sums_s_reg[0][6]_533\,
      O => \next_sums_s[1][3]_486\(1)
    );
\curr_sums_s[1][40][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][80]_587\,
      I1 => \curr_sums_s_reg[0][81]_586\,
      O => \next_sums_s[1][40]_338\(0)
    );
\curr_sums_s[1][40][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][81]_586\,
      I1 => \curr_sums_s_reg[0][80]_587\,
      O => \next_sums_s[1][40]_338\(1)
    );
\curr_sums_s[1][41][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][82]_585\,
      I1 => \curr_sums_s_reg[0][83]_584\,
      O => \next_sums_s[1][41]_336\(0)
    );
\curr_sums_s[1][41][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][83]_584\,
      I1 => \curr_sums_s_reg[0][82]_585\,
      O => \next_sums_s[1][41]_336\(1)
    );
\curr_sums_s[1][42][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][84]_583\,
      I1 => \curr_sums_s_reg[0][85]_582\,
      O => \next_sums_s[1][42]_332\(0)
    );
\curr_sums_s[1][42][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][85]_582\,
      I1 => \curr_sums_s_reg[0][84]_583\,
      O => \next_sums_s[1][42]_332\(1)
    );
\curr_sums_s[1][43][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][86]_581\,
      I1 => \curr_sums_s_reg[0][87]_580\,
      O => \next_sums_s[1][43]_330\(0)
    );
\curr_sums_s[1][43][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][87]_580\,
      I1 => \curr_sums_s_reg[0][86]_581\,
      O => \next_sums_s[1][43]_330\(1)
    );
\curr_sums_s[1][44][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][88]_579\,
      I1 => \curr_sums_s_reg[0][89]_578\,
      O => \next_sums_s[1][44]_324\(0)
    );
\curr_sums_s[1][44][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][89]_578\,
      I1 => \curr_sums_s_reg[0][88]_579\,
      O => \next_sums_s[1][44]_324\(1)
    );
\curr_sums_s[1][45][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][90]_577\,
      I1 => \curr_sums_s_reg[0][91]_576\,
      O => \next_sums_s[1][45]_322\(0)
    );
\curr_sums_s[1][45][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][91]_576\,
      I1 => \curr_sums_s_reg[0][90]_577\,
      O => \next_sums_s[1][45]_322\(1)
    );
\curr_sums_s[1][46][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][92]_575\,
      I1 => \curr_sums_s_reg[0][93]_574\,
      O => \next_sums_s[1][46]_318\(0)
    );
\curr_sums_s[1][46][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][93]_574\,
      I1 => \curr_sums_s_reg[0][92]_575\,
      O => \next_sums_s[1][46]_318\(1)
    );
\curr_sums_s[1][47][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][94]_573\,
      I1 => \curr_sums_s_reg[0][95]_572\,
      O => \next_sums_s[1][47]_316\(0)
    );
\curr_sums_s[1][47][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][95]_572\,
      I1 => \curr_sums_s_reg[0][94]_573\,
      O => \next_sums_s[1][47]_316\(1)
    );
\curr_sums_s[1][48][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][96]_635\,
      I1 => \curr_sums_s_reg[0][97]_634\,
      O => \next_sums_s[1][48]_306\(0)
    );
\curr_sums_s[1][48][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][97]_634\,
      I1 => \curr_sums_s_reg[0][96]_635\,
      O => \next_sums_s[1][48]_306\(1)
    );
\curr_sums_s[1][49][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][98]_633\,
      I1 => \curr_sums_s_reg[0][99]_632\,
      O => \next_sums_s[1][49]_304\(0)
    );
\curr_sums_s[1][49][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][99]_632\,
      I1 => \curr_sums_s_reg[0][98]_633\,
      O => \next_sums_s[1][49]_304\(1)
    );
\curr_sums_s[1][4][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][8]_531\,
      I1 => \curr_sums_s_reg[0][9]_530\,
      O => \next_sums_s[1][4]_480\(0)
    );
\curr_sums_s[1][4][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][9]_530\,
      I1 => \curr_sums_s_reg[0][8]_531\,
      O => \next_sums_s[1][4]_480\(1)
    );
\curr_sums_s[1][50][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][100]_631\,
      I1 => \curr_sums_s_reg[0][101]_630\,
      O => \next_sums_s[1][50]_300\(0)
    );
\curr_sums_s[1][50][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][101]_630\,
      I1 => \curr_sums_s_reg[0][100]_631\,
      O => \next_sums_s[1][50]_300\(1)
    );
\curr_sums_s[1][51][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][102]_629\,
      I1 => \curr_sums_s_reg[0][103]_628\,
      O => \next_sums_s[1][51]_298\(0)
    );
\curr_sums_s[1][51][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][103]_628\,
      I1 => \curr_sums_s_reg[0][102]_629\,
      O => \next_sums_s[1][51]_298\(1)
    );
\curr_sums_s[1][52][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][104]_627\,
      I1 => \curr_sums_s_reg[0][105]_626\,
      O => \next_sums_s[1][52]_292\(0)
    );
\curr_sums_s[1][52][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][105]_626\,
      I1 => \curr_sums_s_reg[0][104]_627\,
      O => \next_sums_s[1][52]_292\(1)
    );
\curr_sums_s[1][53][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][106]_625\,
      I1 => \curr_sums_s_reg[0][107]_624\,
      O => \next_sums_s[1][53]_290\(0)
    );
\curr_sums_s[1][53][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][107]_624\,
      I1 => \curr_sums_s_reg[0][106]_625\,
      O => \next_sums_s[1][53]_290\(1)
    );
\curr_sums_s[1][54][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][108]_623\,
      I1 => \curr_sums_s_reg[0][109]_622\,
      O => \next_sums_s[1][54]_286\(0)
    );
\curr_sums_s[1][54][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][109]_622\,
      I1 => \curr_sums_s_reg[0][108]_623\,
      O => \next_sums_s[1][54]_286\(1)
    );
\curr_sums_s[1][55][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][110]_621\,
      I1 => \curr_sums_s_reg[0][111]_620\,
      O => \next_sums_s[1][55]_284\(0)
    );
\curr_sums_s[1][55][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][111]_620\,
      I1 => \curr_sums_s_reg[0][110]_621\,
      O => \next_sums_s[1][55]_284\(1)
    );
\curr_sums_s[1][56][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][112]_619\,
      I1 => \curr_sums_s_reg[0][113]_618\,
      O => \next_sums_s[1][56]_276\(0)
    );
\curr_sums_s[1][56][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][113]_618\,
      I1 => \curr_sums_s_reg[0][112]_619\,
      O => \next_sums_s[1][56]_276\(1)
    );
\curr_sums_s[1][57][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][114]_617\,
      I1 => \curr_sums_s_reg[0][115]_616\,
      O => \next_sums_s[1][57]_274\(0)
    );
\curr_sums_s[1][57][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][115]_616\,
      I1 => \curr_sums_s_reg[0][114]_617\,
      O => \next_sums_s[1][57]_274\(1)
    );
\curr_sums_s[1][58][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][116]_615\,
      I1 => \curr_sums_s_reg[0][117]_614\,
      O => \next_sums_s[1][58]_270\(0)
    );
\curr_sums_s[1][58][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][117]_614\,
      I1 => \curr_sums_s_reg[0][116]_615\,
      O => \next_sums_s[1][58]_270\(1)
    );
\curr_sums_s[1][59][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][118]_613\,
      I1 => \curr_sums_s_reg[0][119]_612\,
      O => \next_sums_s[1][59]_268\(0)
    );
\curr_sums_s[1][59][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][119]_612\,
      I1 => \curr_sums_s_reg[0][118]_613\,
      O => \next_sums_s[1][59]_268\(1)
    );
\curr_sums_s[1][5][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][10]_529\,
      I1 => \curr_sums_s_reg[0][11]_528\,
      O => \next_sums_s[1][5]_478\(0)
    );
\curr_sums_s[1][5][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][11]_528\,
      I1 => \curr_sums_s_reg[0][10]_529\,
      O => \next_sums_s[1][5]_478\(1)
    );
\curr_sums_s[1][60][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][120]_611\,
      I1 => \curr_sums_s_reg[0][121]_610\,
      O => \next_sums_s[1][60]_262\(0)
    );
\curr_sums_s[1][60][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][121]_610\,
      I1 => \curr_sums_s_reg[0][120]_611\,
      O => \next_sums_s[1][60]_262\(1)
    );
\curr_sums_s[1][61][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][122]_609\,
      I1 => \curr_sums_s_reg[0][123]_608\,
      O => \next_sums_s[1][61]_260\(0)
    );
\curr_sums_s[1][61][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][123]_608\,
      I1 => \curr_sums_s_reg[0][122]_609\,
      O => \next_sums_s[1][61]_260\(1)
    );
\curr_sums_s[1][62][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][124]_607\,
      I1 => \curr_sums_s_reg[0][125]_606\,
      O => \next_sums_s[1][62]_256\(0)
    );
\curr_sums_s[1][62][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][125]_606\,
      I1 => \curr_sums_s_reg[0][124]_607\,
      O => \next_sums_s[1][62]_256\(1)
    );
\curr_sums_s[1][63][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][126]_605\,
      I1 => \curr_sums_s_reg[0][127]_604\,
      O => \next_sums_s[1][63]_254\(0)
    );
\curr_sums_s[1][63][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][127]_604\,
      I1 => \curr_sums_s_reg[0][126]_605\,
      O => \next_sums_s[1][63]_254\(1)
    );
\curr_sums_s[1][64][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][128]_667\,
      I1 => \curr_sums_s_reg[0][129]_666\,
      O => \next_sums_s[1][64]_240\(0)
    );
\curr_sums_s[1][64][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][129]_666\,
      I1 => \curr_sums_s_reg[0][128]_667\,
      O => \next_sums_s[1][64]_240\(1)
    );
\curr_sums_s[1][65][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][130]_665\,
      I1 => \curr_sums_s_reg[0][131]_664\,
      O => \next_sums_s[1][65]_238\(0)
    );
\curr_sums_s[1][65][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][131]_664\,
      I1 => \curr_sums_s_reg[0][130]_665\,
      O => \next_sums_s[1][65]_238\(1)
    );
\curr_sums_s[1][66][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][132]_663\,
      I1 => \curr_sums_s_reg[0][133]_662\,
      O => \next_sums_s[1][66]_234\(0)
    );
\curr_sums_s[1][66][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][133]_662\,
      I1 => \curr_sums_s_reg[0][132]_663\,
      O => \next_sums_s[1][66]_234\(1)
    );
\curr_sums_s[1][67][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][134]_661\,
      I1 => \curr_sums_s_reg[0][135]_660\,
      O => \next_sums_s[1][67]_232\(0)
    );
\curr_sums_s[1][67][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][135]_660\,
      I1 => \curr_sums_s_reg[0][134]_661\,
      O => \next_sums_s[1][67]_232\(1)
    );
\curr_sums_s[1][68][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][136]_659\,
      I1 => \curr_sums_s_reg[0][137]_658\,
      O => \next_sums_s[1][68]_226\(0)
    );
\curr_sums_s[1][68][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][137]_658\,
      I1 => \curr_sums_s_reg[0][136]_659\,
      O => \next_sums_s[1][68]_226\(1)
    );
\curr_sums_s[1][69][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][138]_657\,
      I1 => \curr_sums_s_reg[0][139]_656\,
      O => \next_sums_s[1][69]_224\(0)
    );
\curr_sums_s[1][69][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][139]_656\,
      I1 => \curr_sums_s_reg[0][138]_657\,
      O => \next_sums_s[1][69]_224\(1)
    );
\curr_sums_s[1][6][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][12]_527\,
      I1 => \curr_sums_s_reg[0][13]_526\,
      O => \next_sums_s[1][6]_474\(0)
    );
\curr_sums_s[1][6][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][13]_526\,
      I1 => \curr_sums_s_reg[0][12]_527\,
      O => \next_sums_s[1][6]_474\(1)
    );
\curr_sums_s[1][70][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][140]_655\,
      I1 => \curr_sums_s_reg[0][141]_654\,
      O => \next_sums_s[1][70]_220\(0)
    );
\curr_sums_s[1][70][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][141]_654\,
      I1 => \curr_sums_s_reg[0][140]_655\,
      O => \next_sums_s[1][70]_220\(1)
    );
\curr_sums_s[1][71][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][142]_653\,
      I1 => \curr_sums_s_reg[0][143]_652\,
      O => \next_sums_s[1][71]_218\(0)
    );
\curr_sums_s[1][71][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][143]_652\,
      I1 => \curr_sums_s_reg[0][142]_653\,
      O => \next_sums_s[1][71]_218\(1)
    );
\curr_sums_s[1][72][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][144]_651\,
      I1 => \curr_sums_s_reg[0][145]_650\,
      O => \next_sums_s[1][72]_210\(0)
    );
\curr_sums_s[1][72][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][145]_650\,
      I1 => \curr_sums_s_reg[0][144]_651\,
      O => \next_sums_s[1][72]_210\(1)
    );
\curr_sums_s[1][73][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][146]_649\,
      I1 => \curr_sums_s_reg[0][147]_648\,
      O => \next_sums_s[1][73]_208\(0)
    );
\curr_sums_s[1][73][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][147]_648\,
      I1 => \curr_sums_s_reg[0][146]_649\,
      O => \next_sums_s[1][73]_208\(1)
    );
\curr_sums_s[1][74][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][148]_647\,
      I1 => \curr_sums_s_reg[0][149]_646\,
      O => \next_sums_s[1][74]_204\(0)
    );
\curr_sums_s[1][74][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][149]_646\,
      I1 => \curr_sums_s_reg[0][148]_647\,
      O => \next_sums_s[1][74]_204\(1)
    );
\curr_sums_s[1][75][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][150]_645\,
      I1 => \curr_sums_s_reg[0][151]_644\,
      O => \next_sums_s[1][75]_202\(0)
    );
\curr_sums_s[1][75][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][151]_644\,
      I1 => \curr_sums_s_reg[0][150]_645\,
      O => \next_sums_s[1][75]_202\(1)
    );
\curr_sums_s[1][76][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][152]_643\,
      I1 => \curr_sums_s_reg[0][153]_642\,
      O => \next_sums_s[1][76]_196\(0)
    );
\curr_sums_s[1][76][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][153]_642\,
      I1 => \curr_sums_s_reg[0][152]_643\,
      O => \next_sums_s[1][76]_196\(1)
    );
\curr_sums_s[1][77][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][154]_641\,
      I1 => \curr_sums_s_reg[0][155]_640\,
      O => \next_sums_s[1][77]_194\(0)
    );
\curr_sums_s[1][77][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][155]_640\,
      I1 => \curr_sums_s_reg[0][154]_641\,
      O => \next_sums_s[1][77]_194\(1)
    );
\curr_sums_s[1][78][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][156]_639\,
      I1 => \curr_sums_s_reg[0][157]_638\,
      O => \next_sums_s[1][78]_190\(0)
    );
\curr_sums_s[1][78][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][157]_638\,
      I1 => \curr_sums_s_reg[0][156]_639\,
      O => \next_sums_s[1][78]_190\(1)
    );
\curr_sums_s[1][79][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][158]_637\,
      I1 => \curr_sums_s_reg[0][159]_636\,
      O => \next_sums_s[1][79]_188\(0)
    );
\curr_sums_s[1][79][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][159]_636\,
      I1 => \curr_sums_s_reg[0][158]_637\,
      O => \next_sums_s[1][79]_188\(1)
    );
\curr_sums_s[1][7][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][14]_525\,
      I1 => \curr_sums_s_reg[0][15]_524\,
      O => \next_sums_s[1][7]_472\(0)
    );
\curr_sums_s[1][7][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][15]_524\,
      I1 => \curr_sums_s_reg[0][14]_525\,
      O => \next_sums_s[1][7]_472\(1)
    );
\curr_sums_s[1][80][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][160]_699\,
      I1 => \curr_sums_s_reg[0][161]_698\,
      O => \next_sums_s[1][80]_178\(0)
    );
\curr_sums_s[1][80][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][161]_698\,
      I1 => \curr_sums_s_reg[0][160]_699\,
      O => \next_sums_s[1][80]_178\(1)
    );
\curr_sums_s[1][81][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][162]_697\,
      I1 => \curr_sums_s_reg[0][163]_696\,
      O => \next_sums_s[1][81]_176\(0)
    );
\curr_sums_s[1][81][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][163]_696\,
      I1 => \curr_sums_s_reg[0][162]_697\,
      O => \next_sums_s[1][81]_176\(1)
    );
\curr_sums_s[1][82][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][164]_695\,
      I1 => \curr_sums_s_reg[0][165]_694\,
      O => \next_sums_s[1][82]_172\(0)
    );
\curr_sums_s[1][82][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][165]_694\,
      I1 => \curr_sums_s_reg[0][164]_695\,
      O => \next_sums_s[1][82]_172\(1)
    );
\curr_sums_s[1][83][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][166]_693\,
      I1 => \curr_sums_s_reg[0][167]_692\,
      O => \next_sums_s[1][83]_170\(0)
    );
\curr_sums_s[1][83][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][167]_692\,
      I1 => \curr_sums_s_reg[0][166]_693\,
      O => \next_sums_s[1][83]_170\(1)
    );
\curr_sums_s[1][84][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][168]_691\,
      I1 => \curr_sums_s_reg[0][169]_690\,
      O => \next_sums_s[1][84]_164\(0)
    );
\curr_sums_s[1][84][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][169]_690\,
      I1 => \curr_sums_s_reg[0][168]_691\,
      O => \next_sums_s[1][84]_164\(1)
    );
\curr_sums_s[1][85][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][170]_689\,
      I1 => \curr_sums_s_reg[0][171]_688\,
      O => \next_sums_s[1][85]_162\(0)
    );
\curr_sums_s[1][85][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][171]_688\,
      I1 => \curr_sums_s_reg[0][170]_689\,
      O => \next_sums_s[1][85]_162\(1)
    );
\curr_sums_s[1][86][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][172]_687\,
      I1 => \curr_sums_s_reg[0][173]_686\,
      O => \next_sums_s[1][86]_158\(0)
    );
\curr_sums_s[1][86][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][173]_686\,
      I1 => \curr_sums_s_reg[0][172]_687\,
      O => \next_sums_s[1][86]_158\(1)
    );
\curr_sums_s[1][87][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][174]_685\,
      I1 => \curr_sums_s_reg[0][175]_684\,
      O => \next_sums_s[1][87]_156\(0)
    );
\curr_sums_s[1][87][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][175]_684\,
      I1 => \curr_sums_s_reg[0][174]_685\,
      O => \next_sums_s[1][87]_156\(1)
    );
\curr_sums_s[1][88][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][176]_683\,
      I1 => \curr_sums_s_reg[0][177]_682\,
      O => \next_sums_s[1][88]_148\(0)
    );
\curr_sums_s[1][88][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][177]_682\,
      I1 => \curr_sums_s_reg[0][176]_683\,
      O => \next_sums_s[1][88]_148\(1)
    );
\curr_sums_s[1][89][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][178]_681\,
      I1 => \curr_sums_s_reg[0][179]_680\,
      O => \next_sums_s[1][89]_146\(0)
    );
\curr_sums_s[1][89][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][179]_680\,
      I1 => \curr_sums_s_reg[0][178]_681\,
      O => \next_sums_s[1][89]_146\(1)
    );
\curr_sums_s[1][8][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][16]_523\,
      I1 => \curr_sums_s_reg[0][17]_522\,
      O => \next_sums_s[1][8]_464\(0)
    );
\curr_sums_s[1][8][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][17]_522\,
      I1 => \curr_sums_s_reg[0][16]_523\,
      O => \next_sums_s[1][8]_464\(1)
    );
\curr_sums_s[1][90][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][180]_679\,
      I1 => \curr_sums_s_reg[0][181]_678\,
      O => \next_sums_s[1][90]_142\(0)
    );
\curr_sums_s[1][90][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][181]_678\,
      I1 => \curr_sums_s_reg[0][180]_679\,
      O => \next_sums_s[1][90]_142\(1)
    );
\curr_sums_s[1][91][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][182]_677\,
      I1 => \curr_sums_s_reg[0][183]_676\,
      O => \next_sums_s[1][91]_140\(0)
    );
\curr_sums_s[1][91][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][183]_676\,
      I1 => \curr_sums_s_reg[0][182]_677\,
      O => \next_sums_s[1][91]_140\(1)
    );
\curr_sums_s[1][92][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][184]_675\,
      I1 => \curr_sums_s_reg[0][185]_674\,
      O => \next_sums_s[1][92]_134\(0)
    );
\curr_sums_s[1][92][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][185]_674\,
      I1 => \curr_sums_s_reg[0][184]_675\,
      O => \next_sums_s[1][92]_134\(1)
    );
\curr_sums_s[1][93][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][186]_673\,
      I1 => \curr_sums_s_reg[0][187]_672\,
      O => \next_sums_s[1][93]_132\(0)
    );
\curr_sums_s[1][93][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][187]_672\,
      I1 => \curr_sums_s_reg[0][186]_673\,
      O => \next_sums_s[1][93]_132\(1)
    );
\curr_sums_s[1][94][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][188]_671\,
      I1 => \curr_sums_s_reg[0][189]_670\,
      O => \next_sums_s[1][94]_128\(0)
    );
\curr_sums_s[1][94][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][189]_670\,
      I1 => \curr_sums_s_reg[0][188]_671\,
      O => \next_sums_s[1][94]_128\(1)
    );
\curr_sums_s[1][95][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][190]_669\,
      I1 => \curr_sums_s_reg[0][191]_668\,
      O => \next_sums_s[1][95]_126\(0)
    );
\curr_sums_s[1][95][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][191]_668\,
      I1 => \curr_sums_s_reg[0][190]_669\,
      O => \next_sums_s[1][95]_126\(1)
    );
\curr_sums_s[1][96][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][192]_731\,
      I1 => \curr_sums_s_reg[0][193]_730\,
      O => \next_sums_s[1][96]_114\(0)
    );
\curr_sums_s[1][96][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][193]_730\,
      I1 => \curr_sums_s_reg[0][192]_731\,
      O => \next_sums_s[1][96]_114\(1)
    );
\curr_sums_s[1][97][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][194]_729\,
      I1 => \curr_sums_s_reg[0][195]_728\,
      O => \next_sums_s[1][97]_112\(0)
    );
\curr_sums_s[1][97][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][195]_728\,
      I1 => \curr_sums_s_reg[0][194]_729\,
      O => \next_sums_s[1][97]_112\(1)
    );
\curr_sums_s[1][98][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][196]_727\,
      I1 => \curr_sums_s_reg[0][197]_726\,
      O => \next_sums_s[1][98]_108\(0)
    );
\curr_sums_s[1][98][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][197]_726\,
      I1 => \curr_sums_s_reg[0][196]_727\,
      O => \next_sums_s[1][98]_108\(1)
    );
\curr_sums_s[1][99][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][198]_725\,
      I1 => \curr_sums_s_reg[0][199]_724\,
      O => \next_sums_s[1][99]_106\(0)
    );
\curr_sums_s[1][99][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][199]_724\,
      I1 => \curr_sums_s_reg[0][198]_725\,
      O => \next_sums_s[1][99]_106\(1)
    );
\curr_sums_s[1][9][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[0][18]_521\,
      I1 => \curr_sums_s_reg[0][19]_520\,
      O => \next_sums_s[1][9]_462\(0)
    );
\curr_sums_s[1][9][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \curr_sums_s_reg[0][19]_520\,
      I1 => \curr_sums_s_reg[0][18]_521\,
      O => \next_sums_s[1][9]_462\(1)
    );
\curr_sums_s[2][0][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[1][0]_495\(0),
      I1 => \curr_sums_s_reg[1][1]_493\(0),
      O => \next_sums_s[2][0]_496\(0)
    );
\curr_sums_s[2][0][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[1][0]_495\(0),
      I1 => \curr_sums_s_reg[1][1]_493\(0),
      I2 => \curr_sums_s_reg[1][1]_493\(1),
      I3 => \curr_sums_s_reg[1][0]_495\(1),
      O => \next_sums_s[2][0]_496\(1)
    );
\curr_sums_s[2][0][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \curr_sums_s_reg[1][1]_493\(1),
      I1 => \curr_sums_s_reg[1][0]_495\(1),
      I2 => \curr_sums_s_reg[1][0]_495\(0),
      I3 => \curr_sums_s_reg[1][1]_493\(0),
      O => \next_sums_s[2][0]_496\(2)
    );
\curr_sums_s[2][10][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[1][20]_419\(0),
      I1 => \curr_sums_s_reg[1][21]_417\(0),
      O => \next_sums_s[2][10]_420\(0)
    );
\curr_sums_s[2][10][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[1][20]_419\(0),
      I1 => \curr_sums_s_reg[1][21]_417\(0),
      I2 => \curr_sums_s_reg[1][21]_417\(1),
      I3 => \curr_sums_s_reg[1][20]_419\(1),
      O => \next_sums_s[2][10]_420\(1)
    );
\curr_sums_s[2][10][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \curr_sums_s_reg[1][21]_417\(1),
      I1 => \curr_sums_s_reg[1][20]_419\(1),
      I2 => \curr_sums_s_reg[1][20]_419\(0),
      I3 => \curr_sums_s_reg[1][21]_417\(0),
      O => \next_sums_s[2][10]_420\(2)
    );
\curr_sums_s[2][11][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[1][22]_413\(0),
      I1 => \curr_sums_s_reg[1][23]_411\(0),
      O => \next_sums_s[2][11]_414\(0)
    );
\curr_sums_s[2][11][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[1][22]_413\(0),
      I1 => \curr_sums_s_reg[1][23]_411\(0),
      I2 => \curr_sums_s_reg[1][23]_411\(1),
      I3 => \curr_sums_s_reg[1][22]_413\(1),
      O => \next_sums_s[2][11]_414\(1)
    );
\curr_sums_s[2][11][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \curr_sums_s_reg[1][23]_411\(1),
      I1 => \curr_sums_s_reg[1][22]_413\(1),
      I2 => \curr_sums_s_reg[1][22]_413\(0),
      I3 => \curr_sums_s_reg[1][23]_411\(0),
      O => \next_sums_s[2][11]_414\(2)
    );
\curr_sums_s[2][12][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[1][24]_403\(0),
      I1 => \curr_sums_s_reg[1][25]_401\(0),
      O => \next_sums_s[2][12]_404\(0)
    );
\curr_sums_s[2][12][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[1][24]_403\(0),
      I1 => \curr_sums_s_reg[1][25]_401\(0),
      I2 => \curr_sums_s_reg[1][25]_401\(1),
      I3 => \curr_sums_s_reg[1][24]_403\(1),
      O => \next_sums_s[2][12]_404\(1)
    );
\curr_sums_s[2][12][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \curr_sums_s_reg[1][25]_401\(1),
      I1 => \curr_sums_s_reg[1][24]_403\(1),
      I2 => \curr_sums_s_reg[1][24]_403\(0),
      I3 => \curr_sums_s_reg[1][25]_401\(0),
      O => \next_sums_s[2][12]_404\(2)
    );
\curr_sums_s[2][13][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[1][26]_397\(0),
      I1 => \curr_sums_s_reg[1][27]_395\(0),
      O => \next_sums_s[2][13]_398\(0)
    );
\curr_sums_s[2][13][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[1][26]_397\(0),
      I1 => \curr_sums_s_reg[1][27]_395\(0),
      I2 => \curr_sums_s_reg[1][27]_395\(1),
      I3 => \curr_sums_s_reg[1][26]_397\(1),
      O => \next_sums_s[2][13]_398\(1)
    );
\curr_sums_s[2][13][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \curr_sums_s_reg[1][27]_395\(1),
      I1 => \curr_sums_s_reg[1][26]_397\(1),
      I2 => \curr_sums_s_reg[1][26]_397\(0),
      I3 => \curr_sums_s_reg[1][27]_395\(0),
      O => \next_sums_s[2][13]_398\(2)
    );
\curr_sums_s[2][14][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[1][28]_389\(0),
      I1 => \curr_sums_s_reg[1][29]_387\(0),
      O => \next_sums_s[2][14]_390\(0)
    );
\curr_sums_s[2][14][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[1][28]_389\(0),
      I1 => \curr_sums_s_reg[1][29]_387\(0),
      I2 => \curr_sums_s_reg[1][29]_387\(1),
      I3 => \curr_sums_s_reg[1][28]_389\(1),
      O => \next_sums_s[2][14]_390\(1)
    );
\curr_sums_s[2][14][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \curr_sums_s_reg[1][29]_387\(1),
      I1 => \curr_sums_s_reg[1][28]_389\(1),
      I2 => \curr_sums_s_reg[1][28]_389\(0),
      I3 => \curr_sums_s_reg[1][29]_387\(0),
      O => \next_sums_s[2][14]_390\(2)
    );
\curr_sums_s[2][15][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[1][30]_383\(0),
      I1 => \curr_sums_s_reg[1][31]_381\(0),
      O => \next_sums_s[2][15]_384\(0)
    );
\curr_sums_s[2][15][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[1][30]_383\(0),
      I1 => \curr_sums_s_reg[1][31]_381\(0),
      I2 => \curr_sums_s_reg[1][31]_381\(1),
      I3 => \curr_sums_s_reg[1][30]_383\(1),
      O => \next_sums_s[2][15]_384\(1)
    );
\curr_sums_s[2][15][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \curr_sums_s_reg[1][31]_381\(1),
      I1 => \curr_sums_s_reg[1][30]_383\(1),
      I2 => \curr_sums_s_reg[1][30]_383\(0),
      I3 => \curr_sums_s_reg[1][31]_381\(0),
      O => \next_sums_s[2][15]_384\(2)
    );
\curr_sums_s[2][16][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[1][32]_369\(0),
      I1 => \curr_sums_s_reg[1][33]_367\(0),
      O => \next_sums_s[2][16]_370\(0)
    );
\curr_sums_s[2][16][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[1][32]_369\(0),
      I1 => \curr_sums_s_reg[1][33]_367\(0),
      I2 => \curr_sums_s_reg[1][33]_367\(1),
      I3 => \curr_sums_s_reg[1][32]_369\(1),
      O => \next_sums_s[2][16]_370\(1)
    );
\curr_sums_s[2][16][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \curr_sums_s_reg[1][33]_367\(1),
      I1 => \curr_sums_s_reg[1][32]_369\(1),
      I2 => \curr_sums_s_reg[1][32]_369\(0),
      I3 => \curr_sums_s_reg[1][33]_367\(0),
      O => \next_sums_s[2][16]_370\(2)
    );
\curr_sums_s[2][17][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[1][34]_363\(0),
      I1 => \curr_sums_s_reg[1][35]_361\(0),
      O => \next_sums_s[2][17]_364\(0)
    );
\curr_sums_s[2][17][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[1][34]_363\(0),
      I1 => \curr_sums_s_reg[1][35]_361\(0),
      I2 => \curr_sums_s_reg[1][35]_361\(1),
      I3 => \curr_sums_s_reg[1][34]_363\(1),
      O => \next_sums_s[2][17]_364\(1)
    );
\curr_sums_s[2][17][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \curr_sums_s_reg[1][35]_361\(1),
      I1 => \curr_sums_s_reg[1][34]_363\(1),
      I2 => \curr_sums_s_reg[1][34]_363\(0),
      I3 => \curr_sums_s_reg[1][35]_361\(0),
      O => \next_sums_s[2][17]_364\(2)
    );
\curr_sums_s[2][18][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[1][36]_355\(0),
      I1 => \curr_sums_s_reg[1][37]_353\(0),
      O => \next_sums_s[2][18]_356\(0)
    );
\curr_sums_s[2][18][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[1][36]_355\(0),
      I1 => \curr_sums_s_reg[1][37]_353\(0),
      I2 => \curr_sums_s_reg[1][37]_353\(1),
      I3 => \curr_sums_s_reg[1][36]_355\(1),
      O => \next_sums_s[2][18]_356\(1)
    );
\curr_sums_s[2][18][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \curr_sums_s_reg[1][37]_353\(1),
      I1 => \curr_sums_s_reg[1][36]_355\(1),
      I2 => \curr_sums_s_reg[1][36]_355\(0),
      I3 => \curr_sums_s_reg[1][37]_353\(0),
      O => \next_sums_s[2][18]_356\(2)
    );
\curr_sums_s[2][19][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[1][38]_349\(0),
      I1 => \curr_sums_s_reg[1][39]_347\(0),
      O => \next_sums_s[2][19]_350\(0)
    );
\curr_sums_s[2][19][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[1][38]_349\(0),
      I1 => \curr_sums_s_reg[1][39]_347\(0),
      I2 => \curr_sums_s_reg[1][39]_347\(1),
      I3 => \curr_sums_s_reg[1][38]_349\(1),
      O => \next_sums_s[2][19]_350\(1)
    );
\curr_sums_s[2][19][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \curr_sums_s_reg[1][39]_347\(1),
      I1 => \curr_sums_s_reg[1][38]_349\(1),
      I2 => \curr_sums_s_reg[1][38]_349\(0),
      I3 => \curr_sums_s_reg[1][39]_347\(0),
      O => \next_sums_s[2][19]_350\(2)
    );
\curr_sums_s[2][1][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[1][2]_489\(0),
      I1 => \curr_sums_s_reg[1][3]_487\(0),
      O => \next_sums_s[2][1]_490\(0)
    );
\curr_sums_s[2][1][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[1][2]_489\(0),
      I1 => \curr_sums_s_reg[1][3]_487\(0),
      I2 => \curr_sums_s_reg[1][3]_487\(1),
      I3 => \curr_sums_s_reg[1][2]_489\(1),
      O => \next_sums_s[2][1]_490\(1)
    );
\curr_sums_s[2][1][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \curr_sums_s_reg[1][3]_487\(1),
      I1 => \curr_sums_s_reg[1][2]_489\(1),
      I2 => \curr_sums_s_reg[1][2]_489\(0),
      I3 => \curr_sums_s_reg[1][3]_487\(0),
      O => \next_sums_s[2][1]_490\(2)
    );
\curr_sums_s[2][20][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[1][40]_339\(0),
      I1 => \curr_sums_s_reg[1][41]_337\(0),
      O => \next_sums_s[2][20]_340\(0)
    );
\curr_sums_s[2][20][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[1][40]_339\(0),
      I1 => \curr_sums_s_reg[1][41]_337\(0),
      I2 => \curr_sums_s_reg[1][41]_337\(1),
      I3 => \curr_sums_s_reg[1][40]_339\(1),
      O => \next_sums_s[2][20]_340\(1)
    );
\curr_sums_s[2][20][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \curr_sums_s_reg[1][41]_337\(1),
      I1 => \curr_sums_s_reg[1][40]_339\(1),
      I2 => \curr_sums_s_reg[1][40]_339\(0),
      I3 => \curr_sums_s_reg[1][41]_337\(0),
      O => \next_sums_s[2][20]_340\(2)
    );
\curr_sums_s[2][21][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[1][42]_333\(0),
      I1 => \curr_sums_s_reg[1][43]_331\(0),
      O => \next_sums_s[2][21]_334\(0)
    );
\curr_sums_s[2][21][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[1][42]_333\(0),
      I1 => \curr_sums_s_reg[1][43]_331\(0),
      I2 => \curr_sums_s_reg[1][43]_331\(1),
      I3 => \curr_sums_s_reg[1][42]_333\(1),
      O => \next_sums_s[2][21]_334\(1)
    );
\curr_sums_s[2][21][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \curr_sums_s_reg[1][43]_331\(1),
      I1 => \curr_sums_s_reg[1][42]_333\(1),
      I2 => \curr_sums_s_reg[1][42]_333\(0),
      I3 => \curr_sums_s_reg[1][43]_331\(0),
      O => \next_sums_s[2][21]_334\(2)
    );
\curr_sums_s[2][22][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[1][44]_325\(0),
      I1 => \curr_sums_s_reg[1][45]_323\(0),
      O => \next_sums_s[2][22]_326\(0)
    );
\curr_sums_s[2][22][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[1][44]_325\(0),
      I1 => \curr_sums_s_reg[1][45]_323\(0),
      I2 => \curr_sums_s_reg[1][45]_323\(1),
      I3 => \curr_sums_s_reg[1][44]_325\(1),
      O => \next_sums_s[2][22]_326\(1)
    );
\curr_sums_s[2][22][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \curr_sums_s_reg[1][45]_323\(1),
      I1 => \curr_sums_s_reg[1][44]_325\(1),
      I2 => \curr_sums_s_reg[1][44]_325\(0),
      I3 => \curr_sums_s_reg[1][45]_323\(0),
      O => \next_sums_s[2][22]_326\(2)
    );
\curr_sums_s[2][23][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[1][46]_319\(0),
      I1 => \curr_sums_s_reg[1][47]_317\(0),
      O => \next_sums_s[2][23]_320\(0)
    );
\curr_sums_s[2][23][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[1][46]_319\(0),
      I1 => \curr_sums_s_reg[1][47]_317\(0),
      I2 => \curr_sums_s_reg[1][47]_317\(1),
      I3 => \curr_sums_s_reg[1][46]_319\(1),
      O => \next_sums_s[2][23]_320\(1)
    );
\curr_sums_s[2][23][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \curr_sums_s_reg[1][47]_317\(1),
      I1 => \curr_sums_s_reg[1][46]_319\(1),
      I2 => \curr_sums_s_reg[1][46]_319\(0),
      I3 => \curr_sums_s_reg[1][47]_317\(0),
      O => \next_sums_s[2][23]_320\(2)
    );
\curr_sums_s[2][24][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[1][48]_307\(0),
      I1 => \curr_sums_s_reg[1][49]_305\(0),
      O => \next_sums_s[2][24]_308\(0)
    );
\curr_sums_s[2][24][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[1][48]_307\(0),
      I1 => \curr_sums_s_reg[1][49]_305\(0),
      I2 => \curr_sums_s_reg[1][49]_305\(1),
      I3 => \curr_sums_s_reg[1][48]_307\(1),
      O => \next_sums_s[2][24]_308\(1)
    );
\curr_sums_s[2][24][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \curr_sums_s_reg[1][49]_305\(1),
      I1 => \curr_sums_s_reg[1][48]_307\(1),
      I2 => \curr_sums_s_reg[1][48]_307\(0),
      I3 => \curr_sums_s_reg[1][49]_305\(0),
      O => \next_sums_s[2][24]_308\(2)
    );
\curr_sums_s[2][25][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[1][50]_301\(0),
      I1 => \curr_sums_s_reg[1][51]_299\(0),
      O => \next_sums_s[2][25]_302\(0)
    );
\curr_sums_s[2][25][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[1][50]_301\(0),
      I1 => \curr_sums_s_reg[1][51]_299\(0),
      I2 => \curr_sums_s_reg[1][51]_299\(1),
      I3 => \curr_sums_s_reg[1][50]_301\(1),
      O => \next_sums_s[2][25]_302\(1)
    );
\curr_sums_s[2][25][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \curr_sums_s_reg[1][51]_299\(1),
      I1 => \curr_sums_s_reg[1][50]_301\(1),
      I2 => \curr_sums_s_reg[1][50]_301\(0),
      I3 => \curr_sums_s_reg[1][51]_299\(0),
      O => \next_sums_s[2][25]_302\(2)
    );
\curr_sums_s[2][26][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[1][52]_293\(0),
      I1 => \curr_sums_s_reg[1][53]_291\(0),
      O => \next_sums_s[2][26]_294\(0)
    );
\curr_sums_s[2][26][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[1][52]_293\(0),
      I1 => \curr_sums_s_reg[1][53]_291\(0),
      I2 => \curr_sums_s_reg[1][53]_291\(1),
      I3 => \curr_sums_s_reg[1][52]_293\(1),
      O => \next_sums_s[2][26]_294\(1)
    );
\curr_sums_s[2][26][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \curr_sums_s_reg[1][53]_291\(1),
      I1 => \curr_sums_s_reg[1][52]_293\(1),
      I2 => \curr_sums_s_reg[1][52]_293\(0),
      I3 => \curr_sums_s_reg[1][53]_291\(0),
      O => \next_sums_s[2][26]_294\(2)
    );
\curr_sums_s[2][27][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[1][54]_287\(0),
      I1 => \curr_sums_s_reg[1][55]_285\(0),
      O => \next_sums_s[2][27]_288\(0)
    );
\curr_sums_s[2][27][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[1][54]_287\(0),
      I1 => \curr_sums_s_reg[1][55]_285\(0),
      I2 => \curr_sums_s_reg[1][55]_285\(1),
      I3 => \curr_sums_s_reg[1][54]_287\(1),
      O => \next_sums_s[2][27]_288\(1)
    );
\curr_sums_s[2][27][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \curr_sums_s_reg[1][55]_285\(1),
      I1 => \curr_sums_s_reg[1][54]_287\(1),
      I2 => \curr_sums_s_reg[1][54]_287\(0),
      I3 => \curr_sums_s_reg[1][55]_285\(0),
      O => \next_sums_s[2][27]_288\(2)
    );
\curr_sums_s[2][28][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[1][56]_277\(0),
      I1 => \curr_sums_s_reg[1][57]_275\(0),
      O => \next_sums_s[2][28]_278\(0)
    );
\curr_sums_s[2][28][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[1][56]_277\(0),
      I1 => \curr_sums_s_reg[1][57]_275\(0),
      I2 => \curr_sums_s_reg[1][57]_275\(1),
      I3 => \curr_sums_s_reg[1][56]_277\(1),
      O => \next_sums_s[2][28]_278\(1)
    );
\curr_sums_s[2][28][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \curr_sums_s_reg[1][57]_275\(1),
      I1 => \curr_sums_s_reg[1][56]_277\(1),
      I2 => \curr_sums_s_reg[1][56]_277\(0),
      I3 => \curr_sums_s_reg[1][57]_275\(0),
      O => \next_sums_s[2][28]_278\(2)
    );
\curr_sums_s[2][29][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[1][58]_271\(0),
      I1 => \curr_sums_s_reg[1][59]_269\(0),
      O => \next_sums_s[2][29]_272\(0)
    );
\curr_sums_s[2][29][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[1][58]_271\(0),
      I1 => \curr_sums_s_reg[1][59]_269\(0),
      I2 => \curr_sums_s_reg[1][59]_269\(1),
      I3 => \curr_sums_s_reg[1][58]_271\(1),
      O => \next_sums_s[2][29]_272\(1)
    );
\curr_sums_s[2][29][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \curr_sums_s_reg[1][59]_269\(1),
      I1 => \curr_sums_s_reg[1][58]_271\(1),
      I2 => \curr_sums_s_reg[1][58]_271\(0),
      I3 => \curr_sums_s_reg[1][59]_269\(0),
      O => \next_sums_s[2][29]_272\(2)
    );
\curr_sums_s[2][2][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[1][4]_481\(0),
      I1 => \curr_sums_s_reg[1][5]_479\(0),
      O => \next_sums_s[2][2]_482\(0)
    );
\curr_sums_s[2][2][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[1][4]_481\(0),
      I1 => \curr_sums_s_reg[1][5]_479\(0),
      I2 => \curr_sums_s_reg[1][5]_479\(1),
      I3 => \curr_sums_s_reg[1][4]_481\(1),
      O => \next_sums_s[2][2]_482\(1)
    );
\curr_sums_s[2][2][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \curr_sums_s_reg[1][5]_479\(1),
      I1 => \curr_sums_s_reg[1][4]_481\(1),
      I2 => \curr_sums_s_reg[1][4]_481\(0),
      I3 => \curr_sums_s_reg[1][5]_479\(0),
      O => \next_sums_s[2][2]_482\(2)
    );
\curr_sums_s[2][30][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[1][60]_263\(0),
      I1 => \curr_sums_s_reg[1][61]_261\(0),
      O => \next_sums_s[2][30]_264\(0)
    );
\curr_sums_s[2][30][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[1][60]_263\(0),
      I1 => \curr_sums_s_reg[1][61]_261\(0),
      I2 => \curr_sums_s_reg[1][61]_261\(1),
      I3 => \curr_sums_s_reg[1][60]_263\(1),
      O => \next_sums_s[2][30]_264\(1)
    );
\curr_sums_s[2][30][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \curr_sums_s_reg[1][61]_261\(1),
      I1 => \curr_sums_s_reg[1][60]_263\(1),
      I2 => \curr_sums_s_reg[1][60]_263\(0),
      I3 => \curr_sums_s_reg[1][61]_261\(0),
      O => \next_sums_s[2][30]_264\(2)
    );
\curr_sums_s[2][31][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[1][62]_257\(0),
      I1 => \curr_sums_s_reg[1][63]_255\(0),
      O => \next_sums_s[2][31]_258\(0)
    );
\curr_sums_s[2][31][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[1][62]_257\(0),
      I1 => \curr_sums_s_reg[1][63]_255\(0),
      I2 => \curr_sums_s_reg[1][63]_255\(1),
      I3 => \curr_sums_s_reg[1][62]_257\(1),
      O => \next_sums_s[2][31]_258\(1)
    );
\curr_sums_s[2][31][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \curr_sums_s_reg[1][63]_255\(1),
      I1 => \curr_sums_s_reg[1][62]_257\(1),
      I2 => \curr_sums_s_reg[1][62]_257\(0),
      I3 => \curr_sums_s_reg[1][63]_255\(0),
      O => \next_sums_s[2][31]_258\(2)
    );
\curr_sums_s[2][32][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[1][64]_241\(0),
      I1 => \curr_sums_s_reg[1][65]_239\(0),
      O => \next_sums_s[2][32]_242\(0)
    );
\curr_sums_s[2][32][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[1][64]_241\(0),
      I1 => \curr_sums_s_reg[1][65]_239\(0),
      I2 => \curr_sums_s_reg[1][65]_239\(1),
      I3 => \curr_sums_s_reg[1][64]_241\(1),
      O => \next_sums_s[2][32]_242\(1)
    );
\curr_sums_s[2][32][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \curr_sums_s_reg[1][65]_239\(1),
      I1 => \curr_sums_s_reg[1][64]_241\(1),
      I2 => \curr_sums_s_reg[1][64]_241\(0),
      I3 => \curr_sums_s_reg[1][65]_239\(0),
      O => \next_sums_s[2][32]_242\(2)
    );
\curr_sums_s[2][33][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[1][66]_235\(0),
      I1 => \curr_sums_s_reg[1][67]_233\(0),
      O => \next_sums_s[2][33]_236\(0)
    );
\curr_sums_s[2][33][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[1][66]_235\(0),
      I1 => \curr_sums_s_reg[1][67]_233\(0),
      I2 => \curr_sums_s_reg[1][67]_233\(1),
      I3 => \curr_sums_s_reg[1][66]_235\(1),
      O => \next_sums_s[2][33]_236\(1)
    );
\curr_sums_s[2][33][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \curr_sums_s_reg[1][67]_233\(1),
      I1 => \curr_sums_s_reg[1][66]_235\(1),
      I2 => \curr_sums_s_reg[1][66]_235\(0),
      I3 => \curr_sums_s_reg[1][67]_233\(0),
      O => \next_sums_s[2][33]_236\(2)
    );
\curr_sums_s[2][34][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[1][68]_227\(0),
      I1 => \curr_sums_s_reg[1][69]_225\(0),
      O => \next_sums_s[2][34]_228\(0)
    );
\curr_sums_s[2][34][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[1][68]_227\(0),
      I1 => \curr_sums_s_reg[1][69]_225\(0),
      I2 => \curr_sums_s_reg[1][69]_225\(1),
      I3 => \curr_sums_s_reg[1][68]_227\(1),
      O => \next_sums_s[2][34]_228\(1)
    );
\curr_sums_s[2][34][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \curr_sums_s_reg[1][69]_225\(1),
      I1 => \curr_sums_s_reg[1][68]_227\(1),
      I2 => \curr_sums_s_reg[1][68]_227\(0),
      I3 => \curr_sums_s_reg[1][69]_225\(0),
      O => \next_sums_s[2][34]_228\(2)
    );
\curr_sums_s[2][35][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[1][70]_221\(0),
      I1 => \curr_sums_s_reg[1][71]_219\(0),
      O => \next_sums_s[2][35]_222\(0)
    );
\curr_sums_s[2][35][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[1][70]_221\(0),
      I1 => \curr_sums_s_reg[1][71]_219\(0),
      I2 => \curr_sums_s_reg[1][71]_219\(1),
      I3 => \curr_sums_s_reg[1][70]_221\(1),
      O => \next_sums_s[2][35]_222\(1)
    );
\curr_sums_s[2][35][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \curr_sums_s_reg[1][71]_219\(1),
      I1 => \curr_sums_s_reg[1][70]_221\(1),
      I2 => \curr_sums_s_reg[1][70]_221\(0),
      I3 => \curr_sums_s_reg[1][71]_219\(0),
      O => \next_sums_s[2][35]_222\(2)
    );
\curr_sums_s[2][36][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[1][72]_211\(0),
      I1 => \curr_sums_s_reg[1][73]_209\(0),
      O => \next_sums_s[2][36]_212\(0)
    );
\curr_sums_s[2][36][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[1][72]_211\(0),
      I1 => \curr_sums_s_reg[1][73]_209\(0),
      I2 => \curr_sums_s_reg[1][73]_209\(1),
      I3 => \curr_sums_s_reg[1][72]_211\(1),
      O => \next_sums_s[2][36]_212\(1)
    );
\curr_sums_s[2][36][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \curr_sums_s_reg[1][73]_209\(1),
      I1 => \curr_sums_s_reg[1][72]_211\(1),
      I2 => \curr_sums_s_reg[1][72]_211\(0),
      I3 => \curr_sums_s_reg[1][73]_209\(0),
      O => \next_sums_s[2][36]_212\(2)
    );
\curr_sums_s[2][37][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[1][74]_205\(0),
      I1 => \curr_sums_s_reg[1][75]_203\(0),
      O => \next_sums_s[2][37]_206\(0)
    );
\curr_sums_s[2][37][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[1][74]_205\(0),
      I1 => \curr_sums_s_reg[1][75]_203\(0),
      I2 => \curr_sums_s_reg[1][75]_203\(1),
      I3 => \curr_sums_s_reg[1][74]_205\(1),
      O => \next_sums_s[2][37]_206\(1)
    );
\curr_sums_s[2][37][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \curr_sums_s_reg[1][75]_203\(1),
      I1 => \curr_sums_s_reg[1][74]_205\(1),
      I2 => \curr_sums_s_reg[1][74]_205\(0),
      I3 => \curr_sums_s_reg[1][75]_203\(0),
      O => \next_sums_s[2][37]_206\(2)
    );
\curr_sums_s[2][38][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[1][76]_197\(0),
      I1 => \curr_sums_s_reg[1][77]_195\(0),
      O => \next_sums_s[2][38]_198\(0)
    );
\curr_sums_s[2][38][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[1][76]_197\(0),
      I1 => \curr_sums_s_reg[1][77]_195\(0),
      I2 => \curr_sums_s_reg[1][77]_195\(1),
      I3 => \curr_sums_s_reg[1][76]_197\(1),
      O => \next_sums_s[2][38]_198\(1)
    );
\curr_sums_s[2][38][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \curr_sums_s_reg[1][77]_195\(1),
      I1 => \curr_sums_s_reg[1][76]_197\(1),
      I2 => \curr_sums_s_reg[1][76]_197\(0),
      I3 => \curr_sums_s_reg[1][77]_195\(0),
      O => \next_sums_s[2][38]_198\(2)
    );
\curr_sums_s[2][39][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[1][78]_191\(0),
      I1 => \curr_sums_s_reg[1][79]_189\(0),
      O => \next_sums_s[2][39]_192\(0)
    );
\curr_sums_s[2][39][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[1][78]_191\(0),
      I1 => \curr_sums_s_reg[1][79]_189\(0),
      I2 => \curr_sums_s_reg[1][79]_189\(1),
      I3 => \curr_sums_s_reg[1][78]_191\(1),
      O => \next_sums_s[2][39]_192\(1)
    );
\curr_sums_s[2][39][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \curr_sums_s_reg[1][79]_189\(1),
      I1 => \curr_sums_s_reg[1][78]_191\(1),
      I2 => \curr_sums_s_reg[1][78]_191\(0),
      I3 => \curr_sums_s_reg[1][79]_189\(0),
      O => \next_sums_s[2][39]_192\(2)
    );
\curr_sums_s[2][3][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[1][6]_475\(0),
      I1 => \curr_sums_s_reg[1][7]_473\(0),
      O => \next_sums_s[2][3]_476\(0)
    );
\curr_sums_s[2][3][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[1][6]_475\(0),
      I1 => \curr_sums_s_reg[1][7]_473\(0),
      I2 => \curr_sums_s_reg[1][7]_473\(1),
      I3 => \curr_sums_s_reg[1][6]_475\(1),
      O => \next_sums_s[2][3]_476\(1)
    );
\curr_sums_s[2][3][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \curr_sums_s_reg[1][7]_473\(1),
      I1 => \curr_sums_s_reg[1][6]_475\(1),
      I2 => \curr_sums_s_reg[1][6]_475\(0),
      I3 => \curr_sums_s_reg[1][7]_473\(0),
      O => \next_sums_s[2][3]_476\(2)
    );
\curr_sums_s[2][40][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[1][80]_179\(0),
      I1 => \curr_sums_s_reg[1][81]_177\(0),
      O => \next_sums_s[2][40]_180\(0)
    );
\curr_sums_s[2][40][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[1][80]_179\(0),
      I1 => \curr_sums_s_reg[1][81]_177\(0),
      I2 => \curr_sums_s_reg[1][81]_177\(1),
      I3 => \curr_sums_s_reg[1][80]_179\(1),
      O => \next_sums_s[2][40]_180\(1)
    );
\curr_sums_s[2][40][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \curr_sums_s_reg[1][81]_177\(1),
      I1 => \curr_sums_s_reg[1][80]_179\(1),
      I2 => \curr_sums_s_reg[1][80]_179\(0),
      I3 => \curr_sums_s_reg[1][81]_177\(0),
      O => \next_sums_s[2][40]_180\(2)
    );
\curr_sums_s[2][41][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[1][82]_173\(0),
      I1 => \curr_sums_s_reg[1][83]_171\(0),
      O => \next_sums_s[2][41]_174\(0)
    );
\curr_sums_s[2][41][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[1][82]_173\(0),
      I1 => \curr_sums_s_reg[1][83]_171\(0),
      I2 => \curr_sums_s_reg[1][83]_171\(1),
      I3 => \curr_sums_s_reg[1][82]_173\(1),
      O => \next_sums_s[2][41]_174\(1)
    );
\curr_sums_s[2][41][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \curr_sums_s_reg[1][83]_171\(1),
      I1 => \curr_sums_s_reg[1][82]_173\(1),
      I2 => \curr_sums_s_reg[1][82]_173\(0),
      I3 => \curr_sums_s_reg[1][83]_171\(0),
      O => \next_sums_s[2][41]_174\(2)
    );
\curr_sums_s[2][42][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[1][84]_165\(0),
      I1 => \curr_sums_s_reg[1][85]_163\(0),
      O => \next_sums_s[2][42]_166\(0)
    );
\curr_sums_s[2][42][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[1][84]_165\(0),
      I1 => \curr_sums_s_reg[1][85]_163\(0),
      I2 => \curr_sums_s_reg[1][85]_163\(1),
      I3 => \curr_sums_s_reg[1][84]_165\(1),
      O => \next_sums_s[2][42]_166\(1)
    );
\curr_sums_s[2][42][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \curr_sums_s_reg[1][85]_163\(1),
      I1 => \curr_sums_s_reg[1][84]_165\(1),
      I2 => \curr_sums_s_reg[1][84]_165\(0),
      I3 => \curr_sums_s_reg[1][85]_163\(0),
      O => \next_sums_s[2][42]_166\(2)
    );
\curr_sums_s[2][43][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[1][86]_159\(0),
      I1 => \curr_sums_s_reg[1][87]_157\(0),
      O => \next_sums_s[2][43]_160\(0)
    );
\curr_sums_s[2][43][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[1][86]_159\(0),
      I1 => \curr_sums_s_reg[1][87]_157\(0),
      I2 => \curr_sums_s_reg[1][87]_157\(1),
      I3 => \curr_sums_s_reg[1][86]_159\(1),
      O => \next_sums_s[2][43]_160\(1)
    );
\curr_sums_s[2][43][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \curr_sums_s_reg[1][87]_157\(1),
      I1 => \curr_sums_s_reg[1][86]_159\(1),
      I2 => \curr_sums_s_reg[1][86]_159\(0),
      I3 => \curr_sums_s_reg[1][87]_157\(0),
      O => \next_sums_s[2][43]_160\(2)
    );
\curr_sums_s[2][44][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[1][88]_149\(0),
      I1 => \curr_sums_s_reg[1][89]_147\(0),
      O => \next_sums_s[2][44]_150\(0)
    );
\curr_sums_s[2][44][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[1][88]_149\(0),
      I1 => \curr_sums_s_reg[1][89]_147\(0),
      I2 => \curr_sums_s_reg[1][89]_147\(1),
      I3 => \curr_sums_s_reg[1][88]_149\(1),
      O => \next_sums_s[2][44]_150\(1)
    );
\curr_sums_s[2][44][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \curr_sums_s_reg[1][89]_147\(1),
      I1 => \curr_sums_s_reg[1][88]_149\(1),
      I2 => \curr_sums_s_reg[1][88]_149\(0),
      I3 => \curr_sums_s_reg[1][89]_147\(0),
      O => \next_sums_s[2][44]_150\(2)
    );
\curr_sums_s[2][45][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[1][90]_143\(0),
      I1 => \curr_sums_s_reg[1][91]_141\(0),
      O => \next_sums_s[2][45]_144\(0)
    );
\curr_sums_s[2][45][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[1][90]_143\(0),
      I1 => \curr_sums_s_reg[1][91]_141\(0),
      I2 => \curr_sums_s_reg[1][91]_141\(1),
      I3 => \curr_sums_s_reg[1][90]_143\(1),
      O => \next_sums_s[2][45]_144\(1)
    );
\curr_sums_s[2][45][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \curr_sums_s_reg[1][91]_141\(1),
      I1 => \curr_sums_s_reg[1][90]_143\(1),
      I2 => \curr_sums_s_reg[1][90]_143\(0),
      I3 => \curr_sums_s_reg[1][91]_141\(0),
      O => \next_sums_s[2][45]_144\(2)
    );
\curr_sums_s[2][46][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[1][92]_135\(0),
      I1 => \curr_sums_s_reg[1][93]_133\(0),
      O => \next_sums_s[2][46]_136\(0)
    );
\curr_sums_s[2][46][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[1][92]_135\(0),
      I1 => \curr_sums_s_reg[1][93]_133\(0),
      I2 => \curr_sums_s_reg[1][93]_133\(1),
      I3 => \curr_sums_s_reg[1][92]_135\(1),
      O => \next_sums_s[2][46]_136\(1)
    );
\curr_sums_s[2][46][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \curr_sums_s_reg[1][93]_133\(1),
      I1 => \curr_sums_s_reg[1][92]_135\(1),
      I2 => \curr_sums_s_reg[1][92]_135\(0),
      I3 => \curr_sums_s_reg[1][93]_133\(0),
      O => \next_sums_s[2][46]_136\(2)
    );
\curr_sums_s[2][47][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[1][94]_129\(0),
      I1 => \curr_sums_s_reg[1][95]_127\(0),
      O => \next_sums_s[2][47]_130\(0)
    );
\curr_sums_s[2][47][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[1][94]_129\(0),
      I1 => \curr_sums_s_reg[1][95]_127\(0),
      I2 => \curr_sums_s_reg[1][95]_127\(1),
      I3 => \curr_sums_s_reg[1][94]_129\(1),
      O => \next_sums_s[2][47]_130\(1)
    );
\curr_sums_s[2][47][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \curr_sums_s_reg[1][95]_127\(1),
      I1 => \curr_sums_s_reg[1][94]_129\(1),
      I2 => \curr_sums_s_reg[1][94]_129\(0),
      I3 => \curr_sums_s_reg[1][95]_127\(0),
      O => \next_sums_s[2][47]_130\(2)
    );
\curr_sums_s[2][48][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[1][96]_115\(0),
      I1 => \curr_sums_s_reg[1][97]_113\(0),
      O => \next_sums_s[2][48]_116\(0)
    );
\curr_sums_s[2][48][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[1][96]_115\(0),
      I1 => \curr_sums_s_reg[1][97]_113\(0),
      I2 => \curr_sums_s_reg[1][97]_113\(1),
      I3 => \curr_sums_s_reg[1][96]_115\(1),
      O => \next_sums_s[2][48]_116\(1)
    );
\curr_sums_s[2][48][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \curr_sums_s_reg[1][97]_113\(1),
      I1 => \curr_sums_s_reg[1][96]_115\(1),
      I2 => \curr_sums_s_reg[1][96]_115\(0),
      I3 => \curr_sums_s_reg[1][97]_113\(0),
      O => \next_sums_s[2][48]_116\(2)
    );
\curr_sums_s[2][49][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[1][98]_109\(0),
      I1 => \curr_sums_s_reg[1][99]_107\(0),
      O => \next_sums_s[2][49]_110\(0)
    );
\curr_sums_s[2][49][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[1][98]_109\(0),
      I1 => \curr_sums_s_reg[1][99]_107\(0),
      I2 => \curr_sums_s_reg[1][99]_107\(1),
      I3 => \curr_sums_s_reg[1][98]_109\(1),
      O => \next_sums_s[2][49]_110\(1)
    );
\curr_sums_s[2][49][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \curr_sums_s_reg[1][99]_107\(1),
      I1 => \curr_sums_s_reg[1][98]_109\(1),
      I2 => \curr_sums_s_reg[1][98]_109\(0),
      I3 => \curr_sums_s_reg[1][99]_107\(0),
      O => \next_sums_s[2][49]_110\(2)
    );
\curr_sums_s[2][4][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[1][8]_465\(0),
      I1 => \curr_sums_s_reg[1][9]_463\(0),
      O => \next_sums_s[2][4]_466\(0)
    );
\curr_sums_s[2][4][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[1][8]_465\(0),
      I1 => \curr_sums_s_reg[1][9]_463\(0),
      I2 => \curr_sums_s_reg[1][9]_463\(1),
      I3 => \curr_sums_s_reg[1][8]_465\(1),
      O => \next_sums_s[2][4]_466\(1)
    );
\curr_sums_s[2][4][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \curr_sums_s_reg[1][9]_463\(1),
      I1 => \curr_sums_s_reg[1][8]_465\(1),
      I2 => \curr_sums_s_reg[1][8]_465\(0),
      I3 => \curr_sums_s_reg[1][9]_463\(0),
      O => \next_sums_s[2][4]_466\(2)
    );
\curr_sums_s[2][50][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[1][100]_101\(0),
      I1 => \curr_sums_s_reg[1][101]_99\(0),
      O => \next_sums_s[2][50]_102\(0)
    );
\curr_sums_s[2][50][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[1][100]_101\(0),
      I1 => \curr_sums_s_reg[1][101]_99\(0),
      I2 => \curr_sums_s_reg[1][101]_99\(1),
      I3 => \curr_sums_s_reg[1][100]_101\(1),
      O => \next_sums_s[2][50]_102\(1)
    );
\curr_sums_s[2][50][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \curr_sums_s_reg[1][101]_99\(1),
      I1 => \curr_sums_s_reg[1][100]_101\(1),
      I2 => \curr_sums_s_reg[1][100]_101\(0),
      I3 => \curr_sums_s_reg[1][101]_99\(0),
      O => \next_sums_s[2][50]_102\(2)
    );
\curr_sums_s[2][51][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[1][102]_95\(0),
      I1 => \curr_sums_s_reg[1][103]_93\(0),
      O => \next_sums_s[2][51]_96\(0)
    );
\curr_sums_s[2][51][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[1][102]_95\(0),
      I1 => \curr_sums_s_reg[1][103]_93\(0),
      I2 => \curr_sums_s_reg[1][103]_93\(1),
      I3 => \curr_sums_s_reg[1][102]_95\(1),
      O => \next_sums_s[2][51]_96\(1)
    );
\curr_sums_s[2][51][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \curr_sums_s_reg[1][103]_93\(1),
      I1 => \curr_sums_s_reg[1][102]_95\(1),
      I2 => \curr_sums_s_reg[1][102]_95\(0),
      I3 => \curr_sums_s_reg[1][103]_93\(0),
      O => \next_sums_s[2][51]_96\(2)
    );
\curr_sums_s[2][52][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[1][104]_85\(0),
      I1 => \curr_sums_s_reg[1][105]_83\(0),
      O => \next_sums_s[2][52]_86\(0)
    );
\curr_sums_s[2][52][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[1][104]_85\(0),
      I1 => \curr_sums_s_reg[1][105]_83\(0),
      I2 => \curr_sums_s_reg[1][105]_83\(1),
      I3 => \curr_sums_s_reg[1][104]_85\(1),
      O => \next_sums_s[2][52]_86\(1)
    );
\curr_sums_s[2][52][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \curr_sums_s_reg[1][105]_83\(1),
      I1 => \curr_sums_s_reg[1][104]_85\(1),
      I2 => \curr_sums_s_reg[1][104]_85\(0),
      I3 => \curr_sums_s_reg[1][105]_83\(0),
      O => \next_sums_s[2][52]_86\(2)
    );
\curr_sums_s[2][53][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[1][106]_79\(0),
      I1 => \curr_sums_s_reg[1][107]_77\(0),
      O => \next_sums_s[2][53]_80\(0)
    );
\curr_sums_s[2][53][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[1][106]_79\(0),
      I1 => \curr_sums_s_reg[1][107]_77\(0),
      I2 => \curr_sums_s_reg[1][107]_77\(1),
      I3 => \curr_sums_s_reg[1][106]_79\(1),
      O => \next_sums_s[2][53]_80\(1)
    );
\curr_sums_s[2][53][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \curr_sums_s_reg[1][107]_77\(1),
      I1 => \curr_sums_s_reg[1][106]_79\(1),
      I2 => \curr_sums_s_reg[1][106]_79\(0),
      I3 => \curr_sums_s_reg[1][107]_77\(0),
      O => \next_sums_s[2][53]_80\(2)
    );
\curr_sums_s[2][54][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[1][108]_71\(0),
      I1 => \curr_sums_s_reg[1][109]_69\(0),
      O => \next_sums_s[2][54]_72\(0)
    );
\curr_sums_s[2][54][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[1][108]_71\(0),
      I1 => \curr_sums_s_reg[1][109]_69\(0),
      I2 => \curr_sums_s_reg[1][109]_69\(1),
      I3 => \curr_sums_s_reg[1][108]_71\(1),
      O => \next_sums_s[2][54]_72\(1)
    );
\curr_sums_s[2][54][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \curr_sums_s_reg[1][109]_69\(1),
      I1 => \curr_sums_s_reg[1][108]_71\(1),
      I2 => \curr_sums_s_reg[1][108]_71\(0),
      I3 => \curr_sums_s_reg[1][109]_69\(0),
      O => \next_sums_s[2][54]_72\(2)
    );
\curr_sums_s[2][55][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[1][110]_65\(0),
      I1 => \curr_sums_s_reg[1][111]_63\(0),
      O => \next_sums_s[2][55]_66\(0)
    );
\curr_sums_s[2][55][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[1][110]_65\(0),
      I1 => \curr_sums_s_reg[1][111]_63\(0),
      I2 => \curr_sums_s_reg[1][111]_63\(1),
      I3 => \curr_sums_s_reg[1][110]_65\(1),
      O => \next_sums_s[2][55]_66\(1)
    );
\curr_sums_s[2][55][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \curr_sums_s_reg[1][111]_63\(1),
      I1 => \curr_sums_s_reg[1][110]_65\(1),
      I2 => \curr_sums_s_reg[1][110]_65\(0),
      I3 => \curr_sums_s_reg[1][111]_63\(0),
      O => \next_sums_s[2][55]_66\(2)
    );
\curr_sums_s[2][56][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[1][112]_53\(0),
      I1 => \curr_sums_s_reg[1][113]_51\(0),
      O => \next_sums_s[2][56]_54\(0)
    );
\curr_sums_s[2][56][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[1][112]_53\(0),
      I1 => \curr_sums_s_reg[1][113]_51\(0),
      I2 => \curr_sums_s_reg[1][113]_51\(1),
      I3 => \curr_sums_s_reg[1][112]_53\(1),
      O => \next_sums_s[2][56]_54\(1)
    );
\curr_sums_s[2][56][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \curr_sums_s_reg[1][113]_51\(1),
      I1 => \curr_sums_s_reg[1][112]_53\(1),
      I2 => \curr_sums_s_reg[1][112]_53\(0),
      I3 => \curr_sums_s_reg[1][113]_51\(0),
      O => \next_sums_s[2][56]_54\(2)
    );
\curr_sums_s[2][57][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[1][114]_47\(0),
      I1 => \curr_sums_s_reg[1][115]_45\(0),
      O => \next_sums_s[2][57]_48\(0)
    );
\curr_sums_s[2][57][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[1][114]_47\(0),
      I1 => \curr_sums_s_reg[1][115]_45\(0),
      I2 => \curr_sums_s_reg[1][115]_45\(1),
      I3 => \curr_sums_s_reg[1][114]_47\(1),
      O => \next_sums_s[2][57]_48\(1)
    );
\curr_sums_s[2][57][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \curr_sums_s_reg[1][115]_45\(1),
      I1 => \curr_sums_s_reg[1][114]_47\(1),
      I2 => \curr_sums_s_reg[1][114]_47\(0),
      I3 => \curr_sums_s_reg[1][115]_45\(0),
      O => \next_sums_s[2][57]_48\(2)
    );
\curr_sums_s[2][58][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[1][116]_39\(0),
      I1 => \curr_sums_s_reg[1][117]_37\(0),
      O => \next_sums_s[2][58]_40\(0)
    );
\curr_sums_s[2][58][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[1][116]_39\(0),
      I1 => \curr_sums_s_reg[1][117]_37\(0),
      I2 => \curr_sums_s_reg[1][117]_37\(1),
      I3 => \curr_sums_s_reg[1][116]_39\(1),
      O => \next_sums_s[2][58]_40\(1)
    );
\curr_sums_s[2][58][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \curr_sums_s_reg[1][117]_37\(1),
      I1 => \curr_sums_s_reg[1][116]_39\(1),
      I2 => \curr_sums_s_reg[1][116]_39\(0),
      I3 => \curr_sums_s_reg[1][117]_37\(0),
      O => \next_sums_s[2][58]_40\(2)
    );
\curr_sums_s[2][59][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[1][118]_33\(0),
      I1 => \curr_sums_s_reg[1][119]_31\(0),
      O => \next_sums_s[2][59]_34\(0)
    );
\curr_sums_s[2][59][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[1][118]_33\(0),
      I1 => \curr_sums_s_reg[1][119]_31\(0),
      I2 => \curr_sums_s_reg[1][119]_31\(1),
      I3 => \curr_sums_s_reg[1][118]_33\(1),
      O => \next_sums_s[2][59]_34\(1)
    );
\curr_sums_s[2][59][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \curr_sums_s_reg[1][119]_31\(1),
      I1 => \curr_sums_s_reg[1][118]_33\(1),
      I2 => \curr_sums_s_reg[1][118]_33\(0),
      I3 => \curr_sums_s_reg[1][119]_31\(0),
      O => \next_sums_s[2][59]_34\(2)
    );
\curr_sums_s[2][5][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[1][10]_459\(0),
      I1 => \curr_sums_s_reg[1][11]_457\(0),
      O => \next_sums_s[2][5]_460\(0)
    );
\curr_sums_s[2][5][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[1][10]_459\(0),
      I1 => \curr_sums_s_reg[1][11]_457\(0),
      I2 => \curr_sums_s_reg[1][11]_457\(1),
      I3 => \curr_sums_s_reg[1][10]_459\(1),
      O => \next_sums_s[2][5]_460\(1)
    );
\curr_sums_s[2][5][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \curr_sums_s_reg[1][11]_457\(1),
      I1 => \curr_sums_s_reg[1][10]_459\(1),
      I2 => \curr_sums_s_reg[1][10]_459\(0),
      I3 => \curr_sums_s_reg[1][11]_457\(0),
      O => \next_sums_s[2][5]_460\(2)
    );
\curr_sums_s[2][60][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[1][120]_23\(0),
      I1 => \curr_sums_s_reg[1][121]_21\(0),
      O => \next_sums_s[2][60]_24\(0)
    );
\curr_sums_s[2][60][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[1][120]_23\(0),
      I1 => \curr_sums_s_reg[1][121]_21\(0),
      I2 => \curr_sums_s_reg[1][121]_21\(1),
      I3 => \curr_sums_s_reg[1][120]_23\(1),
      O => \next_sums_s[2][60]_24\(1)
    );
\curr_sums_s[2][60][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \curr_sums_s_reg[1][121]_21\(1),
      I1 => \curr_sums_s_reg[1][120]_23\(1),
      I2 => \curr_sums_s_reg[1][120]_23\(0),
      I3 => \curr_sums_s_reg[1][121]_21\(0),
      O => \next_sums_s[2][60]_24\(2)
    );
\curr_sums_s[2][61][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[1][122]_17\(0),
      I1 => \curr_sums_s_reg[1][123]_15\(0),
      O => \next_sums_s[2][61]_18\(0)
    );
\curr_sums_s[2][61][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[1][122]_17\(0),
      I1 => \curr_sums_s_reg[1][123]_15\(0),
      I2 => \curr_sums_s_reg[1][123]_15\(1),
      I3 => \curr_sums_s_reg[1][122]_17\(1),
      O => \next_sums_s[2][61]_18\(1)
    );
\curr_sums_s[2][61][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \curr_sums_s_reg[1][123]_15\(1),
      I1 => \curr_sums_s_reg[1][122]_17\(1),
      I2 => \curr_sums_s_reg[1][122]_17\(0),
      I3 => \curr_sums_s_reg[1][123]_15\(0),
      O => \next_sums_s[2][61]_18\(2)
    );
\curr_sums_s[2][62][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[1][124]_9\(0),
      I1 => \curr_sums_s_reg[1][125]_7\(0),
      O => \next_sums_s[2][62]_10\(0)
    );
\curr_sums_s[2][62][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[1][124]_9\(0),
      I1 => \curr_sums_s_reg[1][125]_7\(0),
      I2 => \curr_sums_s_reg[1][125]_7\(1),
      I3 => \curr_sums_s_reg[1][124]_9\(1),
      O => \next_sums_s[2][62]_10\(1)
    );
\curr_sums_s[2][62][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \curr_sums_s_reg[1][125]_7\(1),
      I1 => \curr_sums_s_reg[1][124]_9\(1),
      I2 => \curr_sums_s_reg[1][124]_9\(0),
      I3 => \curr_sums_s_reg[1][125]_7\(0),
      O => \next_sums_s[2][62]_10\(2)
    );
\curr_sums_s[2][63][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[1][126]_3\(0),
      I1 => \curr_sums_s_reg[1][127]_1\(0),
      O => \next_sums_s[2][63]_4\(0)
    );
\curr_sums_s[2][63][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[1][126]_3\(0),
      I1 => \curr_sums_s_reg[1][127]_1\(0),
      I2 => \curr_sums_s_reg[1][127]_1\(1),
      I3 => \curr_sums_s_reg[1][126]_3\(1),
      O => \next_sums_s[2][63]_4\(1)
    );
\curr_sums_s[2][63][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \curr_sums_s_reg[1][127]_1\(1),
      I1 => \curr_sums_s_reg[1][126]_3\(1),
      I2 => \curr_sums_s_reg[1][126]_3\(0),
      I3 => \curr_sums_s_reg[1][127]_1\(0),
      O => \next_sums_s[2][63]_4\(2)
    );
\curr_sums_s[2][6][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[1][12]_451\(0),
      I1 => \curr_sums_s_reg[1][13]_449\(0),
      O => \next_sums_s[2][6]_452\(0)
    );
\curr_sums_s[2][6][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[1][12]_451\(0),
      I1 => \curr_sums_s_reg[1][13]_449\(0),
      I2 => \curr_sums_s_reg[1][13]_449\(1),
      I3 => \curr_sums_s_reg[1][12]_451\(1),
      O => \next_sums_s[2][6]_452\(1)
    );
\curr_sums_s[2][6][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \curr_sums_s_reg[1][13]_449\(1),
      I1 => \curr_sums_s_reg[1][12]_451\(1),
      I2 => \curr_sums_s_reg[1][12]_451\(0),
      I3 => \curr_sums_s_reg[1][13]_449\(0),
      O => \next_sums_s[2][6]_452\(2)
    );
\curr_sums_s[2][7][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[1][14]_445\(0),
      I1 => \curr_sums_s_reg[1][15]_443\(0),
      O => \next_sums_s[2][7]_446\(0)
    );
\curr_sums_s[2][7][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[1][14]_445\(0),
      I1 => \curr_sums_s_reg[1][15]_443\(0),
      I2 => \curr_sums_s_reg[1][15]_443\(1),
      I3 => \curr_sums_s_reg[1][14]_445\(1),
      O => \next_sums_s[2][7]_446\(1)
    );
\curr_sums_s[2][7][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \curr_sums_s_reg[1][15]_443\(1),
      I1 => \curr_sums_s_reg[1][14]_445\(1),
      I2 => \curr_sums_s_reg[1][14]_445\(0),
      I3 => \curr_sums_s_reg[1][15]_443\(0),
      O => \next_sums_s[2][7]_446\(2)
    );
\curr_sums_s[2][8][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[1][16]_433\(0),
      I1 => \curr_sums_s_reg[1][17]_431\(0),
      O => \next_sums_s[2][8]_434\(0)
    );
\curr_sums_s[2][8][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[1][16]_433\(0),
      I1 => \curr_sums_s_reg[1][17]_431\(0),
      I2 => \curr_sums_s_reg[1][17]_431\(1),
      I3 => \curr_sums_s_reg[1][16]_433\(1),
      O => \next_sums_s[2][8]_434\(1)
    );
\curr_sums_s[2][8][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \curr_sums_s_reg[1][17]_431\(1),
      I1 => \curr_sums_s_reg[1][16]_433\(1),
      I2 => \curr_sums_s_reg[1][16]_433\(0),
      I3 => \curr_sums_s_reg[1][17]_431\(0),
      O => \next_sums_s[2][8]_434\(2)
    );
\curr_sums_s[2][9][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[1][18]_427\(0),
      I1 => \curr_sums_s_reg[1][19]_425\(0),
      O => \next_sums_s[2][9]_428\(0)
    );
\curr_sums_s[2][9][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[1][18]_427\(0),
      I1 => \curr_sums_s_reg[1][19]_425\(0),
      I2 => \curr_sums_s_reg[1][19]_425\(1),
      I3 => \curr_sums_s_reg[1][18]_427\(1),
      O => \next_sums_s[2][9]_428\(1)
    );
\curr_sums_s[2][9][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \curr_sums_s_reg[1][19]_425\(1),
      I1 => \curr_sums_s_reg[1][18]_427\(1),
      I2 => \curr_sums_s_reg[1][18]_427\(0),
      I3 => \curr_sums_s_reg[1][19]_425\(0),
      O => \next_sums_s[2][9]_428\(2)
    );
\curr_sums_s[3][0][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[2][0]_497\(0),
      I1 => \curr_sums_s_reg[2][1]_491\(0),
      O => \next_sums_s[3][0]_498\(0)
    );
\curr_sums_s[3][0][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[2][0]_497\(0),
      I1 => \curr_sums_s_reg[2][1]_491\(0),
      I2 => \curr_sums_s_reg[2][1]_491\(1),
      I3 => \curr_sums_s_reg[2][0]_497\(1),
      O => \next_sums_s[3][0]_498\(1)
    );
\curr_sums_s[3][0][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => \curr_sums_s_reg[2][1]_491\(0),
      I1 => \curr_sums_s_reg[2][0]_497\(0),
      I2 => \curr_sums_s_reg[2][0]_497\(1),
      I3 => \curr_sums_s_reg[2][1]_491\(1),
      I4 => \curr_sums_s_reg[2][1]_491\(2),
      I5 => \curr_sums_s_reg[2][0]_497\(2),
      O => \next_sums_s[3][0]_498\(2)
    );
\curr_sums_s[3][0][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => \curr_sums_s_reg[2][1]_491\(2),
      I1 => \curr_sums_s_reg[2][0]_497\(2),
      I2 => \curr_sums_s_reg[2][1]_491\(0),
      I3 => \curr_sums_s_reg[2][0]_497\(0),
      I4 => \curr_sums_s_reg[2][0]_497\(1),
      I5 => \curr_sums_s_reg[2][1]_491\(1),
      O => \next_sums_s[3][0]_498\(3)
    );
\curr_sums_s[3][10][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[2][20]_341\(0),
      I1 => \curr_sums_s_reg[2][21]_335\(0),
      O => \next_sums_s[3][10]_342\(0)
    );
\curr_sums_s[3][10][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[2][20]_341\(0),
      I1 => \curr_sums_s_reg[2][21]_335\(0),
      I2 => \curr_sums_s_reg[2][21]_335\(1),
      I3 => \curr_sums_s_reg[2][20]_341\(1),
      O => \next_sums_s[3][10]_342\(1)
    );
\curr_sums_s[3][10][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => \curr_sums_s_reg[2][21]_335\(0),
      I1 => \curr_sums_s_reg[2][20]_341\(0),
      I2 => \curr_sums_s_reg[2][20]_341\(1),
      I3 => \curr_sums_s_reg[2][21]_335\(1),
      I4 => \curr_sums_s_reg[2][21]_335\(2),
      I5 => \curr_sums_s_reg[2][20]_341\(2),
      O => \next_sums_s[3][10]_342\(2)
    );
\curr_sums_s[3][10][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => \curr_sums_s_reg[2][21]_335\(2),
      I1 => \curr_sums_s_reg[2][20]_341\(2),
      I2 => \curr_sums_s_reg[2][21]_335\(0),
      I3 => \curr_sums_s_reg[2][20]_341\(0),
      I4 => \curr_sums_s_reg[2][20]_341\(1),
      I5 => \curr_sums_s_reg[2][21]_335\(1),
      O => \next_sums_s[3][10]_342\(3)
    );
\curr_sums_s[3][11][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[2][22]_327\(0),
      I1 => \curr_sums_s_reg[2][23]_321\(0),
      O => \next_sums_s[3][11]_328\(0)
    );
\curr_sums_s[3][11][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[2][22]_327\(0),
      I1 => \curr_sums_s_reg[2][23]_321\(0),
      I2 => \curr_sums_s_reg[2][23]_321\(1),
      I3 => \curr_sums_s_reg[2][22]_327\(1),
      O => \next_sums_s[3][11]_328\(1)
    );
\curr_sums_s[3][11][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => \curr_sums_s_reg[2][23]_321\(0),
      I1 => \curr_sums_s_reg[2][22]_327\(0),
      I2 => \curr_sums_s_reg[2][22]_327\(1),
      I3 => \curr_sums_s_reg[2][23]_321\(1),
      I4 => \curr_sums_s_reg[2][23]_321\(2),
      I5 => \curr_sums_s_reg[2][22]_327\(2),
      O => \next_sums_s[3][11]_328\(2)
    );
\curr_sums_s[3][11][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => \curr_sums_s_reg[2][23]_321\(2),
      I1 => \curr_sums_s_reg[2][22]_327\(2),
      I2 => \curr_sums_s_reg[2][23]_321\(0),
      I3 => \curr_sums_s_reg[2][22]_327\(0),
      I4 => \curr_sums_s_reg[2][22]_327\(1),
      I5 => \curr_sums_s_reg[2][23]_321\(1),
      O => \next_sums_s[3][11]_328\(3)
    );
\curr_sums_s[3][12][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[2][24]_309\(0),
      I1 => \curr_sums_s_reg[2][25]_303\(0),
      O => \next_sums_s[3][12]_310\(0)
    );
\curr_sums_s[3][12][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[2][24]_309\(0),
      I1 => \curr_sums_s_reg[2][25]_303\(0),
      I2 => \curr_sums_s_reg[2][25]_303\(1),
      I3 => \curr_sums_s_reg[2][24]_309\(1),
      O => \next_sums_s[3][12]_310\(1)
    );
\curr_sums_s[3][12][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => \curr_sums_s_reg[2][25]_303\(0),
      I1 => \curr_sums_s_reg[2][24]_309\(0),
      I2 => \curr_sums_s_reg[2][24]_309\(1),
      I3 => \curr_sums_s_reg[2][25]_303\(1),
      I4 => \curr_sums_s_reg[2][25]_303\(2),
      I5 => \curr_sums_s_reg[2][24]_309\(2),
      O => \next_sums_s[3][12]_310\(2)
    );
\curr_sums_s[3][12][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => \curr_sums_s_reg[2][25]_303\(2),
      I1 => \curr_sums_s_reg[2][24]_309\(2),
      I2 => \curr_sums_s_reg[2][25]_303\(0),
      I3 => \curr_sums_s_reg[2][24]_309\(0),
      I4 => \curr_sums_s_reg[2][24]_309\(1),
      I5 => \curr_sums_s_reg[2][25]_303\(1),
      O => \next_sums_s[3][12]_310\(3)
    );
\curr_sums_s[3][13][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[2][26]_295\(0),
      I1 => \curr_sums_s_reg[2][27]_289\(0),
      O => \next_sums_s[3][13]_296\(0)
    );
\curr_sums_s[3][13][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[2][26]_295\(0),
      I1 => \curr_sums_s_reg[2][27]_289\(0),
      I2 => \curr_sums_s_reg[2][27]_289\(1),
      I3 => \curr_sums_s_reg[2][26]_295\(1),
      O => \next_sums_s[3][13]_296\(1)
    );
\curr_sums_s[3][13][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => \curr_sums_s_reg[2][27]_289\(0),
      I1 => \curr_sums_s_reg[2][26]_295\(0),
      I2 => \curr_sums_s_reg[2][26]_295\(1),
      I3 => \curr_sums_s_reg[2][27]_289\(1),
      I4 => \curr_sums_s_reg[2][27]_289\(2),
      I5 => \curr_sums_s_reg[2][26]_295\(2),
      O => \next_sums_s[3][13]_296\(2)
    );
\curr_sums_s[3][13][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => \curr_sums_s_reg[2][27]_289\(2),
      I1 => \curr_sums_s_reg[2][26]_295\(2),
      I2 => \curr_sums_s_reg[2][27]_289\(0),
      I3 => \curr_sums_s_reg[2][26]_295\(0),
      I4 => \curr_sums_s_reg[2][26]_295\(1),
      I5 => \curr_sums_s_reg[2][27]_289\(1),
      O => \next_sums_s[3][13]_296\(3)
    );
\curr_sums_s[3][14][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[2][28]_279\(0),
      I1 => \curr_sums_s_reg[2][29]_273\(0),
      O => \next_sums_s[3][14]_280\(0)
    );
\curr_sums_s[3][14][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[2][28]_279\(0),
      I1 => \curr_sums_s_reg[2][29]_273\(0),
      I2 => \curr_sums_s_reg[2][29]_273\(1),
      I3 => \curr_sums_s_reg[2][28]_279\(1),
      O => \next_sums_s[3][14]_280\(1)
    );
\curr_sums_s[3][14][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => \curr_sums_s_reg[2][29]_273\(0),
      I1 => \curr_sums_s_reg[2][28]_279\(0),
      I2 => \curr_sums_s_reg[2][28]_279\(1),
      I3 => \curr_sums_s_reg[2][29]_273\(1),
      I4 => \curr_sums_s_reg[2][29]_273\(2),
      I5 => \curr_sums_s_reg[2][28]_279\(2),
      O => \next_sums_s[3][14]_280\(2)
    );
\curr_sums_s[3][14][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => \curr_sums_s_reg[2][29]_273\(2),
      I1 => \curr_sums_s_reg[2][28]_279\(2),
      I2 => \curr_sums_s_reg[2][29]_273\(0),
      I3 => \curr_sums_s_reg[2][28]_279\(0),
      I4 => \curr_sums_s_reg[2][28]_279\(1),
      I5 => \curr_sums_s_reg[2][29]_273\(1),
      O => \next_sums_s[3][14]_280\(3)
    );
\curr_sums_s[3][15][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[2][30]_265\(0),
      I1 => \curr_sums_s_reg[2][31]_259\(0),
      O => \next_sums_s[3][15]_266\(0)
    );
\curr_sums_s[3][15][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[2][30]_265\(0),
      I1 => \curr_sums_s_reg[2][31]_259\(0),
      I2 => \curr_sums_s_reg[2][31]_259\(1),
      I3 => \curr_sums_s_reg[2][30]_265\(1),
      O => \next_sums_s[3][15]_266\(1)
    );
\curr_sums_s[3][15][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => \curr_sums_s_reg[2][31]_259\(0),
      I1 => \curr_sums_s_reg[2][30]_265\(0),
      I2 => \curr_sums_s_reg[2][30]_265\(1),
      I3 => \curr_sums_s_reg[2][31]_259\(1),
      I4 => \curr_sums_s_reg[2][31]_259\(2),
      I5 => \curr_sums_s_reg[2][30]_265\(2),
      O => \next_sums_s[3][15]_266\(2)
    );
\curr_sums_s[3][15][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => \curr_sums_s_reg[2][31]_259\(2),
      I1 => \curr_sums_s_reg[2][30]_265\(2),
      I2 => \curr_sums_s_reg[2][31]_259\(0),
      I3 => \curr_sums_s_reg[2][30]_265\(0),
      I4 => \curr_sums_s_reg[2][30]_265\(1),
      I5 => \curr_sums_s_reg[2][31]_259\(1),
      O => \next_sums_s[3][15]_266\(3)
    );
\curr_sums_s[3][16][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[2][32]_243\(0),
      I1 => \curr_sums_s_reg[2][33]_237\(0),
      O => \next_sums_s[3][16]_244\(0)
    );
\curr_sums_s[3][16][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[2][32]_243\(0),
      I1 => \curr_sums_s_reg[2][33]_237\(0),
      I2 => \curr_sums_s_reg[2][33]_237\(1),
      I3 => \curr_sums_s_reg[2][32]_243\(1),
      O => \next_sums_s[3][16]_244\(1)
    );
\curr_sums_s[3][16][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => \curr_sums_s_reg[2][33]_237\(0),
      I1 => \curr_sums_s_reg[2][32]_243\(0),
      I2 => \curr_sums_s_reg[2][32]_243\(1),
      I3 => \curr_sums_s_reg[2][33]_237\(1),
      I4 => \curr_sums_s_reg[2][33]_237\(2),
      I5 => \curr_sums_s_reg[2][32]_243\(2),
      O => \next_sums_s[3][16]_244\(2)
    );
\curr_sums_s[3][16][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => \curr_sums_s_reg[2][33]_237\(2),
      I1 => \curr_sums_s_reg[2][32]_243\(2),
      I2 => \curr_sums_s_reg[2][33]_237\(0),
      I3 => \curr_sums_s_reg[2][32]_243\(0),
      I4 => \curr_sums_s_reg[2][32]_243\(1),
      I5 => \curr_sums_s_reg[2][33]_237\(1),
      O => \next_sums_s[3][16]_244\(3)
    );
\curr_sums_s[3][17][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[2][34]_229\(0),
      I1 => \curr_sums_s_reg[2][35]_223\(0),
      O => \next_sums_s[3][17]_230\(0)
    );
\curr_sums_s[3][17][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[2][34]_229\(0),
      I1 => \curr_sums_s_reg[2][35]_223\(0),
      I2 => \curr_sums_s_reg[2][35]_223\(1),
      I3 => \curr_sums_s_reg[2][34]_229\(1),
      O => \next_sums_s[3][17]_230\(1)
    );
\curr_sums_s[3][17][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => \curr_sums_s_reg[2][35]_223\(0),
      I1 => \curr_sums_s_reg[2][34]_229\(0),
      I2 => \curr_sums_s_reg[2][34]_229\(1),
      I3 => \curr_sums_s_reg[2][35]_223\(1),
      I4 => \curr_sums_s_reg[2][35]_223\(2),
      I5 => \curr_sums_s_reg[2][34]_229\(2),
      O => \next_sums_s[3][17]_230\(2)
    );
\curr_sums_s[3][17][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => \curr_sums_s_reg[2][35]_223\(2),
      I1 => \curr_sums_s_reg[2][34]_229\(2),
      I2 => \curr_sums_s_reg[2][35]_223\(0),
      I3 => \curr_sums_s_reg[2][34]_229\(0),
      I4 => \curr_sums_s_reg[2][34]_229\(1),
      I5 => \curr_sums_s_reg[2][35]_223\(1),
      O => \next_sums_s[3][17]_230\(3)
    );
\curr_sums_s[3][18][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[2][36]_213\(0),
      I1 => \curr_sums_s_reg[2][37]_207\(0),
      O => \next_sums_s[3][18]_214\(0)
    );
\curr_sums_s[3][18][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[2][36]_213\(0),
      I1 => \curr_sums_s_reg[2][37]_207\(0),
      I2 => \curr_sums_s_reg[2][37]_207\(1),
      I3 => \curr_sums_s_reg[2][36]_213\(1),
      O => \next_sums_s[3][18]_214\(1)
    );
\curr_sums_s[3][18][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => \curr_sums_s_reg[2][37]_207\(0),
      I1 => \curr_sums_s_reg[2][36]_213\(0),
      I2 => \curr_sums_s_reg[2][36]_213\(1),
      I3 => \curr_sums_s_reg[2][37]_207\(1),
      I4 => \curr_sums_s_reg[2][37]_207\(2),
      I5 => \curr_sums_s_reg[2][36]_213\(2),
      O => \next_sums_s[3][18]_214\(2)
    );
\curr_sums_s[3][18][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => \curr_sums_s_reg[2][37]_207\(2),
      I1 => \curr_sums_s_reg[2][36]_213\(2),
      I2 => \curr_sums_s_reg[2][37]_207\(0),
      I3 => \curr_sums_s_reg[2][36]_213\(0),
      I4 => \curr_sums_s_reg[2][36]_213\(1),
      I5 => \curr_sums_s_reg[2][37]_207\(1),
      O => \next_sums_s[3][18]_214\(3)
    );
\curr_sums_s[3][19][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[2][38]_199\(0),
      I1 => \curr_sums_s_reg[2][39]_193\(0),
      O => \next_sums_s[3][19]_200\(0)
    );
\curr_sums_s[3][19][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[2][38]_199\(0),
      I1 => \curr_sums_s_reg[2][39]_193\(0),
      I2 => \curr_sums_s_reg[2][39]_193\(1),
      I3 => \curr_sums_s_reg[2][38]_199\(1),
      O => \next_sums_s[3][19]_200\(1)
    );
\curr_sums_s[3][19][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => \curr_sums_s_reg[2][39]_193\(0),
      I1 => \curr_sums_s_reg[2][38]_199\(0),
      I2 => \curr_sums_s_reg[2][38]_199\(1),
      I3 => \curr_sums_s_reg[2][39]_193\(1),
      I4 => \curr_sums_s_reg[2][39]_193\(2),
      I5 => \curr_sums_s_reg[2][38]_199\(2),
      O => \next_sums_s[3][19]_200\(2)
    );
\curr_sums_s[3][19][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => \curr_sums_s_reg[2][39]_193\(2),
      I1 => \curr_sums_s_reg[2][38]_199\(2),
      I2 => \curr_sums_s_reg[2][39]_193\(0),
      I3 => \curr_sums_s_reg[2][38]_199\(0),
      I4 => \curr_sums_s_reg[2][38]_199\(1),
      I5 => \curr_sums_s_reg[2][39]_193\(1),
      O => \next_sums_s[3][19]_200\(3)
    );
\curr_sums_s[3][1][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[2][2]_483\(0),
      I1 => \curr_sums_s_reg[2][3]_477\(0),
      O => \next_sums_s[3][1]_484\(0)
    );
\curr_sums_s[3][1][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[2][2]_483\(0),
      I1 => \curr_sums_s_reg[2][3]_477\(0),
      I2 => \curr_sums_s_reg[2][3]_477\(1),
      I3 => \curr_sums_s_reg[2][2]_483\(1),
      O => \next_sums_s[3][1]_484\(1)
    );
\curr_sums_s[3][1][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => \curr_sums_s_reg[2][3]_477\(0),
      I1 => \curr_sums_s_reg[2][2]_483\(0),
      I2 => \curr_sums_s_reg[2][2]_483\(1),
      I3 => \curr_sums_s_reg[2][3]_477\(1),
      I4 => \curr_sums_s_reg[2][3]_477\(2),
      I5 => \curr_sums_s_reg[2][2]_483\(2),
      O => \next_sums_s[3][1]_484\(2)
    );
\curr_sums_s[3][1][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => \curr_sums_s_reg[2][3]_477\(2),
      I1 => \curr_sums_s_reg[2][2]_483\(2),
      I2 => \curr_sums_s_reg[2][3]_477\(0),
      I3 => \curr_sums_s_reg[2][2]_483\(0),
      I4 => \curr_sums_s_reg[2][2]_483\(1),
      I5 => \curr_sums_s_reg[2][3]_477\(1),
      O => \next_sums_s[3][1]_484\(3)
    );
\curr_sums_s[3][20][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[2][40]_181\(0),
      I1 => \curr_sums_s_reg[2][41]_175\(0),
      O => \next_sums_s[3][20]_182\(0)
    );
\curr_sums_s[3][20][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[2][40]_181\(0),
      I1 => \curr_sums_s_reg[2][41]_175\(0),
      I2 => \curr_sums_s_reg[2][41]_175\(1),
      I3 => \curr_sums_s_reg[2][40]_181\(1),
      O => \next_sums_s[3][20]_182\(1)
    );
\curr_sums_s[3][20][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => \curr_sums_s_reg[2][41]_175\(0),
      I1 => \curr_sums_s_reg[2][40]_181\(0),
      I2 => \curr_sums_s_reg[2][40]_181\(1),
      I3 => \curr_sums_s_reg[2][41]_175\(1),
      I4 => \curr_sums_s_reg[2][41]_175\(2),
      I5 => \curr_sums_s_reg[2][40]_181\(2),
      O => \next_sums_s[3][20]_182\(2)
    );
\curr_sums_s[3][20][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => \curr_sums_s_reg[2][41]_175\(2),
      I1 => \curr_sums_s_reg[2][40]_181\(2),
      I2 => \curr_sums_s_reg[2][41]_175\(0),
      I3 => \curr_sums_s_reg[2][40]_181\(0),
      I4 => \curr_sums_s_reg[2][40]_181\(1),
      I5 => \curr_sums_s_reg[2][41]_175\(1),
      O => \next_sums_s[3][20]_182\(3)
    );
\curr_sums_s[3][21][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[2][42]_167\(0),
      I1 => \curr_sums_s_reg[2][43]_161\(0),
      O => \next_sums_s[3][21]_168\(0)
    );
\curr_sums_s[3][21][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[2][42]_167\(0),
      I1 => \curr_sums_s_reg[2][43]_161\(0),
      I2 => \curr_sums_s_reg[2][43]_161\(1),
      I3 => \curr_sums_s_reg[2][42]_167\(1),
      O => \next_sums_s[3][21]_168\(1)
    );
\curr_sums_s[3][21][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => \curr_sums_s_reg[2][43]_161\(0),
      I1 => \curr_sums_s_reg[2][42]_167\(0),
      I2 => \curr_sums_s_reg[2][42]_167\(1),
      I3 => \curr_sums_s_reg[2][43]_161\(1),
      I4 => \curr_sums_s_reg[2][43]_161\(2),
      I5 => \curr_sums_s_reg[2][42]_167\(2),
      O => \next_sums_s[3][21]_168\(2)
    );
\curr_sums_s[3][21][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => \curr_sums_s_reg[2][43]_161\(2),
      I1 => \curr_sums_s_reg[2][42]_167\(2),
      I2 => \curr_sums_s_reg[2][43]_161\(0),
      I3 => \curr_sums_s_reg[2][42]_167\(0),
      I4 => \curr_sums_s_reg[2][42]_167\(1),
      I5 => \curr_sums_s_reg[2][43]_161\(1),
      O => \next_sums_s[3][21]_168\(3)
    );
\curr_sums_s[3][22][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[2][44]_151\(0),
      I1 => \curr_sums_s_reg[2][45]_145\(0),
      O => \next_sums_s[3][22]_152\(0)
    );
\curr_sums_s[3][22][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[2][44]_151\(0),
      I1 => \curr_sums_s_reg[2][45]_145\(0),
      I2 => \curr_sums_s_reg[2][45]_145\(1),
      I3 => \curr_sums_s_reg[2][44]_151\(1),
      O => \next_sums_s[3][22]_152\(1)
    );
\curr_sums_s[3][22][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => \curr_sums_s_reg[2][45]_145\(0),
      I1 => \curr_sums_s_reg[2][44]_151\(0),
      I2 => \curr_sums_s_reg[2][44]_151\(1),
      I3 => \curr_sums_s_reg[2][45]_145\(1),
      I4 => \curr_sums_s_reg[2][45]_145\(2),
      I5 => \curr_sums_s_reg[2][44]_151\(2),
      O => \next_sums_s[3][22]_152\(2)
    );
\curr_sums_s[3][22][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => \curr_sums_s_reg[2][45]_145\(2),
      I1 => \curr_sums_s_reg[2][44]_151\(2),
      I2 => \curr_sums_s_reg[2][45]_145\(0),
      I3 => \curr_sums_s_reg[2][44]_151\(0),
      I4 => \curr_sums_s_reg[2][44]_151\(1),
      I5 => \curr_sums_s_reg[2][45]_145\(1),
      O => \next_sums_s[3][22]_152\(3)
    );
\curr_sums_s[3][23][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[2][46]_137\(0),
      I1 => \curr_sums_s_reg[2][47]_131\(0),
      O => \next_sums_s[3][23]_138\(0)
    );
\curr_sums_s[3][23][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[2][46]_137\(0),
      I1 => \curr_sums_s_reg[2][47]_131\(0),
      I2 => \curr_sums_s_reg[2][47]_131\(1),
      I3 => \curr_sums_s_reg[2][46]_137\(1),
      O => \next_sums_s[3][23]_138\(1)
    );
\curr_sums_s[3][23][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => \curr_sums_s_reg[2][47]_131\(0),
      I1 => \curr_sums_s_reg[2][46]_137\(0),
      I2 => \curr_sums_s_reg[2][46]_137\(1),
      I3 => \curr_sums_s_reg[2][47]_131\(1),
      I4 => \curr_sums_s_reg[2][47]_131\(2),
      I5 => \curr_sums_s_reg[2][46]_137\(2),
      O => \next_sums_s[3][23]_138\(2)
    );
\curr_sums_s[3][23][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => \curr_sums_s_reg[2][47]_131\(2),
      I1 => \curr_sums_s_reg[2][46]_137\(2),
      I2 => \curr_sums_s_reg[2][47]_131\(0),
      I3 => \curr_sums_s_reg[2][46]_137\(0),
      I4 => \curr_sums_s_reg[2][46]_137\(1),
      I5 => \curr_sums_s_reg[2][47]_131\(1),
      O => \next_sums_s[3][23]_138\(3)
    );
\curr_sums_s[3][24][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[2][48]_117\(0),
      I1 => \curr_sums_s_reg[2][49]_111\(0),
      O => \next_sums_s[3][24]_118\(0)
    );
\curr_sums_s[3][24][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[2][48]_117\(0),
      I1 => \curr_sums_s_reg[2][49]_111\(0),
      I2 => \curr_sums_s_reg[2][49]_111\(1),
      I3 => \curr_sums_s_reg[2][48]_117\(1),
      O => \next_sums_s[3][24]_118\(1)
    );
\curr_sums_s[3][24][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => \curr_sums_s_reg[2][49]_111\(0),
      I1 => \curr_sums_s_reg[2][48]_117\(0),
      I2 => \curr_sums_s_reg[2][48]_117\(1),
      I3 => \curr_sums_s_reg[2][49]_111\(1),
      I4 => \curr_sums_s_reg[2][49]_111\(2),
      I5 => \curr_sums_s_reg[2][48]_117\(2),
      O => \next_sums_s[3][24]_118\(2)
    );
\curr_sums_s[3][24][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => \curr_sums_s_reg[2][49]_111\(2),
      I1 => \curr_sums_s_reg[2][48]_117\(2),
      I2 => \curr_sums_s_reg[2][49]_111\(0),
      I3 => \curr_sums_s_reg[2][48]_117\(0),
      I4 => \curr_sums_s_reg[2][48]_117\(1),
      I5 => \curr_sums_s_reg[2][49]_111\(1),
      O => \next_sums_s[3][24]_118\(3)
    );
\curr_sums_s[3][25][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[2][50]_103\(0),
      I1 => \curr_sums_s_reg[2][51]_97\(0),
      O => \next_sums_s[3][25]_104\(0)
    );
\curr_sums_s[3][25][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[2][50]_103\(0),
      I1 => \curr_sums_s_reg[2][51]_97\(0),
      I2 => \curr_sums_s_reg[2][51]_97\(1),
      I3 => \curr_sums_s_reg[2][50]_103\(1),
      O => \next_sums_s[3][25]_104\(1)
    );
\curr_sums_s[3][25][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => \curr_sums_s_reg[2][51]_97\(0),
      I1 => \curr_sums_s_reg[2][50]_103\(0),
      I2 => \curr_sums_s_reg[2][50]_103\(1),
      I3 => \curr_sums_s_reg[2][51]_97\(1),
      I4 => \curr_sums_s_reg[2][51]_97\(2),
      I5 => \curr_sums_s_reg[2][50]_103\(2),
      O => \next_sums_s[3][25]_104\(2)
    );
\curr_sums_s[3][25][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => \curr_sums_s_reg[2][51]_97\(2),
      I1 => \curr_sums_s_reg[2][50]_103\(2),
      I2 => \curr_sums_s_reg[2][51]_97\(0),
      I3 => \curr_sums_s_reg[2][50]_103\(0),
      I4 => \curr_sums_s_reg[2][50]_103\(1),
      I5 => \curr_sums_s_reg[2][51]_97\(1),
      O => \next_sums_s[3][25]_104\(3)
    );
\curr_sums_s[3][26][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[2][52]_87\(0),
      I1 => \curr_sums_s_reg[2][53]_81\(0),
      O => \next_sums_s[3][26]_88\(0)
    );
\curr_sums_s[3][26][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[2][52]_87\(0),
      I1 => \curr_sums_s_reg[2][53]_81\(0),
      I2 => \curr_sums_s_reg[2][53]_81\(1),
      I3 => \curr_sums_s_reg[2][52]_87\(1),
      O => \next_sums_s[3][26]_88\(1)
    );
\curr_sums_s[3][26][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => \curr_sums_s_reg[2][53]_81\(0),
      I1 => \curr_sums_s_reg[2][52]_87\(0),
      I2 => \curr_sums_s_reg[2][52]_87\(1),
      I3 => \curr_sums_s_reg[2][53]_81\(1),
      I4 => \curr_sums_s_reg[2][53]_81\(2),
      I5 => \curr_sums_s_reg[2][52]_87\(2),
      O => \next_sums_s[3][26]_88\(2)
    );
\curr_sums_s[3][26][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => \curr_sums_s_reg[2][53]_81\(2),
      I1 => \curr_sums_s_reg[2][52]_87\(2),
      I2 => \curr_sums_s_reg[2][53]_81\(0),
      I3 => \curr_sums_s_reg[2][52]_87\(0),
      I4 => \curr_sums_s_reg[2][52]_87\(1),
      I5 => \curr_sums_s_reg[2][53]_81\(1),
      O => \next_sums_s[3][26]_88\(3)
    );
\curr_sums_s[3][27][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[2][54]_73\(0),
      I1 => \curr_sums_s_reg[2][55]_67\(0),
      O => \next_sums_s[3][27]_74\(0)
    );
\curr_sums_s[3][27][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[2][54]_73\(0),
      I1 => \curr_sums_s_reg[2][55]_67\(0),
      I2 => \curr_sums_s_reg[2][55]_67\(1),
      I3 => \curr_sums_s_reg[2][54]_73\(1),
      O => \next_sums_s[3][27]_74\(1)
    );
\curr_sums_s[3][27][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => \curr_sums_s_reg[2][55]_67\(0),
      I1 => \curr_sums_s_reg[2][54]_73\(0),
      I2 => \curr_sums_s_reg[2][54]_73\(1),
      I3 => \curr_sums_s_reg[2][55]_67\(1),
      I4 => \curr_sums_s_reg[2][55]_67\(2),
      I5 => \curr_sums_s_reg[2][54]_73\(2),
      O => \next_sums_s[3][27]_74\(2)
    );
\curr_sums_s[3][27][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => \curr_sums_s_reg[2][55]_67\(2),
      I1 => \curr_sums_s_reg[2][54]_73\(2),
      I2 => \curr_sums_s_reg[2][55]_67\(0),
      I3 => \curr_sums_s_reg[2][54]_73\(0),
      I4 => \curr_sums_s_reg[2][54]_73\(1),
      I5 => \curr_sums_s_reg[2][55]_67\(1),
      O => \next_sums_s[3][27]_74\(3)
    );
\curr_sums_s[3][28][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[2][56]_55\(0),
      I1 => \curr_sums_s_reg[2][57]_49\(0),
      O => \next_sums_s[3][28]_56\(0)
    );
\curr_sums_s[3][28][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[2][56]_55\(0),
      I1 => \curr_sums_s_reg[2][57]_49\(0),
      I2 => \curr_sums_s_reg[2][57]_49\(1),
      I3 => \curr_sums_s_reg[2][56]_55\(1),
      O => \next_sums_s[3][28]_56\(1)
    );
\curr_sums_s[3][28][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => \curr_sums_s_reg[2][57]_49\(0),
      I1 => \curr_sums_s_reg[2][56]_55\(0),
      I2 => \curr_sums_s_reg[2][56]_55\(1),
      I3 => \curr_sums_s_reg[2][57]_49\(1),
      I4 => \curr_sums_s_reg[2][57]_49\(2),
      I5 => \curr_sums_s_reg[2][56]_55\(2),
      O => \next_sums_s[3][28]_56\(2)
    );
\curr_sums_s[3][28][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => \curr_sums_s_reg[2][57]_49\(2),
      I1 => \curr_sums_s_reg[2][56]_55\(2),
      I2 => \curr_sums_s_reg[2][57]_49\(0),
      I3 => \curr_sums_s_reg[2][56]_55\(0),
      I4 => \curr_sums_s_reg[2][56]_55\(1),
      I5 => \curr_sums_s_reg[2][57]_49\(1),
      O => \next_sums_s[3][28]_56\(3)
    );
\curr_sums_s[3][29][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[2][58]_41\(0),
      I1 => \curr_sums_s_reg[2][59]_35\(0),
      O => \next_sums_s[3][29]_42\(0)
    );
\curr_sums_s[3][29][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[2][58]_41\(0),
      I1 => \curr_sums_s_reg[2][59]_35\(0),
      I2 => \curr_sums_s_reg[2][59]_35\(1),
      I3 => \curr_sums_s_reg[2][58]_41\(1),
      O => \next_sums_s[3][29]_42\(1)
    );
\curr_sums_s[3][29][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => \curr_sums_s_reg[2][59]_35\(0),
      I1 => \curr_sums_s_reg[2][58]_41\(0),
      I2 => \curr_sums_s_reg[2][58]_41\(1),
      I3 => \curr_sums_s_reg[2][59]_35\(1),
      I4 => \curr_sums_s_reg[2][59]_35\(2),
      I5 => \curr_sums_s_reg[2][58]_41\(2),
      O => \next_sums_s[3][29]_42\(2)
    );
\curr_sums_s[3][29][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => \curr_sums_s_reg[2][59]_35\(2),
      I1 => \curr_sums_s_reg[2][58]_41\(2),
      I2 => \curr_sums_s_reg[2][59]_35\(0),
      I3 => \curr_sums_s_reg[2][58]_41\(0),
      I4 => \curr_sums_s_reg[2][58]_41\(1),
      I5 => \curr_sums_s_reg[2][59]_35\(1),
      O => \next_sums_s[3][29]_42\(3)
    );
\curr_sums_s[3][2][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[2][4]_467\(0),
      I1 => \curr_sums_s_reg[2][5]_461\(0),
      O => \next_sums_s[3][2]_468\(0)
    );
\curr_sums_s[3][2][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[2][4]_467\(0),
      I1 => \curr_sums_s_reg[2][5]_461\(0),
      I2 => \curr_sums_s_reg[2][5]_461\(1),
      I3 => \curr_sums_s_reg[2][4]_467\(1),
      O => \next_sums_s[3][2]_468\(1)
    );
\curr_sums_s[3][2][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => \curr_sums_s_reg[2][5]_461\(0),
      I1 => \curr_sums_s_reg[2][4]_467\(0),
      I2 => \curr_sums_s_reg[2][4]_467\(1),
      I3 => \curr_sums_s_reg[2][5]_461\(1),
      I4 => \curr_sums_s_reg[2][5]_461\(2),
      I5 => \curr_sums_s_reg[2][4]_467\(2),
      O => \next_sums_s[3][2]_468\(2)
    );
\curr_sums_s[3][2][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => \curr_sums_s_reg[2][5]_461\(2),
      I1 => \curr_sums_s_reg[2][4]_467\(2),
      I2 => \curr_sums_s_reg[2][5]_461\(0),
      I3 => \curr_sums_s_reg[2][4]_467\(0),
      I4 => \curr_sums_s_reg[2][4]_467\(1),
      I5 => \curr_sums_s_reg[2][5]_461\(1),
      O => \next_sums_s[3][2]_468\(3)
    );
\curr_sums_s[3][30][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[2][60]_25\(0),
      I1 => \curr_sums_s_reg[2][61]_19\(0),
      O => \next_sums_s[3][30]_26\(0)
    );
\curr_sums_s[3][30][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[2][60]_25\(0),
      I1 => \curr_sums_s_reg[2][61]_19\(0),
      I2 => \curr_sums_s_reg[2][61]_19\(1),
      I3 => \curr_sums_s_reg[2][60]_25\(1),
      O => \next_sums_s[3][30]_26\(1)
    );
\curr_sums_s[3][30][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => \curr_sums_s_reg[2][61]_19\(0),
      I1 => \curr_sums_s_reg[2][60]_25\(0),
      I2 => \curr_sums_s_reg[2][60]_25\(1),
      I3 => \curr_sums_s_reg[2][61]_19\(1),
      I4 => \curr_sums_s_reg[2][61]_19\(2),
      I5 => \curr_sums_s_reg[2][60]_25\(2),
      O => \next_sums_s[3][30]_26\(2)
    );
\curr_sums_s[3][30][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => \curr_sums_s_reg[2][61]_19\(2),
      I1 => \curr_sums_s_reg[2][60]_25\(2),
      I2 => \curr_sums_s_reg[2][61]_19\(0),
      I3 => \curr_sums_s_reg[2][60]_25\(0),
      I4 => \curr_sums_s_reg[2][60]_25\(1),
      I5 => \curr_sums_s_reg[2][61]_19\(1),
      O => \next_sums_s[3][30]_26\(3)
    );
\curr_sums_s[3][31][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[2][62]_11\(0),
      I1 => \curr_sums_s_reg[2][63]_5\(0),
      O => \next_sums_s[3][31]_12\(0)
    );
\curr_sums_s[3][31][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[2][62]_11\(0),
      I1 => \curr_sums_s_reg[2][63]_5\(0),
      I2 => \curr_sums_s_reg[2][63]_5\(1),
      I3 => \curr_sums_s_reg[2][62]_11\(1),
      O => \next_sums_s[3][31]_12\(1)
    );
\curr_sums_s[3][31][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => \curr_sums_s_reg[2][63]_5\(0),
      I1 => \curr_sums_s_reg[2][62]_11\(0),
      I2 => \curr_sums_s_reg[2][62]_11\(1),
      I3 => \curr_sums_s_reg[2][63]_5\(1),
      I4 => \curr_sums_s_reg[2][63]_5\(2),
      I5 => \curr_sums_s_reg[2][62]_11\(2),
      O => \next_sums_s[3][31]_12\(2)
    );
\curr_sums_s[3][31][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => \curr_sums_s_reg[2][63]_5\(2),
      I1 => \curr_sums_s_reg[2][62]_11\(2),
      I2 => \curr_sums_s_reg[2][63]_5\(0),
      I3 => \curr_sums_s_reg[2][62]_11\(0),
      I4 => \curr_sums_s_reg[2][62]_11\(1),
      I5 => \curr_sums_s_reg[2][63]_5\(1),
      O => \next_sums_s[3][31]_12\(3)
    );
\curr_sums_s[3][3][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[2][6]_453\(0),
      I1 => \curr_sums_s_reg[2][7]_447\(0),
      O => \next_sums_s[3][3]_454\(0)
    );
\curr_sums_s[3][3][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[2][6]_453\(0),
      I1 => \curr_sums_s_reg[2][7]_447\(0),
      I2 => \curr_sums_s_reg[2][7]_447\(1),
      I3 => \curr_sums_s_reg[2][6]_453\(1),
      O => \next_sums_s[3][3]_454\(1)
    );
\curr_sums_s[3][3][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => \curr_sums_s_reg[2][7]_447\(0),
      I1 => \curr_sums_s_reg[2][6]_453\(0),
      I2 => \curr_sums_s_reg[2][6]_453\(1),
      I3 => \curr_sums_s_reg[2][7]_447\(1),
      I4 => \curr_sums_s_reg[2][7]_447\(2),
      I5 => \curr_sums_s_reg[2][6]_453\(2),
      O => \next_sums_s[3][3]_454\(2)
    );
\curr_sums_s[3][3][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => \curr_sums_s_reg[2][7]_447\(2),
      I1 => \curr_sums_s_reg[2][6]_453\(2),
      I2 => \curr_sums_s_reg[2][7]_447\(0),
      I3 => \curr_sums_s_reg[2][6]_453\(0),
      I4 => \curr_sums_s_reg[2][6]_453\(1),
      I5 => \curr_sums_s_reg[2][7]_447\(1),
      O => \next_sums_s[3][3]_454\(3)
    );
\curr_sums_s[3][4][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[2][8]_435\(0),
      I1 => \curr_sums_s_reg[2][9]_429\(0),
      O => \next_sums_s[3][4]_436\(0)
    );
\curr_sums_s[3][4][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[2][8]_435\(0),
      I1 => \curr_sums_s_reg[2][9]_429\(0),
      I2 => \curr_sums_s_reg[2][9]_429\(1),
      I3 => \curr_sums_s_reg[2][8]_435\(1),
      O => \next_sums_s[3][4]_436\(1)
    );
\curr_sums_s[3][4][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => \curr_sums_s_reg[2][9]_429\(0),
      I1 => \curr_sums_s_reg[2][8]_435\(0),
      I2 => \curr_sums_s_reg[2][8]_435\(1),
      I3 => \curr_sums_s_reg[2][9]_429\(1),
      I4 => \curr_sums_s_reg[2][9]_429\(2),
      I5 => \curr_sums_s_reg[2][8]_435\(2),
      O => \next_sums_s[3][4]_436\(2)
    );
\curr_sums_s[3][4][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => \curr_sums_s_reg[2][9]_429\(2),
      I1 => \curr_sums_s_reg[2][8]_435\(2),
      I2 => \curr_sums_s_reg[2][9]_429\(0),
      I3 => \curr_sums_s_reg[2][8]_435\(0),
      I4 => \curr_sums_s_reg[2][8]_435\(1),
      I5 => \curr_sums_s_reg[2][9]_429\(1),
      O => \next_sums_s[3][4]_436\(3)
    );
\curr_sums_s[3][5][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[2][10]_421\(0),
      I1 => \curr_sums_s_reg[2][11]_415\(0),
      O => \next_sums_s[3][5]_422\(0)
    );
\curr_sums_s[3][5][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[2][10]_421\(0),
      I1 => \curr_sums_s_reg[2][11]_415\(0),
      I2 => \curr_sums_s_reg[2][11]_415\(1),
      I3 => \curr_sums_s_reg[2][10]_421\(1),
      O => \next_sums_s[3][5]_422\(1)
    );
\curr_sums_s[3][5][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => \curr_sums_s_reg[2][11]_415\(0),
      I1 => \curr_sums_s_reg[2][10]_421\(0),
      I2 => \curr_sums_s_reg[2][10]_421\(1),
      I3 => \curr_sums_s_reg[2][11]_415\(1),
      I4 => \curr_sums_s_reg[2][11]_415\(2),
      I5 => \curr_sums_s_reg[2][10]_421\(2),
      O => \next_sums_s[3][5]_422\(2)
    );
\curr_sums_s[3][5][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => \curr_sums_s_reg[2][11]_415\(2),
      I1 => \curr_sums_s_reg[2][10]_421\(2),
      I2 => \curr_sums_s_reg[2][11]_415\(0),
      I3 => \curr_sums_s_reg[2][10]_421\(0),
      I4 => \curr_sums_s_reg[2][10]_421\(1),
      I5 => \curr_sums_s_reg[2][11]_415\(1),
      O => \next_sums_s[3][5]_422\(3)
    );
\curr_sums_s[3][6][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[2][12]_405\(0),
      I1 => \curr_sums_s_reg[2][13]_399\(0),
      O => \next_sums_s[3][6]_406\(0)
    );
\curr_sums_s[3][6][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[2][12]_405\(0),
      I1 => \curr_sums_s_reg[2][13]_399\(0),
      I2 => \curr_sums_s_reg[2][13]_399\(1),
      I3 => \curr_sums_s_reg[2][12]_405\(1),
      O => \next_sums_s[3][6]_406\(1)
    );
\curr_sums_s[3][6][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => \curr_sums_s_reg[2][13]_399\(0),
      I1 => \curr_sums_s_reg[2][12]_405\(0),
      I2 => \curr_sums_s_reg[2][12]_405\(1),
      I3 => \curr_sums_s_reg[2][13]_399\(1),
      I4 => \curr_sums_s_reg[2][13]_399\(2),
      I5 => \curr_sums_s_reg[2][12]_405\(2),
      O => \next_sums_s[3][6]_406\(2)
    );
\curr_sums_s[3][6][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => \curr_sums_s_reg[2][13]_399\(2),
      I1 => \curr_sums_s_reg[2][12]_405\(2),
      I2 => \curr_sums_s_reg[2][13]_399\(0),
      I3 => \curr_sums_s_reg[2][12]_405\(0),
      I4 => \curr_sums_s_reg[2][12]_405\(1),
      I5 => \curr_sums_s_reg[2][13]_399\(1),
      O => \next_sums_s[3][6]_406\(3)
    );
\curr_sums_s[3][7][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[2][14]_391\(0),
      I1 => \curr_sums_s_reg[2][15]_385\(0),
      O => \next_sums_s[3][7]_392\(0)
    );
\curr_sums_s[3][7][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[2][14]_391\(0),
      I1 => \curr_sums_s_reg[2][15]_385\(0),
      I2 => \curr_sums_s_reg[2][15]_385\(1),
      I3 => \curr_sums_s_reg[2][14]_391\(1),
      O => \next_sums_s[3][7]_392\(1)
    );
\curr_sums_s[3][7][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => \curr_sums_s_reg[2][15]_385\(0),
      I1 => \curr_sums_s_reg[2][14]_391\(0),
      I2 => \curr_sums_s_reg[2][14]_391\(1),
      I3 => \curr_sums_s_reg[2][15]_385\(1),
      I4 => \curr_sums_s_reg[2][15]_385\(2),
      I5 => \curr_sums_s_reg[2][14]_391\(2),
      O => \next_sums_s[3][7]_392\(2)
    );
\curr_sums_s[3][7][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => \curr_sums_s_reg[2][15]_385\(2),
      I1 => \curr_sums_s_reg[2][14]_391\(2),
      I2 => \curr_sums_s_reg[2][15]_385\(0),
      I3 => \curr_sums_s_reg[2][14]_391\(0),
      I4 => \curr_sums_s_reg[2][14]_391\(1),
      I5 => \curr_sums_s_reg[2][15]_385\(1),
      O => \next_sums_s[3][7]_392\(3)
    );
\curr_sums_s[3][8][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[2][16]_371\(0),
      I1 => \curr_sums_s_reg[2][17]_365\(0),
      O => \next_sums_s[3][8]_372\(0)
    );
\curr_sums_s[3][8][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[2][16]_371\(0),
      I1 => \curr_sums_s_reg[2][17]_365\(0),
      I2 => \curr_sums_s_reg[2][17]_365\(1),
      I3 => \curr_sums_s_reg[2][16]_371\(1),
      O => \next_sums_s[3][8]_372\(1)
    );
\curr_sums_s[3][8][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => \curr_sums_s_reg[2][17]_365\(0),
      I1 => \curr_sums_s_reg[2][16]_371\(0),
      I2 => \curr_sums_s_reg[2][16]_371\(1),
      I3 => \curr_sums_s_reg[2][17]_365\(1),
      I4 => \curr_sums_s_reg[2][17]_365\(2),
      I5 => \curr_sums_s_reg[2][16]_371\(2),
      O => \next_sums_s[3][8]_372\(2)
    );
\curr_sums_s[3][8][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => \curr_sums_s_reg[2][17]_365\(2),
      I1 => \curr_sums_s_reg[2][16]_371\(2),
      I2 => \curr_sums_s_reg[2][17]_365\(0),
      I3 => \curr_sums_s_reg[2][16]_371\(0),
      I4 => \curr_sums_s_reg[2][16]_371\(1),
      I5 => \curr_sums_s_reg[2][17]_365\(1),
      O => \next_sums_s[3][8]_372\(3)
    );
\curr_sums_s[3][9][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[2][18]_357\(0),
      I1 => \curr_sums_s_reg[2][19]_351\(0),
      O => \next_sums_s[3][9]_358\(0)
    );
\curr_sums_s[3][9][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[2][18]_357\(0),
      I1 => \curr_sums_s_reg[2][19]_351\(0),
      I2 => \curr_sums_s_reg[2][19]_351\(1),
      I3 => \curr_sums_s_reg[2][18]_357\(1),
      O => \next_sums_s[3][9]_358\(1)
    );
\curr_sums_s[3][9][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => \curr_sums_s_reg[2][19]_351\(0),
      I1 => \curr_sums_s_reg[2][18]_357\(0),
      I2 => \curr_sums_s_reg[2][18]_357\(1),
      I3 => \curr_sums_s_reg[2][19]_351\(1),
      I4 => \curr_sums_s_reg[2][19]_351\(2),
      I5 => \curr_sums_s_reg[2][18]_357\(2),
      O => \next_sums_s[3][9]_358\(2)
    );
\curr_sums_s[3][9][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => \curr_sums_s_reg[2][19]_351\(2),
      I1 => \curr_sums_s_reg[2][18]_357\(2),
      I2 => \curr_sums_s_reg[2][19]_351\(0),
      I3 => \curr_sums_s_reg[2][18]_357\(0),
      I4 => \curr_sums_s_reg[2][18]_357\(1),
      I5 => \curr_sums_s_reg[2][19]_351\(1),
      O => \next_sums_s[3][9]_358\(3)
    );
\curr_sums_s[4][0][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[3][0]_499\(0),
      I1 => \curr_sums_s_reg[3][1]_485\(0),
      O => \next_sums_s[4][0]_500\(0)
    );
\curr_sums_s[4][0][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[3][0]_499\(0),
      I1 => \curr_sums_s_reg[3][1]_485\(0),
      I2 => \curr_sums_s_reg[3][1]_485\(1),
      I3 => \curr_sums_s_reg[3][0]_499\(1),
      O => \next_sums_s[4][0]_500\(1)
    );
\curr_sums_s[4][0][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => \curr_sums_s_reg[3][1]_485\(0),
      I1 => \curr_sums_s_reg[3][0]_499\(0),
      I2 => \curr_sums_s_reg[3][0]_499\(1),
      I3 => \curr_sums_s_reg[3][1]_485\(1),
      I4 => \curr_sums_s_reg[3][1]_485\(2),
      I5 => \curr_sums_s_reg[3][0]_499\(2),
      O => \next_sums_s[4][0]_500\(2)
    );
\curr_sums_s[4][0][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \curr_sums_s[4][0][4]_i_2_n_0\,
      I1 => \curr_sums_s_reg[3][1]_485\(3),
      I2 => \curr_sums_s_reg[3][0]_499\(3),
      O => \next_sums_s[4][0]_500\(3)
    );
\curr_sums_s[4][0][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \curr_sums_s_reg[3][1]_485\(3),
      I1 => \curr_sums_s_reg[3][0]_499\(3),
      I2 => \curr_sums_s[4][0][4]_i_2_n_0\,
      O => \next_sums_s[4][0]_500\(4)
    );
\curr_sums_s[4][0][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => \curr_sums_s_reg[3][1]_485\(2),
      I1 => \curr_sums_s_reg[3][0]_499\(2),
      I2 => \curr_sums_s_reg[3][1]_485\(0),
      I3 => \curr_sums_s_reg[3][0]_499\(0),
      I4 => \curr_sums_s_reg[3][0]_499\(1),
      I5 => \curr_sums_s_reg[3][1]_485\(1),
      O => \curr_sums_s[4][0][4]_i_2_n_0\
    );
\curr_sums_s[4][10][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[3][20]_183\(0),
      I1 => \curr_sums_s_reg[3][21]_169\(0),
      O => \next_sums_s[4][10]_184\(0)
    );
\curr_sums_s[4][10][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[3][20]_183\(0),
      I1 => \curr_sums_s_reg[3][21]_169\(0),
      I2 => \curr_sums_s_reg[3][21]_169\(1),
      I3 => \curr_sums_s_reg[3][20]_183\(1),
      O => \next_sums_s[4][10]_184\(1)
    );
\curr_sums_s[4][10][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => \curr_sums_s_reg[3][21]_169\(0),
      I1 => \curr_sums_s_reg[3][20]_183\(0),
      I2 => \curr_sums_s_reg[3][20]_183\(1),
      I3 => \curr_sums_s_reg[3][21]_169\(1),
      I4 => \curr_sums_s_reg[3][21]_169\(2),
      I5 => \curr_sums_s_reg[3][20]_183\(2),
      O => \next_sums_s[4][10]_184\(2)
    );
\curr_sums_s[4][10][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \curr_sums_s[4][10][4]_i_2_n_0\,
      I1 => \curr_sums_s_reg[3][21]_169\(3),
      I2 => \curr_sums_s_reg[3][20]_183\(3),
      O => \next_sums_s[4][10]_184\(3)
    );
\curr_sums_s[4][10][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \curr_sums_s_reg[3][21]_169\(3),
      I1 => \curr_sums_s_reg[3][20]_183\(3),
      I2 => \curr_sums_s[4][10][4]_i_2_n_0\,
      O => \next_sums_s[4][10]_184\(4)
    );
\curr_sums_s[4][10][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => \curr_sums_s_reg[3][21]_169\(2),
      I1 => \curr_sums_s_reg[3][20]_183\(2),
      I2 => \curr_sums_s_reg[3][21]_169\(0),
      I3 => \curr_sums_s_reg[3][20]_183\(0),
      I4 => \curr_sums_s_reg[3][20]_183\(1),
      I5 => \curr_sums_s_reg[3][21]_169\(1),
      O => \curr_sums_s[4][10][4]_i_2_n_0\
    );
\curr_sums_s[4][11][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[3][22]_153\(0),
      I1 => \curr_sums_s_reg[3][23]_139\(0),
      O => \next_sums_s[4][11]_154\(0)
    );
\curr_sums_s[4][11][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[3][22]_153\(0),
      I1 => \curr_sums_s_reg[3][23]_139\(0),
      I2 => \curr_sums_s_reg[3][23]_139\(1),
      I3 => \curr_sums_s_reg[3][22]_153\(1),
      O => \next_sums_s[4][11]_154\(1)
    );
\curr_sums_s[4][11][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => \curr_sums_s_reg[3][23]_139\(0),
      I1 => \curr_sums_s_reg[3][22]_153\(0),
      I2 => \curr_sums_s_reg[3][22]_153\(1),
      I3 => \curr_sums_s_reg[3][23]_139\(1),
      I4 => \curr_sums_s_reg[3][23]_139\(2),
      I5 => \curr_sums_s_reg[3][22]_153\(2),
      O => \next_sums_s[4][11]_154\(2)
    );
\curr_sums_s[4][11][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \curr_sums_s[4][11][4]_i_2_n_0\,
      I1 => \curr_sums_s_reg[3][23]_139\(3),
      I2 => \curr_sums_s_reg[3][22]_153\(3),
      O => \next_sums_s[4][11]_154\(3)
    );
\curr_sums_s[4][11][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \curr_sums_s_reg[3][23]_139\(3),
      I1 => \curr_sums_s_reg[3][22]_153\(3),
      I2 => \curr_sums_s[4][11][4]_i_2_n_0\,
      O => \next_sums_s[4][11]_154\(4)
    );
\curr_sums_s[4][11][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => \curr_sums_s_reg[3][23]_139\(2),
      I1 => \curr_sums_s_reg[3][22]_153\(2),
      I2 => \curr_sums_s_reg[3][23]_139\(0),
      I3 => \curr_sums_s_reg[3][22]_153\(0),
      I4 => \curr_sums_s_reg[3][22]_153\(1),
      I5 => \curr_sums_s_reg[3][23]_139\(1),
      O => \curr_sums_s[4][11][4]_i_2_n_0\
    );
\curr_sums_s[4][12][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[3][24]_119\(0),
      I1 => \curr_sums_s_reg[3][25]_105\(0),
      O => \next_sums_s[4][12]_120\(0)
    );
\curr_sums_s[4][12][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[3][24]_119\(0),
      I1 => \curr_sums_s_reg[3][25]_105\(0),
      I2 => \curr_sums_s_reg[3][25]_105\(1),
      I3 => \curr_sums_s_reg[3][24]_119\(1),
      O => \next_sums_s[4][12]_120\(1)
    );
\curr_sums_s[4][12][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => \curr_sums_s_reg[3][25]_105\(0),
      I1 => \curr_sums_s_reg[3][24]_119\(0),
      I2 => \curr_sums_s_reg[3][24]_119\(1),
      I3 => \curr_sums_s_reg[3][25]_105\(1),
      I4 => \curr_sums_s_reg[3][25]_105\(2),
      I5 => \curr_sums_s_reg[3][24]_119\(2),
      O => \next_sums_s[4][12]_120\(2)
    );
\curr_sums_s[4][12][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \curr_sums_s[4][12][4]_i_2_n_0\,
      I1 => \curr_sums_s_reg[3][25]_105\(3),
      I2 => \curr_sums_s_reg[3][24]_119\(3),
      O => \next_sums_s[4][12]_120\(3)
    );
\curr_sums_s[4][12][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \curr_sums_s_reg[3][25]_105\(3),
      I1 => \curr_sums_s_reg[3][24]_119\(3),
      I2 => \curr_sums_s[4][12][4]_i_2_n_0\,
      O => \next_sums_s[4][12]_120\(4)
    );
\curr_sums_s[4][12][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => \curr_sums_s_reg[3][25]_105\(2),
      I1 => \curr_sums_s_reg[3][24]_119\(2),
      I2 => \curr_sums_s_reg[3][25]_105\(0),
      I3 => \curr_sums_s_reg[3][24]_119\(0),
      I4 => \curr_sums_s_reg[3][24]_119\(1),
      I5 => \curr_sums_s_reg[3][25]_105\(1),
      O => \curr_sums_s[4][12][4]_i_2_n_0\
    );
\curr_sums_s[4][13][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[3][26]_89\(0),
      I1 => \curr_sums_s_reg[3][27]_75\(0),
      O => \next_sums_s[4][13]_90\(0)
    );
\curr_sums_s[4][13][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[3][26]_89\(0),
      I1 => \curr_sums_s_reg[3][27]_75\(0),
      I2 => \curr_sums_s_reg[3][27]_75\(1),
      I3 => \curr_sums_s_reg[3][26]_89\(1),
      O => \next_sums_s[4][13]_90\(1)
    );
\curr_sums_s[4][13][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => \curr_sums_s_reg[3][27]_75\(0),
      I1 => \curr_sums_s_reg[3][26]_89\(0),
      I2 => \curr_sums_s_reg[3][26]_89\(1),
      I3 => \curr_sums_s_reg[3][27]_75\(1),
      I4 => \curr_sums_s_reg[3][27]_75\(2),
      I5 => \curr_sums_s_reg[3][26]_89\(2),
      O => \next_sums_s[4][13]_90\(2)
    );
\curr_sums_s[4][13][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \curr_sums_s[4][13][4]_i_2_n_0\,
      I1 => \curr_sums_s_reg[3][27]_75\(3),
      I2 => \curr_sums_s_reg[3][26]_89\(3),
      O => \next_sums_s[4][13]_90\(3)
    );
\curr_sums_s[4][13][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \curr_sums_s_reg[3][27]_75\(3),
      I1 => \curr_sums_s_reg[3][26]_89\(3),
      I2 => \curr_sums_s[4][13][4]_i_2_n_0\,
      O => \next_sums_s[4][13]_90\(4)
    );
\curr_sums_s[4][13][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => \curr_sums_s_reg[3][27]_75\(2),
      I1 => \curr_sums_s_reg[3][26]_89\(2),
      I2 => \curr_sums_s_reg[3][27]_75\(0),
      I3 => \curr_sums_s_reg[3][26]_89\(0),
      I4 => \curr_sums_s_reg[3][26]_89\(1),
      I5 => \curr_sums_s_reg[3][27]_75\(1),
      O => \curr_sums_s[4][13][4]_i_2_n_0\
    );
\curr_sums_s[4][14][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[3][28]_57\(0),
      I1 => \curr_sums_s_reg[3][29]_43\(0),
      O => \next_sums_s[4][14]_58\(0)
    );
\curr_sums_s[4][14][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[3][28]_57\(0),
      I1 => \curr_sums_s_reg[3][29]_43\(0),
      I2 => \curr_sums_s_reg[3][29]_43\(1),
      I3 => \curr_sums_s_reg[3][28]_57\(1),
      O => \next_sums_s[4][14]_58\(1)
    );
\curr_sums_s[4][14][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => \curr_sums_s_reg[3][29]_43\(0),
      I1 => \curr_sums_s_reg[3][28]_57\(0),
      I2 => \curr_sums_s_reg[3][28]_57\(1),
      I3 => \curr_sums_s_reg[3][29]_43\(1),
      I4 => \curr_sums_s_reg[3][29]_43\(2),
      I5 => \curr_sums_s_reg[3][28]_57\(2),
      O => \next_sums_s[4][14]_58\(2)
    );
\curr_sums_s[4][14][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \curr_sums_s[4][14][4]_i_2_n_0\,
      I1 => \curr_sums_s_reg[3][29]_43\(3),
      I2 => \curr_sums_s_reg[3][28]_57\(3),
      O => \next_sums_s[4][14]_58\(3)
    );
\curr_sums_s[4][14][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \curr_sums_s_reg[3][29]_43\(3),
      I1 => \curr_sums_s_reg[3][28]_57\(3),
      I2 => \curr_sums_s[4][14][4]_i_2_n_0\,
      O => \next_sums_s[4][14]_58\(4)
    );
\curr_sums_s[4][14][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => \curr_sums_s_reg[3][29]_43\(2),
      I1 => \curr_sums_s_reg[3][28]_57\(2),
      I2 => \curr_sums_s_reg[3][29]_43\(0),
      I3 => \curr_sums_s_reg[3][28]_57\(0),
      I4 => \curr_sums_s_reg[3][28]_57\(1),
      I5 => \curr_sums_s_reg[3][29]_43\(1),
      O => \curr_sums_s[4][14][4]_i_2_n_0\
    );
\curr_sums_s[4][15][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[3][30]_27\(0),
      I1 => \curr_sums_s_reg[3][31]_13\(0),
      O => \next_sums_s[4][15]_28\(0)
    );
\curr_sums_s[4][15][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[3][30]_27\(0),
      I1 => \curr_sums_s_reg[3][31]_13\(0),
      I2 => \curr_sums_s_reg[3][31]_13\(1),
      I3 => \curr_sums_s_reg[3][30]_27\(1),
      O => \next_sums_s[4][15]_28\(1)
    );
\curr_sums_s[4][15][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => \curr_sums_s_reg[3][31]_13\(0),
      I1 => \curr_sums_s_reg[3][30]_27\(0),
      I2 => \curr_sums_s_reg[3][30]_27\(1),
      I3 => \curr_sums_s_reg[3][31]_13\(1),
      I4 => \curr_sums_s_reg[3][31]_13\(2),
      I5 => \curr_sums_s_reg[3][30]_27\(2),
      O => \next_sums_s[4][15]_28\(2)
    );
\curr_sums_s[4][15][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \curr_sums_s[4][15][4]_i_2_n_0\,
      I1 => \curr_sums_s_reg[3][31]_13\(3),
      I2 => \curr_sums_s_reg[3][30]_27\(3),
      O => \next_sums_s[4][15]_28\(3)
    );
\curr_sums_s[4][15][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \curr_sums_s_reg[3][31]_13\(3),
      I1 => \curr_sums_s_reg[3][30]_27\(3),
      I2 => \curr_sums_s[4][15][4]_i_2_n_0\,
      O => \next_sums_s[4][15]_28\(4)
    );
\curr_sums_s[4][15][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => \curr_sums_s_reg[3][31]_13\(2),
      I1 => \curr_sums_s_reg[3][30]_27\(2),
      I2 => \curr_sums_s_reg[3][31]_13\(0),
      I3 => \curr_sums_s_reg[3][30]_27\(0),
      I4 => \curr_sums_s_reg[3][30]_27\(1),
      I5 => \curr_sums_s_reg[3][31]_13\(1),
      O => \curr_sums_s[4][15][4]_i_2_n_0\
    );
\curr_sums_s[4][1][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[3][2]_469\(0),
      I1 => \curr_sums_s_reg[3][3]_455\(0),
      O => \next_sums_s[4][1]_470\(0)
    );
\curr_sums_s[4][1][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[3][2]_469\(0),
      I1 => \curr_sums_s_reg[3][3]_455\(0),
      I2 => \curr_sums_s_reg[3][3]_455\(1),
      I3 => \curr_sums_s_reg[3][2]_469\(1),
      O => \next_sums_s[4][1]_470\(1)
    );
\curr_sums_s[4][1][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => \curr_sums_s_reg[3][3]_455\(0),
      I1 => \curr_sums_s_reg[3][2]_469\(0),
      I2 => \curr_sums_s_reg[3][2]_469\(1),
      I3 => \curr_sums_s_reg[3][3]_455\(1),
      I4 => \curr_sums_s_reg[3][3]_455\(2),
      I5 => \curr_sums_s_reg[3][2]_469\(2),
      O => \next_sums_s[4][1]_470\(2)
    );
\curr_sums_s[4][1][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \curr_sums_s[4][1][4]_i_2_n_0\,
      I1 => \curr_sums_s_reg[3][3]_455\(3),
      I2 => \curr_sums_s_reg[3][2]_469\(3),
      O => \next_sums_s[4][1]_470\(3)
    );
\curr_sums_s[4][1][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \curr_sums_s_reg[3][3]_455\(3),
      I1 => \curr_sums_s_reg[3][2]_469\(3),
      I2 => \curr_sums_s[4][1][4]_i_2_n_0\,
      O => \next_sums_s[4][1]_470\(4)
    );
\curr_sums_s[4][1][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => \curr_sums_s_reg[3][3]_455\(2),
      I1 => \curr_sums_s_reg[3][2]_469\(2),
      I2 => \curr_sums_s_reg[3][3]_455\(0),
      I3 => \curr_sums_s_reg[3][2]_469\(0),
      I4 => \curr_sums_s_reg[3][2]_469\(1),
      I5 => \curr_sums_s_reg[3][3]_455\(1),
      O => \curr_sums_s[4][1][4]_i_2_n_0\
    );
\curr_sums_s[4][2][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[3][4]_437\(0),
      I1 => \curr_sums_s_reg[3][5]_423\(0),
      O => \next_sums_s[4][2]_438\(0)
    );
\curr_sums_s[4][2][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[3][4]_437\(0),
      I1 => \curr_sums_s_reg[3][5]_423\(0),
      I2 => \curr_sums_s_reg[3][5]_423\(1),
      I3 => \curr_sums_s_reg[3][4]_437\(1),
      O => \next_sums_s[4][2]_438\(1)
    );
\curr_sums_s[4][2][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => \curr_sums_s_reg[3][5]_423\(0),
      I1 => \curr_sums_s_reg[3][4]_437\(0),
      I2 => \curr_sums_s_reg[3][4]_437\(1),
      I3 => \curr_sums_s_reg[3][5]_423\(1),
      I4 => \curr_sums_s_reg[3][5]_423\(2),
      I5 => \curr_sums_s_reg[3][4]_437\(2),
      O => \next_sums_s[4][2]_438\(2)
    );
\curr_sums_s[4][2][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \curr_sums_s[4][2][4]_i_2_n_0\,
      I1 => \curr_sums_s_reg[3][5]_423\(3),
      I2 => \curr_sums_s_reg[3][4]_437\(3),
      O => \next_sums_s[4][2]_438\(3)
    );
\curr_sums_s[4][2][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \curr_sums_s_reg[3][5]_423\(3),
      I1 => \curr_sums_s_reg[3][4]_437\(3),
      I2 => \curr_sums_s[4][2][4]_i_2_n_0\,
      O => \next_sums_s[4][2]_438\(4)
    );
\curr_sums_s[4][2][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => \curr_sums_s_reg[3][5]_423\(2),
      I1 => \curr_sums_s_reg[3][4]_437\(2),
      I2 => \curr_sums_s_reg[3][5]_423\(0),
      I3 => \curr_sums_s_reg[3][4]_437\(0),
      I4 => \curr_sums_s_reg[3][4]_437\(1),
      I5 => \curr_sums_s_reg[3][5]_423\(1),
      O => \curr_sums_s[4][2][4]_i_2_n_0\
    );
\curr_sums_s[4][3][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[3][6]_407\(0),
      I1 => \curr_sums_s_reg[3][7]_393\(0),
      O => \next_sums_s[4][3]_408\(0)
    );
\curr_sums_s[4][3][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[3][6]_407\(0),
      I1 => \curr_sums_s_reg[3][7]_393\(0),
      I2 => \curr_sums_s_reg[3][7]_393\(1),
      I3 => \curr_sums_s_reg[3][6]_407\(1),
      O => \next_sums_s[4][3]_408\(1)
    );
\curr_sums_s[4][3][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => \curr_sums_s_reg[3][7]_393\(0),
      I1 => \curr_sums_s_reg[3][6]_407\(0),
      I2 => \curr_sums_s_reg[3][6]_407\(1),
      I3 => \curr_sums_s_reg[3][7]_393\(1),
      I4 => \curr_sums_s_reg[3][7]_393\(2),
      I5 => \curr_sums_s_reg[3][6]_407\(2),
      O => \next_sums_s[4][3]_408\(2)
    );
\curr_sums_s[4][3][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \curr_sums_s[4][3][4]_i_2_n_0\,
      I1 => \curr_sums_s_reg[3][7]_393\(3),
      I2 => \curr_sums_s_reg[3][6]_407\(3),
      O => \next_sums_s[4][3]_408\(3)
    );
\curr_sums_s[4][3][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \curr_sums_s_reg[3][7]_393\(3),
      I1 => \curr_sums_s_reg[3][6]_407\(3),
      I2 => \curr_sums_s[4][3][4]_i_2_n_0\,
      O => \next_sums_s[4][3]_408\(4)
    );
\curr_sums_s[4][3][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => \curr_sums_s_reg[3][7]_393\(2),
      I1 => \curr_sums_s_reg[3][6]_407\(2),
      I2 => \curr_sums_s_reg[3][7]_393\(0),
      I3 => \curr_sums_s_reg[3][6]_407\(0),
      I4 => \curr_sums_s_reg[3][6]_407\(1),
      I5 => \curr_sums_s_reg[3][7]_393\(1),
      O => \curr_sums_s[4][3][4]_i_2_n_0\
    );
\curr_sums_s[4][4][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[3][8]_373\(0),
      I1 => \curr_sums_s_reg[3][9]_359\(0),
      O => \next_sums_s[4][4]_374\(0)
    );
\curr_sums_s[4][4][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[3][8]_373\(0),
      I1 => \curr_sums_s_reg[3][9]_359\(0),
      I2 => \curr_sums_s_reg[3][9]_359\(1),
      I3 => \curr_sums_s_reg[3][8]_373\(1),
      O => \next_sums_s[4][4]_374\(1)
    );
\curr_sums_s[4][4][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => \curr_sums_s_reg[3][9]_359\(0),
      I1 => \curr_sums_s_reg[3][8]_373\(0),
      I2 => \curr_sums_s_reg[3][8]_373\(1),
      I3 => \curr_sums_s_reg[3][9]_359\(1),
      I4 => \curr_sums_s_reg[3][9]_359\(2),
      I5 => \curr_sums_s_reg[3][8]_373\(2),
      O => \next_sums_s[4][4]_374\(2)
    );
\curr_sums_s[4][4][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \curr_sums_s[4][4][4]_i_2_n_0\,
      I1 => \curr_sums_s_reg[3][9]_359\(3),
      I2 => \curr_sums_s_reg[3][8]_373\(3),
      O => \next_sums_s[4][4]_374\(3)
    );
\curr_sums_s[4][4][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \curr_sums_s_reg[3][9]_359\(3),
      I1 => \curr_sums_s_reg[3][8]_373\(3),
      I2 => \curr_sums_s[4][4][4]_i_2_n_0\,
      O => \next_sums_s[4][4]_374\(4)
    );
\curr_sums_s[4][4][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => \curr_sums_s_reg[3][9]_359\(2),
      I1 => \curr_sums_s_reg[3][8]_373\(2),
      I2 => \curr_sums_s_reg[3][9]_359\(0),
      I3 => \curr_sums_s_reg[3][8]_373\(0),
      I4 => \curr_sums_s_reg[3][8]_373\(1),
      I5 => \curr_sums_s_reg[3][9]_359\(1),
      O => \curr_sums_s[4][4][4]_i_2_n_0\
    );
\curr_sums_s[4][5][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[3][10]_343\(0),
      I1 => \curr_sums_s_reg[3][11]_329\(0),
      O => \next_sums_s[4][5]_344\(0)
    );
\curr_sums_s[4][5][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[3][10]_343\(0),
      I1 => \curr_sums_s_reg[3][11]_329\(0),
      I2 => \curr_sums_s_reg[3][11]_329\(1),
      I3 => \curr_sums_s_reg[3][10]_343\(1),
      O => \next_sums_s[4][5]_344\(1)
    );
\curr_sums_s[4][5][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => \curr_sums_s_reg[3][11]_329\(0),
      I1 => \curr_sums_s_reg[3][10]_343\(0),
      I2 => \curr_sums_s_reg[3][10]_343\(1),
      I3 => \curr_sums_s_reg[3][11]_329\(1),
      I4 => \curr_sums_s_reg[3][11]_329\(2),
      I5 => \curr_sums_s_reg[3][10]_343\(2),
      O => \next_sums_s[4][5]_344\(2)
    );
\curr_sums_s[4][5][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \curr_sums_s[4][5][4]_i_2_n_0\,
      I1 => \curr_sums_s_reg[3][11]_329\(3),
      I2 => \curr_sums_s_reg[3][10]_343\(3),
      O => \next_sums_s[4][5]_344\(3)
    );
\curr_sums_s[4][5][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \curr_sums_s_reg[3][11]_329\(3),
      I1 => \curr_sums_s_reg[3][10]_343\(3),
      I2 => \curr_sums_s[4][5][4]_i_2_n_0\,
      O => \next_sums_s[4][5]_344\(4)
    );
\curr_sums_s[4][5][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => \curr_sums_s_reg[3][11]_329\(2),
      I1 => \curr_sums_s_reg[3][10]_343\(2),
      I2 => \curr_sums_s_reg[3][11]_329\(0),
      I3 => \curr_sums_s_reg[3][10]_343\(0),
      I4 => \curr_sums_s_reg[3][10]_343\(1),
      I5 => \curr_sums_s_reg[3][11]_329\(1),
      O => \curr_sums_s[4][5][4]_i_2_n_0\
    );
\curr_sums_s[4][6][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[3][12]_311\(0),
      I1 => \curr_sums_s_reg[3][13]_297\(0),
      O => \next_sums_s[4][6]_312\(0)
    );
\curr_sums_s[4][6][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[3][12]_311\(0),
      I1 => \curr_sums_s_reg[3][13]_297\(0),
      I2 => \curr_sums_s_reg[3][13]_297\(1),
      I3 => \curr_sums_s_reg[3][12]_311\(1),
      O => \next_sums_s[4][6]_312\(1)
    );
\curr_sums_s[4][6][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => \curr_sums_s_reg[3][13]_297\(0),
      I1 => \curr_sums_s_reg[3][12]_311\(0),
      I2 => \curr_sums_s_reg[3][12]_311\(1),
      I3 => \curr_sums_s_reg[3][13]_297\(1),
      I4 => \curr_sums_s_reg[3][13]_297\(2),
      I5 => \curr_sums_s_reg[3][12]_311\(2),
      O => \next_sums_s[4][6]_312\(2)
    );
\curr_sums_s[4][6][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \curr_sums_s[4][6][4]_i_2_n_0\,
      I1 => \curr_sums_s_reg[3][13]_297\(3),
      I2 => \curr_sums_s_reg[3][12]_311\(3),
      O => \next_sums_s[4][6]_312\(3)
    );
\curr_sums_s[4][6][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \curr_sums_s_reg[3][13]_297\(3),
      I1 => \curr_sums_s_reg[3][12]_311\(3),
      I2 => \curr_sums_s[4][6][4]_i_2_n_0\,
      O => \next_sums_s[4][6]_312\(4)
    );
\curr_sums_s[4][6][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => \curr_sums_s_reg[3][13]_297\(2),
      I1 => \curr_sums_s_reg[3][12]_311\(2),
      I2 => \curr_sums_s_reg[3][13]_297\(0),
      I3 => \curr_sums_s_reg[3][12]_311\(0),
      I4 => \curr_sums_s_reg[3][12]_311\(1),
      I5 => \curr_sums_s_reg[3][13]_297\(1),
      O => \curr_sums_s[4][6][4]_i_2_n_0\
    );
\curr_sums_s[4][7][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[3][14]_281\(0),
      I1 => \curr_sums_s_reg[3][15]_267\(0),
      O => \next_sums_s[4][7]_282\(0)
    );
\curr_sums_s[4][7][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[3][14]_281\(0),
      I1 => \curr_sums_s_reg[3][15]_267\(0),
      I2 => \curr_sums_s_reg[3][15]_267\(1),
      I3 => \curr_sums_s_reg[3][14]_281\(1),
      O => \next_sums_s[4][7]_282\(1)
    );
\curr_sums_s[4][7][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => \curr_sums_s_reg[3][15]_267\(0),
      I1 => \curr_sums_s_reg[3][14]_281\(0),
      I2 => \curr_sums_s_reg[3][14]_281\(1),
      I3 => \curr_sums_s_reg[3][15]_267\(1),
      I4 => \curr_sums_s_reg[3][15]_267\(2),
      I5 => \curr_sums_s_reg[3][14]_281\(2),
      O => \next_sums_s[4][7]_282\(2)
    );
\curr_sums_s[4][7][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \curr_sums_s[4][7][4]_i_2_n_0\,
      I1 => \curr_sums_s_reg[3][15]_267\(3),
      I2 => \curr_sums_s_reg[3][14]_281\(3),
      O => \next_sums_s[4][7]_282\(3)
    );
\curr_sums_s[4][7][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \curr_sums_s_reg[3][15]_267\(3),
      I1 => \curr_sums_s_reg[3][14]_281\(3),
      I2 => \curr_sums_s[4][7][4]_i_2_n_0\,
      O => \next_sums_s[4][7]_282\(4)
    );
\curr_sums_s[4][7][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => \curr_sums_s_reg[3][15]_267\(2),
      I1 => \curr_sums_s_reg[3][14]_281\(2),
      I2 => \curr_sums_s_reg[3][15]_267\(0),
      I3 => \curr_sums_s_reg[3][14]_281\(0),
      I4 => \curr_sums_s_reg[3][14]_281\(1),
      I5 => \curr_sums_s_reg[3][15]_267\(1),
      O => \curr_sums_s[4][7][4]_i_2_n_0\
    );
\curr_sums_s[4][8][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[3][16]_245\(0),
      I1 => \curr_sums_s_reg[3][17]_231\(0),
      O => \next_sums_s[4][8]_246\(0)
    );
\curr_sums_s[4][8][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[3][16]_245\(0),
      I1 => \curr_sums_s_reg[3][17]_231\(0),
      I2 => \curr_sums_s_reg[3][17]_231\(1),
      I3 => \curr_sums_s_reg[3][16]_245\(1),
      O => \next_sums_s[4][8]_246\(1)
    );
\curr_sums_s[4][8][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => \curr_sums_s_reg[3][17]_231\(0),
      I1 => \curr_sums_s_reg[3][16]_245\(0),
      I2 => \curr_sums_s_reg[3][16]_245\(1),
      I3 => \curr_sums_s_reg[3][17]_231\(1),
      I4 => \curr_sums_s_reg[3][17]_231\(2),
      I5 => \curr_sums_s_reg[3][16]_245\(2),
      O => \next_sums_s[4][8]_246\(2)
    );
\curr_sums_s[4][8][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \curr_sums_s[4][8][4]_i_2_n_0\,
      I1 => \curr_sums_s_reg[3][17]_231\(3),
      I2 => \curr_sums_s_reg[3][16]_245\(3),
      O => \next_sums_s[4][8]_246\(3)
    );
\curr_sums_s[4][8][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \curr_sums_s_reg[3][17]_231\(3),
      I1 => \curr_sums_s_reg[3][16]_245\(3),
      I2 => \curr_sums_s[4][8][4]_i_2_n_0\,
      O => \next_sums_s[4][8]_246\(4)
    );
\curr_sums_s[4][8][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => \curr_sums_s_reg[3][17]_231\(2),
      I1 => \curr_sums_s_reg[3][16]_245\(2),
      I2 => \curr_sums_s_reg[3][17]_231\(0),
      I3 => \curr_sums_s_reg[3][16]_245\(0),
      I4 => \curr_sums_s_reg[3][16]_245\(1),
      I5 => \curr_sums_s_reg[3][17]_231\(1),
      O => \curr_sums_s[4][8][4]_i_2_n_0\
    );
\curr_sums_s[4][9][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[3][18]_215\(0),
      I1 => \curr_sums_s_reg[3][19]_201\(0),
      O => \next_sums_s[4][9]_216\(0)
    );
\curr_sums_s[4][9][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[3][18]_215\(0),
      I1 => \curr_sums_s_reg[3][19]_201\(0),
      I2 => \curr_sums_s_reg[3][19]_201\(1),
      I3 => \curr_sums_s_reg[3][18]_215\(1),
      O => \next_sums_s[4][9]_216\(1)
    );
\curr_sums_s[4][9][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => \curr_sums_s_reg[3][19]_201\(0),
      I1 => \curr_sums_s_reg[3][18]_215\(0),
      I2 => \curr_sums_s_reg[3][18]_215\(1),
      I3 => \curr_sums_s_reg[3][19]_201\(1),
      I4 => \curr_sums_s_reg[3][19]_201\(2),
      I5 => \curr_sums_s_reg[3][18]_215\(2),
      O => \next_sums_s[4][9]_216\(2)
    );
\curr_sums_s[4][9][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \curr_sums_s[4][9][4]_i_2_n_0\,
      I1 => \curr_sums_s_reg[3][19]_201\(3),
      I2 => \curr_sums_s_reg[3][18]_215\(3),
      O => \next_sums_s[4][9]_216\(3)
    );
\curr_sums_s[4][9][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \curr_sums_s_reg[3][19]_201\(3),
      I1 => \curr_sums_s_reg[3][18]_215\(3),
      I2 => \curr_sums_s[4][9][4]_i_2_n_0\,
      O => \next_sums_s[4][9]_216\(4)
    );
\curr_sums_s[4][9][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => \curr_sums_s_reg[3][19]_201\(2),
      I1 => \curr_sums_s_reg[3][18]_215\(2),
      I2 => \curr_sums_s_reg[3][19]_201\(0),
      I3 => \curr_sums_s_reg[3][18]_215\(0),
      I4 => \curr_sums_s_reg[3][18]_215\(1),
      I5 => \curr_sums_s_reg[3][19]_201\(1),
      O => \curr_sums_s[4][9][4]_i_2_n_0\
    );
\curr_sums_s[5][0][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[4][0]_501\(0),
      I1 => \curr_sums_s_reg[4][1]_471\(0),
      O => \next_sums_s[5][0]_502\(0)
    );
\curr_sums_s[5][0][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[4][0]_501\(0),
      I1 => \curr_sums_s_reg[4][1]_471\(0),
      I2 => \curr_sums_s_reg[4][1]_471\(1),
      I3 => \curr_sums_s_reg[4][0]_501\(1),
      O => \next_sums_s[5][0]_502\(1)
    );
\curr_sums_s[5][0][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => \curr_sums_s_reg[4][1]_471\(0),
      I1 => \curr_sums_s_reg[4][0]_501\(0),
      I2 => \curr_sums_s_reg[4][0]_501\(1),
      I3 => \curr_sums_s_reg[4][1]_471\(1),
      I4 => \curr_sums_s_reg[4][1]_471\(2),
      I5 => \curr_sums_s_reg[4][0]_501\(2),
      O => \next_sums_s[5][0]_502\(2)
    );
\curr_sums_s[5][0][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \curr_sums_s[5][0][5]_i_2_n_0\,
      I1 => \curr_sums_s_reg[4][1]_471\(3),
      I2 => \curr_sums_s_reg[4][0]_501\(3),
      O => \next_sums_s[5][0]_502\(3)
    );
\curr_sums_s[5][0][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \curr_sums_s[5][0][5]_i_2_n_0\,
      I1 => \curr_sums_s_reg[4][0]_501\(3),
      I2 => \curr_sums_s_reg[4][1]_471\(3),
      I3 => \curr_sums_s_reg[4][1]_471\(4),
      I4 => \curr_sums_s_reg[4][0]_501\(4),
      O => \next_sums_s[5][0]_502\(4)
    );
\curr_sums_s[5][0][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \curr_sums_s_reg[4][1]_471\(4),
      I1 => \curr_sums_s_reg[4][0]_501\(4),
      I2 => \curr_sums_s[5][0][5]_i_2_n_0\,
      I3 => \curr_sums_s_reg[4][0]_501\(3),
      I4 => \curr_sums_s_reg[4][1]_471\(3),
      O => \next_sums_s[5][0]_502\(5)
    );
\curr_sums_s[5][0][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => \curr_sums_s_reg[4][1]_471\(2),
      I1 => \curr_sums_s_reg[4][0]_501\(2),
      I2 => \curr_sums_s_reg[4][1]_471\(0),
      I3 => \curr_sums_s_reg[4][0]_501\(0),
      I4 => \curr_sums_s_reg[4][0]_501\(1),
      I5 => \curr_sums_s_reg[4][1]_471\(1),
      O => \curr_sums_s[5][0][5]_i_2_n_0\
    );
\curr_sums_s[5][1][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[4][2]_439\(0),
      I1 => \curr_sums_s_reg[4][3]_409\(0),
      O => \next_sums_s[5][1]_440\(0)
    );
\curr_sums_s[5][1][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[4][2]_439\(0),
      I1 => \curr_sums_s_reg[4][3]_409\(0),
      I2 => \curr_sums_s_reg[4][3]_409\(1),
      I3 => \curr_sums_s_reg[4][2]_439\(1),
      O => \next_sums_s[5][1]_440\(1)
    );
\curr_sums_s[5][1][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => \curr_sums_s_reg[4][3]_409\(0),
      I1 => \curr_sums_s_reg[4][2]_439\(0),
      I2 => \curr_sums_s_reg[4][2]_439\(1),
      I3 => \curr_sums_s_reg[4][3]_409\(1),
      I4 => \curr_sums_s_reg[4][3]_409\(2),
      I5 => \curr_sums_s_reg[4][2]_439\(2),
      O => \next_sums_s[5][1]_440\(2)
    );
\curr_sums_s[5][1][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \curr_sums_s[5][1][5]_i_2_n_0\,
      I1 => \curr_sums_s_reg[4][3]_409\(3),
      I2 => \curr_sums_s_reg[4][2]_439\(3),
      O => \next_sums_s[5][1]_440\(3)
    );
\curr_sums_s[5][1][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \curr_sums_s[5][1][5]_i_2_n_0\,
      I1 => \curr_sums_s_reg[4][2]_439\(3),
      I2 => \curr_sums_s_reg[4][3]_409\(3),
      I3 => \curr_sums_s_reg[4][3]_409\(4),
      I4 => \curr_sums_s_reg[4][2]_439\(4),
      O => \next_sums_s[5][1]_440\(4)
    );
\curr_sums_s[5][1][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \curr_sums_s_reg[4][3]_409\(4),
      I1 => \curr_sums_s_reg[4][2]_439\(4),
      I2 => \curr_sums_s[5][1][5]_i_2_n_0\,
      I3 => \curr_sums_s_reg[4][2]_439\(3),
      I4 => \curr_sums_s_reg[4][3]_409\(3),
      O => \next_sums_s[5][1]_440\(5)
    );
\curr_sums_s[5][1][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => \curr_sums_s_reg[4][3]_409\(2),
      I1 => \curr_sums_s_reg[4][2]_439\(2),
      I2 => \curr_sums_s_reg[4][3]_409\(0),
      I3 => \curr_sums_s_reg[4][2]_439\(0),
      I4 => \curr_sums_s_reg[4][2]_439\(1),
      I5 => \curr_sums_s_reg[4][3]_409\(1),
      O => \curr_sums_s[5][1][5]_i_2_n_0\
    );
\curr_sums_s[5][2][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[4][4]_375\(0),
      I1 => \curr_sums_s_reg[4][5]_345\(0),
      O => \next_sums_s[5][2]_376\(0)
    );
\curr_sums_s[5][2][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[4][4]_375\(0),
      I1 => \curr_sums_s_reg[4][5]_345\(0),
      I2 => \curr_sums_s_reg[4][5]_345\(1),
      I3 => \curr_sums_s_reg[4][4]_375\(1),
      O => \next_sums_s[5][2]_376\(1)
    );
\curr_sums_s[5][2][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => \curr_sums_s_reg[4][5]_345\(0),
      I1 => \curr_sums_s_reg[4][4]_375\(0),
      I2 => \curr_sums_s_reg[4][4]_375\(1),
      I3 => \curr_sums_s_reg[4][5]_345\(1),
      I4 => \curr_sums_s_reg[4][5]_345\(2),
      I5 => \curr_sums_s_reg[4][4]_375\(2),
      O => \next_sums_s[5][2]_376\(2)
    );
\curr_sums_s[5][2][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \curr_sums_s[5][2][5]_i_2_n_0\,
      I1 => \curr_sums_s_reg[4][5]_345\(3),
      I2 => \curr_sums_s_reg[4][4]_375\(3),
      O => \next_sums_s[5][2]_376\(3)
    );
\curr_sums_s[5][2][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \curr_sums_s[5][2][5]_i_2_n_0\,
      I1 => \curr_sums_s_reg[4][4]_375\(3),
      I2 => \curr_sums_s_reg[4][5]_345\(3),
      I3 => \curr_sums_s_reg[4][5]_345\(4),
      I4 => \curr_sums_s_reg[4][4]_375\(4),
      O => \next_sums_s[5][2]_376\(4)
    );
\curr_sums_s[5][2][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \curr_sums_s_reg[4][5]_345\(4),
      I1 => \curr_sums_s_reg[4][4]_375\(4),
      I2 => \curr_sums_s[5][2][5]_i_2_n_0\,
      I3 => \curr_sums_s_reg[4][4]_375\(3),
      I4 => \curr_sums_s_reg[4][5]_345\(3),
      O => \next_sums_s[5][2]_376\(5)
    );
\curr_sums_s[5][2][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => \curr_sums_s_reg[4][5]_345\(2),
      I1 => \curr_sums_s_reg[4][4]_375\(2),
      I2 => \curr_sums_s_reg[4][5]_345\(0),
      I3 => \curr_sums_s_reg[4][4]_375\(0),
      I4 => \curr_sums_s_reg[4][4]_375\(1),
      I5 => \curr_sums_s_reg[4][5]_345\(1),
      O => \curr_sums_s[5][2][5]_i_2_n_0\
    );
\curr_sums_s[5][3][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[4][6]_313\(0),
      I1 => \curr_sums_s_reg[4][7]_283\(0),
      O => \next_sums_s[5][3]_314\(0)
    );
\curr_sums_s[5][3][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[4][6]_313\(0),
      I1 => \curr_sums_s_reg[4][7]_283\(0),
      I2 => \curr_sums_s_reg[4][7]_283\(1),
      I3 => \curr_sums_s_reg[4][6]_313\(1),
      O => \next_sums_s[5][3]_314\(1)
    );
\curr_sums_s[5][3][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => \curr_sums_s_reg[4][7]_283\(0),
      I1 => \curr_sums_s_reg[4][6]_313\(0),
      I2 => \curr_sums_s_reg[4][6]_313\(1),
      I3 => \curr_sums_s_reg[4][7]_283\(1),
      I4 => \curr_sums_s_reg[4][7]_283\(2),
      I5 => \curr_sums_s_reg[4][6]_313\(2),
      O => \next_sums_s[5][3]_314\(2)
    );
\curr_sums_s[5][3][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \curr_sums_s[5][3][5]_i_2_n_0\,
      I1 => \curr_sums_s_reg[4][7]_283\(3),
      I2 => \curr_sums_s_reg[4][6]_313\(3),
      O => \next_sums_s[5][3]_314\(3)
    );
\curr_sums_s[5][3][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \curr_sums_s[5][3][5]_i_2_n_0\,
      I1 => \curr_sums_s_reg[4][6]_313\(3),
      I2 => \curr_sums_s_reg[4][7]_283\(3),
      I3 => \curr_sums_s_reg[4][7]_283\(4),
      I4 => \curr_sums_s_reg[4][6]_313\(4),
      O => \next_sums_s[5][3]_314\(4)
    );
\curr_sums_s[5][3][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \curr_sums_s_reg[4][7]_283\(4),
      I1 => \curr_sums_s_reg[4][6]_313\(4),
      I2 => \curr_sums_s[5][3][5]_i_2_n_0\,
      I3 => \curr_sums_s_reg[4][6]_313\(3),
      I4 => \curr_sums_s_reg[4][7]_283\(3),
      O => \next_sums_s[5][3]_314\(5)
    );
\curr_sums_s[5][3][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => \curr_sums_s_reg[4][7]_283\(2),
      I1 => \curr_sums_s_reg[4][6]_313\(2),
      I2 => \curr_sums_s_reg[4][7]_283\(0),
      I3 => \curr_sums_s_reg[4][6]_313\(0),
      I4 => \curr_sums_s_reg[4][6]_313\(1),
      I5 => \curr_sums_s_reg[4][7]_283\(1),
      O => \curr_sums_s[5][3][5]_i_2_n_0\
    );
\curr_sums_s[5][4][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[4][8]_247\(0),
      I1 => \curr_sums_s_reg[4][9]_217\(0),
      O => \next_sums_s[5][4]_248\(0)
    );
\curr_sums_s[5][4][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[4][8]_247\(0),
      I1 => \curr_sums_s_reg[4][9]_217\(0),
      I2 => \curr_sums_s_reg[4][9]_217\(1),
      I3 => \curr_sums_s_reg[4][8]_247\(1),
      O => \next_sums_s[5][4]_248\(1)
    );
\curr_sums_s[5][4][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => \curr_sums_s_reg[4][9]_217\(0),
      I1 => \curr_sums_s_reg[4][8]_247\(0),
      I2 => \curr_sums_s_reg[4][8]_247\(1),
      I3 => \curr_sums_s_reg[4][9]_217\(1),
      I4 => \curr_sums_s_reg[4][9]_217\(2),
      I5 => \curr_sums_s_reg[4][8]_247\(2),
      O => \next_sums_s[5][4]_248\(2)
    );
\curr_sums_s[5][4][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \curr_sums_s[5][4][5]_i_2_n_0\,
      I1 => \curr_sums_s_reg[4][9]_217\(3),
      I2 => \curr_sums_s_reg[4][8]_247\(3),
      O => \next_sums_s[5][4]_248\(3)
    );
\curr_sums_s[5][4][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \curr_sums_s[5][4][5]_i_2_n_0\,
      I1 => \curr_sums_s_reg[4][8]_247\(3),
      I2 => \curr_sums_s_reg[4][9]_217\(3),
      I3 => \curr_sums_s_reg[4][9]_217\(4),
      I4 => \curr_sums_s_reg[4][8]_247\(4),
      O => \next_sums_s[5][4]_248\(4)
    );
\curr_sums_s[5][4][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \curr_sums_s_reg[4][9]_217\(4),
      I1 => \curr_sums_s_reg[4][8]_247\(4),
      I2 => \curr_sums_s[5][4][5]_i_2_n_0\,
      I3 => \curr_sums_s_reg[4][8]_247\(3),
      I4 => \curr_sums_s_reg[4][9]_217\(3),
      O => \next_sums_s[5][4]_248\(5)
    );
\curr_sums_s[5][4][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => \curr_sums_s_reg[4][9]_217\(2),
      I1 => \curr_sums_s_reg[4][8]_247\(2),
      I2 => \curr_sums_s_reg[4][9]_217\(0),
      I3 => \curr_sums_s_reg[4][8]_247\(0),
      I4 => \curr_sums_s_reg[4][8]_247\(1),
      I5 => \curr_sums_s_reg[4][9]_217\(1),
      O => \curr_sums_s[5][4][5]_i_2_n_0\
    );
\curr_sums_s[5][5][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[4][10]_185\(0),
      I1 => \curr_sums_s_reg[4][11]_155\(0),
      O => \next_sums_s[5][5]_186\(0)
    );
\curr_sums_s[5][5][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[4][10]_185\(0),
      I1 => \curr_sums_s_reg[4][11]_155\(0),
      I2 => \curr_sums_s_reg[4][11]_155\(1),
      I3 => \curr_sums_s_reg[4][10]_185\(1),
      O => \next_sums_s[5][5]_186\(1)
    );
\curr_sums_s[5][5][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => \curr_sums_s_reg[4][11]_155\(0),
      I1 => \curr_sums_s_reg[4][10]_185\(0),
      I2 => \curr_sums_s_reg[4][10]_185\(1),
      I3 => \curr_sums_s_reg[4][11]_155\(1),
      I4 => \curr_sums_s_reg[4][11]_155\(2),
      I5 => \curr_sums_s_reg[4][10]_185\(2),
      O => \next_sums_s[5][5]_186\(2)
    );
\curr_sums_s[5][5][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \curr_sums_s[5][5][5]_i_2_n_0\,
      I1 => \curr_sums_s_reg[4][11]_155\(3),
      I2 => \curr_sums_s_reg[4][10]_185\(3),
      O => \next_sums_s[5][5]_186\(3)
    );
\curr_sums_s[5][5][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \curr_sums_s[5][5][5]_i_2_n_0\,
      I1 => \curr_sums_s_reg[4][10]_185\(3),
      I2 => \curr_sums_s_reg[4][11]_155\(3),
      I3 => \curr_sums_s_reg[4][11]_155\(4),
      I4 => \curr_sums_s_reg[4][10]_185\(4),
      O => \next_sums_s[5][5]_186\(4)
    );
\curr_sums_s[5][5][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \curr_sums_s_reg[4][11]_155\(4),
      I1 => \curr_sums_s_reg[4][10]_185\(4),
      I2 => \curr_sums_s[5][5][5]_i_2_n_0\,
      I3 => \curr_sums_s_reg[4][10]_185\(3),
      I4 => \curr_sums_s_reg[4][11]_155\(3),
      O => \next_sums_s[5][5]_186\(5)
    );
\curr_sums_s[5][5][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => \curr_sums_s_reg[4][11]_155\(2),
      I1 => \curr_sums_s_reg[4][10]_185\(2),
      I2 => \curr_sums_s_reg[4][11]_155\(0),
      I3 => \curr_sums_s_reg[4][10]_185\(0),
      I4 => \curr_sums_s_reg[4][10]_185\(1),
      I5 => \curr_sums_s_reg[4][11]_155\(1),
      O => \curr_sums_s[5][5][5]_i_2_n_0\
    );
\curr_sums_s[5][6][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[4][12]_121\(0),
      I1 => \curr_sums_s_reg[4][13]_91\(0),
      O => \next_sums_s[5][6]_122\(0)
    );
\curr_sums_s[5][6][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[4][12]_121\(0),
      I1 => \curr_sums_s_reg[4][13]_91\(0),
      I2 => \curr_sums_s_reg[4][13]_91\(1),
      I3 => \curr_sums_s_reg[4][12]_121\(1),
      O => \next_sums_s[5][6]_122\(1)
    );
\curr_sums_s[5][6][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => \curr_sums_s_reg[4][13]_91\(0),
      I1 => \curr_sums_s_reg[4][12]_121\(0),
      I2 => \curr_sums_s_reg[4][12]_121\(1),
      I3 => \curr_sums_s_reg[4][13]_91\(1),
      I4 => \curr_sums_s_reg[4][13]_91\(2),
      I5 => \curr_sums_s_reg[4][12]_121\(2),
      O => \next_sums_s[5][6]_122\(2)
    );
\curr_sums_s[5][6][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \curr_sums_s[5][6][5]_i_2_n_0\,
      I1 => \curr_sums_s_reg[4][13]_91\(3),
      I2 => \curr_sums_s_reg[4][12]_121\(3),
      O => \next_sums_s[5][6]_122\(3)
    );
\curr_sums_s[5][6][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \curr_sums_s[5][6][5]_i_2_n_0\,
      I1 => \curr_sums_s_reg[4][12]_121\(3),
      I2 => \curr_sums_s_reg[4][13]_91\(3),
      I3 => \curr_sums_s_reg[4][13]_91\(4),
      I4 => \curr_sums_s_reg[4][12]_121\(4),
      O => \next_sums_s[5][6]_122\(4)
    );
\curr_sums_s[5][6][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \curr_sums_s_reg[4][13]_91\(4),
      I1 => \curr_sums_s_reg[4][12]_121\(4),
      I2 => \curr_sums_s[5][6][5]_i_2_n_0\,
      I3 => \curr_sums_s_reg[4][12]_121\(3),
      I4 => \curr_sums_s_reg[4][13]_91\(3),
      O => \next_sums_s[5][6]_122\(5)
    );
\curr_sums_s[5][6][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => \curr_sums_s_reg[4][13]_91\(2),
      I1 => \curr_sums_s_reg[4][12]_121\(2),
      I2 => \curr_sums_s_reg[4][13]_91\(0),
      I3 => \curr_sums_s_reg[4][12]_121\(0),
      I4 => \curr_sums_s_reg[4][12]_121\(1),
      I5 => \curr_sums_s_reg[4][13]_91\(1),
      O => \curr_sums_s[5][6][5]_i_2_n_0\
    );
\curr_sums_s[5][7][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[4][14]_59\(0),
      I1 => \curr_sums_s_reg[4][15]_29\(0),
      O => \next_sums_s[5][7]_60\(0)
    );
\curr_sums_s[5][7][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \curr_sums_s_reg[4][14]_59\(0),
      I1 => \curr_sums_s_reg[4][15]_29\(0),
      I2 => \curr_sums_s_reg[4][15]_29\(1),
      I3 => \curr_sums_s_reg[4][14]_59\(1),
      O => \next_sums_s[5][7]_60\(1)
    );
\curr_sums_s[5][7][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => \curr_sums_s_reg[4][15]_29\(0),
      I1 => \curr_sums_s_reg[4][14]_59\(0),
      I2 => \curr_sums_s_reg[4][14]_59\(1),
      I3 => \curr_sums_s_reg[4][15]_29\(1),
      I4 => \curr_sums_s_reg[4][15]_29\(2),
      I5 => \curr_sums_s_reg[4][14]_59\(2),
      O => \next_sums_s[5][7]_60\(2)
    );
\curr_sums_s[5][7][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \curr_sums_s[5][7][5]_i_2_n_0\,
      I1 => \curr_sums_s_reg[4][15]_29\(3),
      I2 => \curr_sums_s_reg[4][14]_59\(3),
      O => \next_sums_s[5][7]_60\(3)
    );
\curr_sums_s[5][7][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \curr_sums_s[5][7][5]_i_2_n_0\,
      I1 => \curr_sums_s_reg[4][14]_59\(3),
      I2 => \curr_sums_s_reg[4][15]_29\(3),
      I3 => \curr_sums_s_reg[4][15]_29\(4),
      I4 => \curr_sums_s_reg[4][14]_59\(4),
      O => \next_sums_s[5][7]_60\(4)
    );
\curr_sums_s[5][7][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \curr_sums_s_reg[4][15]_29\(4),
      I1 => \curr_sums_s_reg[4][14]_59\(4),
      I2 => \curr_sums_s[5][7][5]_i_2_n_0\,
      I3 => \curr_sums_s_reg[4][14]_59\(3),
      I4 => \curr_sums_s_reg[4][15]_29\(3),
      O => \next_sums_s[5][7]_60\(5)
    );
\curr_sums_s[5][7][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => \curr_sums_s_reg[4][15]_29\(2),
      I1 => \curr_sums_s_reg[4][14]_59\(2),
      I2 => \curr_sums_s_reg[4][15]_29\(0),
      I3 => \curr_sums_s_reg[4][14]_59\(0),
      I4 => \curr_sums_s_reg[4][14]_59\(1),
      I5 => \curr_sums_s_reg[4][15]_29\(1),
      O => \curr_sums_s[5][7][5]_i_2_n_0\
    );
\curr_sums_s[6][0][3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[5][0]_503\(3),
      I1 => \curr_sums_s_reg[5][1]_441\(3),
      O => \curr_sums_s[6][0][3]_i_2_n_0\
    );
\curr_sums_s[6][0][3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[5][0]_503\(2),
      I1 => \curr_sums_s_reg[5][1]_441\(2),
      O => \curr_sums_s[6][0][3]_i_3_n_0\
    );
\curr_sums_s[6][0][3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[5][0]_503\(1),
      I1 => \curr_sums_s_reg[5][1]_441\(1),
      O => \curr_sums_s[6][0][3]_i_4_n_0\
    );
\curr_sums_s[6][0][3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[5][0]_503\(0),
      I1 => \curr_sums_s_reg[5][1]_441\(0),
      O => \curr_sums_s[6][0][3]_i_5_n_0\
    );
\curr_sums_s[6][0][6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[5][0]_503\(5),
      I1 => \curr_sums_s_reg[5][1]_441\(5),
      O => \curr_sums_s[6][0][6]_i_2_n_0\
    );
\curr_sums_s[6][0][6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[5][0]_503\(4),
      I1 => \curr_sums_s_reg[5][1]_441\(4),
      O => \curr_sums_s[6][0][6]_i_3_n_0\
    );
\curr_sums_s[6][1][3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[5][2]_377\(3),
      I1 => \curr_sums_s_reg[5][3]_315\(3),
      O => \curr_sums_s[6][1][3]_i_2_n_0\
    );
\curr_sums_s[6][1][3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[5][2]_377\(2),
      I1 => \curr_sums_s_reg[5][3]_315\(2),
      O => \curr_sums_s[6][1][3]_i_3_n_0\
    );
\curr_sums_s[6][1][3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[5][2]_377\(1),
      I1 => \curr_sums_s_reg[5][3]_315\(1),
      O => \curr_sums_s[6][1][3]_i_4_n_0\
    );
\curr_sums_s[6][1][3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[5][2]_377\(0),
      I1 => \curr_sums_s_reg[5][3]_315\(0),
      O => \curr_sums_s[6][1][3]_i_5_n_0\
    );
\curr_sums_s[6][1][6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[5][2]_377\(5),
      I1 => \curr_sums_s_reg[5][3]_315\(5),
      O => \curr_sums_s[6][1][6]_i_2_n_0\
    );
\curr_sums_s[6][1][6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[5][2]_377\(4),
      I1 => \curr_sums_s_reg[5][3]_315\(4),
      O => \curr_sums_s[6][1][6]_i_3_n_0\
    );
\curr_sums_s[6][2][3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[5][4]_249\(3),
      I1 => \curr_sums_s_reg[5][5]_187\(3),
      O => \curr_sums_s[6][2][3]_i_2_n_0\
    );
\curr_sums_s[6][2][3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[5][4]_249\(2),
      I1 => \curr_sums_s_reg[5][5]_187\(2),
      O => \curr_sums_s[6][2][3]_i_3_n_0\
    );
\curr_sums_s[6][2][3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[5][4]_249\(1),
      I1 => \curr_sums_s_reg[5][5]_187\(1),
      O => \curr_sums_s[6][2][3]_i_4_n_0\
    );
\curr_sums_s[6][2][3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[5][4]_249\(0),
      I1 => \curr_sums_s_reg[5][5]_187\(0),
      O => \curr_sums_s[6][2][3]_i_5_n_0\
    );
\curr_sums_s[6][2][6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[5][4]_249\(5),
      I1 => \curr_sums_s_reg[5][5]_187\(5),
      O => \curr_sums_s[6][2][6]_i_2_n_0\
    );
\curr_sums_s[6][2][6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[5][4]_249\(4),
      I1 => \curr_sums_s_reg[5][5]_187\(4),
      O => \curr_sums_s[6][2][6]_i_3_n_0\
    );
\curr_sums_s[6][3][3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[5][6]_123\(3),
      I1 => \curr_sums_s_reg[5][7]_61\(3),
      O => \curr_sums_s[6][3][3]_i_2_n_0\
    );
\curr_sums_s[6][3][3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[5][6]_123\(2),
      I1 => \curr_sums_s_reg[5][7]_61\(2),
      O => \curr_sums_s[6][3][3]_i_3_n_0\
    );
\curr_sums_s[6][3][3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[5][6]_123\(1),
      I1 => \curr_sums_s_reg[5][7]_61\(1),
      O => \curr_sums_s[6][3][3]_i_4_n_0\
    );
\curr_sums_s[6][3][3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[5][6]_123\(0),
      I1 => \curr_sums_s_reg[5][7]_61\(0),
      O => \curr_sums_s[6][3][3]_i_5_n_0\
    );
\curr_sums_s[6][3][6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[5][6]_123\(5),
      I1 => \curr_sums_s_reg[5][7]_61\(5),
      O => \curr_sums_s[6][3][6]_i_2_n_0\
    );
\curr_sums_s[6][3][6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[5][6]_123\(4),
      I1 => \curr_sums_s_reg[5][7]_61\(4),
      O => \curr_sums_s[6][3][6]_i_3_n_0\
    );
\curr_sums_s[7][0][3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[6][0]_505\(3),
      I1 => \curr_sums_s_reg[6][1]_379\(3),
      O => \curr_sums_s[7][0][3]_i_2_n_0\
    );
\curr_sums_s[7][0][3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[6][0]_505\(2),
      I1 => \curr_sums_s_reg[6][1]_379\(2),
      O => \curr_sums_s[7][0][3]_i_3_n_0\
    );
\curr_sums_s[7][0][3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[6][0]_505\(1),
      I1 => \curr_sums_s_reg[6][1]_379\(1),
      O => \curr_sums_s[7][0][3]_i_4_n_0\
    );
\curr_sums_s[7][0][3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[6][0]_505\(0),
      I1 => \curr_sums_s_reg[6][1]_379\(0),
      O => \curr_sums_s[7][0][3]_i_5_n_0\
    );
\curr_sums_s[7][0][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[6][0]_505\(6),
      I1 => \curr_sums_s_reg[6][1]_379\(6),
      O => \curr_sums_s[7][0][7]_i_2_n_0\
    );
\curr_sums_s[7][0][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[6][0]_505\(5),
      I1 => \curr_sums_s_reg[6][1]_379\(5),
      O => \curr_sums_s[7][0][7]_i_3_n_0\
    );
\curr_sums_s[7][0][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[6][0]_505\(4),
      I1 => \curr_sums_s_reg[6][1]_379\(4),
      O => \curr_sums_s[7][0][7]_i_4_n_0\
    );
\curr_sums_s[7][1][3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[6][2]_251\(3),
      I1 => \curr_sums_s_reg[6][3]_125\(3),
      O => \curr_sums_s[7][1][3]_i_2_n_0\
    );
\curr_sums_s[7][1][3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[6][2]_251\(2),
      I1 => \curr_sums_s_reg[6][3]_125\(2),
      O => \curr_sums_s[7][1][3]_i_3_n_0\
    );
\curr_sums_s[7][1][3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[6][2]_251\(1),
      I1 => \curr_sums_s_reg[6][3]_125\(1),
      O => \curr_sums_s[7][1][3]_i_4_n_0\
    );
\curr_sums_s[7][1][3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[6][2]_251\(0),
      I1 => \curr_sums_s_reg[6][3]_125\(0),
      O => \curr_sums_s[7][1][3]_i_5_n_0\
    );
\curr_sums_s[7][1][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[6][2]_251\(6),
      I1 => \curr_sums_s_reg[6][3]_125\(6),
      O => \curr_sums_s[7][1][7]_i_2_n_0\
    );
\curr_sums_s[7][1][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[6][2]_251\(5),
      I1 => \curr_sums_s_reg[6][3]_125\(5),
      O => \curr_sums_s[7][1][7]_i_3_n_0\
    );
\curr_sums_s[7][1][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[6][2]_251\(4),
      I1 => \curr_sums_s_reg[6][3]_125\(4),
      O => \curr_sums_s[7][1][7]_i_4_n_0\
    );
\curr_sums_s_reg[0][0][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(0),
      Q => \curr_sums_s_reg[0][0]_539\,
      R => '0'
    );
\curr_sums_s_reg[0][100][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(100),
      Q => \curr_sums_s_reg[0][100]_631\,
      R => '0'
    );
\curr_sums_s_reg[0][101][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(101),
      Q => \curr_sums_s_reg[0][101]_630\,
      R => '0'
    );
\curr_sums_s_reg[0][102][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(102),
      Q => \curr_sums_s_reg[0][102]_629\,
      R => '0'
    );
\curr_sums_s_reg[0][103][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(103),
      Q => \curr_sums_s_reg[0][103]_628\,
      R => '0'
    );
\curr_sums_s_reg[0][104][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(104),
      Q => \curr_sums_s_reg[0][104]_627\,
      R => '0'
    );
\curr_sums_s_reg[0][105][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(105),
      Q => \curr_sums_s_reg[0][105]_626\,
      R => '0'
    );
\curr_sums_s_reg[0][106][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(106),
      Q => \curr_sums_s_reg[0][106]_625\,
      R => '0'
    );
\curr_sums_s_reg[0][107][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(107),
      Q => \curr_sums_s_reg[0][107]_624\,
      R => '0'
    );
\curr_sums_s_reg[0][108][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(108),
      Q => \curr_sums_s_reg[0][108]_623\,
      R => '0'
    );
\curr_sums_s_reg[0][109][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(109),
      Q => \curr_sums_s_reg[0][109]_622\,
      R => '0'
    );
\curr_sums_s_reg[0][10][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(10),
      Q => \curr_sums_s_reg[0][10]_529\,
      R => '0'
    );
\curr_sums_s_reg[0][110][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(110),
      Q => \curr_sums_s_reg[0][110]_621\,
      R => '0'
    );
\curr_sums_s_reg[0][111][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(111),
      Q => \curr_sums_s_reg[0][111]_620\,
      R => '0'
    );
\curr_sums_s_reg[0][112][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(112),
      Q => \curr_sums_s_reg[0][112]_619\,
      R => '0'
    );
\curr_sums_s_reg[0][113][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(113),
      Q => \curr_sums_s_reg[0][113]_618\,
      R => '0'
    );
\curr_sums_s_reg[0][114][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(114),
      Q => \curr_sums_s_reg[0][114]_617\,
      R => '0'
    );
\curr_sums_s_reg[0][115][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(115),
      Q => \curr_sums_s_reg[0][115]_616\,
      R => '0'
    );
\curr_sums_s_reg[0][116][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(116),
      Q => \curr_sums_s_reg[0][116]_615\,
      R => '0'
    );
\curr_sums_s_reg[0][117][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(117),
      Q => \curr_sums_s_reg[0][117]_614\,
      R => '0'
    );
\curr_sums_s_reg[0][118][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(118),
      Q => \curr_sums_s_reg[0][118]_613\,
      R => '0'
    );
\curr_sums_s_reg[0][119][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(119),
      Q => \curr_sums_s_reg[0][119]_612\,
      R => '0'
    );
\curr_sums_s_reg[0][11][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(11),
      Q => \curr_sums_s_reg[0][11]_528\,
      R => '0'
    );
\curr_sums_s_reg[0][120][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(120),
      Q => \curr_sums_s_reg[0][120]_611\,
      R => '0'
    );
\curr_sums_s_reg[0][121][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(121),
      Q => \curr_sums_s_reg[0][121]_610\,
      R => '0'
    );
\curr_sums_s_reg[0][122][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(122),
      Q => \curr_sums_s_reg[0][122]_609\,
      R => '0'
    );
\curr_sums_s_reg[0][123][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(123),
      Q => \curr_sums_s_reg[0][123]_608\,
      R => '0'
    );
\curr_sums_s_reg[0][124][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(124),
      Q => \curr_sums_s_reg[0][124]_607\,
      R => '0'
    );
\curr_sums_s_reg[0][125][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(125),
      Q => \curr_sums_s_reg[0][125]_606\,
      R => '0'
    );
\curr_sums_s_reg[0][126][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(126),
      Q => \curr_sums_s_reg[0][126]_605\,
      R => '0'
    );
\curr_sums_s_reg[0][127][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(127),
      Q => \curr_sums_s_reg[0][127]_604\,
      R => '0'
    );
\curr_sums_s_reg[0][128][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(128),
      Q => \curr_sums_s_reg[0][128]_667\,
      R => '0'
    );
\curr_sums_s_reg[0][129][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(129),
      Q => \curr_sums_s_reg[0][129]_666\,
      R => '0'
    );
\curr_sums_s_reg[0][12][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(12),
      Q => \curr_sums_s_reg[0][12]_527\,
      R => '0'
    );
\curr_sums_s_reg[0][130][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(130),
      Q => \curr_sums_s_reg[0][130]_665\,
      R => '0'
    );
\curr_sums_s_reg[0][131][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(131),
      Q => \curr_sums_s_reg[0][131]_664\,
      R => '0'
    );
\curr_sums_s_reg[0][132][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(132),
      Q => \curr_sums_s_reg[0][132]_663\,
      R => '0'
    );
\curr_sums_s_reg[0][133][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(133),
      Q => \curr_sums_s_reg[0][133]_662\,
      R => '0'
    );
\curr_sums_s_reg[0][134][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(134),
      Q => \curr_sums_s_reg[0][134]_661\,
      R => '0'
    );
\curr_sums_s_reg[0][135][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(135),
      Q => \curr_sums_s_reg[0][135]_660\,
      R => '0'
    );
\curr_sums_s_reg[0][136][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(136),
      Q => \curr_sums_s_reg[0][136]_659\,
      R => '0'
    );
\curr_sums_s_reg[0][137][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(137),
      Q => \curr_sums_s_reg[0][137]_658\,
      R => '0'
    );
\curr_sums_s_reg[0][138][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(138),
      Q => \curr_sums_s_reg[0][138]_657\,
      R => '0'
    );
\curr_sums_s_reg[0][139][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(139),
      Q => \curr_sums_s_reg[0][139]_656\,
      R => '0'
    );
\curr_sums_s_reg[0][13][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(13),
      Q => \curr_sums_s_reg[0][13]_526\,
      R => '0'
    );
\curr_sums_s_reg[0][140][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(140),
      Q => \curr_sums_s_reg[0][140]_655\,
      R => '0'
    );
\curr_sums_s_reg[0][141][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(141),
      Q => \curr_sums_s_reg[0][141]_654\,
      R => '0'
    );
\curr_sums_s_reg[0][142][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(142),
      Q => \curr_sums_s_reg[0][142]_653\,
      R => '0'
    );
\curr_sums_s_reg[0][143][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(143),
      Q => \curr_sums_s_reg[0][143]_652\,
      R => '0'
    );
\curr_sums_s_reg[0][144][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(144),
      Q => \curr_sums_s_reg[0][144]_651\,
      R => '0'
    );
\curr_sums_s_reg[0][145][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(145),
      Q => \curr_sums_s_reg[0][145]_650\,
      R => '0'
    );
\curr_sums_s_reg[0][146][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(146),
      Q => \curr_sums_s_reg[0][146]_649\,
      R => '0'
    );
\curr_sums_s_reg[0][147][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(147),
      Q => \curr_sums_s_reg[0][147]_648\,
      R => '0'
    );
\curr_sums_s_reg[0][148][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(148),
      Q => \curr_sums_s_reg[0][148]_647\,
      R => '0'
    );
\curr_sums_s_reg[0][149][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(149),
      Q => \curr_sums_s_reg[0][149]_646\,
      R => '0'
    );
\curr_sums_s_reg[0][14][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(14),
      Q => \curr_sums_s_reg[0][14]_525\,
      R => '0'
    );
\curr_sums_s_reg[0][150][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(150),
      Q => \curr_sums_s_reg[0][150]_645\,
      R => '0'
    );
\curr_sums_s_reg[0][151][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(151),
      Q => \curr_sums_s_reg[0][151]_644\,
      R => '0'
    );
\curr_sums_s_reg[0][152][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(152),
      Q => \curr_sums_s_reg[0][152]_643\,
      R => '0'
    );
\curr_sums_s_reg[0][153][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(153),
      Q => \curr_sums_s_reg[0][153]_642\,
      R => '0'
    );
\curr_sums_s_reg[0][154][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(154),
      Q => \curr_sums_s_reg[0][154]_641\,
      R => '0'
    );
\curr_sums_s_reg[0][155][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(155),
      Q => \curr_sums_s_reg[0][155]_640\,
      R => '0'
    );
\curr_sums_s_reg[0][156][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(156),
      Q => \curr_sums_s_reg[0][156]_639\,
      R => '0'
    );
\curr_sums_s_reg[0][157][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(157),
      Q => \curr_sums_s_reg[0][157]_638\,
      R => '0'
    );
\curr_sums_s_reg[0][158][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(158),
      Q => \curr_sums_s_reg[0][158]_637\,
      R => '0'
    );
\curr_sums_s_reg[0][159][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(159),
      Q => \curr_sums_s_reg[0][159]_636\,
      R => '0'
    );
\curr_sums_s_reg[0][15][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(15),
      Q => \curr_sums_s_reg[0][15]_524\,
      R => '0'
    );
\curr_sums_s_reg[0][160][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(160),
      Q => \curr_sums_s_reg[0][160]_699\,
      R => '0'
    );
\curr_sums_s_reg[0][161][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(161),
      Q => \curr_sums_s_reg[0][161]_698\,
      R => '0'
    );
\curr_sums_s_reg[0][162][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(162),
      Q => \curr_sums_s_reg[0][162]_697\,
      R => '0'
    );
\curr_sums_s_reg[0][163][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(163),
      Q => \curr_sums_s_reg[0][163]_696\,
      R => '0'
    );
\curr_sums_s_reg[0][164][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(164),
      Q => \curr_sums_s_reg[0][164]_695\,
      R => '0'
    );
\curr_sums_s_reg[0][165][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(165),
      Q => \curr_sums_s_reg[0][165]_694\,
      R => '0'
    );
\curr_sums_s_reg[0][166][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(166),
      Q => \curr_sums_s_reg[0][166]_693\,
      R => '0'
    );
\curr_sums_s_reg[0][167][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(167),
      Q => \curr_sums_s_reg[0][167]_692\,
      R => '0'
    );
\curr_sums_s_reg[0][168][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(168),
      Q => \curr_sums_s_reg[0][168]_691\,
      R => '0'
    );
\curr_sums_s_reg[0][169][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(169),
      Q => \curr_sums_s_reg[0][169]_690\,
      R => '0'
    );
\curr_sums_s_reg[0][16][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(16),
      Q => \curr_sums_s_reg[0][16]_523\,
      R => '0'
    );
\curr_sums_s_reg[0][170][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(170),
      Q => \curr_sums_s_reg[0][170]_689\,
      R => '0'
    );
\curr_sums_s_reg[0][171][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(171),
      Q => \curr_sums_s_reg[0][171]_688\,
      R => '0'
    );
\curr_sums_s_reg[0][172][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(172),
      Q => \curr_sums_s_reg[0][172]_687\,
      R => '0'
    );
\curr_sums_s_reg[0][173][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(173),
      Q => \curr_sums_s_reg[0][173]_686\,
      R => '0'
    );
\curr_sums_s_reg[0][174][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(174),
      Q => \curr_sums_s_reg[0][174]_685\,
      R => '0'
    );
\curr_sums_s_reg[0][175][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(175),
      Q => \curr_sums_s_reg[0][175]_684\,
      R => '0'
    );
\curr_sums_s_reg[0][176][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(176),
      Q => \curr_sums_s_reg[0][176]_683\,
      R => '0'
    );
\curr_sums_s_reg[0][177][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(177),
      Q => \curr_sums_s_reg[0][177]_682\,
      R => '0'
    );
\curr_sums_s_reg[0][178][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(178),
      Q => \curr_sums_s_reg[0][178]_681\,
      R => '0'
    );
\curr_sums_s_reg[0][179][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(179),
      Q => \curr_sums_s_reg[0][179]_680\,
      R => '0'
    );
\curr_sums_s_reg[0][17][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(17),
      Q => \curr_sums_s_reg[0][17]_522\,
      R => '0'
    );
\curr_sums_s_reg[0][180][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(180),
      Q => \curr_sums_s_reg[0][180]_679\,
      R => '0'
    );
\curr_sums_s_reg[0][181][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(181),
      Q => \curr_sums_s_reg[0][181]_678\,
      R => '0'
    );
\curr_sums_s_reg[0][182][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(182),
      Q => \curr_sums_s_reg[0][182]_677\,
      R => '0'
    );
\curr_sums_s_reg[0][183][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(183),
      Q => \curr_sums_s_reg[0][183]_676\,
      R => '0'
    );
\curr_sums_s_reg[0][184][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(184),
      Q => \curr_sums_s_reg[0][184]_675\,
      R => '0'
    );
\curr_sums_s_reg[0][185][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(185),
      Q => \curr_sums_s_reg[0][185]_674\,
      R => '0'
    );
\curr_sums_s_reg[0][186][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(186),
      Q => \curr_sums_s_reg[0][186]_673\,
      R => '0'
    );
\curr_sums_s_reg[0][187][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(187),
      Q => \curr_sums_s_reg[0][187]_672\,
      R => '0'
    );
\curr_sums_s_reg[0][188][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(188),
      Q => \curr_sums_s_reg[0][188]_671\,
      R => '0'
    );
\curr_sums_s_reg[0][189][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(189),
      Q => \curr_sums_s_reg[0][189]_670\,
      R => '0'
    );
\curr_sums_s_reg[0][18][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(18),
      Q => \curr_sums_s_reg[0][18]_521\,
      R => '0'
    );
\curr_sums_s_reg[0][190][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(190),
      Q => \curr_sums_s_reg[0][190]_669\,
      R => '0'
    );
\curr_sums_s_reg[0][191][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(191),
      Q => \curr_sums_s_reg[0][191]_668\,
      R => '0'
    );
\curr_sums_s_reg[0][192][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(192),
      Q => \curr_sums_s_reg[0][192]_731\,
      R => '0'
    );
\curr_sums_s_reg[0][193][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(193),
      Q => \curr_sums_s_reg[0][193]_730\,
      R => '0'
    );
\curr_sums_s_reg[0][194][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(194),
      Q => \curr_sums_s_reg[0][194]_729\,
      R => '0'
    );
\curr_sums_s_reg[0][195][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(195),
      Q => \curr_sums_s_reg[0][195]_728\,
      R => '0'
    );
\curr_sums_s_reg[0][196][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(196),
      Q => \curr_sums_s_reg[0][196]_727\,
      R => '0'
    );
\curr_sums_s_reg[0][197][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(197),
      Q => \curr_sums_s_reg[0][197]_726\,
      R => '0'
    );
\curr_sums_s_reg[0][198][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(198),
      Q => \curr_sums_s_reg[0][198]_725\,
      R => '0'
    );
\curr_sums_s_reg[0][199][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(199),
      Q => \curr_sums_s_reg[0][199]_724\,
      R => '0'
    );
\curr_sums_s_reg[0][19][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(19),
      Q => \curr_sums_s_reg[0][19]_520\,
      R => '0'
    );
\curr_sums_s_reg[0][1][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(1),
      Q => \curr_sums_s_reg[0][1]_538\,
      R => '0'
    );
\curr_sums_s_reg[0][200][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(200),
      Q => \curr_sums_s_reg[0][200]_723\,
      R => '0'
    );
\curr_sums_s_reg[0][201][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(201),
      Q => \curr_sums_s_reg[0][201]_722\,
      R => '0'
    );
\curr_sums_s_reg[0][202][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(202),
      Q => \curr_sums_s_reg[0][202]_721\,
      R => '0'
    );
\curr_sums_s_reg[0][203][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(203),
      Q => \curr_sums_s_reg[0][203]_720\,
      R => '0'
    );
\curr_sums_s_reg[0][204][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(204),
      Q => \curr_sums_s_reg[0][204]_719\,
      R => '0'
    );
\curr_sums_s_reg[0][205][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(205),
      Q => \curr_sums_s_reg[0][205]_718\,
      R => '0'
    );
\curr_sums_s_reg[0][206][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(206),
      Q => \curr_sums_s_reg[0][206]_717\,
      R => '0'
    );
\curr_sums_s_reg[0][207][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(207),
      Q => \curr_sums_s_reg[0][207]_716\,
      R => '0'
    );
\curr_sums_s_reg[0][208][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(208),
      Q => \curr_sums_s_reg[0][208]_715\,
      R => '0'
    );
\curr_sums_s_reg[0][209][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(209),
      Q => \curr_sums_s_reg[0][209]_714\,
      R => '0'
    );
\curr_sums_s_reg[0][20][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(20),
      Q => \curr_sums_s_reg[0][20]_519\,
      R => '0'
    );
\curr_sums_s_reg[0][210][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(210),
      Q => \curr_sums_s_reg[0][210]_713\,
      R => '0'
    );
\curr_sums_s_reg[0][211][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(211),
      Q => \curr_sums_s_reg[0][211]_712\,
      R => '0'
    );
\curr_sums_s_reg[0][212][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(212),
      Q => \curr_sums_s_reg[0][212]_711\,
      R => '0'
    );
\curr_sums_s_reg[0][213][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(213),
      Q => \curr_sums_s_reg[0][213]_710\,
      R => '0'
    );
\curr_sums_s_reg[0][214][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(214),
      Q => \curr_sums_s_reg[0][214]_709\,
      R => '0'
    );
\curr_sums_s_reg[0][215][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(215),
      Q => \curr_sums_s_reg[0][215]_708\,
      R => '0'
    );
\curr_sums_s_reg[0][216][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(216),
      Q => \curr_sums_s_reg[0][216]_707\,
      R => '0'
    );
\curr_sums_s_reg[0][217][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(217),
      Q => \curr_sums_s_reg[0][217]_706\,
      R => '0'
    );
\curr_sums_s_reg[0][218][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(218),
      Q => \curr_sums_s_reg[0][218]_705\,
      R => '0'
    );
\curr_sums_s_reg[0][219][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(219),
      Q => \curr_sums_s_reg[0][219]_704\,
      R => '0'
    );
\curr_sums_s_reg[0][21][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(21),
      Q => \curr_sums_s_reg[0][21]_518\,
      R => '0'
    );
\curr_sums_s_reg[0][220][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(220),
      Q => \curr_sums_s_reg[0][220]_703\,
      R => '0'
    );
\curr_sums_s_reg[0][221][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(221),
      Q => \curr_sums_s_reg[0][221]_702\,
      R => '0'
    );
\curr_sums_s_reg[0][222][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(222),
      Q => \curr_sums_s_reg[0][222]_701\,
      R => '0'
    );
\curr_sums_s_reg[0][223][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(223),
      Q => \curr_sums_s_reg[0][223]_700\,
      R => '0'
    );
\curr_sums_s_reg[0][224][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(224),
      Q => \curr_sums_s_reg[0][224]_763\,
      R => '0'
    );
\curr_sums_s_reg[0][225][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(225),
      Q => \curr_sums_s_reg[0][225]_762\,
      R => '0'
    );
\curr_sums_s_reg[0][226][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(226),
      Q => \curr_sums_s_reg[0][226]_761\,
      R => '0'
    );
\curr_sums_s_reg[0][227][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(227),
      Q => \curr_sums_s_reg[0][227]_760\,
      R => '0'
    );
\curr_sums_s_reg[0][228][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(228),
      Q => \curr_sums_s_reg[0][228]_759\,
      R => '0'
    );
\curr_sums_s_reg[0][229][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(229),
      Q => \curr_sums_s_reg[0][229]_758\,
      R => '0'
    );
\curr_sums_s_reg[0][22][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(22),
      Q => \curr_sums_s_reg[0][22]_517\,
      R => '0'
    );
\curr_sums_s_reg[0][230][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(230),
      Q => \curr_sums_s_reg[0][230]_757\,
      R => '0'
    );
\curr_sums_s_reg[0][231][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(231),
      Q => \curr_sums_s_reg[0][231]_756\,
      R => '0'
    );
\curr_sums_s_reg[0][232][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(232),
      Q => \curr_sums_s_reg[0][232]_755\,
      R => '0'
    );
\curr_sums_s_reg[0][233][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(233),
      Q => \curr_sums_s_reg[0][233]_754\,
      R => '0'
    );
\curr_sums_s_reg[0][234][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(234),
      Q => \curr_sums_s_reg[0][234]_753\,
      R => '0'
    );
\curr_sums_s_reg[0][235][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(235),
      Q => \curr_sums_s_reg[0][235]_752\,
      R => '0'
    );
\curr_sums_s_reg[0][236][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(236),
      Q => \curr_sums_s_reg[0][236]_751\,
      R => '0'
    );
\curr_sums_s_reg[0][237][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(237),
      Q => \curr_sums_s_reg[0][237]_750\,
      R => '0'
    );
\curr_sums_s_reg[0][238][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(238),
      Q => \curr_sums_s_reg[0][238]_749\,
      R => '0'
    );
\curr_sums_s_reg[0][239][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(239),
      Q => \curr_sums_s_reg[0][239]_748\,
      R => '0'
    );
\curr_sums_s_reg[0][23][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(23),
      Q => \curr_sums_s_reg[0][23]_516\,
      R => '0'
    );
\curr_sums_s_reg[0][240][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(240),
      Q => \curr_sums_s_reg[0][240]_747\,
      R => '0'
    );
\curr_sums_s_reg[0][241][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(241),
      Q => \curr_sums_s_reg[0][241]_746\,
      R => '0'
    );
\curr_sums_s_reg[0][242][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(242),
      Q => \curr_sums_s_reg[0][242]_745\,
      R => '0'
    );
\curr_sums_s_reg[0][243][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(243),
      Q => \curr_sums_s_reg[0][243]_744\,
      R => '0'
    );
\curr_sums_s_reg[0][244][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(244),
      Q => \curr_sums_s_reg[0][244]_743\,
      R => '0'
    );
\curr_sums_s_reg[0][245][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(245),
      Q => \curr_sums_s_reg[0][245]_742\,
      R => '0'
    );
\curr_sums_s_reg[0][246][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(246),
      Q => \curr_sums_s_reg[0][246]_741\,
      R => '0'
    );
\curr_sums_s_reg[0][247][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(247),
      Q => \curr_sums_s_reg[0][247]_740\,
      R => '0'
    );
\curr_sums_s_reg[0][248][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(248),
      Q => \curr_sums_s_reg[0][248]_739\,
      R => '0'
    );
\curr_sums_s_reg[0][249][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(249),
      Q => \curr_sums_s_reg[0][249]_738\,
      R => '0'
    );
\curr_sums_s_reg[0][24][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(24),
      Q => \curr_sums_s_reg[0][24]_515\,
      R => '0'
    );
\curr_sums_s_reg[0][250][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(250),
      Q => \curr_sums_s_reg[0][250]_737\,
      R => '0'
    );
\curr_sums_s_reg[0][251][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(251),
      Q => \curr_sums_s_reg[0][251]_736\,
      R => '0'
    );
\curr_sums_s_reg[0][252][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(252),
      Q => \curr_sums_s_reg[0][252]_735\,
      R => '0'
    );
\curr_sums_s_reg[0][253][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(253),
      Q => \curr_sums_s_reg[0][253]_734\,
      R => '0'
    );
\curr_sums_s_reg[0][254][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(254),
      Q => \curr_sums_s_reg[0][254]_733\,
      R => '0'
    );
\curr_sums_s_reg[0][255][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(255),
      Q => \curr_sums_s_reg[0][255]_732\,
      R => '0'
    );
\curr_sums_s_reg[0][25][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(25),
      Q => \curr_sums_s_reg[0][25]_514\,
      R => '0'
    );
\curr_sums_s_reg[0][26][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(26),
      Q => \curr_sums_s_reg[0][26]_513\,
      R => '0'
    );
\curr_sums_s_reg[0][27][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(27),
      Q => \curr_sums_s_reg[0][27]_512\,
      R => '0'
    );
\curr_sums_s_reg[0][28][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(28),
      Q => \curr_sums_s_reg[0][28]_511\,
      R => '0'
    );
\curr_sums_s_reg[0][29][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(29),
      Q => \curr_sums_s_reg[0][29]_510\,
      R => '0'
    );
\curr_sums_s_reg[0][2][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(2),
      Q => \curr_sums_s_reg[0][2]_537\,
      R => '0'
    );
\curr_sums_s_reg[0][30][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(30),
      Q => \curr_sums_s_reg[0][30]_509\,
      R => '0'
    );
\curr_sums_s_reg[0][31][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(31),
      Q => \curr_sums_s_reg[0][31]_508\,
      R => '0'
    );
\curr_sums_s_reg[0][32][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(32),
      Q => \curr_sums_s_reg[0][32]_571\,
      R => '0'
    );
\curr_sums_s_reg[0][33][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(33),
      Q => \curr_sums_s_reg[0][33]_570\,
      R => '0'
    );
\curr_sums_s_reg[0][34][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(34),
      Q => \curr_sums_s_reg[0][34]_569\,
      R => '0'
    );
\curr_sums_s_reg[0][35][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(35),
      Q => \curr_sums_s_reg[0][35]_568\,
      R => '0'
    );
\curr_sums_s_reg[0][36][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(36),
      Q => \curr_sums_s_reg[0][36]_567\,
      R => '0'
    );
\curr_sums_s_reg[0][37][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(37),
      Q => \curr_sums_s_reg[0][37]_566\,
      R => '0'
    );
\curr_sums_s_reg[0][38][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(38),
      Q => \curr_sums_s_reg[0][38]_565\,
      R => '0'
    );
\curr_sums_s_reg[0][39][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(39),
      Q => \curr_sums_s_reg[0][39]_564\,
      R => '0'
    );
\curr_sums_s_reg[0][3][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(3),
      Q => \curr_sums_s_reg[0][3]_536\,
      R => '0'
    );
\curr_sums_s_reg[0][40][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(40),
      Q => \curr_sums_s_reg[0][40]_563\,
      R => '0'
    );
\curr_sums_s_reg[0][41][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(41),
      Q => \curr_sums_s_reg[0][41]_562\,
      R => '0'
    );
\curr_sums_s_reg[0][42][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(42),
      Q => \curr_sums_s_reg[0][42]_561\,
      R => '0'
    );
\curr_sums_s_reg[0][43][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(43),
      Q => \curr_sums_s_reg[0][43]_560\,
      R => '0'
    );
\curr_sums_s_reg[0][44][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(44),
      Q => \curr_sums_s_reg[0][44]_559\,
      R => '0'
    );
\curr_sums_s_reg[0][45][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(45),
      Q => \curr_sums_s_reg[0][45]_558\,
      R => '0'
    );
\curr_sums_s_reg[0][46][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(46),
      Q => \curr_sums_s_reg[0][46]_557\,
      R => '0'
    );
\curr_sums_s_reg[0][47][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(47),
      Q => \curr_sums_s_reg[0][47]_556\,
      R => '0'
    );
\curr_sums_s_reg[0][48][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(48),
      Q => \curr_sums_s_reg[0][48]_555\,
      R => '0'
    );
\curr_sums_s_reg[0][49][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(49),
      Q => \curr_sums_s_reg[0][49]_554\,
      R => '0'
    );
\curr_sums_s_reg[0][4][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(4),
      Q => \curr_sums_s_reg[0][4]_535\,
      R => '0'
    );
\curr_sums_s_reg[0][50][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(50),
      Q => \curr_sums_s_reg[0][50]_553\,
      R => '0'
    );
\curr_sums_s_reg[0][51][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(51),
      Q => \curr_sums_s_reg[0][51]_552\,
      R => '0'
    );
\curr_sums_s_reg[0][52][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(52),
      Q => \curr_sums_s_reg[0][52]_551\,
      R => '0'
    );
\curr_sums_s_reg[0][53][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(53),
      Q => \curr_sums_s_reg[0][53]_550\,
      R => '0'
    );
\curr_sums_s_reg[0][54][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(54),
      Q => \curr_sums_s_reg[0][54]_549\,
      R => '0'
    );
\curr_sums_s_reg[0][55][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(55),
      Q => \curr_sums_s_reg[0][55]_548\,
      R => '0'
    );
\curr_sums_s_reg[0][56][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(56),
      Q => \curr_sums_s_reg[0][56]_547\,
      R => '0'
    );
\curr_sums_s_reg[0][57][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(57),
      Q => \curr_sums_s_reg[0][57]_546\,
      R => '0'
    );
\curr_sums_s_reg[0][58][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(58),
      Q => \curr_sums_s_reg[0][58]_545\,
      R => '0'
    );
\curr_sums_s_reg[0][59][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(59),
      Q => \curr_sums_s_reg[0][59]_544\,
      R => '0'
    );
\curr_sums_s_reg[0][5][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(5),
      Q => \curr_sums_s_reg[0][5]_534\,
      R => '0'
    );
\curr_sums_s_reg[0][60][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(60),
      Q => \curr_sums_s_reg[0][60]_543\,
      R => '0'
    );
\curr_sums_s_reg[0][61][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(61),
      Q => \curr_sums_s_reg[0][61]_542\,
      R => '0'
    );
\curr_sums_s_reg[0][62][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(62),
      Q => \curr_sums_s_reg[0][62]_541\,
      R => '0'
    );
\curr_sums_s_reg[0][63][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(63),
      Q => \curr_sums_s_reg[0][63]_540\,
      R => '0'
    );
\curr_sums_s_reg[0][64][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(64),
      Q => \curr_sums_s_reg[0][64]_603\,
      R => '0'
    );
\curr_sums_s_reg[0][65][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(65),
      Q => \curr_sums_s_reg[0][65]_602\,
      R => '0'
    );
\curr_sums_s_reg[0][66][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(66),
      Q => \curr_sums_s_reg[0][66]_601\,
      R => '0'
    );
\curr_sums_s_reg[0][67][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(67),
      Q => \curr_sums_s_reg[0][67]_600\,
      R => '0'
    );
\curr_sums_s_reg[0][68][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(68),
      Q => \curr_sums_s_reg[0][68]_599\,
      R => '0'
    );
\curr_sums_s_reg[0][69][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(69),
      Q => \curr_sums_s_reg[0][69]_598\,
      R => '0'
    );
\curr_sums_s_reg[0][6][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(6),
      Q => \curr_sums_s_reg[0][6]_533\,
      R => '0'
    );
\curr_sums_s_reg[0][70][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(70),
      Q => \curr_sums_s_reg[0][70]_597\,
      R => '0'
    );
\curr_sums_s_reg[0][71][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(71),
      Q => \curr_sums_s_reg[0][71]_596\,
      R => '0'
    );
\curr_sums_s_reg[0][72][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(72),
      Q => \curr_sums_s_reg[0][72]_595\,
      R => '0'
    );
\curr_sums_s_reg[0][73][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(73),
      Q => \curr_sums_s_reg[0][73]_594\,
      R => '0'
    );
\curr_sums_s_reg[0][74][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(74),
      Q => \curr_sums_s_reg[0][74]_593\,
      R => '0'
    );
\curr_sums_s_reg[0][75][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(75),
      Q => \curr_sums_s_reg[0][75]_592\,
      R => '0'
    );
\curr_sums_s_reg[0][76][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(76),
      Q => \curr_sums_s_reg[0][76]_591\,
      R => '0'
    );
\curr_sums_s_reg[0][77][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(77),
      Q => \curr_sums_s_reg[0][77]_590\,
      R => '0'
    );
\curr_sums_s_reg[0][78][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(78),
      Q => \curr_sums_s_reg[0][78]_589\,
      R => '0'
    );
\curr_sums_s_reg[0][79][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(79),
      Q => \curr_sums_s_reg[0][79]_588\,
      R => '0'
    );
\curr_sums_s_reg[0][7][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(7),
      Q => \curr_sums_s_reg[0][7]_532\,
      R => '0'
    );
\curr_sums_s_reg[0][80][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(80),
      Q => \curr_sums_s_reg[0][80]_587\,
      R => '0'
    );
\curr_sums_s_reg[0][81][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(81),
      Q => \curr_sums_s_reg[0][81]_586\,
      R => '0'
    );
\curr_sums_s_reg[0][82][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(82),
      Q => \curr_sums_s_reg[0][82]_585\,
      R => '0'
    );
\curr_sums_s_reg[0][83][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(83),
      Q => \curr_sums_s_reg[0][83]_584\,
      R => '0'
    );
\curr_sums_s_reg[0][84][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(84),
      Q => \curr_sums_s_reg[0][84]_583\,
      R => '0'
    );
\curr_sums_s_reg[0][85][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(85),
      Q => \curr_sums_s_reg[0][85]_582\,
      R => '0'
    );
\curr_sums_s_reg[0][86][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(86),
      Q => \curr_sums_s_reg[0][86]_581\,
      R => '0'
    );
\curr_sums_s_reg[0][87][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(87),
      Q => \curr_sums_s_reg[0][87]_580\,
      R => '0'
    );
\curr_sums_s_reg[0][88][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(88),
      Q => \curr_sums_s_reg[0][88]_579\,
      R => '0'
    );
\curr_sums_s_reg[0][89][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(89),
      Q => \curr_sums_s_reg[0][89]_578\,
      R => '0'
    );
\curr_sums_s_reg[0][8][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(8),
      Q => \curr_sums_s_reg[0][8]_531\,
      R => '0'
    );
\curr_sums_s_reg[0][90][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(90),
      Q => \curr_sums_s_reg[0][90]_577\,
      R => '0'
    );
\curr_sums_s_reg[0][91][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(91),
      Q => \curr_sums_s_reg[0][91]_576\,
      R => '0'
    );
\curr_sums_s_reg[0][92][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(92),
      Q => \curr_sums_s_reg[0][92]_575\,
      R => '0'
    );
\curr_sums_s_reg[0][93][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(93),
      Q => \curr_sums_s_reg[0][93]_574\,
      R => '0'
    );
\curr_sums_s_reg[0][94][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(94),
      Q => \curr_sums_s_reg[0][94]_573\,
      R => '0'
    );
\curr_sums_s_reg[0][95][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(95),
      Q => \curr_sums_s_reg[0][95]_572\,
      R => '0'
    );
\curr_sums_s_reg[0][96][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(96),
      Q => \curr_sums_s_reg[0][96]_635\,
      R => '0'
    );
\curr_sums_s_reg[0][97][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(97),
      Q => \curr_sums_s_reg[0][97]_634\,
      R => '0'
    );
\curr_sums_s_reg[0][98][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(98),
      Q => \curr_sums_s_reg[0][98]_633\,
      R => '0'
    );
\curr_sums_s_reg[0][99][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(99),
      Q => \curr_sums_s_reg[0][99]_632\,
      R => '0'
    );
\curr_sums_s_reg[0][9][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => state_i(9),
      Q => \curr_sums_s_reg[0][9]_530\,
      R => '0'
    );
\curr_sums_s_reg[1][0][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][0]_494\(0),
      Q => \curr_sums_s_reg[1][0]_495\(0),
      R => '0'
    );
\curr_sums_s_reg[1][0][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][0]_494\(1),
      Q => \curr_sums_s_reg[1][0]_495\(1),
      R => '0'
    );
\curr_sums_s_reg[1][100][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][100]_100\(0),
      Q => \curr_sums_s_reg[1][100]_101\(0),
      R => '0'
    );
\curr_sums_s_reg[1][100][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][100]_100\(1),
      Q => \curr_sums_s_reg[1][100]_101\(1),
      R => '0'
    );
\curr_sums_s_reg[1][101][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][101]_98\(0),
      Q => \curr_sums_s_reg[1][101]_99\(0),
      R => '0'
    );
\curr_sums_s_reg[1][101][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][101]_98\(1),
      Q => \curr_sums_s_reg[1][101]_99\(1),
      R => '0'
    );
\curr_sums_s_reg[1][102][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][102]_94\(0),
      Q => \curr_sums_s_reg[1][102]_95\(0),
      R => '0'
    );
\curr_sums_s_reg[1][102][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][102]_94\(1),
      Q => \curr_sums_s_reg[1][102]_95\(1),
      R => '0'
    );
\curr_sums_s_reg[1][103][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][103]_92\(0),
      Q => \curr_sums_s_reg[1][103]_93\(0),
      R => '0'
    );
\curr_sums_s_reg[1][103][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][103]_92\(1),
      Q => \curr_sums_s_reg[1][103]_93\(1),
      R => '0'
    );
\curr_sums_s_reg[1][104][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][104]_84\(0),
      Q => \curr_sums_s_reg[1][104]_85\(0),
      R => '0'
    );
\curr_sums_s_reg[1][104][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][104]_84\(1),
      Q => \curr_sums_s_reg[1][104]_85\(1),
      R => '0'
    );
\curr_sums_s_reg[1][105][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][105]_82\(0),
      Q => \curr_sums_s_reg[1][105]_83\(0),
      R => '0'
    );
\curr_sums_s_reg[1][105][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][105]_82\(1),
      Q => \curr_sums_s_reg[1][105]_83\(1),
      R => '0'
    );
\curr_sums_s_reg[1][106][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][106]_78\(0),
      Q => \curr_sums_s_reg[1][106]_79\(0),
      R => '0'
    );
\curr_sums_s_reg[1][106][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][106]_78\(1),
      Q => \curr_sums_s_reg[1][106]_79\(1),
      R => '0'
    );
\curr_sums_s_reg[1][107][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][107]_76\(0),
      Q => \curr_sums_s_reg[1][107]_77\(0),
      R => '0'
    );
\curr_sums_s_reg[1][107][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][107]_76\(1),
      Q => \curr_sums_s_reg[1][107]_77\(1),
      R => '0'
    );
\curr_sums_s_reg[1][108][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][108]_70\(0),
      Q => \curr_sums_s_reg[1][108]_71\(0),
      R => '0'
    );
\curr_sums_s_reg[1][108][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][108]_70\(1),
      Q => \curr_sums_s_reg[1][108]_71\(1),
      R => '0'
    );
\curr_sums_s_reg[1][109][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][109]_68\(0),
      Q => \curr_sums_s_reg[1][109]_69\(0),
      R => '0'
    );
\curr_sums_s_reg[1][109][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][109]_68\(1),
      Q => \curr_sums_s_reg[1][109]_69\(1),
      R => '0'
    );
\curr_sums_s_reg[1][10][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][10]_458\(0),
      Q => \curr_sums_s_reg[1][10]_459\(0),
      R => '0'
    );
\curr_sums_s_reg[1][10][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][10]_458\(1),
      Q => \curr_sums_s_reg[1][10]_459\(1),
      R => '0'
    );
\curr_sums_s_reg[1][110][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][110]_64\(0),
      Q => \curr_sums_s_reg[1][110]_65\(0),
      R => '0'
    );
\curr_sums_s_reg[1][110][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][110]_64\(1),
      Q => \curr_sums_s_reg[1][110]_65\(1),
      R => '0'
    );
\curr_sums_s_reg[1][111][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][111]_62\(0),
      Q => \curr_sums_s_reg[1][111]_63\(0),
      R => '0'
    );
\curr_sums_s_reg[1][111][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][111]_62\(1),
      Q => \curr_sums_s_reg[1][111]_63\(1),
      R => '0'
    );
\curr_sums_s_reg[1][112][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][112]_52\(0),
      Q => \curr_sums_s_reg[1][112]_53\(0),
      R => '0'
    );
\curr_sums_s_reg[1][112][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][112]_52\(1),
      Q => \curr_sums_s_reg[1][112]_53\(1),
      R => '0'
    );
\curr_sums_s_reg[1][113][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][113]_50\(0),
      Q => \curr_sums_s_reg[1][113]_51\(0),
      R => '0'
    );
\curr_sums_s_reg[1][113][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][113]_50\(1),
      Q => \curr_sums_s_reg[1][113]_51\(1),
      R => '0'
    );
\curr_sums_s_reg[1][114][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][114]_46\(0),
      Q => \curr_sums_s_reg[1][114]_47\(0),
      R => '0'
    );
\curr_sums_s_reg[1][114][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][114]_46\(1),
      Q => \curr_sums_s_reg[1][114]_47\(1),
      R => '0'
    );
\curr_sums_s_reg[1][115][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][115]_44\(0),
      Q => \curr_sums_s_reg[1][115]_45\(0),
      R => '0'
    );
\curr_sums_s_reg[1][115][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][115]_44\(1),
      Q => \curr_sums_s_reg[1][115]_45\(1),
      R => '0'
    );
\curr_sums_s_reg[1][116][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][116]_38\(0),
      Q => \curr_sums_s_reg[1][116]_39\(0),
      R => '0'
    );
\curr_sums_s_reg[1][116][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][116]_38\(1),
      Q => \curr_sums_s_reg[1][116]_39\(1),
      R => '0'
    );
\curr_sums_s_reg[1][117][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][117]_36\(0),
      Q => \curr_sums_s_reg[1][117]_37\(0),
      R => '0'
    );
\curr_sums_s_reg[1][117][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][117]_36\(1),
      Q => \curr_sums_s_reg[1][117]_37\(1),
      R => '0'
    );
\curr_sums_s_reg[1][118][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][118]_32\(0),
      Q => \curr_sums_s_reg[1][118]_33\(0),
      R => '0'
    );
\curr_sums_s_reg[1][118][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][118]_32\(1),
      Q => \curr_sums_s_reg[1][118]_33\(1),
      R => '0'
    );
\curr_sums_s_reg[1][119][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][119]_30\(0),
      Q => \curr_sums_s_reg[1][119]_31\(0),
      R => '0'
    );
\curr_sums_s_reg[1][119][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][119]_30\(1),
      Q => \curr_sums_s_reg[1][119]_31\(1),
      R => '0'
    );
\curr_sums_s_reg[1][11][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][11]_456\(0),
      Q => \curr_sums_s_reg[1][11]_457\(0),
      R => '0'
    );
\curr_sums_s_reg[1][11][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][11]_456\(1),
      Q => \curr_sums_s_reg[1][11]_457\(1),
      R => '0'
    );
\curr_sums_s_reg[1][120][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][120]_22\(0),
      Q => \curr_sums_s_reg[1][120]_23\(0),
      R => '0'
    );
\curr_sums_s_reg[1][120][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][120]_22\(1),
      Q => \curr_sums_s_reg[1][120]_23\(1),
      R => '0'
    );
\curr_sums_s_reg[1][121][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][121]_20\(0),
      Q => \curr_sums_s_reg[1][121]_21\(0),
      R => '0'
    );
\curr_sums_s_reg[1][121][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][121]_20\(1),
      Q => \curr_sums_s_reg[1][121]_21\(1),
      R => '0'
    );
\curr_sums_s_reg[1][122][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][122]_16\(0),
      Q => \curr_sums_s_reg[1][122]_17\(0),
      R => '0'
    );
\curr_sums_s_reg[1][122][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][122]_16\(1),
      Q => \curr_sums_s_reg[1][122]_17\(1),
      R => '0'
    );
\curr_sums_s_reg[1][123][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][123]_14\(0),
      Q => \curr_sums_s_reg[1][123]_15\(0),
      R => '0'
    );
\curr_sums_s_reg[1][123][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][123]_14\(1),
      Q => \curr_sums_s_reg[1][123]_15\(1),
      R => '0'
    );
\curr_sums_s_reg[1][124][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][124]_8\(0),
      Q => \curr_sums_s_reg[1][124]_9\(0),
      R => '0'
    );
\curr_sums_s_reg[1][124][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][124]_8\(1),
      Q => \curr_sums_s_reg[1][124]_9\(1),
      R => '0'
    );
\curr_sums_s_reg[1][125][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][125]_6\(0),
      Q => \curr_sums_s_reg[1][125]_7\(0),
      R => '0'
    );
\curr_sums_s_reg[1][125][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][125]_6\(1),
      Q => \curr_sums_s_reg[1][125]_7\(1),
      R => '0'
    );
\curr_sums_s_reg[1][126][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][126]_2\(0),
      Q => \curr_sums_s_reg[1][126]_3\(0),
      R => '0'
    );
\curr_sums_s_reg[1][126][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][126]_2\(1),
      Q => \curr_sums_s_reg[1][126]_3\(1),
      R => '0'
    );
\curr_sums_s_reg[1][127][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][127]_0\(0),
      Q => \curr_sums_s_reg[1][127]_1\(0),
      R => '0'
    );
\curr_sums_s_reg[1][127][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][127]_0\(1),
      Q => \curr_sums_s_reg[1][127]_1\(1),
      R => '0'
    );
\curr_sums_s_reg[1][12][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][12]_450\(0),
      Q => \curr_sums_s_reg[1][12]_451\(0),
      R => '0'
    );
\curr_sums_s_reg[1][12][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][12]_450\(1),
      Q => \curr_sums_s_reg[1][12]_451\(1),
      R => '0'
    );
\curr_sums_s_reg[1][13][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][13]_448\(0),
      Q => \curr_sums_s_reg[1][13]_449\(0),
      R => '0'
    );
\curr_sums_s_reg[1][13][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][13]_448\(1),
      Q => \curr_sums_s_reg[1][13]_449\(1),
      R => '0'
    );
\curr_sums_s_reg[1][14][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][14]_444\(0),
      Q => \curr_sums_s_reg[1][14]_445\(0),
      R => '0'
    );
\curr_sums_s_reg[1][14][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][14]_444\(1),
      Q => \curr_sums_s_reg[1][14]_445\(1),
      R => '0'
    );
\curr_sums_s_reg[1][15][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][15]_442\(0),
      Q => \curr_sums_s_reg[1][15]_443\(0),
      R => '0'
    );
\curr_sums_s_reg[1][15][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][15]_442\(1),
      Q => \curr_sums_s_reg[1][15]_443\(1),
      R => '0'
    );
\curr_sums_s_reg[1][16][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][16]_432\(0),
      Q => \curr_sums_s_reg[1][16]_433\(0),
      R => '0'
    );
\curr_sums_s_reg[1][16][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][16]_432\(1),
      Q => \curr_sums_s_reg[1][16]_433\(1),
      R => '0'
    );
\curr_sums_s_reg[1][17][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][17]_430\(0),
      Q => \curr_sums_s_reg[1][17]_431\(0),
      R => '0'
    );
\curr_sums_s_reg[1][17][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][17]_430\(1),
      Q => \curr_sums_s_reg[1][17]_431\(1),
      R => '0'
    );
\curr_sums_s_reg[1][18][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][18]_426\(0),
      Q => \curr_sums_s_reg[1][18]_427\(0),
      R => '0'
    );
\curr_sums_s_reg[1][18][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][18]_426\(1),
      Q => \curr_sums_s_reg[1][18]_427\(1),
      R => '0'
    );
\curr_sums_s_reg[1][19][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][19]_424\(0),
      Q => \curr_sums_s_reg[1][19]_425\(0),
      R => '0'
    );
\curr_sums_s_reg[1][19][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][19]_424\(1),
      Q => \curr_sums_s_reg[1][19]_425\(1),
      R => '0'
    );
\curr_sums_s_reg[1][1][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][1]_492\(0),
      Q => \curr_sums_s_reg[1][1]_493\(0),
      R => '0'
    );
\curr_sums_s_reg[1][1][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][1]_492\(1),
      Q => \curr_sums_s_reg[1][1]_493\(1),
      R => '0'
    );
\curr_sums_s_reg[1][20][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][20]_418\(0),
      Q => \curr_sums_s_reg[1][20]_419\(0),
      R => '0'
    );
\curr_sums_s_reg[1][20][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][20]_418\(1),
      Q => \curr_sums_s_reg[1][20]_419\(1),
      R => '0'
    );
\curr_sums_s_reg[1][21][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][21]_416\(0),
      Q => \curr_sums_s_reg[1][21]_417\(0),
      R => '0'
    );
\curr_sums_s_reg[1][21][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][21]_416\(1),
      Q => \curr_sums_s_reg[1][21]_417\(1),
      R => '0'
    );
\curr_sums_s_reg[1][22][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][22]_412\(0),
      Q => \curr_sums_s_reg[1][22]_413\(0),
      R => '0'
    );
\curr_sums_s_reg[1][22][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][22]_412\(1),
      Q => \curr_sums_s_reg[1][22]_413\(1),
      R => '0'
    );
\curr_sums_s_reg[1][23][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][23]_410\(0),
      Q => \curr_sums_s_reg[1][23]_411\(0),
      R => '0'
    );
\curr_sums_s_reg[1][23][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][23]_410\(1),
      Q => \curr_sums_s_reg[1][23]_411\(1),
      R => '0'
    );
\curr_sums_s_reg[1][24][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][24]_402\(0),
      Q => \curr_sums_s_reg[1][24]_403\(0),
      R => '0'
    );
\curr_sums_s_reg[1][24][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][24]_402\(1),
      Q => \curr_sums_s_reg[1][24]_403\(1),
      R => '0'
    );
\curr_sums_s_reg[1][25][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][25]_400\(0),
      Q => \curr_sums_s_reg[1][25]_401\(0),
      R => '0'
    );
\curr_sums_s_reg[1][25][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][25]_400\(1),
      Q => \curr_sums_s_reg[1][25]_401\(1),
      R => '0'
    );
\curr_sums_s_reg[1][26][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][26]_396\(0),
      Q => \curr_sums_s_reg[1][26]_397\(0),
      R => '0'
    );
\curr_sums_s_reg[1][26][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][26]_396\(1),
      Q => \curr_sums_s_reg[1][26]_397\(1),
      R => '0'
    );
\curr_sums_s_reg[1][27][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][27]_394\(0),
      Q => \curr_sums_s_reg[1][27]_395\(0),
      R => '0'
    );
\curr_sums_s_reg[1][27][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][27]_394\(1),
      Q => \curr_sums_s_reg[1][27]_395\(1),
      R => '0'
    );
\curr_sums_s_reg[1][28][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][28]_388\(0),
      Q => \curr_sums_s_reg[1][28]_389\(0),
      R => '0'
    );
\curr_sums_s_reg[1][28][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][28]_388\(1),
      Q => \curr_sums_s_reg[1][28]_389\(1),
      R => '0'
    );
\curr_sums_s_reg[1][29][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][29]_386\(0),
      Q => \curr_sums_s_reg[1][29]_387\(0),
      R => '0'
    );
\curr_sums_s_reg[1][29][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][29]_386\(1),
      Q => \curr_sums_s_reg[1][29]_387\(1),
      R => '0'
    );
\curr_sums_s_reg[1][2][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][2]_488\(0),
      Q => \curr_sums_s_reg[1][2]_489\(0),
      R => '0'
    );
\curr_sums_s_reg[1][2][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][2]_488\(1),
      Q => \curr_sums_s_reg[1][2]_489\(1),
      R => '0'
    );
\curr_sums_s_reg[1][30][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][30]_382\(0),
      Q => \curr_sums_s_reg[1][30]_383\(0),
      R => '0'
    );
\curr_sums_s_reg[1][30][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][30]_382\(1),
      Q => \curr_sums_s_reg[1][30]_383\(1),
      R => '0'
    );
\curr_sums_s_reg[1][31][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][31]_380\(0),
      Q => \curr_sums_s_reg[1][31]_381\(0),
      R => '0'
    );
\curr_sums_s_reg[1][31][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][31]_380\(1),
      Q => \curr_sums_s_reg[1][31]_381\(1),
      R => '0'
    );
\curr_sums_s_reg[1][32][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][32]_368\(0),
      Q => \curr_sums_s_reg[1][32]_369\(0),
      R => '0'
    );
\curr_sums_s_reg[1][32][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][32]_368\(1),
      Q => \curr_sums_s_reg[1][32]_369\(1),
      R => '0'
    );
\curr_sums_s_reg[1][33][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][33]_366\(0),
      Q => \curr_sums_s_reg[1][33]_367\(0),
      R => '0'
    );
\curr_sums_s_reg[1][33][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][33]_366\(1),
      Q => \curr_sums_s_reg[1][33]_367\(1),
      R => '0'
    );
\curr_sums_s_reg[1][34][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][34]_362\(0),
      Q => \curr_sums_s_reg[1][34]_363\(0),
      R => '0'
    );
\curr_sums_s_reg[1][34][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][34]_362\(1),
      Q => \curr_sums_s_reg[1][34]_363\(1),
      R => '0'
    );
\curr_sums_s_reg[1][35][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][35]_360\(0),
      Q => \curr_sums_s_reg[1][35]_361\(0),
      R => '0'
    );
\curr_sums_s_reg[1][35][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][35]_360\(1),
      Q => \curr_sums_s_reg[1][35]_361\(1),
      R => '0'
    );
\curr_sums_s_reg[1][36][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][36]_354\(0),
      Q => \curr_sums_s_reg[1][36]_355\(0),
      R => '0'
    );
\curr_sums_s_reg[1][36][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][36]_354\(1),
      Q => \curr_sums_s_reg[1][36]_355\(1),
      R => '0'
    );
\curr_sums_s_reg[1][37][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][37]_352\(0),
      Q => \curr_sums_s_reg[1][37]_353\(0),
      R => '0'
    );
\curr_sums_s_reg[1][37][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][37]_352\(1),
      Q => \curr_sums_s_reg[1][37]_353\(1),
      R => '0'
    );
\curr_sums_s_reg[1][38][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][38]_348\(0),
      Q => \curr_sums_s_reg[1][38]_349\(0),
      R => '0'
    );
\curr_sums_s_reg[1][38][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][38]_348\(1),
      Q => \curr_sums_s_reg[1][38]_349\(1),
      R => '0'
    );
\curr_sums_s_reg[1][39][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][39]_346\(0),
      Q => \curr_sums_s_reg[1][39]_347\(0),
      R => '0'
    );
\curr_sums_s_reg[1][39][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][39]_346\(1),
      Q => \curr_sums_s_reg[1][39]_347\(1),
      R => '0'
    );
\curr_sums_s_reg[1][3][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][3]_486\(0),
      Q => \curr_sums_s_reg[1][3]_487\(0),
      R => '0'
    );
\curr_sums_s_reg[1][3][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][3]_486\(1),
      Q => \curr_sums_s_reg[1][3]_487\(1),
      R => '0'
    );
\curr_sums_s_reg[1][40][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][40]_338\(0),
      Q => \curr_sums_s_reg[1][40]_339\(0),
      R => '0'
    );
\curr_sums_s_reg[1][40][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][40]_338\(1),
      Q => \curr_sums_s_reg[1][40]_339\(1),
      R => '0'
    );
\curr_sums_s_reg[1][41][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][41]_336\(0),
      Q => \curr_sums_s_reg[1][41]_337\(0),
      R => '0'
    );
\curr_sums_s_reg[1][41][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][41]_336\(1),
      Q => \curr_sums_s_reg[1][41]_337\(1),
      R => '0'
    );
\curr_sums_s_reg[1][42][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][42]_332\(0),
      Q => \curr_sums_s_reg[1][42]_333\(0),
      R => '0'
    );
\curr_sums_s_reg[1][42][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][42]_332\(1),
      Q => \curr_sums_s_reg[1][42]_333\(1),
      R => '0'
    );
\curr_sums_s_reg[1][43][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][43]_330\(0),
      Q => \curr_sums_s_reg[1][43]_331\(0),
      R => '0'
    );
\curr_sums_s_reg[1][43][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][43]_330\(1),
      Q => \curr_sums_s_reg[1][43]_331\(1),
      R => '0'
    );
\curr_sums_s_reg[1][44][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][44]_324\(0),
      Q => \curr_sums_s_reg[1][44]_325\(0),
      R => '0'
    );
\curr_sums_s_reg[1][44][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][44]_324\(1),
      Q => \curr_sums_s_reg[1][44]_325\(1),
      R => '0'
    );
\curr_sums_s_reg[1][45][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][45]_322\(0),
      Q => \curr_sums_s_reg[1][45]_323\(0),
      R => '0'
    );
\curr_sums_s_reg[1][45][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][45]_322\(1),
      Q => \curr_sums_s_reg[1][45]_323\(1),
      R => '0'
    );
\curr_sums_s_reg[1][46][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][46]_318\(0),
      Q => \curr_sums_s_reg[1][46]_319\(0),
      R => '0'
    );
\curr_sums_s_reg[1][46][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][46]_318\(1),
      Q => \curr_sums_s_reg[1][46]_319\(1),
      R => '0'
    );
\curr_sums_s_reg[1][47][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][47]_316\(0),
      Q => \curr_sums_s_reg[1][47]_317\(0),
      R => '0'
    );
\curr_sums_s_reg[1][47][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][47]_316\(1),
      Q => \curr_sums_s_reg[1][47]_317\(1),
      R => '0'
    );
\curr_sums_s_reg[1][48][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][48]_306\(0),
      Q => \curr_sums_s_reg[1][48]_307\(0),
      R => '0'
    );
\curr_sums_s_reg[1][48][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][48]_306\(1),
      Q => \curr_sums_s_reg[1][48]_307\(1),
      R => '0'
    );
\curr_sums_s_reg[1][49][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][49]_304\(0),
      Q => \curr_sums_s_reg[1][49]_305\(0),
      R => '0'
    );
\curr_sums_s_reg[1][49][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][49]_304\(1),
      Q => \curr_sums_s_reg[1][49]_305\(1),
      R => '0'
    );
\curr_sums_s_reg[1][4][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][4]_480\(0),
      Q => \curr_sums_s_reg[1][4]_481\(0),
      R => '0'
    );
\curr_sums_s_reg[1][4][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][4]_480\(1),
      Q => \curr_sums_s_reg[1][4]_481\(1),
      R => '0'
    );
\curr_sums_s_reg[1][50][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][50]_300\(0),
      Q => \curr_sums_s_reg[1][50]_301\(0),
      R => '0'
    );
\curr_sums_s_reg[1][50][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][50]_300\(1),
      Q => \curr_sums_s_reg[1][50]_301\(1),
      R => '0'
    );
\curr_sums_s_reg[1][51][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][51]_298\(0),
      Q => \curr_sums_s_reg[1][51]_299\(0),
      R => '0'
    );
\curr_sums_s_reg[1][51][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][51]_298\(1),
      Q => \curr_sums_s_reg[1][51]_299\(1),
      R => '0'
    );
\curr_sums_s_reg[1][52][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][52]_292\(0),
      Q => \curr_sums_s_reg[1][52]_293\(0),
      R => '0'
    );
\curr_sums_s_reg[1][52][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][52]_292\(1),
      Q => \curr_sums_s_reg[1][52]_293\(1),
      R => '0'
    );
\curr_sums_s_reg[1][53][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][53]_290\(0),
      Q => \curr_sums_s_reg[1][53]_291\(0),
      R => '0'
    );
\curr_sums_s_reg[1][53][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][53]_290\(1),
      Q => \curr_sums_s_reg[1][53]_291\(1),
      R => '0'
    );
\curr_sums_s_reg[1][54][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][54]_286\(0),
      Q => \curr_sums_s_reg[1][54]_287\(0),
      R => '0'
    );
\curr_sums_s_reg[1][54][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][54]_286\(1),
      Q => \curr_sums_s_reg[1][54]_287\(1),
      R => '0'
    );
\curr_sums_s_reg[1][55][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][55]_284\(0),
      Q => \curr_sums_s_reg[1][55]_285\(0),
      R => '0'
    );
\curr_sums_s_reg[1][55][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][55]_284\(1),
      Q => \curr_sums_s_reg[1][55]_285\(1),
      R => '0'
    );
\curr_sums_s_reg[1][56][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][56]_276\(0),
      Q => \curr_sums_s_reg[1][56]_277\(0),
      R => '0'
    );
\curr_sums_s_reg[1][56][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][56]_276\(1),
      Q => \curr_sums_s_reg[1][56]_277\(1),
      R => '0'
    );
\curr_sums_s_reg[1][57][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][57]_274\(0),
      Q => \curr_sums_s_reg[1][57]_275\(0),
      R => '0'
    );
\curr_sums_s_reg[1][57][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][57]_274\(1),
      Q => \curr_sums_s_reg[1][57]_275\(1),
      R => '0'
    );
\curr_sums_s_reg[1][58][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][58]_270\(0),
      Q => \curr_sums_s_reg[1][58]_271\(0),
      R => '0'
    );
\curr_sums_s_reg[1][58][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][58]_270\(1),
      Q => \curr_sums_s_reg[1][58]_271\(1),
      R => '0'
    );
\curr_sums_s_reg[1][59][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][59]_268\(0),
      Q => \curr_sums_s_reg[1][59]_269\(0),
      R => '0'
    );
\curr_sums_s_reg[1][59][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][59]_268\(1),
      Q => \curr_sums_s_reg[1][59]_269\(1),
      R => '0'
    );
\curr_sums_s_reg[1][5][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][5]_478\(0),
      Q => \curr_sums_s_reg[1][5]_479\(0),
      R => '0'
    );
\curr_sums_s_reg[1][5][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][5]_478\(1),
      Q => \curr_sums_s_reg[1][5]_479\(1),
      R => '0'
    );
\curr_sums_s_reg[1][60][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][60]_262\(0),
      Q => \curr_sums_s_reg[1][60]_263\(0),
      R => '0'
    );
\curr_sums_s_reg[1][60][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][60]_262\(1),
      Q => \curr_sums_s_reg[1][60]_263\(1),
      R => '0'
    );
\curr_sums_s_reg[1][61][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][61]_260\(0),
      Q => \curr_sums_s_reg[1][61]_261\(0),
      R => '0'
    );
\curr_sums_s_reg[1][61][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][61]_260\(1),
      Q => \curr_sums_s_reg[1][61]_261\(1),
      R => '0'
    );
\curr_sums_s_reg[1][62][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][62]_256\(0),
      Q => \curr_sums_s_reg[1][62]_257\(0),
      R => '0'
    );
\curr_sums_s_reg[1][62][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][62]_256\(1),
      Q => \curr_sums_s_reg[1][62]_257\(1),
      R => '0'
    );
\curr_sums_s_reg[1][63][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][63]_254\(0),
      Q => \curr_sums_s_reg[1][63]_255\(0),
      R => '0'
    );
\curr_sums_s_reg[1][63][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][63]_254\(1),
      Q => \curr_sums_s_reg[1][63]_255\(1),
      R => '0'
    );
\curr_sums_s_reg[1][64][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][64]_240\(0),
      Q => \curr_sums_s_reg[1][64]_241\(0),
      R => '0'
    );
\curr_sums_s_reg[1][64][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][64]_240\(1),
      Q => \curr_sums_s_reg[1][64]_241\(1),
      R => '0'
    );
\curr_sums_s_reg[1][65][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][65]_238\(0),
      Q => \curr_sums_s_reg[1][65]_239\(0),
      R => '0'
    );
\curr_sums_s_reg[1][65][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][65]_238\(1),
      Q => \curr_sums_s_reg[1][65]_239\(1),
      R => '0'
    );
\curr_sums_s_reg[1][66][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][66]_234\(0),
      Q => \curr_sums_s_reg[1][66]_235\(0),
      R => '0'
    );
\curr_sums_s_reg[1][66][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][66]_234\(1),
      Q => \curr_sums_s_reg[1][66]_235\(1),
      R => '0'
    );
\curr_sums_s_reg[1][67][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][67]_232\(0),
      Q => \curr_sums_s_reg[1][67]_233\(0),
      R => '0'
    );
\curr_sums_s_reg[1][67][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][67]_232\(1),
      Q => \curr_sums_s_reg[1][67]_233\(1),
      R => '0'
    );
\curr_sums_s_reg[1][68][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][68]_226\(0),
      Q => \curr_sums_s_reg[1][68]_227\(0),
      R => '0'
    );
\curr_sums_s_reg[1][68][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][68]_226\(1),
      Q => \curr_sums_s_reg[1][68]_227\(1),
      R => '0'
    );
\curr_sums_s_reg[1][69][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][69]_224\(0),
      Q => \curr_sums_s_reg[1][69]_225\(0),
      R => '0'
    );
\curr_sums_s_reg[1][69][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][69]_224\(1),
      Q => \curr_sums_s_reg[1][69]_225\(1),
      R => '0'
    );
\curr_sums_s_reg[1][6][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][6]_474\(0),
      Q => \curr_sums_s_reg[1][6]_475\(0),
      R => '0'
    );
\curr_sums_s_reg[1][6][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][6]_474\(1),
      Q => \curr_sums_s_reg[1][6]_475\(1),
      R => '0'
    );
\curr_sums_s_reg[1][70][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][70]_220\(0),
      Q => \curr_sums_s_reg[1][70]_221\(0),
      R => '0'
    );
\curr_sums_s_reg[1][70][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][70]_220\(1),
      Q => \curr_sums_s_reg[1][70]_221\(1),
      R => '0'
    );
\curr_sums_s_reg[1][71][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][71]_218\(0),
      Q => \curr_sums_s_reg[1][71]_219\(0),
      R => '0'
    );
\curr_sums_s_reg[1][71][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][71]_218\(1),
      Q => \curr_sums_s_reg[1][71]_219\(1),
      R => '0'
    );
\curr_sums_s_reg[1][72][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][72]_210\(0),
      Q => \curr_sums_s_reg[1][72]_211\(0),
      R => '0'
    );
\curr_sums_s_reg[1][72][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][72]_210\(1),
      Q => \curr_sums_s_reg[1][72]_211\(1),
      R => '0'
    );
\curr_sums_s_reg[1][73][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][73]_208\(0),
      Q => \curr_sums_s_reg[1][73]_209\(0),
      R => '0'
    );
\curr_sums_s_reg[1][73][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][73]_208\(1),
      Q => \curr_sums_s_reg[1][73]_209\(1),
      R => '0'
    );
\curr_sums_s_reg[1][74][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][74]_204\(0),
      Q => \curr_sums_s_reg[1][74]_205\(0),
      R => '0'
    );
\curr_sums_s_reg[1][74][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][74]_204\(1),
      Q => \curr_sums_s_reg[1][74]_205\(1),
      R => '0'
    );
\curr_sums_s_reg[1][75][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][75]_202\(0),
      Q => \curr_sums_s_reg[1][75]_203\(0),
      R => '0'
    );
\curr_sums_s_reg[1][75][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][75]_202\(1),
      Q => \curr_sums_s_reg[1][75]_203\(1),
      R => '0'
    );
\curr_sums_s_reg[1][76][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][76]_196\(0),
      Q => \curr_sums_s_reg[1][76]_197\(0),
      R => '0'
    );
\curr_sums_s_reg[1][76][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][76]_196\(1),
      Q => \curr_sums_s_reg[1][76]_197\(1),
      R => '0'
    );
\curr_sums_s_reg[1][77][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][77]_194\(0),
      Q => \curr_sums_s_reg[1][77]_195\(0),
      R => '0'
    );
\curr_sums_s_reg[1][77][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][77]_194\(1),
      Q => \curr_sums_s_reg[1][77]_195\(1),
      R => '0'
    );
\curr_sums_s_reg[1][78][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][78]_190\(0),
      Q => \curr_sums_s_reg[1][78]_191\(0),
      R => '0'
    );
\curr_sums_s_reg[1][78][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][78]_190\(1),
      Q => \curr_sums_s_reg[1][78]_191\(1),
      R => '0'
    );
\curr_sums_s_reg[1][79][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][79]_188\(0),
      Q => \curr_sums_s_reg[1][79]_189\(0),
      R => '0'
    );
\curr_sums_s_reg[1][79][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][79]_188\(1),
      Q => \curr_sums_s_reg[1][79]_189\(1),
      R => '0'
    );
\curr_sums_s_reg[1][7][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][7]_472\(0),
      Q => \curr_sums_s_reg[1][7]_473\(0),
      R => '0'
    );
\curr_sums_s_reg[1][7][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][7]_472\(1),
      Q => \curr_sums_s_reg[1][7]_473\(1),
      R => '0'
    );
\curr_sums_s_reg[1][80][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][80]_178\(0),
      Q => \curr_sums_s_reg[1][80]_179\(0),
      R => '0'
    );
\curr_sums_s_reg[1][80][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][80]_178\(1),
      Q => \curr_sums_s_reg[1][80]_179\(1),
      R => '0'
    );
\curr_sums_s_reg[1][81][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][81]_176\(0),
      Q => \curr_sums_s_reg[1][81]_177\(0),
      R => '0'
    );
\curr_sums_s_reg[1][81][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][81]_176\(1),
      Q => \curr_sums_s_reg[1][81]_177\(1),
      R => '0'
    );
\curr_sums_s_reg[1][82][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][82]_172\(0),
      Q => \curr_sums_s_reg[1][82]_173\(0),
      R => '0'
    );
\curr_sums_s_reg[1][82][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][82]_172\(1),
      Q => \curr_sums_s_reg[1][82]_173\(1),
      R => '0'
    );
\curr_sums_s_reg[1][83][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][83]_170\(0),
      Q => \curr_sums_s_reg[1][83]_171\(0),
      R => '0'
    );
\curr_sums_s_reg[1][83][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][83]_170\(1),
      Q => \curr_sums_s_reg[1][83]_171\(1),
      R => '0'
    );
\curr_sums_s_reg[1][84][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][84]_164\(0),
      Q => \curr_sums_s_reg[1][84]_165\(0),
      R => '0'
    );
\curr_sums_s_reg[1][84][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][84]_164\(1),
      Q => \curr_sums_s_reg[1][84]_165\(1),
      R => '0'
    );
\curr_sums_s_reg[1][85][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][85]_162\(0),
      Q => \curr_sums_s_reg[1][85]_163\(0),
      R => '0'
    );
\curr_sums_s_reg[1][85][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][85]_162\(1),
      Q => \curr_sums_s_reg[1][85]_163\(1),
      R => '0'
    );
\curr_sums_s_reg[1][86][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][86]_158\(0),
      Q => \curr_sums_s_reg[1][86]_159\(0),
      R => '0'
    );
\curr_sums_s_reg[1][86][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][86]_158\(1),
      Q => \curr_sums_s_reg[1][86]_159\(1),
      R => '0'
    );
\curr_sums_s_reg[1][87][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][87]_156\(0),
      Q => \curr_sums_s_reg[1][87]_157\(0),
      R => '0'
    );
\curr_sums_s_reg[1][87][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][87]_156\(1),
      Q => \curr_sums_s_reg[1][87]_157\(1),
      R => '0'
    );
\curr_sums_s_reg[1][88][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][88]_148\(0),
      Q => \curr_sums_s_reg[1][88]_149\(0),
      R => '0'
    );
\curr_sums_s_reg[1][88][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][88]_148\(1),
      Q => \curr_sums_s_reg[1][88]_149\(1),
      R => '0'
    );
\curr_sums_s_reg[1][89][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][89]_146\(0),
      Q => \curr_sums_s_reg[1][89]_147\(0),
      R => '0'
    );
\curr_sums_s_reg[1][89][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][89]_146\(1),
      Q => \curr_sums_s_reg[1][89]_147\(1),
      R => '0'
    );
\curr_sums_s_reg[1][8][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][8]_464\(0),
      Q => \curr_sums_s_reg[1][8]_465\(0),
      R => '0'
    );
\curr_sums_s_reg[1][8][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][8]_464\(1),
      Q => \curr_sums_s_reg[1][8]_465\(1),
      R => '0'
    );
\curr_sums_s_reg[1][90][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][90]_142\(0),
      Q => \curr_sums_s_reg[1][90]_143\(0),
      R => '0'
    );
\curr_sums_s_reg[1][90][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][90]_142\(1),
      Q => \curr_sums_s_reg[1][90]_143\(1),
      R => '0'
    );
\curr_sums_s_reg[1][91][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][91]_140\(0),
      Q => \curr_sums_s_reg[1][91]_141\(0),
      R => '0'
    );
\curr_sums_s_reg[1][91][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][91]_140\(1),
      Q => \curr_sums_s_reg[1][91]_141\(1),
      R => '0'
    );
\curr_sums_s_reg[1][92][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][92]_134\(0),
      Q => \curr_sums_s_reg[1][92]_135\(0),
      R => '0'
    );
\curr_sums_s_reg[1][92][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][92]_134\(1),
      Q => \curr_sums_s_reg[1][92]_135\(1),
      R => '0'
    );
\curr_sums_s_reg[1][93][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][93]_132\(0),
      Q => \curr_sums_s_reg[1][93]_133\(0),
      R => '0'
    );
\curr_sums_s_reg[1][93][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][93]_132\(1),
      Q => \curr_sums_s_reg[1][93]_133\(1),
      R => '0'
    );
\curr_sums_s_reg[1][94][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][94]_128\(0),
      Q => \curr_sums_s_reg[1][94]_129\(0),
      R => '0'
    );
\curr_sums_s_reg[1][94][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][94]_128\(1),
      Q => \curr_sums_s_reg[1][94]_129\(1),
      R => '0'
    );
\curr_sums_s_reg[1][95][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][95]_126\(0),
      Q => \curr_sums_s_reg[1][95]_127\(0),
      R => '0'
    );
\curr_sums_s_reg[1][95][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][95]_126\(1),
      Q => \curr_sums_s_reg[1][95]_127\(1),
      R => '0'
    );
\curr_sums_s_reg[1][96][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][96]_114\(0),
      Q => \curr_sums_s_reg[1][96]_115\(0),
      R => '0'
    );
\curr_sums_s_reg[1][96][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][96]_114\(1),
      Q => \curr_sums_s_reg[1][96]_115\(1),
      R => '0'
    );
\curr_sums_s_reg[1][97][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][97]_112\(0),
      Q => \curr_sums_s_reg[1][97]_113\(0),
      R => '0'
    );
\curr_sums_s_reg[1][97][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][97]_112\(1),
      Q => \curr_sums_s_reg[1][97]_113\(1),
      R => '0'
    );
\curr_sums_s_reg[1][98][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][98]_108\(0),
      Q => \curr_sums_s_reg[1][98]_109\(0),
      R => '0'
    );
\curr_sums_s_reg[1][98][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][98]_108\(1),
      Q => \curr_sums_s_reg[1][98]_109\(1),
      R => '0'
    );
\curr_sums_s_reg[1][99][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][99]_106\(0),
      Q => \curr_sums_s_reg[1][99]_107\(0),
      R => '0'
    );
\curr_sums_s_reg[1][99][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][99]_106\(1),
      Q => \curr_sums_s_reg[1][99]_107\(1),
      R => '0'
    );
\curr_sums_s_reg[1][9][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][9]_462\(0),
      Q => \curr_sums_s_reg[1][9]_463\(0),
      R => '0'
    );
\curr_sums_s_reg[1][9][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[1][9]_462\(1),
      Q => \curr_sums_s_reg[1][9]_463\(1),
      R => '0'
    );
\curr_sums_s_reg[2][0][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][0]_496\(0),
      Q => \curr_sums_s_reg[2][0]_497\(0),
      R => '0'
    );
\curr_sums_s_reg[2][0][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][0]_496\(1),
      Q => \curr_sums_s_reg[2][0]_497\(1),
      R => '0'
    );
\curr_sums_s_reg[2][0][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][0]_496\(2),
      Q => \curr_sums_s_reg[2][0]_497\(2),
      R => '0'
    );
\curr_sums_s_reg[2][10][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][10]_420\(0),
      Q => \curr_sums_s_reg[2][10]_421\(0),
      R => '0'
    );
\curr_sums_s_reg[2][10][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][10]_420\(1),
      Q => \curr_sums_s_reg[2][10]_421\(1),
      R => '0'
    );
\curr_sums_s_reg[2][10][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][10]_420\(2),
      Q => \curr_sums_s_reg[2][10]_421\(2),
      R => '0'
    );
\curr_sums_s_reg[2][11][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][11]_414\(0),
      Q => \curr_sums_s_reg[2][11]_415\(0),
      R => '0'
    );
\curr_sums_s_reg[2][11][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][11]_414\(1),
      Q => \curr_sums_s_reg[2][11]_415\(1),
      R => '0'
    );
\curr_sums_s_reg[2][11][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][11]_414\(2),
      Q => \curr_sums_s_reg[2][11]_415\(2),
      R => '0'
    );
\curr_sums_s_reg[2][12][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][12]_404\(0),
      Q => \curr_sums_s_reg[2][12]_405\(0),
      R => '0'
    );
\curr_sums_s_reg[2][12][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][12]_404\(1),
      Q => \curr_sums_s_reg[2][12]_405\(1),
      R => '0'
    );
\curr_sums_s_reg[2][12][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][12]_404\(2),
      Q => \curr_sums_s_reg[2][12]_405\(2),
      R => '0'
    );
\curr_sums_s_reg[2][13][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][13]_398\(0),
      Q => \curr_sums_s_reg[2][13]_399\(0),
      R => '0'
    );
\curr_sums_s_reg[2][13][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][13]_398\(1),
      Q => \curr_sums_s_reg[2][13]_399\(1),
      R => '0'
    );
\curr_sums_s_reg[2][13][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][13]_398\(2),
      Q => \curr_sums_s_reg[2][13]_399\(2),
      R => '0'
    );
\curr_sums_s_reg[2][14][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][14]_390\(0),
      Q => \curr_sums_s_reg[2][14]_391\(0),
      R => '0'
    );
\curr_sums_s_reg[2][14][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][14]_390\(1),
      Q => \curr_sums_s_reg[2][14]_391\(1),
      R => '0'
    );
\curr_sums_s_reg[2][14][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][14]_390\(2),
      Q => \curr_sums_s_reg[2][14]_391\(2),
      R => '0'
    );
\curr_sums_s_reg[2][15][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][15]_384\(0),
      Q => \curr_sums_s_reg[2][15]_385\(0),
      R => '0'
    );
\curr_sums_s_reg[2][15][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][15]_384\(1),
      Q => \curr_sums_s_reg[2][15]_385\(1),
      R => '0'
    );
\curr_sums_s_reg[2][15][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][15]_384\(2),
      Q => \curr_sums_s_reg[2][15]_385\(2),
      R => '0'
    );
\curr_sums_s_reg[2][16][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][16]_370\(0),
      Q => \curr_sums_s_reg[2][16]_371\(0),
      R => '0'
    );
\curr_sums_s_reg[2][16][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][16]_370\(1),
      Q => \curr_sums_s_reg[2][16]_371\(1),
      R => '0'
    );
\curr_sums_s_reg[2][16][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][16]_370\(2),
      Q => \curr_sums_s_reg[2][16]_371\(2),
      R => '0'
    );
\curr_sums_s_reg[2][17][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][17]_364\(0),
      Q => \curr_sums_s_reg[2][17]_365\(0),
      R => '0'
    );
\curr_sums_s_reg[2][17][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][17]_364\(1),
      Q => \curr_sums_s_reg[2][17]_365\(1),
      R => '0'
    );
\curr_sums_s_reg[2][17][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][17]_364\(2),
      Q => \curr_sums_s_reg[2][17]_365\(2),
      R => '0'
    );
\curr_sums_s_reg[2][18][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][18]_356\(0),
      Q => \curr_sums_s_reg[2][18]_357\(0),
      R => '0'
    );
\curr_sums_s_reg[2][18][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][18]_356\(1),
      Q => \curr_sums_s_reg[2][18]_357\(1),
      R => '0'
    );
\curr_sums_s_reg[2][18][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][18]_356\(2),
      Q => \curr_sums_s_reg[2][18]_357\(2),
      R => '0'
    );
\curr_sums_s_reg[2][19][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][19]_350\(0),
      Q => \curr_sums_s_reg[2][19]_351\(0),
      R => '0'
    );
\curr_sums_s_reg[2][19][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][19]_350\(1),
      Q => \curr_sums_s_reg[2][19]_351\(1),
      R => '0'
    );
\curr_sums_s_reg[2][19][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][19]_350\(2),
      Q => \curr_sums_s_reg[2][19]_351\(2),
      R => '0'
    );
\curr_sums_s_reg[2][1][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][1]_490\(0),
      Q => \curr_sums_s_reg[2][1]_491\(0),
      R => '0'
    );
\curr_sums_s_reg[2][1][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][1]_490\(1),
      Q => \curr_sums_s_reg[2][1]_491\(1),
      R => '0'
    );
\curr_sums_s_reg[2][1][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][1]_490\(2),
      Q => \curr_sums_s_reg[2][1]_491\(2),
      R => '0'
    );
\curr_sums_s_reg[2][20][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][20]_340\(0),
      Q => \curr_sums_s_reg[2][20]_341\(0),
      R => '0'
    );
\curr_sums_s_reg[2][20][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][20]_340\(1),
      Q => \curr_sums_s_reg[2][20]_341\(1),
      R => '0'
    );
\curr_sums_s_reg[2][20][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][20]_340\(2),
      Q => \curr_sums_s_reg[2][20]_341\(2),
      R => '0'
    );
\curr_sums_s_reg[2][21][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][21]_334\(0),
      Q => \curr_sums_s_reg[2][21]_335\(0),
      R => '0'
    );
\curr_sums_s_reg[2][21][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][21]_334\(1),
      Q => \curr_sums_s_reg[2][21]_335\(1),
      R => '0'
    );
\curr_sums_s_reg[2][21][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][21]_334\(2),
      Q => \curr_sums_s_reg[2][21]_335\(2),
      R => '0'
    );
\curr_sums_s_reg[2][22][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][22]_326\(0),
      Q => \curr_sums_s_reg[2][22]_327\(0),
      R => '0'
    );
\curr_sums_s_reg[2][22][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][22]_326\(1),
      Q => \curr_sums_s_reg[2][22]_327\(1),
      R => '0'
    );
\curr_sums_s_reg[2][22][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][22]_326\(2),
      Q => \curr_sums_s_reg[2][22]_327\(2),
      R => '0'
    );
\curr_sums_s_reg[2][23][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][23]_320\(0),
      Q => \curr_sums_s_reg[2][23]_321\(0),
      R => '0'
    );
\curr_sums_s_reg[2][23][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][23]_320\(1),
      Q => \curr_sums_s_reg[2][23]_321\(1),
      R => '0'
    );
\curr_sums_s_reg[2][23][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][23]_320\(2),
      Q => \curr_sums_s_reg[2][23]_321\(2),
      R => '0'
    );
\curr_sums_s_reg[2][24][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][24]_308\(0),
      Q => \curr_sums_s_reg[2][24]_309\(0),
      R => '0'
    );
\curr_sums_s_reg[2][24][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][24]_308\(1),
      Q => \curr_sums_s_reg[2][24]_309\(1),
      R => '0'
    );
\curr_sums_s_reg[2][24][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][24]_308\(2),
      Q => \curr_sums_s_reg[2][24]_309\(2),
      R => '0'
    );
\curr_sums_s_reg[2][25][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][25]_302\(0),
      Q => \curr_sums_s_reg[2][25]_303\(0),
      R => '0'
    );
\curr_sums_s_reg[2][25][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][25]_302\(1),
      Q => \curr_sums_s_reg[2][25]_303\(1),
      R => '0'
    );
\curr_sums_s_reg[2][25][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][25]_302\(2),
      Q => \curr_sums_s_reg[2][25]_303\(2),
      R => '0'
    );
\curr_sums_s_reg[2][26][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][26]_294\(0),
      Q => \curr_sums_s_reg[2][26]_295\(0),
      R => '0'
    );
\curr_sums_s_reg[2][26][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][26]_294\(1),
      Q => \curr_sums_s_reg[2][26]_295\(1),
      R => '0'
    );
\curr_sums_s_reg[2][26][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][26]_294\(2),
      Q => \curr_sums_s_reg[2][26]_295\(2),
      R => '0'
    );
\curr_sums_s_reg[2][27][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][27]_288\(0),
      Q => \curr_sums_s_reg[2][27]_289\(0),
      R => '0'
    );
\curr_sums_s_reg[2][27][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][27]_288\(1),
      Q => \curr_sums_s_reg[2][27]_289\(1),
      R => '0'
    );
\curr_sums_s_reg[2][27][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][27]_288\(2),
      Q => \curr_sums_s_reg[2][27]_289\(2),
      R => '0'
    );
\curr_sums_s_reg[2][28][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][28]_278\(0),
      Q => \curr_sums_s_reg[2][28]_279\(0),
      R => '0'
    );
\curr_sums_s_reg[2][28][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][28]_278\(1),
      Q => \curr_sums_s_reg[2][28]_279\(1),
      R => '0'
    );
\curr_sums_s_reg[2][28][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][28]_278\(2),
      Q => \curr_sums_s_reg[2][28]_279\(2),
      R => '0'
    );
\curr_sums_s_reg[2][29][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][29]_272\(0),
      Q => \curr_sums_s_reg[2][29]_273\(0),
      R => '0'
    );
\curr_sums_s_reg[2][29][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][29]_272\(1),
      Q => \curr_sums_s_reg[2][29]_273\(1),
      R => '0'
    );
\curr_sums_s_reg[2][29][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][29]_272\(2),
      Q => \curr_sums_s_reg[2][29]_273\(2),
      R => '0'
    );
\curr_sums_s_reg[2][2][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][2]_482\(0),
      Q => \curr_sums_s_reg[2][2]_483\(0),
      R => '0'
    );
\curr_sums_s_reg[2][2][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][2]_482\(1),
      Q => \curr_sums_s_reg[2][2]_483\(1),
      R => '0'
    );
\curr_sums_s_reg[2][2][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][2]_482\(2),
      Q => \curr_sums_s_reg[2][2]_483\(2),
      R => '0'
    );
\curr_sums_s_reg[2][30][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][30]_264\(0),
      Q => \curr_sums_s_reg[2][30]_265\(0),
      R => '0'
    );
\curr_sums_s_reg[2][30][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][30]_264\(1),
      Q => \curr_sums_s_reg[2][30]_265\(1),
      R => '0'
    );
\curr_sums_s_reg[2][30][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][30]_264\(2),
      Q => \curr_sums_s_reg[2][30]_265\(2),
      R => '0'
    );
\curr_sums_s_reg[2][31][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][31]_258\(0),
      Q => \curr_sums_s_reg[2][31]_259\(0),
      R => '0'
    );
\curr_sums_s_reg[2][31][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][31]_258\(1),
      Q => \curr_sums_s_reg[2][31]_259\(1),
      R => '0'
    );
\curr_sums_s_reg[2][31][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][31]_258\(2),
      Q => \curr_sums_s_reg[2][31]_259\(2),
      R => '0'
    );
\curr_sums_s_reg[2][32][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][32]_242\(0),
      Q => \curr_sums_s_reg[2][32]_243\(0),
      R => '0'
    );
\curr_sums_s_reg[2][32][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][32]_242\(1),
      Q => \curr_sums_s_reg[2][32]_243\(1),
      R => '0'
    );
\curr_sums_s_reg[2][32][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][32]_242\(2),
      Q => \curr_sums_s_reg[2][32]_243\(2),
      R => '0'
    );
\curr_sums_s_reg[2][33][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][33]_236\(0),
      Q => \curr_sums_s_reg[2][33]_237\(0),
      R => '0'
    );
\curr_sums_s_reg[2][33][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][33]_236\(1),
      Q => \curr_sums_s_reg[2][33]_237\(1),
      R => '0'
    );
\curr_sums_s_reg[2][33][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][33]_236\(2),
      Q => \curr_sums_s_reg[2][33]_237\(2),
      R => '0'
    );
\curr_sums_s_reg[2][34][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][34]_228\(0),
      Q => \curr_sums_s_reg[2][34]_229\(0),
      R => '0'
    );
\curr_sums_s_reg[2][34][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][34]_228\(1),
      Q => \curr_sums_s_reg[2][34]_229\(1),
      R => '0'
    );
\curr_sums_s_reg[2][34][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][34]_228\(2),
      Q => \curr_sums_s_reg[2][34]_229\(2),
      R => '0'
    );
\curr_sums_s_reg[2][35][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][35]_222\(0),
      Q => \curr_sums_s_reg[2][35]_223\(0),
      R => '0'
    );
\curr_sums_s_reg[2][35][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][35]_222\(1),
      Q => \curr_sums_s_reg[2][35]_223\(1),
      R => '0'
    );
\curr_sums_s_reg[2][35][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][35]_222\(2),
      Q => \curr_sums_s_reg[2][35]_223\(2),
      R => '0'
    );
\curr_sums_s_reg[2][36][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][36]_212\(0),
      Q => \curr_sums_s_reg[2][36]_213\(0),
      R => '0'
    );
\curr_sums_s_reg[2][36][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][36]_212\(1),
      Q => \curr_sums_s_reg[2][36]_213\(1),
      R => '0'
    );
\curr_sums_s_reg[2][36][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][36]_212\(2),
      Q => \curr_sums_s_reg[2][36]_213\(2),
      R => '0'
    );
\curr_sums_s_reg[2][37][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][37]_206\(0),
      Q => \curr_sums_s_reg[2][37]_207\(0),
      R => '0'
    );
\curr_sums_s_reg[2][37][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][37]_206\(1),
      Q => \curr_sums_s_reg[2][37]_207\(1),
      R => '0'
    );
\curr_sums_s_reg[2][37][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][37]_206\(2),
      Q => \curr_sums_s_reg[2][37]_207\(2),
      R => '0'
    );
\curr_sums_s_reg[2][38][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][38]_198\(0),
      Q => \curr_sums_s_reg[2][38]_199\(0),
      R => '0'
    );
\curr_sums_s_reg[2][38][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][38]_198\(1),
      Q => \curr_sums_s_reg[2][38]_199\(1),
      R => '0'
    );
\curr_sums_s_reg[2][38][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][38]_198\(2),
      Q => \curr_sums_s_reg[2][38]_199\(2),
      R => '0'
    );
\curr_sums_s_reg[2][39][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][39]_192\(0),
      Q => \curr_sums_s_reg[2][39]_193\(0),
      R => '0'
    );
\curr_sums_s_reg[2][39][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][39]_192\(1),
      Q => \curr_sums_s_reg[2][39]_193\(1),
      R => '0'
    );
\curr_sums_s_reg[2][39][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][39]_192\(2),
      Q => \curr_sums_s_reg[2][39]_193\(2),
      R => '0'
    );
\curr_sums_s_reg[2][3][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][3]_476\(0),
      Q => \curr_sums_s_reg[2][3]_477\(0),
      R => '0'
    );
\curr_sums_s_reg[2][3][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][3]_476\(1),
      Q => \curr_sums_s_reg[2][3]_477\(1),
      R => '0'
    );
\curr_sums_s_reg[2][3][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][3]_476\(2),
      Q => \curr_sums_s_reg[2][3]_477\(2),
      R => '0'
    );
\curr_sums_s_reg[2][40][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][40]_180\(0),
      Q => \curr_sums_s_reg[2][40]_181\(0),
      R => '0'
    );
\curr_sums_s_reg[2][40][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][40]_180\(1),
      Q => \curr_sums_s_reg[2][40]_181\(1),
      R => '0'
    );
\curr_sums_s_reg[2][40][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][40]_180\(2),
      Q => \curr_sums_s_reg[2][40]_181\(2),
      R => '0'
    );
\curr_sums_s_reg[2][41][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][41]_174\(0),
      Q => \curr_sums_s_reg[2][41]_175\(0),
      R => '0'
    );
\curr_sums_s_reg[2][41][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][41]_174\(1),
      Q => \curr_sums_s_reg[2][41]_175\(1),
      R => '0'
    );
\curr_sums_s_reg[2][41][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][41]_174\(2),
      Q => \curr_sums_s_reg[2][41]_175\(2),
      R => '0'
    );
\curr_sums_s_reg[2][42][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][42]_166\(0),
      Q => \curr_sums_s_reg[2][42]_167\(0),
      R => '0'
    );
\curr_sums_s_reg[2][42][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][42]_166\(1),
      Q => \curr_sums_s_reg[2][42]_167\(1),
      R => '0'
    );
\curr_sums_s_reg[2][42][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][42]_166\(2),
      Q => \curr_sums_s_reg[2][42]_167\(2),
      R => '0'
    );
\curr_sums_s_reg[2][43][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][43]_160\(0),
      Q => \curr_sums_s_reg[2][43]_161\(0),
      R => '0'
    );
\curr_sums_s_reg[2][43][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][43]_160\(1),
      Q => \curr_sums_s_reg[2][43]_161\(1),
      R => '0'
    );
\curr_sums_s_reg[2][43][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][43]_160\(2),
      Q => \curr_sums_s_reg[2][43]_161\(2),
      R => '0'
    );
\curr_sums_s_reg[2][44][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][44]_150\(0),
      Q => \curr_sums_s_reg[2][44]_151\(0),
      R => '0'
    );
\curr_sums_s_reg[2][44][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][44]_150\(1),
      Q => \curr_sums_s_reg[2][44]_151\(1),
      R => '0'
    );
\curr_sums_s_reg[2][44][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][44]_150\(2),
      Q => \curr_sums_s_reg[2][44]_151\(2),
      R => '0'
    );
\curr_sums_s_reg[2][45][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][45]_144\(0),
      Q => \curr_sums_s_reg[2][45]_145\(0),
      R => '0'
    );
\curr_sums_s_reg[2][45][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][45]_144\(1),
      Q => \curr_sums_s_reg[2][45]_145\(1),
      R => '0'
    );
\curr_sums_s_reg[2][45][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][45]_144\(2),
      Q => \curr_sums_s_reg[2][45]_145\(2),
      R => '0'
    );
\curr_sums_s_reg[2][46][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][46]_136\(0),
      Q => \curr_sums_s_reg[2][46]_137\(0),
      R => '0'
    );
\curr_sums_s_reg[2][46][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][46]_136\(1),
      Q => \curr_sums_s_reg[2][46]_137\(1),
      R => '0'
    );
\curr_sums_s_reg[2][46][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][46]_136\(2),
      Q => \curr_sums_s_reg[2][46]_137\(2),
      R => '0'
    );
\curr_sums_s_reg[2][47][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][47]_130\(0),
      Q => \curr_sums_s_reg[2][47]_131\(0),
      R => '0'
    );
\curr_sums_s_reg[2][47][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][47]_130\(1),
      Q => \curr_sums_s_reg[2][47]_131\(1),
      R => '0'
    );
\curr_sums_s_reg[2][47][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][47]_130\(2),
      Q => \curr_sums_s_reg[2][47]_131\(2),
      R => '0'
    );
\curr_sums_s_reg[2][48][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][48]_116\(0),
      Q => \curr_sums_s_reg[2][48]_117\(0),
      R => '0'
    );
\curr_sums_s_reg[2][48][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][48]_116\(1),
      Q => \curr_sums_s_reg[2][48]_117\(1),
      R => '0'
    );
\curr_sums_s_reg[2][48][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][48]_116\(2),
      Q => \curr_sums_s_reg[2][48]_117\(2),
      R => '0'
    );
\curr_sums_s_reg[2][49][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][49]_110\(0),
      Q => \curr_sums_s_reg[2][49]_111\(0),
      R => '0'
    );
\curr_sums_s_reg[2][49][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][49]_110\(1),
      Q => \curr_sums_s_reg[2][49]_111\(1),
      R => '0'
    );
\curr_sums_s_reg[2][49][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][49]_110\(2),
      Q => \curr_sums_s_reg[2][49]_111\(2),
      R => '0'
    );
\curr_sums_s_reg[2][4][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][4]_466\(0),
      Q => \curr_sums_s_reg[2][4]_467\(0),
      R => '0'
    );
\curr_sums_s_reg[2][4][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][4]_466\(1),
      Q => \curr_sums_s_reg[2][4]_467\(1),
      R => '0'
    );
\curr_sums_s_reg[2][4][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][4]_466\(2),
      Q => \curr_sums_s_reg[2][4]_467\(2),
      R => '0'
    );
\curr_sums_s_reg[2][50][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][50]_102\(0),
      Q => \curr_sums_s_reg[2][50]_103\(0),
      R => '0'
    );
\curr_sums_s_reg[2][50][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][50]_102\(1),
      Q => \curr_sums_s_reg[2][50]_103\(1),
      R => '0'
    );
\curr_sums_s_reg[2][50][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][50]_102\(2),
      Q => \curr_sums_s_reg[2][50]_103\(2),
      R => '0'
    );
\curr_sums_s_reg[2][51][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][51]_96\(0),
      Q => \curr_sums_s_reg[2][51]_97\(0),
      R => '0'
    );
\curr_sums_s_reg[2][51][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][51]_96\(1),
      Q => \curr_sums_s_reg[2][51]_97\(1),
      R => '0'
    );
\curr_sums_s_reg[2][51][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][51]_96\(2),
      Q => \curr_sums_s_reg[2][51]_97\(2),
      R => '0'
    );
\curr_sums_s_reg[2][52][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][52]_86\(0),
      Q => \curr_sums_s_reg[2][52]_87\(0),
      R => '0'
    );
\curr_sums_s_reg[2][52][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][52]_86\(1),
      Q => \curr_sums_s_reg[2][52]_87\(1),
      R => '0'
    );
\curr_sums_s_reg[2][52][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][52]_86\(2),
      Q => \curr_sums_s_reg[2][52]_87\(2),
      R => '0'
    );
\curr_sums_s_reg[2][53][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][53]_80\(0),
      Q => \curr_sums_s_reg[2][53]_81\(0),
      R => '0'
    );
\curr_sums_s_reg[2][53][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][53]_80\(1),
      Q => \curr_sums_s_reg[2][53]_81\(1),
      R => '0'
    );
\curr_sums_s_reg[2][53][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][53]_80\(2),
      Q => \curr_sums_s_reg[2][53]_81\(2),
      R => '0'
    );
\curr_sums_s_reg[2][54][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][54]_72\(0),
      Q => \curr_sums_s_reg[2][54]_73\(0),
      R => '0'
    );
\curr_sums_s_reg[2][54][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][54]_72\(1),
      Q => \curr_sums_s_reg[2][54]_73\(1),
      R => '0'
    );
\curr_sums_s_reg[2][54][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][54]_72\(2),
      Q => \curr_sums_s_reg[2][54]_73\(2),
      R => '0'
    );
\curr_sums_s_reg[2][55][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][55]_66\(0),
      Q => \curr_sums_s_reg[2][55]_67\(0),
      R => '0'
    );
\curr_sums_s_reg[2][55][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][55]_66\(1),
      Q => \curr_sums_s_reg[2][55]_67\(1),
      R => '0'
    );
\curr_sums_s_reg[2][55][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][55]_66\(2),
      Q => \curr_sums_s_reg[2][55]_67\(2),
      R => '0'
    );
\curr_sums_s_reg[2][56][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][56]_54\(0),
      Q => \curr_sums_s_reg[2][56]_55\(0),
      R => '0'
    );
\curr_sums_s_reg[2][56][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][56]_54\(1),
      Q => \curr_sums_s_reg[2][56]_55\(1),
      R => '0'
    );
\curr_sums_s_reg[2][56][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][56]_54\(2),
      Q => \curr_sums_s_reg[2][56]_55\(2),
      R => '0'
    );
\curr_sums_s_reg[2][57][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][57]_48\(0),
      Q => \curr_sums_s_reg[2][57]_49\(0),
      R => '0'
    );
\curr_sums_s_reg[2][57][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][57]_48\(1),
      Q => \curr_sums_s_reg[2][57]_49\(1),
      R => '0'
    );
\curr_sums_s_reg[2][57][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][57]_48\(2),
      Q => \curr_sums_s_reg[2][57]_49\(2),
      R => '0'
    );
\curr_sums_s_reg[2][58][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][58]_40\(0),
      Q => \curr_sums_s_reg[2][58]_41\(0),
      R => '0'
    );
\curr_sums_s_reg[2][58][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][58]_40\(1),
      Q => \curr_sums_s_reg[2][58]_41\(1),
      R => '0'
    );
\curr_sums_s_reg[2][58][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][58]_40\(2),
      Q => \curr_sums_s_reg[2][58]_41\(2),
      R => '0'
    );
\curr_sums_s_reg[2][59][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][59]_34\(0),
      Q => \curr_sums_s_reg[2][59]_35\(0),
      R => '0'
    );
\curr_sums_s_reg[2][59][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][59]_34\(1),
      Q => \curr_sums_s_reg[2][59]_35\(1),
      R => '0'
    );
\curr_sums_s_reg[2][59][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][59]_34\(2),
      Q => \curr_sums_s_reg[2][59]_35\(2),
      R => '0'
    );
\curr_sums_s_reg[2][5][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][5]_460\(0),
      Q => \curr_sums_s_reg[2][5]_461\(0),
      R => '0'
    );
\curr_sums_s_reg[2][5][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][5]_460\(1),
      Q => \curr_sums_s_reg[2][5]_461\(1),
      R => '0'
    );
\curr_sums_s_reg[2][5][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][5]_460\(2),
      Q => \curr_sums_s_reg[2][5]_461\(2),
      R => '0'
    );
\curr_sums_s_reg[2][60][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][60]_24\(0),
      Q => \curr_sums_s_reg[2][60]_25\(0),
      R => '0'
    );
\curr_sums_s_reg[2][60][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][60]_24\(1),
      Q => \curr_sums_s_reg[2][60]_25\(1),
      R => '0'
    );
\curr_sums_s_reg[2][60][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][60]_24\(2),
      Q => \curr_sums_s_reg[2][60]_25\(2),
      R => '0'
    );
\curr_sums_s_reg[2][61][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][61]_18\(0),
      Q => \curr_sums_s_reg[2][61]_19\(0),
      R => '0'
    );
\curr_sums_s_reg[2][61][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][61]_18\(1),
      Q => \curr_sums_s_reg[2][61]_19\(1),
      R => '0'
    );
\curr_sums_s_reg[2][61][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][61]_18\(2),
      Q => \curr_sums_s_reg[2][61]_19\(2),
      R => '0'
    );
\curr_sums_s_reg[2][62][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][62]_10\(0),
      Q => \curr_sums_s_reg[2][62]_11\(0),
      R => '0'
    );
\curr_sums_s_reg[2][62][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][62]_10\(1),
      Q => \curr_sums_s_reg[2][62]_11\(1),
      R => '0'
    );
\curr_sums_s_reg[2][62][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][62]_10\(2),
      Q => \curr_sums_s_reg[2][62]_11\(2),
      R => '0'
    );
\curr_sums_s_reg[2][63][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][63]_4\(0),
      Q => \curr_sums_s_reg[2][63]_5\(0),
      R => '0'
    );
\curr_sums_s_reg[2][63][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][63]_4\(1),
      Q => \curr_sums_s_reg[2][63]_5\(1),
      R => '0'
    );
\curr_sums_s_reg[2][63][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][63]_4\(2),
      Q => \curr_sums_s_reg[2][63]_5\(2),
      R => '0'
    );
\curr_sums_s_reg[2][6][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][6]_452\(0),
      Q => \curr_sums_s_reg[2][6]_453\(0),
      R => '0'
    );
\curr_sums_s_reg[2][6][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][6]_452\(1),
      Q => \curr_sums_s_reg[2][6]_453\(1),
      R => '0'
    );
\curr_sums_s_reg[2][6][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][6]_452\(2),
      Q => \curr_sums_s_reg[2][6]_453\(2),
      R => '0'
    );
\curr_sums_s_reg[2][7][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][7]_446\(0),
      Q => \curr_sums_s_reg[2][7]_447\(0),
      R => '0'
    );
\curr_sums_s_reg[2][7][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][7]_446\(1),
      Q => \curr_sums_s_reg[2][7]_447\(1),
      R => '0'
    );
\curr_sums_s_reg[2][7][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][7]_446\(2),
      Q => \curr_sums_s_reg[2][7]_447\(2),
      R => '0'
    );
\curr_sums_s_reg[2][8][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][8]_434\(0),
      Q => \curr_sums_s_reg[2][8]_435\(0),
      R => '0'
    );
\curr_sums_s_reg[2][8][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][8]_434\(1),
      Q => \curr_sums_s_reg[2][8]_435\(1),
      R => '0'
    );
\curr_sums_s_reg[2][8][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][8]_434\(2),
      Q => \curr_sums_s_reg[2][8]_435\(2),
      R => '0'
    );
\curr_sums_s_reg[2][9][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][9]_428\(0),
      Q => \curr_sums_s_reg[2][9]_429\(0),
      R => '0'
    );
\curr_sums_s_reg[2][9][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][9]_428\(1),
      Q => \curr_sums_s_reg[2][9]_429\(1),
      R => '0'
    );
\curr_sums_s_reg[2][9][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[2][9]_428\(2),
      Q => \curr_sums_s_reg[2][9]_429\(2),
      R => '0'
    );
\curr_sums_s_reg[3][0][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][0]_498\(0),
      Q => \curr_sums_s_reg[3][0]_499\(0),
      R => '0'
    );
\curr_sums_s_reg[3][0][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][0]_498\(1),
      Q => \curr_sums_s_reg[3][0]_499\(1),
      R => '0'
    );
\curr_sums_s_reg[3][0][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][0]_498\(2),
      Q => \curr_sums_s_reg[3][0]_499\(2),
      R => '0'
    );
\curr_sums_s_reg[3][0][3]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][0]_498\(3),
      Q => \curr_sums_s_reg[3][0]_499\(3),
      R => '0'
    );
\curr_sums_s_reg[3][10][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][10]_342\(0),
      Q => \curr_sums_s_reg[3][10]_343\(0),
      R => '0'
    );
\curr_sums_s_reg[3][10][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][10]_342\(1),
      Q => \curr_sums_s_reg[3][10]_343\(1),
      R => '0'
    );
\curr_sums_s_reg[3][10][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][10]_342\(2),
      Q => \curr_sums_s_reg[3][10]_343\(2),
      R => '0'
    );
\curr_sums_s_reg[3][10][3]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][10]_342\(3),
      Q => \curr_sums_s_reg[3][10]_343\(3),
      R => '0'
    );
\curr_sums_s_reg[3][11][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][11]_328\(0),
      Q => \curr_sums_s_reg[3][11]_329\(0),
      R => '0'
    );
\curr_sums_s_reg[3][11][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][11]_328\(1),
      Q => \curr_sums_s_reg[3][11]_329\(1),
      R => '0'
    );
\curr_sums_s_reg[3][11][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][11]_328\(2),
      Q => \curr_sums_s_reg[3][11]_329\(2),
      R => '0'
    );
\curr_sums_s_reg[3][11][3]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][11]_328\(3),
      Q => \curr_sums_s_reg[3][11]_329\(3),
      R => '0'
    );
\curr_sums_s_reg[3][12][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][12]_310\(0),
      Q => \curr_sums_s_reg[3][12]_311\(0),
      R => '0'
    );
\curr_sums_s_reg[3][12][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][12]_310\(1),
      Q => \curr_sums_s_reg[3][12]_311\(1),
      R => '0'
    );
\curr_sums_s_reg[3][12][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][12]_310\(2),
      Q => \curr_sums_s_reg[3][12]_311\(2),
      R => '0'
    );
\curr_sums_s_reg[3][12][3]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][12]_310\(3),
      Q => \curr_sums_s_reg[3][12]_311\(3),
      R => '0'
    );
\curr_sums_s_reg[3][13][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][13]_296\(0),
      Q => \curr_sums_s_reg[3][13]_297\(0),
      R => '0'
    );
\curr_sums_s_reg[3][13][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][13]_296\(1),
      Q => \curr_sums_s_reg[3][13]_297\(1),
      R => '0'
    );
\curr_sums_s_reg[3][13][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][13]_296\(2),
      Q => \curr_sums_s_reg[3][13]_297\(2),
      R => '0'
    );
\curr_sums_s_reg[3][13][3]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][13]_296\(3),
      Q => \curr_sums_s_reg[3][13]_297\(3),
      R => '0'
    );
\curr_sums_s_reg[3][14][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][14]_280\(0),
      Q => \curr_sums_s_reg[3][14]_281\(0),
      R => '0'
    );
\curr_sums_s_reg[3][14][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][14]_280\(1),
      Q => \curr_sums_s_reg[3][14]_281\(1),
      R => '0'
    );
\curr_sums_s_reg[3][14][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][14]_280\(2),
      Q => \curr_sums_s_reg[3][14]_281\(2),
      R => '0'
    );
\curr_sums_s_reg[3][14][3]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][14]_280\(3),
      Q => \curr_sums_s_reg[3][14]_281\(3),
      R => '0'
    );
\curr_sums_s_reg[3][15][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][15]_266\(0),
      Q => \curr_sums_s_reg[3][15]_267\(0),
      R => '0'
    );
\curr_sums_s_reg[3][15][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][15]_266\(1),
      Q => \curr_sums_s_reg[3][15]_267\(1),
      R => '0'
    );
\curr_sums_s_reg[3][15][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][15]_266\(2),
      Q => \curr_sums_s_reg[3][15]_267\(2),
      R => '0'
    );
\curr_sums_s_reg[3][15][3]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][15]_266\(3),
      Q => \curr_sums_s_reg[3][15]_267\(3),
      R => '0'
    );
\curr_sums_s_reg[3][16][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][16]_244\(0),
      Q => \curr_sums_s_reg[3][16]_245\(0),
      R => '0'
    );
\curr_sums_s_reg[3][16][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][16]_244\(1),
      Q => \curr_sums_s_reg[3][16]_245\(1),
      R => '0'
    );
\curr_sums_s_reg[3][16][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][16]_244\(2),
      Q => \curr_sums_s_reg[3][16]_245\(2),
      R => '0'
    );
\curr_sums_s_reg[3][16][3]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][16]_244\(3),
      Q => \curr_sums_s_reg[3][16]_245\(3),
      R => '0'
    );
\curr_sums_s_reg[3][17][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][17]_230\(0),
      Q => \curr_sums_s_reg[3][17]_231\(0),
      R => '0'
    );
\curr_sums_s_reg[3][17][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][17]_230\(1),
      Q => \curr_sums_s_reg[3][17]_231\(1),
      R => '0'
    );
\curr_sums_s_reg[3][17][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][17]_230\(2),
      Q => \curr_sums_s_reg[3][17]_231\(2),
      R => '0'
    );
\curr_sums_s_reg[3][17][3]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][17]_230\(3),
      Q => \curr_sums_s_reg[3][17]_231\(3),
      R => '0'
    );
\curr_sums_s_reg[3][18][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][18]_214\(0),
      Q => \curr_sums_s_reg[3][18]_215\(0),
      R => '0'
    );
\curr_sums_s_reg[3][18][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][18]_214\(1),
      Q => \curr_sums_s_reg[3][18]_215\(1),
      R => '0'
    );
\curr_sums_s_reg[3][18][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][18]_214\(2),
      Q => \curr_sums_s_reg[3][18]_215\(2),
      R => '0'
    );
\curr_sums_s_reg[3][18][3]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][18]_214\(3),
      Q => \curr_sums_s_reg[3][18]_215\(3),
      R => '0'
    );
\curr_sums_s_reg[3][19][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][19]_200\(0),
      Q => \curr_sums_s_reg[3][19]_201\(0),
      R => '0'
    );
\curr_sums_s_reg[3][19][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][19]_200\(1),
      Q => \curr_sums_s_reg[3][19]_201\(1),
      R => '0'
    );
\curr_sums_s_reg[3][19][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][19]_200\(2),
      Q => \curr_sums_s_reg[3][19]_201\(2),
      R => '0'
    );
\curr_sums_s_reg[3][19][3]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][19]_200\(3),
      Q => \curr_sums_s_reg[3][19]_201\(3),
      R => '0'
    );
\curr_sums_s_reg[3][1][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][1]_484\(0),
      Q => \curr_sums_s_reg[3][1]_485\(0),
      R => '0'
    );
\curr_sums_s_reg[3][1][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][1]_484\(1),
      Q => \curr_sums_s_reg[3][1]_485\(1),
      R => '0'
    );
\curr_sums_s_reg[3][1][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][1]_484\(2),
      Q => \curr_sums_s_reg[3][1]_485\(2),
      R => '0'
    );
\curr_sums_s_reg[3][1][3]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][1]_484\(3),
      Q => \curr_sums_s_reg[3][1]_485\(3),
      R => '0'
    );
\curr_sums_s_reg[3][20][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][20]_182\(0),
      Q => \curr_sums_s_reg[3][20]_183\(0),
      R => '0'
    );
\curr_sums_s_reg[3][20][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][20]_182\(1),
      Q => \curr_sums_s_reg[3][20]_183\(1),
      R => '0'
    );
\curr_sums_s_reg[3][20][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][20]_182\(2),
      Q => \curr_sums_s_reg[3][20]_183\(2),
      R => '0'
    );
\curr_sums_s_reg[3][20][3]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][20]_182\(3),
      Q => \curr_sums_s_reg[3][20]_183\(3),
      R => '0'
    );
\curr_sums_s_reg[3][21][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][21]_168\(0),
      Q => \curr_sums_s_reg[3][21]_169\(0),
      R => '0'
    );
\curr_sums_s_reg[3][21][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][21]_168\(1),
      Q => \curr_sums_s_reg[3][21]_169\(1),
      R => '0'
    );
\curr_sums_s_reg[3][21][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][21]_168\(2),
      Q => \curr_sums_s_reg[3][21]_169\(2),
      R => '0'
    );
\curr_sums_s_reg[3][21][3]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][21]_168\(3),
      Q => \curr_sums_s_reg[3][21]_169\(3),
      R => '0'
    );
\curr_sums_s_reg[3][22][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][22]_152\(0),
      Q => \curr_sums_s_reg[3][22]_153\(0),
      R => '0'
    );
\curr_sums_s_reg[3][22][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][22]_152\(1),
      Q => \curr_sums_s_reg[3][22]_153\(1),
      R => '0'
    );
\curr_sums_s_reg[3][22][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][22]_152\(2),
      Q => \curr_sums_s_reg[3][22]_153\(2),
      R => '0'
    );
\curr_sums_s_reg[3][22][3]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][22]_152\(3),
      Q => \curr_sums_s_reg[3][22]_153\(3),
      R => '0'
    );
\curr_sums_s_reg[3][23][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][23]_138\(0),
      Q => \curr_sums_s_reg[3][23]_139\(0),
      R => '0'
    );
\curr_sums_s_reg[3][23][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][23]_138\(1),
      Q => \curr_sums_s_reg[3][23]_139\(1),
      R => '0'
    );
\curr_sums_s_reg[3][23][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][23]_138\(2),
      Q => \curr_sums_s_reg[3][23]_139\(2),
      R => '0'
    );
\curr_sums_s_reg[3][23][3]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][23]_138\(3),
      Q => \curr_sums_s_reg[3][23]_139\(3),
      R => '0'
    );
\curr_sums_s_reg[3][24][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][24]_118\(0),
      Q => \curr_sums_s_reg[3][24]_119\(0),
      R => '0'
    );
\curr_sums_s_reg[3][24][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][24]_118\(1),
      Q => \curr_sums_s_reg[3][24]_119\(1),
      R => '0'
    );
\curr_sums_s_reg[3][24][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][24]_118\(2),
      Q => \curr_sums_s_reg[3][24]_119\(2),
      R => '0'
    );
\curr_sums_s_reg[3][24][3]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][24]_118\(3),
      Q => \curr_sums_s_reg[3][24]_119\(3),
      R => '0'
    );
\curr_sums_s_reg[3][25][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][25]_104\(0),
      Q => \curr_sums_s_reg[3][25]_105\(0),
      R => '0'
    );
\curr_sums_s_reg[3][25][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][25]_104\(1),
      Q => \curr_sums_s_reg[3][25]_105\(1),
      R => '0'
    );
\curr_sums_s_reg[3][25][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][25]_104\(2),
      Q => \curr_sums_s_reg[3][25]_105\(2),
      R => '0'
    );
\curr_sums_s_reg[3][25][3]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][25]_104\(3),
      Q => \curr_sums_s_reg[3][25]_105\(3),
      R => '0'
    );
\curr_sums_s_reg[3][26][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][26]_88\(0),
      Q => \curr_sums_s_reg[3][26]_89\(0),
      R => '0'
    );
\curr_sums_s_reg[3][26][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][26]_88\(1),
      Q => \curr_sums_s_reg[3][26]_89\(1),
      R => '0'
    );
\curr_sums_s_reg[3][26][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][26]_88\(2),
      Q => \curr_sums_s_reg[3][26]_89\(2),
      R => '0'
    );
\curr_sums_s_reg[3][26][3]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][26]_88\(3),
      Q => \curr_sums_s_reg[3][26]_89\(3),
      R => '0'
    );
\curr_sums_s_reg[3][27][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][27]_74\(0),
      Q => \curr_sums_s_reg[3][27]_75\(0),
      R => '0'
    );
\curr_sums_s_reg[3][27][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][27]_74\(1),
      Q => \curr_sums_s_reg[3][27]_75\(1),
      R => '0'
    );
\curr_sums_s_reg[3][27][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][27]_74\(2),
      Q => \curr_sums_s_reg[3][27]_75\(2),
      R => '0'
    );
\curr_sums_s_reg[3][27][3]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][27]_74\(3),
      Q => \curr_sums_s_reg[3][27]_75\(3),
      R => '0'
    );
\curr_sums_s_reg[3][28][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][28]_56\(0),
      Q => \curr_sums_s_reg[3][28]_57\(0),
      R => '0'
    );
\curr_sums_s_reg[3][28][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][28]_56\(1),
      Q => \curr_sums_s_reg[3][28]_57\(1),
      R => '0'
    );
\curr_sums_s_reg[3][28][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][28]_56\(2),
      Q => \curr_sums_s_reg[3][28]_57\(2),
      R => '0'
    );
\curr_sums_s_reg[3][28][3]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][28]_56\(3),
      Q => \curr_sums_s_reg[3][28]_57\(3),
      R => '0'
    );
\curr_sums_s_reg[3][29][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][29]_42\(0),
      Q => \curr_sums_s_reg[3][29]_43\(0),
      R => '0'
    );
\curr_sums_s_reg[3][29][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][29]_42\(1),
      Q => \curr_sums_s_reg[3][29]_43\(1),
      R => '0'
    );
\curr_sums_s_reg[3][29][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][29]_42\(2),
      Q => \curr_sums_s_reg[3][29]_43\(2),
      R => '0'
    );
\curr_sums_s_reg[3][29][3]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][29]_42\(3),
      Q => \curr_sums_s_reg[3][29]_43\(3),
      R => '0'
    );
\curr_sums_s_reg[3][2][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][2]_468\(0),
      Q => \curr_sums_s_reg[3][2]_469\(0),
      R => '0'
    );
\curr_sums_s_reg[3][2][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][2]_468\(1),
      Q => \curr_sums_s_reg[3][2]_469\(1),
      R => '0'
    );
\curr_sums_s_reg[3][2][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][2]_468\(2),
      Q => \curr_sums_s_reg[3][2]_469\(2),
      R => '0'
    );
\curr_sums_s_reg[3][2][3]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][2]_468\(3),
      Q => \curr_sums_s_reg[3][2]_469\(3),
      R => '0'
    );
\curr_sums_s_reg[3][30][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][30]_26\(0),
      Q => \curr_sums_s_reg[3][30]_27\(0),
      R => '0'
    );
\curr_sums_s_reg[3][30][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][30]_26\(1),
      Q => \curr_sums_s_reg[3][30]_27\(1),
      R => '0'
    );
\curr_sums_s_reg[3][30][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][30]_26\(2),
      Q => \curr_sums_s_reg[3][30]_27\(2),
      R => '0'
    );
\curr_sums_s_reg[3][30][3]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][30]_26\(3),
      Q => \curr_sums_s_reg[3][30]_27\(3),
      R => '0'
    );
\curr_sums_s_reg[3][31][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][31]_12\(0),
      Q => \curr_sums_s_reg[3][31]_13\(0),
      R => '0'
    );
\curr_sums_s_reg[3][31][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][31]_12\(1),
      Q => \curr_sums_s_reg[3][31]_13\(1),
      R => '0'
    );
\curr_sums_s_reg[3][31][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][31]_12\(2),
      Q => \curr_sums_s_reg[3][31]_13\(2),
      R => '0'
    );
\curr_sums_s_reg[3][31][3]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][31]_12\(3),
      Q => \curr_sums_s_reg[3][31]_13\(3),
      R => '0'
    );
\curr_sums_s_reg[3][3][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][3]_454\(0),
      Q => \curr_sums_s_reg[3][3]_455\(0),
      R => '0'
    );
\curr_sums_s_reg[3][3][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][3]_454\(1),
      Q => \curr_sums_s_reg[3][3]_455\(1),
      R => '0'
    );
\curr_sums_s_reg[3][3][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][3]_454\(2),
      Q => \curr_sums_s_reg[3][3]_455\(2),
      R => '0'
    );
\curr_sums_s_reg[3][3][3]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][3]_454\(3),
      Q => \curr_sums_s_reg[3][3]_455\(3),
      R => '0'
    );
\curr_sums_s_reg[3][4][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][4]_436\(0),
      Q => \curr_sums_s_reg[3][4]_437\(0),
      R => '0'
    );
\curr_sums_s_reg[3][4][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][4]_436\(1),
      Q => \curr_sums_s_reg[3][4]_437\(1),
      R => '0'
    );
\curr_sums_s_reg[3][4][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][4]_436\(2),
      Q => \curr_sums_s_reg[3][4]_437\(2),
      R => '0'
    );
\curr_sums_s_reg[3][4][3]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][4]_436\(3),
      Q => \curr_sums_s_reg[3][4]_437\(3),
      R => '0'
    );
\curr_sums_s_reg[3][5][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][5]_422\(0),
      Q => \curr_sums_s_reg[3][5]_423\(0),
      R => '0'
    );
\curr_sums_s_reg[3][5][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][5]_422\(1),
      Q => \curr_sums_s_reg[3][5]_423\(1),
      R => '0'
    );
\curr_sums_s_reg[3][5][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][5]_422\(2),
      Q => \curr_sums_s_reg[3][5]_423\(2),
      R => '0'
    );
\curr_sums_s_reg[3][5][3]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][5]_422\(3),
      Q => \curr_sums_s_reg[3][5]_423\(3),
      R => '0'
    );
\curr_sums_s_reg[3][6][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][6]_406\(0),
      Q => \curr_sums_s_reg[3][6]_407\(0),
      R => '0'
    );
\curr_sums_s_reg[3][6][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][6]_406\(1),
      Q => \curr_sums_s_reg[3][6]_407\(1),
      R => '0'
    );
\curr_sums_s_reg[3][6][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][6]_406\(2),
      Q => \curr_sums_s_reg[3][6]_407\(2),
      R => '0'
    );
\curr_sums_s_reg[3][6][3]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][6]_406\(3),
      Q => \curr_sums_s_reg[3][6]_407\(3),
      R => '0'
    );
\curr_sums_s_reg[3][7][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][7]_392\(0),
      Q => \curr_sums_s_reg[3][7]_393\(0),
      R => '0'
    );
\curr_sums_s_reg[3][7][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][7]_392\(1),
      Q => \curr_sums_s_reg[3][7]_393\(1),
      R => '0'
    );
\curr_sums_s_reg[3][7][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][7]_392\(2),
      Q => \curr_sums_s_reg[3][7]_393\(2),
      R => '0'
    );
\curr_sums_s_reg[3][7][3]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][7]_392\(3),
      Q => \curr_sums_s_reg[3][7]_393\(3),
      R => '0'
    );
\curr_sums_s_reg[3][8][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][8]_372\(0),
      Q => \curr_sums_s_reg[3][8]_373\(0),
      R => '0'
    );
\curr_sums_s_reg[3][8][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][8]_372\(1),
      Q => \curr_sums_s_reg[3][8]_373\(1),
      R => '0'
    );
\curr_sums_s_reg[3][8][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][8]_372\(2),
      Q => \curr_sums_s_reg[3][8]_373\(2),
      R => '0'
    );
\curr_sums_s_reg[3][8][3]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][8]_372\(3),
      Q => \curr_sums_s_reg[3][8]_373\(3),
      R => '0'
    );
\curr_sums_s_reg[3][9][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][9]_358\(0),
      Q => \curr_sums_s_reg[3][9]_359\(0),
      R => '0'
    );
\curr_sums_s_reg[3][9][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][9]_358\(1),
      Q => \curr_sums_s_reg[3][9]_359\(1),
      R => '0'
    );
\curr_sums_s_reg[3][9][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][9]_358\(2),
      Q => \curr_sums_s_reg[3][9]_359\(2),
      R => '0'
    );
\curr_sums_s_reg[3][9][3]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[3][9]_358\(3),
      Q => \curr_sums_s_reg[3][9]_359\(3),
      R => '0'
    );
\curr_sums_s_reg[4][0][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][0]_500\(0),
      Q => \curr_sums_s_reg[4][0]_501\(0),
      R => '0'
    );
\curr_sums_s_reg[4][0][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][0]_500\(1),
      Q => \curr_sums_s_reg[4][0]_501\(1),
      R => '0'
    );
\curr_sums_s_reg[4][0][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][0]_500\(2),
      Q => \curr_sums_s_reg[4][0]_501\(2),
      R => '0'
    );
\curr_sums_s_reg[4][0][3]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][0]_500\(3),
      Q => \curr_sums_s_reg[4][0]_501\(3),
      R => '0'
    );
\curr_sums_s_reg[4][0][4]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][0]_500\(4),
      Q => \curr_sums_s_reg[4][0]_501\(4),
      R => '0'
    );
\curr_sums_s_reg[4][10][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][10]_184\(0),
      Q => \curr_sums_s_reg[4][10]_185\(0),
      R => '0'
    );
\curr_sums_s_reg[4][10][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][10]_184\(1),
      Q => \curr_sums_s_reg[4][10]_185\(1),
      R => '0'
    );
\curr_sums_s_reg[4][10][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][10]_184\(2),
      Q => \curr_sums_s_reg[4][10]_185\(2),
      R => '0'
    );
\curr_sums_s_reg[4][10][3]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][10]_184\(3),
      Q => \curr_sums_s_reg[4][10]_185\(3),
      R => '0'
    );
\curr_sums_s_reg[4][10][4]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][10]_184\(4),
      Q => \curr_sums_s_reg[4][10]_185\(4),
      R => '0'
    );
\curr_sums_s_reg[4][11][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][11]_154\(0),
      Q => \curr_sums_s_reg[4][11]_155\(0),
      R => '0'
    );
\curr_sums_s_reg[4][11][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][11]_154\(1),
      Q => \curr_sums_s_reg[4][11]_155\(1),
      R => '0'
    );
\curr_sums_s_reg[4][11][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][11]_154\(2),
      Q => \curr_sums_s_reg[4][11]_155\(2),
      R => '0'
    );
\curr_sums_s_reg[4][11][3]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][11]_154\(3),
      Q => \curr_sums_s_reg[4][11]_155\(3),
      R => '0'
    );
\curr_sums_s_reg[4][11][4]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][11]_154\(4),
      Q => \curr_sums_s_reg[4][11]_155\(4),
      R => '0'
    );
\curr_sums_s_reg[4][12][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][12]_120\(0),
      Q => \curr_sums_s_reg[4][12]_121\(0),
      R => '0'
    );
\curr_sums_s_reg[4][12][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][12]_120\(1),
      Q => \curr_sums_s_reg[4][12]_121\(1),
      R => '0'
    );
\curr_sums_s_reg[4][12][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][12]_120\(2),
      Q => \curr_sums_s_reg[4][12]_121\(2),
      R => '0'
    );
\curr_sums_s_reg[4][12][3]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][12]_120\(3),
      Q => \curr_sums_s_reg[4][12]_121\(3),
      R => '0'
    );
\curr_sums_s_reg[4][12][4]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][12]_120\(4),
      Q => \curr_sums_s_reg[4][12]_121\(4),
      R => '0'
    );
\curr_sums_s_reg[4][13][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][13]_90\(0),
      Q => \curr_sums_s_reg[4][13]_91\(0),
      R => '0'
    );
\curr_sums_s_reg[4][13][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][13]_90\(1),
      Q => \curr_sums_s_reg[4][13]_91\(1),
      R => '0'
    );
\curr_sums_s_reg[4][13][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][13]_90\(2),
      Q => \curr_sums_s_reg[4][13]_91\(2),
      R => '0'
    );
\curr_sums_s_reg[4][13][3]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][13]_90\(3),
      Q => \curr_sums_s_reg[4][13]_91\(3),
      R => '0'
    );
\curr_sums_s_reg[4][13][4]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][13]_90\(4),
      Q => \curr_sums_s_reg[4][13]_91\(4),
      R => '0'
    );
\curr_sums_s_reg[4][14][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][14]_58\(0),
      Q => \curr_sums_s_reg[4][14]_59\(0),
      R => '0'
    );
\curr_sums_s_reg[4][14][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][14]_58\(1),
      Q => \curr_sums_s_reg[4][14]_59\(1),
      R => '0'
    );
\curr_sums_s_reg[4][14][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][14]_58\(2),
      Q => \curr_sums_s_reg[4][14]_59\(2),
      R => '0'
    );
\curr_sums_s_reg[4][14][3]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][14]_58\(3),
      Q => \curr_sums_s_reg[4][14]_59\(3),
      R => '0'
    );
\curr_sums_s_reg[4][14][4]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][14]_58\(4),
      Q => \curr_sums_s_reg[4][14]_59\(4),
      R => '0'
    );
\curr_sums_s_reg[4][15][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][15]_28\(0),
      Q => \curr_sums_s_reg[4][15]_29\(0),
      R => '0'
    );
\curr_sums_s_reg[4][15][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][15]_28\(1),
      Q => \curr_sums_s_reg[4][15]_29\(1),
      R => '0'
    );
\curr_sums_s_reg[4][15][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][15]_28\(2),
      Q => \curr_sums_s_reg[4][15]_29\(2),
      R => '0'
    );
\curr_sums_s_reg[4][15][3]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][15]_28\(3),
      Q => \curr_sums_s_reg[4][15]_29\(3),
      R => '0'
    );
\curr_sums_s_reg[4][15][4]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][15]_28\(4),
      Q => \curr_sums_s_reg[4][15]_29\(4),
      R => '0'
    );
\curr_sums_s_reg[4][1][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][1]_470\(0),
      Q => \curr_sums_s_reg[4][1]_471\(0),
      R => '0'
    );
\curr_sums_s_reg[4][1][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][1]_470\(1),
      Q => \curr_sums_s_reg[4][1]_471\(1),
      R => '0'
    );
\curr_sums_s_reg[4][1][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][1]_470\(2),
      Q => \curr_sums_s_reg[4][1]_471\(2),
      R => '0'
    );
\curr_sums_s_reg[4][1][3]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][1]_470\(3),
      Q => \curr_sums_s_reg[4][1]_471\(3),
      R => '0'
    );
\curr_sums_s_reg[4][1][4]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][1]_470\(4),
      Q => \curr_sums_s_reg[4][1]_471\(4),
      R => '0'
    );
\curr_sums_s_reg[4][2][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][2]_438\(0),
      Q => \curr_sums_s_reg[4][2]_439\(0),
      R => '0'
    );
\curr_sums_s_reg[4][2][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][2]_438\(1),
      Q => \curr_sums_s_reg[4][2]_439\(1),
      R => '0'
    );
\curr_sums_s_reg[4][2][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][2]_438\(2),
      Q => \curr_sums_s_reg[4][2]_439\(2),
      R => '0'
    );
\curr_sums_s_reg[4][2][3]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][2]_438\(3),
      Q => \curr_sums_s_reg[4][2]_439\(3),
      R => '0'
    );
\curr_sums_s_reg[4][2][4]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][2]_438\(4),
      Q => \curr_sums_s_reg[4][2]_439\(4),
      R => '0'
    );
\curr_sums_s_reg[4][3][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][3]_408\(0),
      Q => \curr_sums_s_reg[4][3]_409\(0),
      R => '0'
    );
\curr_sums_s_reg[4][3][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][3]_408\(1),
      Q => \curr_sums_s_reg[4][3]_409\(1),
      R => '0'
    );
\curr_sums_s_reg[4][3][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][3]_408\(2),
      Q => \curr_sums_s_reg[4][3]_409\(2),
      R => '0'
    );
\curr_sums_s_reg[4][3][3]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][3]_408\(3),
      Q => \curr_sums_s_reg[4][3]_409\(3),
      R => '0'
    );
\curr_sums_s_reg[4][3][4]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][3]_408\(4),
      Q => \curr_sums_s_reg[4][3]_409\(4),
      R => '0'
    );
\curr_sums_s_reg[4][4][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][4]_374\(0),
      Q => \curr_sums_s_reg[4][4]_375\(0),
      R => '0'
    );
\curr_sums_s_reg[4][4][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][4]_374\(1),
      Q => \curr_sums_s_reg[4][4]_375\(1),
      R => '0'
    );
\curr_sums_s_reg[4][4][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][4]_374\(2),
      Q => \curr_sums_s_reg[4][4]_375\(2),
      R => '0'
    );
\curr_sums_s_reg[4][4][3]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][4]_374\(3),
      Q => \curr_sums_s_reg[4][4]_375\(3),
      R => '0'
    );
\curr_sums_s_reg[4][4][4]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][4]_374\(4),
      Q => \curr_sums_s_reg[4][4]_375\(4),
      R => '0'
    );
\curr_sums_s_reg[4][5][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][5]_344\(0),
      Q => \curr_sums_s_reg[4][5]_345\(0),
      R => '0'
    );
\curr_sums_s_reg[4][5][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][5]_344\(1),
      Q => \curr_sums_s_reg[4][5]_345\(1),
      R => '0'
    );
\curr_sums_s_reg[4][5][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][5]_344\(2),
      Q => \curr_sums_s_reg[4][5]_345\(2),
      R => '0'
    );
\curr_sums_s_reg[4][5][3]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][5]_344\(3),
      Q => \curr_sums_s_reg[4][5]_345\(3),
      R => '0'
    );
\curr_sums_s_reg[4][5][4]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][5]_344\(4),
      Q => \curr_sums_s_reg[4][5]_345\(4),
      R => '0'
    );
\curr_sums_s_reg[4][6][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][6]_312\(0),
      Q => \curr_sums_s_reg[4][6]_313\(0),
      R => '0'
    );
\curr_sums_s_reg[4][6][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][6]_312\(1),
      Q => \curr_sums_s_reg[4][6]_313\(1),
      R => '0'
    );
\curr_sums_s_reg[4][6][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][6]_312\(2),
      Q => \curr_sums_s_reg[4][6]_313\(2),
      R => '0'
    );
\curr_sums_s_reg[4][6][3]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][6]_312\(3),
      Q => \curr_sums_s_reg[4][6]_313\(3),
      R => '0'
    );
\curr_sums_s_reg[4][6][4]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][6]_312\(4),
      Q => \curr_sums_s_reg[4][6]_313\(4),
      R => '0'
    );
\curr_sums_s_reg[4][7][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][7]_282\(0),
      Q => \curr_sums_s_reg[4][7]_283\(0),
      R => '0'
    );
\curr_sums_s_reg[4][7][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][7]_282\(1),
      Q => \curr_sums_s_reg[4][7]_283\(1),
      R => '0'
    );
\curr_sums_s_reg[4][7][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][7]_282\(2),
      Q => \curr_sums_s_reg[4][7]_283\(2),
      R => '0'
    );
\curr_sums_s_reg[4][7][3]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][7]_282\(3),
      Q => \curr_sums_s_reg[4][7]_283\(3),
      R => '0'
    );
\curr_sums_s_reg[4][7][4]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][7]_282\(4),
      Q => \curr_sums_s_reg[4][7]_283\(4),
      R => '0'
    );
\curr_sums_s_reg[4][8][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][8]_246\(0),
      Q => \curr_sums_s_reg[4][8]_247\(0),
      R => '0'
    );
\curr_sums_s_reg[4][8][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][8]_246\(1),
      Q => \curr_sums_s_reg[4][8]_247\(1),
      R => '0'
    );
\curr_sums_s_reg[4][8][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][8]_246\(2),
      Q => \curr_sums_s_reg[4][8]_247\(2),
      R => '0'
    );
\curr_sums_s_reg[4][8][3]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][8]_246\(3),
      Q => \curr_sums_s_reg[4][8]_247\(3),
      R => '0'
    );
\curr_sums_s_reg[4][8][4]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][8]_246\(4),
      Q => \curr_sums_s_reg[4][8]_247\(4),
      R => '0'
    );
\curr_sums_s_reg[4][9][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][9]_216\(0),
      Q => \curr_sums_s_reg[4][9]_217\(0),
      R => '0'
    );
\curr_sums_s_reg[4][9][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][9]_216\(1),
      Q => \curr_sums_s_reg[4][9]_217\(1),
      R => '0'
    );
\curr_sums_s_reg[4][9][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][9]_216\(2),
      Q => \curr_sums_s_reg[4][9]_217\(2),
      R => '0'
    );
\curr_sums_s_reg[4][9][3]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][9]_216\(3),
      Q => \curr_sums_s_reg[4][9]_217\(3),
      R => '0'
    );
\curr_sums_s_reg[4][9][4]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[4][9]_216\(4),
      Q => \curr_sums_s_reg[4][9]_217\(4),
      R => '0'
    );
\curr_sums_s_reg[5][0][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[5][0]_502\(0),
      Q => \curr_sums_s_reg[5][0]_503\(0),
      R => '0'
    );
\curr_sums_s_reg[5][0][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[5][0]_502\(1),
      Q => \curr_sums_s_reg[5][0]_503\(1),
      R => '0'
    );
\curr_sums_s_reg[5][0][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[5][0]_502\(2),
      Q => \curr_sums_s_reg[5][0]_503\(2),
      R => '0'
    );
\curr_sums_s_reg[5][0][3]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[5][0]_502\(3),
      Q => \curr_sums_s_reg[5][0]_503\(3),
      R => '0'
    );
\curr_sums_s_reg[5][0][4]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[5][0]_502\(4),
      Q => \curr_sums_s_reg[5][0]_503\(4),
      R => '0'
    );
\curr_sums_s_reg[5][0][5]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[5][0]_502\(5),
      Q => \curr_sums_s_reg[5][0]_503\(5),
      R => '0'
    );
\curr_sums_s_reg[5][1][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[5][1]_440\(0),
      Q => \curr_sums_s_reg[5][1]_441\(0),
      R => '0'
    );
\curr_sums_s_reg[5][1][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[5][1]_440\(1),
      Q => \curr_sums_s_reg[5][1]_441\(1),
      R => '0'
    );
\curr_sums_s_reg[5][1][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[5][1]_440\(2),
      Q => \curr_sums_s_reg[5][1]_441\(2),
      R => '0'
    );
\curr_sums_s_reg[5][1][3]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[5][1]_440\(3),
      Q => \curr_sums_s_reg[5][1]_441\(3),
      R => '0'
    );
\curr_sums_s_reg[5][1][4]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[5][1]_440\(4),
      Q => \curr_sums_s_reg[5][1]_441\(4),
      R => '0'
    );
\curr_sums_s_reg[5][1][5]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[5][1]_440\(5),
      Q => \curr_sums_s_reg[5][1]_441\(5),
      R => '0'
    );
\curr_sums_s_reg[5][2][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[5][2]_376\(0),
      Q => \curr_sums_s_reg[5][2]_377\(0),
      R => '0'
    );
\curr_sums_s_reg[5][2][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[5][2]_376\(1),
      Q => \curr_sums_s_reg[5][2]_377\(1),
      R => '0'
    );
\curr_sums_s_reg[5][2][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[5][2]_376\(2),
      Q => \curr_sums_s_reg[5][2]_377\(2),
      R => '0'
    );
\curr_sums_s_reg[5][2][3]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[5][2]_376\(3),
      Q => \curr_sums_s_reg[5][2]_377\(3),
      R => '0'
    );
\curr_sums_s_reg[5][2][4]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[5][2]_376\(4),
      Q => \curr_sums_s_reg[5][2]_377\(4),
      R => '0'
    );
\curr_sums_s_reg[5][2][5]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[5][2]_376\(5),
      Q => \curr_sums_s_reg[5][2]_377\(5),
      R => '0'
    );
\curr_sums_s_reg[5][3][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[5][3]_314\(0),
      Q => \curr_sums_s_reg[5][3]_315\(0),
      R => '0'
    );
\curr_sums_s_reg[5][3][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[5][3]_314\(1),
      Q => \curr_sums_s_reg[5][3]_315\(1),
      R => '0'
    );
\curr_sums_s_reg[5][3][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[5][3]_314\(2),
      Q => \curr_sums_s_reg[5][3]_315\(2),
      R => '0'
    );
\curr_sums_s_reg[5][3][3]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[5][3]_314\(3),
      Q => \curr_sums_s_reg[5][3]_315\(3),
      R => '0'
    );
\curr_sums_s_reg[5][3][4]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[5][3]_314\(4),
      Q => \curr_sums_s_reg[5][3]_315\(4),
      R => '0'
    );
\curr_sums_s_reg[5][3][5]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[5][3]_314\(5),
      Q => \curr_sums_s_reg[5][3]_315\(5),
      R => '0'
    );
\curr_sums_s_reg[5][4][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[5][4]_248\(0),
      Q => \curr_sums_s_reg[5][4]_249\(0),
      R => '0'
    );
\curr_sums_s_reg[5][4][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[5][4]_248\(1),
      Q => \curr_sums_s_reg[5][4]_249\(1),
      R => '0'
    );
\curr_sums_s_reg[5][4][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[5][4]_248\(2),
      Q => \curr_sums_s_reg[5][4]_249\(2),
      R => '0'
    );
\curr_sums_s_reg[5][4][3]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[5][4]_248\(3),
      Q => \curr_sums_s_reg[5][4]_249\(3),
      R => '0'
    );
\curr_sums_s_reg[5][4][4]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[5][4]_248\(4),
      Q => \curr_sums_s_reg[5][4]_249\(4),
      R => '0'
    );
\curr_sums_s_reg[5][4][5]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[5][4]_248\(5),
      Q => \curr_sums_s_reg[5][4]_249\(5),
      R => '0'
    );
\curr_sums_s_reg[5][5][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[5][5]_186\(0),
      Q => \curr_sums_s_reg[5][5]_187\(0),
      R => '0'
    );
\curr_sums_s_reg[5][5][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[5][5]_186\(1),
      Q => \curr_sums_s_reg[5][5]_187\(1),
      R => '0'
    );
\curr_sums_s_reg[5][5][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[5][5]_186\(2),
      Q => \curr_sums_s_reg[5][5]_187\(2),
      R => '0'
    );
\curr_sums_s_reg[5][5][3]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[5][5]_186\(3),
      Q => \curr_sums_s_reg[5][5]_187\(3),
      R => '0'
    );
\curr_sums_s_reg[5][5][4]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[5][5]_186\(4),
      Q => \curr_sums_s_reg[5][5]_187\(4),
      R => '0'
    );
\curr_sums_s_reg[5][5][5]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[5][5]_186\(5),
      Q => \curr_sums_s_reg[5][5]_187\(5),
      R => '0'
    );
\curr_sums_s_reg[5][6][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[5][6]_122\(0),
      Q => \curr_sums_s_reg[5][6]_123\(0),
      R => '0'
    );
\curr_sums_s_reg[5][6][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[5][6]_122\(1),
      Q => \curr_sums_s_reg[5][6]_123\(1),
      R => '0'
    );
\curr_sums_s_reg[5][6][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[5][6]_122\(2),
      Q => \curr_sums_s_reg[5][6]_123\(2),
      R => '0'
    );
\curr_sums_s_reg[5][6][3]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[5][6]_122\(3),
      Q => \curr_sums_s_reg[5][6]_123\(3),
      R => '0'
    );
\curr_sums_s_reg[5][6][4]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[5][6]_122\(4),
      Q => \curr_sums_s_reg[5][6]_123\(4),
      R => '0'
    );
\curr_sums_s_reg[5][6][5]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[5][6]_122\(5),
      Q => \curr_sums_s_reg[5][6]_123\(5),
      R => '0'
    );
\curr_sums_s_reg[5][7][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[5][7]_60\(0),
      Q => \curr_sums_s_reg[5][7]_61\(0),
      R => '0'
    );
\curr_sums_s_reg[5][7][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[5][7]_60\(1),
      Q => \curr_sums_s_reg[5][7]_61\(1),
      R => '0'
    );
\curr_sums_s_reg[5][7][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[5][7]_60\(2),
      Q => \curr_sums_s_reg[5][7]_61\(2),
      R => '0'
    );
\curr_sums_s_reg[5][7][3]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[5][7]_60\(3),
      Q => \curr_sums_s_reg[5][7]_61\(3),
      R => '0'
    );
\curr_sums_s_reg[5][7][4]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[5][7]_60\(4),
      Q => \curr_sums_s_reg[5][7]_61\(4),
      R => '0'
    );
\curr_sums_s_reg[5][7][5]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[5][7]_60\(5),
      Q => \curr_sums_s_reg[5][7]_61\(5),
      R => '0'
    );
\curr_sums_s_reg[6][0][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[6][0]_504\(0),
      Q => \curr_sums_s_reg[6][0]_505\(0),
      R => '0'
    );
\curr_sums_s_reg[6][0][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[6][0]_504\(1),
      Q => \curr_sums_s_reg[6][0]_505\(1),
      R => '0'
    );
\curr_sums_s_reg[6][0][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[6][0]_504\(2),
      Q => \curr_sums_s_reg[6][0]_505\(2),
      R => '0'
    );
\curr_sums_s_reg[6][0][3]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[6][0]_504\(3),
      Q => \curr_sums_s_reg[6][0]_505\(3),
      R => '0'
    );
\curr_sums_s_reg[6][0][3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \curr_sums_s_reg[6][0][3]_i_1_n_0\,
      CO(2) => \curr_sums_s_reg[6][0][3]_i_1_n_1\,
      CO(1) => \curr_sums_s_reg[6][0][3]_i_1_n_2\,
      CO(0) => \curr_sums_s_reg[6][0][3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \curr_sums_s_reg[5][0]_503\(3 downto 0),
      O(3 downto 0) => \next_sums_s[6][0]_504\(3 downto 0),
      S(3) => \curr_sums_s[6][0][3]_i_2_n_0\,
      S(2) => \curr_sums_s[6][0][3]_i_3_n_0\,
      S(1) => \curr_sums_s[6][0][3]_i_4_n_0\,
      S(0) => \curr_sums_s[6][0][3]_i_5_n_0\
    );
\curr_sums_s_reg[6][0][4]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[6][0]_504\(4),
      Q => \curr_sums_s_reg[6][0]_505\(4),
      R => '0'
    );
\curr_sums_s_reg[6][0][5]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[6][0]_504\(5),
      Q => \curr_sums_s_reg[6][0]_505\(5),
      R => '0'
    );
\curr_sums_s_reg[6][0][6]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[6][0]_504\(6),
      Q => \curr_sums_s_reg[6][0]_505\(6),
      R => '0'
    );
\curr_sums_s_reg[6][0][6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \curr_sums_s_reg[6][0][3]_i_1_n_0\,
      CO(3) => \NLW_curr_sums_s_reg[6][0][6]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \next_sums_s[6][0]_504\(6),
      CO(1) => \NLW_curr_sums_s_reg[6][0][6]_i_1_CO_UNCONNECTED\(1),
      CO(0) => \curr_sums_s_reg[6][0][6]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \curr_sums_s_reg[5][0]_503\(5 downto 4),
      O(3 downto 2) => \NLW_curr_sums_s_reg[6][0][6]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \next_sums_s[6][0]_504\(5 downto 4),
      S(3 downto 2) => B"01",
      S(1) => \curr_sums_s[6][0][6]_i_2_n_0\,
      S(0) => \curr_sums_s[6][0][6]_i_3_n_0\
    );
\curr_sums_s_reg[6][1][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[6][1]_378\(0),
      Q => \curr_sums_s_reg[6][1]_379\(0),
      R => '0'
    );
\curr_sums_s_reg[6][1][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[6][1]_378\(1),
      Q => \curr_sums_s_reg[6][1]_379\(1),
      R => '0'
    );
\curr_sums_s_reg[6][1][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[6][1]_378\(2),
      Q => \curr_sums_s_reg[6][1]_379\(2),
      R => '0'
    );
\curr_sums_s_reg[6][1][3]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[6][1]_378\(3),
      Q => \curr_sums_s_reg[6][1]_379\(3),
      R => '0'
    );
\curr_sums_s_reg[6][1][3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \curr_sums_s_reg[6][1][3]_i_1_n_0\,
      CO(2) => \curr_sums_s_reg[6][1][3]_i_1_n_1\,
      CO(1) => \curr_sums_s_reg[6][1][3]_i_1_n_2\,
      CO(0) => \curr_sums_s_reg[6][1][3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \curr_sums_s_reg[5][2]_377\(3 downto 0),
      O(3 downto 0) => \next_sums_s[6][1]_378\(3 downto 0),
      S(3) => \curr_sums_s[6][1][3]_i_2_n_0\,
      S(2) => \curr_sums_s[6][1][3]_i_3_n_0\,
      S(1) => \curr_sums_s[6][1][3]_i_4_n_0\,
      S(0) => \curr_sums_s[6][1][3]_i_5_n_0\
    );
\curr_sums_s_reg[6][1][4]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[6][1]_378\(4),
      Q => \curr_sums_s_reg[6][1]_379\(4),
      R => '0'
    );
\curr_sums_s_reg[6][1][5]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[6][1]_378\(5),
      Q => \curr_sums_s_reg[6][1]_379\(5),
      R => '0'
    );
\curr_sums_s_reg[6][1][6]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[6][1]_378\(6),
      Q => \curr_sums_s_reg[6][1]_379\(6),
      R => '0'
    );
\curr_sums_s_reg[6][1][6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \curr_sums_s_reg[6][1][3]_i_1_n_0\,
      CO(3) => \NLW_curr_sums_s_reg[6][1][6]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \next_sums_s[6][1]_378\(6),
      CO(1) => \NLW_curr_sums_s_reg[6][1][6]_i_1_CO_UNCONNECTED\(1),
      CO(0) => \curr_sums_s_reg[6][1][6]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \curr_sums_s_reg[5][2]_377\(5 downto 4),
      O(3 downto 2) => \NLW_curr_sums_s_reg[6][1][6]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \next_sums_s[6][1]_378\(5 downto 4),
      S(3 downto 2) => B"01",
      S(1) => \curr_sums_s[6][1][6]_i_2_n_0\,
      S(0) => \curr_sums_s[6][1][6]_i_3_n_0\
    );
\curr_sums_s_reg[6][2][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[6][2]_250\(0),
      Q => \curr_sums_s_reg[6][2]_251\(0),
      R => '0'
    );
\curr_sums_s_reg[6][2][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[6][2]_250\(1),
      Q => \curr_sums_s_reg[6][2]_251\(1),
      R => '0'
    );
\curr_sums_s_reg[6][2][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[6][2]_250\(2),
      Q => \curr_sums_s_reg[6][2]_251\(2),
      R => '0'
    );
\curr_sums_s_reg[6][2][3]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[6][2]_250\(3),
      Q => \curr_sums_s_reg[6][2]_251\(3),
      R => '0'
    );
\curr_sums_s_reg[6][2][3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \curr_sums_s_reg[6][2][3]_i_1_n_0\,
      CO(2) => \curr_sums_s_reg[6][2][3]_i_1_n_1\,
      CO(1) => \curr_sums_s_reg[6][2][3]_i_1_n_2\,
      CO(0) => \curr_sums_s_reg[6][2][3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \curr_sums_s_reg[5][4]_249\(3 downto 0),
      O(3 downto 0) => \next_sums_s[6][2]_250\(3 downto 0),
      S(3) => \curr_sums_s[6][2][3]_i_2_n_0\,
      S(2) => \curr_sums_s[6][2][3]_i_3_n_0\,
      S(1) => \curr_sums_s[6][2][3]_i_4_n_0\,
      S(0) => \curr_sums_s[6][2][3]_i_5_n_0\
    );
\curr_sums_s_reg[6][2][4]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[6][2]_250\(4),
      Q => \curr_sums_s_reg[6][2]_251\(4),
      R => '0'
    );
\curr_sums_s_reg[6][2][5]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[6][2]_250\(5),
      Q => \curr_sums_s_reg[6][2]_251\(5),
      R => '0'
    );
\curr_sums_s_reg[6][2][6]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[6][2]_250\(6),
      Q => \curr_sums_s_reg[6][2]_251\(6),
      R => '0'
    );
\curr_sums_s_reg[6][2][6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \curr_sums_s_reg[6][2][3]_i_1_n_0\,
      CO(3) => \NLW_curr_sums_s_reg[6][2][6]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \next_sums_s[6][2]_250\(6),
      CO(1) => \NLW_curr_sums_s_reg[6][2][6]_i_1_CO_UNCONNECTED\(1),
      CO(0) => \curr_sums_s_reg[6][2][6]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \curr_sums_s_reg[5][4]_249\(5 downto 4),
      O(3 downto 2) => \NLW_curr_sums_s_reg[6][2][6]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \next_sums_s[6][2]_250\(5 downto 4),
      S(3 downto 2) => B"01",
      S(1) => \curr_sums_s[6][2][6]_i_2_n_0\,
      S(0) => \curr_sums_s[6][2][6]_i_3_n_0\
    );
\curr_sums_s_reg[6][3][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[6][3]_124\(0),
      Q => \curr_sums_s_reg[6][3]_125\(0),
      R => '0'
    );
\curr_sums_s_reg[6][3][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[6][3]_124\(1),
      Q => \curr_sums_s_reg[6][3]_125\(1),
      R => '0'
    );
\curr_sums_s_reg[6][3][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[6][3]_124\(2),
      Q => \curr_sums_s_reg[6][3]_125\(2),
      R => '0'
    );
\curr_sums_s_reg[6][3][3]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[6][3]_124\(3),
      Q => \curr_sums_s_reg[6][3]_125\(3),
      R => '0'
    );
\curr_sums_s_reg[6][3][3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \curr_sums_s_reg[6][3][3]_i_1_n_0\,
      CO(2) => \curr_sums_s_reg[6][3][3]_i_1_n_1\,
      CO(1) => \curr_sums_s_reg[6][3][3]_i_1_n_2\,
      CO(0) => \curr_sums_s_reg[6][3][3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \curr_sums_s_reg[5][6]_123\(3 downto 0),
      O(3 downto 0) => \next_sums_s[6][3]_124\(3 downto 0),
      S(3) => \curr_sums_s[6][3][3]_i_2_n_0\,
      S(2) => \curr_sums_s[6][3][3]_i_3_n_0\,
      S(1) => \curr_sums_s[6][3][3]_i_4_n_0\,
      S(0) => \curr_sums_s[6][3][3]_i_5_n_0\
    );
\curr_sums_s_reg[6][3][4]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[6][3]_124\(4),
      Q => \curr_sums_s_reg[6][3]_125\(4),
      R => '0'
    );
\curr_sums_s_reg[6][3][5]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[6][3]_124\(5),
      Q => \curr_sums_s_reg[6][3]_125\(5),
      R => '0'
    );
\curr_sums_s_reg[6][3][6]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[6][3]_124\(6),
      Q => \curr_sums_s_reg[6][3]_125\(6),
      R => '0'
    );
\curr_sums_s_reg[6][3][6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \curr_sums_s_reg[6][3][3]_i_1_n_0\,
      CO(3) => \NLW_curr_sums_s_reg[6][3][6]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \next_sums_s[6][3]_124\(6),
      CO(1) => \NLW_curr_sums_s_reg[6][3][6]_i_1_CO_UNCONNECTED\(1),
      CO(0) => \curr_sums_s_reg[6][3][6]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \curr_sums_s_reg[5][6]_123\(5 downto 4),
      O(3 downto 2) => \NLW_curr_sums_s_reg[6][3][6]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \next_sums_s[6][3]_124\(5 downto 4),
      S(3 downto 2) => B"01",
      S(1) => \curr_sums_s[6][3][6]_i_2_n_0\,
      S(0) => \curr_sums_s[6][3][6]_i_3_n_0\
    );
\curr_sums_s_reg[7][0][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[7][0]_506\(0),
      Q => \curr_sums_s_reg[7][0]_507\(0),
      R => '0'
    );
\curr_sums_s_reg[7][0][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[7][0]_506\(1),
      Q => \curr_sums_s_reg[7][0]_507\(1),
      R => '0'
    );
\curr_sums_s_reg[7][0][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[7][0]_506\(2),
      Q => \curr_sums_s_reg[7][0]_507\(2),
      R => '0'
    );
\curr_sums_s_reg[7][0][3]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[7][0]_506\(3),
      Q => \curr_sums_s_reg[7][0]_507\(3),
      R => '0'
    );
\curr_sums_s_reg[7][0][3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \curr_sums_s_reg[7][0][3]_i_1_n_0\,
      CO(2) => \curr_sums_s_reg[7][0][3]_i_1_n_1\,
      CO(1) => \curr_sums_s_reg[7][0][3]_i_1_n_2\,
      CO(0) => \curr_sums_s_reg[7][0][3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \curr_sums_s_reg[6][0]_505\(3 downto 0),
      O(3 downto 0) => \next_sums_s[7][0]_506\(3 downto 0),
      S(3) => \curr_sums_s[7][0][3]_i_2_n_0\,
      S(2) => \curr_sums_s[7][0][3]_i_3_n_0\,
      S(1) => \curr_sums_s[7][0][3]_i_4_n_0\,
      S(0) => \curr_sums_s[7][0][3]_i_5_n_0\
    );
\curr_sums_s_reg[7][0][4]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[7][0]_506\(4),
      Q => \curr_sums_s_reg[7][0]_507\(4),
      R => '0'
    );
\curr_sums_s_reg[7][0][5]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[7][0]_506\(5),
      Q => \curr_sums_s_reg[7][0]_507\(5),
      R => '0'
    );
\curr_sums_s_reg[7][0][6]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[7][0]_506\(6),
      Q => \curr_sums_s_reg[7][0]_507\(6),
      R => '0'
    );
\curr_sums_s_reg[7][0][7]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[7][0]_506\(7),
      Q => \curr_sums_s_reg[7][0]_507\(7),
      R => '0'
    );
\curr_sums_s_reg[7][0][7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \curr_sums_s_reg[7][0][3]_i_1_n_0\,
      CO(3) => \next_sums_s[7][0]_506\(7),
      CO(2) => \NLW_curr_sums_s_reg[7][0][7]_i_1_CO_UNCONNECTED\(2),
      CO(1) => \curr_sums_s_reg[7][0][7]_i_1_n_2\,
      CO(0) => \curr_sums_s_reg[7][0][7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \curr_sums_s_reg[6][0]_505\(6 downto 4),
      O(3) => \NLW_curr_sums_s_reg[7][0][7]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => \next_sums_s[7][0]_506\(6 downto 4),
      S(3) => '1',
      S(2) => \curr_sums_s[7][0][7]_i_2_n_0\,
      S(1) => \curr_sums_s[7][0][7]_i_3_n_0\,
      S(0) => \curr_sums_s[7][0][7]_i_4_n_0\
    );
\curr_sums_s_reg[7][1][0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[7][1]_252\(0),
      Q => \curr_sums_s_reg[7][1]_253\(0),
      R => '0'
    );
\curr_sums_s_reg[7][1][1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[7][1]_252\(1),
      Q => \curr_sums_s_reg[7][1]_253\(1),
      R => '0'
    );
\curr_sums_s_reg[7][1][2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[7][1]_252\(2),
      Q => \curr_sums_s_reg[7][1]_253\(2),
      R => '0'
    );
\curr_sums_s_reg[7][1][3]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[7][1]_252\(3),
      Q => \curr_sums_s_reg[7][1]_253\(3),
      R => '0'
    );
\curr_sums_s_reg[7][1][3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \curr_sums_s_reg[7][1][3]_i_1_n_0\,
      CO(2) => \curr_sums_s_reg[7][1][3]_i_1_n_1\,
      CO(1) => \curr_sums_s_reg[7][1][3]_i_1_n_2\,
      CO(0) => \curr_sums_s_reg[7][1][3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \curr_sums_s_reg[6][2]_251\(3 downto 0),
      O(3 downto 0) => \next_sums_s[7][1]_252\(3 downto 0),
      S(3) => \curr_sums_s[7][1][3]_i_2_n_0\,
      S(2) => \curr_sums_s[7][1][3]_i_3_n_0\,
      S(1) => \curr_sums_s[7][1][3]_i_4_n_0\,
      S(0) => \curr_sums_s[7][1][3]_i_5_n_0\
    );
\curr_sums_s_reg[7][1][4]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[7][1]_252\(4),
      Q => \curr_sums_s_reg[7][1]_253\(4),
      R => '0'
    );
\curr_sums_s_reg[7][1][5]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[7][1]_252\(5),
      Q => \curr_sums_s_reg[7][1]_253\(5),
      R => '0'
    );
\curr_sums_s_reg[7][1][6]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[7][1]_252\(6),
      Q => \curr_sums_s_reg[7][1]_253\(6),
      R => '0'
    );
\curr_sums_s_reg[7][1][7]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => \next_sums_s[7][1]_252\(7),
      Q => \curr_sums_s_reg[7][1]_253\(7),
      R => '0'
    );
\curr_sums_s_reg[7][1][7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \curr_sums_s_reg[7][1][3]_i_1_n_0\,
      CO(3) => \next_sums_s[7][1]_252\(7),
      CO(2) => \NLW_curr_sums_s_reg[7][1][7]_i_1_CO_UNCONNECTED\(2),
      CO(1) => \curr_sums_s_reg[7][1][7]_i_1_n_2\,
      CO(0) => \curr_sums_s_reg[7][1][7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \curr_sums_s_reg[6][2]_251\(6 downto 4),
      O(3) => \NLW_curr_sums_s_reg[7][1][7]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => \next_sums_s[7][1]_252\(6 downto 4),
      S(3) => '1',
      S(2) => \curr_sums_s[7][1][7]_i_2_n_0\,
      S(1) => \curr_sums_s[7][1][7]_i_3_n_0\,
      S(0) => \curr_sums_s[7][1][7]_i_4_n_0\
    );
\curr_weight_s[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[7][0]_507\(3),
      I1 => \curr_sums_s_reg[7][1]_253\(3),
      O => \curr_weight_s[3]_i_2_n_0\
    );
\curr_weight_s[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[7][0]_507\(2),
      I1 => \curr_sums_s_reg[7][1]_253\(2),
      O => \curr_weight_s[3]_i_3_n_0\
    );
\curr_weight_s[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[7][0]_507\(1),
      I1 => \curr_sums_s_reg[7][1]_253\(1),
      O => \curr_weight_s[3]_i_4_n_0\
    );
\curr_weight_s[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[7][0]_507\(0),
      I1 => \curr_sums_s_reg[7][1]_253\(0),
      O => \curr_weight_s[3]_i_5_n_0\
    );
\curr_weight_s[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[7][0]_507\(7),
      I1 => \curr_sums_s_reg[7][1]_253\(7),
      O => \curr_weight_s[7]_i_2_n_0\
    );
\curr_weight_s[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[7][0]_507\(6),
      I1 => \curr_sums_s_reg[7][1]_253\(6),
      O => \curr_weight_s[7]_i_3_n_0\
    );
\curr_weight_s[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[7][0]_507\(5),
      I1 => \curr_sums_s_reg[7][1]_253\(5),
      O => \curr_weight_s[7]_i_4_n_0\
    );
\curr_weight_s[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \curr_sums_s_reg[7][0]_507\(4),
      I1 => \curr_sums_s_reg[7][1]_253\(4),
      O => \curr_weight_s[7]_i_5_n_0\
    );
\curr_weight_s_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \curr_weight_s_reg[3]_i_1_n_0\,
      CO(2) => \curr_weight_s_reg[3]_i_1_n_1\,
      CO(1) => \curr_weight_s_reg[3]_i_1_n_2\,
      CO(0) => \curr_weight_s_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \curr_sums_s_reg[7][0]_507\(3 downto 0),
      O(3 downto 0) => weight_o(3 downto 0),
      S(3) => \curr_weight_s[3]_i_2_n_0\,
      S(2) => \curr_weight_s[3]_i_3_n_0\,
      S(1) => \curr_weight_s[3]_i_4_n_0\,
      S(0) => \curr_weight_s[3]_i_5_n_0\
    );
\curr_weight_s_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \curr_weight_s_reg[3]_i_1_n_0\,
      CO(3) => \curr_weight_s_reg[7]_i_1_n_0\,
      CO(2) => \curr_weight_s_reg[7]_i_1_n_1\,
      CO(1) => \curr_weight_s_reg[7]_i_1_n_2\,
      CO(0) => \curr_weight_s_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \curr_sums_s_reg[7][0]_507\(7 downto 4),
      O(3 downto 0) => weight_o(7 downto 4),
      S(3) => \curr_weight_s[7]_i_2_n_0\,
      S(2) => \curr_weight_s[7]_i_3_n_0\,
      S(1) => \curr_weight_s[7]_i_4_n_0\,
      S(0) => \curr_weight_s[7]_i_5_n_0\
    );
\curr_weight_s_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \curr_weight_s_reg[7]_i_1_n_0\,
      CO(3 downto 1) => \NLW_curr_weight_s_reg[8]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => weight_o(8),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_curr_weight_s_reg[8]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_line is
  port (
    delay_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    clock_o : out STD_LOGIC
  );
  attribute dont_touch : string;
  attribute dont_touch of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_line : entity is "true";
  attribute length_g : integer;
  attribute length_g of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_line : entity is 1;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_line;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_line is
  signal \^delta_o\ : STD_LOGIC;
  signal \delta_s[0]_1\ : STD_LOGIC;
  signal \delta_s[0]_2\ : STD_LOGIC;
  signal \delta_s[0]_3\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \delay_line[0].block_0\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[0].block_1\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[0].block_2\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[0].block_3\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[0].mux\ : label is std.standard.true;
begin
  delta_o <= \^delta_o\;
\delay_line[0].block_0\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__1\
     port map (
      delta_i => delta_i,
      delta_o => \delta_s[0]_1\
    );
\delay_line[0].block_1\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__2\
     port map (
      delta_i => \delta_s[0]_1\,
      delta_o => \delta_s[0]_2\
    );
\delay_line[0].block_2\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__3\
     port map (
      delta_i => \delta_s[0]_2\,
      delta_o => \delta_s[0]_3\
    );
\delay_line[0].block_3\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block
     port map (
      delta_i => \delta_s[0]_3\,
      delta_o => \^delta_o\
    );
\delay_line[0].mux\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__1\
     port map (
      clock_o => clock_o,
      clocks_i(3) => \^delta_o\,
      clocks_i(2) => \delta_s[0]_3\,
      clocks_i(1) => \delta_s[0]_2\,
      clocks_i(0) => \delta_s[0]_1\,
      delay_i(1 downto 0) => delay_i(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_line__1\ is
  port (
    delay_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    clock_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_line__1\ : entity is "coarse_line";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_line__1\ : entity is "true";
  attribute length_g : integer;
  attribute length_g of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_line__1\ : entity is 1;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_line__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_line__1\ is
  signal \^delta_o\ : STD_LOGIC;
  signal \delta_s[0]_1\ : STD_LOGIC;
  signal \delta_s[0]_2\ : STD_LOGIC;
  signal \delta_s[0]_3\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \delay_line[0].block_0\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[0].block_1\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[0].block_2\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[0].block_3\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[0].mux\ : label is std.standard.true;
begin
  delta_o <= \^delta_o\;
\delay_line[0].block_0\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__7\
     port map (
      delta_i => delta_i,
      delta_o => \delta_s[0]_1\
    );
\delay_line[0].block_1\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__6\
     port map (
      delta_i => \delta_s[0]_1\,
      delta_o => \delta_s[0]_2\
    );
\delay_line[0].block_2\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__5\
     port map (
      delta_i => \delta_s[0]_2\,
      delta_o => \delta_s[0]_3\
    );
\delay_line[0].block_3\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__4\
     port map (
      delta_i => \delta_s[0]_3\,
      delta_o => \^delta_o\
    );
\delay_line[0].mux\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__3\
     port map (
      clock_o => clock_o,
      clocks_i(3) => \^delta_o\,
      clocks_i(2) => \delta_s[0]_3\,
      clocks_i(1) => \delta_s[0]_2\,
      clocks_i(0) => \delta_s[0]_1\,
      delay_i(1 downto 0) => delay_i(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_line__2\ is
  port (
    delay_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    clock_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_line__2\ : entity is "coarse_line";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_line__2\ : entity is "true";
  attribute length_g : integer;
  attribute length_g of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_line__2\ : entity is 1;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_line__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_line__2\ is
  signal \^delta_o\ : STD_LOGIC;
  signal \delta_s[0]_1\ : STD_LOGIC;
  signal \delta_s[0]_2\ : STD_LOGIC;
  signal \delta_s[0]_3\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \delay_line[0].block_0\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[0].block_1\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[0].block_2\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[0].block_3\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[0].mux\ : label is std.standard.true;
begin
  delta_o <= \^delta_o\;
\delay_line[0].block_0\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__11\
     port map (
      delta_i => delta_i,
      delta_o => \delta_s[0]_1\
    );
\delay_line[0].block_1\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__10\
     port map (
      delta_i => \delta_s[0]_1\,
      delta_o => \delta_s[0]_2\
    );
\delay_line[0].block_2\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__9\
     port map (
      delta_i => \delta_s[0]_2\,
      delta_o => \delta_s[0]_3\
    );
\delay_line[0].block_3\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__8\
     port map (
      delta_i => \delta_s[0]_3\,
      delta_o => \^delta_o\
    );
\delay_line[0].mux\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__5\
     port map (
      clock_o => clock_o,
      clocks_i(3) => \^delta_o\,
      clocks_i(2) => \delta_s[0]_3\,
      clocks_i(1) => \delta_s[0]_2\,
      clocks_i(0) => \delta_s[0]_1\,
      delay_i(1 downto 0) => delay_i(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_line__3\ is
  port (
    delay_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    clock_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_line__3\ : entity is "coarse_line";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_line__3\ : entity is "true";
  attribute length_g : integer;
  attribute length_g of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_line__3\ : entity is 1;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_line__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_line__3\ is
  signal \^delta_o\ : STD_LOGIC;
  signal \delta_s[0]_1\ : STD_LOGIC;
  signal \delta_s[0]_2\ : STD_LOGIC;
  signal \delta_s[0]_3\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \delay_line[0].block_0\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[0].block_1\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[0].block_2\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[0].block_3\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[0].mux\ : label is std.standard.true;
begin
  delta_o <= \^delta_o\;
\delay_line[0].block_0\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__15\
     port map (
      delta_i => delta_i,
      delta_o => \delta_s[0]_1\
    );
\delay_line[0].block_1\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__14\
     port map (
      delta_i => \delta_s[0]_1\,
      delta_o => \delta_s[0]_2\
    );
\delay_line[0].block_2\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__13\
     port map (
      delta_i => \delta_s[0]_2\,
      delta_o => \delta_s[0]_3\
    );
\delay_line[0].block_3\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__12\
     port map (
      delta_i => \delta_s[0]_3\,
      delta_o => \^delta_o\
    );
\delay_line[0].mux\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__7\
     port map (
      clock_o => clock_o,
      clocks_i(3) => \^delta_o\,
      clocks_i(2) => \delta_s[0]_3\,
      clocks_i(1) => \delta_s[0]_2\,
      clocks_i(0) => \delta_s[0]_1\,
      delay_i(1 downto 0) => delay_i(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_line__4\ is
  port (
    delay_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    clock_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_line__4\ : entity is "coarse_line";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_line__4\ : entity is "true";
  attribute length_g : integer;
  attribute length_g of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_line__4\ : entity is 1;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_line__4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_line__4\ is
  signal \^delta_o\ : STD_LOGIC;
  signal \delta_s[0]_1\ : STD_LOGIC;
  signal \delta_s[0]_2\ : STD_LOGIC;
  signal \delta_s[0]_3\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \delay_line[0].block_0\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[0].block_1\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[0].block_2\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[0].block_3\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[0].mux\ : label is std.standard.true;
begin
  delta_o <= \^delta_o\;
\delay_line[0].block_0\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__19\
     port map (
      delta_i => delta_i,
      delta_o => \delta_s[0]_1\
    );
\delay_line[0].block_1\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__18\
     port map (
      delta_i => \delta_s[0]_1\,
      delta_o => \delta_s[0]_2\
    );
\delay_line[0].block_2\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__17\
     port map (
      delta_i => \delta_s[0]_2\,
      delta_o => \delta_s[0]_3\
    );
\delay_line[0].block_3\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__16\
     port map (
      delta_i => \delta_s[0]_3\,
      delta_o => \^delta_o\
    );
\delay_line[0].mux\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__9\
     port map (
      clock_o => clock_o,
      clocks_i(3) => \^delta_o\,
      clocks_i(2) => \delta_s[0]_3\,
      clocks_i(1) => \delta_s[0]_2\,
      clocks_i(0) => \delta_s[0]_1\,
      delay_i(1 downto 0) => delay_i(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_line__5\ is
  port (
    delay_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    clock_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_line__5\ : entity is "coarse_line";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_line__5\ : entity is "true";
  attribute length_g : integer;
  attribute length_g of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_line__5\ : entity is 1;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_line__5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_line__5\ is
  signal \^delta_o\ : STD_LOGIC;
  signal \delta_s[0]_1\ : STD_LOGIC;
  signal \delta_s[0]_2\ : STD_LOGIC;
  signal \delta_s[0]_3\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \delay_line[0].block_0\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[0].block_1\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[0].block_2\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[0].block_3\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[0].mux\ : label is std.standard.true;
begin
  delta_o <= \^delta_o\;
\delay_line[0].block_0\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__23\
     port map (
      delta_i => delta_i,
      delta_o => \delta_s[0]_1\
    );
\delay_line[0].block_1\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__22\
     port map (
      delta_i => \delta_s[0]_1\,
      delta_o => \delta_s[0]_2\
    );
\delay_line[0].block_2\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__21\
     port map (
      delta_i => \delta_s[0]_2\,
      delta_o => \delta_s[0]_3\
    );
\delay_line[0].block_3\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__20\
     port map (
      delta_i => \delta_s[0]_3\,
      delta_o => \^delta_o\
    );
\delay_line[0].mux\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__11\
     port map (
      clock_o => clock_o,
      clocks_i(3) => \^delta_o\,
      clocks_i(2) => \delta_s[0]_3\,
      clocks_i(1) => \delta_s[0]_2\,
      clocks_i(0) => \delta_s[0]_1\,
      delay_i(1 downto 0) => delay_i(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_line__6\ is
  port (
    delay_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    clock_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_line__6\ : entity is "coarse_line";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_line__6\ : entity is "true";
  attribute length_g : integer;
  attribute length_g of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_line__6\ : entity is 1;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_line__6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_line__6\ is
  signal \^delta_o\ : STD_LOGIC;
  signal \delta_s[0]_1\ : STD_LOGIC;
  signal \delta_s[0]_2\ : STD_LOGIC;
  signal \delta_s[0]_3\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \delay_line[0].block_0\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[0].block_1\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[0].block_2\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[0].block_3\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[0].mux\ : label is std.standard.true;
begin
  delta_o <= \^delta_o\;
\delay_line[0].block_0\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__27\
     port map (
      delta_i => delta_i,
      delta_o => \delta_s[0]_1\
    );
\delay_line[0].block_1\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__26\
     port map (
      delta_i => \delta_s[0]_1\,
      delta_o => \delta_s[0]_2\
    );
\delay_line[0].block_2\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__25\
     port map (
      delta_i => \delta_s[0]_2\,
      delta_o => \delta_s[0]_3\
    );
\delay_line[0].block_3\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__24\
     port map (
      delta_i => \delta_s[0]_3\,
      delta_o => \^delta_o\
    );
\delay_line[0].mux\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__13\
     port map (
      clock_o => clock_o,
      clocks_i(3) => \^delta_o\,
      clocks_i(2) => \delta_s[0]_3\,
      clocks_i(1) => \delta_s[0]_2\,
      clocks_i(0) => \delta_s[0]_1\,
      delay_i(1 downto 0) => delay_i(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_line__7\ is
  port (
    delay_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    clock_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_line__7\ : entity is "coarse_line";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_line__7\ : entity is "true";
  attribute length_g : integer;
  attribute length_g of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_line__7\ : entity is 1;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_line__7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_line__7\ is
  signal \^delta_o\ : STD_LOGIC;
  signal \delta_s[0]_1\ : STD_LOGIC;
  signal \delta_s[0]_2\ : STD_LOGIC;
  signal \delta_s[0]_3\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \delay_line[0].block_0\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[0].block_1\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[0].block_2\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[0].block_3\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[0].mux\ : label is std.standard.true;
begin
  delta_o <= \^delta_o\;
\delay_line[0].block_0\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__31\
     port map (
      delta_i => delta_i,
      delta_o => \delta_s[0]_1\
    );
\delay_line[0].block_1\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__30\
     port map (
      delta_i => \delta_s[0]_1\,
      delta_o => \delta_s[0]_2\
    );
\delay_line[0].block_2\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__29\
     port map (
      delta_i => \delta_s[0]_2\,
      delta_o => \delta_s[0]_3\
    );
\delay_line[0].block_3\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_block__28\
     port map (
      delta_i => \delta_s[0]_3\,
      delta_o => \^delta_o\
    );
\delay_line[0].mux\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__15\
     port map (
      clock_o => clock_o,
      clocks_i(3) => \^delta_o\,
      clocks_i(2) => \delta_s[0]_3\,
      clocks_i(1) => \delta_s[0]_2\,
      clocks_i(0) => \delta_s[0]_1\,
      delay_i(1 downto 0) => delay_i(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_line is
  port (
    delay_i : in STD_LOGIC_VECTOR ( 3 downto 0 );
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    clock_o : out STD_LOGIC
  );
  attribute dont_touch : string;
  attribute dont_touch of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_line : entity is "true";
  attribute length_g : integer;
  attribute length_g of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_line : entity is 1;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_line;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_line is
  signal \clocks_s[0]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \delta_s[0]_1\ : STD_LOGIC;
  signal \delta_s[0]_2\ : STD_LOGIC;
  signal \delta_s[0]_3\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \delay_line[0].block_0\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[0].block_1\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[0].block_2\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[0].block_3\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[0].mux\ : label is std.standard.true;
begin
\delay_line[0].block_0\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__1\
     port map (
      clock_o => \clocks_s[0]\(0),
      delay_i(1 downto 0) => delay_i(1 downto 0),
      delta_i => delta_i,
      delta_o => \delta_s[0]_1\
    );
\delay_line[0].block_1\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__2\
     port map (
      clock_o => \clocks_s[0]\(1),
      delay_i(1 downto 0) => delay_i(1 downto 0),
      delta_i => \delta_s[0]_1\,
      delta_o => \delta_s[0]_2\
    );
\delay_line[0].block_2\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__3\
     port map (
      clock_o => \clocks_s[0]\(2),
      delay_i(1 downto 0) => delay_i(1 downto 0),
      delta_i => \delta_s[0]_2\,
      delta_o => \delta_s[0]_3\
    );
\delay_line[0].block_3\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block
     port map (
      clock_o => \clocks_s[0]\(3),
      delay_i(1 downto 0) => delay_i(1 downto 0),
      delta_i => \delta_s[0]_3\,
      delta_o => delta_o
    );
\delay_line[0].mux\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux
     port map (
      clock_o => clock_o,
      clocks_i(3 downto 0) => \clocks_s[0]\(3 downto 0),
      delay_i(1 downto 0) => delay_i(3 downto 2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_line__1\ is
  port (
    delay_i : in STD_LOGIC_VECTOR ( 3 downto 0 );
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    clock_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_line__1\ : entity is "fine_line";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_line__1\ : entity is "true";
  attribute length_g : integer;
  attribute length_g of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_line__1\ : entity is 1;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_line__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_line__1\ is
  signal \clocks_s[0]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \delta_s[0]_1\ : STD_LOGIC;
  signal \delta_s[0]_2\ : STD_LOGIC;
  signal \delta_s[0]_3\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \delay_line[0].block_0\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[0].block_1\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[0].block_2\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[0].block_3\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[0].mux\ : label is std.standard.true;
begin
\delay_line[0].block_0\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__7\
     port map (
      clock_o => \clocks_s[0]\(0),
      delay_i(1 downto 0) => delay_i(1 downto 0),
      delta_i => delta_i,
      delta_o => \delta_s[0]_1\
    );
\delay_line[0].block_1\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__6\
     port map (
      clock_o => \clocks_s[0]\(1),
      delay_i(1 downto 0) => delay_i(1 downto 0),
      delta_i => \delta_s[0]_1\,
      delta_o => \delta_s[0]_2\
    );
\delay_line[0].block_2\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__5\
     port map (
      clock_o => \clocks_s[0]\(2),
      delay_i(1 downto 0) => delay_i(1 downto 0),
      delta_i => \delta_s[0]_2\,
      delta_o => \delta_s[0]_3\
    );
\delay_line[0].block_3\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__4\
     port map (
      clock_o => \clocks_s[0]\(3),
      delay_i(1 downto 0) => delay_i(1 downto 0),
      delta_i => \delta_s[0]_3\,
      delta_o => delta_o
    );
\delay_line[0].mux\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__2\
     port map (
      clock_o => clock_o,
      clocks_i(3 downto 0) => \clocks_s[0]\(3 downto 0),
      delay_i(1 downto 0) => delay_i(3 downto 2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_line__2\ is
  port (
    delay_i : in STD_LOGIC_VECTOR ( 3 downto 0 );
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    clock_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_line__2\ : entity is "fine_line";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_line__2\ : entity is "true";
  attribute length_g : integer;
  attribute length_g of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_line__2\ : entity is 1;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_line__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_line__2\ is
  signal \clocks_s[0]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \delta_s[0]_1\ : STD_LOGIC;
  signal \delta_s[0]_2\ : STD_LOGIC;
  signal \delta_s[0]_3\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \delay_line[0].block_0\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[0].block_1\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[0].block_2\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[0].block_3\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[0].mux\ : label is std.standard.true;
begin
\delay_line[0].block_0\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__11\
     port map (
      clock_o => \clocks_s[0]\(0),
      delay_i(1 downto 0) => delay_i(1 downto 0),
      delta_i => delta_i,
      delta_o => \delta_s[0]_1\
    );
\delay_line[0].block_1\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__10\
     port map (
      clock_o => \clocks_s[0]\(1),
      delay_i(1 downto 0) => delay_i(1 downto 0),
      delta_i => \delta_s[0]_1\,
      delta_o => \delta_s[0]_2\
    );
\delay_line[0].block_2\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__9\
     port map (
      clock_o => \clocks_s[0]\(2),
      delay_i(1 downto 0) => delay_i(1 downto 0),
      delta_i => \delta_s[0]_2\,
      delta_o => \delta_s[0]_3\
    );
\delay_line[0].block_3\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__8\
     port map (
      clock_o => \clocks_s[0]\(3),
      delay_i(1 downto 0) => delay_i(1 downto 0),
      delta_i => \delta_s[0]_3\,
      delta_o => delta_o
    );
\delay_line[0].mux\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__4\
     port map (
      clock_o => clock_o,
      clocks_i(3 downto 0) => \clocks_s[0]\(3 downto 0),
      delay_i(1 downto 0) => delay_i(3 downto 2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_line__3\ is
  port (
    delay_i : in STD_LOGIC_VECTOR ( 3 downto 0 );
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    clock_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_line__3\ : entity is "fine_line";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_line__3\ : entity is "true";
  attribute length_g : integer;
  attribute length_g of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_line__3\ : entity is 1;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_line__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_line__3\ is
  signal \clocks_s[0]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \delta_s[0]_1\ : STD_LOGIC;
  signal \delta_s[0]_2\ : STD_LOGIC;
  signal \delta_s[0]_3\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \delay_line[0].block_0\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[0].block_1\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[0].block_2\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[0].block_3\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[0].mux\ : label is std.standard.true;
begin
\delay_line[0].block_0\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__15\
     port map (
      clock_o => \clocks_s[0]\(0),
      delay_i(1 downto 0) => delay_i(1 downto 0),
      delta_i => delta_i,
      delta_o => \delta_s[0]_1\
    );
\delay_line[0].block_1\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__14\
     port map (
      clock_o => \clocks_s[0]\(1),
      delay_i(1 downto 0) => delay_i(1 downto 0),
      delta_i => \delta_s[0]_1\,
      delta_o => \delta_s[0]_2\
    );
\delay_line[0].block_2\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__13\
     port map (
      clock_o => \clocks_s[0]\(2),
      delay_i(1 downto 0) => delay_i(1 downto 0),
      delta_i => \delta_s[0]_2\,
      delta_o => \delta_s[0]_3\
    );
\delay_line[0].block_3\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__12\
     port map (
      clock_o => \clocks_s[0]\(3),
      delay_i(1 downto 0) => delay_i(1 downto 0),
      delta_i => \delta_s[0]_3\,
      delta_o => delta_o
    );
\delay_line[0].mux\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__6\
     port map (
      clock_o => clock_o,
      clocks_i(3 downto 0) => \clocks_s[0]\(3 downto 0),
      delay_i(1 downto 0) => delay_i(3 downto 2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_line__4\ is
  port (
    delay_i : in STD_LOGIC_VECTOR ( 3 downto 0 );
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    clock_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_line__4\ : entity is "fine_line";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_line__4\ : entity is "true";
  attribute length_g : integer;
  attribute length_g of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_line__4\ : entity is 1;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_line__4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_line__4\ is
  signal \clocks_s[0]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \delta_s[0]_1\ : STD_LOGIC;
  signal \delta_s[0]_2\ : STD_LOGIC;
  signal \delta_s[0]_3\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \delay_line[0].block_0\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[0].block_1\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[0].block_2\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[0].block_3\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[0].mux\ : label is std.standard.true;
begin
\delay_line[0].block_0\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__19\
     port map (
      clock_o => \clocks_s[0]\(0),
      delay_i(1 downto 0) => delay_i(1 downto 0),
      delta_i => delta_i,
      delta_o => \delta_s[0]_1\
    );
\delay_line[0].block_1\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__18\
     port map (
      clock_o => \clocks_s[0]\(1),
      delay_i(1 downto 0) => delay_i(1 downto 0),
      delta_i => \delta_s[0]_1\,
      delta_o => \delta_s[0]_2\
    );
\delay_line[0].block_2\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__17\
     port map (
      clock_o => \clocks_s[0]\(2),
      delay_i(1 downto 0) => delay_i(1 downto 0),
      delta_i => \delta_s[0]_2\,
      delta_o => \delta_s[0]_3\
    );
\delay_line[0].block_3\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__16\
     port map (
      clock_o => \clocks_s[0]\(3),
      delay_i(1 downto 0) => delay_i(1 downto 0),
      delta_i => \delta_s[0]_3\,
      delta_o => delta_o
    );
\delay_line[0].mux\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__8\
     port map (
      clock_o => clock_o,
      clocks_i(3 downto 0) => \clocks_s[0]\(3 downto 0),
      delay_i(1 downto 0) => delay_i(3 downto 2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_line__5\ is
  port (
    delay_i : in STD_LOGIC_VECTOR ( 3 downto 0 );
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    clock_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_line__5\ : entity is "fine_line";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_line__5\ : entity is "true";
  attribute length_g : integer;
  attribute length_g of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_line__5\ : entity is 1;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_line__5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_line__5\ is
  signal \clocks_s[0]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \delta_s[0]_1\ : STD_LOGIC;
  signal \delta_s[0]_2\ : STD_LOGIC;
  signal \delta_s[0]_3\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \delay_line[0].block_0\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[0].block_1\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[0].block_2\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[0].block_3\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[0].mux\ : label is std.standard.true;
begin
\delay_line[0].block_0\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__23\
     port map (
      clock_o => \clocks_s[0]\(0),
      delay_i(1 downto 0) => delay_i(1 downto 0),
      delta_i => delta_i,
      delta_o => \delta_s[0]_1\
    );
\delay_line[0].block_1\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__22\
     port map (
      clock_o => \clocks_s[0]\(1),
      delay_i(1 downto 0) => delay_i(1 downto 0),
      delta_i => \delta_s[0]_1\,
      delta_o => \delta_s[0]_2\
    );
\delay_line[0].block_2\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__21\
     port map (
      clock_o => \clocks_s[0]\(2),
      delay_i(1 downto 0) => delay_i(1 downto 0),
      delta_i => \delta_s[0]_2\,
      delta_o => \delta_s[0]_3\
    );
\delay_line[0].block_3\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__20\
     port map (
      clock_o => \clocks_s[0]\(3),
      delay_i(1 downto 0) => delay_i(1 downto 0),
      delta_i => \delta_s[0]_3\,
      delta_o => delta_o
    );
\delay_line[0].mux\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__10\
     port map (
      clock_o => clock_o,
      clocks_i(3 downto 0) => \clocks_s[0]\(3 downto 0),
      delay_i(1 downto 0) => delay_i(3 downto 2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_line__6\ is
  port (
    delay_i : in STD_LOGIC_VECTOR ( 3 downto 0 );
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    clock_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_line__6\ : entity is "fine_line";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_line__6\ : entity is "true";
  attribute length_g : integer;
  attribute length_g of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_line__6\ : entity is 1;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_line__6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_line__6\ is
  signal \clocks_s[0]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \delta_s[0]_1\ : STD_LOGIC;
  signal \delta_s[0]_2\ : STD_LOGIC;
  signal \delta_s[0]_3\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \delay_line[0].block_0\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[0].block_1\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[0].block_2\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[0].block_3\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[0].mux\ : label is std.standard.true;
begin
\delay_line[0].block_0\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__27\
     port map (
      clock_o => \clocks_s[0]\(0),
      delay_i(1 downto 0) => delay_i(1 downto 0),
      delta_i => delta_i,
      delta_o => \delta_s[0]_1\
    );
\delay_line[0].block_1\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__26\
     port map (
      clock_o => \clocks_s[0]\(1),
      delay_i(1 downto 0) => delay_i(1 downto 0),
      delta_i => \delta_s[0]_1\,
      delta_o => \delta_s[0]_2\
    );
\delay_line[0].block_2\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__25\
     port map (
      clock_o => \clocks_s[0]\(2),
      delay_i(1 downto 0) => delay_i(1 downto 0),
      delta_i => \delta_s[0]_2\,
      delta_o => \delta_s[0]_3\
    );
\delay_line[0].block_3\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__24\
     port map (
      clock_o => \clocks_s[0]\(3),
      delay_i(1 downto 0) => delay_i(1 downto 0),
      delta_i => \delta_s[0]_3\,
      delta_o => delta_o
    );
\delay_line[0].mux\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__12\
     port map (
      clock_o => clock_o,
      clocks_i(3 downto 0) => \clocks_s[0]\(3 downto 0),
      delay_i(1 downto 0) => delay_i(3 downto 2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_line__7\ is
  port (
    delay_i : in STD_LOGIC_VECTOR ( 3 downto 0 );
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    clock_o : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_line__7\ : entity is "fine_line";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_line__7\ : entity is "true";
  attribute length_g : integer;
  attribute length_g of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_line__7\ : entity is 1;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_line__7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_line__7\ is
  signal \clocks_s[0]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \delta_s[0]_1\ : STD_LOGIC;
  signal \delta_s[0]_2\ : STD_LOGIC;
  signal \delta_s[0]_3\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \delay_line[0].block_0\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[0].block_1\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[0].block_2\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[0].block_3\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[0].mux\ : label is std.standard.true;
begin
\delay_line[0].block_0\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__31\
     port map (
      clock_o => \clocks_s[0]\(0),
      delay_i(1 downto 0) => delay_i(1 downto 0),
      delta_i => delta_i,
      delta_o => \delta_s[0]_1\
    );
\delay_line[0].block_1\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__30\
     port map (
      clock_o => \clocks_s[0]\(1),
      delay_i(1 downto 0) => delay_i(1 downto 0),
      delta_i => \delta_s[0]_1\,
      delta_o => \delta_s[0]_2\
    );
\delay_line[0].block_2\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__29\
     port map (
      clock_o => \clocks_s[0]\(2),
      delay_i(1 downto 0) => delay_i(1 downto 0),
      delta_i => \delta_s[0]_2\,
      delta_o => \delta_s[0]_3\
    );
\delay_line[0].block_3\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_block__28\
     port map (
      clock_o => \clocks_s[0]\(3),
      delay_i(1 downto 0) => delay_i(1 downto 0),
      delta_i => \delta_s[0]_3\,
      delta_o => delta_o
    );
\delay_line[0].mux\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_mux__14\
     port map (
      clock_o => clock_o,
      clocks_i(3 downto 0) => \clocks_s[0]\(3 downto 0),
      delay_i(1 downto 0) => delay_i(3 downto 2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_line is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute depth_g : integer;
  attribute depth_g of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_line : entity is 8;
  attribute dont_touch : string;
  attribute dont_touch of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_line : entity is "true";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_line;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_line is
  signal delta_s : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of delta_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[0].block_n\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[1].block_n\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[2].block_n\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[3].block_n\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[4].block_n\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[5].block_n\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[6].block_n\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[7].block_n\ : label is std.standard.true;
begin
  delta_o <= delta_s(8);
  delta_s(0) <= delta_i;
\delay_line[0].block_n\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__1\
     port map (
      clock_i => clock_i,
      delta_i => delta_s(0),
      delta_o => delta_s(1),
      state_o(3 downto 0) => state_o(3 downto 0)
    );
\delay_line[1].block_n\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__2\
     port map (
      clock_i => clock_i,
      delta_i => delta_s(1),
      delta_o => delta_s(2),
      state_o(3 downto 0) => state_o(7 downto 4)
    );
\delay_line[2].block_n\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__3\
     port map (
      clock_i => clock_i,
      delta_i => delta_s(2),
      delta_o => delta_s(3),
      state_o(3 downto 0) => state_o(11 downto 8)
    );
\delay_line[3].block_n\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__4\
     port map (
      clock_i => clock_i,
      delta_i => delta_s(3),
      delta_o => delta_s(4),
      state_o(3 downto 0) => state_o(15 downto 12)
    );
\delay_line[4].block_n\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__5\
     port map (
      clock_i => clock_i,
      delta_i => delta_s(4),
      delta_o => delta_s(5),
      state_o(3 downto 0) => state_o(19 downto 16)
    );
\delay_line[5].block_n\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__6\
     port map (
      clock_i => clock_i,
      delta_i => delta_s(5),
      delta_o => delta_s(6),
      state_o(3 downto 0) => state_o(23 downto 20)
    );
\delay_line[6].block_n\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__7\
     port map (
      clock_i => clock_i,
      delta_i => delta_s(6),
      delta_o => delta_s(7),
      state_o(3 downto 0) => state_o(27 downto 24)
    );
\delay_line[7].block_n\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block
     port map (
      clock_i => clock_i,
      delta_i => delta_s(7),
      delta_o => delta_s(8),
      state_o(3 downto 0) => state_o(31 downto 28)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_line__1\ is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_line__1\ : entity is "sampling_line";
  attribute depth_g : integer;
  attribute depth_g of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_line__1\ : entity is 8;
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_line__1\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_line__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_line__1\ is
  signal delta_s : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of delta_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[0].block_n\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[1].block_n\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[2].block_n\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[3].block_n\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[4].block_n\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[5].block_n\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[6].block_n\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[7].block_n\ : label is std.standard.true;
begin
  delta_o <= delta_s(8);
  delta_s(0) <= delta_i;
\delay_line[0].block_n\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__15\
     port map (
      clock_i => clock_i,
      delta_i => delta_s(0),
      delta_o => delta_s(1),
      state_o(3 downto 0) => state_o(3 downto 0)
    );
\delay_line[1].block_n\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__14\
     port map (
      clock_i => clock_i,
      delta_i => delta_s(1),
      delta_o => delta_s(2),
      state_o(3 downto 0) => state_o(7 downto 4)
    );
\delay_line[2].block_n\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__13\
     port map (
      clock_i => clock_i,
      delta_i => delta_s(2),
      delta_o => delta_s(3),
      state_o(3 downto 0) => state_o(11 downto 8)
    );
\delay_line[3].block_n\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__12\
     port map (
      clock_i => clock_i,
      delta_i => delta_s(3),
      delta_o => delta_s(4),
      state_o(3 downto 0) => state_o(15 downto 12)
    );
\delay_line[4].block_n\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__11\
     port map (
      clock_i => clock_i,
      delta_i => delta_s(4),
      delta_o => delta_s(5),
      state_o(3 downto 0) => state_o(19 downto 16)
    );
\delay_line[5].block_n\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__10\
     port map (
      clock_i => clock_i,
      delta_i => delta_s(5),
      delta_o => delta_s(6),
      state_o(3 downto 0) => state_o(23 downto 20)
    );
\delay_line[6].block_n\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__9\
     port map (
      clock_i => clock_i,
      delta_i => delta_s(6),
      delta_o => delta_s(7),
      state_o(3 downto 0) => state_o(27 downto 24)
    );
\delay_line[7].block_n\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__8\
     port map (
      clock_i => clock_i,
      delta_i => delta_s(7),
      delta_o => delta_s(8),
      state_o(3 downto 0) => state_o(31 downto 28)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_line__2\ is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_line__2\ : entity is "sampling_line";
  attribute depth_g : integer;
  attribute depth_g of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_line__2\ : entity is 8;
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_line__2\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_line__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_line__2\ is
  signal delta_s : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of delta_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[0].block_n\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[1].block_n\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[2].block_n\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[3].block_n\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[4].block_n\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[5].block_n\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[6].block_n\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[7].block_n\ : label is std.standard.true;
begin
  delta_o <= delta_s(8);
  delta_s(0) <= delta_i;
\delay_line[0].block_n\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__23\
     port map (
      clock_i => clock_i,
      delta_i => delta_s(0),
      delta_o => delta_s(1),
      state_o(3 downto 0) => state_o(3 downto 0)
    );
\delay_line[1].block_n\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__22\
     port map (
      clock_i => clock_i,
      delta_i => delta_s(1),
      delta_o => delta_s(2),
      state_o(3 downto 0) => state_o(7 downto 4)
    );
\delay_line[2].block_n\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__21\
     port map (
      clock_i => clock_i,
      delta_i => delta_s(2),
      delta_o => delta_s(3),
      state_o(3 downto 0) => state_o(11 downto 8)
    );
\delay_line[3].block_n\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__20\
     port map (
      clock_i => clock_i,
      delta_i => delta_s(3),
      delta_o => delta_s(4),
      state_o(3 downto 0) => state_o(15 downto 12)
    );
\delay_line[4].block_n\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__19\
     port map (
      clock_i => clock_i,
      delta_i => delta_s(4),
      delta_o => delta_s(5),
      state_o(3 downto 0) => state_o(19 downto 16)
    );
\delay_line[5].block_n\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__18\
     port map (
      clock_i => clock_i,
      delta_i => delta_s(5),
      delta_o => delta_s(6),
      state_o(3 downto 0) => state_o(23 downto 20)
    );
\delay_line[6].block_n\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__17\
     port map (
      clock_i => clock_i,
      delta_i => delta_s(6),
      delta_o => delta_s(7),
      state_o(3 downto 0) => state_o(27 downto 24)
    );
\delay_line[7].block_n\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__16\
     port map (
      clock_i => clock_i,
      delta_i => delta_s(7),
      delta_o => delta_s(8),
      state_o(3 downto 0) => state_o(31 downto 28)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_line__3\ is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_line__3\ : entity is "sampling_line";
  attribute depth_g : integer;
  attribute depth_g of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_line__3\ : entity is 8;
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_line__3\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_line__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_line__3\ is
  signal delta_s : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of delta_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[0].block_n\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[1].block_n\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[2].block_n\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[3].block_n\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[4].block_n\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[5].block_n\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[6].block_n\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[7].block_n\ : label is std.standard.true;
begin
  delta_o <= delta_s(8);
  delta_s(0) <= delta_i;
\delay_line[0].block_n\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__31\
     port map (
      clock_i => clock_i,
      delta_i => delta_s(0),
      delta_o => delta_s(1),
      state_o(3 downto 0) => state_o(3 downto 0)
    );
\delay_line[1].block_n\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__30\
     port map (
      clock_i => clock_i,
      delta_i => delta_s(1),
      delta_o => delta_s(2),
      state_o(3 downto 0) => state_o(7 downto 4)
    );
\delay_line[2].block_n\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__29\
     port map (
      clock_i => clock_i,
      delta_i => delta_s(2),
      delta_o => delta_s(3),
      state_o(3 downto 0) => state_o(11 downto 8)
    );
\delay_line[3].block_n\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__28\
     port map (
      clock_i => clock_i,
      delta_i => delta_s(3),
      delta_o => delta_s(4),
      state_o(3 downto 0) => state_o(15 downto 12)
    );
\delay_line[4].block_n\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__27\
     port map (
      clock_i => clock_i,
      delta_i => delta_s(4),
      delta_o => delta_s(5),
      state_o(3 downto 0) => state_o(19 downto 16)
    );
\delay_line[5].block_n\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__26\
     port map (
      clock_i => clock_i,
      delta_i => delta_s(5),
      delta_o => delta_s(6),
      state_o(3 downto 0) => state_o(23 downto 20)
    );
\delay_line[6].block_n\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__25\
     port map (
      clock_i => clock_i,
      delta_i => delta_s(6),
      delta_o => delta_s(7),
      state_o(3 downto 0) => state_o(27 downto 24)
    );
\delay_line[7].block_n\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__24\
     port map (
      clock_i => clock_i,
      delta_i => delta_s(7),
      delta_o => delta_s(8),
      state_o(3 downto 0) => state_o(31 downto 28)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_line__4\ is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_line__4\ : entity is "sampling_line";
  attribute depth_g : integer;
  attribute depth_g of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_line__4\ : entity is 8;
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_line__4\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_line__4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_line__4\ is
  signal delta_s : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of delta_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[0].block_n\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[1].block_n\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[2].block_n\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[3].block_n\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[4].block_n\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[5].block_n\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[6].block_n\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[7].block_n\ : label is std.standard.true;
begin
  delta_o <= delta_s(8);
  delta_s(0) <= delta_i;
\delay_line[0].block_n\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__39\
     port map (
      clock_i => clock_i,
      delta_i => delta_s(0),
      delta_o => delta_s(1),
      state_o(3 downto 0) => state_o(3 downto 0)
    );
\delay_line[1].block_n\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__38\
     port map (
      clock_i => clock_i,
      delta_i => delta_s(1),
      delta_o => delta_s(2),
      state_o(3 downto 0) => state_o(7 downto 4)
    );
\delay_line[2].block_n\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__37\
     port map (
      clock_i => clock_i,
      delta_i => delta_s(2),
      delta_o => delta_s(3),
      state_o(3 downto 0) => state_o(11 downto 8)
    );
\delay_line[3].block_n\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__36\
     port map (
      clock_i => clock_i,
      delta_i => delta_s(3),
      delta_o => delta_s(4),
      state_o(3 downto 0) => state_o(15 downto 12)
    );
\delay_line[4].block_n\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__35\
     port map (
      clock_i => clock_i,
      delta_i => delta_s(4),
      delta_o => delta_s(5),
      state_o(3 downto 0) => state_o(19 downto 16)
    );
\delay_line[5].block_n\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__34\
     port map (
      clock_i => clock_i,
      delta_i => delta_s(5),
      delta_o => delta_s(6),
      state_o(3 downto 0) => state_o(23 downto 20)
    );
\delay_line[6].block_n\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__33\
     port map (
      clock_i => clock_i,
      delta_i => delta_s(6),
      delta_o => delta_s(7),
      state_o(3 downto 0) => state_o(27 downto 24)
    );
\delay_line[7].block_n\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__32\
     port map (
      clock_i => clock_i,
      delta_i => delta_s(7),
      delta_o => delta_s(8),
      state_o(3 downto 0) => state_o(31 downto 28)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_line__5\ is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_line__5\ : entity is "sampling_line";
  attribute depth_g : integer;
  attribute depth_g of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_line__5\ : entity is 8;
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_line__5\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_line__5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_line__5\ is
  signal delta_s : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of delta_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[0].block_n\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[1].block_n\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[2].block_n\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[3].block_n\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[4].block_n\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[5].block_n\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[6].block_n\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[7].block_n\ : label is std.standard.true;
begin
  delta_o <= delta_s(8);
  delta_s(0) <= delta_i;
\delay_line[0].block_n\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__47\
     port map (
      clock_i => clock_i,
      delta_i => delta_s(0),
      delta_o => delta_s(1),
      state_o(3 downto 0) => state_o(3 downto 0)
    );
\delay_line[1].block_n\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__46\
     port map (
      clock_i => clock_i,
      delta_i => delta_s(1),
      delta_o => delta_s(2),
      state_o(3 downto 0) => state_o(7 downto 4)
    );
\delay_line[2].block_n\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__45\
     port map (
      clock_i => clock_i,
      delta_i => delta_s(2),
      delta_o => delta_s(3),
      state_o(3 downto 0) => state_o(11 downto 8)
    );
\delay_line[3].block_n\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__44\
     port map (
      clock_i => clock_i,
      delta_i => delta_s(3),
      delta_o => delta_s(4),
      state_o(3 downto 0) => state_o(15 downto 12)
    );
\delay_line[4].block_n\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__43\
     port map (
      clock_i => clock_i,
      delta_i => delta_s(4),
      delta_o => delta_s(5),
      state_o(3 downto 0) => state_o(19 downto 16)
    );
\delay_line[5].block_n\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__42\
     port map (
      clock_i => clock_i,
      delta_i => delta_s(5),
      delta_o => delta_s(6),
      state_o(3 downto 0) => state_o(23 downto 20)
    );
\delay_line[6].block_n\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__41\
     port map (
      clock_i => clock_i,
      delta_i => delta_s(6),
      delta_o => delta_s(7),
      state_o(3 downto 0) => state_o(27 downto 24)
    );
\delay_line[7].block_n\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__40\
     port map (
      clock_i => clock_i,
      delta_i => delta_s(7),
      delta_o => delta_s(8),
      state_o(3 downto 0) => state_o(31 downto 28)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_line__6\ is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_line__6\ : entity is "sampling_line";
  attribute depth_g : integer;
  attribute depth_g of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_line__6\ : entity is 8;
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_line__6\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_line__6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_line__6\ is
  signal delta_s : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of delta_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[0].block_n\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[1].block_n\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[2].block_n\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[3].block_n\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[4].block_n\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[5].block_n\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[6].block_n\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[7].block_n\ : label is std.standard.true;
begin
  delta_o <= delta_s(8);
  delta_s(0) <= delta_i;
\delay_line[0].block_n\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__55\
     port map (
      clock_i => clock_i,
      delta_i => delta_s(0),
      delta_o => delta_s(1),
      state_o(3 downto 0) => state_o(3 downto 0)
    );
\delay_line[1].block_n\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__54\
     port map (
      clock_i => clock_i,
      delta_i => delta_s(1),
      delta_o => delta_s(2),
      state_o(3 downto 0) => state_o(7 downto 4)
    );
\delay_line[2].block_n\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__53\
     port map (
      clock_i => clock_i,
      delta_i => delta_s(2),
      delta_o => delta_s(3),
      state_o(3 downto 0) => state_o(11 downto 8)
    );
\delay_line[3].block_n\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__52\
     port map (
      clock_i => clock_i,
      delta_i => delta_s(3),
      delta_o => delta_s(4),
      state_o(3 downto 0) => state_o(15 downto 12)
    );
\delay_line[4].block_n\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__51\
     port map (
      clock_i => clock_i,
      delta_i => delta_s(4),
      delta_o => delta_s(5),
      state_o(3 downto 0) => state_o(19 downto 16)
    );
\delay_line[5].block_n\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__50\
     port map (
      clock_i => clock_i,
      delta_i => delta_s(5),
      delta_o => delta_s(6),
      state_o(3 downto 0) => state_o(23 downto 20)
    );
\delay_line[6].block_n\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__49\
     port map (
      clock_i => clock_i,
      delta_i => delta_s(6),
      delta_o => delta_s(7),
      state_o(3 downto 0) => state_o(27 downto 24)
    );
\delay_line[7].block_n\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__48\
     port map (
      clock_i => clock_i,
      delta_i => delta_s(7),
      delta_o => delta_s(8),
      state_o(3 downto 0) => state_o(31 downto 28)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_line__7\ is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_line__7\ : entity is "sampling_line";
  attribute depth_g : integer;
  attribute depth_g of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_line__7\ : entity is 8;
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_line__7\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_line__7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_line__7\ is
  signal delta_s : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of delta_s : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[0].block_n\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[1].block_n\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[2].block_n\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[3].block_n\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[4].block_n\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[5].block_n\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[6].block_n\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \delay_line[7].block_n\ : label is std.standard.true;
begin
  delta_o <= delta_s(8);
  delta_s(0) <= delta_i;
\delay_line[0].block_n\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__63\
     port map (
      clock_i => clock_i,
      delta_i => delta_s(0),
      delta_o => delta_s(1),
      state_o(3 downto 0) => state_o(3 downto 0)
    );
\delay_line[1].block_n\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__62\
     port map (
      clock_i => clock_i,
      delta_i => delta_s(1),
      delta_o => delta_s(2),
      state_o(3 downto 0) => state_o(7 downto 4)
    );
\delay_line[2].block_n\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__61\
     port map (
      clock_i => clock_i,
      delta_i => delta_s(2),
      delta_o => delta_s(3),
      state_o(3 downto 0) => state_o(11 downto 8)
    );
\delay_line[3].block_n\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__60\
     port map (
      clock_i => clock_i,
      delta_i => delta_s(3),
      delta_o => delta_s(4),
      state_o(3 downto 0) => state_o(15 downto 12)
    );
\delay_line[4].block_n\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__59\
     port map (
      clock_i => clock_i,
      delta_i => delta_s(4),
      delta_o => delta_s(5),
      state_o(3 downto 0) => state_o(19 downto 16)
    );
\delay_line[5].block_n\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__58\
     port map (
      clock_i => clock_i,
      delta_i => delta_s(5),
      delta_o => delta_s(6),
      state_o(3 downto 0) => state_o(23 downto 20)
    );
\delay_line[6].block_n\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__57\
     port map (
      clock_i => clock_i,
      delta_i => delta_s(6),
      delta_o => delta_s(7),
      state_o(3 downto 0) => state_o(27 downto 24)
    );
\delay_line[7].block_n\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_block__56\
     port map (
      clock_i => clock_i,
      delta_i => delta_s(7),
      delta_o => delta_s(8),
      state_o(3 downto 0) => state_o(31 downto 28)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc_output is
  port (
    data_o : out STD_LOGIC_VECTOR ( 8 downto 0 );
    state_s : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clock_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    state_i : in STD_LOGIC_VECTOR ( 255 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc_output;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc_output is
  signal \axi_rdata[0]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_6_n_0\ : STD_LOGIC;
  signal next_weight_s : STD_LOGIC_VECTOR ( 8 downto 0 );
begin
\axi_rdata[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => state_i(96),
      I1 => state_i(64),
      I2 => Q(1),
      I3 => state_i(32),
      I4 => Q(0),
      I5 => state_i(0),
      O => \axi_rdata[0]_i_5_n_0\
    );
\axi_rdata[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => state_i(224),
      I1 => state_i(192),
      I2 => Q(1),
      I3 => state_i(160),
      I4 => Q(0),
      I5 => state_i(128),
      O => \axi_rdata[0]_i_6_n_0\
    );
\axi_rdata[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => state_i(106),
      I1 => state_i(74),
      I2 => Q(1),
      I3 => state_i(42),
      I4 => Q(0),
      I5 => state_i(10),
      O => \axi_rdata[10]_i_5_n_0\
    );
\axi_rdata[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => state_i(234),
      I1 => state_i(202),
      I2 => Q(1),
      I3 => state_i(170),
      I4 => Q(0),
      I5 => state_i(138),
      O => \axi_rdata[10]_i_6_n_0\
    );
\axi_rdata[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => state_i(107),
      I1 => state_i(75),
      I2 => Q(1),
      I3 => state_i(43),
      I4 => Q(0),
      I5 => state_i(11),
      O => \axi_rdata[11]_i_5_n_0\
    );
\axi_rdata[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => state_i(235),
      I1 => state_i(203),
      I2 => Q(1),
      I3 => state_i(171),
      I4 => Q(0),
      I5 => state_i(139),
      O => \axi_rdata[11]_i_6_n_0\
    );
\axi_rdata[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => state_i(108),
      I1 => state_i(76),
      I2 => Q(1),
      I3 => state_i(44),
      I4 => Q(0),
      I5 => state_i(12),
      O => \axi_rdata[12]_i_5_n_0\
    );
\axi_rdata[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => state_i(236),
      I1 => state_i(204),
      I2 => Q(1),
      I3 => state_i(172),
      I4 => Q(0),
      I5 => state_i(140),
      O => \axi_rdata[12]_i_6_n_0\
    );
\axi_rdata[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => state_i(109),
      I1 => state_i(77),
      I2 => Q(1),
      I3 => state_i(45),
      I4 => Q(0),
      I5 => state_i(13),
      O => \axi_rdata[13]_i_5_n_0\
    );
\axi_rdata[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => state_i(237),
      I1 => state_i(205),
      I2 => Q(1),
      I3 => state_i(173),
      I4 => Q(0),
      I5 => state_i(141),
      O => \axi_rdata[13]_i_6_n_0\
    );
\axi_rdata[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => state_i(110),
      I1 => state_i(78),
      I2 => Q(1),
      I3 => state_i(46),
      I4 => Q(0),
      I5 => state_i(14),
      O => \axi_rdata[14]_i_5_n_0\
    );
\axi_rdata[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => state_i(238),
      I1 => state_i(206),
      I2 => Q(1),
      I3 => state_i(174),
      I4 => Q(0),
      I5 => state_i(142),
      O => \axi_rdata[14]_i_6_n_0\
    );
\axi_rdata[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => state_i(111),
      I1 => state_i(79),
      I2 => Q(1),
      I3 => state_i(47),
      I4 => Q(0),
      I5 => state_i(15),
      O => \axi_rdata[15]_i_5_n_0\
    );
\axi_rdata[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => state_i(239),
      I1 => state_i(207),
      I2 => Q(1),
      I3 => state_i(175),
      I4 => Q(0),
      I5 => state_i(143),
      O => \axi_rdata[15]_i_6_n_0\
    );
\axi_rdata[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => state_i(112),
      I1 => state_i(80),
      I2 => Q(1),
      I3 => state_i(48),
      I4 => Q(0),
      I5 => state_i(16),
      O => \axi_rdata[16]_i_5_n_0\
    );
\axi_rdata[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => state_i(240),
      I1 => state_i(208),
      I2 => Q(1),
      I3 => state_i(176),
      I4 => Q(0),
      I5 => state_i(144),
      O => \axi_rdata[16]_i_6_n_0\
    );
\axi_rdata[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => state_i(113),
      I1 => state_i(81),
      I2 => Q(1),
      I3 => state_i(49),
      I4 => Q(0),
      I5 => state_i(17),
      O => \axi_rdata[17]_i_5_n_0\
    );
\axi_rdata[17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => state_i(241),
      I1 => state_i(209),
      I2 => Q(1),
      I3 => state_i(177),
      I4 => Q(0),
      I5 => state_i(145),
      O => \axi_rdata[17]_i_6_n_0\
    );
\axi_rdata[18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => state_i(114),
      I1 => state_i(82),
      I2 => Q(1),
      I3 => state_i(50),
      I4 => Q(0),
      I5 => state_i(18),
      O => \axi_rdata[18]_i_5_n_0\
    );
\axi_rdata[18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => state_i(242),
      I1 => state_i(210),
      I2 => Q(1),
      I3 => state_i(178),
      I4 => Q(0),
      I5 => state_i(146),
      O => \axi_rdata[18]_i_6_n_0\
    );
\axi_rdata[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => state_i(115),
      I1 => state_i(83),
      I2 => Q(1),
      I3 => state_i(51),
      I4 => Q(0),
      I5 => state_i(19),
      O => \axi_rdata[19]_i_5_n_0\
    );
\axi_rdata[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => state_i(243),
      I1 => state_i(211),
      I2 => Q(1),
      I3 => state_i(179),
      I4 => Q(0),
      I5 => state_i(147),
      O => \axi_rdata[19]_i_6_n_0\
    );
\axi_rdata[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => state_i(97),
      I1 => state_i(65),
      I2 => Q(1),
      I3 => state_i(33),
      I4 => Q(0),
      I5 => state_i(1),
      O => \axi_rdata[1]_i_5_n_0\
    );
\axi_rdata[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => state_i(225),
      I1 => state_i(193),
      I2 => Q(1),
      I3 => state_i(161),
      I4 => Q(0),
      I5 => state_i(129),
      O => \axi_rdata[1]_i_6_n_0\
    );
\axi_rdata[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => state_i(116),
      I1 => state_i(84),
      I2 => Q(1),
      I3 => state_i(52),
      I4 => Q(0),
      I5 => state_i(20),
      O => \axi_rdata[20]_i_5_n_0\
    );
\axi_rdata[20]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => state_i(244),
      I1 => state_i(212),
      I2 => Q(1),
      I3 => state_i(180),
      I4 => Q(0),
      I5 => state_i(148),
      O => \axi_rdata[20]_i_6_n_0\
    );
\axi_rdata[21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => state_i(117),
      I1 => state_i(85),
      I2 => Q(1),
      I3 => state_i(53),
      I4 => Q(0),
      I5 => state_i(21),
      O => \axi_rdata[21]_i_5_n_0\
    );
\axi_rdata[21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => state_i(245),
      I1 => state_i(213),
      I2 => Q(1),
      I3 => state_i(181),
      I4 => Q(0),
      I5 => state_i(149),
      O => \axi_rdata[21]_i_6_n_0\
    );
\axi_rdata[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => state_i(118),
      I1 => state_i(86),
      I2 => Q(1),
      I3 => state_i(54),
      I4 => Q(0),
      I5 => state_i(22),
      O => \axi_rdata[22]_i_5_n_0\
    );
\axi_rdata[22]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => state_i(246),
      I1 => state_i(214),
      I2 => Q(1),
      I3 => state_i(182),
      I4 => Q(0),
      I5 => state_i(150),
      O => \axi_rdata[22]_i_6_n_0\
    );
\axi_rdata[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => state_i(119),
      I1 => state_i(87),
      I2 => Q(1),
      I3 => state_i(55),
      I4 => Q(0),
      I5 => state_i(23),
      O => \axi_rdata[23]_i_5_n_0\
    );
\axi_rdata[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => state_i(247),
      I1 => state_i(215),
      I2 => Q(1),
      I3 => state_i(183),
      I4 => Q(0),
      I5 => state_i(151),
      O => \axi_rdata[23]_i_6_n_0\
    );
\axi_rdata[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => state_i(120),
      I1 => state_i(88),
      I2 => Q(1),
      I3 => state_i(56),
      I4 => Q(0),
      I5 => state_i(24),
      O => \axi_rdata[24]_i_5_n_0\
    );
\axi_rdata[24]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => state_i(248),
      I1 => state_i(216),
      I2 => Q(1),
      I3 => state_i(184),
      I4 => Q(0),
      I5 => state_i(152),
      O => \axi_rdata[24]_i_6_n_0\
    );
\axi_rdata[25]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => state_i(121),
      I1 => state_i(89),
      I2 => Q(1),
      I3 => state_i(57),
      I4 => Q(0),
      I5 => state_i(25),
      O => \axi_rdata[25]_i_5_n_0\
    );
\axi_rdata[25]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => state_i(249),
      I1 => state_i(217),
      I2 => Q(1),
      I3 => state_i(185),
      I4 => Q(0),
      I5 => state_i(153),
      O => \axi_rdata[25]_i_6_n_0\
    );
\axi_rdata[26]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => state_i(122),
      I1 => state_i(90),
      I2 => Q(1),
      I3 => state_i(58),
      I4 => Q(0),
      I5 => state_i(26),
      O => \axi_rdata[26]_i_5_n_0\
    );
\axi_rdata[26]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => state_i(250),
      I1 => state_i(218),
      I2 => Q(1),
      I3 => state_i(186),
      I4 => Q(0),
      I5 => state_i(154),
      O => \axi_rdata[26]_i_6_n_0\
    );
\axi_rdata[27]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => state_i(123),
      I1 => state_i(91),
      I2 => Q(1),
      I3 => state_i(59),
      I4 => Q(0),
      I5 => state_i(27),
      O => \axi_rdata[27]_i_5_n_0\
    );
\axi_rdata[27]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => state_i(251),
      I1 => state_i(219),
      I2 => Q(1),
      I3 => state_i(187),
      I4 => Q(0),
      I5 => state_i(155),
      O => \axi_rdata[27]_i_6_n_0\
    );
\axi_rdata[28]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => state_i(124),
      I1 => state_i(92),
      I2 => Q(1),
      I3 => state_i(60),
      I4 => Q(0),
      I5 => state_i(28),
      O => \axi_rdata[28]_i_5_n_0\
    );
\axi_rdata[28]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => state_i(252),
      I1 => state_i(220),
      I2 => Q(1),
      I3 => state_i(188),
      I4 => Q(0),
      I5 => state_i(156),
      O => \axi_rdata[28]_i_6_n_0\
    );
\axi_rdata[29]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => state_i(125),
      I1 => state_i(93),
      I2 => Q(1),
      I3 => state_i(61),
      I4 => Q(0),
      I5 => state_i(29),
      O => \axi_rdata[29]_i_5_n_0\
    );
\axi_rdata[29]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => state_i(253),
      I1 => state_i(221),
      I2 => Q(1),
      I3 => state_i(189),
      I4 => Q(0),
      I5 => state_i(157),
      O => \axi_rdata[29]_i_6_n_0\
    );
\axi_rdata[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => state_i(98),
      I1 => state_i(66),
      I2 => Q(1),
      I3 => state_i(34),
      I4 => Q(0),
      I5 => state_i(2),
      O => \axi_rdata[2]_i_5_n_0\
    );
\axi_rdata[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => state_i(226),
      I1 => state_i(194),
      I2 => Q(1),
      I3 => state_i(162),
      I4 => Q(0),
      I5 => state_i(130),
      O => \axi_rdata[2]_i_6_n_0\
    );
\axi_rdata[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => state_i(126),
      I1 => state_i(94),
      I2 => Q(1),
      I3 => state_i(62),
      I4 => Q(0),
      I5 => state_i(30),
      O => \axi_rdata[30]_i_5_n_0\
    );
\axi_rdata[30]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => state_i(254),
      I1 => state_i(222),
      I2 => Q(1),
      I3 => state_i(190),
      I4 => Q(0),
      I5 => state_i(158),
      O => \axi_rdata[30]_i_6_n_0\
    );
\axi_rdata[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => state_i(127),
      I1 => state_i(95),
      I2 => Q(1),
      I3 => state_i(63),
      I4 => Q(0),
      I5 => state_i(31),
      O => \axi_rdata[31]_i_6_n_0\
    );
\axi_rdata[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => state_i(255),
      I1 => state_i(223),
      I2 => Q(1),
      I3 => state_i(191),
      I4 => Q(0),
      I5 => state_i(159),
      O => \axi_rdata[31]_i_7_n_0\
    );
\axi_rdata[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => state_i(99),
      I1 => state_i(67),
      I2 => Q(1),
      I3 => state_i(35),
      I4 => Q(0),
      I5 => state_i(3),
      O => \axi_rdata[3]_i_5_n_0\
    );
\axi_rdata[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => state_i(227),
      I1 => state_i(195),
      I2 => Q(1),
      I3 => state_i(163),
      I4 => Q(0),
      I5 => state_i(131),
      O => \axi_rdata[3]_i_6_n_0\
    );
\axi_rdata[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => state_i(100),
      I1 => state_i(68),
      I2 => Q(1),
      I3 => state_i(36),
      I4 => Q(0),
      I5 => state_i(4),
      O => \axi_rdata[4]_i_5_n_0\
    );
\axi_rdata[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => state_i(228),
      I1 => state_i(196),
      I2 => Q(1),
      I3 => state_i(164),
      I4 => Q(0),
      I5 => state_i(132),
      O => \axi_rdata[4]_i_6_n_0\
    );
\axi_rdata[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => state_i(101),
      I1 => state_i(69),
      I2 => Q(1),
      I3 => state_i(37),
      I4 => Q(0),
      I5 => state_i(5),
      O => \axi_rdata[5]_i_5_n_0\
    );
\axi_rdata[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => state_i(229),
      I1 => state_i(197),
      I2 => Q(1),
      I3 => state_i(165),
      I4 => Q(0),
      I5 => state_i(133),
      O => \axi_rdata[5]_i_6_n_0\
    );
\axi_rdata[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => state_i(102),
      I1 => state_i(70),
      I2 => Q(1),
      I3 => state_i(38),
      I4 => Q(0),
      I5 => state_i(6),
      O => \axi_rdata[6]_i_5_n_0\
    );
\axi_rdata[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => state_i(230),
      I1 => state_i(198),
      I2 => Q(1),
      I3 => state_i(166),
      I4 => Q(0),
      I5 => state_i(134),
      O => \axi_rdata[6]_i_6_n_0\
    );
\axi_rdata[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => state_i(103),
      I1 => state_i(71),
      I2 => Q(1),
      I3 => state_i(39),
      I4 => Q(0),
      I5 => state_i(7),
      O => \axi_rdata[7]_i_5_n_0\
    );
\axi_rdata[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => state_i(231),
      I1 => state_i(199),
      I2 => Q(1),
      I3 => state_i(167),
      I4 => Q(0),
      I5 => state_i(135),
      O => \axi_rdata[7]_i_6_n_0\
    );
\axi_rdata[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => state_i(104),
      I1 => state_i(72),
      I2 => Q(1),
      I3 => state_i(40),
      I4 => Q(0),
      I5 => state_i(8),
      O => \axi_rdata[8]_i_5_n_0\
    );
\axi_rdata[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => state_i(232),
      I1 => state_i(200),
      I2 => Q(1),
      I3 => state_i(168),
      I4 => Q(0),
      I5 => state_i(136),
      O => \axi_rdata[8]_i_6_n_0\
    );
\axi_rdata[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => state_i(105),
      I1 => state_i(73),
      I2 => Q(1),
      I3 => state_i(41),
      I4 => Q(0),
      I5 => state_i(9),
      O => \axi_rdata[9]_i_5_n_0\
    );
\axi_rdata[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => state_i(233),
      I1 => state_i(201),
      I2 => Q(1),
      I3 => state_i(169),
      I4 => Q(0),
      I5 => state_i(137),
      O => \axi_rdata[9]_i_6_n_0\
    );
\axi_rdata_reg[0]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[0]_i_5_n_0\,
      I1 => \axi_rdata[0]_i_6_n_0\,
      O => state_s(0),
      S => Q(2)
    );
\axi_rdata_reg[10]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[10]_i_5_n_0\,
      I1 => \axi_rdata[10]_i_6_n_0\,
      O => state_s(10),
      S => Q(2)
    );
\axi_rdata_reg[11]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[11]_i_5_n_0\,
      I1 => \axi_rdata[11]_i_6_n_0\,
      O => state_s(11),
      S => Q(2)
    );
\axi_rdata_reg[12]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[12]_i_5_n_0\,
      I1 => \axi_rdata[12]_i_6_n_0\,
      O => state_s(12),
      S => Q(2)
    );
\axi_rdata_reg[13]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[13]_i_5_n_0\,
      I1 => \axi_rdata[13]_i_6_n_0\,
      O => state_s(13),
      S => Q(2)
    );
\axi_rdata_reg[14]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[14]_i_5_n_0\,
      I1 => \axi_rdata[14]_i_6_n_0\,
      O => state_s(14),
      S => Q(2)
    );
\axi_rdata_reg[15]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[15]_i_5_n_0\,
      I1 => \axi_rdata[15]_i_6_n_0\,
      O => state_s(15),
      S => Q(2)
    );
\axi_rdata_reg[16]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[16]_i_5_n_0\,
      I1 => \axi_rdata[16]_i_6_n_0\,
      O => state_s(16),
      S => Q(2)
    );
\axi_rdata_reg[17]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[17]_i_5_n_0\,
      I1 => \axi_rdata[17]_i_6_n_0\,
      O => state_s(17),
      S => Q(2)
    );
\axi_rdata_reg[18]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[18]_i_5_n_0\,
      I1 => \axi_rdata[18]_i_6_n_0\,
      O => state_s(18),
      S => Q(2)
    );
\axi_rdata_reg[19]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[19]_i_5_n_0\,
      I1 => \axi_rdata[19]_i_6_n_0\,
      O => state_s(19),
      S => Q(2)
    );
\axi_rdata_reg[1]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[1]_i_5_n_0\,
      I1 => \axi_rdata[1]_i_6_n_0\,
      O => state_s(1),
      S => Q(2)
    );
\axi_rdata_reg[20]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[20]_i_5_n_0\,
      I1 => \axi_rdata[20]_i_6_n_0\,
      O => state_s(20),
      S => Q(2)
    );
\axi_rdata_reg[21]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[21]_i_5_n_0\,
      I1 => \axi_rdata[21]_i_6_n_0\,
      O => state_s(21),
      S => Q(2)
    );
\axi_rdata_reg[22]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[22]_i_5_n_0\,
      I1 => \axi_rdata[22]_i_6_n_0\,
      O => state_s(22),
      S => Q(2)
    );
\axi_rdata_reg[23]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[23]_i_5_n_0\,
      I1 => \axi_rdata[23]_i_6_n_0\,
      O => state_s(23),
      S => Q(2)
    );
\axi_rdata_reg[24]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[24]_i_5_n_0\,
      I1 => \axi_rdata[24]_i_6_n_0\,
      O => state_s(24),
      S => Q(2)
    );
\axi_rdata_reg[25]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[25]_i_5_n_0\,
      I1 => \axi_rdata[25]_i_6_n_0\,
      O => state_s(25),
      S => Q(2)
    );
\axi_rdata_reg[26]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[26]_i_5_n_0\,
      I1 => \axi_rdata[26]_i_6_n_0\,
      O => state_s(26),
      S => Q(2)
    );
\axi_rdata_reg[27]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[27]_i_5_n_0\,
      I1 => \axi_rdata[27]_i_6_n_0\,
      O => state_s(27),
      S => Q(2)
    );
\axi_rdata_reg[28]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[28]_i_5_n_0\,
      I1 => \axi_rdata[28]_i_6_n_0\,
      O => state_s(28),
      S => Q(2)
    );
\axi_rdata_reg[29]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[29]_i_5_n_0\,
      I1 => \axi_rdata[29]_i_6_n_0\,
      O => state_s(29),
      S => Q(2)
    );
\axi_rdata_reg[2]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[2]_i_5_n_0\,
      I1 => \axi_rdata[2]_i_6_n_0\,
      O => state_s(2),
      S => Q(2)
    );
\axi_rdata_reg[30]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[30]_i_5_n_0\,
      I1 => \axi_rdata[30]_i_6_n_0\,
      O => state_s(30),
      S => Q(2)
    );
\axi_rdata_reg[31]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[31]_i_6_n_0\,
      I1 => \axi_rdata[31]_i_7_n_0\,
      O => state_s(31),
      S => Q(2)
    );
\axi_rdata_reg[3]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[3]_i_5_n_0\,
      I1 => \axi_rdata[3]_i_6_n_0\,
      O => state_s(3),
      S => Q(2)
    );
\axi_rdata_reg[4]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[4]_i_5_n_0\,
      I1 => \axi_rdata[4]_i_6_n_0\,
      O => state_s(4),
      S => Q(2)
    );
\axi_rdata_reg[5]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[5]_i_5_n_0\,
      I1 => \axi_rdata[5]_i_6_n_0\,
      O => state_s(5),
      S => Q(2)
    );
\axi_rdata_reg[6]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[6]_i_5_n_0\,
      I1 => \axi_rdata[6]_i_6_n_0\,
      O => state_s(6),
      S => Q(2)
    );
\axi_rdata_reg[7]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[7]_i_5_n_0\,
      I1 => \axi_rdata[7]_i_6_n_0\,
      O => state_s(7),
      S => Q(2)
    );
\axi_rdata_reg[8]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[8]_i_5_n_0\,
      I1 => \axi_rdata[8]_i_6_n_0\,
      O => state_s(8),
      S => Q(2)
    );
\axi_rdata_reg[9]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[9]_i_5_n_0\,
      I1 => \axi_rdata[9]_i_6_n_0\,
      O => state_s(9),
      S => Q(2)
    );
\curr_weight_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => next_weight_s(0),
      Q => data_o(0),
      R => '0'
    );
\curr_weight_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => next_weight_s(1),
      Q => data_o(1),
      R => '0'
    );
\curr_weight_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => next_weight_s(2),
      Q => data_o(2),
      R => '0'
    );
\curr_weight_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => next_weight_s(3),
      Q => data_o(3),
      R => '0'
    );
\curr_weight_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => next_weight_s(4),
      Q => data_o(4),
      R => '0'
    );
\curr_weight_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => next_weight_s(5),
      Q => data_o(5),
      R => '0'
    );
\curr_weight_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => next_weight_s(6),
      Q => data_o(6),
      R => '0'
    );
\curr_weight_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => next_weight_s(7),
      Q => data_o(7),
      R => '0'
    );
\curr_weight_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock_i,
      CE => '1',
      D => next_weight_s(8),
      Q => data_o(8),
      R => '0'
    );
sum: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc_exp_sum__parameterized2\
     port map (
      clock_i => clock_i,
      state_i(255 downto 0) => state_i(255 downto 0),
      weight_o(8 downto 0) => next_weight_s(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    coarse_delay_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    fine_delay_i : in STD_LOGIC_VECTOR ( 3 downto 0 );
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute depth_g : integer;
  attribute depth_g of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc : entity is 8;
  attribute dont_touch : string;
  attribute dont_touch of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc : entity is "true";
  attribute length_coarse_g : integer;
  attribute length_coarse_g of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc : entity is 1;
  attribute length_fine_g : integer;
  attribute length_fine_g of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc : entity is 1;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc is
  signal delta_coarse_s : STD_LOGIC;
  signal delta_fine_s : STD_LOGIC;
  signal NLW_coarse_delta_o_UNCONNECTED : STD_LOGIC;
  signal NLW_fine_delta_o_UNCONNECTED : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of coarse : label is std.standard.true;
  attribute length_g : integer;
  attribute length_g of coarse : label is 1;
  attribute DONT_TOUCH_boolean of fine : label is std.standard.true;
  attribute length_g of fine : label is 1;
  attribute DONT_TOUCH_boolean of sampling : label is std.standard.true;
  attribute depth_g of sampling : label is 8;
begin
coarse: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_line
     port map (
      clock_o => delta_coarse_s,
      delay_i(1 downto 0) => coarse_delay_i(1 downto 0),
      delta_i => delta_i,
      delta_o => NLW_coarse_delta_o_UNCONNECTED
    );
fine: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_line
     port map (
      clock_o => delta_fine_s,
      delay_i(3 downto 0) => fine_delay_i(3 downto 0),
      delta_i => delta_coarse_s,
      delta_o => NLW_fine_delta_o_UNCONNECTED
    );
sampling: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_line
     port map (
      clock_i => clock_i,
      delta_i => delta_fine_s,
      delta_o => delta_o,
      state_o(31 downto 0) => state_o(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc__1\ is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    coarse_delay_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    fine_delay_i : in STD_LOGIC_VECTOR ( 3 downto 0 );
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc__1\ : entity is "tdc";
  attribute depth_g : integer;
  attribute depth_g of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc__1\ : entity is 8;
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc__1\ : entity is "true";
  attribute length_coarse_g : integer;
  attribute length_coarse_g of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc__1\ : entity is 1;
  attribute length_fine_g : integer;
  attribute length_fine_g of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc__1\ : entity is 1;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc__1\ is
  signal delta_coarse_s : STD_LOGIC;
  signal delta_fine_s : STD_LOGIC;
  signal NLW_coarse_delta_o_UNCONNECTED : STD_LOGIC;
  signal NLW_fine_delta_o_UNCONNECTED : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of coarse : label is std.standard.true;
  attribute length_g : integer;
  attribute length_g of coarse : label is 1;
  attribute DONT_TOUCH_boolean of fine : label is std.standard.true;
  attribute length_g of fine : label is 1;
  attribute DONT_TOUCH_boolean of sampling : label is std.standard.true;
  attribute depth_g of sampling : label is 8;
begin
coarse: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_line__1\
     port map (
      clock_o => delta_coarse_s,
      delay_i(1 downto 0) => coarse_delay_i(1 downto 0),
      delta_i => delta_i,
      delta_o => NLW_coarse_delta_o_UNCONNECTED
    );
fine: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_line__1\
     port map (
      clock_o => delta_fine_s,
      delay_i(3 downto 0) => fine_delay_i(3 downto 0),
      delta_i => delta_coarse_s,
      delta_o => NLW_fine_delta_o_UNCONNECTED
    );
sampling: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_line__1\
     port map (
      clock_i => clock_i,
      delta_i => delta_fine_s,
      delta_o => delta_o,
      state_o(31 downto 0) => state_o(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc__2\ is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    coarse_delay_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    fine_delay_i : in STD_LOGIC_VECTOR ( 3 downto 0 );
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc__2\ : entity is "tdc";
  attribute depth_g : integer;
  attribute depth_g of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc__2\ : entity is 8;
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc__2\ : entity is "true";
  attribute length_coarse_g : integer;
  attribute length_coarse_g of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc__2\ : entity is 1;
  attribute length_fine_g : integer;
  attribute length_fine_g of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc__2\ : entity is 1;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc__2\ is
  signal delta_coarse_s : STD_LOGIC;
  signal delta_fine_s : STD_LOGIC;
  signal NLW_coarse_delta_o_UNCONNECTED : STD_LOGIC;
  signal NLW_fine_delta_o_UNCONNECTED : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of coarse : label is std.standard.true;
  attribute length_g : integer;
  attribute length_g of coarse : label is 1;
  attribute DONT_TOUCH_boolean of fine : label is std.standard.true;
  attribute length_g of fine : label is 1;
  attribute DONT_TOUCH_boolean of sampling : label is std.standard.true;
  attribute depth_g of sampling : label is 8;
begin
coarse: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_line__2\
     port map (
      clock_o => delta_coarse_s,
      delay_i(1 downto 0) => coarse_delay_i(1 downto 0),
      delta_i => delta_i,
      delta_o => NLW_coarse_delta_o_UNCONNECTED
    );
fine: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_line__2\
     port map (
      clock_o => delta_fine_s,
      delay_i(3 downto 0) => fine_delay_i(3 downto 0),
      delta_i => delta_coarse_s,
      delta_o => NLW_fine_delta_o_UNCONNECTED
    );
sampling: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_line__2\
     port map (
      clock_i => clock_i,
      delta_i => delta_fine_s,
      delta_o => delta_o,
      state_o(31 downto 0) => state_o(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc__3\ is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    coarse_delay_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    fine_delay_i : in STD_LOGIC_VECTOR ( 3 downto 0 );
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc__3\ : entity is "tdc";
  attribute depth_g : integer;
  attribute depth_g of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc__3\ : entity is 8;
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc__3\ : entity is "true";
  attribute length_coarse_g : integer;
  attribute length_coarse_g of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc__3\ : entity is 1;
  attribute length_fine_g : integer;
  attribute length_fine_g of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc__3\ : entity is 1;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc__3\ is
  signal delta_coarse_s : STD_LOGIC;
  signal delta_fine_s : STD_LOGIC;
  signal NLW_coarse_delta_o_UNCONNECTED : STD_LOGIC;
  signal NLW_fine_delta_o_UNCONNECTED : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of coarse : label is std.standard.true;
  attribute length_g : integer;
  attribute length_g of coarse : label is 1;
  attribute DONT_TOUCH_boolean of fine : label is std.standard.true;
  attribute length_g of fine : label is 1;
  attribute DONT_TOUCH_boolean of sampling : label is std.standard.true;
  attribute depth_g of sampling : label is 8;
begin
coarse: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_line__3\
     port map (
      clock_o => delta_coarse_s,
      delay_i(1 downto 0) => coarse_delay_i(1 downto 0),
      delta_i => delta_i,
      delta_o => NLW_coarse_delta_o_UNCONNECTED
    );
fine: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_line__3\
     port map (
      clock_o => delta_fine_s,
      delay_i(3 downto 0) => fine_delay_i(3 downto 0),
      delta_i => delta_coarse_s,
      delta_o => NLW_fine_delta_o_UNCONNECTED
    );
sampling: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_line__3\
     port map (
      clock_i => clock_i,
      delta_i => delta_fine_s,
      delta_o => delta_o,
      state_o(31 downto 0) => state_o(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc__4\ is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    coarse_delay_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    fine_delay_i : in STD_LOGIC_VECTOR ( 3 downto 0 );
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc__4\ : entity is "tdc";
  attribute depth_g : integer;
  attribute depth_g of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc__4\ : entity is 8;
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc__4\ : entity is "true";
  attribute length_coarse_g : integer;
  attribute length_coarse_g of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc__4\ : entity is 1;
  attribute length_fine_g : integer;
  attribute length_fine_g of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc__4\ : entity is 1;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc__4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc__4\ is
  signal delta_coarse_s : STD_LOGIC;
  signal delta_fine_s : STD_LOGIC;
  signal NLW_coarse_delta_o_UNCONNECTED : STD_LOGIC;
  signal NLW_fine_delta_o_UNCONNECTED : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of coarse : label is std.standard.true;
  attribute length_g : integer;
  attribute length_g of coarse : label is 1;
  attribute DONT_TOUCH_boolean of fine : label is std.standard.true;
  attribute length_g of fine : label is 1;
  attribute DONT_TOUCH_boolean of sampling : label is std.standard.true;
  attribute depth_g of sampling : label is 8;
begin
coarse: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_line__4\
     port map (
      clock_o => delta_coarse_s,
      delay_i(1 downto 0) => coarse_delay_i(1 downto 0),
      delta_i => delta_i,
      delta_o => NLW_coarse_delta_o_UNCONNECTED
    );
fine: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_line__4\
     port map (
      clock_o => delta_fine_s,
      delay_i(3 downto 0) => fine_delay_i(3 downto 0),
      delta_i => delta_coarse_s,
      delta_o => NLW_fine_delta_o_UNCONNECTED
    );
sampling: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_line__4\
     port map (
      clock_i => clock_i,
      delta_i => delta_fine_s,
      delta_o => delta_o,
      state_o(31 downto 0) => state_o(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc__5\ is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    coarse_delay_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    fine_delay_i : in STD_LOGIC_VECTOR ( 3 downto 0 );
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc__5\ : entity is "tdc";
  attribute depth_g : integer;
  attribute depth_g of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc__5\ : entity is 8;
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc__5\ : entity is "true";
  attribute length_coarse_g : integer;
  attribute length_coarse_g of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc__5\ : entity is 1;
  attribute length_fine_g : integer;
  attribute length_fine_g of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc__5\ : entity is 1;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc__5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc__5\ is
  signal delta_coarse_s : STD_LOGIC;
  signal delta_fine_s : STD_LOGIC;
  signal NLW_coarse_delta_o_UNCONNECTED : STD_LOGIC;
  signal NLW_fine_delta_o_UNCONNECTED : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of coarse : label is std.standard.true;
  attribute length_g : integer;
  attribute length_g of coarse : label is 1;
  attribute DONT_TOUCH_boolean of fine : label is std.standard.true;
  attribute length_g of fine : label is 1;
  attribute DONT_TOUCH_boolean of sampling : label is std.standard.true;
  attribute depth_g of sampling : label is 8;
begin
coarse: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_line__5\
     port map (
      clock_o => delta_coarse_s,
      delay_i(1 downto 0) => coarse_delay_i(1 downto 0),
      delta_i => delta_i,
      delta_o => NLW_coarse_delta_o_UNCONNECTED
    );
fine: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_line__5\
     port map (
      clock_o => delta_fine_s,
      delay_i(3 downto 0) => fine_delay_i(3 downto 0),
      delta_i => delta_coarse_s,
      delta_o => NLW_fine_delta_o_UNCONNECTED
    );
sampling: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_line__5\
     port map (
      clock_i => clock_i,
      delta_i => delta_fine_s,
      delta_o => delta_o,
      state_o(31 downto 0) => state_o(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc__6\ is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    coarse_delay_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    fine_delay_i : in STD_LOGIC_VECTOR ( 3 downto 0 );
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc__6\ : entity is "tdc";
  attribute depth_g : integer;
  attribute depth_g of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc__6\ : entity is 8;
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc__6\ : entity is "true";
  attribute length_coarse_g : integer;
  attribute length_coarse_g of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc__6\ : entity is 1;
  attribute length_fine_g : integer;
  attribute length_fine_g of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc__6\ : entity is 1;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc__6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc__6\ is
  signal delta_coarse_s : STD_LOGIC;
  signal delta_fine_s : STD_LOGIC;
  signal NLW_coarse_delta_o_UNCONNECTED : STD_LOGIC;
  signal NLW_fine_delta_o_UNCONNECTED : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of coarse : label is std.standard.true;
  attribute length_g : integer;
  attribute length_g of coarse : label is 1;
  attribute DONT_TOUCH_boolean of fine : label is std.standard.true;
  attribute length_g of fine : label is 1;
  attribute DONT_TOUCH_boolean of sampling : label is std.standard.true;
  attribute depth_g of sampling : label is 8;
begin
coarse: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_line__6\
     port map (
      clock_o => delta_coarse_s,
      delay_i(1 downto 0) => coarse_delay_i(1 downto 0),
      delta_i => delta_i,
      delta_o => NLW_coarse_delta_o_UNCONNECTED
    );
fine: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_line__6\
     port map (
      clock_o => delta_fine_s,
      delay_i(3 downto 0) => fine_delay_i(3 downto 0),
      delta_i => delta_coarse_s,
      delta_o => NLW_fine_delta_o_UNCONNECTED
    );
sampling: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_line__6\
     port map (
      clock_i => clock_i,
      delta_i => delta_fine_s,
      delta_o => delta_o,
      state_o(31 downto 0) => state_o(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc__7\ is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    coarse_delay_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    fine_delay_i : in STD_LOGIC_VECTOR ( 3 downto 0 );
    delta_o : out STD_LOGIC;
    state_o : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc__7\ : entity is "tdc";
  attribute depth_g : integer;
  attribute depth_g of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc__7\ : entity is 8;
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc__7\ : entity is "true";
  attribute length_coarse_g : integer;
  attribute length_coarse_g of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc__7\ : entity is 1;
  attribute length_fine_g : integer;
  attribute length_fine_g of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc__7\ : entity is 1;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc__7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc__7\ is
  signal delta_coarse_s : STD_LOGIC;
  signal delta_fine_s : STD_LOGIC;
  signal NLW_coarse_delta_o_UNCONNECTED : STD_LOGIC;
  signal NLW_fine_delta_o_UNCONNECTED : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of coarse : label is std.standard.true;
  attribute length_g : integer;
  attribute length_g of coarse : label is 1;
  attribute DONT_TOUCH_boolean of fine : label is std.standard.true;
  attribute length_g of fine : label is 1;
  attribute DONT_TOUCH_boolean of sampling : label is std.standard.true;
  attribute depth_g of sampling : label is 8;
begin
coarse: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coarse_line__7\
     port map (
      clock_o => delta_coarse_s,
      delay_i(1 downto 0) => coarse_delay_i(1 downto 0),
      delta_i => delta_i,
      delta_o => NLW_coarse_delta_o_UNCONNECTED
    );
fine: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fine_line__7\
     port map (
      clock_o => delta_fine_s,
      delay_i(3 downto 0) => fine_delay_i(3 downto 0),
      delta_i => delta_coarse_s,
      delta_o => NLW_fine_delta_o_UNCONNECTED
    );
sampling: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sampling_line__7\
     port map (
      clock_i => clock_i,
      delta_i => delta_fine_s,
      delta_o => delta_o,
      state_o(31 downto 0) => state_o(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc_bank is
  port (
    data_o : out STD_LOGIC_VECTOR ( 8 downto 0 );
    state_s : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clock_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    delta_i : in STD_LOGIC;
    \delay_path[0].lut\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \sampling_path[3].reg\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc_bank;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc_bank is
  signal \bank[0].sensors_n_0\ : STD_LOGIC;
  signal \bank[1].sensors_n_0\ : STD_LOGIC;
  signal \bank[2].sensors_n_0\ : STD_LOGIC;
  signal \bank[3].sensors_n_0\ : STD_LOGIC;
  signal \bank[4].sensors_n_0\ : STD_LOGIC;
  signal \bank[5].sensors_n_0\ : STD_LOGIC;
  signal \bank[6].sensors_n_0\ : STD_LOGIC;
  signal \bank[7].sensors_n_0\ : STD_LOGIC;
  signal state_s_0 : STD_LOGIC_VECTOR ( 255 downto 0 );
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of \bank[0].sensors\ : label is std.standard.true;
  attribute depth_g : integer;
  attribute depth_g of \bank[0].sensors\ : label is 8;
  attribute length_coarse_g : integer;
  attribute length_coarse_g of \bank[0].sensors\ : label is 1;
  attribute length_fine_g : integer;
  attribute length_fine_g of \bank[0].sensors\ : label is 1;
  attribute DONT_TOUCH of \bank[1].sensors\ : label is std.standard.true;
  attribute depth_g of \bank[1].sensors\ : label is 8;
  attribute length_coarse_g of \bank[1].sensors\ : label is 1;
  attribute length_fine_g of \bank[1].sensors\ : label is 1;
  attribute DONT_TOUCH of \bank[2].sensors\ : label is std.standard.true;
  attribute depth_g of \bank[2].sensors\ : label is 8;
  attribute length_coarse_g of \bank[2].sensors\ : label is 1;
  attribute length_fine_g of \bank[2].sensors\ : label is 1;
  attribute DONT_TOUCH of \bank[3].sensors\ : label is std.standard.true;
  attribute depth_g of \bank[3].sensors\ : label is 8;
  attribute length_coarse_g of \bank[3].sensors\ : label is 1;
  attribute length_fine_g of \bank[3].sensors\ : label is 1;
  attribute DONT_TOUCH of \bank[4].sensors\ : label is std.standard.true;
  attribute depth_g of \bank[4].sensors\ : label is 8;
  attribute length_coarse_g of \bank[4].sensors\ : label is 1;
  attribute length_fine_g of \bank[4].sensors\ : label is 1;
  attribute DONT_TOUCH of \bank[5].sensors\ : label is std.standard.true;
  attribute depth_g of \bank[5].sensors\ : label is 8;
  attribute length_coarse_g of \bank[5].sensors\ : label is 1;
  attribute length_fine_g of \bank[5].sensors\ : label is 1;
  attribute DONT_TOUCH of \bank[6].sensors\ : label is std.standard.true;
  attribute depth_g of \bank[6].sensors\ : label is 8;
  attribute length_coarse_g of \bank[6].sensors\ : label is 1;
  attribute length_fine_g of \bank[6].sensors\ : label is 1;
  attribute DONT_TOUCH of \bank[7].sensors\ : label is std.standard.true;
  attribute depth_g of \bank[7].sensors\ : label is 8;
  attribute length_coarse_g of \bank[7].sensors\ : label is 1;
  attribute length_fine_g of \bank[7].sensors\ : label is 1;
begin
\bank[0].sensors\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc__1\
     port map (
      clock_i => clock_i,
      coarse_delay_i(1 downto 0) => \delay_path[0].lut\(1 downto 0),
      delta_i => delta_i,
      delta_o => \bank[0].sensors_n_0\,
      fine_delay_i(3 downto 0) => \sampling_path[3].reg\(3 downto 0),
      state_o(31 downto 0) => state_s_0(31 downto 0)
    );
\bank[1].sensors\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc__2\
     port map (
      clock_i => clock_i,
      coarse_delay_i(1 downto 0) => \delay_path[0].lut\(3 downto 2),
      delta_i => delta_i,
      delta_o => \bank[1].sensors_n_0\,
      fine_delay_i(3 downto 0) => \sampling_path[3].reg\(7 downto 4),
      state_o(31 downto 0) => state_s_0(63 downto 32)
    );
\bank[2].sensors\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc__3\
     port map (
      clock_i => clock_i,
      coarse_delay_i(1 downto 0) => \delay_path[0].lut\(5 downto 4),
      delta_i => delta_i,
      delta_o => \bank[2].sensors_n_0\,
      fine_delay_i(3 downto 0) => \sampling_path[3].reg\(11 downto 8),
      state_o(31 downto 0) => state_s_0(95 downto 64)
    );
\bank[3].sensors\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc__4\
     port map (
      clock_i => clock_i,
      coarse_delay_i(1 downto 0) => \delay_path[0].lut\(7 downto 6),
      delta_i => delta_i,
      delta_o => \bank[3].sensors_n_0\,
      fine_delay_i(3 downto 0) => \sampling_path[3].reg\(15 downto 12),
      state_o(31 downto 0) => state_s_0(127 downto 96)
    );
\bank[4].sensors\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc__5\
     port map (
      clock_i => clock_i,
      coarse_delay_i(1 downto 0) => \delay_path[0].lut\(9 downto 8),
      delta_i => delta_i,
      delta_o => \bank[4].sensors_n_0\,
      fine_delay_i(3 downto 0) => \sampling_path[3].reg\(19 downto 16),
      state_o(31 downto 0) => state_s_0(159 downto 128)
    );
\bank[5].sensors\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc__6\
     port map (
      clock_i => clock_i,
      coarse_delay_i(1 downto 0) => \delay_path[0].lut\(11 downto 10),
      delta_i => delta_i,
      delta_o => \bank[5].sensors_n_0\,
      fine_delay_i(3 downto 0) => \sampling_path[3].reg\(23 downto 20),
      state_o(31 downto 0) => state_s_0(191 downto 160)
    );
\bank[6].sensors\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc__7\
     port map (
      clock_i => clock_i,
      coarse_delay_i(1 downto 0) => \delay_path[0].lut\(13 downto 12),
      delta_i => delta_i,
      delta_o => \bank[6].sensors_n_0\,
      fine_delay_i(3 downto 0) => \sampling_path[3].reg\(27 downto 24),
      state_o(31 downto 0) => state_s_0(223 downto 192)
    );
\bank[7].sensors\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc
     port map (
      clock_i => clock_i,
      coarse_delay_i(1 downto 0) => \delay_path[0].lut\(15 downto 14),
      delta_i => delta_i,
      delta_o => \bank[7].sensors_n_0\,
      fine_delay_i(3 downto 0) => \sampling_path[3].reg\(31 downto 28),
      state_o(31 downto 0) => state_s_0(255 downto 224)
    );
outputs: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc_output
     port map (
      Q(2 downto 0) => Q(2 downto 0),
      clock_i => clock_i,
      data_o(8 downto 0) => data_o(8 downto 0),
      state_i(255 downto 0) => state_s_0(255 downto 0),
      state_s(31 downto 0) => state_s(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc_bank_v1_0_S_AXI is
  port (
    data_o : out STD_LOGIC_VECTOR ( 8 downto 0 );
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aresetn : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc_bank_v1_0_S_AXI;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc_bank_v1_0_S_AXI is
  signal \^s_axi_arready\ : STD_LOGIC;
  signal \^s_axi_awready\ : STD_LOGIC;
  signal \^s_axi_wready\ : STD_LOGIC;
  signal aw_en_i_1_n_0 : STD_LOGIC;
  signal aw_en_reg_n_0 : STD_LOGIC;
  signal \axi_araddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_araddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \axi_araddr[4]_i_1_n_0\ : STD_LOGIC;
  signal axi_arready0 : STD_LOGIC;
  signal \axi_awaddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_awaddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \axi_awaddr[4]_i_1_n_0\ : STD_LOGIC;
  signal axi_awready0 : STD_LOGIC;
  signal axi_awready_i_1_n_0 : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal \axi_rdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_3_n_0\ : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal axi_wready0 : STD_LOGIC;
  signal \^data_o\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal reg_data_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s_axi_bvalid\ : STD_LOGIC;
  signal \^s_axi_rvalid\ : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal slv_reg2 : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal slv_reg2_0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal slv_reg3 : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \slv_reg3[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg3_1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal slv_reg4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg4[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg4[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg4[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg4[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg5[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg5[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg5[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg5[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg6[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg6[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg6[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg6[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg7 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg7[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg7[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg7[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg7[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg_rden : STD_LOGIC;
  signal \slv_reg_wren__2\ : STD_LOGIC;
  signal state_s : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of axi_arready_i_1 : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of axi_awready_i_2 : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of axi_rvalid_i_1 : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of axi_wready_i_1 : label is "soft_lutpair272";
begin
  S_AXI_ARREADY <= \^s_axi_arready\;
  S_AXI_AWREADY <= \^s_axi_awready\;
  S_AXI_WREADY <= \^s_axi_wready\;
  data_o(8 downto 0) <= \^data_o\(8 downto 0);
  s_axi_bvalid <= \^s_axi_bvalid\;
  s_axi_rvalid <= \^s_axi_rvalid\;
aw_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBF00BF00BF00"
    )
        port map (
      I0 => \^s_axi_awready\,
      I1 => s_axi_awvalid,
      I2 => s_axi_wvalid,
      I3 => aw_en_reg_n_0,
      I4 => s_axi_bready,
      I5 => \^s_axi_bvalid\,
      O => aw_en_i_1_n_0
    );
aw_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => aw_en_i_1_n_0,
      Q => aw_en_reg_n_0,
      S => axi_awready_i_1_n_0
    );
\axi_araddr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s_axi_araddr(0),
      I1 => s_axi_arvalid,
      I2 => \^s_axi_arready\,
      I3 => sel0(0),
      O => \axi_araddr[2]_i_1_n_0\
    );
\axi_araddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s_axi_araddr(1),
      I1 => s_axi_arvalid,
      I2 => \^s_axi_arready\,
      I3 => sel0(1),
      O => \axi_araddr[3]_i_1_n_0\
    );
\axi_araddr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s_axi_araddr(2),
      I1 => s_axi_arvalid,
      I2 => \^s_axi_arready\,
      I3 => sel0(2),
      O => \axi_araddr[4]_i_1_n_0\
    );
\axi_araddr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_araddr[2]_i_1_n_0\,
      Q => sel0(0),
      S => axi_awready_i_1_n_0
    );
\axi_araddr_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_araddr[3]_i_1_n_0\,
      Q => sel0(1),
      S => axi_awready_i_1_n_0
    );
\axi_araddr_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_araddr[4]_i_1_n_0\,
      Q => sel0(2),
      S => axi_awready_i_1_n_0
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => \^s_axi_arready\,
      O => axi_arready0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_arready0,
      Q => \^s_axi_arready\,
      R => axi_awready_i_1_n_0
    );
\axi_awaddr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => s_axi_awaddr(0),
      I1 => aw_en_reg_n_0,
      I2 => s_axi_wvalid,
      I3 => s_axi_awvalid,
      I4 => \^s_axi_awready\,
      I5 => p_0_in(0),
      O => \axi_awaddr[2]_i_1_n_0\
    );
\axi_awaddr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => s_axi_awaddr(1),
      I1 => aw_en_reg_n_0,
      I2 => s_axi_wvalid,
      I3 => s_axi_awvalid,
      I4 => \^s_axi_awready\,
      I5 => p_0_in(1),
      O => \axi_awaddr[3]_i_1_n_0\
    );
\axi_awaddr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => s_axi_awaddr(2),
      I1 => aw_en_reg_n_0,
      I2 => s_axi_wvalid,
      I3 => s_axi_awvalid,
      I4 => \^s_axi_awready\,
      I5 => p_0_in(2),
      O => \axi_awaddr[4]_i_1_n_0\
    );
\axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_awaddr[2]_i_1_n_0\,
      Q => p_0_in(0),
      R => axi_awready_i_1_n_0
    );
\axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_awaddr[3]_i_1_n_0\,
      Q => p_0_in(1),
      R => axi_awready_i_1_n_0
    );
\axi_awaddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_awaddr[4]_i_1_n_0\,
      Q => p_0_in(2),
      R => axi_awready_i_1_n_0
    );
axi_awready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_aresetn,
      O => axi_awready_i_1_n_0
    );
axi_awready_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => aw_en_reg_n_0,
      I1 => s_axi_wvalid,
      I2 => s_axi_awvalid,
      I3 => \^s_axi_awready\,
      O => axi_awready0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_awready0,
      Q => \^s_axi_awready\,
      R => axi_awready_i_1_n_0
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF80008000"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => \^s_axi_awready\,
      I2 => \^s_axi_wready\,
      I3 => s_axi_wvalid,
      I4 => s_axi_bready,
      I5 => \^s_axi_bvalid\,
      O => axi_bvalid_i_1_n_0
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_bvalid_i_1_n_0,
      Q => \^s_axi_bvalid\,
      R => axi_awready_i_1_n_0
    );
\axi_rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3_1(0),
      I1 => slv_reg2_0(0),
      I2 => sel0(1),
      I3 => state_s(0),
      I4 => sel0(0),
      I5 => \^data_o\(0),
      O => \axi_rdata[0]_i_2_n_0\
    );
\axi_rdata[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(0),
      I1 => slv_reg6(0),
      I2 => sel0(1),
      I3 => slv_reg5(0),
      I4 => sel0(0),
      I5 => slv_reg4(0),
      O => \axi_rdata[0]_i_3_n_0\
    );
\axi_rdata[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg3_1(10),
      I1 => slv_reg2(10),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => state_s(10),
      O => \axi_rdata[10]_i_2_n_0\
    );
\axi_rdata[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(10),
      I1 => slv_reg6(10),
      I2 => sel0(1),
      I3 => slv_reg5(10),
      I4 => sel0(0),
      I5 => slv_reg4(10),
      O => \axi_rdata[10]_i_3_n_0\
    );
\axi_rdata[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg3_1(11),
      I1 => slv_reg2(11),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => state_s(11),
      O => \axi_rdata[11]_i_2_n_0\
    );
\axi_rdata[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(11),
      I1 => slv_reg6(11),
      I2 => sel0(1),
      I3 => slv_reg5(11),
      I4 => sel0(0),
      I5 => slv_reg4(11),
      O => \axi_rdata[11]_i_3_n_0\
    );
\axi_rdata[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg3_1(12),
      I1 => slv_reg2(12),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => state_s(12),
      O => \axi_rdata[12]_i_2_n_0\
    );
\axi_rdata[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(12),
      I1 => slv_reg6(12),
      I2 => sel0(1),
      I3 => slv_reg5(12),
      I4 => sel0(0),
      I5 => slv_reg4(12),
      O => \axi_rdata[12]_i_3_n_0\
    );
\axi_rdata[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg3_1(13),
      I1 => slv_reg2(13),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => state_s(13),
      O => \axi_rdata[13]_i_2_n_0\
    );
\axi_rdata[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(13),
      I1 => slv_reg6(13),
      I2 => sel0(1),
      I3 => slv_reg5(13),
      I4 => sel0(0),
      I5 => slv_reg4(13),
      O => \axi_rdata[13]_i_3_n_0\
    );
\axi_rdata[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg3_1(14),
      I1 => slv_reg2(14),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => state_s(14),
      O => \axi_rdata[14]_i_2_n_0\
    );
\axi_rdata[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(14),
      I1 => slv_reg6(14),
      I2 => sel0(1),
      I3 => slv_reg5(14),
      I4 => sel0(0),
      I5 => slv_reg4(14),
      O => \axi_rdata[14]_i_3_n_0\
    );
\axi_rdata[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg3_1(15),
      I1 => slv_reg2(15),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => state_s(15),
      O => \axi_rdata[15]_i_2_n_0\
    );
\axi_rdata[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(15),
      I1 => slv_reg6(15),
      I2 => sel0(1),
      I3 => slv_reg5(15),
      I4 => sel0(0),
      I5 => slv_reg4(15),
      O => \axi_rdata[15]_i_3_n_0\
    );
\axi_rdata[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg3(16),
      I1 => slv_reg2(16),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => state_s(16),
      O => \axi_rdata[16]_i_2_n_0\
    );
\axi_rdata[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(16),
      I1 => slv_reg6(16),
      I2 => sel0(1),
      I3 => slv_reg5(16),
      I4 => sel0(0),
      I5 => slv_reg4(16),
      O => \axi_rdata[16]_i_3_n_0\
    );
\axi_rdata[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg3(17),
      I1 => slv_reg2(17),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => state_s(17),
      O => \axi_rdata[17]_i_2_n_0\
    );
\axi_rdata[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(17),
      I1 => slv_reg6(17),
      I2 => sel0(1),
      I3 => slv_reg5(17),
      I4 => sel0(0),
      I5 => slv_reg4(17),
      O => \axi_rdata[17]_i_3_n_0\
    );
\axi_rdata[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg3(18),
      I1 => slv_reg2(18),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => state_s(18),
      O => \axi_rdata[18]_i_2_n_0\
    );
\axi_rdata[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(18),
      I1 => slv_reg6(18),
      I2 => sel0(1),
      I3 => slv_reg5(18),
      I4 => sel0(0),
      I5 => slv_reg4(18),
      O => \axi_rdata[18]_i_3_n_0\
    );
\axi_rdata[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg3(19),
      I1 => slv_reg2(19),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => state_s(19),
      O => \axi_rdata[19]_i_2_n_0\
    );
\axi_rdata[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(19),
      I1 => slv_reg6(19),
      I2 => sel0(1),
      I3 => slv_reg5(19),
      I4 => sel0(0),
      I5 => slv_reg4(19),
      O => \axi_rdata[19]_i_3_n_0\
    );
\axi_rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3_1(1),
      I1 => slv_reg2_0(1),
      I2 => sel0(1),
      I3 => state_s(1),
      I4 => sel0(0),
      I5 => \^data_o\(1),
      O => \axi_rdata[1]_i_2_n_0\
    );
\axi_rdata[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(1),
      I1 => slv_reg6(1),
      I2 => sel0(1),
      I3 => slv_reg5(1),
      I4 => sel0(0),
      I5 => slv_reg4(1),
      O => \axi_rdata[1]_i_3_n_0\
    );
\axi_rdata[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg3(20),
      I1 => slv_reg2(20),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => state_s(20),
      O => \axi_rdata[20]_i_2_n_0\
    );
\axi_rdata[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(20),
      I1 => slv_reg6(20),
      I2 => sel0(1),
      I3 => slv_reg5(20),
      I4 => sel0(0),
      I5 => slv_reg4(20),
      O => \axi_rdata[20]_i_3_n_0\
    );
\axi_rdata[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg3(21),
      I1 => slv_reg2(21),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => state_s(21),
      O => \axi_rdata[21]_i_2_n_0\
    );
\axi_rdata[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(21),
      I1 => slv_reg6(21),
      I2 => sel0(1),
      I3 => slv_reg5(21),
      I4 => sel0(0),
      I5 => slv_reg4(21),
      O => \axi_rdata[21]_i_3_n_0\
    );
\axi_rdata[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg3(22),
      I1 => slv_reg2(22),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => state_s(22),
      O => \axi_rdata[22]_i_2_n_0\
    );
\axi_rdata[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(22),
      I1 => slv_reg6(22),
      I2 => sel0(1),
      I3 => slv_reg5(22),
      I4 => sel0(0),
      I5 => slv_reg4(22),
      O => \axi_rdata[22]_i_3_n_0\
    );
\axi_rdata[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg3(23),
      I1 => slv_reg2(23),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => state_s(23),
      O => \axi_rdata[23]_i_2_n_0\
    );
\axi_rdata[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(23),
      I1 => slv_reg6(23),
      I2 => sel0(1),
      I3 => slv_reg5(23),
      I4 => sel0(0),
      I5 => slv_reg4(23),
      O => \axi_rdata[23]_i_3_n_0\
    );
\axi_rdata[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg3(24),
      I1 => slv_reg2(24),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => state_s(24),
      O => \axi_rdata[24]_i_2_n_0\
    );
\axi_rdata[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(24),
      I1 => slv_reg6(24),
      I2 => sel0(1),
      I3 => slv_reg5(24),
      I4 => sel0(0),
      I5 => slv_reg4(24),
      O => \axi_rdata[24]_i_3_n_0\
    );
\axi_rdata[25]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg3(25),
      I1 => slv_reg2(25),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => state_s(25),
      O => \axi_rdata[25]_i_2_n_0\
    );
\axi_rdata[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(25),
      I1 => slv_reg6(25),
      I2 => sel0(1),
      I3 => slv_reg5(25),
      I4 => sel0(0),
      I5 => slv_reg4(25),
      O => \axi_rdata[25]_i_3_n_0\
    );
\axi_rdata[26]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg3(26),
      I1 => slv_reg2(26),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => state_s(26),
      O => \axi_rdata[26]_i_2_n_0\
    );
\axi_rdata[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(26),
      I1 => slv_reg6(26),
      I2 => sel0(1),
      I3 => slv_reg5(26),
      I4 => sel0(0),
      I5 => slv_reg4(26),
      O => \axi_rdata[26]_i_3_n_0\
    );
\axi_rdata[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg3(27),
      I1 => slv_reg2(27),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => state_s(27),
      O => \axi_rdata[27]_i_2_n_0\
    );
\axi_rdata[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(27),
      I1 => slv_reg6(27),
      I2 => sel0(1),
      I3 => slv_reg5(27),
      I4 => sel0(0),
      I5 => slv_reg4(27),
      O => \axi_rdata[27]_i_3_n_0\
    );
\axi_rdata[28]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg3(28),
      I1 => slv_reg2(28),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => state_s(28),
      O => \axi_rdata[28]_i_2_n_0\
    );
\axi_rdata[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(28),
      I1 => slv_reg6(28),
      I2 => sel0(1),
      I3 => slv_reg5(28),
      I4 => sel0(0),
      I5 => slv_reg4(28),
      O => \axi_rdata[28]_i_3_n_0\
    );
\axi_rdata[29]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg3(29),
      I1 => slv_reg2(29),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => state_s(29),
      O => \axi_rdata[29]_i_2_n_0\
    );
\axi_rdata[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(29),
      I1 => slv_reg6(29),
      I2 => sel0(1),
      I3 => slv_reg5(29),
      I4 => sel0(0),
      I5 => slv_reg4(29),
      O => \axi_rdata[29]_i_3_n_0\
    );
\axi_rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3_1(2),
      I1 => slv_reg2_0(2),
      I2 => sel0(1),
      I3 => state_s(2),
      I4 => sel0(0),
      I5 => \^data_o\(2),
      O => \axi_rdata[2]_i_2_n_0\
    );
\axi_rdata[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(2),
      I1 => slv_reg6(2),
      I2 => sel0(1),
      I3 => slv_reg5(2),
      I4 => sel0(0),
      I5 => slv_reg4(2),
      O => \axi_rdata[2]_i_3_n_0\
    );
\axi_rdata[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg3(30),
      I1 => slv_reg2(30),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => state_s(30),
      O => \axi_rdata[30]_i_2_n_0\
    );
\axi_rdata[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(30),
      I1 => slv_reg6(30),
      I2 => sel0(1),
      I3 => slv_reg5(30),
      I4 => sel0(0),
      I5 => slv_reg4(30),
      O => \axi_rdata[30]_i_3_n_0\
    );
\axi_rdata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^s_axi_arready\,
      I1 => s_axi_arvalid,
      I2 => \^s_axi_rvalid\,
      O => slv_reg_rden
    );
\axi_rdata[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg3(31),
      I1 => slv_reg2(31),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => state_s(31),
      O => \axi_rdata[31]_i_3_n_0\
    );
\axi_rdata[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(31),
      I1 => slv_reg6(31),
      I2 => sel0(1),
      I3 => slv_reg5(31),
      I4 => sel0(0),
      I5 => slv_reg4(31),
      O => \axi_rdata[31]_i_4_n_0\
    );
\axi_rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3_1(3),
      I1 => slv_reg2(3),
      I2 => sel0(1),
      I3 => state_s(3),
      I4 => sel0(0),
      I5 => \^data_o\(3),
      O => \axi_rdata[3]_i_2_n_0\
    );
\axi_rdata[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(3),
      I1 => slv_reg6(3),
      I2 => sel0(1),
      I3 => slv_reg5(3),
      I4 => sel0(0),
      I5 => slv_reg4(3),
      O => \axi_rdata[3]_i_3_n_0\
    );
\axi_rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3_1(4),
      I1 => slv_reg2(4),
      I2 => sel0(1),
      I3 => state_s(4),
      I4 => sel0(0),
      I5 => \^data_o\(4),
      O => \axi_rdata[4]_i_2_n_0\
    );
\axi_rdata[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(4),
      I1 => slv_reg6(4),
      I2 => sel0(1),
      I3 => slv_reg5(4),
      I4 => sel0(0),
      I5 => slv_reg4(4),
      O => \axi_rdata[4]_i_3_n_0\
    );
\axi_rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3_1(5),
      I1 => slv_reg2(5),
      I2 => sel0(1),
      I3 => state_s(5),
      I4 => sel0(0),
      I5 => \^data_o\(5),
      O => \axi_rdata[5]_i_2_n_0\
    );
\axi_rdata[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(5),
      I1 => slv_reg6(5),
      I2 => sel0(1),
      I3 => slv_reg5(5),
      I4 => sel0(0),
      I5 => slv_reg4(5),
      O => \axi_rdata[5]_i_3_n_0\
    );
\axi_rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3_1(6),
      I1 => slv_reg2(6),
      I2 => sel0(1),
      I3 => state_s(6),
      I4 => sel0(0),
      I5 => \^data_o\(6),
      O => \axi_rdata[6]_i_2_n_0\
    );
\axi_rdata[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(6),
      I1 => slv_reg6(6),
      I2 => sel0(1),
      I3 => slv_reg5(6),
      I4 => sel0(0),
      I5 => slv_reg4(6),
      O => \axi_rdata[6]_i_3_n_0\
    );
\axi_rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3_1(7),
      I1 => slv_reg2(7),
      I2 => sel0(1),
      I3 => state_s(7),
      I4 => sel0(0),
      I5 => \^data_o\(7),
      O => \axi_rdata[7]_i_2_n_0\
    );
\axi_rdata[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(7),
      I1 => slv_reg6(7),
      I2 => sel0(1),
      I3 => slv_reg5(7),
      I4 => sel0(0),
      I5 => slv_reg4(7),
      O => \axi_rdata[7]_i_3_n_0\
    );
\axi_rdata[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3_1(8),
      I1 => slv_reg2(8),
      I2 => sel0(1),
      I3 => state_s(8),
      I4 => sel0(0),
      I5 => \^data_o\(8),
      O => \axi_rdata[8]_i_2_n_0\
    );
\axi_rdata[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(8),
      I1 => slv_reg6(8),
      I2 => sel0(1),
      I3 => slv_reg5(8),
      I4 => sel0(0),
      I5 => slv_reg4(8),
      O => \axi_rdata[8]_i_3_n_0\
    );
\axi_rdata[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg3_1(9),
      I1 => slv_reg2(9),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => state_s(9),
      O => \axi_rdata[9]_i_2_n_0\
    );
\axi_rdata[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(9),
      I1 => slv_reg6(9),
      I2 => sel0(1),
      I3 => slv_reg5(9),
      I4 => sel0(0),
      I5 => slv_reg4(9),
      O => \axi_rdata[9]_i_3_n_0\
    );
\axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(0),
      Q => s_axi_rdata(0),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[0]_i_2_n_0\,
      I1 => \axi_rdata[0]_i_3_n_0\,
      O => reg_data_out(0),
      S => sel0(2)
    );
\axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(10),
      Q => s_axi_rdata(10),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[10]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[10]_i_2_n_0\,
      I1 => \axi_rdata[10]_i_3_n_0\,
      O => reg_data_out(10),
      S => sel0(2)
    );
\axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(11),
      Q => s_axi_rdata(11),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[11]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[11]_i_2_n_0\,
      I1 => \axi_rdata[11]_i_3_n_0\,
      O => reg_data_out(11),
      S => sel0(2)
    );
\axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(12),
      Q => s_axi_rdata(12),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[12]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[12]_i_2_n_0\,
      I1 => \axi_rdata[12]_i_3_n_0\,
      O => reg_data_out(12),
      S => sel0(2)
    );
\axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(13),
      Q => s_axi_rdata(13),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[13]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[13]_i_2_n_0\,
      I1 => \axi_rdata[13]_i_3_n_0\,
      O => reg_data_out(13),
      S => sel0(2)
    );
\axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(14),
      Q => s_axi_rdata(14),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[14]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[14]_i_2_n_0\,
      I1 => \axi_rdata[14]_i_3_n_0\,
      O => reg_data_out(14),
      S => sel0(2)
    );
\axi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(15),
      Q => s_axi_rdata(15),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[15]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[15]_i_2_n_0\,
      I1 => \axi_rdata[15]_i_3_n_0\,
      O => reg_data_out(15),
      S => sel0(2)
    );
\axi_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(16),
      Q => s_axi_rdata(16),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[16]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[16]_i_2_n_0\,
      I1 => \axi_rdata[16]_i_3_n_0\,
      O => reg_data_out(16),
      S => sel0(2)
    );
\axi_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(17),
      Q => s_axi_rdata(17),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[17]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[17]_i_2_n_0\,
      I1 => \axi_rdata[17]_i_3_n_0\,
      O => reg_data_out(17),
      S => sel0(2)
    );
\axi_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(18),
      Q => s_axi_rdata(18),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[18]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[18]_i_2_n_0\,
      I1 => \axi_rdata[18]_i_3_n_0\,
      O => reg_data_out(18),
      S => sel0(2)
    );
\axi_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(19),
      Q => s_axi_rdata(19),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[19]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[19]_i_2_n_0\,
      I1 => \axi_rdata[19]_i_3_n_0\,
      O => reg_data_out(19),
      S => sel0(2)
    );
\axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(1),
      Q => s_axi_rdata(1),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[1]_i_2_n_0\,
      I1 => \axi_rdata[1]_i_3_n_0\,
      O => reg_data_out(1),
      S => sel0(2)
    );
\axi_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(20),
      Q => s_axi_rdata(20),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[20]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[20]_i_2_n_0\,
      I1 => \axi_rdata[20]_i_3_n_0\,
      O => reg_data_out(20),
      S => sel0(2)
    );
\axi_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(21),
      Q => s_axi_rdata(21),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[21]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[21]_i_2_n_0\,
      I1 => \axi_rdata[21]_i_3_n_0\,
      O => reg_data_out(21),
      S => sel0(2)
    );
\axi_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(22),
      Q => s_axi_rdata(22),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[22]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[22]_i_2_n_0\,
      I1 => \axi_rdata[22]_i_3_n_0\,
      O => reg_data_out(22),
      S => sel0(2)
    );
\axi_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(23),
      Q => s_axi_rdata(23),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[23]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[23]_i_2_n_0\,
      I1 => \axi_rdata[23]_i_3_n_0\,
      O => reg_data_out(23),
      S => sel0(2)
    );
\axi_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(24),
      Q => s_axi_rdata(24),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[24]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[24]_i_2_n_0\,
      I1 => \axi_rdata[24]_i_3_n_0\,
      O => reg_data_out(24),
      S => sel0(2)
    );
\axi_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(25),
      Q => s_axi_rdata(25),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[25]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[25]_i_2_n_0\,
      I1 => \axi_rdata[25]_i_3_n_0\,
      O => reg_data_out(25),
      S => sel0(2)
    );
\axi_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(26),
      Q => s_axi_rdata(26),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[26]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[26]_i_2_n_0\,
      I1 => \axi_rdata[26]_i_3_n_0\,
      O => reg_data_out(26),
      S => sel0(2)
    );
\axi_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(27),
      Q => s_axi_rdata(27),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[27]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[27]_i_2_n_0\,
      I1 => \axi_rdata[27]_i_3_n_0\,
      O => reg_data_out(27),
      S => sel0(2)
    );
\axi_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(28),
      Q => s_axi_rdata(28),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[28]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[28]_i_2_n_0\,
      I1 => \axi_rdata[28]_i_3_n_0\,
      O => reg_data_out(28),
      S => sel0(2)
    );
\axi_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(29),
      Q => s_axi_rdata(29),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[29]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[29]_i_2_n_0\,
      I1 => \axi_rdata[29]_i_3_n_0\,
      O => reg_data_out(29),
      S => sel0(2)
    );
\axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(2),
      Q => s_axi_rdata(2),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[2]_i_2_n_0\,
      I1 => \axi_rdata[2]_i_3_n_0\,
      O => reg_data_out(2),
      S => sel0(2)
    );
\axi_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(30),
      Q => s_axi_rdata(30),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[30]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[30]_i_2_n_0\,
      I1 => \axi_rdata[30]_i_3_n_0\,
      O => reg_data_out(30),
      S => sel0(2)
    );
\axi_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(31),
      Q => s_axi_rdata(31),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[31]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[31]_i_3_n_0\,
      I1 => \axi_rdata[31]_i_4_n_0\,
      O => reg_data_out(31),
      S => sel0(2)
    );
\axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(3),
      Q => s_axi_rdata(3),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[3]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[3]_i_2_n_0\,
      I1 => \axi_rdata[3]_i_3_n_0\,
      O => reg_data_out(3),
      S => sel0(2)
    );
\axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(4),
      Q => s_axi_rdata(4),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[4]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[4]_i_2_n_0\,
      I1 => \axi_rdata[4]_i_3_n_0\,
      O => reg_data_out(4),
      S => sel0(2)
    );
\axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(5),
      Q => s_axi_rdata(5),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[5]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[5]_i_2_n_0\,
      I1 => \axi_rdata[5]_i_3_n_0\,
      O => reg_data_out(5),
      S => sel0(2)
    );
\axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(6),
      Q => s_axi_rdata(6),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[6]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[6]_i_2_n_0\,
      I1 => \axi_rdata[6]_i_3_n_0\,
      O => reg_data_out(6),
      S => sel0(2)
    );
\axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(7),
      Q => s_axi_rdata(7),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[7]_i_2_n_0\,
      I1 => \axi_rdata[7]_i_3_n_0\,
      O => reg_data_out(7),
      S => sel0(2)
    );
\axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(8),
      Q => s_axi_rdata(8),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[8]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[8]_i_2_n_0\,
      I1 => \axi_rdata[8]_i_3_n_0\,
      O => reg_data_out(8),
      S => sel0(2)
    );
\axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(9),
      Q => s_axi_rdata(9),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[9]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[9]_i_2_n_0\,
      I1 => \axi_rdata[9]_i_3_n_0\,
      O => reg_data_out(9),
      S => sel0(2)
    );
axi_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => \^s_axi_arready\,
      I2 => \^s_axi_rvalid\,
      I3 => s_axi_rready,
      O => axi_rvalid_i_1_n_0
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_rvalid_i_1_n_0,
      Q => \^s_axi_rvalid\,
      R => axi_awready_i_1_n_0
    );
axi_wready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => aw_en_reg_n_0,
      I1 => s_axi_wvalid,
      I2 => s_axi_awvalid,
      I3 => \^s_axi_wready\,
      O => axi_wready0
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_wready0,
      Q => \^s_axi_wready\,
      R => axi_awready_i_1_n_0
    );
\slv_reg2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(2),
      I2 => p_0_in(0),
      I3 => s_axi_wstrb(1),
      I4 => p_0_in(1),
      O => p_1_in(15)
    );
\slv_reg2[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(2),
      I2 => p_0_in(0),
      I3 => s_axi_wstrb(2),
      I4 => p_0_in(1),
      O => p_1_in(23)
    );
\slv_reg2[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(2),
      I2 => p_0_in(0),
      I3 => s_axi_wstrb(3),
      I4 => p_0_in(1),
      O => p_1_in(31)
    );
\slv_reg2[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => \^s_axi_awready\,
      I2 => \^s_axi_wready\,
      I3 => s_axi_wvalid,
      O => \slv_reg_wren__2\
    );
\slv_reg2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(2),
      I2 => p_0_in(0),
      I3 => s_axi_wstrb(0),
      I4 => p_0_in(1),
      O => p_1_in(2)
    );
\slv_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(2),
      D => s_axi_wdata(0),
      Q => slv_reg2_0(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(15),
      D => s_axi_wdata(10),
      Q => slv_reg2(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(15),
      D => s_axi_wdata(11),
      Q => slv_reg2(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(15),
      D => s_axi_wdata(12),
      Q => slv_reg2(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(15),
      D => s_axi_wdata(13),
      Q => slv_reg2(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(15),
      D => s_axi_wdata(14),
      Q => slv_reg2(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(15),
      D => s_axi_wdata(15),
      Q => slv_reg2(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(23),
      D => s_axi_wdata(16),
      Q => slv_reg2(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(23),
      D => s_axi_wdata(17),
      Q => slv_reg2(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(23),
      D => s_axi_wdata(18),
      Q => slv_reg2(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(23),
      D => s_axi_wdata(19),
      Q => slv_reg2(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(2),
      D => s_axi_wdata(1),
      Q => slv_reg2_0(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(23),
      D => s_axi_wdata(20),
      Q => slv_reg2(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(23),
      D => s_axi_wdata(21),
      Q => slv_reg2(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(23),
      D => s_axi_wdata(22),
      Q => slv_reg2(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(23),
      D => s_axi_wdata(23),
      Q => slv_reg2(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(31),
      D => s_axi_wdata(24),
      Q => slv_reg2(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(31),
      D => s_axi_wdata(25),
      Q => slv_reg2(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(31),
      D => s_axi_wdata(26),
      Q => slv_reg2(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(31),
      D => s_axi_wdata(27),
      Q => slv_reg2(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(31),
      D => s_axi_wdata(28),
      Q => slv_reg2(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(31),
      D => s_axi_wdata(29),
      Q => slv_reg2(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(2),
      D => s_axi_wdata(2),
      Q => slv_reg2_0(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(31),
      D => s_axi_wdata(30),
      Q => slv_reg2(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(31),
      D => s_axi_wdata(31),
      Q => slv_reg2(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(2),
      D => s_axi_wdata(3),
      Q => slv_reg2(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(2),
      D => s_axi_wdata(4),
      Q => slv_reg2(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(2),
      D => s_axi_wdata(5),
      Q => slv_reg2(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(2),
      D => s_axi_wdata(6),
      Q => slv_reg2(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(2),
      D => s_axi_wdata(7),
      Q => slv_reg2(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(15),
      D => s_axi_wdata(8),
      Q => slv_reg2(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(15),
      D => s_axi_wdata(9),
      Q => slv_reg2(9),
      R => axi_awready_i_1_n_0
    );
\slv_reg3[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => s_axi_wstrb(1),
      O => \slv_reg3[15]_i_1_n_0\
    );
\slv_reg3[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => s_axi_wstrb(2),
      O => \slv_reg3[23]_i_1_n_0\
    );
\slv_reg3[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => s_axi_wstrb(3),
      O => \slv_reg3[31]_i_1_n_0\
    );
\slv_reg3[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => s_axi_wstrb(0),
      O => \slv_reg3[7]_i_1_n_0\
    );
\slv_reg3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s_axi_wdata(0),
      Q => slv_reg3_1(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s_axi_wdata(10),
      Q => slv_reg3_1(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s_axi_wdata(11),
      Q => slv_reg3_1(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s_axi_wdata(12),
      Q => slv_reg3_1(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s_axi_wdata(13),
      Q => slv_reg3_1(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s_axi_wdata(14),
      Q => slv_reg3_1(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s_axi_wdata(15),
      Q => slv_reg3_1(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s_axi_wdata(16),
      Q => slv_reg3(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s_axi_wdata(17),
      Q => slv_reg3(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s_axi_wdata(18),
      Q => slv_reg3(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s_axi_wdata(19),
      Q => slv_reg3(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s_axi_wdata(1),
      Q => slv_reg3_1(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s_axi_wdata(20),
      Q => slv_reg3(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s_axi_wdata(21),
      Q => slv_reg3(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s_axi_wdata(22),
      Q => slv_reg3(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s_axi_wdata(23),
      Q => slv_reg3(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s_axi_wdata(24),
      Q => slv_reg3(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s_axi_wdata(25),
      Q => slv_reg3(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s_axi_wdata(26),
      Q => slv_reg3(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s_axi_wdata(27),
      Q => slv_reg3(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s_axi_wdata(28),
      Q => slv_reg3(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s_axi_wdata(29),
      Q => slv_reg3(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s_axi_wdata(2),
      Q => slv_reg3_1(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s_axi_wdata(30),
      Q => slv_reg3(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s_axi_wdata(31),
      Q => slv_reg3(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s_axi_wdata(3),
      Q => slv_reg3_1(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s_axi_wdata(4),
      Q => slv_reg3_1(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s_axi_wdata(5),
      Q => slv_reg3_1(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s_axi_wdata(6),
      Q => slv_reg3_1(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s_axi_wdata(7),
      Q => slv_reg3_1(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s_axi_wdata(8),
      Q => slv_reg3_1(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s_axi_wdata(9),
      Q => slv_reg3_1(9),
      R => axi_awready_i_1_n_0
    );
\slv_reg4[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => s_axi_wstrb(1),
      O => \slv_reg4[15]_i_1_n_0\
    );
\slv_reg4[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => s_axi_wstrb(2),
      O => \slv_reg4[23]_i_1_n_0\
    );
\slv_reg4[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => s_axi_wstrb(3),
      O => \slv_reg4[31]_i_1_n_0\
    );
\slv_reg4[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => s_axi_wstrb(0),
      O => \slv_reg4[7]_i_1_n_0\
    );
\slv_reg4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s_axi_wdata(0),
      Q => slv_reg4(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s_axi_wdata(10),
      Q => slv_reg4(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s_axi_wdata(11),
      Q => slv_reg4(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s_axi_wdata(12),
      Q => slv_reg4(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s_axi_wdata(13),
      Q => slv_reg4(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s_axi_wdata(14),
      Q => slv_reg4(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s_axi_wdata(15),
      Q => slv_reg4(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s_axi_wdata(16),
      Q => slv_reg4(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s_axi_wdata(17),
      Q => slv_reg4(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s_axi_wdata(18),
      Q => slv_reg4(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s_axi_wdata(19),
      Q => slv_reg4(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s_axi_wdata(1),
      Q => slv_reg4(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s_axi_wdata(20),
      Q => slv_reg4(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s_axi_wdata(21),
      Q => slv_reg4(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s_axi_wdata(22),
      Q => slv_reg4(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s_axi_wdata(23),
      Q => slv_reg4(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s_axi_wdata(24),
      Q => slv_reg4(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s_axi_wdata(25),
      Q => slv_reg4(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s_axi_wdata(26),
      Q => slv_reg4(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s_axi_wdata(27),
      Q => slv_reg4(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s_axi_wdata(28),
      Q => slv_reg4(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s_axi_wdata(29),
      Q => slv_reg4(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s_axi_wdata(2),
      Q => slv_reg4(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s_axi_wdata(30),
      Q => slv_reg4(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s_axi_wdata(31),
      Q => slv_reg4(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s_axi_wdata(3),
      Q => slv_reg4(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s_axi_wdata(4),
      Q => slv_reg4(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s_axi_wdata(5),
      Q => slv_reg4(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s_axi_wdata(6),
      Q => slv_reg4(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s_axi_wdata(7),
      Q => slv_reg4(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s_axi_wdata(8),
      Q => slv_reg4(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s_axi_wdata(9),
      Q => slv_reg4(9),
      R => axi_awready_i_1_n_0
    );
\slv_reg5[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(1),
      I2 => s_axi_wstrb(1),
      I3 => p_0_in(0),
      I4 => p_0_in(2),
      O => \slv_reg5[15]_i_1_n_0\
    );
\slv_reg5[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(1),
      I2 => s_axi_wstrb(2),
      I3 => p_0_in(0),
      I4 => p_0_in(2),
      O => \slv_reg5[23]_i_1_n_0\
    );
\slv_reg5[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(1),
      I2 => s_axi_wstrb(3),
      I3 => p_0_in(0),
      I4 => p_0_in(2),
      O => \slv_reg5[31]_i_1_n_0\
    );
\slv_reg5[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(1),
      I2 => s_axi_wstrb(0),
      I3 => p_0_in(0),
      I4 => p_0_in(2),
      O => \slv_reg5[7]_i_1_n_0\
    );
\slv_reg5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s_axi_wdata(0),
      Q => slv_reg5(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s_axi_wdata(10),
      Q => slv_reg5(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s_axi_wdata(11),
      Q => slv_reg5(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s_axi_wdata(12),
      Q => slv_reg5(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s_axi_wdata(13),
      Q => slv_reg5(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s_axi_wdata(14),
      Q => slv_reg5(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s_axi_wdata(15),
      Q => slv_reg5(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s_axi_wdata(16),
      Q => slv_reg5(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s_axi_wdata(17),
      Q => slv_reg5(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s_axi_wdata(18),
      Q => slv_reg5(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s_axi_wdata(19),
      Q => slv_reg5(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s_axi_wdata(1),
      Q => slv_reg5(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s_axi_wdata(20),
      Q => slv_reg5(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s_axi_wdata(21),
      Q => slv_reg5(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s_axi_wdata(22),
      Q => slv_reg5(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s_axi_wdata(23),
      Q => slv_reg5(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s_axi_wdata(24),
      Q => slv_reg5(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s_axi_wdata(25),
      Q => slv_reg5(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s_axi_wdata(26),
      Q => slv_reg5(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s_axi_wdata(27),
      Q => slv_reg5(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s_axi_wdata(28),
      Q => slv_reg5(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s_axi_wdata(29),
      Q => slv_reg5(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s_axi_wdata(2),
      Q => slv_reg5(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s_axi_wdata(30),
      Q => slv_reg5(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s_axi_wdata(31),
      Q => slv_reg5(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s_axi_wdata(3),
      Q => slv_reg5(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s_axi_wdata(4),
      Q => slv_reg5(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s_axi_wdata(5),
      Q => slv_reg5(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s_axi_wdata(6),
      Q => slv_reg5(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s_axi_wdata(7),
      Q => slv_reg5(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s_axi_wdata(8),
      Q => slv_reg5(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s_axi_wdata(9),
      Q => slv_reg5(9),
      R => axi_awready_i_1_n_0
    );
\slv_reg6[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(0),
      I2 => p_0_in(1),
      I3 => s_axi_wstrb(1),
      I4 => p_0_in(2),
      O => \slv_reg6[15]_i_1_n_0\
    );
\slv_reg6[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(0),
      I2 => p_0_in(1),
      I3 => s_axi_wstrb(2),
      I4 => p_0_in(2),
      O => \slv_reg6[23]_i_1_n_0\
    );
\slv_reg6[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(0),
      I2 => p_0_in(1),
      I3 => s_axi_wstrb(3),
      I4 => p_0_in(2),
      O => \slv_reg6[31]_i_1_n_0\
    );
\slv_reg6[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(0),
      I2 => p_0_in(1),
      I3 => s_axi_wstrb(0),
      I4 => p_0_in(2),
      O => \slv_reg6[7]_i_1_n_0\
    );
\slv_reg6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s_axi_wdata(0),
      Q => slv_reg6(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s_axi_wdata(10),
      Q => slv_reg6(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s_axi_wdata(11),
      Q => slv_reg6(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s_axi_wdata(12),
      Q => slv_reg6(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s_axi_wdata(13),
      Q => slv_reg6(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s_axi_wdata(14),
      Q => slv_reg6(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s_axi_wdata(15),
      Q => slv_reg6(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s_axi_wdata(16),
      Q => slv_reg6(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s_axi_wdata(17),
      Q => slv_reg6(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s_axi_wdata(18),
      Q => slv_reg6(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s_axi_wdata(19),
      Q => slv_reg6(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s_axi_wdata(1),
      Q => slv_reg6(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s_axi_wdata(20),
      Q => slv_reg6(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s_axi_wdata(21),
      Q => slv_reg6(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s_axi_wdata(22),
      Q => slv_reg6(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s_axi_wdata(23),
      Q => slv_reg6(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s_axi_wdata(24),
      Q => slv_reg6(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s_axi_wdata(25),
      Q => slv_reg6(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s_axi_wdata(26),
      Q => slv_reg6(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s_axi_wdata(27),
      Q => slv_reg6(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s_axi_wdata(28),
      Q => slv_reg6(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s_axi_wdata(29),
      Q => slv_reg6(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s_axi_wdata(2),
      Q => slv_reg6(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s_axi_wdata(30),
      Q => slv_reg6(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s_axi_wdata(31),
      Q => slv_reg6(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s_axi_wdata(3),
      Q => slv_reg6(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s_axi_wdata(4),
      Q => slv_reg6(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s_axi_wdata(5),
      Q => slv_reg6(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s_axi_wdata(6),
      Q => slv_reg6(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s_axi_wdata(7),
      Q => slv_reg6(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s_axi_wdata(8),
      Q => slv_reg6(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s_axi_wdata(9),
      Q => slv_reg6(9),
      R => axi_awready_i_1_n_0
    );
\slv_reg7[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => s_axi_wstrb(1),
      O => \slv_reg7[15]_i_1_n_0\
    );
\slv_reg7[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => s_axi_wstrb(2),
      O => \slv_reg7[23]_i_1_n_0\
    );
\slv_reg7[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => s_axi_wstrb(3),
      O => \slv_reg7[31]_i_1_n_0\
    );
\slv_reg7[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => s_axi_wstrb(0),
      O => \slv_reg7[7]_i_1_n_0\
    );
\slv_reg7_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s_axi_wdata(0),
      Q => slv_reg7(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s_axi_wdata(10),
      Q => slv_reg7(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s_axi_wdata(11),
      Q => slv_reg7(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s_axi_wdata(12),
      Q => slv_reg7(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s_axi_wdata(13),
      Q => slv_reg7(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s_axi_wdata(14),
      Q => slv_reg7(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s_axi_wdata(15),
      Q => slv_reg7(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s_axi_wdata(16),
      Q => slv_reg7(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s_axi_wdata(17),
      Q => slv_reg7(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s_axi_wdata(18),
      Q => slv_reg7(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s_axi_wdata(19),
      Q => slv_reg7(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s_axi_wdata(1),
      Q => slv_reg7(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s_axi_wdata(20),
      Q => slv_reg7(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s_axi_wdata(21),
      Q => slv_reg7(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s_axi_wdata(22),
      Q => slv_reg7(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s_axi_wdata(23),
      Q => slv_reg7(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s_axi_wdata(24),
      Q => slv_reg7(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s_axi_wdata(25),
      Q => slv_reg7(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s_axi_wdata(26),
      Q => slv_reg7(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s_axi_wdata(27),
      Q => slv_reg7(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s_axi_wdata(28),
      Q => slv_reg7(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s_axi_wdata(29),
      Q => slv_reg7(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s_axi_wdata(2),
      Q => slv_reg7(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s_axi_wdata(30),
      Q => slv_reg7(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s_axi_wdata(31),
      Q => slv_reg7(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s_axi_wdata(3),
      Q => slv_reg7(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s_axi_wdata(4),
      Q => slv_reg7(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s_axi_wdata(5),
      Q => slv_reg7(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s_axi_wdata(6),
      Q => slv_reg7(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s_axi_wdata(7),
      Q => slv_reg7(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s_axi_wdata(8),
      Q => slv_reg7(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s_axi_wdata(9),
      Q => slv_reg7(9),
      R => axi_awready_i_1_n_0
    );
top: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc_bank
     port map (
      Q(2 downto 0) => slv_reg2_0(2 downto 0),
      clock_i => clock_i,
      data_o(8 downto 0) => \^data_o\(8 downto 0),
      \delay_path[0].lut\(15 downto 0) => slv_reg3_1(15 downto 0),
      delta_i => delta_i,
      \sampling_path[3].reg\(31 downto 0) => slv_reg4(31 downto 0),
      state_s(31 downto 0) => state_s(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc_bank_v1_0 is
  port (
    data_o : out STD_LOGIC_VECTOR ( 8 downto 0 );
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aresetn : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc_bank_v1_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc_bank_v1_0 is
begin
tdc_bank_v1_0_S_AXI_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc_bank_v1_0_S_AXI
     port map (
      S_AXI_ARREADY => S_AXI_ARREADY,
      S_AXI_AWREADY => S_AXI_AWREADY,
      S_AXI_WREADY => S_AXI_WREADY,
      clock_i => clock_i,
      data_o(8 downto 0) => data_o(8 downto 0),
      delta_i => delta_i,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(2 downto 0) => s_axi_araddr(2 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(2 downto 0) => s_axi_awaddr(2 downto 0),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wvalid => s_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    clock_i : in STD_LOGIC;
    delta_i : in STD_LOGIC;
    data_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_tdc_bank_0_1,tdc_bank_v1_0,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "tdc_bank_v1_0,Vivado 2019.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal \^data_o\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute x_interface_info : string;
  attribute x_interface_info of clock_i : signal is "xilinx.com:signal:clock:1.0 clock_i CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clock_i : signal is "XIL_INTERFACENAME clock_i, FREQ_HZ 1.42857e+08, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK1, INSERT_VIP 0";
  attribute x_interface_info of s_axi_aclk : signal is "xilinx.com:signal:clock:1.0 S_AXI_CLK CLK";
  attribute x_interface_parameter of s_axi_aclk : signal is "XIL_INTERFACENAME S_AXI_CLK, ASSOCIATED_BUSIF S_AXI, ASSOCIATED_RESET s_axi_aresetn, FREQ_HZ 1e+07, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute x_interface_info of s_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 S_AXI_RST RST";
  attribute x_interface_parameter of s_axi_aresetn : signal is "XIL_INTERFACENAME S_AXI_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREADY";
  attribute x_interface_info of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARVALID";
  attribute x_interface_info of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREADY";
  attribute x_interface_info of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWVALID";
  attribute x_interface_info of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI BREADY";
  attribute x_interface_info of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BVALID";
  attribute x_interface_info of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI RREADY";
  attribute x_interface_info of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RVALID";
  attribute x_interface_info of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI WREADY";
  attribute x_interface_info of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI WVALID";
  attribute x_interface_info of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARADDR";
  attribute x_interface_info of s_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARPROT";
  attribute x_interface_info of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWADDR";
  attribute x_interface_parameter of s_axi_awaddr : signal is "XIL_INTERFACENAME S_AXI, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 8, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 1e+07, ID_WIDTH 0, ADDR_WIDTH 5, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of s_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWPROT";
  attribute x_interface_info of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI BRESP";
  attribute x_interface_info of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI RDATA";
  attribute x_interface_info of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI RRESP";
  attribute x_interface_info of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI WDATA";
  attribute x_interface_info of s_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S_AXI WSTRB";
begin
  data_o(31) <= \<const0>\;
  data_o(30) <= \<const0>\;
  data_o(29) <= \<const0>\;
  data_o(28) <= \<const0>\;
  data_o(27) <= \<const0>\;
  data_o(26) <= \<const0>\;
  data_o(25) <= \<const0>\;
  data_o(24) <= \<const0>\;
  data_o(23) <= \<const0>\;
  data_o(22) <= \<const0>\;
  data_o(21) <= \<const0>\;
  data_o(20) <= \<const0>\;
  data_o(19) <= \<const0>\;
  data_o(18) <= \<const0>\;
  data_o(17) <= \<const0>\;
  data_o(16) <= \<const0>\;
  data_o(15) <= \<const0>\;
  data_o(14) <= \<const0>\;
  data_o(13) <= \<const0>\;
  data_o(12) <= \<const0>\;
  data_o(11) <= \<const0>\;
  data_o(10) <= \<const0>\;
  data_o(9) <= \<const0>\;
  data_o(8 downto 0) <= \^data_o\(8 downto 0);
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tdc_bank_v1_0
     port map (
      S_AXI_ARREADY => s_axi_arready,
      S_AXI_AWREADY => s_axi_awready,
      S_AXI_WREADY => s_axi_wready,
      clock_i => clock_i,
      data_o(8 downto 0) => \^data_o\(8 downto 0),
      delta_i => delta_i,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(2 downto 0) => s_axi_araddr(4 downto 2),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(2 downto 0) => s_axi_awaddr(4 downto 2),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wvalid => s_axi_wvalid
    );
end STRUCTURE;
