
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
  **** SW Build 3779808 on Feb 17 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/new/Vitis_HLS/2022.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/new/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'zqy' on host 'hacc-gpu3' (Linux_x86_64 version 5.15.0-92-generic) on Sun May 11 08:15:40 UTC 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/kalman_filter'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project kalman_filter 
INFO: [HLS 200-10] Opening project '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/kalman_filter/kalman_filter'.
INFO: [HLS 200-1510] Running: add_files /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/kalman_filter/kalman_filter_slow.cpp 
INFO: [HLS 200-10] Adding design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/kalman_filter/kalman_filter_slow.cpp' to the project
INFO: [HLS 200-1510] Running: set_top krnl_KALMAN 
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Opening solution '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/kalman_filter/kalman_filter/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: csynth_design 
Running Dispatch Server on port: 46621
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.06 seconds; current allocated memory: 1.207 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/kalman_filter/kalman_filter_slow.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.15 seconds. CPU system time: 0.71 seconds. Elapsed time: 3.98 seconds; current allocated memory: 1.208 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 32768 and bit width 256 in loop 'VITIS_LOOP_49_1'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/kalman_filter/kalman_filter_slow.cpp:49:27) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/kalman_filter/kalman_filter_slow.cpp:49:27)
INFO: [HLS 214-115] Multiple burst writes of length 32768 and bit width 256 in loop 'VITIS_LOOP_87_6'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/kalman_filter/kalman_filter_slow.cpp:87:28) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/kalman_filter/kalman_filter_slow.cpp:87:28)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.33 seconds. CPU system time: 0.63 seconds. Elapsed time: 3.07 seconds; current allocated memory: 1.208 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.208 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.219 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:668: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.232 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/kalman_filter/kalman_filter_slow.cpp:49) in function 'krnl_KALMAN' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_66_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/kalman_filter/kalman_filter_slow.cpp:66) in function 'krnl_KALMAN' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/kalman_filter/kalman_filter_slow.cpp:73) in function 'krnl_KALMAN' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_87_6' in function 'krnl_KALMAN' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_49_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/kalman_filter/kalman_filter_slow.cpp:49) in function 'krnl_KALMAN' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_87_6' in function 'krnl_KALMAN' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_52_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/kalman_filter/kalman_filter_slow.cpp:52) in function 'krnl_KALMAN' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_90_7' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/kalman_filter/kalman_filter_slow.cpp:47) in function 'krnl_KALMAN' completely with a factor of 8.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/kalman_filter/kalman_filter_slow.cpp:49:35) to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/kalman_filter/kalman_filter_slow.cpp:49:27) in function 'krnl_KALMAN'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/kalman_filter/kalman_filter_slow.cpp:87:28) in function 'krnl_KALMAN'... converting 73 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.270 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_72_4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/kalman_filter/kalman_filter_slow.cpp:72:37) in function 'krnl_KALMAN'.
INFO: [HLS 200-472] Inferring partial write operation for 'in_local.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/kalman_filter/kalman_filter_slow.cpp:55:30)
INFO: [HLS 200-472] Inferring partial write operation for 'u_hat_arr.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/kalman_filter/kalman_filter_slow.cpp:67:17)
INFO: [HLS 200-472] Inferring partial write operation for 'p_arr_1.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/kalman_filter/kalman_filter_slow.cpp:68:15)
INFO: [HLS 200-472] Inferring partial write operation for 'out_local.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/kalman_filter/kalman_filter_slow.cpp:69:24)
INFO: [HLS 200-472] Inferring partial write operation for 'u_hat_arr.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/kalman_filter/kalman_filter_slow.cpp:78:18)
INFO: [HLS 200-472] Inferring partial write operation for 'p_arr_1.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/kalman_filter/kalman_filter_slow.cpp:80:16)
INFO: [HLS 200-472] Inferring partial write operation for 'out_local.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/kalman_filter/kalman_filter_slow.cpp:82:29)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.296 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'krnl_KALMAN' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_KALMAN_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
WARNING: [HLS 200-885] The II Violation in module 'krnl_KALMAN_Pipeline_VITIS_LOOP_49_1' (loop 'VITIS_LOOP_49_1'): Unable to schedule 'store' operation ('in_local_V_addr_1_write_ln55', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/kalman_filter/kalman_filter_slow.cpp:55) of variable 'select_ln560_7' on array 'in_local_V' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in_local_V'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'krnl_KALMAN_Pipeline_VITIS_LOOP_49_1' (loop 'VITIS_LOOP_49_1'): Unable to schedule 'store' operation ('in_local_V_addr_3_write_ln55', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/kalman_filter/kalman_filter_slow.cpp:55) of variable 'select_ln560_15' on array 'in_local_V' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'in_local_V'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'krnl_KALMAN_Pipeline_VITIS_LOOP_49_1' (loop 'VITIS_LOOP_49_1'): Unable to schedule 'store' operation ('in_local_V_addr_5_write_ln55', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/kalman_filter/kalman_filter_slow.cpp:55) of variable 'select_ln560_23' on array 'in_local_V' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'in_local_V'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.301 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.301 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_KALMAN_Pipeline_VITIS_LOOP_66_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_local_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_66_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.301 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.301 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_KALMAN_Pipeline_VITIS_LOOP_72_4_VITIS_LOOP_73_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_local_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_4_VITIS_LOOP_73_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 33, loop 'VITIS_LOOP_72_4_VITIS_LOOP_73_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.301 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.301 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_KALMAN_Pipeline_VITIS_LOOP_87_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_local_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_87_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_87_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.305 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_KALMAN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.305 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_KALMAN_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'krnl_KALMAN_Pipeline_VITIS_LOOP_49_1' pipeline 'VITIS_LOOP_49_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_KALMAN_Pipeline_VITIS_LOOP_49_1/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_KALMAN_Pipeline_VITIS_LOOP_49_1/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_KALMAN_Pipeline_VITIS_LOOP_49_1/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_KALMAN_Pipeline_VITIS_LOOP_49_1/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_KALMAN_Pipeline_VITIS_LOOP_49_1/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_KALMAN_Pipeline_VITIS_LOOP_49_1/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_KALMAN_Pipeline_VITIS_LOOP_49_1/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_KALMAN_Pipeline_VITIS_LOOP_49_1/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_KALMAN_Pipeline_VITIS_LOOP_49_1/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_KALMAN_Pipeline_VITIS_LOOP_49_1/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_KALMAN_Pipeline_VITIS_LOOP_49_1/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_KALMAN_Pipeline_VITIS_LOOP_49_1/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_KALMAN_Pipeline_VITIS_LOOP_49_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.1 seconds; current allocated memory: 1.308 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_KALMAN_Pipeline_VITIS_LOOP_66_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'krnl_KALMAN_Pipeline_VITIS_LOOP_66_3' pipeline 'VITIS_LOOP_66_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_KALMAN_Pipeline_VITIS_LOOP_66_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.73 seconds; current allocated memory: 1.316 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_KALMAN_Pipeline_VITIS_LOOP_72_4_VITIS_LOOP_73_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'krnl_KALMAN_Pipeline_VITIS_LOOP_72_4_VITIS_LOOP_73_5' pipeline 'VITIS_LOOP_72_4_VITIS_LOOP_73_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_20s_19s_39_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_25ns_20s_19_29_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_KALMAN_Pipeline_VITIS_LOOP_72_4_VITIS_LOOP_73_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.317 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_KALMAN_Pipeline_VITIS_LOOP_87_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'krnl_KALMAN_Pipeline_VITIS_LOOP_87_6' pipeline 'VITIS_LOOP_87_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_KALMAN_Pipeline_VITIS_LOOP_87_6/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_KALMAN_Pipeline_VITIS_LOOP_87_6/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_KALMAN_Pipeline_VITIS_LOOP_87_6/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_KALMAN_Pipeline_VITIS_LOOP_87_6/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_KALMAN_Pipeline_VITIS_LOOP_87_6/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_KALMAN_Pipeline_VITIS_LOOP_87_6/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_KALMAN_Pipeline_VITIS_LOOP_87_6/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_KALMAN_Pipeline_VITIS_LOOP_87_6/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_KALMAN_Pipeline_VITIS_LOOP_87_6/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_KALMAN_Pipeline_VITIS_LOOP_87_6/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_KALMAN_Pipeline_VITIS_LOOP_87_6/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_KALMAN_Pipeline_VITIS_LOOP_87_6/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_KALMAN_Pipeline_VITIS_LOOP_87_6/m_axi_gmem1_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_KALMAN_Pipeline_VITIS_LOOP_87_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_KALMAN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl_KALMAN/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl_KALMAN/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl_KALMAN/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl_KALMAN/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'krnl_KALMAN' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'in_r' and 'out_r' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_KALMAN'.
INFO: [RTMG 210-278] Implementing memory 'krnl_KALMAN_in_local_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'krnl_KALMAN_out_local_V_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'krnl_KALMAN_u_hat_arr_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.44 seconds; current allocated memory: 1.331 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.16 seconds; current allocated memory: 1.335 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.343 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for krnl_KALMAN.
INFO: [VLOG 209-307] Generating Verilog RTL for krnl_KALMAN.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 16.28 seconds. CPU system time: 1.63 seconds. Elapsed time: 18.73 seconds; current allocated memory: 139.141 MB.
INFO: [HLS 200-112] Total CPU user time: 18.75 seconds. Total CPU system time: 2.09 seconds. Total elapsed time: 31.64 seconds; peak allocated memory: 1.343 GB.
INFO: [Common 17-206] Exiting vitis_hls at Sun May 11 08:16:11 2025...
