\doxysection{FLASH\+\_\+\+Type\+Def Struct Reference}
\hypertarget{struct_f_l_a_s_h___type_def}{}\label{struct_f_l_a_s_h___type_def}\index{FLASH\_TypeDef@{FLASH\_TypeDef}}


FLASH Registers.  




{\ttfamily \#include $<$stm32f407xx.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a9cb55206b29a8c16354747c556ab8bea}{ACR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a84c491be6c66b1d5b6a2efd0740b3d0c}{KEYR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_afc4900646681dfe1ca43133d376c4423}{OPTKEYR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_acfef9b6d7da4271943edc04d7dfdf595}{OPTCR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a1dddf235f246a1d4e7e5084cd51e2dd0}{OPTCR1}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
FLASH Registers. 

\label{doc-variable-members}
\Hypertarget{struct_f_l_a_s_h___type_def_doc-variable-members}
\doxysubsection{Field Documentation}
\Hypertarget{struct_f_l_a_s_h___type_def_a9cb55206b29a8c16354747c556ab8bea}\index{FLASH\_TypeDef@{FLASH\_TypeDef}!ACR@{ACR}}
\index{ACR@{ACR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ACR}{ACR}}
{\footnotesize\ttfamily \label{struct_f_l_a_s_h___type_def_a9cb55206b29a8c16354747c556ab8bea} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ACR}

FLASH access control register, Address offset\+: 0x00 \Hypertarget{struct_f_l_a_s_h___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}\index{FLASH\_TypeDef@{FLASH\_TypeDef}!CR@{CR}}
\index{CR@{CR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \label{struct_f_l_a_s_h___type_def_ab40c89c59391aaa9d9a8ec011dd0907a} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR}

FLASH control register, Address offset\+: 0x10 \Hypertarget{struct_f_l_a_s_h___type_def_a84c491be6c66b1d5b6a2efd0740b3d0c}\index{FLASH\_TypeDef@{FLASH\_TypeDef}!KEYR@{KEYR}}
\index{KEYR@{KEYR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{KEYR}{KEYR}}
{\footnotesize\ttfamily \label{struct_f_l_a_s_h___type_def_a84c491be6c66b1d5b6a2efd0740b3d0c} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t KEYR}

FLASH key register, Address offset\+: 0x04 \Hypertarget{struct_f_l_a_s_h___type_def_acfef9b6d7da4271943edc04d7dfdf595}\index{FLASH\_TypeDef@{FLASH\_TypeDef}!OPTCR@{OPTCR}}
\index{OPTCR@{OPTCR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OPTCR}{OPTCR}}
{\footnotesize\ttfamily \label{struct_f_l_a_s_h___type_def_acfef9b6d7da4271943edc04d7dfdf595} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t OPTCR}

FLASH option control register , Address offset\+: 0x14 \Hypertarget{struct_f_l_a_s_h___type_def_a1dddf235f246a1d4e7e5084cd51e2dd0}\index{FLASH\_TypeDef@{FLASH\_TypeDef}!OPTCR1@{OPTCR1}}
\index{OPTCR1@{OPTCR1}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OPTCR1}{OPTCR1}}
{\footnotesize\ttfamily \label{struct_f_l_a_s_h___type_def_a1dddf235f246a1d4e7e5084cd51e2dd0} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t OPTCR1}

FLASH option control register 1, Address offset\+: 0x18 \Hypertarget{struct_f_l_a_s_h___type_def_afc4900646681dfe1ca43133d376c4423}\index{FLASH\_TypeDef@{FLASH\_TypeDef}!OPTKEYR@{OPTKEYR}}
\index{OPTKEYR@{OPTKEYR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OPTKEYR}{OPTKEYR}}
{\footnotesize\ttfamily \label{struct_f_l_a_s_h___type_def_afc4900646681dfe1ca43133d376c4423} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t OPTKEYR}

FLASH option key register, Address offset\+: 0x08 \Hypertarget{struct_f_l_a_s_h___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}\index{FLASH\_TypeDef@{FLASH\_TypeDef}!SR@{SR}}
\index{SR@{SR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \label{struct_f_l_a_s_h___type_def_af6aca2bbd40c0fb6df7c3aebe224a360} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SR}

FLASH status register, Address offset\+: 0x0C 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f407xx_8h}{stm32f407xx.\+h}}\end{DoxyCompactItemize}
