// Seed: 3438663746
module module_0 (
    input tri id_0
);
  tri1  id_2;
  uwire id_3;
  assign id_3 = 1 ? id_2 !== 1 : id_0 - 1;
  module_2(
      id_3, id_2, id_2, id_2, id_3, id_2
  );
  wire id_4, id_5;
endmodule
module module_1 (
    output uwire id_0,
    input  wor   id_1,
    output wor   id_2
);
  integer id_4 (1);
  wire id_5;
  module_0(
      id_1
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  always if ({id_1 == 1{id_4}}) $display(id_1, 1'b0);
  wire id_7, id_8;
  wire id_9;
endmodule
