
## Files
- **[areset_sync.sv](rtl/areset_sync.sv.driver.md)**: The `areset_sync.sv` file in the `firedancer` codebase implements an asynchronous reset synchronizer module using Xilinx Parameterized Macros to synchronize an asynchronous reset signal to a destination clock domain.
- **[dma_result.sv](rtl/dma_result.sv.driver.md)**: The `dma_result.sv` file in the `firedancer` codebase implements a SystemVerilog module for handling DMA results, including interfacing with PCIe and managing data flow through various logic and FIFO structures.
- **[dual_clock_showahead_fifo.sv](rtl/dual_clock_showahead_fifo.sv.driver.md)**: The `dual_clock_showahead_fifo.sv` file in the `firedancer` codebase implements a dual-clock FIFO module with show-ahead capability, supporting both Xilinx and Exablaze libraries for asynchronous FIFO configurations.
- **[ed25519_add_modp.sv](rtl/ed25519_add_modp.sv.driver.md)**: The `ed25519_add_modp.sv` file implements a hardware module for performing modular addition of two 255-bit numbers using the Ed25519 prime, with pipelined adders and support for clock and reset signals.
- **[ed25519_mul_modp.sv](rtl/ed25519_mul_modp.sv.driver.md)**: The `ed25519_mul_modp.sv` file in the `firedancer` codebase implements a hardware module for performing modular multiplication operations as part of the Ed25519 signature verification process.
- **[ed25519_point_add.sv](rtl/ed25519_point_add.sv.driver.md)**: The `ed25519_point_add.sv` file implements a hardware module for performing point addition on the Ed25519 elliptic curve using modular arithmetic operations in the Firedancer codebase.
- **[ed25519_point_dbl.sv](rtl/ed25519_point_dbl.sv.driver.md)**: The `ed25519_point_dbl.sv` file in the `firedancer` codebase implements a hardware module for doubling points on the Ed25519 elliptic curve using modular arithmetic operations.
- **[ed25519_sigverify_0.sv](rtl/ed25519_sigverify_0.sv.driver.md)**: The `ed25519_sigverify_0.sv` file implements a module for dispatching and merging signature verification jobs using a round-robin policy, with reassembly of results and metadata management in the `firedancer` codebase.
- **[ed25519_sigverify_1.sv](rtl/ed25519_sigverify_1.sv.driver.md)**: The `ed25519_sigverify_1.sv` file in the `firedancer` codebase implements a module for verifying Ed25519 signatures, utilizing a DSDP pipeline and key storage to manage metadata and timing closure.
- **[ed25519_sigverify_2.sv](rtl/ed25519_sigverify_2.sv.driver.md)**: The `ed25519_sigverify_2.sv` file implements a module for verifying Ed25519 signatures using modular multiplication within the Firedancer codebase.
- **[ed25519_sigverify_dsdp_mul.sv](rtl/ed25519_sigverify_dsdp_mul.sv.driver.md)**: The `ed25519_sigverify_dsdp_mul.sv` file in the `firedancer` codebase implements a hardware module for performing Ed25519 signature verification using double-scalar multiplication and point addition operations.
- **[ed25519_sigverify_ecc.sv](rtl/ed25519_sigverify_ecc.sv.driver.md)**: The `ed25519_sigverify_ecc.sv` file implements a hardware module for verifying Ed25519 signatures using a multi-stage pipeline that performs various arithmetic operations, including addition, subtraction, and modular multiplication.
- **[ed25519_sub_modp.sv](rtl/ed25519_sub_modp.sv.driver.md)**: The `ed25519_sub_modp.sv` file implements a hardware module for performing subtraction modulo a prime number in the context of the Ed25519 signature verification process.
- **[key_store.sv](rtl/key_store.sv.driver.md)**: The `key_store.sv` file implements a SystemVerilog module for a key-value store with FIFO indexing and dual-port RAM for data storage, supporting push and pop operations.
- **[mul_const_ED25519_L0_133.svh](rtl/mul_const_ED25519_L0_133.svh.driver.md)**: The `mul_const_ED25519_L0_133.svh` file in the `firedancer` codebase implements logic for performing constant multiplication operations related to the ED25519 algorithm, utilizing shift-add operations and sequential logic.
- **[mul_const_ED25519_L0_260.svh](rtl/mul_const_ED25519_L0_260.svh.driver.md)**: The `mul_const_ED25519_L0_260.svh` file in the `firedancer` codebase defines logic for performing constant multiplication operations related to the ED25519 algorithm, utilizing shift-add operations and sequential logic to compute outputs.
- **[mul_const_ED25519_L0_6.svh](rtl/mul_const_ED25519_L0_6.svh.driver.md)**: The `mul_const_ED25519_L0_6.svh` file in the `firedancer` codebase defines logic for performing constant multiplication operations related to the ED25519 algorithm, utilizing shift-add operations and sequential logic.
- **[mul_wide.sv](rtl/mul_wide.sv.driver.md)**: The `mul_wide.sv` file in the `firedancer` codebase implements a parameterized hardware module for wide multiplication with various configurations and techniques, including native, naive, Karatsuba, and cascaded DSP methods.
- **[mul_wide_17nx26_dsp48e2.svh](rtl/mul_wide_17nx26_dsp48e2.svh.driver.md)**: The `mul_wide_17nx26_dsp48e2.svh` file in the `firedancer` codebase implements a wide multiplier using the DSP48E2 block for handling 17x26 bit multiplication with cascading support.
- **[pcie_inorder.sv](rtl/pcie_inorder.sv.driver.md)**: The `pcie_inorder.sv` file in the `firedancer` codebase implements a SystemVerilog module for handling in-order PCIe transactions with dual-port RAM for data storage and retrieval.
- **[pcie_tr_ext.sv](rtl/pcie_tr_ext.sv.driver.md)**: The `pcie_tr_ext.sv` file in the `firedancer` codebase implements a SystemVerilog module for handling PCIe transactions, including buffering and processing of PCIe data streams with metadata extraction and FIFO management.
- **[schl_cpu.sv](rtl/schl_cpu.sv.driver.md)**: The `schl_cpu.sv` file implements a simplified N-thread RISC CPU architecture for scheduling the runtime of the Solana SigVerify algorithm on a Xilinx Virtex UltraScale+ FPGA, as part of the Firedancer consensus node by Jump Crypto, featuring a 256-bit pipeline ALU and a virtual address scheme for memory management.
- **[schl_cpu_instr_rom.sv](rtl/schl_cpu_instr_rom.sv.driver.md)**: The `schl_cpu_instr_rom.sv` file defines a SystemVerilog module for a dual-port instruction ROM with parameterized width and depth, used in the `firedancer` codebase.
- **[sha512_block.sv](rtl/sha512_block.sv.driver.md)**: The `sha512_block.sv` file in the `firedancer` codebase implements a hardware module for processing SHA-512 hash blocks, adhering to the big-endian convention as specified in RFC6234.
- **[sha512_modq.sv](rtl/sha512_modq.sv.driver.md)**: The `sha512_modq.sv` file in the `firedancer` codebase implements a hardware module for processing SHA-512 hashes and performing modular arithmetic operations with the Ed25519 curve's order.
- **[sha512_modq_meta.sv](rtl/sha512_modq_meta.sv.driver.md)**: The `sha512_modq_meta.sv` file defines a SystemVerilog module for handling SHA-512 operations with modular arithmetic, including key storage and metadata processing, within the Firedancer codebase.
- **[sha512_msgseq.sv](rtl/sha512_msgseq.sv.driver.md)**: The `sha512_msgseq.sv` file in the `firedancer` codebase implements a SHA-512 message scheduling module, which processes input data into a sequence of words for each round of the SHA-512 algorithm.
- **[sha512_pre.sv](rtl/sha512_pre.sv.driver.md)**: The `sha512_pre.sv` file in the `firedancer` codebase implements a SystemVerilog module for preprocessing data blocks for SHA-512 hashing, handling input and output signals, and managing internal state transitions.
- **[sha512_round.sv](rtl/sha512_round.sv.driver.md)**: The `sha512_round.sv` file implements a single round of the SHA-512 hashing algorithm in SystemVerilog, processing input hash, word, and constant values to produce an updated hash output.
- **[sha512_sch.sv](rtl/sha512_sch.sv.driver.md)**: The `sha512_sch.sv` file in the `firedancer` codebase implements a SystemVerilog module for managing SHA-512 block scheduling, including input and output block handling, cycle management, and memory operations.
- **[showahead_fifo.sv](rtl/showahead_fifo.sv.driver.md)**: The `showahead_fifo.sv` file in the `firedancer` codebase provides a SystemVerilog implementation of a show-ahead FIFO module with configurable parameters for width, depth, and full threshold, including support for synchronous FIFO operations and advanced features like error correction and programmable thresholds.
- **[simple_dual_port_ram.sv](rtl/simple_dual_port_ram.sv.driver.md)**: The `simple_dual_port_ram.sv` file in the `firedancer` codebase implements a simple dual-port RAM module using Xilinx Parameterized Macros (XPM) with configurable parameters for address width, data width, clocking mode, and memory primitive type.
- **[tid_inorder.sv](rtl/tid_inorder.sv.driver.md)**: The `tid_inorder.sv` file implements a SystemVerilog module that ensures transactions are published in the same order they were invoked, using a timestamp-based mechanism to manage transaction ordering and reordering in RAM.
- **[top_f1.sv](rtl/top_f1.sv.driver.md)**: The `top_f1.sv` file in the `firedancer` codebase defines a SystemVerilog module for a top-level hardware design that includes various components for processing and verifying data, such as PCIe interfaces, DMA handling, and signature verification, with extensive parameterization and debugging capabilities.
- **[wd_pkg.sv](rtl/wd_pkg.sv.driver.md)**: The `wd_pkg.sv` file in the `firedancer` codebase defines a package for signature verification, including local parameters for cryptographic constants, data structures for PCIe metadata, and various modules for pipelined operations and data handling.
