
*** Running vivado
    with args -log dpss_zcu102_rx_vid_edid_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dpss_zcu102_rx_vid_edid_0_0.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source dpss_zcu102_rx_vid_edid_0_0.tcl -notrace
Command: synth_design -top dpss_zcu102_rx_vid_edid_0_0 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 33544
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1550.402 ; gain = 83.590
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dpss_zcu102_rx_vid_edid_0_0' [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_vid_edid_0_0/synth/dpss_zcu102_rx_vid_edid_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'vid_edid_v1_0_0' [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ipshared/960c/hdl/vid_edid_v1_0_rfs.v:3]
INFO: [Synth 8-638] synthesizing module 'vid_edid_v1_0_0_edid_rom' [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ipshared/960c/hdl/vid_edid_v1_0_rfs.vhd:15440]
	Parameter C_FAMILY bound to: spartan6 - type: string 
	Parameter C_COMPONENT_NAME bound to: displayport_v4 - type: string 
	Parameter C_S_BASEADDR bound to: 11001010010000000000000000000000 - type: string 
	Parameter C_S_HIGHADDR bound to: 11001010010000001111111111111111 - type: string 
WARNING: [Synth 8-5640] Port 'm_apb_pclk' is missing in component declaration [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ipshared/960c/hdl/vid_edid_v1_0_rfs.vhd:15508]
WARNING: [Synth 8-5640] Port 'm_apb_presetn' is missing in component declaration [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ipshared/960c/hdl/vid_edid_v1_0_rfs.vhd:15508]
	Parameter C_FAMILY bound to: spartan6 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_APB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_APB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_M_APB_PROTOCOL bound to: APB3 - type: string 
	Parameter C_BASEADDR bound to: 0 - type: integer 
	Parameter C_HIGHADDR bound to: 286331153 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'vid_edid_v1_0_0_axi_apb_bridge' declared at 'c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ipshared/960c/hdl/vid_edid_v1_0_rfs.vhd:14791' bound to instance 'vid_edid_v1_0_0_axi2apb_inst' of component 'vid_edid_v1_0_0_axi_apb_bridge' [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ipshared/960c/hdl/vid_edid_v1_0_rfs.vhd:15645]
INFO: [Synth 8-638] synthesizing module 'vid_edid_v1_0_0_axi_apb_bridge' [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ipshared/960c/hdl/vid_edid_v1_0_rfs.vhd:14856]
	Parameter C_FAMILY bound to: spartan6 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_APB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_APB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_M_APB_PROTOCOL bound to: APB3 - type: string 
	Parameter C_BASEADDR bound to: 0 - type: integer 
	Parameter C_HIGHADDR bound to: 286331153 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: spartan6 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_APB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_S_AXI_RNG1_BASEADDR bound to: 0 - type: integer 
	Parameter C_S_AXI_RNG1_HIGHADDR bound to: 286331153 - type: integer 
	Parameter C_S_AXI_RNG2_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_RNG2_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_RNG3_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_RNG3_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_RNG4_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_RNG4_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_RNG5_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_RNG5_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_RNG6_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_RNG6_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_RNG7_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_RNG7_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_RNG8_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_RNG8_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_RNG9_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_RNG9_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_RNG10_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_RNG10_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_RNG11_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_RNG11_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_RNG12_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_RNG12_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_RNG13_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_RNG13_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_RNG14_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_RNG14_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_RNG15_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_RNG15_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_RNG16_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_RNG16_HIGHADDR bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-3491] module 'vid_edid_v1_0_0_psel_decoder' declared at 'c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ipshared/960c/hdl/vid_edid_v1_0_rfs.vhd:10575' bound to instance 'PSEL_DECODER_MODULE' of component 'vid_edid_v1_0_0_psel_decoder' [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ipshared/960c/hdl/vid_edid_v1_0_rfs.vhd:15154]
INFO: [Synth 8-638] synthesizing module 'vid_edid_v1_0_0_psel_decoder' [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ipshared/960c/hdl/vid_edid_v1_0_rfs.vhd:10643]
	Parameter C_FAMILY bound to: spartan6 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_APB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_S_AXI_RNG1_BASEADDR bound to: 0 - type: integer 
	Parameter C_S_AXI_RNG1_HIGHADDR bound to: 286331153 - type: integer 
	Parameter C_S_AXI_RNG2_BASEADDR bound to: -1 - type: integer 
	Parameter C_S_AXI_RNG2_HIGHADDR bound to: 0 - type: integer 
	Parameter C_S_AXI_RNG3_BASEADDR bound to: -1 - type: integer 
	Parameter C_S_AXI_RNG3_HIGHADDR bound to: 0 - type: integer 
	Parameter C_S_AXI_RNG4_BASEADDR bound to: -1 - type: integer 
	Parameter C_S_AXI_RNG4_HIGHADDR bound to: 0 - type: integer 
	Parameter C_S_AXI_RNG5_BASEADDR bound to: -1 - type: integer 
	Parameter C_S_AXI_RNG5_HIGHADDR bound to: 0 - type: integer 
	Parameter C_S_AXI_RNG6_BASEADDR bound to: -1 - type: integer 
	Parameter C_S_AXI_RNG6_HIGHADDR bound to: 0 - type: integer 
	Parameter C_S_AXI_RNG7_BASEADDR bound to: -1 - type: integer 
	Parameter C_S_AXI_RNG7_HIGHADDR bound to: 0 - type: integer 
	Parameter C_S_AXI_RNG8_BASEADDR bound to: -1 - type: integer 
	Parameter C_S_AXI_RNG8_HIGHADDR bound to: 0 - type: integer 
	Parameter C_S_AXI_RNG9_BASEADDR bound to: -1 - type: integer 
	Parameter C_S_AXI_RNG9_HIGHADDR bound to: 0 - type: integer 
	Parameter C_S_AXI_RNG10_BASEADDR bound to: -1 - type: integer 
	Parameter C_S_AXI_RNG10_HIGHADDR bound to: 0 - type: integer 
	Parameter C_S_AXI_RNG11_BASEADDR bound to: -1 - type: integer 
	Parameter C_S_AXI_RNG11_HIGHADDR bound to: 0 - type: integer 
	Parameter C_S_AXI_RNG12_BASEADDR bound to: -1 - type: integer 
	Parameter C_S_AXI_RNG12_HIGHADDR bound to: 0 - type: integer 
	Parameter C_S_AXI_RNG13_BASEADDR bound to: -1 - type: integer 
	Parameter C_S_AXI_RNG13_HIGHADDR bound to: 0 - type: integer 
	Parameter C_S_AXI_RNG14_BASEADDR bound to: -1 - type: integer 
	Parameter C_S_AXI_RNG14_HIGHADDR bound to: 0 - type: integer 
	Parameter C_S_AXI_RNG15_BASEADDR bound to: -1 - type: integer 
	Parameter C_S_AXI_RNG15_HIGHADDR bound to: 0 - type: integer 
	Parameter C_S_AXI_RNG16_BASEADDR bound to: -1 - type: integer 
	Parameter C_S_AXI_RNG16_HIGHADDR bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vid_edid_v1_0_0_psel_decoder' (1#1) [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ipshared/960c/hdl/vid_edid_v1_0_rfs.vhd:10643]
	Parameter C_M_APB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_APB_NUM_SLAVES bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'vid_edid_v1_0_0_multiplexor' declared at 'c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ipshared/960c/hdl/vid_edid_v1_0_rfs.vhd:7637' bound to instance 'MULTIPLEXOR_MODULE' of component 'vid_edid_v1_0_0_multiplexor' [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ipshared/960c/hdl/vid_edid_v1_0_rfs.vhd:15204]
INFO: [Synth 8-638] synthesizing module 'vid_edid_v1_0_0_multiplexor' [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ipshared/960c/hdl/vid_edid_v1_0_rfs.vhd:7679]
	Parameter C_M_APB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_APB_NUM_SLAVES bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vid_edid_v1_0_0_multiplexor' (2#1) [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ipshared/960c/hdl/vid_edid_v1_0_rfs.vhd:7679]
	Parameter C_FAMILY bound to: spartan6 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_M_APB_PROTOCOL bound to: APB3 - type: string 
INFO: [Synth 8-3491] module 'vid_edid_v1_0_0_axilite_sif' declared at 'c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ipshared/960c/hdl/vid_edid_v1_0_rfs.vhd:9591' bound to instance 'AXILITE_SLAVE_IF_MODULE' of component 'vid_edid_v1_0_0_axilite_sif' [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ipshared/960c/hdl/vid_edid_v1_0_rfs.vhd:15245]
INFO: [Synth 8-638] synthesizing module 'vid_edid_v1_0_0_axilite_sif' [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ipshared/960c/hdl/vid_edid_v1_0_rfs.vhd:9639]
	Parameter C_FAMILY bound to: spartan6 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_M_APB_PROTOCOL bound to: APB3 - type: string 
INFO: [Synth 8-226] default block is never used [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ipshared/960c/hdl/vid_edid_v1_0_rfs.vhd:9893]
INFO: [Synth 8-256] done synthesizing module 'vid_edid_v1_0_0_axilite_sif' (3#1) [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ipshared/960c/hdl/vid_edid_v1_0_rfs.vhd:9639]
	Parameter C_M_APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_APB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_APB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_M_APB_PROTOCOL bound to: APB3 - type: string 
INFO: [Synth 8-3491] module 'vid_edid_v1_0_0_apb_mif' declared at 'c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ipshared/960c/hdl/vid_edid_v1_0_rfs.vhd:10188' bound to instance 'APB_MASTER_IF_MODULE' of component 'vid_edid_v1_0_0_apb_mif' [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ipshared/960c/hdl/vid_edid_v1_0_rfs.vhd:15291]
INFO: [Synth 8-638] synthesizing module 'vid_edid_v1_0_0_apb_mif' [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ipshared/960c/hdl/vid_edid_v1_0_rfs.vhd:10238]
	Parameter C_M_APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_APB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_APB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_M_APB_PROTOCOL bound to: APB3 - type: string 
INFO: [Synth 8-256] done synthesizing module 'vid_edid_v1_0_0_apb_mif' (4#1) [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ipshared/960c/hdl/vid_edid_v1_0_rfs.vhd:10238]
INFO: [Synth 8-256] done synthesizing module 'vid_edid_v1_0_0_axi_apb_bridge' (5#1) [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ipshared/960c/hdl/vid_edid_v1_0_rfs.vhd:14856]
INFO: [Synth 8-638] synthesizing module 'vid_edid_v1_0_0_rom' [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ipshared/960c/hdl/vid_edid_v1_0_rfs.vhd:14225]
	Parameter gIIC_DEVICE_ADDRESS bound to: 7'b1010000 
	Parameter gIIC_DEVICE_PAGE_ADDRESS bound to: 7'b0110000 
	Parameter gROM_SIZE bound to: 384 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vid_edid_v1_0_0_rom' (6#1) [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ipshared/960c/hdl/vid_edid_v1_0_rfs.vhd:14225]
INFO: [Synth 8-256] done synthesizing module 'vid_edid_v1_0_0_edid_rom' (7#1) [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ipshared/960c/hdl/vid_edid_v1_0_rfs.vhd:15440]
INFO: [Synth 8-6155] done synthesizing module 'vid_edid_v1_0_0' (8#1) [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ipshared/960c/hdl/vid_edid_v1_0_rfs.v:3]
INFO: [Synth 8-6155] done synthesizing module 'dpss_zcu102_rx_vid_edid_0_0' (9#1) [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_vid_edid_0_0/synth/dpss_zcu102_rx_vid_edid_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1996.383 ; gain = 529.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1996.383 ; gain = 529.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1996.383 ; gain = 529.570
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.192 . Memory (MB): peak = 1996.383 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_vid_edid_0_0/dpss_zcu102_rx_vid_edid_0_0_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1996.383 ; gain = 0.000
Finished Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_vid_edid_0_0/dpss_zcu102_rx_vid_edid_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.runs/dpss_zcu102_rx_vid_edid_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.runs/dpss_zcu102_rx_vid_edid_0_0_synth_1/dont_touch.xdc]
Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_vid_edid_0_0/vid_edid_xdc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_vid_edid_0_0/vid_edid_xdc.xdc] for cell 'inst'
Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_vid_edid_0_0/dpss_zcu102_rx_vid_edid_0_0_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_vid_edid_0_0/dpss_zcu102_rx_vid_edid_0_0_clocks.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1996.383 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.092 . Memory (MB): peak = 1996.383 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 1996.383 ; gain = 529.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 1996.383 ; gain = 529.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.runs/dpss_zcu102_rx_vid_edid_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 1996.383 ; gain = 529.570
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'axi_wr_rd_cs_reg' in module 'vid_edid_v1_0_0_axilite_sif'
INFO: [Synth 8-802] inferred FSM for state register 'apb_wr_rd_cs_reg' in module 'vid_edid_v1_0_0_apb_mif'
INFO: [Synth 8-802] inferred FSM for state register 'i_serial_state_reg' in module 'vid_edid_v1_0_0_rom'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                axi_idle |                              000 |                              000
               read_wait |                              001 |                              110
                    read |                              010 |                              101
                 rd_resp |                              011 |                              111
              write_wait |                              100 |                              011
            write_w_wait |                              101 |                              010
                   write |                              110 |                              001
                 wr_resp |                              111 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_wr_rd_cs_reg' using encoding 'sequential' in module 'vid_edid_v1_0_0_axilite_sif'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                apb_idle |                              001 |                               00
               apb_setup |                              010 |                               01
              apb_access |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'apb_wr_rd_cs_reg' using encoding 'one-hot' in module 'vid_edid_v1_0_0_apb_mif'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                kss_idle |                             0000 |                             0000
  kss_wait_clock_falling |                             0001 |                             0001
      kss_device_address |                             0010 |                             0010
  kss_device_address_ack |                             0011 |                             0011
           kss_read_data |                             0100 |                             0110
       kss_read_data_ack |                             0101 |                             0111
       kss_write_address |                             0110 |                             0100
   kss_write_address_ack |                             0111 |                             0101
          kss_write_data |                             1000 |                             1000
      kss_write_data_ack |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_serial_state_reg' using encoding 'sequential' in module 'vid_edid_v1_0_0_rom'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1996.383 ; gain = 529.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 387   
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 7     
	   3 Input   32 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 5     
	   7 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 3     
	  10 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 7     
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 6     
	  10 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 417   
	   8 Input    1 Bit        Muxes := 8     
	   3 Input    1 Bit        Muxes := 5     
	   7 Input    1 Bit        Muxes := 1     
	  10 Input    1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:04 . Memory (MB): peak = 1996.383 ; gain = 529.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:17 ; elapsed = 00:01:24 . Memory (MB): peak = 2349.988 ; gain = 883.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:20 ; elapsed = 00:01:26 . Memory (MB): peak = 2379.145 ; gain = 912.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:25 ; elapsed = 00:01:31 . Memory (MB): peak = 2402.352 ; gain = 935.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:31 ; elapsed = 00:01:37 . Memory (MB): peak = 2406.984 ; gain = 940.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:31 ; elapsed = 00:01:37 . Memory (MB): peak = 2406.984 ; gain = 940.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:32 ; elapsed = 00:01:39 . Memory (MB): peak = 2406.984 ; gain = 940.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:32 ; elapsed = 00:01:39 . Memory (MB): peak = 2406.984 ; gain = 940.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:33 ; elapsed = 00:01:39 . Memory (MB): peak = 2406.984 ; gain = 940.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:33 ; elapsed = 00:01:39 . Memory (MB): peak = 2406.984 ; gain = 940.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     2|
|2     |LUT2  |   125|
|3     |LUT3  |    32|
|4     |LUT4  |   111|
|5     |LUT5  |    67|
|6     |LUT6  |  2060|
|7     |MUXF7 |   816|
|8     |MUXF8 |   392|
|9     |FDRE  |  2666|
|10    |FDSE  |   578|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:33 ; elapsed = 00:01:39 . Memory (MB): peak = 2406.984 ; gain = 940.172
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:03 ; elapsed = 00:01:28 . Memory (MB): peak = 2406.984 ; gain = 940.172
Synthesis Optimization Complete : Time (s): cpu = 00:01:33 ; elapsed = 00:01:39 . Memory (MB): peak = 2406.984 ; gain = 940.172
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.217 . Memory (MB): peak = 2420.047 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1208 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2439.531 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:49 ; elapsed = 00:01:58 . Memory (MB): peak = 2439.531 ; gain = 1420.613
INFO: [Common 17-1381] The checkpoint 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.runs/dpss_zcu102_rx_vid_edid_0_0_synth_1/dpss_zcu102_rx_vid_edid_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP dpss_zcu102_rx_vid_edid_0_0, cache-ID = 4a3ab17d410d0bfa
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.runs/dpss_zcu102_rx_vid_edid_0_0_synth_1/dpss_zcu102_rx_vid_edid_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file dpss_zcu102_rx_vid_edid_0_0_utilization_synth.rpt -pb dpss_zcu102_rx_vid_edid_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr  7 18:45:49 2021...
