============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Feb 20 2020  05:06:15 pm
  Module:                 filter_regular
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

       Pin                    Type         Fanout  Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock clock_name)       launch                                          0 R 
in_reg_reg[4][2]/CP                                        0             0 R 
in_reg_reg[4][2]/QN      HS65_LS_DFPRQNX9       1  17.6   59  +184     184 F 
g1828/A                                                         +0     184   
g1828/Z                  HS65_LS_IVX53         48 247.7  141  +110     295 R 
S0[3].U0/e3[2] 
  addinc_U_3_U_S0_add_63_12/A[4] 
    g481/A                                                      +0     295   
    g481/Z               HS65_LS_NOR2AX3        3  11.4  177  +188     483 R 
    g465/B                                                      +0     483   
    g465/Z               HS65_LS_NOR2AX3        1   4.8   70  +106     590 F 
    g450/A                                                      +0     590   
    g450/Z               HS65_LS_XOR2X18        8  46.0   70  +152     742 F 
  addinc_U_3_U_S0_add_63_12/Z[4] 
  csa_tree_U_S84_add_90_9_groupi/in_1[9] 
    g553/A                                                      +0     742   
    g553/Z               HS65_LS_IVX9           1   6.6   41   +50     791 R 
    g537/A0                                                     +0     792   
    g537/S0              HS65_LS_FA1X4          1  10.9   83  +213    1005 F 
    g321/B0                                                     +0    1005   
    g321/CO              HS65_LS_FA1X18         1   7.8   32  +130    1135 F 
    g320/A0                                                     +0    1135   
    g320/CO              HS65_LS_FA1X9          1   7.8   44  +120    1255 F 
    g319/A0                                                     +0    1255   
    g319/CO              HS65_LS_FA1X9          1   7.8   44  +125    1380 F 
    g318/A0                                                     +0    1380   
    g318/CO              HS65_LS_FA1X9          1   6.6   41  +121    1502 F 
    g317/A0                                                     +0    1502   
    g317/CO              HS65_LS_FA1X4          1   7.8   70  +162    1664 F 
    g316/A0                                                     +0    1664   
    g316/CO              HS65_LS_FA1X9          1   6.6   41  +133    1797 F 
    g315/A0                                                     +0    1797   
    g315/CO              HS65_LS_FA1X4          1   6.6   64  +156    1954 F 
    g314/A0                                                     +0    1954   
    g314/CO              HS65_LS_FA1X4          1   6.6   64  +167    2121 F 
    g313/A0                                                     +0    2121   
    g313/CO              HS65_LS_FA1X4          1   6.6   64  +167    2288 F 
    g312/A0                                                     +0    2288   
    g312/CO              HS65_LS_FA1X4          1   7.0   66  +169    2457 F 
    g311/A                                                      +0    2457   
    g311/Z               HS65_LS_XOR3X9         1   7.7   47  +188    2645 R 
  csa_tree_U_S84_add_90_9_groupi/out_0[16] 
  U_S85_add_63_8/B[16] 
    g295/B0                                                     +0    2646   
    g295/S0              HS65_LS_FA1X9          1   5.0   39  +188    2834 R 
    g294/A                                                      +0    2834   
    g294/Z               HS65_LS_IVX9           1   3.6   20   +29    2863 F 
  U_S85_add_63_8/Z[16] 
S0[3].U0/f9[9] 
reg_f9_reg[3][9]/D  <<<  HS65_LS_DFPHQX9                        +0    2863   
reg_f9_reg[3][9]/CP      setup                             0  +158    3022 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clock_name)       capture                                      3149 R 
                         adjustments                          -100    3049   
-----------------------------------------------------------------------------
Exception    : 'path_adjusts/folga' path adjust    -100ps
Timing slack :      27ps 
Start-point  : in_reg_reg[4][2]/CP
End-point    : reg_f9_reg[3][9]/D
