digraph "CFG for 'is_prime' function" {
	label="CFG for 'is_prime' function";

	Node0xcccb40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%1:\l  %2 = alloca i64, align 8\l  %3 = alloca i64, align 8\l  %4 = alloca i64, align 8\l  store i64 %0, i64* %2, align 8, !tbaa !918\l  call void @llvm.dbg.declare(metadata i64* %2, metadata !915, metadata\l... !DIExpression()), !dbg !922\l  %5 = bitcast i64* %3 to i8*, !dbg !923\l  call void @llvm.lifetime.start.p0i8(i64 8, i8* %5) #24, !dbg !923\l  call void @llvm.dbg.declare(metadata i64* %3, metadata !916, metadata\l... !DIExpression()), !dbg !924\l  store i64 3, i64* %3, align 8, !dbg !924, !tbaa !918\l  %6 = bitcast i64* %4 to i8*, !dbg !925\l  call void @llvm.lifetime.start.p0i8(i64 8, i8* %6) #24, !dbg !925\l  call void @llvm.dbg.declare(metadata i64* %4, metadata !917, metadata\l... !DIExpression()), !dbg !926\l  %7 = load i64, i64* %3, align 8, !dbg !927, !tbaa !918\l  %8 = load i64, i64* %3, align 8, !dbg !928, !tbaa !918\l  %9 = mul i64 %7, %8, !dbg !929\l  store i64 %9, i64* %4, align 8, !dbg !926, !tbaa !918\l  br label %10, !dbg !930\l}"];
	Node0xcccb40 -> Node0xcce320;
	Node0xcce320 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%10:\l10:                                               \l  %11 = load i64, i64* %4, align 8, !dbg !931, !tbaa !918\l  %12 = load i64, i64* %2, align 8, !dbg !932, !tbaa !918\l  %13 = icmp ult i64 %11, %12, !dbg !933\l  br i1 %13, label %14, label %19, !dbg !934\l|{<s0>T|<s1>F}}"];
	Node0xcce320:s0 -> Node0xcce3b0;
	Node0xcce320:s1 -> Node0xcce400;
	Node0xcce3b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%14:\l14:                                               \l  %15 = load i64, i64* %2, align 8, !dbg !935, !tbaa !918\l  %16 = load i64, i64* %3, align 8, !dbg !936, !tbaa !918\l  %17 = urem i64 %15, %16, !dbg !937\l  %18 = icmp ne i64 %17, 0, !dbg !934\l  br label %19\l}"];
	Node0xcce3b0 -> Node0xcce400;
	Node0xcce400 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%19:\l19:                                               \l  %20 = phi i1 [ false, %10 ], [ %18, %14 ], !dbg !938\l  br i1 %20, label %21, label %30, !dbg !930\l|{<s0>T|<s1>F}}"];
	Node0xcce400:s0 -> Node0xcce450;
	Node0xcce400:s1 -> Node0xcce4a0;
	Node0xcce450 [shape=record,color="#b70d28ff", style=filled, fillcolor="#bb1b2c70",label="{%21:\l21:                                               \l  %22 = load i64, i64* %3, align 8, !dbg !939, !tbaa !918\l  %23 = add i64 %22, 1, !dbg !939\l  store i64 %23, i64* %3, align 8, !dbg !939, !tbaa !918\l  %24 = load i64, i64* %3, align 8, !dbg !941, !tbaa !918\l  %25 = mul i64 4, %24, !dbg !942\l  %26 = load i64, i64* %4, align 8, !dbg !943, !tbaa !918\l  %27 = add i64 %26, %25, !dbg !943\l  store i64 %27, i64* %4, align 8, !dbg !943, !tbaa !918\l  %28 = load i64, i64* %3, align 8, !dbg !944, !tbaa !918\l  %29 = add i64 %28, 1, !dbg !944\l  store i64 %29, i64* %3, align 8, !dbg !944, !tbaa !918\l  br label %10, !dbg !930, !llvm.loop !945\l}"];
	Node0xcce450 -> Node0xcce320;
	Node0xcce4a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%30:\l30:                                               \l  %31 = load i64, i64* %2, align 8, !dbg !949, !tbaa !918\l  %32 = load i64, i64* %3, align 8, !dbg !950, !tbaa !918\l  %33 = urem i64 %31, %32, !dbg !951\l  %34 = icmp ne i64 %33, 0, !dbg !949\l  %35 = zext i1 %34 to i64, !dbg !949\l  %36 = select i1 %34, i32 1, i32 0, !dbg !949\l  %37 = icmp ne i32 %36, 0, !dbg !952\l  %38 = bitcast i64* %4 to i8*, !dbg !953\l  call void @llvm.lifetime.end.p0i8(i64 8, i8* %38) #24, !dbg !953\l  %39 = bitcast i64* %3 to i8*, !dbg !953\l  call void @llvm.lifetime.end.p0i8(i64 8, i8* %39) #24, !dbg !953\l  ret i1 %37, !dbg !954\l}"];
}
