                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
                 Version K-2015.06 for linux64 - May 28, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/IC/.synopsys_dv_prefs.tcl
########################### Define Top Module ############################
set top_module top_module
top_module
##################### Define Working Library Directory ######################
define_design_lib work -path ./work
1
set_svf netlist.svf
1
################## Design Compiler Library Files #setup ######################
puts "###########################################"
###########################################
puts "#      #setting Design Libraries           #"
#      #setting Design Libraries           #
puts "###########################################"
###########################################
#Add the path of the libraries to the search_path variable
lappend search_path /home/IC/ASIC/Synthesis/std_cells
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/ASIC/Synthesis/std_cells
lappend search_path /home/IC/ASIC/Synthesis/rtl
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/ASIC/Synthesis/std_cells /home/IC/ASIC/Synthesis/rtl
set SSLIB "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set FFLIB "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell libraries 
set target_library [list $SSLIB $TTLIB $FFLIB]
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell & Hard Macros libraries 
set link_library [list * $SSLIB $TTLIB $FFLIB]  
* scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
######################## Reading RTL Files #################################
puts "###########################################"
###########################################
puts "#             Reading RTL Files           #"
#             Reading RTL Files           #
puts "###########################################"
###########################################
set file_format verilog
verilog
read_file -format $file_format actuator.v
Loading db file '/home/IC/ASIC/Synthesis/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/ASIC/Synthesis/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/ASIC/Synthesis/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/gtech.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/standard.sldb'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'
  Loading link library 'gtech'
Loading verilog file '/home/IC/ASIC/Synthesis/rtl/actuator.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/ASIC/Synthesis/rtl/actuator.v

Statistics for case statements in always block at line 25 in file
	'/home/IC/ASIC/Synthesis/rtl/actuator.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            27            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine actuator line 139 in file
		'/home/IC/ASIC/Synthesis/rtl/actuator.v'.
============================================================================
|    Register Name     | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
============================================================================
|    state_mem_reg     | Latch |   4   |  Y  | N  | N  | N  | -  | -  | -  |
| almost_done_flag_reg | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/ASIC/Synthesis/rtl/actuator.db:actuator'
Loaded 1 design.
Current design is 'actuator'.
actuator
read_file -format $file_format counter.v
Loading verilog file '/home/IC/ASIC/Synthesis/rtl/counter.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/ASIC/Synthesis/rtl/counter.v

Statistics for case statements in always block at line 22 in file
	'/home/IC/ASIC/Synthesis/rtl/counter.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            34            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine counter line 22 in file
		'/home/IC/ASIC/Synthesis/rtl/counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  long_counter_reg   | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|  short_counter_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    done_FSM_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  counter_state_reg  | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|  counter_state_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   almost_done_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/ASIC/Synthesis/rtl/counter.db:counter'
Loaded 1 design.
Current design is 'counter'.
counter
read_file -format $file_format top_module.v
Loading verilog file '/home/IC/ASIC/Synthesis/rtl/top_module.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/ASIC/Synthesis/rtl/top_module.v
Presto compilation completed successfully.
Current design is now '/home/IC/ASIC/Synthesis/rtl/top_module.db:top_module'
Loaded 1 design.
Current design is 'top_module'.
top_module
read_file -format $file_format traffic_lights.v
Loading verilog file '/home/IC/ASIC/Synthesis/rtl/traffic_lights.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/ASIC/Synthesis/rtl/traffic_lights.v

Statistics for case statements in always block at line 34 in file
	'/home/IC/ASIC/Synthesis/rtl/traffic_lights.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            36            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 124 in file
	'/home/IC/ASIC/Synthesis/rtl/traffic_lights.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           126            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine traffic_lights line 27 in file
		'/home/IC/ASIC/Synthesis/rtl/traffic_lights.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cs_reg        | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|       cs_reg        | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/ASIC/Synthesis/rtl/traffic_lights.db:traffic_lights'
Loaded 1 design.
Current design is 'traffic_lights'.
traffic_lights
###################### Defining toplevel ###################################
current_design $top_module
Current design is 'top_module'.
{top_module}
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## Liniking All The Design Parts ########"
######## Liniking All The Design Parts ########
puts "###############################################"
###############################################
link 

  Linking design 'top_module'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (4 designs)               /home/IC/ASIC/Synthesis/rtl/top_module.db, etc
  scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (library) /home/IC/ASIC/Synthesis/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
  scmetro_tsmc_cl013g_rvt_tt_1p2v_25c (library) /home/IC/ASIC/Synthesis/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c (library) /home/IC/ASIC/Synthesis/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db

1
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## checking design consistency ##########"
######## checking design consistency ##########
puts "###############################################"
###############################################
check_design
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Wed Dec  4 03:06:23 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      3
    Unconnected ports (LINT-28)                                     3

Cells                                                               2
    Cells do not drive (LINT-1)                                     2
--------------------------------------------------------------------------------

Warning: In design 'counter', cell 'C246' does not drive any nets. (LINT-1)
Warning: In design 'counter', cell 'C254' does not drive any nets. (LINT-1)
Warning: In design 'top_module', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'top_module', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'top_module', port 'SO' is not connected to any nets. (LINT-28)
1
#################### Define Design Constraints #########################
puts "###############################################"
###############################################
puts "############ Design Constraints #### ##########"
############ Design Constraints #### ##########
puts "###############################################"
###############################################
source ./cons.tcl
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c' found in library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'.
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c' found in library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'.
#################### Archirecture Scan Chains #########################
puts "###############################################"
###############################################
puts "############ Configure scan chains ############"
############ Configure scan chains ############
puts "###############################################"
###############################################
set_scan_configuration -clock_mixing no_mix                         -style multiplexed_flip_flop                        -replace true -max_length 100  
Accepted scan configuration for modes: all_dft
1
###################### Mapping and optimization ########################
puts "###############################################"
###############################################
puts "########## Mapping & Optimization #############"
########## Mapping & Optimization #############
puts "###############################################"
###############################################
#test_ready compile
compile -scan
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 5 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design top_module has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'actuator'
  Processing 'traffic_lights'
  Processing 'counter'
  Processing 'top_module'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Timing loop detected. (OPT-150)
	act_mod/U4/A1 act_mod/U4/Y act_mod/almost_done_flag_reg/G act_mod/almost_done_flag_reg/Q 
Warning: Disabling timing arc between pins 'G' and 'Q' on cell 'act_mod/almost_done_flag_reg'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'G' and 'QN' on cell 'act_mod/almost_done_flag_reg'
         to break a timing loop. (OPT-314)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'counter_DW01_inc_0'
Warning: No scan equivalent exists for cell act_mod/state_mem_reg[3] (TLATX4M). (TEST-120)
Information: There are 4 other cells with the same violation. (TEST-171)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04   56826.8      0.00       0.0       3.7                          
    0:00:04   56826.8      0.00       0.0       3.7                          
    0:00:04   56826.8      0.00       0.0       3.7                          
    0:00:04   56826.8      0.00       0.0       3.7                          
    0:00:04   56826.8      0.00       0.0       3.7                          
    0:00:04   55423.0      0.00       0.0       3.7                          
    0:00:04   55397.1      0.00       0.0       3.7                          
    0:00:04   55397.1      0.00       0.0       3.7                          
    0:00:04   55397.1      0.00       0.0       3.7                          
    0:00:04   55397.1      0.00       0.0       3.7                          
    0:00:04   55397.1      0.00       0.0       3.7                          
    0:00:04   55513.6      0.00       0.0       2.7                          
    0:00:04   55647.7      0.00       0.0       2.3                          
    0:00:04   55800.6      0.00       0.0       2.0                          
    0:00:04   55934.8      0.00       0.0       1.6                          
    0:00:04   56083.0      0.00       0.0       1.2                          
    0:00:04   56217.1      0.00       0.0       0.8                          
    0:00:04   56351.2      0.00       0.0       0.4                          
    0:00:04   56478.3      0.00       0.0       0.0                          
    0:00:04   56478.3      0.00       0.0       0.0                          
    0:00:04   56478.3      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04   56478.3      0.00       0.0       0.0                          
    0:00:04   56478.3      0.00       0.0       0.0                          
    0:00:05   52164.1      0.00       0.0      12.8                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05   52164.1      0.00       0.0      12.8                          
    0:00:05   55312.4      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05   55312.4      0.00       0.0       0.0                          
    0:00:05   55312.4      0.00       0.0       0.0                          
    0:00:05   54593.6      0.00       0.0       0.0                          
    0:00:05   54308.9      0.00       0.0       0.0                          
    0:00:05   54308.9      0.00       0.0       0.0                          
    0:00:05   54308.9      0.00       0.0       0.0                          
    0:00:05   54308.9      0.00       0.0       0.0                          
    0:00:05   54308.9      0.00       0.0       0.0                          
    0:00:05   54253.5      0.00       0.0       0.0                          
    0:00:05   54253.5      0.00       0.0       0.0                          
    0:00:05   54253.5      0.00       0.0       0.0                          
    0:00:05   54253.5      0.00       0.0       0.0                          
    0:00:05   54253.5      0.00       0.0       0.0                          
    0:00:05   54253.5      0.00       0.0       0.0                          
    0:00:05   54275.9      0.00       0.0       0.0                          
Loading db file '/home/IC/ASIC/Synthesis/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/ASIC/Synthesis/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/ASIC/Synthesis/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
################################################################### 
# Setting Test Timing Variables
################################################################### 
# Preclock Measure Protocol (default protocol)
set test_default_period 100
100
set test_default_delay 0
0
set test_default_bidir_delay 0
0
set test_default_strobe 20
20
set test_default_strobe_width 0
0
########################## Define DFT Signals ##########################
set_dft_signal -port [get_ports scan_clk]  -type ScanClock   -view existing_dft  -timing {30 60}
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports scan_rst]  -type Reset       -view existing_dft  -active_state 0
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports test_mode] -type Constant    -view existing_dft  -active_state 1 
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports test_mode] -type TestMode    -view spec          -active_state 1 
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports SE]        -type ScanEnable  -view spec          -active_state 1   -usage scan
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports SI]        -type ScanDataIn  -view spec 
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports SO]        -type ScanDataOut -view spec  
Accepted dft signal specification for modes: all_dft
1
############################# Create Test Protocol #######################
create_test_protocol
In mode: all_dft...

Information: Starting test protocol creation. (TEST-219)
  ...reading user specified clock signals...
Information: Identified system/test clock port scan_clk (30.0,60.0). (TEST-265)
  ...reading user specified asynchronous signals...
Information: Identified active low asynchronous control port scan_rst. (TEST-266)
1
###################### Pre-DFT Design Rule Checking #######################
dft_drc -verbose
In mode: all_dft...
  Pre-DFT DRC enabled
Information: Timing loop detected. (OPT-150)
	act_mod/U39/A1 act_mod/U39/Y act_mod/almost_done_flag_reg/G act_mod/almost_done_flag_reg/Q 
Warning: Disabling timing arc between pins 'G' and 'Q' on cell 'act_mod/almost_done_flag_reg'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'G' and 'QN' on cell 'act_mod/almost_done_flag_reg'
         to break a timing loop. (OPT-314)

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  	...checking for scan equivalents...
  ...checking vector rules...
  ...checking pre-dft rules...

-----------------------------------------------------------------
Begin Modeling violations...

Warning: Cell act_mod/almost_done_flag_reg (TLATX4M) is not scannable. (TEST-126)
Information: Cells with this violation : act_mod/almost_done_flag_reg, act_mod/state_mem_reg[0], act_mod/state_mem_reg[1], act_mod/state_mem_reg[2], act_mod/state_mem_reg[3]. (TEST-283)

Modeling violations completed...
-----------------------------------------------------------------

-----------------------------------------------------------------
  DRC Report

  Total violations: 5

-----------------------------------------------------------------

5 MODELING VIOLATIONS
     5 Cell is not scannable violations (TEST-126)


Warning: Violations occurred during test design rule checking. (TEST-124)

-----------------------------------------------------------------
  Sequential Cell Report

  0 out of 23 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITHOUT VIOLATIONS
      *  18 cells are valid scan cells
         count_mod/long_counter_reg[5]
         count_mod/long_counter_reg[4]
         count_mod/short_counter_reg[0]
         count_mod/short_counter_reg[3]
         count_mod/almost_done_reg
         count_mod/done_FSM_reg
         count_mod/long_counter_reg[2]
         count_mod/long_counter_reg[1]
         count_mod/counter_state_reg[0]
         count_mod/counter_state_reg[1]
         count_mod/long_counter_reg[0]
         count_mod/short_counter_reg[2]
         count_mod/long_counter_reg[3]
         count_mod/short_counter_reg[1]
         traff_mod/cs_reg[3]
         traff_mod/cs_reg[1]
         traff_mod/cs_reg[0]
         traff_mod/cs_reg[2]

Information: Test design rule checking completed. (TEST-123)
1
############################# Preview DFT ##############################
preview_dft -show scan_summary
  Information: Using test design rule information from previous dft_drc run.
  Architecting Scan Chains

****************************************
Preview_dft report
For    : 'Insert_dft' command
Design : top_module
Version: K-2015.06
Date   : Wed Dec  4 03:06:44 2024
****************************************

Number of chains: 1
Scan methodology: full_scan
Scan style: multiplexed_flip_flop
Clock domain: no_mix

Chain      Scan Ports (si --> so)        # of Cells   Inst/Chain               Clock (port, time, edge)
-----      ----------------------        ----------   ----------               ------------------------
S 1        SI -->  SO                            18   count_mod/almost_done_reg
                            (scan_clk, 30.0, rising) 
1
############################# Insert DFT ##############################
insert_dft
Loading db file '/home/IC/ASIC/Synthesis/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/ASIC/Synthesis/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/ASIC/Synthesis/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
  Information: Using test design rule information from previous dft_drc run.
  Architecting Scan Chains
  Routing Scan Chains
  Routing Global Signals
  Mapping New Logic
Resetting current test mode
  Beginning Mapping Optimizations
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------


  Beginning Phase 1 Design Rule Fixing  (max_transition)  (max_capacitance)
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:24   59886.5      0.00       0.0      15.0 traff_mod/n36            
    0:00:24   59886.5      0.00       0.0      15.0 traff_mod/n36            
    0:00:24   59886.5      0.00       0.0      15.0 traff_mod/n36            
    0:00:24   60035.9      0.00       0.0      12.5 traff_mod/net1580        
    0:00:24   60179.5      0.00       0.0      12.4 traff_mod/n30            
    0:00:24   60179.5      0.00       0.0      12.4 traff_mod/n30            
    0:00:24   60328.9      0.00       0.0      12.4 count_mod/n77            
    0:00:24   60328.9      0.00       0.0      12.4 count_mod/n77            
    0:00:24   60472.4      0.00       0.0      12.4 traff_mod/net1579        
    0:00:24   60472.4      0.00       0.0      12.4 traff_mod/net1579        
    0:00:24   60615.9      0.00       0.0      12.4 traff_mod/n28            
    0:00:24   60615.9      0.00       0.0      12.4 traff_mod/n28            
    0:00:24   60765.4      0.00       0.0      12.3 count_mod/counter_state[0]
    0:00:24   60765.4      0.00       0.0      12.3 count_mod/counter_state[0]
    0:00:24   60908.9      0.00       0.0      12.3 count_mod/short_counter[3]
    0:00:24   60908.9      0.00       0.0      12.3 count_mod/short_counter[3]
    0:00:24   61052.4      0.00       0.0      12.3 count_mod/n76            
    0:00:24   61052.4      0.00       0.0      12.3 count_mod/n76            
    0:00:24   61483.0      0.00       0.0      17.9 SE                       
    0:00:24   61483.0      0.00       0.0      17.9 SE                       
    0:00:24   61483.0      0.00       0.0      17.9 SE                       
    0:00:24   61339.5      0.00       0.0      12.5 net1604                  
    0:00:24   61488.9      0.00       0.0      12.1 net1605                  
    0:00:24   61638.3      0.00       0.0      12.1 traff_mod/net1585        
    0:00:24   61052.4      0.00       0.0       6.7 traff_mod/net1611        
    0:00:24   61197.1      0.00       0.0       5.6 traff_mod/current_state[3]
    0:00:24   61197.1      0.00       0.0       5.6 traff_mod/current_state[3]
    0:00:24   61197.1      0.00       0.0       5.6 traff_mod/current_state[3]
    0:00:24   61197.1      0.00       0.0       5.6 traff_mod/current_state[3]
    0:00:24   61627.7      0.00       0.0       5.4 traff_mod/n9             
    0:00:24   61627.7      0.00       0.0       5.4 traff_mod/n9             
    0:00:24   61627.7      0.00       0.0       5.4 traff_mod/n9             
    0:00:24   61053.6      0.00       0.0       5.4 traff_mod/net1615        
    0:00:24   61651.3      0.00       0.0       3.8 count_mod/test_se        
    0:00:24   61651.3      0.00       0.0       3.8 count_mod/test_se        
    0:00:24   61651.3      0.00       0.0       3.8 count_mod/test_se        
    0:00:24   61950.1      0.00       0.0       3.1 traff_mod/test_se        
    0:00:25   61950.1      0.00       0.0       3.1 traff_mod/test_se        
    0:00:25   61950.1      0.00       0.0       3.1 traff_mod/test_se        
    0:00:25   62099.5      0.00       0.0       2.2 count_mod/net1622        
    0:00:25   62099.5      0.00       0.0       2.2 count_mod/net1622        
    0:00:25   62099.5      0.00       0.0       2.2 count_mod/net1622        
    0:00:25   62248.9      0.00       0.0       2.0 count_mod/net1624        
    0:00:25   62398.3      0.00       0.0       1.9 count_mod/net1623        
    0:00:25   62547.7      0.00       0.0       1.7 count_mod/net1621        
    0:00:25   62697.2      0.00       0.0       1.5 count_mod/net1633        
    0:00:25   63145.4      0.00       0.0       1.2 count_mod/test_se        
    0:00:25   63145.4      0.00       0.0       1.2 count_mod/test_se        
    0:00:25   63145.4      0.00       0.0       1.2 count_mod/test_se        


  Beginning Phase 2 Design Rule Fixing  (max_transition)  (max_capacitance)
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------

1
compile -scan -incremental
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)

Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design top_module has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)
Information: Timing loop detected. (OPT-150)
	act_mod/U39/A1 act_mod/U39/Y act_mod/almost_done_flag_reg/G act_mod/almost_done_flag_reg/Q 
Warning: Disabling timing arc between pins 'G' and 'Q' on cell 'act_mod/almost_done_flag_reg'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'G' and 'QN' on cell 'act_mod/almost_done_flag_reg'
         to break a timing loop. (OPT-314)

  Beginning Mapping Optimizations  (Medium effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02   63145.4      0.00       0.0       1.2                          
    0:00:03   63145.4      0.00       0.0       1.2                          
    0:00:03   61554.8      0.00       0.0      10.4                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03   61554.8      0.00       0.0      10.4                          
    0:00:03   63856.0      0.00       0.0       0.0                          
Loading db file '/home/IC/ASIC/Synthesis/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/ASIC/Synthesis/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/ASIC/Synthesis/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
###################### Design Rule Checking #######################
dft_drc -verbose -coverage_estimate
In mode: Internal_scan...
  Design has scan chains in this mode
  Design is scan routed
  Post-DFT DRC enabled

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  ...checking vector rules...
  ...checking clock rules...
  ...checking scan chain rules...
  ...checking scan compression rules...
  ...checking X-state rules...
  ...checking tristate rules...
  ...extracting scan details...

-----------------------------------------------------------------
Begin Clock violations...

 Warning: Clock as data connection between act_mod/almost_done_flag_reg and inputs G/D of unstable DLAT (act_mod/almost_done_flag_reg). (C22-1)
 Warning: DLAT (act_mod/almost_done_flag_reg) connected to input G of unstable DLAT (act_mod/almost_done_flag_reg). (C23-1)
 Warning: DFF (count_mod/almost_done_reg) connected to input G of unstable DLAT (act_mod/state_mem_reg[2]). (C23-2)
 Warning: Input G of unstable DLAT (act_mod/almost_done_flag_reg) connected from DFF (count_mod/almost_done_reg) and DLAT (act_mod/almost_done_flag_reg). (C25-1)

Clock violations completed...
-----------------------------------------------------------------

-----------------------------------------------------------------
  DRC Report

  Total violations: 4

-----------------------------------------------------------------

4 CLOCK VIOLATIONS
     1 Clock as data for unstable cells violation (C22)
     2 State element connected to unstable cell clock input violations (C23)
     1 Unstable cell clock input connected from multiple sources violation (C25)


Warning: Violations occurred during test design rule checking. (TEST-124)

-----------------------------------------------------------------
  Sequential Cell Report

  0 out of 23 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITHOUT VIOLATIONS
      *  23 cells are valid scan cells
         count_mod/long_counter_reg[3]
         count_mod/counter_state_reg[1]
         count_mod/short_counter_reg[3]
         count_mod/long_counter_reg[2]
         count_mod/almost_done_reg
         count_mod/short_counter_reg[1]
         count_mod/long_counter_reg[4]
         count_mod/long_counter_reg[1]
         count_mod/done_FSM_reg
         count_mod/counter_state_reg[0]
         count_mod/long_counter_reg[0]
         count_mod/short_counter_reg[2]
         count_mod/long_counter_reg[5]
         count_mod/short_counter_reg[0]
         traff_mod/cs_reg[3]
         traff_mod/cs_reg[2]
         traff_mod/cs_reg[0]
         traff_mod/cs_reg[1]
         act_mod/almost_done_flag_reg
         act_mod/state_mem_reg[2]
         act_mod/state_mem_reg[1]
         act_mod/state_mem_reg[0]
         act_mod/state_mem_reg[3]

....Inferring feed-through connections....
Information: Test design rule checking completed. (TEST-123)
  Running test coverage estimation...
 1302 faults were added to fault list.
 Warning: Basic_scan simulation at time 1 required 12 passes to stabilize. (M383)
 0             862    160         0/0/0    85.64%      0.00
 Warning: Basic_scan simulation at time 1 required 12 passes to stabilize. (M383)
 0              89     63         4/0/0    93.04%      0.01
 Warning: Basic_scan simulation at time 1 required 12 passes to stabilize. (M383)
 0              10      4        7/19/4    94.04%      0.01
 4 faults were identified as detected by implication, test coverage is now 94.35%.
 
            Pattern Summary Report
 -----------------------------------------------
 #internal patterns                           0
 -----------------------------------------------
 

     Uncollapsed Stuck Fault Summary Report
 -----------------------------------------------
 fault class                     code   #faults
 ------------------------------  ----  ---------
 Detected                         DT       1216
 Possibly detected                PT          4
 Undetectable                     UD         11
 ATPG untestable                  AU         71
 Not detected                     ND          0
 -----------------------------------------------
 total faults                              1302
 test coverage                            94.35%
 -----------------------------------------------
  Information: The test coverage above may be inferior
               than the real test coverage with customized
               protocol and test simulation library.
1
#############################################################################
# Write out files
#############################################################################
write_file -format verilog -hierarchy -output sys_dft.v
Writing verilog file '/home/IC/ASIC/Synthesis/DFT/sys_dft.v'.
1
set_svf -off
1
################# starting graphical user interface #######################
gui_start
Current design is 'top_module'.
#exit
dc_shell> dc_shell> Current design is 'top_module'.
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/generic.sdb'
write_sdc -nosplit top_module.sdc
1
dc_shell> dc_shell> 