INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/18213/Sources/COD_Lab/lab6/Test_Extended_Inst/Test_Extended_Inst.gen/sources_1/ip/dist_mem_data/dist_mem_data_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_data
INFO: [VRFC 10-311] analyzing module dist_mem_data_dist_mem_gen_v8_0_13
INFO: [VRFC 10-311] analyzing module dist_mem_data_dist_mem_gen_v8_0_13_synth
INFO: [VRFC 10-311] analyzing module dist_mem_data_dpram
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/18213/Sources/COD_Lab/lab6/Test_Extended_Inst/Test_Extended_Inst.gen/sources_1/ip/dist_mem_inst/dist_mem_inst_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_inst
INFO: [VRFC 10-311] analyzing module dist_mem_inst_dist_mem_gen_v8_0_13
INFO: [VRFC 10-311] analyzing module dist_mem_inst_dist_mem_gen_v8_0_13_synth
INFO: [VRFC 10-311] analyzing module dist_mem_inst_spram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/18213/Sources/COD_Lab/lab6/General_Lab/General_Lab.srcs/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/18213/Sources/COD_Lab/lab6/General_Lab/General_Lab.srcs/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/18213/Sources/COD_Lab/lab6/General_Lab/General_Lab.srcs/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/18213/Sources/COD_Lab/lab6/General_Lab/General_Lab.srcs/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/18213/Sources/COD_Lab/lab6/General_Lab/General_Lab.srcs/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/18213/Sources/COD_Lab/lab6/General_Lab/General_Lab.srcs/Data_Memeory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/18213/Sources/COD_Lab/lab6/General_Lab/General_Lab.srcs/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/18213/Sources/COD_Lab/lab6/General_Lab/General_Lab.srcs/Forwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/18213/Sources/COD_Lab/lab6/General_Lab/General_Lab.srcs/Hazard_Detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Detect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/18213/Sources/COD_Lab/lab6/General_Lab/General_Lab.srcs/sources_1/new/Hexplay_Converter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hexplay_Converter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/18213/Sources/COD_Lab/lab6/General_Lab/General_Lab.srcs/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/18213/Sources/COD_Lab/lab6/General_Lab/General_Lab.srcs/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/18213/Sources/COD_Lab/lab6/General_Lab/General_Lab.srcs/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/18213/Sources/COD_Lab/lab6/General_Lab/General_Lab.srcs/Inst_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Inst_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/18213/Sources/COD_Lab/lab6/General_Lab/General_Lab.srcs/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/18213/Sources/COD_Lab/lab6/General_Lab/General_Lab.srcs/PC_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/18213/Sources/COD_Lab/lab6/General_Lab/General_Lab.srcs/PDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/18213/Sources/COD_Lab/lab6/General_Lab/General_Lab.srcs/Predict.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Predict
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/18213/Sources/COD_Lab/lab6/General_Lab/General_Lab.srcs/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/18213/Sources/COD_Lab/lab6/General_Lab/General_Lab.srcs/Shift_Left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/18213/Sources/COD_Lab/lab6/General_Lab/General_Lab.srcs/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/18213/Sources/COD_Lab/lab6/Test_Extended_Inst/Test_Extended_Inst.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
