/*
 * Copyright (c) 2021-2022 Rockchip Eletronics Co., Ltd.
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *      http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */
#ifndef _RK_AIQ_TYPES_V32_H_
#define _RK_AIQ_TYPES_V32_H_

#include <stdint.h>
#include <stdio.h>
#include <stdlib.h>

#include "rk_aiq_comm.h"
#include "rk_aiq_mems_sensor.h"

typedef struct rk_aiq_isp_blc_v32_s {
} rk_aiq_isp_blc_v32_t;

typedef struct rk_aiq_isp_merge_v32_s {
} rk_aiq_isp_merge_v32_t;

typedef struct rk_aiq_isp_drc_v32_s {
} rk_aiq_isp_drc_v32_t;

typedef struct rk_aiq_isp_bay3d_v32_s {
} rk_aiq_isp_bay3d_v32_t;

typedef struct rk_aiq_isp_cac_v32_s {
} rk_aiq_isp_cac_v32_t;

typedef struct rk_aiq_isp_debayer_v32_s {
} rk_aiq_isp_debayer_v32_t;

typedef struct rk_aiq_isp_ccm_v32_s {
} rk_aiq_isp_ccm_v32_t;

typedef struct rk_aiq_isp_dehaze_v32_s {
} rk_aiq_isp_dehaze_v32_t;

typedef struct rk_aiq_isp_ldch_v32_s {
} rk_aiq_isp_ldch_v32_t;

typedef struct rk_aiq_isp_ynr_v32_s {
} rk_aiq_isp_ynr_v32_t;

typedef struct rk_aiq_isp_cnr_v32_s {
} rk_aiq_isp_cnr_v32_t;

typedef struct rk_aiq_isp_sharp_v32_s {
} rk_aiq_isp_sharp_v32_t;

typedef struct rk_aiq_isp_awb_v32_s {
} rk_aiq_isp_awb_v32_t;

typedef struct rk_aiq_isp_baynr_v32_s  {
} rk_aiq_isp_baynr_v32_t;

typedef struct rk_aiq_isp_af_v32_s  {
} rk_aiq_isp_af_v32_t;

#endif
