<stg><name>float_mask_safe_softmax_Pipeline_mask_softmax_loop_2</name>


<trans_list>

<trans id="105" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %sum = alloca i32 1

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_mask, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %max_val_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %max_val_4_reload

]]></Node>
<StgValue><ssdm name="max_val_4_reload_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i11 0, i11 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i32 0, i32 %sum

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.inc31

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc31:0 %i_4 = load i11 %i

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc31:1 %icmp_ln281 = icmp_eq  i11 %i_4, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln281"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc31:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc31:3 %add_ln281 = add i11 %i_4, i11 1

]]></Node>
<StgValue><ssdm name="add_ln281"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc31:4 %br_ln281 = br i1 %icmp_ln281, void %for.inc31.split, void %for.inc43.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln281"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln281" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="11">
<![CDATA[
for.inc31.split:1 %zext_ln281 = zext i11 %i_4

]]></Node>
<StgValue><ssdm name="zext_ln281"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln281" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc31.split:4 %x_mask_addr = getelementptr i32 %x_mask, i64 0, i64 %zext_ln281

]]></Node>
<StgValue><ssdm name="x_mask_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln281" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="10">
<![CDATA[
for.inc31.split:5 %x_mask_load = load i10 %x_mask_addr

]]></Node>
<StgValue><ssdm name="x_mask_load"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln281" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc31.split:11 %store_ln281 = store i11 %add_ln281, i11 %i

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="38" st_id="2" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln281" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="10">
<![CDATA[
for.inc31.split:5 %x_mask_load = load i10 %x_mask_addr

]]></Node>
<StgValue><ssdm name="x_mask_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="39" st_id="3" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln281" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc31.split:6 %x_assign = fsub i32 %x_mask_load, i32 %max_val_4_reload_read

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="40" st_id="4" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc31.split:6 %x_assign = fsub i32 %x_mask_load, i32 %max_val_4_reload_read

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="41" st_id="5" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc31.split:6 %x_assign = fsub i32 %x_mask_load, i32 %max_val_4_reload_read

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="42" st_id="6" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc31.split:6 %x_assign = fsub i32 %x_mask_load, i32 %max_val_4_reload_read

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="43" st_id="7" stage="8" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc31.split:7 %tmp = fexp i32 @llvm.exp.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="44" st_id="8" stage="7" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc31.split:7 %tmp = fexp i32 @llvm.exp.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="45" st_id="9" stage="6" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc31.split:7 %tmp = fexp i32 @llvm.exp.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="46" st_id="10" stage="5" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc31.split:7 %tmp = fexp i32 @llvm.exp.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="47" st_id="11" stage="4" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc31.split:7 %tmp = fexp i32 @llvm.exp.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="48" st_id="12" stage="3" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc31.split:7 %tmp = fexp i32 @llvm.exp.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="49" st_id="13" stage="2" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc31.split:7 %tmp = fexp i32 @llvm.exp.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="50" st_id="14" stage="1" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc31.split:7 %tmp = fexp i32 @llvm.exp.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="51" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc31.split:8 %exp_x_addr = getelementptr i32 %exp_x, i64 0, i64 %zext_ln281

]]></Node>
<StgValue><ssdm name="exp_x_addr"/></StgValue>
</operation>

<operation id="52" st_id="14" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc31.split:9 %store_ln283 = store i32 %tmp, i10 %exp_x_addr

]]></Node>
<StgValue><ssdm name="store_ln283"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="53" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc31.split:0 %sum_load = load i32 %sum

]]></Node>
<StgValue><ssdm name="sum_load"/></StgValue>
</operation>

<operation id="54" st_id="15" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc31.split:10 %sum_2 = fadd i32 %sum_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="62" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln281" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc43.preheader.exitStub:0 %sum_load_2 = load i32 %sum

]]></Node>
<StgValue><ssdm name="sum_load_2"/></StgValue>
</operation>

<operation id="63" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln281" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc43.preheader.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_out, i32 %sum_load_2

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="64" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln281" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0">
<![CDATA[
for.inc43.preheader.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="55" st_id="16" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc31.split:10 %sum_2 = fadd i32 %sum_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="56" st_id="17" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc31.split:10 %sum_2 = fadd i32 %sum_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="57" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc31.split:2 %specpipeline_ln282 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4

]]></Node>
<StgValue><ssdm name="specpipeline_ln282"/></StgValue>
</operation>

<operation id="58" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc31.split:3 %specloopname_ln277 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31

]]></Node>
<StgValue><ssdm name="specloopname_ln277"/></StgValue>
</operation>

<operation id="59" st_id="18" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc31.split:10 %sum_2 = fadd i32 %sum_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="60" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc31.split:12 %store_ln281 = store i32 %sum_2, i32 %sum

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>

<operation id="61" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
for.inc31.split:13 %br_ln281 = br void %for.inc31

]]></Node>
<StgValue><ssdm name="br_ln281"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="106" name="x_mask" dir="0" iftype="1">
<core>RAM_S2P_BRAM</core><StgValue><ssdm name="x_mask"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="107" name="max_val_4_reload" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="max_val_4_reload"/></StgValue>
</port>
<port id="108" name="exp_x" dir="1" iftype="1">
<core>RAM_S2P_BRAM</core><StgValue><ssdm name="exp_x"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="109" name="sum_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="sum_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="111" from="StgValue_110" to="sum" fromId="110" toId="21">
</dataflow>
<dataflow id="112" from="StgValue_110" to="i" fromId="110" toId="22">
</dataflow>
<dataflow id="114" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="113" toId="23">
</dataflow>
<dataflow id="115" from="exp_x" to="specmemcore_ln0" fromId="108" toId="23">
</dataflow>
<dataflow id="117" from="StgValue_116" to="specmemcore_ln0" fromId="116" toId="23">
</dataflow>
<dataflow id="119" from="StgValue_118" to="specmemcore_ln0" fromId="118" toId="23">
</dataflow>
<dataflow id="121" from="StgValue_120" to="specmemcore_ln0" fromId="120" toId="23">
</dataflow>
<dataflow id="122" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="113" toId="24">
</dataflow>
<dataflow id="123" from="x_mask" to="specmemcore_ln0" fromId="106" toId="24">
</dataflow>
<dataflow id="124" from="StgValue_116" to="specmemcore_ln0" fromId="116" toId="24">
</dataflow>
<dataflow id="125" from="StgValue_118" to="specmemcore_ln0" fromId="118" toId="24">
</dataflow>
<dataflow id="126" from="StgValue_120" to="specmemcore_ln0" fromId="120" toId="24">
</dataflow>
<dataflow id="128" from="_ssdm_op_Read.ap_auto.float" to="max_val_4_reload_read" fromId="127" toId="25">
</dataflow>
<dataflow id="129" from="max_val_4_reload" to="max_val_4_reload_read" fromId="107" toId="25">
</dataflow>
<dataflow id="131" from="StgValue_130" to="store_ln0" fromId="130" toId="26">
</dataflow>
<dataflow id="132" from="i" to="store_ln0" fromId="22" toId="26">
</dataflow>
<dataflow id="134" from="StgValue_133" to="store_ln0" fromId="133" toId="27">
</dataflow>
<dataflow id="135" from="sum" to="store_ln0" fromId="21" toId="27">
</dataflow>
<dataflow id="136" from="i" to="i_4" fromId="22" toId="29">
</dataflow>
<dataflow id="137" from="i_4" to="icmp_ln281" fromId="29" toId="30">
</dataflow>
<dataflow id="139" from="StgValue_138" to="icmp_ln281" fromId="138" toId="30">
</dataflow>
<dataflow id="141" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="140" toId="31">
</dataflow>
<dataflow id="143" from="StgValue_142" to="speclooptripcount_ln0" fromId="142" toId="31">
</dataflow>
<dataflow id="144" from="StgValue_142" to="speclooptripcount_ln0" fromId="142" toId="31">
</dataflow>
<dataflow id="145" from="StgValue_142" to="speclooptripcount_ln0" fromId="142" toId="31">
</dataflow>
<dataflow id="146" from="i_4" to="add_ln281" fromId="29" toId="32">
</dataflow>
<dataflow id="148" from="StgValue_147" to="add_ln281" fromId="147" toId="32">
</dataflow>
<dataflow id="149" from="icmp_ln281" to="br_ln281" fromId="30" toId="33">
</dataflow>
<dataflow id="150" from="i_4" to="zext_ln281" fromId="29" toId="34">
</dataflow>
<dataflow id="151" from="x_mask" to="x_mask_addr" fromId="106" toId="35">
</dataflow>
<dataflow id="153" from="StgValue_152" to="x_mask_addr" fromId="152" toId="35">
</dataflow>
<dataflow id="154" from="zext_ln281" to="x_mask_addr" fromId="34" toId="35">
</dataflow>
<dataflow id="155" from="x_mask_addr" to="x_mask_load" fromId="35" toId="36">
</dataflow>
<dataflow id="156" from="add_ln281" to="store_ln281" fromId="32" toId="37">
</dataflow>
<dataflow id="157" from="i" to="store_ln281" fromId="22" toId="37">
</dataflow>
<dataflow id="158" from="x_mask_addr" to="x_mask_load" fromId="35" toId="38">
</dataflow>
<dataflow id="159" from="x_mask_load" to="x_assign" fromId="38" toId="39">
</dataflow>
<dataflow id="160" from="max_val_4_reload_read" to="x_assign" fromId="25" toId="39">
</dataflow>
<dataflow id="161" from="x_mask_load" to="x_assign" fromId="38" toId="40">
</dataflow>
<dataflow id="162" from="max_val_4_reload_read" to="x_assign" fromId="25" toId="40">
</dataflow>
<dataflow id="163" from="x_mask_load" to="x_assign" fromId="38" toId="41">
</dataflow>
<dataflow id="164" from="max_val_4_reload_read" to="x_assign" fromId="25" toId="41">
</dataflow>
<dataflow id="165" from="x_mask_load" to="x_assign" fromId="38" toId="42">
</dataflow>
<dataflow id="166" from="max_val_4_reload_read" to="x_assign" fromId="25" toId="42">
</dataflow>
<dataflow id="168" from="llvm.exp.f32" to="tmp" fromId="167" toId="43">
</dataflow>
<dataflow id="169" from="x_assign" to="tmp" fromId="42" toId="43">
</dataflow>
<dataflow id="170" from="llvm.exp.f32" to="tmp" fromId="167" toId="44">
</dataflow>
<dataflow id="171" from="x_assign" to="tmp" fromId="42" toId="44">
</dataflow>
<dataflow id="172" from="llvm.exp.f32" to="tmp" fromId="167" toId="45">
</dataflow>
<dataflow id="173" from="x_assign" to="tmp" fromId="42" toId="45">
</dataflow>
<dataflow id="174" from="llvm.exp.f32" to="tmp" fromId="167" toId="46">
</dataflow>
<dataflow id="175" from="x_assign" to="tmp" fromId="42" toId="46">
</dataflow>
<dataflow id="176" from="llvm.exp.f32" to="tmp" fromId="167" toId="47">
</dataflow>
<dataflow id="177" from="x_assign" to="tmp" fromId="42" toId="47">
</dataflow>
<dataflow id="178" from="llvm.exp.f32" to="tmp" fromId="167" toId="48">
</dataflow>
<dataflow id="179" from="x_assign" to="tmp" fromId="42" toId="48">
</dataflow>
<dataflow id="180" from="llvm.exp.f32" to="tmp" fromId="167" toId="49">
</dataflow>
<dataflow id="181" from="x_assign" to="tmp" fromId="42" toId="49">
</dataflow>
<dataflow id="182" from="llvm.exp.f32" to="tmp" fromId="167" toId="50">
</dataflow>
<dataflow id="183" from="x_assign" to="tmp" fromId="42" toId="50">
</dataflow>
<dataflow id="184" from="exp_x" to="exp_x_addr" fromId="108" toId="51">
</dataflow>
<dataflow id="185" from="StgValue_152" to="exp_x_addr" fromId="152" toId="51">
</dataflow>
<dataflow id="186" from="zext_ln281" to="exp_x_addr" fromId="34" toId="51">
</dataflow>
<dataflow id="187" from="tmp" to="store_ln283" fromId="50" toId="52">
</dataflow>
<dataflow id="188" from="exp_x_addr" to="store_ln283" fromId="51" toId="52">
</dataflow>
<dataflow id="189" from="sum" to="sum_load" fromId="21" toId="53">
</dataflow>
<dataflow id="190" from="sum_load" to="sum_2" fromId="53" toId="54">
</dataflow>
<dataflow id="191" from="tmp" to="sum_2" fromId="50" toId="54">
</dataflow>
<dataflow id="192" from="sum_load" to="sum_2" fromId="53" toId="55">
</dataflow>
<dataflow id="193" from="tmp" to="sum_2" fromId="50" toId="55">
</dataflow>
<dataflow id="194" from="sum_load" to="sum_2" fromId="53" toId="56">
</dataflow>
<dataflow id="195" from="tmp" to="sum_2" fromId="50" toId="56">
</dataflow>
<dataflow id="197" from="_ssdm_op_SpecPipeline" to="specpipeline_ln282" fromId="196" toId="57">
</dataflow>
<dataflow id="198" from="StgValue_110" to="specpipeline_ln282" fromId="110" toId="57">
</dataflow>
<dataflow id="200" from="StgValue_199" to="specpipeline_ln282" fromId="199" toId="57">
</dataflow>
<dataflow id="201" from="StgValue_199" to="specpipeline_ln282" fromId="199" toId="57">
</dataflow>
<dataflow id="202" from="StgValue_199" to="specpipeline_ln282" fromId="199" toId="57">
</dataflow>
<dataflow id="204" from="empty_4" to="specpipeline_ln282" fromId="203" toId="57">
</dataflow>
<dataflow id="206" from="_ssdm_op_SpecLoopName" to="specloopname_ln277" fromId="205" toId="58">
</dataflow>
<dataflow id="208" from="empty_31" to="specloopname_ln277" fromId="207" toId="58">
</dataflow>
<dataflow id="209" from="sum_load" to="sum_2" fromId="53" toId="59">
</dataflow>
<dataflow id="210" from="tmp" to="sum_2" fromId="50" toId="59">
</dataflow>
<dataflow id="211" from="sum_2" to="store_ln281" fromId="59" toId="60">
</dataflow>
<dataflow id="212" from="sum" to="store_ln281" fromId="21" toId="60">
</dataflow>
<dataflow id="213" from="sum" to="sum_load_2" fromId="21" toId="62">
</dataflow>
<dataflow id="215" from="_ssdm_op_Write.ap_auto.floatP0A" to="write_ln0" fromId="214" toId="63">
</dataflow>
<dataflow id="216" from="sum_out" to="write_ln0" fromId="109" toId="63">
</dataflow>
<dataflow id="217" from="sum_load_2" to="write_ln0" fromId="62" toId="63">
</dataflow>
<dataflow id="218" from="icmp_ln281" to="StgValue_2" fromId="30" toId="2">
</dataflow>
<dataflow id="219" from="icmp_ln281" to="StgValue_3" fromId="30" toId="3">
</dataflow>
<dataflow id="220" from="icmp_ln281" to="StgValue_4" fromId="30" toId="4">
</dataflow>
<dataflow id="221" from="icmp_ln281" to="StgValue_16" fromId="30" toId="16">
</dataflow>
</dataflows>


</stg>
