Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Aug 29 15:11:06 2025
| Host         : ubuntu running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  482         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (482)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (952)
5. checking no_input_delay (36)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (482)
--------------------------
 There are 482 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (952)
--------------------------------------------------
 There are 952 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (36)
-------------------------------
 There are 36 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  985          inf        0.000                      0                  985           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           985 Endpoints
Min Delay           985 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/fifo2axis_0/inst/buffer_reg[0][17]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.758ns  (logic 1.195ns (25.123%)  route 3.563ns (74.877%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T10                  IBUF (Prop_ibuf_I_O)         0.856     0.856 f  reset_IBUF_inst/O
                         net (fo=39, routed)          1.770     2.626    design_1_i/fifo2axis_0/inst/rst
    SLICE_X1Y88          LUT5 (Prop_lut5_I1_O)        0.099     2.725 r  design_1_i/fifo2axis_0/inst/buffer[0][31]_i_2/O
                         net (fo=4, routed)           0.626     3.351    design_1_i/fifo2axis_0/inst/buffer[0][31]_i_2_n_0
    SLICE_X1Y91          LUT3 (Prop_lut3_I2_O)        0.240     3.591 r  design_1_i/fifo2axis_0/inst/buffer[0][31]_i_1/O
                         net (fo=32, routed)          1.167     4.758    design_1_i/fifo2axis_0/inst/buffer[0][31]_i_1_n_0
    SLICE_X3Y89          FDRE                                         r  design_1_i/fifo2axis_0/inst/buffer_reg[0][17]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/fifo2axis_0/inst/buffer_reg[0][18]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.758ns  (logic 1.195ns (25.123%)  route 3.563ns (74.877%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T10                  IBUF (Prop_ibuf_I_O)         0.856     0.856 f  reset_IBUF_inst/O
                         net (fo=39, routed)          1.770     2.626    design_1_i/fifo2axis_0/inst/rst
    SLICE_X1Y88          LUT5 (Prop_lut5_I1_O)        0.099     2.725 r  design_1_i/fifo2axis_0/inst/buffer[0][31]_i_2/O
                         net (fo=4, routed)           0.626     3.351    design_1_i/fifo2axis_0/inst/buffer[0][31]_i_2_n_0
    SLICE_X1Y91          LUT3 (Prop_lut3_I2_O)        0.240     3.591 r  design_1_i/fifo2axis_0/inst/buffer[0][31]_i_1/O
                         net (fo=32, routed)          1.167     4.758    design_1_i/fifo2axis_0/inst/buffer[0][31]_i_1_n_0
    SLICE_X3Y89          FDRE                                         r  design_1_i/fifo2axis_0/inst/buffer_reg[0][18]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/fifo2axis_0/inst/buffer_reg[0][29]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.758ns  (logic 1.195ns (25.123%)  route 3.563ns (74.877%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T10                  IBUF (Prop_ibuf_I_O)         0.856     0.856 f  reset_IBUF_inst/O
                         net (fo=39, routed)          1.770     2.626    design_1_i/fifo2axis_0/inst/rst
    SLICE_X1Y88          LUT5 (Prop_lut5_I1_O)        0.099     2.725 r  design_1_i/fifo2axis_0/inst/buffer[0][31]_i_2/O
                         net (fo=4, routed)           0.626     3.351    design_1_i/fifo2axis_0/inst/buffer[0][31]_i_2_n_0
    SLICE_X1Y91          LUT3 (Prop_lut3_I2_O)        0.240     3.591 r  design_1_i/fifo2axis_0/inst/buffer[0][31]_i_1/O
                         net (fo=32, routed)          1.167     4.758    design_1_i/fifo2axis_0/inst/buffer[0][31]_i_1_n_0
    SLICE_X3Y89          FDRE                                         r  design_1_i/fifo2axis_0/inst/buffer_reg[0][29]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/fifo2axis_0/inst/buffer_reg[0][9]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.758ns  (logic 1.195ns (25.123%)  route 3.563ns (74.877%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T10                  IBUF (Prop_ibuf_I_O)         0.856     0.856 f  reset_IBUF_inst/O
                         net (fo=39, routed)          1.770     2.626    design_1_i/fifo2axis_0/inst/rst
    SLICE_X1Y88          LUT5 (Prop_lut5_I1_O)        0.099     2.725 r  design_1_i/fifo2axis_0/inst/buffer[0][31]_i_2/O
                         net (fo=4, routed)           0.626     3.351    design_1_i/fifo2axis_0/inst/buffer[0][31]_i_2_n_0
    SLICE_X1Y91          LUT3 (Prop_lut3_I2_O)        0.240     3.591 r  design_1_i/fifo2axis_0/inst/buffer[0][31]_i_1/O
                         net (fo=32, routed)          1.167     4.758    design_1_i/fifo2axis_0/inst/buffer[0][31]_i_1_n_0
    SLICE_X3Y89          FDRE                                         r  design_1_i/fifo2axis_0/inst/buffer_reg[0][9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/fifo2axis_0/inst/buffer_reg[0][1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.649ns  (logic 1.195ns (25.710%)  route 3.454ns (74.290%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T10                  IBUF (Prop_ibuf_I_O)         0.856     0.856 f  reset_IBUF_inst/O
                         net (fo=39, routed)          1.770     2.626    design_1_i/fifo2axis_0/inst/rst
    SLICE_X1Y88          LUT5 (Prop_lut5_I1_O)        0.099     2.725 r  design_1_i/fifo2axis_0/inst/buffer[0][31]_i_2/O
                         net (fo=4, routed)           0.626     3.351    design_1_i/fifo2axis_0/inst/buffer[0][31]_i_2_n_0
    SLICE_X1Y91          LUT3 (Prop_lut3_I2_O)        0.240     3.591 r  design_1_i/fifo2axis_0/inst/buffer[0][31]_i_1/O
                         net (fo=32, routed)          1.058     4.649    design_1_i/fifo2axis_0/inst/buffer[0][31]_i_1_n_0
    SLICE_X1Y94          FDRE                                         r  design_1_i/fifo2axis_0/inst/buffer_reg[0][1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/fifo2axis_0/inst/buffer_reg[0][2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.649ns  (logic 1.195ns (25.710%)  route 3.454ns (74.290%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T10                  IBUF (Prop_ibuf_I_O)         0.856     0.856 f  reset_IBUF_inst/O
                         net (fo=39, routed)          1.770     2.626    design_1_i/fifo2axis_0/inst/rst
    SLICE_X1Y88          LUT5 (Prop_lut5_I1_O)        0.099     2.725 r  design_1_i/fifo2axis_0/inst/buffer[0][31]_i_2/O
                         net (fo=4, routed)           0.626     3.351    design_1_i/fifo2axis_0/inst/buffer[0][31]_i_2_n_0
    SLICE_X1Y91          LUT3 (Prop_lut3_I2_O)        0.240     3.591 r  design_1_i/fifo2axis_0/inst/buffer[0][31]_i_1/O
                         net (fo=32, routed)          1.058     4.649    design_1_i/fifo2axis_0/inst/buffer[0][31]_i_1_n_0
    SLICE_X1Y94          FDRE                                         r  design_1_i/fifo2axis_0/inst/buffer_reg[0][2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axis2fifo_0/inst/dout_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.640ns  (logic 2.688ns (57.926%)  route 1.952ns (42.074%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE                         0.000     0.000 r  design_1_i/axis2fifo_0/inst/dout_reg[6]/C
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  design_1_i/axis2fifo_0/inst/dout_reg[6]/Q
                         net (fo=1, routed)           1.952     2.345    dout_o_OBUF[6]
    U12                  OBUF (Prop_obuf_I_O)         2.295     4.640 r  dout_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.640    dout_o[6]
    U12                                                               r  dout_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/fifo2axis_0/inst/buffer_reg[0][16]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.639ns  (logic 1.195ns (25.769%)  route 3.443ns (74.231%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T10                  IBUF (Prop_ibuf_I_O)         0.856     0.856 f  reset_IBUF_inst/O
                         net (fo=39, routed)          1.770     2.626    design_1_i/fifo2axis_0/inst/rst
    SLICE_X1Y88          LUT5 (Prop_lut5_I1_O)        0.099     2.725 r  design_1_i/fifo2axis_0/inst/buffer[0][31]_i_2/O
                         net (fo=4, routed)           0.626     3.351    design_1_i/fifo2axis_0/inst/buffer[0][31]_i_2_n_0
    SLICE_X1Y91          LUT3 (Prop_lut3_I2_O)        0.240     3.591 r  design_1_i/fifo2axis_0/inst/buffer[0][31]_i_1/O
                         net (fo=32, routed)          1.048     4.639    design_1_i/fifo2axis_0/inst/buffer[0][31]_i_1_n_0
    SLICE_X1Y89          FDRE                                         r  design_1_i/fifo2axis_0/inst/buffer_reg[0][16]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/fifo2axis_0/inst/buffer_reg[0][23]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.639ns  (logic 1.195ns (25.769%)  route 3.443ns (74.231%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T10                  IBUF (Prop_ibuf_I_O)         0.856     0.856 f  reset_IBUF_inst/O
                         net (fo=39, routed)          1.770     2.626    design_1_i/fifo2axis_0/inst/rst
    SLICE_X1Y88          LUT5 (Prop_lut5_I1_O)        0.099     2.725 r  design_1_i/fifo2axis_0/inst/buffer[0][31]_i_2/O
                         net (fo=4, routed)           0.626     3.351    design_1_i/fifo2axis_0/inst/buffer[0][31]_i_2_n_0
    SLICE_X1Y91          LUT3 (Prop_lut3_I2_O)        0.240     3.591 r  design_1_i/fifo2axis_0/inst/buffer[0][31]_i_1/O
                         net (fo=32, routed)          1.048     4.639    design_1_i/fifo2axis_0/inst/buffer[0][31]_i_1_n_0
    SLICE_X1Y89          FDRE                                         r  design_1_i/fifo2axis_0/inst/buffer_reg[0][23]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/fifo2axis_0/inst/buffer_reg[0][24]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.639ns  (logic 1.195ns (25.769%)  route 3.443ns (74.231%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T10                  IBUF (Prop_ibuf_I_O)         0.856     0.856 f  reset_IBUF_inst/O
                         net (fo=39, routed)          1.770     2.626    design_1_i/fifo2axis_0/inst/rst
    SLICE_X1Y88          LUT5 (Prop_lut5_I1_O)        0.099     2.725 r  design_1_i/fifo2axis_0/inst/buffer[0][31]_i_2/O
                         net (fo=4, routed)           0.626     3.351    design_1_i/fifo2axis_0/inst/buffer[0][31]_i_2_n_0
    SLICE_X1Y91          LUT3 (Prop_lut3_I2_O)        0.240     3.591 r  design_1_i/fifo2axis_0/inst/buffer[0][31]_i_1/O
                         net (fo=32, routed)          1.048     4.639    design_1_i/fifo2axis_0/inst/buffer[0][31]_i_1_n_0
    SLICE_X1Y89          FDRE                                         r  design_1_i/fifo2axis_0/inst/buffer_reg[0][24]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axis2fifo_0/inst/buffer_reg[3][12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/axis2fifo_0/inst/dout_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.186ns (77.929%)  route 0.053ns (22.071%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE                         0.000     0.000 r  design_1_i/axis2fifo_0/inst/buffer_reg[3][12]/C
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/axis2fifo_0/inst/buffer_reg[3][12]/Q
                         net (fo=1, routed)           0.053     0.194    design_1_i/axis2fifo_0/inst/buffer_reg[3][12]
    SLICE_X5Y81          LUT6 (Prop_lut6_I0_O)        0.045     0.239 r  design_1_i/axis2fifo_0/inst/dout[12]_i_1/O
                         net (fo=1, routed)           0.000     0.239    design_1_i/axis2fifo_0/inst/dout0[12]
    SLICE_X5Y81          FDRE                                         r  design_1_i/axis2fifo_0/inst/dout_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fifo2axis_0/inst/buffer_reg[2][20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/fifo2axis_0/inst/s_axis_tdata_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.186ns (77.929%)  route 0.053ns (22.071%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE                         0.000     0.000 r  design_1_i/fifo2axis_0/inst/buffer_reg[2][20]/C
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/fifo2axis_0/inst/buffer_reg[2][20]/Q
                         net (fo=1, routed)           0.053     0.194    design_1_i/fifo2axis_0/inst/buffer_reg[2][20]
    SLICE_X5Y90          LUT6 (Prop_lut6_I0_O)        0.045     0.239 r  design_1_i/fifo2axis_0/inst/s_axis_tdata[20]_i_1/O
                         net (fo=1, routed)           0.000     0.239    design_1_i/fifo2axis_0/inst/s_axis_tdata0[20]
    SLICE_X5Y90          FDRE                                         r  design_1_i/fifo2axis_0/inst/s_axis_tdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fifo2axis_0/inst/buffer_reg[1][24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/fifo2axis_0/inst/s_axis_tdata_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.186ns (77.929%)  route 0.053ns (22.071%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE                         0.000     0.000 r  design_1_i/fifo2axis_0/inst/buffer_reg[1][24]/C
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/fifo2axis_0/inst/buffer_reg[1][24]/Q
                         net (fo=1, routed)           0.053     0.194    design_1_i/fifo2axis_0/inst/buffer_reg[1][24]
    SLICE_X1Y90          LUT6 (Prop_lut6_I5_O)        0.045     0.239 r  design_1_i/fifo2axis_0/inst/s_axis_tdata[24]_i_1/O
                         net (fo=1, routed)           0.000     0.239    design_1_i/fifo2axis_0/inst/s_axis_tdata0[24]
    SLICE_X1Y90          FDRE                                         r  design_1_i/fifo2axis_0/inst/s_axis_tdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axis2fifo_0/inst/buffer_reg[0][30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/axis2fifo_0/inst/dout_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.186ns (77.822%)  route 0.053ns (22.178%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE                         0.000     0.000 r  design_1_i/axis2fifo_0/inst/buffer_reg[0][30]/C
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/axis2fifo_0/inst/buffer_reg[0][30]/Q
                         net (fo=1, routed)           0.053     0.194    design_1_i/axis2fifo_0/inst/buffer_reg[0][30]
    SLICE_X2Y84          LUT6 (Prop_lut6_I5_O)        0.045     0.239 r  design_1_i/axis2fifo_0/inst/dout[30]_i_1/O
                         net (fo=1, routed)           0.000     0.239    design_1_i/axis2fifo_0/inst/dout0[30]
    SLICE_X2Y84          FDRE                                         r  design_1_i/axis2fifo_0/inst/dout_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axis2fifo_0/inst/buffer_reg[3][24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/axis2fifo_0/inst/dout_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.186ns (76.923%)  route 0.056ns (23.077%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE                         0.000     0.000 r  design_1_i/axis2fifo_0/inst/buffer_reg[3][24]/C
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/axis2fifo_0/inst/buffer_reg[3][24]/Q
                         net (fo=1, routed)           0.056     0.197    design_1_i/axis2fifo_0/inst/buffer_reg[3][24]
    SLICE_X4Y83          LUT6 (Prop_lut6_I0_O)        0.045     0.242 r  design_1_i/axis2fifo_0/inst/dout[24]_i_1/O
                         net (fo=1, routed)           0.000     0.242    design_1_i/axis2fifo_0/inst/dout0[24]
    SLICE_X4Y83          FDRE                                         r  design_1_i/axis2fifo_0/inst/dout_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fifo2axis_0/inst/s_axis_tdata_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/bit_reverse_accel_1/inst/regslice_both_s_axis_V_data_V_U/B_V_data_1_payload_A_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.313%)  route 0.123ns (46.687%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE                         0.000     0.000 r  design_1_i/fifo2axis_0/inst/s_axis_tdata_reg[9]/C
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/fifo2axis_0/inst/s_axis_tdata_reg[9]/Q
                         net (fo=2, routed)           0.123     0.264    design_1_i/bit_reverse_accel_1/inst/regslice_both_s_axis_V_data_V_U/s_axis_TDATA[9]
    SLICE_X4Y88          FDRE                                         r  design_1_i/bit_reverse_accel_1/inst/regslice_both_s_axis_V_data_V_U/B_V_data_1_payload_A_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axis2fifo_0/inst/buffer_reg[3][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/axis2fifo_0/inst/dout_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.186ns (70.187%)  route 0.079ns (29.813%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE                         0.000     0.000 r  design_1_i/axis2fifo_0/inst/buffer_reg[3][7]/C
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/axis2fifo_0/inst/buffer_reg[3][7]/Q
                         net (fo=1, routed)           0.079     0.220    design_1_i/axis2fifo_0/inst/buffer_reg[3][7]
    SLICE_X2Y80          LUT6 (Prop_lut6_I0_O)        0.045     0.265 r  design_1_i/axis2fifo_0/inst/dout[7]_i_1/O
                         net (fo=1, routed)           0.000     0.265    design_1_i/axis2fifo_0/inst/dout0[7]
    SLICE_X2Y80          FDRE                                         r  design_1_i/axis2fifo_0/inst/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fifo2axis_0/inst/buffer_reg[3][21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/fifo2axis_0/inst/s_axis_tdata_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.186ns (68.977%)  route 0.084ns (31.023%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE                         0.000     0.000 r  design_1_i/fifo2axis_0/inst/buffer_reg[3][21]/C
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/fifo2axis_0/inst/buffer_reg[3][21]/Q
                         net (fo=1, routed)           0.084     0.225    design_1_i/fifo2axis_0/inst/buffer_reg[3][21]
    SLICE_X5Y91          LUT6 (Prop_lut6_I1_O)        0.045     0.270 r  design_1_i/fifo2axis_0/inst/s_axis_tdata[21]_i_1/O
                         net (fo=1, routed)           0.000     0.270    design_1_i/fifo2axis_0/inst/s_axis_tdata0[21]
    SLICE_X5Y91          FDRE                                         r  design_1_i/fifo2axis_0/inst/s_axis_tdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fifo2axis_0/inst/buffer_reg[0][8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/fifo2axis_0/inst/s_axis_tdata_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.186ns (68.977%)  route 0.084ns (31.023%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE                         0.000     0.000 r  design_1_i/fifo2axis_0/inst/buffer_reg[0][8]/C
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/fifo2axis_0/inst/buffer_reg[0][8]/Q
                         net (fo=1, routed)           0.084     0.225    design_1_i/fifo2axis_0/inst/buffer_reg[0][8]
    SLICE_X1Y92          LUT6 (Prop_lut6_I2_O)        0.045     0.270 r  design_1_i/fifo2axis_0/inst/s_axis_tdata[8]_i_1/O
                         net (fo=1, routed)           0.000     0.270    design_1_i/fifo2axis_0/inst/s_axis_tdata0[8]
    SLICE_X1Y92          FDRE                                         r  design_1_i/fifo2axis_0/inst/s_axis_tdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fifo2axis_0/inst/buffer_reg[0][12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/fifo2axis_0/inst/s_axis_tdata_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.186ns (68.798%)  route 0.084ns (31.202%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE                         0.000     0.000 r  design_1_i/fifo2axis_0/inst/buffer_reg[0][12]/C
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/fifo2axis_0/inst/buffer_reg[0][12]/Q
                         net (fo=1, routed)           0.084     0.225    design_1_i/fifo2axis_0/inst/buffer_reg[0][12]
    SLICE_X1Y92          LUT6 (Prop_lut6_I2_O)        0.045     0.270 r  design_1_i/fifo2axis_0/inst/s_axis_tdata[12]_i_1/O
                         net (fo=1, routed)           0.000     0.270    design_1_i/fifo2axis_0/inst/s_axis_tdata0[12]
    SLICE_X1Y92          FDRE                                         r  design_1_i/fifo2axis_0/inst/s_axis_tdata_reg[12]/D
  -------------------------------------------------------------------    -------------------





