/* MD5: ca1dfa90395612faa8688bd1fb8cdf53*/
#if !defined(__PRODUCT_CONFIG_DRV_H__)
#define __PRODUCT_CONFIG_DRV_H__

#ifndef ENABLE_BUILD_VARS
#define ENABLE_BUILD_VARS 
#endif 

#ifndef FEATURE_UPGRADE_TL
#define FEATURE_UPGRADE_TL 
#endif 

#ifndef PRODUCT_NAME
#define PRODUCT_NAME "hi6932_udp" 
#endif 

#ifndef PRODUCT_CFG_CHIP_SOLUTION_NAME
#define PRODUCT_CFG_CHIP_SOLUTION_NAME "Balong" 
#endif 

#ifndef BUILD_TYPE
#define BUILD_TYPE RELEASE 
#endif 

#ifndef PRODUCT_VERSION
#define PRODUCT_VERSION V700R220C30B120 
#endif 

#ifndef PRODUCT_VERSION_STR
#define PRODUCT_VERSION_STR "V700R220C30B120" 
#endif 

#ifndef PRODUCT_FULL_VERSION_STR
#define PRODUCT_FULL_VERSION_STR "Balong V700R220C30B120" 
#endif 

#ifndef PRODUCT_FILE_VERSION_STR
#define PRODUCT_FILE_VERSION_STR "2.1.6.8" 
#endif 

#ifndef PRODUCT_DLOAD_SOFTWARE_VER
#define PRODUCT_DLOAD_SOFTWARE_VER "21.120.00.00.010" 
#endif 

#ifndef PLATFORM
#define PLATFORM hi6932 
#endif 

#ifndef PLATFORM_HISI_BALONG
#define PLATFORM_HISI_BALONG hi6932 
#endif 

#ifndef ARCH_TYPE	
#define ARCH_TYPE	 3339 
#endif 

#ifndef OS_LINUX_PRODUCT_NAME
#define OS_LINUX_PRODUCT_NAME hi6932_udp_defconfig 
#endif 

#ifndef TARGET_BALONG_PRODUCT
#define TARGET_BALONG_PRODUCT hi6932_udp 
#endif 

#ifndef BSP_CONFIG_EDA
#endif 

#ifndef BSP_CONFIG_EMU
#endif 

#ifndef BSP_CONFIG_NOT_DDR_BYPASSPLL
#endif 

#ifndef CONFIG_SMART_SYSTEM_MODEM
#endif 

#ifndef CONFIG_FASTBOOT_DEBUG
#endif 

#ifndef CONFIG_NVIM
#define CONFIG_NVIM 
#endif 

#ifndef FEATURE_NV_FLASH_ON
#define FEATURE_NV_FLASH_ON 
#endif 

#ifndef FEATURE_NV_EMMC_ON
#endif 

#ifndef FEATURE_NV_LFILE_ON
#endif 

#ifndef FEATURE_NV_RFILE_ON
#endif 

#ifndef FEATURE_TLPHY_MAILBOX
#define FEATURE_TLPHY_MAILBOX 
#endif 

#ifndef CONFIG_MAILBOX_TYPE
#define CONFIG_MAILBOX_TYPE 
#endif 

#ifndef CONFIG_HIFI_MAILBOX
#define CONFIG_HIFI_MAILBOX 
#endif 

#ifndef ENABLE_BUILD_OM
#define ENABLE_BUILD_OM 
#endif 

#ifndef FEATURE_OM_PHONE
#endif 

#ifndef ENABLE_BUILD_SYSVIEW
#define ENABLE_BUILD_SYSVIEW 
#endif 

#ifndef ENABLE_BUILD_CPUVIEW
#define ENABLE_BUILD_CPUVIEW 
#endif 

#ifndef ENABLE_BUILD_MEMVIEW
#define ENABLE_BUILD_MEMVIEW 
#endif 

#ifndef ENABLE_BUILD_AMON
#define ENABLE_BUILD_AMON 
#endif 

#ifndef ENABLE_BUILD_UTRACE
#endif 

#ifndef ENABLE_BUILD_SOCP
#define ENABLE_BUILD_SOCP 
#endif 

#ifndef CONFIG_DEFLATE
#endif 

#ifndef FEATURE_SOCP_DECODE_INT_TIMEOUT
#define FEATURE_SOCP_DECODE_INT_TIMEOUT FEATURE_ON 
#endif 

#ifndef FEATURE_SIM_NOTIFY
#endif 

#ifndef CONFIG_SC
#endif 

#ifndef CONFIG_DSP
#define CONFIG_DSP 
#endif 

#ifndef CONFIG_VERSION_STUB
#define CONFIG_VERSION_STUB 
#endif 

#ifndef HW_VERSION_STUB
#define HW_VERSION_STUB 0x72000010 
#endif 

#ifndef CONFIG_GPIO_SYNOPSYS
#endif 

#ifndef CONFIG_GPIO_PL061
#define CONFIG_GPIO_PL061 
#endif 

#ifndef CONFIG_GPIO_EXPANDER
#define CONFIG_GPIO_EXPANDER 
#endif 

#ifndef CONFIG_PMU_GPIO
#define CONFIG_PMU_GPIO 
#endif 

#ifndef CONFIG_PINCTRL_BALONG
#define CONFIG_PINCTRL_BALONG 
#endif 

#ifndef CONFIG_ONOFF
#define CONFIG_ONOFF 
#endif 

#ifndef CONFIG_COMPRESS_CCORE_IMAGE
#define CONFIG_COMPRESS_CCORE_IMAGE 
#endif 

#ifndef BSP_HAS_SEC_FEATURE
#endif 

#ifndef CONFIG_SEC_BOOT_BALONG
#endif 

#ifndef CONFIG_DX_LIB
#define CONFIG_DX_LIB 
#endif 

#ifndef CONFIG_RSA
#endif 

#ifndef USE_USBLOADER_MERGE 			
#define USE_USBLOADER_MERGE 			 
#endif 

#ifndef BSP_ENBALE_PACK_IMAGE			
#define BSP_ENBALE_PACK_IMAGE			 
#endif 

#ifndef BSP_USB_BURN					
#define BSP_USB_BURN					 
#endif 

#ifndef FEATURE_DELAY_MODEM_INIT
#define FEATURE_DELAY_MODEM_INIT FEATURE_OFF 
#endif 

#ifndef CONFIG_HIFI
#define CONFIG_HIFI 
#endif 

#ifndef BUILD_PTABLE
#define BUILD_PTABLE 
#endif 

#ifndef CONFIG_PMU_NEW
#define CONFIG_PMU_NEW 
#endif 

#ifndef CONFIG_COUL
#endif 

#ifndef CONFIG_HKADC
#define CONFIG_HKADC 
#endif 

#ifndef CONFIG_TEMPERATURE_PROTECT
#define CONFIG_TEMPERATURE_PROTECT 
#endif 

#ifndef CONFIG_MIPI
#define CONFIG_MIPI 
#endif 

#ifndef CONFIG_CROSS_MIPI
#endif 

#ifndef CONFIG_RFFE_MIPI
#define CONFIG_RFFE_MIPI 
#endif 

#ifndef CONFIG_RFFE_ANTEN
#define CONFIG_RFFE_ANTEN 
#endif 

#ifndef CONFIG_RFFE_POWER
#define CONFIG_RFFE_POWER 
#endif 

#ifndef CONFIG_ABB
#define CONFIG_ABB 
#endif 

#ifndef CONFIG_BBP
#define CONFIG_BBP 
#endif 

#ifndef CONFIG_LEDS_CCORE
#define CONFIG_LEDS_CCORE 
#endif 

#ifndef CONFIG_FB_SPI_BALONG
#endif 

#ifndef CONFIG_FB_EMI_BALONG
#define CONFIG_FB_EMI_BALONG 
#endif 

#ifndef CONFIG_FB_1_4_5_INCH_BALONG
#define CONFIG_FB_1_4_5_INCH_BALONG 
#endif 

#ifndef CONFIG_FB_2_4_INCH_BALONG
#endif 

#ifndef CONFIG_PCIE_CFG
#define CONFIG_PCIE_CFG 
#endif 

#ifndef CONFIG_SFLASH
#endif 

#ifndef CONFIG_SLIC
#define CONFIG_SLIC m 
#endif 

#ifndef CONFIG_AUDIO
#define CONFIG_AUDIO m 
#endif 

#ifndef CONFIG_ANTEN
#endif 

#ifndef CONFIG_EFUSE
#define CONFIG_EFUSE 
#endif 

#ifndef CONFIG_BURN_EFUSE_NANDC
#endif 

#ifndef CONFIG_DDM
#define CONFIG_DDM 
#endif 

#ifndef CONFIG_DESIGNWARE_I2C
#define CONFIG_DESIGNWARE_I2C 
#endif 

#ifndef FEATURE_E5_ONOFF
#endif 

#ifndef CONFIG_FASTBOOT_UART_NUM
#define CONFIG_FASTBOOT_UART_NUM 0 
#endif 

#ifndef CONFIG_MODULE_VIC
#endif 

#ifndef CONFIG_AT_UART
#define CONFIG_AT_UART 
#endif 

#ifndef CONFIG_CSHELL
#define CONFIG_CSHELL 
#endif 

#ifndef CONFIG_ICC
#define CONFIG_ICC 
#endif 

#ifndef CONFIG_OF
#define CONFIG_OF 
#endif 

#ifndef CONFIG_CPUFREQ
#define CONFIG_CPUFREQ 
#endif 

#ifndef CONFIG_CCORE_REGULATOR
#define CONFIG_CCORE_REGULATOR 
#endif 

#ifndef CONFIG_CCORE_WDT
#define CONFIG_CCORE_WDT 
#endif 

#ifndef CONFIG_ACORE_WDT
#define CONFIG_ACORE_WDT 
#endif 

#ifndef CONFIG_WDT_BOOT
#define CONFIG_WDT_BOOT 
#endif 

#ifndef CONFIG_PM_OM
#define CONFIG_PM_OM 
#endif 

#ifndef CONFIG_BALONG_CCLK
#define CONFIG_BALONG_CCLK 
#endif 

#ifndef CONFIG_RSR_ACC
#define CONFIG_RSR_ACC 
#endif 

#ifndef CONFIG_CCORE_CPU_IDLE
#define CONFIG_CCORE_CPU_IDLE 
#endif 

#ifndef CONFIG_CCORE_PM
#define CONFIG_CCORE_PM 
#endif 

#ifndef CONFIG_MODULE_IPC
#define CONFIG_MODULE_IPC 
#endif 

#ifndef CONFIG_MODULE_TIMER
#define CONFIG_MODULE_TIMER 
#endif 

#ifndef CONFIG_MODULE_SYNC
#define CONFIG_MODULE_SYNC 
#endif 

#ifndef CONFIG_HAS_CCORE_WAKELOCK
#define CONFIG_HAS_CCORE_WAKELOCK 
#endif 

#ifndef CONFIG_CCORE_BALONG_PM
#define CONFIG_CCORE_BALONG_PM 
#endif 

#ifndef CONFIG_BALONG_EDMA
#define CONFIG_BALONG_EDMA 
#endif 

#ifndef CONFIG_BALONG_EDMA_TEST
#define CONFIG_BALONG_EDMA_TEST 
#endif 

#ifndef CONFIG_DDR_SECURITY
#endif 

#ifndef CONFIG_HWADP
#define CONFIG_HWADP 
#endif 

#ifndef CONFIG_BALONG_HPM_TEMP
#endif 

#ifndef CONFIG_MEM
#define CONFIG_MEM 
#endif 

#ifndef CONFIG_TCXO_BALONG
#endif 

#ifndef CONFIG_BALONG_DPM
#endif 

#ifndef CONFIG_USE_TIMER_STAMP
#endif 

#ifndef CONFIG_MODULE_BUSSTRESS
#endif 

#ifndef CONFIG_M3PM
#define CONFIG_M3PM 
#endif 

#ifndef CONFIG_M3PM_TEST
#define CONFIG_M3PM_TEST 
#endif 

#ifndef CONFIG_BALONG_L2CACHE
#endif 

#ifndef CONFIG_ONCHIPROM_UART
#endif 

#ifndef CONFIG_IPF
#define CONFIG_IPF 
#endif 

#ifndef CONFIG_PSAM
#define CONFIG_PSAM 
#endif 

#ifndef CONFIG_CIPHER
#define CONFIG_CIPHER 
#endif 

#ifndef CONFIG_IPF_VESION
#define CONFIG_IPF_VESION 2 
#endif 

#ifndef CONFIG_IPF_ADQ_LEN
#define CONFIG_IPF_ADQ_LEN 2 
#endif 

#ifndef CONFIG_IPF_PROPERTY_MBB
#define CONFIG_IPF_PROPERTY_MBB 
#endif 

#ifndef CONFIG_USB_DWC3_VBUS_DISCONNECT
#define CONFIG_USB_DWC3_VBUS_DISCONNECT 
#endif 

#ifndef USB3_SYNOPSYS_PHY
#define USB3_SYNOPSYS_PHY 
#endif 

#ifndef CONFIG_USB_FORCE_HIGHSPEED
#endif 

#ifndef ENABLE_TEST_CODE
#endif 

#ifndef BSP_CONFIG_SFT
#endif 

#ifndef BSP_CONFIG_EMU_PALADIN
#endif 

#ifndef BSP_CONFIG_EMU_ZEBU
#endif 

#ifndef BSP_CONFIG_HI6932
#define BSP_CONFIG_HI6932 
#endif 

#ifndef BSP_CONFIG_LPDDR2
#define BSP_CONFIG_LPDDR2 
#endif 

#ifndef BSP_CONFIG_LPDDR3
#endif 

#ifndef BSP_CONFIG_HIMDDRCV510_533
#endif 

#ifndef BSP_CONFIG_HIMDDRCV510_333
#endif 

#ifndef BSP_CONFIG_HIMDDRCV510_133
#endif 

#ifndef BSP_CONFIG_HIMDDRCV510_ALL
#define BSP_CONFIG_HIMDDRCV510_ALL 
#endif 

#ifndef CONFIG_RTC_BUILD_CTRL
#define CONFIG_RTC_BUILD_CTRL 
#endif 

#ifndef CONFIG_RTC_ON_PMU
#define CONFIG_RTC_ON_PMU 
#endif 

#ifndef CONFIG_SRAM_SECURE
#define CONFIG_SRAM_SECURE 
#endif 

#ifndef ENABLE_SHELL_SYM
#define ENABLE_SHELL_SYM 
#endif 

#ifndef ENABLE_DEBUG
#define ENABLE_DEBUG 
#endif 

#ifndef BUILD_DRV_ONLY
#endif 

#ifndef CONFIG_CORESIGHT
#define CONFIG_CORESIGHT 
#endif 

#ifndef CONFIG_WATCHPOINT
#define CONFIG_WATCHPOINT 
#endif 

#ifndef CONFIG_BSP_TEST_CCORE
#endif 

#ifndef CONFIG_TRUSTZONE
#endif 

#ifndef CONFIG_ACTRL_SMP
#define CONFIG_ACTRL_SMP 
#endif 

#ifndef CONFIG_SYSBUS
#endif 

#ifndef DFS_DDR_TRANING_DATA_OFFSET
#define DFS_DDR_TRANING_DATA_OFFSET 0x17000 
#endif 

#ifndef OS_PATH
#define OS_PATH modem/config/product/hi6932_udp/os 
#endif 

#ifndef OS_IMG_FILE
#define OS_IMG_FILE VXWORKS.6.8.3.IMG.wpj 
#endif 

#ifndef OS_LIB
#define OS_LIB VXWORKS.6.8.3.LIB.RELEASE 
#endif 

#ifndef FTP_REPLY_TIME_OUT
#define FTP_REPLY_TIME_OUT 0 
#endif 

#ifndef PLATFORM_CHIP_TYPE
#define PLATFORM_CHIP_TYPE hi6932 
#endif 

#ifndef CHIP_MODEM_ARM_ARCH
#define CHIP_MODEM_ARM_ARCH CORTEX_A9 
#endif 

#ifndef PRODUCT_CFG_PTABLE_VER_NAME
#define PRODUCT_CFG_PTABLE_VER_NAME "V7R220_UDP" 
#endif 

#ifndef PRODUCT_CFG_PTABLE_VER_ID			
#define PRODUCT_CFG_PTABLE_VER_ID			 "ptable 1.00" 
#endif 

#ifndef PRODUCT_CFG_FLASH_M3BOOT_LEN     	
#define PRODUCT_CFG_FLASH_M3BOOT_LEN     	 0x80000 
#endif 

#ifndef PRODUCT_CFG_FLASH_FASTBOOT_LEN
#define PRODUCT_CFG_FLASH_FASTBOOT_LEN 0x80000 
#endif 

#ifndef PRODUCT_CFG_FLASH_NV_LTE_LEN
#define PRODUCT_CFG_FLASH_NV_LTE_LEN 0x400000 
#endif 

#ifndef PRODUCT_CFG_FLASH_NV_IMG_LEN
#define PRODUCT_CFG_FLASH_NV_IMG_LEN 0x400000 
#endif 

#ifndef PRODUCT_CFG_FLASH_NV_DLD_LEN      	
#define PRODUCT_CFG_FLASH_NV_DLD_LEN      	 0x300000 
#endif 

#ifndef PRODUCT_CFG_FLASH_SEC_STORAGE_LEN
#define PRODUCT_CFG_FLASH_SEC_STORAGE_LEN 0x600000 
#endif 

#ifndef PRODUCT_CFG_FLASH_NV_FACTORY_LEN   	
#define PRODUCT_CFG_FLASH_NV_FACTORY_LEN   	 0x300000 
#endif 

#ifndef PRODUCT_CFG_FLASH_OEMINFO_LEN
#define PRODUCT_CFG_FLASH_OEMINFO_LEN 0x200000 
#endif 

#ifndef PRODUCT_CFG_FLASH_YAFFS_USERDATA_LEN
#define PRODUCT_CFG_FLASH_YAFFS_USERDATA_LEN 0x600000 
#endif 

#ifndef PRODUCT_CFG_FLASH_YAFFS_ONLINE_LEN
#define PRODUCT_CFG_FLASH_YAFFS_ONLINE_LEN 0 
#endif 

#ifndef PRODUCT_CFG_FLASH_BOOTIMG_LEN	
#define PRODUCT_CFG_FLASH_BOOTIMG_LEN	 0x600000 
#endif 

#ifndef PRODUCT_CFG_FLASH_BOOTIMGBAK_LEN	
#define PRODUCT_CFG_FLASH_BOOTIMGBAK_LEN	 0 
#endif 

#ifndef PRODUCT_CFG_FLASH_LOGO_LEN
#define PRODUCT_CFG_FLASH_LOGO_LEN 0x100000 
#endif 

#ifndef PRODUCT_CFG_FLASH_HIFI_LEN  	
#define PRODUCT_CFG_FLASH_HIFI_LEN  	 0x300000 
#endif 

#ifndef PRODUCT_CFG_FLASH_MISC_LEN
#define PRODUCT_CFG_FLASH_MISC_LEN 0x100000 
#endif 

#ifndef PRODUCT_CFG_FLASH_M3IMAGE_LEN 	
#define PRODUCT_CFG_FLASH_M3IMAGE_LEN 	 0x100000 
#endif 

#ifndef PRODUCT_CFG_FLASH_RESERVE1_LEN
#define PRODUCT_CFG_FLASH_RESERVE1_LEN 0 
#endif 

#ifndef PRODUCT_CFG_FLASH_RESERVE2_LEN
#define PRODUCT_CFG_FLASH_RESERVE2_LEN 0 
#endif 

#ifndef PRODUCT_CFG_FLASH_RESERVE3_LEN
#define PRODUCT_CFG_FLASH_RESERVE3_LEN 0 
#endif 

#ifndef PRODUCT_CFG_FLASH_OM_LEN
#define PRODUCT_CFG_FLASH_OM_LEN 0xC00000 
#endif 

#ifndef PRODUCT_CFG_FLASH_YAFFS_APP_LEN
#define PRODUCT_CFG_FLASH_YAFFS_APP_LEN 0x0 
#endif 

#ifndef PRODUCT_CFG_FLASH_YAFFS_WEBUI_LEN 	
#define PRODUCT_CFG_FLASH_YAFFS_WEBUI_LEN 	 0x0 
#endif 

#ifndef PRODUCT_CFG_FLASH_SYSIMG_LEN
#define PRODUCT_CFG_FLASH_SYSIMG_LEN 0x2400000 
#endif 

#ifndef PRODUCT_CFG_FLASH_DTIMG_LEN
#define PRODUCT_CFG_FLASH_DTIMG_LEN 0x00200000 
#endif 

#ifndef PRODUCT_CFG_FLASH_ISO_LEN
#define PRODUCT_CFG_FLASH_ISO_LEN 0x1000000 
#endif 

#ifndef PRODUCT_CFG_FLASH_CACHE_LEN   	
#define PRODUCT_CFG_FLASH_CACHE_LEN   	 0x400000 
#endif 

#ifndef PRODUCT_CFG_FLASH_TEEOS_LEN	
#define PRODUCT_CFG_FLASH_TEEOS_LEN	 0x400000 
#endif 

#ifndef PRODUCT_CFG_FLASH_RECOVERY_LEN
#define PRODUCT_CFG_FLASH_RECOVERY_LEN 0x400000 
#endif 

#ifndef PRODUCT_CFG_FLASH_MULTI_CARRIER_LEN
#define PRODUCT_CFG_FLASH_MULTI_CARRIER_LEN 0x00000 
#endif 

#ifndef FLASH_PTABLE_OFFSET						
#define FLASH_PTABLE_OFFSET						 0x1F800 
#endif 

#ifndef PRODUCT_CFG_FLASH_MODEM_FW_LEN
#define PRODUCT_CFG_FLASH_MODEM_FW_LEN 0x02800000 
#endif 

#ifndef MCORE_TEXT_START_ADDR
#define MCORE_TEXT_START_ADDR 0xA1400000 
#endif 

#ifndef FASTBOOT_DDR_ENTRY
#define FASTBOOT_DDR_ENTRY 0xAFD00000 
#endif 

#ifndef PRODUCT_CFG_KERNEL_ENTRY 		
#define PRODUCT_CFG_KERNEL_ENTRY 		 0xA6708000 
#endif 

#ifndef PRODUCT_KERNEL_PARAMS_PHYS		
#define PRODUCT_KERNEL_PARAMS_PHYS		 0xA6700100 
#endif 

#ifndef ONCHIP_FASTBOOT_ADDR
#define ONCHIP_FASTBOOT_ADDR 0xAF8FF000 
#endif 

#ifndef RTX_KERNEL_ENTRY
#define RTX_KERNEL_ENTRY 0x10000000 
#endif 

#ifndef HI_SRAM_MEM_ADDR
#define HI_SRAM_MEM_ADDR 0x80800000 
#endif 

#ifndef HI_SRAM_SIZE
#define HI_SRAM_SIZE 0x2000 
#endif 

#ifndef DRV_SRAM_ADDR               		
#define DRV_SRAM_ADDR               		 (HI_SRAM_MEM_ADDR) 
#endif 

#ifndef DRV_SRAM_SIZE						
#define DRV_SRAM_SIZE						 0x2000 
#endif 

#ifndef DDR_MEM_ADDR
#define DDR_MEM_ADDR 0xA0000000 
#endif 

#ifndef DDR_MEM_SIZE       		
#define DDR_MEM_SIZE       		 0x10000000 
#endif 

#ifndef DDR_APP_ACP_ADDR
#define DDR_APP_ACP_ADDR (DDR_MEM_ADDR) 
#endif 

#ifndef DDR_APP_ACP_SIZE
#define DDR_APP_ACP_SIZE 0x000000 
#endif 

#ifndef DDR_GU_ADDR
#define DDR_GU_ADDR ((DDR_APP_ACP_ADDR) + (DDR_APP_ACP_SIZE)) 
#endif 

#ifndef DDR_GU_SIZE
#define DDR_GU_SIZE 0x00C0000 
#endif 

#ifndef DDR_UPA_ADDR
#define DDR_UPA_ADDR DDR_GU_ADDR 
#endif 

#ifndef DDR_UPA_SIZE
#define DDR_UPA_SIZE 0x00024000 
#endif 

#ifndef DDR_CQI_ADDR
#define DDR_CQI_ADDR ((DDR_UPA_ADDR) + (DDR_UPA_SIZE)) 
#endif 

#ifndef DDR_CQI_SIZE
#define DDR_CQI_SIZE 0x00003400 
#endif 

#ifndef DDR_APT_ADDR
#define DDR_APT_ADDR ((DDR_CQI_ADDR) + (DDR_CQI_SIZE)) 
#endif 

#ifndef DDR_APT_SIZE
#define DDR_APT_SIZE 0x00008400 
#endif 

#ifndef DDR_ET_ADDR
#define DDR_ET_ADDR ((DDR_APT_ADDR) + (DDR_APT_SIZE)) 
#endif 

#ifndef DDR_ET_SIZE
#define DDR_ET_SIZE 0x00004800 
#endif 

#ifndef DDR_NV_ADDR
#define DDR_NV_ADDR ((DDR_ET_ADDR) + (DDR_ET_SIZE)) 
#endif 

#ifndef DDR_NV_SIZE
#define DDR_NV_SIZE 0x00000000 
#endif 

#ifndef DDR_ZSP_UP_ADDR
#define DDR_ZSP_UP_ADDR ((DDR_NV_ADDR) + (DDR_NV_SIZE)) 
#endif 

#ifndef DDR_ZSP_UP_SIZE
#define DDR_ZSP_UP_SIZE 0x00008000 
#endif 

#ifndef DDR_ECS_TEE_ADDR
#define DDR_ECS_TEE_ADDR ((DDR_ZSP_UP_ADDR) + (DDR_ZSP_UP_SIZE)) 
#endif 

#ifndef DDR_ECS_TEE_SIZE
#define DDR_ECS_TEE_SIZE 0x00001800 
#endif 

#ifndef DDR_RESERVE_ADDR
#define DDR_RESERVE_ADDR ((DDR_ECS_TEE_ADDR) + (DDR_ECS_TEE_SIZE)) 
#endif 

#ifndef DDR_RESERVE_SIZE
#define DDR_RESERVE_SIZE 0x00082800 
#endif 

#ifndef DDR_TLPHY_IMAGE_ADDR     	
#define DDR_TLPHY_IMAGE_ADDR     	 ((DDR_RESERVE_ADDR) + (DDR_RESERVE_SIZE)) 
#endif 

#ifndef DDR_TLPHY_IMAGE_SIZE     	
#define DDR_TLPHY_IMAGE_SIZE     	 0x340000 
#endif 

#ifndef DDR_SECURE_OS_ADDR
#define DDR_SECURE_OS_ADDR ((DDR_TLPHY_IMAGE_ADDR) + (DDR_TLPHY_IMAGE_SIZE)) 
#endif 

#ifndef DDR_SECURE_OS_SIZE
#define DDR_SECURE_OS_SIZE 0x1000000 
#endif 

#ifndef DDR_MCORE_ADDR
#define DDR_MCORE_ADDR ((DDR_SECURE_OS_ADDR ) + (DDR_SECURE_OS_SIZE)) 
#endif 

#ifndef DDR_MCORE_SIZE
#define DDR_MCORE_SIZE 0x4700000 
#endif 

#ifndef DDR_MCORE_DTS_ADDR
#define DDR_MCORE_DTS_ADDR ((DDR_MCORE_ADDR) + (DDR_MCORE_SIZE)) 
#endif 

#ifndef DDR_MCORE_DTS_SIZE
#define DDR_MCORE_DTS_SIZE 0x0080000 
#endif 

#ifndef DDR_LPHY_SDR_ADDR
#define DDR_LPHY_SDR_ADDR ((DDR_MCORE_DTS_ADDR) + (DDR_MCORE_DTS_SIZE)) 
#endif 

#ifndef DDR_LPHY_SDR_SIZE
#define DDR_LPHY_SDR_SIZE 0x280000 
#endif 

#ifndef DDR_LCS_ADDR
#define DDR_LCS_ADDR ((DDR_LPHY_SDR_ADDR) + (DDR_LPHY_SDR_SIZE)) 
#endif 

#ifndef DDR_LCS_SIZE
#define DDR_LCS_SIZE 0x280000 
#endif 

#ifndef DDR_MNTN_ADDR
#define DDR_MNTN_ADDR ((DDR_LCS_ADDR) + (DDR_LCS_SIZE)) 
#endif 

#ifndef DDR_MNTN_SIZE
#define DDR_MNTN_SIZE 0x100000 
#endif 

#ifndef DDR_SHARED_MEM_ADDR
#define DDR_SHARED_MEM_ADDR ((DDR_MNTN_ADDR) + (DDR_MNTN_SIZE)) 
#endif 

#ifndef DDR_SHARED_MEM_SIZE
#define DDR_SHARED_MEM_SIZE 0x380000 
#endif 

#ifndef DDR_HIFI_ADDR
#define DDR_HIFI_ADDR ((DDR_SHARED_MEM_ADDR) + (DDR_SHARED_MEM_SIZE)) 
#endif 

#ifndef DDR_HIFI_SIZE
#define DDR_HIFI_SIZE 0x200000 
#endif 

#ifndef DDR_ACORE_ADDR
#define DDR_ACORE_ADDR ((DDR_HIFI_ADDR) + (DDR_HIFI_SIZE)) 
#endif 

#ifndef DDR_ACORE_SIZE
#define DDR_ACORE_SIZE 0x8E00000 
#endif 

#ifndef DDR_ACORE_DTS_ADDR
#define DDR_ACORE_DTS_ADDR ((DDR_ACORE_ADDR) + (DDR_ACORE_SIZE)) 
#endif 

#ifndef DDR_ACORE_DTS_SIZE
#define DDR_ACORE_DTS_SIZE 0x0100000 
#endif 

#ifndef DDR_SOCP_ADDR
#define DDR_SOCP_ADDR ((DDR_ACORE_DTS_ADDR) + (DDR_ACORE_DTS_SIZE)) 
#endif 

#ifndef DDR_SOCP_SIZE
#define DDR_SOCP_SIZE 0xA00000 
#endif 

#ifndef DDR_MDM_ACP_ADDR
#define DDR_MDM_ACP_ADDR ((DDR_SOCP_ADDR) + (DDR_SOCP_SIZE)) 
#endif 

#ifndef DDR_MDM_ACP_SIZE
#define DDR_MDM_ACP_SIZE 0x0 
#endif 

#ifndef DDR_HIFI_MBX_ADDR
#define DDR_HIFI_MBX_ADDR (DDR_SHARED_MEM_ADDR) 
#endif 

#ifndef DDR_HIFI_MBX_SIZE
#define DDR_HIFI_MBX_SIZE (0X9800) 
#endif 

#ifndef NV_DDR_SIZE
#define NV_DDR_SIZE 0x200000 
#endif 

#ifndef SHM_SIZE_HIFI_MBX
#define SHM_SIZE_HIFI_MBX (DDR_HIFI_MBX_SIZE) 
#endif 

#ifndef SHM_SIZE_HIFI
#define SHM_SIZE_HIFI (10*1024) 
#endif 

#ifndef SHM_SIZE_TLPHY
#define SHM_SIZE_TLPHY (12*1024) 
#endif 

#ifndef SHM_SIZE_TEMPERATURE
#define SHM_SIZE_TEMPERATURE (3*1024) 
#endif 

#ifndef SHM_SIZE_DDM_LOAD
#define SHM_SIZE_DDM_LOAD (1*1024) 
#endif 

#ifndef SHM_SIZE_MEM_APPA9_PM_BOOT
#define SHM_SIZE_MEM_APPA9_PM_BOOT (0x10000) 
#endif 

#ifndef SHM_SIZE_MEM_MDMA9_PM_BOOT
#define SHM_SIZE_MEM_MDMA9_PM_BOOT (0x2000) 
#endif 

#ifndef SHM_SIZE_TENCILICA_MULT_BAND
#define SHM_SIZE_TENCILICA_MULT_BAND (0x8000) 
#endif 

#ifndef SHM_SIZE_ICC
#define SHM_SIZE_ICC (0x61800) 
#endif 

#ifndef SHM_SIZE_IPF
#define SHM_SIZE_IPF (0x10000) 
#endif 

#ifndef SHM_SIZE_PSAM
#define SHM_SIZE_PSAM (0x1000) 
#endif 

#ifndef SHM_SIZE_WAN
#define SHM_SIZE_WAN (0x8000) 
#endif 

#ifndef SHM_SIZE_NV
#define SHM_SIZE_NV (NV_DDR_SIZE) 
#endif 

#ifndef SHM_SIZE_M3_MNTN
#define SHM_SIZE_M3_MNTN (0x20000) 
#endif 

#ifndef SHM_SIZE_TIMESTAMP
#define SHM_SIZE_TIMESTAMP (1*1024) 
#endif 

#ifndef SHM_SIZE_IOS
#define SHM_SIZE_IOS (6*1024) 
#endif 

#ifndef SHM_SIZE_RESTORE_AXI
#define SHM_SIZE_RESTORE_AXI (96*1024) 
#endif 

#ifndef SHM_SIZE_PMU
#define SHM_SIZE_PMU (3*1024) 
#endif 

#ifndef SHM_SIZE_PTABLE
#define SHM_SIZE_PTABLE (2*1024) 
#endif 

#ifndef SHM_SIZE_CCORE_RESET
#define SHM_SIZE_CCORE_RESET (0x400) 
#endif 

#ifndef SHM_SIZE_PM_OM
#define SHM_SIZE_PM_OM (256*1024) 
#endif 

#ifndef SHM_SIZE_M3PM
#define SHM_SIZE_M3PM (0x1000) 
#endif 

#ifndef SHM_SIZE_SLICE_MEM
#define SHM_SIZE_SLICE_MEM (0x1000) 
#endif 

#ifndef SHM_SIZE_OSA_LOG
#define SHM_SIZE_OSA_LOG (1024) 
#endif 

#ifndef SHM_SIZE_WAS_LOG
#define SHM_SIZE_WAS_LOG (1024) 
#endif 

#ifndef SHM_SIZE_SRAM_BAK
#define SHM_SIZE_SRAM_BAK (HI_SRAM_SIZE) 
#endif 

#ifndef SHM_SIZE_SRAM_TO_DDR
#define SHM_SIZE_SRAM_TO_DDR (HI_SRAM_SIZE) 
#endif 

#ifndef SHM_SIZE_M3RSRACC_BD
#define SHM_SIZE_M3RSRACC_BD (1024) 
#endif 

#endif /*__PRODUCT_CONFIG_H__*/ 
