# Design and Analysis of Basic Digital Blocks Using Cadence Virtuoso

This repository contains the **design, layout, simulation, and analysis** of fundamental digital circuit blocks implemented in **Cadence Virtuoso** as part of the **VLSI II Laboratory (EECEâ€“458)** coursework at the **Military Institute of Science & Technology**.

---

## ğŸ“œ Overview
The project explores the complete VLSI workflow, from schematic capture to layout generation and performance evaluation, focusing on **Configurable Logic Blocks (CLBs)** and other essential digital components.  
Simulations were performed for both **combinational** and **sequential** logic to determine key performance metrics such as **setup time**, **critical frequency**, **average energy consumption**, **layout area**, and **Figure of Merit (FOM)**.

---

## âš™ï¸ Implemented Components
- **2-input NAND gate (2IPNAND)**
- **2-input OR gate (2IPOR)**
- **2Ã—1 Multiplexer (2Ã—1MUX)**
- **3-input NAND gate (3IPNAND)**
- **6T SRAM Cell**
- **8-bit SRAM**
- **8Ã—1 Multiplexer (8Ã—1MUX)**
- **D Flip-Flop (D-FF)**
- **Configurable Logic Block (CLB)**

---

## ğŸ“Š Key Analyses Performed
- **D-FF Setup Fixing** â€“ Adjusting delay to achieve correct timing  
- **Worst-Case Delay Analysis** â€“ Using state transition delay calculations  
- **Clock-to-Q Delay Measurement** â€“ Determining optimal clock period (~93 ps)  
- **Critical Frequency Determination** â€“ Found to be 86 ps for CLB sequential mode  
- **Average Energy Consumption** â€“ CLB consumes 171.6 fJ over 500 cycles  
- **Layout Area Measurement** â€“ CLB area is 5.28976 Ã— 10â»â¸ mÂ² using SKILL scripting  
- **Figure of Merit (FOM)** â€“ Calculated as 8.44182 Ã— 10â»Â³Â¹ JÂ·sÂ·mÂ²  

---

## ğŸ›  Tools & Technologies
- **Cadence Virtuoso** â€“ Schematic capture, layout, simulation  
- **ADE XL** â€“ Energy and performance measurements  
- **SKILL IDE** â€“ Automated layout area calculation  

---

## ğŸ“Œ Conclusion
This project provided **hands-on experience** in digital IC design, from conceptual schematics to fully verified layouts, reinforcing both theoretical and practical VLSI design skills.  
The techniques and analysis workflows presented here are applicable to **research** and **industry-grade semiconductor design**.
