Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: ReconfigurableClockGenerator.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ReconfigurableClockGenerator.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ReconfigurableClockGenerator"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : ReconfigurableClockGenerator
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\dkhoury\OneDrive\Documents\Masters\FPGAPrototypeProjects\clock_cont2\ReconfigurableClockGenerator.v" into library work
Parsing module <ReconfigurableClockGenerator>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <ReconfigurableClockGenerator>.

Elaborating module <ODDR(DDR_CLK_EDGE="OPPOSITE_EDGE",INIT=1'b0,SRTYPE="SYNC")>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ReconfigurableClockGenerator>.
    Related source file is "C:\Users\dkhoury\OneDrive\Documents\Masters\FPGAPrototypeProjects\clock_cont2\ReconfigurableClockGenerator.v".
    Found 4-bit register for signal <low_end>.
    Found 4-bit register for signal <high_end>.
    Found 1-bit register for signal <CLK_OUT_INT>.
    Found 10-bit register for signal <counter>.
    Found 10-bit adder for signal <counter[9]_GND_1_o_add_3_OUT> created at line 59.
    Found 4x4-bit multiplier for signal <low_end[3]_PERIOD[3]_MuLt_4_OUT> created at line 61.
    Found 4x4-bit multiplier for signal <high_end[3]_PERIOD[3]_MuLt_6_OUT> created at line 64.
    Found 4x8-bit Read Only RAM for signal <_n0044>
    Found 10-bit comparator greater for signal <counter[9]_GND_1_o_LessThan_6_o> created at line 61
    Found 10-bit comparator greater for signal <counter[9]_GND_1_o_LessThan_8_o> created at line 64
    Summary:
	inferred   1 RAM(s).
	inferred   2 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <ReconfigurableClockGenerator> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x8-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 2
 4x4-bit multiplier                                    : 2
# Adders/Subtractors                                   : 1
 10-bit adder                                          : 1
# Registers                                            : 3
 1-bit register                                        : 1
 10-bit register                                       : 1
 8-bit register                                        : 1
# Comparators                                          : 2
 10-bit comparator greater                             : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <ReconfigurableClockGenerator>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
INFO:Xst:3231 - The small RAM <Mram__n0044> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <DUTY>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ReconfigurableClockGenerator> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x8-bit single-port distributed Read Only RAM         : 1
# Multipliers                                          : 2
 4x4-bit multiplier                                    : 2
# Counters                                             : 1
 10-bit up counter                                     : 1
# Registers                                            : 9
 Flip-Flops                                            : 9
# Comparators                                          : 2
 10-bit comparator greater                             : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <high_end_2> has a constant value of 0 in block <ReconfigurableClockGenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <low_end_0> has a constant value of 0 in block <ReconfigurableClockGenerator>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <high_end_3> in Unit <ReconfigurableClockGenerator> is equivalent to the following FF/Latch, which will be removed : <low_end_3> 

Optimizing unit <ReconfigurableClockGenerator> ...
WARNING:Xst:1293 - FF/Latch <counter_8> has a constant value of 0 in block <ReconfigurableClockGenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_9> has a constant value of 0 in block <ReconfigurableClockGenerator>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ReconfigurableClockGenerator, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 14
 Flip-Flops                                            : 14

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ReconfigurableClockGenerator.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 103
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 7
#      LUT2                        : 10
#      LUT3                        : 4
#      LUT4                        : 22
#      LUT5                        : 9
#      LUT6                        : 22
#      MUXCY                       : 14
#      MUXF7                       : 3
#      VCC                         : 1
#      XORCY                       : 8
# FlipFlops/Latches                : 15
#      FD                          : 8
#      FDR                         : 6
#      ODDR                        : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 8
#      IBUF                        : 7
#      OBUF                        : 1

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              15  out of  126800     0%  
 Number of Slice LUTs:                   76  out of  63400     0%  
    Number used as Logic:                76  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     79
   Number with an unused Flip Flop:      64  out of     79    81%  
   Number with an unused LUT:             3  out of     79     3%  
   Number of fully used LUT-FF pairs:    12  out of     79    15%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                           9
 Number of bonded IOBs:                   9  out of    210     4%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK_IN                             | BUFGP                  | 14    |
CLK_OUT_INT                        | NONE(ODDR_inst)        | 1     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.269ns (Maximum Frequency: 305.913MHz)
   Minimum input arrival time before clock: 3.785ns
   Maximum output required time after clock: 0.876ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_IN'
  Clock period: 3.269ns (frequency: 305.913MHz)
  Total number of paths / destination ports: 1584 / 9
-------------------------------------------------------------------------
Delay:               3.269ns (Levels of Logic = 6)
  Source:            high_end_1 (FF)
  Destination:       CLK_OUT_INT (FF)
  Source Clock:      CLK_IN rising
  Destination Clock: CLK_IN rising

  Data Path: high_end_1 to CLK_OUT_INT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             15   0.361   0.576  high_end_1 (high_end_1)
     LUT6:I3->O            1   0.097   0.683  Mmult_low_end[3]_PERIOD[3]_MuLt_4_OUT_Madd2_cy<5>1_SW0 (N13)
     LUT6:I1->O            2   0.097   0.561  Mmult_low_end[3]_PERIOD[3]_MuLt_4_OUT_Madd2_cy<6>11 (Mmult_low_end[3]_PERIOD[3]_MuLt_4_OUT_Madd2_cy<6>)
     LUT5:I1->O            0   0.097   0.000  Mcompar_counter[9]_GND_1_o_LessThan_6_o_lutdi3 (Mcompar_counter[9]_GND_1_o_LessThan_6_o_lutdi3)
     MUXCY:DI->O           1   0.337   0.000  Mcompar_counter[9]_GND_1_o_LessThan_6_o_cy<3> (Mcompar_counter[9]_GND_1_o_LessThan_6_o_cy<3>)
     MUXCY:CI->O           9   0.023   0.332  Mcompar_counter[9]_GND_1_o_LessThan_6_o_cy<4> (Mcompar_counter[9]_GND_1_o_LessThan_6_o_cy<4>)
     LUT4:I3->O            1   0.097   0.000  counter_2_rstpot (counter_2_rstpot)
     FD:D                      0.008          counter_2
    ----------------------------------------
    Total                      3.269ns (1.117ns logic, 2.152ns route)
                                       (34.2% logic, 65.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK_IN'
  Total number of paths / destination ports: 1751 / 19
-------------------------------------------------------------------------
Offset:              3.785ns (Levels of Logic = 8)
  Source:            PERIOD<2> (PAD)
  Destination:       CLK_OUT_INT (FF)
  Destination Clock: CLK_IN rising

  Data Path: PERIOD<2> to CLK_OUT_INT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            25   0.001   0.662  PERIOD_2_IBUF (PERIOD_2_IBUF)
     LUT4:I0->O            1   0.097   0.693  Mmult_low_end[3]_PERIOD[3]_MuLt_4_OUT_Madd2_cy<5>1_SW0_SW0 (N26)
     LUT6:I0->O            1   0.097   0.683  Mmult_low_end[3]_PERIOD[3]_MuLt_4_OUT_Madd2_cy<5>1_SW0 (N13)
     LUT6:I1->O            2   0.097   0.561  Mmult_low_end[3]_PERIOD[3]_MuLt_4_OUT_Madd2_cy<6>11 (Mmult_low_end[3]_PERIOD[3]_MuLt_4_OUT_Madd2_cy<6>)
     LUT5:I1->O            0   0.097   0.000  Mcompar_counter[9]_GND_1_o_LessThan_6_o_lutdi3 (Mcompar_counter[9]_GND_1_o_LessThan_6_o_lutdi3)
     MUXCY:DI->O           1   0.337   0.000  Mcompar_counter[9]_GND_1_o_LessThan_6_o_cy<3> (Mcompar_counter[9]_GND_1_o_LessThan_6_o_cy<3>)
     MUXCY:CI->O           9   0.023   0.332  Mcompar_counter[9]_GND_1_o_LessThan_6_o_cy<4> (Mcompar_counter[9]_GND_1_o_LessThan_6_o_cy<4>)
     LUT4:I3->O            1   0.097   0.000  counter_2_rstpot (counter_2_rstpot)
     FD:D                      0.008          counter_2
    ----------------------------------------
    Total                      3.785ns (0.854ns logic, 2.932ns route)
                                       (22.6% logic, 77.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK_OUT_INT'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.876ns (Levels of Logic = 1)
  Source:            ODDR_inst (FF)
  Destination:       CLK_OUT (PAD)
  Source Clock:      CLK_OUT_INT rising

  Data Path: ODDR_inst to CLK_OUT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.597   0.279  ODDR_inst (CLK_OUT_OBUF)
     OBUF:I->O                 0.000          CLK_OUT_OBUF (CLK_OUT)
    ----------------------------------------
    Total                      0.876ns (0.597ns logic, 0.279ns route)
                                       (68.1% logic, 31.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK_IN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_IN         |    3.269|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.51 secs
 
--> 

Total memory usage is 447768 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    3 (   0 filtered)

