// Seed: 2687831840
module module_0 (
    output wor id_0,
    input wor id_1
    , id_20,
    input uwire id_2,
    input uwire id_3,
    input uwire id_4,
    output tri id_5,
    output wand id_6,
    input wire id_7,
    input uwire id_8,
    output uwire id_9,
    input supply0 id_10
    , id_21,
    input tri id_11,
    input tri id_12,
    output supply1 id_13,
    input wire id_14,
    input wire id_15,
    input tri1 id_16,
    output supply1 id_17,
    input wor id_18
);
endmodule
module module_1 (
    output wor id_0,
    output wor id_1,
    input uwire id_2,
    input supply1 id_3,
    input tri1 id_4
);
  assign id_1 = 1'b0;
  module_0(
      id_0,
      id_3,
      id_4,
      id_3,
      id_3,
      id_1,
      id_0,
      id_4,
      id_3,
      id_0,
      id_2,
      id_4,
      id_3,
      id_0,
      id_3,
      id_4,
      id_3,
      id_1,
      id_2
  );
  wire id_6;
  if (1'b0) begin
    always #id_7 id_0 = 1'h0;
  end else begin
    id_8(
        .id_0(id_0 == 1), .id_1(1), .id_2(1'd0), .id_3(id_9), .id_4(1)
    );
  end
endmodule
