Running maxjc ...
Using maxj batch compiler.
jar: /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/ecj.jar
MAXAPPJCP=.:/mnt/ccnas2/bdp/rz3515/projects/deacon/src:/mnt/ccnas2/bdp/rz3515/projects/deacon/test:/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max4Platform.jar:/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max5Platform.jar \
	MAXAPPPKG=resnet_18_fst_maxpool MAXSOURCEDIRS=../../src:/mnt/ccnas2/bdp/rz3515/projects/deacon/src \
	maxJavaRun -v -m 8192 Resnet18FstMaxpoolManager \
	DFEModel=MAIA maxFileName=Resnet18FstMaxpool target='DFE' enableMPCX=false \
	FREQ=300 DEBUG=false COEFF_FILE=/mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/test/build/resnet_18_fst_maxpool/data/data-resnet-18-fst-maxpool.txt 
]0; maxJavaRun: Resnet18FstMaxpoolManager DFEModel=MAIA maxFileName=Resnet18FstMaxpool target=DFE enableMPCX=false FREQ=300 DEBUG=false COEFF_FILE=/mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/test/build/resnet_18_fst_maxpool/data/data-resnet-18-fst-maxpool.txt maxJavaRun : Execute Java program with Maxeler environment

Input classpath     : 
MaxCompiler JAR     : /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/MaxCompiler.jar
                      (from MAXCOMPILERDIR)
MAXAPPJCP           : .:/mnt/ccnas2/bdp/rz3515/projects/deacon/src:/mnt/ccnas2/bdp/rz3515/projects/deacon/test:/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max4Platform.jar:/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max5Platform.jar
MAXSOURCEDIRS       : ../../src:/mnt/ccnas2/bdp/rz3515/projects/deacon/src

.maxJavaRun present : No
Custom Param file   : None
MAXAPPPKG           : resnet_18_fst_maxpool
MAXJVMMEM           : 
MAXEMMAJCP          : 
MAXEMMARUN          : 
JACOCO_AGENT        : 
JACOCO_AGENT_OPTIONS: 

----------------------------------------------------------
Java class to run   : resnet_18_fst_maxpool.Resnet18FstMaxpoolManager
Class arguments     : DFEModel=MAIA maxFileName=Resnet18FstMaxpool target=DFE enableMPCX=false FREQ=300 DEBUG=false COEFF_FILE=/mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/test/build/resnet_18_fst_maxpool/data/data-resnet-18-fst-maxpool.txt
Execution classpath : /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/MaxCompiler.jar:
                      .:
                      /mnt/ccnas2/bdp/rz3515/projects/deacon/src:
                      /mnt/ccnas2/bdp/rz3515/projects/deacon/test:
                      /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max4Platform.jar:
                      /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max5Platform.jar
JVM memory limit    : 8192 MB
----------------------------------------------------------

Tue 17:23: MaxCompiler version: 2021.1
Tue 17:23: Build "Resnet18FstMaxpool" start time: Tue Dec 21 17:23:58 GMT 2021
Tue 17:23: Main build process running as user rz3515 on host cccad5.doc.ic.ac.uk
Tue 17:23: Build location: /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Resnet18FstMaxpool_MAIA_DFE_FREQ_300
Tue 17:23: Detailed build log available in "_build.log"
Tue 17:23: 
Tue 17:23: ENGINE BUILD PARAMETERS
Tue 17:23: 	              Build name: Resnet18FstMaxpool_MAIA_DFE_FREQ_300                                                                                  
Tue 17:23: 	             maxFileName: Resnet18FstMaxpool                                                                                                    
Tue 17:23: 	                  target: DFE                                                                                                                   
Tue 17:23: 	                DFEModel: MAIA                                                                                                                  
Tue 17:23: 	              enableMPCX: false                                                                                                                 
Tue 17:23: 	                bitWidth: 32                                                                                                                    
Tue 17:23: 	                     WBW: 32                                                                                                                    
Tue 17:23: 	                   DTYPE: fixed                                                                                                                 
Tue 17:23: 	           NUM_FRAC_BITS: 8                                                                                                                     
Tue 17:23: 	                      PF: 1                                                                                                                     
Tue 17:23: 	                      PC: 1                                                                                                                     
Tue 17:23: 	                      PK: 1                                                                                                                     
Tue 17:23: 	                       H: 1                                                                                                                     
Tue 17:23: 	                       W: 1                                                                                                                     
Tue 17:23: 	                       C: 1                                                                                                                     
Tue 17:23: 	                       F: 1                                                                                                                     
Tue 17:23: 	                       K: 1                                                                                                                     
Tue 17:23: 	                     PAD: 0                                                                                                                     
Tue 17:23: 	                       S: 1                                                                                                                     
Tue 17:23: 	                     SEQ: 0                                                                                                                     
Tue 17:23: 	                    FREQ: 300                                                                                                                   
Tue 17:23: 	                USE_DRAM: false                                                                                                                 
Tue 17:23: 	                 USE_BNN: false                                                                                                                 
Tue 17:23: 	            USE_WINOGRAD: false                                                                                                                 
Tue 17:23: 	WINOGRAD_WEIGHTS_OFFLINE: false                                                                                                                 
Tue 17:23: 	   NUM_COEFF_FIFO_SPLITS: 1                                                                                                                     
Tue 17:23: 	                   DEBUG: false                                                                                                                 
Tue 17:23: 	           COEFF_ON_CHIP: false                                                                                                                 
Tue 17:23: 	              INIT_COEFF: false                                                                                                                 
Tue 17:23: 	              COEFF_FILE: /mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/test/build/resnet_18_fst_maxpool/data/data-resnet-18-fst-maxpool.txt
Tue 17:24: Generating kernel conv0 ...
Tue 17:24: Instantiating kernel "conv0"
Tue 17:24: T = dfeFix(8, 0, TWOSCOMPLEMENT)
Tue 17:24: WT = dfeFix(2, 0, UNSIGNED)
Tue 17:24: WT = dfeFix(2, 0, UNSIGNED)
Tue 17:24: coeffOnChip = true
Tue 17:24: Input height = 112, output height = 112, pad = 1
Tue 17:24: Counter H = 114 W = 114
Tue 17:24: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Tue 17:24: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Tue 17:24: Read for key = conv0
Tue 17:24: Ifmap buffer configuration 65536 x 1
Tue 17:24: loop = false
Tue 17:24: Building line buffer for "conv0" ...
Tue 17:24: Line buffer shape 3 x 112, produces 1 number of 3 x 3 tiles per cycle
Tue 17:24: Line buffer input vector size: 1, output vector size: 9.
Tue 17:24: Number of separated line buffers: 1
Tue 17:24: Initialising line buffer kernel with 3 x 114 x 1
Tue 17:24: Size of line buffer output: 3
Tue 17:24: Number of line buffer output chunks: 3
Tue 17:24: Connecting outputs from chunk (#000) ...
Tue 17:24: Connecting outputs from chunk (#001) ...
Tue 17:24: Connecting outputs from chunk (#002) ...
Tue 17:24: Building the CORE arithmetic unit for "conv0" ...
Tue 17:24: WT = dfeFix(2, 0, UNSIGNED)
Tue 17:24: CORE ifmap vector size: 9
Tue 17:24: CORE coefficient vector size: 9
Tue 17:24: CORE ofmap vector size: 1
Tue 17:24: [ConvLayerOfmapBuffer] depth =  4096 addr_bits =    12
Tue 17:24: Connecting to output: ofmap
Tue 17:24: Compiling kernel "conv0"
Tue 17:24: 
Tue 17:24: Generating kernel pool0 ...
Tue 17:24: Instantiating kernel "pool0"
Tue 17:24: T = dfeFix(8, 0, TWOSCOMPLEMENT)
Tue 17:24: WT = dfeFix(2, 0, UNSIGNED)
Tue 17:24: WT = dfeFix(2, 0, UNSIGNED)
Tue 17:24: coeffOnChip = true
Tue 17:24: Input height = 56, output height = 56, pad = 1
Tue 17:24: Counter H = 58 W = 58
Tue 17:24: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Tue 17:24: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Tue 17:24: Building line buffer for "pool0" ...
Tue 17:24: Line buffer shape 3 x 56, produces 1 number of 3 x 3 tiles per cycle
Tue 17:24: Line buffer input vector size: 1, output vector size: 9.
Tue 17:24: Number of separated line buffers: 1
Tue 17:24: Initialising line buffer kernel with 3 x 58 x 1
Tue 17:24: Size of line buffer output: 3
Tue 17:24: Number of line buffer output chunks: 3
Tue 17:24: Connecting outputs from chunk (#000) ...
Tue 17:24: Connecting outputs from chunk (#001) ...
Tue 17:24: Connecting outputs from chunk (#002) ...
Tue 17:24: Connecting to output: ofmap
Tue 17:24: Connecting to output: ofmap_1
Tue 17:24: Compiling kernel "pool0"
Tue 17:24: 
Tue 17:24: Generating kernel conv1 ...
Tue 17:24: Instantiating kernel "conv1"
Tue 17:24: T = dfeFix(8, 0, TWOSCOMPLEMENT)
Tue 17:24: WT = dfeFix(2, 0, UNSIGNED)
Tue 17:24: WT = dfeFix(2, 0, UNSIGNED)
Tue 17:24: coeffOnChip = true
Tue 17:24: Input height = 28, output height = 28, pad = 1
Tue 17:24: Counter H = 30 W = 30
Tue 17:24: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Tue 17:24: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Tue 17:24: Read for key = conv1
Tue 17:24: Ifmap buffer configuration 65536 x 1
Tue 17:24: loop = false
Tue 17:24: Building line buffer for "conv1" ...
Tue 17:24: Line buffer shape 3 x 28, produces 1 number of 3 x 3 tiles per cycle
Tue 17:24: Line buffer input vector size: 1, output vector size: 9.
Tue 17:24: Number of separated line buffers: 1
Tue 17:24: Initialising line buffer kernel with 3 x 30 x 1
Tue 17:24: Size of line buffer output: 3
Tue 17:24: Number of line buffer output chunks: 3
Tue 17:24: Connecting outputs from chunk (#000) ...
Tue 17:24: Connecting outputs from chunk (#001) ...
Tue 17:24: Connecting outputs from chunk (#002) ...
Tue 17:24: Building the CORE arithmetic unit for "conv1" ...
Tue 17:24: WT = dfeFix(2, 0, UNSIGNED)
Tue 17:24: CORE ifmap vector size: 9
Tue 17:24: CORE coefficient vector size: 9
Tue 17:24: CORE ofmap vector size: 1
Tue 17:24: [ConvLayerOfmapBuffer] depth =  1024 addr_bits =    10
Tue 17:24: Connecting to output: ofmap
Tue 17:24: Compiling kernel "conv1"
Tue 17:24: 
Tue 17:24: Generating kernel conv2 ...
Tue 17:24: Instantiating kernel "conv2"
Tue 17:24: T = dfeFix(8, 0, TWOSCOMPLEMENT)
Tue 17:24: WT = dfeFix(2, 0, UNSIGNED)
Tue 17:24: WT = dfeFix(2, 0, UNSIGNED)
Tue 17:24: coeffOnChip = true
Tue 17:24: Input height = 28, output height = 28, pad = 1
Tue 17:24: Counter H = 30 W = 30
Tue 17:24: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Tue 17:24: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Tue 17:24: Read for key = conv2
Tue 17:24: Ifmap buffer configuration 65536 x 1
Tue 17:24: loop = false
Tue 17:24: Building line buffer for "conv2" ...
Tue 17:24: Line buffer shape 3 x 28, produces 1 number of 3 x 3 tiles per cycle
Tue 17:24: Line buffer input vector size: 1, output vector size: 9.
Tue 17:24: Number of separated line buffers: 1
Tue 17:24: Initialising line buffer kernel with 3 x 30 x 1
Tue 17:24: Size of line buffer output: 3
Tue 17:24: Number of line buffer output chunks: 3
Tue 17:24: Connecting outputs from chunk (#000) ...
Tue 17:24: Connecting outputs from chunk (#001) ...
Tue 17:24: Connecting outputs from chunk (#002) ...
Tue 17:24: Building the CORE arithmetic unit for "conv2" ...
Tue 17:24: WT = dfeFix(2, 0, UNSIGNED)
Tue 17:24: CORE ifmap vector size: 9
Tue 17:24: CORE coefficient vector size: 9
Tue 17:24: CORE ofmap vector size: 1
Tue 17:24: [ConvLayerOfmapBuffer] depth =  1024 addr_bits =    10
Tue 17:24: Connecting residual: pool0_1
Tue 17:24: Connecting to output: ofmap
Tue 17:24: Compiling kernel "conv2"
Tue 17:24: 
Tue 17:24: Generating padding kernels for DRAM access
Tue 17:24: Instantiating kernel "ifmap_unpad"
Tue 17:24: Compiling kernel "ifmap_unpad"
Tue 17:24: 
Tue 17:24: Instantiating kernel "ofmap_pad"
Tue 17:24: Compiling kernel "ofmap_pad"
Tue 17:24: 
Tue 17:24: Setting up stream connections for conv0
Tue 17:24: Setting up stream connections for pool0
Tue 17:24: Setting up stream connections for conv1
Tue 17:24: Setting up stream connections for conv2
Tue 17:24: FIFO depth: 65536
Tue 17:24: DRAM will be used to build the design
Tue 17:24: Setup streams for kernel "conv0"
Tue 17:24: # cycles:       2495232
Tue 17:24: # ifmap stream: 37632
Tue 17:24: # coeff stream: 1728
Tue 17:24: # ofmap stream: 200704
Tue 17:24: coeff vec size: 9
Tue 17:24: coeff stream bit width: 72
Tue 17:24: coeff stream chunk size: 9
Tue 17:24: Setup streams for kernel "pool0"
Tue 17:24: # cycles:       215296
Tue 17:24: # ifmap stream: 200704
Tue 17:24: # coeff stream: 37440
Tue 17:24: # ofmap stream: 50176
Tue 17:24: coeff vec size: 0
Tue 17:24: coeff stream bit width: 0
Tue 17:24: coeff stream chunk size: 0
Tue 17:24: Setup streams for kernel "conv1"
Tue 17:24: # cycles:       3686400
Tue 17:24: # ifmap stream: 50176
Tue 17:24: # coeff stream: 36864
Tue 17:24: # ofmap stream: 50176
Tue 17:24: coeff vec size: 9
Tue 17:24: coeff stream bit width: 72
Tue 17:24: coeff stream chunk size: 9
Tue 17:24: Setup streams for kernel "conv2"
Tue 17:24: # cycles:       3686400
Tue 17:24: # ifmap stream: 50176
Tue 17:24: # coeff stream: 36864
Tue 17:24: # ofmap stream: 50176
Tue 17:24: coeff vec size: 9
Tue 17:24: coeff stream bit width: 72
Tue 17:24: coeff stream chunk size: 9
Tue 17:24: Generating input files (VHDL, netlists, vendor specific IP cores)
Tue 19:31: Running back-end  build (15 phases)
Tue 19:31: (1/15) - Prepare MaxFile Data (GenerateMaxFileDataFile)
Tue 19:31: (2/15) - Synthesize DFE Modules (VivadoSynth)
Tue 19:31: Executing Synthesis Strategy VIVADO_DEFAULT
Tue 19:46: (3/15) - Generate Resource Report (VivadoResourceUsage)
Tue 19:46: (4/15) - Generate Annotated Source Code (VivadoResourceAnnotation)
Tue 19:46: (5/15) - Analyse Resource Usage (VivadoResourceCounter)
Tue 19:46: 
Tue 19:46: About to start chip vendor Map/Place/Route toolflow. This will take some time.
Tue 19:46: For this compile, we estimate this process may take longer than 1 hour.
Tue 19:46: We recommend running in simulation to verify correctness before building hardware.
Tue 19:46: 
Tue 19:46: PRELIMINARY RESOURCE USAGE
Tue 19:46: FPGA: xcVU9P-FLGB2104-2-E
Tue 19:46: Logic utilization:      221103 / 3546720 (6.23%)
Tue 19:46:   LUTs:                  86506 / 1182240 (7.32%)
Tue 19:46:   Primary FFs:          134597 / 2364480 (5.69%)
Tue 19:46: DSP blocks:                  9 / 6840    (0.13%)
Tue 19:46: Block memory (BRAM18):     672 / 4320    (15.56%)
Tue 19:46: Block memory (URAM):        22 / 960     (2.29%)
Tue 19:46: 
Tue 19:46: (6/15) - Analyse Power Usage (PreliminaryVivadoReportPower)
Tue 19:46: 
Tue 19:46: PRELIMINARY POWER REPORT
Tue 19:46: Total On-Chip Power (W) 9.84 (budget: 91.80) 
Tue 19:46: Dynamic Power (W)       7.17 
Tue 19:46: Device Static Power(W)  2.66 
Tue 19:46: 
Tue 19:46: (7/15) - Place DFE (VivadoImplementation)
Tue 19:46: Executing the following 5 Implementation Strategies in 5 threads:
Tue 19:46:  - VIVADO_DEFAULT
Tue 19:46:  - MAXELER1
Tue 19:46:  - MAXELER2
Tue 19:46:  - MAXELER3
Tue 19:46:  - MAXELER4
Tue 21:06: Implementation: Strategy "VIVADO_DEFAULT" failed timing with score 153 (best score 153)
Tue 21:10: Implementation: Strategy "MAXELER4" met timing with score 0 (best score 0)
Tue 21:10: Implementation: Strategy "MAXELER1" was cancelled (no timing score)
Tue 21:10: Implementation: Strategy "MAXELER2" was cancelled (no timing score)
Tue 21:10: (8/15) - Generate Resource Report (VivadoResourceUsage)
Tue 21:10: (9/15) - Generate Annotated Source Code (VivadoResourceAnnotation)
Tue 21:11: (10/15) - Analyse Power Usage (FinalVivadoReportPower)
Tue 21:11: 
Tue 21:11: FINAL POWER REPORT
Tue 21:11: Total On-Chip Power (W) 11.32 (budget: 91.80) 
Tue 21:11: Dynamic Power (W)        8.63 
Tue 21:11: Device Static Power(W)   2.69 
Tue 21:11: 
Tue 21:11: (11/15) - Generate Configuration (VivadoBitgen)
Tue 21:19: (12/15) - Update Checksum (VivadoUpdateChecksum)
Tue 21:21: (13/15) - Convert Programming File (VivadoCfgfileGen)
Tue 21:21: (14/15) - Generate MaxFile (VivadoGenerateMaxFile)
Tue 21:21: (15/15) - Clean Build Directory (VivadoCleanBuildDirectory)
Tue 21:21: 
Tue 21:21: FINAL RESOURCE USAGE
Tue 21:21: FPGA: xcVU9P-FLGB2104-2-E
Tue 21:21: Logic utilization:      201748 / 3546720 (5.69%)
Tue 21:21:   LUTs:                  76534 / 1182240 (6.47%)
Tue 21:21:   Primary FFs:          125214 / 2364480 (5.30%)
Tue 21:21: DSP blocks:                  9 / 6840    (0.13%)
Tue 21:21: Block memory (BRAM18):     672 / 4320    (15.56%)
Tue 21:21: Block memory (URAM):        22 / 960     (2.29%)
Tue 21:21: 
Tue 21:21: MaxFile: /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Resnet18FstMaxpool_MAIA_DFE_FREQ_300/results/Resnet18FstMaxpool.max (MD5Sum: 4d4b87d785a2632584509168b3916e36)
Tue 21:21: Build completed: Tue Dec 21 21:21:27 GMT 2021 (took 3 hours, 57 mins, 28 secs)
cp /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Resnet18FstMaxpool_MAIA_DFE_FREQ_300/results/Resnet18FstMaxpool.h /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Resnet18FstMaxpool_MAIA_DFE_FREQ_300/results/Maxfiles.h
cp /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Resnet18FstMaxpool_MAIA_DFE_FREQ_300/results/Resnet18FstMaxpool.max /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Resnet18FstMaxpool_MAIA_DFE_FREQ_300/results/Resnet18FstMaxpool_backup.max
rm /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Resnet18FstMaxpool_MAIA_DFE_FREQ_300/results/Resnet18FstMaxpool.h
rm /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Resnet18FstMaxpool_MAIA_DFE_FREQ_300/results/Resnet18FstMaxpool.max
mv /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Resnet18FstMaxpool_MAIA_DFE_FREQ_300/results/Resnet18FstMaxpool_backup.max /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Resnet18FstMaxpool_MAIA_DFE_FREQ_300/results/Resnet18FstMaxpool.max
# cp /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Resnet18FstMaxpool_MAIA_DFE_FREQ_300/results/../scratch/Resnet18FstMaxpool.h /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Resnet18FstMaxpool_MAIA_DFE_FREQ_300/results/Resnet18FstMaxpool.h
# cp /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Resnet18FstMaxpool_MAIA_DFE_FREQ_300/results/../scratch/Resnet18FstMaxpool.max /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Resnet18FstMaxpool_MAIA_DFE_FREQ_300/results/Resnet18FstMaxpool.max
# rm -rf /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Resnet18FstMaxpool_MAIA_DFE_FREQ_300/results/../scratch
sliccompile /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Resnet18FstMaxpool_MAIA_DFE_FREQ_300/results/Resnet18FstMaxpool.max Resnet18FstMaxpool_FREQ_300_dfe.o
Processing maxfile for MAX5_LIMA from '/mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Resnet18FstMaxpool_MAIA_DFE_FREQ_300/results/Resnet18FstMaxpool.max'.
/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/clang/bin/start.sh clang -fgnu89-inline -pipe -O0 -std=gnu99 -Wall -Werror -frandom-seed=foo -Wno-unused-variable -Wno-unused-function -fPIC -I /vol/cc/opt/maxeler/maxcompiler-2021.1/include/slic -DMAXFILE_INC="/dev/null" -DSLIC_NO_DESTRUCTORS -c /tmp/sliccompile_5982850236710276913/cobject/max_862972849678256746.c -o /tmp/sliccompile_5982850236710276913/cobject/max_862972849678256746.c.o 
/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/clang/bin/start.sh clang -fgnu89-inline -pipe -O0 -std=gnu99 -Wall -Werror -frandom-seed=foo -Wno-unused-variable -Wno-unused-function -fPIC -I /vol/cc/opt/maxeler/maxcompiler-2021.1/include/slic -DMAXFILE_INC="/mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Resnet18FstMaxpool_MAIA_DFE_FREQ_300/results/Resnet18FstMaxpool.max" -DSLIC_NO_DESTRUCTORS -c /vol/cc/opt/maxeler/maxcompiler-2021.1/src/slicinterface/MaxFileInit.c -o max_3268167381873434889.o 
ld -r /tmp/sliccompile_5982850236710276913/cobject/max_862972849678256746.c.o max_3268167381873434889.o -o Resnet18FstMaxpool_FREQ_300_dfe.o 
Copying .max file C object into '/mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/test/build/resnet_18_fst_maxpool'
g++ ../../src/resnet_18_fst_maxpool/Resnet18FstMaxpoolCpuCode.cpp -fopenmp -lrt -D_GLIBCXX_USE_CXX11_ABI=0 -O3 -std=c++11  -Wall -I/mnt/ccnas2/bdp/rz3515/cccad/opt/include -I/usr/local/include -I../src -I../src/include -I/mnt/ccnas2/bdp/rz3515/projects/deacon/runtime/include -I/vol/cc/opt/maxeler/maxcompiler-2021.1/include -I/vol/cc/opt/maxeler/maxcompiler-2021.1/include/slic -I/lib/maxeleros-sim/include -I/mnt/ccnas2/bdp/rz3515/projects/deacon/lib/dfe-snippets/include -D_XOPEN_SOURCE=600 -DDESIGN_   -I/mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Resnet18FstMaxpool_MAIA_DFE_FREQ_300/results -DDESIGN_NAME=Resnet18FstMaxpool -c -o Resnet18FstMaxpool_FREQ_300_dfec.o
g++ -fopenmp -lrt -D_GLIBCXX_USE_CXX11_ABI=0 -O3 -std=c++11  -Wall -I/mnt/ccnas2/bdp/rz3515/cccad/opt/include -I/usr/local/include -I../src -I../src/include -I/mnt/ccnas2/bdp/rz3515/projects/deacon/runtime/include -I/vol/cc/opt/maxeler/maxcompiler-2021.1/include -I/vol/cc/opt/maxeler/maxcompiler-2021.1/include/slic -I/lib/maxeleros-sim/include -I/mnt/ccnas2/bdp/rz3515/projects/deacon/lib/dfe-snippets/include -D_XOPEN_SOURCE=600 -DDESIGN_   -o Resnet18FstMaxpool_FREQ_300_dfe Resnet18FstMaxpool_FREQ_300_dfe.o Resnet18FstMaxpool_FREQ_300_dfec.o -L/mnt/ccnas2/bdp/rz3515/cccad/opt/lib -L/vol/cc/opt/maxeler/maxcompiler-2021.1/lib -L/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/maxeleros-sim/lib -L/lib/maxeleros-sim/lib -L./ -lmaxeleros -lglog -lgflags -lslic -lm -lpthread -lcurl
