
stm32L432KC_SSD1306.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000315c  0800018c  0800018c  0001018c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000658  080032e8  080032e8  000132e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003940  08003940  00020014  2**0
                  CONTENTS
  4 .ARM          00000008  08003940  08003940  00013940  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003948  08003948  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003948  08003948  00013948  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800394c  0800394c  0001394c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000014  20000000  08003950  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000558  20000014  08003964  00020014  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000056c  08003964  0002056c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b30b  00000000  00000000  00020044  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000017f8  00000000  00000000  0002b34f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000998  00000000  00000000  0002cb48  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000008b8  00000000  00000000  0002d4e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001fce4  00000000  00000000  0002dd98  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000085f3  00000000  00000000  0004da7c  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c04d1  00000000  00000000  0005606f  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00116540  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000026e8  00000000  00000000  001165bc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800018c <__do_global_dtors_aux>:
 800018c:	b510      	push	{r4, lr}
 800018e:	4c05      	ldr	r4, [pc, #20]	; (80001a4 <__do_global_dtors_aux+0x18>)
 8000190:	7823      	ldrb	r3, [r4, #0]
 8000192:	b933      	cbnz	r3, 80001a2 <__do_global_dtors_aux+0x16>
 8000194:	4b04      	ldr	r3, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x1c>)
 8000196:	b113      	cbz	r3, 800019e <__do_global_dtors_aux+0x12>
 8000198:	4804      	ldr	r0, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x20>)
 800019a:	f3af 8000 	nop.w
 800019e:	2301      	movs	r3, #1
 80001a0:	7023      	strb	r3, [r4, #0]
 80001a2:	bd10      	pop	{r4, pc}
 80001a4:	20000014 	.word	0x20000014
 80001a8:	00000000 	.word	0x00000000
 80001ac:	080032d0 	.word	0x080032d0

080001b0 <frame_dummy>:
 80001b0:	b508      	push	{r3, lr}
 80001b2:	4b03      	ldr	r3, [pc, #12]	; (80001c0 <frame_dummy+0x10>)
 80001b4:	b11b      	cbz	r3, 80001be <frame_dummy+0xe>
 80001b6:	4903      	ldr	r1, [pc, #12]	; (80001c4 <frame_dummy+0x14>)
 80001b8:	4803      	ldr	r0, [pc, #12]	; (80001c8 <frame_dummy+0x18>)
 80001ba:	f3af 8000 	nop.w
 80001be:	bd08      	pop	{r3, pc}
 80001c0:	00000000 	.word	0x00000000
 80001c4:	20000018 	.word	0x20000018
 80001c8:	080032d0 	.word	0x080032d0

080001cc <strlen>:
 80001cc:	4603      	mov	r3, r0
 80001ce:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d2:	2a00      	cmp	r2, #0
 80001d4:	d1fb      	bne.n	80001ce <strlen+0x2>
 80001d6:	1a18      	subs	r0, r3, r0
 80001d8:	3801      	subs	r0, #1
 80001da:	4770      	bx	lr

080001dc <__aeabi_uldivmod>:
 80001dc:	b953      	cbnz	r3, 80001f4 <__aeabi_uldivmod+0x18>
 80001de:	b94a      	cbnz	r2, 80001f4 <__aeabi_uldivmod+0x18>
 80001e0:	2900      	cmp	r1, #0
 80001e2:	bf08      	it	eq
 80001e4:	2800      	cmpeq	r0, #0
 80001e6:	bf1c      	itt	ne
 80001e8:	f04f 31ff 	movne.w	r1, #4294967295
 80001ec:	f04f 30ff 	movne.w	r0, #4294967295
 80001f0:	f000 b972 	b.w	80004d8 <__aeabi_idiv0>
 80001f4:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001fc:	f000 f806 	bl	800020c <__udivmoddi4>
 8000200:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000204:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000208:	b004      	add	sp, #16
 800020a:	4770      	bx	lr

0800020c <__udivmoddi4>:
 800020c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000210:	9e08      	ldr	r6, [sp, #32]
 8000212:	4604      	mov	r4, r0
 8000214:	4688      	mov	r8, r1
 8000216:	2b00      	cmp	r3, #0
 8000218:	d14b      	bne.n	80002b2 <__udivmoddi4+0xa6>
 800021a:	428a      	cmp	r2, r1
 800021c:	4615      	mov	r5, r2
 800021e:	d967      	bls.n	80002f0 <__udivmoddi4+0xe4>
 8000220:	fab2 f282 	clz	r2, r2
 8000224:	b14a      	cbz	r2, 800023a <__udivmoddi4+0x2e>
 8000226:	f1c2 0720 	rsb	r7, r2, #32
 800022a:	fa01 f302 	lsl.w	r3, r1, r2
 800022e:	fa20 f707 	lsr.w	r7, r0, r7
 8000232:	4095      	lsls	r5, r2
 8000234:	ea47 0803 	orr.w	r8, r7, r3
 8000238:	4094      	lsls	r4, r2
 800023a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800023e:	0c23      	lsrs	r3, r4, #16
 8000240:	fbb8 f7fe 	udiv	r7, r8, lr
 8000244:	fa1f fc85 	uxth.w	ip, r5
 8000248:	fb0e 8817 	mls	r8, lr, r7, r8
 800024c:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000250:	fb07 f10c 	mul.w	r1, r7, ip
 8000254:	4299      	cmp	r1, r3
 8000256:	d909      	bls.n	800026c <__udivmoddi4+0x60>
 8000258:	18eb      	adds	r3, r5, r3
 800025a:	f107 30ff 	add.w	r0, r7, #4294967295
 800025e:	f080 811b 	bcs.w	8000498 <__udivmoddi4+0x28c>
 8000262:	4299      	cmp	r1, r3
 8000264:	f240 8118 	bls.w	8000498 <__udivmoddi4+0x28c>
 8000268:	3f02      	subs	r7, #2
 800026a:	442b      	add	r3, r5
 800026c:	1a5b      	subs	r3, r3, r1
 800026e:	b2a4      	uxth	r4, r4
 8000270:	fbb3 f0fe 	udiv	r0, r3, lr
 8000274:	fb0e 3310 	mls	r3, lr, r0, r3
 8000278:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800027c:	fb00 fc0c 	mul.w	ip, r0, ip
 8000280:	45a4      	cmp	ip, r4
 8000282:	d909      	bls.n	8000298 <__udivmoddi4+0x8c>
 8000284:	192c      	adds	r4, r5, r4
 8000286:	f100 33ff 	add.w	r3, r0, #4294967295
 800028a:	f080 8107 	bcs.w	800049c <__udivmoddi4+0x290>
 800028e:	45a4      	cmp	ip, r4
 8000290:	f240 8104 	bls.w	800049c <__udivmoddi4+0x290>
 8000294:	3802      	subs	r0, #2
 8000296:	442c      	add	r4, r5
 8000298:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 800029c:	eba4 040c 	sub.w	r4, r4, ip
 80002a0:	2700      	movs	r7, #0
 80002a2:	b11e      	cbz	r6, 80002ac <__udivmoddi4+0xa0>
 80002a4:	40d4      	lsrs	r4, r2
 80002a6:	2300      	movs	r3, #0
 80002a8:	e9c6 4300 	strd	r4, r3, [r6]
 80002ac:	4639      	mov	r1, r7
 80002ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b2:	428b      	cmp	r3, r1
 80002b4:	d909      	bls.n	80002ca <__udivmoddi4+0xbe>
 80002b6:	2e00      	cmp	r6, #0
 80002b8:	f000 80eb 	beq.w	8000492 <__udivmoddi4+0x286>
 80002bc:	2700      	movs	r7, #0
 80002be:	e9c6 0100 	strd	r0, r1, [r6]
 80002c2:	4638      	mov	r0, r7
 80002c4:	4639      	mov	r1, r7
 80002c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ca:	fab3 f783 	clz	r7, r3
 80002ce:	2f00      	cmp	r7, #0
 80002d0:	d147      	bne.n	8000362 <__udivmoddi4+0x156>
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d302      	bcc.n	80002dc <__udivmoddi4+0xd0>
 80002d6:	4282      	cmp	r2, r0
 80002d8:	f200 80fa 	bhi.w	80004d0 <__udivmoddi4+0x2c4>
 80002dc:	1a84      	subs	r4, r0, r2
 80002de:	eb61 0303 	sbc.w	r3, r1, r3
 80002e2:	2001      	movs	r0, #1
 80002e4:	4698      	mov	r8, r3
 80002e6:	2e00      	cmp	r6, #0
 80002e8:	d0e0      	beq.n	80002ac <__udivmoddi4+0xa0>
 80002ea:	e9c6 4800 	strd	r4, r8, [r6]
 80002ee:	e7dd      	b.n	80002ac <__udivmoddi4+0xa0>
 80002f0:	b902      	cbnz	r2, 80002f4 <__udivmoddi4+0xe8>
 80002f2:	deff      	udf	#255	; 0xff
 80002f4:	fab2 f282 	clz	r2, r2
 80002f8:	2a00      	cmp	r2, #0
 80002fa:	f040 808f 	bne.w	800041c <__udivmoddi4+0x210>
 80002fe:	1b49      	subs	r1, r1, r5
 8000300:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000304:	fa1f f885 	uxth.w	r8, r5
 8000308:	2701      	movs	r7, #1
 800030a:	fbb1 fcfe 	udiv	ip, r1, lr
 800030e:	0c23      	lsrs	r3, r4, #16
 8000310:	fb0e 111c 	mls	r1, lr, ip, r1
 8000314:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000318:	fb08 f10c 	mul.w	r1, r8, ip
 800031c:	4299      	cmp	r1, r3
 800031e:	d907      	bls.n	8000330 <__udivmoddi4+0x124>
 8000320:	18eb      	adds	r3, r5, r3
 8000322:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000326:	d202      	bcs.n	800032e <__udivmoddi4+0x122>
 8000328:	4299      	cmp	r1, r3
 800032a:	f200 80cd 	bhi.w	80004c8 <__udivmoddi4+0x2bc>
 800032e:	4684      	mov	ip, r0
 8000330:	1a59      	subs	r1, r3, r1
 8000332:	b2a3      	uxth	r3, r4
 8000334:	fbb1 f0fe 	udiv	r0, r1, lr
 8000338:	fb0e 1410 	mls	r4, lr, r0, r1
 800033c:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000340:	fb08 f800 	mul.w	r8, r8, r0
 8000344:	45a0      	cmp	r8, r4
 8000346:	d907      	bls.n	8000358 <__udivmoddi4+0x14c>
 8000348:	192c      	adds	r4, r5, r4
 800034a:	f100 33ff 	add.w	r3, r0, #4294967295
 800034e:	d202      	bcs.n	8000356 <__udivmoddi4+0x14a>
 8000350:	45a0      	cmp	r8, r4
 8000352:	f200 80b6 	bhi.w	80004c2 <__udivmoddi4+0x2b6>
 8000356:	4618      	mov	r0, r3
 8000358:	eba4 0408 	sub.w	r4, r4, r8
 800035c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000360:	e79f      	b.n	80002a2 <__udivmoddi4+0x96>
 8000362:	f1c7 0c20 	rsb	ip, r7, #32
 8000366:	40bb      	lsls	r3, r7
 8000368:	fa22 fe0c 	lsr.w	lr, r2, ip
 800036c:	ea4e 0e03 	orr.w	lr, lr, r3
 8000370:	fa01 f407 	lsl.w	r4, r1, r7
 8000374:	fa20 f50c 	lsr.w	r5, r0, ip
 8000378:	fa21 f30c 	lsr.w	r3, r1, ip
 800037c:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000380:	4325      	orrs	r5, r4
 8000382:	fbb3 f9f8 	udiv	r9, r3, r8
 8000386:	0c2c      	lsrs	r4, r5, #16
 8000388:	fb08 3319 	mls	r3, r8, r9, r3
 800038c:	fa1f fa8e 	uxth.w	sl, lr
 8000390:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000394:	fb09 f40a 	mul.w	r4, r9, sl
 8000398:	429c      	cmp	r4, r3
 800039a:	fa02 f207 	lsl.w	r2, r2, r7
 800039e:	fa00 f107 	lsl.w	r1, r0, r7
 80003a2:	d90b      	bls.n	80003bc <__udivmoddi4+0x1b0>
 80003a4:	eb1e 0303 	adds.w	r3, lr, r3
 80003a8:	f109 30ff 	add.w	r0, r9, #4294967295
 80003ac:	f080 8087 	bcs.w	80004be <__udivmoddi4+0x2b2>
 80003b0:	429c      	cmp	r4, r3
 80003b2:	f240 8084 	bls.w	80004be <__udivmoddi4+0x2b2>
 80003b6:	f1a9 0902 	sub.w	r9, r9, #2
 80003ba:	4473      	add	r3, lr
 80003bc:	1b1b      	subs	r3, r3, r4
 80003be:	b2ad      	uxth	r5, r5
 80003c0:	fbb3 f0f8 	udiv	r0, r3, r8
 80003c4:	fb08 3310 	mls	r3, r8, r0, r3
 80003c8:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80003cc:	fb00 fa0a 	mul.w	sl, r0, sl
 80003d0:	45a2      	cmp	sl, r4
 80003d2:	d908      	bls.n	80003e6 <__udivmoddi4+0x1da>
 80003d4:	eb1e 0404 	adds.w	r4, lr, r4
 80003d8:	f100 33ff 	add.w	r3, r0, #4294967295
 80003dc:	d26b      	bcs.n	80004b6 <__udivmoddi4+0x2aa>
 80003de:	45a2      	cmp	sl, r4
 80003e0:	d969      	bls.n	80004b6 <__udivmoddi4+0x2aa>
 80003e2:	3802      	subs	r0, #2
 80003e4:	4474      	add	r4, lr
 80003e6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003ea:	fba0 8902 	umull	r8, r9, r0, r2
 80003ee:	eba4 040a 	sub.w	r4, r4, sl
 80003f2:	454c      	cmp	r4, r9
 80003f4:	46c2      	mov	sl, r8
 80003f6:	464b      	mov	r3, r9
 80003f8:	d354      	bcc.n	80004a4 <__udivmoddi4+0x298>
 80003fa:	d051      	beq.n	80004a0 <__udivmoddi4+0x294>
 80003fc:	2e00      	cmp	r6, #0
 80003fe:	d069      	beq.n	80004d4 <__udivmoddi4+0x2c8>
 8000400:	ebb1 050a 	subs.w	r5, r1, sl
 8000404:	eb64 0403 	sbc.w	r4, r4, r3
 8000408:	fa04 fc0c 	lsl.w	ip, r4, ip
 800040c:	40fd      	lsrs	r5, r7
 800040e:	40fc      	lsrs	r4, r7
 8000410:	ea4c 0505 	orr.w	r5, ip, r5
 8000414:	e9c6 5400 	strd	r5, r4, [r6]
 8000418:	2700      	movs	r7, #0
 800041a:	e747      	b.n	80002ac <__udivmoddi4+0xa0>
 800041c:	f1c2 0320 	rsb	r3, r2, #32
 8000420:	fa20 f703 	lsr.w	r7, r0, r3
 8000424:	4095      	lsls	r5, r2
 8000426:	fa01 f002 	lsl.w	r0, r1, r2
 800042a:	fa21 f303 	lsr.w	r3, r1, r3
 800042e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000432:	4338      	orrs	r0, r7
 8000434:	0c01      	lsrs	r1, r0, #16
 8000436:	fbb3 f7fe 	udiv	r7, r3, lr
 800043a:	fa1f f885 	uxth.w	r8, r5
 800043e:	fb0e 3317 	mls	r3, lr, r7, r3
 8000442:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000446:	fb07 f308 	mul.w	r3, r7, r8
 800044a:	428b      	cmp	r3, r1
 800044c:	fa04 f402 	lsl.w	r4, r4, r2
 8000450:	d907      	bls.n	8000462 <__udivmoddi4+0x256>
 8000452:	1869      	adds	r1, r5, r1
 8000454:	f107 3cff 	add.w	ip, r7, #4294967295
 8000458:	d22f      	bcs.n	80004ba <__udivmoddi4+0x2ae>
 800045a:	428b      	cmp	r3, r1
 800045c:	d92d      	bls.n	80004ba <__udivmoddi4+0x2ae>
 800045e:	3f02      	subs	r7, #2
 8000460:	4429      	add	r1, r5
 8000462:	1acb      	subs	r3, r1, r3
 8000464:	b281      	uxth	r1, r0
 8000466:	fbb3 f0fe 	udiv	r0, r3, lr
 800046a:	fb0e 3310 	mls	r3, lr, r0, r3
 800046e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000472:	fb00 f308 	mul.w	r3, r0, r8
 8000476:	428b      	cmp	r3, r1
 8000478:	d907      	bls.n	800048a <__udivmoddi4+0x27e>
 800047a:	1869      	adds	r1, r5, r1
 800047c:	f100 3cff 	add.w	ip, r0, #4294967295
 8000480:	d217      	bcs.n	80004b2 <__udivmoddi4+0x2a6>
 8000482:	428b      	cmp	r3, r1
 8000484:	d915      	bls.n	80004b2 <__udivmoddi4+0x2a6>
 8000486:	3802      	subs	r0, #2
 8000488:	4429      	add	r1, r5
 800048a:	1ac9      	subs	r1, r1, r3
 800048c:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000490:	e73b      	b.n	800030a <__udivmoddi4+0xfe>
 8000492:	4637      	mov	r7, r6
 8000494:	4630      	mov	r0, r6
 8000496:	e709      	b.n	80002ac <__udivmoddi4+0xa0>
 8000498:	4607      	mov	r7, r0
 800049a:	e6e7      	b.n	800026c <__udivmoddi4+0x60>
 800049c:	4618      	mov	r0, r3
 800049e:	e6fb      	b.n	8000298 <__udivmoddi4+0x8c>
 80004a0:	4541      	cmp	r1, r8
 80004a2:	d2ab      	bcs.n	80003fc <__udivmoddi4+0x1f0>
 80004a4:	ebb8 0a02 	subs.w	sl, r8, r2
 80004a8:	eb69 020e 	sbc.w	r2, r9, lr
 80004ac:	3801      	subs	r0, #1
 80004ae:	4613      	mov	r3, r2
 80004b0:	e7a4      	b.n	80003fc <__udivmoddi4+0x1f0>
 80004b2:	4660      	mov	r0, ip
 80004b4:	e7e9      	b.n	800048a <__udivmoddi4+0x27e>
 80004b6:	4618      	mov	r0, r3
 80004b8:	e795      	b.n	80003e6 <__udivmoddi4+0x1da>
 80004ba:	4667      	mov	r7, ip
 80004bc:	e7d1      	b.n	8000462 <__udivmoddi4+0x256>
 80004be:	4681      	mov	r9, r0
 80004c0:	e77c      	b.n	80003bc <__udivmoddi4+0x1b0>
 80004c2:	3802      	subs	r0, #2
 80004c4:	442c      	add	r4, r5
 80004c6:	e747      	b.n	8000358 <__udivmoddi4+0x14c>
 80004c8:	f1ac 0c02 	sub.w	ip, ip, #2
 80004cc:	442b      	add	r3, r5
 80004ce:	e72f      	b.n	8000330 <__udivmoddi4+0x124>
 80004d0:	4638      	mov	r0, r7
 80004d2:	e708      	b.n	80002e6 <__udivmoddi4+0xda>
 80004d4:	4637      	mov	r7, r6
 80004d6:	e6e9      	b.n	80002ac <__udivmoddi4+0xa0>

080004d8 <__aeabi_idiv0>:
 80004d8:	4770      	bx	lr
 80004da:	bf00      	nop

080004dc <main>:
	ssd1306_TestAll();
}
int x =0;

int main(void)
{
 80004dc:	b5b0      	push	{r4, r5, r7, lr}
 80004de:	b082      	sub	sp, #8
 80004e0:	af00      	add	r7, sp, #0
  HAL_Init();
 80004e2:	f001 fa34 	bl	800194e <HAL_Init>

  MX_GPIO_Init();
 80004e6:	f000 fe83 	bl	80011f0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80004ea:	f000 fe51 	bl	8001190 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80004ee:	f000 fe0f 	bl	8001110 <MX_I2C1_Init>

  debug_print("Hello from STM32L432KC dev board\r\n");
 80004f2:	4a24      	ldr	r2, [pc, #144]	; (8000584 <main+0xa8>)
 80004f4:	4b24      	ldr	r3, [pc, #144]	; (8000588 <main+0xac>)
 80004f6:	4614      	mov	r4, r2
 80004f8:	461d      	mov	r5, r3
 80004fa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80004fc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80004fe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000500:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000502:	682b      	ldr	r3, [r5, #0]
 8000504:	461a      	mov	r2, r3
 8000506:	8022      	strh	r2, [r4, #0]
 8000508:	3402      	adds	r4, #2
 800050a:	0c1b      	lsrs	r3, r3, #16
 800050c:	7023      	strb	r3, [r4, #0]
 800050e:	481d      	ldr	r0, [pc, #116]	; (8000584 <main+0xa8>)
 8000510:	f7ff fe5c 	bl	80001cc <strlen>
 8000514:	4603      	mov	r3, r0
 8000516:	b29a      	uxth	r2, r3
 8000518:	f04f 33ff 	mov.w	r3, #4294967295
 800051c:	4919      	ldr	r1, [pc, #100]	; (8000584 <main+0xa8>)
 800051e:	481b      	ldr	r0, [pc, #108]	; (800058c <main+0xb0>)
 8000520:	f002 fa24 	bl	800296c <HAL_UART_Transmit>
  ssd1306_Init();
 8000524:	f000 feee 	bl	8001304 <ssd1306_Init>

  ssd1306_Fill(Black);
 8000528:	2000      	movs	r0, #0
 800052a:	f000 ff59 	bl	80013e0 <ssd1306_Fill>
  ssd1306_SetCursor(5, 18);
 800052e:	2112      	movs	r1, #18
 8000530:	2005      	movs	r0, #5
 8000532:	f001 f8ab 	bl	800168c <ssd1306_SetCursor>
  ssd1306_WriteString("8===D >>", Font_6x8, White);
 8000536:	4a16      	ldr	r2, [pc, #88]	; (8000590 <main+0xb4>)
 8000538:	2301      	movs	r3, #1
 800053a:	ca06      	ldmia	r2, {r1, r2}
 800053c:	4815      	ldr	r0, [pc, #84]	; (8000594 <main+0xb8>)
 800053e:	f001 f87f 	bl	8001640 <ssd1306_WriteString>
  ssd1306_SetCursor(50, 26+18);
 8000542:	212c      	movs	r1, #44	; 0x2c
 8000544:	2032      	movs	r0, #50	; 0x32
 8000546:	f001 f8a1 	bl	800168c <ssd1306_SetCursor>
  ssd1306_UpdateScreen();
 800054a:	f000 ff6b 	bl	8001424 <ssd1306_UpdateScreen>
 // init();
  int x = 10;
 800054e:	230a      	movs	r3, #10
 8000550:	603b      	str	r3, [r7, #0]
  int y1 =40;
 8000552:	2328      	movs	r3, #40	; 0x28
 8000554:	607b      	str	r3, [r7, #4]
  while (1)
  {

vliegtuig(y1);
 8000556:	6878      	ldr	r0, [r7, #4]
 8000558:	f000 fa4d 	bl	80009f6 <vliegtuig>
wolk();
 800055c:	f000 f81c 	bl	8000598 <wolk>
    if (y1 == 80)
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	2b50      	cmp	r3, #80	; 0x50
 8000564:	d101      	bne.n	800056a <main+0x8e>
    {
    	y1 =40;
 8000566:	2328      	movs	r3, #40	; 0x28
 8000568:	607b      	str	r3, [r7, #4]
    }
	  ssd1306_UpdateScreen();
 800056a:	f000 ff5b 	bl	8001424 <ssd1306_UpdateScreen>
	 HAL_Delay(500);
 800056e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000572:	f001 fa5d 	bl	8001a30 <HAL_Delay>
	  ssd1306_Fill(Black);
 8000576:	2000      	movs	r0, #0
 8000578:	f000 ff32 	bl	80013e0 <ssd1306_Fill>
	 y1 = y1 +20;
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	3314      	adds	r3, #20
 8000580:	607b      	str	r3, [r7, #4]
  {
 8000582:	e7e8      	b.n	8000556 <main+0x7a>
 8000584:	20000030 	.word	0x20000030
 8000588:	080032e8 	.word	0x080032e8
 800058c:	200004e8 	.word	0x200004e8
 8000590:	20000000 	.word	0x20000000
 8000594:	0800330c 	.word	0x0800330c

08000598 <wolk>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
int wolk()
{
 8000598:	b580      	push	{r7, lr}
 800059a:	b082      	sub	sp, #8
 800059c:	af00      	add	r7, sp, #0
	int y1= 80;
 800059e:	2350      	movs	r3, #80	; 0x50
 80005a0:	607b      	str	r3, [r7, #4]
	ssd1306_DrawPixel(12, 6+y1 , White);
 80005a2:	687b      	ldr	r3, [r7, #4]
 80005a4:	b2db      	uxtb	r3, r3
 80005a6:	3306      	adds	r3, #6
 80005a8:	b2db      	uxtb	r3, r3
 80005aa:	2201      	movs	r2, #1
 80005ac:	4619      	mov	r1, r3
 80005ae:	200c      	movs	r0, #12
 80005b0:	f000 ff5e 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(13, 6+y1 , White);
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	b2db      	uxtb	r3, r3
 80005b8:	3306      	adds	r3, #6
 80005ba:	b2db      	uxtb	r3, r3
 80005bc:	2201      	movs	r2, #1
 80005be:	4619      	mov	r1, r3
 80005c0:	200d      	movs	r0, #13
 80005c2:	f000 ff55 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(14, 6+y1 , White);
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	b2db      	uxtb	r3, r3
 80005ca:	3306      	adds	r3, #6
 80005cc:	b2db      	uxtb	r3, r3
 80005ce:	2201      	movs	r2, #1
 80005d0:	4619      	mov	r1, r3
 80005d2:	200e      	movs	r0, #14
 80005d4:	f000 ff4c 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(15, 6+y1 , White);
 80005d8:	687b      	ldr	r3, [r7, #4]
 80005da:	b2db      	uxtb	r3, r3
 80005dc:	3306      	adds	r3, #6
 80005de:	b2db      	uxtb	r3, r3
 80005e0:	2201      	movs	r2, #1
 80005e2:	4619      	mov	r1, r3
 80005e4:	200f      	movs	r0, #15
 80005e6:	f000 ff43 	bl	8001470 <ssd1306_DrawPixel>
	//2de lijn ***__***
	ssd1306_DrawPixel(10, 7+y1 , White);
 80005ea:	687b      	ldr	r3, [r7, #4]
 80005ec:	b2db      	uxtb	r3, r3
 80005ee:	3307      	adds	r3, #7
 80005f0:	b2db      	uxtb	r3, r3
 80005f2:	2201      	movs	r2, #1
 80005f4:	4619      	mov	r1, r3
 80005f6:	200a      	movs	r0, #10
 80005f8:	f000 ff3a 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(11, 7+y1 , White);
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	b2db      	uxtb	r3, r3
 8000600:	3307      	adds	r3, #7
 8000602:	b2db      	uxtb	r3, r3
 8000604:	2201      	movs	r2, #1
 8000606:	4619      	mov	r1, r3
 8000608:	200b      	movs	r0, #11
 800060a:	f000 ff31 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(12, 7+y1 , White);
 800060e:	687b      	ldr	r3, [r7, #4]
 8000610:	b2db      	uxtb	r3, r3
 8000612:	3307      	adds	r3, #7
 8000614:	b2db      	uxtb	r3, r3
 8000616:	2201      	movs	r2, #1
 8000618:	4619      	mov	r1, r3
 800061a:	200c      	movs	r0, #12
 800061c:	f000 ff28 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(15, 7+y1 , White);
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	b2db      	uxtb	r3, r3
 8000624:	3307      	adds	r3, #7
 8000626:	b2db      	uxtb	r3, r3
 8000628:	2201      	movs	r2, #1
 800062a:	4619      	mov	r1, r3
 800062c:	200f      	movs	r0, #15
 800062e:	f000 ff1f 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(16, 7+y1 , White);
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	b2db      	uxtb	r3, r3
 8000636:	3307      	adds	r3, #7
 8000638:	b2db      	uxtb	r3, r3
 800063a:	2201      	movs	r2, #1
 800063c:	4619      	mov	r1, r3
 800063e:	2010      	movs	r0, #16
 8000640:	f000 ff16 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(17, 7+y1 , White);
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	b2db      	uxtb	r3, r3
 8000648:	3307      	adds	r3, #7
 800064a:	b2db      	uxtb	r3, r3
 800064c:	2201      	movs	r2, #1
 800064e:	4619      	mov	r1, r3
 8000650:	2011      	movs	r0, #17
 8000652:	f000 ff0d 	bl	8001470 <ssd1306_DrawPixel>
	//3de lijn **_______*
	ssd1306_DrawPixel(9, 8+y1 , White);
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	b2db      	uxtb	r3, r3
 800065a:	3308      	adds	r3, #8
 800065c:	b2db      	uxtb	r3, r3
 800065e:	2201      	movs	r2, #1
 8000660:	4619      	mov	r1, r3
 8000662:	2009      	movs	r0, #9
 8000664:	f000 ff04 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(10, 8+y1 , White);
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	b2db      	uxtb	r3, r3
 800066c:	3308      	adds	r3, #8
 800066e:	b2db      	uxtb	r3, r3
 8000670:	2201      	movs	r2, #1
 8000672:	4619      	mov	r1, r3
 8000674:	200a      	movs	r0, #10
 8000676:	f000 fefb 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(18, 8+y1 , White);
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	b2db      	uxtb	r3, r3
 800067e:	3308      	adds	r3, #8
 8000680:	b2db      	uxtb	r3, r3
 8000682:	2201      	movs	r2, #1
 8000684:	4619      	mov	r1, r3
 8000686:	2012      	movs	r0, #18
 8000688:	f000 fef2 	bl	8001470 <ssd1306_DrawPixel>
	//4de lijn ***_________*****
	ssd1306_DrawPixel(7, 9+y1 , White);
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	b2db      	uxtb	r3, r3
 8000690:	3309      	adds	r3, #9
 8000692:	b2db      	uxtb	r3, r3
 8000694:	2201      	movs	r2, #1
 8000696:	4619      	mov	r1, r3
 8000698:	2007      	movs	r0, #7
 800069a:	f000 fee9 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(8, 9+y1 , White);
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	b2db      	uxtb	r3, r3
 80006a2:	3309      	adds	r3, #9
 80006a4:	b2db      	uxtb	r3, r3
 80006a6:	2201      	movs	r2, #1
 80006a8:	4619      	mov	r1, r3
 80006aa:	2008      	movs	r0, #8
 80006ac:	f000 fee0 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(9, 9+y1 , White);
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	b2db      	uxtb	r3, r3
 80006b4:	3309      	adds	r3, #9
 80006b6:	b2db      	uxtb	r3, r3
 80006b8:	2201      	movs	r2, #1
 80006ba:	4619      	mov	r1, r3
 80006bc:	2009      	movs	r0, #9
 80006be:	f000 fed7 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(19, 9+y1 , White);
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	b2db      	uxtb	r3, r3
 80006c6:	3309      	adds	r3, #9
 80006c8:	b2db      	uxtb	r3, r3
 80006ca:	2201      	movs	r2, #1
 80006cc:	4619      	mov	r1, r3
 80006ce:	2013      	movs	r0, #19
 80006d0:	f000 fece 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(20, 9+y1 , White);
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	b2db      	uxtb	r3, r3
 80006d8:	3309      	adds	r3, #9
 80006da:	b2db      	uxtb	r3, r3
 80006dc:	2201      	movs	r2, #1
 80006de:	4619      	mov	r1, r3
 80006e0:	2014      	movs	r0, #20
 80006e2:	f000 fec5 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(21, 9+y1 , White);
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	b2db      	uxtb	r3, r3
 80006ea:	3309      	adds	r3, #9
 80006ec:	b2db      	uxtb	r3, r3
 80006ee:	2201      	movs	r2, #1
 80006f0:	4619      	mov	r1, r3
 80006f2:	2015      	movs	r0, #21
 80006f4:	f000 febc 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(22, 9+y1 , White);
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	b2db      	uxtb	r3, r3
 80006fc:	3309      	adds	r3, #9
 80006fe:	b2db      	uxtb	r3, r3
 8000700:	2201      	movs	r2, #1
 8000702:	4619      	mov	r1, r3
 8000704:	2016      	movs	r0, #22
 8000706:	f000 feb3 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(23, 9+y1 , White);
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	b2db      	uxtb	r3, r3
 800070e:	3309      	adds	r3, #9
 8000710:	b2db      	uxtb	r3, r3
 8000712:	2201      	movs	r2, #1
 8000714:	4619      	mov	r1, r3
 8000716:	2017      	movs	r0, #23
 8000718:	f000 feaa 	bl	8001470 <ssd1306_DrawPixel>
	//5de lijn *_*_________*___**
	ssd1306_DrawPixel(7, 10+y1 , White);
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	b2db      	uxtb	r3, r3
 8000720:	330a      	adds	r3, #10
 8000722:	b2db      	uxtb	r3, r3
 8000724:	2201      	movs	r2, #1
 8000726:	4619      	mov	r1, r3
 8000728:	2007      	movs	r0, #7
 800072a:	f000 fea1 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(9, 10+y1 , White);
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	b2db      	uxtb	r3, r3
 8000732:	330a      	adds	r3, #10
 8000734:	b2db      	uxtb	r3, r3
 8000736:	2201      	movs	r2, #1
 8000738:	4619      	mov	r1, r3
 800073a:	2009      	movs	r0, #9
 800073c:	f000 fe98 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(19, 10+y1 , White);
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	b2db      	uxtb	r3, r3
 8000744:	330a      	adds	r3, #10
 8000746:	b2db      	uxtb	r3, r3
 8000748:	2201      	movs	r2, #1
 800074a:	4619      	mov	r1, r3
 800074c:	2013      	movs	r0, #19
 800074e:	f000 fe8f 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(23, 10+y1 , White);
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	b2db      	uxtb	r3, r3
 8000756:	330a      	adds	r3, #10
 8000758:	b2db      	uxtb	r3, r3
 800075a:	2201      	movs	r2, #1
 800075c:	4619      	mov	r1, r3
 800075e:	2017      	movs	r0, #23
 8000760:	f000 fe86 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(24, 10+y1 , White);
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	b2db      	uxtb	r3, r3
 8000768:	330a      	adds	r3, #10
 800076a:	b2db      	uxtb	r3, r3
 800076c:	2201      	movs	r2, #1
 800076e:	4619      	mov	r1, r3
 8000770:	2018      	movs	r0, #24
 8000772:	f000 fe7d 	bl	8001470 <ssd1306_DrawPixel>
	//6de lijn **___**_______*_____*
	ssd1306_DrawPixel(5, 11+y1 , White);
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	b2db      	uxtb	r3, r3
 800077a:	330b      	adds	r3, #11
 800077c:	b2db      	uxtb	r3, r3
 800077e:	2201      	movs	r2, #1
 8000780:	4619      	mov	r1, r3
 8000782:	2005      	movs	r0, #5
 8000784:	f000 fe74 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(6, 11+y1 , White);
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	b2db      	uxtb	r3, r3
 800078c:	330b      	adds	r3, #11
 800078e:	b2db      	uxtb	r3, r3
 8000790:	2201      	movs	r2, #1
 8000792:	4619      	mov	r1, r3
 8000794:	2006      	movs	r0, #6
 8000796:	f000 fe6b 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(10, 11+y1 , White);
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	b2db      	uxtb	r3, r3
 800079e:	330b      	adds	r3, #11
 80007a0:	b2db      	uxtb	r3, r3
 80007a2:	2201      	movs	r2, #1
 80007a4:	4619      	mov	r1, r3
 80007a6:	200a      	movs	r0, #10
 80007a8:	f000 fe62 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(11, 11+y1 , White);
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	b2db      	uxtb	r3, r3
 80007b0:	330b      	adds	r3, #11
 80007b2:	b2db      	uxtb	r3, r3
 80007b4:	2201      	movs	r2, #1
 80007b6:	4619      	mov	r1, r3
 80007b8:	200b      	movs	r0, #11
 80007ba:	f000 fe59 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(19, 11+y1 , White);
 80007be:	687b      	ldr	r3, [r7, #4]
 80007c0:	b2db      	uxtb	r3, r3
 80007c2:	330b      	adds	r3, #11
 80007c4:	b2db      	uxtb	r3, r3
 80007c6:	2201      	movs	r2, #1
 80007c8:	4619      	mov	r1, r3
 80007ca:	2013      	movs	r0, #19
 80007cc:	f000 fe50 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(25, 11+y1 , White);
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	b2db      	uxtb	r3, r3
 80007d4:	330b      	adds	r3, #11
 80007d6:	b2db      	uxtb	r3, r3
 80007d8:	2201      	movs	r2, #1
 80007da:	4619      	mov	r1, r3
 80007dc:	2019      	movs	r0, #25
 80007de:	f000 fe47 	bl	8001470 <ssd1306_DrawPixel>
	//7de lijn *_______*___*
	ssd1306_DrawPixel(4, 12+y1 , White);
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	b2db      	uxtb	r3, r3
 80007e6:	330c      	adds	r3, #12
 80007e8:	b2db      	uxtb	r3, r3
 80007ea:	2201      	movs	r2, #1
 80007ec:	4619      	mov	r1, r3
 80007ee:	2004      	movs	r0, #4
 80007f0:	f000 fe3e 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(12, 12+y1 , White);
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	b2db      	uxtb	r3, r3
 80007f8:	330c      	adds	r3, #12
 80007fa:	b2db      	uxtb	r3, r3
 80007fc:	2201      	movs	r2, #1
 80007fe:	4619      	mov	r1, r3
 8000800:	200c      	movs	r0, #12
 8000802:	f000 fe35 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(26, 12+y1 , White);
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	b2db      	uxtb	r3, r3
 800080a:	330c      	adds	r3, #12
 800080c:	b2db      	uxtb	r3, r3
 800080e:	2201      	movs	r2, #1
 8000810:	4619      	mov	r1, r3
 8000812:	201a      	movs	r0, #26
 8000814:	f000 fe2c 	bl	8001470 <ssd1306_DrawPixel>
	//8ste lijn *______________________*
	ssd1306_DrawPixel(3, 13+y1 , White);
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	b2db      	uxtb	r3, r3
 800081c:	330d      	adds	r3, #13
 800081e:	b2db      	uxtb	r3, r3
 8000820:	2201      	movs	r2, #1
 8000822:	4619      	mov	r1, r3
 8000824:	2003      	movs	r0, #3
 8000826:	f000 fe23 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(26, 13+y1 , White);
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	b2db      	uxtb	r3, r3
 800082e:	330d      	adds	r3, #13
 8000830:	b2db      	uxtb	r3, r3
 8000832:	2201      	movs	r2, #1
 8000834:	4619      	mov	r1, r3
 8000836:	201a      	movs	r0, #26
 8000838:	f000 fe1a 	bl	8001470 <ssd1306_DrawPixel>
	//9de lijn *_________________*****
	ssd1306_DrawPixel(3, 14+y1 , White);
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	b2db      	uxtb	r3, r3
 8000840:	330e      	adds	r3, #14
 8000842:	b2db      	uxtb	r3, r3
 8000844:	2201      	movs	r2, #1
 8000846:	4619      	mov	r1, r3
 8000848:	2003      	movs	r0, #3
 800084a:	f000 fe11 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(21, 14+y1 , White);
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	b2db      	uxtb	r3, r3
 8000852:	330e      	adds	r3, #14
 8000854:	b2db      	uxtb	r3, r3
 8000856:	2201      	movs	r2, #1
 8000858:	4619      	mov	r1, r3
 800085a:	2015      	movs	r0, #21
 800085c:	f000 fe08 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(22, 14+y1 , White);
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	b2db      	uxtb	r3, r3
 8000864:	330e      	adds	r3, #14
 8000866:	b2db      	uxtb	r3, r3
 8000868:	2201      	movs	r2, #1
 800086a:	4619      	mov	r1, r3
 800086c:	2016      	movs	r0, #22
 800086e:	f000 fdff 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(23, 14+y1 , White);
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	b2db      	uxtb	r3, r3
 8000876:	330e      	adds	r3, #14
 8000878:	b2db      	uxtb	r3, r3
 800087a:	2201      	movs	r2, #1
 800087c:	4619      	mov	r1, r3
 800087e:	2017      	movs	r0, #23
 8000880:	f000 fdf6 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(24, 14+y1 , White);
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	b2db      	uxtb	r3, r3
 8000888:	330e      	adds	r3, #14
 800088a:	b2db      	uxtb	r3, r3
 800088c:	2201      	movs	r2, #1
 800088e:	4619      	mov	r1, r3
 8000890:	2018      	movs	r0, #24
 8000892:	f000 fded 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(25, 14+y1 , White);
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	b2db      	uxtb	r3, r3
 800089a:	330e      	adds	r3, #14
 800089c:	b2db      	uxtb	r3, r3
 800089e:	2201      	movs	r2, #1
 80008a0:	4619      	mov	r1, r3
 80008a2:	2019      	movs	r0, #25
 80008a4:	f000 fde4 	bl	8001470 <ssd1306_DrawPixel>
	//10de lijn ******************
	ssd1306_DrawPixel(4, 15+y1 , White);
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	b2db      	uxtb	r3, r3
 80008ac:	330f      	adds	r3, #15
 80008ae:	b2db      	uxtb	r3, r3
 80008b0:	2201      	movs	r2, #1
 80008b2:	4619      	mov	r1, r3
 80008b4:	2004      	movs	r0, #4
 80008b6:	f000 fddb 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(5, 15+y1 , White);
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	b2db      	uxtb	r3, r3
 80008be:	330f      	adds	r3, #15
 80008c0:	b2db      	uxtb	r3, r3
 80008c2:	2201      	movs	r2, #1
 80008c4:	4619      	mov	r1, r3
 80008c6:	2005      	movs	r0, #5
 80008c8:	f000 fdd2 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(6, 15+y1 , White);
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	b2db      	uxtb	r3, r3
 80008d0:	330f      	adds	r3, #15
 80008d2:	b2db      	uxtb	r3, r3
 80008d4:	2201      	movs	r2, #1
 80008d6:	4619      	mov	r1, r3
 80008d8:	2006      	movs	r0, #6
 80008da:	f000 fdc9 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(7, 15+y1 , White);
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	b2db      	uxtb	r3, r3
 80008e2:	330f      	adds	r3, #15
 80008e4:	b2db      	uxtb	r3, r3
 80008e6:	2201      	movs	r2, #1
 80008e8:	4619      	mov	r1, r3
 80008ea:	2007      	movs	r0, #7
 80008ec:	f000 fdc0 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(8, 15+y1 , White);
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	b2db      	uxtb	r3, r3
 80008f4:	330f      	adds	r3, #15
 80008f6:	b2db      	uxtb	r3, r3
 80008f8:	2201      	movs	r2, #1
 80008fa:	4619      	mov	r1, r3
 80008fc:	2008      	movs	r0, #8
 80008fe:	f000 fdb7 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(9, 15+y1 , White);
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	b2db      	uxtb	r3, r3
 8000906:	330f      	adds	r3, #15
 8000908:	b2db      	uxtb	r3, r3
 800090a:	2201      	movs	r2, #1
 800090c:	4619      	mov	r1, r3
 800090e:	2009      	movs	r0, #9
 8000910:	f000 fdae 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(10, 15+y1 , White);
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	b2db      	uxtb	r3, r3
 8000918:	330f      	adds	r3, #15
 800091a:	b2db      	uxtb	r3, r3
 800091c:	2201      	movs	r2, #1
 800091e:	4619      	mov	r1, r3
 8000920:	200a      	movs	r0, #10
 8000922:	f000 fda5 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(11, 15+y1 , White);
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	b2db      	uxtb	r3, r3
 800092a:	330f      	adds	r3, #15
 800092c:	b2db      	uxtb	r3, r3
 800092e:	2201      	movs	r2, #1
 8000930:	4619      	mov	r1, r3
 8000932:	200b      	movs	r0, #11
 8000934:	f000 fd9c 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(12, 15+y1 , White);
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	b2db      	uxtb	r3, r3
 800093c:	330f      	adds	r3, #15
 800093e:	b2db      	uxtb	r3, r3
 8000940:	2201      	movs	r2, #1
 8000942:	4619      	mov	r1, r3
 8000944:	200c      	movs	r0, #12
 8000946:	f000 fd93 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(13, 15+y1 , White);
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	b2db      	uxtb	r3, r3
 800094e:	330f      	adds	r3, #15
 8000950:	b2db      	uxtb	r3, r3
 8000952:	2201      	movs	r2, #1
 8000954:	4619      	mov	r1, r3
 8000956:	200d      	movs	r0, #13
 8000958:	f000 fd8a 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(14, 15+y1 , White);
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	b2db      	uxtb	r3, r3
 8000960:	330f      	adds	r3, #15
 8000962:	b2db      	uxtb	r3, r3
 8000964:	2201      	movs	r2, #1
 8000966:	4619      	mov	r1, r3
 8000968:	200e      	movs	r0, #14
 800096a:	f000 fd81 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(15, 15+y1 , White);
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	b2db      	uxtb	r3, r3
 8000972:	330f      	adds	r3, #15
 8000974:	b2db      	uxtb	r3, r3
 8000976:	2201      	movs	r2, #1
 8000978:	4619      	mov	r1, r3
 800097a:	200f      	movs	r0, #15
 800097c:	f000 fd78 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(16, 15+y1 , White);
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	b2db      	uxtb	r3, r3
 8000984:	330f      	adds	r3, #15
 8000986:	b2db      	uxtb	r3, r3
 8000988:	2201      	movs	r2, #1
 800098a:	4619      	mov	r1, r3
 800098c:	2010      	movs	r0, #16
 800098e:	f000 fd6f 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(17, 15+y1 , White);
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	b2db      	uxtb	r3, r3
 8000996:	330f      	adds	r3, #15
 8000998:	b2db      	uxtb	r3, r3
 800099a:	2201      	movs	r2, #1
 800099c:	4619      	mov	r1, r3
 800099e:	2011      	movs	r0, #17
 80009a0:	f000 fd66 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(18, 15+y1 , White);
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	b2db      	uxtb	r3, r3
 80009a8:	330f      	adds	r3, #15
 80009aa:	b2db      	uxtb	r3, r3
 80009ac:	2201      	movs	r2, #1
 80009ae:	4619      	mov	r1, r3
 80009b0:	2012      	movs	r0, #18
 80009b2:	f000 fd5d 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(19, 15+y1 , White);
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	b2db      	uxtb	r3, r3
 80009ba:	330f      	adds	r3, #15
 80009bc:	b2db      	uxtb	r3, r3
 80009be:	2201      	movs	r2, #1
 80009c0:	4619      	mov	r1, r3
 80009c2:	2013      	movs	r0, #19
 80009c4:	f000 fd54 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(20, 15+y1 , White);
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	b2db      	uxtb	r3, r3
 80009cc:	330f      	adds	r3, #15
 80009ce:	b2db      	uxtb	r3, r3
 80009d0:	2201      	movs	r2, #1
 80009d2:	4619      	mov	r1, r3
 80009d4:	2014      	movs	r0, #20
 80009d6:	f000 fd4b 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(21, 15+y1 , White);
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	b2db      	uxtb	r3, r3
 80009de:	330f      	adds	r3, #15
 80009e0:	b2db      	uxtb	r3, r3
 80009e2:	2201      	movs	r2, #1
 80009e4:	4619      	mov	r1, r3
 80009e6:	2015      	movs	r0, #21
 80009e8:	f000 fd42 	bl	8001470 <ssd1306_DrawPixel>
	return 0;
 80009ec:	2300      	movs	r3, #0
}
 80009ee:	4618      	mov	r0, r3
 80009f0:	3708      	adds	r7, #8
 80009f2:	46bd      	mov	sp, r7
 80009f4:	bd80      	pop	{r7, pc}

080009f6 <vliegtuig>:

int vliegtuig(int y1)
{
 80009f6:	b580      	push	{r7, lr}
 80009f8:	b082      	sub	sp, #8
 80009fa:	af00      	add	r7, sp, #0
 80009fc:	6078      	str	r0, [r7, #4]
	//1ste lijn = **
	ssd1306_DrawPixel(14, 5+y1 , White);
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	b2db      	uxtb	r3, r3
 8000a02:	3305      	adds	r3, #5
 8000a04:	b2db      	uxtb	r3, r3
 8000a06:	2201      	movs	r2, #1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	200e      	movs	r0, #14
 8000a0c:	f000 fd30 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(15, 5+y1 , White);
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	b2db      	uxtb	r3, r3
 8000a14:	3305      	adds	r3, #5
 8000a16:	b2db      	uxtb	r3, r3
 8000a18:	2201      	movs	r2, #1
 8000a1a:	4619      	mov	r1, r3
 8000a1c:	200f      	movs	r0, #15
 8000a1e:	f000 fd27 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(14, 5+y1 , White);
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	b2db      	uxtb	r3, r3
 8000a26:	3305      	adds	r3, #5
 8000a28:	b2db      	uxtb	r3, r3
 8000a2a:	2201      	movs	r2, #1
 8000a2c:	4619      	mov	r1, r3
 8000a2e:	200e      	movs	r0, #14
 8000a30:	f000 fd1e 	bl	8001470 <ssd1306_DrawPixel>
	//2de lijn = *****
	ssd1306_DrawPixel(13, 6+y1 , White);
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	b2db      	uxtb	r3, r3
 8000a38:	3306      	adds	r3, #6
 8000a3a:	b2db      	uxtb	r3, r3
 8000a3c:	2201      	movs	r2, #1
 8000a3e:	4619      	mov	r1, r3
 8000a40:	200d      	movs	r0, #13
 8000a42:	f000 fd15 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(14, 6+y1 , White);
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	b2db      	uxtb	r3, r3
 8000a4a:	3306      	adds	r3, #6
 8000a4c:	b2db      	uxtb	r3, r3
 8000a4e:	2201      	movs	r2, #1
 8000a50:	4619      	mov	r1, r3
 8000a52:	200e      	movs	r0, #14
 8000a54:	f000 fd0c 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(15, 6+y1 , White);
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	b2db      	uxtb	r3, r3
 8000a5c:	3306      	adds	r3, #6
 8000a5e:	b2db      	uxtb	r3, r3
 8000a60:	2201      	movs	r2, #1
 8000a62:	4619      	mov	r1, r3
 8000a64:	200f      	movs	r0, #15
 8000a66:	f000 fd03 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(16, 6+y1 , White);
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	b2db      	uxtb	r3, r3
 8000a6e:	3306      	adds	r3, #6
 8000a70:	b2db      	uxtb	r3, r3
 8000a72:	2201      	movs	r2, #1
 8000a74:	4619      	mov	r1, r3
 8000a76:	2010      	movs	r0, #16
 8000a78:	f000 fcfa 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(17, 6+y1 , White);
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	b2db      	uxtb	r3, r3
 8000a80:	3306      	adds	r3, #6
 8000a82:	b2db      	uxtb	r3, r3
 8000a84:	2201      	movs	r2, #1
 8000a86:	4619      	mov	r1, r3
 8000a88:	2011      	movs	r0, #17
 8000a8a:	f000 fcf1 	bl	8001470 <ssd1306_DrawPixel>
	//3de lijn = *___**
	ssd1306_DrawPixel(13, 7+y1 , White);
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	b2db      	uxtb	r3, r3
 8000a92:	3307      	adds	r3, #7
 8000a94:	b2db      	uxtb	r3, r3
 8000a96:	2201      	movs	r2, #1
 8000a98:	4619      	mov	r1, r3
 8000a9a:	200d      	movs	r0, #13
 8000a9c:	f000 fce8 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(17, 7+y1 , White);
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	b2db      	uxtb	r3, r3
 8000aa4:	3307      	adds	r3, #7
 8000aa6:	b2db      	uxtb	r3, r3
 8000aa8:	2201      	movs	r2, #1
 8000aaa:	4619      	mov	r1, r3
 8000aac:	2011      	movs	r0, #17
 8000aae:	f000 fcdf 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(18, 7+y1 , White);
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	b2db      	uxtb	r3, r3
 8000ab6:	3307      	adds	r3, #7
 8000ab8:	b2db      	uxtb	r3, r3
 8000aba:	2201      	movs	r2, #1
 8000abc:	4619      	mov	r1, r3
 8000abe:	2012      	movs	r0, #18
 8000ac0:	f000 fcd6 	bl	8001470 <ssd1306_DrawPixel>
	//4de lijn = **___***____****
	ssd1306_DrawPixel(6, 8+y1 , White);
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	b2db      	uxtb	r3, r3
 8000ac8:	3308      	adds	r3, #8
 8000aca:	b2db      	uxtb	r3, r3
 8000acc:	2201      	movs	r2, #1
 8000ace:	4619      	mov	r1, r3
 8000ad0:	2006      	movs	r0, #6
 8000ad2:	f000 fccd 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(7, 8+y1 , White);
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	b2db      	uxtb	r3, r3
 8000ada:	3308      	adds	r3, #8
 8000adc:	b2db      	uxtb	r3, r3
 8000ade:	2201      	movs	r2, #1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	2007      	movs	r0, #7
 8000ae4:	f000 fcc4 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(11, 8+y1 , White);
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	b2db      	uxtb	r3, r3
 8000aec:	3308      	adds	r3, #8
 8000aee:	b2db      	uxtb	r3, r3
 8000af0:	2201      	movs	r2, #1
 8000af2:	4619      	mov	r1, r3
 8000af4:	200b      	movs	r0, #11
 8000af6:	f000 fcbb 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(12, 8+y1 , White);
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	b2db      	uxtb	r3, r3
 8000afe:	3308      	adds	r3, #8
 8000b00:	b2db      	uxtb	r3, r3
 8000b02:	2201      	movs	r2, #1
 8000b04:	4619      	mov	r1, r3
 8000b06:	200c      	movs	r0, #12
 8000b08:	f000 fcb2 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(13, 8+y1 , White);
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	b2db      	uxtb	r3, r3
 8000b10:	3308      	adds	r3, #8
 8000b12:	b2db      	uxtb	r3, r3
 8000b14:	2201      	movs	r2, #1
 8000b16:	4619      	mov	r1, r3
 8000b18:	200d      	movs	r0, #13
 8000b1a:	f000 fca9 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(18, 8+y1 , White);
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	b2db      	uxtb	r3, r3
 8000b22:	3308      	adds	r3, #8
 8000b24:	b2db      	uxtb	r3, r3
 8000b26:	2201      	movs	r2, #1
 8000b28:	4619      	mov	r1, r3
 8000b2a:	2012      	movs	r0, #18
 8000b2c:	f000 fca0 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(19, 8+y1 , White);
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	b2db      	uxtb	r3, r3
 8000b34:	3308      	adds	r3, #8
 8000b36:	b2db      	uxtb	r3, r3
 8000b38:	2201      	movs	r2, #1
 8000b3a:	4619      	mov	r1, r3
 8000b3c:	2013      	movs	r0, #19
 8000b3e:	f000 fc97 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(20, 8+y1 , White);
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	b2db      	uxtb	r3, r3
 8000b46:	3308      	adds	r3, #8
 8000b48:	b2db      	uxtb	r3, r3
 8000b4a:	2201      	movs	r2, #1
 8000b4c:	4619      	mov	r1, r3
 8000b4e:	2014      	movs	r0, #20
 8000b50:	f000 fc8e 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(21, 8+y1 , White);
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	b2db      	uxtb	r3, r3
 8000b58:	3308      	adds	r3, #8
 8000b5a:	b2db      	uxtb	r3, r3
 8000b5c:	2201      	movs	r2, #1
 8000b5e:	4619      	mov	r1, r3
 8000b60:	2015      	movs	r0, #21
 8000b62:	f000 fc85 	bl	8001470 <ssd1306_DrawPixel>
	//5de lijn = ***___*_____**
	ssd1306_DrawPixel(6, 9+y1 , White);
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	b2db      	uxtb	r3, r3
 8000b6a:	3309      	adds	r3, #9
 8000b6c:	b2db      	uxtb	r3, r3
 8000b6e:	2201      	movs	r2, #1
 8000b70:	4619      	mov	r1, r3
 8000b72:	2006      	movs	r0, #6
 8000b74:	f000 fc7c 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(7, 9+y1 , White);
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	b2db      	uxtb	r3, r3
 8000b7c:	3309      	adds	r3, #9
 8000b7e:	b2db      	uxtb	r3, r3
 8000b80:	2201      	movs	r2, #1
 8000b82:	4619      	mov	r1, r3
 8000b84:	2007      	movs	r0, #7
 8000b86:	f000 fc73 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(8, 9+y1 , White);
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	b2db      	uxtb	r3, r3
 8000b8e:	3309      	adds	r3, #9
 8000b90:	b2db      	uxtb	r3, r3
 8000b92:	2201      	movs	r2, #1
 8000b94:	4619      	mov	r1, r3
 8000b96:	2008      	movs	r0, #8
 8000b98:	f000 fc6a 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(12, 9+y1 , White);
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	b2db      	uxtb	r3, r3
 8000ba0:	3309      	adds	r3, #9
 8000ba2:	b2db      	uxtb	r3, r3
 8000ba4:	2201      	movs	r2, #1
 8000ba6:	4619      	mov	r1, r3
 8000ba8:	200c      	movs	r0, #12
 8000baa:	f000 fc61 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(19, 9+y1 , White);
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	b2db      	uxtb	r3, r3
 8000bb2:	3309      	adds	r3, #9
 8000bb4:	b2db      	uxtb	r3, r3
 8000bb6:	2201      	movs	r2, #1
 8000bb8:	4619      	mov	r1, r3
 8000bba:	2013      	movs	r0, #19
 8000bbc:	f000 fc58 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(20, 9+y1 , White);
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	b2db      	uxtb	r3, r3
 8000bc4:	3309      	adds	r3, #9
 8000bc6:	b2db      	uxtb	r3, r3
 8000bc8:	2201      	movs	r2, #1
 8000bca:	4619      	mov	r1, r3
 8000bcc:	2014      	movs	r0, #20
 8000bce:	f000 fc4f 	bl	8001470 <ssd1306_DrawPixel>
	//6de lijn = ***_**______**
	ssd1306_DrawPixel(7, 10+y1 , White);
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	b2db      	uxtb	r3, r3
 8000bd6:	330a      	adds	r3, #10
 8000bd8:	b2db      	uxtb	r3, r3
 8000bda:	2201      	movs	r2, #1
 8000bdc:	4619      	mov	r1, r3
 8000bde:	2007      	movs	r0, #7
 8000be0:	f000 fc46 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(8, 10+y1 , White);
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	b2db      	uxtb	r3, r3
 8000be8:	330a      	adds	r3, #10
 8000bea:	b2db      	uxtb	r3, r3
 8000bec:	2201      	movs	r2, #1
 8000bee:	4619      	mov	r1, r3
 8000bf0:	2008      	movs	r0, #8
 8000bf2:	f000 fc3d 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(9, 10+y1 , White);
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	b2db      	uxtb	r3, r3
 8000bfa:	330a      	adds	r3, #10
 8000bfc:	b2db      	uxtb	r3, r3
 8000bfe:	2201      	movs	r2, #1
 8000c00:	4619      	mov	r1, r3
 8000c02:	2009      	movs	r0, #9
 8000c04:	f000 fc34 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(11, 10+y1 , White);
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	b2db      	uxtb	r3, r3
 8000c0c:	330a      	adds	r3, #10
 8000c0e:	b2db      	uxtb	r3, r3
 8000c10:	2201      	movs	r2, #1
 8000c12:	4619      	mov	r1, r3
 8000c14:	200b      	movs	r0, #11
 8000c16:	f000 fc2b 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(12, 10+y1 , White);
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	b2db      	uxtb	r3, r3
 8000c1e:	330a      	adds	r3, #10
 8000c20:	b2db      	uxtb	r3, r3
 8000c22:	2201      	movs	r2, #1
 8000c24:	4619      	mov	r1, r3
 8000c26:	200c      	movs	r0, #12
 8000c28:	f000 fc22 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(21, 10+y1 , White);
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	b2db      	uxtb	r3, r3
 8000c30:	330a      	adds	r3, #10
 8000c32:	b2db      	uxtb	r3, r3
 8000c34:	2201      	movs	r2, #1
 8000c36:	4619      	mov	r1, r3
 8000c38:	2015      	movs	r0, #21
 8000c3a:	f000 fc19 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(21, 10+y1 , White);
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	b2db      	uxtb	r3, r3
 8000c42:	330a      	adds	r3, #10
 8000c44:	b2db      	uxtb	r3, r3
 8000c46:	2201      	movs	r2, #1
 8000c48:	4619      	mov	r1, r3
 8000c4a:	2015      	movs	r0, #21
 8000c4c:	f000 fc10 	bl	8001470 <ssd1306_DrawPixel>
	//7de lijn = *****************
	ssd1306_DrawPixel(9, 11+y1 , White);
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	b2db      	uxtb	r3, r3
 8000c54:	330b      	adds	r3, #11
 8000c56:	b2db      	uxtb	r3, r3
 8000c58:	2201      	movs	r2, #1
 8000c5a:	4619      	mov	r1, r3
 8000c5c:	2009      	movs	r0, #9
 8000c5e:	f000 fc07 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(10, 11+y1 , White);
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	b2db      	uxtb	r3, r3
 8000c66:	330b      	adds	r3, #11
 8000c68:	b2db      	uxtb	r3, r3
 8000c6a:	2201      	movs	r2, #1
 8000c6c:	4619      	mov	r1, r3
 8000c6e:	200a      	movs	r0, #10
 8000c70:	f000 fbfe 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(11, 11+y1 , White);
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	b2db      	uxtb	r3, r3
 8000c78:	330b      	adds	r3, #11
 8000c7a:	b2db      	uxtb	r3, r3
 8000c7c:	2201      	movs	r2, #1
 8000c7e:	4619      	mov	r1, r3
 8000c80:	200b      	movs	r0, #11
 8000c82:	f000 fbf5 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(12, 11+y1 , White);
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	b2db      	uxtb	r3, r3
 8000c8a:	330b      	adds	r3, #11
 8000c8c:	b2db      	uxtb	r3, r3
 8000c8e:	2201      	movs	r2, #1
 8000c90:	4619      	mov	r1, r3
 8000c92:	200c      	movs	r0, #12
 8000c94:	f000 fbec 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(13, 11+y1 , White);
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	b2db      	uxtb	r3, r3
 8000c9c:	330b      	adds	r3, #11
 8000c9e:	b2db      	uxtb	r3, r3
 8000ca0:	2201      	movs	r2, #1
 8000ca2:	4619      	mov	r1, r3
 8000ca4:	200d      	movs	r0, #13
 8000ca6:	f000 fbe3 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(14, 11+y1 , White);
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	b2db      	uxtb	r3, r3
 8000cae:	330b      	adds	r3, #11
 8000cb0:	b2db      	uxtb	r3, r3
 8000cb2:	2201      	movs	r2, #1
 8000cb4:	4619      	mov	r1, r3
 8000cb6:	200e      	movs	r0, #14
 8000cb8:	f000 fbda 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(15, 11+y1 , White);
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	b2db      	uxtb	r3, r3
 8000cc0:	330b      	adds	r3, #11
 8000cc2:	b2db      	uxtb	r3, r3
 8000cc4:	2201      	movs	r2, #1
 8000cc6:	4619      	mov	r1, r3
 8000cc8:	200f      	movs	r0, #15
 8000cca:	f000 fbd1 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(16, 11+y1 , White);
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	b2db      	uxtb	r3, r3
 8000cd2:	330b      	adds	r3, #11
 8000cd4:	b2db      	uxtb	r3, r3
 8000cd6:	2201      	movs	r2, #1
 8000cd8:	4619      	mov	r1, r3
 8000cda:	2010      	movs	r0, #16
 8000cdc:	f000 fbc8 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(17, 11+y1 , White);
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	b2db      	uxtb	r3, r3
 8000ce4:	330b      	adds	r3, #11
 8000ce6:	b2db      	uxtb	r3, r3
 8000ce8:	2201      	movs	r2, #1
 8000cea:	4619      	mov	r1, r3
 8000cec:	2011      	movs	r0, #17
 8000cee:	f000 fbbf 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(18, 11+y1 , White);
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	b2db      	uxtb	r3, r3
 8000cf6:	330b      	adds	r3, #11
 8000cf8:	b2db      	uxtb	r3, r3
 8000cfa:	2201      	movs	r2, #1
 8000cfc:	4619      	mov	r1, r3
 8000cfe:	2012      	movs	r0, #18
 8000d00:	f000 fbb6 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(19, 11+y1 , White);
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	b2db      	uxtb	r3, r3
 8000d08:	330b      	adds	r3, #11
 8000d0a:	b2db      	uxtb	r3, r3
 8000d0c:	2201      	movs	r2, #1
 8000d0e:	4619      	mov	r1, r3
 8000d10:	2013      	movs	r0, #19
 8000d12:	f000 fbad 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(20, 11+y1 , White);
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	b2db      	uxtb	r3, r3
 8000d1a:	330b      	adds	r3, #11
 8000d1c:	b2db      	uxtb	r3, r3
 8000d1e:	2201      	movs	r2, #1
 8000d20:	4619      	mov	r1, r3
 8000d22:	2014      	movs	r0, #20
 8000d24:	f000 fba4 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(21, 11+y1 , White);
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	b2db      	uxtb	r3, r3
 8000d2c:	330b      	adds	r3, #11
 8000d2e:	b2db      	uxtb	r3, r3
 8000d30:	2201      	movs	r2, #1
 8000d32:	4619      	mov	r1, r3
 8000d34:	2015      	movs	r0, #21
 8000d36:	f000 fb9b 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(22, 11+y1 , White);
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	b2db      	uxtb	r3, r3
 8000d3e:	330b      	adds	r3, #11
 8000d40:	b2db      	uxtb	r3, r3
 8000d42:	2201      	movs	r2, #1
 8000d44:	4619      	mov	r1, r3
 8000d46:	2016      	movs	r0, #22
 8000d48:	f000 fb92 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(23, 11+y1 , White);
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	b2db      	uxtb	r3, r3
 8000d50:	330b      	adds	r3, #11
 8000d52:	b2db      	uxtb	r3, r3
 8000d54:	2201      	movs	r2, #1
 8000d56:	4619      	mov	r1, r3
 8000d58:	2017      	movs	r0, #23
 8000d5a:	f000 fb89 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(24, 11+y1 , White);
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	b2db      	uxtb	r3, r3
 8000d62:	330b      	adds	r3, #11
 8000d64:	b2db      	uxtb	r3, r3
 8000d66:	2201      	movs	r2, #1
 8000d68:	4619      	mov	r1, r3
 8000d6a:	2018      	movs	r0, #24
 8000d6c:	f000 fb80 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(25, 11+y1 , White);
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	b2db      	uxtb	r3, r3
 8000d74:	330b      	adds	r3, #11
 8000d76:	b2db      	uxtb	r3, r3
 8000d78:	2201      	movs	r2, #1
 8000d7a:	4619      	mov	r1, r3
 8000d7c:	2019      	movs	r0, #25
 8000d7e:	f000 fb77 	bl	8001470 <ssd1306_DrawPixel>
	//8ste lijn = *****************(Replica lijn 7)
	ssd1306_DrawPixel(9, 12+y1 , White);
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	b2db      	uxtb	r3, r3
 8000d86:	330c      	adds	r3, #12
 8000d88:	b2db      	uxtb	r3, r3
 8000d8a:	2201      	movs	r2, #1
 8000d8c:	4619      	mov	r1, r3
 8000d8e:	2009      	movs	r0, #9
 8000d90:	f000 fb6e 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(10, 12+y1 , White);
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	b2db      	uxtb	r3, r3
 8000d98:	330c      	adds	r3, #12
 8000d9a:	b2db      	uxtb	r3, r3
 8000d9c:	2201      	movs	r2, #1
 8000d9e:	4619      	mov	r1, r3
 8000da0:	200a      	movs	r0, #10
 8000da2:	f000 fb65 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(11, 12+y1 , White);
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	b2db      	uxtb	r3, r3
 8000daa:	330c      	adds	r3, #12
 8000dac:	b2db      	uxtb	r3, r3
 8000dae:	2201      	movs	r2, #1
 8000db0:	4619      	mov	r1, r3
 8000db2:	200b      	movs	r0, #11
 8000db4:	f000 fb5c 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(12, 12+y1 , White);
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	b2db      	uxtb	r3, r3
 8000dbc:	330c      	adds	r3, #12
 8000dbe:	b2db      	uxtb	r3, r3
 8000dc0:	2201      	movs	r2, #1
 8000dc2:	4619      	mov	r1, r3
 8000dc4:	200c      	movs	r0, #12
 8000dc6:	f000 fb53 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(13, 12+y1 , White);
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	b2db      	uxtb	r3, r3
 8000dce:	330c      	adds	r3, #12
 8000dd0:	b2db      	uxtb	r3, r3
 8000dd2:	2201      	movs	r2, #1
 8000dd4:	4619      	mov	r1, r3
 8000dd6:	200d      	movs	r0, #13
 8000dd8:	f000 fb4a 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(14, 12+y1 , White);
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	b2db      	uxtb	r3, r3
 8000de0:	330c      	adds	r3, #12
 8000de2:	b2db      	uxtb	r3, r3
 8000de4:	2201      	movs	r2, #1
 8000de6:	4619      	mov	r1, r3
 8000de8:	200e      	movs	r0, #14
 8000dea:	f000 fb41 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(15, 12+y1 , White);
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	b2db      	uxtb	r3, r3
 8000df2:	330c      	adds	r3, #12
 8000df4:	b2db      	uxtb	r3, r3
 8000df6:	2201      	movs	r2, #1
 8000df8:	4619      	mov	r1, r3
 8000dfa:	200f      	movs	r0, #15
 8000dfc:	f000 fb38 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(16, 12+y1 , White);
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	b2db      	uxtb	r3, r3
 8000e04:	330c      	adds	r3, #12
 8000e06:	b2db      	uxtb	r3, r3
 8000e08:	2201      	movs	r2, #1
 8000e0a:	4619      	mov	r1, r3
 8000e0c:	2010      	movs	r0, #16
 8000e0e:	f000 fb2f 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(17, 12+y1 , White);
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	b2db      	uxtb	r3, r3
 8000e16:	330c      	adds	r3, #12
 8000e18:	b2db      	uxtb	r3, r3
 8000e1a:	2201      	movs	r2, #1
 8000e1c:	4619      	mov	r1, r3
 8000e1e:	2011      	movs	r0, #17
 8000e20:	f000 fb26 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(18, 12+y1 , White);
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	b2db      	uxtb	r3, r3
 8000e28:	330c      	adds	r3, #12
 8000e2a:	b2db      	uxtb	r3, r3
 8000e2c:	2201      	movs	r2, #1
 8000e2e:	4619      	mov	r1, r3
 8000e30:	2012      	movs	r0, #18
 8000e32:	f000 fb1d 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(19, 12+y1 , White);
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	b2db      	uxtb	r3, r3
 8000e3a:	330c      	adds	r3, #12
 8000e3c:	b2db      	uxtb	r3, r3
 8000e3e:	2201      	movs	r2, #1
 8000e40:	4619      	mov	r1, r3
 8000e42:	2013      	movs	r0, #19
 8000e44:	f000 fb14 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(20, 12+y1 , White);
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	b2db      	uxtb	r3, r3
 8000e4c:	330c      	adds	r3, #12
 8000e4e:	b2db      	uxtb	r3, r3
 8000e50:	2201      	movs	r2, #1
 8000e52:	4619      	mov	r1, r3
 8000e54:	2014      	movs	r0, #20
 8000e56:	f000 fb0b 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(21, 12+y1 , White);
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	b2db      	uxtb	r3, r3
 8000e5e:	330c      	adds	r3, #12
 8000e60:	b2db      	uxtb	r3, r3
 8000e62:	2201      	movs	r2, #1
 8000e64:	4619      	mov	r1, r3
 8000e66:	2015      	movs	r0, #21
 8000e68:	f000 fb02 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(22, 12+y1 , White);
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	b2db      	uxtb	r3, r3
 8000e70:	330c      	adds	r3, #12
 8000e72:	b2db      	uxtb	r3, r3
 8000e74:	2201      	movs	r2, #1
 8000e76:	4619      	mov	r1, r3
 8000e78:	2016      	movs	r0, #22
 8000e7a:	f000 faf9 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(23, 12+y1 , White);
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	b2db      	uxtb	r3, r3
 8000e82:	330c      	adds	r3, #12
 8000e84:	b2db      	uxtb	r3, r3
 8000e86:	2201      	movs	r2, #1
 8000e88:	4619      	mov	r1, r3
 8000e8a:	2017      	movs	r0, #23
 8000e8c:	f000 faf0 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(24, 12+y1 , White);
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	b2db      	uxtb	r3, r3
 8000e94:	330c      	adds	r3, #12
 8000e96:	b2db      	uxtb	r3, r3
 8000e98:	2201      	movs	r2, #1
 8000e9a:	4619      	mov	r1, r3
 8000e9c:	2018      	movs	r0, #24
 8000e9e:	f000 fae7 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(25, 12+y1 , White);
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	b2db      	uxtb	r3, r3
 8000ea6:	330c      	adds	r3, #12
 8000ea8:	b2db      	uxtb	r3, r3
 8000eaa:	2201      	movs	r2, #1
 8000eac:	4619      	mov	r1, r3
 8000eae:	2019      	movs	r0, #25
 8000eb0:	f000 fade 	bl	8001470 <ssd1306_DrawPixel>
	//9de lijn = ***_**______**		(Replica lijn 6)
	ssd1306_DrawPixel(7, 13+y1 , White);
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	b2db      	uxtb	r3, r3
 8000eb8:	330d      	adds	r3, #13
 8000eba:	b2db      	uxtb	r3, r3
 8000ebc:	2201      	movs	r2, #1
 8000ebe:	4619      	mov	r1, r3
 8000ec0:	2007      	movs	r0, #7
 8000ec2:	f000 fad5 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(8, 13+y1 , White);
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	b2db      	uxtb	r3, r3
 8000eca:	330d      	adds	r3, #13
 8000ecc:	b2db      	uxtb	r3, r3
 8000ece:	2201      	movs	r2, #1
 8000ed0:	4619      	mov	r1, r3
 8000ed2:	2008      	movs	r0, #8
 8000ed4:	f000 facc 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(9, 13+y1 , White);
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	b2db      	uxtb	r3, r3
 8000edc:	330d      	adds	r3, #13
 8000ede:	b2db      	uxtb	r3, r3
 8000ee0:	2201      	movs	r2, #1
 8000ee2:	4619      	mov	r1, r3
 8000ee4:	2009      	movs	r0, #9
 8000ee6:	f000 fac3 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(11, 13+y1 , White);
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	b2db      	uxtb	r3, r3
 8000eee:	330d      	adds	r3, #13
 8000ef0:	b2db      	uxtb	r3, r3
 8000ef2:	2201      	movs	r2, #1
 8000ef4:	4619      	mov	r1, r3
 8000ef6:	200b      	movs	r0, #11
 8000ef8:	f000 faba 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(12, 13+y1 , White);
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	b2db      	uxtb	r3, r3
 8000f00:	330d      	adds	r3, #13
 8000f02:	b2db      	uxtb	r3, r3
 8000f04:	2201      	movs	r2, #1
 8000f06:	4619      	mov	r1, r3
 8000f08:	200c      	movs	r0, #12
 8000f0a:	f000 fab1 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(21, 13+y1 , White);
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	b2db      	uxtb	r3, r3
 8000f12:	330d      	adds	r3, #13
 8000f14:	b2db      	uxtb	r3, r3
 8000f16:	2201      	movs	r2, #1
 8000f18:	4619      	mov	r1, r3
 8000f1a:	2015      	movs	r0, #21
 8000f1c:	f000 faa8 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(21, 13+y1, White);
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	b2db      	uxtb	r3, r3
 8000f24:	330d      	adds	r3, #13
 8000f26:	b2db      	uxtb	r3, r3
 8000f28:	2201      	movs	r2, #1
 8000f2a:	4619      	mov	r1, r3
 8000f2c:	2015      	movs	r0, #21
 8000f2e:	f000 fa9f 	bl	8001470 <ssd1306_DrawPixel>
	//10de lijn = ***___*_____**	(Replica lijn 5)
	ssd1306_DrawPixel(6, 14+y1 , White);
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	b2db      	uxtb	r3, r3
 8000f36:	330e      	adds	r3, #14
 8000f38:	b2db      	uxtb	r3, r3
 8000f3a:	2201      	movs	r2, #1
 8000f3c:	4619      	mov	r1, r3
 8000f3e:	2006      	movs	r0, #6
 8000f40:	f000 fa96 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(7, 14+y1 , White);
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	b2db      	uxtb	r3, r3
 8000f48:	330e      	adds	r3, #14
 8000f4a:	b2db      	uxtb	r3, r3
 8000f4c:	2201      	movs	r2, #1
 8000f4e:	4619      	mov	r1, r3
 8000f50:	2007      	movs	r0, #7
 8000f52:	f000 fa8d 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(8, 14+y1 , White);
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	b2db      	uxtb	r3, r3
 8000f5a:	330e      	adds	r3, #14
 8000f5c:	b2db      	uxtb	r3, r3
 8000f5e:	2201      	movs	r2, #1
 8000f60:	4619      	mov	r1, r3
 8000f62:	2008      	movs	r0, #8
 8000f64:	f000 fa84 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(12, 14+y1 , White);
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	b2db      	uxtb	r3, r3
 8000f6c:	330e      	adds	r3, #14
 8000f6e:	b2db      	uxtb	r3, r3
 8000f70:	2201      	movs	r2, #1
 8000f72:	4619      	mov	r1, r3
 8000f74:	200c      	movs	r0, #12
 8000f76:	f000 fa7b 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(19, 14+y1 , White);
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	b2db      	uxtb	r3, r3
 8000f7e:	330e      	adds	r3, #14
 8000f80:	b2db      	uxtb	r3, r3
 8000f82:	2201      	movs	r2, #1
 8000f84:	4619      	mov	r1, r3
 8000f86:	2013      	movs	r0, #19
 8000f88:	f000 fa72 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(20, 14+y1 , White);
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	b2db      	uxtb	r3, r3
 8000f90:	330e      	adds	r3, #14
 8000f92:	b2db      	uxtb	r3, r3
 8000f94:	2201      	movs	r2, #1
 8000f96:	4619      	mov	r1, r3
 8000f98:	2014      	movs	r0, #20
 8000f9a:	f000 fa69 	bl	8001470 <ssd1306_DrawPixel>
	//11de lijn = **___***____****	(Replica lijn 4)
	ssd1306_DrawPixel(6, 15+y1 , White);
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	b2db      	uxtb	r3, r3
 8000fa2:	330f      	adds	r3, #15
 8000fa4:	b2db      	uxtb	r3, r3
 8000fa6:	2201      	movs	r2, #1
 8000fa8:	4619      	mov	r1, r3
 8000faa:	2006      	movs	r0, #6
 8000fac:	f000 fa60 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(7, 15+y1 , White);
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	b2db      	uxtb	r3, r3
 8000fb4:	330f      	adds	r3, #15
 8000fb6:	b2db      	uxtb	r3, r3
 8000fb8:	2201      	movs	r2, #1
 8000fba:	4619      	mov	r1, r3
 8000fbc:	2007      	movs	r0, #7
 8000fbe:	f000 fa57 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(11, 15+y1 , White);
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	b2db      	uxtb	r3, r3
 8000fc6:	330f      	adds	r3, #15
 8000fc8:	b2db      	uxtb	r3, r3
 8000fca:	2201      	movs	r2, #1
 8000fcc:	4619      	mov	r1, r3
 8000fce:	200b      	movs	r0, #11
 8000fd0:	f000 fa4e 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(12, 15+y1 , White);
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	b2db      	uxtb	r3, r3
 8000fd8:	330f      	adds	r3, #15
 8000fda:	b2db      	uxtb	r3, r3
 8000fdc:	2201      	movs	r2, #1
 8000fde:	4619      	mov	r1, r3
 8000fe0:	200c      	movs	r0, #12
 8000fe2:	f000 fa45 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(13, 15+y1 , White);
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	b2db      	uxtb	r3, r3
 8000fea:	330f      	adds	r3, #15
 8000fec:	b2db      	uxtb	r3, r3
 8000fee:	2201      	movs	r2, #1
 8000ff0:	4619      	mov	r1, r3
 8000ff2:	200d      	movs	r0, #13
 8000ff4:	f000 fa3c 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(18, 15+y1 , White);
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	b2db      	uxtb	r3, r3
 8000ffc:	330f      	adds	r3, #15
 8000ffe:	b2db      	uxtb	r3, r3
 8001000:	2201      	movs	r2, #1
 8001002:	4619      	mov	r1, r3
 8001004:	2012      	movs	r0, #18
 8001006:	f000 fa33 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(19, 15+y1 , White);
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	b2db      	uxtb	r3, r3
 800100e:	330f      	adds	r3, #15
 8001010:	b2db      	uxtb	r3, r3
 8001012:	2201      	movs	r2, #1
 8001014:	4619      	mov	r1, r3
 8001016:	2013      	movs	r0, #19
 8001018:	f000 fa2a 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(20, 15+y1 , White);
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	b2db      	uxtb	r3, r3
 8001020:	330f      	adds	r3, #15
 8001022:	b2db      	uxtb	r3, r3
 8001024:	2201      	movs	r2, #1
 8001026:	4619      	mov	r1, r3
 8001028:	2014      	movs	r0, #20
 800102a:	f000 fa21 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(21, 15+y1 , White);
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	b2db      	uxtb	r3, r3
 8001032:	330f      	adds	r3, #15
 8001034:	b2db      	uxtb	r3, r3
 8001036:	2201      	movs	r2, #1
 8001038:	4619      	mov	r1, r3
 800103a:	2015      	movs	r0, #21
 800103c:	f000 fa18 	bl	8001470 <ssd1306_DrawPixel>
	//12de lijn = *___**			(Replica lijn 3)
	ssd1306_DrawPixel(13, 16+y1 , White);
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	b2db      	uxtb	r3, r3
 8001044:	3310      	adds	r3, #16
 8001046:	b2db      	uxtb	r3, r3
 8001048:	2201      	movs	r2, #1
 800104a:	4619      	mov	r1, r3
 800104c:	200d      	movs	r0, #13
 800104e:	f000 fa0f 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(17, 16+y1 , White);
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	b2db      	uxtb	r3, r3
 8001056:	3310      	adds	r3, #16
 8001058:	b2db      	uxtb	r3, r3
 800105a:	2201      	movs	r2, #1
 800105c:	4619      	mov	r1, r3
 800105e:	2011      	movs	r0, #17
 8001060:	f000 fa06 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(18, 16+y1 , White);
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	b2db      	uxtb	r3, r3
 8001068:	3310      	adds	r3, #16
 800106a:	b2db      	uxtb	r3, r3
 800106c:	2201      	movs	r2, #1
 800106e:	4619      	mov	r1, r3
 8001070:	2012      	movs	r0, #18
 8001072:	f000 f9fd 	bl	8001470 <ssd1306_DrawPixel>
	//13de lijn = *****				(Replica lijn 2)
	ssd1306_DrawPixel(13, 17+y1 , White);
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	b2db      	uxtb	r3, r3
 800107a:	3311      	adds	r3, #17
 800107c:	b2db      	uxtb	r3, r3
 800107e:	2201      	movs	r2, #1
 8001080:	4619      	mov	r1, r3
 8001082:	200d      	movs	r0, #13
 8001084:	f000 f9f4 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(14, 17+y1 , White);
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	b2db      	uxtb	r3, r3
 800108c:	3311      	adds	r3, #17
 800108e:	b2db      	uxtb	r3, r3
 8001090:	2201      	movs	r2, #1
 8001092:	4619      	mov	r1, r3
 8001094:	200e      	movs	r0, #14
 8001096:	f000 f9eb 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(15, 17+y1 , White);
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	b2db      	uxtb	r3, r3
 800109e:	3311      	adds	r3, #17
 80010a0:	b2db      	uxtb	r3, r3
 80010a2:	2201      	movs	r2, #1
 80010a4:	4619      	mov	r1, r3
 80010a6:	200f      	movs	r0, #15
 80010a8:	f000 f9e2 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(16, 17+y1 , White);
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	b2db      	uxtb	r3, r3
 80010b0:	3311      	adds	r3, #17
 80010b2:	b2db      	uxtb	r3, r3
 80010b4:	2201      	movs	r2, #1
 80010b6:	4619      	mov	r1, r3
 80010b8:	2010      	movs	r0, #16
 80010ba:	f000 f9d9 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(17, 17+y1 , White);
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	b2db      	uxtb	r3, r3
 80010c2:	3311      	adds	r3, #17
 80010c4:	b2db      	uxtb	r3, r3
 80010c6:	2201      	movs	r2, #1
 80010c8:	4619      	mov	r1, r3
 80010ca:	2011      	movs	r0, #17
 80010cc:	f000 f9d0 	bl	8001470 <ssd1306_DrawPixel>
	//14de lijn = **				(Replica lijn 1)
	ssd1306_DrawPixel(14, 18+y1 , White);
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	b2db      	uxtb	r3, r3
 80010d4:	3312      	adds	r3, #18
 80010d6:	b2db      	uxtb	r3, r3
 80010d8:	2201      	movs	r2, #1
 80010da:	4619      	mov	r1, r3
 80010dc:	200e      	movs	r0, #14
 80010de:	f000 f9c7 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(15, 18+y1 , White);
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	b2db      	uxtb	r3, r3
 80010e6:	3312      	adds	r3, #18
 80010e8:	b2db      	uxtb	r3, r3
 80010ea:	2201      	movs	r2, #1
 80010ec:	4619      	mov	r1, r3
 80010ee:	200f      	movs	r0, #15
 80010f0:	f000 f9be 	bl	8001470 <ssd1306_DrawPixel>
	ssd1306_DrawPixel(14, 18+y1 , White);
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	b2db      	uxtb	r3, r3
 80010f8:	3312      	adds	r3, #18
 80010fa:	b2db      	uxtb	r3, r3
 80010fc:	2201      	movs	r2, #1
 80010fe:	4619      	mov	r1, r3
 8001100:	200e      	movs	r0, #14
 8001102:	f000 f9b5 	bl	8001470 <ssd1306_DrawPixel>
	return 0;
 8001106:	2300      	movs	r3, #0
}
 8001108:	4618      	mov	r0, r3
 800110a:	3708      	adds	r7, #8
 800110c:	46bd      	mov	sp, r7
 800110e:	bd80      	pop	{r7, pc}

08001110 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001114:	4b1b      	ldr	r3, [pc, #108]	; (8001184 <MX_I2C1_Init+0x74>)
 8001116:	4a1c      	ldr	r2, [pc, #112]	; (8001188 <MX_I2C1_Init+0x78>)
 8001118:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00707CBB;
 800111a:	4b1a      	ldr	r3, [pc, #104]	; (8001184 <MX_I2C1_Init+0x74>)
 800111c:	4a1b      	ldr	r2, [pc, #108]	; (800118c <MX_I2C1_Init+0x7c>)
 800111e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001120:	4b18      	ldr	r3, [pc, #96]	; (8001184 <MX_I2C1_Init+0x74>)
 8001122:	2200      	movs	r2, #0
 8001124:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001126:	4b17      	ldr	r3, [pc, #92]	; (8001184 <MX_I2C1_Init+0x74>)
 8001128:	2201      	movs	r2, #1
 800112a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800112c:	4b15      	ldr	r3, [pc, #84]	; (8001184 <MX_I2C1_Init+0x74>)
 800112e:	2200      	movs	r2, #0
 8001130:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001132:	4b14      	ldr	r3, [pc, #80]	; (8001184 <MX_I2C1_Init+0x74>)
 8001134:	2200      	movs	r2, #0
 8001136:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001138:	4b12      	ldr	r3, [pc, #72]	; (8001184 <MX_I2C1_Init+0x74>)
 800113a:	2200      	movs	r2, #0
 800113c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800113e:	4b11      	ldr	r3, [pc, #68]	; (8001184 <MX_I2C1_Init+0x74>)
 8001140:	2200      	movs	r2, #0
 8001142:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001144:	4b0f      	ldr	r3, [pc, #60]	; (8001184 <MX_I2C1_Init+0x74>)
 8001146:	2200      	movs	r2, #0
 8001148:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800114a:	480e      	ldr	r0, [pc, #56]	; (8001184 <MX_I2C1_Init+0x74>)
 800114c:	f000 fefa 	bl	8001f44 <HAL_I2C_Init>
 8001150:	4603      	mov	r3, r0
 8001152:	2b00      	cmp	r3, #0
 8001154:	d001      	beq.n	800115a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001156:	f000 f895 	bl	8001284 <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800115a:	2100      	movs	r1, #0
 800115c:	4809      	ldr	r0, [pc, #36]	; (8001184 <MX_I2C1_Init+0x74>)
 800115e:	f001 fa5d 	bl	800261c <HAL_I2CEx_ConfigAnalogFilter>
 8001162:	4603      	mov	r3, r0
 8001164:	2b00      	cmp	r3, #0
 8001166:	d001      	beq.n	800116c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001168:	f000 f88c 	bl	8001284 <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800116c:	2100      	movs	r1, #0
 800116e:	4805      	ldr	r0, [pc, #20]	; (8001184 <MX_I2C1_Init+0x74>)
 8001170:	f001 fa9f 	bl	80026b2 <HAL_I2CEx_ConfigDigitalFilter>
 8001174:	4603      	mov	r3, r0
 8001176:	2b00      	cmp	r3, #0
 8001178:	d001      	beq.n	800117e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800117a:	f000 f883 	bl	8001284 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800117e:	bf00      	nop
 8001180:	bd80      	pop	{r7, pc}
 8001182:	bf00      	nop
 8001184:	2000049c 	.word	0x2000049c
 8001188:	40005400 	.word	0x40005400
 800118c:	00707cbb 	.word	0x00707cbb

08001190 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001194:	4b14      	ldr	r3, [pc, #80]	; (80011e8 <MX_USART2_UART_Init+0x58>)
 8001196:	4a15      	ldr	r2, [pc, #84]	; (80011ec <MX_USART2_UART_Init+0x5c>)
 8001198:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800119a:	4b13      	ldr	r3, [pc, #76]	; (80011e8 <MX_USART2_UART_Init+0x58>)
 800119c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80011a0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80011a2:	4b11      	ldr	r3, [pc, #68]	; (80011e8 <MX_USART2_UART_Init+0x58>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80011a8:	4b0f      	ldr	r3, [pc, #60]	; (80011e8 <MX_USART2_UART_Init+0x58>)
 80011aa:	2200      	movs	r2, #0
 80011ac:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80011ae:	4b0e      	ldr	r3, [pc, #56]	; (80011e8 <MX_USART2_UART_Init+0x58>)
 80011b0:	2200      	movs	r2, #0
 80011b2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80011b4:	4b0c      	ldr	r3, [pc, #48]	; (80011e8 <MX_USART2_UART_Init+0x58>)
 80011b6:	220c      	movs	r2, #12
 80011b8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011ba:	4b0b      	ldr	r3, [pc, #44]	; (80011e8 <MX_USART2_UART_Init+0x58>)
 80011bc:	2200      	movs	r2, #0
 80011be:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80011c0:	4b09      	ldr	r3, [pc, #36]	; (80011e8 <MX_USART2_UART_Init+0x58>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80011c6:	4b08      	ldr	r3, [pc, #32]	; (80011e8 <MX_USART2_UART_Init+0x58>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80011cc:	4b06      	ldr	r3, [pc, #24]	; (80011e8 <MX_USART2_UART_Init+0x58>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80011d2:	4805      	ldr	r0, [pc, #20]	; (80011e8 <MX_USART2_UART_Init+0x58>)
 80011d4:	f001 fb7c 	bl	80028d0 <HAL_UART_Init>
 80011d8:	4603      	mov	r3, r0
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d001      	beq.n	80011e2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80011de:	f000 f851 	bl	8001284 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80011e2:	bf00      	nop
 80011e4:	bd80      	pop	{r7, pc}
 80011e6:	bf00      	nop
 80011e8:	200004e8 	.word	0x200004e8
 80011ec:	40004400 	.word	0x40004400

080011f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b088      	sub	sp, #32
 80011f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011f6:	f107 030c 	add.w	r3, r7, #12
 80011fa:	2200      	movs	r2, #0
 80011fc:	601a      	str	r2, [r3, #0]
 80011fe:	605a      	str	r2, [r3, #4]
 8001200:	609a      	str	r2, [r3, #8]
 8001202:	60da      	str	r2, [r3, #12]
 8001204:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001206:	4b1d      	ldr	r3, [pc, #116]	; (800127c <MX_GPIO_Init+0x8c>)
 8001208:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800120a:	4a1c      	ldr	r2, [pc, #112]	; (800127c <MX_GPIO_Init+0x8c>)
 800120c:	f043 0304 	orr.w	r3, r3, #4
 8001210:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001212:	4b1a      	ldr	r3, [pc, #104]	; (800127c <MX_GPIO_Init+0x8c>)
 8001214:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001216:	f003 0304 	and.w	r3, r3, #4
 800121a:	60bb      	str	r3, [r7, #8]
 800121c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800121e:	4b17      	ldr	r3, [pc, #92]	; (800127c <MX_GPIO_Init+0x8c>)
 8001220:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001222:	4a16      	ldr	r2, [pc, #88]	; (800127c <MX_GPIO_Init+0x8c>)
 8001224:	f043 0301 	orr.w	r3, r3, #1
 8001228:	64d3      	str	r3, [r2, #76]	; 0x4c
 800122a:	4b14      	ldr	r3, [pc, #80]	; (800127c <MX_GPIO_Init+0x8c>)
 800122c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800122e:	f003 0301 	and.w	r3, r3, #1
 8001232:	607b      	str	r3, [r7, #4]
 8001234:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001236:	4b11      	ldr	r3, [pc, #68]	; (800127c <MX_GPIO_Init+0x8c>)
 8001238:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800123a:	4a10      	ldr	r2, [pc, #64]	; (800127c <MX_GPIO_Init+0x8c>)
 800123c:	f043 0302 	orr.w	r3, r3, #2
 8001240:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001242:	4b0e      	ldr	r3, [pc, #56]	; (800127c <MX_GPIO_Init+0x8c>)
 8001244:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001246:	f003 0302 	and.w	r3, r3, #2
 800124a:	603b      	str	r3, [r7, #0]
 800124c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 800124e:	2200      	movs	r2, #0
 8001250:	2108      	movs	r1, #8
 8001252:	480b      	ldr	r0, [pc, #44]	; (8001280 <MX_GPIO_Init+0x90>)
 8001254:	f000 fe5e 	bl	8001f14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 8001258:	2308      	movs	r3, #8
 800125a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800125c:	2301      	movs	r3, #1
 800125e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001260:	2300      	movs	r3, #0
 8001262:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001264:	2300      	movs	r3, #0
 8001266:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8001268:	f107 030c 	add.w	r3, r7, #12
 800126c:	4619      	mov	r1, r3
 800126e:	4804      	ldr	r0, [pc, #16]	; (8001280 <MX_GPIO_Init+0x90>)
 8001270:	f000 fce6 	bl	8001c40 <HAL_GPIO_Init>

}
 8001274:	bf00      	nop
 8001276:	3720      	adds	r7, #32
 8001278:	46bd      	mov	sp, r7
 800127a:	bd80      	pop	{r7, pc}
 800127c:	40021000 	.word	0x40021000
 8001280:	48000400 	.word	0x48000400

08001284 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001284:	b480      	push	{r7}
 8001286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001288:	bf00      	nop
 800128a:	46bd      	mov	sp, r7
 800128c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001290:	4770      	bx	lr

08001292 <ssd1306_Reset>:

#include "ssd1306.h"

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8001292:	b480      	push	{r7}
 8001294:	af00      	add	r7, sp, #0
	/* for I2C - do nothing */
}
 8001296:	bf00      	nop
 8001298:	46bd      	mov	sp, r7
 800129a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129e:	4770      	bx	lr

080012a0 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b086      	sub	sp, #24
 80012a4:	af04      	add	r7, sp, #16
 80012a6:	4603      	mov	r3, r0
 80012a8:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 80012aa:	f04f 33ff 	mov.w	r3, #4294967295
 80012ae:	9302      	str	r3, [sp, #8]
 80012b0:	2301      	movs	r3, #1
 80012b2:	9301      	str	r3, [sp, #4]
 80012b4:	1dfb      	adds	r3, r7, #7
 80012b6:	9300      	str	r3, [sp, #0]
 80012b8:	2301      	movs	r3, #1
 80012ba:	2200      	movs	r2, #0
 80012bc:	2178      	movs	r1, #120	; 0x78
 80012be:	4803      	ldr	r0, [pc, #12]	; (80012cc <ssd1306_WriteCommand+0x2c>)
 80012c0:	f000 fed0 	bl	8002064 <HAL_I2C_Mem_Write>
}
 80012c4:	bf00      	nop
 80012c6:	3708      	adds	r7, #8
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bd80      	pop	{r7, pc}
 80012cc:	2000049c 	.word	0x2000049c

080012d0 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b086      	sub	sp, #24
 80012d4:	af04      	add	r7, sp, #16
 80012d6:	6078      	str	r0, [r7, #4]
 80012d8:	6039      	str	r1, [r7, #0]
	HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 80012da:	683b      	ldr	r3, [r7, #0]
 80012dc:	b29b      	uxth	r3, r3
 80012de:	f04f 32ff 	mov.w	r2, #4294967295
 80012e2:	9202      	str	r2, [sp, #8]
 80012e4:	9301      	str	r3, [sp, #4]
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	9300      	str	r3, [sp, #0]
 80012ea:	2301      	movs	r3, #1
 80012ec:	2240      	movs	r2, #64	; 0x40
 80012ee:	2178      	movs	r1, #120	; 0x78
 80012f0:	4803      	ldr	r0, [pc, #12]	; (8001300 <ssd1306_WriteData+0x30>)
 80012f2:	f000 feb7 	bl	8002064 <HAL_I2C_Mem_Write>
}
 80012f6:	bf00      	nop
 80012f8:	3708      	adds	r7, #8
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd80      	pop	{r7, pc}
 80012fe:	bf00      	nop
 8001300:	2000049c 	.word	0x2000049c

08001304 <ssd1306_Init>:

// Screen object
static SSD1306_t SSD1306;

// Initialize the oled screen
void ssd1306_Init(void) {
 8001304:	b580      	push	{r7, lr}
 8001306:	af00      	add	r7, sp, #0
	// Reset OLED
	ssd1306_Reset();
 8001308:	f7ff ffc3 	bl	8001292 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 800130c:	2064      	movs	r0, #100	; 0x64
 800130e:	f000 fb8f 	bl	8001a30 <HAL_Delay>

    // Init OLED
    ssd1306_WriteCommand(0xAE); //display off
 8001312:	20ae      	movs	r0, #174	; 0xae
 8001314:	f7ff ffc4 	bl	80012a0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8001318:	2020      	movs	r0, #32
 800131a:	f7ff ffc1 	bl	80012a0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 800131e:	2000      	movs	r0, #0
 8001320:	f7ff ffbe 	bl	80012a0 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001324:	20b0      	movs	r0, #176	; 0xb0
 8001326:	f7ff ffbb 	bl	80012a0 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 800132a:	20c8      	movs	r0, #200	; 0xc8
 800132c:	f7ff ffb8 	bl	80012a0 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8001330:	2000      	movs	r0, #0
 8001332:	f7ff ffb5 	bl	80012a0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8001336:	2010      	movs	r0, #16
 8001338:	f7ff ffb2 	bl	80012a0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 800133c:	2040      	movs	r0, #64	; 0x40
 800133e:	f7ff ffaf 	bl	80012a0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x81); //--set contrast control register - CHECK
 8001342:	2081      	movs	r0, #129	; 0x81
 8001344:	f7ff ffac 	bl	80012a0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xFF);
 8001348:	20ff      	movs	r0, #255	; 0xff
 800134a:	f7ff ffa9 	bl	80012a0 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 800134e:	20a1      	movs	r0, #161	; 0xa1
 8001350:	f7ff ffa6 	bl	80012a0 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8001354:	20a6      	movs	r0, #166	; 0xa6
 8001356:	f7ff ffa3 	bl	80012a0 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 800135a:	20a8      	movs	r0, #168	; 0xa8
 800135c:	f7ff ffa0 	bl	80012a0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); //
 8001360:	203f      	movs	r0, #63	; 0x3f
 8001362:	f7ff ff9d 	bl	80012a0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001366:	20a4      	movs	r0, #164	; 0xa4
 8001368:	f7ff ff9a 	bl	80012a0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 800136c:	20d3      	movs	r0, #211	; 0xd3
 800136e:	f7ff ff97 	bl	80012a0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8001372:	2000      	movs	r0, #0
 8001374:	f7ff ff94 	bl	80012a0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8001378:	20d5      	movs	r0, #213	; 0xd5
 800137a:	f7ff ff91 	bl	80012a0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 800137e:	20f0      	movs	r0, #240	; 0xf0
 8001380:	f7ff ff8e 	bl	80012a0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8001384:	20d9      	movs	r0, #217	; 0xd9
 8001386:	f7ff ff8b 	bl	80012a0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 800138a:	2022      	movs	r0, #34	; 0x22
 800138c:	f7ff ff88 	bl	80012a0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8001390:	20da      	movs	r0, #218	; 0xda
 8001392:	f7ff ff85 	bl	80012a0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
 8001396:	2012      	movs	r0, #18
 8001398:	f7ff ff82 	bl	80012a0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDB); //--set vcomh
 800139c:	20db      	movs	r0, #219	; 0xdb
 800139e:	f7ff ff7f 	bl	80012a0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 80013a2:	2020      	movs	r0, #32
 80013a4:	f7ff ff7c 	bl	80012a0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 80013a8:	208d      	movs	r0, #141	; 0x8d
 80013aa:	f7ff ff79 	bl	80012a0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 80013ae:	2014      	movs	r0, #20
 80013b0:	f7ff ff76 	bl	80012a0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xAF); //--turn on SSD1306 panel
 80013b4:	20af      	movs	r0, #175	; 0xaf
 80013b6:	f7ff ff73 	bl	80012a0 <ssd1306_WriteCommand>

    // Clear screen
    ssd1306_Fill(Black);
 80013ba:	2000      	movs	r0, #0
 80013bc:	f000 f810 	bl	80013e0 <ssd1306_Fill>

    // Flush buffer to screen
    ssd1306_UpdateScreen();
 80013c0:	f000 f830 	bl	8001424 <ssd1306_UpdateScreen>

    // Set default values for screen object
    SSD1306.CurrentX = 0;
 80013c4:	4b05      	ldr	r3, [pc, #20]	; (80013dc <ssd1306_Init+0xd8>)
 80013c6:	2200      	movs	r2, #0
 80013c8:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 80013ca:	4b04      	ldr	r3, [pc, #16]	; (80013dc <ssd1306_Init+0xd8>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	805a      	strh	r2, [r3, #2]

    SSD1306.Initialized = 1;
 80013d0:	4b02      	ldr	r3, [pc, #8]	; (80013dc <ssd1306_Init+0xd8>)
 80013d2:	2201      	movs	r2, #1
 80013d4:	715a      	strb	r2, [r3, #5]
}
 80013d6:	bf00      	nop
 80013d8:	bd80      	pop	{r7, pc}
 80013da:	bf00      	nop
 80013dc:	20000494 	.word	0x20000494

080013e0 <ssd1306_Fill>:

// Fill the whole screen with the given color
void ssd1306_Fill(SSD1306_COLOR color) {
 80013e0:	b480      	push	{r7}
 80013e2:	b085      	sub	sp, #20
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	4603      	mov	r3, r0
 80013e8:	71fb      	strb	r3, [r7, #7]
    /* Set memory */
    uint32_t i;

    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 80013ea:	2300      	movs	r3, #0
 80013ec:	60fb      	str	r3, [r7, #12]
 80013ee:	e00d      	b.n	800140c <ssd1306_Fill+0x2c>
        SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 80013f0:	79fb      	ldrb	r3, [r7, #7]
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d101      	bne.n	80013fa <ssd1306_Fill+0x1a>
 80013f6:	2100      	movs	r1, #0
 80013f8:	e000      	b.n	80013fc <ssd1306_Fill+0x1c>
 80013fa:	21ff      	movs	r1, #255	; 0xff
 80013fc:	4a08      	ldr	r2, [pc, #32]	; (8001420 <ssd1306_Fill+0x40>)
 80013fe:	68fb      	ldr	r3, [r7, #12]
 8001400:	4413      	add	r3, r2
 8001402:	460a      	mov	r2, r1
 8001404:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 8001406:	68fb      	ldr	r3, [r7, #12]
 8001408:	3301      	adds	r3, #1
 800140a:	60fb      	str	r3, [r7, #12]
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001412:	d3ed      	bcc.n	80013f0 <ssd1306_Fill+0x10>
    }
}
 8001414:	bf00      	nop
 8001416:	3714      	adds	r7, #20
 8001418:	46bd      	mov	sp, r7
 800141a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141e:	4770      	bx	lr
 8001420:	20000094 	.word	0x20000094

08001424 <ssd1306_UpdateScreen>:

// Write the screenbuffer with changed to the screen
void ssd1306_UpdateScreen(void) {
 8001424:	b580      	push	{r7, lr}
 8001426:	b082      	sub	sp, #8
 8001428:	af00      	add	r7, sp, #0
    uint8_t i;
    for(i = 0; i < 8; i++) {
 800142a:	2300      	movs	r3, #0
 800142c:	71fb      	strb	r3, [r7, #7]
 800142e:	e016      	b.n	800145e <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i);
 8001430:	79fb      	ldrb	r3, [r7, #7]
 8001432:	3b50      	subs	r3, #80	; 0x50
 8001434:	b2db      	uxtb	r3, r3
 8001436:	4618      	mov	r0, r3
 8001438:	f7ff ff32 	bl	80012a0 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00);
 800143c:	2000      	movs	r0, #0
 800143e:	f7ff ff2f 	bl	80012a0 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10);
 8001442:	2010      	movs	r0, #16
 8001444:	f7ff ff2c 	bl	80012a0 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8001448:	79fb      	ldrb	r3, [r7, #7]
 800144a:	01db      	lsls	r3, r3, #7
 800144c:	4a07      	ldr	r2, [pc, #28]	; (800146c <ssd1306_UpdateScreen+0x48>)
 800144e:	4413      	add	r3, r2
 8001450:	2180      	movs	r1, #128	; 0x80
 8001452:	4618      	mov	r0, r3
 8001454:	f7ff ff3c 	bl	80012d0 <ssd1306_WriteData>
    for(i = 0; i < 8; i++) {
 8001458:	79fb      	ldrb	r3, [r7, #7]
 800145a:	3301      	adds	r3, #1
 800145c:	71fb      	strb	r3, [r7, #7]
 800145e:	79fb      	ldrb	r3, [r7, #7]
 8001460:	2b07      	cmp	r3, #7
 8001462:	d9e5      	bls.n	8001430 <ssd1306_UpdateScreen+0xc>
    }
}
 8001464:	bf00      	nop
 8001466:	3708      	adds	r7, #8
 8001468:	46bd      	mov	sp, r7
 800146a:	bd80      	pop	{r7, pc}
 800146c:	20000094 	.word	0x20000094

08001470 <ssd1306_DrawPixel>:

//    Draw one pixel in the screenbuffer
//    X => X Coordinate
//    Y => Y Coordinate
//    color => Pixel color
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8001470:	b480      	push	{r7}
 8001472:	b083      	sub	sp, #12
 8001474:	af00      	add	r7, sp, #0
 8001476:	4603      	mov	r3, r0
 8001478:	71fb      	strb	r3, [r7, #7]
 800147a:	460b      	mov	r3, r1
 800147c:	71bb      	strb	r3, [r7, #6]
 800147e:	4613      	mov	r3, r2
 8001480:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8001482:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001486:	2b00      	cmp	r3, #0
 8001488:	db48      	blt.n	800151c <ssd1306_DrawPixel+0xac>
 800148a:	79bb      	ldrb	r3, [r7, #6]
 800148c:	2b3f      	cmp	r3, #63	; 0x3f
 800148e:	d845      	bhi.n	800151c <ssd1306_DrawPixel+0xac>
        // Don't write outside the buffer
        return;
    }

    // Check if pixel should be inverted
    if(SSD1306.Inverted) {
 8001490:	4b25      	ldr	r3, [pc, #148]	; (8001528 <ssd1306_DrawPixel+0xb8>)
 8001492:	791b      	ldrb	r3, [r3, #4]
 8001494:	2b00      	cmp	r3, #0
 8001496:	d006      	beq.n	80014a6 <ssd1306_DrawPixel+0x36>
        color = (SSD1306_COLOR)!color;
 8001498:	797b      	ldrb	r3, [r7, #5]
 800149a:	2b00      	cmp	r3, #0
 800149c:	bf0c      	ite	eq
 800149e:	2301      	moveq	r3, #1
 80014a0:	2300      	movne	r3, #0
 80014a2:	b2db      	uxtb	r3, r3
 80014a4:	717b      	strb	r3, [r7, #5]
    }

    // Draw in the right color
    if(color == White) {
 80014a6:	797b      	ldrb	r3, [r7, #5]
 80014a8:	2b01      	cmp	r3, #1
 80014aa:	d11a      	bne.n	80014e2 <ssd1306_DrawPixel+0x72>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80014ac:	79fa      	ldrb	r2, [r7, #7]
 80014ae:	79bb      	ldrb	r3, [r7, #6]
 80014b0:	08db      	lsrs	r3, r3, #3
 80014b2:	b2d8      	uxtb	r0, r3
 80014b4:	4603      	mov	r3, r0
 80014b6:	01db      	lsls	r3, r3, #7
 80014b8:	4413      	add	r3, r2
 80014ba:	4a1c      	ldr	r2, [pc, #112]	; (800152c <ssd1306_DrawPixel+0xbc>)
 80014bc:	5cd3      	ldrb	r3, [r2, r3]
 80014be:	b25a      	sxtb	r2, r3
 80014c0:	79bb      	ldrb	r3, [r7, #6]
 80014c2:	f003 0307 	and.w	r3, r3, #7
 80014c6:	2101      	movs	r1, #1
 80014c8:	fa01 f303 	lsl.w	r3, r1, r3
 80014cc:	b25b      	sxtb	r3, r3
 80014ce:	4313      	orrs	r3, r2
 80014d0:	b259      	sxtb	r1, r3
 80014d2:	79fa      	ldrb	r2, [r7, #7]
 80014d4:	4603      	mov	r3, r0
 80014d6:	01db      	lsls	r3, r3, #7
 80014d8:	4413      	add	r3, r2
 80014da:	b2c9      	uxtb	r1, r1
 80014dc:	4a13      	ldr	r2, [pc, #76]	; (800152c <ssd1306_DrawPixel+0xbc>)
 80014de:	54d1      	strb	r1, [r2, r3]
 80014e0:	e01d      	b.n	800151e <ssd1306_DrawPixel+0xae>
    } else {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80014e2:	79fa      	ldrb	r2, [r7, #7]
 80014e4:	79bb      	ldrb	r3, [r7, #6]
 80014e6:	08db      	lsrs	r3, r3, #3
 80014e8:	b2d8      	uxtb	r0, r3
 80014ea:	4603      	mov	r3, r0
 80014ec:	01db      	lsls	r3, r3, #7
 80014ee:	4413      	add	r3, r2
 80014f0:	4a0e      	ldr	r2, [pc, #56]	; (800152c <ssd1306_DrawPixel+0xbc>)
 80014f2:	5cd3      	ldrb	r3, [r2, r3]
 80014f4:	b25a      	sxtb	r2, r3
 80014f6:	79bb      	ldrb	r3, [r7, #6]
 80014f8:	f003 0307 	and.w	r3, r3, #7
 80014fc:	2101      	movs	r1, #1
 80014fe:	fa01 f303 	lsl.w	r3, r1, r3
 8001502:	b25b      	sxtb	r3, r3
 8001504:	43db      	mvns	r3, r3
 8001506:	b25b      	sxtb	r3, r3
 8001508:	4013      	ands	r3, r2
 800150a:	b259      	sxtb	r1, r3
 800150c:	79fa      	ldrb	r2, [r7, #7]
 800150e:	4603      	mov	r3, r0
 8001510:	01db      	lsls	r3, r3, #7
 8001512:	4413      	add	r3, r2
 8001514:	b2c9      	uxtb	r1, r1
 8001516:	4a05      	ldr	r2, [pc, #20]	; (800152c <ssd1306_DrawPixel+0xbc>)
 8001518:	54d1      	strb	r1, [r2, r3]
 800151a:	e000      	b.n	800151e <ssd1306_DrawPixel+0xae>
        return;
 800151c:	bf00      	nop
    }
}
 800151e:	370c      	adds	r7, #12
 8001520:	46bd      	mov	sp, r7
 8001522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001526:	4770      	bx	lr
 8001528:	20000494 	.word	0x20000494
 800152c:	20000094 	.word	0x20000094

08001530 <ssd1306_WriteChar>:

// Draw 1 char to the screen buffer
// ch       => char om weg te schrijven
// Font     => Font waarmee we gaan schrijven
// color    => Black or White
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 8001530:	b590      	push	{r4, r7, lr}
 8001532:	b089      	sub	sp, #36	; 0x24
 8001534:	af00      	add	r7, sp, #0
 8001536:	4604      	mov	r4, r0
 8001538:	1d38      	adds	r0, r7, #4
 800153a:	e880 0006 	stmia.w	r0, {r1, r2}
 800153e:	461a      	mov	r2, r3
 8001540:	4623      	mov	r3, r4
 8001542:	73fb      	strb	r3, [r7, #15]
 8001544:	4613      	mov	r3, r2
 8001546:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;

    // Check if character is valid
    if (ch < 32 || ch > 126)
 8001548:	7bfb      	ldrb	r3, [r7, #15]
 800154a:	2b1f      	cmp	r3, #31
 800154c:	d902      	bls.n	8001554 <ssd1306_WriteChar+0x24>
 800154e:	7bfb      	ldrb	r3, [r7, #15]
 8001550:	2b7e      	cmp	r3, #126	; 0x7e
 8001552:	d901      	bls.n	8001558 <ssd1306_WriteChar+0x28>
        return 0;
 8001554:	2300      	movs	r3, #0
 8001556:	e06d      	b.n	8001634 <ssd1306_WriteChar+0x104>

    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8001558:	4b38      	ldr	r3, [pc, #224]	; (800163c <ssd1306_WriteChar+0x10c>)
 800155a:	881b      	ldrh	r3, [r3, #0]
 800155c:	461a      	mov	r2, r3
 800155e:	793b      	ldrb	r3, [r7, #4]
 8001560:	4413      	add	r3, r2
 8001562:	2b80      	cmp	r3, #128	; 0x80
 8001564:	dc06      	bgt.n	8001574 <ssd1306_WriteChar+0x44>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.FontHeight))
 8001566:	4b35      	ldr	r3, [pc, #212]	; (800163c <ssd1306_WriteChar+0x10c>)
 8001568:	885b      	ldrh	r3, [r3, #2]
 800156a:	461a      	mov	r2, r3
 800156c:	797b      	ldrb	r3, [r7, #5]
 800156e:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8001570:	2b40      	cmp	r3, #64	; 0x40
 8001572:	dd01      	ble.n	8001578 <ssd1306_WriteChar+0x48>
    {
        // Not enough space on current line
        return 0;
 8001574:	2300      	movs	r3, #0
 8001576:	e05d      	b.n	8001634 <ssd1306_WriteChar+0x104>
    }

    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 8001578:	2300      	movs	r3, #0
 800157a:	61fb      	str	r3, [r7, #28]
 800157c:	e04c      	b.n	8001618 <ssd1306_WriteChar+0xe8>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 800157e:	68ba      	ldr	r2, [r7, #8]
 8001580:	7bfb      	ldrb	r3, [r7, #15]
 8001582:	3b20      	subs	r3, #32
 8001584:	7979      	ldrb	r1, [r7, #5]
 8001586:	fb01 f303 	mul.w	r3, r1, r3
 800158a:	4619      	mov	r1, r3
 800158c:	69fb      	ldr	r3, [r7, #28]
 800158e:	440b      	add	r3, r1
 8001590:	005b      	lsls	r3, r3, #1
 8001592:	4413      	add	r3, r2
 8001594:	881b      	ldrh	r3, [r3, #0]
 8001596:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.FontWidth; j++) {
 8001598:	2300      	movs	r3, #0
 800159a:	61bb      	str	r3, [r7, #24]
 800159c:	e034      	b.n	8001608 <ssd1306_WriteChar+0xd8>
            if((b << j) & 0x8000)  {
 800159e:	697a      	ldr	r2, [r7, #20]
 80015a0:	69bb      	ldr	r3, [r7, #24]
 80015a2:	fa02 f303 	lsl.w	r3, r2, r3
 80015a6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d012      	beq.n	80015d4 <ssd1306_WriteChar+0xa4>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 80015ae:	4b23      	ldr	r3, [pc, #140]	; (800163c <ssd1306_WriteChar+0x10c>)
 80015b0:	881b      	ldrh	r3, [r3, #0]
 80015b2:	b2da      	uxtb	r2, r3
 80015b4:	69bb      	ldr	r3, [r7, #24]
 80015b6:	b2db      	uxtb	r3, r3
 80015b8:	4413      	add	r3, r2
 80015ba:	b2d8      	uxtb	r0, r3
 80015bc:	4b1f      	ldr	r3, [pc, #124]	; (800163c <ssd1306_WriteChar+0x10c>)
 80015be:	885b      	ldrh	r3, [r3, #2]
 80015c0:	b2da      	uxtb	r2, r3
 80015c2:	69fb      	ldr	r3, [r7, #28]
 80015c4:	b2db      	uxtb	r3, r3
 80015c6:	4413      	add	r3, r2
 80015c8:	b2db      	uxtb	r3, r3
 80015ca:	7bba      	ldrb	r2, [r7, #14]
 80015cc:	4619      	mov	r1, r3
 80015ce:	f7ff ff4f 	bl	8001470 <ssd1306_DrawPixel>
 80015d2:	e016      	b.n	8001602 <ssd1306_WriteChar+0xd2>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 80015d4:	4b19      	ldr	r3, [pc, #100]	; (800163c <ssd1306_WriteChar+0x10c>)
 80015d6:	881b      	ldrh	r3, [r3, #0]
 80015d8:	b2da      	uxtb	r2, r3
 80015da:	69bb      	ldr	r3, [r7, #24]
 80015dc:	b2db      	uxtb	r3, r3
 80015de:	4413      	add	r3, r2
 80015e0:	b2d8      	uxtb	r0, r3
 80015e2:	4b16      	ldr	r3, [pc, #88]	; (800163c <ssd1306_WriteChar+0x10c>)
 80015e4:	885b      	ldrh	r3, [r3, #2]
 80015e6:	b2da      	uxtb	r2, r3
 80015e8:	69fb      	ldr	r3, [r7, #28]
 80015ea:	b2db      	uxtb	r3, r3
 80015ec:	4413      	add	r3, r2
 80015ee:	b2d9      	uxtb	r1, r3
 80015f0:	7bbb      	ldrb	r3, [r7, #14]
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	bf0c      	ite	eq
 80015f6:	2301      	moveq	r3, #1
 80015f8:	2300      	movne	r3, #0
 80015fa:	b2db      	uxtb	r3, r3
 80015fc:	461a      	mov	r2, r3
 80015fe:	f7ff ff37 	bl	8001470 <ssd1306_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 8001602:	69bb      	ldr	r3, [r7, #24]
 8001604:	3301      	adds	r3, #1
 8001606:	61bb      	str	r3, [r7, #24]
 8001608:	793b      	ldrb	r3, [r7, #4]
 800160a:	461a      	mov	r2, r3
 800160c:	69bb      	ldr	r3, [r7, #24]
 800160e:	4293      	cmp	r3, r2
 8001610:	d3c5      	bcc.n	800159e <ssd1306_WriteChar+0x6e>
    for(i = 0; i < Font.FontHeight; i++) {
 8001612:	69fb      	ldr	r3, [r7, #28]
 8001614:	3301      	adds	r3, #1
 8001616:	61fb      	str	r3, [r7, #28]
 8001618:	797b      	ldrb	r3, [r7, #5]
 800161a:	461a      	mov	r2, r3
 800161c:	69fb      	ldr	r3, [r7, #28]
 800161e:	4293      	cmp	r3, r2
 8001620:	d3ad      	bcc.n	800157e <ssd1306_WriteChar+0x4e>
            }
        }
    }

    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 8001622:	4b06      	ldr	r3, [pc, #24]	; (800163c <ssd1306_WriteChar+0x10c>)
 8001624:	881a      	ldrh	r2, [r3, #0]
 8001626:	793b      	ldrb	r3, [r7, #4]
 8001628:	b29b      	uxth	r3, r3
 800162a:	4413      	add	r3, r2
 800162c:	b29a      	uxth	r2, r3
 800162e:	4b03      	ldr	r3, [pc, #12]	; (800163c <ssd1306_WriteChar+0x10c>)
 8001630:	801a      	strh	r2, [r3, #0]

    // Return written char for validation
    return ch;
 8001632:	7bfb      	ldrb	r3, [r7, #15]
}
 8001634:	4618      	mov	r0, r3
 8001636:	3724      	adds	r7, #36	; 0x24
 8001638:	46bd      	mov	sp, r7
 800163a:	bd90      	pop	{r4, r7, pc}
 800163c:	20000494 	.word	0x20000494

08001640 <ssd1306_WriteString>:

// Write full string to screenbuffer
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color) {
 8001640:	b580      	push	{r7, lr}
 8001642:	b084      	sub	sp, #16
 8001644:	af00      	add	r7, sp, #0
 8001646:	60f8      	str	r0, [r7, #12]
 8001648:	1d38      	adds	r0, r7, #4
 800164a:	e880 0006 	stmia.w	r0, {r1, r2}
 800164e:	70fb      	strb	r3, [r7, #3]
    // Write until null-byte
    while (*str) {
 8001650:	e012      	b.n	8001678 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8001652:	68fb      	ldr	r3, [r7, #12]
 8001654:	7818      	ldrb	r0, [r3, #0]
 8001656:	78fb      	ldrb	r3, [r7, #3]
 8001658:	1d3a      	adds	r2, r7, #4
 800165a:	ca06      	ldmia	r2, {r1, r2}
 800165c:	f7ff ff68 	bl	8001530 <ssd1306_WriteChar>
 8001660:	4603      	mov	r3, r0
 8001662:	461a      	mov	r2, r3
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	781b      	ldrb	r3, [r3, #0]
 8001668:	429a      	cmp	r2, r3
 800166a:	d002      	beq.n	8001672 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	781b      	ldrb	r3, [r3, #0]
 8001670:	e008      	b.n	8001684 <ssd1306_WriteString+0x44>
        }

        // Next char
        str++;
 8001672:	68fb      	ldr	r3, [r7, #12]
 8001674:	3301      	adds	r3, #1
 8001676:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	781b      	ldrb	r3, [r3, #0]
 800167c:	2b00      	cmp	r3, #0
 800167e:	d1e8      	bne.n	8001652 <ssd1306_WriteString+0x12>
    }

    // Everything ok
    return *str;
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	781b      	ldrb	r3, [r3, #0]
}
 8001684:	4618      	mov	r0, r3
 8001686:	3710      	adds	r7, #16
 8001688:	46bd      	mov	sp, r7
 800168a:	bd80      	pop	{r7, pc}

0800168c <ssd1306_SetCursor>:

// Position the cursor
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 800168c:	b480      	push	{r7}
 800168e:	b083      	sub	sp, #12
 8001690:	af00      	add	r7, sp, #0
 8001692:	4603      	mov	r3, r0
 8001694:	460a      	mov	r2, r1
 8001696:	71fb      	strb	r3, [r7, #7]
 8001698:	4613      	mov	r3, r2
 800169a:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 800169c:	79fb      	ldrb	r3, [r7, #7]
 800169e:	b29a      	uxth	r2, r3
 80016a0:	4b05      	ldr	r3, [pc, #20]	; (80016b8 <ssd1306_SetCursor+0x2c>)
 80016a2:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 80016a4:	79bb      	ldrb	r3, [r7, #6]
 80016a6:	b29a      	uxth	r2, r3
 80016a8:	4b03      	ldr	r3, [pc, #12]	; (80016b8 <ssd1306_SetCursor+0x2c>)
 80016aa:	805a      	strh	r2, [r3, #2]
}
 80016ac:	bf00      	nop
 80016ae:	370c      	adds	r7, #12
 80016b0:	46bd      	mov	sp, r7
 80016b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b6:	4770      	bx	lr
 80016b8:	20000494 	.word	0x20000494

080016bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016bc:	b480      	push	{r7}
 80016be:	b083      	sub	sp, #12
 80016c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016c2:	4b0f      	ldr	r3, [pc, #60]	; (8001700 <HAL_MspInit+0x44>)
 80016c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80016c6:	4a0e      	ldr	r2, [pc, #56]	; (8001700 <HAL_MspInit+0x44>)
 80016c8:	f043 0301 	orr.w	r3, r3, #1
 80016cc:	6613      	str	r3, [r2, #96]	; 0x60
 80016ce:	4b0c      	ldr	r3, [pc, #48]	; (8001700 <HAL_MspInit+0x44>)
 80016d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80016d2:	f003 0301 	and.w	r3, r3, #1
 80016d6:	607b      	str	r3, [r7, #4]
 80016d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016da:	4b09      	ldr	r3, [pc, #36]	; (8001700 <HAL_MspInit+0x44>)
 80016dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016de:	4a08      	ldr	r2, [pc, #32]	; (8001700 <HAL_MspInit+0x44>)
 80016e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016e4:	6593      	str	r3, [r2, #88]	; 0x58
 80016e6:	4b06      	ldr	r3, [pc, #24]	; (8001700 <HAL_MspInit+0x44>)
 80016e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016ee:	603b      	str	r3, [r7, #0]
 80016f0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016f2:	bf00      	nop
 80016f4:	370c      	adds	r7, #12
 80016f6:	46bd      	mov	sp, r7
 80016f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fc:	4770      	bx	lr
 80016fe:	bf00      	nop
 8001700:	40021000 	.word	0x40021000

08001704 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b08a      	sub	sp, #40	; 0x28
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800170c:	f107 0314 	add.w	r3, r7, #20
 8001710:	2200      	movs	r2, #0
 8001712:	601a      	str	r2, [r3, #0]
 8001714:	605a      	str	r2, [r3, #4]
 8001716:	609a      	str	r2, [r3, #8]
 8001718:	60da      	str	r2, [r3, #12]
 800171a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	4a18      	ldr	r2, [pc, #96]	; (8001784 <HAL_I2C_MspInit+0x80>)
 8001722:	4293      	cmp	r3, r2
 8001724:	d129      	bne.n	800177a <HAL_I2C_MspInit+0x76>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001726:	4b18      	ldr	r3, [pc, #96]	; (8001788 <HAL_I2C_MspInit+0x84>)
 8001728:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800172a:	4a17      	ldr	r2, [pc, #92]	; (8001788 <HAL_I2C_MspInit+0x84>)
 800172c:	f043 0301 	orr.w	r3, r3, #1
 8001730:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001732:	4b15      	ldr	r3, [pc, #84]	; (8001788 <HAL_I2C_MspInit+0x84>)
 8001734:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001736:	f003 0301 	and.w	r3, r3, #1
 800173a:	613b      	str	r3, [r7, #16]
 800173c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800173e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001742:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001744:	2312      	movs	r3, #18
 8001746:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001748:	2301      	movs	r3, #1
 800174a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800174c:	2303      	movs	r3, #3
 800174e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001750:	2304      	movs	r3, #4
 8001752:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001754:	f107 0314 	add.w	r3, r7, #20
 8001758:	4619      	mov	r1, r3
 800175a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800175e:	f000 fa6f 	bl	8001c40 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001762:	4b09      	ldr	r3, [pc, #36]	; (8001788 <HAL_I2C_MspInit+0x84>)
 8001764:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001766:	4a08      	ldr	r2, [pc, #32]	; (8001788 <HAL_I2C_MspInit+0x84>)
 8001768:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800176c:	6593      	str	r3, [r2, #88]	; 0x58
 800176e:	4b06      	ldr	r3, [pc, #24]	; (8001788 <HAL_I2C_MspInit+0x84>)
 8001770:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001772:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001776:	60fb      	str	r3, [r7, #12]
 8001778:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800177a:	bf00      	nop
 800177c:	3728      	adds	r7, #40	; 0x28
 800177e:	46bd      	mov	sp, r7
 8001780:	bd80      	pop	{r7, pc}
 8001782:	bf00      	nop
 8001784:	40005400 	.word	0x40005400
 8001788:	40021000 	.word	0x40021000

0800178c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b08a      	sub	sp, #40	; 0x28
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001794:	f107 0314 	add.w	r3, r7, #20
 8001798:	2200      	movs	r2, #0
 800179a:	601a      	str	r2, [r3, #0]
 800179c:	605a      	str	r2, [r3, #4]
 800179e:	609a      	str	r2, [r3, #8]
 80017a0:	60da      	str	r2, [r3, #12]
 80017a2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	4a20      	ldr	r2, [pc, #128]	; (800182c <HAL_UART_MspInit+0xa0>)
 80017aa:	4293      	cmp	r3, r2
 80017ac:	d13a      	bne.n	8001824 <HAL_UART_MspInit+0x98>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80017ae:	4b20      	ldr	r3, [pc, #128]	; (8001830 <HAL_UART_MspInit+0xa4>)
 80017b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017b2:	4a1f      	ldr	r2, [pc, #124]	; (8001830 <HAL_UART_MspInit+0xa4>)
 80017b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80017b8:	6593      	str	r3, [r2, #88]	; 0x58
 80017ba:	4b1d      	ldr	r3, [pc, #116]	; (8001830 <HAL_UART_MspInit+0xa4>)
 80017bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017c2:	613b      	str	r3, [r7, #16]
 80017c4:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017c6:	4b1a      	ldr	r3, [pc, #104]	; (8001830 <HAL_UART_MspInit+0xa4>)
 80017c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017ca:	4a19      	ldr	r2, [pc, #100]	; (8001830 <HAL_UART_MspInit+0xa4>)
 80017cc:	f043 0301 	orr.w	r3, r3, #1
 80017d0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80017d2:	4b17      	ldr	r3, [pc, #92]	; (8001830 <HAL_UART_MspInit+0xa4>)
 80017d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017d6:	f003 0301 	and.w	r3, r3, #1
 80017da:	60fb      	str	r3, [r7, #12]
 80017dc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA15 (JTDI)     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 80017de:	2304      	movs	r3, #4
 80017e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017e2:	2302      	movs	r3, #2
 80017e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017e6:	2300      	movs	r3, #0
 80017e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017ea:	2303      	movs	r3, #3
 80017ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80017ee:	2307      	movs	r3, #7
 80017f0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 80017f2:	f107 0314 	add.w	r3, r7, #20
 80017f6:	4619      	mov	r1, r3
 80017f8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017fc:	f000 fa20 	bl	8001c40 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8001800:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001804:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001806:	2302      	movs	r3, #2
 8001808:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800180a:	2300      	movs	r3, #0
 800180c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800180e:	2303      	movs	r3, #3
 8001810:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 8001812:	2303      	movs	r3, #3
 8001814:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8001816:	f107 0314 	add.w	r3, r7, #20
 800181a:	4619      	mov	r1, r3
 800181c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001820:	f000 fa0e 	bl	8001c40 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001824:	bf00      	nop
 8001826:	3728      	adds	r7, #40	; 0x28
 8001828:	46bd      	mov	sp, r7
 800182a:	bd80      	pop	{r7, pc}
 800182c:	40004400 	.word	0x40004400
 8001830:	40021000 	.word	0x40021000

08001834 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001834:	b480      	push	{r7}
 8001836:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001838:	bf00      	nop
 800183a:	46bd      	mov	sp, r7
 800183c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001840:	4770      	bx	lr

08001842 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001842:	b480      	push	{r7}
 8001844:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001846:	e7fe      	b.n	8001846 <HardFault_Handler+0x4>

08001848 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001848:	b480      	push	{r7}
 800184a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800184c:	e7fe      	b.n	800184c <MemManage_Handler+0x4>

0800184e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800184e:	b480      	push	{r7}
 8001850:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001852:	e7fe      	b.n	8001852 <BusFault_Handler+0x4>

08001854 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001854:	b480      	push	{r7}
 8001856:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001858:	e7fe      	b.n	8001858 <UsageFault_Handler+0x4>

0800185a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800185a:	b480      	push	{r7}
 800185c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800185e:	bf00      	nop
 8001860:	46bd      	mov	sp, r7
 8001862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001866:	4770      	bx	lr

08001868 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001868:	b480      	push	{r7}
 800186a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800186c:	bf00      	nop
 800186e:	46bd      	mov	sp, r7
 8001870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001874:	4770      	bx	lr

08001876 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001876:	b480      	push	{r7}
 8001878:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800187a:	bf00      	nop
 800187c:	46bd      	mov	sp, r7
 800187e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001882:	4770      	bx	lr

08001884 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001888:	f000 f8b4 	bl	80019f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800188c:	bf00      	nop
 800188e:	bd80      	pop	{r7, pc}

08001890 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001890:	b480      	push	{r7}
 8001892:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001894:	4b17      	ldr	r3, [pc, #92]	; (80018f4 <SystemInit+0x64>)
 8001896:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800189a:	4a16      	ldr	r2, [pc, #88]	; (80018f4 <SystemInit+0x64>)
 800189c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80018a0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80018a4:	4b14      	ldr	r3, [pc, #80]	; (80018f8 <SystemInit+0x68>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	4a13      	ldr	r2, [pc, #76]	; (80018f8 <SystemInit+0x68>)
 80018aa:	f043 0301 	orr.w	r3, r3, #1
 80018ae:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80018b0:	4b11      	ldr	r3, [pc, #68]	; (80018f8 <SystemInit+0x68>)
 80018b2:	2200      	movs	r2, #0
 80018b4:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80018b6:	4b10      	ldr	r3, [pc, #64]	; (80018f8 <SystemInit+0x68>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	4a0f      	ldr	r2, [pc, #60]	; (80018f8 <SystemInit+0x68>)
 80018bc:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 80018c0:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 80018c4:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 80018c6:	4b0c      	ldr	r3, [pc, #48]	; (80018f8 <SystemInit+0x68>)
 80018c8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80018cc:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80018ce:	4b0a      	ldr	r3, [pc, #40]	; (80018f8 <SystemInit+0x68>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	4a09      	ldr	r2, [pc, #36]	; (80018f8 <SystemInit+0x68>)
 80018d4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80018d8:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80018da:	4b07      	ldr	r3, [pc, #28]	; (80018f8 <SystemInit+0x68>)
 80018dc:	2200      	movs	r2, #0
 80018de:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80018e0:	4b04      	ldr	r3, [pc, #16]	; (80018f4 <SystemInit+0x64>)
 80018e2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80018e6:	609a      	str	r2, [r3, #8]
#endif
}
 80018e8:	bf00      	nop
 80018ea:	46bd      	mov	sp, r7
 80018ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f0:	4770      	bx	lr
 80018f2:	bf00      	nop
 80018f4:	e000ed00 	.word	0xe000ed00
 80018f8:	40021000 	.word	0x40021000

080018fc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80018fc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001934 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001900:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001902:	e003      	b.n	800190c <LoopCopyDataInit>

08001904 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001904:	4b0c      	ldr	r3, [pc, #48]	; (8001938 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001906:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001908:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800190a:	3104      	adds	r1, #4

0800190c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 800190c:	480b      	ldr	r0, [pc, #44]	; (800193c <LoopForever+0xa>)
	ldr	r3, =_edata
 800190e:	4b0c      	ldr	r3, [pc, #48]	; (8001940 <LoopForever+0xe>)
	adds	r2, r0, r1
 8001910:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001912:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001914:	d3f6      	bcc.n	8001904 <CopyDataInit>
	ldr	r2, =_sbss
 8001916:	4a0b      	ldr	r2, [pc, #44]	; (8001944 <LoopForever+0x12>)
	b	LoopFillZerobss
 8001918:	e002      	b.n	8001920 <LoopFillZerobss>

0800191a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800191a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 800191c:	f842 3b04 	str.w	r3, [r2], #4

08001920 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001920:	4b09      	ldr	r3, [pc, #36]	; (8001948 <LoopForever+0x16>)
	cmp	r2, r3
 8001922:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001924:	d3f9      	bcc.n	800191a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001926:	f7ff ffb3 	bl	8001890 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800192a:	f001 fcad 	bl	8003288 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800192e:	f7fe fdd5 	bl	80004dc <main>

08001932 <LoopForever>:

LoopForever:
    b LoopForever
 8001932:	e7fe      	b.n	8001932 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001934:	20010000 	.word	0x20010000
	ldr	r3, =_sidata
 8001938:	08003950 	.word	0x08003950
	ldr	r0, =_sdata
 800193c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001940:	20000014 	.word	0x20000014
	ldr	r2, =_sbss
 8001944:	20000014 	.word	0x20000014
	ldr	r3, = _ebss
 8001948:	2000056c 	.word	0x2000056c

0800194c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800194c:	e7fe      	b.n	800194c <ADC1_IRQHandler>

0800194e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800194e:	b580      	push	{r7, lr}
 8001950:	b082      	sub	sp, #8
 8001952:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001954:	2300      	movs	r3, #0
 8001956:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001958:	2003      	movs	r0, #3
 800195a:	f000 f93d 	bl	8001bd8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800195e:	2000      	movs	r0, #0
 8001960:	f000 f80e 	bl	8001980 <HAL_InitTick>
 8001964:	4603      	mov	r3, r0
 8001966:	2b00      	cmp	r3, #0
 8001968:	d002      	beq.n	8001970 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800196a:	2301      	movs	r3, #1
 800196c:	71fb      	strb	r3, [r7, #7]
 800196e:	e001      	b.n	8001974 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001970:	f7ff fea4 	bl	80016bc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001974:	79fb      	ldrb	r3, [r7, #7]
}
 8001976:	4618      	mov	r0, r3
 8001978:	3708      	adds	r7, #8
 800197a:	46bd      	mov	sp, r7
 800197c:	bd80      	pop	{r7, pc}
	...

08001980 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b084      	sub	sp, #16
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001988:	2300      	movs	r3, #0
 800198a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 800198c:	4b16      	ldr	r3, [pc, #88]	; (80019e8 <HAL_InitTick+0x68>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	2b00      	cmp	r3, #0
 8001992:	d022      	beq.n	80019da <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001994:	4b15      	ldr	r3, [pc, #84]	; (80019ec <HAL_InitTick+0x6c>)
 8001996:	681a      	ldr	r2, [r3, #0]
 8001998:	4b13      	ldr	r3, [pc, #76]	; (80019e8 <HAL_InitTick+0x68>)
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80019a0:	fbb1 f3f3 	udiv	r3, r1, r3
 80019a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80019a8:	4618      	mov	r0, r3
 80019aa:	f000 f93c 	bl	8001c26 <HAL_SYSTICK_Config>
 80019ae:	4603      	mov	r3, r0
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d10f      	bne.n	80019d4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	2b0f      	cmp	r3, #15
 80019b8:	d809      	bhi.n	80019ce <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80019ba:	2200      	movs	r2, #0
 80019bc:	6879      	ldr	r1, [r7, #4]
 80019be:	f04f 30ff 	mov.w	r0, #4294967295
 80019c2:	f000 f914 	bl	8001bee <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80019c6:	4a0a      	ldr	r2, [pc, #40]	; (80019f0 <HAL_InitTick+0x70>)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	6013      	str	r3, [r2, #0]
 80019cc:	e007      	b.n	80019de <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80019ce:	2301      	movs	r3, #1
 80019d0:	73fb      	strb	r3, [r7, #15]
 80019d2:	e004      	b.n	80019de <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80019d4:	2301      	movs	r3, #1
 80019d6:	73fb      	strb	r3, [r7, #15]
 80019d8:	e001      	b.n	80019de <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80019da:	2301      	movs	r3, #1
 80019dc:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80019de:	7bfb      	ldrb	r3, [r7, #15]
}
 80019e0:	4618      	mov	r0, r3
 80019e2:	3710      	adds	r7, #16
 80019e4:	46bd      	mov	sp, r7
 80019e6:	bd80      	pop	{r7, pc}
 80019e8:	20000010 	.word	0x20000010
 80019ec:	20000008 	.word	0x20000008
 80019f0:	2000000c 	.word	0x2000000c

080019f4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019f4:	b480      	push	{r7}
 80019f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80019f8:	4b05      	ldr	r3, [pc, #20]	; (8001a10 <HAL_IncTick+0x1c>)
 80019fa:	681a      	ldr	r2, [r3, #0]
 80019fc:	4b05      	ldr	r3, [pc, #20]	; (8001a14 <HAL_IncTick+0x20>)
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	4413      	add	r3, r2
 8001a02:	4a03      	ldr	r2, [pc, #12]	; (8001a10 <HAL_IncTick+0x1c>)
 8001a04:	6013      	str	r3, [r2, #0]
}
 8001a06:	bf00      	nop
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0e:	4770      	bx	lr
 8001a10:	20000568 	.word	0x20000568
 8001a14:	20000010 	.word	0x20000010

08001a18 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	af00      	add	r7, sp, #0
  return uwTick;
 8001a1c:	4b03      	ldr	r3, [pc, #12]	; (8001a2c <HAL_GetTick+0x14>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
}
 8001a20:	4618      	mov	r0, r3
 8001a22:	46bd      	mov	sp, r7
 8001a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a28:	4770      	bx	lr
 8001a2a:	bf00      	nop
 8001a2c:	20000568 	.word	0x20000568

08001a30 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b084      	sub	sp, #16
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a38:	f7ff ffee 	bl	8001a18 <HAL_GetTick>
 8001a3c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a48:	d004      	beq.n	8001a54 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001a4a:	4b09      	ldr	r3, [pc, #36]	; (8001a70 <HAL_Delay+0x40>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	68fa      	ldr	r2, [r7, #12]
 8001a50:	4413      	add	r3, r2
 8001a52:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001a54:	bf00      	nop
 8001a56:	f7ff ffdf 	bl	8001a18 <HAL_GetTick>
 8001a5a:	4602      	mov	r2, r0
 8001a5c:	68bb      	ldr	r3, [r7, #8]
 8001a5e:	1ad3      	subs	r3, r2, r3
 8001a60:	68fa      	ldr	r2, [r7, #12]
 8001a62:	429a      	cmp	r2, r3
 8001a64:	d8f7      	bhi.n	8001a56 <HAL_Delay+0x26>
  {
  }
}
 8001a66:	bf00      	nop
 8001a68:	3710      	adds	r7, #16
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bd80      	pop	{r7, pc}
 8001a6e:	bf00      	nop
 8001a70:	20000010 	.word	0x20000010

08001a74 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a74:	b480      	push	{r7}
 8001a76:	b085      	sub	sp, #20
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	f003 0307 	and.w	r3, r3, #7
 8001a82:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a84:	4b0c      	ldr	r3, [pc, #48]	; (8001ab8 <__NVIC_SetPriorityGrouping+0x44>)
 8001a86:	68db      	ldr	r3, [r3, #12]
 8001a88:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a8a:	68ba      	ldr	r2, [r7, #8]
 8001a8c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001a90:	4013      	ands	r3, r2
 8001a92:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a98:	68bb      	ldr	r3, [r7, #8]
 8001a9a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a9c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001aa0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001aa4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001aa6:	4a04      	ldr	r2, [pc, #16]	; (8001ab8 <__NVIC_SetPriorityGrouping+0x44>)
 8001aa8:	68bb      	ldr	r3, [r7, #8]
 8001aaa:	60d3      	str	r3, [r2, #12]
}
 8001aac:	bf00      	nop
 8001aae:	3714      	adds	r7, #20
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab6:	4770      	bx	lr
 8001ab8:	e000ed00 	.word	0xe000ed00

08001abc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001abc:	b480      	push	{r7}
 8001abe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ac0:	4b04      	ldr	r3, [pc, #16]	; (8001ad4 <__NVIC_GetPriorityGrouping+0x18>)
 8001ac2:	68db      	ldr	r3, [r3, #12]
 8001ac4:	0a1b      	lsrs	r3, r3, #8
 8001ac6:	f003 0307 	and.w	r3, r3, #7
}
 8001aca:	4618      	mov	r0, r3
 8001acc:	46bd      	mov	sp, r7
 8001ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad2:	4770      	bx	lr
 8001ad4:	e000ed00 	.word	0xe000ed00

08001ad8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	b083      	sub	sp, #12
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	4603      	mov	r3, r0
 8001ae0:	6039      	str	r1, [r7, #0]
 8001ae2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ae4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	db0a      	blt.n	8001b02 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001aec:	683b      	ldr	r3, [r7, #0]
 8001aee:	b2da      	uxtb	r2, r3
 8001af0:	490c      	ldr	r1, [pc, #48]	; (8001b24 <__NVIC_SetPriority+0x4c>)
 8001af2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001af6:	0112      	lsls	r2, r2, #4
 8001af8:	b2d2      	uxtb	r2, r2
 8001afa:	440b      	add	r3, r1
 8001afc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b00:	e00a      	b.n	8001b18 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b02:	683b      	ldr	r3, [r7, #0]
 8001b04:	b2da      	uxtb	r2, r3
 8001b06:	4908      	ldr	r1, [pc, #32]	; (8001b28 <__NVIC_SetPriority+0x50>)
 8001b08:	79fb      	ldrb	r3, [r7, #7]
 8001b0a:	f003 030f 	and.w	r3, r3, #15
 8001b0e:	3b04      	subs	r3, #4
 8001b10:	0112      	lsls	r2, r2, #4
 8001b12:	b2d2      	uxtb	r2, r2
 8001b14:	440b      	add	r3, r1
 8001b16:	761a      	strb	r2, [r3, #24]
}
 8001b18:	bf00      	nop
 8001b1a:	370c      	adds	r7, #12
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b22:	4770      	bx	lr
 8001b24:	e000e100 	.word	0xe000e100
 8001b28:	e000ed00 	.word	0xe000ed00

08001b2c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	b089      	sub	sp, #36	; 0x24
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	60f8      	str	r0, [r7, #12]
 8001b34:	60b9      	str	r1, [r7, #8]
 8001b36:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	f003 0307 	and.w	r3, r3, #7
 8001b3e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b40:	69fb      	ldr	r3, [r7, #28]
 8001b42:	f1c3 0307 	rsb	r3, r3, #7
 8001b46:	2b04      	cmp	r3, #4
 8001b48:	bf28      	it	cs
 8001b4a:	2304      	movcs	r3, #4
 8001b4c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b4e:	69fb      	ldr	r3, [r7, #28]
 8001b50:	3304      	adds	r3, #4
 8001b52:	2b06      	cmp	r3, #6
 8001b54:	d902      	bls.n	8001b5c <NVIC_EncodePriority+0x30>
 8001b56:	69fb      	ldr	r3, [r7, #28]
 8001b58:	3b03      	subs	r3, #3
 8001b5a:	e000      	b.n	8001b5e <NVIC_EncodePriority+0x32>
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b60:	f04f 32ff 	mov.w	r2, #4294967295
 8001b64:	69bb      	ldr	r3, [r7, #24]
 8001b66:	fa02 f303 	lsl.w	r3, r2, r3
 8001b6a:	43da      	mvns	r2, r3
 8001b6c:	68bb      	ldr	r3, [r7, #8]
 8001b6e:	401a      	ands	r2, r3
 8001b70:	697b      	ldr	r3, [r7, #20]
 8001b72:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b74:	f04f 31ff 	mov.w	r1, #4294967295
 8001b78:	697b      	ldr	r3, [r7, #20]
 8001b7a:	fa01 f303 	lsl.w	r3, r1, r3
 8001b7e:	43d9      	mvns	r1, r3
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b84:	4313      	orrs	r3, r2
         );
}
 8001b86:	4618      	mov	r0, r3
 8001b88:	3724      	adds	r7, #36	; 0x24
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b90:	4770      	bx	lr
	...

08001b94 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b082      	sub	sp, #8
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	3b01      	subs	r3, #1
 8001ba0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001ba4:	d301      	bcc.n	8001baa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001ba6:	2301      	movs	r3, #1
 8001ba8:	e00f      	b.n	8001bca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001baa:	4a0a      	ldr	r2, [pc, #40]	; (8001bd4 <SysTick_Config+0x40>)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	3b01      	subs	r3, #1
 8001bb0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001bb2:	210f      	movs	r1, #15
 8001bb4:	f04f 30ff 	mov.w	r0, #4294967295
 8001bb8:	f7ff ff8e 	bl	8001ad8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001bbc:	4b05      	ldr	r3, [pc, #20]	; (8001bd4 <SysTick_Config+0x40>)
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001bc2:	4b04      	ldr	r3, [pc, #16]	; (8001bd4 <SysTick_Config+0x40>)
 8001bc4:	2207      	movs	r2, #7
 8001bc6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001bc8:	2300      	movs	r3, #0
}
 8001bca:	4618      	mov	r0, r3
 8001bcc:	3708      	adds	r7, #8
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bd80      	pop	{r7, pc}
 8001bd2:	bf00      	nop
 8001bd4:	e000e010 	.word	0xe000e010

08001bd8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b082      	sub	sp, #8
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001be0:	6878      	ldr	r0, [r7, #4]
 8001be2:	f7ff ff47 	bl	8001a74 <__NVIC_SetPriorityGrouping>
}
 8001be6:	bf00      	nop
 8001be8:	3708      	adds	r7, #8
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bd80      	pop	{r7, pc}

08001bee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001bee:	b580      	push	{r7, lr}
 8001bf0:	b086      	sub	sp, #24
 8001bf2:	af00      	add	r7, sp, #0
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	60b9      	str	r1, [r7, #8]
 8001bf8:	607a      	str	r2, [r7, #4]
 8001bfa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001c00:	f7ff ff5c 	bl	8001abc <__NVIC_GetPriorityGrouping>
 8001c04:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c06:	687a      	ldr	r2, [r7, #4]
 8001c08:	68b9      	ldr	r1, [r7, #8]
 8001c0a:	6978      	ldr	r0, [r7, #20]
 8001c0c:	f7ff ff8e 	bl	8001b2c <NVIC_EncodePriority>
 8001c10:	4602      	mov	r2, r0
 8001c12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c16:	4611      	mov	r1, r2
 8001c18:	4618      	mov	r0, r3
 8001c1a:	f7ff ff5d 	bl	8001ad8 <__NVIC_SetPriority>
}
 8001c1e:	bf00      	nop
 8001c20:	3718      	adds	r7, #24
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bd80      	pop	{r7, pc}

08001c26 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c26:	b580      	push	{r7, lr}
 8001c28:	b082      	sub	sp, #8
 8001c2a:	af00      	add	r7, sp, #0
 8001c2c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c2e:	6878      	ldr	r0, [r7, #4]
 8001c30:	f7ff ffb0 	bl	8001b94 <SysTick_Config>
 8001c34:	4603      	mov	r3, r0
}
 8001c36:	4618      	mov	r0, r3
 8001c38:	3708      	adds	r7, #8
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bd80      	pop	{r7, pc}
	...

08001c40 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c40:	b480      	push	{r7}
 8001c42:	b087      	sub	sp, #28
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
 8001c48:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c4e:	e148      	b.n	8001ee2 <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001c50:	683b      	ldr	r3, [r7, #0]
 8001c52:	681a      	ldr	r2, [r3, #0]
 8001c54:	2101      	movs	r1, #1
 8001c56:	697b      	ldr	r3, [r7, #20]
 8001c58:	fa01 f303 	lsl.w	r3, r1, r3
 8001c5c:	4013      	ands	r3, r2
 8001c5e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	f000 813a 	beq.w	8001edc <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001c68:	683b      	ldr	r3, [r7, #0]
 8001c6a:	685b      	ldr	r3, [r3, #4]
 8001c6c:	2b02      	cmp	r3, #2
 8001c6e:	d003      	beq.n	8001c78 <HAL_GPIO_Init+0x38>
 8001c70:	683b      	ldr	r3, [r7, #0]
 8001c72:	685b      	ldr	r3, [r3, #4]
 8001c74:	2b12      	cmp	r3, #18
 8001c76:	d123      	bne.n	8001cc0 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001c78:	697b      	ldr	r3, [r7, #20]
 8001c7a:	08da      	lsrs	r2, r3, #3
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	3208      	adds	r2, #8
 8001c80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c84:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001c86:	697b      	ldr	r3, [r7, #20]
 8001c88:	f003 0307 	and.w	r3, r3, #7
 8001c8c:	009b      	lsls	r3, r3, #2
 8001c8e:	220f      	movs	r2, #15
 8001c90:	fa02 f303 	lsl.w	r3, r2, r3
 8001c94:	43db      	mvns	r3, r3
 8001c96:	693a      	ldr	r2, [r7, #16]
 8001c98:	4013      	ands	r3, r2
 8001c9a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001c9c:	683b      	ldr	r3, [r7, #0]
 8001c9e:	691a      	ldr	r2, [r3, #16]
 8001ca0:	697b      	ldr	r3, [r7, #20]
 8001ca2:	f003 0307 	and.w	r3, r3, #7
 8001ca6:	009b      	lsls	r3, r3, #2
 8001ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cac:	693a      	ldr	r2, [r7, #16]
 8001cae:	4313      	orrs	r3, r2
 8001cb0:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001cb2:	697b      	ldr	r3, [r7, #20]
 8001cb4:	08da      	lsrs	r2, r3, #3
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	3208      	adds	r2, #8
 8001cba:	6939      	ldr	r1, [r7, #16]
 8001cbc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001cc6:	697b      	ldr	r3, [r7, #20]
 8001cc8:	005b      	lsls	r3, r3, #1
 8001cca:	2203      	movs	r2, #3
 8001ccc:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd0:	43db      	mvns	r3, r3
 8001cd2:	693a      	ldr	r2, [r7, #16]
 8001cd4:	4013      	ands	r3, r2
 8001cd6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001cd8:	683b      	ldr	r3, [r7, #0]
 8001cda:	685b      	ldr	r3, [r3, #4]
 8001cdc:	f003 0203 	and.w	r2, r3, #3
 8001ce0:	697b      	ldr	r3, [r7, #20]
 8001ce2:	005b      	lsls	r3, r3, #1
 8001ce4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce8:	693a      	ldr	r2, [r7, #16]
 8001cea:	4313      	orrs	r3, r2
 8001cec:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	693a      	ldr	r2, [r7, #16]
 8001cf2:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	685b      	ldr	r3, [r3, #4]
 8001cf8:	2b01      	cmp	r3, #1
 8001cfa:	d00b      	beq.n	8001d14 <HAL_GPIO_Init+0xd4>
 8001cfc:	683b      	ldr	r3, [r7, #0]
 8001cfe:	685b      	ldr	r3, [r3, #4]
 8001d00:	2b02      	cmp	r3, #2
 8001d02:	d007      	beq.n	8001d14 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001d04:	683b      	ldr	r3, [r7, #0]
 8001d06:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001d08:	2b11      	cmp	r3, #17
 8001d0a:	d003      	beq.n	8001d14 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001d0c:	683b      	ldr	r3, [r7, #0]
 8001d0e:	685b      	ldr	r3, [r3, #4]
 8001d10:	2b12      	cmp	r3, #18
 8001d12:	d130      	bne.n	8001d76 <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	689b      	ldr	r3, [r3, #8]
 8001d18:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001d1a:	697b      	ldr	r3, [r7, #20]
 8001d1c:	005b      	lsls	r3, r3, #1
 8001d1e:	2203      	movs	r2, #3
 8001d20:	fa02 f303 	lsl.w	r3, r2, r3
 8001d24:	43db      	mvns	r3, r3
 8001d26:	693a      	ldr	r2, [r7, #16]
 8001d28:	4013      	ands	r3, r2
 8001d2a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001d2c:	683b      	ldr	r3, [r7, #0]
 8001d2e:	68da      	ldr	r2, [r3, #12]
 8001d30:	697b      	ldr	r3, [r7, #20]
 8001d32:	005b      	lsls	r3, r3, #1
 8001d34:	fa02 f303 	lsl.w	r3, r2, r3
 8001d38:	693a      	ldr	r2, [r7, #16]
 8001d3a:	4313      	orrs	r3, r2
 8001d3c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	693a      	ldr	r2, [r7, #16]
 8001d42:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	685b      	ldr	r3, [r3, #4]
 8001d48:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001d4a:	2201      	movs	r2, #1
 8001d4c:	697b      	ldr	r3, [r7, #20]
 8001d4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d52:	43db      	mvns	r3, r3
 8001d54:	693a      	ldr	r2, [r7, #16]
 8001d56:	4013      	ands	r3, r2
 8001d58:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001d5a:	683b      	ldr	r3, [r7, #0]
 8001d5c:	685b      	ldr	r3, [r3, #4]
 8001d5e:	091b      	lsrs	r3, r3, #4
 8001d60:	f003 0201 	and.w	r2, r3, #1
 8001d64:	697b      	ldr	r3, [r7, #20]
 8001d66:	fa02 f303 	lsl.w	r3, r2, r3
 8001d6a:	693a      	ldr	r2, [r7, #16]
 8001d6c:	4313      	orrs	r3, r2
 8001d6e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	693a      	ldr	r2, [r7, #16]
 8001d74:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	68db      	ldr	r3, [r3, #12]
 8001d7a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001d7c:	697b      	ldr	r3, [r7, #20]
 8001d7e:	005b      	lsls	r3, r3, #1
 8001d80:	2203      	movs	r2, #3
 8001d82:	fa02 f303 	lsl.w	r3, r2, r3
 8001d86:	43db      	mvns	r3, r3
 8001d88:	693a      	ldr	r2, [r7, #16]
 8001d8a:	4013      	ands	r3, r2
 8001d8c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001d8e:	683b      	ldr	r3, [r7, #0]
 8001d90:	689a      	ldr	r2, [r3, #8]
 8001d92:	697b      	ldr	r3, [r7, #20]
 8001d94:	005b      	lsls	r3, r3, #1
 8001d96:	fa02 f303 	lsl.w	r3, r2, r3
 8001d9a:	693a      	ldr	r2, [r7, #16]
 8001d9c:	4313      	orrs	r3, r2
 8001d9e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	693a      	ldr	r2, [r7, #16]
 8001da4:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001da6:	683b      	ldr	r3, [r7, #0]
 8001da8:	685b      	ldr	r3, [r3, #4]
 8001daa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	f000 8094 	beq.w	8001edc <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001db4:	4b52      	ldr	r3, [pc, #328]	; (8001f00 <HAL_GPIO_Init+0x2c0>)
 8001db6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001db8:	4a51      	ldr	r2, [pc, #324]	; (8001f00 <HAL_GPIO_Init+0x2c0>)
 8001dba:	f043 0301 	orr.w	r3, r3, #1
 8001dbe:	6613      	str	r3, [r2, #96]	; 0x60
 8001dc0:	4b4f      	ldr	r3, [pc, #316]	; (8001f00 <HAL_GPIO_Init+0x2c0>)
 8001dc2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001dc4:	f003 0301 	and.w	r3, r3, #1
 8001dc8:	60bb      	str	r3, [r7, #8]
 8001dca:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001dcc:	4a4d      	ldr	r2, [pc, #308]	; (8001f04 <HAL_GPIO_Init+0x2c4>)
 8001dce:	697b      	ldr	r3, [r7, #20]
 8001dd0:	089b      	lsrs	r3, r3, #2
 8001dd2:	3302      	adds	r3, #2
 8001dd4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001dd8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001dda:	697b      	ldr	r3, [r7, #20]
 8001ddc:	f003 0303 	and.w	r3, r3, #3
 8001de0:	009b      	lsls	r3, r3, #2
 8001de2:	220f      	movs	r2, #15
 8001de4:	fa02 f303 	lsl.w	r3, r2, r3
 8001de8:	43db      	mvns	r3, r3
 8001dea:	693a      	ldr	r2, [r7, #16]
 8001dec:	4013      	ands	r3, r2
 8001dee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001df6:	d00d      	beq.n	8001e14 <HAL_GPIO_Init+0x1d4>
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	4a43      	ldr	r2, [pc, #268]	; (8001f08 <HAL_GPIO_Init+0x2c8>)
 8001dfc:	4293      	cmp	r3, r2
 8001dfe:	d007      	beq.n	8001e10 <HAL_GPIO_Init+0x1d0>
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	4a42      	ldr	r2, [pc, #264]	; (8001f0c <HAL_GPIO_Init+0x2cc>)
 8001e04:	4293      	cmp	r3, r2
 8001e06:	d101      	bne.n	8001e0c <HAL_GPIO_Init+0x1cc>
 8001e08:	2302      	movs	r3, #2
 8001e0a:	e004      	b.n	8001e16 <HAL_GPIO_Init+0x1d6>
 8001e0c:	2307      	movs	r3, #7
 8001e0e:	e002      	b.n	8001e16 <HAL_GPIO_Init+0x1d6>
 8001e10:	2301      	movs	r3, #1
 8001e12:	e000      	b.n	8001e16 <HAL_GPIO_Init+0x1d6>
 8001e14:	2300      	movs	r3, #0
 8001e16:	697a      	ldr	r2, [r7, #20]
 8001e18:	f002 0203 	and.w	r2, r2, #3
 8001e1c:	0092      	lsls	r2, r2, #2
 8001e1e:	4093      	lsls	r3, r2
 8001e20:	693a      	ldr	r2, [r7, #16]
 8001e22:	4313      	orrs	r3, r2
 8001e24:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001e26:	4937      	ldr	r1, [pc, #220]	; (8001f04 <HAL_GPIO_Init+0x2c4>)
 8001e28:	697b      	ldr	r3, [r7, #20]
 8001e2a:	089b      	lsrs	r3, r3, #2
 8001e2c:	3302      	adds	r3, #2
 8001e2e:	693a      	ldr	r2, [r7, #16]
 8001e30:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001e34:	4b36      	ldr	r3, [pc, #216]	; (8001f10 <HAL_GPIO_Init+0x2d0>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	43db      	mvns	r3, r3
 8001e3e:	693a      	ldr	r2, [r7, #16]
 8001e40:	4013      	ands	r3, r2
 8001e42:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001e44:	683b      	ldr	r3, [r7, #0]
 8001e46:	685b      	ldr	r3, [r3, #4]
 8001e48:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d003      	beq.n	8001e58 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8001e50:	693a      	ldr	r2, [r7, #16]
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	4313      	orrs	r3, r2
 8001e56:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001e58:	4a2d      	ldr	r2, [pc, #180]	; (8001f10 <HAL_GPIO_Init+0x2d0>)
 8001e5a:	693b      	ldr	r3, [r7, #16]
 8001e5c:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8001e5e:	4b2c      	ldr	r3, [pc, #176]	; (8001f10 <HAL_GPIO_Init+0x2d0>)
 8001e60:	685b      	ldr	r3, [r3, #4]
 8001e62:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	43db      	mvns	r3, r3
 8001e68:	693a      	ldr	r2, [r7, #16]
 8001e6a:	4013      	ands	r3, r2
 8001e6c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001e6e:	683b      	ldr	r3, [r7, #0]
 8001e70:	685b      	ldr	r3, [r3, #4]
 8001e72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d003      	beq.n	8001e82 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8001e7a:	693a      	ldr	r2, [r7, #16]
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	4313      	orrs	r3, r2
 8001e80:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001e82:	4a23      	ldr	r2, [pc, #140]	; (8001f10 <HAL_GPIO_Init+0x2d0>)
 8001e84:	693b      	ldr	r3, [r7, #16]
 8001e86:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001e88:	4b21      	ldr	r3, [pc, #132]	; (8001f10 <HAL_GPIO_Init+0x2d0>)
 8001e8a:	689b      	ldr	r3, [r3, #8]
 8001e8c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	43db      	mvns	r3, r3
 8001e92:	693a      	ldr	r2, [r7, #16]
 8001e94:	4013      	ands	r3, r2
 8001e96:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001e98:	683b      	ldr	r3, [r7, #0]
 8001e9a:	685b      	ldr	r3, [r3, #4]
 8001e9c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d003      	beq.n	8001eac <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8001ea4:	693a      	ldr	r2, [r7, #16]
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	4313      	orrs	r3, r2
 8001eaa:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001eac:	4a18      	ldr	r2, [pc, #96]	; (8001f10 <HAL_GPIO_Init+0x2d0>)
 8001eae:	693b      	ldr	r3, [r7, #16]
 8001eb0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001eb2:	4b17      	ldr	r3, [pc, #92]	; (8001f10 <HAL_GPIO_Init+0x2d0>)
 8001eb4:	68db      	ldr	r3, [r3, #12]
 8001eb6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	43db      	mvns	r3, r3
 8001ebc:	693a      	ldr	r2, [r7, #16]
 8001ebe:	4013      	ands	r3, r2
 8001ec0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001ec2:	683b      	ldr	r3, [r7, #0]
 8001ec4:	685b      	ldr	r3, [r3, #4]
 8001ec6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d003      	beq.n	8001ed6 <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 8001ece:	693a      	ldr	r2, [r7, #16]
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	4313      	orrs	r3, r2
 8001ed4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001ed6:	4a0e      	ldr	r2, [pc, #56]	; (8001f10 <HAL_GPIO_Init+0x2d0>)
 8001ed8:	693b      	ldr	r3, [r7, #16]
 8001eda:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8001edc:	697b      	ldr	r3, [r7, #20]
 8001ede:	3301      	adds	r3, #1
 8001ee0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	681a      	ldr	r2, [r3, #0]
 8001ee6:	697b      	ldr	r3, [r7, #20]
 8001ee8:	fa22 f303 	lsr.w	r3, r2, r3
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	f47f aeaf 	bne.w	8001c50 <HAL_GPIO_Init+0x10>
  }
}
 8001ef2:	bf00      	nop
 8001ef4:	371c      	adds	r7, #28
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efc:	4770      	bx	lr
 8001efe:	bf00      	nop
 8001f00:	40021000 	.word	0x40021000
 8001f04:	40010000 	.word	0x40010000
 8001f08:	48000400 	.word	0x48000400
 8001f0c:	48000800 	.word	0x48000800
 8001f10:	40010400 	.word	0x40010400

08001f14 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f14:	b480      	push	{r7}
 8001f16:	b083      	sub	sp, #12
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
 8001f1c:	460b      	mov	r3, r1
 8001f1e:	807b      	strh	r3, [r7, #2]
 8001f20:	4613      	mov	r3, r2
 8001f22:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001f24:	787b      	ldrb	r3, [r7, #1]
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d003      	beq.n	8001f32 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001f2a:	887a      	ldrh	r2, [r7, #2]
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001f30:	e002      	b.n	8001f38 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001f32:	887a      	ldrh	r2, [r7, #2]
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001f38:	bf00      	nop
 8001f3a:	370c      	adds	r7, #12
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f42:	4770      	bx	lr

08001f44 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b082      	sub	sp, #8
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d101      	bne.n	8001f56 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001f52:	2301      	movs	r3, #1
 8001f54:	e081      	b.n	800205a <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001f5c:	b2db      	uxtb	r3, r3
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d106      	bne.n	8001f70 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	2200      	movs	r2, #0
 8001f66:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001f6a:	6878      	ldr	r0, [r7, #4]
 8001f6c:	f7ff fbca 	bl	8001704 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	2224      	movs	r2, #36	; 0x24
 8001f74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	681a      	ldr	r2, [r3, #0]
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	f022 0201 	bic.w	r2, r2, #1
 8001f86:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	685a      	ldr	r2, [r3, #4]
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001f94:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	689a      	ldr	r2, [r3, #8]
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001fa4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	68db      	ldr	r3, [r3, #12]
 8001faa:	2b01      	cmp	r3, #1
 8001fac:	d107      	bne.n	8001fbe <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	689a      	ldr	r2, [r3, #8]
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001fba:	609a      	str	r2, [r3, #8]
 8001fbc:	e006      	b.n	8001fcc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	689a      	ldr	r2, [r3, #8]
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8001fca:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	68db      	ldr	r3, [r3, #12]
 8001fd0:	2b02      	cmp	r3, #2
 8001fd2:	d104      	bne.n	8001fde <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001fdc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	685b      	ldr	r3, [r3, #4]
 8001fe4:	687a      	ldr	r2, [r7, #4]
 8001fe6:	6812      	ldr	r2, [r2, #0]
 8001fe8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001fec:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001ff0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	68da      	ldr	r2, [r3, #12]
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002000:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	691a      	ldr	r2, [r3, #16]
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	695b      	ldr	r3, [r3, #20]
 800200a:	ea42 0103 	orr.w	r1, r2, r3
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	699b      	ldr	r3, [r3, #24]
 8002012:	021a      	lsls	r2, r3, #8
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	430a      	orrs	r2, r1
 800201a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	69d9      	ldr	r1, [r3, #28]
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	6a1a      	ldr	r2, [r3, #32]
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	430a      	orrs	r2, r1
 800202a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	681a      	ldr	r2, [r3, #0]
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f042 0201 	orr.w	r2, r2, #1
 800203a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	2200      	movs	r2, #0
 8002040:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	2220      	movs	r2, #32
 8002046:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	2200      	movs	r2, #0
 800204e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	2200      	movs	r2, #0
 8002054:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002058:	2300      	movs	r3, #0
}
 800205a:	4618      	mov	r0, r3
 800205c:	3708      	adds	r7, #8
 800205e:	46bd      	mov	sp, r7
 8002060:	bd80      	pop	{r7, pc}
	...

08002064 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b088      	sub	sp, #32
 8002068:	af02      	add	r7, sp, #8
 800206a:	60f8      	str	r0, [r7, #12]
 800206c:	4608      	mov	r0, r1
 800206e:	4611      	mov	r1, r2
 8002070:	461a      	mov	r2, r3
 8002072:	4603      	mov	r3, r0
 8002074:	817b      	strh	r3, [r7, #10]
 8002076:	460b      	mov	r3, r1
 8002078:	813b      	strh	r3, [r7, #8]
 800207a:	4613      	mov	r3, r2
 800207c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002084:	b2db      	uxtb	r3, r3
 8002086:	2b20      	cmp	r3, #32
 8002088:	f040 80f9 	bne.w	800227e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800208c:	6a3b      	ldr	r3, [r7, #32]
 800208e:	2b00      	cmp	r3, #0
 8002090:	d002      	beq.n	8002098 <HAL_I2C_Mem_Write+0x34>
 8002092:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002094:	2b00      	cmp	r3, #0
 8002096:	d105      	bne.n	80020a4 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800209e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80020a0:	2301      	movs	r3, #1
 80020a2:	e0ed      	b.n	8002280 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80020aa:	2b01      	cmp	r3, #1
 80020ac:	d101      	bne.n	80020b2 <HAL_I2C_Mem_Write+0x4e>
 80020ae:	2302      	movs	r3, #2
 80020b0:	e0e6      	b.n	8002280 <HAL_I2C_Mem_Write+0x21c>
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	2201      	movs	r2, #1
 80020b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80020ba:	f7ff fcad 	bl	8001a18 <HAL_GetTick>
 80020be:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80020c0:	697b      	ldr	r3, [r7, #20]
 80020c2:	9300      	str	r3, [sp, #0]
 80020c4:	2319      	movs	r3, #25
 80020c6:	2201      	movs	r2, #1
 80020c8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80020cc:	68f8      	ldr	r0, [r7, #12]
 80020ce:	f000 f955 	bl	800237c <I2C_WaitOnFlagUntilTimeout>
 80020d2:	4603      	mov	r3, r0
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d001      	beq.n	80020dc <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80020d8:	2301      	movs	r3, #1
 80020da:	e0d1      	b.n	8002280 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	2221      	movs	r2, #33	; 0x21
 80020e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	2240      	movs	r2, #64	; 0x40
 80020e8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	2200      	movs	r2, #0
 80020f0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	6a3a      	ldr	r2, [r7, #32]
 80020f6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80020fc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	2200      	movs	r2, #0
 8002102:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002104:	88f8      	ldrh	r0, [r7, #6]
 8002106:	893a      	ldrh	r2, [r7, #8]
 8002108:	8979      	ldrh	r1, [r7, #10]
 800210a:	697b      	ldr	r3, [r7, #20]
 800210c:	9301      	str	r3, [sp, #4]
 800210e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002110:	9300      	str	r3, [sp, #0]
 8002112:	4603      	mov	r3, r0
 8002114:	68f8      	ldr	r0, [r7, #12]
 8002116:	f000 f8b9 	bl	800228c <I2C_RequestMemoryWrite>
 800211a:	4603      	mov	r3, r0
 800211c:	2b00      	cmp	r3, #0
 800211e:	d005      	beq.n	800212c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	2200      	movs	r2, #0
 8002124:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8002128:	2301      	movs	r3, #1
 800212a:	e0a9      	b.n	8002280 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002130:	b29b      	uxth	r3, r3
 8002132:	2bff      	cmp	r3, #255	; 0xff
 8002134:	d90e      	bls.n	8002154 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	22ff      	movs	r2, #255	; 0xff
 800213a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002140:	b2da      	uxtb	r2, r3
 8002142:	8979      	ldrh	r1, [r7, #10]
 8002144:	2300      	movs	r3, #0
 8002146:	9300      	str	r3, [sp, #0]
 8002148:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800214c:	68f8      	ldr	r0, [r7, #12]
 800214e:	f000 fa37 	bl	80025c0 <I2C_TransferConfig>
 8002152:	e00f      	b.n	8002174 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002158:	b29a      	uxth	r2, r3
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002162:	b2da      	uxtb	r2, r3
 8002164:	8979      	ldrh	r1, [r7, #10]
 8002166:	2300      	movs	r3, #0
 8002168:	9300      	str	r3, [sp, #0]
 800216a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800216e:	68f8      	ldr	r0, [r7, #12]
 8002170:	f000 fa26 	bl	80025c0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002174:	697a      	ldr	r2, [r7, #20]
 8002176:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002178:	68f8      	ldr	r0, [r7, #12]
 800217a:	f000 f93f 	bl	80023fc <I2C_WaitOnTXISFlagUntilTimeout>
 800217e:	4603      	mov	r3, r0
 8002180:	2b00      	cmp	r3, #0
 8002182:	d001      	beq.n	8002188 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002184:	2301      	movs	r3, #1
 8002186:	e07b      	b.n	8002280 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800218c:	781a      	ldrb	r2, [r3, #0]
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002198:	1c5a      	adds	r2, r3, #1
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80021a2:	b29b      	uxth	r3, r3
 80021a4:	3b01      	subs	r3, #1
 80021a6:	b29a      	uxth	r2, r3
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80021b0:	3b01      	subs	r3, #1
 80021b2:	b29a      	uxth	r2, r3
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80021bc:	b29b      	uxth	r3, r3
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d034      	beq.n	800222c <HAL_I2C_Mem_Write+0x1c8>
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d130      	bne.n	800222c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80021ca:	697b      	ldr	r3, [r7, #20]
 80021cc:	9300      	str	r3, [sp, #0]
 80021ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021d0:	2200      	movs	r2, #0
 80021d2:	2180      	movs	r1, #128	; 0x80
 80021d4:	68f8      	ldr	r0, [r7, #12]
 80021d6:	f000 f8d1 	bl	800237c <I2C_WaitOnFlagUntilTimeout>
 80021da:	4603      	mov	r3, r0
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d001      	beq.n	80021e4 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80021e0:	2301      	movs	r3, #1
 80021e2:	e04d      	b.n	8002280 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80021e8:	b29b      	uxth	r3, r3
 80021ea:	2bff      	cmp	r3, #255	; 0xff
 80021ec:	d90e      	bls.n	800220c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	22ff      	movs	r2, #255	; 0xff
 80021f2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80021f8:	b2da      	uxtb	r2, r3
 80021fa:	8979      	ldrh	r1, [r7, #10]
 80021fc:	2300      	movs	r3, #0
 80021fe:	9300      	str	r3, [sp, #0]
 8002200:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002204:	68f8      	ldr	r0, [r7, #12]
 8002206:	f000 f9db 	bl	80025c0 <I2C_TransferConfig>
 800220a:	e00f      	b.n	800222c <HAL_I2C_Mem_Write+0x1c8>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002210:	b29a      	uxth	r2, r3
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800221a:	b2da      	uxtb	r2, r3
 800221c:	8979      	ldrh	r1, [r7, #10]
 800221e:	2300      	movs	r3, #0
 8002220:	9300      	str	r3, [sp, #0]
 8002222:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002226:	68f8      	ldr	r0, [r7, #12]
 8002228:	f000 f9ca 	bl	80025c0 <I2C_TransferConfig>
        }
      }

    }
    while (hi2c->XferCount > 0U);
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002230:	b29b      	uxth	r3, r3
 8002232:	2b00      	cmp	r3, #0
 8002234:	d19e      	bne.n	8002174 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002236:	697a      	ldr	r2, [r7, #20]
 8002238:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800223a:	68f8      	ldr	r0, [r7, #12]
 800223c:	f000 f91e 	bl	800247c <I2C_WaitOnSTOPFlagUntilTimeout>
 8002240:	4603      	mov	r3, r0
 8002242:	2b00      	cmp	r3, #0
 8002244:	d001      	beq.n	800224a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8002246:	2301      	movs	r3, #1
 8002248:	e01a      	b.n	8002280 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	2220      	movs	r2, #32
 8002250:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	6859      	ldr	r1, [r3, #4]
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	681a      	ldr	r2, [r3, #0]
 800225c:	4b0a      	ldr	r3, [pc, #40]	; (8002288 <HAL_I2C_Mem_Write+0x224>)
 800225e:	400b      	ands	r3, r1
 8002260:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	2220      	movs	r2, #32
 8002266:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	2200      	movs	r2, #0
 800226e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	2200      	movs	r2, #0
 8002276:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800227a:	2300      	movs	r3, #0
 800227c:	e000      	b.n	8002280 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800227e:	2302      	movs	r3, #2
  }
}
 8002280:	4618      	mov	r0, r3
 8002282:	3718      	adds	r7, #24
 8002284:	46bd      	mov	sp, r7
 8002286:	bd80      	pop	{r7, pc}
 8002288:	fe00e800 	.word	0xfe00e800

0800228c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b086      	sub	sp, #24
 8002290:	af02      	add	r7, sp, #8
 8002292:	60f8      	str	r0, [r7, #12]
 8002294:	4608      	mov	r0, r1
 8002296:	4611      	mov	r1, r2
 8002298:	461a      	mov	r2, r3
 800229a:	4603      	mov	r3, r0
 800229c:	817b      	strh	r3, [r7, #10]
 800229e:	460b      	mov	r3, r1
 80022a0:	813b      	strh	r3, [r7, #8]
 80022a2:	4613      	mov	r3, r2
 80022a4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80022a6:	88fb      	ldrh	r3, [r7, #6]
 80022a8:	b2da      	uxtb	r2, r3
 80022aa:	8979      	ldrh	r1, [r7, #10]
 80022ac:	4b20      	ldr	r3, [pc, #128]	; (8002330 <I2C_RequestMemoryWrite+0xa4>)
 80022ae:	9300      	str	r3, [sp, #0]
 80022b0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80022b4:	68f8      	ldr	r0, [r7, #12]
 80022b6:	f000 f983 	bl	80025c0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80022ba:	69fa      	ldr	r2, [r7, #28]
 80022bc:	69b9      	ldr	r1, [r7, #24]
 80022be:	68f8      	ldr	r0, [r7, #12]
 80022c0:	f000 f89c 	bl	80023fc <I2C_WaitOnTXISFlagUntilTimeout>
 80022c4:	4603      	mov	r3, r0
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d001      	beq.n	80022ce <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80022ca:	2301      	movs	r3, #1
 80022cc:	e02c      	b.n	8002328 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80022ce:	88fb      	ldrh	r3, [r7, #6]
 80022d0:	2b01      	cmp	r3, #1
 80022d2:	d105      	bne.n	80022e0 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80022d4:	893b      	ldrh	r3, [r7, #8]
 80022d6:	b2da      	uxtb	r2, r3
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	629a      	str	r2, [r3, #40]	; 0x28
 80022de:	e015      	b.n	800230c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80022e0:	893b      	ldrh	r3, [r7, #8]
 80022e2:	0a1b      	lsrs	r3, r3, #8
 80022e4:	b29b      	uxth	r3, r3
 80022e6:	b2da      	uxtb	r2, r3
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80022ee:	69fa      	ldr	r2, [r7, #28]
 80022f0:	69b9      	ldr	r1, [r7, #24]
 80022f2:	68f8      	ldr	r0, [r7, #12]
 80022f4:	f000 f882 	bl	80023fc <I2C_WaitOnTXISFlagUntilTimeout>
 80022f8:	4603      	mov	r3, r0
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d001      	beq.n	8002302 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80022fe:	2301      	movs	r3, #1
 8002300:	e012      	b.n	8002328 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002302:	893b      	ldrh	r3, [r7, #8]
 8002304:	b2da      	uxtb	r2, r3
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800230c:	69fb      	ldr	r3, [r7, #28]
 800230e:	9300      	str	r3, [sp, #0]
 8002310:	69bb      	ldr	r3, [r7, #24]
 8002312:	2200      	movs	r2, #0
 8002314:	2180      	movs	r1, #128	; 0x80
 8002316:	68f8      	ldr	r0, [r7, #12]
 8002318:	f000 f830 	bl	800237c <I2C_WaitOnFlagUntilTimeout>
 800231c:	4603      	mov	r3, r0
 800231e:	2b00      	cmp	r3, #0
 8002320:	d001      	beq.n	8002326 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8002322:	2301      	movs	r3, #1
 8002324:	e000      	b.n	8002328 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8002326:	2300      	movs	r3, #0
}
 8002328:	4618      	mov	r0, r3
 800232a:	3710      	adds	r7, #16
 800232c:	46bd      	mov	sp, r7
 800232e:	bd80      	pop	{r7, pc}
 8002330:	80002000 	.word	0x80002000

08002334 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002334:	b480      	push	{r7}
 8002336:	b083      	sub	sp, #12
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	699b      	ldr	r3, [r3, #24]
 8002342:	f003 0302 	and.w	r3, r3, #2
 8002346:	2b02      	cmp	r3, #2
 8002348:	d103      	bne.n	8002352 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	2200      	movs	r2, #0
 8002350:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	699b      	ldr	r3, [r3, #24]
 8002358:	f003 0301 	and.w	r3, r3, #1
 800235c:	2b01      	cmp	r3, #1
 800235e:	d007      	beq.n	8002370 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	699a      	ldr	r2, [r3, #24]
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f042 0201 	orr.w	r2, r2, #1
 800236e:	619a      	str	r2, [r3, #24]
  }
}
 8002370:	bf00      	nop
 8002372:	370c      	adds	r7, #12
 8002374:	46bd      	mov	sp, r7
 8002376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237a:	4770      	bx	lr

0800237c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b084      	sub	sp, #16
 8002380:	af00      	add	r7, sp, #0
 8002382:	60f8      	str	r0, [r7, #12]
 8002384:	60b9      	str	r1, [r7, #8]
 8002386:	603b      	str	r3, [r7, #0]
 8002388:	4613      	mov	r3, r2
 800238a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800238c:	e022      	b.n	80023d4 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002394:	d01e      	beq.n	80023d4 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002396:	f7ff fb3f 	bl	8001a18 <HAL_GetTick>
 800239a:	4602      	mov	r2, r0
 800239c:	69bb      	ldr	r3, [r7, #24]
 800239e:	1ad3      	subs	r3, r2, r3
 80023a0:	683a      	ldr	r2, [r7, #0]
 80023a2:	429a      	cmp	r2, r3
 80023a4:	d302      	bcc.n	80023ac <I2C_WaitOnFlagUntilTimeout+0x30>
 80023a6:	683b      	ldr	r3, [r7, #0]
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d113      	bne.n	80023d4 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023b0:	f043 0220 	orr.w	r2, r3, #32
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	2220      	movs	r2, #32
 80023bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	2200      	movs	r2, #0
 80023c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	2200      	movs	r2, #0
 80023cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80023d0:	2301      	movs	r3, #1
 80023d2:	e00f      	b.n	80023f4 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	699a      	ldr	r2, [r3, #24]
 80023da:	68bb      	ldr	r3, [r7, #8]
 80023dc:	4013      	ands	r3, r2
 80023de:	68ba      	ldr	r2, [r7, #8]
 80023e0:	429a      	cmp	r2, r3
 80023e2:	bf0c      	ite	eq
 80023e4:	2301      	moveq	r3, #1
 80023e6:	2300      	movne	r3, #0
 80023e8:	b2db      	uxtb	r3, r3
 80023ea:	461a      	mov	r2, r3
 80023ec:	79fb      	ldrb	r3, [r7, #7]
 80023ee:	429a      	cmp	r2, r3
 80023f0:	d0cd      	beq.n	800238e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80023f2:	2300      	movs	r3, #0
}
 80023f4:	4618      	mov	r0, r3
 80023f6:	3710      	adds	r7, #16
 80023f8:	46bd      	mov	sp, r7
 80023fa:	bd80      	pop	{r7, pc}

080023fc <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b084      	sub	sp, #16
 8002400:	af00      	add	r7, sp, #0
 8002402:	60f8      	str	r0, [r7, #12]
 8002404:	60b9      	str	r1, [r7, #8]
 8002406:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002408:	e02c      	b.n	8002464 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800240a:	687a      	ldr	r2, [r7, #4]
 800240c:	68b9      	ldr	r1, [r7, #8]
 800240e:	68f8      	ldr	r0, [r7, #12]
 8002410:	f000 f870 	bl	80024f4 <I2C_IsAcknowledgeFailed>
 8002414:	4603      	mov	r3, r0
 8002416:	2b00      	cmp	r3, #0
 8002418:	d001      	beq.n	800241e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800241a:	2301      	movs	r3, #1
 800241c:	e02a      	b.n	8002474 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800241e:	68bb      	ldr	r3, [r7, #8]
 8002420:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002424:	d01e      	beq.n	8002464 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002426:	f7ff faf7 	bl	8001a18 <HAL_GetTick>
 800242a:	4602      	mov	r2, r0
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	1ad3      	subs	r3, r2, r3
 8002430:	68ba      	ldr	r2, [r7, #8]
 8002432:	429a      	cmp	r2, r3
 8002434:	d302      	bcc.n	800243c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002436:	68bb      	ldr	r3, [r7, #8]
 8002438:	2b00      	cmp	r3, #0
 800243a:	d113      	bne.n	8002464 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002440:	f043 0220 	orr.w	r2, r3, #32
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	2220      	movs	r2, #32
 800244c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	2200      	movs	r2, #0
 8002454:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	2200      	movs	r2, #0
 800245c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002460:	2301      	movs	r3, #1
 8002462:	e007      	b.n	8002474 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	699b      	ldr	r3, [r3, #24]
 800246a:	f003 0302 	and.w	r3, r3, #2
 800246e:	2b02      	cmp	r3, #2
 8002470:	d1cb      	bne.n	800240a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002472:	2300      	movs	r3, #0
}
 8002474:	4618      	mov	r0, r3
 8002476:	3710      	adds	r7, #16
 8002478:	46bd      	mov	sp, r7
 800247a:	bd80      	pop	{r7, pc}

0800247c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b084      	sub	sp, #16
 8002480:	af00      	add	r7, sp, #0
 8002482:	60f8      	str	r0, [r7, #12]
 8002484:	60b9      	str	r1, [r7, #8]
 8002486:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002488:	e028      	b.n	80024dc <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800248a:	687a      	ldr	r2, [r7, #4]
 800248c:	68b9      	ldr	r1, [r7, #8]
 800248e:	68f8      	ldr	r0, [r7, #12]
 8002490:	f000 f830 	bl	80024f4 <I2C_IsAcknowledgeFailed>
 8002494:	4603      	mov	r3, r0
 8002496:	2b00      	cmp	r3, #0
 8002498:	d001      	beq.n	800249e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800249a:	2301      	movs	r3, #1
 800249c:	e026      	b.n	80024ec <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800249e:	f7ff fabb 	bl	8001a18 <HAL_GetTick>
 80024a2:	4602      	mov	r2, r0
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	1ad3      	subs	r3, r2, r3
 80024a8:	68ba      	ldr	r2, [r7, #8]
 80024aa:	429a      	cmp	r2, r3
 80024ac:	d302      	bcc.n	80024b4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80024ae:	68bb      	ldr	r3, [r7, #8]
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d113      	bne.n	80024dc <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024b8:	f043 0220 	orr.w	r2, r3, #32
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	2220      	movs	r2, #32
 80024c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	2200      	movs	r2, #0
 80024cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	2200      	movs	r2, #0
 80024d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80024d8:	2301      	movs	r3, #1
 80024da:	e007      	b.n	80024ec <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	699b      	ldr	r3, [r3, #24]
 80024e2:	f003 0320 	and.w	r3, r3, #32
 80024e6:	2b20      	cmp	r3, #32
 80024e8:	d1cf      	bne.n	800248a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80024ea:	2300      	movs	r3, #0
}
 80024ec:	4618      	mov	r0, r3
 80024ee:	3710      	adds	r7, #16
 80024f0:	46bd      	mov	sp, r7
 80024f2:	bd80      	pop	{r7, pc}

080024f4 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b084      	sub	sp, #16
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	60f8      	str	r0, [r7, #12]
 80024fc:	60b9      	str	r1, [r7, #8]
 80024fe:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	699b      	ldr	r3, [r3, #24]
 8002506:	f003 0310 	and.w	r3, r3, #16
 800250a:	2b10      	cmp	r3, #16
 800250c:	d151      	bne.n	80025b2 <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800250e:	e022      	b.n	8002556 <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002510:	68bb      	ldr	r3, [r7, #8]
 8002512:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002516:	d01e      	beq.n	8002556 <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002518:	f7ff fa7e 	bl	8001a18 <HAL_GetTick>
 800251c:	4602      	mov	r2, r0
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	1ad3      	subs	r3, r2, r3
 8002522:	68ba      	ldr	r2, [r7, #8]
 8002524:	429a      	cmp	r2, r3
 8002526:	d302      	bcc.n	800252e <I2C_IsAcknowledgeFailed+0x3a>
 8002528:	68bb      	ldr	r3, [r7, #8]
 800252a:	2b00      	cmp	r3, #0
 800252c:	d113      	bne.n	8002556 <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002532:	f043 0220 	orr.w	r2, r3, #32
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	2220      	movs	r2, #32
 800253e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	2200      	movs	r2, #0
 8002546:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	2200      	movs	r2, #0
 800254e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8002552:	2301      	movs	r3, #1
 8002554:	e02e      	b.n	80025b4 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	699b      	ldr	r3, [r3, #24]
 800255c:	f003 0320 	and.w	r3, r3, #32
 8002560:	2b20      	cmp	r3, #32
 8002562:	d1d5      	bne.n	8002510 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	2210      	movs	r2, #16
 800256a:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	2220      	movs	r2, #32
 8002572:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002574:	68f8      	ldr	r0, [r7, #12]
 8002576:	f7ff fedd 	bl	8002334 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	6859      	ldr	r1, [r3, #4]
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	681a      	ldr	r2, [r3, #0]
 8002584:	4b0d      	ldr	r3, [pc, #52]	; (80025bc <I2C_IsAcknowledgeFailed+0xc8>)
 8002586:	400b      	ands	r3, r1
 8002588:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800258e:	f043 0204 	orr.w	r2, r3, #4
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	2220      	movs	r2, #32
 800259a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	2200      	movs	r2, #0
 80025a2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	2200      	movs	r2, #0
 80025aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 80025ae:	2301      	movs	r3, #1
 80025b0:	e000      	b.n	80025b4 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 80025b2:	2300      	movs	r3, #0
}
 80025b4:	4618      	mov	r0, r3
 80025b6:	3710      	adds	r7, #16
 80025b8:	46bd      	mov	sp, r7
 80025ba:	bd80      	pop	{r7, pc}
 80025bc:	fe00e800 	.word	0xfe00e800

080025c0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 80025c0:	b480      	push	{r7}
 80025c2:	b085      	sub	sp, #20
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	60f8      	str	r0, [r7, #12]
 80025c8:	607b      	str	r3, [r7, #4]
 80025ca:	460b      	mov	r3, r1
 80025cc:	817b      	strh	r3, [r7, #10]
 80025ce:	4613      	mov	r3, r2
 80025d0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	685a      	ldr	r2, [r3, #4]
 80025d8:	69bb      	ldr	r3, [r7, #24]
 80025da:	0d5b      	lsrs	r3, r3, #21
 80025dc:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80025e0:	4b0d      	ldr	r3, [pc, #52]	; (8002618 <I2C_TransferConfig+0x58>)
 80025e2:	430b      	orrs	r3, r1
 80025e4:	43db      	mvns	r3, r3
 80025e6:	ea02 0103 	and.w	r1, r2, r3
 80025ea:	897b      	ldrh	r3, [r7, #10]
 80025ec:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80025f0:	7a7b      	ldrb	r3, [r7, #9]
 80025f2:	041b      	lsls	r3, r3, #16
 80025f4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80025f8:	431a      	orrs	r2, r3
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	431a      	orrs	r2, r3
 80025fe:	69bb      	ldr	r3, [r7, #24]
 8002600:	431a      	orrs	r2, r3
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	430a      	orrs	r2, r1
 8002608:	605a      	str	r2, [r3, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 800260a:	bf00      	nop
 800260c:	3714      	adds	r7, #20
 800260e:	46bd      	mov	sp, r7
 8002610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002614:	4770      	bx	lr
 8002616:	bf00      	nop
 8002618:	03ff63ff 	.word	0x03ff63ff

0800261c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800261c:	b480      	push	{r7}
 800261e:	b083      	sub	sp, #12
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
 8002624:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800262c:	b2db      	uxtb	r3, r3
 800262e:	2b20      	cmp	r3, #32
 8002630:	d138      	bne.n	80026a4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002638:	2b01      	cmp	r3, #1
 800263a:	d101      	bne.n	8002640 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800263c:	2302      	movs	r3, #2
 800263e:	e032      	b.n	80026a6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	2201      	movs	r2, #1
 8002644:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	2224      	movs	r2, #36	; 0x24
 800264c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	681a      	ldr	r2, [r3, #0]
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f022 0201 	bic.w	r2, r2, #1
 800265e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	681a      	ldr	r2, [r3, #0]
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800266e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	6819      	ldr	r1, [r3, #0]
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	683a      	ldr	r2, [r7, #0]
 800267c:	430a      	orrs	r2, r1
 800267e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	681a      	ldr	r2, [r3, #0]
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f042 0201 	orr.w	r2, r2, #1
 800268e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	2220      	movs	r2, #32
 8002694:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2200      	movs	r2, #0
 800269c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80026a0:	2300      	movs	r3, #0
 80026a2:	e000      	b.n	80026a6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80026a4:	2302      	movs	r3, #2
  }
}
 80026a6:	4618      	mov	r0, r3
 80026a8:	370c      	adds	r7, #12
 80026aa:	46bd      	mov	sp, r7
 80026ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b0:	4770      	bx	lr

080026b2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80026b2:	b480      	push	{r7}
 80026b4:	b085      	sub	sp, #20
 80026b6:	af00      	add	r7, sp, #0
 80026b8:	6078      	str	r0, [r7, #4]
 80026ba:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80026c2:	b2db      	uxtb	r3, r3
 80026c4:	2b20      	cmp	r3, #32
 80026c6:	d139      	bne.n	800273c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80026ce:	2b01      	cmp	r3, #1
 80026d0:	d101      	bne.n	80026d6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80026d2:	2302      	movs	r3, #2
 80026d4:	e033      	b.n	800273e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	2201      	movs	r2, #1
 80026da:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	2224      	movs	r2, #36	; 0x24
 80026e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	681a      	ldr	r2, [r3, #0]
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	f022 0201 	bic.w	r2, r2, #1
 80026f4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002704:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002706:	683b      	ldr	r3, [r7, #0]
 8002708:	021b      	lsls	r3, r3, #8
 800270a:	68fa      	ldr	r2, [r7, #12]
 800270c:	4313      	orrs	r3, r2
 800270e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	68fa      	ldr	r2, [r7, #12]
 8002716:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	681a      	ldr	r2, [r3, #0]
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f042 0201 	orr.w	r2, r2, #1
 8002726:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2220      	movs	r2, #32
 800272c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	2200      	movs	r2, #0
 8002734:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002738:	2300      	movs	r3, #0
 800273a:	e000      	b.n	800273e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800273c:	2302      	movs	r3, #2
  }
}
 800273e:	4618      	mov	r0, r3
 8002740:	3714      	adds	r7, #20
 8002742:	46bd      	mov	sp, r7
 8002744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002748:	4770      	bx	lr
	...

0800274c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800274c:	b480      	push	{r7}
 800274e:	b089      	sub	sp, #36	; 0x24
 8002750:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002752:	2300      	movs	r3, #0
 8002754:	61fb      	str	r3, [r7, #28]
 8002756:	2300      	movs	r3, #0
 8002758:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800275a:	4b3d      	ldr	r3, [pc, #244]	; (8002850 <HAL_RCC_GetSysClockFreq+0x104>)
 800275c:	689b      	ldr	r3, [r3, #8]
 800275e:	f003 030c 	and.w	r3, r3, #12
 8002762:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002764:	4b3a      	ldr	r3, [pc, #232]	; (8002850 <HAL_RCC_GetSysClockFreq+0x104>)
 8002766:	68db      	ldr	r3, [r3, #12]
 8002768:	f003 0303 	and.w	r3, r3, #3
 800276c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800276e:	693b      	ldr	r3, [r7, #16]
 8002770:	2b00      	cmp	r3, #0
 8002772:	d005      	beq.n	8002780 <HAL_RCC_GetSysClockFreq+0x34>
 8002774:	693b      	ldr	r3, [r7, #16]
 8002776:	2b0c      	cmp	r3, #12
 8002778:	d121      	bne.n	80027be <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	2b01      	cmp	r3, #1
 800277e:	d11e      	bne.n	80027be <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002780:	4b33      	ldr	r3, [pc, #204]	; (8002850 <HAL_RCC_GetSysClockFreq+0x104>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f003 0308 	and.w	r3, r3, #8
 8002788:	2b00      	cmp	r3, #0
 800278a:	d107      	bne.n	800279c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800278c:	4b30      	ldr	r3, [pc, #192]	; (8002850 <HAL_RCC_GetSysClockFreq+0x104>)
 800278e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002792:	0a1b      	lsrs	r3, r3, #8
 8002794:	f003 030f 	and.w	r3, r3, #15
 8002798:	61fb      	str	r3, [r7, #28]
 800279a:	e005      	b.n	80027a8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800279c:	4b2c      	ldr	r3, [pc, #176]	; (8002850 <HAL_RCC_GetSysClockFreq+0x104>)
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	091b      	lsrs	r3, r3, #4
 80027a2:	f003 030f 	and.w	r3, r3, #15
 80027a6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80027a8:	4a2a      	ldr	r2, [pc, #168]	; (8002854 <HAL_RCC_GetSysClockFreq+0x108>)
 80027aa:	69fb      	ldr	r3, [r7, #28]
 80027ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027b0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80027b2:	693b      	ldr	r3, [r7, #16]
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d10d      	bne.n	80027d4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80027b8:	69fb      	ldr	r3, [r7, #28]
 80027ba:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80027bc:	e00a      	b.n	80027d4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80027be:	693b      	ldr	r3, [r7, #16]
 80027c0:	2b04      	cmp	r3, #4
 80027c2:	d102      	bne.n	80027ca <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80027c4:	4b24      	ldr	r3, [pc, #144]	; (8002858 <HAL_RCC_GetSysClockFreq+0x10c>)
 80027c6:	61bb      	str	r3, [r7, #24]
 80027c8:	e004      	b.n	80027d4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80027ca:	693b      	ldr	r3, [r7, #16]
 80027cc:	2b08      	cmp	r3, #8
 80027ce:	d101      	bne.n	80027d4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80027d0:	4b22      	ldr	r3, [pc, #136]	; (800285c <HAL_RCC_GetSysClockFreq+0x110>)
 80027d2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80027d4:	693b      	ldr	r3, [r7, #16]
 80027d6:	2b0c      	cmp	r3, #12
 80027d8:	d133      	bne.n	8002842 <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80027da:	4b1d      	ldr	r3, [pc, #116]	; (8002850 <HAL_RCC_GetSysClockFreq+0x104>)
 80027dc:	68db      	ldr	r3, [r3, #12]
 80027de:	f003 0303 	and.w	r3, r3, #3
 80027e2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80027e4:	68bb      	ldr	r3, [r7, #8]
 80027e6:	2b02      	cmp	r3, #2
 80027e8:	d002      	beq.n	80027f0 <HAL_RCC_GetSysClockFreq+0xa4>
 80027ea:	2b03      	cmp	r3, #3
 80027ec:	d003      	beq.n	80027f6 <HAL_RCC_GetSysClockFreq+0xaa>
 80027ee:	e005      	b.n	80027fc <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80027f0:	4b19      	ldr	r3, [pc, #100]	; (8002858 <HAL_RCC_GetSysClockFreq+0x10c>)
 80027f2:	617b      	str	r3, [r7, #20]
      break;
 80027f4:	e005      	b.n	8002802 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80027f6:	4b19      	ldr	r3, [pc, #100]	; (800285c <HAL_RCC_GetSysClockFreq+0x110>)
 80027f8:	617b      	str	r3, [r7, #20]
      break;
 80027fa:	e002      	b.n	8002802 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80027fc:	69fb      	ldr	r3, [r7, #28]
 80027fe:	617b      	str	r3, [r7, #20]
      break;
 8002800:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002802:	4b13      	ldr	r3, [pc, #76]	; (8002850 <HAL_RCC_GetSysClockFreq+0x104>)
 8002804:	68db      	ldr	r3, [r3, #12]
 8002806:	091b      	lsrs	r3, r3, #4
 8002808:	f003 0307 	and.w	r3, r3, #7
 800280c:	3301      	adds	r3, #1
 800280e:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002810:	4b0f      	ldr	r3, [pc, #60]	; (8002850 <HAL_RCC_GetSysClockFreq+0x104>)
 8002812:	68db      	ldr	r3, [r3, #12]
 8002814:	0a1b      	lsrs	r3, r3, #8
 8002816:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800281a:	697a      	ldr	r2, [r7, #20]
 800281c:	fb02 f203 	mul.w	r2, r2, r3
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	fbb2 f3f3 	udiv	r3, r2, r3
 8002826:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002828:	4b09      	ldr	r3, [pc, #36]	; (8002850 <HAL_RCC_GetSysClockFreq+0x104>)
 800282a:	68db      	ldr	r3, [r3, #12]
 800282c:	0e5b      	lsrs	r3, r3, #25
 800282e:	f003 0303 	and.w	r3, r3, #3
 8002832:	3301      	adds	r3, #1
 8002834:	005b      	lsls	r3, r3, #1
 8002836:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002838:	697a      	ldr	r2, [r7, #20]
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002840:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002842:	69bb      	ldr	r3, [r7, #24]
}
 8002844:	4618      	mov	r0, r3
 8002846:	3724      	adds	r7, #36	; 0x24
 8002848:	46bd      	mov	sp, r7
 800284a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284e:	4770      	bx	lr
 8002850:	40021000 	.word	0x40021000
 8002854:	08003910 	.word	0x08003910
 8002858:	00f42400 	.word	0x00f42400
 800285c:	007a1200 	.word	0x007a1200

08002860 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002860:	b480      	push	{r7}
 8002862:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002864:	4b03      	ldr	r3, [pc, #12]	; (8002874 <HAL_RCC_GetHCLKFreq+0x14>)
 8002866:	681b      	ldr	r3, [r3, #0]
}
 8002868:	4618      	mov	r0, r3
 800286a:	46bd      	mov	sp, r7
 800286c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002870:	4770      	bx	lr
 8002872:	bf00      	nop
 8002874:	20000008 	.word	0x20000008

08002878 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800287c:	f7ff fff0 	bl	8002860 <HAL_RCC_GetHCLKFreq>
 8002880:	4601      	mov	r1, r0
 8002882:	4b06      	ldr	r3, [pc, #24]	; (800289c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002884:	689b      	ldr	r3, [r3, #8]
 8002886:	0a1b      	lsrs	r3, r3, #8
 8002888:	f003 0307 	and.w	r3, r3, #7
 800288c:	4a04      	ldr	r2, [pc, #16]	; (80028a0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800288e:	5cd3      	ldrb	r3, [r2, r3]
 8002890:	f003 031f 	and.w	r3, r3, #31
 8002894:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002898:	4618      	mov	r0, r3
 800289a:	bd80      	pop	{r7, pc}
 800289c:	40021000 	.word	0x40021000
 80028a0:	08003908 	.word	0x08003908

080028a4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80028a8:	f7ff ffda 	bl	8002860 <HAL_RCC_GetHCLKFreq>
 80028ac:	4601      	mov	r1, r0
 80028ae:	4b06      	ldr	r3, [pc, #24]	; (80028c8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80028b0:	689b      	ldr	r3, [r3, #8]
 80028b2:	0adb      	lsrs	r3, r3, #11
 80028b4:	f003 0307 	and.w	r3, r3, #7
 80028b8:	4a04      	ldr	r2, [pc, #16]	; (80028cc <HAL_RCC_GetPCLK2Freq+0x28>)
 80028ba:	5cd3      	ldrb	r3, [r2, r3]
 80028bc:	f003 031f 	and.w	r3, r3, #31
 80028c0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80028c4:	4618      	mov	r0, r3
 80028c6:	bd80      	pop	{r7, pc}
 80028c8:	40021000 	.word	0x40021000
 80028cc:	08003908 	.word	0x08003908

080028d0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b082      	sub	sp, #8
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d101      	bne.n	80028e2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80028de:	2301      	movs	r3, #1
 80028e0:	e040      	b.n	8002964 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d106      	bne.n	80028f8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	2200      	movs	r2, #0
 80028ee:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80028f2:	6878      	ldr	r0, [r7, #4]
 80028f4:	f7fe ff4a 	bl	800178c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	2224      	movs	r2, #36	; 0x24
 80028fc:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	681a      	ldr	r2, [r3, #0]
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f022 0201 	bic.w	r2, r2, #1
 800290c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800290e:	6878      	ldr	r0, [r7, #4]
 8002910:	f000 f8c0 	bl	8002a94 <UART_SetConfig>
 8002914:	4603      	mov	r3, r0
 8002916:	2b01      	cmp	r3, #1
 8002918:	d101      	bne.n	800291e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800291a:	2301      	movs	r3, #1
 800291c:	e022      	b.n	8002964 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002922:	2b00      	cmp	r3, #0
 8002924:	d002      	beq.n	800292c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8002926:	6878      	ldr	r0, [r7, #4]
 8002928:	f000 fb7e 	bl	8003028 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	685a      	ldr	r2, [r3, #4]
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800293a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	689a      	ldr	r2, [r3, #8]
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800294a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	681a      	ldr	r2, [r3, #0]
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f042 0201 	orr.w	r2, r2, #1
 800295a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800295c:	6878      	ldr	r0, [r7, #4]
 800295e:	f000 fc05 	bl	800316c <UART_CheckIdleState>
 8002962:	4603      	mov	r3, r0
}
 8002964:	4618      	mov	r0, r3
 8002966:	3708      	adds	r7, #8
 8002968:	46bd      	mov	sp, r7
 800296a:	bd80      	pop	{r7, pc}

0800296c <HAL_UART_Transmit>:
  * @param Size    Amount of data to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	b08a      	sub	sp, #40	; 0x28
 8002970:	af02      	add	r7, sp, #8
 8002972:	60f8      	str	r0, [r7, #12]
 8002974:	60b9      	str	r1, [r7, #8]
 8002976:	603b      	str	r3, [r7, #0]
 8002978:	4613      	mov	r3, r2
 800297a:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002980:	2b20      	cmp	r3, #32
 8002982:	f040 8081 	bne.w	8002a88 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002986:	68bb      	ldr	r3, [r7, #8]
 8002988:	2b00      	cmp	r3, #0
 800298a:	d002      	beq.n	8002992 <HAL_UART_Transmit+0x26>
 800298c:	88fb      	ldrh	r3, [r7, #6]
 800298e:	2b00      	cmp	r3, #0
 8002990:	d101      	bne.n	8002996 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8002992:	2301      	movs	r3, #1
 8002994:	e079      	b.n	8002a8a <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800299c:	2b01      	cmp	r3, #1
 800299e:	d101      	bne.n	80029a4 <HAL_UART_Transmit+0x38>
 80029a0:	2302      	movs	r3, #2
 80029a2:	e072      	b.n	8002a8a <HAL_UART_Transmit+0x11e>
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	2201      	movs	r2, #1
 80029a8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	2200      	movs	r2, #0
 80029b0:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	2221      	movs	r2, #33	; 0x21
 80029b6:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 80029b8:	f7ff f82e 	bl	8001a18 <HAL_GetTick>
 80029bc:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	88fa      	ldrh	r2, [r7, #6]
 80029c2:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	88fa      	ldrh	r2, [r7, #6]
 80029ca:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	689b      	ldr	r3, [r3, #8]
 80029d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80029d6:	d108      	bne.n	80029ea <HAL_UART_Transmit+0x7e>
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	691b      	ldr	r3, [r3, #16]
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d104      	bne.n	80029ea <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 80029e0:	2300      	movs	r3, #0
 80029e2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80029e4:	68bb      	ldr	r3, [r7, #8]
 80029e6:	61bb      	str	r3, [r7, #24]
 80029e8:	e003      	b.n	80029f2 <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 80029ea:	68bb      	ldr	r3, [r7, #8]
 80029ec:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80029ee:	2300      	movs	r3, #0
 80029f0:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80029f2:	e02d      	b.n	8002a50 <HAL_UART_Transmit+0xe4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	9300      	str	r3, [sp, #0]
 80029f8:	697b      	ldr	r3, [r7, #20]
 80029fa:	2200      	movs	r2, #0
 80029fc:	2180      	movs	r1, #128	; 0x80
 80029fe:	68f8      	ldr	r0, [r7, #12]
 8002a00:	f000 fbf9 	bl	80031f6 <UART_WaitOnFlagUntilTimeout>
 8002a04:	4603      	mov	r3, r0
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d001      	beq.n	8002a0e <HAL_UART_Transmit+0xa2>
      {
        return HAL_TIMEOUT;
 8002a0a:	2303      	movs	r3, #3
 8002a0c:	e03d      	b.n	8002a8a <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8002a0e:	69fb      	ldr	r3, [r7, #28]
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d10b      	bne.n	8002a2c <HAL_UART_Transmit+0xc0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002a14:	69bb      	ldr	r3, [r7, #24]
 8002a16:	881a      	ldrh	r2, [r3, #0]
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002a20:	b292      	uxth	r2, r2
 8002a22:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002a24:	69bb      	ldr	r3, [r7, #24]
 8002a26:	3302      	adds	r3, #2
 8002a28:	61bb      	str	r3, [r7, #24]
 8002a2a:	e008      	b.n	8002a3e <HAL_UART_Transmit+0xd2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002a2c:	69fb      	ldr	r3, [r7, #28]
 8002a2e:	781a      	ldrb	r2, [r3, #0]
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	b292      	uxth	r2, r2
 8002a36:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002a38:	69fb      	ldr	r3, [r7, #28]
 8002a3a:	3301      	adds	r3, #1
 8002a3c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002a44:	b29b      	uxth	r3, r3
 8002a46:	3b01      	subs	r3, #1
 8002a48:	b29a      	uxth	r2, r3
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002a56:	b29b      	uxth	r3, r3
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d1cb      	bne.n	80029f4 <HAL_UART_Transmit+0x88>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002a5c:	683b      	ldr	r3, [r7, #0]
 8002a5e:	9300      	str	r3, [sp, #0]
 8002a60:	697b      	ldr	r3, [r7, #20]
 8002a62:	2200      	movs	r2, #0
 8002a64:	2140      	movs	r1, #64	; 0x40
 8002a66:	68f8      	ldr	r0, [r7, #12]
 8002a68:	f000 fbc5 	bl	80031f6 <UART_WaitOnFlagUntilTimeout>
 8002a6c:	4603      	mov	r3, r0
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d001      	beq.n	8002a76 <HAL_UART_Transmit+0x10a>
    {
      return HAL_TIMEOUT;
 8002a72:	2303      	movs	r3, #3
 8002a74:	e009      	b.n	8002a8a <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	2220      	movs	r2, #32
 8002a7a:	675a      	str	r2, [r3, #116]	; 0x74

    __HAL_UNLOCK(huart);
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	2200      	movs	r2, #0
 8002a80:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    return HAL_OK;
 8002a84:	2300      	movs	r3, #0
 8002a86:	e000      	b.n	8002a8a <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8002a88:	2302      	movs	r3, #2
  }
}
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	3720      	adds	r7, #32
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	bd80      	pop	{r7, pc}
	...

08002a94 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002a94:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8002a98:	b088      	sub	sp, #32
 8002a9a:	af00      	add	r7, sp, #0
 8002a9c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	74fb      	strb	r3, [r7, #19]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 8002aa6:	2300      	movs	r3, #0
 8002aa8:	60fb      	str	r3, [r7, #12]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	689a      	ldr	r2, [r3, #8]
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	691b      	ldr	r3, [r3, #16]
 8002ab2:	431a      	orrs	r2, r3
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	695b      	ldr	r3, [r3, #20]
 8002ab8:	431a      	orrs	r2, r3
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	69db      	ldr	r3, [r3, #28]
 8002abe:	4313      	orrs	r3, r2
 8002ac0:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	681a      	ldr	r2, [r3, #0]
 8002ac8:	4bbc      	ldr	r3, [pc, #752]	; (8002dbc <UART_SetConfig+0x328>)
 8002aca:	4013      	ands	r3, r2
 8002acc:	687a      	ldr	r2, [r7, #4]
 8002ace:	6812      	ldr	r2, [r2, #0]
 8002ad0:	69f9      	ldr	r1, [r7, #28]
 8002ad2:	430b      	orrs	r3, r1
 8002ad4:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	685b      	ldr	r3, [r3, #4]
 8002adc:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	68da      	ldr	r2, [r3, #12]
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	430a      	orrs	r2, r1
 8002aea:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	699b      	ldr	r3, [r3, #24]
 8002af0:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	4ab2      	ldr	r2, [pc, #712]	; (8002dc0 <UART_SetConfig+0x32c>)
 8002af8:	4293      	cmp	r3, r2
 8002afa:	d004      	beq.n	8002b06 <UART_SetConfig+0x72>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	6a1b      	ldr	r3, [r3, #32]
 8002b00:	69fa      	ldr	r2, [r7, #28]
 8002b02:	4313      	orrs	r3, r2
 8002b04:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	689b      	ldr	r3, [r3, #8]
 8002b0c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	69fa      	ldr	r2, [r7, #28]
 8002b16:	430a      	orrs	r2, r1
 8002b18:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	4aa9      	ldr	r2, [pc, #676]	; (8002dc4 <UART_SetConfig+0x330>)
 8002b20:	4293      	cmp	r3, r2
 8002b22:	d121      	bne.n	8002b68 <UART_SetConfig+0xd4>
 8002b24:	4ba8      	ldr	r3, [pc, #672]	; (8002dc8 <UART_SetConfig+0x334>)
 8002b26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b2a:	f003 0303 	and.w	r3, r3, #3
 8002b2e:	2b03      	cmp	r3, #3
 8002b30:	d816      	bhi.n	8002b60 <UART_SetConfig+0xcc>
 8002b32:	a201      	add	r2, pc, #4	; (adr r2, 8002b38 <UART_SetConfig+0xa4>)
 8002b34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b38:	08002b49 	.word	0x08002b49
 8002b3c:	08002b55 	.word	0x08002b55
 8002b40:	08002b4f 	.word	0x08002b4f
 8002b44:	08002b5b 	.word	0x08002b5b
 8002b48:	2301      	movs	r3, #1
 8002b4a:	76fb      	strb	r3, [r7, #27]
 8002b4c:	e072      	b.n	8002c34 <UART_SetConfig+0x1a0>
 8002b4e:	2302      	movs	r3, #2
 8002b50:	76fb      	strb	r3, [r7, #27]
 8002b52:	e06f      	b.n	8002c34 <UART_SetConfig+0x1a0>
 8002b54:	2304      	movs	r3, #4
 8002b56:	76fb      	strb	r3, [r7, #27]
 8002b58:	e06c      	b.n	8002c34 <UART_SetConfig+0x1a0>
 8002b5a:	2308      	movs	r3, #8
 8002b5c:	76fb      	strb	r3, [r7, #27]
 8002b5e:	e069      	b.n	8002c34 <UART_SetConfig+0x1a0>
 8002b60:	2310      	movs	r3, #16
 8002b62:	76fb      	strb	r3, [r7, #27]
 8002b64:	bf00      	nop
 8002b66:	e065      	b.n	8002c34 <UART_SetConfig+0x1a0>
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	4a97      	ldr	r2, [pc, #604]	; (8002dcc <UART_SetConfig+0x338>)
 8002b6e:	4293      	cmp	r3, r2
 8002b70:	d134      	bne.n	8002bdc <UART_SetConfig+0x148>
 8002b72:	4b95      	ldr	r3, [pc, #596]	; (8002dc8 <UART_SetConfig+0x334>)
 8002b74:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b78:	f003 030c 	and.w	r3, r3, #12
 8002b7c:	2b0c      	cmp	r3, #12
 8002b7e:	d829      	bhi.n	8002bd4 <UART_SetConfig+0x140>
 8002b80:	a201      	add	r2, pc, #4	; (adr r2, 8002b88 <UART_SetConfig+0xf4>)
 8002b82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b86:	bf00      	nop
 8002b88:	08002bbd 	.word	0x08002bbd
 8002b8c:	08002bd5 	.word	0x08002bd5
 8002b90:	08002bd5 	.word	0x08002bd5
 8002b94:	08002bd5 	.word	0x08002bd5
 8002b98:	08002bc9 	.word	0x08002bc9
 8002b9c:	08002bd5 	.word	0x08002bd5
 8002ba0:	08002bd5 	.word	0x08002bd5
 8002ba4:	08002bd5 	.word	0x08002bd5
 8002ba8:	08002bc3 	.word	0x08002bc3
 8002bac:	08002bd5 	.word	0x08002bd5
 8002bb0:	08002bd5 	.word	0x08002bd5
 8002bb4:	08002bd5 	.word	0x08002bd5
 8002bb8:	08002bcf 	.word	0x08002bcf
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	76fb      	strb	r3, [r7, #27]
 8002bc0:	e038      	b.n	8002c34 <UART_SetConfig+0x1a0>
 8002bc2:	2302      	movs	r3, #2
 8002bc4:	76fb      	strb	r3, [r7, #27]
 8002bc6:	e035      	b.n	8002c34 <UART_SetConfig+0x1a0>
 8002bc8:	2304      	movs	r3, #4
 8002bca:	76fb      	strb	r3, [r7, #27]
 8002bcc:	e032      	b.n	8002c34 <UART_SetConfig+0x1a0>
 8002bce:	2308      	movs	r3, #8
 8002bd0:	76fb      	strb	r3, [r7, #27]
 8002bd2:	e02f      	b.n	8002c34 <UART_SetConfig+0x1a0>
 8002bd4:	2310      	movs	r3, #16
 8002bd6:	76fb      	strb	r3, [r7, #27]
 8002bd8:	bf00      	nop
 8002bda:	e02b      	b.n	8002c34 <UART_SetConfig+0x1a0>
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	4a77      	ldr	r2, [pc, #476]	; (8002dc0 <UART_SetConfig+0x32c>)
 8002be2:	4293      	cmp	r3, r2
 8002be4:	d124      	bne.n	8002c30 <UART_SetConfig+0x19c>
 8002be6:	4b78      	ldr	r3, [pc, #480]	; (8002dc8 <UART_SetConfig+0x334>)
 8002be8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002bec:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002bf0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002bf4:	d012      	beq.n	8002c1c <UART_SetConfig+0x188>
 8002bf6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002bfa:	d802      	bhi.n	8002c02 <UART_SetConfig+0x16e>
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d007      	beq.n	8002c10 <UART_SetConfig+0x17c>
 8002c00:	e012      	b.n	8002c28 <UART_SetConfig+0x194>
 8002c02:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002c06:	d006      	beq.n	8002c16 <UART_SetConfig+0x182>
 8002c08:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8002c0c:	d009      	beq.n	8002c22 <UART_SetConfig+0x18e>
 8002c0e:	e00b      	b.n	8002c28 <UART_SetConfig+0x194>
 8002c10:	2300      	movs	r3, #0
 8002c12:	76fb      	strb	r3, [r7, #27]
 8002c14:	e00e      	b.n	8002c34 <UART_SetConfig+0x1a0>
 8002c16:	2302      	movs	r3, #2
 8002c18:	76fb      	strb	r3, [r7, #27]
 8002c1a:	e00b      	b.n	8002c34 <UART_SetConfig+0x1a0>
 8002c1c:	2304      	movs	r3, #4
 8002c1e:	76fb      	strb	r3, [r7, #27]
 8002c20:	e008      	b.n	8002c34 <UART_SetConfig+0x1a0>
 8002c22:	2308      	movs	r3, #8
 8002c24:	76fb      	strb	r3, [r7, #27]
 8002c26:	e005      	b.n	8002c34 <UART_SetConfig+0x1a0>
 8002c28:	2310      	movs	r3, #16
 8002c2a:	76fb      	strb	r3, [r7, #27]
 8002c2c:	bf00      	nop
 8002c2e:	e001      	b.n	8002c34 <UART_SetConfig+0x1a0>
 8002c30:	2310      	movs	r3, #16
 8002c32:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	4a61      	ldr	r2, [pc, #388]	; (8002dc0 <UART_SetConfig+0x32c>)
 8002c3a:	4293      	cmp	r3, r2
 8002c3c:	f040 80f4 	bne.w	8002e28 <UART_SetConfig+0x394>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002c40:	7efb      	ldrb	r3, [r7, #27]
 8002c42:	2b08      	cmp	r3, #8
 8002c44:	d823      	bhi.n	8002c8e <UART_SetConfig+0x1fa>
 8002c46:	a201      	add	r2, pc, #4	; (adr r2, 8002c4c <UART_SetConfig+0x1b8>)
 8002c48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c4c:	08002c71 	.word	0x08002c71
 8002c50:	08002c8f 	.word	0x08002c8f
 8002c54:	08002c79 	.word	0x08002c79
 8002c58:	08002c8f 	.word	0x08002c8f
 8002c5c:	08002c7f 	.word	0x08002c7f
 8002c60:	08002c8f 	.word	0x08002c8f
 8002c64:	08002c8f 	.word	0x08002c8f
 8002c68:	08002c8f 	.word	0x08002c8f
 8002c6c:	08002c87 	.word	0x08002c87
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8002c70:	f7ff fe02 	bl	8002878 <HAL_RCC_GetPCLK1Freq>
 8002c74:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8002c76:	e00d      	b.n	8002c94 <UART_SetConfig+0x200>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8002c78:	4b55      	ldr	r3, [pc, #340]	; (8002dd0 <UART_SetConfig+0x33c>)
 8002c7a:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8002c7c:	e00a      	b.n	8002c94 <UART_SetConfig+0x200>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8002c7e:	f7ff fd65 	bl	800274c <HAL_RCC_GetSysClockFreq>
 8002c82:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8002c84:	e006      	b.n	8002c94 <UART_SetConfig+0x200>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8002c86:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002c8a:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8002c8c:	e002      	b.n	8002c94 <UART_SetConfig+0x200>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8002c8e:	2301      	movs	r3, #1
 8002c90:	74fb      	strb	r3, [r7, #19]
        break;
 8002c92:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	f000 81b9 	beq.w	800300e <UART_SetConfig+0x57a>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	685a      	ldr	r2, [r3, #4]
 8002ca0:	4613      	mov	r3, r2
 8002ca2:	005b      	lsls	r3, r3, #1
 8002ca4:	4413      	add	r3, r2
 8002ca6:	68fa      	ldr	r2, [r7, #12]
 8002ca8:	429a      	cmp	r2, r3
 8002caa:	d305      	bcc.n	8002cb8 <UART_SetConfig+0x224>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	685b      	ldr	r3, [r3, #4]
 8002cb0:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002cb2:	68fa      	ldr	r2, [r7, #12]
 8002cb4:	429a      	cmp	r2, r3
 8002cb6:	d902      	bls.n	8002cbe <UART_SetConfig+0x22a>
      {
        ret = HAL_ERROR;
 8002cb8:	2301      	movs	r3, #1
 8002cba:	74fb      	strb	r3, [r7, #19]
 8002cbc:	e1a7      	b.n	800300e <UART_SetConfig+0x57a>
      }
      else
      {
        switch (clocksource)
 8002cbe:	7efb      	ldrb	r3, [r7, #27]
 8002cc0:	2b08      	cmp	r3, #8
 8002cc2:	f200 809e 	bhi.w	8002e02 <UART_SetConfig+0x36e>
 8002cc6:	a201      	add	r2, pc, #4	; (adr r2, 8002ccc <UART_SetConfig+0x238>)
 8002cc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ccc:	08002cf1 	.word	0x08002cf1
 8002cd0:	08002e03 	.word	0x08002e03
 8002cd4:	08002d3d 	.word	0x08002d3d
 8002cd8:	08002e03 	.word	0x08002e03
 8002cdc:	08002d71 	.word	0x08002d71
 8002ce0:	08002e03 	.word	0x08002e03
 8002ce4:	08002e03 	.word	0x08002e03
 8002ce8:	08002e03 	.word	0x08002e03
 8002cec:	08002dd9 	.word	0x08002dd9
        {
          case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002cf0:	f7ff fdc2 	bl	8002878 <HAL_RCC_GetPCLK1Freq>
 8002cf4:	4603      	mov	r3, r0
 8002cf6:	4619      	mov	r1, r3
 8002cf8:	f04f 0200 	mov.w	r2, #0
 8002cfc:	f04f 0300 	mov.w	r3, #0
 8002d00:	f04f 0400 	mov.w	r4, #0
 8002d04:	0214      	lsls	r4, r2, #8
 8002d06:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8002d0a:	020b      	lsls	r3, r1, #8
 8002d0c:	687a      	ldr	r2, [r7, #4]
 8002d0e:	6852      	ldr	r2, [r2, #4]
 8002d10:	0852      	lsrs	r2, r2, #1
 8002d12:	4611      	mov	r1, r2
 8002d14:	f04f 0200 	mov.w	r2, #0
 8002d18:	eb13 0b01 	adds.w	fp, r3, r1
 8002d1c:	eb44 0c02 	adc.w	ip, r4, r2
 8002d20:	4658      	mov	r0, fp
 8002d22:	4661      	mov	r1, ip
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	685b      	ldr	r3, [r3, #4]
 8002d28:	f04f 0400 	mov.w	r4, #0
 8002d2c:	461a      	mov	r2, r3
 8002d2e:	4623      	mov	r3, r4
 8002d30:	f7fd fa54 	bl	80001dc <__aeabi_uldivmod>
 8002d34:	4603      	mov	r3, r0
 8002d36:	460c      	mov	r4, r1
 8002d38:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8002d3a:	e065      	b.n	8002e08 <UART_SetConfig+0x374>
          case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	685b      	ldr	r3, [r3, #4]
 8002d40:	085b      	lsrs	r3, r3, #1
 8002d42:	f04f 0400 	mov.w	r4, #0
 8002d46:	4923      	ldr	r1, [pc, #140]	; (8002dd4 <UART_SetConfig+0x340>)
 8002d48:	f04f 0200 	mov.w	r2, #0
 8002d4c:	eb13 0b01 	adds.w	fp, r3, r1
 8002d50:	eb44 0c02 	adc.w	ip, r4, r2
 8002d54:	4658      	mov	r0, fp
 8002d56:	4661      	mov	r1, ip
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	685b      	ldr	r3, [r3, #4]
 8002d5c:	f04f 0400 	mov.w	r4, #0
 8002d60:	461a      	mov	r2, r3
 8002d62:	4623      	mov	r3, r4
 8002d64:	f7fd fa3a 	bl	80001dc <__aeabi_uldivmod>
 8002d68:	4603      	mov	r3, r0
 8002d6a:	460c      	mov	r4, r1
 8002d6c:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8002d6e:	e04b      	b.n	8002e08 <UART_SetConfig+0x374>
          case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002d70:	f7ff fcec 	bl	800274c <HAL_RCC_GetSysClockFreq>
 8002d74:	4603      	mov	r3, r0
 8002d76:	4619      	mov	r1, r3
 8002d78:	f04f 0200 	mov.w	r2, #0
 8002d7c:	f04f 0300 	mov.w	r3, #0
 8002d80:	f04f 0400 	mov.w	r4, #0
 8002d84:	0214      	lsls	r4, r2, #8
 8002d86:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8002d8a:	020b      	lsls	r3, r1, #8
 8002d8c:	687a      	ldr	r2, [r7, #4]
 8002d8e:	6852      	ldr	r2, [r2, #4]
 8002d90:	0852      	lsrs	r2, r2, #1
 8002d92:	4611      	mov	r1, r2
 8002d94:	f04f 0200 	mov.w	r2, #0
 8002d98:	eb13 0b01 	adds.w	fp, r3, r1
 8002d9c:	eb44 0c02 	adc.w	ip, r4, r2
 8002da0:	4658      	mov	r0, fp
 8002da2:	4661      	mov	r1, ip
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	685b      	ldr	r3, [r3, #4]
 8002da8:	f04f 0400 	mov.w	r4, #0
 8002dac:	461a      	mov	r2, r3
 8002dae:	4623      	mov	r3, r4
 8002db0:	f7fd fa14 	bl	80001dc <__aeabi_uldivmod>
 8002db4:	4603      	mov	r3, r0
 8002db6:	460c      	mov	r4, r1
 8002db8:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8002dba:	e025      	b.n	8002e08 <UART_SetConfig+0x374>
 8002dbc:	efff69f3 	.word	0xefff69f3
 8002dc0:	40008000 	.word	0x40008000
 8002dc4:	40013800 	.word	0x40013800
 8002dc8:	40021000 	.word	0x40021000
 8002dcc:	40004400 	.word	0x40004400
 8002dd0:	00f42400 	.word	0x00f42400
 8002dd4:	f4240000 	.word	0xf4240000
          case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	685b      	ldr	r3, [r3, #4]
 8002ddc:	085b      	lsrs	r3, r3, #1
 8002dde:	f04f 0400 	mov.w	r4, #0
 8002de2:	f513 0000 	adds.w	r0, r3, #8388608	; 0x800000
 8002de6:	f144 0100 	adc.w	r1, r4, #0
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	685b      	ldr	r3, [r3, #4]
 8002dee:	f04f 0400 	mov.w	r4, #0
 8002df2:	461a      	mov	r2, r3
 8002df4:	4623      	mov	r3, r4
 8002df6:	f7fd f9f1 	bl	80001dc <__aeabi_uldivmod>
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	460c      	mov	r4, r1
 8002dfe:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8002e00:	e002      	b.n	8002e08 <UART_SetConfig+0x374>
          case UART_CLOCKSOURCE_UNDEFINED:
          default:
            ret = HAL_ERROR;
 8002e02:	2301      	movs	r3, #1
 8002e04:	74fb      	strb	r3, [r7, #19]
            break;
 8002e06:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002e08:	697b      	ldr	r3, [r7, #20]
 8002e0a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002e0e:	d308      	bcc.n	8002e22 <UART_SetConfig+0x38e>
 8002e10:	697b      	ldr	r3, [r7, #20]
 8002e12:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002e16:	d204      	bcs.n	8002e22 <UART_SetConfig+0x38e>
        {
          huart->Instance->BRR = usartdiv;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	697a      	ldr	r2, [r7, #20]
 8002e1e:	60da      	str	r2, [r3, #12]
 8002e20:	e0f5      	b.n	800300e <UART_SetConfig+0x57a>
        }
        else
        {
          ret = HAL_ERROR;
 8002e22:	2301      	movs	r3, #1
 8002e24:	74fb      	strb	r3, [r7, #19]
 8002e26:	e0f2      	b.n	800300e <UART_SetConfig+0x57a>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	69db      	ldr	r3, [r3, #28]
 8002e2c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002e30:	d17f      	bne.n	8002f32 <UART_SetConfig+0x49e>
  {
    switch (clocksource)
 8002e32:	7efb      	ldrb	r3, [r7, #27]
 8002e34:	2b08      	cmp	r3, #8
 8002e36:	d85c      	bhi.n	8002ef2 <UART_SetConfig+0x45e>
 8002e38:	a201      	add	r2, pc, #4	; (adr r2, 8002e40 <UART_SetConfig+0x3ac>)
 8002e3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e3e:	bf00      	nop
 8002e40:	08002e65 	.word	0x08002e65
 8002e44:	08002e83 	.word	0x08002e83
 8002e48:	08002ea1 	.word	0x08002ea1
 8002e4c:	08002ef3 	.word	0x08002ef3
 8002e50:	08002ebd 	.word	0x08002ebd
 8002e54:	08002ef3 	.word	0x08002ef3
 8002e58:	08002ef3 	.word	0x08002ef3
 8002e5c:	08002ef3 	.word	0x08002ef3
 8002e60:	08002edb 	.word	0x08002edb
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002e64:	f7ff fd08 	bl	8002878 <HAL_RCC_GetPCLK1Freq>
 8002e68:	4603      	mov	r3, r0
 8002e6a:	005a      	lsls	r2, r3, #1
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	685b      	ldr	r3, [r3, #4]
 8002e70:	085b      	lsrs	r3, r3, #1
 8002e72:	441a      	add	r2, r3
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	685b      	ldr	r3, [r3, #4]
 8002e78:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e7c:	b29b      	uxth	r3, r3
 8002e7e:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8002e80:	e03a      	b.n	8002ef8 <UART_SetConfig+0x464>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8002e82:	f7ff fd0f 	bl	80028a4 <HAL_RCC_GetPCLK2Freq>
 8002e86:	4603      	mov	r3, r0
 8002e88:	005a      	lsls	r2, r3, #1
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	685b      	ldr	r3, [r3, #4]
 8002e8e:	085b      	lsrs	r3, r3, #1
 8002e90:	441a      	add	r2, r3
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	685b      	ldr	r3, [r3, #4]
 8002e96:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e9a:	b29b      	uxth	r3, r3
 8002e9c:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8002e9e:	e02b      	b.n	8002ef8 <UART_SetConfig+0x464>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	685b      	ldr	r3, [r3, #4]
 8002ea4:	085b      	lsrs	r3, r3, #1
 8002ea6:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 8002eaa:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 8002eae:	687a      	ldr	r2, [r7, #4]
 8002eb0:	6852      	ldr	r2, [r2, #4]
 8002eb2:	fbb3 f3f2 	udiv	r3, r3, r2
 8002eb6:	b29b      	uxth	r3, r3
 8002eb8:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8002eba:	e01d      	b.n	8002ef8 <UART_SetConfig+0x464>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002ebc:	f7ff fc46 	bl	800274c <HAL_RCC_GetSysClockFreq>
 8002ec0:	4603      	mov	r3, r0
 8002ec2:	005a      	lsls	r2, r3, #1
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	685b      	ldr	r3, [r3, #4]
 8002ec8:	085b      	lsrs	r3, r3, #1
 8002eca:	441a      	add	r2, r3
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	685b      	ldr	r3, [r3, #4]
 8002ed0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ed4:	b29b      	uxth	r3, r3
 8002ed6:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8002ed8:	e00e      	b.n	8002ef8 <UART_SetConfig+0x464>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	685b      	ldr	r3, [r3, #4]
 8002ede:	085b      	lsrs	r3, r3, #1
 8002ee0:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	685b      	ldr	r3, [r3, #4]
 8002ee8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002eec:	b29b      	uxth	r3, r3
 8002eee:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8002ef0:	e002      	b.n	8002ef8 <UART_SetConfig+0x464>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	74fb      	strb	r3, [r7, #19]
        break;
 8002ef6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002ef8:	697b      	ldr	r3, [r7, #20]
 8002efa:	2b0f      	cmp	r3, #15
 8002efc:	d916      	bls.n	8002f2c <UART_SetConfig+0x498>
 8002efe:	697b      	ldr	r3, [r7, #20]
 8002f00:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f04:	d212      	bcs.n	8002f2c <UART_SetConfig+0x498>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002f06:	697b      	ldr	r3, [r7, #20]
 8002f08:	b29b      	uxth	r3, r3
 8002f0a:	f023 030f 	bic.w	r3, r3, #15
 8002f0e:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002f10:	697b      	ldr	r3, [r7, #20]
 8002f12:	085b      	lsrs	r3, r3, #1
 8002f14:	b29b      	uxth	r3, r3
 8002f16:	f003 0307 	and.w	r3, r3, #7
 8002f1a:	b29a      	uxth	r2, r3
 8002f1c:	897b      	ldrh	r3, [r7, #10]
 8002f1e:	4313      	orrs	r3, r2
 8002f20:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	897a      	ldrh	r2, [r7, #10]
 8002f28:	60da      	str	r2, [r3, #12]
 8002f2a:	e070      	b.n	800300e <UART_SetConfig+0x57a>
    }
    else
    {
      ret = HAL_ERROR;
 8002f2c:	2301      	movs	r3, #1
 8002f2e:	74fb      	strb	r3, [r7, #19]
 8002f30:	e06d      	b.n	800300e <UART_SetConfig+0x57a>
    }
  }
  else
  {
    switch (clocksource)
 8002f32:	7efb      	ldrb	r3, [r7, #27]
 8002f34:	2b08      	cmp	r3, #8
 8002f36:	d859      	bhi.n	8002fec <UART_SetConfig+0x558>
 8002f38:	a201      	add	r2, pc, #4	; (adr r2, 8002f40 <UART_SetConfig+0x4ac>)
 8002f3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f3e:	bf00      	nop
 8002f40:	08002f65 	.word	0x08002f65
 8002f44:	08002f81 	.word	0x08002f81
 8002f48:	08002f9d 	.word	0x08002f9d
 8002f4c:	08002fed 	.word	0x08002fed
 8002f50:	08002fb9 	.word	0x08002fb9
 8002f54:	08002fed 	.word	0x08002fed
 8002f58:	08002fed 	.word	0x08002fed
 8002f5c:	08002fed 	.word	0x08002fed
 8002f60:	08002fd5 	.word	0x08002fd5
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002f64:	f7ff fc88 	bl	8002878 <HAL_RCC_GetPCLK1Freq>
 8002f68:	4602      	mov	r2, r0
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	685b      	ldr	r3, [r3, #4]
 8002f6e:	085b      	lsrs	r3, r3, #1
 8002f70:	441a      	add	r2, r3
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	685b      	ldr	r3, [r3, #4]
 8002f76:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f7a:	b29b      	uxth	r3, r3
 8002f7c:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8002f7e:	e038      	b.n	8002ff2 <UART_SetConfig+0x55e>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8002f80:	f7ff fc90 	bl	80028a4 <HAL_RCC_GetPCLK2Freq>
 8002f84:	4602      	mov	r2, r0
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	685b      	ldr	r3, [r3, #4]
 8002f8a:	085b      	lsrs	r3, r3, #1
 8002f8c:	441a      	add	r2, r3
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	685b      	ldr	r3, [r3, #4]
 8002f92:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f96:	b29b      	uxth	r3, r3
 8002f98:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8002f9a:	e02a      	b.n	8002ff2 <UART_SetConfig+0x55e>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	685b      	ldr	r3, [r3, #4]
 8002fa0:	085b      	lsrs	r3, r3, #1
 8002fa2:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8002fa6:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8002faa:	687a      	ldr	r2, [r7, #4]
 8002fac:	6852      	ldr	r2, [r2, #4]
 8002fae:	fbb3 f3f2 	udiv	r3, r3, r2
 8002fb2:	b29b      	uxth	r3, r3
 8002fb4:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8002fb6:	e01c      	b.n	8002ff2 <UART_SetConfig+0x55e>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002fb8:	f7ff fbc8 	bl	800274c <HAL_RCC_GetSysClockFreq>
 8002fbc:	4602      	mov	r2, r0
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	685b      	ldr	r3, [r3, #4]
 8002fc2:	085b      	lsrs	r3, r3, #1
 8002fc4:	441a      	add	r2, r3
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	685b      	ldr	r3, [r3, #4]
 8002fca:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fce:	b29b      	uxth	r3, r3
 8002fd0:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8002fd2:	e00e      	b.n	8002ff2 <UART_SetConfig+0x55e>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	685b      	ldr	r3, [r3, #4]
 8002fd8:	085b      	lsrs	r3, r3, #1
 8002fda:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	685b      	ldr	r3, [r3, #4]
 8002fe2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fe6:	b29b      	uxth	r3, r3
 8002fe8:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8002fea:	e002      	b.n	8002ff2 <UART_SetConfig+0x55e>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8002fec:	2301      	movs	r3, #1
 8002fee:	74fb      	strb	r3, [r7, #19]
        break;
 8002ff0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002ff2:	697b      	ldr	r3, [r7, #20]
 8002ff4:	2b0f      	cmp	r3, #15
 8002ff6:	d908      	bls.n	800300a <UART_SetConfig+0x576>
 8002ff8:	697b      	ldr	r3, [r7, #20]
 8002ffa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ffe:	d204      	bcs.n	800300a <UART_SetConfig+0x576>
    {
      huart->Instance->BRR = usartdiv;
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	697a      	ldr	r2, [r7, #20]
 8003006:	60da      	str	r2, [r3, #12]
 8003008:	e001      	b.n	800300e <UART_SetConfig+0x57a>
    }
    else
    {
      ret = HAL_ERROR;
 800300a:	2301      	movs	r3, #1
 800300c:	74fb      	strb	r3, [r7, #19]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	2200      	movs	r2, #0
 8003012:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2200      	movs	r2, #0
 8003018:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 800301a:	7cfb      	ldrb	r3, [r7, #19]
}
 800301c:	4618      	mov	r0, r3
 800301e:	3720      	adds	r7, #32
 8003020:	46bd      	mov	sp, r7
 8003022:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8003026:	bf00      	nop

08003028 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003028:	b480      	push	{r7}
 800302a:	b083      	sub	sp, #12
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003034:	f003 0301 	and.w	r3, r3, #1
 8003038:	2b00      	cmp	r3, #0
 800303a:	d00a      	beq.n	8003052 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	685b      	ldr	r3, [r3, #4]
 8003042:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	430a      	orrs	r2, r1
 8003050:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003056:	f003 0302 	and.w	r3, r3, #2
 800305a:	2b00      	cmp	r3, #0
 800305c:	d00a      	beq.n	8003074 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	685b      	ldr	r3, [r3, #4]
 8003064:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	430a      	orrs	r2, r1
 8003072:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003078:	f003 0304 	and.w	r3, r3, #4
 800307c:	2b00      	cmp	r3, #0
 800307e:	d00a      	beq.n	8003096 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	685b      	ldr	r3, [r3, #4]
 8003086:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	430a      	orrs	r2, r1
 8003094:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800309a:	f003 0308 	and.w	r3, r3, #8
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d00a      	beq.n	80030b8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	685b      	ldr	r3, [r3, #4]
 80030a8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	430a      	orrs	r2, r1
 80030b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030bc:	f003 0310 	and.w	r3, r3, #16
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d00a      	beq.n	80030da <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	689b      	ldr	r3, [r3, #8]
 80030ca:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	430a      	orrs	r2, r1
 80030d8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030de:	f003 0320 	and.w	r3, r3, #32
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d00a      	beq.n	80030fc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	689b      	ldr	r3, [r3, #8]
 80030ec:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	430a      	orrs	r2, r1
 80030fa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003100:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003104:	2b00      	cmp	r3, #0
 8003106:	d01a      	beq.n	800313e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	685b      	ldr	r3, [r3, #4]
 800310e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	430a      	orrs	r2, r1
 800311c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003122:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003126:	d10a      	bne.n	800313e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	685b      	ldr	r3, [r3, #4]
 800312e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	430a      	orrs	r2, r1
 800313c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003142:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003146:	2b00      	cmp	r3, #0
 8003148:	d00a      	beq.n	8003160 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	685b      	ldr	r3, [r3, #4]
 8003150:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	430a      	orrs	r2, r1
 800315e:	605a      	str	r2, [r3, #4]
  }
}
 8003160:	bf00      	nop
 8003162:	370c      	adds	r7, #12
 8003164:	46bd      	mov	sp, r7
 8003166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316a:	4770      	bx	lr

0800316c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	b086      	sub	sp, #24
 8003170:	af02      	add	r7, sp, #8
 8003172:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	2200      	movs	r2, #0
 8003178:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800317a:	f7fe fc4d 	bl	8001a18 <HAL_GetTick>
 800317e:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f003 0308 	and.w	r3, r3, #8
 800318a:	2b08      	cmp	r3, #8
 800318c:	d10e      	bne.n	80031ac <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800318e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003192:	9300      	str	r3, [sp, #0]
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	2200      	movs	r2, #0
 8003198:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800319c:	6878      	ldr	r0, [r7, #4]
 800319e:	f000 f82a 	bl	80031f6 <UART_WaitOnFlagUntilTimeout>
 80031a2:	4603      	mov	r3, r0
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d001      	beq.n	80031ac <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80031a8:	2303      	movs	r3, #3
 80031aa:	e020      	b.n	80031ee <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f003 0304 	and.w	r3, r3, #4
 80031b6:	2b04      	cmp	r3, #4
 80031b8:	d10e      	bne.n	80031d8 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80031ba:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80031be:	9300      	str	r3, [sp, #0]
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	2200      	movs	r2, #0
 80031c4:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80031c8:	6878      	ldr	r0, [r7, #4]
 80031ca:	f000 f814 	bl	80031f6 <UART_WaitOnFlagUntilTimeout>
 80031ce:	4603      	mov	r3, r0
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d001      	beq.n	80031d8 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80031d4:	2303      	movs	r3, #3
 80031d6:	e00a      	b.n	80031ee <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	2220      	movs	r2, #32
 80031dc:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	2220      	movs	r2, #32
 80031e2:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2200      	movs	r2, #0
 80031e8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 80031ec:	2300      	movs	r3, #0
}
 80031ee:	4618      	mov	r0, r3
 80031f0:	3710      	adds	r7, #16
 80031f2:	46bd      	mov	sp, r7
 80031f4:	bd80      	pop	{r7, pc}

080031f6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80031f6:	b580      	push	{r7, lr}
 80031f8:	b084      	sub	sp, #16
 80031fa:	af00      	add	r7, sp, #0
 80031fc:	60f8      	str	r0, [r7, #12]
 80031fe:	60b9      	str	r1, [r7, #8]
 8003200:	603b      	str	r3, [r7, #0]
 8003202:	4613      	mov	r3, r2
 8003204:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003206:	e02a      	b.n	800325e <UART_WaitOnFlagUntilTimeout+0x68>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003208:	69bb      	ldr	r3, [r7, #24]
 800320a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800320e:	d026      	beq.n	800325e <UART_WaitOnFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003210:	f7fe fc02 	bl	8001a18 <HAL_GetTick>
 8003214:	4602      	mov	r2, r0
 8003216:	683b      	ldr	r3, [r7, #0]
 8003218:	1ad3      	subs	r3, r2, r3
 800321a:	69ba      	ldr	r2, [r7, #24]
 800321c:	429a      	cmp	r2, r3
 800321e:	d302      	bcc.n	8003226 <UART_WaitOnFlagUntilTimeout+0x30>
 8003220:	69bb      	ldr	r3, [r7, #24]
 8003222:	2b00      	cmp	r3, #0
 8003224:	d11b      	bne.n	800325e <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	681a      	ldr	r2, [r3, #0]
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003234:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	689a      	ldr	r2, [r3, #8]
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f022 0201 	bic.w	r2, r2, #1
 8003244:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	2220      	movs	r2, #32
 800324a:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	2220      	movs	r2, #32
 8003250:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	2200      	movs	r2, #0
 8003256:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 800325a:	2303      	movs	r3, #3
 800325c:	e00f      	b.n	800327e <UART_WaitOnFlagUntilTimeout+0x88>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	69da      	ldr	r2, [r3, #28]
 8003264:	68bb      	ldr	r3, [r7, #8]
 8003266:	4013      	ands	r3, r2
 8003268:	68ba      	ldr	r2, [r7, #8]
 800326a:	429a      	cmp	r2, r3
 800326c:	bf0c      	ite	eq
 800326e:	2301      	moveq	r3, #1
 8003270:	2300      	movne	r3, #0
 8003272:	b2db      	uxtb	r3, r3
 8003274:	461a      	mov	r2, r3
 8003276:	79fb      	ldrb	r3, [r7, #7]
 8003278:	429a      	cmp	r2, r3
 800327a:	d0c5      	beq.n	8003208 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800327c:	2300      	movs	r3, #0
}
 800327e:	4618      	mov	r0, r3
 8003280:	3710      	adds	r7, #16
 8003282:	46bd      	mov	sp, r7
 8003284:	bd80      	pop	{r7, pc}
	...

08003288 <__libc_init_array>:
 8003288:	b570      	push	{r4, r5, r6, lr}
 800328a:	4e0d      	ldr	r6, [pc, #52]	; (80032c0 <__libc_init_array+0x38>)
 800328c:	4c0d      	ldr	r4, [pc, #52]	; (80032c4 <__libc_init_array+0x3c>)
 800328e:	1ba4      	subs	r4, r4, r6
 8003290:	10a4      	asrs	r4, r4, #2
 8003292:	2500      	movs	r5, #0
 8003294:	42a5      	cmp	r5, r4
 8003296:	d109      	bne.n	80032ac <__libc_init_array+0x24>
 8003298:	4e0b      	ldr	r6, [pc, #44]	; (80032c8 <__libc_init_array+0x40>)
 800329a:	4c0c      	ldr	r4, [pc, #48]	; (80032cc <__libc_init_array+0x44>)
 800329c:	f000 f818 	bl	80032d0 <_init>
 80032a0:	1ba4      	subs	r4, r4, r6
 80032a2:	10a4      	asrs	r4, r4, #2
 80032a4:	2500      	movs	r5, #0
 80032a6:	42a5      	cmp	r5, r4
 80032a8:	d105      	bne.n	80032b6 <__libc_init_array+0x2e>
 80032aa:	bd70      	pop	{r4, r5, r6, pc}
 80032ac:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80032b0:	4798      	blx	r3
 80032b2:	3501      	adds	r5, #1
 80032b4:	e7ee      	b.n	8003294 <__libc_init_array+0xc>
 80032b6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80032ba:	4798      	blx	r3
 80032bc:	3501      	adds	r5, #1
 80032be:	e7f2      	b.n	80032a6 <__libc_init_array+0x1e>
 80032c0:	08003948 	.word	0x08003948
 80032c4:	08003948 	.word	0x08003948
 80032c8:	08003948 	.word	0x08003948
 80032cc:	0800394c 	.word	0x0800394c

080032d0 <_init>:
 80032d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80032d2:	bf00      	nop
 80032d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80032d6:	bc08      	pop	{r3}
 80032d8:	469e      	mov	lr, r3
 80032da:	4770      	bx	lr

080032dc <_fini>:
 80032dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80032de:	bf00      	nop
 80032e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80032e2:	bc08      	pop	{r3}
 80032e4:	469e      	mov	lr, r3
 80032e6:	4770      	bx	lr
