#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Jul 21 20:12:25 2021
# Process ID: 7560
# Current directory: C:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.runs/hnn_fpga_hnn_fpga_0_0_synth_1
# Command line: vivado.exe -log hnn_fpga_hnn_fpga_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source hnn_fpga_hnn_fpga_0_0.tcl
# Log file: C:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.runs/hnn_fpga_hnn_fpga_0_0_synth_1/hnn_fpga_hnn_fpga_0_0.vds
# Journal file: C:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.runs/hnn_fpga_hnn_fpga_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source hnn_fpga_hnn_fpga_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 387.867 ; gain = 112.809
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/aguss/AppData/Roaming/Xilinx/Vivado/hnn_fpga/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top hnn_fpga_hnn_fpga_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4336 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 952.680 ; gain = 234.496
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'hnn_fpga_hnn_fpga_0_0' [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ip/hnn_fpga_hnn_fpga_0_0/synth/hnn_fpga_hnn_fpga_0_0.vhd:81]
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'hnn_fpga' declared at 'c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:12' bound to instance 'U0' of component 'hnn_fpga' [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ip/hnn_fpga_hnn_fpga_0_0/synth/hnn_fpga_hnn_fpga_0_0.vhd:148]
INFO: [Synth 8-638] synthesizing module 'hnn_fpga' [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:40]
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:357]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:360]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:372]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:374]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:376]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:378]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:380]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:382]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:384]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:386]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:388]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:390]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:392]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:394]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:396]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:398]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:400]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:402]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:404]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:406]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:408]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:410]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:412]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:414]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:416]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:418]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:420]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:422]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:424]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:426]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:428]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:430]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:432]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:434]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:436]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:438]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:440]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:442]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:444]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:446]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:448]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:450]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:452]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:454]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:456]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:458]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:460]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:462]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:464]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:466]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:468]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:470]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:472]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:474]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:476]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:478]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:480]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:482]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:486]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:488]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:491]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:493]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:497]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:500]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:520]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:522]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:524]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:526]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:529]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:531]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:533]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:536]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:538]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:540]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:543]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:545]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:547]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:549]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:552]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:554]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:556]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:558]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:582]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:585]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:588]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:591]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:594]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:598]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:600]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:602]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:604]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:606]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:608]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:610]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:612]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:614]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:616]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:618]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:620]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:622]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter C_S_AXI_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'hnn_fpga_AXILiteS_s_axi' declared at 'c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga_AXILiteS_s_axi.vhd:9' bound to instance 'hnn_fpga_AXILiteS_s_axi_U' of component 'hnn_fpga_AXILiteS_s_axi' [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:991]
INFO: [Synth 8-638] synthesizing module 'hnn_fpga_AXILiteS_s_axi' [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga_AXILiteS_s_axi.vhd:80]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'hnn_fpga_AXILiteS_s_axi_ram' declared at 'c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga_AXILiteS_s_axi.vhd:591' bound to instance 'int_U' of component 'hnn_fpga_AXILiteS_s_axi_ram' [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga_AXILiteS_s_axi.vhd:185]
INFO: [Synth 8-638] synthesizing module 'hnn_fpga_AXILiteS_s_axi_ram' [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga_AXILiteS_s_axi.vhd:614]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hnn_fpga_AXILiteS_s_axi_ram' (1#1) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga_AXILiteS_s_axi.vhd:614]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'hnn_fpga_AXILiteS_s_axi_ram' declared at 'c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga_AXILiteS_s_axi.vhd:591' bound to instance 'int_V' of component 'hnn_fpga_AXILiteS_s_axi_ram' [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga_AXILiteS_s_axi.vhd:206]
INFO: [Synth 8-256] done synthesizing module 'hnn_fpga_AXILiteS_s_axi' (2#1) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga_AXILiteS_s_axi.vhd:80]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'hnn_fpga_fmul_32nbkb' declared at 'c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga_fmul_32nbkb.vhd:8' bound to instance 'hnn_fpga_fmul_32nbkb_U1' of component 'hnn_fpga_fmul_32nbkb' [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:1030]
INFO: [Synth 8-638] synthesizing module 'hnn_fpga_fmul_32nbkb' [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga_fmul_32nbkb.vhd:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'hnn_fpga_ap_fmul_2_max_dsp_32' declared at 'c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/ip/hnn_fpga_ap_fmul_2_max_dsp_32.vhd:59' bound to instance 'hnn_fpga_ap_fmul_2_max_dsp_32_u' of component 'hnn_fpga_ap_fmul_2_max_dsp_32' [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga_fmul_32nbkb.vhd:56]
INFO: [Synth 8-638] synthesizing module 'hnn_fpga_ap_fmul_2_max_dsp_32' [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/ip/hnn_fpga_ap_fmul_2_max_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_9' declared at 'c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/f7b4/hdl/floating_point_v7_1_rfs.vhd:94207' bound to instance 'U0' of component 'floating_point_v7_1_9' [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/ip/hnn_fpga_ap_fmul_2_max_dsp_32.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'hnn_fpga_ap_fmul_2_max_dsp_32' (18#1) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/ip/hnn_fpga_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'hnn_fpga_fmul_32nbkb' (19#1) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga_fmul_32nbkb.vhd:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'hnn_fpga_fptrunc_cud' declared at 'c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga_fptrunc_cud.vhd:8' bound to instance 'hnn_fpga_fptrunc_cud_U2' of component 'hnn_fpga_fptrunc_cud' [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:1045]
INFO: [Synth 8-638] synthesizing module 'hnn_fpga_fptrunc_cud' [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga_fptrunc_cud.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'hnn_fpga_ap_fptrunc_0_no_dsp_64' declared at 'c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/ip/hnn_fpga_ap_fptrunc_0_no_dsp_64.vhd:59' bound to instance 'hnn_fpga_ap_fptrunc_0_no_dsp_64_u' of component 'hnn_fpga_ap_fptrunc_0_no_dsp_64' [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga_fptrunc_cud.vhd:45]
INFO: [Synth 8-638] synthesizing module 'hnn_fpga_ap_fptrunc_0_no_dsp_64' [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/ip/hnn_fpga_ap_fptrunc_0_no_dsp_64.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_9' declared at 'c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/f7b4/hdl/floating_point_v7_1_rfs.vhd:94207' bound to instance 'U0' of component 'floating_point_v7_1_9' [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/ip/hnn_fpga_ap_fptrunc_0_no_dsp_64.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'hnn_fpga_ap_fptrunc_0_no_dsp_64' (26#1) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/ip/hnn_fpga_ap_fptrunc_0_no_dsp_64.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'hnn_fpga_fptrunc_cud' (27#1) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga_fptrunc_cud.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'hnn_fpga_fpext_32dEe' declared at 'c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga_fpext_32dEe.vhd:8' bound to instance 'hnn_fpga_fpext_32dEe_U3' of component 'hnn_fpga_fpext_32dEe' [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:1058]
INFO: [Synth 8-638] synthesizing module 'hnn_fpga_fpext_32dEe' [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga_fpext_32dEe.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'hnn_fpga_ap_fpext_0_no_dsp_32' declared at 'c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/ip/hnn_fpga_ap_fpext_0_no_dsp_32.vhd:59' bound to instance 'hnn_fpga_ap_fpext_0_no_dsp_32_u' of component 'hnn_fpga_ap_fpext_0_no_dsp_32' [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga_fpext_32dEe.vhd:45]
INFO: [Synth 8-638] synthesizing module 'hnn_fpga_ap_fpext_0_no_dsp_32' [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/ip/hnn_fpga_ap_fpext_0_no_dsp_32.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_9' declared at 'c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/f7b4/hdl/floating_point_v7_1_rfs.vhd:94207' bound to instance 'U0' of component 'floating_point_v7_1_9' [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/ip/hnn_fpga_ap_fpext_0_no_dsp_32.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'hnn_fpga_ap_fpext_0_no_dsp_32' (28#1) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/ip/hnn_fpga_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'hnn_fpga_fpext_32dEe' (29#1) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga_fpext_32dEe.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'hnn_fpga_dadd_64neOg' declared at 'c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga_dadd_64neOg.vhd:8' bound to instance 'hnn_fpga_dadd_64neOg_U4' of component 'hnn_fpga_dadd_64neOg' [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:1071]
INFO: [Synth 8-638] synthesizing module 'hnn_fpga_dadd_64neOg' [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga_dadd_64neOg.vhd:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'hnn_fpga_ap_dadd_3_full_dsp_64' declared at 'c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/ip/hnn_fpga_ap_dadd_3_full_dsp_64.vhd:59' bound to instance 'hnn_fpga_ap_dadd_3_full_dsp_64_u' of component 'hnn_fpga_ap_dadd_3_full_dsp_64' [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga_dadd_64neOg.vhd:56]
INFO: [Synth 8-638] synthesizing module 'hnn_fpga_ap_dadd_3_full_dsp_64' [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/ip/hnn_fpga_ap_dadd_3_full_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_9' declared at 'c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/f7b4/hdl/floating_point_v7_1_rfs.vhd:94207' bound to instance 'U0' of component 'floating_point_v7_1_9' [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/ip/hnn_fpga_ap_dadd_3_full_dsp_64.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'hnn_fpga_ap_dadd_3_full_dsp_64' (45#1) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/ip/hnn_fpga_ap_dadd_3_full_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'hnn_fpga_dadd_64neOg' (46#1) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga_dadd_64neOg.vhd:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 31 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'hnn_fpga_ddiv_64nfYi' declared at 'c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga_ddiv_64nfYi.vhd:8' bound to instance 'hnn_fpga_ddiv_64nfYi_U5' of component 'hnn_fpga_ddiv_64nfYi' [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:1086]
INFO: [Synth 8-638] synthesizing module 'hnn_fpga_ddiv_64nfYi' [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga_ddiv_64nfYi.vhd:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 31 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'hnn_fpga_ap_ddiv_29_no_dsp_64' declared at 'c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/ip/hnn_fpga_ap_ddiv_29_no_dsp_64.vhd:59' bound to instance 'hnn_fpga_ap_ddiv_29_no_dsp_64_u' of component 'hnn_fpga_ap_ddiv_29_no_dsp_64' [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga_ddiv_64nfYi.vhd:56]
INFO: [Synth 8-638] synthesizing module 'hnn_fpga_ap_ddiv_29_no_dsp_64' [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/ip/hnn_fpga_ap_ddiv_29_no_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 1 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 29 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_9' declared at 'c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/f7b4/hdl/floating_point_v7_1_rfs.vhd:94207' bound to instance 'U0' of component 'floating_point_v7_1_9' [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/ip/hnn_fpga_ap_ddiv_29_no_dsp_64.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'hnn_fpga_ap_ddiv_29_no_dsp_64' (51#1) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/ip/hnn_fpga_ap_ddiv_29_no_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'hnn_fpga_ddiv_64nfYi' (52#1) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga_ddiv_64nfYi.vhd:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 18 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'hnn_fpga_dexp_64ng8j' declared at 'c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga_dexp_64ng8j.vhd:8' bound to instance 'hnn_fpga_dexp_64ng8j_U6' of component 'hnn_fpga_dexp_64ng8j' [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:1101]
INFO: [Synth 8-638] synthesizing module 'hnn_fpga_dexp_64ng8j' [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga_dexp_64ng8j.vhd:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 18 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'hnn_fpga_ap_dexp_16_full_dsp_64' declared at 'c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/ip/hnn_fpga_ap_dexp_16_full_dsp_64.vhd:59' bound to instance 'hnn_fpga_ap_dexp_16_full_dsp_64_u' of component 'hnn_fpga_ap_dexp_16_full_dsp_64' [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga_dexp_64ng8j.vhd:51]
INFO: [Synth 8-638] synthesizing module 'hnn_fpga_ap_dexp_16_full_dsp_64' [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/ip/hnn_fpga_ap_dexp_16_full_dsp_64.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 1 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 16 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_9' declared at 'c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/f7b4/hdl/floating_point_v7_1_rfs.vhd:94207' bound to instance 'U0' of component 'floating_point_v7_1_9' [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/ip/hnn_fpga_ap_dexp_16_full_dsp_64.vhd:205]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'hnn_fpga_ap_dexp_16_full_dsp_64' (67#1) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/ip/hnn_fpga_ap_dexp_16_full_dsp_64.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'hnn_fpga_dexp_64ng8j' (68#1) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga_dexp_64ng8j.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'hnn_fpga' (69#1) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'hnn_fpga_hnn_fpga_0_0' (70#1) [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ip/hnn_fpga_hnn_fpga_0_0/synth/hnn_fpga_hnn_fpga_0_0.vhd:81]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized62 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized62 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized62 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized62 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized62 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized81 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized81 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized81 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized199 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized199 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized199 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized108 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized108 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized108 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized108 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized108 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized137 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized137 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized137 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized137 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized137 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized48 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized48 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized48 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized48 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized48 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_ne_im__parameterized0 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design compare_eq_im__parameterized4 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized58 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized58 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized58 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized58 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized58 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized25 has unconnected port B[15]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized46 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized46 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized46 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized46 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized46 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized41 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized41 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized41 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized41 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized41 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port SINIT
WARNING: [Synth 8-3331] design dsp48e1_wrapper__parameterized4 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized23 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized23 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized23 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_round_bit__parameterized1 has unconnected port NORMALIZE[1]
WARNING: [Synth 8-3331] design flt_round_bit__parameterized1 has unconnected port FIXED_POINT
WARNING: [Synth 8-3331] design flt_round_bit__parameterized1 has unconnected port FIX_MANT_SIGN
WARNING: [Synth 8-3331] design flt_round_bit__parameterized1 has unconnected port SIGN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized56 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized56 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized56 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized56 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized56 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized54 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized54 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized54 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized54 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized54 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized114 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized114 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized114 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized197 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized197 has unconnected port SSET
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:27 ; elapsed = 00:01:43 . Memory (MB): peak = 1319.820 ; gain = 601.637
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:31 ; elapsed = 00:01:48 . Memory (MB): peak = 1319.820 ; gain = 601.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:31 ; elapsed = 00:01:48 . Memory (MB): peak = 1319.820 ; gain = 601.637
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1319.820 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6656 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ip/hnn_fpga_hnn_fpga_0_0/constraints/hnn_fpga_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ip/hnn_fpga_hnn_fpga_0_0/constraints/hnn_fpga_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.runs/hnn_fpga_hnn_fpga_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.runs/hnn_fpga_hnn_fpga_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1374.285 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  FDE => FDRE: 7 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1383.047 ; gain = 8.762
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:16 ; elapsed = 00:02:36 . Memory (MB): peak = 1383.047 ; gain = 664.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:16 ; elapsed = 00:02:36 . Memory (MB): peak = 1383.047 ; gain = 664.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.runs/hnn_fpga_hnn_fpga_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:16 ; elapsed = 00:02:36 . Memory (MB): peak = 1383.047 ; gain = 664.863
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'hnn_fpga_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'hnn_fpga_AXILiteS_s_axi'
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-3971] The signal "hnn_fpga_AXILiteS_s_axi_ram:/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                              011
*
                  wridle |                             0010 |                              000
                  wrdata |                             0100 |                              001
                  wrresp |                             1000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'hnn_fpga_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              110
*
                  rdidle |                              010 |                              100
                  rddata |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'hnn_fpga_AXILiteS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:28 ; elapsed = 00:02:49 . Memory (MB): peak = 1383.047 ; gain = 664.863
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/hnn_fpga_fmul_32nbkb_U1/hnn_fpga_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'U0/hnn_fpga_fmul_32nbkb_U1/hnn_fpga_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/hnn_fpga_fmul_32nbkb_U1/hnn_fpga_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'U0/hnn_fpga_fmul_32nbkb_U1/hnn_fpga_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/hnn_fpga_fptrunc_cud_U2/hnn_fpga_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'U0/hnn_fpga_fptrunc_cud_U2/hnn_fpga_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'U0/hnn_fpga_fptrunc_cud_U2/hnn_fpga_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'U0/hnn_fpga_fptrunc_cud_U2/hnn_fpga_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'U0/hnn_fpga_fptrunc_cud_U2/hnn_fpga_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'U0/hnn_fpga_fptrunc_cud_U2/hnn_fpga_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'U0/hnn_fpga_fptrunc_cud_U2/hnn_fpga_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'U0/hnn_fpga_fptrunc_cud_U2/hnn_fpga_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/hnn_fpga_fptrunc_cud_U2/hnn_fpga_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'U0/hnn_fpga_fptrunc_cud_U2/hnn_fpga_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/hnn_fpga_fpext_32dEe_U3/hnn_fpga_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'U0/hnn_fpga_fpext_32dEe_U3/hnn_fpga_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'U0/hnn_fpga_fpext_32dEe_U3/hnn_fpga_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'U0/hnn_fpga_fpext_32dEe_U3/hnn_fpga_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/hnn_fpga_fpext_32dEe_U3/hnn_fpga_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'U0/hnn_fpga_fpext_32dEe_U3/hnn_fpga_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/hnn_fpga_dadd_64neOg_U4/hnn_fpga_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/SUB_DELAY' (delay__parameterized1) to 'U0/hnn_fpga_dadd_64neOg_U4/hnn_fpga_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/SUBTRACT_PREADD_DEL'
INFO: [Synth 8-223] decloning instance 'U0/hnn_fpga_dadd_64neOg_U4/hnn_fpga_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'U0/hnn_fpga_dadd_64neOg_U4/hnn_fpga_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'U0/hnn_fpga_dadd_64neOg_U4/hnn_fpga_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'U0/hnn_fpga_dadd_64neOg_U4/hnn_fpga_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'U0/hnn_fpga_dadd_64neOg_U4/hnn_fpga_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'U0/hnn_fpga_dadd_64neOg_U4/hnn_fpga_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/hnn_fpga_dadd_64neOg_U4/hnn_fpga_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'U0/hnn_fpga_dadd_64neOg_U4/hnn_fpga_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/hnn_fpga_ddiv_64nfYi_U5/hnn_fpga_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'U0/hnn_fpga_ddiv_64nfYi_U5/hnn_fpga_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'U0/hnn_fpga_ddiv_64nfYi_U5/hnn_fpga_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'U0/hnn_fpga_ddiv_64nfYi_U5/hnn_fpga_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'U0/hnn_fpga_ddiv_64nfYi_U5/hnn_fpga_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized63) to 'U0/hnn_fpga_ddiv_64nfYi_U5/hnn_fpga_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/hnn_fpga_ddiv_64nfYi_U5/hnn_fpga_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized63) to 'U0/hnn_fpga_ddiv_64nfYi_U5/hnn_fpga_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/hnn_fpga_ddiv_64nfYi_U5/hnn_fpga_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized1) to 'U0/hnn_fpga_ddiv_64nfYi_U5/hnn_fpga_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_sign_delay' (delay__parameterized1) to 'U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_sign_delay'
INFO: [Synth 8-223] decloning instance 'U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |hnn_fpga__GB0 |           1|     21904|
|2     |hnn_fpga__GB1 |           1|     36439|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'hnn_fpga_fptrunc_cud_U2/ce_r_reg' into 'hnn_fpga_ddiv_64nfYi_U5/ce_r_reg' [c:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ipshared/83dc/hdl/vhdl/hnn_fpga_fptrunc_cud.vhd:69]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3971] The signal "U0/i_1/hnn_fpga_AXILiteS_s_axi_U/int_U/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "U0/i_1/hnn_fpga_AXILiteS_s_axi_U/int_V/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[63]' (FD) to 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[52]' (FD) to 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[61]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[53]' (FD) to 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[61]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[54]' (FD) to 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[61]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[55]' (FD) to 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[61]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[56]' (FD) to 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[61]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[57]' (FD) to 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[61]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[58]' (FD) to 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[61]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[59]' (FD) to 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[61]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[60]' (FD) to 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[61]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[61]' (FD) to 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/ce_r_reg'
INFO: [Synth 8-3886] merging instance 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[62]' (FD) to 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/hnn_fpga_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/MSB_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/hnn_fpga_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[0]' (FD) to 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[1]' (FD) to 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[2]' (FD) to 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[3]' (FD) to 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[4]' (FD) to 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[5]' (FD) to 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[6]' (FD) to 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[7]' (FD) to 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[8]' (FD) to 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[9]' (FD) to 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[10]' (FD) to 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[11]' (FD) to 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[12]' (FD) to 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[13]' (FD) to 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[14]' (FD) to 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[15]' (FD) to 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[16]' (FD) to 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[17]' (FD) to 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[18]' (FD) to 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[19]' (FD) to 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[20]' (FD) to 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[21]' (FD) to 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[22]' (FD) to 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[23]' (FD) to 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[24]' (FD) to 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[25]' (FD) to 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[26]' (FD) to 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[27]' (FD) to 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[28]' (FD) to 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[29]' (FD) to 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[30]' (FD) to 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[31]' (FD) to 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[32]' (FD) to 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[33]' (FD) to 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[34]' (FD) to 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[35]' (FD) to 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[36]' (FD) to 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[37]' (FD) to 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[38]' (FD) to 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[39]' (FD) to 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[40]' (FD) to 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[41]' (FD) to 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[42]' (FD) to 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[43]' (FD) to 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[44]' (FD) to 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[45]' (FD) to 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[46]' (FD) to 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[47]' (FD) to 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[48]' (FD) to 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[49]' (FD) to 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[50]' (FD) to 'U0/i_0/hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[51]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\hnn_fpga_ddiv_64nfYi_U5/din0_buf1_reg[51] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/i_0/\hnn_fpga_ddiv_64nfYi_U5/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/i_1/hnn_fpga_fmul_32nbkb_U1/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/i_1/hnn_fpga_fpext_32dEe_U3/ce_r_reg)
INFO: [Synth 8-3886] merging instance 'U0/i_1/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'U0/i_1/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/i_1/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FDE) to 'U0/i_1/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/hnn_fpga_dexp_64ng8j_U6/\hnn_fpga_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3886] merging instance 'U0/i_1/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]' (FDE) to 'U0/i_1/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_Xi/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/i_1/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[62]' (FDE) to 'U0/i_1/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/i_1/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[63]' (FDE) to 'U0/i_1/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/i_1/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[64]' (FDE) to 'U0/i_1/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/i_1/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[65]' (FDE) to 'U0/i_1/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/i_1/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]' (FDE) to 'U0/i_1/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_Xi/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'U0/i_1/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q_reg[6]' (FDE) to 'U0/i_1/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/i_1/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q_reg[7]' (FDE) to 'U0/i_1/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/i_1/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'U0/i_1/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/i_1/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q_reg[9]' (FDE) to 'U0/i_1/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/i_1/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q_reg[10]' (FDE) to 'U0/i_1/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/i_1/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]' (FDE) to 'U0/i_1/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_sign_delay/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/hnn_fpga_dexp_64ng8j_U6/\hnn_fpga_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/hnn_fpga_dexp_64ng8j_U6/\hnn_fpga_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/hnn_fpga_dexp_64ng8j_U6/\hnn_fpga_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/hnn_fpga_dexp_64ng8j_U6/\hnn_fpga_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/hnn_fpga_dexp_64ng8j_U6/\hnn_fpga_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/hnn_fpga_dexp_64ng8j_U6/\hnn_fpga_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/hnn_fpga_dexp_64ng8j_U6/\hnn_fpga_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/hnn_fpga_dexp_64ng8j_U6/\hnn_fpga_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/hnn_fpga_dexp_64ng8j_U6/\hnn_fpga_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/hnn_fpga_dexp_64ng8j_U6/\hnn_fpga_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/hnn_fpga_dexp_64ng8j_U6/\hnn_fpga_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/hnn_fpga_dexp_64ng8j_U6/\hnn_fpga_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/hnn_fpga_dexp_64ng8j_U6/\hnn_fpga_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/hnn_fpga_dexp_64ng8j_U6/\hnn_fpga_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/hnn_fpga_dexp_64ng8j_U6/\hnn_fpga_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/hnn_fpga_dexp_64ng8j_U6/\hnn_fpga_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/hnn_fpga_dexp_64ng8j_U6/\hnn_fpga_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/hnn_fpga_dexp_64ng8j_U6/\hnn_fpga_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/hnn_fpga_dexp_64ng8j_U6/\hnn_fpga_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/hnn_fpga_dexp_64ng8j_U6/\hnn_fpga_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/hnn_fpga_dexp_64ng8j_U6/\hnn_fpga_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/hnn_fpga_dexp_64ng8j_U6/\hnn_fpga_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/hnn_fpga_dexp_64ng8j_U6/\hnn_fpga_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/hnn_fpga_dexp_64ng8j_U6/\hnn_fpga_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/hnn_fpga_dexp_64ng8j_U6/\hnn_fpga_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/hnn_fpga_dexp_64ng8j_U6/\hnn_fpga_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/hnn_fpga_dexp_64ng8j_U6/\hnn_fpga_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/hnn_fpga_dexp_64ng8j_U6/\hnn_fpga_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/hnn_fpga_dexp_64ng8j_U6/\hnn_fpga_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/hnn_fpga_dexp_64ng8j_U6/\hnn_fpga_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/hnn_fpga_dexp_64ng8j_U6/\hnn_fpga_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/hnn_fpga_dexp_64ng8j_U6/\hnn_fpga_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/hnn_fpga_dexp_64ng8j_U6/\hnn_fpga_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/hnn_fpga_dexp_64ng8j_U6/\hnn_fpga_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/hnn_fpga_dexp_64ng8j_U6/\hnn_fpga_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/hnn_fpga_dexp_64ng8j_U6/\hnn_fpga_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/hnn_fpga_dexp_64ng8j_U6/\hnn_fpga_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/hnn_fpga_dexp_64ng8j_U6/\hnn_fpga_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/hnn_fpga_dexp_64ng8j_U6/\hnn_fpga_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/hnn_fpga_dexp_64ng8j_U6/\hnn_fpga_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/hnn_fpga_dexp_64ng8j_U6/\hnn_fpga_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/hnn_fpga_dexp_64ng8j_U6/\hnn_fpga_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/hnn_fpga_dexp_64ng8j_U6/\hnn_fpga_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/hnn_fpga_dexp_64ng8j_U6/\hnn_fpga_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/hnn_fpga_dexp_64ng8j_U6/\hnn_fpga_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/hnn_fpga_dexp_64ng8j_U6/\hnn_fpga_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[45] )
INFO: [Synth 8-3886] merging instance 'U0/i_1/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_sign_delay/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'U0/i_1/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_Xf/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/i_1/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.ROMS.reg_outputs.K1_from_rom_reg[23]' (FDE) to 'U0/i_1/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.ROMS.reg_outputs.K2_from_rom_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/i_1/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FDE) to 'U0/i_1/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]'
INFO: [Synth 8-3886] merging instance 'U0/i_1/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.ROMS.reg_outputs.K2_from_rom_reg[13]' (FDE) to 'U0/i_1/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.ROMS.reg_outputs.K2_from_rom_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/i_1/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.ROMS.reg_outputs.K2_from_rom_reg[14]' (FDE) to 'U0/i_1/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.ROMS.reg_outputs.K2_from_rom_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/i_1/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.ROMS.reg_outputs.K2_from_rom_reg[15]' (FDE) to 'U0/i_1/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.ROMS.reg_outputs.K2_from_rom_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/i_1/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.ROMS.reg_outputs.K2_from_rom_reg[16]' (FDE) to 'U0/i_1/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.ROMS.reg_outputs.K2_from_rom_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/i_1/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.ROMS.reg_outputs.K2_from_rom_reg[17]' (FDE) to 'U0/i_1/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.ROMS.reg_outputs.K2_from_rom_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/i_1/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.ROMS.reg_outputs.K2_from_rom_reg[18]' (FDE) to 'U0/i_1/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.ROMS.reg_outputs.K2_from_rom_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/i_1/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.ROMS.reg_outputs.K2_from_rom_reg[19]' (FDE) to 'U0/i_1/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.ROMS.reg_outputs.K2_from_rom_reg[20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/hnn_fpga_dexp_64ng8j_U6/\hnn_fpga_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1 /\g_dp.i_polyomial/g_struct.ROMS.reg_outputs.K2_from_rom_reg[20] )
INFO: [Synth 8-3886] merging instance 'U0/i_1/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m1_delay/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'U0/i_1/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/i_1/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m1_delay/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'U0/i_1/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/i_1/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m1_delay/i_pipe/opt_has_pipe.first_q_reg[2]' (FDE) to 'U0/i_1/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/i_1/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m1_delay/i_pipe/opt_has_pipe.first_q_reg[3]' (FDE) to 'U0/i_1/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/i_1/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m1_delay/i_pipe/opt_has_pipe.first_q_reg[4]' (FDE) to 'U0/i_1/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/i_1/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m1_delay/i_pipe/opt_has_pipe.first_q_reg[5]' (FDE) to 'U0/i_1/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/i_1/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m1_delay/i_pipe/opt_has_pipe.first_q_reg[6]' (FDE) to 'U0/i_1/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/i_1/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m1_delay/i_pipe/opt_has_pipe.first_q_reg[7]' (FDE) to 'U0/i_1/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/i_1/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m1_delay/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'U0/i_1/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/i_1/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m1_delay/i_pipe/opt_has_pipe.first_q_reg[9]' (FDE) to 'U0/i_1/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/i_1/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m1_delay/i_pipe/opt_has_pipe.first_q_reg[10]' (FDE) to 'U0/i_1/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/i_1/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m1_delay/i_pipe/opt_has_pipe.first_q_reg[11]' (FDE) to 'U0/i_1/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[15]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/hnn_fpga_dexp_64ng8j_U6/\hnn_fpga_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/hnn_fpga_dexp_64ng8j_U6/\hnn_fpga_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/hnn_fpga_dexp_64ng8j_U6/\hnn_fpga_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/i_1/hnn_fpga_dexp_64ng8j_U6/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/i_1/hnn_fpga_dadd_64neOg_U4/\din1_buf1_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/hnn_fpga_dadd_64neOg_U4/\din1_buf1_reg[62] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/i_1/hnn_fpga_dadd_64neOg_U4/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/hnn_fpga_fpext_32dEe_U3/\dout_r_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/\reg_1306_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/\reg_1311_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/\reg_1316_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/\reg_1321_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/\reg_1326_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/\reg_1331_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/\reg_1336_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/\reg_1341_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/\reg_1346_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/\reg_1351_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/\reg_1356_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/\reg_1361_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/\reg_1366_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/\reg_1371_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/\reg_1376_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/\reg_1381_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/\reg_1386_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/\reg_1391_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/hnn_fpga_dexp_64ng8j_U6/\hnn_fpga_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/hnn_fpga_dexp_64ng8j_U6/\dout_r_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/\reg_1396_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/\reg_1401_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/\reg_1406_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/\reg_1411_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/\reg_1416_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/hnn_fpga_dadd_64neOg_U4/\hnn_fpga_ap_dadd_3_full_dsp_64_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/hnn_fpga_dexp_64ng8j_U6/\din1_buf1_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/hnn_fpga_dexp_64ng8j_U6/\hnn_fpga_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/hnn_fpga_dadd_64neOg_U4/\din0_buf1_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/hnn_fpga_dexp_64ng8j_U6/\hnn_fpga_ap_dexp_16_full_dsp_64_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_1/hnn_fpga_dadd_64neOg_U4/\hnn_fpga_ap_dadd_3_full_dsp_64_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/SUB_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[0].i_fdre0) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[0].i_fdre1) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[1].i_fdre0) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[1].i_fdre1) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[2].i_fdre0) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[2].i_fdre1) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[3].i_fdre0) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[3].i_fdre1) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[4].i_fdre0) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[4].i_fdre1) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[5].i_fdre0) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[5].i_fdre1) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[6].i_fdre0) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[6].i_fdre1) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[7].i_fdre0) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[7].i_fdre1) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.runt_srl_loop.i_fdre) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[0].i_fdre0) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[0].i_fdre1) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[1].i_fdre0) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[1].i_fdre1) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[2].i_fdre0) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[2].i_fdre1) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[3].i_fdre0) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[3].i_fdre1) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[4].i_fdre0) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[4].i_fdre1) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[5].i_fdre0) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[5].i_fdre1) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[6].i_fdre0) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[6].i_fdre1) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[7].i_fdre0) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[7].i_fdre1) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.runt_srl_loop.i_fdre) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized9.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module hnn_fpga_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module hnn_fpga_AXILiteS_s_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:31 ; elapsed = 00:04:53 . Memory (MB): peak = 1383.047 ; gain = 664.863
---------------------------------------------------------------------------------
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM int_V/gen_write[1].mem_reg to conserve power

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |hnn_fpga__GB0 |           1|     16944|
|2     |hnn_fpga__GB1 |           1|     21808|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:55 ; elapsed = 00:05:17 . Memory (MB): peak = 1383.047 ; gain = 664.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:06 ; elapsed = 00:05:28 . Memory (MB): peak = 1383.047 ; gain = 664.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |hnn_fpga__GB0 |           1|     16944|
|2     |hnn_fpga__GB1 |           1|     21808|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance U0/hnn_fpga_AXILiteS_s_axi_U/int_U/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance U0/hnn_fpga_AXILiteS_s_axi_U/int_U/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance U0/hnn_fpga_AXILiteS_s_axi_U/int_V/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:25 ; elapsed = 00:05:48 . Memory (MB): peak = 1472.227 ; gain = 754.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop reg_1292_reg[31] is being inverted and renamed to reg_1292_reg[31]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:39 ; elapsed = 00:06:01 . Memory (MB): peak = 1477.563 ; gain = 759.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:39 ; elapsed = 00:06:01 . Memory (MB): peak = 1477.563 ; gain = 759.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:45 ; elapsed = 00:06:07 . Memory (MB): peak = 1477.563 ; gain = 759.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:45 ; elapsed = 00:06:07 . Memory (MB): peak = 1477.563 ; gain = 759.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:46 ; elapsed = 00:06:08 . Memory (MB): peak = 1479.488 ; gain = 761.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:46 ; elapsed = 00:06:09 . Memory (MB): peak = 1479.488 ; gain = 761.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    42|
|2     |DSP48E1    |     2|
|3     |DSP48E1_1  |     2|
|4     |DSP48E1_10 |     1|
|5     |DSP48E1_11 |     1|
|6     |DSP48E1_12 |     1|
|7     |DSP48E1_13 |     1|
|8     |DSP48E1_14 |     1|
|9     |DSP48E1_15 |     1|
|10    |DSP48E1_16 |     1|
|11    |DSP48E1_2  |     2|
|12    |DSP48E1_3  |     1|
|13    |DSP48E1_4  |     1|
|14    |DSP48E1_5  |     1|
|15    |DSP48E1_6  |     9|
|16    |DSP48E1_7  |     2|
|17    |DSP48E1_8  |     4|
|18    |DSP48E1_9  |     1|
|19    |LUT1       |   113|
|20    |LUT2       |   560|
|21    |LUT3       |  3201|
|22    |LUT4       |   478|
|23    |LUT5       |   603|
|24    |LUT6       |  3091|
|25    |MUXCY      |  3306|
|26    |MUXF7      |   433|
|27    |MUXF8      |     8|
|28    |RAMB36E1   |     2|
|29    |SRL16E     |   226|
|30    |SRLC32E    |    37|
|31    |XORCY      |  3089|
|32    |FDE        |     7|
|33    |FDRE       |  7985|
|34    |FDSE       |    11|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:46 ; elapsed = 00:06:09 . Memory (MB): peak = 1479.488 ; gain = 761.305
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:42 ; elapsed = 00:05:34 . Memory (MB): peak = 1479.488 ; gain = 698.078
Synthesis Optimization Complete : Time (s): cpu = 00:05:46 ; elapsed = 00:06:09 . Memory (MB): peak = 1479.488 ; gain = 761.305
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1479.488 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6919 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1498.797 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 887 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 880 instances
  FDE => FDRE: 7 instances

INFO: [Common 17-83] Releasing license: Synthesis
478 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:21 ; elapsed = 00:06:50 . Memory (MB): peak = 1498.797 ; gain = 1079.801
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1498.797 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.runs/hnn_fpga_hnn_fpga_0_0_synth_1/hnn_fpga_hnn_fpga_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1498.797 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1498.797 ; gain = 0.000
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP hnn_fpga_hnn_fpga_0_0, cache-ID = e2c0f16828ccaf3c
INFO: [Coretcl 2-1174] Renamed 537 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1498.797 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/aguss/Desktop/hnn_fpga/hnn_fpga/hnn_fpga.runs/hnn_fpga_hnn_fpga_0_0_synth_1/hnn_fpga_hnn_fpga_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1498.797 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file hnn_fpga_hnn_fpga_0_0_utilization_synth.rpt -pb hnn_fpga_hnn_fpga_0_0_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1498.797 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jul 21 20:20:07 2021...
