#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000019470dc1ee0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000019470dc2070 .scope module, "PIXEL_BUFFER_WB_TB" "PIXEL_BUFFER_WB_TB" 3 1;
 .timescale 0 0;
v0000019470e2e0a0_0 .var "address", 13 0;
v0000019470e2f7c0_0 .var "clk", 0 0;
v0000019470e2ebe0_0 .net "data", 31 0, v0000019470e2c610_0;  1 drivers
v0000019470e2e280_0 .var "reset", 0 0;
v0000019470e2e460_0 .var "sink_data", 23 0;
v0000019470e2eaa0_0 .var "sink_eop", 0 0;
v0000019470e2f5e0_0 .net "sink_ready", 0 0, L_0000019470dc3040;  1 drivers
v0000019470e2f220_0 .var "sink_sop", 0 0;
v0000019470e2dd80_0 .var "sink_valid", 0 0;
v0000019470e2dec0_0 .net "source_data", 23 0, L_0000019470e2ee60;  1 drivers
v0000019470e2f040_0 .net "source_eop", 0 0, L_0000019470e2dba0;  1 drivers
v0000019470e2f680_0 .var "source_ready", 0 0;
v0000019470e2f540_0 .net "source_sop", 0 0, L_0000019470e2e6e0;  1 drivers
v0000019470e2f900_0 .net "source_valid", 0 0, L_0000019470e311e0;  1 drivers
L_0000019470e2e8c0 .part v0000019470e2e0a0_0, 0, 9;
S_0000019470dc2200 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 48, 3 48 0, S_0000019470dc2070;
 .timescale 0 0;
v0000019470d9fbb0_0 .var/2s "i", 31 0;
S_0000019470db6240 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 78, 3 78 0, S_0000019470dc2070;
 .timescale 0 0;
v0000019470d9fc50_0 .var "j", 3 0;
S_0000019470db63d0 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 79, 3 79 0, S_0000019470db6240;
 .timescale 0 0;
v0000019470d9fcf0_0 .var "i", 4 0;
S_0000019470db6560 .scope module, "dut" "PIXEL_BUFFER_WB" 3 88, 4 1 0, S_0000019470dc2070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "s_chipselect";
    .port_info 3 /INPUT 1 "s_read";
    .port_info 4 /INPUT 1 "s_write";
    .port_info 5 /OUTPUT 32 "s_readdata";
    .port_info 6 /INPUT 32 "s_writedata";
    .port_info 7 /INPUT 9 "s_address";
    .port_info 8 /INPUT 24 "sink_data";
    .port_info 9 /INPUT 1 "sink_valid";
    .port_info 10 /OUTPUT 1 "sink_ready";
    .port_info 11 /INPUT 1 "sink_sop";
    .port_info 12 /INPUT 1 "sink_eop";
    .port_info 13 /OUTPUT 24 "source_data";
    .port_info 14 /OUTPUT 1 "source_valid";
    .port_info 15 /INPUT 1 "source_ready";
    .port_info 16 /OUTPUT 1 "source_sop";
    .port_info 17 /OUTPUT 1 "source_eop";
P_0000019470dd23f0 .param/l "clog_sub_factor" 0 4 36, +C4<00000000000000000000000000000101>;
P_0000019470dd2428 .param/l "height" 0 4 32, +C4<00000000000000000000000111100000>;
P_0000019470dd2460 .param/l "sub_factor" 0 4 35, +C4<00000000000000000000000000100000>;
P_0000019470dd2498 .param/l "width" 0 4 31, +C4<00000000000000000000001010000000>;
v0000019470e2d6f0_0 .net "blue", 7 0, L_0000019470e2e820;  1 drivers
v0000019470e2be90_0 .net "clk", 0 0, v0000019470e2f7c0_0;  1 drivers
v0000019470e2cb10_0 .var "compressed", 23 0;
v0000019470e2ccf0_0 .net "eop", 0 0, L_0000019470e2e640;  1 drivers
v0000019470e2d650_0 .var "grab_px", 0 0;
v0000019470e2d790_0 .net "green", 7 0, L_0000019470e2e000;  1 drivers
v0000019470e2c430_0 .var "halt", 0 0;
v0000019470e2d010_0 .var "halt_current", 0 0;
v0000019470e2c070_0 .net "in_valid", 0 0, L_0000019470dc3190;  1 drivers
v0000019470e2d150_0 .net "out_ready", 0 0, L_0000019470e320c0;  1 drivers
v0000019470e2d470_0 .var "packet_video", 0 0;
v0000019470e2d290_0 .net "ram_data", 23 0, v0000019470e2bb70_0;  1 drivers
v0000019470e2bcb0_0 .var "rdaddress", 8 0;
v0000019470e2d330_0 .net "red", 7 0, L_0000019470e2e3c0;  1 drivers
v0000019470e2c4d0_0 .net "reset_n", 0 0, v0000019470e2e280_0;  1 drivers
v0000019470e2ce30_0 .net "s_address", 8 0, L_0000019470e2e8c0;  1 drivers
v0000019470e2d3d0_0 .var "s_address_d", 8 0;
L_0000019470ee0088 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000019470e2bd50_0 .net "s_chipselect", 0 0, L_0000019470ee0088;  1 drivers
v0000019470e2bdf0_0 .var "s_chipselect_d", 0 0;
L_0000019470ee00d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000019470e2c570_0 .net "s_read", 0 0, L_0000019470ee00d0;  1 drivers
v0000019470e2cbb0_0 .var "s_read_d", 0 0;
v0000019470e2c610_0 .var "s_readdata", 31 0;
L_0000019470ee0118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000019470e2c6b0_0 .net "s_write", 0 0, L_0000019470ee0118;  1 drivers
L_0000019470ee0160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019470e2d510_0 .net "s_writedata", 31 0, L_0000019470ee0160;  1 drivers
v0000019470e2c930_0 .net "sink_data", 23 0, v0000019470e2e460_0;  1 drivers
v0000019470e2c9d0_0 .net "sink_eop", 0 0, v0000019470e2eaa0_0;  1 drivers
v0000019470e2f9a0_0 .net "sink_ready", 0 0, L_0000019470dc3040;  alias, 1 drivers
v0000019470e2f0e0_0 .net "sink_sop", 0 0, v0000019470e2f220_0;  1 drivers
v0000019470e2ef00_0 .net "sink_valid", 0 0, v0000019470e2dd80_0;  1 drivers
v0000019470e2e140_0 .net "sop", 0 0, L_0000019470e2e500;  1 drivers
v0000019470e2efa0_0 .net "source_data", 23 0, L_0000019470e2ee60;  alias, 1 drivers
v0000019470e2df60_0 .net "source_eop", 0 0, L_0000019470e2dba0;  alias, 1 drivers
v0000019470e2f400_0 .net "source_ready", 0 0, v0000019470e2f680_0;  1 drivers
v0000019470e2e320_0 .net "source_sop", 0 0, L_0000019470e2e6e0;  alias, 1 drivers
v0000019470e2f4a0_0 .net "source_valid", 0 0, L_0000019470e311e0;  alias, 1 drivers
v0000019470e2f180_0 .var "wraddress", 8 0;
v0000019470e2e5a0_0 .var "x_pixel", 15 0;
v0000019470e2ea00_0 .var "y_pixel", 15 0;
E_0000019470dd51e0/0 .event anyedge, v0000019470e2e5a0_0, v0000019470e2ea00_0, v0000019470e2d010_0, v0000019470e2d470_0;
E_0000019470dd51e0/1 .event anyedge, v0000019470e2d330_0, v0000019470e2d790_0, v0000019470e2d6f0_0, v0000019470e2ce30_0;
E_0000019470dd51e0/2 .event anyedge, v0000019470e2bdf0_0, v0000019470e2cbb0_0, v0000019470e2d3d0_0, v0000019470e2c430_0;
E_0000019470dd51e0/3 .event anyedge, v0000019470e2bb70_0;
E_0000019470dd51e0 .event/or E_0000019470dd51e0/0, E_0000019470dd51e0/1, E_0000019470dd51e0/2, E_0000019470dd51e0/3;
L_0000019470e2e3c0 .part v0000019470d9f110_0, 18, 8;
L_0000019470e2e000 .part v0000019470d9f110_0, 10, 8;
L_0000019470e2e820 .part v0000019470d9f110_0, 2, 8;
L_0000019470e2e500 .part v0000019470d9f110_0, 1, 1;
L_0000019470e2e640 .part v0000019470d9f110_0, 0, 1;
L_0000019470e2fa40 .concat [ 1 1 24 0], v0000019470e2eaa0_0, v0000019470e2f220_0, v0000019470e2e460_0;
L_0000019470e2ee60 .part v0000019470e2ced0_0, 2, 24;
L_0000019470e2e6e0 .part v0000019470e2ced0_0, 1, 1;
L_0000019470e2dba0 .part v0000019470e2ced0_0, 0, 1;
LS_0000019470e2e780_0_0 .concat [ 1 1 8 8], L_0000019470e2e640, L_0000019470e2e500, L_0000019470e2e820, L_0000019470e2e000;
LS_0000019470e2e780_0_4 .concat [ 8 0 0 0], L_0000019470e2e3c0;
L_0000019470e2e780 .concat [ 18 8 0 0], LS_0000019470e2e780_0_0, LS_0000019470e2e780_0_4;
S_0000019470d72640 .scope module, "in_reg" "STREAM_REG_WB" 4 114, 5 1 0, S_0000019470db6560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "ready_out";
    .port_info 1 /OUTPUT 1 "valid_out";
    .port_info 2 /OUTPUT 26 "data_out";
    .port_info 3 /INPUT 1 "ready_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /INPUT 26 "data_in";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "rst_n";
P_0000019470dd5620 .param/l "DATA_WIDTH" 0 5 13, +C4<00000000000000000000000000011010>;
L_0000019470dc2b70 .functor NOT 1, v0000019470d9f430_0, C4<0>, C4<0>, C4<0>;
L_0000019470dc2940 .functor NOT 1, v0000019470e2dd80_0, C4<0>, C4<0>, C4<0>;
L_0000019470dc2e10 .functor AND 1, L_0000019470dc2b70, L_0000019470dc2940, C4<1>, C4<1>;
L_0000019470dc3040 .functor OR 1, L_0000019470dc2e10, L_0000019470e320c0, C4<0>, C4<0>;
L_0000019470dc3190 .functor AND 1, v0000019470d9f750_0, v0000019470d9f430_0, C4<1>, C4<1>;
v0000019470d9f390_0 .net *"_ivl_0", 0 0, L_0000019470dc2b70;  1 drivers
v0000019470d9edf0_0 .net *"_ivl_2", 0 0, L_0000019470dc2940;  1 drivers
v0000019470d9f4d0_0 .net *"_ivl_4", 0 0, L_0000019470dc2e10;  1 drivers
v0000019470d9ef30_0 .net "clk", 0 0, v0000019470e2f7c0_0;  alias, 1 drivers
v0000019470d9efd0_0 .net "data_in", 25 0, L_0000019470e2fa40;  1 drivers
v0000019470d9f110_0 .var "data_out", 25 0;
v0000019470d9f430_0 .var "data_valid", 0 0;
v0000019470d9f570_0 .net "ready_in", 0 0, L_0000019470e320c0;  alias, 1 drivers
v0000019470d9f750_0 .var "ready_in_d", 0 0;
v0000019470e2bfd0_0 .net "ready_out", 0 0, L_0000019470dc3040;  alias, 1 drivers
v0000019470e2d5b0_0 .net "rst_n", 0 0, v0000019470e2e280_0;  alias, 1 drivers
v0000019470e2b8f0_0 .net "valid_in", 0 0, v0000019470e2dd80_0;  alias, 1 drivers
v0000019470e2bad0_0 .net "valid_out", 0 0, L_0000019470dc3190;  alias, 1 drivers
E_0000019470dd4c60 .event posedge, v0000019470d9ef30_0;
S_0000019470d727d0 .scope module, "out_reg" "STREAM_REG_WB" 4 125, 5 1 0, S_0000019470db6560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "ready_out";
    .port_info 1 /OUTPUT 1 "valid_out";
    .port_info 2 /OUTPUT 26 "data_out";
    .port_info 3 /INPUT 1 "ready_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /INPUT 26 "data_in";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "rst_n";
P_0000019470dd4920 .param/l "DATA_WIDTH" 0 5 13, +C4<00000000000000000000000000011010>;
L_0000019470dc3200 .functor NOT 1, v0000019470e2cd90_0, C4<0>, C4<0>, C4<0>;
L_0000019470dc3270 .functor NOT 1, L_0000019470dc3190, C4<0>, C4<0>, C4<0>;
L_0000019470e31e90 .functor AND 1, L_0000019470dc3200, L_0000019470dc3270, C4<1>, C4<1>;
L_0000019470e320c0 .functor OR 1, L_0000019470e31e90, v0000019470e2f680_0, C4<0>, C4<0>;
L_0000019470e311e0 .functor AND 1, v0000019470e2c250_0, v0000019470e2cd90_0, C4<1>, C4<1>;
v0000019470e2bf30_0 .net *"_ivl_0", 0 0, L_0000019470dc3200;  1 drivers
v0000019470e2c2f0_0 .net *"_ivl_2", 0 0, L_0000019470dc3270;  1 drivers
v0000019470e2ca70_0 .net *"_ivl_4", 0 0, L_0000019470e31e90;  1 drivers
v0000019470e2cc50_0 .net "clk", 0 0, v0000019470e2f7c0_0;  alias, 1 drivers
v0000019470e2c890_0 .net "data_in", 25 0, L_0000019470e2e780;  1 drivers
v0000019470e2ced0_0 .var "data_out", 25 0;
v0000019470e2cd90_0 .var "data_valid", 0 0;
v0000019470e2ba30_0 .net "ready_in", 0 0, v0000019470e2f680_0;  alias, 1 drivers
v0000019470e2c250_0 .var "ready_in_d", 0 0;
v0000019470e2c110_0 .net "ready_out", 0 0, L_0000019470e320c0;  alias, 1 drivers
v0000019470e2d1f0_0 .net "rst_n", 0 0, v0000019470e2e280_0;  alias, 1 drivers
v0000019470e2cf70_0 .net "valid_in", 0 0, L_0000019470dc3190;  alias, 1 drivers
v0000019470e2c7f0_0 .net "valid_out", 0 0, L_0000019470e311e0;  alias, 1 drivers
S_0000019470e2d8b0 .scope module, "ram_wb_inst" "ram_wb" 4 137, 6 1 0, S_0000019470db6560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 24 "data";
    .port_info 2 /INPUT 9 "rdaddress";
    .port_info 3 /INPUT 9 "wraddress";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 24 "q";
v0000019470e2b990_0 .net "clock", 0 0, v0000019470e2f7c0_0;  alias, 1 drivers
v0000019470e2c750_0 .net "data", 23 0, v0000019470e2cb10_0;  1 drivers
v0000019470e2bb70_0 .var "q", 23 0;
v0000019470e2c1b0 .array "ram", 0 511, 31 0;
v0000019470e2bc10_0 .net "rdaddress", 8 0, v0000019470e2bcb0_0;  1 drivers
v0000019470e2c390_0 .net "wraddress", 8 0, v0000019470e2f180_0;  1 drivers
v0000019470e2d0b0_0 .net "wren", 0 0, v0000019470e2d650_0;  1 drivers
    .scope S_0000019470d72640;
T_0 ;
    %wait E_0000019470dd4c60;
    %load/vec4 v0000019470e2d5b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v0000019470d9f110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019470d9f430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019470d9f750_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000019470d9f570_0;
    %assign/vec4 v0000019470d9f750_0, 0;
    %load/vec4 v0000019470e2b8f0_0;
    %load/vec4 v0000019470d9f430_0;
    %inv;
    %load/vec4 v0000019470d9f750_0;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000019470d9efd0_0;
    %assign/vec4 v0000019470d9f110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019470d9f430_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000019470d9f750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019470d9f430_0, 0;
T_0.4 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000019470d727d0;
T_1 ;
    %wait E_0000019470dd4c60;
    %load/vec4 v0000019470e2d1f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v0000019470e2ced0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019470e2cd90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019470e2c250_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000019470e2ba30_0;
    %assign/vec4 v0000019470e2c250_0, 0;
    %load/vec4 v0000019470e2cf70_0;
    %load/vec4 v0000019470e2cd90_0;
    %inv;
    %load/vec4 v0000019470e2c250_0;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000019470e2c890_0;
    %assign/vec4 v0000019470e2ced0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019470e2cd90_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0000019470e2c250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019470e2cd90_0, 0;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000019470e2d8b0;
T_2 ;
    %wait E_0000019470dd4c60;
    %load/vec4 v0000019470e2d0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0000019470e2c750_0;
    %pad/u 32;
    %load/vec4 v0000019470e2c390_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019470e2c1b0, 0, 4;
T_2.0 ;
    %load/vec4 v0000019470e2bc10_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0000019470e2c1b0, 4;
    %pad/u 24;
    %assign/vec4 v0000019470e2bb70_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0000019470db6560;
T_3 ;
    %wait E_0000019470dd51e0;
    %load/vec4 v0000019470e2e5a0_0;
    %parti/s 5, 0, 2;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000019470e2ea00_0;
    %parti/s 5, 0, 2;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000019470e2d010_0;
    %inv;
    %and;
    %load/vec4 v0000019470e2d470_0;
    %and;
    %store/vec4 v0000019470e2d650_0, 0, 1;
    %load/vec4 v0000019470e2d330_0;
    %load/vec4 v0000019470e2d790_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000019470e2d6f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000019470e2cb10_0, 0, 24;
    %load/vec4 v0000019470e2e5a0_0;
    %parti/s 5, 5, 4;
    %load/vec4 v0000019470e2ea00_0;
    %parti/s 4, 5, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000019470e2f180_0, 0, 9;
    %load/vec4 v0000019470e2ce30_0;
    %store/vec4 v0000019470e2bcb0_0, 0, 9;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019470e2c610_0, 0, 32;
    %load/vec4 v0000019470e2bdf0_0;
    %load/vec4 v0000019470e2cbb0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0000019470e2d3d0_0;
    %pad/u 32;
    %cmpi/e 5000, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000019470e2c430_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000019470e2c610_0, 0, 32;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0000019470e2d290_0;
    %pad/u 32;
    %store/vec4 v0000019470e2c610_0, 0, 32;
T_3.3 ;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000019470db6560;
T_4 ;
    %wait E_0000019470dd4c60;
    %load/vec4 v0000019470e2bd50_0;
    %assign/vec4 v0000019470e2bdf0_0, 0;
    %load/vec4 v0000019470e2c570_0;
    %assign/vec4 v0000019470e2cbb0_0, 0;
    %load/vec4 v0000019470e2ce30_0;
    %assign/vec4 v0000019470e2d3d0_0, 0;
    %load/vec4 v0000019470e2c4d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000019470e2e5a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000019470e2ea00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019470e2d010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019470e2c430_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000019470e2e140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000019470e2e5a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000019470e2ea00_0, 0;
    %load/vec4 v0000019470e2d6f0_0;
    %parti/s 4, 0, 2;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000019470e2d470_0, 0;
    %load/vec4 v0000019470e2c430_0;
    %assign/vec4 v0000019470e2d010_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0000019470e2ccf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019470e2d470_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0000019470e2d470_0;
    %load/vec4 v0000019470e2e140_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %load/vec4 v0000019470e2c070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %load/vec4 v0000019470e2e5a0_0;
    %pad/u 32;
    %cmpi/u 639, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.10, 5;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000019470e2e5a0_0, 0;
    %load/vec4 v0000019470e2ea00_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000019470e2ea00_0, 0;
    %jmp T_4.11;
T_4.10 ;
    %load/vec4 v0000019470e2e5a0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000019470e2e5a0_0, 0;
T_4.11 ;
T_4.8 ;
T_4.6 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %load/vec4 v0000019470e2bd50_0;
    %load/vec4 v0000019470e2c6b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.12, 8;
    %load/vec4 v0000019470e2ce30_0;
    %pad/u 32;
    %cmpi/e 5000, 0, 32;
    %jmp/0xz  T_4.14, 4;
    %load/vec4 v0000019470e2d510_0;
    %pad/u 1;
    %assign/vec4 v0000019470e2c430_0, 0;
T_4.14 ;
T_4.12 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000019470dc2070;
T_5 ;
    %vpi_call/w 3 9 "$dumpfile", "waves.vcd" {0 0 0};
    %vpi_call/w 3 10 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000019470dc2070 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019470e2f7c0_0, 0, 1;
    %pushi/vec4 2100000, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1, 0;
    %load/vec4 v0000019470e2f7c0_0;
    %inv;
    %store/vec4 v0000019470e2f7c0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %end;
    .thread T_5;
    .scope S_0000019470dc2070;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019470e2e280_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019470e2e280_0, 0, 1;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000019470e2e460_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019470e2dd80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019470e2f220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019470e2eaa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019470e2f680_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000019470e2e460_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019470e2dd80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019470e2f220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019470e2eaa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019470e2f680_0, 0, 1;
    %delay 2, 0;
    %fork t_1, S_0000019470dc2200;
    %jmp t_0;
    .scope S_0000019470dc2200;
t_1 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000019470d9fbb0_0, 0, 32;
T_6.0 ;
    %load/vec4 v0000019470d9fbb0_0;
    %cmpi/s 307200, 0, 32;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0000019470d9fbb0_0;
    %pad/s 24;
    %store/vec4 v0000019470e2e460_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019470e2dd80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019470e2f220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019470e2eaa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019470e2f680_0, 0, 1;
    %delay 2, 0;
    %load/vec4 v0000019470d9fbb0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0000019470d9fbb0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_0000019470dc2070;
t_0 %join;
    %pushi/vec4 1056816, 0, 24;
    %store/vec4 v0000019470e2e460_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019470e2dd80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019470e2f220_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019470e2eaa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019470e2f680_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000019470e2e460_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019470e2dd80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019470e2f220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019470e2eaa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019470e2f680_0, 0, 1;
    %delay 8, 0;
    %fork t_3, S_0000019470db6240;
    %jmp t_2;
    .scope S_0000019470db6240;
t_3 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000019470d9fc50_0, 0, 4;
T_6.2 ;
    %load/vec4 v0000019470d9fc50_0;
    %pad/u 32;
    %cmpi/u 15, 0, 32;
    %jmp/0xz T_6.3, 5;
    %fork t_5, S_0000019470db63d0;
    %jmp t_4;
    .scope S_0000019470db63d0;
t_5 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000019470d9fcf0_0, 0, 5;
T_6.4 ;
    %load/vec4 v0000019470d9fcf0_0;
    %pad/u 32;
    %cmpi/u 20, 0, 32;
    %jmp/0xz T_6.5, 5;
    %load/vec4 v0000019470d9fcf0_0;
    %load/vec4 v0000019470d9fc50_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 14;
    %store/vec4 v0000019470e2e0a0_0, 0, 14;
    %delay 2, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000019470d9fcf0_0;
    %pushi/vec4 1, 0, 5;
    %add;
    %store/vec4 v0000019470d9fcf0_0, 0, 5;
    %jmp T_6.4;
T_6.5 ;
    %end;
    .scope S_0000019470db6240;
t_4 %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000019470d9fc50_0;
    %pushi/vec4 1, 0, 4;
    %add;
    %store/vec4 v0000019470d9fc50_0, 0, 4;
    %jmp T_6.2;
T_6.3 ;
    %end;
    .scope S_0000019470dc2070;
t_2 %join;
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "PIXEL_BUFFER_WB_TB.sv";
    "PIXEL_BUFFER_WB.sv";
    "STREAM_REG_WB.v";
    "ram_wb_surrogate.sv";
