

Implementation tool: Xilinx Vivado v.2023.1
Project:             bitrank
Solution:            solution1
Device target:       xc7z020-clg400-1
Report date:         Thu Sep 19 15:45:59 CEST 2024

#=== Post-Implementation Resource usage ===
SLICE:           49
LUT:            151
FF:              34
DSP:              0
BRAM:             0
URAM:             0
LATCH:            0
SRL:              0
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      1.634
CP achieved post-implementation: 1.883
Timing met
