Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date             : Thu Feb 13 19:17:07 2020
| Host             : linux-e4n3 running 64-bit openSUSE Leap 42.2
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.735 |
| Dynamic (W)              | 1.579 |
| Device Static (W)        | 0.156 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 65.0  |
| Junction Temperature (C) | 45.0  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.021 |        3 |       --- |             --- |
| Slice Logic              |     0.008 |    11651 |       --- |             --- |
|   LUT as Logic           |     0.006 |     3795 |     53200 |            7.13 |
|   LUT as Distributed RAM |    <0.001 |      450 |     17400 |            2.59 |
|   Register               |    <0.001 |     5325 |    106400 |            5.00 |
|   CARRY4                 |    <0.001 |      126 |     13300 |            0.95 |
|   LUT as Shift Register  |    <0.001 |      136 |     17400 |            0.78 |
|   Others                 |     0.000 |      706 |       --- |             --- |
| Signals                  |     0.008 |     7917 |       --- |             --- |
| Block RAM                |     0.006 |        3 |       140 |            2.14 |
| I/O                      |     0.005 |        9 |       200 |            4.50 |
| PS7                      |     1.531 |        1 |       --- |             --- |
| Static Power             |     0.156 |          |           |                 |
| Total                    |     1.735 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.058 |       0.043 |      0.015 |
| Vccaux    |       1.800 |     0.021 |       0.000 |      0.021 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.751 |       0.720 |      0.031 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-------------------------------------------------------------+-----------------+
| Clock      | Domain                                                      | Constraint (ns) |
+------------+-------------------------------------------------------------+-----------------+
| clk_fpga_0 | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                              | Power (W) |
+---------------------------------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                                                  |     1.579 |
|   design_1_i                                                                                      |     1.574 |
|     axi_dma_0                                                                                     |     0.009 |
|       U0                                                                                          |     0.009 |
|         GEN_SG_ENGINE.I_SG_ENGINE                                                                 |     0.003 |
|           GEN_DESC_UPDATE.I_SG_UPDATE_MNGR                                                        |    <0.001 |
|             I_UPDT_CMDSTS_IF                                                                      |    <0.001 |
|             I_UPDT_SG                                                                             |    <0.001 |
|           GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE                                                       |    <0.001 |
|             GEN_QUEUE.I_UPDT_DESC_QUEUE                                                           |    <0.001 |
|           GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT                                                     |    <0.001 |
|           I_SG_AXI_DATAMOVER                                                                      |    <0.001 |
|             GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER                                                   |    <0.001 |
|               I_ADDR_CNTL                                                                         |    <0.001 |
|               I_CMD_STATUS                                                                        |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                |    <0.001 |
|                 I_CMD_FIFO                                                                        |    <0.001 |
|               I_MSTR_SCC                                                                          |    <0.001 |
|               I_RD_DATA_CNTL                                                                      |    <0.001 |
|               I_RD_STATUS_CNTLR                                                                   |    <0.001 |
|               I_RESET                                                                             |    <0.001 |
|             GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER                                                   |    <0.001 |
|               I_ADDR_CNTL                                                                         |    <0.001 |
|               I_CMD_STATUS                                                                        |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                |    <0.001 |
|                 I_CMD_FIFO                                                                        |    <0.001 |
|               I_MSTR_SCC                                                                          |    <0.001 |
|               I_WR_DATA_CNTL                                                                      |    <0.001 |
|               I_WR_STATUS_CNTLR                                                                   |    <0.001 |
|                 GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO                                        |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                        |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                              |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                     |    <0.001 |
|                       DYNSHREG_F_I                                                                |    <0.001 |
|                 I_WRESP_STATUS_FIFO                                                               |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                        |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                              |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                     |    <0.001 |
|                       DYNSHREG_F_I                                                                |    <0.001 |
|           I_SG_FETCH_MNGR                                                                         |    <0.001 |
|             I_FTCH_CMDSTS_IF                                                                      |    <0.001 |
|             I_FTCH_PNTR_MNGR                                                                      |    <0.001 |
|             I_FTCH_SG                                                                             |    <0.001 |
|           I_SG_FETCH_QUEUE                                                                        |     0.001 |
|             GEN_QUEUE.FTCH_QUEUE_I                                                                |    <0.001 |
|         INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR                                            |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF                               |    <0.001 |
|             GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO                                 |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                 DYNSHREG_F_I                                                                      |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM                                  |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                                                      |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                                                    |    <0.001 |
|         INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN                                          |    <0.001 |
|         I_AXI_DMA_REG_MODULE                                                                      |    <0.001 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                           |    <0.001 |
|           GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                                                  |    <0.001 |
|         I_PRMRY_DATAMOVER                                                                         |     0.005 |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                       |     0.005 |
|             ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                                      |    <0.001 |
|             GEN_INCLUDE_MM2S_SF.I_RD_SF                                                           |     0.003 |
|               I_DATA_FIFO                                                                         |     0.003 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                       |     0.003 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                               |     0.003 |
|                     inst_fifo_gen                                                                 |     0.003 |
|                       gconvfifo.rf                                                                |     0.003 |
|                         grf.rf                                                                    |     0.003 |
|                           gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                             gr1.gr1_int.rfwft                                                     |    <0.001 |
|                             grss.gdc.dc                                                           |    <0.001 |
|                               gsym_dc.dc                                                          |    <0.001 |
|                             grss.rsts                                                             |    <0.001 |
|                             rpntr                                                                 |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                             gwss.wsts                                                             |    <0.001 |
|                             wpntr                                                                 |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                   |     0.003 |
|                             gbm.gbmg.gbmgb.ngecc.bmg                                              |     0.003 |
|                               inst_blk_mem_gen                                                    |     0.003 |
|                                 gnbram.gnativebmg.native_blk_mem_gen                              |     0.003 |
|                                   valid.cstr                                                      |     0.003 |
|                                     ramloop[0].ram.r                                              |     0.003 |
|                                       prim_noinit.ram                                             |     0.003 |
|               OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                                                       |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|             I_ADDR_CNTL                                                                           |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                      |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                     DYNSHREG_F_I                                                                  |    <0.001 |
|             I_CMD_STATUS                                                                          |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                  |    <0.001 |
|               I_CMD_FIFO                                                                          |    <0.001 |
|             I_MSTR_PCC                                                                            |    <0.001 |
|             I_RD_DATA_CNTL                                                                        |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                 |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                     DYNSHREG_F_I                                                                  |    <0.001 |
|             I_RD_STATUS_CNTLR                                                                     |    <0.001 |
|             I_RESET                                                                               |    <0.001 |
|         I_RST_MODULE                                                                              |    <0.001 |
|           GEN_RESET_FOR_MM2S.RESET_I                                                              |    <0.001 |
|           REG_HRD_RST                                                                             |    <0.001 |
|           REG_HRD_RST_OUT                                                                         |    <0.001 |
|     axi_fifo_mm_s_0                                                                               |     0.006 |
|       U0                                                                                          |     0.006 |
|         COMP_IPIC2AXI_S                                                                           |     0.006 |
|           grxd.COMP_RX_FIFO                                                                       |     0.002 |
|             gfifo_gen.COMP_AXIS_FG_FIFO                                                           |     0.002 |
|               COMP_FIFO                                                                           |     0.002 |
|                 inst_fifo_gen                                                                     |     0.002 |
|                   gaxis_fifo.gaxisf.axisf                                                         |     0.002 |
|                     grf.rf                                                                        |     0.002 |
|                       gntv_or_sync_fifo.gl0.rd                                                    |    <0.001 |
|                         gr1.gdcf.dc                                                               |    <0.001 |
|                           dc                                                                      |    <0.001 |
|                         gr1.gr1_int.rfwft                                                         |    <0.001 |
|                         grss.gpe.rdpe                                                             |    <0.001 |
|                         grss.rsts                                                                 |    <0.001 |
|                           c1                                                                      |    <0.001 |
|                           c2                                                                      |    <0.001 |
|                         rpntr                                                                     |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                    |    <0.001 |
|                         gwss.gpf.wrpf                                                             |    <0.001 |
|                         gwss.wsts                                                                 |    <0.001 |
|                           c0                                                                      |    <0.001 |
|                           c1                                                                      |    <0.001 |
|                         wpntr                                                                     |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                       |     0.002 |
|                         gbm.gbmg.gbmga.ngecc.bmg                                                  |     0.002 |
|                           inst_blk_mem_gen                                                        |     0.002 |
|                             gnbram.gnativebmg.native_blk_mem_gen                                  |     0.002 |
|                               valid.cstr                                                          |     0.002 |
|                                 ramloop[0].ram.r                                                  |     0.002 |
|                                   prim_noinit.ram                                                 |     0.002 |
|                       rstblk                                                                      |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst            |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst            |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst            |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.garst_sync_cc[1].rd_rst_wr_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.garst_sync_cc[2].rd_rst_wr_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                  |    <0.001 |
|           grxd.COMP_rx_len_fifo                                                                   |    <0.001 |
|             FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                     |    <0.001 |
|               inst_fifo_gen                                                                       |    <0.001 |
|                 gconvfifo.rf                                                                      |    <0.001 |
|                   grf.rf                                                                          |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                      |    <0.001 |
|                       gr1.gr1_int.rfwft                                                           |    <0.001 |
|                       grss.rsts                                                                   |    <0.001 |
|                       rpntr                                                                       |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                      |    <0.001 |
|                       gwss.wsts                                                                   |    <0.001 |
|                       wpntr                                                                       |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                         |    <0.001 |
|                       gdm.dm_gen.dm                                                               |    <0.001 |
|                         RAM_reg_0_63_0_2                                                          |    <0.001 |
|                         RAM_reg_0_63_12_14                                                        |    <0.001 |
|                         RAM_reg_0_63_15_17                                                        |    <0.001 |
|                         RAM_reg_0_63_18_20                                                        |    <0.001 |
|                         RAM_reg_0_63_21_21                                                        |    <0.001 |
|                         RAM_reg_0_63_3_5                                                          |    <0.001 |
|                         RAM_reg_0_63_6_8                                                          |    <0.001 |
|                         RAM_reg_0_63_9_11                                                         |    <0.001 |
|                         RAM_reg_64_127_0_2                                                        |    <0.001 |
|                         RAM_reg_64_127_12_14                                                      |    <0.001 |
|                         RAM_reg_64_127_15_17                                                      |    <0.001 |
|                         RAM_reg_64_127_18_20                                                      |    <0.001 |
|                         RAM_reg_64_127_21_21                                                      |    <0.001 |
|                         RAM_reg_64_127_3_5                                                        |    <0.001 |
|                         RAM_reg_64_127_6_8                                                        |    <0.001 |
|                         RAM_reg_64_127_9_11                                                       |    <0.001 |
|           gtxd.COMP_TXD_FIFO                                                                      |     0.002 |
|             gfifo_gen.COMP_AXIS_FG_FIFO                                                           |     0.002 |
|               COMP_FIFO                                                                           |     0.002 |
|                 inst_fifo_gen                                                                     |     0.002 |
|                   gaxis_fifo.gaxisf.axisf                                                         |     0.002 |
|                     grf.rf                                                                        |     0.002 |
|                       gntv_or_sync_fifo.gl0.rd                                                    |    <0.001 |
|                         gr1.gr1_int.rfwft                                                         |    <0.001 |
|                         grss.gpe.rdpe                                                             |    <0.001 |
|                         grss.rsts                                                                 |    <0.001 |
|                           c1                                                                      |    <0.001 |
|                           c2                                                                      |    <0.001 |
|                         rpntr                                                                     |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                    |    <0.001 |
|                         gwss.gpf.wrpf                                                             |    <0.001 |
|                         gwss.wsts                                                                 |    <0.001 |
|                           c0                                                                      |    <0.001 |
|                           c1                                                                      |    <0.001 |
|                           gaf.c2                                                                  |    <0.001 |
|                         wpntr                                                                     |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                       |     0.001 |
|                         gbm.gbmg.gbmga.ngecc.bmg                                                  |     0.001 |
|                           inst_blk_mem_gen                                                        |     0.001 |
|                             gnbram.gnativebmg.native_blk_mem_gen                                  |     0.001 |
|                               valid.cstr                                                          |     0.001 |
|                                 ramloop[0].ram.r                                                  |     0.001 |
|                                   prim_noinit.ram                                                 |     0.001 |
|                       rstblk                                                                      |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst            |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst            |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst            |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.garst_sync_cc[1].rd_rst_wr_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.garst_sync_cc[2].rd_rst_wr_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                  |    <0.001 |
|                   reset_gen_cc.rstblk_cc                                                          |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                      |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                      |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                      |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                      |    <0.001 |
|         COMP_IPIF                                                                                 |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                      |    <0.001 |
|             I_DECODER                                                                             |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I                      |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[11].MULTIPLE_CES_THIS_CS_GEN.CE_I                      |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I                      |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|     axi_smc                                                                                       |     0.020 |
|       inst                                                                                        |     0.020 |
|         clk_map                                                                                   |    <0.001 |
|           psr_aclk                                                                                |    <0.001 |
|             U0                                                                                    |    <0.001 |
|               EXT_LPF                                                                             |    <0.001 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                                         |    <0.001 |
|               SEQ                                                                                 |    <0.001 |
|                 SEQ_COUNTER                                                                       |    <0.001 |
|         m00_exit_pipeline                                                                         |     0.004 |
|           m00_exit                                                                                |     0.004 |
|             inst                                                                                  |     0.004 |
|               ar_reg                                                                              |    <0.001 |
|               aw_reg                                                                              |    <0.001 |
|               b_reg                                                                               |    <0.001 |
|               exit_inst                                                                           |    <0.001 |
|                 b_cmd_split                                                                       |    <0.001 |
|                 r_cmd_fifo                                                                        |    <0.001 |
|                   gen_srls[15].srl_nx1                                                            |    <0.001 |
|                   gen_srls[16].srl_nx1                                                            |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                   gen_srls[8].srl_nx1                                                             |    <0.001 |
|                 r_cmd_split                                                                       |    <0.001 |
|                 w_cmd_fifo                                                                        |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                   gen_srls[2].srl_nx1                                                             |    <0.001 |
|               r_reg                                                                               |    <0.001 |
|               splitter_inst                                                                       |     0.002 |
|                 gen_axi3.axi3_conv_inst                                                           |     0.002 |
|                   USE_READ.USE_SPLIT_R.read_addr_inst                                             |    <0.001 |
|                     USE_R_CHANNEL.cmd_queue                                                       |    <0.001 |
|                       gen_srls[0].srl_nx1                                                         |    <0.001 |
|                   USE_WRITE.USE_SPLIT_W.write_resp_inst                                           |    <0.001 |
|                   USE_WRITE.write_addr_inst                                                       |    <0.001 |
|                     USE_BURSTS.cmd_queue                                                          |    <0.001 |
|                       gen_srls[0].srl_nx1                                                         |    <0.001 |
|                       gen_srls[1].srl_nx1                                                         |    <0.001 |
|                       gen_srls[2].srl_nx1                                                         |    <0.001 |
|                       gen_srls[3].srl_nx1                                                         |    <0.001 |
|                     USE_B_CHANNEL.cmd_b_queue                                                     |    <0.001 |
|                       gen_srls[0].srl_nx1                                                         |    <0.001 |
|                       gen_srls[1].srl_nx1                                                         |    <0.001 |
|                       gen_srls[2].srl_nx1                                                         |    <0.001 |
|                       gen_srls[3].srl_nx1                                                         |    <0.001 |
|                       gen_srls[4].srl_nx1                                                         |    <0.001 |
|                   USE_WRITE.write_data_inst                                                       |    <0.001 |
|               w_reg                                                                               |    <0.001 |
|         m00_nodes                                                                                 |     0.004 |
|           m00_ar_node                                                                             |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                   |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                  |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_recv                                                              |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                            |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter           |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter           |    <0.001 |
|           m00_aw_node                                                                             |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                   |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                  |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 gen_m_axis_arb_fifo.inst_axis_arb_fifo                                            |    <0.001 |
|                   gen_srls[0].srl_nx1                                                             |    <0.001 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                            |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter           |    <0.001 |
|           m00_b_node                                                                              |     0.001 |
|             inst                                                                                  |     0.001 |
|               inst_mi_handler                                                                     |     0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                   |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                   |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_6                                   |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           m00_r_node                                                                              |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                   |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_52                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           m00_w_node                                                                              |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late         |    <0.001 |
|                 gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0                                    |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|         s00_entry_pipeline                                                                        |     0.003 |
|           s00_mmu                                                                                 |     0.003 |
|             inst                                                                                  |     0.003 |
|               ar_reg_stall                                                                        |    <0.001 |
|               ar_sreg                                                                             |    <0.001 |
|               aw_reg_stall                                                                        |    <0.001 |
|               aw_sreg                                                                             |    <0.001 |
|               b_sreg                                                                              |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                                      |    <0.001 |
|               r_sreg                                                                              |    <0.001 |
|               w_sreg                                                                              |    <0.001 |
|           s00_si_converter                                                                        |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               splitter_inst                                                                       |    <0.001 |
|                 gen_no_wsplitter.gen_endpoint_woffset.wbypass_offset_fifo                         |    <0.001 |
|                   gen_srls[0].srl_nx1                                                             |    <0.001 |
|                   gen_srls[13].srl_nx1                                                            |    <0.001 |
|                   gen_srls[4].srl_nx1                                                             |    <0.001 |
|                   gen_srls[5].srl_nx1                                                             |    <0.001 |
|                   gen_srls[6].srl_nx1                                                             |    <0.001 |
|                   gen_srls[7].srl_nx1                                                             |    <0.001 |
|         s00_nodes                                                                                 |     0.004 |
|           s00_ar_node                                                                             |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                   |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_138_139                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                  |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s00_aw_node                                                                             |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                   |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_138_139                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                  |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s00_b_node                                                                              |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                   |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s00_r_node                                                                              |     0.001 |
|             inst                                                                                  |     0.001 |
|               inst_mi_handler                                                                     |     0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s00_w_node                                                                              |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                   |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_51                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|         s01_entry_pipeline                                                                        |     0.001 |
|           s01_mmu                                                                                 |     0.001 |
|             inst                                                                                  |     0.001 |
|               ar_reg_stall                                                                        |    <0.001 |
|               ar_sreg                                                                             |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                                      |    <0.001 |
|               r_sreg                                                                              |    <0.001 |
|           s01_si_converter                                                                        |    <0.001 |
|             inst                                                                                  |    <0.001 |
|         s01_nodes                                                                                 |     0.001 |
|           s01_ar_node                                                                             |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                   |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_138_139                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                  |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s01_r_node                                                                              |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|         switchboards                                                                              |     0.001 |
|           ar_switchboard                                                                          |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               gen_mi[0].inst_mux_payld                                                            |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                          |    <0.001 |
|           aw_switchboard                                                                          |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                          |    <0.001 |
|           b_switchboard                                                                           |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                          |    <0.001 |
|           r_switchboard                                                                           |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                          |    <0.001 |
|               gen_mi[1].inst_opipe_payld                                                          |    <0.001 |
|           w_switchboard                                                                           |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                          |    <0.001 |
|     i2s_transmitter_0                                                                             |    <0.001 |
|       inst                                                                                        |    <0.001 |
|     myPrescaler_0                                                                                 |    <0.001 |
|       inst                                                                                        |    <0.001 |
|     myPrescaler_1                                                                                 |    <0.001 |
|       inst                                                                                        |    <0.001 |
|     processing_system7_0                                                                          |     1.532 |
|       inst                                                                                        |     1.532 |
|     ps7_0_axi_periph                                                                              |     0.005 |
|       s00_couplers                                                                                |     0.005 |
|         auto_pc                                                                                   |     0.005 |
|           inst                                                                                    |     0.005 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                  |     0.005 |
|               RD.ar_channel_0                                                                     |    <0.001 |
|                 ar_cmd_fsm_0                                                                      |    <0.001 |
|                 cmd_translator_0                                                                  |    <0.001 |
|                   incr_cmd_0                                                                      |    <0.001 |
|                   wrap_cmd_0                                                                      |    <0.001 |
|               RD.r_channel_0                                                                      |    <0.001 |
|                 rd_data_fifo_0                                                                    |    <0.001 |
|                 transaction_fifo_0                                                                |    <0.001 |
|               SI_REG                                                                              |     0.002 |
|                 ar_pipe                                                                           |    <0.001 |
|                 aw_pipe                                                                           |    <0.001 |
|                 b_pipe                                                                            |    <0.001 |
|                 r_pipe                                                                            |    <0.001 |
|               WR.aw_channel_0                                                                     |     0.001 |
|                 aw_cmd_fsm_0                                                                      |    <0.001 |
|                 cmd_translator_0                                                                  |    <0.001 |
|                   incr_cmd_0                                                                      |    <0.001 |
|                   wrap_cmd_0                                                                      |    <0.001 |
|               WR.b_channel_0                                                                      |    <0.001 |
|                 bid_fifo_0                                                                        |    <0.001 |
|                 bresp_fifo_0                                                                      |    <0.001 |
|       xbar                                                                                        |    <0.001 |
|         inst                                                                                      |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                                                |    <0.001 |
|             addr_arbiter_inst                                                                     |    <0.001 |
|             gen_decerr.decerr_slave_inst                                                          |    <0.001 |
|             reg_slice_r                                                                           |    <0.001 |
|             splitter_ar                                                                           |    <0.001 |
|             splitter_aw                                                                           |    <0.001 |
|     rst_ps7_0_100M                                                                                |    <0.001 |
|       U0                                                                                          |    <0.001 |
|         EXT_LPF                                                                                   |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                               |    <0.001 |
|         SEQ                                                                                       |    <0.001 |
|           SEQ_COUNTER                                                                             |    <0.001 |
|     spi_transmitter_0                                                                             |    <0.001 |
|       inst                                                                                        |    <0.001 |
+---------------------------------------------------------------------------------------------------+-----------+


