# Verilog I2C Master
This project demos a working I2C master state machine written through a behavioral model to run on the Altera Cycle V FPGA.
