---
id: IEEE1076.4IEC61691-5Firstedition2004-10
title:
- type: title-intro
  content: IEC/IEEE International Standard
  format: text/plain
- type: title-main
  content: Behavioral Languages
  format: text/plain
- type: title-part
  content: 'Part 5: Standard VITAL ASIC (Application Specific Integrated Circuit)
    Modeling Specification'
  format: text/plain
- type: main
  content: 'IEC/IEEE International Standard - Behavioral Languages - Part 5: Standard
    VITAL ASIC (Application Specific Integrated Circuit) Modeling Specification'
  format: text/plain
link:
  content: https://ieeexplore.ieee.org/document/1405849
  type: src
type: standard
docid:
- id: IEEE 1076.4 IEC 61691-5 First edition 2004-10
  type: IEEE
- id: 978-1-5044-0930-8
  type: ISBN
- id: 10.1109/IEEESTD.2004.95754
  type: DOI
docnumber: 61691-5-2004
date:
- type: created
  value: '2004-11-15'
- type: published
  value: '2019-11-07'
- type: issued
  value: '2004'
contributor:
  organization:
    name: Institute of Electrical and Electronics Engineers
    abbreviation: IEEE
    url: http://www.ieee.org
    contact:
      city: New York
      country: USA
  role: publisher
revdate: '2019-11-07'
language: en
script: Latn
abstract:
  content: IThe VITAL (VHDL Initiative Towards ASIC Libraries) ASIC Modeling Specification
    is defined in this standard. This modeling specification defines a methodology
    which promotes the development of highly accurate, efficient simulation models
    for ASIC (Application-Specific Integrated Circuit) components in VHDL.
  language: en
  script: Latn
  format: text/plain
copyright:
  owner:
    name: Institute of Electrical and Electronics Engineers
    abbreviation: IEEE
    url: http://www.ieee.org
  from: '2004'
keyword:
- IEEE Standards
- Application specific integrated circuits
- Integrated circuits
- Modeling
- ASIC
- computer
- computer languages
- constraints
- delay calculation
- HDL
- modeling
- SDF
- timing
- Verilog
- VHDL
ics:
  code: '35.060'
  text: Languages used in information technology
