INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HOME/Downloads/trafficlight/project_1/project_1.sim/sim_1/synth/timing/xsim/traffic_control_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module traffic_control
INFO: [VRFC 10-311] analyzing module glbl
