INFO: [VRFC 10-163] Analyzing VHDL file "/csehome/sdu6342/lab04_0330/lab04_0330.srcs/sources_1/ip/floating_point_0/sim/floating_point_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_0
