<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Security</title>

    <link rel="stylesheet" href="/css/mv_product/FPGAs_programmable_devices_technology_security.css">
    
    <link rel="stylesheet" href="/css/yatri.css">
    <!-- ***** Bootstrap *****  -->
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/css/bootstrap.min.css" rel="stylesheet" integrity="sha384-EVSTQN3/azprG1Anm3QDgpJLIm9Nao0Yz1ztcQTwFspd3yD65VohhpuuCOmLASjC" crossorigin="anonymous">
    <!-- ***** Fontawesome *****  -->
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.6.0/css/all.min.css" integrity="sha512-Kc323vGBEqzTmouAECnVceyQqyqdsSiqLQISBL29aUW4U/M7pSPA/gEUZQqv1cwx4OnYxTxve5UMg5GT6L4JJg==" crossorigin="anonymous" referrerpolicy="no-referrer" />
    <!-- ***** Google Fonts *****  -->
    <link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Material+Symbols+Outlined:opsz,wght,FILL,GRAD@24,400,0,0" />

    <style>
        nav{
            position: relative !important;
        }
        .mv_teaching_padd{
            padding-inline: 4.6875rem 9rem !important;
        }
    </style>
</head>
<body>

    <!-- header -->
    <header>
        <div id="navbar"></div>
    </header>

    <!--------------------------------- Optimized FPGA ------------------------------>
    <section>
        <div class="d-none d-lg-block" style="background-color:#9D9D9D;" id="Industries">
            <div class="row p-0 m-0 col-xxl-11 col-12 mx-auto">
                <div class="col-md-5 col-12   d-flex align-items-center " style="background-color: #FAFBFC;">
                    <div class="align-self-center mv_teaching_padd">
                        <h2 class="fw-lighter b_font_width mb-5">Optimized FPGA Security for Every Node</h2>
                        <p>Altera® FPGAs with in-line encryption blocks enable accelerated data security.</p>
                    </div>
                </div>
                <div class="col-md-7 col-12 p-0 m-0 py-5 d-flex align-items-center">
                    <div class="position-relative w-100 ps-xl-5 " style="left: -10%; transform: scale(110%);">
                        <img src="/img/mv_image/shield-lock-icon-on-circuit-board.jpeg.rendition.intel.web.1280.720.jpg" alt="" class=" w-100">
                    </div>
                </div>
            </div>
        </div>
        <div class="d-lg-none">
            <div class=" w-100 ps-xl-5" style="background-color: #9D9D9D;">
                <img src="/img/mv_image/shield-lock-icon-on-circuit-board.jpeg.rendition.intel.web.1280.720.jpg" alt="" class=" w-100 px-3  mt-3">
            </div>
            <div class=" p-4 mb-5">
                <div class="ps-xxl-5 align-self-center">
                    <h1 style="font-weight: 350;" class="ihp-hub-hero-inset-media__header">Optimized FPGA Security for Every Node</h1>
                    <p>Altera® FPGAs with in-line encryption blocks enable accelerated data security.</p>
                </div>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------ -->

    <!------------------------------------- nav ------------------------------------>
    <section>
        <div class="VK_client_app_navigation VK_ai_navigation ">
            <div class=" d-flex justify-content-center align-items-center overflow-hidden flex-nowrap w-100">
                <ul class="VK_ai_nav_bar d-flex list-unstyled m-0 overflow-auto">
                    <li>
                        <a href="#ds_overview" class="text-dark text-decoration-none py-4 d-block">
                            Secure Device Manager
                        </a>
                    </li>
                    <li>
                        <a href="#ds_product"
                            class="text-dark text-decoration-none py-4 d-block VK_ai_nav_link">
                            Why Altera?
                        </a>
                    </li>
                    <li>
                        <a href="#ds_get_started" class="text-dark text-decoration-none py-4 d-block">
                            Technical Specifications
                        </a>
                    </li>
                    <li>
                        <a href="#ds_infrastructure" class="text-dark text-decoration-none py-4 d-block">
                            Use Cases	
                        </a>
                    <li>
                        <a href="#ds_related" class="text-dark text-decoration-none py-4 d-block">
                            Related Resources	
                        </a>
                    <li>
                        <a href="#ds_FAQ" class="text-dark text-decoration-none py-4 d-block">
                            FAQ	
                        </a>
                    </li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Secure Device --------------------------------->
    <section id="ds_overview">
        <div class="mv_revolutionaize_main">
            <div class="container">
                <div class="row">
                    <div class="col-md-7 align-content-center">
                        <div class="mv_revolutionaize_con align-content-center">
                            <h1>Secure Device Manager for Altera® FPGAs</h1>
                            <p class="mb-2">Available with both Stratix® 10 and Agilex™ FPGAs, Secure Device Manager (SDM) is a hardware-enabled security and manageability module. SDM controls key device configuration settings for Altera® FPGAs and gives users control over the FPGA fabric, embedded IP blocks, and I/O blocks. The SDM operates on updateable firmware, making them patchable and updateable in response to the most common bitstream protocol vulnerabilities discovered by researchers. SDM is glitch resistant with physically uncloneable key protection, and provides more secure root key and device identity protection.</p>
                            <p>In Agilex™ 7 FPGA F-series and I-series with 019 and 023 densities, the SDM is being updated to comply with FIPS 140-3 1.2 security requirements for crypto modules.</p>
                            <a class="b_special_a" href="">Download the white paper ›</a>
                        </div>
                    </div>
                    <div class="col-md-5 align-content-center">
                        <div class="mv_revolutionaize_img align-content-center">
                            <img class="w-100" src="/img/mv_image/agilex-hard-crypto-blocks-gray-bkgd.jpg.rendition.intel.web.720.405.jpg" alt="">
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!--------------------------------- Why Altera ------------------------------------->
    <section id="ds_product">
        <div class="mv_learn_more_padd">
            <div class="container">
                <div class="mv_learn_more_con">
                    <h1 class="mb-3" style="font-weight: 350;">Why Altera® FPGAs for Security?</h1>
                    <div class="row justify-content-center">
                        <div style="padding: 16px;" class="col-lg-4 col-md-6 col-sm-6">
                            <h4 style="font-weight: 350;">Network Security</h4>
                            <p>Agilex™ FPGA devices with 200G (half-duplex) hard crypto blocks and MACSec-IP for physical and data link layer protection capabilities help meet the growing demand for security at every node in a network system.</p>
                        </div>
                        <div style="padding: 16px;" class="col-lg-4 col-md-6 col-sm-6">
                            <h4 style="font-weight: 350;">Integrated Anti-Tamper Controls</h4>
                            <p>Secure Device Manager (SDM) serves as the central command center for the FPGA fabric, hard processor system (HPS) in SoCs, embedded hard IP blocks, and I/O blocks. The SDM controls key operations: configuration, device security, single event upset (SEU) responses, and power management.</p>
                        </div>
                        <div style="padding: 16px;" class="col-lg-4 col-md-6 col-sm-6">
                            <h4 style="font-weight: 350;">Endpoint and Industrial Security</h4>
                            <p>Endpoints must be secured from malicious commands and malware. Hardened authentication capabilities (in both hard and soft logic) built into Stratix® 10 and Agilex™ FPGAs help protect against remote attacks, and hardware command/control logic is inherently more secure than frequent software updates.</p>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!--------------------------------- Security ------------------------------->
    <section>
        <div class="mv_flexibility_padd text-center">
            <div class="container">
                <div class="mv_flexibility_con">
                    <h1 style="font-weight: 350;">Security Applications Run Fast on Altera<sup>®</sup> FPGAs</h1>
                    <p class="mb-0">Altera offers broad ecosystem support for programmable FPGAs and SoCs with hardened encryption blocks in Agilex<sup>™</sup> FPGAs.</p>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!------------------------------- Agilex™ FPGAs ----------------------------------->
    <section>
        <div class="row mv_wrapper_row_padd">
            <div class="col-xxl-6 col-xl-6 col-lg-6 col-md-12">
                <div class="mv_wrapper">
                    <div class="mv_wrapper_bg">
                        <div class="mv_wrapper_bg_img mv_wrapper_bg_img_ai"></div>
                    </div>
                    <a href="" class="mv_promo_block">
                        <div class="mv_promo_text">
                            <h2>Benefits of Business PCs with IT Manageability</h2>
                            <p>Support high-end use cases with advanced IP and the latest hardware. 3D system-in-package (SIP) technology and integrated 10nm SuperFin Technology bring better performance and power consumption to networking and edge compute.</p>
                            <p><span class="b_special_a">Learn more</span></p>
                        </div>
                    </a>
                </div>
            </div>
            <div class="col-xxl-6 col-xl-6 col-lg-6 col-md-12">
                <div class="mv_wrapper">
                    <div class="mv_wrapper_bg">
                        <div class="mv_wrapper_bg_img mv_wrapper_bg_img_trust"></div>
                    </div>
                    <a href="" class="mv_promo_block">
                        <div class="mv_promo_text">
                            <h2>Benefits of Small Business PCs Built for Growth</h2>
                            <p>Mainstream performance for network encryption. Stratix® 10 FPGAs and SoCs feature revolutionary Intel® Hyperflex™ architecture and Embedded Multi-die Interconnect Bridge (EMIB) technology for better gen-over-gen optimization.</p>
                            <p><span class="b_special_a">Learn more</span></p>
                        </div>
                    </a>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->
    
    <!-------------------------------- FPGA Security ---------------------------------->
    <section>
        <div class="mv_fpga_security_padd">
            <div class="container">
                <div class="row">
                    <div class="col-xl-8 col-md-10 col-sm-12">
                        <h2 style="font-weight: 350;">FPGA Security Technical Specifications</h2>
                        <p>Multiple entry points across the Altera® FPGA portfolio for data security give network builders the flexibility to find the right balance of performance, power, and features.</p>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!------------------------------ Agilex™ 7 FPGAs ---------------------------------->
    <section id="ds_get_started">
        <div class="mv_deploy_nav_tab">
            <div class="container">
                <ul class="nav nav-pills mv_deploy_nav_pills pt-4" id="pills-tab" role="tablist">
                    <li class="nav-item" role="presentation">
                        <button class="nav-link active mv_deploy_nav_link" id="pills-home-tab" data-bs-toggle="pill"
                            data-bs-target="#pills-home" type="button" role="tab" aria-controls="pills-home"
                            aria-selected="true">Agilex™ 7 FPGAs</button>
                    </li>
                    <li class="nav-item" role="presentation">
                        <button class="nav-link mv_deploy_nav_link" id="pills-profile-tab" data-bs-toggle="pill"
                            data-bs-target="#pills-profile" type="button" role="tab" aria-controls="pills-profile"
                            aria-selected="false">Stratix® 10 FPGAs</button>
                    </li>
                </ul>
                <div class="tab-content" id="pills-tabContent">
                    <div class="tab-pane fade show active" id="pills-home" role="tabpanel"
                        aria-labelledby="pills-home-tab" tabindex="0">
                        <div class="mv_enable_boundless_padd">
                            <table class="mv_product_table w-100">
                                <thead>
                                    <tr>
                                        <th>
                                            <p class="mb-2">F-Series</p>
                                            <p class="mb-0">Flexible range of applications</p>
                                        </th>
                                        <th>
                                            <p class="mb-2">I-Series</p>
                                            <p class="mb-0">Bandwidth-intensive apps</p>
                                        </th>
                                        <th>
                                            <p class="mb-2">M-Series</p>
                                            <p class="mb-0">Compute-intensive apps</p>
                                        </th>
                                    </tr>
                                </thead>
                                <tbody>
                                    <tr>
                                       <td>Up to 58 Gbps transceivers</td>
                                       <td>Up to 116 Gbps transceivers</td>
                                       <td>Up to 116 Gbps transceivers</td>
                                    </tr>
                                    <tr>
                                        <td>PCIe 4.0</td>
                                        <td>PCIe 5.0</td>
                                        <td>PCIe 5.0</td>
                                    </tr>
                                    <tr>
                                        <td>DDR4 SDRAM</td>
                                        <td>DDR4 SDRAM</td>
                                        <td>DDR5 and Intel® Optane™ persistent memory</td>
                                    </tr>
                                    <tr>
                                        <td>DDR4 SDRAM</td>
                                        <td>DDR4 SDRAM</td>
                                        <td>DDR5 and Intel® Optane™ persistent memory</td>
                                    </tr>
                                    <tr>
                                        <td>(Optional) Quad-core Arm Cortex-A53 SoC</td>
                                        <td>Quad-core Arm Cortex-A53 SoC</td>
                                        <td>Quad-core Arm Cortex-A53 SoC</td>
                                    </tr>
                                    <tr>
                                        <td>&nbsp;</td>
                                        <td>Compute Express Link (CXL) to Intel® Xeon® Scalable processors</td>
                                        <td>Compute Express Link (CXL) to Intel® Xeon® Scalable processor</td>
                                    </tr>
                                    <tr>
                                        <td>&nbsp;</td>
                                        <td>&nbsp;</td>
                                        <td>High-Bandwidth Memory</td>
                                    </tr>
                                </tbody>
                            </table>
                        </div>
                    </div>
                    <div class="tab-pane fade" id="pills-profile" role="tabpanel" aria-labelledby="pills-profile-tab"
                        tabindex="0">
                        <div class="mv_enable_boundless_padd">
                            <table class="mv_product_table w-100">
                                <thead>
                                    <tr>
                                        <th>
                                            <p class="mb-2">GX Series</p>
                                            <p class="mb-0">High-throughput systems</p>
                                        </th>
                                        <th>
                                            <p class="mb-2">SX Series</p>
                                            <p class="mb-0">Embedded performance and power efficiency</p>
                                        </th>
                                        <th>
                                            <p class="mb-2">TX Series</p>
                                            <p class="mb-0">5G communications, cloud computing, NFV</p>
                                        </th>
                                        <th>
                                            <p class="mb-2">DX Series</p>
                                            <p class="mb-0">Bandwidth-intensive, custom servers for CSPs</p>
                                        </th>
                                        <th>
                                            <p class="mb-2">NX Series</p>
                                            <p class="mb-0">Optimized for AI applications</p>
                                        </th>
                                    </tr>
                                </thead>
                                <tbody>
                                    <tr>
                                        <td>28 Gbps NRZ transceivers</td>
                                        <td>28 Gbps NRZ transceivers</td>
                                        <td>28 Gbps NRZ transceivers or 58 Gbps PAM-4 transceivers</td>
                                        <td>58 Gbps PAM-4 transceivers</td>
                                        <td>58 Gbps PAM-4 transceivers</td>
                                    </tr>
                                    <tr>
                                        <td>PCIe 3.0</td>
                                        <td>PCIe 3.0</td>
                                        <td>PCIe 3.0</td>
                                        <td>PCIe 4.0</td>
                                        <td>PCIe 3.0</td>
                                    </tr>
                                    <tr>
                                        <td>&nbsp;</td>
                                        <td>Quad-core Arm Cortex-A53</td>
                                        <td>Quad-core Arm Cortex-A53</td>
                                        <td>Quad-core Arm Cortex-A53</td>
                                        <td>Quad-core Arm Cortex-A53</td>
                                    </tr>
                                    <tr>
                                        <td>&nbsp;</td>
                                        <td>&nbsp;</td>
                                        <td>&nbsp;</td>
                                        <td>Up to 512 Gbps HBM2 DRAM SIP</td>
                                        <td>Up to 512 Gbps HBM2 DRAM SIP</td>
                                    </tr>
                                    <tr>
                                        <td>&nbsp;</td>
                                        <td>&nbsp;</td>
                                        <td>Dual mode modulation for backwards compatibility</td>
                                        <td>Intel® Ultra Path Interconnect (Intel® UPI) for direct connection to Intel® Xeon® Scalable processors</td>
                                        <td> Xeon® Scalable processors	AI Tensor Block with up to 143 INT8 TOPS at ~1 TOPS/W</td>
                                    </tr>
                                </tbody>
                            </table>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------ -->

    <!--------------------------- FPGA Cybersecurity --------------------------------->
    <section id="ds_infrastructure">
        <div class="mv_radar_and_sensors_padd">
            <div class="container">
                <div class="row">
                    <div class="col-sm-12 col-md-9 col-xl-9">
                        <h2 style="font-weight: 350;">FPGA Cybersecurity Key Use Cases</h2>
                        <p>From edge to perimeter to the data center core, Altera® FPGAs enable accelerated encryption of data to help secure network traffic at virtually every node.</p>
                    </div>
                    <div class="col-sm-12 col-md-3 col-xl-3 justify-content-end">
                        <p>
                            <a class="b_special_a1" href="">Read the Agilex™ FPGA white paper on network security ›</a>
                        </p>
                    </div>
                </div>
                <div class="row">
                    <div style="padding: 16px;" class="col-md-4 col-sm-6">
                        <div class="mv_radar_con">
                            <img class="w-100 mb-2" src="/img/mv_image/adobestock-267083504_1920-1080.avif" alt="">
                            <h4>Enhanced Cloud Security</h4>
                            <p class="mb-2">Both private and public clouds need to secure customer or internal data and isolate workloads in a multitenant environment. Altera® FPGAs can provide additional security with hardware-enforced isolation, hardware-enabled identity management, and hardware-accelerated authentication. Agile bitstream and partial bitstream authentication tools enable cloud service providers (CSPs) to build integrity and confidentiality into their platforms and service offerings.</p>
                            <p><a class="b_special_a1" href="">Learn more about cloud security ›</a></p>
                        </div>
                    </div>
                    <div style="padding: 16px;" class="col-md-4 col-sm-6">
                        <div class="mv_radar_con">
                            <img class="w-100 mb-2" src="/img/mv_image/gettyimages-147456329.jpg.rendition.intel.web.416.234.jpg" alt="">
                            <h4>Data Center and Network Security</h4>
                            <p class="mb-2">Data centers are increasingly migrating to software-defined networks (SDNs) and virtualized network functions (VNFs) for greater scalability and flexibility. Altera® FPGAs can support many of the high-speed search, sort, and security functions that allow enterprises and telecommunication providers to accelerate network management in an increasingly virtualized, containerized environment.</p>
                            <p><a class="b_special_a1" href="">Shifting to hardware-enabled data center security ›</a></p>
                            <p><a class="b_special_a1" href="">Data center security on Intel® Network Builders ›</a></p>
                        </div>
                    </div>
                    <div style="padding: 16px;" class="col-md-4 col-sm-6">
                        <div class="mv_radar_con">
                            <img class="w-100 mb-2" src="/img/mv_image/adobestock-346855339.jpeg.rendition.intel.web.416.234.jpg" alt="">
                            <h4>Edge Computing and 5G Networks</h4>
                            <p class="mb-2">5G is driving the complex IoT deployments with more endpoints and edge servers, which means a larger and more complex attack surface overall. Altera® FPGAs offer hardware-accelerated encryption to help protect data from core to edge and feature built-in device failsafe and platform control tools that make FPGAs resistant to attacks.</p>
                            <p><a class="b_special_a1" href="">Explore more edge solutions powered by Intel ›</a></p>
                            <p><a class="b_special_a1" href="">Learn more about wireless solutions using Altera® FPGAs ›</a></p>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->
    
    <!----------------------------- Related Resources ---------------------------->
    <section id="ds_related">
        <div class="mv_related_padd">
            <div class="container">
                <div class="mv_related_main">
                    <h2>Related Resources for Altera® FPGAs</h2>
                    <p>Continue exploring Altera® FPGA resources for network security.</p>
                    <div class="row">
                        <div style="padding: 16px;" class="col-xl-3 col-lg-6 col-md-6 col-sm-6">
                            <div class="mv_related_con">
                                <h4><a class="b_special_a2" href="">Agilex™ Training</a></h4>
                                <p>Attend online design seminars and build your FPGA expertise.</p>
                                <a class="b_special_a1" href="">Learn more ›</a>
                            </div>
                        </div>
                        <div style="padding: 16px;" class="col-xl-3 col-lg-6 col-md-6 col-sm-6">
                            <div class="mv_related_con">
                                <h4><a class="b_special_a2" href="">Stratix® 10 FPGAs and SoCs</a></h4>
                                <p>Discover innovative advantages in performance, efficiency, density, and integration.</p>
                                <a class="b_special_a1" href="">Learn more ›</a>
                            </div>
                        </div>
                        <div style="padding: 16px;" class="col-xl-3 col-lg-6 col-md-6 col-sm-6">
                            <div class="mv_related_con">
                                <h4><a class="b_special_a2" href="">Altera® FPGA Product Catalog</a></h4>
                                <p>A comprehensive guide to the full Altera® FPGA portfolio.</p>
                                <a class="b_special_a1" href="">Learn more ›</a>
                            </div>
                        </div>
                        <div style="padding: 16px;" class="col-xl-3 col-lg-6 col-md-6 col-sm-6">
                            <div class="mv_related_con">
                                <h4><a class="b_special_a2" href="">Programmable Devices Hub</a></h4>
                                <p>The latest Altera® FPGA news and product offerings.</p>
                                <a class="b_special_a1" href="">Learn more ›</a>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!--------------------------- Frequently Asked Questions ------------------------->
    <section id="ds_FAQ">
        <div class="mv_frequently_padd">
            <div class="container">
                <div class="mv_frequently">
                    <h3>Frequently Asked Questions</h3>
                </div>
                <div class="accordion accordion-flush mv_fre_accordion_flush" id="accordionFlushExample">
                    <div class="accordion-item mv_fre_accordion_item">
                        <h2 class="accordion-header">
                            <button class="accordion-button collapsed mv_fre_accordion_button" type="button" data-bs-toggle="collapse" data-bs-target="#flush-collapseOne" aria-expanded="false" aria-controls="flush-collapseOne">
                                What is an FPGA?
                            </button>
                        </h2>
                        <div id="flush-collapseOne" class="accordion-collapse collapse" data-bs-parent="#accordionFlushExample">
                            <div class="accordion-body mv_fre_accordion_body">Field programmable gate arrays (FPGAs) are integrated circuits with logic that can be programmed or changed before or after deployment. FPGAs are often used to offload key workloads from other processors, like the CPU, to improve overall system performance. Multiple FPGAs can be deployed in a configuration, allowing for greater parallelization of workloads. In the context of data security, Altera® FPGAs also offer dedicated hardware blocks for data encryption, to help improve the performance and security of network traffic.</div>
                        </div>
                    </div>
                    <div class="accordion-item mv_fre_accordion_item">
                        <h2 class="accordion-header">
                            <button class="accordion-button collapsed mv_fre_accordion_button" type="button" data-bs-toggle="collapse" data-bs-target="#flush-collapseTwo" aria-expanded="false" aria-controls="flush-collapseTwo">
                                Are there specific threats that FPGAs help protect against?
                            </button>
                        </h2>
                        <div id="flush-collapseTwo" class="accordion-collapse collapse" data-bs-parent="#accordionFlushExample">
                            <div class="accordion-body mv_fre_accordion_body">FPGAs can help harden a network from malware and other attacks by accelerating data encryption and making it more efficient. There are no specific threats that FPGAs are designed to defend against. However, Altera® FPGAs also offer embedded security and manageability features, like Secure Device Manager, that help prevent the FPGA from being compromised.</div>
                        </div>
                    </div>
                    <div class="accordion-item mv_fre_accordion_item">
                        <h2 class="accordion-header">
                            <button class="accordion-button collapsed mv_fre_accordion_button" type="button" data-bs-toggle="collapse" data-bs-target="#flush-collapseThree" aria-expanded="false" aria-controls="flush-collapseThree">
                                Who is using FPGAs for data security?
                            </button>
                        </h2>
                        <div id="flush-collapseThree" class="accordion-collapse collapse" data-bs-parent="#accordionFlushExample">
                            <div class="accordion-body mv_fre_accordion_body">Telcos, CSPs, enterprise data centers, and virtually any business with a network can benefit from FPGA data security. FPGAs can be used to help secure data the moment it enters the network perimeter through remote waystations, Ethernet pipelines, VPN endpoints, or other channels. In many cases, it pays to encrypt data at every node in the fabric, and not just at the perimeter, to help defend against internal vectors of attack.</div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-- footer -->
    <footer>
        <div id="footer"></div>
    </footer>

</body>

    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/js/bootstrap.bundle.min.js" integrity="sha384-MrcW6ZMFYlzcLA8Nl+NtUVF0sA7MsXsP1UyJoMp4YLEuNSfAP+JcXn/tWtIaxVXM" crossorigin="anonymous"></script>

    <script>
        // navbar include
        fetch('/y_index/y_navbar.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('navbar').innerHTML = data;
            });
        // footer include 
        fetch('/y_index/y_footer.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('footer').innerHTML = data;
            });
    </script>

    <!-- nav script -->
    <script>
        document.addEventListener('DOMContentLoaded', function () {
        const nav = document.querySelector('.VK_client_app_navigation');
        const navLinks = document.querySelectorAll('.VK_ai_nav_bar a');
        const sections = document.querySelectorAll('section[id]');
        let navOffset = nav.offsetTop;

            // Add smooth scrolling to all links
            navLinks.forEach(link => {
                link.addEventListener('click', function (e) {
                    e.preventDefault();
                    document.querySelector(this.getAttribute('href')).scrollIntoView({
                        behavior: 'smooth'
                    });
                });
            });

            // Sticky Navigation
            window.addEventListener('scroll', () => {
                if (window.pageYOffset >= navOffset) {
                    nav.classList.add('VK_sticky_nav_bar');
                } else {
                    nav.classList.remove('VK_sticky_nav_bar');
                }
                // Section highlighting
                sections.forEach(section => {
                    const sectionTop = section.offsetTop - nav.clientHeight;
                    const sectionHeight = section.clientHeight;
                    if (window.pageYOffset >= sectionTop && window.pageYOffset <= sectionTop + sectionHeight) {
                        navLinks.forEach(link => {
                            link.classList.remove('active');
                            if (link.getAttribute('href') === `#${section.id}`) {
                                link.classList.add('active');
                                
                                // Ensure the active link is visible in the nav bar
                                const navBar = document.querySelector('.VK_ai_nav_bar');
                                const activeLink = document.querySelector('.VK_ai_nav_bar a.active');
                                const linkRect = activeLink.getBoundingClientRect();
                                const navBarRect = navBar.getBoundingClientRect();

                                if (linkRect.left < navBarRect.left || linkRect.right > navBarRect.right) {
                                    activeLink.scrollIntoView({ inline: 'center', behavior: 'smooth' });
                                }
                            }
                        });
                    }
                });
            });
        });
    </script>

</html>