// Seed: 1408529707
module module_0 (
    input tri0 id_0,
    output supply1 id_1,
    input tri0 id_2,
    input tri1 id_3,
    input tri0 id_4,
    input uwire id_5,
    input tri1 id_6,
    input tri0 id_7,
    input tri id_8,
    input supply0 id_9,
    output supply1 id_10
);
  wire id_12;
  wire id_13;
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1,
    input wor id_2,
    input tri1 id_3,
    input wor id_4,
    input tri0 id_5,
    output uwire id_6,
    input tri id_7,
    input wor id_8,
    output wand id_9,
    input supply1 id_10
    , id_13,
    output wor id_11
);
  assign id_9 = id_8 ? id_3 : id_3;
  module_0(
      id_0, id_11, id_8, id_5, id_2, id_8, id_7, id_10, id_10, id_8, id_11
  );
endmodule
