<stg><name>FIR8_Pipeline_MACC_LOOP</name>


<trans_list>

<trans id="56" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="51" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="53" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %acc = alloca i32 1

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:2 %store_ln61 = store i4 0, i4 %i_1

]]></Node>
<StgValue><ssdm name="store_ln61"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:3 %store_ln46 = store i16 0, i16 %acc

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.inc16

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc16:0 %i = load i4 %i_1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc16:1 %icmp_ln61 = icmp_eq  i4 %i, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln61"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc16:2 %add_ln61 = add i4 %i, i4 1

]]></Node>
<StgValue><ssdm name="add_ln61"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc16:3 %br_ln61 = br i1 %icmp_ln61, void %for.inc16.split, void %for.end17.exitStub

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="4">
<![CDATA[
for.inc16.split:1 %zext_ln61 = zext i4 %i

]]></Node>
<StgValue><ssdm name="zext_ln61"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16.split:5 %filter_taps_addr = getelementptr i6 %filter_taps, i64 0, i64 %zext_ln61

]]></Node>
<StgValue><ssdm name="filter_taps_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="3">
<![CDATA[
for.inc16.split:6 %filter_taps_load = load i3 %filter_taps_addr

]]></Node>
<StgValue><ssdm name="filter_taps_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16.split:8 %shift_reg_addr = getelementptr i8 %shift_reg, i64 0, i64 %zext_ln61

]]></Node>
<StgValue><ssdm name="shift_reg_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="3">
<![CDATA[
for.inc16.split:9 %shift_reg_load = load i3 %shift_reg_addr

]]></Node>
<StgValue><ssdm name="shift_reg_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc16.split:14 %store_ln61 = store i4 %add_ln61, i4 %i_1

]]></Node>
<StgValue><ssdm name="store_ln61"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="23" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="3">
<![CDATA[
for.inc16.split:6 %filter_taps_load = load i3 %filter_taps_addr

]]></Node>
<StgValue><ssdm name="filter_taps_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="14" op_0_bw="6">
<![CDATA[
for.inc16.split:7 %zext_ln62 = zext i6 %filter_taps_load

]]></Node>
<StgValue><ssdm name="zext_ln62"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="3">
<![CDATA[
for.inc16.split:9 %shift_reg_load = load i3 %shift_reg_addr

]]></Node>
<StgValue><ssdm name="shift_reg_load"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="14" op_0_bw="8">
<![CDATA[
for.inc16.split:10 %zext_ln62_1 = zext i8 %shift_reg_load

]]></Node>
<StgValue><ssdm name="zext_ln62_1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc16.split:11 %mul_ln62 = mul i14 %zext_ln62_1, i14 %zext_ln62

]]></Node>
<StgValue><ssdm name="mul_ln62"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="28" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc16.split:11 %mul_ln62 = mul i14 %zext_ln62_1, i14 %zext_ln62

]]></Node>
<StgValue><ssdm name="mul_ln62"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc16.split:0 %acc_load = load i16 %acc

]]></Node>
<StgValue><ssdm name="acc_load"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc16.split:11 %mul_ln62 = mul i14 %zext_ln62_1, i14 %zext_ln62

]]></Node>
<StgValue><ssdm name="mul_ln62"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="14">
<![CDATA[
for.inc16.split:12 %zext_ln62_2 = zext i14 %mul_ln62

]]></Node>
<StgValue><ssdm name="zext_ln62_2"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc16.split:13 %acc_1 = add i16 %zext_ln62_2, i16 %acc_load

]]></Node>
<StgValue><ssdm name="acc_1"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.end17.exitStub:0 %acc_load_1 = load i16 %acc

]]></Node>
<StgValue><ssdm name="acc_load_1"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.end17.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %acc_out, i16 %acc_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0">
<![CDATA[
for.end17.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="33" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc16.split:2 %specpipeline_ln46 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln46"/></StgValue>
</operation>

<operation id="34" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc16.split:3 %speclooptripcount_ln46 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln46"/></StgValue>
</operation>

<operation id="35" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc16.split:4 %specloopname_ln61 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln61"/></StgValue>
</operation>

<operation id="36" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc16.split:13 %acc_1 = add i16 %zext_ln62_2, i16 %acc_load

]]></Node>
<StgValue><ssdm name="acc_1"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc16.split:15 %store_ln46 = store i16 %acc_1, i16 %acc

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
for.inc16.split:16 %br_ln61 = br void %for.inc16

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="57" name="acc_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="acc_out"/></StgValue>
</port>
<port id="58" name="filter_taps" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="filter_taps"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="59" name="shift_reg" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="shift_reg"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="61" from="StgValue_60" to="acc" fromId="60" toId="8">
</dataflow>
<dataflow id="62" from="StgValue_60" to="i_1" fromId="60" toId="9">
</dataflow>
<dataflow id="64" from="StgValue_63" to="store_ln61" fromId="63" toId="10">
</dataflow>
<dataflow id="65" from="i_1" to="store_ln61" fromId="9" toId="10">
</dataflow>
<dataflow id="67" from="StgValue_66" to="store_ln46" fromId="66" toId="11">
</dataflow>
<dataflow id="68" from="acc" to="store_ln46" fromId="8" toId="11">
</dataflow>
<dataflow id="69" from="i_1" to="i" fromId="9" toId="13">
</dataflow>
<dataflow id="70" from="i" to="icmp_ln61" fromId="13" toId="14">
</dataflow>
<dataflow id="72" from="StgValue_71" to="icmp_ln61" fromId="71" toId="14">
</dataflow>
<dataflow id="73" from="i" to="add_ln61" fromId="13" toId="15">
</dataflow>
<dataflow id="75" from="StgValue_74" to="add_ln61" fromId="74" toId="15">
</dataflow>
<dataflow id="76" from="icmp_ln61" to="br_ln61" fromId="14" toId="16">
</dataflow>
<dataflow id="77" from="i" to="zext_ln61" fromId="13" toId="17">
</dataflow>
<dataflow id="78" from="filter_taps" to="filter_taps_addr" fromId="58" toId="18">
</dataflow>
<dataflow id="80" from="StgValue_79" to="filter_taps_addr" fromId="79" toId="18">
</dataflow>
<dataflow id="81" from="zext_ln61" to="filter_taps_addr" fromId="17" toId="18">
</dataflow>
<dataflow id="82" from="filter_taps_addr" to="filter_taps_load" fromId="18" toId="19">
</dataflow>
<dataflow id="83" from="shift_reg" to="shift_reg_addr" fromId="59" toId="20">
</dataflow>
<dataflow id="84" from="StgValue_79" to="shift_reg_addr" fromId="79" toId="20">
</dataflow>
<dataflow id="85" from="zext_ln61" to="shift_reg_addr" fromId="17" toId="20">
</dataflow>
<dataflow id="86" from="shift_reg_addr" to="shift_reg_load" fromId="20" toId="21">
</dataflow>
<dataflow id="87" from="add_ln61" to="store_ln61" fromId="15" toId="22">
</dataflow>
<dataflow id="88" from="i_1" to="store_ln61" fromId="9" toId="22">
</dataflow>
<dataflow id="89" from="filter_taps_addr" to="filter_taps_load" fromId="18" toId="23">
</dataflow>
<dataflow id="90" from="filter_taps_load" to="zext_ln62" fromId="23" toId="24">
</dataflow>
<dataflow id="91" from="shift_reg_addr" to="shift_reg_load" fromId="20" toId="25">
</dataflow>
<dataflow id="92" from="shift_reg_load" to="zext_ln62_1" fromId="25" toId="26">
</dataflow>
<dataflow id="93" from="zext_ln62_1" to="mul_ln62" fromId="26" toId="27">
</dataflow>
<dataflow id="94" from="zext_ln62" to="mul_ln62" fromId="24" toId="27">
</dataflow>
<dataflow id="95" from="zext_ln62_1" to="mul_ln62" fromId="26" toId="28">
</dataflow>
<dataflow id="96" from="zext_ln62" to="mul_ln62" fromId="24" toId="28">
</dataflow>
<dataflow id="97" from="acc" to="acc_load" fromId="8" toId="29">
</dataflow>
<dataflow id="98" from="zext_ln62_1" to="mul_ln62" fromId="26" toId="30">
</dataflow>
<dataflow id="99" from="zext_ln62" to="mul_ln62" fromId="24" toId="30">
</dataflow>
<dataflow id="100" from="mul_ln62" to="zext_ln62_2" fromId="30" toId="31">
</dataflow>
<dataflow id="101" from="zext_ln62_2" to="acc_1" fromId="31" toId="32">
</dataflow>
<dataflow id="102" from="acc_load" to="acc_1" fromId="29" toId="32">
</dataflow>
<dataflow id="104" from="_ssdm_op_SpecPipeline" to="specpipeline_ln46" fromId="103" toId="33">
</dataflow>
<dataflow id="106" from="StgValue_105" to="specpipeline_ln46" fromId="105" toId="33">
</dataflow>
<dataflow id="108" from="StgValue_107" to="specpipeline_ln46" fromId="107" toId="33">
</dataflow>
<dataflow id="109" from="StgValue_107" to="specpipeline_ln46" fromId="107" toId="33">
</dataflow>
<dataflow id="110" from="StgValue_107" to="specpipeline_ln46" fromId="107" toId="33">
</dataflow>
<dataflow id="112" from="empty_0" to="specpipeline_ln46" fromId="111" toId="33">
</dataflow>
<dataflow id="114" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln46" fromId="113" toId="34">
</dataflow>
<dataflow id="116" from="StgValue_115" to="speclooptripcount_ln46" fromId="115" toId="34">
</dataflow>
<dataflow id="117" from="StgValue_115" to="speclooptripcount_ln46" fromId="115" toId="34">
</dataflow>
<dataflow id="118" from="StgValue_115" to="speclooptripcount_ln46" fromId="115" toId="34">
</dataflow>
<dataflow id="120" from="_ssdm_op_SpecLoopName" to="specloopname_ln61" fromId="119" toId="35">
</dataflow>
<dataflow id="122" from="empty_2" to="specloopname_ln61" fromId="121" toId="35">
</dataflow>
<dataflow id="123" from="zext_ln62_2" to="acc_1" fromId="31" toId="36">
</dataflow>
<dataflow id="124" from="acc_load" to="acc_1" fromId="29" toId="36">
</dataflow>
<dataflow id="125" from="acc_1" to="store_ln46" fromId="36" toId="37">
</dataflow>
<dataflow id="126" from="acc" to="store_ln46" fromId="8" toId="37">
</dataflow>
<dataflow id="127" from="acc" to="acc_load_1" fromId="8" toId="39">
</dataflow>
<dataflow id="129" from="_ssdm_op_Write.ap_auto.i16P0A" to="write_ln0" fromId="128" toId="40">
</dataflow>
<dataflow id="130" from="acc_out" to="write_ln0" fromId="57" toId="40">
</dataflow>
<dataflow id="131" from="acc_load_1" to="write_ln0" fromId="39" toId="40">
</dataflow>
<dataflow id="132" from="icmp_ln61" to="StgValue_2" fromId="14" toId="2">
</dataflow>
<dataflow id="133" from="icmp_ln61" to="StgValue_5" fromId="14" toId="5">
</dataflow>
</dataflows>


</stg>
