INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2025_summer/Mips_single_cycle_verilog/code/2025_new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2025_summer/Mips_single_cycle_verilog/code/2025_new/Branch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2025_summer/Mips_single_cycle_verilog/code/2025_new/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2025_summer/Mips_single_cycle_verilog/code/2025_new/Data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2025_summer/Mips_single_cycle_verilog/code/2025_new/Inst_merory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Inst_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2025_summer/Mips_single_cycle_verilog/code/2025_new/MIPS_Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_Core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2025_summer/Mips_single_cycle_verilog/code/2025_new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2025_summer/Mips_single_cycle_verilog/code/2025_new/Sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2025_summer/Mips_single_cycle_verilog/code/2025_new/Stage_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stage_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2025_summer/Mips_single_cycle_verilog/code/2025_new/tb/tb_mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MIPS_Core
