Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Jul 15 10:45:31 2024
| Host         : ax running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bad_ALU_timing_summary_routed.rpt -pb bad_ALU_timing_summary_routed.pb -rpx bad_ALU_timing_summary_routed.rpx -warn_on_violation
| Design       : bad_ALU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-20  Warning   Non-clocked latch               1           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (64)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: aluop[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: aluop[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: aluop[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: aluop[3] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (64)
-------------------------------
 There are 64 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   34          inf        0.000                      0                   34           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 aluop[3]
                            (input port)
  Destination:            zero
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.797ns  (logic 4.159ns (22.128%)  route 14.638ns (77.872%))
  Logic Levels:           7  (IBUF=1 LUT4=2 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 f  aluop[3] (IN)
                         net (fo=0)                   0.000     0.000    aluop[3]
    M1                   IBUF (Prop_ibuf_I_O)         0.941     0.941 f  aluop_IBUF[3]_inst/O
                         net (fo=36, routed)          4.816     5.757    aluop_IBUF[3]
    SLICE_X1Y39          LUT5 (Prop_lut5_I1_O)        0.124     5.881 f  result_OBUF[30]_inst_i_6/O
                         net (fo=32, routed)          2.199     8.081    result_OBUF[30]_inst_i_6_n_0
    SLICE_X2Y31          LUT6 (Prop_lut6_I5_O)        0.124     8.205 f  result_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.334    10.539    result_OBUF[2]
    SLICE_X49Y37         LUT4 (Prop_lut4_I0_O)        0.124    10.663 f  zero_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.433    11.096    zero_OBUF_inst_i_7_n_0
    SLICE_X49Y37         LUT5 (Prop_lut5_I4_O)        0.124    11.220 r  zero_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.876    12.095    zero_OBUF_inst_i_3_n_0
    SLICE_X48Y37         LUT4 (Prop_lut4_I1_O)        0.124    12.219 r  zero_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.980    16.199    zero_OBUF
    J1                   OBUF (Prop_obuf_I_O)         2.598    18.797 r  zero_OBUF_inst/O
                         net (fo=0)                   0.000    18.797    zero
    J1                                                                r  zero (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aluop[1]
                            (input port)
  Destination:            result[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.177ns  (logic 3.797ns (23.470%)  route 12.380ns (76.530%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N1                                                0.000     0.000 f  aluop[1] (IN)
                         net (fo=0)                   0.000     0.000    aluop[1]
    N1                   IBUF (Prop_ibuf_I_O)         0.940     0.940 f  aluop_IBUF[1]_inst/O
                         net (fo=36, routed)          5.422     6.362    aluop_IBUF[1]
    SLICE_X1Y36          LUT4 (Prop_lut4_I0_O)        0.124     6.486 f  result_OBUF[30]_inst_i_4/O
                         net (fo=32, routed)          1.757     8.244    result_OBUF[30]_inst_i_4_n_0
    SLICE_X2Y40          LUT6 (Prop_lut6_I3_O)        0.124     8.368 r  result_OBUF[30]_inst_i_1/O
                         net (fo=2, routed)           5.201    13.568    result_OBUF[30]
    L2                   OBUF (Prop_obuf_I_O)         2.609    16.177 r  result_OBUF[30]_inst/O
                         net (fo=0)                   0.000    16.177    result[30]
    L2                                                                r  result[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aluop[1]
                            (input port)
  Destination:            result[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.942ns  (logic 3.802ns (23.850%)  route 12.140ns (76.150%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N1                                                0.000     0.000 f  aluop[1] (IN)
                         net (fo=0)                   0.000     0.000    aluop[1]
    N1                   IBUF (Prop_ibuf_I_O)         0.940     0.940 f  aluop_IBUF[1]_inst/O
                         net (fo=36, routed)          5.422     6.362    aluop_IBUF[1]
    SLICE_X1Y36          LUT4 (Prop_lut4_I0_O)        0.124     6.486 f  result_OBUF[30]_inst_i_4/O
                         net (fo=32, routed)          1.672     8.158    result_OBUF[30]_inst_i_4_n_0
    SLICE_X2Y40          LUT6 (Prop_lut6_I3_O)        0.124     8.282 r  result_OBUF[29]_inst_i_1/O
                         net (fo=2, routed)           5.046    13.328    result_OBUF[29]
    L1                   OBUF (Prop_obuf_I_O)         2.614    15.942 r  result_OBUF[29]_inst/O
                         net (fo=0)                   0.000    15.942    result[29]
    L1                                                                r  result[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aluop[1]
                            (input port)
  Destination:            result[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.939ns  (logic 3.788ns (23.762%)  route 12.152ns (76.238%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N1                                                0.000     0.000 f  aluop[1] (IN)
                         net (fo=0)                   0.000     0.000    aluop[1]
    N1                   IBUF (Prop_ibuf_I_O)         0.940     0.940 f  aluop_IBUF[1]_inst/O
                         net (fo=36, routed)          5.422     6.362    aluop_IBUF[1]
    SLICE_X1Y36          LUT4 (Prop_lut4_I0_O)        0.124     6.486 f  result_OBUF[30]_inst_i_4/O
                         net (fo=32, routed)          1.598     8.085    result_OBUF[30]_inst_i_4_n_0
    SLICE_X3Y39          LUT6 (Prop_lut6_I5_O)        0.124     8.209 r  result_OBUF[31]_inst_i_2/O
                         net (fo=2, routed)           5.131    13.340    result_OBUF[31]
    K2                   OBUF (Prop_obuf_I_O)         2.600    15.939 r  result_OBUF[31]_inst/O
                         net (fo=0)                   0.000    15.939    result[31]
    K2                                                                r  result[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aluop[1]
                            (input port)
  Destination:            result[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.663ns  (logic 3.784ns (24.161%)  route 11.878ns (75.839%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N1                                                0.000     0.000 f  aluop[1] (IN)
                         net (fo=0)                   0.000     0.000    aluop[1]
    N1                   IBUF (Prop_ibuf_I_O)         0.940     0.940 f  aluop_IBUF[1]_inst/O
                         net (fo=36, routed)          5.422     6.362    aluop_IBUF[1]
    SLICE_X1Y36          LUT4 (Prop_lut4_I0_O)        0.124     6.486 f  result_OBUF[30]_inst_i_4/O
                         net (fo=32, routed)          1.511     7.998    result_OBUF[30]_inst_i_4_n_0
    SLICE_X3Y39          LUT6 (Prop_lut6_I3_O)        0.124     8.122 r  result_OBUF[28]_inst_i_1/O
                         net (fo=2, routed)           4.945    13.066    result_OBUF[28]
    J3                   OBUF (Prop_obuf_I_O)         2.596    15.663 r  result_OBUF[28]_inst/O
                         net (fo=0)                   0.000    15.663    result[28]
    J3                                                                r  result[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[5]
                            (input port)
  Destination:            result[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.581ns  (logic 5.273ns (33.840%)  route 10.309ns (66.160%))
  Logic Levels:           10  (CARRY4=6 IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C16                                               0.000     0.000 r  a[5] (IN)
                         net (fo=0)                   0.000     0.000    a[5]
    C16                  IBUF (Prop_ibuf_I_O)         0.922     0.922 r  a_IBUF[5]_inst/O
                         net (fo=5, routed)           4.055     4.977    a_IBUF[5]
    SLICE_X2Y33          LUT2 (Prop_lut2_I0_O)        0.124     5.101 r  result_OBUF[7]_inst_i_11/O
                         net (fo=1, routed)           0.000     5.101    result_OBUF[7]_inst_i_11_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.634 r  result_OBUF[7]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.634    result_OBUF[7]_inst_i_4_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.751 r  result_OBUF[11]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.751    result_OBUF[11]_inst_i_4_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.868 r  result_OBUF[15]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.868    result_OBUF[15]_inst_i_4_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.985 r  result_OBUF[19]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.985    result_OBUF[19]_inst_i_4_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.102 r  result_OBUF[23]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.102    result_OBUF[23]_inst_i_4_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.417 r  result_OBUF[27]_inst_i_4/O[3]
                         net (fo=1, routed)           0.803     7.220    data0[27]
    SLICE_X1Y38          LUT6 (Prop_lut6_I4_O)        0.307     7.527 r  result_OBUF[27]_inst_i_1/O
                         net (fo=2, routed)           5.451    12.978    result_OBUF[27]
    K3                   OBUF (Prop_obuf_I_O)         2.603    15.581 r  result_OBUF[27]_inst/O
                         net (fo=0)                   0.000    15.581    result[27]
    K3                                                                r  result[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aluop[1]
                            (input port)
  Destination:            result[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.559ns  (logic 3.793ns (24.379%)  route 11.766ns (75.621%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N1                                                0.000     0.000 f  aluop[1] (IN)
                         net (fo=0)                   0.000     0.000    aluop[1]
    N1                   IBUF (Prop_ibuf_I_O)         0.940     0.940 f  aluop_IBUF[1]_inst/O
                         net (fo=36, routed)          5.422     6.362    aluop_IBUF[1]
    SLICE_X1Y36          LUT4 (Prop_lut4_I0_O)        0.124     6.486 f  result_OBUF[30]_inst_i_4/O
                         net (fo=32, routed)          1.536     8.022    result_OBUF[30]_inst_i_4_n_0
    SLICE_X3Y38          LUT6 (Prop_lut6_I3_O)        0.124     8.146 r  result_OBUF[25]_inst_i_1/O
                         net (fo=2, routed)           4.808    12.954    result_OBUF[25]
    M3                   OBUF (Prop_obuf_I_O)         2.605    15.559 r  result_OBUF[25]_inst/O
                         net (fo=0)                   0.000    15.559    result[25]
    M3                                                                r  result[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aluop[1]
                            (input port)
  Destination:            result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.420ns  (logic 3.812ns (24.724%)  route 11.607ns (75.276%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N1                                                0.000     0.000 f  aluop[1] (IN)
                         net (fo=0)                   0.000     0.000    aluop[1]
    N1                   IBUF (Prop_ibuf_I_O)         0.940     0.940 f  aluop_IBUF[1]_inst/O
                         net (fo=36, routed)          5.422     6.362    aluop_IBUF[1]
    SLICE_X1Y36          LUT4 (Prop_lut4_I0_O)        0.124     6.486 f  result_OBUF[30]_inst_i_4/O
                         net (fo=32, routed)          1.674     8.160    result_OBUF[30]_inst_i_4_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I3_O)        0.124     8.284 r  result_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           4.511    12.795    result_OBUF[1]
    U7                   OBUF (Prop_obuf_I_O)         2.624    15.420 r  result_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.420    result[1]
    U7                                                                r  result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aluop[1]
                            (input port)
  Destination:            result[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.251ns  (logic 3.792ns (24.866%)  route 11.459ns (75.134%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N1                                                0.000     0.000 f  aluop[1] (IN)
                         net (fo=0)                   0.000     0.000    aluop[1]
    N1                   IBUF (Prop_ibuf_I_O)         0.940     0.940 f  aluop_IBUF[1]_inst/O
                         net (fo=36, routed)          5.422     6.362    aluop_IBUF[1]
    SLICE_X1Y36          LUT4 (Prop_lut4_I0_O)        0.124     6.486 f  result_OBUF[30]_inst_i_4/O
                         net (fo=32, routed)          1.131     7.617    result_OBUF[30]_inst_i_4_n_0
    SLICE_X3Y38          LUT6 (Prop_lut6_I3_O)        0.124     7.741 r  result_OBUF[24]_inst_i_1/O
                         net (fo=2, routed)           4.906    12.646    result_OBUF[24]
    M2                   OBUF (Prop_obuf_I_O)         2.604    15.251 r  result_OBUF[24]_inst/O
                         net (fo=0)                   0.000    15.251    result[24]
    M2                                                                r  result[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aluop[1]
                            (input port)
  Destination:            result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.141ns  (logic 3.801ns (25.103%)  route 11.340ns (74.897%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N1                                                0.000     0.000 f  aluop[1] (IN)
                         net (fo=0)                   0.000     0.000    aluop[1]
    N1                   IBUF (Prop_ibuf_I_O)         0.940     0.940 f  aluop_IBUF[1]_inst/O
                         net (fo=36, routed)          5.422     6.362    aluop_IBUF[1]
    SLICE_X1Y36          LUT4 (Prop_lut4_I0_O)        0.124     6.486 f  result_OBUF[30]_inst_i_4/O
                         net (fo=32, routed)          1.677     8.163    result_OBUF[30]_inst_i_4_n_0
    SLICE_X2Y31          LUT6 (Prop_lut6_I3_O)        0.124     8.287 r  result_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           4.241    12.528    result_OBUF[3]
    U5                   OBUF (Prop_obuf_I_O)         2.613    15.141 r  result_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.141    result[3]
    U5                                                                r  result[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[31]
                            (input port)
  Destination:            slt_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.799ns  (logic 0.298ns (37.240%)  route 0.501ns (62.760%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D17                                               0.000     0.000 r  b[31] (IN)
                         net (fo=0)                   0.000     0.000    b[31]
    D17                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  b_IBUF[31]_inst/O
                         net (fo=3, routed)           0.501     0.691    b_IBUF[31]
    SLICE_X0Y39          LUT2 (Prop_lut2_I0_O)        0.045     0.736 r  slt_reg[31]_i_3/O
                         net (fo=1, routed)           0.000     0.736    slt_reg[31]_i_3_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.799 r  slt_reg[31]_i_1/O[3]
                         net (fo=2, routed)           0.000     0.799    slt_reg[31]_i_1_n_4
    SLICE_X0Y39          LDCE                                         r  slt_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slt_reg[31]/G
                            (positive level-sensitive latch)
  Destination:            result[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.227ns  (logic 1.377ns (42.665%)  route 1.850ns (57.335%))
  Logic Levels:           4  (LDCE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          LDCE                         0.000     0.000 r  slt_reg[31]/G
    SLICE_X0Y39          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  slt_reg[31]/Q
                         net (fo=1, routed)           0.224     0.382    slt[31]
    SLICE_X1Y39          LUT5 (Prop_lut5_I0_O)        0.045     0.427 r  result_OBUF[30]_inst_i_6/O
                         net (fo=32, routed)          0.341     0.768    result_OBUF[30]_inst_i_6_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I5_O)        0.045     0.813 r  result_OBUF[21]_inst_i_1/O
                         net (fo=2, routed)           1.285     2.098    result_OBUF[21]
    R3                   OBUF (Prop_obuf_I_O)         1.129     3.227 r  result_OBUF[21]_inst/O
                         net (fo=0)                   0.000     3.227    result[21]
    R3                                                                r  result[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[20]
                            (input port)
  Destination:            result[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.304ns  (logic 1.376ns (41.652%)  route 1.928ns (58.348%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 r  b[20] (IN)
                         net (fo=0)                   0.000     0.000    b[20]
    K19                  IBUF (Prop_ibuf_I_O)         0.169     0.169 r  b_IBUF[20]_inst/O
                         net (fo=3, routed)           0.510     0.679    b_IBUF[20]
    SLICE_X3Y37          LUT6 (Prop_lut6_I1_O)        0.045     0.724 r  result_OBUF[20]_inst_i_2/O
                         net (fo=1, routed)           0.050     0.775    result_OBUF[20]_inst_i_2_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I0_O)        0.045     0.820 r  result_OBUF[20]_inst_i_1/O
                         net (fo=2, routed)           1.367     2.187    result_OBUF[20]
    T3                   OBUF (Prop_obuf_I_O)         1.117     3.304 r  result_OBUF[20]_inst/O
                         net (fo=0)                   0.000     3.304    result[20]
    T3                                                                r  result[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[15]
                            (input port)
  Destination:            result[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.319ns  (logic 1.386ns (41.772%)  route 1.932ns (58.228%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  b[15] (IN)
                         net (fo=0)                   0.000     0.000    b[15]
    K18                  IBUF (Prop_ibuf_I_O)         0.178     0.178 r  b_IBUF[15]_inst/O
                         net (fo=3, routed)           0.453     0.631    b_IBUF[15]
    SLICE_X1Y35          LUT6 (Prop_lut6_I1_O)        0.045     0.676 r  result_OBUF[15]_inst_i_2/O
                         net (fo=1, routed)           0.082     0.758    result_OBUF[15]_inst_i_2_n_0
    SLICE_X1Y35          LUT6 (Prop_lut6_I0_O)        0.045     0.803 r  result_OBUF[15]_inst_i_1/O
                         net (fo=2, routed)           1.397     2.200    result_OBUF[15]
    V3                   OBUF (Prop_obuf_I_O)         1.118     3.319 r  result_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.319    result[15]
    V3                                                                r  result[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[12]
                            (input port)
  Destination:            result[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.324ns  (logic 1.359ns (40.881%)  route 1.965ns (59.119%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  b[12] (IN)
                         net (fo=0)                   0.000     0.000    b[12]
    P19                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  b_IBUF[12]_inst/O
                         net (fo=3, routed)           0.487     0.643    b_IBUF[12]
    SLICE_X3Y35          LUT6 (Prop_lut6_I1_O)        0.045     0.688 r  result_OBUF[12]_inst_i_2/O
                         net (fo=1, routed)           0.135     0.823    result_OBUF[12]_inst_i_2_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I0_O)        0.045     0.868 r  result_OBUF[12]_inst_i_1/O
                         net (fo=2, routed)           1.344     2.211    result_OBUF[12]
    U2                   OBUF (Prop_obuf_I_O)         1.113     3.324 r  result_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.324    result[12]
    U2                                                                r  result[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[17]
                            (input port)
  Destination:            result[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.359ns  (logic 1.393ns (41.476%)  route 1.966ns (58.524%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J18                                               0.000     0.000 r  b[17] (IN)
                         net (fo=0)                   0.000     0.000    b[17]
    J18                  IBUF (Prop_ibuf_I_O)         0.184     0.184 r  b_IBUF[17]_inst/O
                         net (fo=3, routed)           0.473     0.657    b_IBUF[17]
    SLICE_X1Y36          LUT6 (Prop_lut6_I1_O)        0.045     0.702 r  result_OBUF[17]_inst_i_2/O
                         net (fo=1, routed)           0.094     0.796    result_OBUF[17]_inst_i_2_n_0
    SLICE_X3Y36          LUT6 (Prop_lut6_I0_O)        0.045     0.841 r  result_OBUF[17]_inst_i_1/O
                         net (fo=2, routed)           1.398     2.240    result_OBUF[17]
    V2                   OBUF (Prop_obuf_I_O)         1.119     3.359 r  result_OBUF[17]_inst/O
                         net (fo=0)                   0.000     3.359    result[17]
    V2                                                                r  result[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[18]
                            (input port)
  Destination:            result[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.429ns  (logic 1.388ns (40.469%)  route 2.042ns (59.531%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  b[18] (IN)
                         net (fo=0)                   0.000     0.000    b[18]
    J17                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  b_IBUF[18]_inst/O
                         net (fo=3, routed)           0.484     0.664    b_IBUF[18]
    SLICE_X1Y36          LUT6 (Prop_lut6_I1_O)        0.045     0.709 r  result_OBUF[18]_inst_i_2/O
                         net (fo=1, routed)           0.050     0.759    result_OBUF[18]_inst_i_2_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I0_O)        0.045     0.804 r  result_OBUF[18]_inst_i_1/O
                         net (fo=2, routed)           1.507     2.312    result_OBUF[18]
    U1                   OBUF (Prop_obuf_I_O)         1.118     3.429 r  result_OBUF[18]_inst/O
                         net (fo=0)                   0.000     3.429    result[18]
    U1                                                                r  result[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[11]
                            (input port)
  Destination:            result[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.462ns  (logic 1.362ns (39.345%)  route 2.100ns (60.655%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 r  b[11] (IN)
                         net (fo=0)                   0.000     0.000    b[11]
    R19                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  b_IBUF[11]_inst/O
                         net (fo=3, routed)           0.438     0.600    b_IBUF[11]
    SLICE_X1Y34          LUT6 (Prop_lut6_I1_O)        0.045     0.645 r  result_OBUF[11]_inst_i_2/O
                         net (fo=1, routed)           0.135     0.780    result_OBUF[11]_inst_i_2_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I0_O)        0.045     0.825 r  result_OBUF[11]_inst_i_1/O
                         net (fo=2, routed)           1.527     2.352    result_OBUF[11]
    U4                   OBUF (Prop_obuf_I_O)         1.109     3.462 r  result_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.462    result[11]
    U4                                                                r  result[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slt_reg[31]/G
                            (positive level-sensitive latch)
  Destination:            result[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.471ns  (logic 1.368ns (39.411%)  route 2.103ns (60.589%))
  Logic Levels:           4  (LDCE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          LDCE                         0.000     0.000 r  slt_reg[31]/G
    SLICE_X0Y39          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  slt_reg[31]/Q
                         net (fo=1, routed)           0.224     0.382    slt[31]
    SLICE_X1Y39          LUT5 (Prop_lut5_I0_O)        0.045     0.427 r  result_OBUF[30]_inst_i_6/O
                         net (fo=32, routed)          0.405     0.832    result_OBUF[30]_inst_i_6_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I5_O)        0.045     0.877 r  result_OBUF[19]_inst_i_1/O
                         net (fo=2, routed)           1.474     2.351    result_OBUF[19]
    T1                   OBUF (Prop_obuf_I_O)         1.120     3.471 r  result_OBUF[19]_inst/O
                         net (fo=0)                   0.000     3.471    result[19]
    T1                                                                r  result[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[13]
                            (input port)
  Destination:            result[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.472ns  (logic 1.366ns (39.337%)  route 2.106ns (60.663%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N19                                               0.000     0.000 r  b[13] (IN)
                         net (fo=0)                   0.000     0.000    b[13]
    N19                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  b_IBUF[13]_inst/O
                         net (fo=3, routed)           0.615     0.777    b_IBUF[13]
    SLICE_X3Y35          LUT6 (Prop_lut6_I1_O)        0.045     0.822 r  result_OBUF[13]_inst_i_2/O
                         net (fo=1, routed)           0.082     0.904    result_OBUF[13]_inst_i_2_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I0_O)        0.045     0.949 r  result_OBUF[13]_inst_i_1/O
                         net (fo=2, routed)           1.409     2.358    result_OBUF[13]
    U3                   OBUF (Prop_obuf_I_O)         1.114     3.472 r  result_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.472    result[13]
    U3                                                                r  result[13] (OUT)
  -------------------------------------------------------------------    -------------------





