================================================================================ 
Commit: 380b07423119c41230d181bc0757c5245ec7b63e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 26 18:53:58 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: b8979ac27e4c7d720c21815057fec345953f711f
Original commit date: Mon Feb 26 20:24:27 2018 +0800
Change-Id: Id8aa1259df995136cefb783832f243e4338ba24c
[NO HSD] Update BIOS ID to 124.4
Mon Feb 26 20:24:27 2018 +0800

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: ec54d7c2183f6ca661551170bc1e510bc0811d4a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 26 18:53:56 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: df32d13d0127ac2deca5e61b4b25a2b0edf4fdcf
Original commit date: Mon Feb 26 19:22:34 2018 +0800
Change-Id: I15ee3e660d48c16a53b94a841f878194e99a1fdf
Integrate CNL D0 Patch 0x1C
Impacted Platform: CannonLake U/Y
HSD: NO HSD

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: feec7e2e82893984296978b4b5973c68de88cfef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 23 16:48:26 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 8c510a3e3d63612dc873bb1dc95f6e84d90e8077
Original commit date: Mon Feb 19 21:46:33 2018 -0800
[TeamCity] Auto-Commit FSP
Mon Feb 19 21:46:33 2018 -0800

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspBinPkg/Fsp.fd

================================================================================ 
Commit: f242d346439811cd1ba3fac27f350fbb312959b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 23 16:48:25 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 24cff9f5534a6959874ef4d3d3817d29597fa68f
Original commit date: Mon Feb 19 20:54:38 2018 -0800
Change-Id: I665cd6b89cdd0139681f6dedae77379426faeda2
Integrate CNL D0 Patch 0x1A
Hsd-es-id: NO_HSD

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 1a373b24bd299c61ed4ee6f897057b02db18f3b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 23 16:48:24 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: bb1235a29bdc993c8c243915481fda2632994377
Original commit date: Mon Feb 19 21:03:13 2018 -0800
Change-Id: I0ce289234bf2107d52649a8ecc7310e4d3508feb
[NO HSD] Update BIOS ID to 124.3 and FSP/RC version to be 7.x.23.32
Hsd-es-id: NO HSD

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 2a0cafb55765670d85ee74c4419bc0931d0894eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 23 16:48:24 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 9ed91a29bf9eb4c6cc64a83316de1366d7c611b4
Original commit date: Fri Feb 16 15:35:26 2018 +0530
Change-Id: Ie21d35f03e70d6da2ce60f327b6cbd59251ab312
Title : [CNL] Integrate latest GOP V1016
Resolution : Update CNL GOP V1016
Impacted Platforms : CNL all
Hsd-es-id: 1604739676

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspBinPkg/SampleCode/Vbt/Vbt.bin
CannonLakeFspBinPkg/SampleCode/Vbt/Vbt.bsf
CannonLakeSiliconPkg/SampleCode/IntelGraphicsVbt/Vbt.bin
CannonLakeSiliconPkg/SystemAgent/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
CannonLakeSiliconPkg/SystemAgent/IntelGraphicsPeim/Binaries/IntelGraphicsPeimCnlDebug.efi

================================================================================ 
Commit: 973f02168ff8c43ed3e7f2029ac6916e6b114ac9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 23 16:48:23 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: a05bdddf8f06bb73b531f8533ddadbe23616e1dc
Original commit date: Thu Feb 15 17:12:21 2018 -0800
Change-Id: I091ef587ced59ae38424a8c8bceb5a749a62c231
CannonLakeSiliconPkg: [2202315629][CNL][MRC_WA] Workaround for RCH_REQ_TIMEOUT MCA and PC "10ad" in 1st boot
As MRC W/A for this issue, SAGV Low will be set to 1867 until root cause and proper fix is identified.
This change will only be applied to LPDDR4 on any D-Stepping U/Y SKU CPU.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e1cbc0976e968753ec7b3ea5e8f38b2d3c11c25d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 23 16:48:22 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 1eb6707141324457426a64adc38320ec6b2bc692
Original commit date: Mon Feb 5 15:26:09 2018 -0800
Change-Id: Id9a8cdedd6bdccf6f68f135376344bd1e9d62664
CannonLakeSiliconPkg: [KBL][CNL][ICL][MRC] Remove DIMM ODT Hi-Z from DDR4 sweep, 1DPC platforms
Change: MRC does not center TxVref correctly on DDR4 when ODT is disabled (Hi-Z). Remove Hi-Z option from sweep, as there is no power benefit from applying it

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: c66c57db24fc0f44c90b8dc4861aa55e973d7d28 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 23 16:48:22 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 8ef1638adc148d9f8c86bcaad22f4074ac3553cf
Original commit date: Tue Feb 6 10:34:05 2018 +0200
Change-Id: I57b4539c5fdcfb91ed6bdfa375c8dbc414969b4d
[CNL][MRC] MRC needs to reenable LP4 ODT Disabled steps
Issue: Recently ODT was re-enabled in CNL MRC, however several important steps that were previously disabled due to TxVref range limitation when ODT was disabled were not re-enabled.
Need to re-enable these steps.
Root Cause: Incomplete MRC change.
Change: These can be found by search for entries in the code ((Outputs->Frequency == f1067) && (Lpddr4)) and remove them.
Hsd-es-id: 1305541615
Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: edd868b8674a37949217a798896ea3e013ee0138 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 23 16:48:21 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: d4939ca819875c01f20a22898a517d4e7308835a
Original commit date: Thu Feb 8 20:30:19 2018 -0800
Change-Id: I85c128aa025334b0a9e2cdf01c0b4ef400d22892
CannonLakeSiliconPkg: [CNL][Y12] PPV CNL Y12 units hang in windows on 2667
Change: Skip SComp algorithm for Cmd/Ctl and bypass slew rate for LPDDR4.Channel mismatch was found in configuring Ctl SComp, that was fixed as well.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 1a6ee5c66aa121091506cd25d1e37b5ae581361a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 23 16:48:21 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 49723c6f1e0df2db04ccd1670344ba29162f6c54
Original commit date: Thu Feb 1 10:42:16 2018 -0800
Change-Id: Ic8a35284d9e9b8d516e5e5d0c74220afff837dcc
CannonLakeSiliconPkg: ECC using 1 dimm hynix hma82gs7mfr8n-tf no ab 1434 MRC bug in write leveling flyby training shows failing when passing DDR4 CNL H
Change: ECC byte overlapping with BYTE 5 data fixed to the byte8.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: c800da4d6bb7b2a763fccfc4488f04cc155f0ac1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 23 16:48:20 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 5c7d49a23d70c17e7d9c9ec47101d8534c81842f
Original commit date: Thu Jan 25 12:03:32 2018 -0800
Change-Id: I7d60532baef02749969573796eb163a92365eee7
CannonLakeSiliconPkg: [2201978554][CNL][MRC] MrcIssueMRR bit level deswizzling is incorrect for LPDDR4 Byte Mode parts
After the MRR command is sent using MRH, the MR results will be held in DDR_MR_RESULT_0_0_0_0_MCHBAR.
For LPDDR4, only Device[0] and Device[1] within this register will hold the MR result data, for both x8 and x16 devices. So for MRC to correctly deswizzle the MR data, adjustments need to be made to account for only having feedback from half of the devices within a SubChannel for LP4 x8 parts.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcMaintenance.c

================================================================================ 
Commit: c7d8d9473627bb4e9d45bd8f4407ef149ce760a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 23 16:47:59 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: dfc7199c5718ad29620efcb96809a78a193a120b
Original commit date: Thu Feb 1 15:15:41 2018 +0200
Change-Id: I993c20c03bcefaa727aab735c0c6515ff9c901cf
CannonLakeSiliconPkg: [CNL][MRC] CalcCpuImpedance called with wrong values
Request:
CalcCpuImpedance called with wrong values, as channel 2 and garbage sub channel
prints in logs shows:
Attempted to read from a Multicast. Group: TxEq(24) Channel: 2, SubCh: 3735928559, Rank: 0, Byte:
Change:
fix calling function with true values.
Hsd-es-id: 1305576166

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: d6a3a8fe2a15211d1b2a34b6050321acf0c573cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 23 16:47:58 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 100ce02c0c3a594b02614d23d818ab7dea21a038
Original commit date: Sun Feb 4 18:20:53 2018 +0800
Change-Id: Ifcc6c99398e13a860b01518c4617676f4554dad3
Title:[NO_HSD] Update CPU for RC 7.0.23.3x API Review
Resolution: Update Configblock/SetupVariable revision and correct API backward capability issue.
Impacted Platform: CannonLake and CoffeeLake
HSD: NONE

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Include/SetupVariable.h
CannonLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.c
CannonLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuOverclockingConfig.h
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuOcInitLib/CpuOcInit.c
CannonLakeSiliconPkg/Pch/Include/Library/PmcLib.h
CannonLakeSiliconPkg/Pch/Include/Register/PchRegsPmc.h
CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPmcLib/PmcLib.c
CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaOcInitLib/PeiSaOcInitLib.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 160807d8a679b7ffffe784105ea4f787e37d89b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 23 16:47:57 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 91159546e594659c823c9aa6d95f8c992aa9b7c6
Original commit date: Fri Feb 2 17:01:45 2018 -0800
Change-Id: I7573e7f1f45a401c9408d54b5118f64167857499
CannonLakeSiliconPkg: [CNL-H] CNLH62 Daily MRC BIOS -20180202 fails Read Leveling training.
Change: Reduced reserved bits by 1 to adjust the structure size to 32 in TrainingStepsEn2 else this corrupts other bits in MrcInput. .

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Cannonlake/MrcInterface.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: df1906cae5a64786c3e87726339f229856d0bab1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 23 16:47:57 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 22d1403788bc422a6e33b90d53cc3c46a32b5973
Original commit date: Thu Feb 1 15:46:54 2018 -0800
Change-Id: I1aa7e2bf100de0c90c4bec171c96c46fe49b22f2
CannonLakeSiliconPkg: [CNL][MRC] Incorrect WrVref shown in Write voltage centering 2D DDR4
Change: Mrc version number fix. Initilizing the rank used in to display the vref value for each byte.Please refer the sighting for modified files.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 59d034cc7513a7d4882fc358e577a0903151ab0e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 23 16:47:56 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: d1e75357141fdce61c04efe52cb5adfa81b622dd
Original commit date: Wed Jan 31 20:23:39 2018 -0800
Change-Id: I294d64891efa8c105fac734b398eed7eb76c7270
CannonLakeSiliconPkg: [CNL][MRC] Incorrect WrVref shown in Write voltage centering 2D DDR4
Change: Initilizing the rank used in to display the vref value for each byte

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 3c12ec900aba67c3b46d34537deeb64ae42800d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 23 16:46:11 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: b4dd090f22b1b0efa6d699bb44f01cb64e112838
Original commit date: Sun Jan 21 20:59:19 2018 +0200
Change-Id: I65187d8ce48a20776812b7e1196685acdc479d84
CannonLakeSiliconPkg: [CNL][MRC] Mrc should not allow mixed DQVREF ranges across channel
Issue: MRC is required to enforce a single channel does not mix different dqvref ranges when running DDR4.
Change: Added new step at then end of MRC training, which enforces a single Dq Vref value for all DRAMs and ranks in each channel. EV data shows a common range should always exist, thus MRC
simply sweeps through all DRAMs and ranks and if mixed ranges are chosed enforces a new Vref to Offset mapping which uses only one of the ranges.
Hsd-es-id: 1305450261
Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Cannonlake/MrcDebugHook.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Cannonlake/MrcInterface.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGlobal.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 6133821e26a1dedbf5a648aeac9ea7f648c24757 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 23 16:36:42 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 22d93a82f23b07827ff3f8dfa96d8da5f17279e1
Original commit date: Mon Feb 19 20:14:58 2018 -0800
Revert "CannonLakeSiliconPkg: [CNL][Y12] PPV CNL Y12 units hang in windows on 2667"
This reverts commit d2e2175a1a177a999e4495c98343a4bd3207679c.
Mon Feb 19 20:14:58 2018 -0800

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 7ca8663eea28abc15cd0dfb867457fb652bc2664 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 23 16:36:40 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 5e527c6e33448854b9dc725a4e71fee658d020bd
Original commit date: Wed Feb 14 14:27:13 2018 -0800
Change-Id: I8c9f1eee67142a178d63a97308bf39e303ef3515
[Title]:  [CNL-Y12] [CNL_PNP_Performance] CNL Y PL2 is not configured/aligned to the POR value
[Resolution]: Update latest VR POR spec which includes a changes for 9W CNL-Y POR
[Impacted Platform]: CNL-Y
[HSD]: 1305580816

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Cpu/Include/CpuPowerMgmt.h
CannonLakeSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/CpuInitPreResetCpl.c
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerLimits.c

================================================================================ 
Commit: ffab6edcb28c883a7eae1adaee94be89574c6042 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 23 16:36:38 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 1349cbe1b8a40a822ad0d72843fb9d25c10cb6bf
Original commit date: Mon Feb 12 13:26:53 2018 -0800
Change-Id: I7e077795ae9167c303c791713713b1a5f0895da4
TDC wrong configurtion for ULX.
Conditional defaults for HFRs get set during build time, thus conditionals that require boot time checks will be incorrect on first boot.
Resolution: Move boot time checks into policy update instead.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
CannonLakePlatSamplePkg/Setup/CpuSetup.c
CannonLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: 00880863d3de75028e5a3dc19359778464230737 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 23 16:36:36 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 54217b71e0c8a2455d2ab34136a3633e5b920b61
Original commit date: Thu Feb 8 12:56:26 2018 +0530
Change-Id: Ia120982e8ea5c9ea873599e3c83e9a00d3d4ff99
Title: [HSD#1305541290] TBT BIOS: TBT BIOS shall not execute go2sx mailbox command on S5/reboot cycle.
Desciption: Go2SX command should be executed only for S3 and S4 Entry.
Platform Impacted: All CNL and CFL platform.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Features/Tbt/TbtInit/Smm/TbtSmm.c

================================================================================ 
Commit: b98b596850b7659cd082fa24c143f9426fa243a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 23 16:36:34 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 3b713edf2d3f2ad44b6b8c820b337df515851775
Original commit date: Mon Feb 12 14:09:00 2018 -0800
Change-Id: I8b7ebb7e599fc7b24a2591be2d86f14eb194dee4
Integrate CNL D0 Patch 0x18
Ucode
1305474244: patch b1305216430_b1305250797 is broken
1305517110: PUSH from CNL: PCU_CR_PKG_SDC_CTL[SDC_WAS_ONCE_ENABLED] can be cleared using wrmsr
Pcode
1305547118: Exit latency programming for CNL Y/U
1305531711: From SKL: RATL throttles system at BIOS_CPL
Resolution: Update CNL D0 with Patch 0x18

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: f33022fc02eac43ef7e872019021f7e053ac584a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 23 16:36:32 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: d2e2175a1a177a999e4495c98343a4bd3207679c
Original commit date: Thu Feb 8 20:30:19 2018 -0800
Change-Id: I85c128aa025334b0a9e2cdf01c0b4ef400d22892
CannonLakeSiliconPkg: [CNL][Y12] PPV CNL Y12 units hang in windows on 2667
Change: Skip SComp algorithm for Cmd/Ctl and bypass slew rate for LPDDR4.Channel mismatch was found in configuring Ctl SComp, that was fixed as well.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
