;redcode
;assert 1
	SPL -9, @-12
	MOV -1, <-26
	SUB 421, 1
	SLT <-90, @-545
	SPL 0, <-742
	MOV -507, -27
	MOV -7, <-20
	SPL 0, <722
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @20
	JMN 425, 1
	SUB 421, 1
	ADD 290, 60
	DJN 250, 10
	DJN 250, 10
	MOV -9, <-20
	JMN 425, 1
	SLT 5, <8
	ADD 290, 60
	SUB @0, 2
	SLT 5, <8
	SLT 5, <8
	CMP @0, 2
	DJN 0, #2
	SUB @0, @2
	SUB @129, 106
	SLT 5, <8
	SUB 421, 1
	SUB 5, <8
	MOV -9, <-20
	SUB 100, -100
	SUB 100, -100
	ADD 210, 60
	DJN 250, 10
	SUB 0, 0
	DJN 250, 10
	DJN 250, 10
	SPL -100, -600
	SUB @0, @2
	SPL -100, -600
	SPL -100, -600
	JMN 425, 1
	JMN 425, 1
	MOV -1, <-26
	SUB 0, 800
	MOV -1, <-26
	MOV -1, <-26
	SUB 421, 1
	MOV -1, <-26
	SUB 421, 1
