{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624311179377 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624311179377 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 21 16:32:59 2021 " "Processing started: Mon Jun 21 16:32:59 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624311179377 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624311179377 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off parcial -c parcial " "Command: quartus_map --read_settings_files=on --write_settings_files=off parcial -c parcial" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624311179377 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1624311179618 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1624311179618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/proyectos/addsub/addsub.sv 1 1 " "Found 1 design units, including 1 entities, in source file /proyectos/addsub/addsub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addsub " "Found entity 1: addsub" {  } { { "../addsub/addsub.sv" "" { Text "X:/proyectos/addsub/addsub.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624311186307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624311186307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/proyectos/regn/regn.sv 1 1 " "Found 1 design units, including 1 entities, in source file /proyectos/regn/regn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regn " "Found entity 1: regn" {  } { { "../regn/regn.sv" "" { Text "X:/proyectos/regn/regn.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624311186308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624311186308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/proyectos/upcount/upcount.sv 1 1 " "Found 1 design units, including 1 entities, in source file /proyectos/upcount/upcount.sv" { { "Info" "ISGN_ENTITY_NAME" "1 upcount " "Found entity 1: upcount" {  } { { "../upcount/upcount.sv" "" { Text "X:/proyectos/upcount/upcount.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624311186309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624311186309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/proyectos/dec3to8/dec3to8.sv 1 1 " "Found 1 design units, including 1 entities, in source file /proyectos/dec3to8/dec3to8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dec3to8 " "Found entity 1: dec3to8" {  } { { "../dec3to8/dec3to8.sv" "" { Text "X:/proyectos/dec3to8/dec3to8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624311186310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624311186310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parcial.sv 1 1 " "Found 1 design units, including 1 entities, in source file parcial.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parcial " "Found entity 1: parcial" {  } { { "parcial.sv" "" { Text "X:/proyectos/parcial/parcial.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624311186312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624311186312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Clock parcial.sv(33) " "Verilog HDL Implicit Net warning at parcial.sv(33): created implicit net for \"Clock\"" {  } { { "parcial.sv" "" { Text "X:/proyectos/parcial/parcial.sv" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624311186312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Buswires parcial.sv(178) " "Verilog HDL Implicit Net warning at parcial.sv(178): created implicit net for \"Buswires\"" {  } { { "parcial.sv" "" { Text "X:/proyectos/parcial/parcial.sv" 178 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624311186312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock parcial.sv(182) " "Verilog HDL Implicit Net warning at parcial.sv(182): created implicit net for \"clock\"" {  } { { "parcial.sv" "" { Text "X:/proyectos/parcial/parcial.sv" 182 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624311186312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R5 parcial.sv(188) " "Verilog HDL Implicit Net warning at parcial.sv(188): created implicit net for \"R5\"" {  } { { "parcial.sv" "" { Text "X:/proyectos/parcial/parcial.sv" 188 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624311186312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IRin parcial.sv(193) " "Verilog HDL Implicit Net warning at parcial.sv(193): created implicit net for \"IRin\"" {  } { { "parcial.sv" "" { Text "X:/proyectos/parcial/parcial.sv" 193 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624311186312 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "parcial " "Elaborating entity \"parcial\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1624311186336 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DIN parcial.sv(214) " "Verilog HDL Always Construct warning at parcial.sv(214): variable \"DIN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "parcial.sv" "" { Text "X:/proyectos/parcial/parcial.sv" 214 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624311186338 "|parcial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "G parcial.sv(215) " "Verilog HDL Always Construct warning at parcial.sv(215): variable \"G\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "parcial.sv" "" { Text "X:/proyectos/parcial/parcial.sv" 215 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624311186338 "|parcial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R0 parcial.sv(216) " "Verilog HDL Always Construct warning at parcial.sv(216): variable \"R0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "parcial.sv" "" { Text "X:/proyectos/parcial/parcial.sv" 216 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624311186338 "|parcial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R1 parcial.sv(217) " "Verilog HDL Always Construct warning at parcial.sv(217): variable \"R1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "parcial.sv" "" { Text "X:/proyectos/parcial/parcial.sv" 217 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624311186338 "|parcial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R2 parcial.sv(218) " "Verilog HDL Always Construct warning at parcial.sv(218): variable \"R2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "parcial.sv" "" { Text "X:/proyectos/parcial/parcial.sv" 218 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624311186338 "|parcial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R3 parcial.sv(219) " "Verilog HDL Always Construct warning at parcial.sv(219): variable \"R3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "parcial.sv" "" { Text "X:/proyectos/parcial/parcial.sv" 219 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624311186338 "|parcial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R4 parcial.sv(220) " "Verilog HDL Always Construct warning at parcial.sv(220): variable \"R4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "parcial.sv" "" { Text "X:/proyectos/parcial/parcial.sv" 220 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624311186338 "|parcial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R5 parcial.sv(221) " "Verilog HDL Always Construct warning at parcial.sv(221): variable \"R5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "parcial.sv" "" { Text "X:/proyectos/parcial/parcial.sv" 221 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624311186338 "|parcial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R6 parcial.sv(222) " "Verilog HDL Always Construct warning at parcial.sv(222): variable \"R6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "parcial.sv" "" { Text "X:/proyectos/parcial/parcial.sv" 222 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624311186338 "|parcial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R7 parcial.sv(223) " "Verilog HDL Always Construct warning at parcial.sv(223): variable \"R7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "parcial.sv" "" { Text "X:/proyectos/parcial/parcial.sv" 223 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624311186338 "|parcial"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DIN parcial.sv(224) " "Verilog HDL Always Construct warning at parcial.sv(224): variable \"DIN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "parcial.sv" "" { Text "X:/proyectos/parcial/parcial.sv" 224 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624311186338 "|parcial"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "parcial.sv(212) " "Verilog HDL Case Statement information at parcial.sv(212): all case item expressions in this case statement are onehot" {  } { { "parcial.sv" "" { Text "X:/proyectos/parcial/parcial.sv" 212 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1624311186338 "|parcial"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upcount upcount:Tstep " "Elaborating entity \"upcount\" for hierarchy \"upcount:Tstep\"" {  } { { "parcial.sv" "Tstep" { Text "X:/proyectos/parcial/parcial.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624311186339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 dec3to8:decx " "Elaborating entity \"dec3to8\" for hierarchy \"dec3to8:decx\"" {  } { { "parcial.sv" "decx" { Text "X:/proyectos/parcial/parcial.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624311186340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn regn:reg_0 " "Elaborating entity \"regn\" for hierarchy \"regn:reg_0\"" {  } { { "parcial.sv" "reg_0" { Text "X:/proyectos/parcial/parcial.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624311186341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn regn:reg_IR " "Elaborating entity \"regn\" for hierarchy \"regn:reg_IR\"" {  } { { "parcial.sv" "reg_IR" { Text "X:/proyectos/parcial/parcial.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624311186344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub addsub:sum " "Elaborating entity \"addsub\" for hierarchy \"addsub:sum\"" {  } { { "parcial.sv" "sum" { Text "X:/proyectos/parcial/parcial.sv" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624311186345 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Buswires " "Net \"Buswires\" is missing source, defaulting to GND" {  } { { "parcial.sv" "Buswires" { Text "X:/proyectos/parcial/parcial.sv" 178 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1624311186360 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1624311186360 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Buswires " "Net \"Buswires\" is missing source, defaulting to GND" {  } { { "parcial.sv" "Buswires" { Text "X:/proyectos/parcial/parcial.sv" 178 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1624311186360 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1624311186360 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Buswires " "Net \"Buswires\" is missing source, defaulting to GND" {  } { { "parcial.sv" "Buswires" { Text "X:/proyectos/parcial/parcial.sv" 178 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1624311186360 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1624311186360 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Clock " "Net \"Clock\" is missing source, defaulting to GND" {  } { { "parcial.sv" "Clock" { Text "X:/proyectos/parcial/parcial.sv" 33 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1624311186360 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Buswires " "Net \"Buswires\" is missing source, defaulting to GND" {  } { { "parcial.sv" "Buswires" { Text "X:/proyectos/parcial/parcial.sv" 178 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1624311186360 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1624311186360 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1624311186580 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Done GND " "Pin \"Done\" is stuck at GND" {  } { { "parcial.sv" "" { Text "X:/proyectos/parcial/parcial.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624311186596 "|parcial|Done"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1624311186596 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1624311186600 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1624311187044 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624311187044 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Resetn " "No output dependent on input pin \"Resetn\"" {  } { { "parcial.sv" "" { Text "X:/proyectos/parcial/parcial.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624311187065 "|parcial|Resetn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "lock " "No output dependent on input pin \"lock\"" {  } { { "parcial.sv" "" { Text "X:/proyectos/parcial/parcial.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624311187065 "|parcial|lock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Run " "No output dependent on input pin \"Run\"" {  } { { "parcial.sv" "" { Text "X:/proyectos/parcial/parcial.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624311187065 "|parcial|Run"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1624311187065 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "36 " "Implemented 36 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1624311187065 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1624311187065 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1624311187065 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4731 " "Peak virtual memory: 4731 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624311187076 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 21 16:33:07 2021 " "Processing ended: Mon Jun 21 16:33:07 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624311187076 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624311187076 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624311187076 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624311187076 ""}
