==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cnn/cnn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn/conv_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn/conv_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn/dense_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn/dense_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn/dense_out.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn/flat.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn/max_pool_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn/max_pool_2.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:39 . Memory (MB): peak = 187.492 ; gain = 96.012
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:39 . Memory (MB): peak = 187.492 ; gain = 96.012
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:40 . Memory (MB): peak = 187.492 ; gain = 96.012
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:40 . Memory (MB): peak = 187.492 ; gain = 96.012
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Dense_3_Loop' (cnn/dense_out.cpp:32) in function 'dense_out' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Flat_3_Loop' (cnn/dense_out.cpp:37) in function 'dense_out' completely with a factor of 30.
INFO: [XFORM 203-102] Partitioning array 'dense_out_weights' in dimension 1 automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 187.492 ; gain = 96.012
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:50 . Memory (MB): peak = 259.531 ; gain = 168.051
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.837 seconds; current allocated memory: 203.372 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 203.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 204.107 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 204.432 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 204.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 205.114 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 205.339 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 205.651 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 205.771 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 205.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 206.103 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 206.286 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 206.424 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 206.611 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 206.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 206.885 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Dense_3_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 127.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.294 seconds; current allocated memory: 207.622 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.331 seconds; current allocated memory: 208.981 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.296 seconds; current allocated memory: 209.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.396 seconds; current allocated memory: 209.702 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights' to 'conv_1_conv_1_weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fadd_32ns_32ns_32_4_full_dsp_1' to 'cnn_fadd_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fmul_32ns_32ns_32_2_max_dsp_1' to 'cnn_fmul_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fcmp_32ns_32ns_1_2_1' to 'cnn_fcmp_32ns_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.369 seconds; current allocated memory: 210.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_1'.
INFO: [HLS 200-111]  Elapsed time: 0.326 seconds; current allocated memory: 211.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights' to 'conv_2_conv_2_weifYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 212.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2'.
INFO: [HLS 200-111]  Elapsed time: 0.357 seconds; current allocated memory: 212.650 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flat'.
INFO: [HLS 200-111]  Elapsed time: 0.279 seconds; current allocated memory: 213.040 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_1_dense_1_weights' to 'dense_1_dense_1_wg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_1_dense_1_bias' to 'dense_1_dense_1_bhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_1'.
INFO: [HLS 200-111]  Elapsed time: 0.258 seconds; current allocated memory: 213.518 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights' to 'dense_2_dense_2_wibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_bias' to 'dense_2_dense_2_bjbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_2'.
INFO: [HLS 200-111]  Elapsed time: 0.314 seconds; current allocated memory: 214.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnn_fdiv_32ns_32ns_32_8_1' to 'cnn_fdiv_32ns_32nkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fexp_32ns_32ns_32_5_full_dsp_1' to 'cnn_fexp_32ns_32nlbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fdiv_32ns_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fexp_32ns_32nlbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'soft_max'.
INFO: [HLS 200-111]  Elapsed time: 0.304 seconds; current allocated memory: 214.455 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_out_dense_out_weights_0' to 'dense_out_dense_omb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_out_dense_out_weights_1' to 'dense_out_dense_oncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_out_dense_out_weights_2' to 'dense_out_dense_oocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_out_dense_out_weights_3' to 'dense_out_dense_opcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_out_dense_out_weights_4' to 'dense_out_dense_oqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_out_dense_out_weights_5' to 'dense_out_dense_orcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_out_dense_out_weights_6' to 'dense_out_dense_osc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_out_dense_out_weights_7' to 'dense_out_dense_otde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_out_dense_out_weights_8' to 'dense_out_dense_oudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_out_dense_out_weights_9' to 'dense_out_dense_ovdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_out_dense_out_weights_10' to 'dense_out_dense_owdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_out_dense_out_weights_11' to 'dense_out_dense_oxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_out_dense_out_weights_12' to 'dense_out_dense_oyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_out_dense_out_weights_13' to 'dense_out_dense_ozec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_out_dense_out_weights_14' to 'dense_out_dense_oAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_out_dense_out_weights_15' to 'dense_out_dense_oBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_out_dense_out_weights_16' to 'dense_out_dense_oCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_out_dense_out_weights_17' to 'dense_out_dense_oDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_out_dense_out_weights_18' to 'dense_out_dense_oEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_out_dense_out_weights_19' to 'dense_out_dense_oFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_out_dense_out_weights_20' to 'dense_out_dense_oGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_out_dense_out_weights_21' to 'dense_out_dense_oHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_out_dense_out_weights_22' to 'dense_out_dense_oIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_out_dense_out_weights_23' to 'dense_out_dense_oJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_out_dense_out_weights_24' to 'dense_out_dense_oKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_out_dense_out_weights_25' to 'dense_out_dense_oLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_out_dense_out_weights_26' to 'dense_out_dense_oMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_out_dense_out_weights_27' to 'dense_out_dense_oNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_out_dense_out_weights_28' to 'dense_out_dense_oOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_out_dense_out_weights_29' to 'dense_out_dense_oPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_out_dense_out_bias' to 'dense_out_dense_oQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_out_dense_array' to 'dense_out_dense_aRg6' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_out' is 8060 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32ncud': 31 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32ndEe': 30 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_out'.
INFO: [HLS 200-111]  Elapsed time: 0.634 seconds; current allocated memory: 218.639 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/cnn_input' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/prediction' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CRTL_BUS.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn/cnn_input_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn/cnn_input_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111]  Elapsed time: 0.952 seconds; current allocated memory: 220.145 MB.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weibkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_bias_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weifYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_bias_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_1_dense_1_wg8j_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_1_dense_1_bhbi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wibs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_bjbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_out_dense_omb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_out_dense_oncg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_out_dense_oocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_out_dense_opcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_out_dense_oqcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_out_dense_orcU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_out_dense_osc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_out_dense_otde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_out_dense_oudo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_out_dense_ovdy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_out_dense_owdI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_out_dense_oxdS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_out_dense_oyd2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_out_dense_ozec_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_out_dense_oAem_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_out_dense_oBew_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_out_dense_oCeG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_out_dense_oDeQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_out_dense_oEe0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_out_dense_oFfa_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_out_dense_oGfk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_out_dense_oHfu_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_out_dense_oIfE_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_out_dense_oJfO_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_out_dense_oKfY_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_out_dense_oLf8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_out_dense_oMgi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_out_dense_oNgs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_out_dense_oOgC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_out_dense_oPgM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_out_dense_oQgW_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'dense_out_dense_aRg6_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_out_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_1_out_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_2_out_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_2_out_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'cnn_dense_1_out_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'cnn_dense_2_out_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_input_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:01:05 . Memory (MB): peak = 311.719 ; gain = 220.238
INFO: [VHDL 208-304] Generating VHDL RTL for cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn.
INFO: [HLS 200-112] Total elapsed time: 64.764 seconds; peak allocated memory: 220.145 MB.
