{"vcs1":{"timestamp_begin":1747651221.317221216, "rt":11.90, "ut":12.09, "st":0.69}}
{"vcselab":{"timestamp_begin":1747651233.301193655, "rt":0.48, "ut":0.32, "st":0.11}}
{"link":{"timestamp_begin":1747651233.883961760, "rt":0.52, "ut":0.21, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747651220.609813159}
{"VCS_COMP_START_TIME": 1747651220.609813159}
{"VCS_COMP_END_TIME": 1747651234.592825250}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 492116}}
{"vcselab": {"peak_mem": 183888}}
