onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate /CPU_testbench/dut/prog_counter/clk
add wave -noupdate /CPU_testbench/dut/prog_counter/reset
add wave -noupdate -radix unsigned -childformat {{{/CPU_testbench/dut/prog_counter/instr_addr_out[63]} -radix unsigned} {{/CPU_testbench/dut/prog_counter/instr_addr_out[62]} -radix unsigned} {{/CPU_testbench/dut/prog_counter/instr_addr_out[61]} -radix unsigned} {{/CPU_testbench/dut/prog_counter/instr_addr_out[60]} -radix unsigned} {{/CPU_testbench/dut/prog_counter/instr_addr_out[59]} -radix unsigned} {{/CPU_testbench/dut/prog_counter/instr_addr_out[58]} -radix unsigned} {{/CPU_testbench/dut/prog_counter/instr_addr_out[57]} -radix unsigned} {{/CPU_testbench/dut/prog_counter/instr_addr_out[56]} -radix unsigned} {{/CPU_testbench/dut/prog_counter/instr_addr_out[55]} -radix unsigned} {{/CPU_testbench/dut/prog_counter/instr_addr_out[54]} -radix unsigned} {{/CPU_testbench/dut/prog_counter/instr_addr_out[53]} -radix unsigned} {{/CPU_testbench/dut/prog_counter/instr_addr_out[52]} -radix unsigned} {{/CPU_testbench/dut/prog_counter/instr_addr_out[51]} -radix unsigned} {{/CPU_testbench/dut/prog_counter/instr_addr_out[50]} -radix unsigned} {{/CPU_testbench/dut/prog_counter/instr_addr_out[49]} -radix unsigned} {{/CPU_testbench/dut/prog_counter/instr_addr_out[48]} -radix unsigned} {{/CPU_testbench/dut/prog_counter/instr_addr_out[47]} -radix unsigned} {{/CPU_testbench/dut/prog_counter/instr_addr_out[46]} -radix unsigned} {{/CPU_testbench/dut/prog_counter/instr_addr_out[45]} -radix unsigned} {{/CPU_testbench/dut/prog_counter/instr_addr_out[44]} -radix unsigned} {{/CPU_testbench/dut/prog_counter/instr_addr_out[43]} -radix unsigned} {{/CPU_testbench/dut/prog_counter/instr_addr_out[42]} -radix unsigned} {{/CPU_testbench/dut/prog_counter/instr_addr_out[41]} -radix unsigned} {{/CPU_testbench/dut/prog_counter/instr_addr_out[40]} -radix unsigned} {{/CPU_testbench/dut/prog_counter/instr_addr_out[39]} -radix unsigned} {{/CPU_testbench/dut/prog_counter/instr_addr_out[38]} -radix unsigned} {{/CPU_testbench/dut/prog_counter/instr_addr_out[37]} -radix unsigned} {{/CPU_testbench/dut/prog_counter/instr_addr_out[36]} -radix unsigned} {{/CPU_testbench/dut/prog_counter/instr_addr_out[35]} -radix unsigned} {{/CPU_testbench/dut/prog_counter/instr_addr_out[34]} -radix unsigned} {{/CPU_testbench/dut/prog_counter/instr_addr_out[33]} -radix unsigned} {{/CPU_testbench/dut/prog_counter/instr_addr_out[32]} -radix unsigned} {{/CPU_testbench/dut/prog_counter/instr_addr_out[31]} -radix unsigned} {{/CPU_testbench/dut/prog_counter/instr_addr_out[30]} -radix unsigned} {{/CPU_testbench/dut/prog_counter/instr_addr_out[29]} -radix unsigned} {{/CPU_testbench/dut/prog_counter/instr_addr_out[28]} -radix unsigned} {{/CPU_testbench/dut/prog_counter/instr_addr_out[27]} -radix unsigned} {{/CPU_testbench/dut/prog_counter/instr_addr_out[26]} -radix unsigned} {{/CPU_testbench/dut/prog_counter/instr_addr_out[25]} -radix unsigned} {{/CPU_testbench/dut/prog_counter/instr_addr_out[24]} -radix unsigned} {{/CPU_testbench/dut/prog_counter/instr_addr_out[23]} -radix unsigned} {{/CPU_testbench/dut/prog_counter/instr_addr_out[22]} -radix unsigned} {{/CPU_testbench/dut/prog_counter/instr_addr_out[21]} -radix unsigned} {{/CPU_testbench/dut/prog_counter/instr_addr_out[20]} -radix unsigned} {{/CPU_testbench/dut/prog_counter/instr_addr_out[19]} -radix unsigned} {{/CPU_testbench/dut/prog_counter/instr_addr_out[18]} -radix unsigned} {{/CPU_testbench/dut/prog_counter/instr_addr_out[17]} -radix unsigned} {{/CPU_testbench/dut/prog_counter/instr_addr_out[16]} -radix unsigned} {{/CPU_testbench/dut/prog_counter/instr_addr_out[15]} -radix unsigned} {{/CPU_testbench/dut/prog_counter/instr_addr_out[14]} -radix unsigned} {{/CPU_testbench/dut/prog_counter/instr_addr_out[13]} -radix unsigned} {{/CPU_testbench/dut/prog_counter/instr_addr_out[12]} -radix unsigned} {{/CPU_testbench/dut/prog_counter/instr_addr_out[11]} -radix unsigned} {{/CPU_testbench/dut/prog_counter/instr_addr_out[10]} -radix unsigned} {{/CPU_testbench/dut/prog_counter/instr_addr_out[9]} -radix unsigned} {{/CPU_testbench/dut/prog_counter/instr_addr_out[8]} -radix unsigned} {{/CPU_testbench/dut/prog_counter/instr_addr_out[7]} -radix unsigned} {{/CPU_testbench/dut/prog_counter/instr_addr_out[6]} -radix unsigned} {{/CPU_testbench/dut/prog_counter/instr_addr_out[5]} -radix unsigned} {{/CPU_testbench/dut/prog_counter/instr_addr_out[4]} -radix unsigned} {{/CPU_testbench/dut/prog_counter/instr_addr_out[3]} -radix unsigned} {{/CPU_testbench/dut/prog_counter/instr_addr_out[2]} -radix unsigned} {{/CPU_testbench/dut/prog_counter/instr_addr_out[1]} -radix unsigned} {{/CPU_testbench/dut/prog_counter/instr_addr_out[0]} -radix unsigned}} -subitemconfig {{/CPU_testbench/dut/prog_counter/instr_addr_out[63]} {-height 15 -radix unsigned} {/CPU_testbench/dut/prog_counter/instr_addr_out[62]} {-height 15 -radix unsigned} {/CPU_testbench/dut/prog_counter/instr_addr_out[61]} {-height 15 -radix unsigned} {/CPU_testbench/dut/prog_counter/instr_addr_out[60]} {-height 15 -radix unsigned} {/CPU_testbench/dut/prog_counter/instr_addr_out[59]} {-height 15 -radix unsigned} {/CPU_testbench/dut/prog_counter/instr_addr_out[58]} {-height 15 -radix unsigned} {/CPU_testbench/dut/prog_counter/instr_addr_out[57]} {-height 15 -radix unsigned} {/CPU_testbench/dut/prog_counter/instr_addr_out[56]} {-height 15 -radix unsigned} {/CPU_testbench/dut/prog_counter/instr_addr_out[55]} {-height 15 -radix unsigned} {/CPU_testbench/dut/prog_counter/instr_addr_out[54]} {-height 15 -radix unsigned} {/CPU_testbench/dut/prog_counter/instr_addr_out[53]} {-height 15 -radix unsigned} {/CPU_testbench/dut/prog_counter/instr_addr_out[52]} {-height 15 -radix unsigned} {/CPU_testbench/dut/prog_counter/instr_addr_out[51]} {-height 15 -radix unsigned} {/CPU_testbench/dut/prog_counter/instr_addr_out[50]} {-height 15 -radix unsigned} {/CPU_testbench/dut/prog_counter/instr_addr_out[49]} {-height 15 -radix unsigned} {/CPU_testbench/dut/prog_counter/instr_addr_out[48]} {-height 15 -radix unsigned} {/CPU_testbench/dut/prog_counter/instr_addr_out[47]} {-height 15 -radix unsigned} {/CPU_testbench/dut/prog_counter/instr_addr_out[46]} {-height 15 -radix unsigned} {/CPU_testbench/dut/prog_counter/instr_addr_out[45]} {-height 15 -radix unsigned} {/CPU_testbench/dut/prog_counter/instr_addr_out[44]} {-height 15 -radix unsigned} {/CPU_testbench/dut/prog_counter/instr_addr_out[43]} {-height 15 -radix unsigned} {/CPU_testbench/dut/prog_counter/instr_addr_out[42]} {-height 15 -radix unsigned} {/CPU_testbench/dut/prog_counter/instr_addr_out[41]} {-height 15 -radix unsigned} {/CPU_testbench/dut/prog_counter/instr_addr_out[40]} {-height 15 -radix unsigned} {/CPU_testbench/dut/prog_counter/instr_addr_out[39]} {-height 15 -radix unsigned} {/CPU_testbench/dut/prog_counter/instr_addr_out[38]} {-height 15 -radix unsigned} {/CPU_testbench/dut/prog_counter/instr_addr_out[37]} {-height 15 -radix unsigned} {/CPU_testbench/dut/prog_counter/instr_addr_out[36]} {-height 15 -radix unsigned} {/CPU_testbench/dut/prog_counter/instr_addr_out[35]} {-height 15 -radix unsigned} {/CPU_testbench/dut/prog_counter/instr_addr_out[34]} {-height 15 -radix unsigned} {/CPU_testbench/dut/prog_counter/instr_addr_out[33]} {-height 15 -radix unsigned} {/CPU_testbench/dut/prog_counter/instr_addr_out[32]} {-height 15 -radix unsigned} {/CPU_testbench/dut/prog_counter/instr_addr_out[31]} {-height 15 -radix unsigned} {/CPU_testbench/dut/prog_counter/instr_addr_out[30]} {-height 15 -radix unsigned} {/CPU_testbench/dut/prog_counter/instr_addr_out[29]} {-height 15 -radix unsigned} {/CPU_testbench/dut/prog_counter/instr_addr_out[28]} {-height 15 -radix unsigned} {/CPU_testbench/dut/prog_counter/instr_addr_out[27]} {-height 15 -radix unsigned} {/CPU_testbench/dut/prog_counter/instr_addr_out[26]} {-height 15 -radix unsigned} {/CPU_testbench/dut/prog_counter/instr_addr_out[25]} {-height 15 -radix unsigned} {/CPU_testbench/dut/prog_counter/instr_addr_out[24]} {-height 15 -radix unsigned} {/CPU_testbench/dut/prog_counter/instr_addr_out[23]} {-height 15 -radix unsigned} {/CPU_testbench/dut/prog_counter/instr_addr_out[22]} {-height 15 -radix unsigned} {/CPU_testbench/dut/prog_counter/instr_addr_out[21]} {-height 15 -radix unsigned} {/CPU_testbench/dut/prog_counter/instr_addr_out[20]} {-height 15 -radix unsigned} {/CPU_testbench/dut/prog_counter/instr_addr_out[19]} {-height 15 -radix unsigned} {/CPU_testbench/dut/prog_counter/instr_addr_out[18]} {-height 15 -radix unsigned} {/CPU_testbench/dut/prog_counter/instr_addr_out[17]} {-height 15 -radix unsigned} {/CPU_testbench/dut/prog_counter/instr_addr_out[16]} {-height 15 -radix unsigned} {/CPU_testbench/dut/prog_counter/instr_addr_out[15]} {-height 15 -radix unsigned} {/CPU_testbench/dut/prog_counter/instr_addr_out[14]} {-height 15 -radix unsigned} {/CPU_testbench/dut/prog_counter/instr_addr_out[13]} {-height 15 -radix unsigned} {/CPU_testbench/dut/prog_counter/instr_addr_out[12]} {-height 15 -radix unsigned} {/CPU_testbench/dut/prog_counter/instr_addr_out[11]} {-height 15 -radix unsigned} {/CPU_testbench/dut/prog_counter/instr_addr_out[10]} {-height 15 -radix unsigned} {/CPU_testbench/dut/prog_counter/instr_addr_out[9]} {-height 15 -radix unsigned} {/CPU_testbench/dut/prog_counter/instr_addr_out[8]} {-height 15 -radix unsigned} {/CPU_testbench/dut/prog_counter/instr_addr_out[7]} {-height 15 -radix unsigned} {/CPU_testbench/dut/prog_counter/instr_addr_out[6]} {-height 15 -radix unsigned} {/CPU_testbench/dut/prog_counter/instr_addr_out[5]} {-height 15 -radix unsigned} {/CPU_testbench/dut/prog_counter/instr_addr_out[4]} {-height 15 -radix unsigned} {/CPU_testbench/dut/prog_counter/instr_addr_out[3]} {-height 15 -radix unsigned} {/CPU_testbench/dut/prog_counter/instr_addr_out[2]} {-height 15 -radix unsigned} {/CPU_testbench/dut/prog_counter/instr_addr_out[1]} {-height 15 -radix unsigned} {/CPU_testbench/dut/prog_counter/instr_addr_out[0]} {-height 15 -radix unsigned}} /CPU_testbench/dut/prog_counter/instr_addr_out
add wave -noupdate -radix decimal /CPU_testbench/dut/next_pc
add wave -noupdate -radix decimal /CPU_testbench/dut/next_pc_final
add wave -noupdate -radix decimal /CPU_testbench/dut/RF_stage/data_b_reg
add wave -noupdate -radix decimal /CPU_testbench/dut/RF_stage/data_to_reg_mem
add wave -noupdate -radix decimal /CPU_testbench/dut/RF_stage/BR_addr
add wave -noupdate /CPU_testbench/dut/accelerated
add wave -noupdate /CPU_testbench/dut/instr_out/instruction
add wave -noupdate /CPU_testbench/dut/EX_stage/neg_reg
add wave -noupdate /CPU_testbench/dut/EX_stage/zero_reg
add wave -noupdate /CPU_testbench/dut/EX_stage/overflow_reg
add wave -noupdate /CPU_testbench/dut/EX_stage/carry_out_reg
add wave -noupdate /CPU_testbench/dut/MEM_stage/MemWrite_reg_mem
add wave -noupdate /CPU_testbench/dut/MEM_stage/read_en_reg_mem
add wave -noupdate -radix decimal /CPU_testbench/dut/MEM_stage/alu_result_reg
add wave -noupdate /CPU_testbench/dut/RF_stage/fu/rd_ex_rm_rf
add wave -noupdate /CPU_testbench/dut/RF_stage/fu/sel_1
add wave -noupdate /CPU_testbench/dut/RF_stage/fu/sel_2
add wave -noupdate /CPU_testbench/dut/RF_stage/sel_3
add wave -noupdate -radix decimal /CPU_testbench/dut/EX_stage/alu_1/A
add wave -noupdate -radix decimal /CPU_testbench/dut/EX_stage/alu_1/B
add wave -noupdate -radix decimal /CPU_testbench/dut/EX_stage/alu_1/result
add wave -noupdate -radix decimal /CPU_testbench/dut/RF_stage/reg3_loc/data_out
add wave -noupdate /CPU_testbench/dut/RF_stage/instr_reg_wb
add wave -noupdate -radix decimal /CPU_testbench/dut/RF_stage/RegFile/WriteRegister
add wave -noupdate -radix decimal /CPU_testbench/dut/RF_stage/RegFile/WriteData
add wave -noupdate -radix binary /CPU_testbench/dut/RF_stage/RegFile/RegWrite
add wave -noupdate /CPU_testbench/dut/MEM_stage/MemToReg_reg_mem
add wave -noupdate -radix decimal /CPU_testbench/dut/MEM_stage/norm_result_mem
add wave -noupdate -radix decimal /CPU_testbench/dut/reg_4/data_to_reg
add wave -noupdate /CPU_testbench/dut/reg_4/RegWrite_reg_wb
add wave -noupdate -childformat {{{/CPU_testbench/dut/RF_stage/RegFile/reg_out[0]} -radix decimal} {{/CPU_testbench/dut/RF_stage/RegFile/reg_out[1]} -radix decimal} {{/CPU_testbench/dut/RF_stage/RegFile/reg_out[2]} -radix decimal} {{/CPU_testbench/dut/RF_stage/RegFile/reg_out[3]} -radix decimal} {{/CPU_testbench/dut/RF_stage/RegFile/reg_out[4]} -radix decimal} {{/CPU_testbench/dut/RF_stage/RegFile/reg_out[5]} -radix decimal} {{/CPU_testbench/dut/RF_stage/RegFile/reg_out[6]} -radix decimal} {{/CPU_testbench/dut/RF_stage/RegFile/reg_out[7]} -radix decimal} {{/CPU_testbench/dut/RF_stage/RegFile/reg_out[8]} -radix decimal} {{/CPU_testbench/dut/RF_stage/RegFile/reg_out[9]} -radix decimal} {{/CPU_testbench/dut/RF_stage/RegFile/reg_out[10]} -radix decimal} {{/CPU_testbench/dut/RF_stage/RegFile/reg_out[11]} -radix decimal} {{/CPU_testbench/dut/RF_stage/RegFile/reg_out[12]} -radix decimal} {{/CPU_testbench/dut/RF_stage/RegFile/reg_out[13]} -radix decimal} {{/CPU_testbench/dut/RF_stage/RegFile/reg_out[14]} -radix decimal} {{/CPU_testbench/dut/RF_stage/RegFile/reg_out[15]} -radix decimal} {{/CPU_testbench/dut/RF_stage/RegFile/reg_out[16]} -radix decimal} {{/CPU_testbench/dut/RF_stage/RegFile/reg_out[17]} -radix decimal} {{/CPU_testbench/dut/RF_stage/RegFile/reg_out[18]} -radix decimal} {{/CPU_testbench/dut/RF_stage/RegFile/reg_out[19]} -radix decimal} {{/CPU_testbench/dut/RF_stage/RegFile/reg_out[20]} -radix decimal} {{/CPU_testbench/dut/RF_stage/RegFile/reg_out[21]} -radix decimal} {{/CPU_testbench/dut/RF_stage/RegFile/reg_out[22]} -radix decimal} {{/CPU_testbench/dut/RF_stage/RegFile/reg_out[23]} -radix decimal} {{/CPU_testbench/dut/RF_stage/RegFile/reg_out[24]} -radix decimal} {{/CPU_testbench/dut/RF_stage/RegFile/reg_out[25]} -radix decimal} {{/CPU_testbench/dut/RF_stage/RegFile/reg_out[26]} -radix decimal} {{/CPU_testbench/dut/RF_stage/RegFile/reg_out[27]} -radix decimal} {{/CPU_testbench/dut/RF_stage/RegFile/reg_out[28]} -radix decimal} {{/CPU_testbench/dut/RF_stage/RegFile/reg_out[29]} -radix decimal} {{/CPU_testbench/dut/RF_stage/RegFile/reg_out[30]} -radix decimal} {{/CPU_testbench/dut/RF_stage/RegFile/reg_out[31]} -radix decimal}} -expand -subitemconfig {{/CPU_testbench/dut/RF_stage/RegFile/reg_out[0]} {-height 15 -radix decimal} {/CPU_testbench/dut/RF_stage/RegFile/reg_out[1]} {-height 15 -radix decimal} {/CPU_testbench/dut/RF_stage/RegFile/reg_out[2]} {-height 15 -radix decimal} {/CPU_testbench/dut/RF_stage/RegFile/reg_out[3]} {-height 15 -radix decimal} {/CPU_testbench/dut/RF_stage/RegFile/reg_out[4]} {-height 15 -radix decimal} {/CPU_testbench/dut/RF_stage/RegFile/reg_out[5]} {-height 15 -radix decimal} {/CPU_testbench/dut/RF_stage/RegFile/reg_out[6]} {-height 15 -radix decimal} {/CPU_testbench/dut/RF_stage/RegFile/reg_out[7]} {-height 15 -radix decimal} {/CPU_testbench/dut/RF_stage/RegFile/reg_out[8]} {-height 15 -radix decimal} {/CPU_testbench/dut/RF_stage/RegFile/reg_out[9]} {-height 15 -radix decimal} {/CPU_testbench/dut/RF_stage/RegFile/reg_out[10]} {-height 15 -radix decimal} {/CPU_testbench/dut/RF_stage/RegFile/reg_out[11]} {-height 15 -radix decimal} {/CPU_testbench/dut/RF_stage/RegFile/reg_out[12]} {-height 15 -radix decimal} {/CPU_testbench/dut/RF_stage/RegFile/reg_out[13]} {-height 15 -radix decimal} {/CPU_testbench/dut/RF_stage/RegFile/reg_out[14]} {-height 15 -radix decimal} {/CPU_testbench/dut/RF_stage/RegFile/reg_out[15]} {-height 15 -radix decimal} {/CPU_testbench/dut/RF_stage/RegFile/reg_out[16]} {-height 15 -radix decimal} {/CPU_testbench/dut/RF_stage/RegFile/reg_out[17]} {-height 15 -radix decimal} {/CPU_testbench/dut/RF_stage/RegFile/reg_out[18]} {-height 15 -radix decimal} {/CPU_testbench/dut/RF_stage/RegFile/reg_out[19]} {-height 15 -radix decimal} {/CPU_testbench/dut/RF_stage/RegFile/reg_out[20]} {-height 15 -radix decimal} {/CPU_testbench/dut/RF_stage/RegFile/reg_out[21]} {-height 15 -radix decimal} {/CPU_testbench/dut/RF_stage/RegFile/reg_out[22]} {-height 15 -radix decimal} {/CPU_testbench/dut/RF_stage/RegFile/reg_out[23]} {-height 15 -radix decimal} {/CPU_testbench/dut/RF_stage/RegFile/reg_out[24]} {-height 15 -radix decimal} {/CPU_testbench/dut/RF_stage/RegFile/reg_out[25]} {-height 15 -radix decimal} {/CPU_testbench/dut/RF_stage/RegFile/reg_out[26]} {-height 15 -radix decimal} {/CPU_testbench/dut/RF_stage/RegFile/reg_out[27]} {-height 15 -radix decimal} {/CPU_testbench/dut/RF_stage/RegFile/reg_out[28]} {-height 15 -radix decimal} {/CPU_testbench/dut/RF_stage/RegFile/reg_out[29]} {-height 15 -radix decimal} {/CPU_testbench/dut/RF_stage/RegFile/reg_out[30]} {-height 15 -radix decimal} {/CPU_testbench/dut/RF_stage/RegFile/reg_out[31]} {-height 15 -radix decimal}} /CPU_testbench/dut/RF_stage/RegFile/reg_out
add wave -noupdate -childformat {{{/CPU_testbench/dut/MEM_stage/dmem/mem[29]} -radix decimal} {{/CPU_testbench/dut/MEM_stage/dmem/mem[28]} -radix decimal} {{/CPU_testbench/dut/MEM_stage/dmem/mem[27]} -radix decimal} {{/CPU_testbench/dut/MEM_stage/dmem/mem[26]} -radix decimal} {{/CPU_testbench/dut/MEM_stage/dmem/mem[25]} -radix decimal} {{/CPU_testbench/dut/MEM_stage/dmem/mem[24]} -radix decimal} {{/CPU_testbench/dut/MEM_stage/dmem/mem[23]} -radix decimal} {{/CPU_testbench/dut/MEM_stage/dmem/mem[22]} -radix decimal} {{/CPU_testbench/dut/MEM_stage/dmem/mem[21]} -radix decimal} {{/CPU_testbench/dut/MEM_stage/dmem/mem[20]} -radix decimal} {{/CPU_testbench/dut/MEM_stage/dmem/mem[19]} -radix decimal} {{/CPU_testbench/dut/MEM_stage/dmem/mem[18]} -radix decimal} {{/CPU_testbench/dut/MEM_stage/dmem/mem[17]} -radix decimal} {{/CPU_testbench/dut/MEM_stage/dmem/mem[16]} -radix decimal} {{/CPU_testbench/dut/MEM_stage/dmem/mem[15]} -radix decimal} {{/CPU_testbench/dut/MEM_stage/dmem/mem[14]} -radix decimal} {{/CPU_testbench/dut/MEM_stage/dmem/mem[13]} -radix decimal} {{/CPU_testbench/dut/MEM_stage/dmem/mem[12]} -radix decimal} {{/CPU_testbench/dut/MEM_stage/dmem/mem[11]} -radix decimal} {{/CPU_testbench/dut/MEM_stage/dmem/mem[10]} -radix decimal} {{/CPU_testbench/dut/MEM_stage/dmem/mem[9]} -radix decimal} {{/CPU_testbench/dut/MEM_stage/dmem/mem[8]} -radix decimal} {{/CPU_testbench/dut/MEM_stage/dmem/mem[7]} -radix decimal} {{/CPU_testbench/dut/MEM_stage/dmem/mem[6]} -radix decimal} {{/CPU_testbench/dut/MEM_stage/dmem/mem[5]} -radix decimal} {{/CPU_testbench/dut/MEM_stage/dmem/mem[4]} -radix decimal} {{/CPU_testbench/dut/MEM_stage/dmem/mem[3]} -radix decimal} {{/CPU_testbench/dut/MEM_stage/dmem/mem[2]} -radix decimal} {{/CPU_testbench/dut/MEM_stage/dmem/mem[1]} -radix decimal} {{/CPU_testbench/dut/MEM_stage/dmem/mem[0]} -radix decimal}} -expand -subitemconfig {{/CPU_testbench/dut/MEM_stage/dmem/mem[29]} {-height 15 -radix decimal} {/CPU_testbench/dut/MEM_stage/dmem/mem[28]} {-height 15 -radix decimal} {/CPU_testbench/dut/MEM_stage/dmem/mem[27]} {-height 15 -radix decimal} {/CPU_testbench/dut/MEM_stage/dmem/mem[26]} {-height 15 -radix decimal} {/CPU_testbench/dut/MEM_stage/dmem/mem[25]} {-height 15 -radix decimal} {/CPU_testbench/dut/MEM_stage/dmem/mem[24]} {-height 15 -radix decimal} {/CPU_testbench/dut/MEM_stage/dmem/mem[23]} {-height 15 -radix decimal} {/CPU_testbench/dut/MEM_stage/dmem/mem[22]} {-height 15 -radix decimal} {/CPU_testbench/dut/MEM_stage/dmem/mem[21]} {-height 15 -radix decimal} {/CPU_testbench/dut/MEM_stage/dmem/mem[20]} {-height 15 -radix decimal} {/CPU_testbench/dut/MEM_stage/dmem/mem[19]} {-height 15 -radix decimal} {/CPU_testbench/dut/MEM_stage/dmem/mem[18]} {-height 15 -radix decimal} {/CPU_testbench/dut/MEM_stage/dmem/mem[17]} {-height 15 -radix decimal} {/CPU_testbench/dut/MEM_stage/dmem/mem[16]} {-height 15 -radix decimal} {/CPU_testbench/dut/MEM_stage/dmem/mem[15]} {-height 15 -radix decimal} {/CPU_testbench/dut/MEM_stage/dmem/mem[14]} {-height 15 -radix decimal} {/CPU_testbench/dut/MEM_stage/dmem/mem[13]} {-height 15 -radix decimal} {/CPU_testbench/dut/MEM_stage/dmem/mem[12]} {-height 15 -radix decimal} {/CPU_testbench/dut/MEM_stage/dmem/mem[11]} {-height 15 -radix decimal} {/CPU_testbench/dut/MEM_stage/dmem/mem[10]} {-height 15 -radix decimal} {/CPU_testbench/dut/MEM_stage/dmem/mem[9]} {-height 15 -radix decimal} {/CPU_testbench/dut/MEM_stage/dmem/mem[8]} {-height 15 -radix decimal} {/CPU_testbench/dut/MEM_stage/dmem/mem[7]} {-height 15 -radix decimal} {/CPU_testbench/dut/MEM_stage/dmem/mem[6]} {-height 15 -radix decimal} {/CPU_testbench/dut/MEM_stage/dmem/mem[5]} {-height 15 -radix decimal} {/CPU_testbench/dut/MEM_stage/dmem/mem[4]} {-height 15 -radix decimal} {/CPU_testbench/dut/MEM_stage/dmem/mem[3]} {-height 15 -radix decimal} {/CPU_testbench/dut/MEM_stage/dmem/mem[2]} {-height 15 -radix decimal} {/CPU_testbench/dut/MEM_stage/dmem/mem[1]} {-height 15 -radix decimal} {/CPU_testbench/dut/MEM_stage/dmem/mem[0]} {-height 15 -radix decimal}} /CPU_testbench/dut/MEM_stage/dmem/mem
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {27178046 ps} 0}
quietly wave cursor active 1
configure wave -namecolwidth 329
configure wave -valuecolwidth 100
configure wave -justifyvalue left
configure wave -signalnamewidth 0
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ps
update
WaveRestoreZoom {26407894 ps} {28874574 ps}
