Number of Timing Constraints that were not applied: 6

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
* TS_v5_emac_v1_3_single_gmii_client_clk_tx | SETUP   |     0.300ns|     7.400ns|       0|           0
  0 = PERIOD TIMEGRP         "v5_emac_v1_3_ | HOLD    |    -0.132ns|            |       1|         132
  single_gmii_client_clk_tx0" 7.7 ns HIGH 5 |         |            |            |        |            
  0%                                        |         |            |            |        |            
------------------------------------------------------------------------------------------------------
* TS_clock_generator_0_clock_generator_0_PL | SETUP   |     0.112ns|     9.888ns|       0|           0
  L0_CLK_OUT_2_ = PERIOD TIMEGRP         "c | HOLD    |    -0.077ns|            |       6|         230
  lock_generator_0_clock_generator_0_PLL0_C |         |            |            |        |            
  LK_OUT_2_" TS_sys_clk_pin         HIGH 50 |         |            |            |        |            
  %                                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP   |     0.009ns|     4.991ns|       0|           0
  L0_CLK_OUT_3_ = PERIOD TIMEGRP         "c | HOLD    |     0.071ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |         |            |            |        |            
  LK_OUT_3_" TS_sys_clk_pin /         2 HIG |         |            |            |        |            
  H 50%                                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP   |     0.406ns|     4.458ns|       0|           0
  L0_CLK_OUT_4_ = PERIOD TIMEGRP         "c | HOLD    |     0.227ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |         |            |            |        |            
  LK_OUT_4_" TS_sys_clk_pin /         2 PHA |         |            |            |        |            
  SE 1.25 ns HIGH 50%                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_ | SETUP   |     0.790ns|     2.610ns|       0|           0
  CE_IDDR" TO TIMEGRP "TNM_DQS_FLOPS"       | HOLD    |     1.071ns|            |       0|           0
     3.4 ns                                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_v5_emac_v1_3_single_gmii_clk_phy_rx0 = | SETUP   |     1.025ns|     6.675ns|       0|           0
   PERIOD TIMEGRP         "v5_emac_v1_3_sin | HOLD    |     3.839ns|            |       0|           0
  gle_gmii_clk_phy_rx0" 7.7 ns HIGH 50%     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_LL_CLK_2_RX_CLIENT_CLK = MAXDELAY FROM | SETUP   |     1.126ns|     6.874ns|       0|           0
   TIMEGRP "LLCLK" TO TIMEGRP         "clk_ | HOLD    |     0.453ns|            |       0|           0
  client_rx0" 8 ns DATAPATHONLY             |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP   |     1.536ns|     6.464ns|       0|           0
  L1_CLK_OUT_0_ = PERIOD TIMEGRP         "c | HOLD    |     1.979ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL1_C |         |            |            |        |            
  LK_OUT_0_" TS_sys_clk_pin /         1.25  |         |            |            |        |            
  HIGH 50%                                  |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_v5_emac_v1_3_single_gmii_client_clk_rx | SETUP   |     1.650ns|     6.050ns|       0|           0
  0 = PERIOD TIMEGRP         "v5_emac_v1_3_ | HOLD    |     0.260ns|            |       0|           0
  single_gmii_client_clk_rx0" 7.7 ns HIGH 5 |         |            |            |        |            
  0%                                        |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_LL_CLK_2_TX_CLIENT_CLK = MAXDELAY FROM | SETUP   |     2.292ns|     5.708ns|       0|           0
   TIMEGRP "LLCLK" TO TIMEGRP         "clk_ | HOLD    |     0.122ns|            |       0|           0
  client_tx0" 8 ns DATAPATHONLY             |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_TX_CLIENT_CLK_2_LL_CLK = MAXDELAY FROM | SETUP   |     5.417ns|     4.583ns|       0|           0
   TIMEGRP "clk_client_tx0" TO TIMEGRP      | HOLD    |     0.492ns|            |       0|           0
      "LLCLK" 10 ns DATAPATHONLY            |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_RX_CLIENT_CLK_2_LL_CLK = MAXDELAY FROM | SETUP   |     7.587ns|     2.413ns|       0|           0
   TIMEGRP "clk_client_rx0" TO TIMEGRP      | HOLD    |     0.354ns|            |       0|           0
      "LLCLK" 10 ns DATAPATHONLY            |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FRO | SETUP   |    25.678ns|     4.322ns|       0|           0
  M TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO      | HOLD    |     0.236ns|            |       0|           0
      TIMEGRP "TNM_CLK90" TS_MC_CLK * 4     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM | SETUP   |    26.403ns|     3.597ns|       0|           0
   TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO       | HOLD    |     0.371ns|            |       0|           0
     TIMEGRP "TNM_CLK0" TS_MC_CLK * 4       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "T | SETUP   |    28.032ns|     1.968ns|       0|           0
  NM_GATE_DLY" TO TIMEGRP "TNM_CLK0"        | HOLD    |     0.075ns|            |       0|           0
    TS_MC_CLK * 4                           |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "T | SETUP   |    28.086ns|     1.914ns|       0|           0
  NM_RDEN_DLY" TO TIMEGRP "TNM_CLK0"        | HOLD    |     0.097ns|            |       0|           0
    TS_MC_CLK * 4                           |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGR | SETUP   |    28.121ns|     1.879ns|       0|           0
  P "TNM_CAL_RDEN_DLY" TO TIMEGRP         " | HOLD    |     0.068ns|            |       0|           0
  TNM_CLK0" TS_MC_CLK * 4                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  PATH "TS_SYS_2_TXPHY_path" TIG            | MAXDELAY|         N/A|     7.874ns|     N/A|           0
------------------------------------------------------------------------------------------------------
  TS_v5_emac_v1_3_single_gmii_phy_clk_tx0 = | N/A     |         N/A|         N/A|     N/A|         N/A
   PERIOD TIMEGRP         "v5_emac_v1_3_sin |         |            |            |        |            
  gle_gmii_phy_clk_tx0" 7.7 ns HIGH 50%     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_MC_RDEN_SEL_MUX = MAXDELAY FROM TIMEGR | N/A     |         N/A|         N/A|     N/A|         N/A
  P "TNM_RDEN_SEL_MUX" TO TIMEGRP         " |         |            |            |        |            
  TNM_CLK0" TS_MC_CLK * 4                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | N/A     |         N/A|         N/A|     N/A|         N/A
  L0_CLK_OUT_0_ = PERIOD TIMEGRP         "c |         |            |            |        |            
  lock_generator_0_clock_generator_0_PLL0_C |         |            |            |        |            
  LK_OUT_0_" TS_sys_clk_pin /         4 HIG |         |            |            |        |            
  H 50%                                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | N/A     |         N/A|         N/A|     N/A|         N/A
  L0_CLK_OUT_1_ = PERIOD TIMEGRP         "c |         |            |            |        |            
  lock_generator_0_clock_generator_0_PLL0_C |         |            |            |        |            
  LK_OUT_1_" TS_sys_clk_pin /         2 HIG |         |            |            |        |            
  H 50%                                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_MC_CLK = PERIOD TIMEGRP "mc_clk" 7.5 n | N/A     |         N/A|         N/A|     N/A|         N/A
  s HIGH 50%                                |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | N/A     |         N/A|         N/A|     N/A|         N/A
  pin" 10 ns HIGH 50%                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|          N/A|      9.982ns|            0|            6|            0|       104722|
| TS_clock_generator_0_clock_gen|      8.000ns|      6.464ns|          N/A|            0|            0|           20|            0|
| erator_0_PLL1_CLK_OUT_0_      |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
| erator_0_PLL0_CLK_OUT_0_      |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|          N/A|          N/A|            0|            0|            0|            0|
| erator_0_PLL0_CLK_OUT_1_      |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     10.000ns|      9.888ns|          N/A|            6|            0|       100424|            0|
| erator_0_PLL0_CLK_OUT_2_      |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      4.991ns|          N/A|            0|            0|         3939|            0|
| erator_0_PLL0_CLK_OUT_3_      |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      4.458ns|          N/A|            0|            0|          339|            0|
| erator_0_PLL0_CLK_OUT_4_      |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_MC_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_MC_CLK                      |      7.500ns|          N/A|      1.081ns|            0|            0|            0|          173|
| TS_MC_PHY_INIT_DATA_SEL_0     |     30.000ns|      3.597ns|          N/A|            0|            0|           21|            0|
| TS_MC_PHY_INIT_DATA_SEL_90    |     30.000ns|      4.322ns|          N/A|            0|            0|          122|            0|
| TS_MC_GATE_DLY                |     30.000ns|      1.968ns|          N/A|            0|            0|           20|            0|
| TS_MC_RDEN_DLY                |     30.000ns|      1.914ns|          N/A|            0|            0|            5|            0|
| TS_MC_CAL_RDEN_DLY            |     30.000ns|      1.879ns|          N/A|            0|            0|            5|            0|
| TS_MC_RDEN_SEL_MUX            |     30.000ns|          N/A|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the 
   constraint does not cover any paths or that it has no requested value.


