
*** Running vivado
    with args -log design_1_AXI_Read_Write_1_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_AXI_Read_Write_1_0_0.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_AXI_Read_Write_1_0_0.tcl -notrace
Command: synth_design -top design_1_AXI_Read_Write_1_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3504 
WARNING: [Synth 8-2507] parameter declaration becomes local in Read1_Write1 with formal parameter declaration list [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1977/hdl/Read1_Write1.v:122]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 346.477 ; gain = 136.766
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_AXI_Read_Write_1_0_0' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_AXI_Read_Write_1_0_0/synth/design_1_AXI_Read_Write_1_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'AXI_Read_Write_1_v1_0' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1977/hdl/AXI_Read_Write_1_v1_0.v:4]
	Parameter C_M00_AXI_TARGET_SLAVE_BASE_ADDR bound to: 0 - type: integer 
	Parameter C_M00_AXI_BURST_LEN bound to: 1 - type: integer 
	Parameter C_M00_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXI_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Read1_Write1' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1977/hdl/Read1_Write1.v:23]
	Parameter C_M_TARGET_SLAVE_BASE_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_BURST_LEN bound to: 1 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter READ bound to: 2'b01 
	Parameter WRITE bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'Read1_Write1' (1#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1977/hdl/Read1_Write1.v:23]
INFO: [Synth 8-256] done synthesizing module 'AXI_Read_Write_1_v1_0' (2#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1977/hdl/AXI_Read_Write_1_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_AXI_Read_Write_1_0_0' (3#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_AXI_Read_Write_1_0_0/synth/design_1_AXI_Read_Write_1_0_0.v:57]
WARNING: [Synth 8-3331] design Read1_Write1 has unconnected port M_AXI_BID[0]
WARNING: [Synth 8-3331] design Read1_Write1 has unconnected port M_AXI_BRESP[1]
WARNING: [Synth 8-3331] design Read1_Write1 has unconnected port M_AXI_BRESP[0]
WARNING: [Synth 8-3331] design Read1_Write1 has unconnected port M_AXI_BUSER[0]
WARNING: [Synth 8-3331] design Read1_Write1 has unconnected port M_AXI_RID[0]
WARNING: [Synth 8-3331] design Read1_Write1 has unconnected port M_AXI_RRESP[1]
WARNING: [Synth 8-3331] design Read1_Write1 has unconnected port M_AXI_RRESP[0]
WARNING: [Synth 8-3331] design Read1_Write1 has unconnected port M_AXI_RUSER[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 366.277 ; gain = 156.566
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 366.277 ; gain = 156.566
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 682.523 ; gain = 0.016
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 682.523 ; gain = 472.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 682.523 ; gain = 472.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 682.523 ; gain = 472.813
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'rdata_reg' into 'read_done_reg' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/1977/hdl/Read1_Write1.v:248]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 682.523 ; gain = 472.813
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Read1_Write1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 4     
Module AXI_Read_Write_1_v1_0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3917] design design_1_AXI_Read_Write_1_0_0 has port m00_axi_awid[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Read_Write_1_0_0 has port m00_axi_awlen[7] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Read_Write_1_0_0 has port m00_axi_awlen[6] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Read_Write_1_0_0 has port m00_axi_awlen[5] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Read_Write_1_0_0 has port m00_axi_awlen[4] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Read_Write_1_0_0 has port m00_axi_awlen[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Read_Write_1_0_0 has port m00_axi_awlen[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Read_Write_1_0_0 has port m00_axi_awlen[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Read_Write_1_0_0 has port m00_axi_awlen[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Read_Write_1_0_0 has port m00_axi_awsize[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Read_Write_1_0_0 has port m00_axi_awsize[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_AXI_Read_Write_1_0_0 has port m00_axi_awsize[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Read_Write_1_0_0 has port m00_axi_awburst[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Read_Write_1_0_0 has port m00_axi_awburst[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_AXI_Read_Write_1_0_0 has port m00_axi_awlock driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Read_Write_1_0_0 has port m00_axi_awcache[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Read_Write_1_0_0 has port m00_axi_awcache[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Read_Write_1_0_0 has port m00_axi_awcache[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_AXI_Read_Write_1_0_0 has port m00_axi_awcache[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Read_Write_1_0_0 has port m00_axi_awprot[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Read_Write_1_0_0 has port m00_axi_awprot[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Read_Write_1_0_0 has port m00_axi_awprot[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Read_Write_1_0_0 has port m00_axi_awqos[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Read_Write_1_0_0 has port m00_axi_awqos[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Read_Write_1_0_0 has port m00_axi_awqos[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Read_Write_1_0_0 has port m00_axi_awqos[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Read_Write_1_0_0 has port m00_axi_awuser[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_AXI_Read_Write_1_0_0 has port m00_axi_wstrb[3] driven by constant 1
INFO: [Synth 8-3917] design design_1_AXI_Read_Write_1_0_0 has port m00_axi_wstrb[2] driven by constant 1
INFO: [Synth 8-3917] design design_1_AXI_Read_Write_1_0_0 has port m00_axi_wstrb[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_AXI_Read_Write_1_0_0 has port m00_axi_wstrb[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_AXI_Read_Write_1_0_0 has port m00_axi_wuser[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Read_Write_1_0_0 has port m00_axi_arid[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Read_Write_1_0_0 has port m00_axi_arlen[7] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Read_Write_1_0_0 has port m00_axi_arlen[6] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Read_Write_1_0_0 has port m00_axi_arlen[5] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Read_Write_1_0_0 has port m00_axi_arlen[4] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Read_Write_1_0_0 has port m00_axi_arlen[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Read_Write_1_0_0 has port m00_axi_arlen[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Read_Write_1_0_0 has port m00_axi_arlen[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Read_Write_1_0_0 has port m00_axi_arlen[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Read_Write_1_0_0 has port m00_axi_arsize[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Read_Write_1_0_0 has port m00_axi_arsize[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_AXI_Read_Write_1_0_0 has port m00_axi_arsize[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Read_Write_1_0_0 has port m00_axi_arburst[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Read_Write_1_0_0 has port m00_axi_arburst[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_AXI_Read_Write_1_0_0 has port m00_axi_arlock driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Read_Write_1_0_0 has port m00_axi_arcache[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Read_Write_1_0_0 has port m00_axi_arcache[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Read_Write_1_0_0 has port m00_axi_arcache[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_AXI_Read_Write_1_0_0 has port m00_axi_arcache[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Read_Write_1_0_0 has port m00_axi_arprot[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Read_Write_1_0_0 has port m00_axi_arprot[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Read_Write_1_0_0 has port m00_axi_arprot[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Read_Write_1_0_0 has port m00_axi_arqos[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Read_Write_1_0_0 has port m00_axi_arqos[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Read_Write_1_0_0 has port m00_axi_arqos[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Read_Write_1_0_0 has port m00_axi_arqos[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_Read_Write_1_0_0 has port m00_axi_aruser[0] driven by constant 1
WARNING: [Synth 8-3331] design design_1_AXI_Read_Write_1_0_0 has unconnected port m00_axi_bid[0]
WARNING: [Synth 8-3331] design design_1_AXI_Read_Write_1_0_0 has unconnected port m00_axi_bresp[1]
WARNING: [Synth 8-3331] design design_1_AXI_Read_Write_1_0_0 has unconnected port m00_axi_bresp[0]
WARNING: [Synth 8-3331] design design_1_AXI_Read_Write_1_0_0 has unconnected port m00_axi_buser[0]
WARNING: [Synth 8-3331] design design_1_AXI_Read_Write_1_0_0 has unconnected port m00_axi_rid[0]
WARNING: [Synth 8-3331] design design_1_AXI_Read_Write_1_0_0 has unconnected port m00_axi_rresp[1]
WARNING: [Synth 8-3331] design design_1_AXI_Read_Write_1_0_0 has unconnected port m00_axi_rresp[0]
WARNING: [Synth 8-3331] design design_1_AXI_Read_Write_1_0_0 has unconnected port m00_axi_ruser[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\inst/Read1_Write1_inst/axi_araddr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\inst/Read1_Write1_inst/axi_araddr_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/Read1_Write1_inst/axi_awaddr_reg[0]' (FDRE) to 'inst/Read1_Write1_inst/axi_awaddr_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Read1_Write1_inst/axi_awaddr_reg[1]' (FDRE) to 'inst/Read1_Write1_inst/axi_awaddr_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/Read1_Write1_inst/axi_awaddr_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst/Read1_Write1_inst/axi_awaddr_reg[3]' (FDRE) to 'inst/Read1_Write1_inst/axi_awaddr_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Read1_Write1_inst/axi_awaddr_reg[4]' (FDRE) to 'inst/Read1_Write1_inst/axi_awaddr_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Read1_Write1_inst/axi_awaddr_reg[5]' (FDRE) to 'inst/Read1_Write1_inst/axi_awaddr_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Read1_Write1_inst/axi_awaddr_reg[6]' (FDRE) to 'inst/Read1_Write1_inst/axi_awaddr_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Read1_Write1_inst/axi_awaddr_reg[7]' (FDRE) to 'inst/Read1_Write1_inst/axi_awaddr_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/Read1_Write1_inst/axi_awaddr_reg[8]' (FDRE) to 'inst/Read1_Write1_inst/axi_awaddr_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/Read1_Write1_inst/axi_awaddr_reg[9]' (FDRE) to 'inst/Read1_Write1_inst/axi_awaddr_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/Read1_Write1_inst/axi_awaddr_reg[10]' (FDRE) to 'inst/Read1_Write1_inst/axi_awaddr_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/Read1_Write1_inst/axi_awaddr_reg[11]' (FDRE) to 'inst/Read1_Write1_inst/axi_awaddr_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/Read1_Write1_inst/axi_awaddr_reg[12]' (FDRE) to 'inst/Read1_Write1_inst/axi_awaddr_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/Read1_Write1_inst/axi_awaddr_reg[13]' (FDRE) to 'inst/Read1_Write1_inst/axi_awaddr_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/Read1_Write1_inst/axi_awaddr_reg[14]' (FDRE) to 'inst/Read1_Write1_inst/axi_awaddr_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/Read1_Write1_inst/axi_awaddr_reg[15]' (FDRE) to 'inst/Read1_Write1_inst/axi_awaddr_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/Read1_Write1_inst/axi_awaddr_reg[16]' (FDRE) to 'inst/Read1_Write1_inst/axi_awaddr_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/Read1_Write1_inst/axi_awaddr_reg[17]' (FDRE) to 'inst/Read1_Write1_inst/axi_awaddr_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/Read1_Write1_inst/axi_awaddr_reg[18]' (FDRE) to 'inst/Read1_Write1_inst/axi_awaddr_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/Read1_Write1_inst/axi_awaddr_reg[19]' (FDRE) to 'inst/Read1_Write1_inst/axi_awaddr_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/Read1_Write1_inst/axi_awaddr_reg[20]' (FDRE) to 'inst/Read1_Write1_inst/axi_awaddr_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/Read1_Write1_inst/axi_awaddr_reg[21]' (FDRE) to 'inst/Read1_Write1_inst/axi_awaddr_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/Read1_Write1_inst/axi_awaddr_reg[22]' (FDRE) to 'inst/Read1_Write1_inst/axi_awaddr_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/Read1_Write1_inst/axi_awaddr_reg[23]' (FDRE) to 'inst/Read1_Write1_inst/axi_awaddr_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/Read1_Write1_inst/axi_awaddr_reg[24]' (FDRE) to 'inst/Read1_Write1_inst/axi_awaddr_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/Read1_Write1_inst/axi_awaddr_reg[25]' (FDRE) to 'inst/Read1_Write1_inst/axi_awaddr_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/Read1_Write1_inst/axi_awaddr_reg[26]' (FDRE) to 'inst/Read1_Write1_inst/axi_awaddr_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/Read1_Write1_inst/axi_awaddr_reg[27]' (FDRE) to 'inst/Read1_Write1_inst/axi_awaddr_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/Read1_Write1_inst/axi_awaddr_reg[28]' (FDRE) to 'inst/Read1_Write1_inst/axi_awaddr_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/Read1_Write1_inst/axi_awaddr_reg[29]' (FDRE) to 'inst/Read1_Write1_inst/axi_awaddr_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/Read1_Write1_inst/axi_awaddr_reg[30]' (FDRE) to 'inst/Read1_Write1_inst/axi_awaddr_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Read1_Write1_inst/axi_awaddr_reg[31] )
INFO: [Synth 8-3332] Sequential element (inst/Read1_Write1_inst/axi_awaddr_reg[31]) is unused and will be removed from module design_1_AXI_Read_Write_1_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Read1_Write1_inst/axi_awaddr_reg[2]) is unused and will be removed from module design_1_AXI_Read_Write_1_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Read1_Write1_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_AXI_Read_Write_1_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Read1_Write1_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_AXI_Read_Write_1_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 682.523 ; gain = 472.813
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 682.523 ; gain = 472.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 682.523 ; gain = 472.813
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 682.523 ; gain = 472.813
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:00:53 . Memory (MB): peak = 682.523 ; gain = 472.813
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:53 . Memory (MB): peak = 682.523 ; gain = 472.813
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:00:53 . Memory (MB): peak = 682.523 ; gain = 472.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:00:53 . Memory (MB): peak = 682.523 ; gain = 472.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:00:53 . Memory (MB): peak = 682.523 ; gain = 472.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:00:53 . Memory (MB): peak = 682.523 ; gain = 472.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    16|
|2     |LUT1   |    30|
|3     |LUT2   |     3|
|4     |LUT3   |    33|
|5     |LUT4   |     6|
|6     |LUT5   |     5|
|7     |LUT6   |    10|
|8     |FDRE   |    75|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+----------------------+------+
|      |Instance              |Module                |Cells |
+------+----------------------+----------------------+------+
|1     |top                   |                      |   178|
|2     |  inst                |AXI_Read_Write_1_v1_0 |   178|
|3     |    Read1_Write1_inst |Read1_Write1          |   177|
+------+----------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:00:53 . Memory (MB): peak = 682.523 ; gain = 472.813
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 682.523 ; gain = 106.895
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:00:53 . Memory (MB): peak = 682.523 ; gain = 472.813
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
115 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 682.523 ; gain = 423.141
INFO: [Common 17-1381] The checkpoint 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/project_1/project_1.runs/design_1_AXI_Read_Write_1_0_0_synth_1/design_1_AXI_Read_Write_1_0_0.dcp' has been generated.
