layout: true
class: typo, typo-selection

---

class: nord-dark, middle, center

# Lecture 1a: è¯¾ç¨‹è§„åˆ’

@luk036 ğŸ‘¨ğŸ»â€ğŸ«

2025-05-05 ğŸ“…

---

## ğŸ« è¯¾ç¨‹åŸºæœ¬ä¿¡æ¯

.pull-left[

- **ğŸ“ è¯¾ç¨‹åç§°**ï¼šå¯åˆ¶é€ æ€§è®¾è®¡ç®—æ³•
- **ğŸ‘¨â€ğŸ« æˆè¯¾æ•™å¸ˆ**ï¼šé™†ä¼Ÿæˆ
  ğŸ“ª ç”µå­é‚®ç®±ï¼š<luk@fudan.edu.cn>
  ğŸ“ åŠå…¬å®¤ï¼šå¾®ç”µå­æ¥¼383å®¤
  ğŸ“† å’¨è¯¢æ—¶é—´ï¼šå‘¨äº”6-8èŠ‚ï¼ˆæˆ–é¢„çº¦ï¼‰
- **ğŸ•’ æˆè¯¾å®‰æ’**ï¼š
  ğŸ“† ç¬¬8-10æ•™å­¦å‘¨
  ğŸ“ Z2310Aæ•™å®¤
- **ğŸ“‚ è¯¾ç¨‹èµ„æ–™**ï¼š
  åœ¨çº¿è®²ä¹‰ï¼š<https://luk036.github.io/algo4dfm/>

] .pull-right[

![å¯åˆ¶é€ æ€§è®¾è®¡ç¤ºæ„å›¾](figs/dfm.svg)

]

---

## æ•™å­¦ç›®æ ‡ ğŸ¯

- ç³»ç»ŸæŒæ¡VLSIå¯åˆ¶é€ æ€§è®¾è®¡å‘å±•è„‰ç»œ ğŸ§ 
- æ·±å…¥ç†è§£DFMè‡ªåŠ¨åŒ–æ ¸å¿ƒç®—æ³•åŸç† âš™ï¸
- åŸ¹å…»"å®ç¼ºæ¯‹æ»¥"çš„ä¸¥è°¨å­¦æœ¯æ€åº¦ ğŸ”
- é¿å…"æµ…å°è¾„æ­¢"çš„å­¦ä¹ è¯¯åŒº ğŸ’¡

---

## è¯¾ç¨‹å†…å®¹ä½“ç³» ğŸ“‹

1. åŸºç¡€ç†è®ºæ¨¡å—
  - å¯åˆ¶é€ æ€§è®¾è®¡å‘å±•å² ğŸ“œ
  - å·¥è‰ºå‚æ•°å¯¹èŠ¯ç‰‡æ€§èƒ½çš„å½±å“ ğŸ“Š

2. æŠ€æœ¯æ–¹æ³•æ¨¡å—
  - EDAè½¯ä»¶å¼€å‘åŸºç¡€ ğŸ’»
  - ç®—æ³•èŒƒå¼ä¸å¤æ‚åº¦åˆ†æ ğŸ§®
  - ä¼˜åŒ–ç®—æ³•ç†è®º ğŸ“ˆ

3. ä¸“é¢˜åº”ç”¨æ¨¡å—
  - ç»Ÿè®¡ä¸ç©ºé—´ç›¸å…³æ€§åˆ†æ ğŸ”¬
  - é²æ£’æ€§ç”µè·¯ä¼˜åŒ–æ–¹æ³• ğŸ›¡ï¸
  - ç»Ÿè®¡æ—¶åºåˆ†ææŠ€æœ¯ â±ï¸
  - å…ˆè¿›å…‰åˆ»æŠ€æœ¯ä¸“é¢˜ ğŸŒŒ
  - å†—ä½™é€šå­”æ’å…¥æŠ€æœ¯ âš¡

---

## è¯¾ç¨‹è€ƒæ ¸æ–¹å¼ ğŸ“

| è€ƒæ ¸é¡¹ç›®   | æƒé‡ | è¯„åˆ†æ ‡å‡†               |
|------------|------|------------------------|
| è¯¾å ‚å‡ºå‹¤ ğŸ« | 10%  | åˆ°è¯¾ç‡ä¸å‚ä¸åº¦         |
| è¯¾å ‚äº’åŠ¨ ğŸ’¬ | 10%  | æé—®ä¸è®¨è®ºè´¨é‡         |
| å®è·µä½œä¸š ğŸ“š | 40%  | æŠ€æœ¯æŠ¥å‘Šä¸æ¼”ç¤º         |
| å­¦æœ¯è®ºæ–‡ âœï¸ | 40%  | æ–‡çŒ®ç ”è¯»ä¸ç ”ç©¶æŠ¥å‘Š     |

---

## æ ¸å¿ƒå‚è€ƒæ–‡çŒ® ğŸ“–

### ç»å…¸æ•™æ ğŸ“š
- Orshansky M, et al. *Design for Manufacturability and Statistical Design*, Springer, 2008
- Balasinski A. *Design for Manufacturability*, Springer, 2014
- Yu B, et al. *Design for Manufacturability with Advanced Lithography*, Springer, 2016

### ç®—æ³•ä¸“è‘— ğŸ§ 
- Ausiello G, et al. *Complexity and Approximation*, Springer, 1999
- Sherwani N. *Algorithms for VLSI Physical Design Automation*, 3rd ed, KAP, 2004

---

## æ•™å¸ˆç®€ä»‹ ğŸ‘¨â€ğŸ«

- **å¯åˆ¶é€ æ€§è®¾è®¡**ï¼š10+å¹´ç ”ç©¶ç»éªŒ ğŸ”¬
- **è½¯ä»¶å¼€å‘**ï¼š20å¹´å¤§å‹ç³»ç»Ÿå¼€å‘ ğŸ’»
- **ç®—æ³•è®¾è®¡**ï¼š20+å¹´ç†è®ºå®è·µ ğŸ§®

---

## ä»£è¡¨æ€§æˆæœï¼ˆDFMæ–¹å‘ï¼‰ğŸ“œ

### æ—¶åºä¼˜åŒ– â±ï¸
- *Yield-driven Clock Skew Scheduling*, ASP-DAC'25
- Zhou X, et al. *Multi-Parameter Clock Skew Scheduling*
- Wang Y, et al. *Timing Yield Driven Clock Skew Scheduling*, DAC 2008

### å…‰åˆ»æŠ€æœ¯ ğŸŒŒ
- Zhang Y, et al. *Network Flow Based Cut Redistribution* (Best Paper Nominee)
- Yang Y, et al. *Layout Decomposition Co-optimization*
- Zhang Y, et al. *Layout Decomposition with Pairwise Coloring* (Best Paper Nominee)

---

## ä»£è¡¨æ€§æˆæœï¼ˆç»­ï¼‰ğŸ“œ

### ç©ºé—´åˆ†æ ğŸ“Š
- æä½³å®, é™†ä¼Ÿæˆ. *ç‰‡å†…åå·®ç©ºé—´ç›¸å…³æ€§çš„éå‚æ•°åŒ–ä¼°è®¡æ–¹æ³•*
- Fu Q, et al. *Intra-die Spatial Correlation Extraction*

### é²æ£’è®¾è®¡ ğŸ›¡ï¸
- Liu X, et al. *Robust Analog Circuit Sizing*
- å®‹å®‡, ç­‰. *é²æ£’æ€§å‡ ä½•è§„åˆ’æ–°æ–¹æ³•è®¾è®¡ä¸¤çº§è¿æ”¾*

---

## AIæŠ€æœ¯åº”ç”¨ ğŸš€

.pull-left[
![AIåœ¨DFMä¸­çš„åº”ç”¨æ¡ˆä¾‹1](figs/gamma1.png)
]
.pull-right[
![AIåœ¨DFMä¸­çš„åº”ç”¨æ¡ˆä¾‹2](figs/gamma2.png)
]

---

class: nord-dark, middle, center

.pull-left[

# Q & A ğŸ™‹

] .pull-right[

![é—®ç­”ç¯èŠ‚å›¾æ ‡](figs/questions-and-answers.svg)

]