{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1581701778488 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581701778497 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 14 09:36:18 2020 " "Processing started: Fri Feb 14 09:36:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581701778497 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701778497 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701778498 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1581701778960 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1581701778961 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "lab5.qsys " "Elaborating Platform Designer system entity \"lab5.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701786216 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.14.09:36:29 Progress: Loading lab5/lab5.qsys " "2020.02.14.09:36:29 Progress: Loading lab5/lab5.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701789240 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.14.09:36:29 Progress: Reading input file " "2020.02.14.09:36:29 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701789597 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.14.09:36:29 Progress: Adding clock \[clock_source 18.1\] " "2020.02.14.09:36:29 Progress: Adding clock \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701789679 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.14.09:36:30 Progress: Parameterizing module clock " "2020.02.14.09:36:30 Progress: Parameterizing module clock" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701790202 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.14.09:36:30 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\] " "2020.02.14.09:36:30 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701790203 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.14.09:36:30 Progress: Parameterizing module jtag_uart " "2020.02.14.09:36:30 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701790287 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.14.09:36:30 Progress: Adding memory \[altera_avalon_onchip_memory2 18.1\] " "2020.02.14.09:36:30 Progress: Adding memory \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701790288 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.14.09:36:30 Progress: Parameterizing module memory " "2020.02.14.09:36:30 Progress: Parameterizing module memory" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701790309 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.14.09:36:30 Progress: Adding pio \[altera_avalon_pio 18.1\] " "2020.02.14.09:36:30 Progress: Adding pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701790310 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.14.09:36:30 Progress: Parameterizing module pio " "2020.02.14.09:36:30 Progress: Parameterizing module pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701790324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.14.09:36:30 Progress: Adding processor \[altera_nios2_gen2 18.1\] " "2020.02.14.09:36:30 Progress: Adding processor \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701790324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.14.09:36:30 Progress: Parameterizing module processor " "2020.02.14.09:36:30 Progress: Parameterizing module processor" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701790470 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.14.09:36:30 Progress: Adding spi_0 \[altera_avalon_spi 18.1\] " "2020.02.14.09:36:30 Progress: Adding spi_0 \[altera_avalon_spi 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701790473 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.14.09:36:30 Progress: Parameterizing module spi_0 " "2020.02.14.09:36:30 Progress: Parameterizing module spi_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701790488 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.14.09:36:30 Progress: Adding timer \[altera_avalon_timer 18.1\] " "2020.02.14.09:36:30 Progress: Adding timer \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701790488 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.14.09:36:30 Progress: Parameterizing module timer " "2020.02.14.09:36:30 Progress: Parameterizing module timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701790518 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.14.09:36:30 Progress: Building connections " "2020.02.14.09:36:30 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701790518 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.14.09:36:30 Progress: Parameterizing connections " "2020.02.14.09:36:30 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701790551 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.14.09:36:30 Progress: Validating " "2020.02.14.09:36:30 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701790552 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.14.09:36:31 Progress: Done reading input file " "2020.02.14.09:36:31 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701791396 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab5.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Lab5.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701791951 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab5: Generating lab5 \"lab5\" for QUARTUS_SYNTH " "Lab5: Generating lab5 \"lab5\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701792457 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'lab5_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'lab5_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701795599 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lab5_jtag_uart --dir=C:/Users/A00991~1/AppData/Local/Temp/alt8306_5710440573534682169.dir/0002_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/A00991~1/AppData/Local/Temp/alt8306_5710440573534682169.dir/0002_jtag_uart_gen//lab5_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lab5_jtag_uart --dir=C:/Users/A00991~1/AppData/Local/Temp/alt8306_5710440573534682169.dir/0002_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/A00991~1/AppData/Local/Temp/alt8306_5710440573534682169.dir/0002_jtag_uart_gen//lab5_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701795599 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'lab5_jtag_uart' " "Jtag_uart: Done RTL generation for module 'lab5_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701795819 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"lab5\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"lab5\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701795829 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Memory: Starting RTL generation for module 'lab5_memory' " "Memory: Starting RTL generation for module 'lab5_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701795842 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Memory:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab5_memory --dir=C:/Users/A00991~1/AppData/Local/Temp/alt8306_5710440573534682169.dir/0003_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/A00991~1/AppData/Local/Temp/alt8306_5710440573534682169.dir/0003_memory_gen//lab5_memory_component_configuration.pl  --do_build_sim=0  \] " "Memory:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab5_memory --dir=C:/Users/A00991~1/AppData/Local/Temp/alt8306_5710440573534682169.dir/0003_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/A00991~1/AppData/Local/Temp/alt8306_5710440573534682169.dir/0003_memory_gen//lab5_memory_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701795842 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Memory: Done RTL generation for module 'lab5_memory' " "Memory: Done RTL generation for module 'lab5_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701796093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Memory: \"lab5\" instantiated altera_avalon_onchip_memory2 \"memory\" " "Memory: \"lab5\" instantiated altera_avalon_onchip_memory2 \"memory\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701796103 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio: Starting RTL generation for module 'lab5_pio' " "Pio: Starting RTL generation for module 'lab5_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701796112 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab5_pio --dir=C:/Users/A00991~1/AppData/Local/Temp/alt8306_5710440573534682169.dir/0004_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/A00991~1/AppData/Local/Temp/alt8306_5710440573534682169.dir/0004_pio_gen//lab5_pio_component_configuration.pl  --do_build_sim=0  \] " "Pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab5_pio --dir=C:/Users/A00991~1/AppData/Local/Temp/alt8306_5710440573534682169.dir/0004_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/A00991~1/AppData/Local/Temp/alt8306_5710440573534682169.dir/0004_pio_gen//lab5_pio_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701796112 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio: Done RTL generation for module 'lab5_pio' " "Pio: Done RTL generation for module 'lab5_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701796252 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio: \"lab5\" instantiated altera_avalon_pio \"pio\" " "Pio: \"lab5\" instantiated altera_avalon_pio \"pio\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701796254 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Processor: \"lab5\" instantiated altera_nios2_gen2 \"processor\" " "Processor: \"lab5\" instantiated altera_nios2_gen2 \"processor\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701796560 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Spi_0: Starting RTL generation for module 'lab5_spi_0' " "Spi_0: Starting RTL generation for module 'lab5_spi_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701796567 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Spi_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=lab5_spi_0 --dir=C:/Users/A00991~1/AppData/Local/Temp/alt8306_5710440573534682169.dir/0005_spi_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/A00991~1/AppData/Local/Temp/alt8306_5710440573534682169.dir/0005_spi_0_gen//lab5_spi_0_component_configuration.pl  --do_build_sim=0  \] " "Spi_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=lab5_spi_0 --dir=C:/Users/A00991~1/AppData/Local/Temp/alt8306_5710440573534682169.dir/0005_spi_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/A00991~1/AppData/Local/Temp/alt8306_5710440573534682169.dir/0005_spi_0_gen//lab5_spi_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701796567 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Spi_0: Done RTL generation for module 'lab5_spi_0' " "Spi_0: Done RTL generation for module 'lab5_spi_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701796780 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Spi_0: \"lab5\" instantiated altera_avalon_spi \"spi_0\" " "Spi_0: \"lab5\" instantiated altera_avalon_spi \"spi_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701796788 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: Starting RTL generation for module 'lab5_timer' " "Timer: Starting RTL generation for module 'lab5_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701796797 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=lab5_timer --dir=C:/Users/A00991~1/AppData/Local/Temp/alt8306_5710440573534682169.dir/0006_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/A00991~1/AppData/Local/Temp/alt8306_5710440573534682169.dir/0006_timer_gen//lab5_timer_component_configuration.pl  --do_build_sim=0  \] " "Timer:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=lab5_timer --dir=C:/Users/A00991~1/AppData/Local/Temp/alt8306_5710440573534682169.dir/0006_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/A00991~1/AppData/Local/Temp/alt8306_5710440573534682169.dir/0006_timer_gen//lab5_timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701796797 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: Done RTL generation for module 'lab5_timer' " "Timer: Done RTL generation for module 'lab5_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701796979 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: \"lab5\" instantiated altera_avalon_timer \"timer\" " "Timer: \"lab5\" instantiated altera_avalon_timer \"timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701796982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701798842 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701799014 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701799186 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701799352 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701799516 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701799680 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"lab5\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"lab5\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701800857 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"lab5\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"lab5\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701800876 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"lab5\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"lab5\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701800880 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'lab5_processor_cpu' " "Cpu: Starting RTL generation for module 'lab5_processor_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701800901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=lab5_processor_cpu --dir=C:/Users/A00991~1/AppData/Local/Temp/alt8306_5710440573534682169.dir/0009_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/A00991~1/AppData/Local/Temp/alt8306_5710440573534682169.dir/0009_cpu_gen//lab5_processor_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=lab5_processor_cpu --dir=C:/Users/A00991~1/AppData/Local/Temp/alt8306_5710440573534682169.dir/0009_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/A00991~1/AppData/Local/Temp/alt8306_5710440573534682169.dir/0009_cpu_gen//lab5_processor_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701800901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.14 09:36:41 (*) Starting Nios II generation " "Cpu: # 2020.02.14 09:36:41 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701803083 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.14 09:36:41 (*)   Checking for plaintext license. " "Cpu: # 2020.02.14 09:36:41 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701803084 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.14 09:36:41 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2020.02.14 09:36:41 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701803084 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.14 09:36:41 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2020.02.14 09:36:41 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701803084 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.14 09:36:41 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2020.02.14 09:36:41 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701803084 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.14 09:36:41 (*)   Plaintext license not found. " "Cpu: # 2020.02.14 09:36:41 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701803084 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.14 09:36:41 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2020.02.14 09:36:41 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701803084 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.14 09:36:41 (*)   Elaborating CPU configuration settings " "Cpu: # 2020.02.14 09:36:41 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701803084 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.14 09:36:41 (*)   Creating all objects for CPU " "Cpu: # 2020.02.14 09:36:41 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701803084 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.14 09:36:42 (*)   Generating RTL from CPU objects " "Cpu: # 2020.02.14 09:36:42 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701803084 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.14 09:36:42 (*)   Creating plain-text RTL " "Cpu: # 2020.02.14 09:36:42 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701803084 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.14 09:36:43 (*) Done Nios II generation " "Cpu: # 2020.02.14 09:36:43 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701803084 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'lab5_processor_cpu' " "Cpu: Done RTL generation for module 'lab5_processor_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701803085 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"processor\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"processor\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701803092 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Processor_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"processor_data_master_translator\" " "Processor_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"processor_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701803117 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701803124 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Processor_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"processor_data_master_agent\" " "Processor_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"processor_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701803131 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701803137 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701803150 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701803171 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701803193 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701803202 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701803210 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701803215 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701803220 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701803232 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701803250 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701803260 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701803264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701803278 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701803284 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701803294 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701803302 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701803594 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701803599 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab5: Done \"lab5\" with 29 modules, 42 files " "Lab5: Done \"lab5\" with 29 modules, 42 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701803599 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "lab5.qsys " "Finished elaborating Platform Designer system entity \"lab5.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701804640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5top.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab5top " "Found entity 1: lab5top" {  } { { "lab5top.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5top.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701804781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701804781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab5/lab5.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab5/lab5.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5 " "Found entity 1: lab5" {  } { { "db/ip/lab5/lab5.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/lab5.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701804783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701804783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab5/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab5/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/lab5/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701804787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701804787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab5/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab5/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/lab5/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701804790 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/lab5/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701804790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701804790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab5/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab5/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/lab5/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701804792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701804792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab5/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab5/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/lab5/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701804795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701804795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab5/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab5/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/lab5/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701804797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701804797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab5/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab5/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/lab5/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701804800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701804800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab5/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab5/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/lab5/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701804803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701804803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab5/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab5/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/lab5/submodules/altera_reset_controller.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701804806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701804806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab5/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab5/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/lab5/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701804808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701804808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab5/submodules/lab5_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab5/submodules/lab5_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_irq_mapper " "Found entity 1: lab5_irq_mapper" {  } { { "db/ip/lab5/submodules/lab5_irq_mapper.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701804810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701804810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab5/submodules/lab5_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/lab5/submodules/lab5_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_jtag_uart_sim_scfifo_w " "Found entity 1: lab5_jtag_uart_sim_scfifo_w" {  } { { "db/ip/lab5/submodules/lab5_jtag_uart.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701804815 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab5_jtag_uart_scfifo_w " "Found entity 2: lab5_jtag_uart_scfifo_w" {  } { { "db/ip/lab5/submodules/lab5_jtag_uart.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701804815 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab5_jtag_uart_sim_scfifo_r " "Found entity 3: lab5_jtag_uart_sim_scfifo_r" {  } { { "db/ip/lab5/submodules/lab5_jtag_uart.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701804815 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab5_jtag_uart_scfifo_r " "Found entity 4: lab5_jtag_uart_scfifo_r" {  } { { "db/ip/lab5/submodules/lab5_jtag_uart.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701804815 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab5_jtag_uart " "Found entity 5: lab5_jtag_uart" {  } { { "db/ip/lab5/submodules/lab5_jtag_uart.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701804815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701804815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab5/submodules/lab5_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab5/submodules/lab5_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_memory " "Found entity 1: lab5_memory" {  } { { "db/ip/lab5/submodules/lab5_memory.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701804818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701804818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab5/submodules/lab5_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab5/submodules/lab5_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_mm_interconnect_0 " "Found entity 1: lab5_mm_interconnect_0" {  } { { "db/ip/lab5/submodules/lab5_mm_interconnect_0.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701804824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701804824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab5/submodules/lab5_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab5/submodules/lab5_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_mm_interconnect_0_avalon_st_adapter " "Found entity 1: lab5_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/lab5/submodules/lab5_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701804827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701804827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab5/submodules/lab5_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab5/submodules/lab5_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: lab5_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/lab5/submodules/lab5_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701804829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701804829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab5/submodules/lab5_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab5/submodules/lab5_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_mm_interconnect_0_cmd_demux " "Found entity 1: lab5_mm_interconnect_0_cmd_demux" {  } { { "db/ip/lab5/submodules/lab5_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701804832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701804832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab5/submodules/lab5_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab5/submodules/lab5_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_mm_interconnect_0_cmd_demux_001 " "Found entity 1: lab5_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/lab5/submodules/lab5_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701804834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701804834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab5/submodules/lab5_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab5/submodules/lab5_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_mm_interconnect_0_cmd_mux " "Found entity 1: lab5_mm_interconnect_0_cmd_mux" {  } { { "db/ip/lab5/submodules/lab5_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701804836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701804836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab5/submodules/lab5_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab5/submodules/lab5_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_mm_interconnect_0_cmd_mux_001 " "Found entity 1: lab5_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/lab5/submodules/lab5_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701804839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701804839 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab5_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lab5_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab5/submodules/lab5_mm_interconnect_0_router.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581701804841 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab5_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lab5_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab5/submodules/lab5_mm_interconnect_0_router.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581701804842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab5/submodules/lab5_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab5/submodules/lab5_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_mm_interconnect_0_router_default_decode " "Found entity 1: lab5_mm_interconnect_0_router_default_decode" {  } { { "db/ip/lab5/submodules/lab5_mm_interconnect_0_router.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701804844 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab5_mm_interconnect_0_router " "Found entity 2: lab5_mm_interconnect_0_router" {  } { { "db/ip/lab5/submodules/lab5_mm_interconnect_0_router.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701804844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701804844 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab5_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at lab5_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab5/submodules/lab5_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581701804845 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab5_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at lab5_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab5/submodules/lab5_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581701804846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab5/submodules/lab5_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab5/submodules/lab5_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_mm_interconnect_0_router_001_default_decode " "Found entity 1: lab5_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/lab5/submodules/lab5_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701804848 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab5_mm_interconnect_0_router_001 " "Found entity 2: lab5_mm_interconnect_0_router_001" {  } { { "db/ip/lab5/submodules/lab5_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701804848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701804848 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab5_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at lab5_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab5/submodules/lab5_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581701804850 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab5_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at lab5_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab5/submodules/lab5_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581701804850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab5/submodules/lab5_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab5/submodules/lab5_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_mm_interconnect_0_router_002_default_decode " "Found entity 1: lab5_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/lab5/submodules/lab5_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701804852 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab5_mm_interconnect_0_router_002 " "Found entity 2: lab5_mm_interconnect_0_router_002" {  } { { "db/ip/lab5/submodules/lab5_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701804852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701804852 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab5_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at lab5_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab5/submodules/lab5_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581701804853 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab5_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at lab5_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab5/submodules/lab5_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581701804853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab5/submodules/lab5_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab5/submodules/lab5_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_mm_interconnect_0_router_003_default_decode " "Found entity 1: lab5_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/lab5/submodules/lab5_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701804855 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab5_mm_interconnect_0_router_003 " "Found entity 2: lab5_mm_interconnect_0_router_003" {  } { { "db/ip/lab5/submodules/lab5_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701804855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701804855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab5/submodules/lab5_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab5/submodules/lab5_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_mm_interconnect_0_rsp_demux " "Found entity 1: lab5_mm_interconnect_0_rsp_demux" {  } { { "db/ip/lab5/submodules/lab5_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701804857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701804857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab5/submodules/lab5_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab5/submodules/lab5_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_mm_interconnect_0_rsp_mux " "Found entity 1: lab5_mm_interconnect_0_rsp_mux" {  } { { "db/ip/lab5/submodules/lab5_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701804860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701804860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab5/submodules/lab5_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab5/submodules/lab5_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_mm_interconnect_0_rsp_mux_001 " "Found entity 1: lab5_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/lab5/submodules/lab5_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701804863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701804863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab5/submodules/lab5_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab5/submodules/lab5_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_pio " "Found entity 1: lab5_pio" {  } { { "db/ip/lab5/submodules/lab5_pio.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701804866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701804866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab5/submodules/lab5_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab5/submodules/lab5_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_processor " "Found entity 1: lab5_processor" {  } { { "db/ip/lab5/submodules/lab5_processor.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_processor.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701804868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701804868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab5/submodules/lab5_processor_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/lab5/submodules/lab5_processor_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_processor_cpu_register_bank_a_module " "Found entity 1: lab5_processor_cpu_register_bank_a_module" {  } { { "db/ip/lab5/submodules/lab5_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_processor_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701804895 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab5_processor_cpu_register_bank_b_module " "Found entity 2: lab5_processor_cpu_register_bank_b_module" {  } { { "db/ip/lab5/submodules/lab5_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_processor_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701804895 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab5_processor_cpu_nios2_oci_debug " "Found entity 3: lab5_processor_cpu_nios2_oci_debug" {  } { { "db/ip/lab5/submodules/lab5_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_processor_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701804895 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab5_processor_cpu_nios2_oci_break " "Found entity 4: lab5_processor_cpu_nios2_oci_break" {  } { { "db/ip/lab5/submodules/lab5_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_processor_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701804895 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab5_processor_cpu_nios2_oci_xbrk " "Found entity 5: lab5_processor_cpu_nios2_oci_xbrk" {  } { { "db/ip/lab5/submodules/lab5_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_processor_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701804895 ""} { "Info" "ISGN_ENTITY_NAME" "6 lab5_processor_cpu_nios2_oci_dbrk " "Found entity 6: lab5_processor_cpu_nios2_oci_dbrk" {  } { { "db/ip/lab5/submodules/lab5_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_processor_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701804895 ""} { "Info" "ISGN_ENTITY_NAME" "7 lab5_processor_cpu_nios2_oci_itrace " "Found entity 7: lab5_processor_cpu_nios2_oci_itrace" {  } { { "db/ip/lab5/submodules/lab5_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_processor_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701804895 ""} { "Info" "ISGN_ENTITY_NAME" "8 lab5_processor_cpu_nios2_oci_td_mode " "Found entity 8: lab5_processor_cpu_nios2_oci_td_mode" {  } { { "db/ip/lab5/submodules/lab5_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_processor_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701804895 ""} { "Info" "ISGN_ENTITY_NAME" "9 lab5_processor_cpu_nios2_oci_dtrace " "Found entity 9: lab5_processor_cpu_nios2_oci_dtrace" {  } { { "db/ip/lab5/submodules/lab5_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_processor_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701804895 ""} { "Info" "ISGN_ENTITY_NAME" "10 lab5_processor_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: lab5_processor_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/lab5/submodules/lab5_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_processor_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701804895 ""} { "Info" "ISGN_ENTITY_NAME" "11 lab5_processor_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: lab5_processor_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/lab5/submodules/lab5_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_processor_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701804895 ""} { "Info" "ISGN_ENTITY_NAME" "12 lab5_processor_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: lab5_processor_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/lab5/submodules/lab5_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_processor_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701804895 ""} { "Info" "ISGN_ENTITY_NAME" "13 lab5_processor_cpu_nios2_oci_fifo " "Found entity 13: lab5_processor_cpu_nios2_oci_fifo" {  } { { "db/ip/lab5/submodules/lab5_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_processor_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701804895 ""} { "Info" "ISGN_ENTITY_NAME" "14 lab5_processor_cpu_nios2_oci_pib " "Found entity 14: lab5_processor_cpu_nios2_oci_pib" {  } { { "db/ip/lab5/submodules/lab5_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_processor_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701804895 ""} { "Info" "ISGN_ENTITY_NAME" "15 lab5_processor_cpu_nios2_oci_im " "Found entity 15: lab5_processor_cpu_nios2_oci_im" {  } { { "db/ip/lab5/submodules/lab5_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_processor_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701804895 ""} { "Info" "ISGN_ENTITY_NAME" "16 lab5_processor_cpu_nios2_performance_monitors " "Found entity 16: lab5_processor_cpu_nios2_performance_monitors" {  } { { "db/ip/lab5/submodules/lab5_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_processor_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701804895 ""} { "Info" "ISGN_ENTITY_NAME" "17 lab5_processor_cpu_nios2_avalon_reg " "Found entity 17: lab5_processor_cpu_nios2_avalon_reg" {  } { { "db/ip/lab5/submodules/lab5_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_processor_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701804895 ""} { "Info" "ISGN_ENTITY_NAME" "18 lab5_processor_cpu_ociram_sp_ram_module " "Found entity 18: lab5_processor_cpu_ociram_sp_ram_module" {  } { { "db/ip/lab5/submodules/lab5_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_processor_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701804895 ""} { "Info" "ISGN_ENTITY_NAME" "19 lab5_processor_cpu_nios2_ocimem " "Found entity 19: lab5_processor_cpu_nios2_ocimem" {  } { { "db/ip/lab5/submodules/lab5_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_processor_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701804895 ""} { "Info" "ISGN_ENTITY_NAME" "20 lab5_processor_cpu_nios2_oci " "Found entity 20: lab5_processor_cpu_nios2_oci" {  } { { "db/ip/lab5/submodules/lab5_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_processor_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701804895 ""} { "Info" "ISGN_ENTITY_NAME" "21 lab5_processor_cpu " "Found entity 21: lab5_processor_cpu" {  } { { "db/ip/lab5/submodules/lab5_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_processor_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701804895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701804895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab5/submodules/lab5_processor_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab5/submodules/lab5_processor_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_processor_cpu_debug_slave_sysclk " "Found entity 1: lab5_processor_cpu_debug_slave_sysclk" {  } { { "db/ip/lab5/submodules/lab5_processor_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_processor_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701804899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701804899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab5/submodules/lab5_processor_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab5/submodules/lab5_processor_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_processor_cpu_debug_slave_tck " "Found entity 1: lab5_processor_cpu_debug_slave_tck" {  } { { "db/ip/lab5/submodules/lab5_processor_cpu_debug_slave_tck.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_processor_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701804902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701804902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab5/submodules/lab5_processor_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab5/submodules/lab5_processor_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_processor_cpu_debug_slave_wrapper " "Found entity 1: lab5_processor_cpu_debug_slave_wrapper" {  } { { "db/ip/lab5/submodules/lab5_processor_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_processor_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701804906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701804906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab5/submodules/lab5_processor_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab5/submodules/lab5_processor_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_processor_cpu_test_bench " "Found entity 1: lab5_processor_cpu_test_bench" {  } { { "db/ip/lab5/submodules/lab5_processor_cpu_test_bench.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_processor_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701804909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701804909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab5/submodules/lab5_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab5/submodules/lab5_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_spi_0 " "Found entity 1: lab5_spi_0" {  } { { "db/ip/lab5/submodules/lab5_spi_0.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701804913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701804913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab5/submodules/lab5_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab5/submodules/lab5_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_timer " "Found entity 1: lab5_timer" {  } { { "db/ip/lab5/submodules/lab5_timer.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701804916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701804916 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab5top " "Elaborating entity \"lab5top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1581701805033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5 lab5:u0 " "Elaborating entity \"lab5\" for hierarchy \"lab5:u0\"" {  } { { "lab5top.sv" "u0" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5top.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701805064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_jtag_uart lab5:u0\|lab5_jtag_uart:jtag_uart " "Elaborating entity \"lab5_jtag_uart\" for hierarchy \"lab5:u0\|lab5_jtag_uart:jtag_uart\"" {  } { { "db/ip/lab5/lab5.v" "jtag_uart" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/lab5.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701805088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_jtag_uart_scfifo_w lab5:u0\|lab5_jtag_uart:jtag_uart\|lab5_jtag_uart_scfifo_w:the_lab5_jtag_uart_scfifo_w " "Elaborating entity \"lab5_jtag_uart_scfifo_w\" for hierarchy \"lab5:u0\|lab5_jtag_uart:jtag_uart\|lab5_jtag_uart_scfifo_w:the_lab5_jtag_uart_scfifo_w\"" {  } { { "db/ip/lab5/submodules/lab5_jtag_uart.v" "the_lab5_jtag_uart_scfifo_w" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701805136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo lab5:u0\|lab5_jtag_uart:jtag_uart\|lab5_jtag_uart_scfifo_w:the_lab5_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"lab5:u0\|lab5_jtag_uart:jtag_uart\|lab5_jtag_uart_scfifo_w:the_lab5_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/lab5/submodules/lab5_jtag_uart.v" "wfifo" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701805514 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab5:u0\|lab5_jtag_uart:jtag_uart\|lab5_jtag_uart_scfifo_w:the_lab5_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"lab5:u0\|lab5_jtag_uart:jtag_uart\|lab5_jtag_uart_scfifo_w:the_lab5_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/lab5/submodules/lab5_jtag_uart.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701805526 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab5:u0\|lab5_jtag_uart:jtag_uart\|lab5_jtag_uart_scfifo_w:the_lab5_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"lab5:u0\|lab5_jtag_uart:jtag_uart\|lab5_jtag_uart_scfifo_w:the_lab5_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581701805527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581701805527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581701805527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581701805527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581701805527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581701805527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581701805527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581701805527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581701805527 ""}  } { { "db/ip/lab5/submodules/lab5_jtag_uart.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581701805527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701805586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701805586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 lab5:u0\|lab5_jtag_uart:jtag_uart\|lab5_jtag_uart_scfifo_w:the_lab5_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"lab5:u0\|lab5_jtag_uart:jtag_uart\|lab5_jtag_uart_scfifo_w:the_lab5_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701805587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701805611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701805611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 lab5:u0\|lab5_jtag_uart:jtag_uart\|lab5_jtag_uart_scfifo_w:the_lab5_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"lab5:u0\|lab5_jtag_uart:jtag_uart\|lab5_jtag_uart_scfifo_w:the_lab5_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701805613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701805635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701805635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf lab5:u0\|lab5_jtag_uart:jtag_uart\|lab5_jtag_uart_scfifo_w:the_lab5_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"lab5:u0\|lab5_jtag_uart:jtag_uart\|lab5_jtag_uart_scfifo_w:the_lab5_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701805638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701805689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701805689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 lab5:u0\|lab5_jtag_uart:jtag_uart\|lab5_jtag_uart_scfifo_w:the_lab5_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"lab5:u0\|lab5_jtag_uart:jtag_uart\|lab5_jtag_uart_scfifo_w:the_lab5_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701805693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701805755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701805755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 lab5:u0\|lab5_jtag_uart:jtag_uart\|lab5_jtag_uart_scfifo_w:the_lab5_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"lab5:u0\|lab5_jtag_uart:jtag_uart\|lab5_jtag_uart_scfifo_w:the_lab5_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701805759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701805810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701805810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb lab5:u0\|lab5_jtag_uart:jtag_uart\|lab5_jtag_uart_scfifo_w:the_lab5_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"lab5:u0\|lab5_jtag_uart:jtag_uart\|lab5_jtag_uart_scfifo_w:the_lab5_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701805813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_jtag_uart_scfifo_r lab5:u0\|lab5_jtag_uart:jtag_uart\|lab5_jtag_uart_scfifo_r:the_lab5_jtag_uart_scfifo_r " "Elaborating entity \"lab5_jtag_uart_scfifo_r\" for hierarchy \"lab5:u0\|lab5_jtag_uart:jtag_uart\|lab5_jtag_uart_scfifo_r:the_lab5_jtag_uart_scfifo_r\"" {  } { { "db/ip/lab5/submodules/lab5_jtag_uart.v" "the_lab5_jtag_uart_scfifo_r" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701805834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic lab5:u0\|lab5_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab5_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"lab5:u0\|lab5_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab5_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/lab5/submodules/lab5_jtag_uart.v" "lab5_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701806117 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab5:u0\|lab5_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab5_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"lab5:u0\|lab5_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab5_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/lab5/submodules/lab5_jtag_uart.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701806143 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab5:u0\|lab5_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab5_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"lab5:u0\|lab5_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab5_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581701806143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581701806143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581701806143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581701806143 ""}  } { { "db/ip/lab5/submodules/lab5_jtag_uart.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581701806143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab5:u0\|lab5_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab5_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab5:u0\|lab5_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab5_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701806934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab5:u0\|lab5_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab5_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab5:u0\|lab5_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab5_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701807069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_memory lab5:u0\|lab5_memory:memory " "Elaborating entity \"lab5_memory\" for hierarchy \"lab5:u0\|lab5_memory:memory\"" {  } { { "db/ip/lab5/lab5.v" "memory" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/lab5.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701807115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab5:u0\|lab5_memory:memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab5:u0\|lab5_memory:memory\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab5/submodules/lab5_memory.v" "the_altsyncram" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_memory.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701807257 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab5:u0\|lab5_memory:memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab5:u0\|lab5_memory:memory\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab5/submodules/lab5_memory.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_memory.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701807273 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab5:u0\|lab5_memory:memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab5:u0\|lab5_memory:memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581701807273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab5_memory.hex " "Parameter \"init_file\" = \"lab5_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581701807273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581701807273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 12288 " "Parameter \"maximum_depth\" = \"12288\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581701807273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 12288 " "Parameter \"numwords_a\" = \"12288\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581701807273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581701807273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581701807273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581701807273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581701807273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581701807273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581701807273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581701807273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581701807273 ""}  } { { "db/ip/lab5/submodules/lab5_memory.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_memory.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581701807273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p5m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p5m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p5m1 " "Found entity 1: altsyncram_p5m1" {  } { { "db/altsyncram_p5m1.tdf" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/altsyncram_p5m1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701807322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701807322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p5m1 lab5:u0\|lab5_memory:memory\|altsyncram:the_altsyncram\|altsyncram_p5m1:auto_generated " "Elaborating entity \"altsyncram_p5m1\" for hierarchy \"lab5:u0\|lab5_memory:memory\|altsyncram:the_altsyncram\|altsyncram_p5m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701807324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/decode_5la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701807658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701807658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la lab5:u0\|lab5_memory:memory\|altsyncram:the_altsyncram\|altsyncram_p5m1:auto_generated\|decode_5la:decode3 " "Elaborating entity \"decode_5la\" for hierarchy \"lab5:u0\|lab5_memory:memory\|altsyncram:the_altsyncram\|altsyncram_p5m1:auto_generated\|decode_5la:decode3\"" {  } { { "db/altsyncram_p5m1.tdf" "decode3" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/altsyncram_p5m1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701807660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2hb " "Found entity 1: mux_2hb" {  } { { "db/mux_2hb.tdf" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/mux_2hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701807780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701807780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2hb lab5:u0\|lab5_memory:memory\|altsyncram:the_altsyncram\|altsyncram_p5m1:auto_generated\|mux_2hb:mux2 " "Elaborating entity \"mux_2hb\" for hierarchy \"lab5:u0\|lab5_memory:memory\|altsyncram:the_altsyncram\|altsyncram_p5m1:auto_generated\|mux_2hb:mux2\"" {  } { { "db/altsyncram_p5m1.tdf" "mux2" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/altsyncram_p5m1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701807782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_pio lab5:u0\|lab5_pio:pio " "Elaborating entity \"lab5_pio\" for hierarchy \"lab5:u0\|lab5_pio:pio\"" {  } { { "db/ip/lab5/lab5.v" "pio" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/lab5.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701807923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_processor lab5:u0\|lab5_processor:processor " "Elaborating entity \"lab5_processor\" for hierarchy \"lab5:u0\|lab5_processor:processor\"" {  } { { "db/ip/lab5/lab5.v" "processor" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/lab5.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701807937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_processor_cpu lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu " "Elaborating entity \"lab5_processor_cpu\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\"" {  } { { "db/ip/lab5/submodules/lab5_processor.v" "cpu" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_processor.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701807964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_processor_cpu_test_bench lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_test_bench:the_lab5_processor_cpu_test_bench " "Elaborating entity \"lab5_processor_cpu_test_bench\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_test_bench:the_lab5_processor_cpu_test_bench\"" {  } { { "db/ip/lab5/submodules/lab5_processor_cpu.v" "the_lab5_processor_cpu_test_bench" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_processor_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701808055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_processor_cpu_register_bank_a_module lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_register_bank_a_module:lab5_processor_cpu_register_bank_a " "Elaborating entity \"lab5_processor_cpu_register_bank_a_module\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_register_bank_a_module:lab5_processor_cpu_register_bank_a\"" {  } { { "db/ip/lab5/submodules/lab5_processor_cpu.v" "lab5_processor_cpu_register_bank_a" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_processor_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701808074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_register_bank_a_module:lab5_processor_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_register_bank_a_module:lab5_processor_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab5/submodules/lab5_processor_cpu.v" "the_altsyncram" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_processor_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701808131 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_register_bank_a_module:lab5_processor_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_register_bank_a_module:lab5_processor_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab5/submodules/lab5_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_processor_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701808154 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_register_bank_a_module:lab5_processor_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_register_bank_a_module:lab5_processor_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581701808154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581701808154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581701808154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581701808154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581701808154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581701808154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581701808154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581701808154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581701808154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581701808154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581701808154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581701808154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581701808154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581701808154 ""}  } { { "db/ip/lab5/submodules/lab5_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_processor_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581701808154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/altsyncram_msi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701808209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701808209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_register_bank_a_module:lab5_processor_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_register_bank_a_module:lab5_processor_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701808212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_processor_cpu_register_bank_b_module lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_register_bank_b_module:lab5_processor_cpu_register_bank_b " "Elaborating entity \"lab5_processor_cpu_register_bank_b_module\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_register_bank_b_module:lab5_processor_cpu_register_bank_b\"" {  } { { "db/ip/lab5/submodules/lab5_processor_cpu.v" "lab5_processor_cpu_register_bank_b" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_processor_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701808246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_processor_cpu_nios2_oci lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci " "Elaborating entity \"lab5_processor_cpu_nios2_oci\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\"" {  } { { "db/ip/lab5/submodules/lab5_processor_cpu.v" "the_lab5_processor_cpu_nios2_oci" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_processor_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701808279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_processor_cpu_nios2_oci_debug lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_debug:the_lab5_processor_cpu_nios2_oci_debug " "Elaborating entity \"lab5_processor_cpu_nios2_oci_debug\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_debug:the_lab5_processor_cpu_nios2_oci_debug\"" {  } { { "db/ip/lab5/submodules/lab5_processor_cpu.v" "the_lab5_processor_cpu_nios2_oci_debug" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_processor_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701808309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_debug:the_lab5_processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_debug:the_lab5_processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/lab5/submodules/lab5_processor_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_processor_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701808348 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_debug:the_lab5_processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_debug:the_lab5_processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/lab5/submodules/lab5_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_processor_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701808364 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_debug:the_lab5_processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_debug:the_lab5_processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581701808364 ""}  } { { "db/ip/lab5/submodules/lab5_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_processor_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581701808364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_processor_cpu_nios2_oci_break lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_break:the_lab5_processor_cpu_nios2_oci_break " "Elaborating entity \"lab5_processor_cpu_nios2_oci_break\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_break:the_lab5_processor_cpu_nios2_oci_break\"" {  } { { "db/ip/lab5/submodules/lab5_processor_cpu.v" "the_lab5_processor_cpu_nios2_oci_break" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_processor_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701808368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_processor_cpu_nios2_oci_xbrk lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_xbrk:the_lab5_processor_cpu_nios2_oci_xbrk " "Elaborating entity \"lab5_processor_cpu_nios2_oci_xbrk\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_xbrk:the_lab5_processor_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/lab5/submodules/lab5_processor_cpu.v" "the_lab5_processor_cpu_nios2_oci_xbrk" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_processor_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701808412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_processor_cpu_nios2_oci_dbrk lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_dbrk:the_lab5_processor_cpu_nios2_oci_dbrk " "Elaborating entity \"lab5_processor_cpu_nios2_oci_dbrk\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_dbrk:the_lab5_processor_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/lab5/submodules/lab5_processor_cpu.v" "the_lab5_processor_cpu_nios2_oci_dbrk" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_processor_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701808426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_processor_cpu_nios2_oci_itrace lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_itrace:the_lab5_processor_cpu_nios2_oci_itrace " "Elaborating entity \"lab5_processor_cpu_nios2_oci_itrace\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_itrace:the_lab5_processor_cpu_nios2_oci_itrace\"" {  } { { "db/ip/lab5/submodules/lab5_processor_cpu.v" "the_lab5_processor_cpu_nios2_oci_itrace" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_processor_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701808440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_processor_cpu_nios2_oci_dtrace lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_dtrace:the_lab5_processor_cpu_nios2_oci_dtrace " "Elaborating entity \"lab5_processor_cpu_nios2_oci_dtrace\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_dtrace:the_lab5_processor_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/lab5/submodules/lab5_processor_cpu.v" "the_lab5_processor_cpu_nios2_oci_dtrace" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_processor_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701808454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_processor_cpu_nios2_oci_td_mode lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_dtrace:the_lab5_processor_cpu_nios2_oci_dtrace\|lab5_processor_cpu_nios2_oci_td_mode:lab5_processor_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"lab5_processor_cpu_nios2_oci_td_mode\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_dtrace:the_lab5_processor_cpu_nios2_oci_dtrace\|lab5_processor_cpu_nios2_oci_td_mode:lab5_processor_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/lab5/submodules/lab5_processor_cpu.v" "lab5_processor_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_processor_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701808507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_processor_cpu_nios2_oci_fifo lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_fifo:the_lab5_processor_cpu_nios2_oci_fifo " "Elaborating entity \"lab5_processor_cpu_nios2_oci_fifo\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_fifo:the_lab5_processor_cpu_nios2_oci_fifo\"" {  } { { "db/ip/lab5/submodules/lab5_processor_cpu.v" "the_lab5_processor_cpu_nios2_oci_fifo" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_processor_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701808522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_processor_cpu_nios2_oci_compute_input_tm_cnt lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_fifo:the_lab5_processor_cpu_nios2_oci_fifo\|lab5_processor_cpu_nios2_oci_compute_input_tm_cnt:the_lab5_processor_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"lab5_processor_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_fifo:the_lab5_processor_cpu_nios2_oci_fifo\|lab5_processor_cpu_nios2_oci_compute_input_tm_cnt:the_lab5_processor_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/lab5/submodules/lab5_processor_cpu.v" "the_lab5_processor_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_processor_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701808556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_processor_cpu_nios2_oci_fifo_wrptr_inc lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_fifo:the_lab5_processor_cpu_nios2_oci_fifo\|lab5_processor_cpu_nios2_oci_fifo_wrptr_inc:the_lab5_processor_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"lab5_processor_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_fifo:the_lab5_processor_cpu_nios2_oci_fifo\|lab5_processor_cpu_nios2_oci_fifo_wrptr_inc:the_lab5_processor_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/lab5/submodules/lab5_processor_cpu.v" "the_lab5_processor_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_processor_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701808569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_processor_cpu_nios2_oci_fifo_cnt_inc lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_fifo:the_lab5_processor_cpu_nios2_oci_fifo\|lab5_processor_cpu_nios2_oci_fifo_cnt_inc:the_lab5_processor_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"lab5_processor_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_fifo:the_lab5_processor_cpu_nios2_oci_fifo\|lab5_processor_cpu_nios2_oci_fifo_cnt_inc:the_lab5_processor_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/lab5/submodules/lab5_processor_cpu.v" "the_lab5_processor_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_processor_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701808582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_processor_cpu_nios2_oci_pib lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_pib:the_lab5_processor_cpu_nios2_oci_pib " "Elaborating entity \"lab5_processor_cpu_nios2_oci_pib\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_pib:the_lab5_processor_cpu_nios2_oci_pib\"" {  } { { "db/ip/lab5/submodules/lab5_processor_cpu.v" "the_lab5_processor_cpu_nios2_oci_pib" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_processor_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701808596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_processor_cpu_nios2_oci_im lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_im:the_lab5_processor_cpu_nios2_oci_im " "Elaborating entity \"lab5_processor_cpu_nios2_oci_im\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_oci_im:the_lab5_processor_cpu_nios2_oci_im\"" {  } { { "db/ip/lab5/submodules/lab5_processor_cpu.v" "the_lab5_processor_cpu_nios2_oci_im" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_processor_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701808608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_processor_cpu_nios2_avalon_reg lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_avalon_reg:the_lab5_processor_cpu_nios2_avalon_reg " "Elaborating entity \"lab5_processor_cpu_nios2_avalon_reg\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_avalon_reg:the_lab5_processor_cpu_nios2_avalon_reg\"" {  } { { "db/ip/lab5/submodules/lab5_processor_cpu.v" "the_lab5_processor_cpu_nios2_avalon_reg" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_processor_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701808626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_processor_cpu_nios2_ocimem lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_ocimem:the_lab5_processor_cpu_nios2_ocimem " "Elaborating entity \"lab5_processor_cpu_nios2_ocimem\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_ocimem:the_lab5_processor_cpu_nios2_ocimem\"" {  } { { "db/ip/lab5/submodules/lab5_processor_cpu.v" "the_lab5_processor_cpu_nios2_ocimem" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_processor_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701808642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_processor_cpu_ociram_sp_ram_module lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_ocimem:the_lab5_processor_cpu_nios2_ocimem\|lab5_processor_cpu_ociram_sp_ram_module:lab5_processor_cpu_ociram_sp_ram " "Elaborating entity \"lab5_processor_cpu_ociram_sp_ram_module\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_ocimem:the_lab5_processor_cpu_nios2_ocimem\|lab5_processor_cpu_ociram_sp_ram_module:lab5_processor_cpu_ociram_sp_ram\"" {  } { { "db/ip/lab5/submodules/lab5_processor_cpu.v" "lab5_processor_cpu_ociram_sp_ram" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_processor_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701808687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_ocimem:the_lab5_processor_cpu_nios2_ocimem\|lab5_processor_cpu_ociram_sp_ram_module:lab5_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_ocimem:the_lab5_processor_cpu_nios2_ocimem\|lab5_processor_cpu_ociram_sp_ram_module:lab5_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab5/submodules/lab5_processor_cpu.v" "the_altsyncram" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_processor_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701808727 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_ocimem:the_lab5_processor_cpu_nios2_ocimem\|lab5_processor_cpu_ociram_sp_ram_module:lab5_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_ocimem:the_lab5_processor_cpu_nios2_ocimem\|lab5_processor_cpu_ociram_sp_ram_module:lab5_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab5/submodules/lab5_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_processor_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701808742 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_ocimem:the_lab5_processor_cpu_nios2_ocimem\|lab5_processor_cpu_ociram_sp_ram_module:lab5_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_ocimem:the_lab5_processor_cpu_nios2_ocimem\|lab5_processor_cpu_ociram_sp_ram_module:lab5_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581701808742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581701808742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581701808742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581701808742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581701808742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581701808742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581701808742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581701808742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581701808742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581701808742 ""}  } { { "db/ip/lab5/submodules/lab5_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_processor_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581701808742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701808788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701808788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_ocimem:the_lab5_processor_cpu_nios2_ocimem\|lab5_processor_cpu_ociram_sp_ram_module:lab5_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_ocimem:the_lab5_processor_cpu_nios2_ocimem\|lab5_processor_cpu_ociram_sp_ram_module:lab5_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701808791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_processor_cpu_debug_slave_wrapper lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_debug_slave_wrapper:the_lab5_processor_cpu_debug_slave_wrapper " "Elaborating entity \"lab5_processor_cpu_debug_slave_wrapper\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_debug_slave_wrapper:the_lab5_processor_cpu_debug_slave_wrapper\"" {  } { { "db/ip/lab5/submodules/lab5_processor_cpu.v" "the_lab5_processor_cpu_debug_slave_wrapper" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_processor_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701808817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_processor_cpu_debug_slave_tck lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_debug_slave_wrapper:the_lab5_processor_cpu_debug_slave_wrapper\|lab5_processor_cpu_debug_slave_tck:the_lab5_processor_cpu_debug_slave_tck " "Elaborating entity \"lab5_processor_cpu_debug_slave_tck\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_debug_slave_wrapper:the_lab5_processor_cpu_debug_slave_wrapper\|lab5_processor_cpu_debug_slave_tck:the_lab5_processor_cpu_debug_slave_tck\"" {  } { { "db/ip/lab5/submodules/lab5_processor_cpu_debug_slave_wrapper.v" "the_lab5_processor_cpu_debug_slave_tck" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_processor_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701808832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_processor_cpu_debug_slave_sysclk lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_debug_slave_wrapper:the_lab5_processor_cpu_debug_slave_wrapper\|lab5_processor_cpu_debug_slave_sysclk:the_lab5_processor_cpu_debug_slave_sysclk " "Elaborating entity \"lab5_processor_cpu_debug_slave_sysclk\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_debug_slave_wrapper:the_lab5_processor_cpu_debug_slave_wrapper\|lab5_processor_cpu_debug_slave_sysclk:the_lab5_processor_cpu_debug_slave_sysclk\"" {  } { { "db/ip/lab5/submodules/lab5_processor_cpu_debug_slave_wrapper.v" "the_lab5_processor_cpu_debug_slave_sysclk" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_processor_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701808861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_debug_slave_wrapper:the_lab5_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab5_processor_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_debug_slave_wrapper:the_lab5_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab5_processor_cpu_debug_slave_phy\"" {  } { { "db/ip/lab5/submodules/lab5_processor_cpu_debug_slave_wrapper.v" "lab5_processor_cpu_debug_slave_phy" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_processor_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701808915 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_debug_slave_wrapper:the_lab5_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab5_processor_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_debug_slave_wrapper:the_lab5_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab5_processor_cpu_debug_slave_phy\"" {  } { { "db/ip/lab5/submodules/lab5_processor_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_processor_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701808926 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_debug_slave_wrapper:the_lab5_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab5_processor_cpu_debug_slave_phy " "Instantiated megafunction \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_debug_slave_wrapper:the_lab5_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab5_processor_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581701808926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581701808926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581701808926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581701808926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581701808926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581701808926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581701808926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581701808926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581701808926 ""}  } { { "db/ip/lab5/submodules/lab5_processor_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_processor_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581701808926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_debug_slave_wrapper:the_lab5_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab5_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_debug_slave_wrapper:the_lab5_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab5_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701808930 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_debug_slave_wrapper:the_lab5_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab5_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_debug_slave_wrapper:the_lab5_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab5_processor_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_debug_slave_wrapper:the_lab5_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab5_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_debug_slave_wrapper:the_lab5_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab5_processor_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/lab5/submodules/lab5_processor_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_processor_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701808943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_debug_slave_wrapper:the_lab5_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab5_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_debug_slave_wrapper:the_lab5_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab5_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701808947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_debug_slave_wrapper:the_lab5_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab5_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_debug_slave_wrapper:the_lab5_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab5_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701808966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_spi_0 lab5:u0\|lab5_spi_0:spi_0 " "Elaborating entity \"lab5_spi_0\" for hierarchy \"lab5:u0\|lab5_spi_0:spi_0\"" {  } { { "db/ip/lab5/lab5.v" "spi_0" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/lab5.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701808985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_timer lab5:u0\|lab5_timer:timer " "Elaborating entity \"lab5_timer\" for hierarchy \"lab5:u0\|lab5_timer:timer\"" {  } { { "db/ip/lab5/lab5.v" "timer" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/lab5.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701809008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_mm_interconnect_0 lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"lab5_mm_interconnect_0\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/lab5/lab5.v" "mm_interconnect_0" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/lab5.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701809030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:processor_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:processor_data_master_translator\"" {  } { { "db/ip/lab5/submodules/lab5_mm_interconnect_0.v" "processor_data_master_translator" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0.v" 545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701809190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:processor_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:processor_instruction_master_translator\"" {  } { { "db/ip/lab5/submodules/lab5_mm_interconnect_0.v" "processor_instruction_master_translator" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0.v" 605 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701809207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/lab5/submodules/lab5_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0.v" 669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701809231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:processor_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:processor_debug_mem_slave_translator\"" {  } { { "db/ip/lab5/submodules/lab5_mm_interconnect_0.v" "processor_debug_mem_slave_translator" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0.v" 733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701809251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:memory_s1_translator\"" {  } { { "db/ip/lab5/submodules/lab5_mm_interconnect_0.v" "memory_s1_translator" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701809270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "db/ip/lab5/submodules/lab5_mm_interconnect_0.v" "timer_s1_translator" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0.v" 861 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701809288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_s1_translator\"" {  } { { "db/ip/lab5/submodules/lab5_mm_interconnect_0.v" "pio_s1_translator" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0.v" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701809314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\"" {  } { { "db/ip/lab5/submodules/lab5_mm_interconnect_0.v" "spi_0_spi_control_port_translator" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0.v" 989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701809334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:processor_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:processor_data_master_agent\"" {  } { { "db/ip/lab5/submodules/lab5_mm_interconnect_0.v" "processor_data_master_agent" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0.v" 1070 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701809352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:processor_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:processor_instruction_master_agent\"" {  } { { "db/ip/lab5/submodules/lab5_mm_interconnect_0.v" "processor_instruction_master_agent" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0.v" 1151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701809370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "db/ip/lab5/submodules/lab5_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0.v" 1235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701809384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/lab5/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701809406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/lab5/submodules/lab5_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0.v" 1276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701809425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_mm_interconnect_0_router lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_router:router " "Elaborating entity \"lab5_mm_interconnect_0_router\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_router:router\"" {  } { { "db/ip/lab5/submodules/lab5_mm_interconnect_0.v" "router" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0.v" 1917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701809477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_mm_interconnect_0_router_default_decode lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_router:router\|lab5_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"lab5_mm_interconnect_0_router_default_decode\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_router:router\|lab5_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/lab5/submodules/lab5_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0_router.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701809501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_mm_interconnect_0_router_001 lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"lab5_mm_interconnect_0_router_001\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/lab5/submodules/lab5_mm_interconnect_0.v" "router_001" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0.v" 1933 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701809513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_mm_interconnect_0_router_001_default_decode lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_router_001:router_001\|lab5_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"lab5_mm_interconnect_0_router_001_default_decode\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_router_001:router_001\|lab5_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/lab5/submodules/lab5_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701809534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_mm_interconnect_0_router_002 lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"lab5_mm_interconnect_0_router_002\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/lab5/submodules/lab5_mm_interconnect_0.v" "router_002" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0.v" 1949 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701809547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_mm_interconnect_0_router_002_default_decode lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_router_002:router_002\|lab5_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"lab5_mm_interconnect_0_router_002_default_decode\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_router_002:router_002\|lab5_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/lab5/submodules/lab5_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701809561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_mm_interconnect_0_router_003 lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"lab5_mm_interconnect_0_router_003\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/lab5/submodules/lab5_mm_interconnect_0.v" "router_003" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0.v" 1965 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701809573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_mm_interconnect_0_router_003_default_decode lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_router_003:router_003\|lab5_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"lab5_mm_interconnect_0_router_003_default_decode\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_router_003:router_003\|lab5_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/lab5/submodules/lab5_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701809593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_mm_interconnect_0_cmd_demux lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"lab5_mm_interconnect_0_cmd_demux\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/lab5/submodules/lab5_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0.v" 2076 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701809619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_mm_interconnect_0_cmd_demux_001 lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"lab5_mm_interconnect_0_cmd_demux_001\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/lab5/submodules/lab5_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0.v" 2099 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701809638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_mm_interconnect_0_cmd_mux lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"lab5_mm_interconnect_0_cmd_mux\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/lab5/submodules/lab5_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0.v" 2116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701809654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_mm_interconnect_0_cmd_mux_001 lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"lab5_mm_interconnect_0_cmd_mux_001\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "db/ip/lab5/submodules/lab5_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0.v" 2139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701809668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/lab5/submodules/lab5_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701809687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/lab5/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701809700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_mm_interconnect_0_rsp_demux lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"lab5_mm_interconnect_0_rsp_demux\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/lab5/submodules/lab5_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0.v" 2230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701809721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_mm_interconnect_0_rsp_mux lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"lab5_mm_interconnect_0_rsp_mux\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/lab5/submodules/lab5_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0.v" 2374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701809744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/lab5/submodules/lab5_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701809798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/lab5/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701809809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_mm_interconnect_0_rsp_mux_001 lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"lab5_mm_interconnect_0_rsp_mux_001\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/lab5/submodules/lab5_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0.v" 2397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701809821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/lab5/submodules/lab5_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701809839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_mm_interconnect_0_avalon_st_adapter lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"lab5_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/lab5/submodules/lab5_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0.v" 2426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701809854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_mm_interconnect_0_avalon_st_adapter_error_adapter_0 lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab5_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab5_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"lab5:u0\|lab5_mm_interconnect_0:mm_interconnect_0\|lab5_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab5_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/lab5/submodules/lab5_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/lab5_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701809867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_irq_mapper lab5:u0\|lab5_irq_mapper:irq_mapper " "Elaborating entity \"lab5_irq_mapper\" for hierarchy \"lab5:u0\|lab5_irq_mapper:irq_mapper\"" {  } { { "db/ip/lab5/lab5.v" "irq_mapper" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/lab5.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701809898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab5:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab5:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/lab5/lab5.v" "rst_controller" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/lab5.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701809910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab5:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab5:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/lab5/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701809932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab5:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab5:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/lab5/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/lab5/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701809944 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1581701810788 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.02.14.09:36:53 Progress: Loading sld2dead247/alt_sld_fab_wrapper_hw.tcl " "2020.02.14.09:36:53 Progress: Loading sld2dead247/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701813752 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701815691 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701815804 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701817455 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701817607 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701817757 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701817924 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701817936 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701817943 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1581701818603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld2dead247/alt_sld_fab.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/sld2dead247/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701818809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701818809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701818892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701818892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701818898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701818898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701818963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701818963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701819044 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701819044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701819044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581701819113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701819113 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1581701821728 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701822627 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "65 " "65 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1581701823575 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701823805 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/output_files/lab5.map.smsg " "Generated suppressed messages file C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/output_files/lab5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701824336 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1581701825430 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581701825430 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "lab5top.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5top.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581701825758 "|lab5top|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1581701825758 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2082 " "Implemented 2082 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1581701825764 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1581701825764 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1893 " "Implemented 1893 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1581701825764 ""} { "Info" "ICUT_CUT_TM_RAMS" "176 " "Implemented 176 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1581701825764 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1581701825764 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5011 " "Peak virtual memory: 5011 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581701825821 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 14 09:37:05 2020 " "Processing ended: Fri Feb 14 09:37:05 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581701825821 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581701825821 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:16 " "Total CPU time (on all processors): 00:01:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581701825821 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1581701825821 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1581701827233 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581701827239 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 14 09:37:06 2020 " "Processing started: Fri Feb 14 09:37:06 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581701827239 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1581701827239 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab5 -c lab5 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1581701827240 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1581701827382 ""}
{ "Info" "0" "" "Project  = lab5" {  } {  } 0 0 "Project  = lab5" 0 0 "Fitter" 0 0 1581701827382 ""}
{ "Info" "0" "" "Revision = lab5" {  } {  } 0 0 "Revision = lab5" 0 0 "Fitter" 0 0 1581701827382 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1581701827565 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1581701827565 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab5 5CSEMA4U23C6 " "Selected device 5CSEMA4U23C6 for design \"lab5\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1581701827590 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1581701827636 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1581701827636 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1581701827962 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1581701828029 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1581701828382 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1581701828430 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 8 " "No exact pin location assignment(s) for 8 pins of 8 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1581701828611 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1581701833420 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "FPGA_CLK1_50~inputCLKENA0 1267 global CLKCTRL_G12 " "FPGA_CLK1_50~inputCLKENA0 with 1267 fanout uses global clock CLKCTRL_G12" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1581701833521 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1581701833521 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1581701833521 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1581701833559 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1581701833562 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1581701833568 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1581701833573 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1581701833574 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1581701833577 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581701834658 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581701834658 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581701834658 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581701834658 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581701834658 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581701834658 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581701834658 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581701834658 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581701834658 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581701834658 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581701834658 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581701834658 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581701834658 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581701834658 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581701834658 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581701834658 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581701834658 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581701834658 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581701834658 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581701834658 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581701834658 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581701834658 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581701834658 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581701834658 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581701834658 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581701834658 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1581701834658 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581701834658 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1581701834658 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581701834658 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581701834658 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581701834658 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1581701834658 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1581701834658 ""}
{ "Info" "ISTA_SDC_FOUND" "lab5.sdc " "Reading SDC File: 'lab5.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1581701834673 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab5.sdc 5 LED\[*\] port " "Ignored filter at lab5.sdc(5): LED\[*\] could not be matched with a port" {  } { { "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5.sdc" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1581701834674 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab5.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at lab5.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports LED\[*\]\] " "set_false_path -from * -to \[get_ports LED\[*\]\]" {  } { { "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5.sdc" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581701834674 ""}  } { { "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5.sdc" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1581701834674 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1581701834675 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/submodules/lab5_processor_cpu.sdc " "Reading SDC File: 'c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/submodules/lab5_processor_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1581701834678 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1581701834720 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1581701834721 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1581701834722 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581701834723 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581701834723 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581701834723 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 FPGA_CLK1_50 " "  20.000 FPGA_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581701834723 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1581701834723 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1581701834898 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1581701834902 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "3 I/O output buffer " "Packed 3 registers into blocks of type I/O output buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1581701834902 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "3 " "Created 3 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1581701834902 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1581701834902 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1581701835092 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1581701837619 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1581701838024 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:24 " "Fitter placement preparation operations ending: elapsed time is 00:00:24" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1581701861335 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1581701883875 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1581701886492 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1581701886492 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1581701894180 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "19 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/" { { 1 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1581701898442 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1581701898442 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1581701903273 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1581701903273 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1581701903278 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.96 " "Total time spent on timing analysis during the Fitter is 4.96 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1581701905784 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1581701905831 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1581701906706 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1581701906707 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1581701907562 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1581701911750 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/output_files/lab5.fit.smsg " "Generated suppressed messages file C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/output_files/lab5.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1581701912170 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6826 " "Peak virtual memory: 6826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581701913225 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 14 09:38:33 2020 " "Processing ended: Fri Feb 14 09:38:33 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581701913225 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:27 " "Elapsed time: 00:01:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581701913225 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:10 " "Total CPU time (on all processors): 00:04:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581701913225 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1581701913225 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1581701914544 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581701914550 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 14 09:38:34 2020 " "Processing started: Fri Feb 14 09:38:34 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581701914550 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1581701914550 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab5 -c lab5 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1581701914550 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1581701915335 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1581701920695 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4882 " "Peak virtual memory: 4882 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581701921051 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 14 09:38:41 2020 " "Processing ended: Fri Feb 14 09:38:41 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581701921051 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581701921051 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581701921051 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1581701921051 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1581701921705 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1581701922259 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581701922267 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 14 09:38:41 2020 " "Processing started: Fri Feb 14 09:38:41 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581701922267 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1581701922267 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab5 -c lab5 " "Command: quartus_sta lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1581701922267 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1581701922374 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1581701923149 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1581701923149 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581701923192 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581701923192 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581701923674 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581701923674 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581701923674 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581701923674 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581701923674 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581701923674 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581701923674 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581701923674 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581701923674 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581701923674 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581701923674 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581701923674 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581701923674 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581701923674 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581701923674 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581701923674 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581701923674 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581701923674 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581701923674 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581701923674 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581701923674 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581701923674 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581701923674 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581701923674 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581701923674 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581701923674 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1581701923674 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581701923674 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1581701923674 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581701923674 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581701923674 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581701923674 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1581701923674 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1581701923674 ""}
{ "Info" "ISTA_SDC_FOUND" "lab5.sdc " "Reading SDC File: 'lab5.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1581701923689 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab5.sdc 5 LED\[*\] port " "Ignored filter at lab5.sdc(5): LED\[*\] could not be matched with a port" {  } { { "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5.sdc" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1581701923690 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab5.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at lab5.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports LED\[*\]\] " "set_false_path -from * -to \[get_ports LED\[*\]\]" {  } { { "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5.sdc" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581701923691 ""}  } { { "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5.sdc" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab5/lab5.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1581701923691 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1581701923696 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/submodules/lab5_processor_cpu.sdc " "Reading SDC File: 'c:/users/a00991330/documents/github/elex7660/lab5/db/ip/lab5/submodules/lab5_processor_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1581701923704 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|processor\|cpu\|the_lab5_processor_cpu_nios2_oci\|the_lab5_processor_cpu_nios2_ocimem\|lab5_processor_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a16\|clk0  to: lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_ocimem:the_lab5_processor_cpu_nios2_ocimem\|lab5_processor_cpu_ociram_sp_ram_module:lab5_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a16~CLOCK1_ENABLE1_0 " "From: u0\|processor\|cpu\|the_lab5_processor_cpu_nios2_oci\|the_lab5_processor_cpu_nios2_ocimem\|lab5_processor_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a16\|clk0  to: lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_ocimem:the_lab5_processor_cpu_nios2_ocimem\|lab5_processor_cpu_ociram_sp_ram_module:lab5_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a16~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581701923724 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1581701923724 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1581701923740 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581701923828 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1581701923832 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1581701923846 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.630 " "Worst-case setup slack is 10.630" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701923920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701923920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.630               0.000 FPGA_CLK1_50  " "   10.630               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701923920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.330               0.000 altera_reserved_tck  " "   12.330               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701923920 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581701923920 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.156 " "Worst-case hold slack is 0.156" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701923936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701923936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 altera_reserved_tck  " "    0.156               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701923936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 FPGA_CLK1_50  " "    0.313               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701923936 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581701923936 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.157 " "Worst-case recovery slack is 13.157" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701923945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701923945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.157               0.000 altera_reserved_tck  " "   13.157               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701923945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.669               0.000 FPGA_CLK1_50  " "   16.669               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701923945 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581701923945 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.289 " "Worst-case removal slack is 0.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701923960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701923960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.289               0.000 FPGA_CLK1_50  " "    0.289               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701923960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.989               0.000 altera_reserved_tck  " "    0.989               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701923960 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581701923960 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.867 " "Worst-case minimum pulse width slack is 8.867" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701923966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701923966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.867               0.000 FPGA_CLK1_50  " "    8.867               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701923966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.744               0.000 altera_reserved_tck  " "   15.744               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701923966 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581701923966 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 9 synchronizer chains. " "Report Metastability: Found 9 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581701923992 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581701923992 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 9 " "Number of Synchronizer Chains Found: 9" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581701923992 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581701923992 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.444 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.444" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581701923992 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.248 ns " "Worst Case Available Settling Time: 18.248 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581701923992 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581701923992 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581701923992 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581701923992 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581701923992 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581701923992 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581701923992 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1581701923999 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1581701924035 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1581701927987 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|processor\|cpu\|the_lab5_processor_cpu_nios2_oci\|the_lab5_processor_cpu_nios2_ocimem\|lab5_processor_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a16\|clk0  to: lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_ocimem:the_lab5_processor_cpu_nios2_ocimem\|lab5_processor_cpu_ociram_sp_ram_module:lab5_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a16~CLOCK1_ENABLE1_0 " "From: u0\|processor\|cpu\|the_lab5_processor_cpu_nios2_oci\|the_lab5_processor_cpu_nios2_ocimem\|lab5_processor_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a16\|clk0  to: lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_ocimem:the_lab5_processor_cpu_nios2_ocimem\|lab5_processor_cpu_ociram_sp_ram_module:lab5_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a16~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581701928134 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1581701928134 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581701928233 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.908 " "Worst-case setup slack is 10.908" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701928284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701928284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.908               0.000 FPGA_CLK1_50  " "   10.908               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701928284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.383               0.000 altera_reserved_tck  " "   12.383               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701928284 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581701928284 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.141 " "Worst-case hold slack is 0.141" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701928301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701928301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 altera_reserved_tck  " "    0.141               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701928301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 FPGA_CLK1_50  " "    0.298               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701928301 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581701928301 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.269 " "Worst-case recovery slack is 13.269" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701928311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701928311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.269               0.000 altera_reserved_tck  " "   13.269               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701928311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.837               0.000 FPGA_CLK1_50  " "   16.837               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701928311 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581701928311 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.251 " "Worst-case removal slack is 0.251" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701928319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701928319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.251               0.000 FPGA_CLK1_50  " "    0.251               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701928319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.945               0.000 altera_reserved_tck  " "    0.945               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701928319 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581701928319 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.819 " "Worst-case minimum pulse width slack is 8.819" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701928326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701928326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.819               0.000 FPGA_CLK1_50  " "    8.819               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701928326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.741               0.000 altera_reserved_tck  " "   15.741               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701928326 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581701928326 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 9 synchronizer chains. " "Report Metastability: Found 9 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581701928346 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581701928346 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 9 " "Number of Synchronizer Chains Found: 9" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581701928346 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581701928346 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.444 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.444" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581701928346 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.283 ns " "Worst Case Available Settling Time: 18.283 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581701928346 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581701928346 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581701928346 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581701928346 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581701928346 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581701928346 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581701928346 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1581701928353 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1581701928550 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1581701932336 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|processor\|cpu\|the_lab5_processor_cpu_nios2_oci\|the_lab5_processor_cpu_nios2_ocimem\|lab5_processor_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a16\|clk0  to: lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_ocimem:the_lab5_processor_cpu_nios2_ocimem\|lab5_processor_cpu_ociram_sp_ram_module:lab5_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a16~CLOCK1_ENABLE1_0 " "From: u0\|processor\|cpu\|the_lab5_processor_cpu_nios2_oci\|the_lab5_processor_cpu_nios2_ocimem\|lab5_processor_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a16\|clk0  to: lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_ocimem:the_lab5_processor_cpu_nios2_ocimem\|lab5_processor_cpu_ociram_sp_ram_module:lab5_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a16~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581701932485 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1581701932485 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581701932575 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.857 " "Worst-case setup slack is 13.857" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701932592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701932592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.857               0.000 FPGA_CLK1_50  " "   13.857               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701932592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.285               0.000 altera_reserved_tck  " "   14.285               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701932592 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581701932592 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.045 " "Worst-case hold slack is 0.045" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701932642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701932642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.045               0.000 altera_reserved_tck  " "    0.045               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701932642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 FPGA_CLK1_50  " "    0.179               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701932642 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581701932642 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.557 " "Worst-case recovery slack is 14.557" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701932651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701932651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.557               0.000 altera_reserved_tck  " "   14.557               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701932651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.608               0.000 FPGA_CLK1_50  " "   17.608               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701932651 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581701932651 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.229 " "Worst-case removal slack is 0.229" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701932661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701932661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.229               0.000 FPGA_CLK1_50  " "    0.229               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701932661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.487               0.000 altera_reserved_tck  " "    0.487               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701932661 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581701932661 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.776 " "Worst-case minimum pulse width slack is 8.776" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701932666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701932666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.776               0.000 FPGA_CLK1_50  " "    8.776               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701932666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.731               0.000 altera_reserved_tck  " "   15.731               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701932666 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581701932666 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 9 synchronizer chains. " "Report Metastability: Found 9 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581701932687 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581701932687 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 9 " "Number of Synchronizer Chains Found: 9" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581701932687 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581701932687 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.444 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.444" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581701932687 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.839 ns " "Worst Case Available Settling Time: 18.839 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581701932687 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581701932687 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581701932687 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581701932687 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581701932687 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581701932687 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581701932687 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1581701932694 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|processor\|cpu\|the_lab5_processor_cpu_nios2_oci\|the_lab5_processor_cpu_nios2_ocimem\|lab5_processor_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a16\|clk0  to: lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_ocimem:the_lab5_processor_cpu_nios2_ocimem\|lab5_processor_cpu_ociram_sp_ram_module:lab5_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a16~CLOCK1_ENABLE1_0 " "From: u0\|processor\|cpu\|the_lab5_processor_cpu_nios2_oci\|the_lab5_processor_cpu_nios2_ocimem\|lab5_processor_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a16\|clk0  to: lab5:u0\|lab5_processor:processor\|lab5_processor_cpu:cpu\|lab5_processor_cpu_nios2_oci:the_lab5_processor_cpu_nios2_oci\|lab5_processor_cpu_nios2_ocimem:the_lab5_processor_cpu_nios2_ocimem\|lab5_processor_cpu_ociram_sp_ram_module:lab5_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a16~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581701932934 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1581701932934 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581701933024 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.537 " "Worst-case setup slack is 14.537" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701933043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701933043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.537               0.000 altera_reserved_tck  " "   14.537               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701933043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.547               0.000 FPGA_CLK1_50  " "   14.547               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701933043 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581701933043 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.029 " "Worst-case hold slack is 0.029" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701933060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701933060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.029               0.000 altera_reserved_tck  " "    0.029               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701933060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164               0.000 FPGA_CLK1_50  " "    0.164               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701933060 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581701933060 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.833 " "Worst-case recovery slack is 14.833" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701933069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701933069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.833               0.000 altera_reserved_tck  " "   14.833               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701933069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.903               0.000 FPGA_CLK1_50  " "   17.903               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701933069 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581701933069 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.178 " "Worst-case removal slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701933078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701933078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 FPGA_CLK1_50  " "    0.178               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701933078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.437               0.000 altera_reserved_tck  " "    0.437               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701933078 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581701933078 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.771 " "Worst-case minimum pulse width slack is 8.771" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701933084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701933084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.771               0.000 FPGA_CLK1_50  " "    8.771               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701933084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.755               0.000 altera_reserved_tck  " "   15.755               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581701933084 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581701933084 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 9 synchronizer chains. " "Report Metastability: Found 9 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581701933104 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581701933104 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 9 " "Number of Synchronizer Chains Found: 9" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581701933104 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581701933104 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.444 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.444" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581701933104 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.938 ns " "Worst Case Available Settling Time: 18.938 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581701933104 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581701933104 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581701933104 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581701933104 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581701933104 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581701933104 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581701933104 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1581701934221 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1581701934221 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5305 " "Peak virtual memory: 5305 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581701934305 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 14 09:38:54 2020 " "Processing ended: Fri Feb 14 09:38:54 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581701934305 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581701934305 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581701934305 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1581701934305 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 14 s " "Quartus Prime Full Compilation was successful. 0 errors, 14 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1581701935017 ""}
