
*** Running vivado
    with args -log design_1_PS2_Slave_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_PS2_Slave_0_0.tcl


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_PS2_Slave_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/joseleite/VeSPA_Peripherals'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/joseleite/ExternDisk/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:UartSlave:1.0'. The one found in IP location '/home/joseleite/VeSPA_Peripherals/VeSPA-UART/Uart_IP' will take precedence over the same IP in locations: 
   /home/joseleite/VeSPA_Peripherals/VeSPA-UART/UartEchoTestProj/Vivado/ip_repo/uart
   /home/joseleite/VeSPA_Peripherals/VeSPA-GPIO/UartGpioTestProj/Vivado/ip_repo/uart
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:PS2:1.0'. The one found in IP location '/home/joseleite/VeSPA_Peripherals/VeSPA-UART/UartEchoTestProj/Vivado/ip_repo/ps2' will take precedence over the same IP in locations: 
   /home/joseleite/VeSPA_Peripherals/VeSPA-PS2/PS2/ps2_ip_fifo/ps2
   /home/joseleite/VeSPA_Peripherals/VeSPA-GPIO/UartGpioTestProj/Vivado/ip_repo/ps2
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:interruptControllerSlave:1.0'. The one found in IP location '/home/joseleite/VeSPA_Peripherals/VeSPA-UART/UartEchoTestProj/Vivado/ip_repo/interruptController' will take precedence over the same IP in location /home/joseleite/VeSPA_Peripherals/VeSPA-GPIO/UartGpioTestProj/Vivado/ip_repo/interruptController
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:DataMemory:1.0'. The one found in IP location '/home/joseleite/VeSPA_Peripherals/VeSPA-UART/UartEchoTestProj/Vivado/ip_repo/dataMemory' will take precedence over the same IP in location /home/joseleite/VeSPA_Peripherals/VeSPA-GPIO/UartGpioTestProj/Vivado/ip_repo/dataMemory
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:teste:1.0'. The one found in IP location '/home/joseleite/VeSPA_Peripherals/VeSPA-UART/UartEchoTestProj/Vivado/ip_repo/teste' will take precedence over the same IP in location /home/joseleite/VeSPA_Peripherals/VeSPA-GPIO/UartGpioTestProj/Vivado/ip_repo/teste
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:GPIO_Slave:1.0'. The one found in IP location '/home/joseleite/VeSPA_Peripherals/VeSPA-UART/UartEchoTestProj/Vivado/ip_repo/GPIO_Slave_IP' will take precedence over the same IP in locations: 
   /home/joseleite/VeSPA_Peripherals/VeSPA-GPIO/UartGpioTestProj/Vivado/ip_repo/GPIO_Slave_IP
   /home/joseleite/VeSPA_Peripherals/VeSPA-GPIO/GPIO_Slave_IP
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:CustomInterconnect:1.0'. The one found in IP location '/home/joseleite/VeSPA_Peripherals/VeSPA-UART/UartEchoTestProj/Vivado/ip_repo/interconnect' will take precedence over the same IP in location /home/joseleite/VeSPA_Peripherals/VeSPA-GPIO/UartGpioTestProj/Vivado/ip_repo/interconnect
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:vespa_cpu:1.0'. The one found in IP location '/home/joseleite/VeSPA_Peripherals/VeSPA-UART/UartEchoTestProj/Vivado/ip_repo/cpu' will take precedence over the same IP in location /home/joseleite/VeSPA_Peripherals/VeSPA-GPIO/UartGpioTestProj/Vivado/ip_repo/cpu
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:timerSlave:1.0'. The one found in IP location '/home/joseleite/VeSPA_Peripherals/VeSPA-Timer/timer' will take precedence over the same IP in locations: 
   /home/joseleite/VeSPA_Peripherals/VeSPA-UART/UartEchoTestProj/Vivado/ip_repo/timer
   /home/joseleite/VeSPA_Peripherals/VeSPA-GPIO/UartGpioTestProj/Vivado/ip_repo/timer
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_PS2_Slave_0_0
Command: synth_design -top design_1_PS2_Slave_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 64852
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2828.977 ; gain = 378.770 ; free physical = 7152 ; free virtual = 9970
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_PS2_Slave_0_0' [/home/joseleite/Vivado_Projects/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ip/design_1_PS2_Slave_0_0/synth/design_1_PS2_Slave_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'custom_ps2_interface' [/home/joseleite/Vivado_Projects/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/762d/src/custom_ps2_interface.v:23]
INFO: [Synth 8-6157] synthesizing module 'ps2_new' [/home/joseleite/Vivado_Projects/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/762d/src/ps2_new.v:21]
INFO: [Synth 8-226] default block is never used [/home/joseleite/Vivado_Projects/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/762d/src/ps2_new.v:64]
INFO: [Synth 8-6155] done synthesizing module 'ps2_new' (0#1) [/home/joseleite/Vivado_Projects/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/762d/src/ps2_new.v:21]
INFO: [Synth 8-6155] done synthesizing module 'custom_ps2_interface' (0#1) [/home/joseleite/Vivado_Projects/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/762d/src/custom_ps2_interface.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_PS2_Slave_0_0' (0#1) [/home/joseleite/Vivado_Projects/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ip/design_1_PS2_Slave_0_0/synth/design_1_PS2_Slave_0_0.v:53]
WARNING: [Synth 8-3301] Unused top level parameter/generic BUS_MSB
WARNING: [Synth 8-3848] Net o_Data in module/entity ps2_new does not have driver. [/home/joseleite/Vivado_Projects/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/762d/src/ps2_new.v:29]
WARNING: [Synth 8-7129] Port o_Data[3] in module ps2_new is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Data[2] in module ps2_new is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Data[1] in module ps2_new is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Data[0] in module ps2_new is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[31] in module custom_ps2_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[30] in module custom_ps2_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[29] in module custom_ps2_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[28] in module custom_ps2_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[27] in module custom_ps2_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[26] in module custom_ps2_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[25] in module custom_ps2_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[24] in module custom_ps2_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[23] in module custom_ps2_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[22] in module custom_ps2_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[21] in module custom_ps2_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[20] in module custom_ps2_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[19] in module custom_ps2_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[18] in module custom_ps2_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[17] in module custom_ps2_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[16] in module custom_ps2_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[15] in module custom_ps2_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[14] in module custom_ps2_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[13] in module custom_ps2_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[12] in module custom_ps2_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[11] in module custom_ps2_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[10] in module custom_ps2_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[9] in module custom_ps2_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[8] in module custom_ps2_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[7] in module custom_ps2_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[6] in module custom_ps2_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[5] in module custom_ps2_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[4] in module custom_ps2_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[3] in module custom_ps2_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[2] in module custom_ps2_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[1] in module custom_ps2_interface is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2898.914 ; gain = 448.707 ; free physical = 7061 ; free virtual = 9880
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2916.727 ; gain = 466.520 ; free physical = 7060 ; free virtual = 9879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2916.727 ; gain = 466.520 ; free physical = 7060 ; free virtual = 9879
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2916.727 ; gain = 0.000 ; free physical = 7060 ; free virtual = 9879
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3059.477 ; gain = 0.000 ; free physical = 7052 ; free virtual = 9871
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3059.477 ; gain = 0.000 ; free physical = 7052 ; free virtual = 9871
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3059.477 ; gain = 609.270 ; free physical = 7048 ; free virtual = 9867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3059.477 ; gain = 609.270 ; free physical = 7048 ; free virtual = 9867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3059.477 ; gain = 609.270 ; free physical = 7048 ; free virtual = 9867
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ps2_new'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                             0001 |                               01
               S_RECEIVE |                             0010 |                               10
           S_CHECK_ERROR |                             0100 |                               11
                 S_CLEAN |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ps2_new'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3059.477 ; gain = 609.270 ; free physical = 7048 ; free virtual = 9868
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   4 Input   12 Bit        Muxes := 1     
	   4 Input   11 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 5     
	   4 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port o_Data[3] in module design_1_PS2_Slave_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Data[2] in module design_1_PS2_Slave_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Data[1] in module design_1_PS2_Slave_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Data[0] in module design_1_PS2_Slave_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[31] in module design_1_PS2_Slave_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[30] in module design_1_PS2_Slave_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[29] in module design_1_PS2_Slave_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[28] in module design_1_PS2_Slave_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[27] in module design_1_PS2_Slave_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[26] in module design_1_PS2_Slave_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[25] in module design_1_PS2_Slave_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[24] in module design_1_PS2_Slave_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[23] in module design_1_PS2_Slave_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[22] in module design_1_PS2_Slave_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[21] in module design_1_PS2_Slave_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[20] in module design_1_PS2_Slave_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[19] in module design_1_PS2_Slave_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[18] in module design_1_PS2_Slave_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[17] in module design_1_PS2_Slave_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[16] in module design_1_PS2_Slave_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[15] in module design_1_PS2_Slave_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[14] in module design_1_PS2_Slave_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[13] in module design_1_PS2_Slave_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[12] in module design_1_PS2_Slave_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[11] in module design_1_PS2_Slave_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[10] in module design_1_PS2_Slave_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[9] in module design_1_PS2_Slave_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[8] in module design_1_PS2_Slave_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[7] in module design_1_PS2_Slave_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[6] in module design_1_PS2_Slave_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[5] in module design_1_PS2_Slave_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[4] in module design_1_PS2_Slave_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[3] in module design_1_PS2_Slave_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[2] in module design_1_PS2_Slave_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_WData[1] in module design_1_PS2_Slave_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3059.477 ; gain = 609.270 ; free physical = 7033 ; free virtual = 9852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 3059.477 ; gain = 609.270 ; free physical = 7022 ; free virtual = 9841
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 3059.477 ; gain = 609.270 ; free physical = 7022 ; free virtual = 9841
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 3059.477 ; gain = 609.270 ; free physical = 7022 ; free virtual = 9841
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3059.477 ; gain = 609.270 ; free physical = 7017 ; free virtual = 9837
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3059.477 ; gain = 609.270 ; free physical = 7017 ; free virtual = 9837
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3059.477 ; gain = 609.270 ; free physical = 7017 ; free virtual = 9837
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3059.477 ; gain = 609.270 ; free physical = 7017 ; free virtual = 9837
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3059.477 ; gain = 609.270 ; free physical = 7017 ; free virtual = 9837
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3059.477 ; gain = 609.270 ; free physical = 7017 ; free virtual = 9837
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     3|
|2     |LUT2   |    20|
|3     |LUT3   |     5|
|4     |LUT4   |    13|
|5     |LUT5   |    11|
|6     |LUT6   |    14|
|7     |FDRE   |    48|
|8     |FDSE   |     3|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3059.477 ; gain = 609.270 ; free physical = 7017 ; free virtual = 9837
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 36 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3059.477 ; gain = 466.520 ; free physical = 7016 ; free virtual = 9836
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3059.477 ; gain = 609.270 ; free physical = 7016 ; free virtual = 9836
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3059.477 ; gain = 0.000 ; free physical = 7016 ; free virtual = 9836
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3059.477 ; gain = 0.000 ; free physical = 7290 ; free virtual = 10110
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 65679e7e
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 82 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
INFO: [Common 17-1381] The checkpoint '/home/joseleite/Vivado_Projects/Vivado/VeSPA_Pipeline.runs/design_1_PS2_Slave_0_0_synth_1/design_1_PS2_Slave_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_PS2_Slave_0_0, cache-ID = b8cae978152a1af5
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/joseleite/Vivado_Projects/Vivado/VeSPA_Pipeline.runs/design_1_PS2_Slave_0_0_synth_1/design_1_PS2_Slave_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_PS2_Slave_0_0_utilization_synth.rpt -pb design_1_PS2_Slave_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 28 16:47:09 2024...
