
*** Running vivado
    with args -log tetris_shell.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source tetris_shell.tcl


****** Vivado v2018.3.1 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:20:25 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source tetris_shell.tcl -notrace
Command: synth_design -top tetris_shell -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8444 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 420.941 ; gain = 102.098
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'tetris_shell' [O:/ENGS31/Tetris/tetris_project/tetris_project.srcs/sources_1/new/tetris_shell.vhd:45]
INFO: [Synth 8-3491] module 'pixel_clock_generator' declared at 'O:/ENGS31/Tetris/tetris_project/tetris_project.srcs/sources_1/new/clock_generator.vhd:17' bound to instance 'clocking' of component 'pixel_clock_generator' [O:/ENGS31/Tetris/tetris_project/tetris_project.srcs/sources_1/new/tetris_shell.vhd:322]
INFO: [Synth 8-638] synthesizing module 'pixel_clock_generator' [O:/ENGS31/Tetris/tetris_project/tetris_project.srcs/sources_1/new/clock_generator.vhd:26]
INFO: [Synth 8-113] binding component instance 'pixel_clock_buffer' to cell 'BUFG' [O:/ENGS31/Tetris/tetris_project/tetris_project.srcs/sources_1/new/clock_generator.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'pixel_clock_generator' (1#1) [O:/ENGS31/Tetris/tetris_project/tetris_project.srcs/sources_1/new/clock_generator.vhd:26]
INFO: [Synth 8-3491] module 'tetris_game_controller' declared at 'O:/ENGS31/Tetris/tetris_project/tetris_project.srcs/sources_1/new/tetris_game_controller.vhd:34' bound to instance 'game_controller' of component 'tetris_game_controller' [O:/ENGS31/Tetris/tetris_project/tetris_project.srcs/sources_1/new/tetris_shell.vhd:329]
INFO: [Synth 8-638] synthesizing module 'tetris_game_controller' [O:/ENGS31/Tetris/tetris_project/tetris_project.srcs/sources_1/new/tetris_game_controller.vhd:62]
INFO: [Synth 8-226] default block is never used [O:/ENGS31/Tetris/tetris_project/tetris_project.srcs/sources_1/new/tetris_game_controller.vhd:101]
WARNING: [Synth 8-614] signal 'CURRENT_ACTION' is read in the process but is not in the sensitivity list [O:/ENGS31/Tetris/tetris_project/tetris_project.srcs/sources_1/new/tetris_game_controller.vhd:200]
INFO: [Synth 8-256] done synthesizing module 'tetris_game_controller' (2#1) [O:/ENGS31/Tetris/tetris_project/tetris_project.srcs/sources_1/new/tetris_game_controller.vhd:62]
INFO: [Synth 8-3491] module 'check_lines' declared at 'O:/ENGS31/Tetris/tetris_project/tetris_project.srcs/sources_1/new/check_lines.vhd:34' bound to instance 'check_lines_block' of component 'check_lines' [O:/ENGS31/Tetris/tetris_project/tetris_project.srcs/sources_1/new/tetris_shell.vhd:358]
INFO: [Synth 8-638] synthesizing module 'check_lines' [O:/ENGS31/Tetris/tetris_project/tetris_project.srcs/sources_1/new/check_lines.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'check_lines' (3#1) [O:/ENGS31/Tetris/tetris_project/tetris_project.srcs/sources_1/new/check_lines.vhd:46]
INFO: [Synth 8-3491] module 'button_interface' declared at 'O:/ENGS31/Tetris/tetris_project/tetris_project.srcs/sources_1/new/input_conditioning.vhd:14' bound to instance 'input_conditioning_up' of component 'button_interface' [O:/ENGS31/Tetris/tetris_project/tetris_project.srcs/sources_1/new/tetris_shell.vhd:373]
INFO: [Synth 8-638] synthesizing module 'button_interface' [O:/ENGS31/Tetris/tetris_project/tetris_project.srcs/sources_1/new/input_conditioning.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'button_interface' (4#1) [O:/ENGS31/Tetris/tetris_project/tetris_project.srcs/sources_1/new/input_conditioning.vhd:24]
INFO: [Synth 8-3491] module 'button_interface' declared at 'O:/ENGS31/Tetris/tetris_project/tetris_project.srcs/sources_1/new/input_conditioning.vhd:14' bound to instance 'input_conditioning_down' of component 'button_interface' [O:/ENGS31/Tetris/tetris_project/tetris_project.srcs/sources_1/new/tetris_shell.vhd:382]
INFO: [Synth 8-3491] module 'button_interface' declared at 'O:/ENGS31/Tetris/tetris_project/tetris_project.srcs/sources_1/new/input_conditioning.vhd:14' bound to instance 'input_conditioning_left' of component 'button_interface' [O:/ENGS31/Tetris/tetris_project/tetris_project.srcs/sources_1/new/tetris_shell.vhd:391]
INFO: [Synth 8-3491] module 'button_interface' declared at 'O:/ENGS31/Tetris/tetris_project/tetris_project.srcs/sources_1/new/input_conditioning.vhd:14' bound to instance 'input_conditioning_right' of component 'button_interface' [O:/ENGS31/Tetris/tetris_project/tetris_project.srcs/sources_1/new/tetris_shell.vhd:400]
INFO: [Synth 8-3491] module 'vga_controller' declared at 'O:/ENGS31/Tetris/tetris_project/tetris_project.srcs/sources_1/new/vga_controller.vhd:32' bound to instance 'vga_controller_block' of component 'vga_controller' [O:/ENGS31/Tetris/tetris_project/tetris_project.srcs/sources_1/new/tetris_shell.vhd:410]
INFO: [Synth 8-638] synthesizing module 'vga_controller' [O:/ENGS31/Tetris/tetris_project/tetris_project.srcs/sources_1/new/vga_controller.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'vga_controller' (5#1) [O:/ENGS31/Tetris/tetris_project/tetris_project.srcs/sources_1/new/vga_controller.vhd:45]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'O:/ENGS31/Tetris/tetris_project/tetris_project.runs/synth_1/.Xil/Vivado-7508-mecha-8/realtime/blk_mem_gen_0_stub.v:6' bound to instance 'memory' of component 'blk_mem_gen_0' [O:/ENGS31/Tetris/tetris_project/tetris_project.srcs/sources_1/new/tetris_shell.vhd:425]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [O:/ENGS31/Tetris/tetris_project/tetris_project.runs/synth_1/.Xil/Vivado-7508-mecha-8/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (6#1) [O:/ENGS31/Tetris/tetris_project/tetris_project.runs/synth_1/.Xil/Vivado-7508-mecha-8/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-3491] module 'blk_mem_gen_1' declared at 'O:/ENGS31/Tetris/tetris_project/tetris_project.runs/synth_1/.Xil/Vivado-7508-mecha-8/realtime/blk_mem_gen_1_stub.v:6' bound to instance 'grid_memory' of component 'blk_mem_gen_1' [O:/ENGS31/Tetris/tetris_project/tetris_project.srcs/sources_1/new/tetris_shell.vhd:437]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_1' [O:/ENGS31/Tetris/tetris_project/tetris_project.runs/synth_1/.Xil/Vivado-7508-mecha-8/realtime/blk_mem_gen_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_1' (7#1) [O:/ENGS31/Tetris/tetris_project/tetris_project.runs/synth_1/.Xil/Vivado-7508-mecha-8/realtime/blk_mem_gen_1_stub.v:6]
INFO: [Synth 8-3491] module 'Piece_Generator' declared at 'O:/ENGS31/Tetris/tetris_project/tetris_project.srcs/sources_1/new/Piece_Generator.vhd:34' bound to instance 'piece_generation' of component 'Piece_Generator' [O:/ENGS31/Tetris/tetris_project/tetris_project.srcs/sources_1/new/tetris_shell.vhd:446]
INFO: [Synth 8-638] synthesizing module 'Piece_Generator' [O:/ENGS31/Tetris/tetris_project/tetris_project.srcs/sources_1/new/Piece_Generator.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Piece_Generator' (8#1) [O:/ENGS31/Tetris/tetris_project/tetris_project.srcs/sources_1/new/Piece_Generator.vhd:42]
INFO: [Synth 8-3491] module 'Color_Decoder' declared at 'O:/ENGS31/Tetris/tetris_project/tetris_project.srcs/sources_1/new/Color_Decoder.vhd:34' bound to instance 'color' of component 'Color_Decoder' [O:/ENGS31/Tetris/tetris_project/tetris_project.srcs/sources_1/new/tetris_shell.vhd:458]
INFO: [Synth 8-638] synthesizing module 'Color_Decoder' [O:/ENGS31/Tetris/tetris_project/tetris_project.srcs/sources_1/new/Color_Decoder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Color_Decoder' (9#1) [O:/ENGS31/Tetris/tetris_project/tetris_project.srcs/sources_1/new/Color_Decoder.vhd:42]
INFO: [Synth 8-3491] module 'address_generator' declared at 'O:/ENGS31/Tetris/tetris_project/tetris_project.srcs/sources_1/new/address_generator.vhd:34' bound to instance 'address_generator_block' of component 'address_generator' [O:/ENGS31/Tetris/tetris_project/tetris_project.srcs/sources_1/new/tetris_shell.vhd:466]
INFO: [Synth 8-638] synthesizing module 'address_generator' [O:/ENGS31/Tetris/tetris_project/tetris_project.srcs/sources_1/new/address_generator.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'address_generator' (10#1) [O:/ENGS31/Tetris/tetris_project/tetris_project.srcs/sources_1/new/address_generator.vhd:44]
INFO: [Synth 8-3491] module 'collision_detection' declared at 'O:/ENGS31/Tetris/tetris_project/tetris_project.srcs/sources_1/new/collision_detection.vhd:34' bound to instance 'collision_detector' of component 'collision_detection' [O:/ENGS31/Tetris/tetris_project/tetris_project.srcs/sources_1/new/tetris_shell.vhd:481]
INFO: [Synth 8-638] synthesizing module 'collision_detection' [O:/ENGS31/Tetris/tetris_project/tetris_project.srcs/sources_1/new/collision_detection.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'collision_detection' (11#1) [O:/ENGS31/Tetris/tetris_project/tetris_project.srcs/sources_1/new/collision_detection.vhd:46]
INFO: [Synth 8-3491] module 'down_counter' declared at 'O:/ENGS31/Tetris/tetris_project/tetris_project.srcs/sources_1/new/down_counter.vhd:34' bound to instance 'down_counter_block' of component 'Down_Counter' [O:/ENGS31/Tetris/tetris_project/tetris_project.srcs/sources_1/new/tetris_shell.vhd:497]
INFO: [Synth 8-638] synthesizing module 'down_counter' [O:/ENGS31/Tetris/tetris_project/tetris_project.srcs/sources_1/new/down_counter.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'down_counter' (12#1) [O:/ENGS31/Tetris/tetris_project/tetris_project.srcs/sources_1/new/down_counter.vhd:42]
INFO: [Synth 8-3491] module 'make_move' declared at 'O:/ENGS31/Tetris/tetris_project/tetris_project.srcs/sources_1/new/make_move.vhd:34' bound to instance 'make_move_block' of component 'make_move' [O:/ENGS31/Tetris/tetris_project/tetris_project.srcs/sources_1/new/tetris_shell.vhd:505]
INFO: [Synth 8-638] synthesizing module 'make_move' [O:/ENGS31/Tetris/tetris_project/tetris_project.srcs/sources_1/new/make_move.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'make_move' (13#1) [O:/ENGS31/Tetris/tetris_project/tetris_project.srcs/sources_1/new/make_move.vhd:46]
INFO: [Synth 8-3491] module 'memory_interface' declared at 'O:/ENGS31/Tetris/tetris_project/tetris_project.srcs/sources_1/new/memory_interface.vhd:34' bound to instance 'memory_interface_block' of component 'memory_interface' [O:/ENGS31/Tetris/tetris_project/tetris_project.srcs/sources_1/new/tetris_shell.vhd:521]
INFO: [Synth 8-638] synthesizing module 'memory_interface' [O:/ENGS31/Tetris/tetris_project/tetris_project.srcs/sources_1/new/memory_interface.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'memory_interface' (14#1) [O:/ENGS31/Tetris/tetris_project/tetris_project.srcs/sources_1/new/memory_interface.vhd:45]
INFO: [Synth 8-3491] module 'piece_memory' declared at 'O:/ENGS31/Tetris/tetris_project/tetris_project.srcs/sources_1/new/piece_memory.vhd:34' bound to instance 'piece_memory_block' of component 'piece_memory' [O:/ENGS31/Tetris/tetris_project/tetris_project.srcs/sources_1/new/tetris_shell.vhd:540]
INFO: [Synth 8-638] synthesizing module 'piece_memory' [O:/ENGS31/Tetris/tetris_project/tetris_project.srcs/sources_1/new/piece_memory.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'piece_memory' (15#1) [O:/ENGS31/Tetris/tetris_project/tetris_project.srcs/sources_1/new/piece_memory.vhd:52]
INFO: [Synth 8-3491] module 'write_new_piece' declared at 'O:/ENGS31/Tetris/tetris_project/tetris_project.srcs/sources_1/new/write_new_piece.vhd:34' bound to instance 'write_new_piece_block' of component 'write_new_piece' [O:/ENGS31/Tetris/tetris_project/tetris_project.srcs/sources_1/new/tetris_shell.vhd:565]
INFO: [Synth 8-638] synthesizing module 'write_new_piece' [O:/ENGS31/Tetris/tetris_project/tetris_project.srcs/sources_1/new/write_new_piece.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'write_new_piece' (16#1) [O:/ENGS31/Tetris/tetris_project/tetris_project.srcs/sources_1/new/write_new_piece.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'tetris_shell' (17#1) [O:/ENGS31/Tetris/tetris_project/tetris_project.srcs/sources_1/new/tetris_shell.vhd:45]
WARNING: [Synth 8-3331] design write_new_piece has unconnected port write_new_piece_en
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 477.902 ; gain = 159.059
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 477.902 ; gain = 159.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 477.902 ; gain = 159.059
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [o:/ENGS31/Tetris/tetris_project/tetris_project.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'memory'
Finished Parsing XDC File [o:/ENGS31/Tetris/tetris_project/tetris_project.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'memory'
Parsing XDC File [o:/ENGS31/Tetris/tetris_project/tetris_project.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'grid_memory'
Finished Parsing XDC File [o:/ENGS31/Tetris/tetris_project/tetris_project.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'grid_memory'
Parsing XDC File [O:/ENGS31/Tetris/tetris_project/tetris_project.srcs/constrs_1/new/tetris_constraints.xdc]
Finished Parsing XDC File [O:/ENGS31/Tetris/tetris_project/tetris_project.srcs/constrs_1/new/tetris_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [O:/ENGS31/Tetris/tetris_project/tetris_project.srcs/constrs_1/new/tetris_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/tetris_shell_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/tetris_shell_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 812.672 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 812.738 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 812.738 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 812.738 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 812.738 ; gain = 493.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 812.738 ; gain = 493.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for memory. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for grid_memory. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 812.738 ; gain = 493.895
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'tetris_game_controller'
INFO: [Synth 8-5544] ROM "CLR_DOWN_CNT" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid_move_tc" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "write_new_piece_tc" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "make_move_tc" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "check_lines_tc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clear_lines_tc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "GAME_GRID_MEM_WRITE_EN" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CLEAR_LINES_EN" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CHECK_LINES" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "count_make_move_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "count_valid_move_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXT_ACTION" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "WRITE_EN" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "count_write_new_piece_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "GEN_PIECE" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LOAD_NEW_ACTION_EN" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LOAD_GEN_EN" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LOAD_NEXT_MOVE_EN" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "REQ_MOVE" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "full_row" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "is_empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "col_count_tc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "game_grid_count_tc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'button_interface'
INFO: [Synth 8-5546] ROM "timeout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "reset" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "debounced" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "v_tc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "h_tc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v_block_tc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "h_block_tc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "piece_count_tc" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Color" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_rotation" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "open_square" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             gennewpiece |                 0000000000000001 |                             0000
            loadnewpiece |                 0000000000000010 |                             0001
           writenewpiece |                 0000000000000100 |                             0010
                mainwait |                 0000000000001000 |                             0101
               storedown |                 0000000000010000 |                             1001
                 storeup |                 0000000000100000 |                             0110
               storeleft |                 0000000001000000 |                             0111
              storeright |                 0000000010000000 |                             1000
          checkvalidmove |                 0000000100000000 |                             1010
           waitvalidmove |                 0000001000000000 |                             1100
      interpretvalidmove |                 0000010000000000 |                             1111
                makemove |                 0000100000000000 |                             1101
             loadnewmove |                 0001000000000000 |                             1110
              checklines |                 0010000000000000 |                             0011
               lineswait |                 0100000000000000 |                             1011
              clearlines |                 1000000000000000 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'one-hot' in module 'tetris_game_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     low |                               00 |                               00
             low_to_high |                               01 |                               01
                    high |                               10 |                               10
             high_to_low |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'button_interface'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 812.738 ; gain = 493.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 8     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 28    
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 9     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 17    
+---Muxes : 
	  16 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 7     
	   2 Input     12 Bit        Muxes := 3     
	   8 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 7     
	   4 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 4     
	   7 Input      7 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 35    
	   4 Input      5 Bit        Muxes := 13    
	   5 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 12    
	  14 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 40    
	  14 Input      1 Bit        Muxes := 4     
	  16 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pixel_clock_generator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module tetris_game_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	  16 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	  14 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	  14 Input      1 Bit        Muxes := 4     
	  16 Input      1 Bit        Muxes := 1     
Module check_lines 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module button_interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module vga_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 4     
+---Registers : 
	               10 Bit    Registers := 2     
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module Piece_Generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 4     
	   7 Input      7 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Color_Decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
	   8 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
Module address_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 22    
+---Muxes : 
	   4 Input      5 Bit        Muxes := 13    
	   2 Input      5 Bit        Muxes := 32    
	   5 Input      5 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module collision_detection 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module down_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module make_move 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module memory_interface 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
Module piece_memory 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module write_new_piece 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "write_new_piece_tc" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid_move_tc" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "make_move_tc" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "check_lines_tc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clear_lines_tc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "full_row" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "game_grid_count_tc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "h_tc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v_tc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Color" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "input_conditioning_up/timeout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "input_conditioning_down/timeout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "input_conditioning_left/timeout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "input_conditioning_right/timeout" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design write_new_piece has unconnected port write_new_piece_en
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\piece_generation/new_color_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\piece_memory_block/curr_piece_number_reg[3] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 812.738 ; gain = 493.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 812.738 ; gain = 493.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 812.738 ; gain = 493.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 837.973 ; gain = 519.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 837.973 ; gain = 519.129
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 837.973 ; gain = 519.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 837.973 ; gain = 519.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 837.973 ; gain = 519.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 837.973 ; gain = 519.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 837.973 ; gain = 519.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------+------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name  | RTL Name                                       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------+------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|tetris_shell | check_lines_block/DELAYED_MEM_ADDRESS_w_reg[9] | 4      | 10    | NO           | NO                 | YES               | 10     | 0       | 
+-------------+------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
|2     |blk_mem_gen_1 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |blk_mem_gen_0 |     1|
|2     |blk_mem_gen_1 |     1|
|3     |BUFG          |     2|
|4     |CARRY4        |     6|
|5     |LUT1          |    32|
|6     |LUT2          |    95|
|7     |LUT3          |    62|
|8     |LUT4          |   113|
|9     |LUT5          |   103|
|10    |LUT6          |   299|
|11    |MUXF7         |     5|
|12    |SRL16E        |    10|
|13    |FDRE          |   277|
|14    |FDSE          |     6|
|15    |IBUF          |     5|
|16    |OBUF          |    14|
+------+--------------+------+

Report Instance Areas: 
+------+---------------------------+-----------------------+------+
|      |Instance                   |Module                 |Cells |
+------+---------------------------+-----------------------+------+
|1     |top                        |                       |  1037|
|2     |  check_lines_block        |check_lines            |   118|
|3     |  clocking                 |pixel_clock_generator  |     5|
|4     |  collision_detector       |collision_detection    |    30|
|5     |  down_counter_block       |down_counter           |    15|
|6     |  game_controller          |tetris_game_controller |   147|
|7     |  input_conditioning_down  |button_interface       |    28|
|8     |  input_conditioning_left  |button_interface_0     |    31|
|9     |  input_conditioning_right |button_interface_1     |    30|
|10    |  input_conditioning_up    |button_interface_2     |    31|
|11    |  make_move_block          |make_move              |    14|
|12    |  piece_generation         |Piece_Generator        |    39|
|13    |  piece_memory_block       |piece_memory           |   331|
|14    |  vga_controller_block     |vga_controller         |   177|
|15    |  write_new_piece_block    |write_new_piece        |     5|
+------+---------------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 837.973 ; gain = 519.129
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 837.973 ; gain = 184.293
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 837.973 ; gain = 519.129
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 837.973 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
129 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 837.973 ; gain = 530.625
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 837.973 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'O:/ENGS31/Tetris/tetris_project/tetris_project.runs/synth_1/tetris_shell.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file tetris_shell_utilization_synth.rpt -pb tetris_shell_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May 29 16:17:55 2022...
