$comment
	File created using the following command:
		vcd file shift_reg_l4.msim.vcd -direction
$end
$date
	Thu May 19 14:43:34 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module shift_reg_l4_vlg_vec_tst $end
$var reg 1 ! ISL $end
$var reg 1 " clk $end
$var reg 1 # en $end
$var reg 1 $ rst $end
$var wire 1 % OSL $end
$var wire 1 & shift_rg [3] $end
$var wire 1 ' shift_rg [2] $end
$var wire 1 ( shift_rg [1] $end
$var wire 1 ) shift_rg [0] $end
$var wire 1 * sampler $end
$scope module i1 $end
$var wire 1 + gnd $end
$var wire 1 , vcc $end
$var wire 1 - unknown $end
$var tri1 1 . devclrn $end
$var tri1 1 / devpor $end
$var tri1 1 0 devoe $end
$var wire 1 1 clk~combout $end
$var wire 1 2 clk~clkctrl_outclk $end
$var wire 1 3 en~combout $end
$var wire 1 4 ISL~combout $end
$var wire 1 5 rst~combout $end
$var wire 1 6 shift_rg~0_combout $end
$var wire 1 7 shift_rg[0]~1_combout $end
$var wire 1 8 shift_rg[0]~reg0_regout $end
$var wire 1 9 shift_rg~2_combout $end
$var wire 1 : shift_rg[1]~reg0_regout $end
$var wire 1 ; shift_rg~3_combout $end
$var wire 1 < shift_rg[2]~reg0_regout $end
$var wire 1 = shift_rg~4_combout $end
$var wire 1 > shift_rg[3]~reg0_regout $end
$var wire 1 ? OSL~0_combout $end
$var wire 1 @ OSL~reg0_regout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
1#
0$
0%
0)
0(
0'
0&
x*
0+
1,
x-
1.
1/
10
11
12
13
04
05
06
17
08
09
0:
0;
0<
0=
0>
0?
0@
$end
#10000
0"
01
02
0*
#20000
1!
1"
14
11
12
1*
16
#30000
0"
01
02
0*
#40000
1"
11
12
1*
18
19
1)
#50000
0#
0!
0"
03
04
01
02
0*
07
06
#60000
1"
11
12
1*
#70000
0"
01
02
0*
#80000
1#
1"
13
11
12
1*
17
#90000
0"
01
02
0*
#100000
1"
11
12
1*
1:
08
1;
09
1(
0)
#110000
0"
01
02
0*
#120000
0#
1"
03
11
12
1*
07
1<
0:
1=
0;
1'
0(
#130000
0"
01
02
0*
#140000
1#
1"
13
11
12
1*
17
#150000
0"
01
02
0*
#160000
1"
11
12
1*
1>
0<
1?
0=
1&
0'
#170000
0"
01
02
0*
#180000
0#
1"
03
11
12
1*
0?
07
1@
0>
1%
0&
#190000
0"
01
02
0*
#200000
1"
11
12
1*
0@
0%
#210000
0"
01
02
0*
#220000
1"
11
12
1*
#230000
0"
01
02
0*
#240000
1"
11
12
1*
#250000
0"
01
02
0*
#1000000
