// Seed: 135294281
module module_0 ();
  assign id_1 = id_1;
  wire id_2;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  function id_6;
    output id_7;
    begin : LABEL_0
      if (id_2) id_7 <= id_5 >= id_3 - 1;
    end
  endfunction
  wire id_8;
  initial id_1 = 1'b0;
  assign id_6.id_7 = 1;
  supply0 id_9;
  wire id_10;
  wire id_11;
  assign id_2 = id_9;
  module_0 modCall_1 ();
endmodule
