############################################################
## This file is generated automatically by Vitis HLS.
## Please DO NOT edit it.
## Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
############################################################
open_project accel_downscale
set_top image_accelerator
add_files accel_downscale/accel_downscale.cpp -cflags "-IC:/Vitis_Libraries/vision/L1/include -std=c++14"
add_files -tb accel_downscale/accel_downscale_tb.cpp -cflags "-I../../../../../../Vitis_Libraries/vision/L1/include -std=c++14 -Wno-unknown-pragmas" -csimflags "-Wno-unknown-pragmas"
open_solution "solution1" -flow_target vivado
set_part {xc7z020-clg400-1}
create_clock -period 10 -name default
config_export -format ip_catalog -rtl verilog
source "./accel_downscale/solution1/directives.tcl"
csim_design
csynth_design
cosim_design
export_design -rtl verilog -format ip_catalog
