{"title":"PSUBB/PSUBW/PSUBD — Subtract Packed Integers","fields":[{"name":"Instruction Modes","value":"`PSUBB mm, mm/m64`\n`PSUBB xmm1, xmm2/m128`\n`PSUBW mm, mm/m64`\n`PSUBW xmm1, xmm2/m128`\n`PSUBD mm, mm/m64`\n`PSUBD xmm1, xmm2/m128`\n`VPSUBB xmm1, xmm2, xmm3/m128`\n`VPSUBW xmm1, xmm2, xmm3/m128`\n`VPSUBD xmm1, xmm2, xmm3/m128`\n`VPSUBB ymm1, ymm2, ymm3/m256`\n`VPSUBW ymm1, ymm2, ymm3/m256`\n`VPSUBD ymm1, ymm2, ymm3/m256`\n`VPSUBB xmm1 {k1}{z}, xmm2, xmm3/m128`\n`VPSUBB ymm1 {k1}{z}, ymm2, ymm3/m256`\n`VPSUBB zmm1 {k1}{z}, zmm2, zmm3/m512`\n`VPSUBW xmm1 {k1}{z}, xmm2, xmm3/m128`\n`VPSUBW ymm1 {k1}{z}, ymm2, ymm3/m256`\n`VPSUBW zmm1 {k1}{z}, zmm2, zmm3/m512`"},{"name":"Description","value":"Performs a SIMD subtract of the packed integers of the source operand (second operand) from the packed integers of the destination operand (first operand), and stores the packed integer results in the destination operand. See Figure 9-4 in the Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 1, for an illustration of a SIMD operation. Overflow is handled with wraparound, as described in the following paragraphs."},{"name":"\u200b","value":"The (V)PSUBB instruction subtracts packed byte integers. When an individual result is too large or too small to be represented in a byte, the result is wrapped around and the low 8 bits are written to the destination element."},{"name":"\u200b","value":"The (V)PSUBW instruction subtracts packed word integers. When an individual result is too large or too small to be represented in a word, the result is wrapped around and the low 16 bits are written to the destination element."},{"name":"\u200b","value":"The (V)PSUBD instruction subtracts packed doubleword integers. When an individual result is too large or too small to be represented in a doubleword, the result is wrapped around and the low 32 bits are written to the destination element."},{"name":"\u200b","value":"Note that the (V)PSUBB, (V)PSUBW, and (V)PSUBD instructions can operate on either unsigned or signed (two's complement notation) packed integers; however, it does not set bits in the EFLAGS register to indicate overflow and/or a carry. To prevent undetected overflow conditions, software must control the ranges of values upon which it operates."},{"name":"\u200b","value":"In 64-bit mode and not encoded with VEX/EVEX, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15)."},{"name":"\u200b","value":"Legacy SSE version 64-bit operand: The destination operand must be an MMX technology register and the source operand can be either an MMX technology register or a 64-bit memory location."},{"name":"\u200b","value":"128-bit Legacy SSE version: The second source operand is an XMM register or a 128-bit memory location. The first source operand and destination operands are XMM registers. Bits (MAXVL-1:128) of the corresponding YMM destination register remain unchanged."},{"name":"\u200b","value":"VEX.128 encoded version: The second source operand is an XMM register or a 128-bit memory location. The first source operand and destination operands are XMM registers. Bits (MAXVL-1:128) of the destination YMM register are zeroed."},{"name":"\u200b","value":"VEX.256 encoded versions: The second source operand is an YMM register or an 256-bit memory location. The first source operand and destination operands are YMM registers. Bits (MAXVL-1:256) of the corresponding ZMM register are zeroed."},{"name":"\u200b","value":"EVEX encoded VPSUBD: The second source operand is a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 32/64-bit memory location. The first source operand and destination operands are ZMM/YMM/XMM registers. The destination is conditionally updated with writemask k1."},{"name":"\u200b","value":"EVEX encoded VPSUBB/W: The second source operand is a ZMM/YMM/XMM register, a 512/256/128-bit memory location. The first source operand and destination operands are ZMM/YMM/XMM registers. The destination is conditionally updated with writemask k1."},{"name":"CPUID Flags","value":"MMX"}],"color":65535,"footer":{"text":"Thanks to Felix Cloutier for the online x86 reference"}}