Welcome to Riscduino's documentation!
===================================

**Riscduino** is a Open source, 32 bit RISC V based SOC design targetted to pin compatible to arudino platform.
This project uses only open source tool set for RTL to GDS implementations. 
The SOC follows openlane RTL to GDS flow and development environment is compatible with efabless/carvel MPW methodology.

Design source cab be browse at `Riscdino database <https://github.com/dineshannayya/riscduino/>`_
and database include all the *RTL*, *Verification* and *Silicon implementation* scripts. 

Check out the :doc:`usage` section for further information, including
how to :ref:`installation` the project.

.. note::

   This project is under active development.

Contents
--------

.. toctree::

   usage
   api
